
PLC Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000194c8  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000026e4  080196a8  080196a8  0001a6a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801bd8c  0801bd8c  0001d368  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801bd8c  0801bd8c  0001cd8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801bd94  0801bd94  0001d368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801bd94  0801bd94  0001cd94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801bd98  0801bd98  0001cd98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000368  20000000  0801bd9c  0001d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003aa8  20000368  0801c104  0001d368  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003e10  0801c104  0001de10  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001d368  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002e857  00000000  00000000  0001d398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000076b5  00000000  00000000  0004bbef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002450  00000000  00000000  000532a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001b89  00000000  00000000  000556f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002e76f  00000000  00000000  00057281  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00039593  00000000  00000000  000859f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df86b  00000000  00000000  000bef83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0019e7ee  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a564  00000000  00000000  0019e834  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  001a8d98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000368 	.word	0x20000368
 80001fc:	00000000 	.word	0x00000000
 8000200:	08019690 	.word	0x08019690

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000036c 	.word	0x2000036c
 800021c:	08019690 	.word	0x08019690

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <read_register_value>:
#define MAX_RULES 32 // max rules due to EEPROM size TODO: Find actual max size

static LogicRule rules[MAX_RULES];
static uint16_t rule_count = 0;

static uint16_t read_register_value(RegisterType type, uint16_t addr) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	460a      	mov	r2, r1
 8000f2e:	71fb      	strb	r3, [r7, #7]
 8000f30:	4613      	mov	r3, r2
 8000f32:	80bb      	strh	r3, [r7, #4]
	switch (type) {
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	2b05      	cmp	r3, #5
 8000f38:	d83c      	bhi.n	8000fb4 <read_register_value+0x90>
 8000f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8000f40 <read_register_value+0x1c>)
 8000f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f40:	08000f59 	.word	0x08000f59
 8000f44:	08000f65 	.word	0x08000f65
 8000f48:	08000f71 	.word	0x08000f71
 8000f4c:	08000f7d 	.word	0x08000f7d
 8000f50:	08000f89 	.word	0x08000f89
 8000f54:	08000f9f 	.word	0x08000f9f
		case REG_COIL:		return io_coil_read(addr);
 8000f58:	88bb      	ldrh	r3, [r7, #4]
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f001 fc78 	bl	8002850 <io_coil_read>
 8000f60:	4603      	mov	r3, r0
 8000f62:	e028      	b.n	8000fb6 <read_register_value+0x92>
		case REG_DISCRETE:	return io_discrete_in_read(addr);
 8000f64:	88bb      	ldrh	r3, [r7, #4]
 8000f66:	4618      	mov	r0, r3
 8000f68:	f001 fd1c 	bl	80029a4 <io_discrete_in_read>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	e022      	b.n	8000fb6 <read_register_value+0x92>
		case REG_HOLDING:	return io_holding_reg_read(addr);
 8000f70:	88bb      	ldrh	r3, [r7, #4]
 8000f72:	4618      	mov	r0, r3
 8000f74:	f001 fd9e 	bl	8002ab4 <io_holding_reg_read>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	e01c      	b.n	8000fb6 <read_register_value+0x92>
		case REG_INPUT:		return io_input_reg_read(addr);
 8000f7c:	88bb      	ldrh	r3, [r7, #4]
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f001 fe50 	bl	8002c24 <io_input_reg_read>
 8000f84:	4603      	mov	r3, r0
 8000f86:	e016      	b.n	8000fb6 <read_register_value+0x92>
		case REG_VIR_COIL: {
			uint16_t value = 0;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	81fb      	strh	r3, [r7, #14]
			io_virtual_read(VIR_COIL, addr, &value);
 8000f8c:	f107 020e 	add.w	r2, r7, #14
 8000f90:	88bb      	ldrh	r3, [r7, #4]
 8000f92:	4619      	mov	r1, r3
 8000f94:	2000      	movs	r0, #0
 8000f96:	f001 ff1d 	bl	8002dd4 <io_virtual_read>
			return value;
 8000f9a:	89fb      	ldrh	r3, [r7, #14]
 8000f9c:	e00b      	b.n	8000fb6 <read_register_value+0x92>
		}
		case REG_VIR_HOLDING: {
			uint16_t value = 0;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	81bb      	strh	r3, [r7, #12]
			io_virtual_read(VIR_HOLDING, addr, &value);
 8000fa2:	f107 020c 	add.w	r2, r7, #12
 8000fa6:	88bb      	ldrh	r3, [r7, #4]
 8000fa8:	4619      	mov	r1, r3
 8000faa:	2001      	movs	r0, #1
 8000fac:	f001 ff12 	bl	8002dd4 <io_virtual_read>
			return value;
 8000fb0:	89bb      	ldrh	r3, [r7, #12]
 8000fb2:	e000      	b.n	8000fb6 <read_register_value+0x92>
		}
		default:			return 0;
 8000fb4:	2300      	movs	r3, #0
	}
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop

08000fc0 <write_register_value>:

static void write_register_value(RegisterType type, uint16_t addr, uint16_t write_value) {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	71fb      	strb	r3, [r7, #7]
 8000fca:	460b      	mov	r3, r1
 8000fcc:	80bb      	strh	r3, [r7, #4]
 8000fce:	4613      	mov	r3, r2
 8000fd0:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	2b05      	cmp	r3, #5
 8000fd6:	d82c      	bhi.n	8001032 <write_register_value+0x72>
 8000fd8:	a201      	add	r2, pc, #4	@ (adr r2, 8000fe0 <write_register_value+0x20>)
 8000fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fde:	bf00      	nop
 8000fe0:	08000ff9 	.word	0x08000ff9
 8000fe4:	08001033 	.word	0x08001033
 8000fe8:	08001009 	.word	0x08001009
 8000fec:	08001033 	.word	0x08001033
 8000ff0:	08001017 	.word	0x08001017
 8000ff4:	08001025 	.word	0x08001025
		case REG_COIL:
			io_coil_write(addr, write_value);
 8000ff8:	887b      	ldrh	r3, [r7, #2]
 8000ffa:	b2da      	uxtb	r2, r3
 8000ffc:	88bb      	ldrh	r3, [r7, #4]
 8000ffe:	4611      	mov	r1, r2
 8001000:	4618      	mov	r0, r3
 8001002:	f001 fc45 	bl	8002890 <io_coil_write>
			break;
 8001006:	e015      	b.n	8001034 <write_register_value+0x74>
		case REG_HOLDING:
			io_holding_reg_write(addr, write_value);
 8001008:	887a      	ldrh	r2, [r7, #2]
 800100a:	88bb      	ldrh	r3, [r7, #4]
 800100c:	4611      	mov	r1, r2
 800100e:	4618      	mov	r0, r3
 8001010:	f001 fd70 	bl	8002af4 <io_holding_reg_write>
			break;
 8001014:	e00e      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_COIL:
			io_virtual_write(VIR_COIL, addr, write_value);
 8001016:	887a      	ldrh	r2, [r7, #2]
 8001018:	88bb      	ldrh	r3, [r7, #4]
 800101a:	4619      	mov	r1, r3
 800101c:	2000      	movs	r0, #0
 800101e:	f001 ff19 	bl	8002e54 <io_virtual_write>
			break;
 8001022:	e007      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_HOLDING:
			io_virtual_write(VIR_HOLDING, addr, write_value);
 8001024:	887a      	ldrh	r2, [r7, #2]
 8001026:	88bb      	ldrh	r3, [r7, #4]
 8001028:	4619      	mov	r1, r3
 800102a:	2001      	movs	r0, #1
 800102c:	f001 ff12 	bl	8002e54 <io_virtual_write>
			break;
 8001030:	e000      	b.n	8001034 <write_register_value+0x74>
		default:
			break;
 8001032:	bf00      	nop
	}
}
 8001034:	bf00      	nop
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}

0800103c <compare>:

static bool compare(uint16_t val1, ComparisonOp op, uint16_t val2) {
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	80fb      	strh	r3, [r7, #6]
 8001046:	460b      	mov	r3, r1
 8001048:	717b      	strb	r3, [r7, #5]
 800104a:	4613      	mov	r3, r2
 800104c:	807b      	strh	r3, [r7, #2]
	switch (op) {
 800104e:	797b      	ldrb	r3, [r7, #5]
 8001050:	2b05      	cmp	r3, #5
 8001052:	d83f      	bhi.n	80010d4 <compare+0x98>
 8001054:	a201      	add	r2, pc, #4	@ (adr r2, 800105c <compare+0x20>)
 8001056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800105a:	bf00      	nop
 800105c:	08001075 	.word	0x08001075
 8001060:	08001085 	.word	0x08001085
 8001064:	08001095 	.word	0x08001095
 8001068:	080010a5 	.word	0x080010a5
 800106c:	080010b5 	.word	0x080010b5
 8001070:	080010c5 	.word	0x080010c5
		case CMP_EQ:	return val1 == val2;
 8001074:	88fa      	ldrh	r2, [r7, #6]
 8001076:	887b      	ldrh	r3, [r7, #2]
 8001078:	429a      	cmp	r2, r3
 800107a:	bf0c      	ite	eq
 800107c:	2301      	moveq	r3, #1
 800107e:	2300      	movne	r3, #0
 8001080:	b2db      	uxtb	r3, r3
 8001082:	e028      	b.n	80010d6 <compare+0x9a>
		case CMP_NEQ:	return val1 != val2;
 8001084:	88fa      	ldrh	r2, [r7, #6]
 8001086:	887b      	ldrh	r3, [r7, #2]
 8001088:	429a      	cmp	r2, r3
 800108a:	bf14      	ite	ne
 800108c:	2301      	movne	r3, #1
 800108e:	2300      	moveq	r3, #0
 8001090:	b2db      	uxtb	r3, r3
 8001092:	e020      	b.n	80010d6 <compare+0x9a>
		case CMP_GT:	return val1 > val2;
 8001094:	88fa      	ldrh	r2, [r7, #6]
 8001096:	887b      	ldrh	r3, [r7, #2]
 8001098:	429a      	cmp	r2, r3
 800109a:	bf8c      	ite	hi
 800109c:	2301      	movhi	r3, #1
 800109e:	2300      	movls	r3, #0
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	e018      	b.n	80010d6 <compare+0x9a>
		case CMP_LT:	return val1 < val2;
 80010a4:	88fa      	ldrh	r2, [r7, #6]
 80010a6:	887b      	ldrh	r3, [r7, #2]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	bf34      	ite	cc
 80010ac:	2301      	movcc	r3, #1
 80010ae:	2300      	movcs	r3, #0
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	e010      	b.n	80010d6 <compare+0x9a>
		case CMP_GTET:	return val1 >= val2;
 80010b4:	88fa      	ldrh	r2, [r7, #6]
 80010b6:	887b      	ldrh	r3, [r7, #2]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	bf2c      	ite	cs
 80010bc:	2301      	movcs	r3, #1
 80010be:	2300      	movcc	r3, #0
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	e008      	b.n	80010d6 <compare+0x9a>
		case CMP_LTET:	return val1 <= val2;
 80010c4:	88fa      	ldrh	r2, [r7, #6]
 80010c6:	887b      	ldrh	r3, [r7, #2]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	bf94      	ite	ls
 80010cc:	2301      	movls	r3, #1
 80010ce:	2300      	movhi	r3, #0
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	e000      	b.n	80010d6 <compare+0x9a>
		default:		return false;
 80010d4:	2300      	movs	r3, #0
	}
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop

080010e4 <evaluate_rule>:

static bool evaluate_rule(const LogicRule* rule) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	bool condition1 = compare(
		read_register_value(rule->input_type1, rule->input_reg1),
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	781a      	ldrb	r2, [r3, #0]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	885b      	ldrh	r3, [r3, #2]
	bool condition1 = compare(
 80010f4:	4619      	mov	r1, r3
 80010f6:	4610      	mov	r0, r2
 80010f8:	f7ff ff14 	bl	8000f24 <read_register_value>
 80010fc:	4603      	mov	r3, r0
 80010fe:	4618      	mov	r0, r3
		rule->op1,
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	7919      	ldrb	r1, [r3, #4]
		rule->compare_value1
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	88db      	ldrh	r3, [r3, #6]
	bool condition1 = compare(
 8001108:	461a      	mov	r2, r3
 800110a:	f7ff ff97 	bl	800103c <compare>
 800110e:	4603      	mov	r3, r0
 8001110:	73fb      	strb	r3, [r7, #15]
	);

	if (rule->join == LOGIC_NONE) {
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	7c1b      	ldrb	r3, [r3, #16]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d101      	bne.n	800111e <evaluate_rule+0x3a>
		return condition1;
 800111a:	7bfb      	ldrb	r3, [r7, #15]
 800111c:	e035      	b.n	800118a <evaluate_rule+0xa6>
	}

	bool condition2 = compare(
		read_register_value(rule->input_type2, rule->input_reg2),
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	7a1a      	ldrb	r2, [r3, #8]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	895b      	ldrh	r3, [r3, #10]
	bool condition2 = compare(
 8001126:	4619      	mov	r1, r3
 8001128:	4610      	mov	r0, r2
 800112a:	f7ff fefb 	bl	8000f24 <read_register_value>
 800112e:	4603      	mov	r3, r0
 8001130:	4618      	mov	r0, r3
		rule->op2,
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	7b19      	ldrb	r1, [r3, #12]
		rule->compare_value2
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	89db      	ldrh	r3, [r3, #14]
	bool condition2 = compare(
 800113a:	461a      	mov	r2, r3
 800113c:	f7ff ff7e 	bl	800103c <compare>
 8001140:	4603      	mov	r3, r0
 8001142:	73bb      	strb	r3, [r7, #14]
	);

	if (rule->join == LOGIC_AND) return condition1 && condition2;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	7c1b      	ldrb	r3, [r3, #16]
 8001148:	2b01      	cmp	r3, #1
 800114a:	d10c      	bne.n	8001166 <evaluate_rule+0x82>
 800114c:	7bfb      	ldrb	r3, [r7, #15]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d004      	beq.n	800115c <evaluate_rule+0x78>
 8001152:	7bbb      	ldrb	r3, [r7, #14]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <evaluate_rule+0x78>
 8001158:	2301      	movs	r3, #1
 800115a:	e000      	b.n	800115e <evaluate_rule+0x7a>
 800115c:	2300      	movs	r3, #0
 800115e:	f003 0301 	and.w	r3, r3, #1
 8001162:	b2db      	uxtb	r3, r3
 8001164:	e011      	b.n	800118a <evaluate_rule+0xa6>
	if (rule->join == LOGIC_OR) return condition1 || condition2;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	7c1b      	ldrb	r3, [r3, #16]
 800116a:	2b02      	cmp	r3, #2
 800116c:	d10c      	bne.n	8001188 <evaluate_rule+0xa4>
 800116e:	7bfb      	ldrb	r3, [r7, #15]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d102      	bne.n	800117a <evaluate_rule+0x96>
 8001174:	7bbb      	ldrb	r3, [r7, #14]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <evaluate_rule+0x9a>
 800117a:	2301      	movs	r3, #1
 800117c:	e000      	b.n	8001180 <evaluate_rule+0x9c>
 800117e:	2300      	movs	r3, #0
 8001180:	f003 0301 	and.w	r3, r3, #1
 8001184:	b2db      	uxtb	r3, r3
 8001186:	e000      	b.n	800118a <evaluate_rule+0xa6>
	return false;
 8001188:	2300      	movs	r3, #0
}
 800118a:	4618      	mov	r0, r3
 800118c:	3710      	adds	r7, #16
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <apply_rule>:

static void apply_rule(const LogicRule* rule) {
 8001192:	b580      	push	{r7, lr}
 8001194:	b082      	sub	sp, #8
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
	if (evaluate_rule(rule)) {
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f7ff ffa2 	bl	80010e4 <evaluate_rule>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d008      	beq.n	80011b8 <apply_rule+0x26>
		write_register_value(rule->output_type, rule->output_reg, rule->output_value);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	7c58      	ldrb	r0, [r3, #17]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	8a59      	ldrh	r1, [r3, #18]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	8a9b      	ldrh	r3, [r3, #20]
 80011b2:	461a      	mov	r2, r3
 80011b4:	f7ff ff04 	bl	8000fc0 <write_register_value>
	}
}
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <automation_Init>:

void automation_Init(void) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
	automation_load_rules();
 80011c4:	f000 f9c0 	bl	8001548 <automation_load_rules>
}
 80011c8:	bf00      	nop
 80011ca:	bd80      	pop	{r7, pc}

080011cc <automation_Tick>:

void automation_Tick(void) {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
	for (uint16_t i = 0; i < rule_count; i++) {
 80011d2:	2300      	movs	r3, #0
 80011d4:	80fb      	strh	r3, [r7, #6]
 80011d6:	e00b      	b.n	80011f0 <automation_Tick+0x24>
		apply_rule(&rules[i]);
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	2216      	movs	r2, #22
 80011dc:	fb02 f303 	mul.w	r3, r2, r3
 80011e0:	4a08      	ldr	r2, [pc, #32]	@ (8001204 <automation_Tick+0x38>)
 80011e2:	4413      	add	r3, r2
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff ffd4 	bl	8001192 <apply_rule>
	for (uint16_t i = 0; i < rule_count; i++) {
 80011ea:	88fb      	ldrh	r3, [r7, #6]
 80011ec:	3301      	adds	r3, #1
 80011ee:	80fb      	strh	r3, [r7, #6]
 80011f0:	4b05      	ldr	r3, [pc, #20]	@ (8001208 <automation_Tick+0x3c>)
 80011f2:	881b      	ldrh	r3, [r3, #0]
 80011f4:	88fa      	ldrh	r2, [r7, #6]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d3ee      	bcc.n	80011d8 <automation_Tick+0xc>
	}
}
 80011fa:	bf00      	nop
 80011fc:	bf00      	nop
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	20000384 	.word	0x20000384
 8001208:	20000644 	.word	0x20000644

0800120c <automation_add_rule>:

bool automation_add_rule(LogicRule newRule) {
 800120c:	b084      	sub	sp, #16
 800120e:	b5b0      	push	{r4, r5, r7, lr}
 8001210:	b082      	sub	sp, #8
 8001212:	af00      	add	r7, sp, #0
 8001214:	f107 0418 	add.w	r4, r7, #24
 8001218:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (rule_count < MAX_RULES) {
 800121c:	4b19      	ldr	r3, [pc, #100]	@ (8001284 <automation_add_rule+0x78>)
 800121e:	881b      	ldrh	r3, [r3, #0]
 8001220:	2b1f      	cmp	r3, #31
 8001222:	d827      	bhi.n	8001274 <automation_add_rule+0x68>
		rules[rule_count] = newRule;
 8001224:	4b17      	ldr	r3, [pc, #92]	@ (8001284 <automation_add_rule+0x78>)
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	4619      	mov	r1, r3
 800122a:	4a17      	ldr	r2, [pc, #92]	@ (8001288 <automation_add_rule+0x7c>)
 800122c:	2316      	movs	r3, #22
 800122e:	fb01 f303 	mul.w	r3, r1, r3
 8001232:	4413      	add	r3, r2
 8001234:	461d      	mov	r5, r3
 8001236:	f107 0418 	add.w	r4, r7, #24
 800123a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800123c:	6028      	str	r0, [r5, #0]
 800123e:	6069      	str	r1, [r5, #4]
 8001240:	60aa      	str	r2, [r5, #8]
 8001242:	60eb      	str	r3, [r5, #12]
 8001244:	6820      	ldr	r0, [r4, #0]
 8001246:	6128      	str	r0, [r5, #16]
 8001248:	88a3      	ldrh	r3, [r4, #4]
 800124a:	82ab      	strh	r3, [r5, #20]
		rule_count++;
 800124c:	4b0d      	ldr	r3, [pc, #52]	@ (8001284 <automation_add_rule+0x78>)
 800124e:	881b      	ldrh	r3, [r3, #0]
 8001250:	3301      	adds	r3, #1
 8001252:	b29a      	uxth	r2, r3
 8001254:	4b0b      	ldr	r3, [pc, #44]	@ (8001284 <automation_add_rule+0x78>)
 8001256:	801a      	strh	r2, [r3, #0]

		// Save to EEPROM
		bool status = automation_save_rules();
 8001258:	f000 f8a4 	bl	80013a4 <automation_save_rules>
 800125c:	4603      	mov	r3, r0
 800125e:	71fb      	strb	r3, [r7, #7]
		if (status == false) {
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	f083 0301 	eor.w	r3, r3, #1
 8001266:	b2db      	uxtb	r3, r3
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <automation_add_rule+0x64>
			return false;
 800126c:	2300      	movs	r3, #0
 800126e:	e002      	b.n	8001276 <automation_add_rule+0x6a>
		}

		return true;
 8001270:	2301      	movs	r3, #1
 8001272:	e000      	b.n	8001276 <automation_add_rule+0x6a>
	} else {
		return false;
 8001274:	2300      	movs	r3, #0
	}
}
 8001276:	4618      	mov	r0, r3
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001280:	b004      	add	sp, #16
 8001282:	4770      	bx	lr
 8001284:	20000644 	.word	0x20000644
 8001288:	20000384 	.word	0x20000384

0800128c <automation_get_rule_count>:

uint16_t automation_get_rule_count(void) {
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
	return rule_count;
 8001290:	4b03      	ldr	r3, [pc, #12]	@ (80012a0 <automation_get_rule_count+0x14>)
 8001292:	881b      	ldrh	r3, [r3, #0]
}
 8001294:	4618      	mov	r0, r3
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	20000644 	.word	0x20000644

080012a4 <automation_get_rule>:

bool automation_get_rule(uint16_t index, LogicRule* rule) {
 80012a4:	b4b0      	push	{r4, r5, r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	6039      	str	r1, [r7, #0]
 80012ae:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 80012b0:	4b10      	ldr	r3, [pc, #64]	@ (80012f4 <automation_get_rule+0x50>)
 80012b2:	881b      	ldrh	r3, [r3, #0]
 80012b4:	88fa      	ldrh	r2, [r7, #6]
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d301      	bcc.n	80012be <automation_get_rule+0x1a>
		return false;
 80012ba:	2300      	movs	r3, #0
 80012bc:	e014      	b.n	80012e8 <automation_get_rule+0x44>
	}

	*rule = rules[index];
 80012be:	88fb      	ldrh	r3, [r7, #6]
 80012c0:	6838      	ldr	r0, [r7, #0]
 80012c2:	4a0d      	ldr	r2, [pc, #52]	@ (80012f8 <automation_get_rule+0x54>)
 80012c4:	2116      	movs	r1, #22
 80012c6:	fb01 f303 	mul.w	r3, r1, r3
 80012ca:	441a      	add	r2, r3
 80012cc:	4603      	mov	r3, r0
 80012ce:	6811      	ldr	r1, [r2, #0]
 80012d0:	6855      	ldr	r5, [r2, #4]
 80012d2:	6894      	ldr	r4, [r2, #8]
 80012d4:	68d0      	ldr	r0, [r2, #12]
 80012d6:	6019      	str	r1, [r3, #0]
 80012d8:	605d      	str	r5, [r3, #4]
 80012da:	609c      	str	r4, [r3, #8]
 80012dc:	60d8      	str	r0, [r3, #12]
 80012de:	6911      	ldr	r1, [r2, #16]
 80012e0:	6119      	str	r1, [r3, #16]
 80012e2:	8a92      	ldrh	r2, [r2, #20]
 80012e4:	829a      	strh	r2, [r3, #20]
	return true;
 80012e6:	2301      	movs	r3, #1
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bcb0      	pop	{r4, r5, r7}
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	20000644 	.word	0x20000644
 80012f8:	20000384 	.word	0x20000384

080012fc <automation_delete_rule>:

bool automation_delete_rule(uint16_t index) {
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 8001306:	4b25      	ldr	r3, [pc, #148]	@ (800139c <automation_delete_rule+0xa0>)
 8001308:	881b      	ldrh	r3, [r3, #0]
 800130a:	88fa      	ldrh	r2, [r7, #6]
 800130c:	429a      	cmp	r2, r3
 800130e:	d301      	bcc.n	8001314 <automation_delete_rule+0x18>
		return false;
 8001310:	2300      	movs	r3, #0
 8001312:	e03f      	b.n	8001394 <automation_delete_rule+0x98>
	}

	// Shift elements after index down by 1
	if (index < rule_count - 1) {
 8001314:	88fa      	ldrh	r2, [r7, #6]
 8001316:	4b21      	ldr	r3, [pc, #132]	@ (800139c <automation_delete_rule+0xa0>)
 8001318:	881b      	ldrh	r3, [r3, #0]
 800131a:	3b01      	subs	r3, #1
 800131c:	429a      	cmp	r2, r3
 800131e:	da19      	bge.n	8001354 <automation_delete_rule+0x58>
		memmove(&rules[index], &rules[index + 1], (rule_count - index - 1) * sizeof(LogicRule));
 8001320:	88fb      	ldrh	r3, [r7, #6]
 8001322:	2216      	movs	r2, #22
 8001324:	fb02 f303 	mul.w	r3, r2, r3
 8001328:	4a1d      	ldr	r2, [pc, #116]	@ (80013a0 <automation_delete_rule+0xa4>)
 800132a:	1898      	adds	r0, r3, r2
 800132c:	88fb      	ldrh	r3, [r7, #6]
 800132e:	3301      	adds	r3, #1
 8001330:	2216      	movs	r2, #22
 8001332:	fb02 f303 	mul.w	r3, r2, r3
 8001336:	4a1a      	ldr	r2, [pc, #104]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001338:	1899      	adds	r1, r3, r2
 800133a:	4b18      	ldr	r3, [pc, #96]	@ (800139c <automation_delete_rule+0xa0>)
 800133c:	881b      	ldrh	r3, [r3, #0]
 800133e:	461a      	mov	r2, r3
 8001340:	88fb      	ldrh	r3, [r7, #6]
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	3b01      	subs	r3, #1
 8001346:	461a      	mov	r2, r3
 8001348:	2316      	movs	r3, #22
 800134a:	fb02 f303 	mul.w	r3, r2, r3
 800134e:	461a      	mov	r2, r3
 8001350:	f016 f8d1 	bl	80174f6 <memmove>
	}

	// Clear the last element
	memset(&rules[rule_count -1], 0, sizeof(LogicRule));
 8001354:	4b11      	ldr	r3, [pc, #68]	@ (800139c <automation_delete_rule+0xa0>)
 8001356:	881b      	ldrh	r3, [r3, #0]
 8001358:	3b01      	subs	r3, #1
 800135a:	2216      	movs	r2, #22
 800135c:	fb02 f303 	mul.w	r3, r2, r3
 8001360:	4a0f      	ldr	r2, [pc, #60]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001362:	4413      	add	r3, r2
 8001364:	2216      	movs	r2, #22
 8001366:	2100      	movs	r1, #0
 8001368:	4618      	mov	r0, r3
 800136a:	f016 f8de 	bl	801752a <memset>

	// Decrement the count
	rule_count--;
 800136e:	4b0b      	ldr	r3, [pc, #44]	@ (800139c <automation_delete_rule+0xa0>)
 8001370:	881b      	ldrh	r3, [r3, #0]
 8001372:	3b01      	subs	r3, #1
 8001374:	b29a      	uxth	r2, r3
 8001376:	4b09      	ldr	r3, [pc, #36]	@ (800139c <automation_delete_rule+0xa0>)
 8001378:	801a      	strh	r2, [r3, #0]

	// Save to EEPROM
	bool status = automation_save_rules();
 800137a:	f000 f813 	bl	80013a4 <automation_save_rules>
 800137e:	4603      	mov	r3, r0
 8001380:	73fb      	strb	r3, [r7, #15]
	if (status == false) {
 8001382:	7bfb      	ldrb	r3, [r7, #15]
 8001384:	f083 0301 	eor.w	r3, r3, #1
 8001388:	b2db      	uxtb	r3, r3
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <automation_delete_rule+0x96>
		return false;
 800138e:	2300      	movs	r3, #0
 8001390:	e000      	b.n	8001394 <automation_delete_rule+0x98>
	}

	return true;
 8001392:	2301      	movs	r3, #1
}
 8001394:	4618      	mov	r0, r3
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	20000644 	.word	0x20000644
 80013a0:	20000384 	.word	0x20000384

080013a4 <automation_save_rules>:

bool automation_save_rules(void) {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 80013aa:	af00      	add	r7, sp, #0
	if (rule_count > MAX_RULES) return false;
 80013ac:	4b4d      	ldr	r3, [pc, #308]	@ (80014e4 <automation_save_rules+0x140>)
 80013ae:	881b      	ldrh	r3, [r3, #0]
 80013b0:	2b20      	cmp	r3, #32
 80013b2:	d901      	bls.n	80013b8 <automation_save_rules+0x14>
 80013b4:	2300      	movs	r3, #0
 80013b6:	e090      	b.n	80014da <automation_save_rules+0x136>

	uint16_t addr = 0x0000;
 80013b8:	2300      	movs	r3, #0
 80013ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write the rule count first
	if (!EEPROM_WriteBlock(addr, &rule_count, sizeof(rule_count))) {
 80013be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013c2:	2202      	movs	r2, #2
 80013c4:	4947      	ldr	r1, [pc, #284]	@ (80014e4 <automation_save_rules+0x140>)
 80013c6:	4618      	mov	r0, r3
 80013c8:	f000 fe5f 	bl	800208a <EEPROM_WriteBlock>
 80013cc:	4603      	mov	r3, r0
 80013ce:	f083 0301 	eor.w	r3, r3, #1
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <automation_save_rules+0x38>
		return false;
 80013d8:	2300      	movs	r3, #0
 80013da:	e07e      	b.n	80014da <automation_save_rules+0x136>
	}
	addr += sizeof(rule_count);
 80013dc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013e0:	3302      	adds	r3, #2
 80013e2:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write rules
	for (uint16_t i = 0; i < rule_count; i++) {
 80013e6:	2300      	movs	r3, #0
 80013e8:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 80013ec:	e01e      	b.n	800142c <automation_save_rules+0x88>
		if (!EEPROM_WriteBlock(addr, &rules[i], sizeof(LogicRule))) {
 80013ee:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 80013f2:	2216      	movs	r2, #22
 80013f4:	fb02 f303 	mul.w	r3, r2, r3
 80013f8:	4a3b      	ldr	r2, [pc, #236]	@ (80014e8 <automation_save_rules+0x144>)
 80013fa:	1899      	adds	r1, r3, r2
 80013fc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 8001400:	2216      	movs	r2, #22
 8001402:	4618      	mov	r0, r3
 8001404:	f000 fe41 	bl	800208a <EEPROM_WriteBlock>
 8001408:	4603      	mov	r3, r0
 800140a:	f083 0301 	eor.w	r3, r3, #1
 800140e:	b2db      	uxtb	r3, r3
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <automation_save_rules+0x74>
			return false;
 8001414:	2300      	movs	r3, #0
 8001416:	e060      	b.n	80014da <automation_save_rules+0x136>
		}
		addr += sizeof(LogicRule);
 8001418:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800141c:	3316      	adds	r3, #22
 800141e:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce
	for (uint16_t i = 0; i < rule_count; i++) {
 8001422:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 8001426:	3301      	adds	r3, #1
 8001428:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 800142c:	4b2d      	ldr	r3, [pc, #180]	@ (80014e4 <automation_save_rules+0x140>)
 800142e:	881b      	ldrh	r3, [r3, #0]
 8001430:	f8b7 22cc 	ldrh.w	r2, [r7, #716]	@ 0x2cc
 8001434:	429a      	cmp	r2, r3
 8001436:	d3da      	bcc.n	80013ee <automation_save_rules+0x4a>
	}

	// Compute CRC16 over rule_count + rules
	uint16_t crc_input_len = sizeof(rule_count) + rule_count * sizeof(LogicRule);
 8001438:	4b2a      	ldr	r3, [pc, #168]	@ (80014e4 <automation_save_rules+0x140>)
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	461a      	mov	r2, r3
 800143e:	0092      	lsls	r2, r2, #2
 8001440:	441a      	add	r2, r3
 8001442:	0052      	lsls	r2, r2, #1
 8001444:	4413      	add	r3, r2
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	b29b      	uxth	r3, r3
 800144a:	3302      	adds	r3, #2
 800144c:	f8a7 32ca 	strh.w	r3, [r7, #714]	@ 0x2ca
	uint8_t crc_buffer[sizeof(rule_count) + MAX_RULES * sizeof(LogicRule)];
	memcpy(crc_buffer, &rule_count, sizeof(rule_count));
 8001450:	4b24      	ldr	r3, [pc, #144]	@ (80014e4 <automation_save_rules+0x140>)
 8001452:	881a      	ldrh	r2, [r3, #0]
 8001454:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001458:	f5a3 7332 	sub.w	r3, r3, #712	@ 0x2c8
 800145c:	801a      	strh	r2, [r3, #0]
	memcpy(crc_buffer + sizeof(rule_count), rules, rule_count * sizeof(LogicRule));
 800145e:	f107 0308 	add.w	r3, r7, #8
 8001462:	3302      	adds	r3, #2
 8001464:	4a1f      	ldr	r2, [pc, #124]	@ (80014e4 <automation_save_rules+0x140>)
 8001466:	8812      	ldrh	r2, [r2, #0]
 8001468:	4611      	mov	r1, r2
 800146a:	2216      	movs	r2, #22
 800146c:	fb01 f202 	mul.w	r2, r1, r2
 8001470:	491d      	ldr	r1, [pc, #116]	@ (80014e8 <automation_save_rules+0x144>)
 8001472:	4618      	mov	r0, r3
 8001474:	f016 f8d9 	bl	801762a <memcpy>

	uint16_t crc = modbus_crc16(crc_buffer, crc_input_len);
 8001478:	f8b7 22ca 	ldrh.w	r2, [r7, #714]	@ 0x2ca
 800147c:	f107 0308 	add.w	r3, r7, #8
 8001480:	4611      	mov	r1, r2
 8001482:	4618      	mov	r0, r3
 8001484:	f003 fd48 	bl	8004f18 <modbus_crc16>
 8001488:	4603      	mov	r3, r0
 800148a:	461a      	mov	r2, r3
 800148c:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001490:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 8001494:	801a      	strh	r2, [r3, #0]

	if (!EEPROM_WriteBlock(addr, (uint8_t*)&crc, sizeof(crc))) {
 8001496:	1db9      	adds	r1, r7, #6
 8001498:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800149c:	2202      	movs	r2, #2
 800149e:	4618      	mov	r0, r3
 80014a0:	f000 fdf3 	bl	800208a <EEPROM_WriteBlock>
 80014a4:	4603      	mov	r3, r0
 80014a6:	f083 0301 	eor.w	r3, r3, #1
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <automation_save_rules+0x110>
		return false;
 80014b0:	2300      	movs	r3, #0
 80014b2:	e012      	b.n	80014da <automation_save_rules+0x136>
	}

	addr += sizeof(crc);
 80014b4:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014b8:	3302      	adds	r3, #2
 80014ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Now save virtual registers
	if (!io_virtual_save(addr)) return false;
 80014be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014c2:	4618      	mov	r0, r3
 80014c4:	f001 fd06 	bl	8002ed4 <io_virtual_save>
 80014c8:	4603      	mov	r3, r0
 80014ca:	f083 0301 	eor.w	r3, r3, #1
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d001      	beq.n	80014d8 <automation_save_rules+0x134>
 80014d4:	2300      	movs	r3, #0
 80014d6:	e000      	b.n	80014da <automation_save_rules+0x136>

	return true;
 80014d8:	2301      	movs	r3, #1
}
 80014da:	4618      	mov	r0, r3
 80014dc:	f507 7734 	add.w	r7, r7, #720	@ 0x2d0
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	20000644 	.word	0x20000644
 80014e8:	20000384 	.word	0x20000384

080014ec <automation_factory_reset>:

bool automation_factory_reset(void) {
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
	memset(rules, 0, sizeof(rules));
 80014f2:	f44f 7230 	mov.w	r2, #704	@ 0x2c0
 80014f6:	2100      	movs	r1, #0
 80014f8:	4811      	ldr	r0, [pc, #68]	@ (8001540 <automation_factory_reset+0x54>)
 80014fa:	f016 f816 	bl	801752a <memset>
	rule_count = 0;
 80014fe:	4b11      	ldr	r3, [pc, #68]	@ (8001544 <automation_factory_reset+0x58>)
 8001500:	2200      	movs	r2, #0
 8001502:	801a      	strh	r2, [r3, #0]

	if (!automation_save_rules()) return false;
 8001504:	f7ff ff4e 	bl	80013a4 <automation_save_rules>
 8001508:	4603      	mov	r3, r0
 800150a:	f083 0301 	eor.w	r3, r3, #1
 800150e:	b2db      	uxtb	r3, r3
 8001510:	2b00      	cmp	r3, #0
 8001512:	d001      	beq.n	8001518 <automation_factory_reset+0x2c>
 8001514:	2300      	movs	r3, #0
 8001516:	e00e      	b.n	8001536 <automation_factory_reset+0x4a>

	uint16_t baseAddress = sizeof(rule_count) + sizeof(uint16_t);
 8001518:	2304      	movs	r3, #4
 800151a:	80fb      	strh	r3, [r7, #6]

	// Now save virtual registers
	if (!io_virtual_factory_reset(baseAddress)) return false;
 800151c:	88fb      	ldrh	r3, [r7, #6]
 800151e:	4618      	mov	r0, r3
 8001520:	f001 fe8e 	bl	8003240 <io_virtual_factory_reset>
 8001524:	4603      	mov	r3, r0
 8001526:	f083 0301 	eor.w	r3, r3, #1
 800152a:	b2db      	uxtb	r3, r3
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <automation_factory_reset+0x48>
 8001530:	2300      	movs	r3, #0
 8001532:	e000      	b.n	8001536 <automation_factory_reset+0x4a>

	return true;
 8001534:	2301      	movs	r3, #1
}
 8001536:	4618      	mov	r0, r3
 8001538:	3708      	adds	r7, #8
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	20000384 	.word	0x20000384
 8001544:	20000644 	.word	0x20000644

08001548 <automation_load_rules>:

bool automation_load_rules(void) {
 8001548:	b580      	push	{r7, lr}
 800154a:	f5ad 6db2 	sub.w	sp, sp, #1424	@ 0x590
 800154e:	af00      	add	r7, sp, #0
	uint16_t addr = 0x0000;
 8001550:	2300      	movs	r3, #0
 8001552:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
	uint16_t saved_count = 0;
 8001556:	2300      	movs	r3, #0
 8001558:	f8a7 3588 	strh.w	r3, [r7, #1416]	@ 0x588

	if (!EEPROM_LoadBlock(addr, &saved_count, sizeof(saved_count))) {
 800155c:	f507 61b1 	add.w	r1, r7, #1416	@ 0x588
 8001560:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001564:	2202      	movs	r2, #2
 8001566:	4618      	mov	r0, r3
 8001568:	f000 fda7 	bl	80020ba <EEPROM_LoadBlock>
 800156c:	4603      	mov	r3, r0
 800156e:	f083 0301 	eor.w	r3, r3, #1
 8001572:	b2db      	uxtb	r3, r3
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <automation_load_rules+0x34>
		return false;
 8001578:	2300      	movs	r3, #0
 800157a:	e0cd      	b.n	8001718 <automation_load_rules+0x1d0>
	}
	if (saved_count > MAX_RULES) {
 800157c:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001580:	2b20      	cmp	r3, #32
 8001582:	d901      	bls.n	8001588 <automation_load_rules+0x40>
		return false;
 8001584:	2300      	movs	r3, #0
 8001586:	e0c7      	b.n	8001718 <automation_load_rules+0x1d0>
	}

	addr += sizeof(saved_count);
 8001588:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800158c:	3302      	adds	r3, #2
 800158e:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

	if (saved_count == 0) {
 8001592:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001596:	2b00      	cmp	r3, #0
 8001598:	d12d      	bne.n	80015f6 <automation_load_rules+0xae>
		// Still need to validate CRC16 of just the rule count (2 bytes)
		uint16_t stored_crc = 0;
 800159a:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 800159e:	f2a3 538e 	subw	r3, r3, #1422	@ 0x58e
 80015a2:	2200      	movs	r2, #0
 80015a4:	801a      	strh	r2, [r3, #0]
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 80015a6:	1cb9      	adds	r1, r7, #2
 80015a8:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015ac:	2202      	movs	r2, #2
 80015ae:	4618      	mov	r0, r3
 80015b0:	f000 fd83 	bl	80020ba <EEPROM_LoadBlock>
 80015b4:	4603      	mov	r3, r0
 80015b6:	f083 0301 	eor.w	r3, r3, #1
 80015ba:	b2db      	uxtb	r3, r3
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <automation_load_rules+0x7c>
			return false;
 80015c0:	2300      	movs	r3, #0
 80015c2:	e0a9      	b.n	8001718 <automation_load_rules+0x1d0>
		}

		uint16_t computed_crc = modbus_crc16((uint8_t*)&saved_count, sizeof(saved_count));
 80015c4:	f507 63b1 	add.w	r3, r7, #1416	@ 0x588
 80015c8:	2102      	movs	r1, #2
 80015ca:	4618      	mov	r0, r3
 80015cc:	f003 fca4 	bl	8004f18 <modbus_crc16>
 80015d0:	4603      	mov	r3, r0
 80015d2:	f8a7 358a 	strh.w	r3, [r7, #1418]	@ 0x58a
		if (computed_crc != stored_crc) {
 80015d6:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 80015da:	f2a3 538e 	subw	r3, r3, #1422	@ 0x58e
 80015de:	881b      	ldrh	r3, [r3, #0]
 80015e0:	f8b7 258a 	ldrh.w	r2, [r7, #1418]	@ 0x58a
 80015e4:	429a      	cmp	r2, r3
 80015e6:	d001      	beq.n	80015ec <automation_load_rules+0xa4>
			return false;
 80015e8:	2300      	movs	r3, #0
 80015ea:	e095      	b.n	8001718 <automation_load_rules+0x1d0>
		}

		rule_count = 0;
 80015ec:	4b4d      	ldr	r3, [pc, #308]	@ (8001724 <automation_load_rules+0x1dc>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	801a      	strh	r2, [r3, #0]
		return true;
 80015f2:	2301      	movs	r3, #1
 80015f4:	e090      	b.n	8001718 <automation_load_rules+0x1d0>
	}
	// Otherwise load as usual:

	// Temporarily load the data into a buffer
	LogicRule temp_rules[MAX_RULES];
	if (!EEPROM_LoadBlock(addr, temp_rules, saved_count * sizeof(LogicRule))) {
 80015f6:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80015fa:	461a      	mov	r2, r3
 80015fc:	0092      	lsls	r2, r2, #2
 80015fe:	441a      	add	r2, r3
 8001600:	0052      	lsls	r2, r2, #1
 8001602:	4413      	add	r3, r2
 8001604:	005b      	lsls	r3, r3, #1
 8001606:	b29a      	uxth	r2, r3
 8001608:	f507 7132 	add.w	r1, r7, #712	@ 0x2c8
 800160c:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001610:	4618      	mov	r0, r3
 8001612:	f000 fd52 	bl	80020ba <EEPROM_LoadBlock>
 8001616:	4603      	mov	r3, r0
 8001618:	f083 0301 	eor.w	r3, r3, #1
 800161c:	b2db      	uxtb	r3, r3
 800161e:	2b00      	cmp	r3, #0
 8001620:	d001      	beq.n	8001626 <automation_load_rules+0xde>
		return false;
 8001622:	2300      	movs	r3, #0
 8001624:	e078      	b.n	8001718 <automation_load_rules+0x1d0>
	}
	addr += saved_count * sizeof(LogicRule);
 8001626:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800162a:	461a      	mov	r2, r3
 800162c:	0092      	lsls	r2, r2, #2
 800162e:	441a      	add	r2, r3
 8001630:	0052      	lsls	r2, r2, #1
 8001632:	4413      	add	r3, r2
 8001634:	005b      	lsls	r3, r3, #1
 8001636:	b29a      	uxth	r2, r3
 8001638:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800163c:	4413      	add	r3, r2
 800163e:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

	// Read stored CRC16
	uint16_t stored_crc = 0;
 8001642:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8001646:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 800164a:	2200      	movs	r2, #0
 800164c:	801a      	strh	r2, [r3, #0]
	if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 800164e:	f207 21c6 	addw	r1, r7, #710	@ 0x2c6
 8001652:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001656:	2202      	movs	r2, #2
 8001658:	4618      	mov	r0, r3
 800165a:	f000 fd2e 	bl	80020ba <EEPROM_LoadBlock>
 800165e:	4603      	mov	r3, r0
 8001660:	f083 0301 	eor.w	r3, r3, #1
 8001664:	b2db      	uxtb	r3, r3
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <automation_load_rules+0x126>
		return false;
 800166a:	2300      	movs	r3, #0
 800166c:	e054      	b.n	8001718 <automation_load_rules+0x1d0>
	}

	// Compute CRC16
	uint8_t crc_buffer[sizeof(saved_count) + MAX_RULES * sizeof(LogicRule)];
	memcpy(crc_buffer, &saved_count, sizeof(saved_count));
 800166e:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 8001672:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8001676:	f2a3 538c 	subw	r3, r3, #1420	@ 0x58c
 800167a:	801a      	strh	r2, [r3, #0]
	memcpy(crc_buffer + sizeof(saved_count), temp_rules, saved_count * sizeof(LogicRule));
 800167c:	1d3b      	adds	r3, r7, #4
 800167e:	3302      	adds	r3, #2
 8001680:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 8001684:	4611      	mov	r1, r2
 8001686:	2216      	movs	r2, #22
 8001688:	fb01 f202 	mul.w	r2, r1, r2
 800168c:	f507 7132 	add.w	r1, r7, #712	@ 0x2c8
 8001690:	4618      	mov	r0, r3
 8001692:	f015 ffca 	bl	801762a <memcpy>

	uint16_t computed_crc = modbus_crc16(crc_buffer, sizeof(saved_count) + saved_count * sizeof(LogicRule));
 8001696:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800169a:	461a      	mov	r2, r3
 800169c:	0092      	lsls	r2, r2, #2
 800169e:	441a      	add	r2, r3
 80016a0:	0052      	lsls	r2, r2, #1
 80016a2:	4413      	add	r3, r2
 80016a4:	005b      	lsls	r3, r3, #1
 80016a6:	b29b      	uxth	r3, r3
 80016a8:	3302      	adds	r3, #2
 80016aa:	b29a      	uxth	r2, r3
 80016ac:	1d3b      	adds	r3, r7, #4
 80016ae:	4611      	mov	r1, r2
 80016b0:	4618      	mov	r0, r3
 80016b2:	f003 fc31 	bl	8004f18 <modbus_crc16>
 80016b6:	4603      	mov	r3, r0
 80016b8:	f8a7 358c 	strh.w	r3, [r7, #1420]	@ 0x58c

	if (computed_crc != stored_crc) {
 80016bc:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 80016c0:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 80016c4:	881b      	ldrh	r3, [r3, #0]
 80016c6:	f8b7 258c 	ldrh.w	r2, [r7, #1420]	@ 0x58c
 80016ca:	429a      	cmp	r2, r3
 80016cc:	d001      	beq.n	80016d2 <automation_load_rules+0x18a>
		return false;
 80016ce:	2300      	movs	r3, #0
 80016d0:	e022      	b.n	8001718 <automation_load_rules+0x1d0>
	}

	addr += sizeof(stored_crc);
 80016d2:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80016d6:	3302      	adds	r3, #2
 80016d8:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e


	// All valid, so use these rules
	memcpy(rules, temp_rules, saved_count * sizeof(LogicRule));
 80016dc:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80016e0:	461a      	mov	r2, r3
 80016e2:	2316      	movs	r3, #22
 80016e4:	fb03 f202 	mul.w	r2, r3, r2
 80016e8:	f507 7332 	add.w	r3, r7, #712	@ 0x2c8
 80016ec:	4619      	mov	r1, r3
 80016ee:	480e      	ldr	r0, [pc, #56]	@ (8001728 <automation_load_rules+0x1e0>)
 80016f0:	f015 ff9b 	bl	801762a <memcpy>
	rule_count = saved_count;
 80016f4:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 80016f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001724 <automation_load_rules+0x1dc>)
 80016fa:	801a      	strh	r2, [r3, #0]


	// Now load virtual registers
	if (!io_virtual_load(addr)) {
 80016fc:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001700:	4618      	mov	r0, r3
 8001702:	f001 fc85 	bl	8003010 <io_virtual_load>
 8001706:	4603      	mov	r3, r0
 8001708:	f083 0301 	eor.w	r3, r3, #1
 800170c:	b2db      	uxtb	r3, r3
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <automation_load_rules+0x1ce>
		return false;
 8001712:	2300      	movs	r3, #0
 8001714:	e000      	b.n	8001718 <automation_load_rules+0x1d0>
	}

	return true;
 8001716:	2301      	movs	r3, #1
}
 8001718:	4618      	mov	r0, r3
 800171a:	f507 67b2 	add.w	r7, r7, #1424	@ 0x590
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	20000644 	.word	0x20000644
 8001728:	20000384 	.word	0x20000384

0800172c <display_Setup>:

// Variables
uint16_t currentPage = 0;
uint16_t endPage = 6;

void display_Setup() {
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
	// Initialise SSD1306
	ssd1306_Init();
 8001730:	f000 fe3a 	bl	80023a8 <ssd1306_Init>
}
 8001734:	bf00      	nop
 8001736:	bd80      	pop	{r7, pc}

08001738 <display_Boot>:

void display_Boot(void) {
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 800173e:	2000      	movs	r0, #0
 8001740:	f000 fe9c 	bl	800247c <ssd1306_Fill>
	ssd1306_SetCursor(10, 20);
 8001744:	2114      	movs	r1, #20
 8001746:	200a      	movs	r0, #10
 8001748:	f000 ffe4 	bl	8002714 <ssd1306_SetCursor>
	ssd1306_WriteString("PLC by DJ", Font_11x18, White);
 800174c:	4b0b      	ldr	r3, [pc, #44]	@ (800177c <display_Boot+0x44>)
 800174e:	2201      	movs	r2, #1
 8001750:	9200      	str	r2, [sp, #0]
 8001752:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001754:	480a      	ldr	r0, [pc, #40]	@ (8001780 <display_Boot+0x48>)
 8001756:	f000 ffb7 	bl	80026c8 <ssd1306_WriteString>
	ssd1306_SetCursor(25, 45);
 800175a:	212d      	movs	r1, #45	@ 0x2d
 800175c:	2019      	movs	r0, #25
 800175e:	f000 ffd9 	bl	8002714 <ssd1306_SetCursor>
	ssd1306_WriteString("Booting...", Font_7x10, White);
 8001762:	4b08      	ldr	r3, [pc, #32]	@ (8001784 <display_Boot+0x4c>)
 8001764:	2201      	movs	r2, #1
 8001766:	9200      	str	r2, [sp, #0]
 8001768:	cb0e      	ldmia	r3, {r1, r2, r3}
 800176a:	4807      	ldr	r0, [pc, #28]	@ (8001788 <display_Boot+0x50>)
 800176c:	f000 ffac 	bl	80026c8 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001770:	f000 fe9c 	bl	80024ac <ssd1306_UpdateScreen>
}
 8001774:	bf00      	nop
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	0801b588 	.word	0x0801b588
 8001780:	080196a8 	.word	0x080196a8
 8001784:	0801b57c 	.word	0x0801b57c
 8001788:	080196b4 	.word	0x080196b4

0800178c <display_StatusPage>:

void display_StatusPage(void) {
 800178c:	b580      	push	{r7, lr}
 800178e:	b08e      	sub	sp, #56	@ 0x38
 8001790:	af02      	add	r7, sp, #8
	char buf[32]; // buffer for formatted strings
	switch(currentPage) {
 8001792:	4bbf      	ldr	r3, [pc, #764]	@ (8001a90 <display_StatusPage+0x304>)
 8001794:	881b      	ldrh	r3, [r3, #0]
 8001796:	2b06      	cmp	r3, #6
 8001798:	f200 82e4 	bhi.w	8001d64 <display_StatusPage+0x5d8>
 800179c:	a201      	add	r2, pc, #4	@ (adr r2, 80017a4 <display_StatusPage+0x18>)
 800179e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017a2:	bf00      	nop
 80017a4:	080017c1 	.word	0x080017c1
 80017a8:	080018a5 	.word	0x080018a5
 80017ac:	0800199b 	.word	0x0800199b
 80017b0:	08001ad5 	.word	0x08001ad5
 80017b4:	08001b4f 	.word	0x08001b4f
 80017b8:	08001c25 	.word	0x08001c25
 80017bc:	08001cdf 	.word	0x08001cdf
		case 0:
			ssd1306_Fill(Black);
 80017c0:	2000      	movs	r0, #0
 80017c2:	f000 fe5b 	bl	800247c <ssd1306_Fill>
			ssd1306_SetCursor(25, 0);
 80017c6:	2100      	movs	r1, #0
 80017c8:	2019      	movs	r0, #25
 80017ca:	f000 ffa3 	bl	8002714 <ssd1306_SetCursor>
			ssd1306_WriteString("Status", Font_11x18, White);
 80017ce:	4bb1      	ldr	r3, [pc, #708]	@ (8001a94 <display_StatusPage+0x308>)
 80017d0:	2201      	movs	r2, #1
 80017d2:	9200      	str	r2, [sp, #0]
 80017d4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017d6:	48b0      	ldr	r0, [pc, #704]	@ (8001a98 <display_StatusPage+0x30c>)
 80017d8:	f000 ff76 	bl	80026c8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80017dc:	2119      	movs	r1, #25
 80017de:	2002      	movs	r0, #2
 80017e0:	f000 ff98 	bl	8002714 <ssd1306_SetCursor>
			sprintf(buf, "Slave Addr: 0x%02X", modbusGetSlaveAddress());
 80017e4:	f003 fc2c 	bl	8005040 <modbusGetSlaveAddress>
 80017e8:	4603      	mov	r3, r0
 80017ea:	461a      	mov	r2, r3
 80017ec:	f107 030c 	add.w	r3, r7, #12
 80017f0:	49aa      	ldr	r1, [pc, #680]	@ (8001a9c <display_StatusPage+0x310>)
 80017f2:	4618      	mov	r0, r3
 80017f4:	f015 fe1a 	bl	801742c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80017f8:	4ba9      	ldr	r3, [pc, #676]	@ (8001aa0 <display_StatusPage+0x314>)
 80017fa:	f107 000c 	add.w	r0, r7, #12
 80017fe:	2201      	movs	r2, #1
 8001800:	9200      	str	r2, [sp, #0]
 8001802:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001804:	f000 ff60 	bl	80026c8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001808:	2128      	movs	r1, #40	@ 0x28
 800180a:	2002      	movs	r0, #2
 800180c:	f000 ff82 	bl	8002714 <ssd1306_SetCursor>
			float voltage = INA226_ReadBusVoltage();
 8001810:	f000 fd5c 	bl	80022cc <INA226_ReadBusVoltage>
 8001814:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
			if (voltage > 10) sprintf(buf, "Supply: %.1fV", voltage); // only 1dp will fit
 8001818:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800181c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001820:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001824:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001828:	dd0a      	ble.n	8001840 <display_StatusPage+0xb4>
 800182a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800182c:	f7fe feb4 	bl	8000598 <__aeabi_f2d>
 8001830:	4602      	mov	r2, r0
 8001832:	460b      	mov	r3, r1
 8001834:	f107 000c 	add.w	r0, r7, #12
 8001838:	499a      	ldr	r1, [pc, #616]	@ (8001aa4 <display_StatusPage+0x318>)
 800183a:	f015 fdf7 	bl	801742c <siprintf>
 800183e:	e009      	b.n	8001854 <display_StatusPage+0xc8>
			else sprintf(buf, "Supply: %.2fV", voltage); // 2dp will fit
 8001840:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001842:	f7fe fea9 	bl	8000598 <__aeabi_f2d>
 8001846:	4602      	mov	r2, r0
 8001848:	460b      	mov	r3, r1
 800184a:	f107 000c 	add.w	r0, r7, #12
 800184e:	4996      	ldr	r1, [pc, #600]	@ (8001aa8 <display_StatusPage+0x31c>)
 8001850:	f015 fdec 	bl	801742c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001854:	4b92      	ldr	r3, [pc, #584]	@ (8001aa0 <display_StatusPage+0x314>)
 8001856:	f107 000c 	add.w	r0, r7, #12
 800185a:	2201      	movs	r2, #1
 800185c:	9200      	str	r2, [sp, #0]
 800185e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001860:	f000 ff32 	bl	80026c8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 8001864:	2137      	movs	r1, #55	@ 0x37
 8001866:	2002      	movs	r0, #2
 8001868:	f000 ff54 	bl	8002714 <ssd1306_SetCursor>
			sprintf(buf, "Current: %.0fmA", INA226_ReadCurrent() * 1000);
 800186c:	f000 fd4e 	bl	800230c <INA226_ReadCurrent>
 8001870:	eef0 7a40 	vmov.f32	s15, s0
 8001874:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 8001aac <display_StatusPage+0x320>
 8001878:	ee67 7a87 	vmul.f32	s15, s15, s14
 800187c:	ee17 0a90 	vmov	r0, s15
 8001880:	f7fe fe8a 	bl	8000598 <__aeabi_f2d>
 8001884:	4602      	mov	r2, r0
 8001886:	460b      	mov	r3, r1
 8001888:	f107 000c 	add.w	r0, r7, #12
 800188c:	4988      	ldr	r1, [pc, #544]	@ (8001ab0 <display_StatusPage+0x324>)
 800188e:	f015 fdcd 	bl	801742c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001892:	4b83      	ldr	r3, [pc, #524]	@ (8001aa0 <display_StatusPage+0x314>)
 8001894:	f107 000c 	add.w	r0, r7, #12
 8001898:	2201      	movs	r2, #1
 800189a:	9200      	str	r2, [sp, #0]
 800189c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800189e:	f000 ff13 	bl	80026c8 <ssd1306_WriteString>
			break;
 80018a2:	e25f      	b.n	8001d64 <display_StatusPage+0x5d8>
		case 1:
			ssd1306_Fill(Black);
 80018a4:	2000      	movs	r0, #0
 80018a6:	f000 fde9 	bl	800247c <ssd1306_Fill>
			ssd1306_SetCursor(30, 0);
 80018aa:	2100      	movs	r1, #0
 80018ac:	201e      	movs	r0, #30
 80018ae:	f000 ff31 	bl	8002714 <ssd1306_SetCursor>
			ssd1306_WriteString("Coils", Font_11x18, White);
 80018b2:	4b78      	ldr	r3, [pc, #480]	@ (8001a94 <display_StatusPage+0x308>)
 80018b4:	2201      	movs	r2, #1
 80018b6:	9200      	str	r2, [sp, #0]
 80018b8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018ba:	487e      	ldr	r0, [pc, #504]	@ (8001ab4 <display_StatusPage+0x328>)
 80018bc:	f000 ff04 	bl	80026c8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80018c0:	2119      	movs	r1, #25
 80018c2:	2002      	movs	r0, #2
 80018c4:	f000 ff26 	bl	8002714 <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_coil_read(0) ? "ON" : "OFF");
 80018c8:	2000      	movs	r0, #0
 80018ca:	f000 ffc1 	bl	8002850 <io_coil_read>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d001      	beq.n	80018d8 <display_StatusPage+0x14c>
 80018d4:	4a78      	ldr	r2, [pc, #480]	@ (8001ab8 <display_StatusPage+0x32c>)
 80018d6:	e000      	b.n	80018da <display_StatusPage+0x14e>
 80018d8:	4a78      	ldr	r2, [pc, #480]	@ (8001abc <display_StatusPage+0x330>)
 80018da:	f107 030c 	add.w	r3, r7, #12
 80018de:	4978      	ldr	r1, [pc, #480]	@ (8001ac0 <display_StatusPage+0x334>)
 80018e0:	4618      	mov	r0, r3
 80018e2:	f015 fda3 	bl	801742c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80018e6:	4b6e      	ldr	r3, [pc, #440]	@ (8001aa0 <display_StatusPage+0x314>)
 80018e8:	f107 000c 	add.w	r0, r7, #12
 80018ec:	2201      	movs	r2, #1
 80018ee:	9200      	str	r2, [sp, #0]
 80018f0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018f2:	f000 fee9 	bl	80026c8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80018f6:	2128      	movs	r1, #40	@ 0x28
 80018f8:	2002      	movs	r0, #2
 80018fa:	f000 ff0b 	bl	8002714 <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_coil_read(1) ? "ON" : "OFF");
 80018fe:	2001      	movs	r0, #1
 8001900:	f000 ffa6 	bl	8002850 <io_coil_read>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d001      	beq.n	800190e <display_StatusPage+0x182>
 800190a:	4a6b      	ldr	r2, [pc, #428]	@ (8001ab8 <display_StatusPage+0x32c>)
 800190c:	e000      	b.n	8001910 <display_StatusPage+0x184>
 800190e:	4a6b      	ldr	r2, [pc, #428]	@ (8001abc <display_StatusPage+0x330>)
 8001910:	f107 030c 	add.w	r3, r7, #12
 8001914:	496b      	ldr	r1, [pc, #428]	@ (8001ac4 <display_StatusPage+0x338>)
 8001916:	4618      	mov	r0, r3
 8001918:	f015 fd88 	bl	801742c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800191c:	4b60      	ldr	r3, [pc, #384]	@ (8001aa0 <display_StatusPage+0x314>)
 800191e:	f107 000c 	add.w	r0, r7, #12
 8001922:	2201      	movs	r2, #1
 8001924:	9200      	str	r2, [sp, #0]
 8001926:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001928:	f000 fece 	bl	80026c8 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 800192c:	2119      	movs	r1, #25
 800192e:	203c      	movs	r0, #60	@ 0x3c
 8001930:	f000 fef0 	bl	8002714 <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_coil_read(2) ? "ON" : "OFF");
 8001934:	2002      	movs	r0, #2
 8001936:	f000 ff8b 	bl	8002850 <io_coil_read>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d001      	beq.n	8001944 <display_StatusPage+0x1b8>
 8001940:	4a5d      	ldr	r2, [pc, #372]	@ (8001ab8 <display_StatusPage+0x32c>)
 8001942:	e000      	b.n	8001946 <display_StatusPage+0x1ba>
 8001944:	4a5d      	ldr	r2, [pc, #372]	@ (8001abc <display_StatusPage+0x330>)
 8001946:	f107 030c 	add.w	r3, r7, #12
 800194a:	495f      	ldr	r1, [pc, #380]	@ (8001ac8 <display_StatusPage+0x33c>)
 800194c:	4618      	mov	r0, r3
 800194e:	f015 fd6d 	bl	801742c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001952:	4b53      	ldr	r3, [pc, #332]	@ (8001aa0 <display_StatusPage+0x314>)
 8001954:	f107 000c 	add.w	r0, r7, #12
 8001958:	2201      	movs	r2, #1
 800195a:	9200      	str	r2, [sp, #0]
 800195c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800195e:	f000 feb3 	bl	80026c8 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001962:	2128      	movs	r1, #40	@ 0x28
 8001964:	203c      	movs	r0, #60	@ 0x3c
 8001966:	f000 fed5 	bl	8002714 <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_coil_read(3) ? "ON" : "OFF");
 800196a:	2003      	movs	r0, #3
 800196c:	f000 ff70 	bl	8002850 <io_coil_read>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d001      	beq.n	800197a <display_StatusPage+0x1ee>
 8001976:	4a50      	ldr	r2, [pc, #320]	@ (8001ab8 <display_StatusPage+0x32c>)
 8001978:	e000      	b.n	800197c <display_StatusPage+0x1f0>
 800197a:	4a50      	ldr	r2, [pc, #320]	@ (8001abc <display_StatusPage+0x330>)
 800197c:	f107 030c 	add.w	r3, r7, #12
 8001980:	4952      	ldr	r1, [pc, #328]	@ (8001acc <display_StatusPage+0x340>)
 8001982:	4618      	mov	r0, r3
 8001984:	f015 fd52 	bl	801742c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001988:	4b45      	ldr	r3, [pc, #276]	@ (8001aa0 <display_StatusPage+0x314>)
 800198a:	f107 000c 	add.w	r0, r7, #12
 800198e:	2201      	movs	r2, #1
 8001990:	9200      	str	r2, [sp, #0]
 8001992:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001994:	f000 fe98 	bl	80026c8 <ssd1306_WriteString>
			break;
 8001998:	e1e4      	b.n	8001d64 <display_StatusPage+0x5d8>
		case 2:
			ssd1306_Fill(Black);
 800199a:	2000      	movs	r0, #0
 800199c:	f000 fd6e 	bl	800247c <ssd1306_Fill>
			ssd1306_SetCursor(4, 0);
 80019a0:	2100      	movs	r1, #0
 80019a2:	2004      	movs	r0, #4
 80019a4:	f000 feb6 	bl	8002714 <ssd1306_SetCursor>
			ssd1306_WriteString("Discrete In", Font_11x18, White);
 80019a8:	4b3a      	ldr	r3, [pc, #232]	@ (8001a94 <display_StatusPage+0x308>)
 80019aa:	2201      	movs	r2, #1
 80019ac:	9200      	str	r2, [sp, #0]
 80019ae:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019b0:	4847      	ldr	r0, [pc, #284]	@ (8001ad0 <display_StatusPage+0x344>)
 80019b2:	f000 fe89 	bl	80026c8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80019b6:	2119      	movs	r1, #25
 80019b8:	2002      	movs	r0, #2
 80019ba:	f000 feab 	bl	8002714 <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_discrete_in_read(0) ? "ON" : "OFF");
 80019be:	2000      	movs	r0, #0
 80019c0:	f000 fff0 	bl	80029a4 <io_discrete_in_read>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <display_StatusPage+0x242>
 80019ca:	4a3b      	ldr	r2, [pc, #236]	@ (8001ab8 <display_StatusPage+0x32c>)
 80019cc:	e000      	b.n	80019d0 <display_StatusPage+0x244>
 80019ce:	4a3b      	ldr	r2, [pc, #236]	@ (8001abc <display_StatusPage+0x330>)
 80019d0:	f107 030c 	add.w	r3, r7, #12
 80019d4:	493a      	ldr	r1, [pc, #232]	@ (8001ac0 <display_StatusPage+0x334>)
 80019d6:	4618      	mov	r0, r3
 80019d8:	f015 fd28 	bl	801742c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019dc:	4b30      	ldr	r3, [pc, #192]	@ (8001aa0 <display_StatusPage+0x314>)
 80019de:	f107 000c 	add.w	r0, r7, #12
 80019e2:	2201      	movs	r2, #1
 80019e4:	9200      	str	r2, [sp, #0]
 80019e6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019e8:	f000 fe6e 	bl	80026c8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80019ec:	2128      	movs	r1, #40	@ 0x28
 80019ee:	2002      	movs	r0, #2
 80019f0:	f000 fe90 	bl	8002714 <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_discrete_in_read(1) ? "ON" : "OFF");
 80019f4:	2001      	movs	r0, #1
 80019f6:	f000 ffd5 	bl	80029a4 <io_discrete_in_read>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d001      	beq.n	8001a04 <display_StatusPage+0x278>
 8001a00:	4a2d      	ldr	r2, [pc, #180]	@ (8001ab8 <display_StatusPage+0x32c>)
 8001a02:	e000      	b.n	8001a06 <display_StatusPage+0x27a>
 8001a04:	4a2d      	ldr	r2, [pc, #180]	@ (8001abc <display_StatusPage+0x330>)
 8001a06:	f107 030c 	add.w	r3, r7, #12
 8001a0a:	492e      	ldr	r1, [pc, #184]	@ (8001ac4 <display_StatusPage+0x338>)
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f015 fd0d 	bl	801742c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a12:	4b23      	ldr	r3, [pc, #140]	@ (8001aa0 <display_StatusPage+0x314>)
 8001a14:	f107 000c 	add.w	r0, r7, #12
 8001a18:	2201      	movs	r2, #1
 8001a1a:	9200      	str	r2, [sp, #0]
 8001a1c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a1e:	f000 fe53 	bl	80026c8 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001a22:	2119      	movs	r1, #25
 8001a24:	203c      	movs	r0, #60	@ 0x3c
 8001a26:	f000 fe75 	bl	8002714 <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_discrete_in_read(2) ? "ON" : "OFF");
 8001a2a:	2002      	movs	r0, #2
 8001a2c:	f000 ffba 	bl	80029a4 <io_discrete_in_read>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d001      	beq.n	8001a3a <display_StatusPage+0x2ae>
 8001a36:	4a20      	ldr	r2, [pc, #128]	@ (8001ab8 <display_StatusPage+0x32c>)
 8001a38:	e000      	b.n	8001a3c <display_StatusPage+0x2b0>
 8001a3a:	4a20      	ldr	r2, [pc, #128]	@ (8001abc <display_StatusPage+0x330>)
 8001a3c:	f107 030c 	add.w	r3, r7, #12
 8001a40:	4921      	ldr	r1, [pc, #132]	@ (8001ac8 <display_StatusPage+0x33c>)
 8001a42:	4618      	mov	r0, r3
 8001a44:	f015 fcf2 	bl	801742c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a48:	4b15      	ldr	r3, [pc, #84]	@ (8001aa0 <display_StatusPage+0x314>)
 8001a4a:	f107 000c 	add.w	r0, r7, #12
 8001a4e:	2201      	movs	r2, #1
 8001a50:	9200      	str	r2, [sp, #0]
 8001a52:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a54:	f000 fe38 	bl	80026c8 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001a58:	2128      	movs	r1, #40	@ 0x28
 8001a5a:	203c      	movs	r0, #60	@ 0x3c
 8001a5c:	f000 fe5a 	bl	8002714 <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_discrete_in_read(3) ? "ON" : "OFF");
 8001a60:	2003      	movs	r0, #3
 8001a62:	f000 ff9f 	bl	80029a4 <io_discrete_in_read>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d001      	beq.n	8001a70 <display_StatusPage+0x2e4>
 8001a6c:	4a12      	ldr	r2, [pc, #72]	@ (8001ab8 <display_StatusPage+0x32c>)
 8001a6e:	e000      	b.n	8001a72 <display_StatusPage+0x2e6>
 8001a70:	4a12      	ldr	r2, [pc, #72]	@ (8001abc <display_StatusPage+0x330>)
 8001a72:	f107 030c 	add.w	r3, r7, #12
 8001a76:	4915      	ldr	r1, [pc, #84]	@ (8001acc <display_StatusPage+0x340>)
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f015 fcd7 	bl	801742c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a7e:	4b08      	ldr	r3, [pc, #32]	@ (8001aa0 <display_StatusPage+0x314>)
 8001a80:	f107 000c 	add.w	r0, r7, #12
 8001a84:	2201      	movs	r2, #1
 8001a86:	9200      	str	r2, [sp, #0]
 8001a88:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a8a:	f000 fe1d 	bl	80026c8 <ssd1306_WriteString>
			break;
 8001a8e:	e169      	b.n	8001d64 <display_StatusPage+0x5d8>
 8001a90:	20000646 	.word	0x20000646
 8001a94:	0801b588 	.word	0x0801b588
 8001a98:	080196c0 	.word	0x080196c0
 8001a9c:	080196c8 	.word	0x080196c8
 8001aa0:	0801b570 	.word	0x0801b570
 8001aa4:	080196dc 	.word	0x080196dc
 8001aa8:	080196ec 	.word	0x080196ec
 8001aac:	447a0000 	.word	0x447a0000
 8001ab0:	080196fc 	.word	0x080196fc
 8001ab4:	0801970c 	.word	0x0801970c
 8001ab8:	08019714 	.word	0x08019714
 8001abc:	08019718 	.word	0x08019718
 8001ac0:	0801971c 	.word	0x0801971c
 8001ac4:	08019724 	.word	0x08019724
 8001ac8:	0801972c 	.word	0x0801972c
 8001acc:	08019734 	.word	0x08019734
 8001ad0:	0801973c 	.word	0x0801973c
		case 3:
			ssd1306_Fill(Black);
 8001ad4:	2000      	movs	r0, #0
 8001ad6:	f000 fcd1 	bl	800247c <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 8001ada:	2100      	movs	r1, #0
 8001adc:	2002      	movs	r0, #2
 8001ade:	f000 fe19 	bl	8002714 <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 8001ae2:	4bae      	ldr	r3, [pc, #696]	@ (8001d9c <display_StatusPage+0x610>)
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	9200      	str	r2, [sp, #0]
 8001ae8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001aea:	48ad      	ldr	r0, [pc, #692]	@ (8001da0 <display_StatusPage+0x614>)
 8001aec:	f000 fdec 	bl	80026c8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001af0:	2119      	movs	r1, #25
 8001af2:	2002      	movs	r0, #2
 8001af4:	f000 fe0e 	bl	8002714 <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_holding_reg_read(0));
 8001af8:	2000      	movs	r0, #0
 8001afa:	f000 ffdb 	bl	8002ab4 <io_holding_reg_read>
 8001afe:	4603      	mov	r3, r0
 8001b00:	461a      	mov	r2, r3
 8001b02:	f107 030c 	add.w	r3, r7, #12
 8001b06:	49a7      	ldr	r1, [pc, #668]	@ (8001da4 <display_StatusPage+0x618>)
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f015 fc8f 	bl	801742c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b0e:	4ba6      	ldr	r3, [pc, #664]	@ (8001da8 <display_StatusPage+0x61c>)
 8001b10:	f107 000c 	add.w	r0, r7, #12
 8001b14:	2201      	movs	r2, #1
 8001b16:	9200      	str	r2, [sp, #0]
 8001b18:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b1a:	f000 fdd5 	bl	80026c8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001b1e:	2128      	movs	r1, #40	@ 0x28
 8001b20:	2002      	movs	r0, #2
 8001b22:	f000 fdf7 	bl	8002714 <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_holding_reg_read(1));
 8001b26:	2001      	movs	r0, #1
 8001b28:	f000 ffc4 	bl	8002ab4 <io_holding_reg_read>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	461a      	mov	r2, r3
 8001b30:	f107 030c 	add.w	r3, r7, #12
 8001b34:	499d      	ldr	r1, [pc, #628]	@ (8001dac <display_StatusPage+0x620>)
 8001b36:	4618      	mov	r0, r3
 8001b38:	f015 fc78 	bl	801742c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b3c:	4b9a      	ldr	r3, [pc, #616]	@ (8001da8 <display_StatusPage+0x61c>)
 8001b3e:	f107 000c 	add.w	r0, r7, #12
 8001b42:	2201      	movs	r2, #1
 8001b44:	9200      	str	r2, [sp, #0]
 8001b46:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b48:	f000 fdbe 	bl	80026c8 <ssd1306_WriteString>
			ssd1306_WriteString(buf, Font_6x8, White);

			ssd1306_SetCursor(60, 40);
			sprintf(buf, "3: %d", io_holding_reg_read(3));
			ssd1306_WriteString(buf, Font_6x8, White);*/
			break;
 8001b4c:	e10a      	b.n	8001d64 <display_StatusPage+0x5d8>
		case 4:
			ssd1306_Fill(Black);
 8001b4e:	2000      	movs	r0, #0
 8001b50:	f000 fc94 	bl	800247c <ssd1306_Fill>
			ssd1306_SetCursor(12, 0);
 8001b54:	2100      	movs	r1, #0
 8001b56:	200c      	movs	r0, #12
 8001b58:	f000 fddc 	bl	8002714 <ssd1306_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 8001b5c:	4b8f      	ldr	r3, [pc, #572]	@ (8001d9c <display_StatusPage+0x610>)
 8001b5e:	2201      	movs	r2, #1
 8001b60:	9200      	str	r2, [sp, #0]
 8001b62:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b64:	4892      	ldr	r0, [pc, #584]	@ (8001db0 <display_StatusPage+0x624>)
 8001b66:	f000 fdaf 	bl	80026c8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001b6a:	2119      	movs	r1, #25
 8001b6c:	2002      	movs	r0, #2
 8001b6e:	f000 fdd1 	bl	8002714 <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_input_reg_read(0));
 8001b72:	2000      	movs	r0, #0
 8001b74:	f001 f856 	bl	8002c24 <io_input_reg_read>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	461a      	mov	r2, r3
 8001b7c:	f107 030c 	add.w	r3, r7, #12
 8001b80:	4988      	ldr	r1, [pc, #544]	@ (8001da4 <display_StatusPage+0x618>)
 8001b82:	4618      	mov	r0, r3
 8001b84:	f015 fc52 	bl	801742c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b88:	4b87      	ldr	r3, [pc, #540]	@ (8001da8 <display_StatusPage+0x61c>)
 8001b8a:	f107 000c 	add.w	r0, r7, #12
 8001b8e:	2201      	movs	r2, #1
 8001b90:	9200      	str	r2, [sp, #0]
 8001b92:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b94:	f000 fd98 	bl	80026c8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001b98:	2128      	movs	r1, #40	@ 0x28
 8001b9a:	2002      	movs	r0, #2
 8001b9c:	f000 fdba 	bl	8002714 <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_input_reg_read(1));
 8001ba0:	2001      	movs	r0, #1
 8001ba2:	f001 f83f 	bl	8002c24 <io_input_reg_read>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	461a      	mov	r2, r3
 8001baa:	f107 030c 	add.w	r3, r7, #12
 8001bae:	497f      	ldr	r1, [pc, #508]	@ (8001dac <display_StatusPage+0x620>)
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f015 fc3b 	bl	801742c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001bb6:	4b7c      	ldr	r3, [pc, #496]	@ (8001da8 <display_StatusPage+0x61c>)
 8001bb8:	f107 000c 	add.w	r0, r7, #12
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	9200      	str	r2, [sp, #0]
 8001bc0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bc2:	f000 fd81 	bl	80026c8 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001bc6:	2119      	movs	r1, #25
 8001bc8:	203c      	movs	r0, #60	@ 0x3c
 8001bca:	f000 fda3 	bl	8002714 <ssd1306_SetCursor>
			sprintf(buf, "2: %d", io_input_reg_read(2));
 8001bce:	2002      	movs	r0, #2
 8001bd0:	f001 f828 	bl	8002c24 <io_input_reg_read>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	461a      	mov	r2, r3
 8001bd8:	f107 030c 	add.w	r3, r7, #12
 8001bdc:	4975      	ldr	r1, [pc, #468]	@ (8001db4 <display_StatusPage+0x628>)
 8001bde:	4618      	mov	r0, r3
 8001be0:	f015 fc24 	bl	801742c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001be4:	4b70      	ldr	r3, [pc, #448]	@ (8001da8 <display_StatusPage+0x61c>)
 8001be6:	f107 000c 	add.w	r0, r7, #12
 8001bea:	2201      	movs	r2, #1
 8001bec:	9200      	str	r2, [sp, #0]
 8001bee:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bf0:	f000 fd6a 	bl	80026c8 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001bf4:	2128      	movs	r1, #40	@ 0x28
 8001bf6:	203c      	movs	r0, #60	@ 0x3c
 8001bf8:	f000 fd8c 	bl	8002714 <ssd1306_SetCursor>
			sprintf(buf, "3: %d", io_input_reg_read(3));
 8001bfc:	2003      	movs	r0, #3
 8001bfe:	f001 f811 	bl	8002c24 <io_input_reg_read>
 8001c02:	4603      	mov	r3, r0
 8001c04:	461a      	mov	r2, r3
 8001c06:	f107 030c 	add.w	r3, r7, #12
 8001c0a:	496b      	ldr	r1, [pc, #428]	@ (8001db8 <display_StatusPage+0x62c>)
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f015 fc0d 	bl	801742c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c12:	4b65      	ldr	r3, [pc, #404]	@ (8001da8 <display_StatusPage+0x61c>)
 8001c14:	f107 000c 	add.w	r0, r7, #12
 8001c18:	2201      	movs	r2, #1
 8001c1a:	9200      	str	r2, [sp, #0]
 8001c1c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c1e:	f000 fd53 	bl	80026c8 <ssd1306_WriteString>
			break;
 8001c22:	e09f      	b.n	8001d64 <display_StatusPage+0x5d8>
		case 5:
			ssd1306_Fill(Black);
 8001c24:	2000      	movs	r0, #0
 8001c26:	f000 fc29 	bl	800247c <ssd1306_Fill>
			ssd1306_SetCursor(7, 0);
 8001c2a:	2100      	movs	r1, #0
 8001c2c:	2007      	movs	r0, #7
 8001c2e:	f000 fd71 	bl	8002714 <ssd1306_SetCursor>
			ssd1306_WriteString("Automation", Font_11x18, White);
 8001c32:	4b5a      	ldr	r3, [pc, #360]	@ (8001d9c <display_StatusPage+0x610>)
 8001c34:	2201      	movs	r2, #1
 8001c36:	9200      	str	r2, [sp, #0]
 8001c38:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c3a:	4860      	ldr	r0, [pc, #384]	@ (8001dbc <display_StatusPage+0x630>)
 8001c3c:	f000 fd44 	bl	80026c8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001c40:	2119      	movs	r1, #25
 8001c42:	2002      	movs	r0, #2
 8001c44:	f000 fd66 	bl	8002714 <ssd1306_SetCursor>
			sprintf(buf, "%d rules", automation_get_rule_count());
 8001c48:	f7ff fb20 	bl	800128c <automation_get_rule_count>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	461a      	mov	r2, r3
 8001c50:	f107 030c 	add.w	r3, r7, #12
 8001c54:	495a      	ldr	r1, [pc, #360]	@ (8001dc0 <display_StatusPage+0x634>)
 8001c56:	4618      	mov	r0, r3
 8001c58:	f015 fbe8 	bl	801742c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c5c:	4b52      	ldr	r3, [pc, #328]	@ (8001da8 <display_StatusPage+0x61c>)
 8001c5e:	f107 000c 	add.w	r0, r7, #12
 8001c62:	2201      	movs	r2, #1
 8001c64:	9200      	str	r2, [sp, #0]
 8001c66:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c68:	f000 fd2e 	bl	80026c8 <ssd1306_WriteString>

			uint16_t virtCoils = 0;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	817b      	strh	r3, [r7, #10]
			uint16_t virtHolding = 0;
 8001c70:	2300      	movs	r3, #0
 8001c72:	813b      	strh	r3, [r7, #8]
			io_virtual_get_count(VIR_COIL, &virtCoils);
 8001c74:	f107 030a 	add.w	r3, r7, #10
 8001c78:	4619      	mov	r1, r3
 8001c7a:	2000      	movs	r0, #0
 8001c7c:	f001 f882 	bl	8002d84 <io_virtual_get_count>
			io_virtual_get_count(VIR_HOLDING, &virtHolding);
 8001c80:	f107 0308 	add.w	r3, r7, #8
 8001c84:	4619      	mov	r1, r3
 8001c86:	2001      	movs	r0, #1
 8001c88:	f001 f87c 	bl	8002d84 <io_virtual_get_count>

			ssd1306_SetCursor(2, 40);
 8001c8c:	2128      	movs	r1, #40	@ 0x28
 8001c8e:	2002      	movs	r0, #2
 8001c90:	f000 fd40 	bl	8002714 <ssd1306_SetCursor>
			sprintf(buf, "%d virt. coils", virtCoils);
 8001c94:	897b      	ldrh	r3, [r7, #10]
 8001c96:	461a      	mov	r2, r3
 8001c98:	f107 030c 	add.w	r3, r7, #12
 8001c9c:	4949      	ldr	r1, [pc, #292]	@ (8001dc4 <display_StatusPage+0x638>)
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f015 fbc4 	bl	801742c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001ca4:	4b40      	ldr	r3, [pc, #256]	@ (8001da8 <display_StatusPage+0x61c>)
 8001ca6:	f107 000c 	add.w	r0, r7, #12
 8001caa:	2201      	movs	r2, #1
 8001cac:	9200      	str	r2, [sp, #0]
 8001cae:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cb0:	f000 fd0a 	bl	80026c8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 8001cb4:	2137      	movs	r1, #55	@ 0x37
 8001cb6:	2002      	movs	r0, #2
 8001cb8:	f000 fd2c 	bl	8002714 <ssd1306_SetCursor>
			sprintf(buf, "%d virt. holding", virtHolding);
 8001cbc:	893b      	ldrh	r3, [r7, #8]
 8001cbe:	461a      	mov	r2, r3
 8001cc0:	f107 030c 	add.w	r3, r7, #12
 8001cc4:	4940      	ldr	r1, [pc, #256]	@ (8001dc8 <display_StatusPage+0x63c>)
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f015 fbb0 	bl	801742c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001ccc:	4b36      	ldr	r3, [pc, #216]	@ (8001da8 <display_StatusPage+0x61c>)
 8001cce:	f107 000c 	add.w	r0, r7, #12
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	9200      	str	r2, [sp, #0]
 8001cd6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cd8:	f000 fcf6 	bl	80026c8 <ssd1306_WriteString>
			break;
 8001cdc:	e042      	b.n	8001d64 <display_StatusPage+0x5d8>
		case 6:
			ssd1306_Fill(Black);
 8001cde:	2000      	movs	r0, #0
 8001ce0:	f000 fbcc 	bl	800247c <ssd1306_Fill>
			ssd1306_SetCursor(50, 0);
 8001ce4:	2100      	movs	r1, #0
 8001ce6:	2032      	movs	r0, #50	@ 0x32
 8001ce8:	f000 fd14 	bl	8002714 <ssd1306_SetCursor>
			ssd1306_WriteString("RTC", Font_11x18, White);
 8001cec:	4b2b      	ldr	r3, [pc, #172]	@ (8001d9c <display_StatusPage+0x610>)
 8001cee:	2201      	movs	r2, #1
 8001cf0:	9200      	str	r2, [sp, #0]
 8001cf2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cf4:	4835      	ldr	r0, [pc, #212]	@ (8001dcc <display_StatusPage+0x640>)
 8001cf6:	f000 fce7 	bl	80026c8 <ssd1306_WriteString>

			RTC_Time current;
			DS3231_ReadTime(&current);
 8001cfa:	463b      	mov	r3, r7
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f004 fae1 	bl	80062c4 <DS3231_ReadTime>

			ssd1306_SetCursor(2, 25);
 8001d02:	2119      	movs	r1, #25
 8001d04:	2002      	movs	r0, #2
 8001d06:	f000 fd05 	bl	8002714 <ssd1306_SetCursor>
			sprintf(buf, "%02d:%02d:%02d", current.hours, current.minutes, current.seconds);
 8001d0a:	78bb      	ldrb	r3, [r7, #2]
 8001d0c:	461a      	mov	r2, r3
 8001d0e:	787b      	ldrb	r3, [r7, #1]
 8001d10:	4619      	mov	r1, r3
 8001d12:	783b      	ldrb	r3, [r7, #0]
 8001d14:	f107 000c 	add.w	r0, r7, #12
 8001d18:	9300      	str	r3, [sp, #0]
 8001d1a:	460b      	mov	r3, r1
 8001d1c:	492c      	ldr	r1, [pc, #176]	@ (8001dd0 <display_StatusPage+0x644>)
 8001d1e:	f015 fb85 	bl	801742c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001d22:	4b21      	ldr	r3, [pc, #132]	@ (8001da8 <display_StatusPage+0x61c>)
 8001d24:	f107 000c 	add.w	r0, r7, #12
 8001d28:	2201      	movs	r2, #1
 8001d2a:	9200      	str	r2, [sp, #0]
 8001d2c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d2e:	f000 fccb 	bl	80026c8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001d32:	2128      	movs	r1, #40	@ 0x28
 8001d34:	2002      	movs	r0, #2
 8001d36:	f000 fced 	bl	8002714 <ssd1306_SetCursor>
			sprintf(buf, "%02d/%02d/20%02d", current.day, current.month, current.year);
 8001d3a:	793b      	ldrb	r3, [r7, #4]
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	797b      	ldrb	r3, [r7, #5]
 8001d40:	4619      	mov	r1, r3
 8001d42:	79bb      	ldrb	r3, [r7, #6]
 8001d44:	f107 000c 	add.w	r0, r7, #12
 8001d48:	9300      	str	r3, [sp, #0]
 8001d4a:	460b      	mov	r3, r1
 8001d4c:	4921      	ldr	r1, [pc, #132]	@ (8001dd4 <display_StatusPage+0x648>)
 8001d4e:	f015 fb6d 	bl	801742c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001d52:	4b15      	ldr	r3, [pc, #84]	@ (8001da8 <display_StatusPage+0x61c>)
 8001d54:	f107 000c 	add.w	r0, r7, #12
 8001d58:	2201      	movs	r2, #1
 8001d5a:	9200      	str	r2, [sp, #0]
 8001d5c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d5e:	f000 fcb3 	bl	80026c8 <ssd1306_WriteString>
			break;
 8001d62:	bf00      	nop
	}

	ssd1306_SetCursor(110, 56);
 8001d64:	2138      	movs	r1, #56	@ 0x38
 8001d66:	206e      	movs	r0, #110	@ 0x6e
 8001d68:	f000 fcd4 	bl	8002714 <ssd1306_SetCursor>
	sprintf(buf, "%d/%d", currentPage, endPage);
 8001d6c:	4b1a      	ldr	r3, [pc, #104]	@ (8001dd8 <display_StatusPage+0x64c>)
 8001d6e:	881b      	ldrh	r3, [r3, #0]
 8001d70:	461a      	mov	r2, r3
 8001d72:	4b1a      	ldr	r3, [pc, #104]	@ (8001ddc <display_StatusPage+0x650>)
 8001d74:	881b      	ldrh	r3, [r3, #0]
 8001d76:	f107 000c 	add.w	r0, r7, #12
 8001d7a:	4919      	ldr	r1, [pc, #100]	@ (8001de0 <display_StatusPage+0x654>)
 8001d7c:	f015 fb56 	bl	801742c <siprintf>
	ssd1306_WriteString(buf, Font_6x8, White);
 8001d80:	4b09      	ldr	r3, [pc, #36]	@ (8001da8 <display_StatusPage+0x61c>)
 8001d82:	f107 000c 	add.w	r0, r7, #12
 8001d86:	2201      	movs	r2, #1
 8001d88:	9200      	str	r2, [sp, #0]
 8001d8a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d8c:	f000 fc9c 	bl	80026c8 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8001d90:	f000 fb8c 	bl	80024ac <ssd1306_UpdateScreen>
}
 8001d94:	bf00      	nop
 8001d96:	3730      	adds	r7, #48	@ 0x30
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}
 8001d9c:	0801b588 	.word	0x0801b588
 8001da0:	08019748 	.word	0x08019748
 8001da4:	08019754 	.word	0x08019754
 8001da8:	0801b570 	.word	0x0801b570
 8001dac:	0801975c 	.word	0x0801975c
 8001db0:	08019764 	.word	0x08019764
 8001db4:	08019770 	.word	0x08019770
 8001db8:	08019778 	.word	0x08019778
 8001dbc:	08019780 	.word	0x08019780
 8001dc0:	0801978c 	.word	0x0801978c
 8001dc4:	08019798 	.word	0x08019798
 8001dc8:	080197a8 	.word	0x080197a8
 8001dcc:	080197bc 	.word	0x080197bc
 8001dd0:	080197c0 	.word	0x080197c0
 8001dd4:	080197d0 	.word	0x080197d0
 8001dd8:	20000646 	.word	0x20000646
 8001ddc:	20000000 	.word	0x20000000
 8001de0:	080197e4 	.word	0x080197e4

08001de4 <display_FactoryResetPage>:

void display_FactoryResetPage(uint8_t page) {
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b084      	sub	sp, #16
 8001de8:	af02      	add	r7, sp, #8
 8001dea:	4603      	mov	r3, r0
 8001dec:	71fb      	strb	r3, [r7, #7]
	ssd1306_Fill(Black);
 8001dee:	2000      	movs	r0, #0
 8001df0:	f000 fb44 	bl	800247c <ssd1306_Fill>
	ssd1306_SetCursor(25, 0);
 8001df4:	2100      	movs	r1, #0
 8001df6:	2019      	movs	r0, #25
 8001df8:	f000 fc8c 	bl	8002714 <ssd1306_SetCursor>
	ssd1306_WriteString("RESET", Font_11x18, White);
 8001dfc:	4b3b      	ldr	r3, [pc, #236]	@ (8001eec <display_FactoryResetPage+0x108>)
 8001dfe:	2201      	movs	r2, #1
 8001e00:	9200      	str	r2, [sp, #0]
 8001e02:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e04:	483a      	ldr	r0, [pc, #232]	@ (8001ef0 <display_FactoryResetPage+0x10c>)
 8001e06:	f000 fc5f 	bl	80026c8 <ssd1306_WriteString>

	switch (page) {
 8001e0a:	79fb      	ldrb	r3, [r7, #7]
 8001e0c:	2b03      	cmp	r3, #3
 8001e0e:	d867      	bhi.n	8001ee0 <display_FactoryResetPage+0xfc>
 8001e10:	a201      	add	r2, pc, #4	@ (adr r2, 8001e18 <display_FactoryResetPage+0x34>)
 8001e12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e16:	bf00      	nop
 8001e18:	08001e29 	.word	0x08001e29
 8001e1c:	08001e57 	.word	0x08001e57
 8001e20:	08001e85 	.word	0x08001e85
 8001e24:	08001eb3 	.word	0x08001eb3
		case 0:
			ssd1306_SetCursor(2, 25);
 8001e28:	2119      	movs	r1, #25
 8001e2a:	2002      	movs	r0, #2
 8001e2c:	f000 fc72 	bl	8002714 <ssd1306_SetCursor>
			ssd1306_WriteString("Continue holding", Font_6x8, White);
 8001e30:	4b30      	ldr	r3, [pc, #192]	@ (8001ef4 <display_FactoryResetPage+0x110>)
 8001e32:	2201      	movs	r2, #1
 8001e34:	9200      	str	r2, [sp, #0]
 8001e36:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e38:	482f      	ldr	r0, [pc, #188]	@ (8001ef8 <display_FactoryResetPage+0x114>)
 8001e3a:	f000 fc45 	bl	80026c8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001e3e:	2128      	movs	r1, #40	@ 0x28
 8001e40:	2002      	movs	r0, #2
 8001e42:	f000 fc67 	bl	8002714 <ssd1306_SetCursor>
			ssd1306_WriteString("for 5 seconds.", Font_6x8, White);
 8001e46:	4b2b      	ldr	r3, [pc, #172]	@ (8001ef4 <display_FactoryResetPage+0x110>)
 8001e48:	2201      	movs	r2, #1
 8001e4a:	9200      	str	r2, [sp, #0]
 8001e4c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e4e:	482b      	ldr	r0, [pc, #172]	@ (8001efc <display_FactoryResetPage+0x118>)
 8001e50:	f000 fc3a 	bl	80026c8 <ssd1306_WriteString>
			break;
 8001e54:	e044      	b.n	8001ee0 <display_FactoryResetPage+0xfc>
		case 1:
			ssd1306_SetCursor(2, 25);
 8001e56:	2119      	movs	r1, #25
 8001e58:	2002      	movs	r0, #2
 8001e5a:	f000 fc5b 	bl	8002714 <ssd1306_SetCursor>
			ssd1306_WriteString("Reset successful.", Font_6x8, White);
 8001e5e:	4b25      	ldr	r3, [pc, #148]	@ (8001ef4 <display_FactoryResetPage+0x110>)
 8001e60:	2201      	movs	r2, #1
 8001e62:	9200      	str	r2, [sp, #0]
 8001e64:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e66:	4826      	ldr	r0, [pc, #152]	@ (8001f00 <display_FactoryResetPage+0x11c>)
 8001e68:	f000 fc2e 	bl	80026c8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001e6c:	2128      	movs	r1, #40	@ 0x28
 8001e6e:	2002      	movs	r0, #2
 8001e70:	f000 fc50 	bl	8002714 <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 8001e74:	4b1f      	ldr	r3, [pc, #124]	@ (8001ef4 <display_FactoryResetPage+0x110>)
 8001e76:	2201      	movs	r2, #1
 8001e78:	9200      	str	r2, [sp, #0]
 8001e7a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e7c:	4821      	ldr	r0, [pc, #132]	@ (8001f04 <display_FactoryResetPage+0x120>)
 8001e7e:	f000 fc23 	bl	80026c8 <ssd1306_WriteString>
			break;
 8001e82:	e02d      	b.n	8001ee0 <display_FactoryResetPage+0xfc>
		case 2:
			ssd1306_SetCursor(2, 25);
 8001e84:	2119      	movs	r1, #25
 8001e86:	2002      	movs	r0, #2
 8001e88:	f000 fc44 	bl	8002714 <ssd1306_SetCursor>
			ssd1306_WriteString("Reset unsuccessful!", Font_6x8, White);
 8001e8c:	4b19      	ldr	r3, [pc, #100]	@ (8001ef4 <display_FactoryResetPage+0x110>)
 8001e8e:	2201      	movs	r2, #1
 8001e90:	9200      	str	r2, [sp, #0]
 8001e92:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e94:	481c      	ldr	r0, [pc, #112]	@ (8001f08 <display_FactoryResetPage+0x124>)
 8001e96:	f000 fc17 	bl	80026c8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001e9a:	2128      	movs	r1, #40	@ 0x28
 8001e9c:	2002      	movs	r0, #2
 8001e9e:	f000 fc39 	bl	8002714 <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 8001ea2:	4b14      	ldr	r3, [pc, #80]	@ (8001ef4 <display_FactoryResetPage+0x110>)
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	9200      	str	r2, [sp, #0]
 8001ea8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001eaa:	4816      	ldr	r0, [pc, #88]	@ (8001f04 <display_FactoryResetPage+0x120>)
 8001eac:	f000 fc0c 	bl	80026c8 <ssd1306_WriteString>
			break;
 8001eb0:	e016      	b.n	8001ee0 <display_FactoryResetPage+0xfc>
		case 3:
			ssd1306_SetCursor(2, 25);
 8001eb2:	2119      	movs	r1, #25
 8001eb4:	2002      	movs	r0, #2
 8001eb6:	f000 fc2d 	bl	8002714 <ssd1306_SetCursor>
			ssd1306_WriteString("Reset cancelled.", Font_6x8, White);
 8001eba:	4b0e      	ldr	r3, [pc, #56]	@ (8001ef4 <display_FactoryResetPage+0x110>)
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	9200      	str	r2, [sp, #0]
 8001ec0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ec2:	4812      	ldr	r0, [pc, #72]	@ (8001f0c <display_FactoryResetPage+0x128>)
 8001ec4:	f000 fc00 	bl	80026c8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001ec8:	2128      	movs	r1, #40	@ 0x28
 8001eca:	2002      	movs	r0, #2
 8001ecc:	f000 fc22 	bl	8002714 <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 8001ed0:	4b08      	ldr	r3, [pc, #32]	@ (8001ef4 <display_FactoryResetPage+0x110>)
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	9200      	str	r2, [sp, #0]
 8001ed6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ed8:	480a      	ldr	r0, [pc, #40]	@ (8001f04 <display_FactoryResetPage+0x120>)
 8001eda:	f000 fbf5 	bl	80026c8 <ssd1306_WriteString>
			break;
 8001ede:	bf00      	nop
	}

	ssd1306_UpdateScreen();
 8001ee0:	f000 fae4 	bl	80024ac <ssd1306_UpdateScreen>
}
 8001ee4:	bf00      	nop
 8001ee6:	3708      	adds	r7, #8
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	0801b588 	.word	0x0801b588
 8001ef0:	080197ec 	.word	0x080197ec
 8001ef4:	0801b570 	.word	0x0801b570
 8001ef8:	080197f4 	.word	0x080197f4
 8001efc:	08019808 	.word	0x08019808
 8001f00:	08019818 	.word	0x08019818
 8001f04:	080196b4 	.word	0x080196b4
 8001f08:	0801982c 	.word	0x0801982c
 8001f0c:	08019840 	.word	0x08019840

08001f10 <display_BtnPress>:

void display_BtnPress() {
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
	if (currentPage == endPage) {
 8001f14:	4b09      	ldr	r3, [pc, #36]	@ (8001f3c <display_BtnPress+0x2c>)
 8001f16:	881a      	ldrh	r2, [r3, #0]
 8001f18:	4b09      	ldr	r3, [pc, #36]	@ (8001f40 <display_BtnPress+0x30>)
 8001f1a:	881b      	ldrh	r3, [r3, #0]
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	d103      	bne.n	8001f28 <display_BtnPress+0x18>
		currentPage = 0;
 8001f20:	4b06      	ldr	r3, [pc, #24]	@ (8001f3c <display_BtnPress+0x2c>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	801a      	strh	r2, [r3, #0]
 8001f26:	e005      	b.n	8001f34 <display_BtnPress+0x24>
	}
	else {
		currentPage++;
 8001f28:	4b04      	ldr	r3, [pc, #16]	@ (8001f3c <display_BtnPress+0x2c>)
 8001f2a:	881b      	ldrh	r3, [r3, #0]
 8001f2c:	3301      	adds	r3, #1
 8001f2e:	b29a      	uxth	r2, r3
 8001f30:	4b02      	ldr	r3, [pc, #8]	@ (8001f3c <display_BtnPress+0x2c>)
 8001f32:	801a      	strh	r2, [r3, #0]
	}

	display_StatusPage();
 8001f34:	f7ff fc2a 	bl	800178c <display_StatusPage>
}
 8001f38:	bf00      	nop
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	20000646 	.word	0x20000646
 8001f40:	20000000 	.word	0x20000000

08001f44 <display_setPage>:

void display_setPage(uint16_t page) {
 8001f44:	b480      	push	{r7}
 8001f46:	b083      	sub	sp, #12
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	80fb      	strh	r3, [r7, #6]
	if (page > endPage) return;
 8001f4e:	4b07      	ldr	r3, [pc, #28]	@ (8001f6c <display_setPage+0x28>)
 8001f50:	881b      	ldrh	r3, [r3, #0]
 8001f52:	88fa      	ldrh	r2, [r7, #6]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d803      	bhi.n	8001f60 <display_setPage+0x1c>
	currentPage = page;
 8001f58:	4a05      	ldr	r2, [pc, #20]	@ (8001f70 <display_setPage+0x2c>)
 8001f5a:	88fb      	ldrh	r3, [r7, #6]
 8001f5c:	8013      	strh	r3, [r2, #0]
 8001f5e:	e000      	b.n	8001f62 <display_setPage+0x1e>
	if (page > endPage) return;
 8001f60:	bf00      	nop
}
 8001f62:	370c      	adds	r7, #12
 8001f64:	46bd      	mov	sp, r7
 8001f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6a:	4770      	bx	lr
 8001f6c:	20000000 	.word	0x20000000
 8001f70:	20000646 	.word	0x20000646

08001f74 <EEPROM_Write>:
#include "i2c/eeprom.h"
#include "usb_serial.h"


bool EEPROM_Write(uint16_t memAddr, uint8_t* data, uint16_t len) {
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b08c      	sub	sp, #48	@ 0x30
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	6039      	str	r1, [r7, #0]
 8001f7e:	80fb      	strh	r3, [r7, #6]
 8001f80:	4613      	mov	r3, r2
 8001f82:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 8001f84:	e04d      	b.n	8002022 <EEPROM_Write+0xae>
		uint8_t pageOffset = memAddr % EEPROM_PAGE_SIZE;
 8001f86:	88fb      	ldrh	r3, [r7, #6]
 8001f88:	b2db      	uxtb	r3, r3
 8001f8a:	f003 031f 	and.w	r3, r3, #31
 8001f8e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		uint8_t spaceInPage = EEPROM_PAGE_SIZE - pageOffset;
 8001f92:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001f96:	f1c3 0320 	rsb	r3, r3, #32
 8001f9a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
		uint8_t writeLen = (len < spaceInPage) ? len : spaceInPage;
 8001f9e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001fa2:	b29b      	uxth	r3, r3
 8001fa4:	88ba      	ldrh	r2, [r7, #4]
 8001fa6:	429a      	cmp	r2, r3
 8001fa8:	d202      	bcs.n	8001fb0 <EEPROM_Write+0x3c>
 8001faa:	88bb      	ldrh	r3, [r7, #4]
 8001fac:	b2db      	uxtb	r3, r3
 8001fae:	e001      	b.n	8001fb4 <EEPROM_Write+0x40>
 8001fb0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001fb4:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

		uint8_t buffer[2 + EEPROM_PAGE_SIZE];
		buffer[0] = memAddr >> 8; // high byte
 8001fb8:	88fb      	ldrh	r3, [r7, #6]
 8001fba:	0a1b      	lsrs	r3, r3, #8
 8001fbc:	b29b      	uxth	r3, r3
 8001fbe:	b2db      	uxtb	r3, r3
 8001fc0:	723b      	strb	r3, [r7, #8]
		buffer[1] = memAddr & 0xFF; // low byte
 8001fc2:	88fb      	ldrh	r3, [r7, #6]
 8001fc4:	b2db      	uxtb	r3, r3
 8001fc6:	727b      	strb	r3, [r7, #9]
		memcpy(&buffer[2], data, writeLen);
 8001fc8:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001fcc:	f107 0308 	add.w	r3, r7, #8
 8001fd0:	3302      	adds	r3, #2
 8001fd2:	6839      	ldr	r1, [r7, #0]
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f015 fb28 	bl	801762a <memcpy>

		if (I2C_Transmit(EEPROM_I2C_ADDR << 1, buffer, writeLen + 2) != HAL_OK) {
 8001fda:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001fde:	b29b      	uxth	r3, r3
 8001fe0:	3302      	adds	r3, #2
 8001fe2:	b29a      	uxth	r2, r3
 8001fe4:	f107 0308 	add.w	r3, r7, #8
 8001fe8:	4619      	mov	r1, r3
 8001fea:	20ae      	movs	r0, #174	@ 0xae
 8001fec:	f000 f888 	bl	8002100 <I2C_Transmit>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d001      	beq.n	8001ffa <EEPROM_Write+0x86>
			return false;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	e017      	b.n	800202a <EEPROM_Write+0xb6>
		}

		HAL_Delay(5); // wait for EEPROM write cycle to complete
 8001ffa:	2005      	movs	r0, #5
 8001ffc:	f005 f874 	bl	80070e8 <HAL_Delay>

		memAddr += writeLen;
 8002000:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8002004:	b29a      	uxth	r2, r3
 8002006:	88fb      	ldrh	r3, [r7, #6]
 8002008:	4413      	add	r3, r2
 800200a:	80fb      	strh	r3, [r7, #6]
		data += writeLen;
 800200c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8002010:	683a      	ldr	r2, [r7, #0]
 8002012:	4413      	add	r3, r2
 8002014:	603b      	str	r3, [r7, #0]
		len -= writeLen;
 8002016:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800201a:	b29b      	uxth	r3, r3
 800201c:	88ba      	ldrh	r2, [r7, #4]
 800201e:	1ad3      	subs	r3, r2, r3
 8002020:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 8002022:	88bb      	ldrh	r3, [r7, #4]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d1ae      	bne.n	8001f86 <EEPROM_Write+0x12>
	}

	return true;
 8002028:	2301      	movs	r3, #1
}
 800202a:	4618      	mov	r0, r3
 800202c:	3730      	adds	r7, #48	@ 0x30
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}

08002032 <EEPROM_Read>:


bool EEPROM_Read(uint16_t memAddr, uint8_t* data, uint16_t len) {
 8002032:	b580      	push	{r7, lr}
 8002034:	b084      	sub	sp, #16
 8002036:	af00      	add	r7, sp, #0
 8002038:	4603      	mov	r3, r0
 800203a:	6039      	str	r1, [r7, #0]
 800203c:	80fb      	strh	r3, [r7, #6]
 800203e:	4613      	mov	r3, r2
 8002040:	80bb      	strh	r3, [r7, #4]
	uint8_t addrBytes[2] = { memAddr >> 8, memAddr & 0xFF };
 8002042:	88fb      	ldrh	r3, [r7, #6]
 8002044:	0a1b      	lsrs	r3, r3, #8
 8002046:	b29b      	uxth	r3, r3
 8002048:	b2db      	uxtb	r3, r3
 800204a:	733b      	strb	r3, [r7, #12]
 800204c:	88fb      	ldrh	r3, [r7, #6]
 800204e:	b2db      	uxtb	r3, r3
 8002050:	737b      	strb	r3, [r7, #13]

	if (I2C_Transmit(EEPROM_I2C_ADDR << 1, addrBytes, 2) != HAL_OK) {
 8002052:	f107 030c 	add.w	r3, r7, #12
 8002056:	2202      	movs	r2, #2
 8002058:	4619      	mov	r1, r3
 800205a:	20ae      	movs	r0, #174	@ 0xae
 800205c:	f000 f850 	bl	8002100 <I2C_Transmit>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d001      	beq.n	800206a <EEPROM_Read+0x38>
		return false;
 8002066:	2300      	movs	r3, #0
 8002068:	e00b      	b.n	8002082 <EEPROM_Read+0x50>
	}

	if (I2C_Receive((EEPROM_I2C_ADDR << 1) | 1, data, len) != HAL_OK) {
 800206a:	88bb      	ldrh	r3, [r7, #4]
 800206c:	461a      	mov	r2, r3
 800206e:	6839      	ldr	r1, [r7, #0]
 8002070:	20af      	movs	r0, #175	@ 0xaf
 8002072:	f000 f85f 	bl	8002134 <I2C_Receive>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d001      	beq.n	8002080 <EEPROM_Read+0x4e>
		return false;
 800207c:	2300      	movs	r3, #0
 800207e:	e000      	b.n	8002082 <EEPROM_Read+0x50>
	}

	return true;
 8002080:	2301      	movs	r3, #1
}
 8002082:	4618      	mov	r0, r3
 8002084:	3710      	adds	r7, #16
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}

0800208a <EEPROM_WriteBlock>:


bool EEPROM_WriteBlock(uint16_t memAddr, const void* data, uint16_t len) {
 800208a:	b580      	push	{r7, lr}
 800208c:	b082      	sub	sp, #8
 800208e:	af00      	add	r7, sp, #0
 8002090:	4603      	mov	r3, r0
 8002092:	6039      	str	r1, [r7, #0]
 8002094:	80fb      	strh	r3, [r7, #6]
 8002096:	4613      	mov	r3, r2
 8002098:	80bb      	strh	r3, [r7, #4]
	if (len == 0) return true;
 800209a:	88bb      	ldrh	r3, [r7, #4]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d101      	bne.n	80020a4 <EEPROM_WriteBlock+0x1a>
 80020a0:	2301      	movs	r3, #1
 80020a2:	e006      	b.n	80020b2 <EEPROM_WriteBlock+0x28>
	return EEPROM_Write(memAddr, (uint8_t*)data, len);
 80020a4:	88ba      	ldrh	r2, [r7, #4]
 80020a6:	88fb      	ldrh	r3, [r7, #6]
 80020a8:	6839      	ldr	r1, [r7, #0]
 80020aa:	4618      	mov	r0, r3
 80020ac:	f7ff ff62 	bl	8001f74 <EEPROM_Write>
 80020b0:	4603      	mov	r3, r0
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	3708      	adds	r7, #8
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}

080020ba <EEPROM_LoadBlock>:


bool EEPROM_LoadBlock(uint16_t memAddr, void* data, uint16_t len) {
 80020ba:	b580      	push	{r7, lr}
 80020bc:	b082      	sub	sp, #8
 80020be:	af00      	add	r7, sp, #0
 80020c0:	4603      	mov	r3, r0
 80020c2:	6039      	str	r1, [r7, #0]
 80020c4:	80fb      	strh	r3, [r7, #6]
 80020c6:	4613      	mov	r3, r2
 80020c8:	80bb      	strh	r3, [r7, #4]
	return EEPROM_Read(memAddr, (uint8_t*)data, len);
 80020ca:	88ba      	ldrh	r2, [r7, #4]
 80020cc:	88fb      	ldrh	r3, [r7, #6]
 80020ce:	6839      	ldr	r1, [r7, #0]
 80020d0:	4618      	mov	r0, r3
 80020d2:	f7ff ffae 	bl	8002032 <EEPROM_Read>
 80020d6:	4603      	mov	r3, r0
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3708      	adds	r7, #8
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}

080020e0 <I2C_Setup>:

#define PRINT_DEBUG

static I2C_HandleTypeDef* hi2c;

void I2C_Setup(I2C_HandleTypeDef* handle) {
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
	hi2c = handle;
 80020e8:	4a04      	ldr	r2, [pc, #16]	@ (80020fc <I2C_Setup+0x1c>)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6013      	str	r3, [r2, #0]
}
 80020ee:	bf00      	nop
 80020f0:	370c      	adds	r7, #12
 80020f2:	46bd      	mov	sp, r7
 80020f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f8:	4770      	bx	lr
 80020fa:	bf00      	nop
 80020fc:	20000648 	.word	0x20000648

08002100 <I2C_Transmit>:


HAL_StatusTypeDef I2C_Transmit(uint16_t address, uint8_t* data, uint16_t len) {
 8002100:	b580      	push	{r7, lr}
 8002102:	b084      	sub	sp, #16
 8002104:	af02      	add	r7, sp, #8
 8002106:	4603      	mov	r3, r0
 8002108:	6039      	str	r1, [r7, #0]
 800210a:	80fb      	strh	r3, [r7, #6]
 800210c:	4613      	mov	r3, r2
 800210e:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Transmit(hi2c, address, data, len, HAL_MAX_DELAY);
 8002110:	4b07      	ldr	r3, [pc, #28]	@ (8002130 <I2C_Transmit+0x30>)
 8002112:	6818      	ldr	r0, [r3, #0]
 8002114:	88bb      	ldrh	r3, [r7, #4]
 8002116:	88f9      	ldrh	r1, [r7, #6]
 8002118:	f04f 32ff 	mov.w	r2, #4294967295
 800211c:	9200      	str	r2, [sp, #0]
 800211e:	683a      	ldr	r2, [r7, #0]
 8002120:	f007 fd3a 	bl	8009b98 <HAL_I2C_Master_Transmit>
 8002124:	4603      	mov	r3, r0
}
 8002126:	4618      	mov	r0, r3
 8002128:	3708      	adds	r7, #8
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	20000648 	.word	0x20000648

08002134 <I2C_Receive>:

HAL_StatusTypeDef I2C_Receive(uint16_t address, uint8_t* data, uint16_t len) {
 8002134:	b580      	push	{r7, lr}
 8002136:	b084      	sub	sp, #16
 8002138:	af02      	add	r7, sp, #8
 800213a:	4603      	mov	r3, r0
 800213c:	6039      	str	r1, [r7, #0]
 800213e:	80fb      	strh	r3, [r7, #6]
 8002140:	4613      	mov	r3, r2
 8002142:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Receive(hi2c, address, data, len, HAL_MAX_DELAY);
 8002144:	4b07      	ldr	r3, [pc, #28]	@ (8002164 <I2C_Receive+0x30>)
 8002146:	6818      	ldr	r0, [r3, #0]
 8002148:	88bb      	ldrh	r3, [r7, #4]
 800214a:	88f9      	ldrh	r1, [r7, #6]
 800214c:	f04f 32ff 	mov.w	r2, #4294967295
 8002150:	9200      	str	r2, [sp, #0]
 8002152:	683a      	ldr	r2, [r7, #0]
 8002154:	f007 fe38 	bl	8009dc8 <HAL_I2C_Master_Receive>
 8002158:	4603      	mov	r3, r0
}
 800215a:	4618      	mov	r0, r3
 800215c:	3708      	adds	r7, #8
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	20000648 	.word	0x20000648

08002168 <I2C_Read>:

void I2C_Read(uint8_t* buffer, uint16_t address, uint8_t reg, uint16_t bytes) {
 8002168:	b580      	push	{r7, lr}
 800216a:	b08e      	sub	sp, #56	@ 0x38
 800216c:	af00      	add	r7, sp, #0
 800216e:	60f8      	str	r0, [r7, #12]
 8002170:	4608      	mov	r0, r1
 8002172:	4611      	mov	r1, r2
 8002174:	461a      	mov	r2, r3
 8002176:	4603      	mov	r3, r0
 8002178:	817b      	strh	r3, [r7, #10]
 800217a:	460b      	mov	r3, r1
 800217c:	727b      	strb	r3, [r7, #9]
 800217e:	4613      	mov	r3, r2
 8002180:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status;

	// Tell the I2C device which register to read
	status = I2C_Transmit(address << 1, &reg, 1);
 8002182:	897b      	ldrh	r3, [r7, #10]
 8002184:	005b      	lsls	r3, r3, #1
 8002186:	b29b      	uxth	r3, r3
 8002188:	f107 0109 	add.w	r1, r7, #9
 800218c:	2201      	movs	r2, #1
 800218e:	4618      	mov	r0, r3
 8002190:	f7ff ffb6 	bl	8002100 <I2C_Transmit>
 8002194:	4603      	mov	r3, r0
 8002196:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#ifdef PRINT_DEBUG
	if (status != HAL_OK) {
 800219a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d00d      	beq.n	80021be <I2C_Read+0x56>
		char msg[32];
		snprintf(msg, sizeof(msg), "I2C_Transmit failed: %d", status);
 80021a2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80021a6:	f107 0014 	add.w	r0, r7, #20
 80021aa:	4a17      	ldr	r2, [pc, #92]	@ (8002208 <I2C_Read+0xa0>)
 80021ac:	2120      	movs	r1, #32
 80021ae:	f015 f907 	bl	80173c0 <sniprintf>
		usb_serial_println(msg);
 80021b2:	f107 0314 	add.w	r3, r7, #20
 80021b6:	4618      	mov	r0, r3
 80021b8:	f002 f8c2 	bl	8004340 <usb_serial_println>
 80021bc:	e020      	b.n	8002200 <I2C_Read+0x98>
		return;
	}
#endif

	// Read however many bytes from that register
	status = I2C_Receive((address << 1) | 1, buffer, bytes);
 80021be:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80021c2:	005b      	lsls	r3, r3, #1
 80021c4:	b21b      	sxth	r3, r3
 80021c6:	f043 0301 	orr.w	r3, r3, #1
 80021ca:	b21b      	sxth	r3, r3
 80021cc:	b29b      	uxth	r3, r3
 80021ce:	88fa      	ldrh	r2, [r7, #6]
 80021d0:	68f9      	ldr	r1, [r7, #12]
 80021d2:	4618      	mov	r0, r3
 80021d4:	f7ff ffae 	bl	8002134 <I2C_Receive>
 80021d8:	4603      	mov	r3, r0
 80021da:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#ifdef PRINT_DEBUG
	if (status != HAL_OK) {
 80021de:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d00c      	beq.n	8002200 <I2C_Read+0x98>
		char msg[32];
		snprintf(msg, sizeof(msg), "I2C_Receive failed: %d", status);
 80021e6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80021ea:	f107 0014 	add.w	r0, r7, #20
 80021ee:	4a07      	ldr	r2, [pc, #28]	@ (800220c <I2C_Read+0xa4>)
 80021f0:	2120      	movs	r1, #32
 80021f2:	f015 f8e5 	bl	80173c0 <sniprintf>
		usb_serial_println(msg);
 80021f6:	f107 0314 	add.w	r3, r7, #20
 80021fa:	4618      	mov	r0, r3
 80021fc:	f002 f8a0 	bl	8004340 <usb_serial_println>
		return;
	}
#endif
}
 8002200:	3738      	adds	r7, #56	@ 0x38
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	08019854 	.word	0x08019854
 800220c:	0801986c 	.word	0x0801986c

08002210 <INA226_WriteRegister>:

I2C_HandleTypeDef handle;

// Static Functions
static void INA226_WriteRegister(uint8_t reg, uint16_t value)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b084      	sub	sp, #16
 8002214:	af00      	add	r7, sp, #0
 8002216:	4603      	mov	r3, r0
 8002218:	460a      	mov	r2, r1
 800221a:	71fb      	strb	r3, [r7, #7]
 800221c:	4613      	mov	r3, r2
 800221e:	80bb      	strh	r3, [r7, #4]
    uint8_t data[3];
    data[0] = reg;
 8002220:	79fb      	ldrb	r3, [r7, #7]
 8002222:	733b      	strb	r3, [r7, #12]
    data[1] = (value >> 8) & 0xFF; // MSB
 8002224:	88bb      	ldrh	r3, [r7, #4]
 8002226:	0a1b      	lsrs	r3, r3, #8
 8002228:	b29b      	uxth	r3, r3
 800222a:	b2db      	uxtb	r3, r3
 800222c:	737b      	strb	r3, [r7, #13]
    data[2] = value & 0xFF;        // LSB
 800222e:	88bb      	ldrh	r3, [r7, #4]
 8002230:	b2db      	uxtb	r3, r3
 8002232:	73bb      	strb	r3, [r7, #14]
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 8002234:	f107 030c 	add.w	r3, r7, #12
 8002238:	2203      	movs	r2, #3
 800223a:	4619      	mov	r1, r3
 800223c:	2080      	movs	r0, #128	@ 0x80
 800223e:	f7ff ff5f 	bl	8002100 <I2C_Transmit>
}
 8002242:	bf00      	nop
 8002244:	3710      	adds	r7, #16
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}

0800224a <INA226_ReadRegister>:

static uint16_t INA226_ReadRegister(uint8_t reg)
{
 800224a:	b580      	push	{r7, lr}
 800224c:	b084      	sub	sp, #16
 800224e:	af00      	add	r7, sp, #0
 8002250:	4603      	mov	r3, r0
 8002252:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];

    I2C_Read(data, INA226_I2C_ADDR, reg, 2);
 8002254:	79fa      	ldrb	r2, [r7, #7]
 8002256:	f107 000c 	add.w	r0, r7, #12
 800225a:	2302      	movs	r3, #2
 800225c:	2140      	movs	r1, #64	@ 0x40
 800225e:	f7ff ff83 	bl	8002168 <I2C_Read>
    return (data[0] << 8) | data[1];
 8002262:	7b3b      	ldrb	r3, [r7, #12]
 8002264:	b21b      	sxth	r3, r3
 8002266:	021b      	lsls	r3, r3, #8
 8002268:	b21a      	sxth	r2, r3
 800226a:	7b7b      	ldrb	r3, [r7, #13]
 800226c:	b21b      	sxth	r3, r3
 800226e:	4313      	orrs	r3, r2
 8002270:	b21b      	sxth	r3, r3
 8002272:	b29b      	uxth	r3, r3
}
 8002274:	4618      	mov	r0, r3
 8002276:	3710      	adds	r7, #16
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}

0800227c <INA226_Init>:

// Functions

void INA226_Init(I2C_HandleTypeDef *hi2c) {
 800227c:	b580      	push	{r7, lr}
 800227e:	b082      	sub	sp, #8
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
	// Store I2C handle
	handle = *hi2c;
 8002284:	4a0a      	ldr	r2, [pc, #40]	@ (80022b0 <INA226_Init+0x34>)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	4610      	mov	r0, r2
 800228a:	4619      	mov	r1, r3
 800228c:	2354      	movs	r3, #84	@ 0x54
 800228e:	461a      	mov	r2, r3
 8002290:	f015 f9cb 	bl	801762a <memcpy>

	// Write configuration register
	INA226_WriteRegister(INA226_REG_CONFIG, INA226_CONFIG_DEFAULT);
 8002294:	f244 1127 	movw	r1, #16679	@ 0x4127
 8002298:	2000      	movs	r0, #0
 800229a:	f7ff ffb9 	bl	8002210 <INA226_WriteRegister>

	// Write calibration value
	INA226_WriteRegister(INA226_REG_CALIBRATION, INA226_CALIBRATION_VALUE);
 800229e:	f240 1155 	movw	r1, #341	@ 0x155
 80022a2:	2005      	movs	r0, #5
 80022a4:	f7ff ffb4 	bl	8002210 <INA226_WriteRegister>
}
 80022a8:	bf00      	nop
 80022aa:	3708      	adds	r7, #8
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	2000064c 	.word	0x2000064c

080022b4 <INA226_ReadBusVoltageRaw>:

uint16_t INA226_ReadBusVoltageRaw(void* context) {
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_BUS_VOLT);
 80022bc:	2002      	movs	r0, #2
 80022be:	f7ff ffc4 	bl	800224a <INA226_ReadRegister>
 80022c2:	4603      	mov	r3, r0
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	3708      	adds	r7, #8
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}

080022cc <INA226_ReadBusVoltage>:

float INA226_ReadBusVoltage(void) {
 80022cc:	b580      	push	{r7, lr}
 80022ce:	af00      	add	r7, sp, #0
	return INA226_ReadBusVoltageRaw(NULL) * 0.00125f; // 1.25mV per LSB
 80022d0:	2000      	movs	r0, #0
 80022d2:	f7ff ffef 	bl	80022b4 <INA226_ReadBusVoltageRaw>
 80022d6:	4603      	mov	r3, r0
 80022d8:	ee07 3a90 	vmov	s15, r3
 80022dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022e0:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 80022f0 <INA226_ReadBusVoltage+0x24>
 80022e4:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80022e8:	eeb0 0a67 	vmov.f32	s0, s15
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	3aa3d70a 	.word	0x3aa3d70a

080022f4 <INA226_ReadCurrentRaw>:

uint16_t INA226_ReadCurrentRaw(void* context) {
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b082      	sub	sp, #8
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_CURRENT);
 80022fc:	2004      	movs	r0, #4
 80022fe:	f7ff ffa4 	bl	800224a <INA226_ReadRegister>
 8002302:	4603      	mov	r3, r0
}
 8002304:	4618      	mov	r0, r3
 8002306:	3708      	adds	r7, #8
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}

0800230c <INA226_ReadCurrent>:

float INA226_ReadCurrent(void) {
 800230c:	b580      	push	{r7, lr}
 800230e:	af00      	add	r7, sp, #0
	return INA226_ReadCurrentRaw(NULL) * 0.00015f; // 150uA per LSB with calibration value 0x0155
 8002310:	2000      	movs	r0, #0
 8002312:	f7ff ffef 	bl	80022f4 <INA226_ReadCurrentRaw>
 8002316:	4603      	mov	r3, r0
 8002318:	ee07 3a90 	vmov	s15, r3
 800231c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002320:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 8002330 <INA226_ReadCurrent+0x24>
 8002324:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002328:	eeb0 0a67 	vmov.f32	s0, s15
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	391d4952 	.word	0x391d4952

08002334 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8002334:	b480      	push	{r7}
 8002336:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002338:	bf00      	nop
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr
	...

08002344 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002344:	b580      	push	{r7, lr}
 8002346:	b086      	sub	sp, #24
 8002348:	af04      	add	r7, sp, #16
 800234a:	4603      	mov	r3, r0
 800234c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800234e:	f04f 33ff 	mov.w	r3, #4294967295
 8002352:	9302      	str	r3, [sp, #8]
 8002354:	2301      	movs	r3, #1
 8002356:	9301      	str	r3, [sp, #4]
 8002358:	1dfb      	adds	r3, r7, #7
 800235a:	9300      	str	r3, [sp, #0]
 800235c:	2301      	movs	r3, #1
 800235e:	2200      	movs	r2, #0
 8002360:	2178      	movs	r1, #120	@ 0x78
 8002362:	4803      	ldr	r0, [pc, #12]	@ (8002370 <ssd1306_WriteCommand+0x2c>)
 8002364:	f007 fe26 	bl	8009fb4 <HAL_I2C_Mem_Write>
}
 8002368:	bf00      	nop
 800236a:	3708      	adds	r7, #8
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}
 8002370:	200010e0 	.word	0x200010e0

08002374 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002374:	b580      	push	{r7, lr}
 8002376:	b086      	sub	sp, #24
 8002378:	af04      	add	r7, sp, #16
 800237a:	6078      	str	r0, [r7, #4]
 800237c:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	b29b      	uxth	r3, r3
 8002382:	f04f 32ff 	mov.w	r2, #4294967295
 8002386:	9202      	str	r2, [sp, #8]
 8002388:	9301      	str	r3, [sp, #4]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	9300      	str	r3, [sp, #0]
 800238e:	2301      	movs	r3, #1
 8002390:	2240      	movs	r2, #64	@ 0x40
 8002392:	2178      	movs	r1, #120	@ 0x78
 8002394:	4803      	ldr	r0, [pc, #12]	@ (80023a4 <ssd1306_WriteData+0x30>)
 8002396:	f007 fe0d 	bl	8009fb4 <HAL_I2C_Mem_Write>
}
 800239a:	bf00      	nop
 800239c:	3708      	adds	r7, #8
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	200010e0 	.word	0x200010e0

080023a8 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80023a8:	b580      	push	{r7, lr}
 80023aa:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80023ac:	f7ff ffc2 	bl	8002334 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80023b0:	2064      	movs	r0, #100	@ 0x64
 80023b2:	f004 fe99 	bl	80070e8 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80023b6:	2000      	movs	r0, #0
 80023b8:	f000 f9d8 	bl	800276c <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80023bc:	2020      	movs	r0, #32
 80023be:	f7ff ffc1 	bl	8002344 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80023c2:	2000      	movs	r0, #0
 80023c4:	f7ff ffbe 	bl	8002344 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80023c8:	20b0      	movs	r0, #176	@ 0xb0
 80023ca:	f7ff ffbb 	bl	8002344 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80023ce:	20c8      	movs	r0, #200	@ 0xc8
 80023d0:	f7ff ffb8 	bl	8002344 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80023d4:	2000      	movs	r0, #0
 80023d6:	f7ff ffb5 	bl	8002344 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80023da:	2010      	movs	r0, #16
 80023dc:	f7ff ffb2 	bl	8002344 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80023e0:	2040      	movs	r0, #64	@ 0x40
 80023e2:	f7ff ffaf 	bl	8002344 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80023e6:	20ff      	movs	r0, #255	@ 0xff
 80023e8:	f000 f9ac 	bl	8002744 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80023ec:	20a1      	movs	r0, #161	@ 0xa1
 80023ee:	f7ff ffa9 	bl	8002344 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80023f2:	20a6      	movs	r0, #166	@ 0xa6
 80023f4:	f7ff ffa6 	bl	8002344 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80023f8:	20a8      	movs	r0, #168	@ 0xa8
 80023fa:	f7ff ffa3 	bl	8002344 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80023fe:	203f      	movs	r0, #63	@ 0x3f
 8002400:	f7ff ffa0 	bl	8002344 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002404:	20a4      	movs	r0, #164	@ 0xa4
 8002406:	f7ff ff9d 	bl	8002344 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800240a:	20d3      	movs	r0, #211	@ 0xd3
 800240c:	f7ff ff9a 	bl	8002344 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002410:	2000      	movs	r0, #0
 8002412:	f7ff ff97 	bl	8002344 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002416:	20d5      	movs	r0, #213	@ 0xd5
 8002418:	f7ff ff94 	bl	8002344 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 800241c:	20f0      	movs	r0, #240	@ 0xf0
 800241e:	f7ff ff91 	bl	8002344 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8002422:	20d9      	movs	r0, #217	@ 0xd9
 8002424:	f7ff ff8e 	bl	8002344 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002428:	2022      	movs	r0, #34	@ 0x22
 800242a:	f7ff ff8b 	bl	8002344 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800242e:	20da      	movs	r0, #218	@ 0xda
 8002430:	f7ff ff88 	bl	8002344 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002434:	2012      	movs	r0, #18
 8002436:	f7ff ff85 	bl	8002344 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800243a:	20db      	movs	r0, #219	@ 0xdb
 800243c:	f7ff ff82 	bl	8002344 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002440:	2020      	movs	r0, #32
 8002442:	f7ff ff7f 	bl	8002344 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002446:	208d      	movs	r0, #141	@ 0x8d
 8002448:	f7ff ff7c 	bl	8002344 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 800244c:	2014      	movs	r0, #20
 800244e:	f7ff ff79 	bl	8002344 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002452:	2001      	movs	r0, #1
 8002454:	f000 f98a 	bl	800276c <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002458:	2000      	movs	r0, #0
 800245a:	f000 f80f 	bl	800247c <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800245e:	f000 f825 	bl	80024ac <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002462:	4b05      	ldr	r3, [pc, #20]	@ (8002478 <ssd1306_Init+0xd0>)
 8002464:	2200      	movs	r2, #0
 8002466:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002468:	4b03      	ldr	r3, [pc, #12]	@ (8002478 <ssd1306_Init+0xd0>)
 800246a:	2200      	movs	r2, #0
 800246c:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800246e:	4b02      	ldr	r3, [pc, #8]	@ (8002478 <ssd1306_Init+0xd0>)
 8002470:	2201      	movs	r2, #1
 8002472:	711a      	strb	r2, [r3, #4]
}
 8002474:	bf00      	nop
 8002476:	bd80      	pop	{r7, pc}
 8002478:	20000aa0 	.word	0x20000aa0

0800247c <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 800247c:	b580      	push	{r7, lr}
 800247e:	b082      	sub	sp, #8
 8002480:	af00      	add	r7, sp, #0
 8002482:	4603      	mov	r3, r0
 8002484:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002486:	79fb      	ldrb	r3, [r7, #7]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d101      	bne.n	8002490 <ssd1306_Fill+0x14>
 800248c:	2300      	movs	r3, #0
 800248e:	e000      	b.n	8002492 <ssd1306_Fill+0x16>
 8002490:	23ff      	movs	r3, #255	@ 0xff
 8002492:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002496:	4619      	mov	r1, r3
 8002498:	4803      	ldr	r0, [pc, #12]	@ (80024a8 <ssd1306_Fill+0x2c>)
 800249a:	f015 f846 	bl	801752a <memset>
}
 800249e:	bf00      	nop
 80024a0:	3708      	adds	r7, #8
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	200006a0 	.word	0x200006a0

080024ac <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b082      	sub	sp, #8
 80024b0:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80024b2:	2300      	movs	r3, #0
 80024b4:	71fb      	strb	r3, [r7, #7]
 80024b6:	e016      	b.n	80024e6 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80024b8:	79fb      	ldrb	r3, [r7, #7]
 80024ba:	3b50      	subs	r3, #80	@ 0x50
 80024bc:	b2db      	uxtb	r3, r3
 80024be:	4618      	mov	r0, r3
 80024c0:	f7ff ff40 	bl	8002344 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80024c4:	2000      	movs	r0, #0
 80024c6:	f7ff ff3d 	bl	8002344 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80024ca:	2010      	movs	r0, #16
 80024cc:	f7ff ff3a 	bl	8002344 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80024d0:	79fb      	ldrb	r3, [r7, #7]
 80024d2:	01db      	lsls	r3, r3, #7
 80024d4:	4a08      	ldr	r2, [pc, #32]	@ (80024f8 <ssd1306_UpdateScreen+0x4c>)
 80024d6:	4413      	add	r3, r2
 80024d8:	2180      	movs	r1, #128	@ 0x80
 80024da:	4618      	mov	r0, r3
 80024dc:	f7ff ff4a 	bl	8002374 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80024e0:	79fb      	ldrb	r3, [r7, #7]
 80024e2:	3301      	adds	r3, #1
 80024e4:	71fb      	strb	r3, [r7, #7]
 80024e6:	79fb      	ldrb	r3, [r7, #7]
 80024e8:	2b07      	cmp	r3, #7
 80024ea:	d9e5      	bls.n	80024b8 <ssd1306_UpdateScreen+0xc>
    }
}
 80024ec:	bf00      	nop
 80024ee:	bf00      	nop
 80024f0:	3708      	adds	r7, #8
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	200006a0 	.word	0x200006a0

080024fc <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80024fc:	b480      	push	{r7}
 80024fe:	b083      	sub	sp, #12
 8002500:	af00      	add	r7, sp, #0
 8002502:	4603      	mov	r3, r0
 8002504:	71fb      	strb	r3, [r7, #7]
 8002506:	460b      	mov	r3, r1
 8002508:	71bb      	strb	r3, [r7, #6]
 800250a:	4613      	mov	r3, r2
 800250c:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800250e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002512:	2b00      	cmp	r3, #0
 8002514:	db3d      	blt.n	8002592 <ssd1306_DrawPixel+0x96>
 8002516:	79bb      	ldrb	r3, [r7, #6]
 8002518:	2b3f      	cmp	r3, #63	@ 0x3f
 800251a:	d83a      	bhi.n	8002592 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 800251c:	797b      	ldrb	r3, [r7, #5]
 800251e:	2b01      	cmp	r3, #1
 8002520:	d11a      	bne.n	8002558 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002522:	79fa      	ldrb	r2, [r7, #7]
 8002524:	79bb      	ldrb	r3, [r7, #6]
 8002526:	08db      	lsrs	r3, r3, #3
 8002528:	b2d8      	uxtb	r0, r3
 800252a:	4603      	mov	r3, r0
 800252c:	01db      	lsls	r3, r3, #7
 800252e:	4413      	add	r3, r2
 8002530:	4a1b      	ldr	r2, [pc, #108]	@ (80025a0 <ssd1306_DrawPixel+0xa4>)
 8002532:	5cd3      	ldrb	r3, [r2, r3]
 8002534:	b25a      	sxtb	r2, r3
 8002536:	79bb      	ldrb	r3, [r7, #6]
 8002538:	f003 0307 	and.w	r3, r3, #7
 800253c:	2101      	movs	r1, #1
 800253e:	fa01 f303 	lsl.w	r3, r1, r3
 8002542:	b25b      	sxtb	r3, r3
 8002544:	4313      	orrs	r3, r2
 8002546:	b259      	sxtb	r1, r3
 8002548:	79fa      	ldrb	r2, [r7, #7]
 800254a:	4603      	mov	r3, r0
 800254c:	01db      	lsls	r3, r3, #7
 800254e:	4413      	add	r3, r2
 8002550:	b2c9      	uxtb	r1, r1
 8002552:	4a13      	ldr	r2, [pc, #76]	@ (80025a0 <ssd1306_DrawPixel+0xa4>)
 8002554:	54d1      	strb	r1, [r2, r3]
 8002556:	e01d      	b.n	8002594 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002558:	79fa      	ldrb	r2, [r7, #7]
 800255a:	79bb      	ldrb	r3, [r7, #6]
 800255c:	08db      	lsrs	r3, r3, #3
 800255e:	b2d8      	uxtb	r0, r3
 8002560:	4603      	mov	r3, r0
 8002562:	01db      	lsls	r3, r3, #7
 8002564:	4413      	add	r3, r2
 8002566:	4a0e      	ldr	r2, [pc, #56]	@ (80025a0 <ssd1306_DrawPixel+0xa4>)
 8002568:	5cd3      	ldrb	r3, [r2, r3]
 800256a:	b25a      	sxtb	r2, r3
 800256c:	79bb      	ldrb	r3, [r7, #6]
 800256e:	f003 0307 	and.w	r3, r3, #7
 8002572:	2101      	movs	r1, #1
 8002574:	fa01 f303 	lsl.w	r3, r1, r3
 8002578:	b25b      	sxtb	r3, r3
 800257a:	43db      	mvns	r3, r3
 800257c:	b25b      	sxtb	r3, r3
 800257e:	4013      	ands	r3, r2
 8002580:	b259      	sxtb	r1, r3
 8002582:	79fa      	ldrb	r2, [r7, #7]
 8002584:	4603      	mov	r3, r0
 8002586:	01db      	lsls	r3, r3, #7
 8002588:	4413      	add	r3, r2
 800258a:	b2c9      	uxtb	r1, r1
 800258c:	4a04      	ldr	r2, [pc, #16]	@ (80025a0 <ssd1306_DrawPixel+0xa4>)
 800258e:	54d1      	strb	r1, [r2, r3]
 8002590:	e000      	b.n	8002594 <ssd1306_DrawPixel+0x98>
        return;
 8002592:	bf00      	nop
    }
}
 8002594:	370c      	adds	r7, #12
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop
 80025a0:	200006a0 	.word	0x200006a0

080025a4 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80025a4:	b590      	push	{r4, r7, lr}
 80025a6:	b089      	sub	sp, #36	@ 0x24
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	4604      	mov	r4, r0
 80025ac:	4638      	mov	r0, r7
 80025ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80025b2:	4623      	mov	r3, r4
 80025b4:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80025b6:	7bfb      	ldrb	r3, [r7, #15]
 80025b8:	2b1f      	cmp	r3, #31
 80025ba:	d902      	bls.n	80025c2 <ssd1306_WriteChar+0x1e>
 80025bc:	7bfb      	ldrb	r3, [r7, #15]
 80025be:	2b7e      	cmp	r3, #126	@ 0x7e
 80025c0:	d901      	bls.n	80025c6 <ssd1306_WriteChar+0x22>
        return 0;
 80025c2:	2300      	movs	r3, #0
 80025c4:	e079      	b.n	80026ba <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 80025c6:	68bb      	ldr	r3, [r7, #8]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d005      	beq.n	80025d8 <ssd1306_WriteChar+0x34>
 80025cc:	68ba      	ldr	r2, [r7, #8]
 80025ce:	7bfb      	ldrb	r3, [r7, #15]
 80025d0:	3b20      	subs	r3, #32
 80025d2:	4413      	add	r3, r2
 80025d4:	781b      	ldrb	r3, [r3, #0]
 80025d6:	e000      	b.n	80025da <ssd1306_WriteChar+0x36>
 80025d8:	783b      	ldrb	r3, [r7, #0]
 80025da:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80025dc:	4b39      	ldr	r3, [pc, #228]	@ (80026c4 <ssd1306_WriteChar+0x120>)
 80025de:	881b      	ldrh	r3, [r3, #0]
 80025e0:	461a      	mov	r2, r3
 80025e2:	7dfb      	ldrb	r3, [r7, #23]
 80025e4:	4413      	add	r3, r2
 80025e6:	2b80      	cmp	r3, #128	@ 0x80
 80025e8:	dc06      	bgt.n	80025f8 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 80025ea:	4b36      	ldr	r3, [pc, #216]	@ (80026c4 <ssd1306_WriteChar+0x120>)
 80025ec:	885b      	ldrh	r3, [r3, #2]
 80025ee:	461a      	mov	r2, r3
 80025f0:	787b      	ldrb	r3, [r7, #1]
 80025f2:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80025f4:	2b40      	cmp	r3, #64	@ 0x40
 80025f6:	dd01      	ble.n	80025fc <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 80025f8:	2300      	movs	r3, #0
 80025fa:	e05e      	b.n	80026ba <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 80025fc:	2300      	movs	r3, #0
 80025fe:	61fb      	str	r3, [r7, #28]
 8002600:	e04d      	b.n	800269e <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8002602:	687a      	ldr	r2, [r7, #4]
 8002604:	7bfb      	ldrb	r3, [r7, #15]
 8002606:	3b20      	subs	r3, #32
 8002608:	7879      	ldrb	r1, [r7, #1]
 800260a:	fb01 f303 	mul.w	r3, r1, r3
 800260e:	4619      	mov	r1, r3
 8002610:	69fb      	ldr	r3, [r7, #28]
 8002612:	440b      	add	r3, r1
 8002614:	005b      	lsls	r3, r3, #1
 8002616:	4413      	add	r3, r2
 8002618:	881b      	ldrh	r3, [r3, #0]
 800261a:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 800261c:	2300      	movs	r3, #0
 800261e:	61bb      	str	r3, [r7, #24]
 8002620:	e036      	b.n	8002690 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8002622:	693a      	ldr	r2, [r7, #16]
 8002624:	69bb      	ldr	r3, [r7, #24]
 8002626:	fa02 f303 	lsl.w	r3, r2, r3
 800262a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800262e:	2b00      	cmp	r3, #0
 8002630:	d013      	beq.n	800265a <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002632:	4b24      	ldr	r3, [pc, #144]	@ (80026c4 <ssd1306_WriteChar+0x120>)
 8002634:	881b      	ldrh	r3, [r3, #0]
 8002636:	b2da      	uxtb	r2, r3
 8002638:	69bb      	ldr	r3, [r7, #24]
 800263a:	b2db      	uxtb	r3, r3
 800263c:	4413      	add	r3, r2
 800263e:	b2d8      	uxtb	r0, r3
 8002640:	4b20      	ldr	r3, [pc, #128]	@ (80026c4 <ssd1306_WriteChar+0x120>)
 8002642:	885b      	ldrh	r3, [r3, #2]
 8002644:	b2da      	uxtb	r2, r3
 8002646:	69fb      	ldr	r3, [r7, #28]
 8002648:	b2db      	uxtb	r3, r3
 800264a:	4413      	add	r3, r2
 800264c:	b2db      	uxtb	r3, r3
 800264e:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8002652:	4619      	mov	r1, r3
 8002654:	f7ff ff52 	bl	80024fc <ssd1306_DrawPixel>
 8002658:	e017      	b.n	800268a <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 800265a:	4b1a      	ldr	r3, [pc, #104]	@ (80026c4 <ssd1306_WriteChar+0x120>)
 800265c:	881b      	ldrh	r3, [r3, #0]
 800265e:	b2da      	uxtb	r2, r3
 8002660:	69bb      	ldr	r3, [r7, #24]
 8002662:	b2db      	uxtb	r3, r3
 8002664:	4413      	add	r3, r2
 8002666:	b2d8      	uxtb	r0, r3
 8002668:	4b16      	ldr	r3, [pc, #88]	@ (80026c4 <ssd1306_WriteChar+0x120>)
 800266a:	885b      	ldrh	r3, [r3, #2]
 800266c:	b2da      	uxtb	r2, r3
 800266e:	69fb      	ldr	r3, [r7, #28]
 8002670:	b2db      	uxtb	r3, r3
 8002672:	4413      	add	r3, r2
 8002674:	b2d9      	uxtb	r1, r3
 8002676:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800267a:	2b00      	cmp	r3, #0
 800267c:	bf0c      	ite	eq
 800267e:	2301      	moveq	r3, #1
 8002680:	2300      	movne	r3, #0
 8002682:	b2db      	uxtb	r3, r3
 8002684:	461a      	mov	r2, r3
 8002686:	f7ff ff39 	bl	80024fc <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 800268a:	69bb      	ldr	r3, [r7, #24]
 800268c:	3301      	adds	r3, #1
 800268e:	61bb      	str	r3, [r7, #24]
 8002690:	7dfb      	ldrb	r3, [r7, #23]
 8002692:	69ba      	ldr	r2, [r7, #24]
 8002694:	429a      	cmp	r2, r3
 8002696:	d3c4      	bcc.n	8002622 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8002698:	69fb      	ldr	r3, [r7, #28]
 800269a:	3301      	adds	r3, #1
 800269c:	61fb      	str	r3, [r7, #28]
 800269e:	787b      	ldrb	r3, [r7, #1]
 80026a0:	461a      	mov	r2, r3
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d3ac      	bcc.n	8002602 <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 80026a8:	4b06      	ldr	r3, [pc, #24]	@ (80026c4 <ssd1306_WriteChar+0x120>)
 80026aa:	881a      	ldrh	r2, [r3, #0]
 80026ac:	7dfb      	ldrb	r3, [r7, #23]
 80026ae:	b29b      	uxth	r3, r3
 80026b0:	4413      	add	r3, r2
 80026b2:	b29a      	uxth	r2, r3
 80026b4:	4b03      	ldr	r3, [pc, #12]	@ (80026c4 <ssd1306_WriteChar+0x120>)
 80026b6:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 80026b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	3724      	adds	r7, #36	@ 0x24
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd90      	pop	{r4, r7, pc}
 80026c2:	bf00      	nop
 80026c4:	20000aa0 	.word	0x20000aa0

080026c8 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b086      	sub	sp, #24
 80026cc:	af02      	add	r7, sp, #8
 80026ce:	60f8      	str	r0, [r7, #12]
 80026d0:	4638      	mov	r0, r7
 80026d2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 80026d6:	e013      	b.n	8002700 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	7818      	ldrb	r0, [r3, #0]
 80026dc:	7e3b      	ldrb	r3, [r7, #24]
 80026de:	9300      	str	r3, [sp, #0]
 80026e0:	463b      	mov	r3, r7
 80026e2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80026e4:	f7ff ff5e 	bl	80025a4 <ssd1306_WriteChar>
 80026e8:	4603      	mov	r3, r0
 80026ea:	461a      	mov	r2, r3
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	781b      	ldrb	r3, [r3, #0]
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d002      	beq.n	80026fa <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	781b      	ldrb	r3, [r3, #0]
 80026f8:	e008      	b.n	800270c <ssd1306_WriteString+0x44>
        }
        str++;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	3301      	adds	r3, #1
 80026fe:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	781b      	ldrb	r3, [r3, #0]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d1e7      	bne.n	80026d8 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	781b      	ldrb	r3, [r3, #0]
}
 800270c:	4618      	mov	r0, r3
 800270e:	3710      	adds	r7, #16
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}

08002714 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002714:	b480      	push	{r7}
 8002716:	b083      	sub	sp, #12
 8002718:	af00      	add	r7, sp, #0
 800271a:	4603      	mov	r3, r0
 800271c:	460a      	mov	r2, r1
 800271e:	71fb      	strb	r3, [r7, #7]
 8002720:	4613      	mov	r3, r2
 8002722:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002724:	79fb      	ldrb	r3, [r7, #7]
 8002726:	b29a      	uxth	r2, r3
 8002728:	4b05      	ldr	r3, [pc, #20]	@ (8002740 <ssd1306_SetCursor+0x2c>)
 800272a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 800272c:	79bb      	ldrb	r3, [r7, #6]
 800272e:	b29a      	uxth	r2, r3
 8002730:	4b03      	ldr	r3, [pc, #12]	@ (8002740 <ssd1306_SetCursor+0x2c>)
 8002732:	805a      	strh	r2, [r3, #2]
}
 8002734:	bf00      	nop
 8002736:	370c      	adds	r7, #12
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr
 8002740:	20000aa0 	.word	0x20000aa0

08002744 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8002744:	b580      	push	{r7, lr}
 8002746:	b084      	sub	sp, #16
 8002748:	af00      	add	r7, sp, #0
 800274a:	4603      	mov	r3, r0
 800274c:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 800274e:	2381      	movs	r3, #129	@ 0x81
 8002750:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002752:	7bfb      	ldrb	r3, [r7, #15]
 8002754:	4618      	mov	r0, r3
 8002756:	f7ff fdf5 	bl	8002344 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 800275a:	79fb      	ldrb	r3, [r7, #7]
 800275c:	4618      	mov	r0, r3
 800275e:	f7ff fdf1 	bl	8002344 <ssd1306_WriteCommand>
}
 8002762:	bf00      	nop
 8002764:	3710      	adds	r7, #16
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}
	...

0800276c <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 800276c:	b580      	push	{r7, lr}
 800276e:	b084      	sub	sp, #16
 8002770:	af00      	add	r7, sp, #0
 8002772:	4603      	mov	r3, r0
 8002774:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002776:	79fb      	ldrb	r3, [r7, #7]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d005      	beq.n	8002788 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 800277c:	23af      	movs	r3, #175	@ 0xaf
 800277e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002780:	4b08      	ldr	r3, [pc, #32]	@ (80027a4 <ssd1306_SetDisplayOn+0x38>)
 8002782:	2201      	movs	r2, #1
 8002784:	715a      	strb	r2, [r3, #5]
 8002786:	e004      	b.n	8002792 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002788:	23ae      	movs	r3, #174	@ 0xae
 800278a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 800278c:	4b05      	ldr	r3, [pc, #20]	@ (80027a4 <ssd1306_SetDisplayOn+0x38>)
 800278e:	2200      	movs	r2, #0
 8002790:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8002792:	7bfb      	ldrb	r3, [r7, #15]
 8002794:	4618      	mov	r0, r3
 8002796:	f7ff fdd5 	bl	8002344 <ssd1306_WriteCommand>
}
 800279a:	bf00      	nop
 800279c:	3710      	adds	r7, #16
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	20000aa0 	.word	0x20000aa0

080027a8 <io_coil_add_channel>:
IO_Coil_Channel io_coil_channels[MAX_IO_COILS]; // Array of type IO_Channel (struct created in header)
uint16_t io_coil_channel_count = 0;
uint16_t io_hardware_coil_channel_count = 0;


bool io_coil_add_channel(void (*write_func)(void*, uint16_t), void* context) {
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
 80027b0:	6039      	str	r1, [r7, #0]
	if (io_coil_channel_count == MAX_IO_COILS) {
 80027b2:	4b23      	ldr	r3, [pc, #140]	@ (8002840 <io_coil_add_channel+0x98>)
 80027b4:	881b      	ldrh	r3, [r3, #0]
 80027b6:	2b20      	cmp	r3, #32
 80027b8:	d101      	bne.n	80027be <io_coil_add_channel+0x16>
		return false;
 80027ba:	2300      	movs	r3, #0
 80027bc:	e039      	b.n	8002832 <io_coil_add_channel+0x8a>
	}

	if (write_func == hardware_coil_write_func) {
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	4a20      	ldr	r2, [pc, #128]	@ (8002844 <io_coil_add_channel+0x9c>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d10b      	bne.n	80027de <io_coil_add_channel+0x36>
		// Enforce limit only for physical coil outputs
		if (io_hardware_coil_channel_count >= MAX_IO_COILS_PHYSICAL) {
 80027c6:	4b20      	ldr	r3, [pc, #128]	@ (8002848 <io_coil_add_channel+0xa0>)
 80027c8:	881b      	ldrh	r3, [r3, #0]
 80027ca:	2b03      	cmp	r3, #3
 80027cc:	d901      	bls.n	80027d2 <io_coil_add_channel+0x2a>
			return false;
 80027ce:	2300      	movs	r3, #0
 80027d0:	e02f      	b.n	8002832 <io_coil_add_channel+0x8a>
		} else {
			io_hardware_coil_channel_count++; // increase physical coil channel count
 80027d2:	4b1d      	ldr	r3, [pc, #116]	@ (8002848 <io_coil_add_channel+0xa0>)
 80027d4:	881b      	ldrh	r3, [r3, #0]
 80027d6:	3301      	adds	r3, #1
 80027d8:	b29a      	uxth	r2, r3
 80027da:	4b1b      	ldr	r3, [pc, #108]	@ (8002848 <io_coil_add_channel+0xa0>)
 80027dc:	801a      	strh	r2, [r3, #0]
		}
	}

	io_coil_channels[io_coil_channel_count].write_func = write_func;
 80027de:	4b18      	ldr	r3, [pc, #96]	@ (8002840 <io_coil_add_channel+0x98>)
 80027e0:	881b      	ldrh	r3, [r3, #0]
 80027e2:	4619      	mov	r1, r3
 80027e4:	4a19      	ldr	r2, [pc, #100]	@ (800284c <io_coil_add_channel+0xa4>)
 80027e6:	460b      	mov	r3, r1
 80027e8:	005b      	lsls	r3, r3, #1
 80027ea:	440b      	add	r3, r1
 80027ec:	009b      	lsls	r3, r3, #2
 80027ee:	4413      	add	r3, r2
 80027f0:	687a      	ldr	r2, [r7, #4]
 80027f2:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].context = context;
 80027f4:	4b12      	ldr	r3, [pc, #72]	@ (8002840 <io_coil_add_channel+0x98>)
 80027f6:	881b      	ldrh	r3, [r3, #0]
 80027f8:	4619      	mov	r1, r3
 80027fa:	4a14      	ldr	r2, [pc, #80]	@ (800284c <io_coil_add_channel+0xa4>)
 80027fc:	460b      	mov	r3, r1
 80027fe:	005b      	lsls	r3, r3, #1
 8002800:	440b      	add	r3, r1
 8002802:	009b      	lsls	r3, r3, #2
 8002804:	4413      	add	r3, r2
 8002806:	3304      	adds	r3, #4
 8002808:	683a      	ldr	r2, [r7, #0]
 800280a:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].storedState = 0;
 800280c:	4b0c      	ldr	r3, [pc, #48]	@ (8002840 <io_coil_add_channel+0x98>)
 800280e:	881b      	ldrh	r3, [r3, #0]
 8002810:	4619      	mov	r1, r3
 8002812:	4a0e      	ldr	r2, [pc, #56]	@ (800284c <io_coil_add_channel+0xa4>)
 8002814:	460b      	mov	r3, r1
 8002816:	005b      	lsls	r3, r3, #1
 8002818:	440b      	add	r3, r1
 800281a:	009b      	lsls	r3, r3, #2
 800281c:	4413      	add	r3, r2
 800281e:	3308      	adds	r3, #8
 8002820:	2200      	movs	r2, #0
 8002822:	701a      	strb	r2, [r3, #0]
	io_coil_channel_count++; // increase overall channel count
 8002824:	4b06      	ldr	r3, [pc, #24]	@ (8002840 <io_coil_add_channel+0x98>)
 8002826:	881b      	ldrh	r3, [r3, #0]
 8002828:	3301      	adds	r3, #1
 800282a:	b29a      	uxth	r2, r3
 800282c:	4b04      	ldr	r3, [pc, #16]	@ (8002840 <io_coil_add_channel+0x98>)
 800282e:	801a      	strh	r2, [r3, #0]
	return true;
 8002830:	2301      	movs	r3, #1
}
 8002832:	4618      	mov	r0, r3
 8002834:	370c      	adds	r7, #12
 8002836:	46bd      	mov	sp, r7
 8002838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283c:	4770      	bx	lr
 800283e:	bf00      	nop
 8002840:	20000c28 	.word	0x20000c28
 8002844:	08002911 	.word	0x08002911
 8002848:	20000c2a 	.word	0x20000c2a
 800284c:	20000aa8 	.word	0x20000aa8

08002850 <io_coil_read>:


GPIO_PinState io_coil_read(uint16_t index) {
 8002850:	b480      	push	{r7}
 8002852:	b083      	sub	sp, #12
 8002854:	af00      	add	r7, sp, #0
 8002856:	4603      	mov	r3, r0
 8002858:	80fb      	strh	r3, [r7, #6]
	if (index < io_coil_channel_count) {
 800285a:	4b0b      	ldr	r3, [pc, #44]	@ (8002888 <io_coil_read+0x38>)
 800285c:	881b      	ldrh	r3, [r3, #0]
 800285e:	88fa      	ldrh	r2, [r7, #6]
 8002860:	429a      	cmp	r2, r3
 8002862:	d209      	bcs.n	8002878 <io_coil_read+0x28>
		return io_coil_channels[index].storedState;
 8002864:	88fa      	ldrh	r2, [r7, #6]
 8002866:	4909      	ldr	r1, [pc, #36]	@ (800288c <io_coil_read+0x3c>)
 8002868:	4613      	mov	r3, r2
 800286a:	005b      	lsls	r3, r3, #1
 800286c:	4413      	add	r3, r2
 800286e:	009b      	lsls	r3, r3, #2
 8002870:	440b      	add	r3, r1
 8002872:	3308      	adds	r3, #8
 8002874:	781b      	ldrb	r3, [r3, #0]
 8002876:	e000      	b.n	800287a <io_coil_read+0x2a>
	}
	return GPIO_PIN_RESET;
 8002878:	2300      	movs	r3, #0
}
 800287a:	4618      	mov	r0, r3
 800287c:	370c      	adds	r7, #12
 800287e:	46bd      	mov	sp, r7
 8002880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002884:	4770      	bx	lr
 8002886:	bf00      	nop
 8002888:	20000c28 	.word	0x20000c28
 800288c:	20000aa8 	.word	0x20000aa8

08002890 <io_coil_write>:


void io_coil_write(uint16_t index, GPIO_PinState state) {
 8002890:	b590      	push	{r4, r7, lr}
 8002892:	b083      	sub	sp, #12
 8002894:	af00      	add	r7, sp, #0
 8002896:	4603      	mov	r3, r0
 8002898:	460a      	mov	r2, r1
 800289a:	80fb      	strh	r3, [r7, #6]
 800289c:	4613      	mov	r3, r2
 800289e:	717b      	strb	r3, [r7, #5]
	if (index < io_coil_channel_count) {
 80028a0:	4b19      	ldr	r3, [pc, #100]	@ (8002908 <io_coil_write+0x78>)
 80028a2:	881b      	ldrh	r3, [r3, #0]
 80028a4:	88fa      	ldrh	r2, [r7, #6]
 80028a6:	429a      	cmp	r2, r3
 80028a8:	d229      	bcs.n	80028fe <io_coil_write+0x6e>
		if (io_coil_channels[index].write_func) {
 80028aa:	88fa      	ldrh	r2, [r7, #6]
 80028ac:	4917      	ldr	r1, [pc, #92]	@ (800290c <io_coil_write+0x7c>)
 80028ae:	4613      	mov	r3, r2
 80028b0:	005b      	lsls	r3, r3, #1
 80028b2:	4413      	add	r3, r2
 80028b4:	009b      	lsls	r3, r3, #2
 80028b6:	440b      	add	r3, r1
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d015      	beq.n	80028ea <io_coil_write+0x5a>
			io_coil_channels[index].write_func(io_coil_channels[index].context, state);
 80028be:	88fa      	ldrh	r2, [r7, #6]
 80028c0:	4912      	ldr	r1, [pc, #72]	@ (800290c <io_coil_write+0x7c>)
 80028c2:	4613      	mov	r3, r2
 80028c4:	005b      	lsls	r3, r3, #1
 80028c6:	4413      	add	r3, r2
 80028c8:	009b      	lsls	r3, r3, #2
 80028ca:	440b      	add	r3, r1
 80028cc:	681c      	ldr	r4, [r3, #0]
 80028ce:	88fa      	ldrh	r2, [r7, #6]
 80028d0:	490e      	ldr	r1, [pc, #56]	@ (800290c <io_coil_write+0x7c>)
 80028d2:	4613      	mov	r3, r2
 80028d4:	005b      	lsls	r3, r3, #1
 80028d6:	4413      	add	r3, r2
 80028d8:	009b      	lsls	r3, r3, #2
 80028da:	440b      	add	r3, r1
 80028dc:	3304      	adds	r3, #4
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	797a      	ldrb	r2, [r7, #5]
 80028e2:	b292      	uxth	r2, r2
 80028e4:	4611      	mov	r1, r2
 80028e6:	4618      	mov	r0, r3
 80028e8:	47a0      	blx	r4
		}
		io_coil_channels[index].storedState = state;
 80028ea:	88fa      	ldrh	r2, [r7, #6]
 80028ec:	4907      	ldr	r1, [pc, #28]	@ (800290c <io_coil_write+0x7c>)
 80028ee:	4613      	mov	r3, r2
 80028f0:	005b      	lsls	r3, r3, #1
 80028f2:	4413      	add	r3, r2
 80028f4:	009b      	lsls	r3, r3, #2
 80028f6:	440b      	add	r3, r1
 80028f8:	3308      	adds	r3, #8
 80028fa:	797a      	ldrb	r2, [r7, #5]
 80028fc:	701a      	strb	r2, [r3, #0]
	}
}
 80028fe:	bf00      	nop
 8002900:	370c      	adds	r7, #12
 8002902:	46bd      	mov	sp, r7
 8002904:	bd90      	pop	{r4, r7, pc}
 8002906:	bf00      	nop
 8002908:	20000c28 	.word	0x20000c28
 800290c:	20000aa8 	.word	0x20000aa8

08002910 <hardware_coil_write_func>:

void hardware_coil_write_func(void* context, GPIO_PinState state) {
 8002910:	b580      	push	{r7, lr}
 8002912:	b084      	sub	sp, #16
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
 8002918:	460b      	mov	r3, r1
 800291a:	70fb      	strb	r3, [r7, #3]
	gpio_config* gpio = (gpio_config*)context;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(gpio->port, gpio->pin, state);
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	6818      	ldr	r0, [r3, #0]
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	889b      	ldrh	r3, [r3, #4]
 8002928:	78fa      	ldrb	r2, [r7, #3]
 800292a:	4619      	mov	r1, r3
 800292c:	f007 f880 	bl	8009a30 <HAL_GPIO_WritePin>
}
 8002930:	bf00      	nop
 8002932:	3710      	adds	r7, #16
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}

08002938 <io_discrete_in_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 */
void io_discrete_in_add_channel(GPIO_PinState (*read_func)(void*), void* context) {
 8002938:	b480      	push	{r7}
 800293a:	b083      	sub	sp, #12
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
 8002940:	6039      	str	r1, [r7, #0]
	// Check is a physical discrete input channel is being added
	if (read_func == hardware_discrete_in_read_func) {
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	4a13      	ldr	r2, [pc, #76]	@ (8002994 <io_discrete_in_add_channel+0x5c>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d109      	bne.n	800295e <io_discrete_in_add_channel+0x26>
		// Enforce limit only for physical discrete inputs
		if (io_hardware_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) {
 800294a:	4b13      	ldr	r3, [pc, #76]	@ (8002998 <io_discrete_in_add_channel+0x60>)
 800294c:	881b      	ldrh	r3, [r3, #0]
 800294e:	2b03      	cmp	r3, #3
 8002950:	d81a      	bhi.n	8002988 <io_discrete_in_add_channel+0x50>
			return;
		} else {
			io_hardware_discrete_in_channel_count++; // increase physical discrete in channel count
 8002952:	4b11      	ldr	r3, [pc, #68]	@ (8002998 <io_discrete_in_add_channel+0x60>)
 8002954:	881b      	ldrh	r3, [r3, #0]
 8002956:	3301      	adds	r3, #1
 8002958:	b29a      	uxth	r2, r3
 800295a:	4b0f      	ldr	r3, [pc, #60]	@ (8002998 <io_discrete_in_add_channel+0x60>)
 800295c:	801a      	strh	r2, [r3, #0]
		}
	}

	io_discrete_in_channels[io_discrete_in_channel_count].read_func = read_func;
 800295e:	4b0f      	ldr	r3, [pc, #60]	@ (800299c <io_discrete_in_add_channel+0x64>)
 8002960:	881b      	ldrh	r3, [r3, #0]
 8002962:	4619      	mov	r1, r3
 8002964:	4a0e      	ldr	r2, [pc, #56]	@ (80029a0 <io_discrete_in_add_channel+0x68>)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_discrete_in_channels[io_discrete_in_channel_count].context = context;
 800296c:	4b0b      	ldr	r3, [pc, #44]	@ (800299c <io_discrete_in_add_channel+0x64>)
 800296e:	881b      	ldrh	r3, [r3, #0]
 8002970:	4a0b      	ldr	r2, [pc, #44]	@ (80029a0 <io_discrete_in_add_channel+0x68>)
 8002972:	00db      	lsls	r3, r3, #3
 8002974:	4413      	add	r3, r2
 8002976:	683a      	ldr	r2, [r7, #0]
 8002978:	605a      	str	r2, [r3, #4]
	io_discrete_in_channel_count++; // increase overall channel count
 800297a:	4b08      	ldr	r3, [pc, #32]	@ (800299c <io_discrete_in_add_channel+0x64>)
 800297c:	881b      	ldrh	r3, [r3, #0]
 800297e:	3301      	adds	r3, #1
 8002980:	b29a      	uxth	r2, r3
 8002982:	4b06      	ldr	r3, [pc, #24]	@ (800299c <io_discrete_in_add_channel+0x64>)
 8002984:	801a      	strh	r2, [r3, #0]
 8002986:	e000      	b.n	800298a <io_discrete_in_add_channel+0x52>
			return;
 8002988:	bf00      	nop
}
 800298a:	370c      	adds	r7, #12
 800298c:	46bd      	mov	sp, r7
 800298e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002992:	4770      	bx	lr
 8002994:	080029e5 	.word	0x080029e5
 8002998:	20000c4e 	.word	0x20000c4e
 800299c:	20000c4c 	.word	0x20000c4c
 80029a0:	20000c2c 	.word	0x20000c2c

080029a4 <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or GPIO_PIN_RESET if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b082      	sub	sp, #8
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	4603      	mov	r3, r0
 80029ac:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 80029ae:	4b0b      	ldr	r3, [pc, #44]	@ (80029dc <io_discrete_in_read+0x38>)
 80029b0:	881b      	ldrh	r3, [r3, #0]
 80029b2:	88fa      	ldrh	r2, [r7, #6]
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d20c      	bcs.n	80029d2 <io_discrete_in_read+0x2e>
		return io_discrete_in_channels[index].read_func(io_discrete_in_channels[index].context);
 80029b8:	88fb      	ldrh	r3, [r7, #6]
 80029ba:	4a09      	ldr	r2, [pc, #36]	@ (80029e0 <io_discrete_in_read+0x3c>)
 80029bc:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80029c0:	88fb      	ldrh	r3, [r7, #6]
 80029c2:	4907      	ldr	r1, [pc, #28]	@ (80029e0 <io_discrete_in_read+0x3c>)
 80029c4:	00db      	lsls	r3, r3, #3
 80029c6:	440b      	add	r3, r1
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	4618      	mov	r0, r3
 80029cc:	4790      	blx	r2
 80029ce:	4603      	mov	r3, r0
 80029d0:	e000      	b.n	80029d4 <io_discrete_in_read+0x30>
	}
	return GPIO_PIN_RESET;
 80029d2:	2300      	movs	r3, #0
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	3708      	adds	r7, #8
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	20000c4c 	.word	0x20000c4c
 80029e0:	20000c2c 	.word	0x20000c2c

080029e4 <hardware_discrete_in_read_func>:


// Read function for physical discrete input channels, i2c is device dependent
GPIO_PinState hardware_discrete_in_read_func(void* context) {
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b084      	sub	sp, #16
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
	gpio_config* gpio = (gpio_config*)context;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	60fb      	str	r3, [r7, #12]
	return HAL_GPIO_ReadPin(gpio->port, gpio->pin);
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	889b      	ldrh	r3, [r3, #4]
 80029f8:	4619      	mov	r1, r3
 80029fa:	4610      	mov	r0, r2
 80029fc:	f007 f800 	bl	8009a00 <HAL_GPIO_ReadPin>
 8002a00:	4603      	mov	r3, r0
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	3710      	adds	r7, #16
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}
	...

08002a0c <io_holding_reg_add_channel>:
uint16_t io_holding_adc_reg_channel_count = 0;

extern DAC_HandleTypeDef hdac1; // Declare external handle for DAC1


bool io_holding_reg_add_channel(void (*write_func)(void*, uint16_t), void* context) {
 8002a0c:	b480      	push	{r7}
 8002a0e:	b083      	sub	sp, #12
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
 8002a14:	6039      	str	r1, [r7, #0]
	if (io_holding_reg_channel_count == MAX_IO_HOLDING_REG) {
 8002a16:	4b23      	ldr	r3, [pc, #140]	@ (8002aa4 <io_holding_reg_add_channel+0x98>)
 8002a18:	881b      	ldrh	r3, [r3, #0]
 8002a1a:	2b20      	cmp	r3, #32
 8002a1c:	d101      	bne.n	8002a22 <io_holding_reg_add_channel+0x16>
		return false;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	e039      	b.n	8002a96 <io_holding_reg_add_channel+0x8a>
	}

	// Check is a physical ADC output channel is being added
	if (write_func == (void*)dac_write_func) {
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	4a20      	ldr	r2, [pc, #128]	@ (8002aa8 <io_holding_reg_add_channel+0x9c>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d10b      	bne.n	8002a42 <io_holding_reg_add_channel+0x36>
		// Enforce limit only for physical ADC outputs
		if (io_holding_adc_reg_channel_count >= MAX_IO_HOLDING_REG_PHYSICAL) {
 8002a2a:	4b20      	ldr	r3, [pc, #128]	@ (8002aac <io_holding_reg_add_channel+0xa0>)
 8002a2c:	881b      	ldrh	r3, [r3, #0]
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	d901      	bls.n	8002a36 <io_holding_reg_add_channel+0x2a>
			return false;
 8002a32:	2300      	movs	r3, #0
 8002a34:	e02f      	b.n	8002a96 <io_holding_reg_add_channel+0x8a>
		} else {
			io_holding_adc_reg_channel_count++; // increase physical ADC channel count
 8002a36:	4b1d      	ldr	r3, [pc, #116]	@ (8002aac <io_holding_reg_add_channel+0xa0>)
 8002a38:	881b      	ldrh	r3, [r3, #0]
 8002a3a:	3301      	adds	r3, #1
 8002a3c:	b29a      	uxth	r2, r3
 8002a3e:	4b1b      	ldr	r3, [pc, #108]	@ (8002aac <io_holding_reg_add_channel+0xa0>)
 8002a40:	801a      	strh	r2, [r3, #0]
		}
	}

	io_holding_reg_channels[io_holding_reg_channel_count].write_func = write_func;
 8002a42:	4b18      	ldr	r3, [pc, #96]	@ (8002aa4 <io_holding_reg_add_channel+0x98>)
 8002a44:	881b      	ldrh	r3, [r3, #0]
 8002a46:	4619      	mov	r1, r3
 8002a48:	4a19      	ldr	r2, [pc, #100]	@ (8002ab0 <io_holding_reg_add_channel+0xa4>)
 8002a4a:	460b      	mov	r3, r1
 8002a4c:	005b      	lsls	r3, r3, #1
 8002a4e:	440b      	add	r3, r1
 8002a50:	009b      	lsls	r3, r3, #2
 8002a52:	4413      	add	r3, r2
 8002a54:	687a      	ldr	r2, [r7, #4]
 8002a56:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].context = context;
 8002a58:	4b12      	ldr	r3, [pc, #72]	@ (8002aa4 <io_holding_reg_add_channel+0x98>)
 8002a5a:	881b      	ldrh	r3, [r3, #0]
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	4a14      	ldr	r2, [pc, #80]	@ (8002ab0 <io_holding_reg_add_channel+0xa4>)
 8002a60:	460b      	mov	r3, r1
 8002a62:	005b      	lsls	r3, r3, #1
 8002a64:	440b      	add	r3, r1
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	4413      	add	r3, r2
 8002a6a:	3304      	adds	r3, #4
 8002a6c:	683a      	ldr	r2, [r7, #0]
 8002a6e:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].storedValue = 0;
 8002a70:	4b0c      	ldr	r3, [pc, #48]	@ (8002aa4 <io_holding_reg_add_channel+0x98>)
 8002a72:	881b      	ldrh	r3, [r3, #0]
 8002a74:	4619      	mov	r1, r3
 8002a76:	4a0e      	ldr	r2, [pc, #56]	@ (8002ab0 <io_holding_reg_add_channel+0xa4>)
 8002a78:	460b      	mov	r3, r1
 8002a7a:	005b      	lsls	r3, r3, #1
 8002a7c:	440b      	add	r3, r1
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	4413      	add	r3, r2
 8002a82:	3308      	adds	r3, #8
 8002a84:	2200      	movs	r2, #0
 8002a86:	801a      	strh	r2, [r3, #0]
	io_holding_reg_channel_count++; // increase overall channel count
 8002a88:	4b06      	ldr	r3, [pc, #24]	@ (8002aa4 <io_holding_reg_add_channel+0x98>)
 8002a8a:	881b      	ldrh	r3, [r3, #0]
 8002a8c:	3301      	adds	r3, #1
 8002a8e:	b29a      	uxth	r2, r3
 8002a90:	4b04      	ldr	r3, [pc, #16]	@ (8002aa4 <io_holding_reg_add_channel+0x98>)
 8002a92:	801a      	strh	r2, [r3, #0]
	return true;
 8002a94:	2301      	movs	r3, #1
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	370c      	adds	r7, #12
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa0:	4770      	bx	lr
 8002aa2:	bf00      	nop
 8002aa4:	20000dd0 	.word	0x20000dd0
 8002aa8:	08002b71 	.word	0x08002b71
 8002aac:	20000dd2 	.word	0x20000dd2
 8002ab0:	20000c50 	.word	0x20000c50

08002ab4 <io_holding_reg_read>:



uint16_t io_holding_reg_read(uint16_t index) {
 8002ab4:	b480      	push	{r7}
 8002ab6:	b083      	sub	sp, #12
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	4603      	mov	r3, r0
 8002abc:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 8002abe:	4b0b      	ldr	r3, [pc, #44]	@ (8002aec <io_holding_reg_read+0x38>)
 8002ac0:	881b      	ldrh	r3, [r3, #0]
 8002ac2:	88fa      	ldrh	r2, [r7, #6]
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	d209      	bcs.n	8002adc <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 8002ac8:	88fa      	ldrh	r2, [r7, #6]
 8002aca:	4909      	ldr	r1, [pc, #36]	@ (8002af0 <io_holding_reg_read+0x3c>)
 8002acc:	4613      	mov	r3, r2
 8002ace:	005b      	lsls	r3, r3, #1
 8002ad0:	4413      	add	r3, r2
 8002ad2:	009b      	lsls	r3, r3, #2
 8002ad4:	440b      	add	r3, r1
 8002ad6:	3308      	adds	r3, #8
 8002ad8:	881b      	ldrh	r3, [r3, #0]
 8002ada:	e000      	b.n	8002ade <io_holding_reg_read+0x2a>
	}
	return 0;
 8002adc:	2300      	movs	r3, #0
}
 8002ade:	4618      	mov	r0, r3
 8002ae0:	370c      	adds	r7, #12
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae8:	4770      	bx	lr
 8002aea:	bf00      	nop
 8002aec:	20000dd0 	.word	0x20000dd0
 8002af0:	20000c50 	.word	0x20000c50

08002af4 <io_holding_reg_write>:



void io_holding_reg_write(uint16_t index, uint16_t value) {
 8002af4:	b590      	push	{r4, r7, lr}
 8002af6:	b083      	sub	sp, #12
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	4603      	mov	r3, r0
 8002afc:	460a      	mov	r2, r1
 8002afe:	80fb      	strh	r3, [r7, #6]
 8002b00:	4613      	mov	r3, r2
 8002b02:	80bb      	strh	r3, [r7, #4]
	if (index < io_holding_reg_channel_count) {
 8002b04:	4b18      	ldr	r3, [pc, #96]	@ (8002b68 <io_holding_reg_write+0x74>)
 8002b06:	881b      	ldrh	r3, [r3, #0]
 8002b08:	88fa      	ldrh	r2, [r7, #6]
 8002b0a:	429a      	cmp	r2, r3
 8002b0c:	d228      	bcs.n	8002b60 <io_holding_reg_write+0x6c>
		if (io_holding_reg_channels[index].write_func) {
 8002b0e:	88fa      	ldrh	r2, [r7, #6]
 8002b10:	4916      	ldr	r1, [pc, #88]	@ (8002b6c <io_holding_reg_write+0x78>)
 8002b12:	4613      	mov	r3, r2
 8002b14:	005b      	lsls	r3, r3, #1
 8002b16:	4413      	add	r3, r2
 8002b18:	009b      	lsls	r3, r3, #2
 8002b1a:	440b      	add	r3, r1
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d014      	beq.n	8002b4c <io_holding_reg_write+0x58>
			io_holding_reg_channels[index].write_func(io_holding_reg_channels[index].context, value);
 8002b22:	88fa      	ldrh	r2, [r7, #6]
 8002b24:	4911      	ldr	r1, [pc, #68]	@ (8002b6c <io_holding_reg_write+0x78>)
 8002b26:	4613      	mov	r3, r2
 8002b28:	005b      	lsls	r3, r3, #1
 8002b2a:	4413      	add	r3, r2
 8002b2c:	009b      	lsls	r3, r3, #2
 8002b2e:	440b      	add	r3, r1
 8002b30:	681c      	ldr	r4, [r3, #0]
 8002b32:	88fa      	ldrh	r2, [r7, #6]
 8002b34:	490d      	ldr	r1, [pc, #52]	@ (8002b6c <io_holding_reg_write+0x78>)
 8002b36:	4613      	mov	r3, r2
 8002b38:	005b      	lsls	r3, r3, #1
 8002b3a:	4413      	add	r3, r2
 8002b3c:	009b      	lsls	r3, r3, #2
 8002b3e:	440b      	add	r3, r1
 8002b40:	3304      	adds	r3, #4
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	88ba      	ldrh	r2, [r7, #4]
 8002b46:	4611      	mov	r1, r2
 8002b48:	4618      	mov	r0, r3
 8002b4a:	47a0      	blx	r4
		}
		io_holding_reg_channels[index].storedValue = value;
 8002b4c:	88fa      	ldrh	r2, [r7, #6]
 8002b4e:	4907      	ldr	r1, [pc, #28]	@ (8002b6c <io_holding_reg_write+0x78>)
 8002b50:	4613      	mov	r3, r2
 8002b52:	005b      	lsls	r3, r3, #1
 8002b54:	4413      	add	r3, r2
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	440b      	add	r3, r1
 8002b5a:	3308      	adds	r3, #8
 8002b5c:	88ba      	ldrh	r2, [r7, #4]
 8002b5e:	801a      	strh	r2, [r3, #0]
	}
}
 8002b60:	bf00      	nop
 8002b62:	370c      	adds	r7, #12
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd90      	pop	{r4, r7, pc}
 8002b68:	20000dd0 	.word	0x20000dd0
 8002b6c:	20000c50 	.word	0x20000c50

08002b70 <dac_write_func>:


void dac_write_func(uint32_t channel, uint16_t value) {
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b084      	sub	sp, #16
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
 8002b78:	460b      	mov	r3, r1
 8002b7a:	807b      	strh	r3, [r7, #2]
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = &hdac1;
 8002b7c:	4b0c      	ldr	r3, [pc, #48]	@ (8002bb0 <dac_write_func+0x40>)
 8002b7e:	60fb      	str	r3, [r7, #12]

		// Scale modbus 16 bit value to 12 bit DAC range
		uint32_t scaledValue = (value * 4095U) / 65535U;
 8002b80:	887a      	ldrh	r2, [r7, #2]
 8002b82:	4613      	mov	r3, r2
 8002b84:	031b      	lsls	r3, r3, #12
 8002b86:	1a9b      	subs	r3, r3, r2
 8002b88:	4a0a      	ldr	r2, [pc, #40]	@ (8002bb4 <dac_write_func+0x44>)
 8002b8a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b8e:	0bdb      	lsrs	r3, r3, #15
 8002b90:	60bb      	str	r3, [r7, #8]

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, channel, DAC_ALIGN_12B_R, scaledValue);
 8002b92:	68bb      	ldr	r3, [r7, #8]
 8002b94:	2200      	movs	r2, #0
 8002b96:	6879      	ldr	r1, [r7, #4]
 8002b98:	68f8      	ldr	r0, [r7, #12]
 8002b9a:	f006 f895 	bl	8008cc8 <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		HAL_DAC_Start(hdac, channel);
 8002b9e:	6879      	ldr	r1, [r7, #4]
 8002ba0:	68f8      	ldr	r0, [r7, #12]
 8002ba2:	f006 f825 	bl	8008bf0 <HAL_DAC_Start>
#endif
}
 8002ba6:	bf00      	nop
 8002ba8:	3710      	adds	r7, #16
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}
 8002bae:	bf00      	nop
 8002bb0:	200010cc 	.word	0x200010cc
 8002bb4:	80008001 	.word	0x80008001

08002bb8 <io_input_reg_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param read_func: Function that reads the channels device, returning a value. For physical ADC input, use "adc_read_func". For I2C, it is device dependent.
 * @param context: Pointer passed to that read function. For physical ADC input, use "&hadcX" replacing X as necessary.
 */
void io_input_reg_add_channel(uint16_t (*read_func)(void*), void* context) {
 8002bb8:	b480      	push	{r7}
 8002bba:	b083      	sub	sp, #12
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
 8002bc0:	6039      	str	r1, [r7, #0]
	// Check is a physical ADC input channel is being added
	if (read_func == (void*)adc_read_func) {
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	4a13      	ldr	r2, [pc, #76]	@ (8002c14 <io_input_reg_add_channel+0x5c>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d109      	bne.n	8002bde <io_input_reg_add_channel+0x26>
		// Enforce limit only for physical ADC inputs
		if (io_input_adc_reg_channel_count >= MAX_IO_INPUT_REG_PHYSICAL) {
 8002bca:	4b13      	ldr	r3, [pc, #76]	@ (8002c18 <io_input_reg_add_channel+0x60>)
 8002bcc:	881b      	ldrh	r3, [r3, #0]
 8002bce:	2b03      	cmp	r3, #3
 8002bd0:	d81a      	bhi.n	8002c08 <io_input_reg_add_channel+0x50>
			return;
		} else {
			io_input_adc_reg_channel_count++; // increase physical ADC channel count
 8002bd2:	4b11      	ldr	r3, [pc, #68]	@ (8002c18 <io_input_reg_add_channel+0x60>)
 8002bd4:	881b      	ldrh	r3, [r3, #0]
 8002bd6:	3301      	adds	r3, #1
 8002bd8:	b29a      	uxth	r2, r3
 8002bda:	4b0f      	ldr	r3, [pc, #60]	@ (8002c18 <io_input_reg_add_channel+0x60>)
 8002bdc:	801a      	strh	r2, [r3, #0]
		}
	}

	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 8002bde:	4b0f      	ldr	r3, [pc, #60]	@ (8002c1c <io_input_reg_add_channel+0x64>)
 8002be0:	881b      	ldrh	r3, [r3, #0]
 8002be2:	4619      	mov	r1, r3
 8002be4:	4a0e      	ldr	r2, [pc, #56]	@ (8002c20 <io_input_reg_add_channel+0x68>)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_input_reg_channels[io_input_reg_channel_count].context = context;
 8002bec:	4b0b      	ldr	r3, [pc, #44]	@ (8002c1c <io_input_reg_add_channel+0x64>)
 8002bee:	881b      	ldrh	r3, [r3, #0]
 8002bf0:	4a0b      	ldr	r2, [pc, #44]	@ (8002c20 <io_input_reg_add_channel+0x68>)
 8002bf2:	00db      	lsls	r3, r3, #3
 8002bf4:	4413      	add	r3, r2
 8002bf6:	683a      	ldr	r2, [r7, #0]
 8002bf8:	605a      	str	r2, [r3, #4]
	io_input_reg_channel_count++; // increase overall channel count
 8002bfa:	4b08      	ldr	r3, [pc, #32]	@ (8002c1c <io_input_reg_add_channel+0x64>)
 8002bfc:	881b      	ldrh	r3, [r3, #0]
 8002bfe:	3301      	adds	r3, #1
 8002c00:	b29a      	uxth	r2, r3
 8002c02:	4b06      	ldr	r3, [pc, #24]	@ (8002c1c <io_input_reg_add_channel+0x64>)
 8002c04:	801a      	strh	r2, [r3, #0]
 8002c06:	e000      	b.n	8002c0a <io_input_reg_add_channel+0x52>
			return;
 8002c08:	bf00      	nop
}
 8002c0a:	370c      	adds	r7, #12
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c12:	4770      	bx	lr
 8002c14:	08002c65 	.word	0x08002c65
 8002c18:	20000ed6 	.word	0x20000ed6
 8002c1c:	20000ed4 	.word	0x20000ed4
 8002c20:	20000dd4 	.word	0x20000dd4

08002c24 <io_input_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_input_reg_read(uint16_t index) {
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b082      	sub	sp, #8
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 8002c2e:	4b0b      	ldr	r3, [pc, #44]	@ (8002c5c <io_input_reg_read+0x38>)
 8002c30:	881b      	ldrh	r3, [r3, #0]
 8002c32:	88fa      	ldrh	r2, [r7, #6]
 8002c34:	429a      	cmp	r2, r3
 8002c36:	d20c      	bcs.n	8002c52 <io_input_reg_read+0x2e>
		return io_input_reg_channels[index].read_func(io_input_reg_channels[index].context);
 8002c38:	88fb      	ldrh	r3, [r7, #6]
 8002c3a:	4a09      	ldr	r2, [pc, #36]	@ (8002c60 <io_input_reg_read+0x3c>)
 8002c3c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002c40:	88fb      	ldrh	r3, [r7, #6]
 8002c42:	4907      	ldr	r1, [pc, #28]	@ (8002c60 <io_input_reg_read+0x3c>)
 8002c44:	00db      	lsls	r3, r3, #3
 8002c46:	440b      	add	r3, r1
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	4790      	blx	r2
 8002c4e:	4603      	mov	r3, r0
 8002c50:	e000      	b.n	8002c54 <io_input_reg_read+0x30>
	}
	return 0;
 8002c52:	2300      	movs	r3, #0
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	3708      	adds	r7, #8
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}
 8002c5c:	20000ed4 	.word	0x20000ed4
 8002c60:	20000dd4 	.word	0x20000dd4

08002c64 <adc_read_func>:


// Read function for physical adc channels, i2c is device dependent
uint16_t adc_read_func(uint32_t channel) {
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b08c      	sub	sp, #48	@ 0x30
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
#ifdef HAL_ADC_MODULE_ENABLED
		//ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)context; // cast generic handle to ADC_HandleTypeDef
		ADC_HandleTypeDef* hadc = &hadc1;
 8002c6c:	4b1d      	ldr	r3, [pc, #116]	@ (8002ce4 <adc_read_func+0x80>)
 8002c6e:	62fb      	str	r3, [r7, #44]	@ 0x2c

		// Stop ADC before reconfiguration
    	HAL_ADC_Stop(&hadc1);
 8002c70:	481c      	ldr	r0, [pc, #112]	@ (8002ce4 <adc_read_func+0x80>)
 8002c72:	f004 ff15 	bl	8007aa0 <HAL_ADC_Stop>

		// Configure the specified channel
		ADC_ChannelConfTypeDef sConfig = {0};
 8002c76:	f107 030c 	add.w	r3, r7, #12
 8002c7a:	2220      	movs	r2, #32
 8002c7c:	2100      	movs	r1, #0
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f014 fc53 	bl	801752a <memset>
		sConfig.Channel = channel;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = ADC_REGULAR_RANK_1; /* !!! WILL NOT WORK WITHOUT !! */
 8002c88:	2306      	movs	r3, #6
 8002c8a:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; // Better accuracy
 8002c8c:	2304      	movs	r3, #4
 8002c8e:	617b      	str	r3, [r7, #20]
		sConfig.SingleDiff = ADC_SINGLE_ENDED; /* !!! WILL NOT WORK WITHOUT !!! */
 8002c90:	237f      	movs	r3, #127	@ 0x7f
 8002c92:	61bb      	str	r3, [r7, #24]
		HAL_ADC_ConfigChannel(hadc, &sConfig);
 8002c94:	f107 030c 	add.w	r3, r7, #12
 8002c98:	4619      	mov	r1, r3
 8002c9a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002c9c:	f005 f81a 	bl	8007cd4 <HAL_ADC_ConfigChannel>

		// Start ADC conversion
		HAL_ADC_Start(hadc);
 8002ca0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002ca2:	f004 fe41 	bl	8007928 <HAL_ADC_Start>

		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 8002ca6:	2164      	movs	r1, #100	@ 0x64
 8002ca8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002caa:	f004 ff2d 	bl	8007b08 <HAL_ADC_PollForConversion>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d10f      	bne.n	8002cd4 <adc_read_func+0x70>
			//HAL_ADC_Stop(hadc);
			// Return the ADC value
			return (HAL_ADC_GetValue(hadc) * 65535) / 4095; // scale 12 bit value to 16 bit value as expected by modbus specifications
 8002cb4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002cb6:	f004 ffff 	bl	8007cb8 <HAL_ADC_GetValue>
 8002cba:	4602      	mov	r2, r0
 8002cbc:	4613      	mov	r3, r2
 8002cbe:	041b      	lsls	r3, r3, #16
 8002cc0:	1a9a      	subs	r2, r3, r2
 8002cc2:	4b09      	ldr	r3, [pc, #36]	@ (8002ce8 <adc_read_func+0x84>)
 8002cc4:	fba3 1302 	umull	r1, r3, r3, r2
 8002cc8:	1ad2      	subs	r2, r2, r3
 8002cca:	0852      	lsrs	r2, r2, #1
 8002ccc:	4413      	add	r3, r2
 8002cce:	0adb      	lsrs	r3, r3, #11
 8002cd0:	b29b      	uxth	r3, r3
 8002cd2:	e003      	b.n	8002cdc <adc_read_func+0x78>
		}
		HAL_ADC_Stop(hadc);
 8002cd4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002cd6:	f004 fee3 	bl	8007aa0 <HAL_ADC_Stop>
#endif
	return 0;
 8002cda:	2300      	movs	r3, #0
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	3730      	adds	r7, #48	@ 0x30
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	20001060 	.word	0x20001060
 8002ce8:	00100101 	.word	0x00100101

08002cec <io_virtual_add>:

Virtual_Holding_Reg_Channel virtual_holding_reg_channels[MAX_VIRTUAL_HOLDING_REG];
uint16_t virtual_holding_reg_channel_count = 0;


bool io_virtual_add(VirtualRegisterType type) {
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b082      	sub	sp, #8
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 8002cf6:	79fb      	ldrb	r3, [r7, #7]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d002      	beq.n	8002d02 <io_virtual_add+0x16>
 8002cfc:	2b01      	cmp	r3, #1
 8002cfe:	d013      	beq.n	8002d28 <io_virtual_add+0x3c>
 8002d00:	e026      	b.n	8002d50 <io_virtual_add+0x64>
		case VIR_COIL: {
			if (virtual_coil_channel_count == MAX_VIRTUAL_COILS) {
 8002d02:	4b1c      	ldr	r3, [pc, #112]	@ (8002d74 <io_virtual_add+0x88>)
 8002d04:	881b      	ldrh	r3, [r3, #0]
 8002d06:	2b80      	cmp	r3, #128	@ 0x80
 8002d08:	d101      	bne.n	8002d0e <io_virtual_add+0x22>
				return false;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	e02d      	b.n	8002d6a <io_virtual_add+0x7e>
			}
			virtual_coil_channels[virtual_coil_channel_count].storedValue = 0;
 8002d0e:	4b19      	ldr	r3, [pc, #100]	@ (8002d74 <io_virtual_add+0x88>)
 8002d10:	881b      	ldrh	r3, [r3, #0]
 8002d12:	461a      	mov	r2, r3
 8002d14:	4b18      	ldr	r3, [pc, #96]	@ (8002d78 <io_virtual_add+0x8c>)
 8002d16:	2100      	movs	r1, #0
 8002d18:	5499      	strb	r1, [r3, r2]
			virtual_coil_channel_count++;
 8002d1a:	4b16      	ldr	r3, [pc, #88]	@ (8002d74 <io_virtual_add+0x88>)
 8002d1c:	881b      	ldrh	r3, [r3, #0]
 8002d1e:	3301      	adds	r3, #1
 8002d20:	b29a      	uxth	r2, r3
 8002d22:	4b14      	ldr	r3, [pc, #80]	@ (8002d74 <io_virtual_add+0x88>)
 8002d24:	801a      	strh	r2, [r3, #0]
			break;
 8002d26:	e015      	b.n	8002d54 <io_virtual_add+0x68>
		}
		case VIR_HOLDING: {
			if (virtual_holding_reg_channel_count == MAX_VIRTUAL_HOLDING_REG) {
 8002d28:	4b14      	ldr	r3, [pc, #80]	@ (8002d7c <io_virtual_add+0x90>)
 8002d2a:	881b      	ldrh	r3, [r3, #0]
 8002d2c:	2b80      	cmp	r3, #128	@ 0x80
 8002d2e:	d101      	bne.n	8002d34 <io_virtual_add+0x48>
				return false;
 8002d30:	2300      	movs	r3, #0
 8002d32:	e01a      	b.n	8002d6a <io_virtual_add+0x7e>
			}
			virtual_holding_reg_channels[virtual_holding_reg_channel_count].storedValue = 0;
 8002d34:	4b11      	ldr	r3, [pc, #68]	@ (8002d7c <io_virtual_add+0x90>)
 8002d36:	881b      	ldrh	r3, [r3, #0]
 8002d38:	461a      	mov	r2, r3
 8002d3a:	4b11      	ldr	r3, [pc, #68]	@ (8002d80 <io_virtual_add+0x94>)
 8002d3c:	2100      	movs	r1, #0
 8002d3e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			virtual_holding_reg_channel_count++;
 8002d42:	4b0e      	ldr	r3, [pc, #56]	@ (8002d7c <io_virtual_add+0x90>)
 8002d44:	881b      	ldrh	r3, [r3, #0]
 8002d46:	3301      	adds	r3, #1
 8002d48:	b29a      	uxth	r2, r3
 8002d4a:	4b0c      	ldr	r3, [pc, #48]	@ (8002d7c <io_virtual_add+0x90>)
 8002d4c:	801a      	strh	r2, [r3, #0]
			break;
 8002d4e:	e001      	b.n	8002d54 <io_virtual_add+0x68>
		}
		default: {
			return false;
 8002d50:	2300      	movs	r3, #0
 8002d52:	e00a      	b.n	8002d6a <io_virtual_add+0x7e>
		}
	}

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	if (!automation_save_rules()) {
 8002d54:	f7fe fb26 	bl	80013a4 <automation_save_rules>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	f083 0301 	eor.w	r3, r3, #1
 8002d5e:	b2db      	uxtb	r3, r3
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d001      	beq.n	8002d68 <io_virtual_add+0x7c>
		return false;
 8002d64:	2300      	movs	r3, #0
 8002d66:	e000      	b.n	8002d6a <io_virtual_add+0x7e>
	}

	return true;
 8002d68:	2301      	movs	r3, #1
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3708      	adds	r7, #8
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	20000f58 	.word	0x20000f58
 8002d78:	20000ed8 	.word	0x20000ed8
 8002d7c:	2000105c 	.word	0x2000105c
 8002d80:	20000f5c 	.word	0x20000f5c

08002d84 <io_virtual_get_count>:


bool io_virtual_get_count(VirtualRegisterType type, uint16_t* count) {
 8002d84:	b480      	push	{r7}
 8002d86:	b083      	sub	sp, #12
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	6039      	str	r1, [r7, #0]
 8002d8e:	71fb      	strb	r3, [r7, #7]
	if (!count) return false;
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d101      	bne.n	8002d9a <io_virtual_get_count+0x16>
 8002d96:	2300      	movs	r3, #0
 8002d98:	e012      	b.n	8002dc0 <io_virtual_get_count+0x3c>

	switch (type) {
 8002d9a:	79fb      	ldrb	r3, [r7, #7]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d002      	beq.n	8002da6 <io_virtual_get_count+0x22>
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	d006      	beq.n	8002db2 <io_virtual_get_count+0x2e>
 8002da4:	e00b      	b.n	8002dbe <io_virtual_get_count+0x3a>
		case VIR_COIL: {
			*count = virtual_coil_channel_count;
 8002da6:	4b09      	ldr	r3, [pc, #36]	@ (8002dcc <io_virtual_get_count+0x48>)
 8002da8:	881a      	ldrh	r2, [r3, #0]
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	801a      	strh	r2, [r3, #0]
			return true;
 8002dae:	2301      	movs	r3, #1
 8002db0:	e006      	b.n	8002dc0 <io_virtual_get_count+0x3c>
		}
		case VIR_HOLDING: {
			*count = virtual_holding_reg_channel_count;
 8002db2:	4b07      	ldr	r3, [pc, #28]	@ (8002dd0 <io_virtual_get_count+0x4c>)
 8002db4:	881a      	ldrh	r2, [r3, #0]
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	801a      	strh	r2, [r3, #0]
			return true;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	e000      	b.n	8002dc0 <io_virtual_get_count+0x3c>
		}
		default: {
			return false;
 8002dbe:	2300      	movs	r3, #0
		}
	}
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	370c      	adds	r7, #12
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dca:	4770      	bx	lr
 8002dcc:	20000f58 	.word	0x20000f58
 8002dd0:	2000105c 	.word	0x2000105c

08002dd4 <io_virtual_read>:

bool io_virtual_read(VirtualRegisterType type, uint16_t index, uint16_t* value) {
 8002dd4:	b480      	push	{r7}
 8002dd6:	b083      	sub	sp, #12
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	4603      	mov	r3, r0
 8002ddc:	603a      	str	r2, [r7, #0]
 8002dde:	71fb      	strb	r3, [r7, #7]
 8002de0:	460b      	mov	r3, r1
 8002de2:	80bb      	strh	r3, [r7, #4]
	if (!value) return false;
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d101      	bne.n	8002dee <io_virtual_read+0x1a>
 8002dea:	2300      	movs	r3, #0
 8002dec:	e024      	b.n	8002e38 <io_virtual_read+0x64>

	switch (type) {
 8002dee:	79fb      	ldrb	r3, [r7, #7]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d002      	beq.n	8002dfa <io_virtual_read+0x26>
 8002df4:	2b01      	cmp	r3, #1
 8002df6:	d00f      	beq.n	8002e18 <io_virtual_read+0x44>
 8002df8:	e01d      	b.n	8002e36 <io_virtual_read+0x62>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 8002dfa:	4b12      	ldr	r3, [pc, #72]	@ (8002e44 <io_virtual_read+0x70>)
 8002dfc:	881b      	ldrh	r3, [r3, #0]
 8002dfe:	88ba      	ldrh	r2, [r7, #4]
 8002e00:	429a      	cmp	r2, r3
 8002e02:	d301      	bcc.n	8002e08 <io_virtual_read+0x34>
				return false;
 8002e04:	2300      	movs	r3, #0
 8002e06:	e017      	b.n	8002e38 <io_virtual_read+0x64>
			}

			*value = (uint16_t)(virtual_coil_channels[index].storedValue);
 8002e08:	88bb      	ldrh	r3, [r7, #4]
 8002e0a:	4a0f      	ldr	r2, [pc, #60]	@ (8002e48 <io_virtual_read+0x74>)
 8002e0c:	5cd3      	ldrb	r3, [r2, r3]
 8002e0e:	461a      	mov	r2, r3
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	801a      	strh	r2, [r3, #0]
			return true;
 8002e14:	2301      	movs	r3, #1
 8002e16:	e00f      	b.n	8002e38 <io_virtual_read+0x64>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 8002e18:	4b0c      	ldr	r3, [pc, #48]	@ (8002e4c <io_virtual_read+0x78>)
 8002e1a:	881b      	ldrh	r3, [r3, #0]
 8002e1c:	88ba      	ldrh	r2, [r7, #4]
 8002e1e:	429a      	cmp	r2, r3
 8002e20:	d301      	bcc.n	8002e26 <io_virtual_read+0x52>
				return false;
 8002e22:	2300      	movs	r3, #0
 8002e24:	e008      	b.n	8002e38 <io_virtual_read+0x64>
			}
			*value = virtual_holding_reg_channels[index].storedValue;
 8002e26:	88bb      	ldrh	r3, [r7, #4]
 8002e28:	4a09      	ldr	r2, [pc, #36]	@ (8002e50 <io_virtual_read+0x7c>)
 8002e2a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	801a      	strh	r2, [r3, #0]
			return true;
 8002e32:	2301      	movs	r3, #1
 8002e34:	e000      	b.n	8002e38 <io_virtual_read+0x64>
		}
		default: {
			return false;
 8002e36:	2300      	movs	r3, #0
		}
	}
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	370c      	adds	r7, #12
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e42:	4770      	bx	lr
 8002e44:	20000f58 	.word	0x20000f58
 8002e48:	20000ed8 	.word	0x20000ed8
 8002e4c:	2000105c 	.word	0x2000105c
 8002e50:	20000f5c 	.word	0x20000f5c

08002e54 <io_virtual_write>:

bool io_virtual_write(VirtualRegisterType type, uint16_t index, uint16_t value) {
 8002e54:	b480      	push	{r7}
 8002e56:	b083      	sub	sp, #12
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	71fb      	strb	r3, [r7, #7]
 8002e5e:	460b      	mov	r3, r1
 8002e60:	80bb      	strh	r3, [r7, #4]
 8002e62:	4613      	mov	r3, r2
 8002e64:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8002e66:	79fb      	ldrb	r3, [r7, #7]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d002      	beq.n	8002e72 <io_virtual_write+0x1e>
 8002e6c:	2b01      	cmp	r3, #1
 8002e6e:	d013      	beq.n	8002e98 <io_virtual_write+0x44>
 8002e70:	e020      	b.n	8002eb4 <io_virtual_write+0x60>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 8002e72:	4b14      	ldr	r3, [pc, #80]	@ (8002ec4 <io_virtual_write+0x70>)
 8002e74:	881b      	ldrh	r3, [r3, #0]
 8002e76:	88ba      	ldrh	r2, [r7, #4]
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d301      	bcc.n	8002e80 <io_virtual_write+0x2c>
				return false;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	e01a      	b.n	8002eb6 <io_virtual_write+0x62>
			}

			virtual_coil_channels[index].storedValue = (value != 0) ? 1 : 0;
 8002e80:	887b      	ldrh	r3, [r7, #2]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	bf14      	ite	ne
 8002e86:	2301      	movne	r3, #1
 8002e88:	2300      	moveq	r3, #0
 8002e8a:	b2da      	uxtb	r2, r3
 8002e8c:	88bb      	ldrh	r3, [r7, #4]
 8002e8e:	4611      	mov	r1, r2
 8002e90:	4a0d      	ldr	r2, [pc, #52]	@ (8002ec8 <io_virtual_write+0x74>)
 8002e92:	54d1      	strb	r1, [r2, r3]
			return true;
 8002e94:	2301      	movs	r3, #1
 8002e96:	e00e      	b.n	8002eb6 <io_virtual_write+0x62>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 8002e98:	4b0c      	ldr	r3, [pc, #48]	@ (8002ecc <io_virtual_write+0x78>)
 8002e9a:	881b      	ldrh	r3, [r3, #0]
 8002e9c:	88ba      	ldrh	r2, [r7, #4]
 8002e9e:	429a      	cmp	r2, r3
 8002ea0:	d301      	bcc.n	8002ea6 <io_virtual_write+0x52>
				return false;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	e007      	b.n	8002eb6 <io_virtual_write+0x62>
			}

			virtual_holding_reg_channels[index].storedValue = value;
 8002ea6:	88bb      	ldrh	r3, [r7, #4]
 8002ea8:	4909      	ldr	r1, [pc, #36]	@ (8002ed0 <io_virtual_write+0x7c>)
 8002eaa:	887a      	ldrh	r2, [r7, #2]
 8002eac:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			return true;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	e000      	b.n	8002eb6 <io_virtual_write+0x62>
		}
		default: {
			return false;
 8002eb4:	2300      	movs	r3, #0
		}
	}
}
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	370c      	adds	r7, #12
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr
 8002ec2:	bf00      	nop
 8002ec4:	20000f58 	.word	0x20000f58
 8002ec8:	20000ed8 	.word	0x20000ed8
 8002ecc:	2000105c 	.word	0x2000105c
 8002ed0:	20000f5c 	.word	0x20000f5c

08002ed4 <io_virtual_save>:

bool io_virtual_save(uint16_t baseAddress) {
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b0e6      	sub	sp, #408	@ 0x198
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	4602      	mov	r2, r0
 8002edc:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8002ee0:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8002ee4:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
    ];

	uint16_t offset = 0;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Build buffer

	// Virtual coil count
	memcpy(&buffer[offset], &virtual_coil_channel_count, sizeof(virtual_coil_channel_count));
 8002eec:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002ef0:	f107 0210 	add.w	r2, r7, #16
 8002ef4:	4413      	add	r3, r2
 8002ef6:	4a42      	ldr	r2, [pc, #264]	@ (8003000 <io_virtual_save+0x12c>)
 8002ef8:	8812      	ldrh	r2, [r2, #0]
 8002efa:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_coil_channel_count);
 8002efc:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002f00:	3302      	adds	r3, #2
 8002f02:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual coil data
	memcpy(&buffer[offset], virtual_coil_channels, virtual_coil_channel_count * sizeof(Virtual_Coil_Channel));
 8002f06:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002f0a:	f107 0210 	add.w	r2, r7, #16
 8002f0e:	4413      	add	r3, r2
 8002f10:	4a3b      	ldr	r2, [pc, #236]	@ (8003000 <io_virtual_save+0x12c>)
 8002f12:	8812      	ldrh	r2, [r2, #0]
 8002f14:	493b      	ldr	r1, [pc, #236]	@ (8003004 <io_virtual_save+0x130>)
 8002f16:	4618      	mov	r0, r3
 8002f18:	f014 fb87 	bl	801762a <memcpy>
	offset += virtual_coil_channel_count * sizeof(Virtual_Coil_Channel);
 8002f1c:	4b38      	ldr	r3, [pc, #224]	@ (8003000 <io_virtual_save+0x12c>)
 8002f1e:	881a      	ldrh	r2, [r3, #0]
 8002f20:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002f24:	4413      	add	r3, r2
 8002f26:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register count
	memcpy(&buffer[offset], &virtual_holding_reg_channel_count, sizeof(virtual_holding_reg_channel_count));
 8002f2a:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002f2e:	f107 0210 	add.w	r2, r7, #16
 8002f32:	4413      	add	r3, r2
 8002f34:	4a34      	ldr	r2, [pc, #208]	@ (8003008 <io_virtual_save+0x134>)
 8002f36:	8812      	ldrh	r2, [r2, #0]
 8002f38:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_holding_reg_channel_count);
 8002f3a:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002f3e:	3302      	adds	r3, #2
 8002f40:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register data
	memcpy(&buffer[offset], virtual_holding_reg_channels, virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel));
 8002f44:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002f48:	f107 0210 	add.w	r2, r7, #16
 8002f4c:	4413      	add	r3, r2
 8002f4e:	4a2e      	ldr	r2, [pc, #184]	@ (8003008 <io_virtual_save+0x134>)
 8002f50:	8812      	ldrh	r2, [r2, #0]
 8002f52:	0052      	lsls	r2, r2, #1
 8002f54:	492d      	ldr	r1, [pc, #180]	@ (800300c <io_virtual_save+0x138>)
 8002f56:	4618      	mov	r0, r3
 8002f58:	f014 fb67 	bl	801762a <memcpy>
	offset += virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel);
 8002f5c:	4b2a      	ldr	r3, [pc, #168]	@ (8003008 <io_virtual_save+0x134>)
 8002f5e:	881b      	ldrh	r3, [r3, #0]
 8002f60:	005b      	lsls	r3, r3, #1
 8002f62:	b29a      	uxth	r2, r3
 8002f64:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002f68:	4413      	add	r3, r2
 8002f6a:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196


	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8002f6e:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8002f72:	f107 0110 	add.w	r1, r7, #16
 8002f76:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8002f7a:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8002f7e:	881b      	ldrh	r3, [r3, #0]
 8002f80:	4618      	mov	r0, r3
 8002f82:	f7ff f882 	bl	800208a <EEPROM_WriteBlock>
 8002f86:	4603      	mov	r3, r0
 8002f88:	f083 0301 	eor.w	r3, r3, #1
 8002f8c:	b2db      	uxtb	r3, r3
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d001      	beq.n	8002f96 <io_virtual_save+0xc2>
 8002f92:	2300      	movs	r3, #0
 8002f94:	e02f      	b.n	8002ff6 <io_virtual_save+0x122>
	baseAddress += offset;
 8002f96:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8002f9a:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8002f9e:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 8002fa2:	f5a2 72c9 	sub.w	r2, r2, #402	@ 0x192
 8002fa6:	8811      	ldrh	r1, [r2, #0]
 8002fa8:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8002fac:	440a      	add	r2, r1
 8002fae:	801a      	strh	r2, [r3, #0]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 8002fb0:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8002fb4:	f107 0310 	add.w	r3, r7, #16
 8002fb8:	4611      	mov	r1, r2
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f001 ffac 	bl	8004f18 <modbus_crc16>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	461a      	mov	r2, r3
 8002fc4:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8002fc8:	f5a3 73c5 	sub.w	r3, r3, #394	@ 0x18a
 8002fcc:	801a      	strh	r2, [r3, #0]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8002fce:	f107 010e 	add.w	r1, r7, #14
 8002fd2:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8002fd6:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8002fda:	881b      	ldrh	r3, [r3, #0]
 8002fdc:	2202      	movs	r2, #2
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f7ff f853 	bl	800208a <EEPROM_WriteBlock>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	f083 0301 	eor.w	r3, r3, #1
 8002fea:	b2db      	uxtb	r3, r3
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d001      	beq.n	8002ff4 <io_virtual_save+0x120>
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	e000      	b.n	8002ff6 <io_virtual_save+0x122>

	return true;
 8002ff4:	2301      	movs	r3, #1
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f507 77cc 	add.w	r7, r7, #408	@ 0x198
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}
 8003000:	20000f58 	.word	0x20000f58
 8003004:	20000ed8 	.word	0x20000ed8
 8003008:	2000105c 	.word	0x2000105c
 800300c:	20000f5c 	.word	0x20000f5c

08003010 <io_virtual_load>:

bool io_virtual_load(uint16_t baseAddress) {
 8003010:	b580      	push	{r7, lr}
 8003012:	f5ad 7d48 	sub.w	sp, sp, #800	@ 0x320
 8003016:	af00      	add	r7, sp, #0
 8003018:	4602      	mov	r2, r0
 800301a:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800301e:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003022:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
	];

	uint16_t offset = 0;
 8003024:	2300      	movs	r3, #0
 8003026:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t dataLen = sizeof(virtual_coil_channel_count) +
 800302a:	f44f 73c2 	mov.w	r3, #388	@ 0x184
 800302e:	f8a7 331c 	strh.w	r3, [r7, #796]	@ 0x31c
						MAX_VIRTUAL_COILS * sizeof(Virtual_Coil_Channel) +
						sizeof(virtual_holding_reg_channel_count) +
						MAX_VIRTUAL_HOLDING_REG * sizeof(Virtual_Holding_Reg_Channel);

	// Read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) return false;
 8003032:	f8b7 231c 	ldrh.w	r2, [r7, #796]	@ 0x31c
 8003036:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 800303a:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800303e:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003042:	881b      	ldrh	r3, [r3, #0]
 8003044:	4618      	mov	r0, r3
 8003046:	f7ff f838 	bl	80020ba <EEPROM_LoadBlock>
 800304a:	4603      	mov	r3, r0
 800304c:	f083 0301 	eor.w	r3, r3, #1
 8003050:	b2db      	uxtb	r3, r3
 8003052:	2b00      	cmp	r3, #0
 8003054:	d001      	beq.n	800305a <io_virtual_load+0x4a>
 8003056:	2300      	movs	r3, #0
 8003058:	e0bd      	b.n	80031d6 <io_virtual_load+0x1c6>

	// Read counts first then data
	uint16_t temp_coil_count;
	memcpy(&temp_coil_count, &buffer[offset], sizeof(temp_coil_count));
 800305a:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 800305e:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8003062:	4413      	add	r3, r2
 8003064:	881b      	ldrh	r3, [r3, #0]
 8003066:	b29a      	uxth	r2, r3
 8003068:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800306c:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8003070:	801a      	strh	r2, [r3, #0]
	if (temp_coil_count > MAX_VIRTUAL_COILS) return false;
 8003072:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003076:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 800307a:	881b      	ldrh	r3, [r3, #0]
 800307c:	2b80      	cmp	r3, #128	@ 0x80
 800307e:	d901      	bls.n	8003084 <io_virtual_load+0x74>
 8003080:	2300      	movs	r3, #0
 8003082:	e0a8      	b.n	80031d6 <io_virtual_load+0x1c6>
	offset += sizeof(temp_coil_count);
 8003084:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003088:	3302      	adds	r3, #2
 800308a:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Coil_Channel temp_coils[MAX_VIRTUAL_COILS];
	memcpy(temp_coils, &buffer[offset], temp_coil_count * sizeof(Virtual_Coil_Channel));
 800308e:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003092:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8003096:	18d1      	adds	r1, r2, r3
 8003098:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800309c:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 80030a0:	881b      	ldrh	r3, [r3, #0]
 80030a2:	461a      	mov	r2, r3
 80030a4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80030a8:	4618      	mov	r0, r3
 80030aa:	f014 fabe 	bl	801762a <memcpy>
	offset += temp_coil_count * sizeof(Virtual_Coil_Channel);
 80030ae:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80030b2:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 80030b6:	881a      	ldrh	r2, [r3, #0]
 80030b8:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 80030bc:	4413      	add	r3, r2
 80030be:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t temp_holding_count;
	memcpy(&temp_holding_count, &buffer[offset], sizeof(temp_holding_count));
 80030c2:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 80030c6:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 80030ca:	4413      	add	r3, r2
 80030cc:	881b      	ldrh	r3, [r3, #0]
 80030ce:	b29a      	uxth	r2, r3
 80030d0:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80030d4:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 80030d8:	801a      	strh	r2, [r3, #0]
	if (temp_holding_count > MAX_VIRTUAL_HOLDING_REG) return false;
 80030da:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80030de:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 80030e2:	881b      	ldrh	r3, [r3, #0]
 80030e4:	2b80      	cmp	r3, #128	@ 0x80
 80030e6:	d901      	bls.n	80030ec <io_virtual_load+0xdc>
 80030e8:	2300      	movs	r3, #0
 80030ea:	e074      	b.n	80031d6 <io_virtual_load+0x1c6>
	offset += sizeof(temp_holding_count);
 80030ec:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 80030f0:	3302      	adds	r3, #2
 80030f2:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Holding_Reg_Channel temp_holding[MAX_VIRTUAL_HOLDING_REG];
	memcpy(temp_holding, &buffer[offset], temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 80030f6:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 80030fa:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 80030fe:	18d1      	adds	r1, r2, r3
 8003100:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003104:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8003108:	881b      	ldrh	r3, [r3, #0]
 800310a:	005a      	lsls	r2, r3, #1
 800310c:	f107 030c 	add.w	r3, r7, #12
 8003110:	4618      	mov	r0, r3
 8003112:	f014 fa8a 	bl	801762a <memcpy>
	offset += temp_holding_count * sizeof(Virtual_Holding_Reg_Channel);
 8003116:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800311a:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 800311e:	881b      	ldrh	r3, [r3, #0]
 8003120:	005b      	lsls	r3, r3, #1
 8003122:	b29a      	uxth	r2, r3
 8003124:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003128:	4413      	add	r3, r2
 800312a:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) return false;
 800312e:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003132:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003136:	881a      	ldrh	r2, [r3, #0]
 8003138:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 800313c:	4413      	add	r3, r2
 800313e:	b29b      	uxth	r3, r3
 8003140:	f107 010a 	add.w	r1, r7, #10
 8003144:	2202      	movs	r2, #2
 8003146:	4618      	mov	r0, r3
 8003148:	f7fe ffb7 	bl	80020ba <EEPROM_LoadBlock>
 800314c:	4603      	mov	r3, r0
 800314e:	f083 0301 	eor.w	r3, r3, #1
 8003152:	b2db      	uxtb	r3, r3
 8003154:	2b00      	cmp	r3, #0
 8003156:	d001      	beq.n	800315c <io_virtual_load+0x14c>
 8003158:	2300      	movs	r3, #0
 800315a:	e03c      	b.n	80031d6 <io_virtual_load+0x1c6>

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 800315c:	f8b7 231e 	ldrh.w	r2, [r7, #798]	@ 0x31e
 8003160:	f507 73ca 	add.w	r3, r7, #404	@ 0x194
 8003164:	4611      	mov	r1, r2
 8003166:	4618      	mov	r0, r3
 8003168:	f001 fed6 	bl	8004f18 <modbus_crc16>
 800316c:	4603      	mov	r3, r0
 800316e:	f8a7 331a 	strh.w	r3, [r7, #794]	@ 0x31a
	if (computed_crc != stored_crc) return false;
 8003172:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003176:	f2a3 3316 	subw	r3, r3, #790	@ 0x316
 800317a:	881b      	ldrh	r3, [r3, #0]
 800317c:	f8b7 231a 	ldrh.w	r2, [r7, #794]	@ 0x31a
 8003180:	429a      	cmp	r2, r3
 8003182:	d001      	beq.n	8003188 <io_virtual_load+0x178>
 8003184:	2300      	movs	r3, #0
 8003186:	e026      	b.n	80031d6 <io_virtual_load+0x1c6>

	// All checks passed  commit to globals
	virtual_coil_channel_count = temp_coil_count;
 8003188:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800318c:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8003190:	881a      	ldrh	r2, [r3, #0]
 8003192:	4b13      	ldr	r3, [pc, #76]	@ (80031e0 <io_virtual_load+0x1d0>)
 8003194:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_coil_channels, temp_coils, temp_coil_count * sizeof(Virtual_Coil_Channel));
 8003196:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800319a:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 800319e:	881b      	ldrh	r3, [r3, #0]
 80031a0:	461a      	mov	r2, r3
 80031a2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80031a6:	4619      	mov	r1, r3
 80031a8:	480e      	ldr	r0, [pc, #56]	@ (80031e4 <io_virtual_load+0x1d4>)
 80031aa:	f014 fa3e 	bl	801762a <memcpy>

	virtual_holding_reg_channel_count = temp_holding_count;
 80031ae:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80031b2:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 80031b6:	881a      	ldrh	r2, [r3, #0]
 80031b8:	4b0b      	ldr	r3, [pc, #44]	@ (80031e8 <io_virtual_load+0x1d8>)
 80031ba:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_holding_reg_channels, temp_holding, temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 80031bc:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80031c0:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 80031c4:	881b      	ldrh	r3, [r3, #0]
 80031c6:	005a      	lsls	r2, r3, #1
 80031c8:	f107 030c 	add.w	r3, r7, #12
 80031cc:	4619      	mov	r1, r3
 80031ce:	4807      	ldr	r0, [pc, #28]	@ (80031ec <io_virtual_load+0x1dc>)
 80031d0:	f014 fa2b 	bl	801762a <memcpy>

	return true;
 80031d4:	2301      	movs	r3, #1
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	f507 7748 	add.w	r7, r7, #800	@ 0x320
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}
 80031e0:	20000f58 	.word	0x20000f58
 80031e4:	20000ed8 	.word	0x20000ed8
 80031e8:	2000105c 	.word	0x2000105c
 80031ec:	20000f5c 	.word	0x20000f5c

080031f0 <io_virtual_clear>:

// WARNING. Deletes all virtual registers in memory and on EEPROM
bool io_virtual_clear(void) {
 80031f0:	b580      	push	{r7, lr}
 80031f2:	af00      	add	r7, sp, #0
	virtual_coil_channel_count = 0;
 80031f4:	4b0e      	ldr	r3, [pc, #56]	@ (8003230 <io_virtual_clear+0x40>)
 80031f6:	2200      	movs	r2, #0
 80031f8:	801a      	strh	r2, [r3, #0]
	virtual_holding_reg_channel_count = 0;
 80031fa:	4b0e      	ldr	r3, [pc, #56]	@ (8003234 <io_virtual_clear+0x44>)
 80031fc:	2200      	movs	r2, #0
 80031fe:	801a      	strh	r2, [r3, #0]

	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 8003200:	2280      	movs	r2, #128	@ 0x80
 8003202:	2100      	movs	r1, #0
 8003204:	480c      	ldr	r0, [pc, #48]	@ (8003238 <io_virtual_clear+0x48>)
 8003206:	f014 f990 	bl	801752a <memset>
	memset(virtual_holding_reg_channels, 0, sizeof(virtual_holding_reg_channels));
 800320a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800320e:	2100      	movs	r1, #0
 8003210:	480a      	ldr	r0, [pc, #40]	@ (800323c <io_virtual_clear+0x4c>)
 8003212:	f014 f98a 	bl	801752a <memset>

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	if (!automation_save_rules()) {
 8003216:	f7fe f8c5 	bl	80013a4 <automation_save_rules>
 800321a:	4603      	mov	r3, r0
 800321c:	f083 0301 	eor.w	r3, r3, #1
 8003220:	b2db      	uxtb	r3, r3
 8003222:	2b00      	cmp	r3, #0
 8003224:	d001      	beq.n	800322a <io_virtual_clear+0x3a>
		return false;
 8003226:	2300      	movs	r3, #0
 8003228:	e000      	b.n	800322c <io_virtual_clear+0x3c>
	}

	return true;
 800322a:	2301      	movs	r3, #1
}
 800322c:	4618      	mov	r0, r3
 800322e:	bd80      	pop	{r7, pc}
 8003230:	20000f58 	.word	0x20000f58
 8003234:	2000105c 	.word	0x2000105c
 8003238:	20000ed8 	.word	0x20000ed8
 800323c:	20000f5c 	.word	0x20000f5c

08003240 <io_virtual_factory_reset>:

bool io_virtual_factory_reset(uint16_t baseAddress) {
 8003240:	b580      	push	{r7, lr}
 8003242:	b082      	sub	sp, #8
 8003244:	af00      	add	r7, sp, #0
 8003246:	4603      	mov	r3, r0
 8003248:	80fb      	strh	r3, [r7, #6]
	virtual_coil_channel_count = 0;
 800324a:	4b11      	ldr	r3, [pc, #68]	@ (8003290 <io_virtual_factory_reset+0x50>)
 800324c:	2200      	movs	r2, #0
 800324e:	801a      	strh	r2, [r3, #0]
	virtual_holding_reg_channel_count = 0;
 8003250:	4b10      	ldr	r3, [pc, #64]	@ (8003294 <io_virtual_factory_reset+0x54>)
 8003252:	2200      	movs	r2, #0
 8003254:	801a      	strh	r2, [r3, #0]

	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 8003256:	2280      	movs	r2, #128	@ 0x80
 8003258:	2100      	movs	r1, #0
 800325a:	480f      	ldr	r0, [pc, #60]	@ (8003298 <io_virtual_factory_reset+0x58>)
 800325c:	f014 f965 	bl	801752a <memset>
	memset(virtual_holding_reg_channels, 0, sizeof(virtual_holding_reg_channels));
 8003260:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003264:	2100      	movs	r1, #0
 8003266:	480d      	ldr	r0, [pc, #52]	@ (800329c <io_virtual_factory_reset+0x5c>)
 8003268:	f014 f95f 	bl	801752a <memset>

	// Save virtual registers to EEPROM
	if (!io_virtual_save(baseAddress)) {
 800326c:	88fb      	ldrh	r3, [r7, #6]
 800326e:	4618      	mov	r0, r3
 8003270:	f7ff fe30 	bl	8002ed4 <io_virtual_save>
 8003274:	4603      	mov	r3, r0
 8003276:	f083 0301 	eor.w	r3, r3, #1
 800327a:	b2db      	uxtb	r3, r3
 800327c:	2b00      	cmp	r3, #0
 800327e:	d001      	beq.n	8003284 <io_virtual_factory_reset+0x44>
		return false;
 8003280:	2300      	movs	r3, #0
 8003282:	e000      	b.n	8003286 <io_virtual_factory_reset+0x46>
	}

	return true;
 8003284:	2301      	movs	r3, #1
}
 8003286:	4618      	mov	r0, r3
 8003288:	3708      	adds	r7, #8
 800328a:	46bd      	mov	sp, r7
 800328c:	bd80      	pop	{r7, pc}
 800328e:	bf00      	nop
 8003290:	20000f58 	.word	0x20000f58
 8003294:	2000105c 	.word	0x2000105c
 8003298:	20000ed8 	.word	0x20000ed8
 800329c:	20000f5c 	.word	0x20000f5c

080032a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b096      	sub	sp, #88	@ 0x58
 80032a4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80032a6:	f003 feae 	bl	8007006 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80032aa:	f000 f9cb 	bl	8003644 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80032ae:	f000 fbcf 	bl	8003a50 <MX_GPIO_Init>
  MX_DMA_Init();
 80032b2:	f000 fb9b 	bl	80039ec <MX_DMA_Init>
  MX_I2C1_Init();
 80032b6:	f000 facd 	bl	8003854 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80032ba:	f000 fb49 	bl	8003950 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80032be:	f000 fa0d 	bl	80036dc <MX_ADC1_Init>
  MX_DAC1_Init();
 80032c2:	f000 fa83 	bl	80037cc <MX_DAC1_Init>
  MX_USB_Device_Init();
 80032c6:	f012 fe59 	bl	8015f7c <MX_USB_Device_Init>
  MX_SPI1_Init();
 80032ca:	f000 fb03 	bl	80038d4 <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 80032ce:	f00e f935 	bl	801153c <MX_FATFS_Init>
 80032d2:	4603      	mov	r3, r0
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d001      	beq.n	80032dc <main+0x3c>
    Error_Handler();
 80032d8:	f000 fc74 	bl	8003bc4 <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  // SETUP ---------------------------------------------------------------------------------------//
    // Splash Screen
	display_Setup();
 80032dc:	f7fe fa26 	bl	800172c <display_Setup>
	display_Boot();
 80032e0:	f7fe fa2a 	bl	8001738 <display_Boot>
	#define DEBOUNCE_DELAY 50 // milliseconds
	#define FACTORY_RESET_HOLD_TIME 5000 // milliseconds
	#define FACTORY_RESET_CHECK_INTERVAL 50 // milliseconds

	// Initialise I2C in case of factory reset
	I2C_Setup(&hi2c1);
 80032e4:	48bc      	ldr	r0, [pc, #752]	@ (80035d8 <main+0x338>)
 80032e6:	f7fe fefb 	bl	80020e0 <I2C_Setup>

	// Initialise SD if installed
	HAL_Delay(2000);
 80032ea:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80032ee:	f003 fefb 	bl	80070e8 <HAL_Delay>
	SD_Detect();
 80032f2:	f003 f8c5 	bl	8006480 <SD_Detect>
	SD_Log("System booting");
 80032f6:	48b9      	ldr	r0, [pc, #740]	@ (80035dc <main+0x33c>)
 80032f8:	f003 f8ca 	bl	8006490 <SD_Log>

	// Check for Factory Reset
	GPIO_PinState factoryResetBtn = HAL_GPIO_ReadPin(GPIOB, BTN2_Pin);
 80032fc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003300:	48b7      	ldr	r0, [pc, #732]	@ (80035e0 <main+0x340>)
 8003302:	f006 fb7d 	bl	8009a00 <HAL_GPIO_ReadPin>
 8003306:	4603      	mov	r3, r0
 8003308:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	if (factoryResetBtn == GPIO_PIN_SET) {
 800330c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8003310:	2b01      	cmp	r3, #1
 8003312:	d144      	bne.n	800339e <main+0xfe>
		uint32_t heldTime = 0;
 8003314:	2300      	movs	r3, #0
 8003316:	657b      	str	r3, [r7, #84]	@ 0x54

		SD_Log("Factory reset initiated by user");
 8003318:	48b2      	ldr	r0, [pc, #712]	@ (80035e4 <main+0x344>)
 800331a:	f003 f8b9 	bl	8006490 <SD_Log>
		display_FactoryResetPage(0); // main
 800331e:	2000      	movs	r0, #0
 8003320:	f7fe fd60 	bl	8001de4 <display_FactoryResetPage>

		while (1) {
			if (HAL_GPIO_ReadPin(GPIOB, BTN2_Pin) == GPIO_PIN_SET) {
 8003324:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003328:	48ad      	ldr	r0, [pc, #692]	@ (80035e0 <main+0x340>)
 800332a:	f006 fb69 	bl	8009a00 <HAL_GPIO_ReadPin>
 800332e:	4603      	mov	r3, r0
 8003330:	2b01      	cmp	r3, #1
 8003332:	d128      	bne.n	8003386 <main+0xe6>
				HAL_Delay(FACTORY_RESET_CHECK_INTERVAL);
 8003334:	2032      	movs	r0, #50	@ 0x32
 8003336:	f003 fed7 	bl	80070e8 <HAL_Delay>
				heldTime += FACTORY_RESET_CHECK_INTERVAL;
 800333a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800333c:	3332      	adds	r3, #50	@ 0x32
 800333e:	657b      	str	r3, [r7, #84]	@ 0x54

				if (heldTime >= FACTORY_RESET_HOLD_TIME) {
 8003340:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003342:	f241 3287 	movw	r2, #4999	@ 0x1387
 8003346:	4293      	cmp	r3, r2
 8003348:	d9ec      	bls.n	8003324 <main+0x84>
					// Button held for x ms, perform factory reset, and then continue as usual with boot
					if(!automation_factory_reset()) {
 800334a:	f7fe f8cf 	bl	80014ec <automation_factory_reset>
 800334e:	4603      	mov	r3, r0
 8003350:	f083 0301 	eor.w	r3, r3, #1
 8003354:	b2db      	uxtb	r3, r3
 8003356:	2b00      	cmp	r3, #0
 8003358:	d00a      	beq.n	8003370 <main+0xd0>
						// Reset Failed, display fail screen
						display_FactoryResetPage(2); // failure
 800335a:	2002      	movs	r0, #2
 800335c:	f7fe fd42 	bl	8001de4 <display_FactoryResetPage>
						SD_Log("Factory reset failed");
 8003360:	48a1      	ldr	r0, [pc, #644]	@ (80035e8 <main+0x348>)
 8003362:	f003 f895 	bl	8006490 <SD_Log>
						HAL_Delay(4000);
 8003366:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 800336a:	f003 febd 	bl	80070e8 <HAL_Delay>

						// Continue with boot...
						break;
 800336e:	e014      	b.n	800339a <main+0xfa>
					} else {
						// Display success screen
						display_FactoryResetPage(1); // successful
 8003370:	2001      	movs	r0, #1
 8003372:	f7fe fd37 	bl	8001de4 <display_FactoryResetPage>
						SD_Log("Factory reset successful");
 8003376:	489d      	ldr	r0, [pc, #628]	@ (80035ec <main+0x34c>)
 8003378:	f003 f88a 	bl	8006490 <SD_Log>
						HAL_Delay(4000);
 800337c:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8003380:	f003 feb2 	bl	80070e8 <HAL_Delay>

						// Continue with boot
						break;
 8003384:	e009      	b.n	800339a <main+0xfa>
					}
				}
			} else {
				display_FactoryResetPage(3); // cancelled
 8003386:	2003      	movs	r0, #3
 8003388:	f7fe fd2c 	bl	8001de4 <display_FactoryResetPage>
				SD_Log("Factory reset aborted by user");
 800338c:	4898      	ldr	r0, [pc, #608]	@ (80035f0 <main+0x350>)
 800338e:	f003 f87f 	bl	8006490 <SD_Log>
				HAL_Delay(4000);
 8003392:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8003396:	f003 fea7 	bl	80070e8 <HAL_Delay>
				break;
			}

		}

		display_Boot();
 800339a:	f7fe f9cd 	bl	8001738 <display_Boot>
	}

  	// Communication
    modbus_Setup(0x01); // Set modbus slave address
 800339e:	2001      	movs	r0, #1
 80033a0:	f000 ffe4 	bl	800436c <modbus_Setup>
  	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1
 80033a4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80033a8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80033ac:	f002 fd5e 	bl	8005e6c <RS485_Setup>

  	// Initialise Devices
  	INA226_Init(&hi2c1);
 80033b0:	4889      	ldr	r0, [pc, #548]	@ (80035d8 <main+0x338>)
 80033b2:	f7fe ff63 	bl	800227c <INA226_Init>
  	automation_Init();
 80033b6:	f7fd ff03 	bl	80011c0 <automation_Init>

  	// Setup Coils [HARDWARE]
  	gpio_config coil_0 = {GPIOC, DOUT1_Pin};
 80033ba:	4a8e      	ldr	r2, [pc, #568]	@ (80035f4 <main+0x354>)
 80033bc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80033c0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80033c4:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_1 = {GPIOB, DOUT2_Pin};
 80033c8:	4a8b      	ldr	r2, [pc, #556]	@ (80035f8 <main+0x358>)
 80033ca:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80033ce:	e892 0003 	ldmia.w	r2, {r0, r1}
 80033d2:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_2 = {GPIOB, DOUT3_Pin};
 80033d6:	4a89      	ldr	r2, [pc, #548]	@ (80035fc <main+0x35c>)
 80033d8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80033dc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80033e0:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_3 = {GPIOB, DOUT4_Pin};
 80033e4:	4a86      	ldr	r2, [pc, #536]	@ (8003600 <main+0x360>)
 80033e6:	f107 0320 	add.w	r3, r7, #32
 80033ea:	e892 0003 	ldmia.w	r2, {r0, r1}
 80033ee:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_coil_add_channel(hardware_coil_write_func, &coil_0);
 80033f2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80033f6:	4619      	mov	r1, r3
 80033f8:	4882      	ldr	r0, [pc, #520]	@ (8003604 <main+0x364>)
 80033fa:	f7ff f9d5 	bl	80027a8 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_1);
 80033fe:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003402:	4619      	mov	r1, r3
 8003404:	487f      	ldr	r0, [pc, #508]	@ (8003604 <main+0x364>)
 8003406:	f7ff f9cf 	bl	80027a8 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_2);
 800340a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800340e:	4619      	mov	r1, r3
 8003410:	487c      	ldr	r0, [pc, #496]	@ (8003604 <main+0x364>)
 8003412:	f7ff f9c9 	bl	80027a8 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_3);
 8003416:	f107 0320 	add.w	r3, r7, #32
 800341a:	4619      	mov	r1, r3
 800341c:	4879      	ldr	r0, [pc, #484]	@ (8003604 <main+0x364>)
 800341e:	f7ff f9c3 	bl	80027a8 <io_coil_add_channel>

  	// Setup Discrete Inputs [HARDWARE]
  	gpio_config discrete_in_0 = {GPIOA, GPIO_PIN_2}; // PA2
 8003422:	4a79      	ldr	r2, [pc, #484]	@ (8003608 <main+0x368>)
 8003424:	f107 0318 	add.w	r3, r7, #24
 8003428:	e892 0003 	ldmia.w	r2, {r0, r1}
 800342c:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_1 = {GPIOA, GPIO_PIN_3}; // PA3
 8003430:	4a76      	ldr	r2, [pc, #472]	@ (800360c <main+0x36c>)
 8003432:	f107 0310 	add.w	r3, r7, #16
 8003436:	e892 0003 	ldmia.w	r2, {r0, r1}
 800343a:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_2 = {GPIOB, GPIO_PIN_13}; // PB13
 800343e:	4a74      	ldr	r2, [pc, #464]	@ (8003610 <main+0x370>)
 8003440:	f107 0308 	add.w	r3, r7, #8
 8003444:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003448:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_3 = {GPIOB, GPIO_PIN_14}; // PB14
 800344c:	4a71      	ldr	r2, [pc, #452]	@ (8003614 <main+0x374>)
 800344e:	463b      	mov	r3, r7
 8003450:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003454:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_0);
 8003458:	f107 0318 	add.w	r3, r7, #24
 800345c:	4619      	mov	r1, r3
 800345e:	486e      	ldr	r0, [pc, #440]	@ (8003618 <main+0x378>)
 8003460:	f7ff fa6a 	bl	8002938 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_1);
 8003464:	f107 0310 	add.w	r3, r7, #16
 8003468:	4619      	mov	r1, r3
 800346a:	486b      	ldr	r0, [pc, #428]	@ (8003618 <main+0x378>)
 800346c:	f7ff fa64 	bl	8002938 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_2);
 8003470:	f107 0308 	add.w	r3, r7, #8
 8003474:	4619      	mov	r1, r3
 8003476:	4868      	ldr	r0, [pc, #416]	@ (8003618 <main+0x378>)
 8003478:	f7ff fa5e 	bl	8002938 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_3);
 800347c:	463b      	mov	r3, r7
 800347e:	4619      	mov	r1, r3
 8003480:	4865      	ldr	r0, [pc, #404]	@ (8003618 <main+0x378>)
 8003482:	f7ff fa59 	bl	8002938 <io_discrete_in_add_channel>

  	// Setup Holding Registers [HARDWARE]
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_1);
 8003486:	2100      	movs	r1, #0
 8003488:	4864      	ldr	r0, [pc, #400]	@ (800361c <main+0x37c>)
 800348a:	f7ff fabf 	bl	8002a0c <io_holding_reg_add_channel>
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_2);
 800348e:	2110      	movs	r1, #16
 8003490:	4862      	ldr	r0, [pc, #392]	@ (800361c <main+0x37c>)
 8003492:	f7ff fabb 	bl	8002a0c <io_holding_reg_add_channel>


  	// Setup Input register
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_1);
 8003496:	4962      	ldr	r1, [pc, #392]	@ (8003620 <main+0x380>)
 8003498:	4862      	ldr	r0, [pc, #392]	@ (8003624 <main+0x384>)
 800349a:	f7ff fb8d 	bl	8002bb8 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_2);
 800349e:	4962      	ldr	r1, [pc, #392]	@ (8003628 <main+0x388>)
 80034a0:	4860      	ldr	r0, [pc, #384]	@ (8003624 <main+0x384>)
 80034a2:	f7ff fb89 	bl	8002bb8 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_11);
 80034a6:	4961      	ldr	r1, [pc, #388]	@ (800362c <main+0x38c>)
 80034a8:	485e      	ldr	r0, [pc, #376]	@ (8003624 <main+0x384>)
 80034aa:	f7ff fb85 	bl	8002bb8 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_14);
 80034ae:	4960      	ldr	r1, [pc, #384]	@ (8003630 <main+0x390>)
 80034b0:	485c      	ldr	r0, [pc, #368]	@ (8003624 <main+0x384>)
 80034b2:	f7ff fb81 	bl	8002bb8 <io_input_reg_add_channel>

  	// Hardcoded Status input registers (do not remove)
  	io_input_reg_add_channel(INA226_ReadBusVoltageRaw, &hi2c1);
 80034b6:	4948      	ldr	r1, [pc, #288]	@ (80035d8 <main+0x338>)
 80034b8:	485e      	ldr	r0, [pc, #376]	@ (8003634 <main+0x394>)
 80034ba:	f7ff fb7d 	bl	8002bb8 <io_input_reg_add_channel>
  	io_input_reg_add_channel(INA226_ReadCurrentRaw, &hi2c1);
 80034be:	4946      	ldr	r1, [pc, #280]	@ (80035d8 <main+0x338>)
 80034c0:	485d      	ldr	r0, [pc, #372]	@ (8003638 <main+0x398>)
 80034c2:	f7ff fb79 	bl	8002bb8 <io_input_reg_add_channel>
	//BMP280_Init();
	//io_input_reg_add_channel(BMP280_Read_Temp_Func, NULL);


  	// Flash on-board LED
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 80034c6:	2201      	movs	r2, #1
 80034c8:	2140      	movs	r1, #64	@ 0x40
 80034ca:	485c      	ldr	r0, [pc, #368]	@ (800363c <main+0x39c>)
 80034cc:	f006 fab0 	bl	8009a30 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 80034d0:	203c      	movs	r0, #60	@ 0x3c
 80034d2:	f003 fe09 	bl	80070e8 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 80034d6:	2200      	movs	r2, #0
 80034d8:	2140      	movs	r1, #64	@ 0x40
 80034da:	4858      	ldr	r0, [pc, #352]	@ (800363c <main+0x39c>)
 80034dc:	f006 faa8 	bl	8009a30 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 80034e0:	203c      	movs	r0, #60	@ 0x3c
 80034e2:	f003 fe01 	bl	80070e8 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 80034e6:	2201      	movs	r2, #1
 80034e8:	2140      	movs	r1, #64	@ 0x40
 80034ea:	4854      	ldr	r0, [pc, #336]	@ (800363c <main+0x39c>)
 80034ec:	f006 faa0 	bl	8009a30 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 80034f0:	203c      	movs	r0, #60	@ 0x3c
 80034f2:	f003 fdf9 	bl	80070e8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 80034f6:	2200      	movs	r2, #0
 80034f8:	2140      	movs	r1, #64	@ 0x40
 80034fa:	4850      	ldr	r0, [pc, #320]	@ (800363c <main+0x39c>)
 80034fc:	f006 fa98 	bl	8009a30 <HAL_GPIO_WritePin>

	HAL_Delay(2500);
 8003500:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8003504:	f003 fdf0 	bl	80070e8 <HAL_Delay>

	SD_Log("System boot complete");
 8003508:	484d      	ldr	r0, [pc, #308]	@ (8003640 <main+0x3a0>)
 800350a:	f002 ffc1 	bl	8006490 <SD_Log>

	// TEMP: ->> needs to be in a timer to update every few seconds for eg TODO
	display_StatusPage();
 800350e:	f7fe f93d 	bl	800178c <display_StatusPage>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	uint8_t btn1status = 0;
 8003512:	2300      	movs	r3, #0
 8003514:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
	uint32_t lastButtonPress = 0;
 8003518:	2300      	movs	r3, #0
 800351a:	64fb      	str	r3, [r7, #76]	@ 0x4c

	uint32_t loopCounter = 0;
 800351c:	2300      	movs	r3, #0
 800351e:	64bb      	str	r3, [r7, #72]	@ 0x48
	uint32_t lastTimeTick = HAL_GetTick();  // ms
 8003520:	f003 fdd6 	bl	80070d0 <HAL_GetTick>
 8003524:	6478      	str	r0, [r7, #68]	@ 0x44

  while (1)
  {
	  loopCounter++;
 8003526:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003528:	3301      	adds	r3, #1
 800352a:	64bb      	str	r3, [r7, #72]	@ 0x48

	  /* RS485 Circular Frame Handling BEGIN*/
	  RS485_ProcessPendingFrames();
 800352c:	f002 fdac 	bl	8006088 <RS485_ProcessPendingFrames>
	  RS485_TransmitPendingFrames();
 8003530:	f002 fdee 	bl	8006110 <RS485_TransmitPendingFrames>
	  /* RS485 Circular Frame Handling END*/

	  /* AUTOMATION BEGIN*/
	  automation_Tick();
 8003534:	f7fd fe4a 	bl	80011cc <automation_Tick>
	  /* AUTOMATION END*/


	  /* CHECK INPUTS BEGIN*/
	  // Check display button
	  GPIO_PinState btn1 = HAL_GPIO_ReadPin(GPIOC, BTN1_Pin);
 8003538:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800353c:	483f      	ldr	r0, [pc, #252]	@ (800363c <main+0x39c>)
 800353e:	f006 fa5f 	bl	8009a00 <HAL_GPIO_ReadPin>
 8003542:	4603      	mov	r3, r0
 8003544:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
	  if (btn1 == GPIO_PIN_SET) {
 8003548:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800354c:	2b01      	cmp	r3, #1
 800354e:	d113      	bne.n	8003578 <main+0x2d8>
		  if (btn1status == 0 && (HAL_GetTick() - lastButtonPress) > DEBOUNCE_DELAY) {
 8003550:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8003554:	2b00      	cmp	r3, #0
 8003556:	d116      	bne.n	8003586 <main+0x2e6>
 8003558:	f003 fdba 	bl	80070d0 <HAL_GetTick>
 800355c:	4602      	mov	r2, r0
 800355e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003560:	1ad3      	subs	r3, r2, r3
 8003562:	2b32      	cmp	r3, #50	@ 0x32
 8003564:	d90f      	bls.n	8003586 <main+0x2e6>
			  display_BtnPress();
 8003566:	f7fe fcd3 	bl	8001f10 <display_BtnPress>
			  lastButtonPress = HAL_GetTick();
 800356a:	f003 fdb1 	bl	80070d0 <HAL_GetTick>
 800356e:	64f8      	str	r0, [r7, #76]	@ 0x4c
			  btn1status = 1;
 8003570:	2301      	movs	r3, #1
 8003572:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8003576:	e006      	b.n	8003586 <main+0x2e6>
		  }
	  } else if (btn1 == GPIO_PIN_RESET) {
 8003578:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800357c:	2b00      	cmp	r3, #0
 800357e:	d102      	bne.n	8003586 <main+0x2e6>
		  btn1status = 0;
 8003580:	2300      	movs	r3, #0
 8003582:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53


	  /* SCHEDULE BEGIN*/

	  // Every second
	  if ((HAL_GetTick() - lastTimeTick) >= 1000 || (HAL_GetTick() < lastTimeTick)) { // wraparound-safe comparison
 8003586:	f003 fda3 	bl	80070d0 <HAL_GetTick>
 800358a:	4602      	mov	r2, r0
 800358c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800358e:	1ad3      	subs	r3, r2, r3
 8003590:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003594:	d205      	bcs.n	80035a2 <main+0x302>
 8003596:	f003 fd9b 	bl	80070d0 <HAL_GetTick>
 800359a:	4602      	mov	r2, r0
 800359c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800359e:	4293      	cmp	r3, r2
 80035a0:	d906      	bls.n	80035b0 <main+0x310>
		  lastTimeTick = HAL_GetTick();
 80035a2:	f003 fd95 	bl	80070d0 <HAL_GetTick>
 80035a6:	6478      	str	r0, [r7, #68]	@ 0x44
		  loopCounter = 0;
 80035a8:	2300      	movs	r3, #0
 80035aa:	64bb      	str	r3, [r7, #72]	@ 0x48

		  // Update display
		  display_StatusPage();
 80035ac:	f7fe f8ee 	bl	800178c <display_StatusPage>
	  }

	  // Every 10 seconds since pressing display button, go to main page
	  if ((HAL_GetTick() - lastButtonPress) >= 10000|| (HAL_GetTick() < lastButtonPress)) { // wraparound-safe comparison
 80035b0:	f003 fd8e 	bl	80070d0 <HAL_GetTick>
 80035b4:	4602      	mov	r2, r0
 80035b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80035b8:	1ad3      	subs	r3, r2, r3
 80035ba:	f242 720f 	movw	r2, #9999	@ 0x270f
 80035be:	4293      	cmp	r3, r2
 80035c0:	d805      	bhi.n	80035ce <main+0x32e>
 80035c2:	f003 fd85 	bl	80070d0 <HAL_GetTick>
 80035c6:	4602      	mov	r2, r0
 80035c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d9ab      	bls.n	8003526 <main+0x286>
		  display_setPage(0);
 80035ce:	2000      	movs	r0, #0
 80035d0:	f7fe fcb8 	bl	8001f44 <display_setPage>
  {
 80035d4:	e7a7      	b.n	8003526 <main+0x286>
 80035d6:	bf00      	nop
 80035d8:	200010e0 	.word	0x200010e0
 80035dc:	08019884 	.word	0x08019884
 80035e0:	48000400 	.word	0x48000400
 80035e4:	08019894 	.word	0x08019894
 80035e8:	080198b4 	.word	0x080198b4
 80035ec:	080198cc 	.word	0x080198cc
 80035f0:	080198e8 	.word	0x080198e8
 80035f4:	08019920 	.word	0x08019920
 80035f8:	08019928 	.word	0x08019928
 80035fc:	08019930 	.word	0x08019930
 8003600:	08019938 	.word	0x08019938
 8003604:	08002911 	.word	0x08002911
 8003608:	08019940 	.word	0x08019940
 800360c:	08019948 	.word	0x08019948
 8003610:	08019950 	.word	0x08019950
 8003614:	08019958 	.word	0x08019958
 8003618:	080029e5 	.word	0x080029e5
 800361c:	08002b71 	.word	0x08002b71
 8003620:	04300002 	.word	0x04300002
 8003624:	08002c65 	.word	0x08002c65
 8003628:	08600004 	.word	0x08600004
 800362c:	2e300800 	.word	0x2e300800
 8003630:	3ac04000 	.word	0x3ac04000
 8003634:	080022b5 	.word	0x080022b5
 8003638:	080022f5 	.word	0x080022f5
 800363c:	48000800 	.word	0x48000800
 8003640:	08019908 	.word	0x08019908

08003644 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b094      	sub	sp, #80	@ 0x50
 8003648:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800364a:	f107 0318 	add.w	r3, r7, #24
 800364e:	2238      	movs	r2, #56	@ 0x38
 8003650:	2100      	movs	r1, #0
 8003652:	4618      	mov	r0, r3
 8003654:	f013 ff69 	bl	801752a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003658:	1d3b      	adds	r3, r7, #4
 800365a:	2200      	movs	r2, #0
 800365c:	601a      	str	r2, [r3, #0]
 800365e:	605a      	str	r2, [r3, #4]
 8003660:	609a      	str	r2, [r3, #8]
 8003662:	60da      	str	r2, [r3, #12]
 8003664:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003666:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800366a:	f008 fe49 	bl	800c300 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800366e:	2302      	movs	r3, #2
 8003670:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003672:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003676:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003678:	2340      	movs	r3, #64	@ 0x40
 800367a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800367c:	2302      	movs	r3, #2
 800367e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003680:	2302      	movs	r3, #2
 8003682:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8003684:	2301      	movs	r3, #1
 8003686:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 8003688:	230c      	movs	r3, #12
 800368a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800368c:	2302      	movs	r3, #2
 800368e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8003690:	2304      	movs	r3, #4
 8003692:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003694:	2302      	movs	r3, #2
 8003696:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003698:	f107 0318 	add.w	r3, r7, #24
 800369c:	4618      	mov	r0, r3
 800369e:	f008 fee3 	bl	800c468 <HAL_RCC_OscConfig>
 80036a2:	4603      	mov	r3, r0
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d001      	beq.n	80036ac <SystemClock_Config+0x68>
  {
    Error_Handler();
 80036a8:	f000 fa8c 	bl	8003bc4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80036ac:	230f      	movs	r3, #15
 80036ae:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80036b0:	2301      	movs	r3, #1
 80036b2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80036b4:	2300      	movs	r3, #0
 80036b6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80036b8:	2300      	movs	r3, #0
 80036ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80036bc:	2300      	movs	r3, #0
 80036be:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80036c0:	1d3b      	adds	r3, r7, #4
 80036c2:	2100      	movs	r1, #0
 80036c4:	4618      	mov	r0, r3
 80036c6:	f009 f9e1 	bl	800ca8c <HAL_RCC_ClockConfig>
 80036ca:	4603      	mov	r3, r0
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d001      	beq.n	80036d4 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80036d0:	f000 fa78 	bl	8003bc4 <Error_Handler>
  }
}
 80036d4:	bf00      	nop
 80036d6:	3750      	adds	r7, #80	@ 0x50
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}

080036dc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b08c      	sub	sp, #48	@ 0x30
 80036e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80036e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80036e6:	2200      	movs	r2, #0
 80036e8:	601a      	str	r2, [r3, #0]
 80036ea:	605a      	str	r2, [r3, #4]
 80036ec:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80036ee:	1d3b      	adds	r3, r7, #4
 80036f0:	2220      	movs	r2, #32
 80036f2:	2100      	movs	r1, #0
 80036f4:	4618      	mov	r0, r3
 80036f6:	f013 ff18 	bl	801752a <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80036fa:	4b32      	ldr	r3, [pc, #200]	@ (80037c4 <MX_ADC1_Init+0xe8>)
 80036fc:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8003700:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8003702:	4b30      	ldr	r3, [pc, #192]	@ (80037c4 <MX_ADC1_Init+0xe8>)
 8003704:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003708:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800370a:	4b2e      	ldr	r3, [pc, #184]	@ (80037c4 <MX_ADC1_Init+0xe8>)
 800370c:	2200      	movs	r2, #0
 800370e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003710:	4b2c      	ldr	r3, [pc, #176]	@ (80037c4 <MX_ADC1_Init+0xe8>)
 8003712:	2200      	movs	r2, #0
 8003714:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8003716:	4b2b      	ldr	r3, [pc, #172]	@ (80037c4 <MX_ADC1_Init+0xe8>)
 8003718:	2200      	movs	r2, #0
 800371a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800371c:	4b29      	ldr	r3, [pc, #164]	@ (80037c4 <MX_ADC1_Init+0xe8>)
 800371e:	2200      	movs	r2, #0
 8003720:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003722:	4b28      	ldr	r3, [pc, #160]	@ (80037c4 <MX_ADC1_Init+0xe8>)
 8003724:	2204      	movs	r2, #4
 8003726:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003728:	4b26      	ldr	r3, [pc, #152]	@ (80037c4 <MX_ADC1_Init+0xe8>)
 800372a:	2200      	movs	r2, #0
 800372c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800372e:	4b25      	ldr	r3, [pc, #148]	@ (80037c4 <MX_ADC1_Init+0xe8>)
 8003730:	2200      	movs	r2, #0
 8003732:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8003734:	4b23      	ldr	r3, [pc, #140]	@ (80037c4 <MX_ADC1_Init+0xe8>)
 8003736:	2201      	movs	r2, #1
 8003738:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800373a:	4b22      	ldr	r3, [pc, #136]	@ (80037c4 <MX_ADC1_Init+0xe8>)
 800373c:	2200      	movs	r2, #0
 800373e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003742:	4b20      	ldr	r3, [pc, #128]	@ (80037c4 <MX_ADC1_Init+0xe8>)
 8003744:	2200      	movs	r2, #0
 8003746:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003748:	4b1e      	ldr	r3, [pc, #120]	@ (80037c4 <MX_ADC1_Init+0xe8>)
 800374a:	2200      	movs	r2, #0
 800374c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800374e:	4b1d      	ldr	r3, [pc, #116]	@ (80037c4 <MX_ADC1_Init+0xe8>)
 8003750:	2200      	movs	r2, #0
 8003752:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003756:	4b1b      	ldr	r3, [pc, #108]	@ (80037c4 <MX_ADC1_Init+0xe8>)
 8003758:	2200      	movs	r2, #0
 800375a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800375c:	4b19      	ldr	r3, [pc, #100]	@ (80037c4 <MX_ADC1_Init+0xe8>)
 800375e:	2200      	movs	r2, #0
 8003760:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003764:	4817      	ldr	r0, [pc, #92]	@ (80037c4 <MX_ADC1_Init+0xe8>)
 8003766:	f003 ff5b 	bl	8007620 <HAL_ADC_Init>
 800376a:	4603      	mov	r3, r0
 800376c:	2b00      	cmp	r3, #0
 800376e:	d001      	beq.n	8003774 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8003770:	f000 fa28 	bl	8003bc4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8003774:	2300      	movs	r3, #0
 8003776:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003778:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800377c:	4619      	mov	r1, r3
 800377e:	4811      	ldr	r0, [pc, #68]	@ (80037c4 <MX_ADC1_Init+0xe8>)
 8003780:	f005 f860 	bl	8008844 <HAL_ADCEx_MultiModeConfigChannel>
 8003784:	4603      	mov	r3, r0
 8003786:	2b00      	cmp	r3, #0
 8003788:	d001      	beq.n	800378e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800378a:	f000 fa1b 	bl	8003bc4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800378e:	4b0e      	ldr	r3, [pc, #56]	@ (80037c8 <MX_ADC1_Init+0xec>)
 8003790:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003792:	2306      	movs	r3, #6
 8003794:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8003796:	2300      	movs	r3, #0
 8003798:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800379a:	237f      	movs	r3, #127	@ 0x7f
 800379c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800379e:	2304      	movs	r3, #4
 80037a0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80037a2:	2300      	movs	r3, #0
 80037a4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80037a6:	1d3b      	adds	r3, r7, #4
 80037a8:	4619      	mov	r1, r3
 80037aa:	4806      	ldr	r0, [pc, #24]	@ (80037c4 <MX_ADC1_Init+0xe8>)
 80037ac:	f004 fa92 	bl	8007cd4 <HAL_ADC_ConfigChannel>
 80037b0:	4603      	mov	r3, r0
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d001      	beq.n	80037ba <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80037b6:	f000 fa05 	bl	8003bc4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80037ba:	bf00      	nop
 80037bc:	3730      	adds	r7, #48	@ 0x30
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}
 80037c2:	bf00      	nop
 80037c4:	20001060 	.word	0x20001060
 80037c8:	04300002 	.word	0x04300002

080037cc <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b08c      	sub	sp, #48	@ 0x30
 80037d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80037d2:	463b      	mov	r3, r7
 80037d4:	2230      	movs	r2, #48	@ 0x30
 80037d6:	2100      	movs	r1, #0
 80037d8:	4618      	mov	r0, r3
 80037da:	f013 fea6 	bl	801752a <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80037de:	4b1b      	ldr	r3, [pc, #108]	@ (800384c <MX_DAC1_Init+0x80>)
 80037e0:	4a1b      	ldr	r2, [pc, #108]	@ (8003850 <MX_DAC1_Init+0x84>)
 80037e2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80037e4:	4819      	ldr	r0, [pc, #100]	@ (800384c <MX_DAC1_Init+0x80>)
 80037e6:	f005 f9e0 	bl	8008baa <HAL_DAC_Init>
 80037ea:	4603      	mov	r3, r0
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d001      	beq.n	80037f4 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80037f0:	f000 f9e8 	bl	8003bc4 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80037f4:	2302      	movs	r3, #2
 80037f6:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80037f8:	2300      	movs	r3, #0
 80037fa:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80037fc:	2300      	movs	r3, #0
 80037fe:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8003800:	2300      	movs	r3, #0
 8003802:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8003804:	2300      	movs	r3, #0
 8003806:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8003808:	2300      	movs	r3, #0
 800380a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800380c:	2300      	movs	r3, #0
 800380e:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8003810:	2301      	movs	r3, #1
 8003812:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8003814:	2300      	movs	r3, #0
 8003816:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003818:	463b      	mov	r3, r7
 800381a:	2200      	movs	r2, #0
 800381c:	4619      	mov	r1, r3
 800381e:	480b      	ldr	r0, [pc, #44]	@ (800384c <MX_DAC1_Init+0x80>)
 8003820:	f005 fa80 	bl	8008d24 <HAL_DAC_ConfigChannel>
 8003824:	4603      	mov	r3, r0
 8003826:	2b00      	cmp	r3, #0
 8003828:	d001      	beq.n	800382e <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 800382a:	f000 f9cb 	bl	8003bc4 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800382e:	463b      	mov	r3, r7
 8003830:	2210      	movs	r2, #16
 8003832:	4619      	mov	r1, r3
 8003834:	4805      	ldr	r0, [pc, #20]	@ (800384c <MX_DAC1_Init+0x80>)
 8003836:	f005 fa75 	bl	8008d24 <HAL_DAC_ConfigChannel>
 800383a:	4603      	mov	r3, r0
 800383c:	2b00      	cmp	r3, #0
 800383e:	d001      	beq.n	8003844 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 8003840:	f000 f9c0 	bl	8003bc4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8003844:	bf00      	nop
 8003846:	3730      	adds	r7, #48	@ 0x30
 8003848:	46bd      	mov	sp, r7
 800384a:	bd80      	pop	{r7, pc}
 800384c:	200010cc 	.word	0x200010cc
 8003850:	50000800 	.word	0x50000800

08003854 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003858:	4b1b      	ldr	r3, [pc, #108]	@ (80038c8 <MX_I2C1_Init+0x74>)
 800385a:	4a1c      	ldr	r2, [pc, #112]	@ (80038cc <MX_I2C1_Init+0x78>)
 800385c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 800385e:	4b1a      	ldr	r3, [pc, #104]	@ (80038c8 <MX_I2C1_Init+0x74>)
 8003860:	4a1b      	ldr	r2, [pc, #108]	@ (80038d0 <MX_I2C1_Init+0x7c>)
 8003862:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003864:	4b18      	ldr	r3, [pc, #96]	@ (80038c8 <MX_I2C1_Init+0x74>)
 8003866:	2200      	movs	r2, #0
 8003868:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800386a:	4b17      	ldr	r3, [pc, #92]	@ (80038c8 <MX_I2C1_Init+0x74>)
 800386c:	2201      	movs	r2, #1
 800386e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003870:	4b15      	ldr	r3, [pc, #84]	@ (80038c8 <MX_I2C1_Init+0x74>)
 8003872:	2200      	movs	r2, #0
 8003874:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003876:	4b14      	ldr	r3, [pc, #80]	@ (80038c8 <MX_I2C1_Init+0x74>)
 8003878:	2200      	movs	r2, #0
 800387a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800387c:	4b12      	ldr	r3, [pc, #72]	@ (80038c8 <MX_I2C1_Init+0x74>)
 800387e:	2200      	movs	r2, #0
 8003880:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003882:	4b11      	ldr	r3, [pc, #68]	@ (80038c8 <MX_I2C1_Init+0x74>)
 8003884:	2200      	movs	r2, #0
 8003886:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003888:	4b0f      	ldr	r3, [pc, #60]	@ (80038c8 <MX_I2C1_Init+0x74>)
 800388a:	2200      	movs	r2, #0
 800388c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800388e:	480e      	ldr	r0, [pc, #56]	@ (80038c8 <MX_I2C1_Init+0x74>)
 8003890:	f006 f8e6 	bl	8009a60 <HAL_I2C_Init>
 8003894:	4603      	mov	r3, r0
 8003896:	2b00      	cmp	r3, #0
 8003898:	d001      	beq.n	800389e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800389a:	f000 f993 	bl	8003bc4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800389e:	2100      	movs	r1, #0
 80038a0:	4809      	ldr	r0, [pc, #36]	@ (80038c8 <MX_I2C1_Init+0x74>)
 80038a2:	f006 ff95 	bl	800a7d0 <HAL_I2CEx_ConfigAnalogFilter>
 80038a6:	4603      	mov	r3, r0
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d001      	beq.n	80038b0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80038ac:	f000 f98a 	bl	8003bc4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80038b0:	2100      	movs	r1, #0
 80038b2:	4805      	ldr	r0, [pc, #20]	@ (80038c8 <MX_I2C1_Init+0x74>)
 80038b4:	f006 ffd7 	bl	800a866 <HAL_I2CEx_ConfigDigitalFilter>
 80038b8:	4603      	mov	r3, r0
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d001      	beq.n	80038c2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80038be:	f000 f981 	bl	8003bc4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80038c2:	bf00      	nop
 80038c4:	bd80      	pop	{r7, pc}
 80038c6:	bf00      	nop
 80038c8:	200010e0 	.word	0x200010e0
 80038cc:	40005400 	.word	0x40005400
 80038d0:	00300617 	.word	0x00300617

080038d4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80038d8:	4b1b      	ldr	r3, [pc, #108]	@ (8003948 <MX_SPI1_Init+0x74>)
 80038da:	4a1c      	ldr	r2, [pc, #112]	@ (800394c <MX_SPI1_Init+0x78>)
 80038dc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80038de:	4b1a      	ldr	r3, [pc, #104]	@ (8003948 <MX_SPI1_Init+0x74>)
 80038e0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80038e4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80038e6:	4b18      	ldr	r3, [pc, #96]	@ (8003948 <MX_SPI1_Init+0x74>)
 80038e8:	2200      	movs	r2, #0
 80038ea:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80038ec:	4b16      	ldr	r3, [pc, #88]	@ (8003948 <MX_SPI1_Init+0x74>)
 80038ee:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80038f2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80038f4:	4b14      	ldr	r3, [pc, #80]	@ (8003948 <MX_SPI1_Init+0x74>)
 80038f6:	2200      	movs	r2, #0
 80038f8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80038fa:	4b13      	ldr	r3, [pc, #76]	@ (8003948 <MX_SPI1_Init+0x74>)
 80038fc:	2200      	movs	r2, #0
 80038fe:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003900:	4b11      	ldr	r3, [pc, #68]	@ (8003948 <MX_SPI1_Init+0x74>)
 8003902:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003906:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8003908:	4b0f      	ldr	r3, [pc, #60]	@ (8003948 <MX_SPI1_Init+0x74>)
 800390a:	2228      	movs	r2, #40	@ 0x28
 800390c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800390e:	4b0e      	ldr	r3, [pc, #56]	@ (8003948 <MX_SPI1_Init+0x74>)
 8003910:	2200      	movs	r2, #0
 8003912:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003914:	4b0c      	ldr	r3, [pc, #48]	@ (8003948 <MX_SPI1_Init+0x74>)
 8003916:	2200      	movs	r2, #0
 8003918:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800391a:	4b0b      	ldr	r3, [pc, #44]	@ (8003948 <MX_SPI1_Init+0x74>)
 800391c:	2200      	movs	r2, #0
 800391e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003920:	4b09      	ldr	r3, [pc, #36]	@ (8003948 <MX_SPI1_Init+0x74>)
 8003922:	2207      	movs	r2, #7
 8003924:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003926:	4b08      	ldr	r3, [pc, #32]	@ (8003948 <MX_SPI1_Init+0x74>)
 8003928:	2200      	movs	r2, #0
 800392a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800392c:	4b06      	ldr	r3, [pc, #24]	@ (8003948 <MX_SPI1_Init+0x74>)
 800392e:	2208      	movs	r2, #8
 8003930:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003932:	4805      	ldr	r0, [pc, #20]	@ (8003948 <MX_SPI1_Init+0x74>)
 8003934:	f009 fcb6 	bl	800d2a4 <HAL_SPI_Init>
 8003938:	4603      	mov	r3, r0
 800393a:	2b00      	cmp	r3, #0
 800393c:	d001      	beq.n	8003942 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800393e:	f000 f941 	bl	8003bc4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003942:	bf00      	nop
 8003944:	bd80      	pop	{r7, pc}
 8003946:	bf00      	nop
 8003948:	20001134 	.word	0x20001134
 800394c:	40013000 	.word	0x40013000

08003950 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003954:	4b23      	ldr	r3, [pc, #140]	@ (80039e4 <MX_USART1_UART_Init+0x94>)
 8003956:	4a24      	ldr	r2, [pc, #144]	@ (80039e8 <MX_USART1_UART_Init+0x98>)
 8003958:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800395a:	4b22      	ldr	r3, [pc, #136]	@ (80039e4 <MX_USART1_UART_Init+0x94>)
 800395c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8003960:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003962:	4b20      	ldr	r3, [pc, #128]	@ (80039e4 <MX_USART1_UART_Init+0x94>)
 8003964:	2200      	movs	r2, #0
 8003966:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 8003968:	4b1e      	ldr	r3, [pc, #120]	@ (80039e4 <MX_USART1_UART_Init+0x94>)
 800396a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800396e:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003970:	4b1c      	ldr	r3, [pc, #112]	@ (80039e4 <MX_USART1_UART_Init+0x94>)
 8003972:	2200      	movs	r2, #0
 8003974:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003976:	4b1b      	ldr	r3, [pc, #108]	@ (80039e4 <MX_USART1_UART_Init+0x94>)
 8003978:	220c      	movs	r2, #12
 800397a:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800397c:	4b19      	ldr	r3, [pc, #100]	@ (80039e4 <MX_USART1_UART_Init+0x94>)
 800397e:	2200      	movs	r2, #0
 8003980:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003982:	4b18      	ldr	r3, [pc, #96]	@ (80039e4 <MX_USART1_UART_Init+0x94>)
 8003984:	2200      	movs	r2, #0
 8003986:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003988:	4b16      	ldr	r3, [pc, #88]	@ (80039e4 <MX_USART1_UART_Init+0x94>)
 800398a:	2200      	movs	r2, #0
 800398c:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800398e:	4b15      	ldr	r3, [pc, #84]	@ (80039e4 <MX_USART1_UART_Init+0x94>)
 8003990:	2200      	movs	r2, #0
 8003992:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003994:	4b13      	ldr	r3, [pc, #76]	@ (80039e4 <MX_USART1_UART_Init+0x94>)
 8003996:	2200      	movs	r2, #0
 8003998:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800399a:	4812      	ldr	r0, [pc, #72]	@ (80039e4 <MX_USART1_UART_Init+0x94>)
 800399c:	f00a fa26 	bl	800ddec <HAL_UART_Init>
 80039a0:	4603      	mov	r3, r0
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d001      	beq.n	80039aa <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 80039a6:	f000 f90d 	bl	8003bc4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80039aa:	2100      	movs	r1, #0
 80039ac:	480d      	ldr	r0, [pc, #52]	@ (80039e4 <MX_USART1_UART_Init+0x94>)
 80039ae:	f00b fe0e 	bl	800f5ce <HAL_UARTEx_SetTxFifoThreshold>
 80039b2:	4603      	mov	r3, r0
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d001      	beq.n	80039bc <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 80039b8:	f000 f904 	bl	8003bc4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80039bc:	2100      	movs	r1, #0
 80039be:	4809      	ldr	r0, [pc, #36]	@ (80039e4 <MX_USART1_UART_Init+0x94>)
 80039c0:	f00b fe43 	bl	800f64a <HAL_UARTEx_SetRxFifoThreshold>
 80039c4:	4603      	mov	r3, r0
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d001      	beq.n	80039ce <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 80039ca:	f000 f8fb 	bl	8003bc4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80039ce:	4805      	ldr	r0, [pc, #20]	@ (80039e4 <MX_USART1_UART_Init+0x94>)
 80039d0:	f00b fdc4 	bl	800f55c <HAL_UARTEx_DisableFifoMode>
 80039d4:	4603      	mov	r3, r0
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d001      	beq.n	80039de <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 80039da:	f000 f8f3 	bl	8003bc4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80039de:	bf00      	nop
 80039e0:	bd80      	pop	{r7, pc}
 80039e2:	bf00      	nop
 80039e4:	20001198 	.word	0x20001198
 80039e8:	40013800 	.word	0x40013800

080039ec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b082      	sub	sp, #8
 80039f0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80039f2:	4b16      	ldr	r3, [pc, #88]	@ (8003a4c <MX_DMA_Init+0x60>)
 80039f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039f6:	4a15      	ldr	r2, [pc, #84]	@ (8003a4c <MX_DMA_Init+0x60>)
 80039f8:	f043 0304 	orr.w	r3, r3, #4
 80039fc:	6493      	str	r3, [r2, #72]	@ 0x48
 80039fe:	4b13      	ldr	r3, [pc, #76]	@ (8003a4c <MX_DMA_Init+0x60>)
 8003a00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a02:	f003 0304 	and.w	r3, r3, #4
 8003a06:	607b      	str	r3, [r7, #4]
 8003a08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003a0a:	4b10      	ldr	r3, [pc, #64]	@ (8003a4c <MX_DMA_Init+0x60>)
 8003a0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a0e:	4a0f      	ldr	r2, [pc, #60]	@ (8003a4c <MX_DMA_Init+0x60>)
 8003a10:	f043 0301 	orr.w	r3, r3, #1
 8003a14:	6493      	str	r3, [r2, #72]	@ 0x48
 8003a16:	4b0d      	ldr	r3, [pc, #52]	@ (8003a4c <MX_DMA_Init+0x60>)
 8003a18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a1a:	f003 0301 	and.w	r3, r3, #1
 8003a1e:	603b      	str	r3, [r7, #0]
 8003a20:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003a22:	2200      	movs	r2, #0
 8003a24:	2100      	movs	r1, #0
 8003a26:	200b      	movs	r0, #11
 8003a28:	f005 f88b 	bl	8008b42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003a2c:	200b      	movs	r0, #11
 8003a2e:	f005 f8a2 	bl	8008b76 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003a32:	2200      	movs	r2, #0
 8003a34:	2100      	movs	r1, #0
 8003a36:	200c      	movs	r0, #12
 8003a38:	f005 f883 	bl	8008b42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8003a3c:	200c      	movs	r0, #12
 8003a3e:	f005 f89a 	bl	8008b76 <HAL_NVIC_EnableIRQ>

}
 8003a42:	bf00      	nop
 8003a44:	3708      	adds	r7, #8
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}
 8003a4a:	bf00      	nop
 8003a4c:	40021000 	.word	0x40021000

08003a50 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b088      	sub	sp, #32
 8003a54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a56:	f107 030c 	add.w	r3, r7, #12
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	601a      	str	r2, [r3, #0]
 8003a5e:	605a      	str	r2, [r3, #4]
 8003a60:	609a      	str	r2, [r3, #8]
 8003a62:	60da      	str	r2, [r3, #12]
 8003a64:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a66:	4b54      	ldr	r3, [pc, #336]	@ (8003bb8 <MX_GPIO_Init+0x168>)
 8003a68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a6a:	4a53      	ldr	r2, [pc, #332]	@ (8003bb8 <MX_GPIO_Init+0x168>)
 8003a6c:	f043 0304 	orr.w	r3, r3, #4
 8003a70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a72:	4b51      	ldr	r3, [pc, #324]	@ (8003bb8 <MX_GPIO_Init+0x168>)
 8003a74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a76:	f003 0304 	and.w	r3, r3, #4
 8003a7a:	60bb      	str	r3, [r7, #8]
 8003a7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a7e:	4b4e      	ldr	r3, [pc, #312]	@ (8003bb8 <MX_GPIO_Init+0x168>)
 8003a80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a82:	4a4d      	ldr	r2, [pc, #308]	@ (8003bb8 <MX_GPIO_Init+0x168>)
 8003a84:	f043 0301 	orr.w	r3, r3, #1
 8003a88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a8a:	4b4b      	ldr	r3, [pc, #300]	@ (8003bb8 <MX_GPIO_Init+0x168>)
 8003a8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a8e:	f003 0301 	and.w	r3, r3, #1
 8003a92:	607b      	str	r3, [r7, #4]
 8003a94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a96:	4b48      	ldr	r3, [pc, #288]	@ (8003bb8 <MX_GPIO_Init+0x168>)
 8003a98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a9a:	4a47      	ldr	r2, [pc, #284]	@ (8003bb8 <MX_GPIO_Init+0x168>)
 8003a9c:	f043 0302 	orr.w	r3, r3, #2
 8003aa0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003aa2:	4b45      	ldr	r3, [pc, #276]	@ (8003bb8 <MX_GPIO_Init+0x168>)
 8003aa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003aa6:	f003 0302 	and.w	r3, r3, #2
 8003aaa:	603b      	str	r3, [r7, #0]
 8003aac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8003aae:	2200      	movs	r2, #0
 8003ab0:	f44f 6105 	mov.w	r1, #2128	@ 0x850
 8003ab4:	4841      	ldr	r0, [pc, #260]	@ (8003bbc <MX_GPIO_Init+0x16c>)
 8003ab6:	f005 ffbb 	bl	8009a30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOUT2_Pin|DOUT3_Pin|DOUT4_Pin, GPIO_PIN_RESET);
 8003aba:	2200      	movs	r2, #0
 8003abc:	2107      	movs	r1, #7
 8003abe:	4840      	ldr	r0, [pc, #256]	@ (8003bc0 <MX_GPIO_Init+0x170>)
 8003ac0:	f005 ffb6 	bl	8009a30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_RESET);
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003aca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003ace:	f005 ffaf 	bl	8009a30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 8003ad2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003ad6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003adc:	2302      	movs	r3, #2
 8003ade:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 8003ae0:	f107 030c 	add.w	r3, r7, #12
 8003ae4:	4619      	mov	r1, r3
 8003ae6:	4835      	ldr	r0, [pc, #212]	@ (8003bbc <MX_GPIO_Init+0x16c>)
 8003ae8:	f005 fe08 	bl	80096fc <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN1_Pin DIN2_Pin */
  GPIO_InitStruct.Pin = DIN1_Pin|DIN2_Pin;
 8003aec:	230c      	movs	r3, #12
 8003aee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003af0:	2300      	movs	r3, #0
 8003af2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003af4:	2300      	movs	r3, #0
 8003af6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003af8:	f107 030c 	add.w	r3, r7, #12
 8003afc:	4619      	mov	r1, r3
 8003afe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003b02:	f005 fdfb 	bl	80096fc <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT1_Pin LED_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = DOUT1_Pin|LED_Pin|SD_CS_Pin;
 8003b06:	f44f 6305 	mov.w	r3, #2128	@ 0x850
 8003b0a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b10:	2300      	movs	r3, #0
 8003b12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b14:	2300      	movs	r3, #0
 8003b16:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b18:	f107 030c 	add.w	r3, r7, #12
 8003b1c:	4619      	mov	r1, r3
 8003b1e:	4827      	ldr	r0, [pc, #156]	@ (8003bbc <MX_GPIO_Init+0x16c>)
 8003b20:	f005 fdec 	bl	80096fc <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT2_Pin DOUT3_Pin DOUT4_Pin */
  GPIO_InitStruct.Pin = DOUT2_Pin|DOUT3_Pin|DOUT4_Pin;
 8003b24:	2307      	movs	r3, #7
 8003b26:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b28:	2301      	movs	r3, #1
 8003b2a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b30:	2300      	movs	r3, #0
 8003b32:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b34:	f107 030c 	add.w	r3, r7, #12
 8003b38:	4619      	mov	r1, r3
 8003b3a:	4821      	ldr	r0, [pc, #132]	@ (8003bc0 <MX_GPIO_Init+0x170>)
 8003b3c:	f005 fdde 	bl	80096fc <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN3_Pin DIN4_Pin */
  GPIO_InitStruct.Pin = DIN3_Pin|DIN4_Pin;
 8003b40:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8003b44:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003b46:	2300      	movs	r3, #0
 8003b48:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b4e:	f107 030c 	add.w	r3, r7, #12
 8003b52:	4619      	mov	r1, r3
 8003b54:	481a      	ldr	r0, [pc, #104]	@ (8003bc0 <MX_GPIO_Init+0x170>)
 8003b56:	f005 fdd1 	bl	80096fc <HAL_GPIO_Init>

  /*Configure GPIO pin : RS485_DIR_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin;
 8003b5a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003b5e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b60:	2301      	movs	r3, #1
 8003b62:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b64:	2300      	movs	r3, #0
 8003b66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b68:	2300      	movs	r3, #0
 8003b6a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RS485_DIR_GPIO_Port, &GPIO_InitStruct);
 8003b6c:	f107 030c 	add.w	r3, r7, #12
 8003b70:	4619      	mov	r1, r3
 8003b72:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003b76:	f005 fdc1 	bl	80096fc <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CARD_Pin */
  GPIO_InitStruct.Pin = SD_CARD_Pin;
 8003b7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003b7e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003b80:	2300      	movs	r3, #0
 8003b82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b84:	2301      	movs	r3, #1
 8003b86:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SD_CARD_GPIO_Port, &GPIO_InitStruct);
 8003b88:	f107 030c 	add.w	r3, r7, #12
 8003b8c:	4619      	mov	r1, r3
 8003b8e:	480b      	ldr	r0, [pc, #44]	@ (8003bbc <MX_GPIO_Init+0x16c>)
 8003b90:	f005 fdb4 	bl	80096fc <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN2_Pin */
  GPIO_InitStruct.Pin = BTN2_Pin;
 8003b94:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003b98:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003b9e:	2302      	movs	r3, #2
 8003ba0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN2_GPIO_Port, &GPIO_InitStruct);
 8003ba2:	f107 030c 	add.w	r3, r7, #12
 8003ba6:	4619      	mov	r1, r3
 8003ba8:	4805      	ldr	r0, [pc, #20]	@ (8003bc0 <MX_GPIO_Init+0x170>)
 8003baa:	f005 fda7 	bl	80096fc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8003bae:	bf00      	nop
 8003bb0:	3720      	adds	r7, #32
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bd80      	pop	{r7, pc}
 8003bb6:	bf00      	nop
 8003bb8:	40021000 	.word	0x40021000
 8003bbc:	48000800 	.word	0x48000800
 8003bc0:	48000400 	.word	0x48000400

08003bc4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003bc8:	b672      	cpsid	i
}
 8003bca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003bcc:	bf00      	nop
 8003bce:	e7fd      	b.n	8003bcc <Error_Handler+0x8>

08003bd0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b082      	sub	sp, #8
 8003bd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003bd6:	4b0f      	ldr	r3, [pc, #60]	@ (8003c14 <HAL_MspInit+0x44>)
 8003bd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bda:	4a0e      	ldr	r2, [pc, #56]	@ (8003c14 <HAL_MspInit+0x44>)
 8003bdc:	f043 0301 	orr.w	r3, r3, #1
 8003be0:	6613      	str	r3, [r2, #96]	@ 0x60
 8003be2:	4b0c      	ldr	r3, [pc, #48]	@ (8003c14 <HAL_MspInit+0x44>)
 8003be4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003be6:	f003 0301 	and.w	r3, r3, #1
 8003bea:	607b      	str	r3, [r7, #4]
 8003bec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003bee:	4b09      	ldr	r3, [pc, #36]	@ (8003c14 <HAL_MspInit+0x44>)
 8003bf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bf2:	4a08      	ldr	r2, [pc, #32]	@ (8003c14 <HAL_MspInit+0x44>)
 8003bf4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bf8:	6593      	str	r3, [r2, #88]	@ 0x58
 8003bfa:	4b06      	ldr	r3, [pc, #24]	@ (8003c14 <HAL_MspInit+0x44>)
 8003bfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c02:	603b      	str	r3, [r7, #0]
 8003c04:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8003c06:	f008 fc1f 	bl	800c448 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003c0a:	bf00      	nop
 8003c0c:	3708      	adds	r7, #8
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bd80      	pop	{r7, pc}
 8003c12:	bf00      	nop
 8003c14:	40021000 	.word	0x40021000

08003c18 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b09c      	sub	sp, #112	@ 0x70
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c20:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003c24:	2200      	movs	r2, #0
 8003c26:	601a      	str	r2, [r3, #0]
 8003c28:	605a      	str	r2, [r3, #4]
 8003c2a:	609a      	str	r2, [r3, #8]
 8003c2c:	60da      	str	r2, [r3, #12]
 8003c2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003c30:	f107 0318 	add.w	r3, r7, #24
 8003c34:	2244      	movs	r2, #68	@ 0x44
 8003c36:	2100      	movs	r1, #0
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f013 fc76 	bl	801752a <memset>
  if(hadc->Instance==ADC1)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c46:	d14d      	bne.n	8003ce4 <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003c48:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003c4c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8003c4e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8003c52:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003c54:	f107 0318 	add.w	r3, r7, #24
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f009 f933 	bl	800cec4 <HAL_RCCEx_PeriphCLKConfig>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d001      	beq.n	8003c68 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8003c64:	f7ff ffae 	bl	8003bc4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003c68:	4b20      	ldr	r3, [pc, #128]	@ (8003cec <HAL_ADC_MspInit+0xd4>)
 8003c6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c6c:	4a1f      	ldr	r2, [pc, #124]	@ (8003cec <HAL_ADC_MspInit+0xd4>)
 8003c6e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003c72:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c74:	4b1d      	ldr	r3, [pc, #116]	@ (8003cec <HAL_ADC_MspInit+0xd4>)
 8003c76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c78:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003c7c:	617b      	str	r3, [r7, #20]
 8003c7e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c80:	4b1a      	ldr	r3, [pc, #104]	@ (8003cec <HAL_ADC_MspInit+0xd4>)
 8003c82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c84:	4a19      	ldr	r2, [pc, #100]	@ (8003cec <HAL_ADC_MspInit+0xd4>)
 8003c86:	f043 0301 	orr.w	r3, r3, #1
 8003c8a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c8c:	4b17      	ldr	r3, [pc, #92]	@ (8003cec <HAL_ADC_MspInit+0xd4>)
 8003c8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c90:	f003 0301 	and.w	r3, r3, #1
 8003c94:	613b      	str	r3, [r7, #16]
 8003c96:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c98:	4b14      	ldr	r3, [pc, #80]	@ (8003cec <HAL_ADC_MspInit+0xd4>)
 8003c9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c9c:	4a13      	ldr	r2, [pc, #76]	@ (8003cec <HAL_ADC_MspInit+0xd4>)
 8003c9e:	f043 0302 	orr.w	r3, r3, #2
 8003ca2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ca4:	4b11      	ldr	r3, [pc, #68]	@ (8003cec <HAL_ADC_MspInit+0xd4>)
 8003ca6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ca8:	f003 0302 	and.w	r3, r3, #2
 8003cac:	60fb      	str	r3, [r7, #12]
 8003cae:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 8003cb0:	2303      	movs	r3, #3
 8003cb2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003cb4:	2303      	movs	r3, #3
 8003cb6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cb8:	2300      	movs	r3, #0
 8003cba:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cbc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003cc0:	4619      	mov	r1, r3
 8003cc2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003cc6:	f005 fd19 	bl	80096fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AIN4_Pin|AIN3_Pin;
 8003cca:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8003cce:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003cd0:	2303      	movs	r3, #3
 8003cd2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003cd8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003cdc:	4619      	mov	r1, r3
 8003cde:	4804      	ldr	r0, [pc, #16]	@ (8003cf0 <HAL_ADC_MspInit+0xd8>)
 8003ce0:	f005 fd0c 	bl	80096fc <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003ce4:	bf00      	nop
 8003ce6:	3770      	adds	r7, #112	@ 0x70
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	bd80      	pop	{r7, pc}
 8003cec:	40021000 	.word	0x40021000
 8003cf0:	48000400 	.word	0x48000400

08003cf4 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b08a      	sub	sp, #40	@ 0x28
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cfc:	f107 0314 	add.w	r3, r7, #20
 8003d00:	2200      	movs	r2, #0
 8003d02:	601a      	str	r2, [r3, #0]
 8003d04:	605a      	str	r2, [r3, #4]
 8003d06:	609a      	str	r2, [r3, #8]
 8003d08:	60da      	str	r2, [r3, #12]
 8003d0a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a15      	ldr	r2, [pc, #84]	@ (8003d68 <HAL_DAC_MspInit+0x74>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d124      	bne.n	8003d60 <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8003d16:	4b15      	ldr	r3, [pc, #84]	@ (8003d6c <HAL_DAC_MspInit+0x78>)
 8003d18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d1a:	4a14      	ldr	r2, [pc, #80]	@ (8003d6c <HAL_DAC_MspInit+0x78>)
 8003d1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d22:	4b12      	ldr	r3, [pc, #72]	@ (8003d6c <HAL_DAC_MspInit+0x78>)
 8003d24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d26:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d2a:	613b      	str	r3, [r7, #16]
 8003d2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d2e:	4b0f      	ldr	r3, [pc, #60]	@ (8003d6c <HAL_DAC_MspInit+0x78>)
 8003d30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d32:	4a0e      	ldr	r2, [pc, #56]	@ (8003d6c <HAL_DAC_MspInit+0x78>)
 8003d34:	f043 0301 	orr.w	r3, r3, #1
 8003d38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8003d6c <HAL_DAC_MspInit+0x78>)
 8003d3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d3e:	f003 0301 	and.w	r3, r3, #1
 8003d42:	60fb      	str	r3, [r7, #12]
 8003d44:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = AOUT1_Pin|AOUT2_Pin;
 8003d46:	2330      	movs	r3, #48	@ 0x30
 8003d48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003d4a:	2303      	movs	r3, #3
 8003d4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d52:	f107 0314 	add.w	r3, r7, #20
 8003d56:	4619      	mov	r1, r3
 8003d58:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003d5c:	f005 fcce 	bl	80096fc <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8003d60:	bf00      	nop
 8003d62:	3728      	adds	r7, #40	@ 0x28
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}
 8003d68:	50000800 	.word	0x50000800
 8003d6c:	40021000 	.word	0x40021000

08003d70 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b09c      	sub	sp, #112	@ 0x70
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d78:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	601a      	str	r2, [r3, #0]
 8003d80:	605a      	str	r2, [r3, #4]
 8003d82:	609a      	str	r2, [r3, #8]
 8003d84:	60da      	str	r2, [r3, #12]
 8003d86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003d88:	f107 0318 	add.w	r3, r7, #24
 8003d8c:	2244      	movs	r2, #68	@ 0x44
 8003d8e:	2100      	movs	r1, #0
 8003d90:	4618      	mov	r0, r3
 8003d92:	f013 fbca 	bl	801752a <memset>
  if(hi2c->Instance==I2C1)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4a2d      	ldr	r2, [pc, #180]	@ (8003e50 <HAL_I2C_MspInit+0xe0>)
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d153      	bne.n	8003e48 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003da0:	2340      	movs	r3, #64	@ 0x40
 8003da2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003da4:	2300      	movs	r3, #0
 8003da6:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003da8:	f107 0318 	add.w	r3, r7, #24
 8003dac:	4618      	mov	r0, r3
 8003dae:	f009 f889 	bl	800cec4 <HAL_RCCEx_PeriphCLKConfig>
 8003db2:	4603      	mov	r3, r0
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d001      	beq.n	8003dbc <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8003db8:	f7ff ff04 	bl	8003bc4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dbc:	4b25      	ldr	r3, [pc, #148]	@ (8003e54 <HAL_I2C_MspInit+0xe4>)
 8003dbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dc0:	4a24      	ldr	r2, [pc, #144]	@ (8003e54 <HAL_I2C_MspInit+0xe4>)
 8003dc2:	f043 0301 	orr.w	r3, r3, #1
 8003dc6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003dc8:	4b22      	ldr	r3, [pc, #136]	@ (8003e54 <HAL_I2C_MspInit+0xe4>)
 8003dca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dcc:	f003 0301 	and.w	r3, r3, #1
 8003dd0:	617b      	str	r3, [r7, #20]
 8003dd2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dd4:	4b1f      	ldr	r3, [pc, #124]	@ (8003e54 <HAL_I2C_MspInit+0xe4>)
 8003dd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dd8:	4a1e      	ldr	r2, [pc, #120]	@ (8003e54 <HAL_I2C_MspInit+0xe4>)
 8003dda:	f043 0302 	orr.w	r3, r3, #2
 8003dde:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003de0:	4b1c      	ldr	r3, [pc, #112]	@ (8003e54 <HAL_I2C_MspInit+0xe4>)
 8003de2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003de4:	f003 0302 	and.w	r3, r3, #2
 8003de8:	613b      	str	r3, [r7, #16]
 8003dea:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003dec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003df0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003df2:	2312      	movs	r3, #18
 8003df4:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003df6:	2300      	movs	r3, #0
 8003df8:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003dfe:	2304      	movs	r3, #4
 8003e00:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e02:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003e06:	4619      	mov	r1, r3
 8003e08:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e0c:	f005 fc76 	bl	80096fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003e10:	2380      	movs	r3, #128	@ 0x80
 8003e12:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003e14:	2312      	movs	r3, #18
 8003e16:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e18:	2300      	movs	r3, #0
 8003e1a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003e20:	2304      	movs	r3, #4
 8003e22:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e24:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003e28:	4619      	mov	r1, r3
 8003e2a:	480b      	ldr	r0, [pc, #44]	@ (8003e58 <HAL_I2C_MspInit+0xe8>)
 8003e2c:	f005 fc66 	bl	80096fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003e30:	4b08      	ldr	r3, [pc, #32]	@ (8003e54 <HAL_I2C_MspInit+0xe4>)
 8003e32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e34:	4a07      	ldr	r2, [pc, #28]	@ (8003e54 <HAL_I2C_MspInit+0xe4>)
 8003e36:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003e3a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e3c:	4b05      	ldr	r3, [pc, #20]	@ (8003e54 <HAL_I2C_MspInit+0xe4>)
 8003e3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e40:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e44:	60fb      	str	r3, [r7, #12]
 8003e46:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003e48:	bf00      	nop
 8003e4a:	3770      	adds	r7, #112	@ 0x70
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bd80      	pop	{r7, pc}
 8003e50:	40005400 	.word	0x40005400
 8003e54:	40021000 	.word	0x40021000
 8003e58:	48000400 	.word	0x48000400

08003e5c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b08a      	sub	sp, #40	@ 0x28
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e64:	f107 0314 	add.w	r3, r7, #20
 8003e68:	2200      	movs	r2, #0
 8003e6a:	601a      	str	r2, [r3, #0]
 8003e6c:	605a      	str	r2, [r3, #4]
 8003e6e:	609a      	str	r2, [r3, #8]
 8003e70:	60da      	str	r2, [r3, #12]
 8003e72:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a25      	ldr	r2, [pc, #148]	@ (8003f10 <HAL_SPI_MspInit+0xb4>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d144      	bne.n	8003f08 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003e7e:	4b25      	ldr	r3, [pc, #148]	@ (8003f14 <HAL_SPI_MspInit+0xb8>)
 8003e80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e82:	4a24      	ldr	r2, [pc, #144]	@ (8003f14 <HAL_SPI_MspInit+0xb8>)
 8003e84:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003e88:	6613      	str	r3, [r2, #96]	@ 0x60
 8003e8a:	4b22      	ldr	r3, [pc, #136]	@ (8003f14 <HAL_SPI_MspInit+0xb8>)
 8003e8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e8e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003e92:	613b      	str	r3, [r7, #16]
 8003e94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e96:	4b1f      	ldr	r3, [pc, #124]	@ (8003f14 <HAL_SPI_MspInit+0xb8>)
 8003e98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e9a:	4a1e      	ldr	r2, [pc, #120]	@ (8003f14 <HAL_SPI_MspInit+0xb8>)
 8003e9c:	f043 0301 	orr.w	r3, r3, #1
 8003ea0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ea2:	4b1c      	ldr	r3, [pc, #112]	@ (8003f14 <HAL_SPI_MspInit+0xb8>)
 8003ea4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ea6:	f003 0301 	and.w	r3, r3, #1
 8003eaa:	60fb      	str	r3, [r7, #12]
 8003eac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003eae:	4b19      	ldr	r3, [pc, #100]	@ (8003f14 <HAL_SPI_MspInit+0xb8>)
 8003eb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003eb2:	4a18      	ldr	r2, [pc, #96]	@ (8003f14 <HAL_SPI_MspInit+0xb8>)
 8003eb4:	f043 0302 	orr.w	r3, r3, #2
 8003eb8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003eba:	4b16      	ldr	r3, [pc, #88]	@ (8003f14 <HAL_SPI_MspInit+0xb8>)
 8003ebc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ebe:	f003 0302 	and.w	r3, r3, #2
 8003ec2:	60bb      	str	r3, [r7, #8]
 8003ec4:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003ec6:	23c0      	movs	r3, #192	@ 0xc0
 8003ec8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003eca:	2302      	movs	r3, #2
 8003ecc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003ed6:	2305      	movs	r3, #5
 8003ed8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003eda:	f107 0314 	add.w	r3, r7, #20
 8003ede:	4619      	mov	r1, r3
 8003ee0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003ee4:	f005 fc0a 	bl	80096fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003ee8:	2308      	movs	r3, #8
 8003eea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003eec:	2302      	movs	r3, #2
 8003eee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003ef8:	2305      	movs	r3, #5
 8003efa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003efc:	f107 0314 	add.w	r3, r7, #20
 8003f00:	4619      	mov	r1, r3
 8003f02:	4805      	ldr	r0, [pc, #20]	@ (8003f18 <HAL_SPI_MspInit+0xbc>)
 8003f04:	f005 fbfa 	bl	80096fc <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8003f08:	bf00      	nop
 8003f0a:	3728      	adds	r7, #40	@ 0x28
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}
 8003f10:	40013000 	.word	0x40013000
 8003f14:	40021000 	.word	0x40021000
 8003f18:	48000400 	.word	0x48000400

08003f1c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b09a      	sub	sp, #104	@ 0x68
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f24:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003f28:	2200      	movs	r2, #0
 8003f2a:	601a      	str	r2, [r3, #0]
 8003f2c:	605a      	str	r2, [r3, #4]
 8003f2e:	609a      	str	r2, [r3, #8]
 8003f30:	60da      	str	r2, [r3, #12]
 8003f32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003f34:	f107 0310 	add.w	r3, r7, #16
 8003f38:	2244      	movs	r2, #68	@ 0x44
 8003f3a:	2100      	movs	r1, #0
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	f013 faf4 	bl	801752a <memset>
  if(huart->Instance==USART1)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4a4d      	ldr	r2, [pc, #308]	@ (800407c <HAL_UART_MspInit+0x160>)
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	f040 8093 	bne.w	8004074 <HAL_UART_MspInit+0x158>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003f52:	2300      	movs	r3, #0
 8003f54:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003f56:	f107 0310 	add.w	r3, r7, #16
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f008 ffb2 	bl	800cec4 <HAL_RCCEx_PeriphCLKConfig>
 8003f60:	4603      	mov	r3, r0
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d001      	beq.n	8003f6a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003f66:	f7ff fe2d 	bl	8003bc4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003f6a:	4b45      	ldr	r3, [pc, #276]	@ (8004080 <HAL_UART_MspInit+0x164>)
 8003f6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f6e:	4a44      	ldr	r2, [pc, #272]	@ (8004080 <HAL_UART_MspInit+0x164>)
 8003f70:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f74:	6613      	str	r3, [r2, #96]	@ 0x60
 8003f76:	4b42      	ldr	r3, [pc, #264]	@ (8004080 <HAL_UART_MspInit+0x164>)
 8003f78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f7e:	60fb      	str	r3, [r7, #12]
 8003f80:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f82:	4b3f      	ldr	r3, [pc, #252]	@ (8004080 <HAL_UART_MspInit+0x164>)
 8003f84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f86:	4a3e      	ldr	r2, [pc, #248]	@ (8004080 <HAL_UART_MspInit+0x164>)
 8003f88:	f043 0301 	orr.w	r3, r3, #1
 8003f8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f8e:	4b3c      	ldr	r3, [pc, #240]	@ (8004080 <HAL_UART_MspInit+0x164>)
 8003f90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f92:	f003 0301 	and.w	r3, r3, #1
 8003f96:	60bb      	str	r3, [r7, #8]
 8003f98:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 8003f9a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003f9e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fa0:	2302      	movs	r3, #2
 8003fa2:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fa8:	2300      	movs	r3, #0
 8003faa:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003fac:	2307      	movs	r3, #7
 8003fae:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fb0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003fb4:	4619      	mov	r1, r3
 8003fb6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003fba:	f005 fb9f 	bl	80096fc <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8003fbe:	4b31      	ldr	r3, [pc, #196]	@ (8004084 <HAL_UART_MspInit+0x168>)
 8003fc0:	4a31      	ldr	r2, [pc, #196]	@ (8004088 <HAL_UART_MspInit+0x16c>)
 8003fc2:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8003fc4:	4b2f      	ldr	r3, [pc, #188]	@ (8004084 <HAL_UART_MspInit+0x168>)
 8003fc6:	2218      	movs	r2, #24
 8003fc8:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003fca:	4b2e      	ldr	r3, [pc, #184]	@ (8004084 <HAL_UART_MspInit+0x168>)
 8003fcc:	2200      	movs	r2, #0
 8003fce:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003fd0:	4b2c      	ldr	r3, [pc, #176]	@ (8004084 <HAL_UART_MspInit+0x168>)
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003fd6:	4b2b      	ldr	r3, [pc, #172]	@ (8004084 <HAL_UART_MspInit+0x168>)
 8003fd8:	2280      	movs	r2, #128	@ 0x80
 8003fda:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003fdc:	4b29      	ldr	r3, [pc, #164]	@ (8004084 <HAL_UART_MspInit+0x168>)
 8003fde:	2200      	movs	r2, #0
 8003fe0:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003fe2:	4b28      	ldr	r3, [pc, #160]	@ (8004084 <HAL_UART_MspInit+0x168>)
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8003fe8:	4b26      	ldr	r3, [pc, #152]	@ (8004084 <HAL_UART_MspInit+0x168>)
 8003fea:	2200      	movs	r2, #0
 8003fec:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003fee:	4b25      	ldr	r3, [pc, #148]	@ (8004084 <HAL_UART_MspInit+0x168>)
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003ff4:	4823      	ldr	r0, [pc, #140]	@ (8004084 <HAL_UART_MspInit+0x168>)
 8003ff6:	f005 f84f 	bl	8009098 <HAL_DMA_Init>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d001      	beq.n	8004004 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8004000:	f7ff fde0 	bl	8003bc4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	4a1f      	ldr	r2, [pc, #124]	@ (8004084 <HAL_UART_MspInit+0x168>)
 8004008:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800400c:	4a1d      	ldr	r2, [pc, #116]	@ (8004084 <HAL_UART_MspInit+0x168>)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8004012:	4b1e      	ldr	r3, [pc, #120]	@ (800408c <HAL_UART_MspInit+0x170>)
 8004014:	4a1e      	ldr	r2, [pc, #120]	@ (8004090 <HAL_UART_MspInit+0x174>)
 8004016:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8004018:	4b1c      	ldr	r3, [pc, #112]	@ (800408c <HAL_UART_MspInit+0x170>)
 800401a:	2219      	movs	r2, #25
 800401c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800401e:	4b1b      	ldr	r3, [pc, #108]	@ (800408c <HAL_UART_MspInit+0x170>)
 8004020:	2210      	movs	r2, #16
 8004022:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004024:	4b19      	ldr	r3, [pc, #100]	@ (800408c <HAL_UART_MspInit+0x170>)
 8004026:	2200      	movs	r2, #0
 8004028:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800402a:	4b18      	ldr	r3, [pc, #96]	@ (800408c <HAL_UART_MspInit+0x170>)
 800402c:	2280      	movs	r2, #128	@ 0x80
 800402e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004030:	4b16      	ldr	r3, [pc, #88]	@ (800408c <HAL_UART_MspInit+0x170>)
 8004032:	2200      	movs	r2, #0
 8004034:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004036:	4b15      	ldr	r3, [pc, #84]	@ (800408c <HAL_UART_MspInit+0x170>)
 8004038:	2200      	movs	r2, #0
 800403a:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800403c:	4b13      	ldr	r3, [pc, #76]	@ (800408c <HAL_UART_MspInit+0x170>)
 800403e:	2200      	movs	r2, #0
 8004040:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004042:	4b12      	ldr	r3, [pc, #72]	@ (800408c <HAL_UART_MspInit+0x170>)
 8004044:	2200      	movs	r2, #0
 8004046:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004048:	4810      	ldr	r0, [pc, #64]	@ (800408c <HAL_UART_MspInit+0x170>)
 800404a:	f005 f825 	bl	8009098 <HAL_DMA_Init>
 800404e:	4603      	mov	r3, r0
 8004050:	2b00      	cmp	r3, #0
 8004052:	d001      	beq.n	8004058 <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 8004054:	f7ff fdb6 	bl	8003bc4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	4a0c      	ldr	r2, [pc, #48]	@ (800408c <HAL_UART_MspInit+0x170>)
 800405c:	67da      	str	r2, [r3, #124]	@ 0x7c
 800405e:	4a0b      	ldr	r2, [pc, #44]	@ (800408c <HAL_UART_MspInit+0x170>)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004064:	2200      	movs	r2, #0
 8004066:	2100      	movs	r1, #0
 8004068:	2025      	movs	r0, #37	@ 0x25
 800406a:	f004 fd6a 	bl	8008b42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800406e:	2025      	movs	r0, #37	@ 0x25
 8004070:	f004 fd81 	bl	8008b76 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8004074:	bf00      	nop
 8004076:	3768      	adds	r7, #104	@ 0x68
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}
 800407c:	40013800 	.word	0x40013800
 8004080:	40021000 	.word	0x40021000
 8004084:	2000122c 	.word	0x2000122c
 8004088:	40020008 	.word	0x40020008
 800408c:	2000128c 	.word	0x2000128c
 8004090:	4002001c 	.word	0x4002001c

08004094 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004094:	b480      	push	{r7}
 8004096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004098:	bf00      	nop
 800409a:	e7fd      	b.n	8004098 <NMI_Handler+0x4>

0800409c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800409c:	b480      	push	{r7}
 800409e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80040a0:	bf00      	nop
 80040a2:	e7fd      	b.n	80040a0 <HardFault_Handler+0x4>

080040a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80040a4:	b480      	push	{r7}
 80040a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80040a8:	bf00      	nop
 80040aa:	e7fd      	b.n	80040a8 <MemManage_Handler+0x4>

080040ac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80040ac:	b480      	push	{r7}
 80040ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80040b0:	bf00      	nop
 80040b2:	e7fd      	b.n	80040b0 <BusFault_Handler+0x4>

080040b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80040b4:	b480      	push	{r7}
 80040b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80040b8:	bf00      	nop
 80040ba:	e7fd      	b.n	80040b8 <UsageFault_Handler+0x4>

080040bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80040bc:	b480      	push	{r7}
 80040be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80040c0:	bf00      	nop
 80040c2:	46bd      	mov	sp, r7
 80040c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c8:	4770      	bx	lr

080040ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80040ca:	b480      	push	{r7}
 80040cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80040ce:	bf00      	nop
 80040d0:	46bd      	mov	sp, r7
 80040d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d6:	4770      	bx	lr

080040d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80040d8:	b480      	push	{r7}
 80040da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80040dc:	bf00      	nop
 80040de:	46bd      	mov	sp, r7
 80040e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e4:	4770      	bx	lr

080040e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80040e6:	b580      	push	{r7, lr}
 80040e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80040ea:	f002 ffdf 	bl	80070ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80040ee:	bf00      	nop
 80040f0:	bd80      	pop	{r7, pc}
	...

080040f4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80040f8:	4802      	ldr	r0, [pc, #8]	@ (8004104 <DMA1_Channel1_IRQHandler+0x10>)
 80040fa:	f005 f9b0 	bl	800945e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80040fe:	bf00      	nop
 8004100:	bd80      	pop	{r7, pc}
 8004102:	bf00      	nop
 8004104:	2000122c 	.word	0x2000122c

08004108 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800410c:	4802      	ldr	r0, [pc, #8]	@ (8004118 <DMA1_Channel2_IRQHandler+0x10>)
 800410e:	f005 f9a6 	bl	800945e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8004112:	bf00      	nop
 8004114:	bd80      	pop	{r7, pc}
 8004116:	bf00      	nop
 8004118:	2000128c 	.word	0x2000128c

0800411c <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8004120:	4802      	ldr	r0, [pc, #8]	@ (800412c <USB_LP_IRQHandler+0x10>)
 8004122:	f006 fcdc 	bl	800aade <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8004126:	bf00      	nop
 8004128:	bd80      	pop	{r7, pc}
 800412a:	bf00      	nop
 800412c:	200037c8 	.word	0x200037c8

08004130 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004134:	480c      	ldr	r0, [pc, #48]	@ (8004168 <USART1_IRQHandler+0x38>)
 8004136:	f009 ff29 	bl	800df8c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  // Check if TC interrupt is triggered
  	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)) {
 800413a:	4b0b      	ldr	r3, [pc, #44]	@ (8004168 <USART1_IRQHandler+0x38>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	69db      	ldr	r3, [r3, #28]
 8004140:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004144:	2b40      	cmp	r3, #64	@ 0x40
 8004146:	d10d      	bne.n	8004164 <USART1_IRQHandler+0x34>
  		// Clear the TC interrupt flag
  		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_TC);
 8004148:	4b07      	ldr	r3, [pc, #28]	@ (8004168 <USART1_IRQHandler+0x38>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	2240      	movs	r2, #64	@ 0x40
 800414e:	621a      	str	r2, [r3, #32]

  		// Disable TC interrupt (optional, if no longer needed)
  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8004150:	4b05      	ldr	r3, [pc, #20]	@ (8004168 <USART1_IRQHandler+0x38>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	4b04      	ldr	r3, [pc, #16]	@ (8004168 <USART1_IRQHandler+0x38>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800415e:	601a      	str	r2, [r3, #0]

  		// Call the post-transmission function from RS485.c
  		RS485_TCCallback();
 8004160:	f001 ff74 	bl	800604c <RS485_TCCallback>
  	}
  /* USER CODE END USART1_IRQn 1 */
}
 8004164:	bf00      	nop
 8004166:	bd80      	pop	{r7, pc}
 8004168:	20001198 	.word	0x20001198

0800416c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800416c:	b480      	push	{r7}
 800416e:	af00      	add	r7, sp, #0
  return 1;
 8004170:	2301      	movs	r3, #1
}
 8004172:	4618      	mov	r0, r3
 8004174:	46bd      	mov	sp, r7
 8004176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417a:	4770      	bx	lr

0800417c <_kill>:

int _kill(int pid, int sig)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b082      	sub	sp, #8
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
 8004184:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004186:	f013 fa23 	bl	80175d0 <__errno>
 800418a:	4603      	mov	r3, r0
 800418c:	2216      	movs	r2, #22
 800418e:	601a      	str	r2, [r3, #0]
  return -1;
 8004190:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004194:	4618      	mov	r0, r3
 8004196:	3708      	adds	r7, #8
 8004198:	46bd      	mov	sp, r7
 800419a:	bd80      	pop	{r7, pc}

0800419c <_exit>:

void _exit (int status)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b082      	sub	sp, #8
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80041a4:	f04f 31ff 	mov.w	r1, #4294967295
 80041a8:	6878      	ldr	r0, [r7, #4]
 80041aa:	f7ff ffe7 	bl	800417c <_kill>
  while (1) {}    /* Make sure we hang here */
 80041ae:	bf00      	nop
 80041b0:	e7fd      	b.n	80041ae <_exit+0x12>

080041b2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80041b2:	b580      	push	{r7, lr}
 80041b4:	b086      	sub	sp, #24
 80041b6:	af00      	add	r7, sp, #0
 80041b8:	60f8      	str	r0, [r7, #12]
 80041ba:	60b9      	str	r1, [r7, #8]
 80041bc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041be:	2300      	movs	r3, #0
 80041c0:	617b      	str	r3, [r7, #20]
 80041c2:	e00a      	b.n	80041da <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80041c4:	f3af 8000 	nop.w
 80041c8:	4601      	mov	r1, r0
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	1c5a      	adds	r2, r3, #1
 80041ce:	60ba      	str	r2, [r7, #8]
 80041d0:	b2ca      	uxtb	r2, r1
 80041d2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	3301      	adds	r3, #1
 80041d8:	617b      	str	r3, [r7, #20]
 80041da:	697a      	ldr	r2, [r7, #20]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	429a      	cmp	r2, r3
 80041e0:	dbf0      	blt.n	80041c4 <_read+0x12>
  }

  return len;
 80041e2:	687b      	ldr	r3, [r7, #4]
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	3718      	adds	r7, #24
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}

080041ec <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b086      	sub	sp, #24
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	60f8      	str	r0, [r7, #12]
 80041f4:	60b9      	str	r1, [r7, #8]
 80041f6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041f8:	2300      	movs	r3, #0
 80041fa:	617b      	str	r3, [r7, #20]
 80041fc:	e009      	b.n	8004212 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80041fe:	68bb      	ldr	r3, [r7, #8]
 8004200:	1c5a      	adds	r2, r3, #1
 8004202:	60ba      	str	r2, [r7, #8]
 8004204:	781b      	ldrb	r3, [r3, #0]
 8004206:	4618      	mov	r0, r3
 8004208:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800420c:	697b      	ldr	r3, [r7, #20]
 800420e:	3301      	adds	r3, #1
 8004210:	617b      	str	r3, [r7, #20]
 8004212:	697a      	ldr	r2, [r7, #20]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	429a      	cmp	r2, r3
 8004218:	dbf1      	blt.n	80041fe <_write+0x12>
  }
  return len;
 800421a:	687b      	ldr	r3, [r7, #4]
}
 800421c:	4618      	mov	r0, r3
 800421e:	3718      	adds	r7, #24
 8004220:	46bd      	mov	sp, r7
 8004222:	bd80      	pop	{r7, pc}

08004224 <_close>:

int _close(int file)
{
 8004224:	b480      	push	{r7}
 8004226:	b083      	sub	sp, #12
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800422c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004230:	4618      	mov	r0, r3
 8004232:	370c      	adds	r7, #12
 8004234:	46bd      	mov	sp, r7
 8004236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423a:	4770      	bx	lr

0800423c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800423c:	b480      	push	{r7}
 800423e:	b083      	sub	sp, #12
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
 8004244:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800424c:	605a      	str	r2, [r3, #4]
  return 0;
 800424e:	2300      	movs	r3, #0
}
 8004250:	4618      	mov	r0, r3
 8004252:	370c      	adds	r7, #12
 8004254:	46bd      	mov	sp, r7
 8004256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425a:	4770      	bx	lr

0800425c <_isatty>:

int _isatty(int file)
{
 800425c:	b480      	push	{r7}
 800425e:	b083      	sub	sp, #12
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004264:	2301      	movs	r3, #1
}
 8004266:	4618      	mov	r0, r3
 8004268:	370c      	adds	r7, #12
 800426a:	46bd      	mov	sp, r7
 800426c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004270:	4770      	bx	lr

08004272 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004272:	b480      	push	{r7}
 8004274:	b085      	sub	sp, #20
 8004276:	af00      	add	r7, sp, #0
 8004278:	60f8      	str	r0, [r7, #12]
 800427a:	60b9      	str	r1, [r7, #8]
 800427c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800427e:	2300      	movs	r3, #0
}
 8004280:	4618      	mov	r0, r3
 8004282:	3714      	adds	r7, #20
 8004284:	46bd      	mov	sp, r7
 8004286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428a:	4770      	bx	lr

0800428c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b086      	sub	sp, #24
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004294:	4a14      	ldr	r2, [pc, #80]	@ (80042e8 <_sbrk+0x5c>)
 8004296:	4b15      	ldr	r3, [pc, #84]	@ (80042ec <_sbrk+0x60>)
 8004298:	1ad3      	subs	r3, r2, r3
 800429a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800429c:	697b      	ldr	r3, [r7, #20]
 800429e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80042a0:	4b13      	ldr	r3, [pc, #76]	@ (80042f0 <_sbrk+0x64>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d102      	bne.n	80042ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80042a8:	4b11      	ldr	r3, [pc, #68]	@ (80042f0 <_sbrk+0x64>)
 80042aa:	4a12      	ldr	r2, [pc, #72]	@ (80042f4 <_sbrk+0x68>)
 80042ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80042ae:	4b10      	ldr	r3, [pc, #64]	@ (80042f0 <_sbrk+0x64>)
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	4413      	add	r3, r2
 80042b6:	693a      	ldr	r2, [r7, #16]
 80042b8:	429a      	cmp	r2, r3
 80042ba:	d207      	bcs.n	80042cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80042bc:	f013 f988 	bl	80175d0 <__errno>
 80042c0:	4603      	mov	r3, r0
 80042c2:	220c      	movs	r2, #12
 80042c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80042c6:	f04f 33ff 	mov.w	r3, #4294967295
 80042ca:	e009      	b.n	80042e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80042cc:	4b08      	ldr	r3, [pc, #32]	@ (80042f0 <_sbrk+0x64>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80042d2:	4b07      	ldr	r3, [pc, #28]	@ (80042f0 <_sbrk+0x64>)
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	4413      	add	r3, r2
 80042da:	4a05      	ldr	r2, [pc, #20]	@ (80042f0 <_sbrk+0x64>)
 80042dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80042de:	68fb      	ldr	r3, [r7, #12]
}
 80042e0:	4618      	mov	r0, r3
 80042e2:	3718      	adds	r7, #24
 80042e4:	46bd      	mov	sp, r7
 80042e6:	bd80      	pop	{r7, pc}
 80042e8:	20008000 	.word	0x20008000
 80042ec:	00000400 	.word	0x00000400
 80042f0:	200012ec 	.word	0x200012ec
 80042f4:	20003e10 	.word	0x20003e10

080042f8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80042f8:	b480      	push	{r7}
 80042fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80042fc:	4b06      	ldr	r3, [pc, #24]	@ (8004318 <SystemInit+0x20>)
 80042fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004302:	4a05      	ldr	r2, [pc, #20]	@ (8004318 <SystemInit+0x20>)
 8004304:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004308:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800430c:	bf00      	nop
 800430e:	46bd      	mov	sp, r7
 8004310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004314:	4770      	bx	lr
 8004316:	bf00      	nop
 8004318:	e000ed00 	.word	0xe000ed00

0800431c <usb_serial_print>:
/**
 * @Brief Prints a message to the serial output over USB.
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 800431c:	b580      	push	{r7, lr}
 800431e:	b084      	sub	sp, #16
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 8004324:	6878      	ldr	r0, [r7, #4]
 8004326:	f7fb ffcb 	bl	80002c0 <strlen>
 800432a:	4603      	mov	r3, r0
 800432c:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 800432e:	89fb      	ldrh	r3, [r7, #14]
 8004330:	4619      	mov	r1, r3
 8004332:	6878      	ldr	r0, [r7, #4]
 8004334:	f011 fee0 	bl	80160f8 <CDC_Transmit_FS>
}
 8004338:	bf00      	nop
 800433a:	3710      	adds	r7, #16
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}

08004340 <usb_serial_println>:
/**
 * @Brief Prints a message to the serial output over USB ending with a new line (\r\n).
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_println(const char *msg) {
 8004340:	b580      	push	{r7, lr}
 8004342:	b0a2      	sub	sp, #136	@ 0x88
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 8004348:	f107 0008 	add.w	r0, r7, #8
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	4a06      	ldr	r2, [pc, #24]	@ (8004368 <usb_serial_println+0x28>)
 8004350:	2180      	movs	r1, #128	@ 0x80
 8004352:	f013 f835 	bl	80173c0 <sniprintf>
	usb_serial_print(buffer);
 8004356:	f107 0308 	add.w	r3, r7, #8
 800435a:	4618      	mov	r0, r3
 800435c:	f7ff ffde 	bl	800431c <usb_serial_print>
}
 8004360:	bf00      	nop
 8004362:	3788      	adds	r7, #136	@ 0x88
 8004364:	46bd      	mov	sp, r7
 8004366:	bd80      	pop	{r7, pc}
 8004368:	08019960 	.word	0x08019960

0800436c <modbus_Setup>:

// SLAVE ADDRESS
static uint8_t slave_address;

// Setup slave address
void modbus_Setup(uint8_t slaveAddress) {
 800436c:	b480      	push	{r7}
 800436e:	b083      	sub	sp, #12
 8004370:	af00      	add	r7, sp, #0
 8004372:	4603      	mov	r3, r0
 8004374:	71fb      	strb	r3, [r7, #7]
	slave_address = slaveAddress;
 8004376:	4a04      	ldr	r2, [pc, #16]	@ (8004388 <modbus_Setup+0x1c>)
 8004378:	79fb      	ldrb	r3, [r7, #7]
 800437a:	7013      	strb	r3, [r2, #0]
}
 800437c:	bf00      	nop
 800437e:	370c      	adds	r7, #12
 8004380:	46bd      	mov	sp, r7
 8004382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004386:	4770      	bx	lr
 8004388:	200012f0 	.word	0x200012f0

0800438c <modbus_handle_frame>:

// Handle a full received modbus frame
void modbus_handle_frame(uint8_t* frame, uint16_t len) {
 800438c:	b580      	push	{r7, lr}
 800438e:	b0e0      	sub	sp, #384	@ 0x180
 8004390:	af00      	add	r7, sp, #0
 8004392:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004396:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800439a:	6018      	str	r0, [r3, #0]
 800439c:	460a      	mov	r2, r1
 800439e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80043a2:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80043a6:	801a      	strh	r2, [r3, #0]
	if (len < 6) return;
 80043a8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80043ac:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80043b0:	881b      	ldrh	r3, [r3, #0]
 80043b2:	2b05      	cmp	r3, #5
 80043b4:	f240 85a5 	bls.w	8004f02 <modbus_handle_frame+0xb76>

	uint8_t address = frame[0];
 80043b8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80043bc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	781b      	ldrb	r3, [r3, #0]
 80043c4:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	uint8_t function = frame[1];
 80043c8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80043cc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	785b      	ldrb	r3, [r3, #1]
 80043d4:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

	// Check if the frame is for us
	if (address != slave_address) return;
 80043d8:	4bcb      	ldr	r3, [pc, #812]	@ (8004708 <modbus_handle_frame+0x37c>)
 80043da:	781b      	ldrb	r3, [r3, #0]
 80043dc:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 80043e0:	429a      	cmp	r2, r3
 80043e2:	f040 8590 	bne.w	8004f06 <modbus_handle_frame+0xb7a>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 80043e6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80043ea:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80043ee:	881b      	ldrh	r3, [r3, #0]
 80043f0:	3b01      	subs	r3, #1
 80043f2:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 80043f6:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80043fa:	6812      	ldr	r2, [r2, #0]
 80043fc:	4413      	add	r3, r2
 80043fe:	781b      	ldrb	r3, [r3, #0]
 8004400:	b21b      	sxth	r3, r3
 8004402:	021b      	lsls	r3, r3, #8
 8004404:	b21a      	sxth	r2, r3
 8004406:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800440a:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800440e:	881b      	ldrh	r3, [r3, #0]
 8004410:	3b02      	subs	r3, #2
 8004412:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8004416:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 800441a:	6809      	ldr	r1, [r1, #0]
 800441c:	440b      	add	r3, r1
 800441e:	781b      	ldrb	r3, [r3, #0]
 8004420:	b21b      	sxth	r3, r3
 8004422:	4313      	orrs	r3, r2
 8004424:	b21b      	sxth	r3, r3
 8004426:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 800442a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800442e:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8004432:	881b      	ldrh	r3, [r3, #0]
 8004434:	3b02      	subs	r3, #2
 8004436:	b29a      	uxth	r2, r3
 8004438:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800443c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004440:	4611      	mov	r1, r2
 8004442:	6818      	ldr	r0, [r3, #0]
 8004444:	f000 fd68 	bl	8004f18 <modbus_crc16>
 8004448:	4603      	mov	r3, r0
 800444a:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a

	if (received_crc != calculated_crc) {
 800444e:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 8004452:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 8004456:	429a      	cmp	r2, r3
 8004458:	f040 8557 	bne.w	8004f0a <modbus_handle_frame+0xb7e>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 800445c:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8004460:	3b01      	subs	r3, #1
 8004462:	2b0f      	cmp	r3, #15
 8004464:	f200 853f 	bhi.w	8004ee6 <modbus_handle_frame+0xb5a>
 8004468:	a201      	add	r2, pc, #4	@ (adr r2, 8004470 <modbus_handle_frame+0xe4>)
 800446a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800446e:	bf00      	nop
 8004470:	080044b1 	.word	0x080044b1
 8004474:	08004659 	.word	0x08004659
 8004478:	0800480d 	.word	0x0800480d
 800447c:	08004977 	.word	0x08004977
 8004480:	08004aed 	.word	0x08004aed
 8004484:	08004b99 	.word	0x08004b99
 8004488:	08004ee7 	.word	0x08004ee7
 800448c:	08004ee7 	.word	0x08004ee7
 8004490:	08004ee7 	.word	0x08004ee7
 8004494:	08004ee7 	.word	0x08004ee7
 8004498:	08004ee7 	.word	0x08004ee7
 800449c:	08004ee7 	.word	0x08004ee7
 80044a0:	08004ee7 	.word	0x08004ee7
 80044a4:	08004ee7 	.word	0x08004ee7
 80044a8:	08004c31 	.word	0x08004c31
 80044ac:	08004da5 	.word	0x08004da5
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80044b0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80044b4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	3302      	adds	r3, #2
 80044bc:	781b      	ldrb	r3, [r3, #0]
 80044be:	b21b      	sxth	r3, r3
 80044c0:	021b      	lsls	r3, r3, #8
 80044c2:	b21a      	sxth	r2, r3
 80044c4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80044c8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	3303      	adds	r3, #3
 80044d0:	781b      	ldrb	r3, [r3, #0]
 80044d2:	b21b      	sxth	r3, r3
 80044d4:	4313      	orrs	r3, r2
 80044d6:	b21b      	sxth	r3, r3
 80044d8:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 80044dc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80044e0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	3304      	adds	r3, #4
 80044e8:	781b      	ldrb	r3, [r3, #0]
 80044ea:	b21b      	sxth	r3, r3
 80044ec:	021b      	lsls	r3, r3, #8
 80044ee:	b21a      	sxth	r2, r3
 80044f0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80044f4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	3305      	adds	r3, #5
 80044fc:	781b      	ldrb	r3, [r3, #0]
 80044fe:	b21b      	sxth	r3, r3
 8004500:	4313      	orrs	r3, r2
 8004502:	b21b      	sxth	r3, r3
 8004504:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 8004508:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 800450c:	2b00      	cmp	r3, #0
 800450e:	d003      	beq.n	8004518 <modbus_handle_frame+0x18c>
 8004510:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8004514:	2b20      	cmp	r3, #32
 8004516:	d909      	bls.n	800452c <modbus_handle_frame+0x1a0>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004518:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800451c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004520:	2203      	movs	r2, #3
 8004522:	4618      	mov	r0, r3
 8004524:	f000 fd60 	bl	8004fe8 <modbus_send_exception>
				return;
 8004528:	f000 bcf0 	b.w	8004f0c <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 800452c:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 8004530:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8004534:	4413      	add	r3, r2
 8004536:	b29b      	uxth	r3, r3
 8004538:	3b01      	subs	r3, #1
 800453a:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 800453e:	4b73      	ldr	r3, [pc, #460]	@ (800470c <modbus_handle_frame+0x380>)
 8004540:	881b      	ldrh	r3, [r3, #0]
 8004542:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 8004546:	429a      	cmp	r2, r3
 8004548:	d309      	bcc.n	800455e <modbus_handle_frame+0x1d2>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800454a:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800454e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004552:	2202      	movs	r2, #2
 8004554:	4618      	mov	r0, r3
 8004556:	f000 fd47 	bl	8004fe8 <modbus_send_exception>
				return;
 800455a:	f000 bcd7 	b.w	8004f0c <modbus_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800455e:	4b6a      	ldr	r3, [pc, #424]	@ (8004708 <modbus_handle_frame+0x37c>)
 8004560:	781a      	ldrb	r2, [r3, #0]
 8004562:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004566:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800456a:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 800456c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004570:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004574:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8004578:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 800457a:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 800457e:	3307      	adds	r3, #7
 8004580:	2b00      	cmp	r3, #0
 8004582:	da00      	bge.n	8004586 <modbus_handle_frame+0x1fa>
 8004584:	3307      	adds	r3, #7
 8004586:	10db      	asrs	r3, r3, #3
 8004588:	b2da      	uxtb	r2, r3
 800458a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800458e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004592:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8004594:	2303      	movs	r3, #3
 8004596:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 800459a:	2300      	movs	r3, #0
 800459c:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t bitIndex = 0;
 80045a0:	2300      	movs	r3, #0
 80045a2:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 80045a6:	2300      	movs	r3, #0
 80045a8:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 80045ac:	e044      	b.n	8004638 <modbus_handle_frame+0x2ac>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 80045ae:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 80045b2:	4618      	mov	r0, r3
 80045b4:	f7fe f94c 	bl	8002850 <io_coil_read>
 80045b8:	4603      	mov	r3, r0
 80045ba:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

				if (coilValue == GPIO_PIN_SET) {
 80045be:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 80045c2:	2b01      	cmp	r3, #1
 80045c4:	d10b      	bne.n	80045de <modbus_handle_frame+0x252>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 80045c6:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 80045ca:	2201      	movs	r2, #1
 80045cc:	fa02 f303 	lsl.w	r3, r2, r3
 80045d0:	b25a      	sxtb	r2, r3
 80045d2:	f997 317b 	ldrsb.w	r3, [r7, #379]	@ 0x17b
 80045d6:	4313      	orrs	r3, r2
 80045d8:	b25b      	sxtb	r3, r3
 80045da:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
				}

				bitIndex++; // Move to next bit
 80045de:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 80045e2:	3301      	adds	r3, #1
 80045e4:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

				if (bitIndex == 8 || i == coilCount - 1) {
 80045e8:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 80045ec:	2b08      	cmp	r3, #8
 80045ee:	d006      	beq.n	80045fe <modbus_handle_frame+0x272>
 80045f0:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80045f4:	3b01      	subs	r3, #1
 80045f6:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80045fa:	429a      	cmp	r2, r3
 80045fc:	d112      	bne.n	8004624 <modbus_handle_frame+0x298>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 80045fe:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8004602:	1c5a      	adds	r2, r3, #1
 8004604:	f8a7 217c 	strh.w	r2, [r7, #380]	@ 0x17c
 8004608:	4619      	mov	r1, r3
 800460a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800460e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004612:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 8004616:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8004618:	2300      	movs	r3, #0
 800461a:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
					bitIndex = 0;
 800461e:	2300      	movs	r3, #0
 8004620:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
				}

				startAddress++;
 8004624:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8004628:	3301      	adds	r3, #1
 800462a:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			for (int i = 0; i < coilCount; i++) {
 800462e:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8004632:	3301      	adds	r3, #1
 8004634:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8004638:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 800463c:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8004640:	429a      	cmp	r2, r3
 8004642:	dbb4      	blt.n	80045ae <modbus_handle_frame+0x222>
			}

			modbus_send_response(responseData, responseLen);
 8004644:	f8b7 217c 	ldrh.w	r2, [r7, #380]	@ 0x17c
 8004648:	f107 030c 	add.w	r3, r7, #12
 800464c:	4611      	mov	r1, r2
 800464e:	4618      	mov	r0, r3
 8004650:	f000 fca0 	bl	8004f94 <modbus_send_response>
 8004654:	f000 bc5a 	b.w	8004f0c <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8004658:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800465c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	3302      	adds	r3, #2
 8004664:	781b      	ldrb	r3, [r3, #0]
 8004666:	b21b      	sxth	r3, r3
 8004668:	021b      	lsls	r3, r3, #8
 800466a:	b21a      	sxth	r2, r3
 800466c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004670:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	3303      	adds	r3, #3
 8004678:	781b      	ldrb	r3, [r3, #0]
 800467a:	b21b      	sxth	r3, r3
 800467c:	4313      	orrs	r3, r2
 800467e:	b21b      	sxth	r3, r3
 8004680:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 8004684:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004688:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	3304      	adds	r3, #4
 8004690:	781b      	ldrb	r3, [r3, #0]
 8004692:	b21b      	sxth	r3, r3
 8004694:	021b      	lsls	r3, r3, #8
 8004696:	b21a      	sxth	r2, r3
 8004698:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800469c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	3305      	adds	r3, #5
 80046a4:	781b      	ldrb	r3, [r3, #0]
 80046a6:	b21b      	sxth	r3, r3
 80046a8:	4313      	orrs	r3, r2
 80046aa:	b21b      	sxth	r3, r3
 80046ac:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 80046b0:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d003      	beq.n	80046c0 <modbus_handle_frame+0x334>
 80046b8:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80046bc:	2b04      	cmp	r3, #4
 80046be:	d909      	bls.n	80046d4 <modbus_handle_frame+0x348>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80046c0:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80046c4:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80046c8:	2203      	movs	r2, #3
 80046ca:	4618      	mov	r0, r3
 80046cc:	f000 fc8c 	bl	8004fe8 <modbus_send_exception>
				return;
 80046d0:	f000 bc1c 	b.w	8004f0c <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 80046d4:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 80046d8:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80046dc:	4413      	add	r3, r2
 80046de:	b29b      	uxth	r3, r3
 80046e0:	3b01      	subs	r3, #1
 80046e2:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 80046e6:	4b0a      	ldr	r3, [pc, #40]	@ (8004710 <modbus_handle_frame+0x384>)
 80046e8:	881b      	ldrh	r3, [r3, #0]
 80046ea:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 80046ee:	429a      	cmp	r2, r3
 80046f0:	d310      	bcc.n	8004714 <modbus_handle_frame+0x388>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80046f2:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80046f6:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80046fa:	2202      	movs	r2, #2
 80046fc:	4618      	mov	r0, r3
 80046fe:	f000 fc73 	bl	8004fe8 <modbus_send_exception>
				return;
 8004702:	f000 bc03 	b.w	8004f0c <modbus_handle_frame+0xb80>
 8004706:	bf00      	nop
 8004708:	200012f0 	.word	0x200012f0
 800470c:	20000c28 	.word	0x20000c28
 8004710:	20000c4c 	.word	0x20000c4c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8004714:	4bc3      	ldr	r3, [pc, #780]	@ (8004a24 <modbus_handle_frame+0x698>)
 8004716:	781a      	ldrb	r2, [r3, #0]
 8004718:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800471c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004720:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8004722:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004726:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800472a:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 800472e:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 8004730:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8004734:	3307      	adds	r3, #7
 8004736:	2b00      	cmp	r3, #0
 8004738:	da00      	bge.n	800473c <modbus_handle_frame+0x3b0>
 800473a:	3307      	adds	r3, #7
 800473c:	10db      	asrs	r3, r3, #3
 800473e:	b2da      	uxtb	r2, r3
 8004740:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004744:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004748:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 800474a:	2303      	movs	r3, #3
 800474c:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8004750:	2300      	movs	r3, #0
 8004752:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint8_t bitIndex = 0;
 8004756:	2300      	movs	r3, #0
 8004758:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 800475c:	2300      	movs	r3, #0
 800475e:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8004762:	e044      	b.n	80047ee <modbus_handle_frame+0x462>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 8004764:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8004768:	4618      	mov	r0, r3
 800476a:	f7fe f91b 	bl	80029a4 <io_discrete_in_read>
 800476e:	4603      	mov	r3, r0
 8004770:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

				if (discreteValue == GPIO_PIN_SET) {
 8004774:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8004778:	2b01      	cmp	r3, #1
 800477a:	d10b      	bne.n	8004794 <modbus_handle_frame+0x408>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 800477c:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8004780:	2201      	movs	r2, #1
 8004782:	fa02 f303 	lsl.w	r3, r2, r3
 8004786:	b25a      	sxtb	r2, r3
 8004788:	f997 316f 	ldrsb.w	r3, [r7, #367]	@ 0x16f
 800478c:	4313      	orrs	r3, r2
 800478e:	b25b      	sxtb	r3, r3
 8004790:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				}

				bitIndex++; // Move to next bit
 8004794:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8004798:	3301      	adds	r3, #1
 800479a:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

				if (bitIndex == 8 || i == discreteCount - 1) {
 800479e:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 80047a2:	2b08      	cmp	r3, #8
 80047a4:	d006      	beq.n	80047b4 <modbus_handle_frame+0x428>
 80047a6:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80047aa:	3b01      	subs	r3, #1
 80047ac:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 80047b0:	429a      	cmp	r2, r3
 80047b2:	d112      	bne.n	80047da <modbus_handle_frame+0x44e>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 80047b4:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 80047b8:	1c5a      	adds	r2, r3, #1
 80047ba:	f8a7 2170 	strh.w	r2, [r7, #368]	@ 0x170
 80047be:	4619      	mov	r1, r3
 80047c0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80047c4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80047c8:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 80047cc:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 80047ce:	2300      	movs	r3, #0
 80047d0:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
					bitIndex = 0;
 80047d4:	2300      	movs	r3, #0
 80047d6:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
				}

				startAddress++;
 80047da:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 80047de:	3301      	adds	r3, #1
 80047e0:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			for (int i = 0; i < discreteCount; i++) {
 80047e4:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80047e8:	3301      	adds	r3, #1
 80047ea:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 80047ee:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80047f2:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 80047f6:	429a      	cmp	r2, r3
 80047f8:	dbb4      	blt.n	8004764 <modbus_handle_frame+0x3d8>
			}

			modbus_send_response(responseData, responseLen);
 80047fa:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 80047fe:	f107 030c 	add.w	r3, r7, #12
 8004802:	4611      	mov	r1, r2
 8004804:	4618      	mov	r0, r3
 8004806:	f000 fbc5 	bl	8004f94 <modbus_send_response>
 800480a:	e37f      	b.n	8004f0c <modbus_handle_frame+0xb80>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 800480c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004810:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	3302      	adds	r3, #2
 8004818:	781b      	ldrb	r3, [r3, #0]
 800481a:	b21b      	sxth	r3, r3
 800481c:	021b      	lsls	r3, r3, #8
 800481e:	b21a      	sxth	r2, r3
 8004820:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004824:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	3303      	adds	r3, #3
 800482c:	781b      	ldrb	r3, [r3, #0]
 800482e:	b21b      	sxth	r3, r3
 8004830:	4313      	orrs	r3, r2
 8004832:	b21b      	sxth	r3, r3
 8004834:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 8004838:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800483c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	3304      	adds	r3, #4
 8004844:	781b      	ldrb	r3, [r3, #0]
 8004846:	b21b      	sxth	r3, r3
 8004848:	021b      	lsls	r3, r3, #8
 800484a:	b21a      	sxth	r2, r3
 800484c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004850:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	3305      	adds	r3, #5
 8004858:	781b      	ldrb	r3, [r3, #0]
 800485a:	b21b      	sxth	r3, r3
 800485c:	4313      	orrs	r3, r2
 800485e:	b21b      	sxth	r3, r3
 8004860:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 8004864:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8004868:	2b00      	cmp	r3, #0
 800486a:	d005      	beq.n	8004878 <modbus_handle_frame+0x4ec>
 800486c:	4b6e      	ldr	r3, [pc, #440]	@ (8004a28 <modbus_handle_frame+0x69c>)
 800486e:	881b      	ldrh	r3, [r3, #0]
 8004870:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 8004874:	429a      	cmp	r2, r3
 8004876:	d908      	bls.n	800488a <modbus_handle_frame+0x4fe>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004878:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800487c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004880:	2203      	movs	r2, #3
 8004882:	4618      	mov	r0, r3
 8004884:	f000 fbb0 	bl	8004fe8 <modbus_send_exception>
				return;
 8004888:	e340      	b.n	8004f0c <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 800488a:	f8b7 2166 	ldrh.w	r2, [r7, #358]	@ 0x166
 800488e:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8004892:	4413      	add	r3, r2
 8004894:	b29b      	uxth	r3, r3
 8004896:	3b01      	subs	r3, #1
 8004898:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 800489c:	4b62      	ldr	r3, [pc, #392]	@ (8004a28 <modbus_handle_frame+0x69c>)
 800489e:	881b      	ldrh	r3, [r3, #0]
 80048a0:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d308      	bcc.n	80048ba <modbus_handle_frame+0x52e>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80048a8:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80048ac:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80048b0:	2202      	movs	r2, #2
 80048b2:	4618      	mov	r0, r3
 80048b4:	f000 fb98 	bl	8004fe8 <modbus_send_exception>
				return;
 80048b8:	e328      	b.n	8004f0c <modbus_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80048ba:	4b5a      	ldr	r3, [pc, #360]	@ (8004a24 <modbus_handle_frame+0x698>)
 80048bc:	781a      	ldrb	r2, [r3, #0]
 80048be:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80048c2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80048c6:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80048c8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80048cc:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80048d0:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80048d4:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 80048d6:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80048da:	b2db      	uxtb	r3, r3
 80048dc:	005b      	lsls	r3, r3, #1
 80048de:	b2da      	uxtb	r2, r3
 80048e0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80048e4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80048e8:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80048ea:	2303      	movs	r3, #3
 80048ec:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 80048f0:	2300      	movs	r3, #0
 80048f2:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 80048f6:	e02f      	b.n	8004958 <modbus_handle_frame+0x5cc>
				uint16_t regValue = io_holding_reg_read(startAddress);
 80048f8:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 80048fc:	4618      	mov	r0, r3
 80048fe:	f7fe f8d9 	bl	8002ab4 <io_holding_reg_read>
 8004902:	4603      	mov	r3, r0
 8004904:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8004908:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 800490c:	0a1b      	lsrs	r3, r3, #8
 800490e:	b299      	uxth	r1, r3
 8004910:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8004914:	1c5a      	adds	r2, r3, #1
 8004916:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 800491a:	461a      	mov	r2, r3
 800491c:	b2c9      	uxtb	r1, r1
 800491e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004922:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004926:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8004928:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 800492c:	1c5a      	adds	r2, r3, #1
 800492e:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 8004932:	461a      	mov	r2, r3
 8004934:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8004938:	b2d9      	uxtb	r1, r3
 800493a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800493e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004942:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8004944:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8004948:	3301      	adds	r3, #1
 800494a:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			for (int i = 0; i < regCount; i++) {
 800494e:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8004952:	3301      	adds	r3, #1
 8004954:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8004958:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 800495c:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 8004960:	429a      	cmp	r2, r3
 8004962:	dbc9      	blt.n	80048f8 <modbus_handle_frame+0x56c>
			}

			modbus_send_response(responseData, responseLen);
 8004964:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 8004968:	f107 030c 	add.w	r3, r7, #12
 800496c:	4611      	mov	r1, r2
 800496e:	4618      	mov	r0, r3
 8004970:	f000 fb10 	bl	8004f94 <modbus_send_response>
 8004974:	e2ca      	b.n	8004f0c <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_INPUT_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8004976:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800497a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	3302      	adds	r3, #2
 8004982:	781b      	ldrb	r3, [r3, #0]
 8004984:	b21b      	sxth	r3, r3
 8004986:	021b      	lsls	r3, r3, #8
 8004988:	b21a      	sxth	r2, r3
 800498a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800498e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	3303      	adds	r3, #3
 8004996:	781b      	ldrb	r3, [r3, #0]
 8004998:	b21b      	sxth	r3, r3
 800499a:	4313      	orrs	r3, r2
 800499c:	b21b      	sxth	r3, r3
 800499e:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t regCount = (frame[4] << 8) | frame[5];
 80049a2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80049a6:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	3304      	adds	r3, #4
 80049ae:	781b      	ldrb	r3, [r3, #0]
 80049b0:	b21b      	sxth	r3, r3
 80049b2:	021b      	lsls	r3, r3, #8
 80049b4:	b21a      	sxth	r2, r3
 80049b6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80049ba:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	3305      	adds	r3, #5
 80049c2:	781b      	ldrb	r3, [r3, #0]
 80049c4:	b21b      	sxth	r3, r3
 80049c6:	4313      	orrs	r3, r2
 80049c8:	b21b      	sxth	r3, r3
 80049ca:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 80049ce:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d005      	beq.n	80049e2 <modbus_handle_frame+0x656>
 80049d6:	4b15      	ldr	r3, [pc, #84]	@ (8004a2c <modbus_handle_frame+0x6a0>)
 80049d8:	881b      	ldrh	r3, [r3, #0]
 80049da:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 80049de:	429a      	cmp	r2, r3
 80049e0:	d908      	bls.n	80049f4 <modbus_handle_frame+0x668>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80049e2:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80049e6:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80049ea:	2203      	movs	r2, #3
 80049ec:	4618      	mov	r0, r3
 80049ee:	f000 fafb 	bl	8004fe8 <modbus_send_exception>
				return;
 80049f2:	e28b      	b.n	8004f0c <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 80049f4:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 80049f8:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80049fc:	4413      	add	r3, r2
 80049fe:	b29b      	uxth	r3, r3
 8004a00:	3b01      	subs	r3, #1
 8004a02:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_input_reg_channel_count) {
 8004a06:	4b09      	ldr	r3, [pc, #36]	@ (8004a2c <modbus_handle_frame+0x6a0>)
 8004a08:	881b      	ldrh	r3, [r3, #0]
 8004a0a:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 8004a0e:	429a      	cmp	r2, r3
 8004a10:	d30e      	bcc.n	8004a30 <modbus_handle_frame+0x6a4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004a12:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004a16:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004a1a:	2202      	movs	r2, #2
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	f000 fae3 	bl	8004fe8 <modbus_send_exception>
				return;
 8004a22:	e273      	b.n	8004f0c <modbus_handle_frame+0xb80>
 8004a24:	200012f0 	.word	0x200012f0
 8004a28:	20000dd0 	.word	0x20000dd0
 8004a2c:	20000ed4 	.word	0x20000ed4
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address;
 8004a30:	4bb2      	ldr	r3, [pc, #712]	@ (8004cfc <modbus_handle_frame+0x970>)
 8004a32:	781a      	ldrb	r2, [r3, #0]
 8004a34:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004a38:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004a3c:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8004a3e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004a42:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004a46:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8004a4a:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2;
 8004a4c:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	005b      	lsls	r3, r3, #1
 8004a54:	b2da      	uxtb	r2, r3
 8004a56:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004a5a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004a5e:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8004a60:	2303      	movs	r3, #3
 8004a62:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8004a66:	2300      	movs	r3, #0
 8004a68:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8004a6c:	e02f      	b.n	8004ace <modbus_handle_frame+0x742>
				uint16_t regValue = io_input_reg_read(startAddress);
 8004a6e:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8004a72:	4618      	mov	r0, r3
 8004a74:	f7fe f8d6 	bl	8002c24 <io_input_reg_read>
 8004a78:	4603      	mov	r3, r0
 8004a7a:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8004a7e:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8004a82:	0a1b      	lsrs	r3, r3, #8
 8004a84:	b299      	uxth	r1, r3
 8004a86:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8004a8a:	1c5a      	adds	r2, r3, #1
 8004a8c:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8004a90:	461a      	mov	r2, r3
 8004a92:	b2c9      	uxtb	r1, r1
 8004a94:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004a98:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004a9c:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8004a9e:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8004aa2:	1c5a      	adds	r2, r3, #1
 8004aa4:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8004aa8:	461a      	mov	r2, r3
 8004aaa:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8004aae:	b2d9      	uxtb	r1, r3
 8004ab0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004ab4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004ab8:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8004aba:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8004abe:	3301      	adds	r3, #1
 8004ac0:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < regCount; i++) {
 8004ac4:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8004ac8:	3301      	adds	r3, #1
 8004aca:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8004ace:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8004ad2:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 8004ad6:	429a      	cmp	r2, r3
 8004ad8:	dbc9      	blt.n	8004a6e <modbus_handle_frame+0x6e2>
			}

			modbus_send_response(responseData, responseLen);
 8004ada:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 8004ade:	f107 030c 	add.w	r3, r7, #12
 8004ae2:	4611      	mov	r1, r2
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f000 fa55 	bl	8004f94 <modbus_send_response>
 8004aea:	e20f      	b.n	8004f0c <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 8004aec:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004af0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	3302      	adds	r3, #2
 8004af8:	781b      	ldrb	r3, [r3, #0]
 8004afa:	b21b      	sxth	r3, r3
 8004afc:	021b      	lsls	r3, r3, #8
 8004afe:	b21a      	sxth	r2, r3
 8004b00:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004b04:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	3303      	adds	r3, #3
 8004b0c:	781b      	ldrb	r3, [r3, #0]
 8004b0e:	b21b      	sxth	r3, r3
 8004b10:	4313      	orrs	r3, r2
 8004b12:	b21b      	sxth	r3, r3
 8004b14:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8004b18:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004b1c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	3304      	adds	r3, #4
 8004b24:	781b      	ldrb	r3, [r3, #0]
 8004b26:	b21b      	sxth	r3, r3
 8004b28:	021b      	lsls	r3, r3, #8
 8004b2a:	b21a      	sxth	r2, r3
 8004b2c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004b30:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	3305      	adds	r3, #5
 8004b38:	781b      	ldrb	r3, [r3, #0]
 8004b3a:	b21b      	sxth	r3, r3
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	b21b      	sxth	r3, r3
 8004b40:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8004b44:	4b6e      	ldr	r3, [pc, #440]	@ (8004d00 <modbus_handle_frame+0x974>)
 8004b46:	881b      	ldrh	r3, [r3, #0]
 8004b48:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 8004b4c:	429a      	cmp	r2, r3
 8004b4e:	d308      	bcc.n	8004b62 <modbus_handle_frame+0x7d6>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004b50:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004b54:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004b58:	2202      	movs	r2, #2
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	f000 fa44 	bl	8004fe8 <modbus_send_exception>
				return;
 8004b60:	e1d4      	b.n	8004f0c <modbus_handle_frame+0xb80>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 8004b62:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8004b66:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 8004b6a:	bf0c      	ite	eq
 8004b6c:	2301      	moveq	r3, #1
 8004b6e:	2300      	movne	r3, #0
 8004b70:	b2db      	uxtb	r3, r3
 8004b72:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 8004b76:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 8004b7a:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 8004b7e:	4611      	mov	r1, r2
 8004b80:	4618      	mov	r0, r3
 8004b82:	f7fd fe85 	bl	8002890 <io_coil_write>

			modbus_send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 8004b86:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004b8a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004b8e:	2106      	movs	r1, #6
 8004b90:	6818      	ldr	r0, [r3, #0]
 8004b92:	f000 f9ff 	bl	8004f94 <modbus_send_response>
			break;
 8004b96:	e1b9      	b.n	8004f0c <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 8004b98:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004b9c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	3302      	adds	r3, #2
 8004ba4:	781b      	ldrb	r3, [r3, #0]
 8004ba6:	b21b      	sxth	r3, r3
 8004ba8:	021b      	lsls	r3, r3, #8
 8004baa:	b21a      	sxth	r2, r3
 8004bac:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004bb0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	3303      	adds	r3, #3
 8004bb8:	781b      	ldrb	r3, [r3, #0]
 8004bba:	b21b      	sxth	r3, r3
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	b21b      	sxth	r3, r3
 8004bc0:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8004bc4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004bc8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	3304      	adds	r3, #4
 8004bd0:	781b      	ldrb	r3, [r3, #0]
 8004bd2:	b21b      	sxth	r3, r3
 8004bd4:	021b      	lsls	r3, r3, #8
 8004bd6:	b21a      	sxth	r2, r3
 8004bd8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004bdc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	3305      	adds	r3, #5
 8004be4:	781b      	ldrb	r3, [r3, #0]
 8004be6:	b21b      	sxth	r3, r3
 8004be8:	4313      	orrs	r3, r2
 8004bea:	b21b      	sxth	r3, r3
 8004bec:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			if (regAddress >= io_holding_reg_channel_count) {
 8004bf0:	4b44      	ldr	r3, [pc, #272]	@ (8004d04 <modbus_handle_frame+0x978>)
 8004bf2:	881b      	ldrh	r3, [r3, #0]
 8004bf4:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 8004bf8:	429a      	cmp	r2, r3
 8004bfa:	d308      	bcc.n	8004c0e <modbus_handle_frame+0x882>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004bfc:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004c00:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004c04:	2202      	movs	r2, #2
 8004c06:	4618      	mov	r0, r3
 8004c08:	f000 f9ee 	bl	8004fe8 <modbus_send_exception>
				return;
 8004c0c:	e17e      	b.n	8004f0c <modbus_handle_frame+0xb80>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8004c0e:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 8004c12:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 8004c16:	4611      	mov	r1, r2
 8004c18:	4618      	mov	r0, r3
 8004c1a:	f7fd ff6b 	bl	8002af4 <io_holding_reg_write>
			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8004c1e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004c22:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004c26:	2106      	movs	r1, #6
 8004c28:	6818      	ldr	r0, [r3, #0]
 8004c2a:	f000 f9b3 	bl	8004f94 <modbus_send_response>
			break;
 8004c2e:	e16d      	b.n	8004f0c <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8004c30:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004c34:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	3302      	adds	r3, #2
 8004c3c:	781b      	ldrb	r3, [r3, #0]
 8004c3e:	b21b      	sxth	r3, r3
 8004c40:	021b      	lsls	r3, r3, #8
 8004c42:	b21a      	sxth	r2, r3
 8004c44:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004c48:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	3303      	adds	r3, #3
 8004c50:	781b      	ldrb	r3, [r3, #0]
 8004c52:	b21b      	sxth	r3, r3
 8004c54:	4313      	orrs	r3, r2
 8004c56:	b21b      	sxth	r3, r3
 8004c58:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8004c5c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004c60:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	3304      	adds	r3, #4
 8004c68:	781b      	ldrb	r3, [r3, #0]
 8004c6a:	b21b      	sxth	r3, r3
 8004c6c:	021b      	lsls	r3, r3, #8
 8004c6e:	b21a      	sxth	r2, r3
 8004c70:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004c74:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	3305      	adds	r3, #5
 8004c7c:	781b      	ldrb	r3, [r3, #0]
 8004c7e:	b21b      	sxth	r3, r3
 8004c80:	4313      	orrs	r3, r2
 8004c82:	b21b      	sxth	r3, r3
 8004c84:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint8_t byteCount = frame[6];
 8004c88:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004c8c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	799b      	ldrb	r3, [r3, #6]
 8004c94:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			uint16_t expectedBytes = (coilCount + 7) / 8;
 8004c98:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8004c9c:	3307      	adds	r3, #7
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	da00      	bge.n	8004ca4 <modbus_handle_frame+0x918>
 8004ca2:	3307      	adds	r3, #7
 8004ca4:	10db      	asrs	r3, r3, #3
 8004ca6:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 8004caa:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8004cae:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8004cb2:	4413      	add	r3, r2
 8004cb4:	4a12      	ldr	r2, [pc, #72]	@ (8004d00 <modbus_handle_frame+0x974>)
 8004cb6:	8812      	ldrh	r2, [r2, #0]
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	dd08      	ble.n	8004cce <modbus_handle_frame+0x942>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004cbc:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004cc0:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004cc4:	2202      	movs	r2, #2
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	f000 f98e 	bl	8004fe8 <modbus_send_exception>
				return;
 8004ccc:	e11e      	b.n	8004f0c <modbus_handle_frame+0xb80>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 8004cce:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 8004cd2:	b29b      	uxth	r3, r3
 8004cd4:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 8004cd8:	429a      	cmp	r2, r3
 8004cda:	d008      	beq.n	8004cee <modbus_handle_frame+0x962>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004cdc:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004ce0:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004ce4:	2203      	movs	r2, #3
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	f000 f97e 	bl	8004fe8 <modbus_send_exception>
				return;
 8004cec:	e10e      	b.n	8004f0c <modbus_handle_frame+0xb80>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 8004cee:	2307      	movs	r3, #7
 8004cf0:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8004cfa:	e044      	b.n	8004d86 <modbus_handle_frame+0x9fa>
 8004cfc:	200012f0 	.word	0x200012f0
 8004d00:	20000c28 	.word	0x20000c28
 8004d04:	20000dd0 	.word	0x20000dd0
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 8004d08:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8004d0c:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8004d10:	4413      	add	r3, r2
 8004d12:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				uint16_t byte_index = i / 8;
 8004d16:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8004d1a:	08db      	lsrs	r3, r3, #3
 8004d1c:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
				uint16_t bit_index = i % 8;
 8004d20:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8004d24:	f003 0307 	and.w	r3, r3, #7
 8004d28:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 8004d2c:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 8004d30:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8004d34:	4413      	add	r3, r2
 8004d36:	461a      	mov	r2, r3
 8004d38:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004d3c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4413      	add	r3, r2
 8004d44:	781b      	ldrb	r3, [r3, #0]
 8004d46:	461a      	mov	r2, r3
 8004d48:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 8004d4c:	fa42 f303 	asr.w	r3, r2, r3
 8004d50:	b2db      	uxtb	r3, r3
 8004d52:	f003 0301 	and.w	r3, r3, #1
 8004d56:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 8004d5a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	bf14      	ite	ne
 8004d62:	2301      	movne	r3, #1
 8004d64:	2300      	moveq	r3, #0
 8004d66:	b2db      	uxtb	r3, r3
 8004d68:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 8004d6c:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 8004d70:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8004d74:	4611      	mov	r1, r2
 8004d76:	4618      	mov	r0, r3
 8004d78:	f7fd fd8a 	bl	8002890 <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 8004d7c:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8004d80:	3301      	adds	r3, #1
 8004d82:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8004d86:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 8004d8a:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8004d8e:	429a      	cmp	r2, r3
 8004d90:	d3ba      	bcc.n	8004d08 <modbus_handle_frame+0x97c>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8004d92:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004d96:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004d9a:	2106      	movs	r1, #6
 8004d9c:	6818      	ldr	r0, [r3, #0]
 8004d9e:	f000 f8f9 	bl	8004f94 <modbus_send_response>
			break;
 8004da2:	e0b3      	b.n	8004f0c <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8004da4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004da8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	3302      	adds	r3, #2
 8004db0:	781b      	ldrb	r3, [r3, #0]
 8004db2:	b21b      	sxth	r3, r3
 8004db4:	021b      	lsls	r3, r3, #8
 8004db6:	b21a      	sxth	r2, r3
 8004db8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004dbc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	3303      	adds	r3, #3
 8004dc4:	781b      	ldrb	r3, [r3, #0]
 8004dc6:	b21b      	sxth	r3, r3
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	b21b      	sxth	r3, r3
 8004dcc:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8004dd0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004dd4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	3304      	adds	r3, #4
 8004ddc:	781b      	ldrb	r3, [r3, #0]
 8004dde:	b21b      	sxth	r3, r3
 8004de0:	021b      	lsls	r3, r3, #8
 8004de2:	b21a      	sxth	r2, r3
 8004de4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004de8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	3305      	adds	r3, #5
 8004df0:	781b      	ldrb	r3, [r3, #0]
 8004df2:	b21b      	sxth	r3, r3
 8004df4:	4313      	orrs	r3, r2
 8004df6:	b21b      	sxth	r3, r3
 8004df8:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t byteCount = frame[6];
 8004dfc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004e00:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	799b      	ldrb	r3, [r3, #6]
 8004e08:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

			if (startAddress + regCount > io_holding_reg_channel_count) {
 8004e0c:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 8004e10:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8004e14:	4413      	add	r3, r2
 8004e16:	4a3f      	ldr	r2, [pc, #252]	@ (8004f14 <modbus_handle_frame+0xb88>)
 8004e18:	8812      	ldrh	r2, [r2, #0]
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	dd08      	ble.n	8004e30 <modbus_handle_frame+0xaa4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004e1e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004e22:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004e26:	2202      	movs	r2, #2
 8004e28:	4618      	mov	r0, r3
 8004e2a:	f000 f8dd 	bl	8004fe8 <modbus_send_exception>
				return;
 8004e2e:	e06d      	b.n	8004f0c <modbus_handle_frame+0xb80>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 8004e30:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 8004e34:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8004e38:	005b      	lsls	r3, r3, #1
 8004e3a:	429a      	cmp	r2, r3
 8004e3c:	d008      	beq.n	8004e50 <modbus_handle_frame+0xac4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004e3e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004e42:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004e46:	2203      	movs	r2, #3
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f000 f8cd 	bl	8004fe8 <modbus_send_exception>
				return;
 8004e4e:	e05d      	b.n	8004f0c <modbus_handle_frame+0xb80>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 8004e50:	2307      	movs	r3, #7
 8004e52:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8004e56:	2300      	movs	r3, #0
 8004e58:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8004e5c:	e034      	b.n	8004ec8 <modbus_handle_frame+0xb3c>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 8004e5e:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8004e62:	b29a      	uxth	r2, r3
 8004e64:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 8004e68:	4413      	add	r3, r2
 8004e6a:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 8004e6e:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8004e72:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8004e76:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8004e7a:	6812      	ldr	r2, [r2, #0]
 8004e7c:	4413      	add	r3, r2
 8004e7e:	781b      	ldrb	r3, [r3, #0]
 8004e80:	b21b      	sxth	r3, r3
 8004e82:	021b      	lsls	r3, r3, #8
 8004e84:	b21a      	sxth	r2, r3
 8004e86:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8004e8a:	3301      	adds	r3, #1
 8004e8c:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8004e90:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8004e94:	6809      	ldr	r1, [r1, #0]
 8004e96:	440b      	add	r3, r1
 8004e98:	781b      	ldrb	r3, [r3, #0]
 8004e9a:	b21b      	sxth	r3, r3
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	b21b      	sxth	r3, r3
 8004ea0:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8004ea4:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8004ea8:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 8004eac:	4611      	mov	r1, r2
 8004eae:	4618      	mov	r0, r3
 8004eb0:	f7fd fe20 	bl	8002af4 <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 8004eb4:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8004eb8:	3302      	adds	r3, #2
 8004eba:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			for (int i = 0; i < regCount; i++) {
 8004ebe:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8004ec2:	3301      	adds	r3, #1
 8004ec4:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8004ec8:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8004ecc:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 8004ed0:	429a      	cmp	r2, r3
 8004ed2:	dbc4      	blt.n	8004e5e <modbus_handle_frame+0xad2>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8004ed4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004ed8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004edc:	2106      	movs	r1, #6
 8004ede:	6818      	ldr	r0, [r3, #0]
 8004ee0:	f000 f858 	bl	8004f94 <modbus_send_response>
			break;
 8004ee4:	e012      	b.n	8004f0c <modbus_handle_frame+0xb80>
		}

		default: {
			// Delegate unkown function codes to the vendor handler, which will send an exception if invalid
			modbus_vendor_handle_frame(frame, len);
 8004ee6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004eea:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8004eee:	881a      	ldrh	r2, [r3, #0]
 8004ef0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004ef4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004ef8:	4611      	mov	r1, r2
 8004efa:	6818      	ldr	r0, [r3, #0]
 8004efc:	f000 f8ac 	bl	8005058 <modbus_vendor_handle_frame>
			break;
 8004f00:	e004      	b.n	8004f0c <modbus_handle_frame+0xb80>
	if (len < 6) return;
 8004f02:	bf00      	nop
 8004f04:	e002      	b.n	8004f0c <modbus_handle_frame+0xb80>
	if (address != slave_address) return;
 8004f06:	bf00      	nop
 8004f08:	e000      	b.n	8004f0c <modbus_handle_frame+0xb80>
		return;
 8004f0a:	bf00      	nop
		}
	}
}
 8004f0c:	f507 77c0 	add.w	r7, r7, #384	@ 0x180
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd80      	pop	{r7, pc}
 8004f14:	20000dd0 	.word	0x20000dd0

08004f18 <modbus_crc16>:


// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 8004f18:	b480      	push	{r7}
 8004f1a:	b085      	sub	sp, #20
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
 8004f20:	460b      	mov	r3, r1
 8004f22:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 8004f24:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004f28:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	81bb      	strh	r3, [r7, #12]
 8004f2e:	e026      	b.n	8004f7e <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 8004f30:	89bb      	ldrh	r3, [r7, #12]
 8004f32:	687a      	ldr	r2, [r7, #4]
 8004f34:	4413      	add	r3, r2
 8004f36:	781b      	ldrb	r3, [r3, #0]
 8004f38:	461a      	mov	r2, r3
 8004f3a:	89fb      	ldrh	r3, [r7, #14]
 8004f3c:	4053      	eors	r3, r2
 8004f3e:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8004f40:	2300      	movs	r3, #0
 8004f42:	72fb      	strb	r3, [r7, #11]
 8004f44:	e015      	b.n	8004f72 <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 8004f46:	89fb      	ldrh	r3, [r7, #14]
 8004f48:	f003 0301 	and.w	r3, r3, #1
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d00a      	beq.n	8004f66 <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 8004f50:	89fb      	ldrh	r3, [r7, #14]
 8004f52:	085b      	lsrs	r3, r3, #1
 8004f54:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 8004f56:	89fb      	ldrh	r3, [r7, #14]
 8004f58:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8004f5c:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8004f60:	43db      	mvns	r3, r3
 8004f62:	81fb      	strh	r3, [r7, #14]
 8004f64:	e002      	b.n	8004f6c <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 8004f66:	89fb      	ldrh	r3, [r7, #14]
 8004f68:	085b      	lsrs	r3, r3, #1
 8004f6a:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8004f6c:	7afb      	ldrb	r3, [r7, #11]
 8004f6e:	3301      	adds	r3, #1
 8004f70:	72fb      	strb	r3, [r7, #11]
 8004f72:	7afb      	ldrb	r3, [r7, #11]
 8004f74:	2b07      	cmp	r3, #7
 8004f76:	d9e6      	bls.n	8004f46 <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 8004f78:	89bb      	ldrh	r3, [r7, #12]
 8004f7a:	3301      	adds	r3, #1
 8004f7c:	81bb      	strh	r3, [r7, #12]
 8004f7e:	89ba      	ldrh	r2, [r7, #12]
 8004f80:	887b      	ldrh	r3, [r7, #2]
 8004f82:	429a      	cmp	r2, r3
 8004f84:	d3d4      	bcc.n	8004f30 <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 8004f86:	89fb      	ldrh	r3, [r7, #14]
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	3714      	adds	r7, #20
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f92:	4770      	bx	lr

08004f94 <modbus_send_response>:

// Send the response over RS485
void modbus_send_response(uint8_t* frame, uint16_t len) {
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b084      	sub	sp, #16
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
 8004f9c:	460b      	mov	r3, r1
 8004f9e:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 8004fa0:	887b      	ldrh	r3, [r7, #2]
 8004fa2:	4619      	mov	r1, r3
 8004fa4:	6878      	ldr	r0, [r7, #4]
 8004fa6:	f7ff ffb7 	bl	8004f18 <modbus_crc16>
 8004faa:	4603      	mov	r3, r0
 8004fac:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 8004fae:	887b      	ldrh	r3, [r7, #2]
 8004fb0:	1c5a      	adds	r2, r3, #1
 8004fb2:	807a      	strh	r2, [r7, #2]
 8004fb4:	461a      	mov	r2, r3
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	4413      	add	r3, r2
 8004fba:	89fa      	ldrh	r2, [r7, #14]
 8004fbc:	b2d2      	uxtb	r2, r2
 8004fbe:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 8004fc0:	89fb      	ldrh	r3, [r7, #14]
 8004fc2:	0a1b      	lsrs	r3, r3, #8
 8004fc4:	b29a      	uxth	r2, r3
 8004fc6:	887b      	ldrh	r3, [r7, #2]
 8004fc8:	1c59      	adds	r1, r3, #1
 8004fca:	8079      	strh	r1, [r7, #2]
 8004fcc:	4619      	mov	r1, r3
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	440b      	add	r3, r1
 8004fd2:	b2d2      	uxtb	r2, r2
 8004fd4:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 8004fd6:	887b      	ldrh	r3, [r7, #2]
 8004fd8:	4619      	mov	r1, r3
 8004fda:	6878      	ldr	r0, [r7, #4]
 8004fdc:	f000 ff80 	bl	8005ee0 <RS485_Transmit>
}
 8004fe0:	bf00      	nop
 8004fe2:	3710      	adds	r7, #16
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}

08004fe8 <modbus_send_exception>:

// Send the exception over RS485
void modbus_send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b084      	sub	sp, #16
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	4603      	mov	r3, r0
 8004ff0:	71fb      	strb	r3, [r7, #7]
 8004ff2:	460b      	mov	r3, r1
 8004ff4:	71bb      	strb	r3, [r7, #6]
 8004ff6:	4613      	mov	r3, r2
 8004ff8:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 8004ffa:	79fb      	ldrb	r3, [r7, #7]
 8004ffc:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 8004ffe:	79bb      	ldrb	r3, [r7, #6]
 8005000:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005004:	b2db      	uxtb	r3, r3
 8005006:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 8005008:	797b      	ldrb	r3, [r7, #5]
 800500a:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 800500c:	f107 0308 	add.w	r3, r7, #8
 8005010:	2103      	movs	r1, #3
 8005012:	4618      	mov	r0, r3
 8005014:	f7ff ff80 	bl	8004f18 <modbus_crc16>
 8005018:	4603      	mov	r3, r0
 800501a:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 800501c:	89fb      	ldrh	r3, [r7, #14]
 800501e:	b2db      	uxtb	r3, r3
 8005020:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 8005022:	89fb      	ldrh	r3, [r7, #14]
 8005024:	0a1b      	lsrs	r3, r3, #8
 8005026:	b29b      	uxth	r3, r3
 8005028:	b2db      	uxtb	r3, r3
 800502a:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 800502c:	f107 0308 	add.w	r3, r7, #8
 8005030:	2105      	movs	r1, #5
 8005032:	4618      	mov	r0, r3
 8005034:	f000 ff54 	bl	8005ee0 <RS485_Transmit>
}
 8005038:	bf00      	nop
 800503a:	3710      	adds	r7, #16
 800503c:	46bd      	mov	sp, r7
 800503e:	bd80      	pop	{r7, pc}

08005040 <modbusGetSlaveAddress>:

uint8_t modbusGetSlaveAddress(void) {
 8005040:	b480      	push	{r7}
 8005042:	af00      	add	r7, sp, #0
	return slave_address;
 8005044:	4b03      	ldr	r3, [pc, #12]	@ (8005054 <modbusGetSlaveAddress+0x14>)
 8005046:	781b      	ldrb	r3, [r3, #0]
}
 8005048:	4618      	mov	r0, r3
 800504a:	46bd      	mov	sp, r7
 800504c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005050:	4770      	bx	lr
 8005052:	bf00      	nop
 8005054:	200012f0 	.word	0x200012f0

08005058 <modbus_vendor_handle_frame>:

#include "io/io_coils.h"
#include "io/io_holding_reg.h"

// Handle a full received modbus frame
void modbus_vendor_handle_frame(uint8_t* frame, uint16_t len) {
 8005058:	b580      	push	{r7, lr}
 800505a:	b0f0      	sub	sp, #448	@ 0x1c0
 800505c:	af02      	add	r7, sp, #8
 800505e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005062:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005066:	6018      	str	r0, [r3, #0]
 8005068:	460a      	mov	r2, r1
 800506a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800506e:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 8005072:	801a      	strh	r2, [r3, #0]
	uint8_t function = frame[1];
 8005074:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005078:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	785b      	ldrb	r3, [r3, #1]
 8005080:	f887 31b3 	strb.w	r3, [r7, #435]	@ 0x1b3
	uint8_t slave_address = modbusGetSlaveAddress();
 8005084:	f7ff ffdc 	bl	8005040 <modbusGetSlaveAddress>
 8005088:	4603      	mov	r3, r0
 800508a:	f887 31b2 	strb.w	r3, [r7, #434]	@ 0x1b2

	switch (function) {
 800508e:	f897 31b3 	ldrb.w	r3, [r7, #435]	@ 0x1b3
 8005092:	3b65      	subs	r3, #101	@ 0x65
 8005094:	2b09      	cmp	r3, #9
 8005096:	f200 86ab 	bhi.w	8005df0 <modbus_vendor_handle_frame+0xd98>
 800509a:	a201      	add	r2, pc, #4	@ (adr r2, 80050a0 <modbus_vendor_handle_frame+0x48>)
 800509c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050a0:	080050c9 	.word	0x080050c9
 80050a4:	08005453 	.word	0x08005453
 80050a8:	080054c1 	.word	0x080054c1
 80050ac:	08005711 	.word	0x08005711
 80050b0:	080057cb 	.word	0x080057cb
 80050b4:	08005891 	.word	0x08005891
 80050b8:	08005a13 	.word	0x08005a13
 80050bc:	08005b4b 	.word	0x08005b4b
 80050c0:	08005c4d 	.word	0x08005c4d
 80050c4:	08005cf9 	.word	0x08005cf9
		case MODBUS_VENDOR_FUNC_ADD_RULE: {

			// Check if the frame length is correct: 18 + 4 (slave id (1), function (1), crc (2))
			if (len != 22) {
 80050c8:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80050cc:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 80050d0:	881b      	ldrh	r3, [r3, #0]
 80050d2:	2b16      	cmp	r3, #22
 80050d4:	d009      	beq.n	80050ea <modbus_vendor_handle_frame+0x92>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80050d6:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 80050da:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80050de:	2203      	movs	r2, #3
 80050e0:	4618      	mov	r0, r3
 80050e2:	f7ff ff81 	bl	8004fe8 <modbus_send_exception>
				return;
 80050e6:	f000 be8c 	b.w	8005e02 <modbus_vendor_handle_frame+0xdaa>
			}

			// Extract fields from the 18-byte payload
			uint8_t input_type1Raw = frame[2];
 80050ea:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80050ee:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	789b      	ldrb	r3, [r3, #2]
 80050f6:	f887 316b 	strb.w	r3, [r7, #363]	@ 0x16b
			uint16_t input_reg1 = (frame[3] << 8) | frame[4];
 80050fa:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80050fe:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	3303      	adds	r3, #3
 8005106:	781b      	ldrb	r3, [r3, #0]
 8005108:	b21b      	sxth	r3, r3
 800510a:	021b      	lsls	r3, r3, #8
 800510c:	b21a      	sxth	r2, r3
 800510e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005112:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	3304      	adds	r3, #4
 800511a:	781b      	ldrb	r3, [r3, #0]
 800511c:	b21b      	sxth	r3, r3
 800511e:	4313      	orrs	r3, r2
 8005120:	b21b      	sxth	r3, r3
 8005122:	f8a7 3168 	strh.w	r3, [r7, #360]	@ 0x168
			uint8_t op1Raw = frame[5];
 8005126:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800512a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	795b      	ldrb	r3, [r3, #5]
 8005132:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
			uint16_t compare_value1 = (frame[6] << 8) | frame[7];
 8005136:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800513a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	3306      	adds	r3, #6
 8005142:	781b      	ldrb	r3, [r3, #0]
 8005144:	b21b      	sxth	r3, r3
 8005146:	021b      	lsls	r3, r3, #8
 8005148:	b21a      	sxth	r2, r3
 800514a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800514e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	3307      	adds	r3, #7
 8005156:	781b      	ldrb	r3, [r3, #0]
 8005158:	b21b      	sxth	r3, r3
 800515a:	4313      	orrs	r3, r2
 800515c:	b21b      	sxth	r3, r3
 800515e:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164
			uint8_t input_type2Raw = frame[8];
 8005162:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005166:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	7a1b      	ldrb	r3, [r3, #8]
 800516e:	f887 3163 	strb.w	r3, [r7, #355]	@ 0x163
			uint16_t input_reg2 = (frame[9] << 8) | frame[10];
 8005172:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005176:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	3309      	adds	r3, #9
 800517e:	781b      	ldrb	r3, [r3, #0]
 8005180:	b21b      	sxth	r3, r3
 8005182:	021b      	lsls	r3, r3, #8
 8005184:	b21a      	sxth	r2, r3
 8005186:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800518a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	330a      	adds	r3, #10
 8005192:	781b      	ldrb	r3, [r3, #0]
 8005194:	b21b      	sxth	r3, r3
 8005196:	4313      	orrs	r3, r2
 8005198:	b21b      	sxth	r3, r3
 800519a:	f8a7 3160 	strh.w	r3, [r7, #352]	@ 0x160
			uint8_t op2Raw = frame[11];
 800519e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80051a2:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	7adb      	ldrb	r3, [r3, #11]
 80051aa:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f
			uint16_t compare_value2 = (frame[12] << 8) | frame[13];
 80051ae:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80051b2:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	330c      	adds	r3, #12
 80051ba:	781b      	ldrb	r3, [r3, #0]
 80051bc:	b21b      	sxth	r3, r3
 80051be:	021b      	lsls	r3, r3, #8
 80051c0:	b21a      	sxth	r2, r3
 80051c2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80051c6:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	330d      	adds	r3, #13
 80051ce:	781b      	ldrb	r3, [r3, #0]
 80051d0:	b21b      	sxth	r3, r3
 80051d2:	4313      	orrs	r3, r2
 80051d4:	b21b      	sxth	r3, r3
 80051d6:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c
			uint8_t joinRaw = frame[14];
 80051da:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80051de:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	7b9b      	ldrb	r3, [r3, #14]
 80051e6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
			uint8_t output_typeRaw = frame[15];
 80051ea:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80051ee:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	7bdb      	ldrb	r3, [r3, #15]
 80051f6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
			uint16_t output_reg = (frame[16] << 8) | frame[17];
 80051fa:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80051fe:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	3310      	adds	r3, #16
 8005206:	781b      	ldrb	r3, [r3, #0]
 8005208:	b21b      	sxth	r3, r3
 800520a:	021b      	lsls	r3, r3, #8
 800520c:	b21a      	sxth	r2, r3
 800520e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005212:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	3311      	adds	r3, #17
 800521a:	781b      	ldrb	r3, [r3, #0]
 800521c:	b21b      	sxth	r3, r3
 800521e:	4313      	orrs	r3, r2
 8005220:	b21b      	sxth	r3, r3
 8005222:	f8a7 3158 	strh.w	r3, [r7, #344]	@ 0x158
			uint16_t output_value = (frame[18] << 8) | frame[19];
 8005226:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800522a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	3312      	adds	r3, #18
 8005232:	781b      	ldrb	r3, [r3, #0]
 8005234:	b21b      	sxth	r3, r3
 8005236:	021b      	lsls	r3, r3, #8
 8005238:	b21a      	sxth	r2, r3
 800523a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800523e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	3313      	adds	r3, #19
 8005246:	781b      	ldrb	r3, [r3, #0]
 8005248:	b21b      	sxth	r3, r3
 800524a:	4313      	orrs	r3, r2
 800524c:	b21b      	sxth	r3, r3
 800524e:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156

			// Validate fields
			// Ensure types are valid
			if (input_type1Raw == 0 || input_type1Raw > AUTOMATION_TYPE_COUNT || output_typeRaw == 0 || output_typeRaw > AUTOMATION_TYPE_COUNT) {
 8005252:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 8005256:	2b00      	cmp	r3, #0
 8005258:	d00b      	beq.n	8005272 <modbus_vendor_handle_frame+0x21a>
 800525a:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 800525e:	2b06      	cmp	r3, #6
 8005260:	d807      	bhi.n	8005272 <modbus_vendor_handle_frame+0x21a>
 8005262:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
 8005266:	2b00      	cmp	r3, #0
 8005268:	d003      	beq.n	8005272 <modbus_vendor_handle_frame+0x21a>
 800526a:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
 800526e:	2b06      	cmp	r3, #6
 8005270:	d909      	bls.n	8005286 <modbus_vendor_handle_frame+0x22e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005272:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005276:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 800527a:	2203      	movs	r2, #3
 800527c:	4618      	mov	r0, r3
 800527e:	f7ff feb3 	bl	8004fe8 <modbus_send_exception>
				return;
 8005282:	f000 bdbe 	b.w	8005e02 <modbus_vendor_handle_frame+0xdaa>
			}
			if ((joinRaw != 1) && (input_type2Raw == 0 || input_type2Raw > AUTOMATION_TYPE_COUNT)) {
 8005286:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800528a:	2b01      	cmp	r3, #1
 800528c:	d011      	beq.n	80052b2 <modbus_vendor_handle_frame+0x25a>
 800528e:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8005292:	2b00      	cmp	r3, #0
 8005294:	d003      	beq.n	800529e <modbus_vendor_handle_frame+0x246>
 8005296:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 800529a:	2b06      	cmp	r3, #6
 800529c:	d909      	bls.n	80052b2 <modbus_vendor_handle_frame+0x25a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800529e:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 80052a2:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80052a6:	2203      	movs	r2, #3
 80052a8:	4618      	mov	r0, r3
 80052aa:	f7ff fe9d 	bl	8004fe8 <modbus_send_exception>
				return;
 80052ae:	f000 bda8 	b.w	8005e02 <modbus_vendor_handle_frame+0xdaa>
			}

			// Ensure operations are valid
			if (op1Raw == 0 || op1Raw > AUTOMATION_OPERATION_COUNT) {
 80052b2:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d003      	beq.n	80052c2 <modbus_vendor_handle_frame+0x26a>
 80052ba:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 80052be:	2b06      	cmp	r3, #6
 80052c0:	d909      	bls.n	80052d6 <modbus_vendor_handle_frame+0x27e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80052c2:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 80052c6:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80052ca:	2203      	movs	r2, #3
 80052cc:	4618      	mov	r0, r3
 80052ce:	f7ff fe8b 	bl	8004fe8 <modbus_send_exception>
				return;
 80052d2:	f000 bd96 	b.w	8005e02 <modbus_vendor_handle_frame+0xdaa>
			}
			if ((joinRaw != 1) && (op2Raw == 0 || op2Raw > AUTOMATION_OPERATION_COUNT)) {
 80052d6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80052da:	2b01      	cmp	r3, #1
 80052dc:	d011      	beq.n	8005302 <modbus_vendor_handle_frame+0x2aa>
 80052de:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d003      	beq.n	80052ee <modbus_vendor_handle_frame+0x296>
 80052e6:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 80052ea:	2b06      	cmp	r3, #6
 80052ec:	d909      	bls.n	8005302 <modbus_vendor_handle_frame+0x2aa>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80052ee:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 80052f2:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80052f6:	2203      	movs	r2, #3
 80052f8:	4618      	mov	r0, r3
 80052fa:	f7ff fe75 	bl	8004fe8 <modbus_send_exception>
				return;
 80052fe:	f000 bd80 	b.w	8005e02 <modbus_vendor_handle_frame+0xdaa>
			}

			// Ensure join is valid
			if (joinRaw < 1 || joinRaw > AUTOMATION_JOIN_COUNT) {
 8005302:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005306:	2b00      	cmp	r3, #0
 8005308:	d003      	beq.n	8005312 <modbus_vendor_handle_frame+0x2ba>
 800530a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800530e:	2b03      	cmp	r3, #3
 8005310:	d909      	bls.n	8005326 <modbus_vendor_handle_frame+0x2ce>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005312:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005316:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 800531a:	2203      	movs	r2, #3
 800531c:	4618      	mov	r0, r3
 800531e:	f7ff fe63 	bl	8004fe8 <modbus_send_exception>
				return;
 8005322:	f000 bd6e 	b.w	8005e02 <modbus_vendor_handle_frame+0xdaa>
			}


			// Construct the rule (note enums start at 0, but over modbus i start a 1 so that null errors are easier to catch (i.e., they are 0 only if an error has occured))
			RegisterType input_type1 = input_type1Raw - 1;
 8005326:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 800532a:	3b01      	subs	r3, #1
 800532c:	f887 3155 	strb.w	r3, [r7, #341]	@ 0x155
			RegisterType output_type = output_typeRaw - 1;
 8005330:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
 8005334:	3b01      	subs	r3, #1
 8005336:	f887 3154 	strb.w	r3, [r7, #340]	@ 0x154
			ComparisonOp op1 = op1Raw - 1;
 800533a:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 800533e:	3b01      	subs	r3, #1
 8005340:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
			LogicJoin join = joinRaw - 1;
 8005344:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005348:	3b01      	subs	r3, #1
 800534a:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152

			RegisterType input_type2 = 0;
 800534e:	2300      	movs	r3, #0
 8005350:	f887 31b7 	strb.w	r3, [r7, #439]	@ 0x1b7
			ComparisonOp op2 = 0;
 8005354:	2300      	movs	r3, #0
 8005356:	f887 31b6 	strb.w	r3, [r7, #438]	@ 0x1b6
			if (joinRaw != 1) {
 800535a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800535e:	2b01      	cmp	r3, #1
 8005360:	d009      	beq.n	8005376 <modbus_vendor_handle_frame+0x31e>
				input_type2 = input_type2Raw - 1;
 8005362:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8005366:	3b01      	subs	r3, #1
 8005368:	f887 31b7 	strb.w	r3, [r7, #439]	@ 0x1b7
				op2 = op2Raw - 1;
 800536c:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8005370:	3b01      	subs	r3, #1
 8005372:	f887 31b6 	strb.w	r3, [r7, #438]	@ 0x1b6
			}


			LogicRule newRule = {
 8005376:	f897 3155 	ldrb.w	r3, [r7, #341]	@ 0x155
 800537a:	f887 3138 	strb.w	r3, [r7, #312]	@ 0x138
 800537e:	f8b7 3168 	ldrh.w	r3, [r7, #360]	@ 0x168
 8005382:	f8a7 313a 	strh.w	r3, [r7, #314]	@ 0x13a
 8005386:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800538a:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c
 800538e:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8005392:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
 8005396:	f897 31b7 	ldrb.w	r3, [r7, #439]	@ 0x1b7
 800539a:	f887 3140 	strb.w	r3, [r7, #320]	@ 0x140
 800539e:	f8b7 3160 	ldrh.w	r3, [r7, #352]	@ 0x160
 80053a2:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
 80053a6:	f897 31b6 	ldrb.w	r3, [r7, #438]	@ 0x1b6
 80053aa:	f887 3144 	strb.w	r3, [r7, #324]	@ 0x144
 80053ae:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 80053b2:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
 80053b6:	f897 3152 	ldrb.w	r3, [r7, #338]	@ 0x152
 80053ba:	f887 3148 	strb.w	r3, [r7, #328]	@ 0x148
 80053be:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 80053c2:	f887 3149 	strb.w	r3, [r7, #329]	@ 0x149
 80053c6:	f8b7 3158 	ldrh.w	r3, [r7, #344]	@ 0x158
 80053ca:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a
 80053ce:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 80053d2:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
				.output_reg = output_reg,
				.output_value = output_value
			};


			uint8_t statusByte = 0x01; // Successful
 80053d6:	2301      	movs	r3, #1
 80053d8:	f887 31b5 	strb.w	r3, [r7, #437]	@ 0x1b5

			bool status = automation_add_rule(newRule);
 80053dc:	466b      	mov	r3, sp
 80053de:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 80053e2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80053e6:	6018      	str	r0, [r3, #0]
 80053e8:	3304      	adds	r3, #4
 80053ea:	8019      	strh	r1, [r3, #0]
 80053ec:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80053f0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80053f2:	f7fb ff0b 	bl	800120c <automation_add_rule>
 80053f6:	4603      	mov	r3, r0
 80053f8:	f887 3151 	strb.w	r3, [r7, #337]	@ 0x151
			if (status == false) {
 80053fc:	f897 3151 	ldrb.w	r3, [r7, #337]	@ 0x151
 8005400:	f083 0301 	eor.w	r3, r3, #1
 8005404:	b2db      	uxtb	r3, r3
 8005406:	2b00      	cmp	r3, #0
 8005408:	d002      	beq.n	8005410 <modbus_vendor_handle_frame+0x3b8>
				statusByte = 0x00; // Unsuccessful -> no more rules allowable.
 800540a:	2300      	movs	r3, #0
 800540c:	f887 31b5 	strb.w	r3, [r7, #437]	@ 0x1b5
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005410:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005414:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005418:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 800541c:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 800541e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005422:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005426:	2265      	movs	r2, #101	@ 0x65
 8005428:	705a      	strb	r2, [r3, #1]
			responseData[2] = statusByte; // 1 byte to indicate success/failure
 800542a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800542e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005432:	f897 21b5 	ldrb.w	r2, [r7, #437]	@ 0x1b5
 8005436:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8005438:	2303      	movs	r3, #3
 800543a:	f8a7 314e 	strh.w	r3, [r7, #334]	@ 0x14e

			modbus_send_response(responseData, responseLen);
 800543e:	f8b7 214e 	ldrh.w	r2, [r7, #334]	@ 0x14e
 8005442:	f107 030c 	add.w	r3, r7, #12
 8005446:	4611      	mov	r1, r2
 8005448:	4618      	mov	r0, r3
 800544a:	f7ff fda3 	bl	8004f94 <modbus_send_response>
 800544e:	f000 bcd8 	b.w	8005e02 <modbus_vendor_handle_frame+0xdaa>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE_COUNT: {
			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			uint16_t ruleCount = automation_get_rule_count();
 8005452:	f7fb ff1b 	bl	800128c <automation_get_rule_count>
 8005456:	4603      	mov	r3, r0
 8005458:	f8a7 316e 	strh.w	r3, [r7, #366]	@ 0x16e

			responseData[0] = slave_address; // the address of us
 800545c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005460:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005464:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 8005468:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 800546a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800546e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005472:	2265      	movs	r2, #101	@ 0x65
 8005474:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count, 2 bytes follow (16 bits -> uint16_t)
 8005476:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800547a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800547e:	2202      	movs	r2, #2
 8005480:	709a      	strb	r2, [r3, #2]
			responseData[3] = ruleCount >> 8; // high byte
 8005482:	f8b7 316e 	ldrh.w	r3, [r7, #366]	@ 0x16e
 8005486:	0a1b      	lsrs	r3, r3, #8
 8005488:	b29b      	uxth	r3, r3
 800548a:	b2da      	uxtb	r2, r3
 800548c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005490:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005494:	70da      	strb	r2, [r3, #3]
			responseData[4] = ruleCount & 0x00FF; // low byte
 8005496:	f8b7 316e 	ldrh.w	r3, [r7, #366]	@ 0x16e
 800549a:	b2da      	uxtb	r2, r3
 800549c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80054a0:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80054a4:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 80054a6:	2305      	movs	r3, #5
 80054a8:	f8a7 316c 	strh.w	r3, [r7, #364]	@ 0x16c
			modbus_send_response(responseData, responseLen);
 80054ac:	f8b7 216c 	ldrh.w	r2, [r7, #364]	@ 0x16c
 80054b0:	f107 030c 	add.w	r3, r7, #12
 80054b4:	4611      	mov	r1, r2
 80054b6:	4618      	mov	r0, r3
 80054b8:	f7ff fd6c 	bl	8004f94 <modbus_send_response>
			break;
 80054bc:	f000 bca1 	b.w	8005e02 <modbus_vendor_handle_frame+0xdaa>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 80054c0:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80054c4:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 80054c8:	881b      	ldrh	r3, [r3, #0]
 80054ca:	2b06      	cmp	r3, #6
 80054cc:	d009      	beq.n	80054e2 <modbus_vendor_handle_frame+0x48a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80054ce:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 80054d2:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80054d6:	2203      	movs	r2, #3
 80054d8:	4618      	mov	r0, r3
 80054da:	f7ff fd85 	bl	8004fe8 <modbus_send_exception>
				return;
 80054de:	f000 bc90 	b.w	8005e02 <modbus_vendor_handle_frame+0xdaa>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 80054e2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80054e6:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	3302      	adds	r3, #2
 80054ee:	781b      	ldrb	r3, [r3, #0]
 80054f0:	b21b      	sxth	r3, r3
 80054f2:	021b      	lsls	r3, r3, #8
 80054f4:	b21a      	sxth	r2, r3
 80054f6:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80054fa:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	3303      	adds	r3, #3
 8005502:	781b      	ldrb	r3, [r3, #0]
 8005504:	b21b      	sxth	r3, r3
 8005506:	4313      	orrs	r3, r2
 8005508:	b21b      	sxth	r3, r3
 800550a:	f8a7 3188 	strh.w	r3, [r7, #392]	@ 0x188

			LogicRule rule;

			bool status = automation_get_rule(ruleIndex, &rule);
 800550e:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8005512:	f8b7 3188 	ldrh.w	r3, [r7, #392]	@ 0x188
 8005516:	4611      	mov	r1, r2
 8005518:	4618      	mov	r0, r3
 800551a:	f7fb fec3 	bl	80012a4 <automation_get_rule>
 800551e:	4603      	mov	r3, r0
 8005520:	f887 3187 	strb.w	r3, [r7, #391]	@ 0x187
			if (status == false) {
 8005524:	f897 3187 	ldrb.w	r3, [r7, #391]	@ 0x187
 8005528:	f083 0301 	eor.w	r3, r3, #1
 800552c:	b2db      	uxtb	r3, r3
 800552e:	2b00      	cmp	r3, #0
 8005530:	d009      	beq.n	8005546 <modbus_vendor_handle_frame+0x4ee>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8005532:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005536:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 800553a:	2204      	movs	r2, #4
 800553c:	4618      	mov	r0, r3
 800553e:	f7ff fd53 	bl	8004fe8 <modbus_send_exception>
				return;
 8005542:	f000 bc5e 	b.w	8005e02 <modbus_vendor_handle_frame+0xdaa>
			}

			// Extract fields from the rule struct
			// Enumerations have + 1 as to make first index 1 (easier to detect 0 errors).
			uint8_t input_type1Raw = (uint8_t)rule.input_type1 + 1;
 8005546:	f897 3120 	ldrb.w	r3, [r7, #288]	@ 0x120
 800554a:	3301      	adds	r3, #1
 800554c:	f887 3186 	strb.w	r3, [r7, #390]	@ 0x186
			uint16_t input_reg1 = (uint16_t)rule.input_reg1;
 8005550:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8005554:	f8a7 3184 	strh.w	r3, [r7, #388]	@ 0x184
			uint8_t op1Raw = (uint8_t)rule.op1 + 1;
 8005558:	f897 3124 	ldrb.w	r3, [r7, #292]	@ 0x124
 800555c:	3301      	adds	r3, #1
 800555e:	f887 3183 	strb.w	r3, [r7, #387]	@ 0x183
			uint16_t compare_value1 = (uint16_t)rule.compare_value1;
 8005562:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8005566:	f8a7 3180 	strh.w	r3, [r7, #384]	@ 0x180
			uint8_t input_type2Raw = (uint8_t)rule.input_type2 + 1;
 800556a:	f897 3128 	ldrb.w	r3, [r7, #296]	@ 0x128
 800556e:	3301      	adds	r3, #1
 8005570:	f887 317f 	strb.w	r3, [r7, #383]	@ 0x17f
			uint16_t input_reg2 = (uint16_t)rule.input_reg2;
 8005574:	f8b7 312a 	ldrh.w	r3, [r7, #298]	@ 0x12a
 8005578:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c
			uint8_t op2Raw = (uint8_t)rule.op2 + 1;
 800557c:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 8005580:	3301      	adds	r3, #1
 8005582:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint16_t compare_value2 = (uint16_t)rule.compare_value2;
 8005586:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 800558a:	f8a7 3178 	strh.w	r3, [r7, #376]	@ 0x178
			uint8_t joinRaw = (uint8_t)rule.join + 1;
 800558e:	f897 3130 	ldrb.w	r3, [r7, #304]	@ 0x130
 8005592:	3301      	adds	r3, #1
 8005594:	f887 3177 	strb.w	r3, [r7, #375]	@ 0x177
			uint8_t output_typeRaw = (uint8_t)rule.output_type + 1;
 8005598:	f897 3131 	ldrb.w	r3, [r7, #305]	@ 0x131
 800559c:	3301      	adds	r3, #1
 800559e:	f887 3176 	strb.w	r3, [r7, #374]	@ 0x176
			uint16_t output_reg = (uint16_t)rule.output_reg;
 80055a2:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 80055a6:	f8a7 3174 	strh.w	r3, [r7, #372]	@ 0x174
			uint16_t output_value = (uint16_t)rule.output_value;
 80055aa:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 80055ae:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			// Create the response frame
			responseData[0] = slave_address; // the address of us
 80055b2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80055b6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80055ba:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 80055be:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_RULE;
 80055c0:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80055c4:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80055c8:	2267      	movs	r2, #103	@ 0x67
 80055ca:	705a      	strb	r2, [r3, #1]

			responseData[2] = input_type1Raw;
 80055cc:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80055d0:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80055d4:	f897 2186 	ldrb.w	r2, [r7, #390]	@ 0x186
 80055d8:	709a      	strb	r2, [r3, #2]
			responseData[3] = input_reg1 >> 8; // high bit
 80055da:	f8b7 3184 	ldrh.w	r3, [r7, #388]	@ 0x184
 80055de:	0a1b      	lsrs	r3, r3, #8
 80055e0:	b29b      	uxth	r3, r3
 80055e2:	b2da      	uxtb	r2, r3
 80055e4:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80055e8:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80055ec:	70da      	strb	r2, [r3, #3]
			responseData[4] = input_reg1 & 0xFF; // low bit
 80055ee:	f8b7 3184 	ldrh.w	r3, [r7, #388]	@ 0x184
 80055f2:	b2da      	uxtb	r2, r3
 80055f4:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80055f8:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80055fc:	711a      	strb	r2, [r3, #4]
			responseData[5] = op1Raw;
 80055fe:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005602:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005606:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 800560a:	715a      	strb	r2, [r3, #5]
			responseData[6] = compare_value1 >> 8;
 800560c:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 8005610:	0a1b      	lsrs	r3, r3, #8
 8005612:	b29b      	uxth	r3, r3
 8005614:	b2da      	uxtb	r2, r3
 8005616:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800561a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800561e:	719a      	strb	r2, [r3, #6]
			responseData[7] = compare_value1 & 0xFF;
 8005620:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 8005624:	b2da      	uxtb	r2, r3
 8005626:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800562a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800562e:	71da      	strb	r2, [r3, #7]
			responseData[8] = input_type2Raw;
 8005630:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005634:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005638:	f897 217f 	ldrb.w	r2, [r7, #383]	@ 0x17f
 800563c:	721a      	strb	r2, [r3, #8]
			responseData[9] = input_reg2 >> 8;
 800563e:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8005642:	0a1b      	lsrs	r3, r3, #8
 8005644:	b29b      	uxth	r3, r3
 8005646:	b2da      	uxtb	r2, r3
 8005648:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800564c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005650:	725a      	strb	r2, [r3, #9]
			responseData[10] = input_reg2 & 0xFF;
 8005652:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8005656:	b2da      	uxtb	r2, r3
 8005658:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800565c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005660:	729a      	strb	r2, [r3, #10]
			responseData[11] = op2Raw;
 8005662:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005666:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800566a:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 800566e:	72da      	strb	r2, [r3, #11]
			responseData[12] = compare_value2 >> 8;
 8005670:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 8005674:	0a1b      	lsrs	r3, r3, #8
 8005676:	b29b      	uxth	r3, r3
 8005678:	b2da      	uxtb	r2, r3
 800567a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800567e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005682:	731a      	strb	r2, [r3, #12]
			responseData[13] = compare_value2 & 0xFF;
 8005684:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 8005688:	b2da      	uxtb	r2, r3
 800568a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800568e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005692:	735a      	strb	r2, [r3, #13]
			responseData[14] = joinRaw;
 8005694:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005698:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800569c:	f897 2177 	ldrb.w	r2, [r7, #375]	@ 0x177
 80056a0:	739a      	strb	r2, [r3, #14]
			responseData[15] = output_typeRaw;
 80056a2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80056a6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80056aa:	f897 2176 	ldrb.w	r2, [r7, #374]	@ 0x176
 80056ae:	73da      	strb	r2, [r3, #15]
			responseData[16] = output_reg >> 8;
 80056b0:	f8b7 3174 	ldrh.w	r3, [r7, #372]	@ 0x174
 80056b4:	0a1b      	lsrs	r3, r3, #8
 80056b6:	b29b      	uxth	r3, r3
 80056b8:	b2da      	uxtb	r2, r3
 80056ba:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80056be:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80056c2:	741a      	strb	r2, [r3, #16]
			responseData[17] = output_reg & 0xFF;
 80056c4:	f8b7 3174 	ldrh.w	r3, [r7, #372]	@ 0x174
 80056c8:	b2da      	uxtb	r2, r3
 80056ca:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80056ce:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80056d2:	745a      	strb	r2, [r3, #17]
			responseData[18] = output_value >> 8;
 80056d4:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 80056d8:	0a1b      	lsrs	r3, r3, #8
 80056da:	b29b      	uxth	r3, r3
 80056dc:	b2da      	uxtb	r2, r3
 80056de:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80056e2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80056e6:	749a      	strb	r2, [r3, #18]
			responseData[19] = output_value & 0xFF;
 80056e8:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 80056ec:	b2da      	uxtb	r2, r3
 80056ee:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80056f2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80056f6:	74da      	strb	r2, [r3, #19]

			uint16_t responseLen = 20;
 80056f8:	2314      	movs	r3, #20
 80056fa:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170
			modbus_send_response(responseData, responseLen);
 80056fe:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 8005702:	f107 030c 	add.w	r3, r7, #12
 8005706:	4611      	mov	r1, r2
 8005708:	4618      	mov	r0, r3
 800570a:	f7ff fc43 	bl	8004f94 <modbus_send_response>
 800570e:	e378      	b.n	8005e02 <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		case MODBUS_VENDOR_FUNC_DEL_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 8005710:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005714:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 8005718:	881b      	ldrh	r3, [r3, #0]
 800571a:	2b06      	cmp	r3, #6
 800571c:	d008      	beq.n	8005730 <modbus_vendor_handle_frame+0x6d8>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800571e:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005722:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005726:	2203      	movs	r2, #3
 8005728:	4618      	mov	r0, r3
 800572a:	f7ff fc5d 	bl	8004fe8 <modbus_send_exception>
				return;
 800572e:	e368      	b.n	8005e02 <modbus_vendor_handle_frame+0xdaa>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 8005730:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005734:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	3302      	adds	r3, #2
 800573c:	781b      	ldrb	r3, [r3, #0]
 800573e:	b21b      	sxth	r3, r3
 8005740:	021b      	lsls	r3, r3, #8
 8005742:	b21a      	sxth	r2, r3
 8005744:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005748:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	3303      	adds	r3, #3
 8005750:	781b      	ldrb	r3, [r3, #0]
 8005752:	b21b      	sxth	r3, r3
 8005754:	4313      	orrs	r3, r2
 8005756:	b21b      	sxth	r3, r3
 8005758:	f8a7 318e 	strh.w	r3, [r7, #398]	@ 0x18e

			bool status = automation_delete_rule(ruleIndex);
 800575c:	f8b7 318e 	ldrh.w	r3, [r7, #398]	@ 0x18e
 8005760:	4618      	mov	r0, r3
 8005762:	f7fb fdcb 	bl	80012fc <automation_delete_rule>
 8005766:	4603      	mov	r3, r0
 8005768:	f887 318d 	strb.w	r3, [r7, #397]	@ 0x18d
			if (status == false) {
 800576c:	f897 318d 	ldrb.w	r3, [r7, #397]	@ 0x18d
 8005770:	f083 0301 	eor.w	r3, r3, #1
 8005774:	b2db      	uxtb	r3, r3
 8005776:	2b00      	cmp	r3, #0
 8005778:	d008      	beq.n	800578c <modbus_vendor_handle_frame+0x734>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800577a:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 800577e:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005782:	2204      	movs	r2, #4
 8005784:	4618      	mov	r0, r3
 8005786:	f7ff fc2f 	bl	8004fe8 <modbus_send_exception>
				return;
 800578a:	e33a      	b.n	8005e02 <modbus_vendor_handle_frame+0xdaa>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800578c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005790:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005794:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 8005798:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_DEL_RULE;
 800579a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800579e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80057a2:	2268      	movs	r2, #104	@ 0x68
 80057a4:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 1 byte to indicate success --> no failure byte at this point
 80057a6:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80057aa:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80057ae:	2201      	movs	r2, #1
 80057b0:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 80057b2:	2303      	movs	r3, #3
 80057b4:	f8a7 318a 	strh.w	r3, [r7, #394]	@ 0x18a

			modbus_send_response(responseData, responseLen);
 80057b8:	f8b7 218a 	ldrh.w	r2, [r7, #394]	@ 0x18a
 80057bc:	f107 030c 	add.w	r3, r7, #12
 80057c0:	4611      	mov	r1, r2
 80057c2:	4618      	mov	r0, r3
 80057c4:	f7ff fbe6 	bl	8004f94 <modbus_send_response>
 80057c8:	e31b      	b.n	8005e02 <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		case MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 80057ca:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80057ce:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 80057d2:	881b      	ldrh	r3, [r3, #0]
 80057d4:	2b06      	cmp	r3, #6
 80057d6:	d008      	beq.n	80057ea <modbus_vendor_handle_frame+0x792>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80057d8:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 80057dc:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80057e0:	2203      	movs	r2, #3
 80057e2:	4618      	mov	r0, r3
 80057e4:	f7ff fc00 	bl	8004fe8 <modbus_send_exception>
				return;
 80057e8:	e30b      	b.n	8005e02 <modbus_vendor_handle_frame+0xdaa>
			}

			if (frame[2] == 0 || frame[2] > 2) {
 80057ea:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80057ee:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	3302      	adds	r3, #2
 80057f6:	781b      	ldrb	r3, [r3, #0]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d008      	beq.n	800580e <modbus_vendor_handle_frame+0x7b6>
 80057fc:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005800:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	3302      	adds	r3, #2
 8005808:	781b      	ldrb	r3, [r3, #0]
 800580a:	2b02      	cmp	r3, #2
 800580c:	d908      	bls.n	8005820 <modbus_vendor_handle_frame+0x7c8>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800580e:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005812:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005816:	2203      	movs	r2, #3
 8005818:	4618      	mov	r0, r3
 800581a:	f7ff fbe5 	bl	8004fe8 <modbus_send_exception>
				return;
 800581e:	e2f0      	b.n	8005e02 <modbus_vendor_handle_frame+0xdaa>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8005820:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005824:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	3302      	adds	r3, #2
 800582c:	781b      	ldrb	r3, [r3, #0]
 800582e:	3b01      	subs	r3, #1
 8005830:	f887 3193 	strb.w	r3, [r7, #403]	@ 0x193

			bool status = io_virtual_add(registerType);
 8005834:	f897 3193 	ldrb.w	r3, [r7, #403]	@ 0x193
 8005838:	4618      	mov	r0, r3
 800583a:	f7fd fa57 	bl	8002cec <io_virtual_add>
 800583e:	4603      	mov	r3, r0
 8005840:	f887 3192 	strb.w	r3, [r7, #402]	@ 0x192
			if (status == false) {
 8005844:	f897 3192 	ldrb.w	r3, [r7, #402]	@ 0x192
 8005848:	f083 0301 	eor.w	r3, r3, #1
 800584c:	b2db      	uxtb	r3, r3
 800584e:	2b00      	cmp	r3, #0
 8005850:	d008      	beq.n	8005864 <modbus_vendor_handle_frame+0x80c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8005852:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005856:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 800585a:	2204      	movs	r2, #4
 800585c:	4618      	mov	r0, r3
 800585e:	f7ff fbc3 	bl	8004fe8 <modbus_send_exception>
				return;
 8005862:	e2ce      	b.n	8005e02 <modbus_vendor_handle_frame+0xdaa>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 8005864:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005868:	f887 311c 	strb.w	r3, [r7, #284]	@ 0x11c
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG;
 800586c:	2369      	movs	r3, #105	@ 0x69
 800586e:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
			responseData[2] = 0x01; // status
 8005872:	2301      	movs	r3, #1
 8005874:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

			uint16_t responseLen = 3;
 8005878:	2303      	movs	r3, #3
 800587a:	f8a7 3190 	strh.w	r3, [r7, #400]	@ 0x190

			modbus_send_response(responseData, responseLen);
 800587e:	f8b7 2190 	ldrh.w	r2, [r7, #400]	@ 0x190
 8005882:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8005886:	4611      	mov	r1, r2
 8005888:	4618      	mov	r0, r3
 800588a:	f7ff fb83 	bl	8004f94 <modbus_send_response>
 800588e:	e2b8      	b.n	8005e02 <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		case MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, CRC Low, CRC High)
			if (len != 7) {
 8005890:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005894:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 8005898:	881b      	ldrh	r3, [r3, #0]
 800589a:	2b07      	cmp	r3, #7
 800589c:	d008      	beq.n	80058b0 <modbus_vendor_handle_frame+0x858>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800589e:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 80058a2:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80058a6:	2203      	movs	r2, #3
 80058a8:	4618      	mov	r0, r3
 80058aa:	f7ff fb9d 	bl	8004fe8 <modbus_send_exception>
				return;
 80058ae:	e2a8      	b.n	8005e02 <modbus_vendor_handle_frame+0xdaa>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 80058b0:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80058b4:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	3302      	adds	r3, #2
 80058bc:	781b      	ldrb	r3, [r3, #0]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d008      	beq.n	80058d4 <modbus_vendor_handle_frame+0x87c>
 80058c2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80058c6:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	3302      	adds	r3, #2
 80058ce:	781b      	ldrb	r3, [r3, #0]
 80058d0:	2b02      	cmp	r3, #2
 80058d2:	d908      	bls.n	80058e6 <modbus_vendor_handle_frame+0x88e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80058d4:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 80058d8:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80058dc:	2203      	movs	r2, #3
 80058de:	4618      	mov	r0, r3
 80058e0:	f7ff fb82 	bl	8004fe8 <modbus_send_exception>
				return;
 80058e4:	e28d      	b.n	8005e02 <modbus_vendor_handle_frame+0xdaa>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 80058e6:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80058ea:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	3302      	adds	r3, #2
 80058f2:	781b      	ldrb	r3, [r3, #0]
 80058f4:	3b01      	subs	r3, #1
 80058f6:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b

			// Get Address
			uint16_t address = frame[3] << 8 | frame[4];
 80058fa:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80058fe:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	3303      	adds	r3, #3
 8005906:	781b      	ldrb	r3, [r3, #0]
 8005908:	b21b      	sxth	r3, r3
 800590a:	021b      	lsls	r3, r3, #8
 800590c:	b21a      	sxth	r2, r3
 800590e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005912:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	3304      	adds	r3, #4
 800591a:	781b      	ldrb	r3, [r3, #0]
 800591c:	b21b      	sxth	r3, r3
 800591e:	4313      	orrs	r3, r2
 8005920:	b21b      	sxth	r3, r3
 8005922:	f8a7 3198 	strh.w	r3, [r7, #408]	@ 0x198

			uint16_t value;
			bool status = io_virtual_read(registerType, address, &value);
 8005926:	f507 728d 	add.w	r2, r7, #282	@ 0x11a
 800592a:	f8b7 1198 	ldrh.w	r1, [r7, #408]	@ 0x198
 800592e:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 8005932:	4618      	mov	r0, r3
 8005934:	f7fd fa4e 	bl	8002dd4 <io_virtual_read>
 8005938:	4603      	mov	r3, r0
 800593a:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197
			if (status == false) {
 800593e:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 8005942:	f083 0301 	eor.w	r3, r3, #1
 8005946:	b2db      	uxtb	r3, r3
 8005948:	2b00      	cmp	r3, #0
 800594a:	d008      	beq.n	800595e <modbus_vendor_handle_frame+0x906>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800594c:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005950:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005954:	2204      	movs	r2, #4
 8005956:	4618      	mov	r0, r3
 8005958:	f7ff fb46 	bl	8004fe8 <modbus_send_exception>
				return;
 800595c:	e251      	b.n	8005e02 <modbus_vendor_handle_frame+0xdaa>
			}


			// Create the response frame
			uint8_t byteCount;
			switch (registerType) {
 800595e:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 8005962:	2b00      	cmp	r3, #0
 8005964:	d002      	beq.n	800596c <modbus_vendor_handle_frame+0x914>
 8005966:	2b01      	cmp	r3, #1
 8005968:	d004      	beq.n	8005974 <modbus_vendor_handle_frame+0x91c>
 800596a:	e007      	b.n	800597c <modbus_vendor_handle_frame+0x924>
				case VIR_COIL:
					byteCount = 1;
 800596c:	2301      	movs	r3, #1
 800596e:	f887 31b4 	strb.w	r3, [r7, #436]	@ 0x1b4
					break;
 8005972:	e003      	b.n	800597c <modbus_vendor_handle_frame+0x924>
				case VIR_HOLDING:
					byteCount = 2;
 8005974:	2302      	movs	r3, #2
 8005976:	f887 31b4 	strb.w	r3, [r7, #436]	@ 0x1b4
					break;
 800597a:	bf00      	nop
			}

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800597c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005980:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005984:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 8005988:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG;
 800598a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800598e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005992:	226a      	movs	r2, #106	@ 0x6a
 8005994:	705a      	strb	r2, [r3, #1]
			responseData[2] = byteCount;
 8005996:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800599a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800599e:	f897 21b4 	ldrb.w	r2, [r7, #436]	@ 0x1b4
 80059a2:	709a      	strb	r2, [r3, #2]

			switch (registerType) {
 80059a4:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d002      	beq.n	80059b2 <modbus_vendor_handle_frame+0x95a>
 80059ac:	2b01      	cmp	r3, #1
 80059ae:	d00e      	beq.n	80059ce <modbus_vendor_handle_frame+0x976>
 80059b0:	e020      	b.n	80059f4 <modbus_vendor_handle_frame+0x99c>
				case VIR_COIL:
					responseData[3] = (value != 0) ? 1 : 0;
 80059b2:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	bf14      	ite	ne
 80059ba:	2301      	movne	r3, #1
 80059bc:	2300      	moveq	r3, #0
 80059be:	b2db      	uxtb	r3, r3
 80059c0:	461a      	mov	r2, r3
 80059c2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80059c6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80059ca:	70da      	strb	r2, [r3, #3]
					break;
 80059cc:	e012      	b.n	80059f4 <modbus_vendor_handle_frame+0x99c>
				case VIR_HOLDING:
					responseData[3] = value >> 8; // high byte
 80059ce:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 80059d2:	0a1b      	lsrs	r3, r3, #8
 80059d4:	b29b      	uxth	r3, r3
 80059d6:	b2da      	uxtb	r2, r3
 80059d8:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80059dc:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80059e0:	70da      	strb	r2, [r3, #3]
					responseData[4] = value & 0xFF; // low byte
 80059e2:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 80059e6:	b2da      	uxtb	r2, r3
 80059e8:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80059ec:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80059f0:	711a      	strb	r2, [r3, #4]
					break;
 80059f2:	bf00      	nop
			}

			uint16_t responseLen = 3 + byteCount; // slave address, function, byte count, (byte count bytes)
 80059f4:	f897 31b4 	ldrb.w	r3, [r7, #436]	@ 0x1b4
 80059f8:	b29b      	uxth	r3, r3
 80059fa:	3303      	adds	r3, #3
 80059fc:	f8a7 3194 	strh.w	r3, [r7, #404]	@ 0x194

			modbus_send_response(responseData, responseLen);
 8005a00:	f8b7 2194 	ldrh.w	r2, [r7, #404]	@ 0x194
 8005a04:	f107 030c 	add.w	r3, r7, #12
 8005a08:	4611      	mov	r1, r2
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	f7ff fac2 	bl	8004f94 <modbus_send_response>
 8005a10:	e1f7      	b.n	8005e02 <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		case MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, Value High, Value Low, CRC Low, CRC High)
			if (len != 9) {
 8005a12:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005a16:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 8005a1a:	881b      	ldrh	r3, [r3, #0]
 8005a1c:	2b09      	cmp	r3, #9
 8005a1e:	d008      	beq.n	8005a32 <modbus_vendor_handle_frame+0x9da>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005a20:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005a24:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005a28:	2203      	movs	r2, #3
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	f7ff fadc 	bl	8004fe8 <modbus_send_exception>
				return;
 8005a30:	e1e7      	b.n	8005e02 <modbus_vendor_handle_frame+0xdaa>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 8005a32:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005a36:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	3302      	adds	r3, #2
 8005a3e:	781b      	ldrb	r3, [r3, #0]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d008      	beq.n	8005a56 <modbus_vendor_handle_frame+0x9fe>
 8005a44:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005a48:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	3302      	adds	r3, #2
 8005a50:	781b      	ldrb	r3, [r3, #0]
 8005a52:	2b02      	cmp	r3, #2
 8005a54:	d908      	bls.n	8005a68 <modbus_vendor_handle_frame+0xa10>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005a56:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005a5a:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005a5e:	2203      	movs	r2, #3
 8005a60:	4618      	mov	r0, r3
 8005a62:	f7ff fac1 	bl	8004fe8 <modbus_send_exception>
				return;
 8005a66:	e1cc      	b.n	8005e02 <modbus_vendor_handle_frame+0xdaa>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8005a68:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005a6c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	3302      	adds	r3, #2
 8005a74:	781b      	ldrb	r3, [r3, #0]
 8005a76:	3b01      	subs	r3, #1
 8005a78:	f887 31a5 	strb.w	r3, [r7, #421]	@ 0x1a5

			// Get Address and value
			uint16_t address = (frame[3] << 8) | frame[4];
 8005a7c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005a80:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	3303      	adds	r3, #3
 8005a88:	781b      	ldrb	r3, [r3, #0]
 8005a8a:	b21b      	sxth	r3, r3
 8005a8c:	021b      	lsls	r3, r3, #8
 8005a8e:	b21a      	sxth	r2, r3
 8005a90:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005a94:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	3304      	adds	r3, #4
 8005a9c:	781b      	ldrb	r3, [r3, #0]
 8005a9e:	b21b      	sxth	r3, r3
 8005aa0:	4313      	orrs	r3, r2
 8005aa2:	b21b      	sxth	r3, r3
 8005aa4:	f8a7 31a2 	strh.w	r3, [r7, #418]	@ 0x1a2
			uint16_t value = (frame[5] << 8) | frame[6];
 8005aa8:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005aac:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	3305      	adds	r3, #5
 8005ab4:	781b      	ldrb	r3, [r3, #0]
 8005ab6:	b21b      	sxth	r3, r3
 8005ab8:	021b      	lsls	r3, r3, #8
 8005aba:	b21a      	sxth	r2, r3
 8005abc:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005ac0:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	3306      	adds	r3, #6
 8005ac8:	781b      	ldrb	r3, [r3, #0]
 8005aca:	b21b      	sxth	r3, r3
 8005acc:	4313      	orrs	r3, r2
 8005ace:	b21b      	sxth	r3, r3
 8005ad0:	f8a7 31a0 	strh.w	r3, [r7, #416]	@ 0x1a0


			bool status = io_virtual_write(registerType, address, value);
 8005ad4:	f8b7 21a0 	ldrh.w	r2, [r7, #416]	@ 0x1a0
 8005ad8:	f8b7 11a2 	ldrh.w	r1, [r7, #418]	@ 0x1a2
 8005adc:	f897 31a5 	ldrb.w	r3, [r7, #421]	@ 0x1a5
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	f7fd f9b7 	bl	8002e54 <io_virtual_write>
 8005ae6:	4603      	mov	r3, r0
 8005ae8:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
			if (status == false) {
 8005aec:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 8005af0:	f083 0301 	eor.w	r3, r3, #1
 8005af4:	b2db      	uxtb	r3, r3
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d008      	beq.n	8005b0c <modbus_vendor_handle_frame+0xab4>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8005afa:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005afe:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005b02:	2204      	movs	r2, #4
 8005b04:	4618      	mov	r0, r3
 8005b06:	f7ff fa6f 	bl	8004fe8 <modbus_send_exception>
				return;
 8005b0a:	e17a      	b.n	8005e02 <modbus_vendor_handle_frame+0xdaa>
			}

			// Create the response frame
			uint16_t responseLen = 3; // slave address, function, status byte
 8005b0c:	2303      	movs	r3, #3
 8005b0e:	f8a7 319c 	strh.w	r3, [r7, #412]	@ 0x19c
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005b12:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005b16:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005b1a:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 8005b1e:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG;
 8005b20:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005b24:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005b28:	226b      	movs	r2, #107	@ 0x6b
 8005b2a:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 0x01 = success
 8005b2c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005b30:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005b34:	2201      	movs	r2, #1
 8005b36:	709a      	strb	r2, [r3, #2]

			modbus_send_response(responseData, responseLen);
 8005b38:	f8b7 219c 	ldrh.w	r2, [r7, #412]	@ 0x19c
 8005b3c:	f107 030c 	add.w	r3, r7, #12
 8005b40:	4611      	mov	r1, r2
 8005b42:	4618      	mov	r0, r3
 8005b44:	f7ff fa26 	bl	8004f94 <modbus_send_response>
 8005b48:	e15b      	b.n	8005e02 <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		case MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 8005b4a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005b4e:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 8005b52:	881b      	ldrh	r3, [r3, #0]
 8005b54:	2b06      	cmp	r3, #6
 8005b56:	d008      	beq.n	8005b6a <modbus_vendor_handle_frame+0xb12>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005b58:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005b5c:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005b60:	2203      	movs	r2, #3
 8005b62:	4618      	mov	r0, r3
 8005b64:	f7ff fa40 	bl	8004fe8 <modbus_send_exception>
				return;
 8005b68:	e14b      	b.n	8005e02 <modbus_vendor_handle_frame+0xdaa>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 8005b6a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005b6e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	3302      	adds	r3, #2
 8005b76:	781b      	ldrb	r3, [r3, #0]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d008      	beq.n	8005b8e <modbus_vendor_handle_frame+0xb36>
 8005b7c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005b80:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	3302      	adds	r3, #2
 8005b88:	781b      	ldrb	r3, [r3, #0]
 8005b8a:	2b02      	cmp	r3, #2
 8005b8c:	d908      	bls.n	8005ba0 <modbus_vendor_handle_frame+0xb48>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005b8e:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005b92:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005b96:	2203      	movs	r2, #3
 8005b98:	4618      	mov	r0, r3
 8005b9a:	f7ff fa25 	bl	8004fe8 <modbus_send_exception>
				return;
 8005b9e:	e130      	b.n	8005e02 <modbus_vendor_handle_frame+0xdaa>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8005ba0:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005ba4:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	3302      	adds	r3, #2
 8005bac:	781b      	ldrb	r3, [r3, #0]
 8005bae:	3b01      	subs	r3, #1
 8005bb0:	f887 31a9 	strb.w	r3, [r7, #425]	@ 0x1a9

			uint16_t count;
			bool status = io_virtual_get_count(registerType, &count);
 8005bb4:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8005bb8:	f897 31a9 	ldrb.w	r3, [r7, #425]	@ 0x1a9
 8005bbc:	4611      	mov	r1, r2
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	f7fd f8e0 	bl	8002d84 <io_virtual_get_count>
 8005bc4:	4603      	mov	r3, r0
 8005bc6:	f887 31a8 	strb.w	r3, [r7, #424]	@ 0x1a8
			if (status == false) {
 8005bca:	f897 31a8 	ldrb.w	r3, [r7, #424]	@ 0x1a8
 8005bce:	f083 0301 	eor.w	r3, r3, #1
 8005bd2:	b2db      	uxtb	r3, r3
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d008      	beq.n	8005bea <modbus_vendor_handle_frame+0xb92>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8005bd8:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005bdc:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005be0:	2204      	movs	r2, #4
 8005be2:	4618      	mov	r0, r3
 8005be4:	f7ff fa00 	bl	8004fe8 <modbus_send_exception>
				return;
 8005be8:	e10b      	b.n	8005e02 <modbus_vendor_handle_frame+0xdaa>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005bea:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005bee:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005bf2:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 8005bf6:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT;
 8005bf8:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005bfc:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005c00:	226c      	movs	r2, #108	@ 0x6c
 8005c02:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count
 8005c04:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005c08:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005c0c:	2202      	movs	r2, #2
 8005c0e:	709a      	strb	r2, [r3, #2]
			responseData[3] = count >> 8; // high byte
 8005c10:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8005c14:	0a1b      	lsrs	r3, r3, #8
 8005c16:	b29b      	uxth	r3, r3
 8005c18:	b2da      	uxtb	r2, r3
 8005c1a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005c1e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005c22:	70da      	strb	r2, [r3, #3]
			responseData[4] = count & 0xFF; // low byte
 8005c24:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8005c28:	b2da      	uxtb	r2, r3
 8005c2a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005c2e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005c32:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 8005c34:	2305      	movs	r3, #5
 8005c36:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6

			modbus_send_response(responseData, responseLen);
 8005c3a:	f8b7 21a6 	ldrh.w	r2, [r7, #422]	@ 0x1a6
 8005c3e:	f107 030c 	add.w	r3, r7, #12
 8005c42:	4611      	mov	r1, r2
 8005c44:	4618      	mov	r0, r3
 8005c46:	f7ff f9a5 	bl	8004f94 <modbus_send_response>
 8005c4a:	e0da      	b.n	8005e02 <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		case MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, 0x01, 0x01, CRC Low, CRC High)
			// must send two 0x01 bytes to confirm
			if (len != 6) {
 8005c4c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005c50:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 8005c54:	881b      	ldrh	r3, [r3, #0]
 8005c56:	2b06      	cmp	r3, #6
 8005c58:	d008      	beq.n	8005c6c <modbus_vendor_handle_frame+0xc14>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005c5a:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005c5e:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005c62:	2203      	movs	r2, #3
 8005c64:	4618      	mov	r0, r3
 8005c66:	f7ff f9bf 	bl	8004fe8 <modbus_send_exception>
				return;
 8005c6a:	e0ca      	b.n	8005e02 <modbus_vendor_handle_frame+0xdaa>
			}

			if (frame[2] != 1 || frame[3] != 1) {
 8005c6c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005c70:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	3302      	adds	r3, #2
 8005c78:	781b      	ldrb	r3, [r3, #0]
 8005c7a:	2b01      	cmp	r3, #1
 8005c7c:	d108      	bne.n	8005c90 <modbus_vendor_handle_frame+0xc38>
 8005c7e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005c82:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	3303      	adds	r3, #3
 8005c8a:	781b      	ldrb	r3, [r3, #0]
 8005c8c:	2b01      	cmp	r3, #1
 8005c8e:	d008      	beq.n	8005ca2 <modbus_vendor_handle_frame+0xc4a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005c90:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005c94:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005c98:	2203      	movs	r2, #3
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	f7ff f9a4 	bl	8004fe8 <modbus_send_exception>
				return;
 8005ca0:	e0af      	b.n	8005e02 <modbus_vendor_handle_frame+0xdaa>
			}


			bool status = io_virtual_clear();
 8005ca2:	f7fd faa5 	bl	80031f0 <io_virtual_clear>
 8005ca6:	4603      	mov	r3, r0
 8005ca8:	f887 31ad 	strb.w	r3, [r7, #429]	@ 0x1ad
			if (status == false) {
 8005cac:	f897 31ad 	ldrb.w	r3, [r7, #429]	@ 0x1ad
 8005cb0:	f083 0301 	eor.w	r3, r3, #1
 8005cb4:	b2db      	uxtb	r3, r3
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d008      	beq.n	8005ccc <modbus_vendor_handle_frame+0xc74>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8005cba:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005cbe:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005cc2:	2204      	movs	r2, #4
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	f7ff f98f 	bl	8004fe8 <modbus_send_exception>
				return;
 8005cca:	e09a      	b.n	8005e02 <modbus_vendor_handle_frame+0xdaa>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 8005ccc:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005cd0:	f887 3114 	strb.w	r3, [r7, #276]	@ 0x114
			responseData[1] = MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG;
 8005cd4:	236d      	movs	r3, #109	@ 0x6d
 8005cd6:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115
			responseData[2] = 0x01; // status
 8005cda:	2301      	movs	r3, #1
 8005cdc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

			uint16_t responseLen = 3;
 8005ce0:	2303      	movs	r3, #3
 8005ce2:	f8a7 31aa 	strh.w	r3, [r7, #426]	@ 0x1aa

			modbus_send_response(responseData, responseLen);
 8005ce6:	f8b7 21aa 	ldrh.w	r2, [r7, #426]	@ 0x1aa
 8005cea:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8005cee:	4611      	mov	r1, r2
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	f7ff f94f 	bl	8004f94 <modbus_send_response>
 8005cf6:	e084      	b.n	8005e02 <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_RTC: {
			// Check request length (Slave Address, Function Code, 7x data, CRC Low, CRC High)
			if (len != 11) {
 8005cf8:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005cfc:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 8005d00:	881b      	ldrh	r3, [r3, #0]
 8005d02:	2b0b      	cmp	r3, #11
 8005d04:	d008      	beq.n	8005d18 <modbus_vendor_handle_frame+0xcc0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005d06:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005d0a:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005d0e:	2203      	movs	r2, #3
 8005d10:	4618      	mov	r0, r3
 8005d12:	f7ff f969 	bl	8004fe8 <modbus_send_exception>
				return;
 8005d16:	e074      	b.n	8005e02 <modbus_vendor_handle_frame+0xdaa>
			}

			RTC_Time setTime;
			setTime.seconds 	= frame[2];
 8005d18:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005d1c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	789b      	ldrb	r3, [r3, #2]
 8005d24:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
			setTime.minutes		= frame[3];
 8005d28:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005d2c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	78db      	ldrb	r3, [r3, #3]
 8005d34:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
			setTime.hours		= frame[4];
 8005d38:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005d3c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	791b      	ldrb	r3, [r3, #4]
 8005d44:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
			setTime.day_of_week	= frame[5];
 8005d48:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005d4c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	795b      	ldrb	r3, [r3, #5]
 8005d54:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
			setTime.day			= frame[6];
 8005d58:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005d5c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	799b      	ldrb	r3, [r3, #6]
 8005d64:	f887 3110 	strb.w	r3, [r7, #272]	@ 0x110
			setTime.month		= frame[7];
 8005d68:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005d6c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	79db      	ldrb	r3, [r3, #7]
 8005d74:	f887 3111 	strb.w	r3, [r7, #273]	@ 0x111
			setTime.year		= frame[8];
 8005d78:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005d7c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	7a1b      	ldrb	r3, [r3, #8]
 8005d84:	f887 3112 	strb.w	r3, [r7, #274]	@ 0x112

			// Set time on DS3231
			HAL_StatusTypeDef status = DS3231_SetTime(&setTime);
 8005d88:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	f000 fb05 	bl	800639c <DS3231_SetTime>
 8005d92:	4603      	mov	r3, r0
 8005d94:	f887 31b1 	strb.w	r3, [r7, #433]	@ 0x1b1
			if (status != HAL_OK) {
 8005d98:	f897 31b1 	ldrb.w	r3, [r7, #433]	@ 0x1b1
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d008      	beq.n	8005db2 <modbus_vendor_handle_frame+0xd5a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8005da0:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005da4:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005da8:	2204      	movs	r2, #4
 8005daa:	4618      	mov	r0, r3
 8005dac:	f7ff f91c 	bl	8004fe8 <modbus_send_exception>
				return;
 8005db0:	e027      	b.n	8005e02 <modbus_vendor_handle_frame+0xdaa>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005db2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005db6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005dba:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 8005dbe:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_RTC;
 8005dc0:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005dc4:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005dc8:	226e      	movs	r2, #110	@ 0x6e
 8005dca:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8005dcc:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005dd0:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005dd4:	2201      	movs	r2, #1
 8005dd6:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8005dd8:	2303      	movs	r3, #3
 8005dda:	f8a7 31ae 	strh.w	r3, [r7, #430]	@ 0x1ae

			modbus_send_response(responseData, responseLen);
 8005dde:	f8b7 21ae 	ldrh.w	r2, [r7, #430]	@ 0x1ae
 8005de2:	f107 030c 	add.w	r3, r7, #12
 8005de6:	4611      	mov	r1, r2
 8005de8:	4618      	mov	r0, r3
 8005dea:	f7ff f8d3 	bl	8004f94 <modbus_send_response>
 8005dee:	e008      	b.n	8005e02 <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		default: {
			modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 8005df0:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005df4:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005df8:	2201      	movs	r2, #1
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	f7ff f8f4 	bl	8004fe8 <modbus_send_exception>
			break;
 8005e00:	bf00      	nop
		}
	}
}
 8005e02:	f507 77dc 	add.w	r7, r7, #440	@ 0x1b8
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bd80      	pop	{r7, pc}
 8005e0a:	bf00      	nop

08005e0c <RS485_SetTransmitMode>:
static volatile uint8_t rs485_rx_frame_tail = 0; // points to where the oldest unprocessed frame is
static volatile uint8_t rs485_tx_frame_head = 0;
static volatile uint8_t rs485_tx_frame_tail = 0;
int txBusy = 0;

void RS485_SetTransmitMode(void) {
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 8005e10:	4b07      	ldr	r3, [pc, #28]	@ (8005e30 <RS485_SetTransmitMode+0x24>)
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4a07      	ldr	r2, [pc, #28]	@ (8005e34 <RS485_SetTransmitMode+0x28>)
 8005e16:	8811      	ldrh	r1, [r2, #0]
 8005e18:	2201      	movs	r2, #1
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	f003 fe08 	bl	8009a30 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8005e20:	2201      	movs	r2, #1
 8005e22:	2140      	movs	r1, #64	@ 0x40
 8005e24:	4804      	ldr	r0, [pc, #16]	@ (8005e38 <RS485_SetTransmitMode+0x2c>)
 8005e26:	f003 fe03 	bl	8009a30 <HAL_GPIO_WritePin>
#endif
}
 8005e2a:	bf00      	nop
 8005e2c:	bd80      	pop	{r7, pc}
 8005e2e:	bf00      	nop
 8005e30:	200012f4 	.word	0x200012f4
 8005e34:	200012f8 	.word	0x200012f8
 8005e38:	48000800 	.word	0x48000800

08005e3c <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 8005e40:	4b07      	ldr	r3, [pc, #28]	@ (8005e60 <RS485_SetReceiveMode+0x24>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a07      	ldr	r2, [pc, #28]	@ (8005e64 <RS485_SetReceiveMode+0x28>)
 8005e46:	8811      	ldrh	r1, [r2, #0]
 8005e48:	2200      	movs	r2, #0
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	f003 fdf0 	bl	8009a30 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8005e50:	2200      	movs	r2, #0
 8005e52:	2140      	movs	r1, #64	@ 0x40
 8005e54:	4804      	ldr	r0, [pc, #16]	@ (8005e68 <RS485_SetReceiveMode+0x2c>)
 8005e56:	f003 fdeb 	bl	8009a30 <HAL_GPIO_WritePin>
#endif
}
 8005e5a:	bf00      	nop
 8005e5c:	bd80      	pop	{r7, pc}
 8005e5e:	bf00      	nop
 8005e60:	200012f4 	.word	0x200012f4
 8005e64:	200012f8 	.word	0x200012f8
 8005e68:	48000800 	.word	0x48000800

08005e6c <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b082      	sub	sp, #8
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
 8005e74:	460b      	mov	r3, r1
 8005e76:	807b      	strh	r3, [r7, #2]
	memset((void*)rs485_rx_frame_queue, 0, sizeof(rs485_rx_frame_queue));
 8005e78:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8005e7c:	2100      	movs	r1, #0
 8005e7e:	4810      	ldr	r0, [pc, #64]	@ (8005ec0 <RS485_Setup+0x54>)
 8005e80:	f011 fb53 	bl	801752a <memset>
	memset((void*)rs485_tx_frame_queue, 0, sizeof(rs485_tx_frame_queue));
 8005e84:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8005e88:	2100      	movs	r1, #0
 8005e8a:	480e      	ldr	r0, [pc, #56]	@ (8005ec4 <RS485_Setup+0x58>)
 8005e8c:	f011 fb4d 	bl	801752a <memset>
	rs485_tx_frame_head = 0;
 8005e90:	4b0d      	ldr	r3, [pc, #52]	@ (8005ec8 <RS485_Setup+0x5c>)
 8005e92:	2200      	movs	r2, #0
 8005e94:	701a      	strb	r2, [r3, #0]
	rs485_tx_frame_tail = 0;
 8005e96:	4b0d      	ldr	r3, [pc, #52]	@ (8005ecc <RS485_Setup+0x60>)
 8005e98:	2200      	movs	r2, #0
 8005e9a:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 8005e9c:	4a0c      	ldr	r2, [pc, #48]	@ (8005ed0 <RS485_Setup+0x64>)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 8005ea2:	4a0c      	ldr	r2, [pc, #48]	@ (8005ed4 <RS485_Setup+0x68>)
 8005ea4:	887b      	ldrh	r3, [r7, #2]
 8005ea6:	8013      	strh	r3, [r2, #0]

	RS485_SetReceiveMode();
 8005ea8:	f7ff ffc8 	bl	8005e3c <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8005eac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005eb0:	4909      	ldr	r1, [pc, #36]	@ (8005ed8 <RS485_Setup+0x6c>)
 8005eb2:	480a      	ldr	r0, [pc, #40]	@ (8005edc <RS485_Setup+0x70>)
 8005eb4:	f009 fc07 	bl	800f6c6 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8005eb8:	bf00      	nop
 8005eba:	3708      	adds	r7, #8
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	bd80      	pop	{r7, pc}
 8005ec0:	200013fc 	.word	0x200013fc
 8005ec4:	20001c0c 	.word	0x20001c0c
 8005ec8:	2000241e 	.word	0x2000241e
 8005ecc:	2000241f 	.word	0x2000241f
 8005ed0:	200012f4 	.word	0x200012f4
 8005ed4:	200012f8 	.word	0x200012f8
 8005ed8:	200012fc 	.word	0x200012fc
 8005edc:	20001198 	.word	0x20001198

08005ee0 <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b084      	sub	sp, #16
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
 8005ee8:	460b      	mov	r3, r1
 8005eea:	807b      	strh	r3, [r7, #2]
	// Adds frames to be transmitted to a circular queue.
	// Call RS485_TransmitPendingFrames() from main loop.

	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8005eec:	887b      	ldrh	r3, [r7, #2]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d03a      	beq.n	8005f68 <RS485_Transmit+0x88>
 8005ef2:	887b      	ldrh	r3, [r7, #2]
 8005ef4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ef8:	d836      	bhi.n	8005f68 <RS485_Transmit+0x88>

    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8005efa:	4b1d      	ldr	r3, [pc, #116]	@ (8005f70 <RS485_Transmit+0x90>)
 8005efc:	781b      	ldrb	r3, [r3, #0]
 8005efe:	b2db      	uxtb	r3, r3
 8005f00:	3301      	adds	r3, #1
 8005f02:	425a      	negs	r2, r3
 8005f04:	f003 0307 	and.w	r3, r3, #7
 8005f08:	f002 0207 	and.w	r2, r2, #7
 8005f0c:	bf58      	it	pl
 8005f0e:	4253      	negpl	r3, r2
 8005f10:	73fb      	strb	r3, [r7, #15]

    if (next != rs485_tx_frame_tail) { // if not full
 8005f12:	4b18      	ldr	r3, [pc, #96]	@ (8005f74 <RS485_Transmit+0x94>)
 8005f14:	781b      	ldrb	r3, [r3, #0]
 8005f16:	b2db      	uxtb	r3, r3
 8005f18:	7bfa      	ldrb	r2, [r7, #15]
 8005f1a:	429a      	cmp	r2, r3
 8005f1c:	d020      	beq.n	8005f60 <RS485_Transmit+0x80>
    	// Copy the data to transmit into the queue
		memcpy((void*)rs485_tx_frame_queue[rs485_tx_frame_head].data, data, len);
 8005f1e:	4b14      	ldr	r3, [pc, #80]	@ (8005f70 <RS485_Transmit+0x90>)
 8005f20:	781b      	ldrb	r3, [r3, #0]
 8005f22:	b2db      	uxtb	r3, r3
 8005f24:	461a      	mov	r2, r3
 8005f26:	4613      	mov	r3, r2
 8005f28:	01db      	lsls	r3, r3, #7
 8005f2a:	4413      	add	r3, r2
 8005f2c:	005b      	lsls	r3, r3, #1
 8005f2e:	4a12      	ldr	r2, [pc, #72]	@ (8005f78 <RS485_Transmit+0x98>)
 8005f30:	4413      	add	r3, r2
 8005f32:	887a      	ldrh	r2, [r7, #2]
 8005f34:	6879      	ldr	r1, [r7, #4]
 8005f36:	4618      	mov	r0, r3
 8005f38:	f011 fb77 	bl	801762a <memcpy>
		rs485_tx_frame_queue[rs485_tx_frame_head].len = len;
 8005f3c:	4b0c      	ldr	r3, [pc, #48]	@ (8005f70 <RS485_Transmit+0x90>)
 8005f3e:	781b      	ldrb	r3, [r3, #0]
 8005f40:	b2db      	uxtb	r3, r3
 8005f42:	4619      	mov	r1, r3
 8005f44:	4a0c      	ldr	r2, [pc, #48]	@ (8005f78 <RS485_Transmit+0x98>)
 8005f46:	460b      	mov	r3, r1
 8005f48:	01db      	lsls	r3, r3, #7
 8005f4a:	440b      	add	r3, r1
 8005f4c:	005b      	lsls	r3, r3, #1
 8005f4e:	4413      	add	r3, r2
 8005f50:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005f54:	887a      	ldrh	r2, [r7, #2]
 8005f56:	801a      	strh	r2, [r3, #0]
		rs485_tx_frame_head = next;
 8005f58:	4a05      	ldr	r2, [pc, #20]	@ (8005f70 <RS485_Transmit+0x90>)
 8005f5a:	7bfb      	ldrb	r3, [r7, #15]
 8005f5c:	7013      	strb	r3, [r2, #0]
 8005f5e:	e004      	b.n	8005f6a <RS485_Transmit+0x8a>
    } else {
    	usb_serial_println("TX queue overflow!");
 8005f60:	4806      	ldr	r0, [pc, #24]	@ (8005f7c <RS485_Transmit+0x9c>)
 8005f62:	f7fe f9ed 	bl	8004340 <usb_serial_println>
 8005f66:	e000      	b.n	8005f6a <RS485_Transmit+0x8a>
	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8005f68:	bf00      	nop
    }
}
 8005f6a:	3710      	adds	r7, #16
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bd80      	pop	{r7, pc}
 8005f70:	2000241e 	.word	0x2000241e
 8005f74:	2000241f 	.word	0x2000241f
 8005f78:	20001c0c 	.word	0x20001c0c
 8005f7c:	08019968 	.word	0x08019968

08005f80 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b084      	sub	sp, #16
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
 8005f88:	460b      	mov	r3, r1
 8005f8a:	807b      	strh	r3, [r7, #2]
	// Adds received frame from DMA buffer to a circular queue to be processed.
	// Call RS485_ProcessPendingFrames() from main loop.

	if (huart->Instance == USART1) {
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	4a26      	ldr	r2, [pc, #152]	@ (800602c <HAL_UARTEx_RxEventCallback+0xac>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d145      	bne.n	8006022 <HAL_UARTEx_RxEventCallback+0xa2>
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8005f96:	4b26      	ldr	r3, [pc, #152]	@ (8006030 <HAL_UARTEx_RxEventCallback+0xb0>)
 8005f98:	781b      	ldrb	r3, [r3, #0]
 8005f9a:	b2db      	uxtb	r3, r3
 8005f9c:	3301      	adds	r3, #1
 8005f9e:	425a      	negs	r2, r3
 8005fa0:	f003 0307 	and.w	r3, r3, #7
 8005fa4:	f002 0207 	and.w	r2, r2, #7
 8005fa8:	bf58      	it	pl
 8005faa:	4253      	negpl	r3, r2
 8005fac:	73fb      	strb	r3, [r7, #15]
		if (next != rs485_rx_frame_tail) { // if not full
 8005fae:	4b21      	ldr	r3, [pc, #132]	@ (8006034 <HAL_UARTEx_RxEventCallback+0xb4>)
 8005fb0:	781b      	ldrb	r3, [r3, #0]
 8005fb2:	b2db      	uxtb	r3, r3
 8005fb4:	7bfa      	ldrb	r2, [r7, #15]
 8005fb6:	429a      	cmp	r2, r3
 8005fb8:	d024      	beq.n	8006004 <HAL_UARTEx_RxEventCallback+0x84>
			// Copy the received data into the queue
			if (size <= RS485_FRAME_MAX_SIZE) {
 8005fba:	887b      	ldrh	r3, [r7, #2]
 8005fbc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005fc0:	d823      	bhi.n	800600a <HAL_UARTEx_RxEventCallback+0x8a>
				memcpy((void*)rs485_rx_frame_queue[rs485_rx_frame_head].data, RS485_DMA_BUFFER, size);
 8005fc2:	4b1b      	ldr	r3, [pc, #108]	@ (8006030 <HAL_UARTEx_RxEventCallback+0xb0>)
 8005fc4:	781b      	ldrb	r3, [r3, #0]
 8005fc6:	b2db      	uxtb	r3, r3
 8005fc8:	461a      	mov	r2, r3
 8005fca:	4613      	mov	r3, r2
 8005fcc:	01db      	lsls	r3, r3, #7
 8005fce:	4413      	add	r3, r2
 8005fd0:	005b      	lsls	r3, r3, #1
 8005fd2:	4a19      	ldr	r2, [pc, #100]	@ (8006038 <HAL_UARTEx_RxEventCallback+0xb8>)
 8005fd4:	4413      	add	r3, r2
 8005fd6:	887a      	ldrh	r2, [r7, #2]
 8005fd8:	4918      	ldr	r1, [pc, #96]	@ (800603c <HAL_UARTEx_RxEventCallback+0xbc>)
 8005fda:	4618      	mov	r0, r3
 8005fdc:	f011 fb25 	bl	801762a <memcpy>
				rs485_rx_frame_queue[rs485_rx_frame_head].len = size;
 8005fe0:	4b13      	ldr	r3, [pc, #76]	@ (8006030 <HAL_UARTEx_RxEventCallback+0xb0>)
 8005fe2:	781b      	ldrb	r3, [r3, #0]
 8005fe4:	b2db      	uxtb	r3, r3
 8005fe6:	4619      	mov	r1, r3
 8005fe8:	4a13      	ldr	r2, [pc, #76]	@ (8006038 <HAL_UARTEx_RxEventCallback+0xb8>)
 8005fea:	460b      	mov	r3, r1
 8005fec:	01db      	lsls	r3, r3, #7
 8005fee:	440b      	add	r3, r1
 8005ff0:	005b      	lsls	r3, r3, #1
 8005ff2:	4413      	add	r3, r2
 8005ff4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005ff8:	887a      	ldrh	r2, [r7, #2]
 8005ffa:	801a      	strh	r2, [r3, #0]
				rs485_rx_frame_head = next;
 8005ffc:	4a0c      	ldr	r2, [pc, #48]	@ (8006030 <HAL_UARTEx_RxEventCallback+0xb0>)
 8005ffe:	7bfb      	ldrb	r3, [r7, #15]
 8006000:	7013      	strb	r3, [r2, #0]
 8006002:	e002      	b.n	800600a <HAL_UARTEx_RxEventCallback+0x8a>
			}
		} else {
			usb_serial_println("RX queue overflow!");
 8006004:	480e      	ldr	r0, [pc, #56]	@ (8006040 <HAL_UARTEx_RxEventCallback+0xc0>)
 8006006:	f7fe f99b 	bl	8004340 <usb_serial_println>
		}

		// Ready for next reception
		if (HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE) != HAL_OK) {
 800600a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800600e:	490b      	ldr	r1, [pc, #44]	@ (800603c <HAL_UARTEx_RxEventCallback+0xbc>)
 8006010:	480c      	ldr	r0, [pc, #48]	@ (8006044 <HAL_UARTEx_RxEventCallback+0xc4>)
 8006012:	f009 fb58 	bl	800f6c6 <HAL_UARTEx_ReceiveToIdle_DMA>
 8006016:	4603      	mov	r3, r0
 8006018:	2b00      	cmp	r3, #0
 800601a:	d002      	beq.n	8006022 <HAL_UARTEx_RxEventCallback+0xa2>
		    usb_serial_println("Failed to re-arm UART RX DMA!");
 800601c:	480a      	ldr	r0, [pc, #40]	@ (8006048 <HAL_UARTEx_RxEventCallback+0xc8>)
 800601e:	f7fe f98f 	bl	8004340 <usb_serial_println>
		}
	}
}
 8006022:	bf00      	nop
 8006024:	3710      	adds	r7, #16
 8006026:	46bd      	mov	sp, r7
 8006028:	bd80      	pop	{r7, pc}
 800602a:	bf00      	nop
 800602c:	40013800 	.word	0x40013800
 8006030:	2000241c 	.word	0x2000241c
 8006034:	2000241d 	.word	0x2000241d
 8006038:	200013fc 	.word	0x200013fc
 800603c:	200012fc 	.word	0x200012fc
 8006040:	0801997c 	.word	0x0801997c
 8006044:	20001198 	.word	0x20001198
 8006048:	08019990 	.word	0x08019990

0800604c <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	af00      	add	r7, sp, #0
	// Finished sending this frame
	txBusy = 0;
 8006050:	4b0a      	ldr	r3, [pc, #40]	@ (800607c <RS485_TCCallback+0x30>)
 8006052:	2200      	movs	r2, #0
 8006054:	601a      	str	r2, [r3, #0]

	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 8006056:	f7ff fef1 	bl	8005e3c <RS485_SetReceiveMode>
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 800605a:	4b09      	ldr	r3, [pc, #36]	@ (8006080 <RS485_TCCallback+0x34>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	681a      	ldr	r2, [r3, #0]
 8006060:	4b07      	ldr	r3, [pc, #28]	@ (8006080 <RS485_TCCallback+0x34>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006068:	601a      	str	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 800606a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800606e:	4905      	ldr	r1, [pc, #20]	@ (8006084 <RS485_TCCallback+0x38>)
 8006070:	4803      	ldr	r0, [pc, #12]	@ (8006080 <RS485_TCCallback+0x34>)
 8006072:	f009 fb28 	bl	800f6c6 <HAL_UARTEx_ReceiveToIdle_DMA>

	// !! See bottom of this file for required extra code !!
}
 8006076:	bf00      	nop
 8006078:	bd80      	pop	{r7, pc}
 800607a:	bf00      	nop
 800607c:	20002420 	.word	0x20002420
 8006080:	20001198 	.word	0x20001198
 8006084:	200012fc 	.word	0x200012fc

08006088 <RS485_ProcessPendingFrames>:

void RS485_ProcessPendingFrames(void) {
 8006088:	b580      	push	{r7, lr}
 800608a:	b082      	sub	sp, #8
 800608c:	af00      	add	r7, sp, #0
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 800608e:	e02b      	b.n	80060e8 <RS485_ProcessPendingFrames+0x60>
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 8006090:	4b1c      	ldr	r3, [pc, #112]	@ (8006104 <RS485_ProcessPendingFrames+0x7c>)
 8006092:	781b      	ldrb	r3, [r3, #0]
 8006094:	b2db      	uxtb	r3, r3
 8006096:	461a      	mov	r2, r3
 8006098:	4613      	mov	r3, r2
 800609a:	01db      	lsls	r3, r3, #7
 800609c:	4413      	add	r3, r2
 800609e:	005b      	lsls	r3, r3, #1
 80060a0:	4a19      	ldr	r2, [pc, #100]	@ (8006108 <RS485_ProcessPendingFrames+0x80>)
 80060a2:	4413      	add	r3, r2
 80060a4:	607b      	str	r3, [r7, #4]
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 80060a6:	4b17      	ldr	r3, [pc, #92]	@ (8006104 <RS485_ProcessPendingFrames+0x7c>)
 80060a8:	781b      	ldrb	r3, [r3, #0]
 80060aa:	b2db      	uxtb	r3, r3
 80060ac:	4619      	mov	r1, r3
 80060ae:	4a16      	ldr	r2, [pc, #88]	@ (8006108 <RS485_ProcessPendingFrames+0x80>)
 80060b0:	460b      	mov	r3, r1
 80060b2:	01db      	lsls	r3, r3, #7
 80060b4:	440b      	add	r3, r1
 80060b6:	005b      	lsls	r3, r3, #1
 80060b8:	4413      	add	r3, r2
 80060ba:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80060be:	881b      	ldrh	r3, [r3, #0]
 80060c0:	807b      	strh	r3, [r7, #2]

		modbus_handle_frame(frame_data, frame_len); // Pass the frames over to modbus to handle
 80060c2:	887b      	ldrh	r3, [r7, #2]
 80060c4:	4619      	mov	r1, r3
 80060c6:	6878      	ldr	r0, [r7, #4]
 80060c8:	f7fe f960 	bl	800438c <modbus_handle_frame>

		rs485_rx_frame_tail = (rs485_rx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 80060cc:	4b0d      	ldr	r3, [pc, #52]	@ (8006104 <RS485_ProcessPendingFrames+0x7c>)
 80060ce:	781b      	ldrb	r3, [r3, #0]
 80060d0:	b2db      	uxtb	r3, r3
 80060d2:	3301      	adds	r3, #1
 80060d4:	425a      	negs	r2, r3
 80060d6:	f003 0307 	and.w	r3, r3, #7
 80060da:	f002 0207 	and.w	r2, r2, #7
 80060de:	bf58      	it	pl
 80060e0:	4253      	negpl	r3, r2
 80060e2:	b2da      	uxtb	r2, r3
 80060e4:	4b07      	ldr	r3, [pc, #28]	@ (8006104 <RS485_ProcessPendingFrames+0x7c>)
 80060e6:	701a      	strb	r2, [r3, #0]
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 80060e8:	4b06      	ldr	r3, [pc, #24]	@ (8006104 <RS485_ProcessPendingFrames+0x7c>)
 80060ea:	781b      	ldrb	r3, [r3, #0]
 80060ec:	b2da      	uxtb	r2, r3
 80060ee:	4b07      	ldr	r3, [pc, #28]	@ (800610c <RS485_ProcessPendingFrames+0x84>)
 80060f0:	781b      	ldrb	r3, [r3, #0]
 80060f2:	b2db      	uxtb	r3, r3
 80060f4:	429a      	cmp	r2, r3
 80060f6:	d1cb      	bne.n	8006090 <RS485_ProcessPendingFrames+0x8>
	}
}
 80060f8:	bf00      	nop
 80060fa:	bf00      	nop
 80060fc:	3708      	adds	r7, #8
 80060fe:	46bd      	mov	sp, r7
 8006100:	bd80      	pop	{r7, pc}
 8006102:	bf00      	nop
 8006104:	2000241d 	.word	0x2000241d
 8006108:	200013fc 	.word	0x200013fc
 800610c:	2000241c 	.word	0x2000241c

08006110 <RS485_TransmitPendingFrames>:

void RS485_TransmitPendingFrames(void) {
 8006110:	b580      	push	{r7, lr}
 8006112:	b082      	sub	sp, #8
 8006114:	af00      	add	r7, sp, #0
	// Only transmit if not already sending
	if (huart1.gState == HAL_UART_STATE_READY && txBusy != 1) {
 8006116:	4b36      	ldr	r3, [pc, #216]	@ (80061f0 <RS485_TransmitPendingFrames+0xe0>)
 8006118:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800611c:	2b20      	cmp	r3, #32
 800611e:	d163      	bne.n	80061e8 <RS485_TransmitPendingFrames+0xd8>
 8006120:	4b34      	ldr	r3, [pc, #208]	@ (80061f4 <RS485_TransmitPendingFrames+0xe4>)
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	2b01      	cmp	r3, #1
 8006126:	d05f      	beq.n	80061e8 <RS485_TransmitPendingFrames+0xd8>
		if (rs485_tx_frame_tail != rs485_tx_frame_head) {
 8006128:	4b33      	ldr	r3, [pc, #204]	@ (80061f8 <RS485_TransmitPendingFrames+0xe8>)
 800612a:	781b      	ldrb	r3, [r3, #0]
 800612c:	b2da      	uxtb	r2, r3
 800612e:	4b33      	ldr	r3, [pc, #204]	@ (80061fc <RS485_TransmitPendingFrames+0xec>)
 8006130:	781b      	ldrb	r3, [r3, #0]
 8006132:	b2db      	uxtb	r3, r3
 8006134:	429a      	cmp	r2, r3
 8006136:	d057      	beq.n	80061e8 <RS485_TransmitPendingFrames+0xd8>
			txBusy = 1;
 8006138:	4b2e      	ldr	r3, [pc, #184]	@ (80061f4 <RS485_TransmitPendingFrames+0xe4>)
 800613a:	2201      	movs	r2, #1
 800613c:	601a      	str	r2, [r3, #0]
			uint8_t* frame_data = (uint8_t*)rs485_tx_frame_queue[rs485_tx_frame_tail].data;
 800613e:	4b2e      	ldr	r3, [pc, #184]	@ (80061f8 <RS485_TransmitPendingFrames+0xe8>)
 8006140:	781b      	ldrb	r3, [r3, #0]
 8006142:	b2db      	uxtb	r3, r3
 8006144:	461a      	mov	r2, r3
 8006146:	4613      	mov	r3, r2
 8006148:	01db      	lsls	r3, r3, #7
 800614a:	4413      	add	r3, r2
 800614c:	005b      	lsls	r3, r3, #1
 800614e:	4a2c      	ldr	r2, [pc, #176]	@ (8006200 <RS485_TransmitPendingFrames+0xf0>)
 8006150:	4413      	add	r3, r2
 8006152:	607b      	str	r3, [r7, #4]
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 8006154:	4b28      	ldr	r3, [pc, #160]	@ (80061f8 <RS485_TransmitPendingFrames+0xe8>)
 8006156:	781b      	ldrb	r3, [r3, #0]
 8006158:	b2db      	uxtb	r3, r3
 800615a:	4619      	mov	r1, r3
 800615c:	4a28      	ldr	r2, [pc, #160]	@ (8006200 <RS485_TransmitPendingFrames+0xf0>)
 800615e:	460b      	mov	r3, r1
 8006160:	01db      	lsls	r3, r3, #7
 8006162:	440b      	add	r3, r1
 8006164:	005b      	lsls	r3, r3, #1
 8006166:	4413      	add	r3, r2
 8006168:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800616c:	881b      	ldrh	r3, [r3, #0]
 800616e:	807b      	strh	r3, [r7, #2]
			}

			usb_serial_println(hex_string);
*/

			RS485_SetTransmitMode();
 8006170:	f7ff fe4c 	bl	8005e0c <RS485_SetTransmitMode>

			// Disable TC interrupt
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8006174:	4b1e      	ldr	r3, [pc, #120]	@ (80061f0 <RS485_TransmitPendingFrames+0xe0>)
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	681a      	ldr	r2, [r3, #0]
 800617a:	4b1d      	ldr	r3, [pc, #116]	@ (80061f0 <RS485_TransmitPendingFrames+0xe0>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006182:	601a      	str	r2, [r3, #0]

			// Transmit and store the status of it
			HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart1, frame_data, frame_len);
 8006184:	887b      	ldrh	r3, [r7, #2]
 8006186:	461a      	mov	r2, r3
 8006188:	6879      	ldr	r1, [r7, #4]
 800618a:	4819      	ldr	r0, [pc, #100]	@ (80061f0 <RS485_TransmitPendingFrames+0xe0>)
 800618c:	f007 fe7e 	bl	800de8c <HAL_UART_Transmit_DMA>
 8006190:	4603      	mov	r3, r0
 8006192:	707b      	strb	r3, [r7, #1]

			// Enable TC interrupt
			__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 8006194:	4b16      	ldr	r3, [pc, #88]	@ (80061f0 <RS485_TransmitPendingFrames+0xe0>)
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	681a      	ldr	r2, [r3, #0]
 800619a:	4b15      	ldr	r3, [pc, #84]	@ (80061f0 <RS485_TransmitPendingFrames+0xe0>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80061a2:	601a      	str	r2, [r3, #0]

			if (transmitStatus != HAL_OK) {
 80061a4:	787b      	ldrb	r3, [r7, #1]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d010      	beq.n	80061cc <RS485_TransmitPendingFrames+0xbc>
				// UART TX DMA Error - switch back to receiving
				RS485_SetReceiveMode();
 80061aa:	f7ff fe47 	bl	8005e3c <RS485_SetReceiveMode>
				__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 80061ae:	4b10      	ldr	r3, [pc, #64]	@ (80061f0 <RS485_TransmitPendingFrames+0xe0>)
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	681a      	ldr	r2, [r3, #0]
 80061b4:	4b0e      	ldr	r3, [pc, #56]	@ (80061f0 <RS485_TransmitPendingFrames+0xe0>)
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80061bc:	601a      	str	r2, [r3, #0]
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80061be:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80061c2:	4910      	ldr	r1, [pc, #64]	@ (8006204 <RS485_TransmitPendingFrames+0xf4>)
 80061c4:	480a      	ldr	r0, [pc, #40]	@ (80061f0 <RS485_TransmitPendingFrames+0xe0>)
 80061c6:	f009 fa7e 	bl	800f6c6 <HAL_UARTEx_ReceiveToIdle_DMA>
			} else {
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
			}
		}
	}
}
 80061ca:	e00d      	b.n	80061e8 <RS485_TransmitPendingFrames+0xd8>
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 80061cc:	4b0a      	ldr	r3, [pc, #40]	@ (80061f8 <RS485_TransmitPendingFrames+0xe8>)
 80061ce:	781b      	ldrb	r3, [r3, #0]
 80061d0:	b2db      	uxtb	r3, r3
 80061d2:	3301      	adds	r3, #1
 80061d4:	425a      	negs	r2, r3
 80061d6:	f003 0307 	and.w	r3, r3, #7
 80061da:	f002 0207 	and.w	r2, r2, #7
 80061de:	bf58      	it	pl
 80061e0:	4253      	negpl	r3, r2
 80061e2:	b2da      	uxtb	r2, r3
 80061e4:	4b04      	ldr	r3, [pc, #16]	@ (80061f8 <RS485_TransmitPendingFrames+0xe8>)
 80061e6:	701a      	strb	r2, [r3, #0]
}
 80061e8:	bf00      	nop
 80061ea:	3708      	adds	r7, #8
 80061ec:	46bd      	mov	sp, r7
 80061ee:	bd80      	pop	{r7, pc}
 80061f0:	20001198 	.word	0x20001198
 80061f4:	20002420 	.word	0x20002420
 80061f8:	2000241f 	.word	0x2000241f
 80061fc:	2000241e 	.word	0x2000241e
 8006200:	20001c0c 	.word	0x20001c0c
 8006204:	200012fc 	.word	0x200012fc

08006208 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8006208:	b580      	push	{r7, lr}
 800620a:	b082      	sub	sp, #8
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4a07      	ldr	r2, [pc, #28]	@ (8006234 <HAL_UART_ErrorCallback+0x2c>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d108      	bne.n	800622c <HAL_UART_ErrorCallback+0x24>
        usb_serial_println("UART Error! Reinitializing RX...");
 800621a:	4807      	ldr	r0, [pc, #28]	@ (8006238 <HAL_UART_ErrorCallback+0x30>)
 800621c:	f7fe f890 	bl	8004340 <usb_serial_println>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8006220:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006224:	4905      	ldr	r1, [pc, #20]	@ (800623c <HAL_UART_ErrorCallback+0x34>)
 8006226:	4806      	ldr	r0, [pc, #24]	@ (8006240 <HAL_UART_ErrorCallback+0x38>)
 8006228:	f009 fa4d 	bl	800f6c6 <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 800622c:	bf00      	nop
 800622e:	3708      	adds	r7, #8
 8006230:	46bd      	mov	sp, r7
 8006232:	bd80      	pop	{r7, pc}
 8006234:	40013800 	.word	0x40013800
 8006238:	080199b0 	.word	0x080199b0
 800623c:	200012fc 	.word	0x200012fc
 8006240:	20001198 	.word	0x20001198

08006244 <BCDToDecimal>:
#include "rtc/rtc_ds3231.h"

static uint8_t BCDToDecimal(uint8_t bcd) {
 8006244:	b480      	push	{r7}
 8006246:	b083      	sub	sp, #12
 8006248:	af00      	add	r7, sp, #0
 800624a:	4603      	mov	r3, r0
 800624c:	71fb      	strb	r3, [r7, #7]
	return ((bcd >> 4) * 10) + (bcd & 0x0F);
 800624e:	79fb      	ldrb	r3, [r7, #7]
 8006250:	091b      	lsrs	r3, r3, #4
 8006252:	b2db      	uxtb	r3, r3
 8006254:	461a      	mov	r2, r3
 8006256:	0092      	lsls	r2, r2, #2
 8006258:	4413      	add	r3, r2
 800625a:	005b      	lsls	r3, r3, #1
 800625c:	b2da      	uxtb	r2, r3
 800625e:	79fb      	ldrb	r3, [r7, #7]
 8006260:	f003 030f 	and.w	r3, r3, #15
 8006264:	b2db      	uxtb	r3, r3
 8006266:	4413      	add	r3, r2
 8006268:	b2db      	uxtb	r3, r3
}
 800626a:	4618      	mov	r0, r3
 800626c:	370c      	adds	r7, #12
 800626e:	46bd      	mov	sp, r7
 8006270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006274:	4770      	bx	lr
	...

08006278 <DecimalToBCD>:

static uint8_t DecimalToBCD(uint8_t dec) {
 8006278:	b480      	push	{r7}
 800627a:	b083      	sub	sp, #12
 800627c:	af00      	add	r7, sp, #0
 800627e:	4603      	mov	r3, r0
 8006280:	71fb      	strb	r3, [r7, #7]
	return ((dec / 10) << 4) | (dec % 10);
 8006282:	79fb      	ldrb	r3, [r7, #7]
 8006284:	4a0e      	ldr	r2, [pc, #56]	@ (80062c0 <DecimalToBCD+0x48>)
 8006286:	fba2 2303 	umull	r2, r3, r2, r3
 800628a:	08db      	lsrs	r3, r3, #3
 800628c:	b2db      	uxtb	r3, r3
 800628e:	b25b      	sxtb	r3, r3
 8006290:	011b      	lsls	r3, r3, #4
 8006292:	b258      	sxtb	r0, r3
 8006294:	79fa      	ldrb	r2, [r7, #7]
 8006296:	4b0a      	ldr	r3, [pc, #40]	@ (80062c0 <DecimalToBCD+0x48>)
 8006298:	fba3 1302 	umull	r1, r3, r3, r2
 800629c:	08d9      	lsrs	r1, r3, #3
 800629e:	460b      	mov	r3, r1
 80062a0:	009b      	lsls	r3, r3, #2
 80062a2:	440b      	add	r3, r1
 80062a4:	005b      	lsls	r3, r3, #1
 80062a6:	1ad3      	subs	r3, r2, r3
 80062a8:	b2db      	uxtb	r3, r3
 80062aa:	b25b      	sxtb	r3, r3
 80062ac:	4303      	orrs	r3, r0
 80062ae:	b25b      	sxtb	r3, r3
 80062b0:	b2db      	uxtb	r3, r3
}
 80062b2:	4618      	mov	r0, r3
 80062b4:	370c      	adds	r7, #12
 80062b6:	46bd      	mov	sp, r7
 80062b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062bc:	4770      	bx	lr
 80062be:	bf00      	nop
 80062c0:	cccccccd 	.word	0xcccccccd

080062c4 <DS3231_ReadTime>:

HAL_StatusTypeDef DS3231_ReadTime(RTC_Time* time) {
 80062c4:	b580      	push	{r7, lr}
 80062c6:	b088      	sub	sp, #32
 80062c8:	af02      	add	r7, sp, #8
 80062ca:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 80062cc:	2300      	movs	r3, #0
 80062ce:	73fb      	strb	r3, [r7, #15]

	// Tell the DS3231 to start reading from register 0x00
	if (HAL_I2C_Master_Transmit(&hi2c1, DS3231_ADDRESS, &startRegister, 1, HAL_MAX_DELAY) != HAL_OK) {
 80062d0:	f107 020f 	add.w	r2, r7, #15
 80062d4:	f04f 33ff 	mov.w	r3, #4294967295
 80062d8:	9300      	str	r3, [sp, #0]
 80062da:	2301      	movs	r3, #1
 80062dc:	21d0      	movs	r1, #208	@ 0xd0
 80062de:	482e      	ldr	r0, [pc, #184]	@ (8006398 <DS3231_ReadTime+0xd4>)
 80062e0:	f003 fc5a 	bl	8009b98 <HAL_I2C_Master_Transmit>
 80062e4:	4603      	mov	r3, r0
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d001      	beq.n	80062ee <DS3231_ReadTime+0x2a>
		return HAL_ERROR;
 80062ea:	2301      	movs	r3, #1
 80062ec:	e050      	b.n	8006390 <DS3231_ReadTime+0xcc>
	}

	// Read the 7 bytes of time data
	if (HAL_I2C_Master_Receive(&hi2c1, DS3231_ADDRESS, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 80062ee:	f107 0210 	add.w	r2, r7, #16
 80062f2:	f04f 33ff 	mov.w	r3, #4294967295
 80062f6:	9300      	str	r3, [sp, #0]
 80062f8:	2307      	movs	r3, #7
 80062fa:	21d0      	movs	r1, #208	@ 0xd0
 80062fc:	4826      	ldr	r0, [pc, #152]	@ (8006398 <DS3231_ReadTime+0xd4>)
 80062fe:	f003 fd63 	bl	8009dc8 <HAL_I2C_Master_Receive>
 8006302:	4603      	mov	r3, r0
 8006304:	2b00      	cmp	r3, #0
 8006306:	d001      	beq.n	800630c <DS3231_ReadTime+0x48>
		return HAL_ERROR;
 8006308:	2301      	movs	r3, #1
 800630a:	e041      	b.n	8006390 <DS3231_ReadTime+0xcc>
	}

	// Convert BCD to decimal
	time->seconds = BCDToDecimal(rawData[0] & 0x7F);
 800630c:	7c3b      	ldrb	r3, [r7, #16]
 800630e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006312:	b2db      	uxtb	r3, r3
 8006314:	4618      	mov	r0, r3
 8006316:	f7ff ff95 	bl	8006244 <BCDToDecimal>
 800631a:	4603      	mov	r3, r0
 800631c:	461a      	mov	r2, r3
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	701a      	strb	r2, [r3, #0]
	time->minutes = BCDToDecimal(rawData[1]);
 8006322:	7c7b      	ldrb	r3, [r7, #17]
 8006324:	4618      	mov	r0, r3
 8006326:	f7ff ff8d 	bl	8006244 <BCDToDecimal>
 800632a:	4603      	mov	r3, r0
 800632c:	461a      	mov	r2, r3
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	705a      	strb	r2, [r3, #1]
	time->hours = BCDToDecimal(rawData[2] & 0x3F); // 24-hour format
 8006332:	7cbb      	ldrb	r3, [r7, #18]
 8006334:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006338:	b2db      	uxtb	r3, r3
 800633a:	4618      	mov	r0, r3
 800633c:	f7ff ff82 	bl	8006244 <BCDToDecimal>
 8006340:	4603      	mov	r3, r0
 8006342:	461a      	mov	r2, r3
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	709a      	strb	r2, [r3, #2]
	time->day_of_week = BCDToDecimal(rawData[3]);
 8006348:	7cfb      	ldrb	r3, [r7, #19]
 800634a:	4618      	mov	r0, r3
 800634c:	f7ff ff7a 	bl	8006244 <BCDToDecimal>
 8006350:	4603      	mov	r3, r0
 8006352:	461a      	mov	r2, r3
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	70da      	strb	r2, [r3, #3]
	time->day = BCDToDecimal(rawData[4]);
 8006358:	7d3b      	ldrb	r3, [r7, #20]
 800635a:	4618      	mov	r0, r3
 800635c:	f7ff ff72 	bl	8006244 <BCDToDecimal>
 8006360:	4603      	mov	r3, r0
 8006362:	461a      	mov	r2, r3
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	711a      	strb	r2, [r3, #4]
	time->month = BCDToDecimal(rawData[5] & 0x1F);
 8006368:	7d7b      	ldrb	r3, [r7, #21]
 800636a:	f003 031f 	and.w	r3, r3, #31
 800636e:	b2db      	uxtb	r3, r3
 8006370:	4618      	mov	r0, r3
 8006372:	f7ff ff67 	bl	8006244 <BCDToDecimal>
 8006376:	4603      	mov	r3, r0
 8006378:	461a      	mov	r2, r3
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	715a      	strb	r2, [r3, #5]
	time->year = BCDToDecimal(rawData[6]);
 800637e:	7dbb      	ldrb	r3, [r7, #22]
 8006380:	4618      	mov	r0, r3
 8006382:	f7ff ff5f 	bl	8006244 <BCDToDecimal>
 8006386:	4603      	mov	r3, r0
 8006388:	461a      	mov	r2, r3
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	719a      	strb	r2, [r3, #6]

	return HAL_OK;
 800638e:	2300      	movs	r3, #0
}
 8006390:	4618      	mov	r0, r3
 8006392:	3718      	adds	r7, #24
 8006394:	46bd      	mov	sp, r7
 8006396:	bd80      	pop	{r7, pc}
 8006398:	200010e0 	.word	0x200010e0

0800639c <DS3231_SetTime>:

HAL_StatusTypeDef DS3231_SetTime(RTC_Time* time) {
 800639c:	b580      	push	{r7, lr}
 800639e:	b088      	sub	sp, #32
 80063a0:	af04      	add	r7, sp, #16
 80063a2:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 80063a4:	2300      	movs	r3, #0
 80063a6:	73fb      	strb	r3, [r7, #15]

	rawData[0] = DecimalToBCD(time->seconds);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	781b      	ldrb	r3, [r3, #0]
 80063ac:	4618      	mov	r0, r3
 80063ae:	f7ff ff63 	bl	8006278 <DecimalToBCD>
 80063b2:	4603      	mov	r3, r0
 80063b4:	723b      	strb	r3, [r7, #8]
	rawData[1] = DecimalToBCD(time->minutes);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	785b      	ldrb	r3, [r3, #1]
 80063ba:	4618      	mov	r0, r3
 80063bc:	f7ff ff5c 	bl	8006278 <DecimalToBCD>
 80063c0:	4603      	mov	r3, r0
 80063c2:	727b      	strb	r3, [r7, #9]
	rawData[2] = DecimalToBCD(time->hours);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	789b      	ldrb	r3, [r3, #2]
 80063c8:	4618      	mov	r0, r3
 80063ca:	f7ff ff55 	bl	8006278 <DecimalToBCD>
 80063ce:	4603      	mov	r3, r0
 80063d0:	72bb      	strb	r3, [r7, #10]
	rawData[3] = DecimalToBCD(time->day_of_week);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	78db      	ldrb	r3, [r3, #3]
 80063d6:	4618      	mov	r0, r3
 80063d8:	f7ff ff4e 	bl	8006278 <DecimalToBCD>
 80063dc:	4603      	mov	r3, r0
 80063de:	72fb      	strb	r3, [r7, #11]
	rawData[4] = DecimalToBCD(time->day);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	791b      	ldrb	r3, [r3, #4]
 80063e4:	4618      	mov	r0, r3
 80063e6:	f7ff ff47 	bl	8006278 <DecimalToBCD>
 80063ea:	4603      	mov	r3, r0
 80063ec:	733b      	strb	r3, [r7, #12]
	rawData[5] = DecimalToBCD(time->month);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	795b      	ldrb	r3, [r3, #5]
 80063f2:	4618      	mov	r0, r3
 80063f4:	f7ff ff40 	bl	8006278 <DecimalToBCD>
 80063f8:	4603      	mov	r3, r0
 80063fa:	737b      	strb	r3, [r7, #13]
	rawData[6] = DecimalToBCD(time->year);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	799b      	ldrb	r3, [r3, #6]
 8006400:	4618      	mov	r0, r3
 8006402:	f7ff ff39 	bl	8006278 <DecimalToBCD>
 8006406:	4603      	mov	r3, r0
 8006408:	73bb      	strb	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, startRegister, 1, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 800640a:	7bfb      	ldrb	r3, [r7, #15]
 800640c:	b29a      	uxth	r2, r3
 800640e:	f04f 33ff 	mov.w	r3, #4294967295
 8006412:	9302      	str	r3, [sp, #8]
 8006414:	2307      	movs	r3, #7
 8006416:	9301      	str	r3, [sp, #4]
 8006418:	f107 0308 	add.w	r3, r7, #8
 800641c:	9300      	str	r3, [sp, #0]
 800641e:	2301      	movs	r3, #1
 8006420:	21d0      	movs	r1, #208	@ 0xd0
 8006422:	4806      	ldr	r0, [pc, #24]	@ (800643c <DS3231_SetTime+0xa0>)
 8006424:	f003 fdc6 	bl	8009fb4 <HAL_I2C_Mem_Write>
 8006428:	4603      	mov	r3, r0
 800642a:	2b00      	cmp	r3, #0
 800642c:	d001      	beq.n	8006432 <DS3231_SetTime+0x96>
		return HAL_ERROR;
 800642e:	2301      	movs	r3, #1
 8006430:	e000      	b.n	8006434 <DS3231_SetTime+0x98>
	}

	return HAL_OK;
 8006432:	2300      	movs	r3, #0
}
 8006434:	4618      	mov	r0, r3
 8006436:	3710      	adds	r7, #16
 8006438:	46bd      	mov	sp, r7
 800643a:	bd80      	pop	{r7, pc}
 800643c:	200010e0 	.word	0x200010e0

08006440 <SD_Mount>:
static FIL logFile;
static bool isMounted = false;

static char logFilename[32];

static bool SD_Mount(void) {
 8006440:	b580      	push	{r7, lr}
 8006442:	b082      	sub	sp, #8
 8006444:	af00      	add	r7, sp, #0
	FRESULT res = f_mount(&fatFs, "", 1);
 8006446:	2201      	movs	r2, #1
 8006448:	490a      	ldr	r1, [pc, #40]	@ (8006474 <SD_Mount+0x34>)
 800644a:	480b      	ldr	r0, [pc, #44]	@ (8006478 <SD_Mount+0x38>)
 800644c:	f00e fe4e 	bl	80150ec <f_mount>
 8006450:	4603      	mov	r3, r0
 8006452:	71fb      	strb	r3, [r7, #7]
	if (res != FR_OK) {
 8006454:	79fb      	ldrb	r3, [r7, #7]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d004      	beq.n	8006464 <SD_Mount+0x24>
		isMounted = false;
 800645a:	4b08      	ldr	r3, [pc, #32]	@ (800647c <SD_Mount+0x3c>)
 800645c:	2200      	movs	r2, #0
 800645e:	701a      	strb	r2, [r3, #0]
		return false;
 8006460:	2300      	movs	r3, #0
 8006462:	e003      	b.n	800646c <SD_Mount+0x2c>
	}

	isMounted = true;
 8006464:	4b05      	ldr	r3, [pc, #20]	@ (800647c <SD_Mount+0x3c>)
 8006466:	2201      	movs	r2, #1
 8006468:	701a      	strb	r2, [r3, #0]
	return true;
 800646a:	2301      	movs	r3, #1
}
 800646c:	4618      	mov	r0, r3
 800646e:	3708      	adds	r7, #8
 8006470:	46bd      	mov	sp, r7
 8006472:	bd80      	pop	{r7, pc}
 8006474:	080199d4 	.word	0x080199d4
 8006478:	20002424 	.word	0x20002424
 800647c:	20002888 	.word	0x20002888

08006480 <SD_Detect>:

// Detects if card is installed and tries to mount automatically
bool SD_Detect(void) {
 8006480:	b580      	push	{r7, lr}
 8006482:	af00      	add	r7, sp, #0
            f_mount(NULL, "", 0);  // Unmount cleanly if card is removed
            return false;
        }
    } else {
        // No card detect pin, just try mounting every time
        return SD_Mount();
 8006484:	f7ff ffdc 	bl	8006440 <SD_Mount>
 8006488:	4603      	mov	r3, r0
    }
}
 800648a:	4618      	mov	r0, r3
 800648c:	bd80      	pop	{r7, pc}
	...

08006490 <SD_Log>:

bool SD_IsMounted(void) {
	return isMounted;
}

bool SD_Log(const char* message) {
 8006490:	b580      	push	{r7, lr}
 8006492:	b0cc      	sub	sp, #304	@ 0x130
 8006494:	af02      	add	r7, sp, #8
 8006496:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800649a:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800649e:	6018      	str	r0, [r3, #0]
	if (!isMounted) return false;
 80064a0:	4b4d      	ldr	r3, [pc, #308]	@ (80065d8 <SD_Log+0x148>)
 80064a2:	781b      	ldrb	r3, [r3, #0]
 80064a4:	f083 0301 	eor.w	r3, r3, #1
 80064a8:	b2db      	uxtb	r3, r3
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d001      	beq.n	80064b2 <SD_Log+0x22>
 80064ae:	2300      	movs	r3, #0
 80064b0:	e08d      	b.n	80065ce <SD_Log+0x13e>

	// Get today's file name, timestamp
	RTC_Time time;
	char timestamp[16];

	if (DS3231_ReadTime(&time) != HAL_OK) {
 80064b2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80064b6:	4618      	mov	r0, r3
 80064b8:	f7ff ff04 	bl	80062c4 <DS3231_ReadTime>
 80064bc:	4603      	mov	r3, r0
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d00c      	beq.n	80064dc <SD_Log+0x4c>
		snprintf(logFilename, sizeof(logFilename), "unknown_date.log");
 80064c2:	4a46      	ldr	r2, [pc, #280]	@ (80065dc <SD_Log+0x14c>)
 80064c4:	2120      	movs	r1, #32
 80064c6:	4846      	ldr	r0, [pc, #280]	@ (80065e0 <SD_Log+0x150>)
 80064c8:	f010 ff7a 	bl	80173c0 <sniprintf>
		snprintf(timestamp, sizeof(timestamp), "[--:--:--] ");
 80064cc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80064d0:	4a44      	ldr	r2, [pc, #272]	@ (80065e4 <SD_Log+0x154>)
 80064d2:	2110      	movs	r1, #16
 80064d4:	4618      	mov	r0, r3
 80064d6:	f010 ff73 	bl	80173c0 <sniprintf>
 80064da:	e01e      	b.n	800651a <SD_Log+0x8a>
	} else {
		snprintf(logFilename, sizeof(logFilename), "%04d-%02d-%02d.log", 2000 + time.year, time.month, time.day);
 80064dc:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80064e0:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80064e4:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 80064e8:	f897 1124 	ldrb.w	r1, [r7, #292]	@ 0x124
 80064ec:	9101      	str	r1, [sp, #4]
 80064ee:	9200      	str	r2, [sp, #0]
 80064f0:	4a3d      	ldr	r2, [pc, #244]	@ (80065e8 <SD_Log+0x158>)
 80064f2:	2120      	movs	r1, #32
 80064f4:	483a      	ldr	r0, [pc, #232]	@ (80065e0 <SD_Log+0x150>)
 80064f6:	f010 ff63 	bl	80173c0 <sniprintf>
		snprintf(timestamp, sizeof(timestamp), "[%02d:%02d:%02d] ", time.hours, time.minutes, time.seconds);
 80064fa:	f897 3122 	ldrb.w	r3, [r7, #290]	@ 0x122
 80064fe:	4619      	mov	r1, r3
 8006500:	f897 3121 	ldrb.w	r3, [r7, #289]	@ 0x121
 8006504:	f897 2120 	ldrb.w	r2, [r7, #288]	@ 0x120
 8006508:	f507 7088 	add.w	r0, r7, #272	@ 0x110
 800650c:	9201      	str	r2, [sp, #4]
 800650e:	9300      	str	r3, [sp, #0]
 8006510:	460b      	mov	r3, r1
 8006512:	4a36      	ldr	r2, [pc, #216]	@ (80065ec <SD_Log+0x15c>)
 8006514:	2110      	movs	r1, #16
 8006516:	f010 ff53 	bl	80173c0 <sniprintf>
	}

	// Open the logfile in write mode, and create if it doesn't exist
	FRESULT res = f_open(&logFile, logFilename, FA_WRITE | FA_OPEN_ALWAYS);
 800651a:	2212      	movs	r2, #18
 800651c:	4930      	ldr	r1, [pc, #192]	@ (80065e0 <SD_Log+0x150>)
 800651e:	4834      	ldr	r0, [pc, #208]	@ (80065f0 <SD_Log+0x160>)
 8006520:	f00e fe2a 	bl	8015178 <f_open>
 8006524:	4603      	mov	r3, r0
 8006526:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	    sprintf(msg, "f_open failed: %d\n", res);
	    usb_serial_println(msg);
	    return false;
	}*/

	if (res != FR_OK) return false;
 800652a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800652e:	2b00      	cmp	r3, #0
 8006530:	d001      	beq.n	8006536 <SD_Log+0xa6>
 8006532:	2300      	movs	r3, #0
 8006534:	e04b      	b.n	80065ce <SD_Log+0x13e>

	// Move the file pointer to the end of the file to append, rather than overwrite
	res = f_lseek(&logFile, f_size(&logFile));
 8006536:	4b2e      	ldr	r3, [pc, #184]	@ (80065f0 <SD_Log+0x160>)
 8006538:	68db      	ldr	r3, [r3, #12]
 800653a:	4619      	mov	r1, r3
 800653c:	482c      	ldr	r0, [pc, #176]	@ (80065f0 <SD_Log+0x160>)
 800653e:	f00f f9f2 	bl	8015926 <f_lseek>
 8006542:	4603      	mov	r3, r0
 8006544:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	if (res != FR_OK) {
 8006548:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800654c:	2b00      	cmp	r3, #0
 800654e:	d004      	beq.n	800655a <SD_Log+0xca>
		f_close(&logFile);
 8006550:	4827      	ldr	r0, [pc, #156]	@ (80065f0 <SD_Log+0x160>)
 8006552:	f00f f9be 	bl	80158d2 <f_close>
		return false;
 8006556:	2300      	movs	r3, #0
 8006558:	e039      	b.n	80065ce <SD_Log+0x13e>
	}

	// Generate log line with timestamp, message, line breaks
	char line[256];
	snprintf(line, sizeof(line), "%s%s\r\n", timestamp, message);
 800655a:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800655e:	f107 0010 	add.w	r0, r7, #16
 8006562:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8006566:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	9300      	str	r3, [sp, #0]
 800656e:	4613      	mov	r3, r2
 8006570:	4a20      	ldr	r2, [pc, #128]	@ (80065f4 <SD_Log+0x164>)
 8006572:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006576:	f010 ff23 	bl	80173c0 <sniprintf>

	// Write the line, and close the file after.
	UINT bytesWritten;
	res = f_write(&logFile, line, strlen(line), &bytesWritten);
 800657a:	f107 0310 	add.w	r3, r7, #16
 800657e:	4618      	mov	r0, r3
 8006580:	f7f9 fe9e 	bl	80002c0 <strlen>
 8006584:	4602      	mov	r2, r0
 8006586:	f107 030c 	add.w	r3, r7, #12
 800658a:	f107 0110 	add.w	r1, r7, #16
 800658e:	4818      	ldr	r0, [pc, #96]	@ (80065f0 <SD_Log+0x160>)
 8006590:	f00e ffac 	bl	80154ec <f_write>
 8006594:	4603      	mov	r3, r0
 8006596:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	f_close(&logFile);
 800659a:	4815      	ldr	r0, [pc, #84]	@ (80065f0 <SD_Log+0x160>)
 800659c:	f00f f999 	bl	80158d2 <f_close>

	return (res == FR_OK && bytesWritten == strlen(line));
 80065a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d10e      	bne.n	80065c6 <SD_Log+0x136>
 80065a8:	f107 0310 	add.w	r3, r7, #16
 80065ac:	4618      	mov	r0, r3
 80065ae:	f7f9 fe87 	bl	80002c0 <strlen>
 80065b2:	4602      	mov	r2, r0
 80065b4:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80065b8:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	429a      	cmp	r2, r3
 80065c0:	d101      	bne.n	80065c6 <SD_Log+0x136>
 80065c2:	2301      	movs	r3, #1
 80065c4:	e000      	b.n	80065c8 <SD_Log+0x138>
 80065c6:	2300      	movs	r3, #0
 80065c8:	f003 0301 	and.w	r3, r3, #1
 80065cc:	b2db      	uxtb	r3, r3
}
 80065ce:	4618      	mov	r0, r3
 80065d0:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80065d4:	46bd      	mov	sp, r7
 80065d6:	bd80      	pop	{r7, pc}
 80065d8:	20002888 	.word	0x20002888
 80065dc:	080199d8 	.word	0x080199d8
 80065e0:	2000288c 	.word	0x2000288c
 80065e4:	080199ec 	.word	0x080199ec
 80065e8:	080199f8 	.word	0x080199f8
 80065ec:	08019a0c 	.word	0x08019a0c
 80065f0:	20002658 	.word	0x20002658
 80065f4:	08019a20 	.word	0x08019a20

080065f8 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b082      	sub	sp, #8
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8006600:	f000 fd66 	bl	80070d0 <HAL_GetTick>
 8006604:	4603      	mov	r3, r0
 8006606:	4a04      	ldr	r2, [pc, #16]	@ (8006618 <SPI_Timer_On+0x20>)
 8006608:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 800660a:	4a04      	ldr	r2, [pc, #16]	@ (800661c <SPI_Timer_On+0x24>)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6013      	str	r3, [r2, #0]
}
 8006610:	bf00      	nop
 8006612:	3708      	adds	r7, #8
 8006614:	46bd      	mov	sp, r7
 8006616:	bd80      	pop	{r7, pc}
 8006618:	200028b0 	.word	0x200028b0
 800661c:	200028b4 	.word	0x200028b4

08006620 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8006620:	b580      	push	{r7, lr}
 8006622:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8006624:	f000 fd54 	bl	80070d0 <HAL_GetTick>
 8006628:	4602      	mov	r2, r0
 800662a:	4b06      	ldr	r3, [pc, #24]	@ (8006644 <SPI_Timer_Status+0x24>)
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	1ad2      	subs	r2, r2, r3
 8006630:	4b05      	ldr	r3, [pc, #20]	@ (8006648 <SPI_Timer_Status+0x28>)
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	429a      	cmp	r2, r3
 8006636:	bf34      	ite	cc
 8006638:	2301      	movcc	r3, #1
 800663a:	2300      	movcs	r3, #0
 800663c:	b2db      	uxtb	r3, r3
}
 800663e:	4618      	mov	r0, r3
 8006640:	bd80      	pop	{r7, pc}
 8006642:	bf00      	nop
 8006644:	200028b0 	.word	0x200028b0
 8006648:	200028b4 	.word	0x200028b4

0800664c <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b086      	sub	sp, #24
 8006650:	af02      	add	r7, sp, #8
 8006652:	4603      	mov	r3, r0
 8006654:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8006656:	f107 020f 	add.w	r2, r7, #15
 800665a:	1df9      	adds	r1, r7, #7
 800665c:	2332      	movs	r3, #50	@ 0x32
 800665e:	9300      	str	r3, [sp, #0]
 8006660:	2301      	movs	r3, #1
 8006662:	4804      	ldr	r0, [pc, #16]	@ (8006674 <xchg_spi+0x28>)
 8006664:	f007 f83f 	bl	800d6e6 <HAL_SPI_TransmitReceive>
    return rxDat;
 8006668:	7bfb      	ldrb	r3, [r7, #15]
}
 800666a:	4618      	mov	r0, r3
 800666c:	3710      	adds	r7, #16
 800666e:	46bd      	mov	sp, r7
 8006670:	bd80      	pop	{r7, pc}
 8006672:	bf00      	nop
 8006674:	20001134 	.word	0x20001134

08006678 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8006678:	b590      	push	{r4, r7, lr}
 800667a:	b085      	sub	sp, #20
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
 8006680:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8006682:	2300      	movs	r3, #0
 8006684:	60fb      	str	r3, [r7, #12]
 8006686:	e00a      	b.n	800669e <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8006688:	687a      	ldr	r2, [r7, #4]
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	18d4      	adds	r4, r2, r3
 800668e:	20ff      	movs	r0, #255	@ 0xff
 8006690:	f7ff ffdc 	bl	800664c <xchg_spi>
 8006694:	4603      	mov	r3, r0
 8006696:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	3301      	adds	r3, #1
 800669c:	60fb      	str	r3, [r7, #12]
 800669e:	68fa      	ldr	r2, [r7, #12]
 80066a0:	683b      	ldr	r3, [r7, #0]
 80066a2:	429a      	cmp	r2, r3
 80066a4:	d3f0      	bcc.n	8006688 <rcvr_spi_multi+0x10>
	}
}
 80066a6:	bf00      	nop
 80066a8:	bf00      	nop
 80066aa:	3714      	adds	r7, #20
 80066ac:	46bd      	mov	sp, r7
 80066ae:	bd90      	pop	{r4, r7, pc}

080066b0 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b082      	sub	sp, #8
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
 80066b8:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	b29a      	uxth	r2, r3
 80066be:	f04f 33ff 	mov.w	r3, #4294967295
 80066c2:	6879      	ldr	r1, [r7, #4]
 80066c4:	4803      	ldr	r0, [pc, #12]	@ (80066d4 <xmit_spi_multi+0x24>)
 80066c6:	f006 fe98 	bl	800d3fa <HAL_SPI_Transmit>
}
 80066ca:	bf00      	nop
 80066cc:	3708      	adds	r7, #8
 80066ce:	46bd      	mov	sp, r7
 80066d0:	bd80      	pop	{r7, pc}
 80066d2:	bf00      	nop
 80066d4:	20001134 	.word	0x20001134

080066d8 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b086      	sub	sp, #24
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 80066e0:	f000 fcf6 	bl	80070d0 <HAL_GetTick>
 80066e4:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 80066ea:	20ff      	movs	r0, #255	@ 0xff
 80066ec:	f7ff ffae 	bl	800664c <xchg_spi>
 80066f0:	4603      	mov	r3, r0
 80066f2:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 80066f4:	7bfb      	ldrb	r3, [r7, #15]
 80066f6:	2bff      	cmp	r3, #255	@ 0xff
 80066f8:	d007      	beq.n	800670a <wait_ready+0x32>
 80066fa:	f000 fce9 	bl	80070d0 <HAL_GetTick>
 80066fe:	4602      	mov	r2, r0
 8006700:	697b      	ldr	r3, [r7, #20]
 8006702:	1ad3      	subs	r3, r2, r3
 8006704:	693a      	ldr	r2, [r7, #16]
 8006706:	429a      	cmp	r2, r3
 8006708:	d8ef      	bhi.n	80066ea <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 800670a:	7bfb      	ldrb	r3, [r7, #15]
 800670c:	2bff      	cmp	r3, #255	@ 0xff
 800670e:	bf0c      	ite	eq
 8006710:	2301      	moveq	r3, #1
 8006712:	2300      	movne	r3, #0
 8006714:	b2db      	uxtb	r3, r3
}
 8006716:	4618      	mov	r0, r3
 8006718:	3718      	adds	r7, #24
 800671a:	46bd      	mov	sp, r7
 800671c:	bd80      	pop	{r7, pc}
	...

08006720 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8006724:	2201      	movs	r2, #1
 8006726:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800672a:	4804      	ldr	r0, [pc, #16]	@ (800673c <despiselect+0x1c>)
 800672c:	f003 f980 	bl	8009a30 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8006730:	20ff      	movs	r0, #255	@ 0xff
 8006732:	f7ff ff8b 	bl	800664c <xchg_spi>

}
 8006736:	bf00      	nop
 8006738:	bd80      	pop	{r7, pc}
 800673a:	bf00      	nop
 800673c:	48000800 	.word	0x48000800

08006740 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8006740:	b580      	push	{r7, lr}
 8006742:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8006744:	2200      	movs	r2, #0
 8006746:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800674a:	480a      	ldr	r0, [pc, #40]	@ (8006774 <spiselect+0x34>)
 800674c:	f003 f970 	bl	8009a30 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8006750:	20ff      	movs	r0, #255	@ 0xff
 8006752:	f7ff ff7b 	bl	800664c <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8006756:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800675a:	f7ff ffbd 	bl	80066d8 <wait_ready>
 800675e:	4603      	mov	r3, r0
 8006760:	2b00      	cmp	r3, #0
 8006762:	d001      	beq.n	8006768 <spiselect+0x28>
 8006764:	2301      	movs	r3, #1
 8006766:	e002      	b.n	800676e <spiselect+0x2e>

	despiselect();
 8006768:	f7ff ffda 	bl	8006720 <despiselect>
	return 0;	/* Timeout */
 800676c:	2300      	movs	r3, #0
}
 800676e:	4618      	mov	r0, r3
 8006770:	bd80      	pop	{r7, pc}
 8006772:	bf00      	nop
 8006774:	48000800 	.word	0x48000800

08006778 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b084      	sub	sp, #16
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
 8006780:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8006782:	20c8      	movs	r0, #200	@ 0xc8
 8006784:	f7ff ff38 	bl	80065f8 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8006788:	20ff      	movs	r0, #255	@ 0xff
 800678a:	f7ff ff5f 	bl	800664c <xchg_spi>
 800678e:	4603      	mov	r3, r0
 8006790:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8006792:	7bfb      	ldrb	r3, [r7, #15]
 8006794:	2bff      	cmp	r3, #255	@ 0xff
 8006796:	d104      	bne.n	80067a2 <rcvr_datablock+0x2a>
 8006798:	f7ff ff42 	bl	8006620 <SPI_Timer_Status>
 800679c:	4603      	mov	r3, r0
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d1f2      	bne.n	8006788 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 80067a2:	7bfb      	ldrb	r3, [r7, #15]
 80067a4:	2bfe      	cmp	r3, #254	@ 0xfe
 80067a6:	d001      	beq.n	80067ac <rcvr_datablock+0x34>
 80067a8:	2300      	movs	r3, #0
 80067aa:	e00a      	b.n	80067c2 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 80067ac:	6839      	ldr	r1, [r7, #0]
 80067ae:	6878      	ldr	r0, [r7, #4]
 80067b0:	f7ff ff62 	bl	8006678 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 80067b4:	20ff      	movs	r0, #255	@ 0xff
 80067b6:	f7ff ff49 	bl	800664c <xchg_spi>
 80067ba:	20ff      	movs	r0, #255	@ 0xff
 80067bc:	f7ff ff46 	bl	800664c <xchg_spi>

	return 1;						/* Function succeeded */
 80067c0:	2301      	movs	r3, #1
}
 80067c2:	4618      	mov	r0, r3
 80067c4:	3710      	adds	r7, #16
 80067c6:	46bd      	mov	sp, r7
 80067c8:	bd80      	pop	{r7, pc}

080067ca <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 80067ca:	b580      	push	{r7, lr}
 80067cc:	b084      	sub	sp, #16
 80067ce:	af00      	add	r7, sp, #0
 80067d0:	6078      	str	r0, [r7, #4]
 80067d2:	460b      	mov	r3, r1
 80067d4:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 80067d6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80067da:	f7ff ff7d 	bl	80066d8 <wait_ready>
 80067de:	4603      	mov	r3, r0
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d101      	bne.n	80067e8 <xmit_datablock+0x1e>
 80067e4:	2300      	movs	r3, #0
 80067e6:	e01e      	b.n	8006826 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 80067e8:	78fb      	ldrb	r3, [r7, #3]
 80067ea:	4618      	mov	r0, r3
 80067ec:	f7ff ff2e 	bl	800664c <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 80067f0:	78fb      	ldrb	r3, [r7, #3]
 80067f2:	2bfd      	cmp	r3, #253	@ 0xfd
 80067f4:	d016      	beq.n	8006824 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 80067f6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80067fa:	6878      	ldr	r0, [r7, #4]
 80067fc:	f7ff ff58 	bl	80066b0 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8006800:	20ff      	movs	r0, #255	@ 0xff
 8006802:	f7ff ff23 	bl	800664c <xchg_spi>
 8006806:	20ff      	movs	r0, #255	@ 0xff
 8006808:	f7ff ff20 	bl	800664c <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 800680c:	20ff      	movs	r0, #255	@ 0xff
 800680e:	f7ff ff1d 	bl	800664c <xchg_spi>
 8006812:	4603      	mov	r3, r0
 8006814:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8006816:	7bfb      	ldrb	r3, [r7, #15]
 8006818:	f003 031f 	and.w	r3, r3, #31
 800681c:	2b05      	cmp	r3, #5
 800681e:	d001      	beq.n	8006824 <xmit_datablock+0x5a>
 8006820:	2300      	movs	r3, #0
 8006822:	e000      	b.n	8006826 <xmit_datablock+0x5c>
	}
	return 1;
 8006824:	2301      	movs	r3, #1
}
 8006826:	4618      	mov	r0, r3
 8006828:	3710      	adds	r7, #16
 800682a:	46bd      	mov	sp, r7
 800682c:	bd80      	pop	{r7, pc}

0800682e <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 800682e:	b580      	push	{r7, lr}
 8006830:	b084      	sub	sp, #16
 8006832:	af00      	add	r7, sp, #0
 8006834:	4603      	mov	r3, r0
 8006836:	6039      	str	r1, [r7, #0]
 8006838:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 800683a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800683e:	2b00      	cmp	r3, #0
 8006840:	da0e      	bge.n	8006860 <send_cmd+0x32>
		cmd &= 0x7F;
 8006842:	79fb      	ldrb	r3, [r7, #7]
 8006844:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006848:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 800684a:	2100      	movs	r1, #0
 800684c:	2037      	movs	r0, #55	@ 0x37
 800684e:	f7ff ffee 	bl	800682e <send_cmd>
 8006852:	4603      	mov	r3, r0
 8006854:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8006856:	7bbb      	ldrb	r3, [r7, #14]
 8006858:	2b01      	cmp	r3, #1
 800685a:	d901      	bls.n	8006860 <send_cmd+0x32>
 800685c:	7bbb      	ldrb	r3, [r7, #14]
 800685e:	e051      	b.n	8006904 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8006860:	79fb      	ldrb	r3, [r7, #7]
 8006862:	2b0c      	cmp	r3, #12
 8006864:	d008      	beq.n	8006878 <send_cmd+0x4a>
		despiselect();
 8006866:	f7ff ff5b 	bl	8006720 <despiselect>
		if (!spiselect()) return 0xFF;
 800686a:	f7ff ff69 	bl	8006740 <spiselect>
 800686e:	4603      	mov	r3, r0
 8006870:	2b00      	cmp	r3, #0
 8006872:	d101      	bne.n	8006878 <send_cmd+0x4a>
 8006874:	23ff      	movs	r3, #255	@ 0xff
 8006876:	e045      	b.n	8006904 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8006878:	79fb      	ldrb	r3, [r7, #7]
 800687a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800687e:	b2db      	uxtb	r3, r3
 8006880:	4618      	mov	r0, r3
 8006882:	f7ff fee3 	bl	800664c <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	0e1b      	lsrs	r3, r3, #24
 800688a:	b2db      	uxtb	r3, r3
 800688c:	4618      	mov	r0, r3
 800688e:	f7ff fedd 	bl	800664c <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8006892:	683b      	ldr	r3, [r7, #0]
 8006894:	0c1b      	lsrs	r3, r3, #16
 8006896:	b2db      	uxtb	r3, r3
 8006898:	4618      	mov	r0, r3
 800689a:	f7ff fed7 	bl	800664c <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	0a1b      	lsrs	r3, r3, #8
 80068a2:	b2db      	uxtb	r3, r3
 80068a4:	4618      	mov	r0, r3
 80068a6:	f7ff fed1 	bl	800664c <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 80068aa:	683b      	ldr	r3, [r7, #0]
 80068ac:	b2db      	uxtb	r3, r3
 80068ae:	4618      	mov	r0, r3
 80068b0:	f7ff fecc 	bl	800664c <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 80068b4:	2301      	movs	r3, #1
 80068b6:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 80068b8:	79fb      	ldrb	r3, [r7, #7]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d101      	bne.n	80068c2 <send_cmd+0x94>
 80068be:	2395      	movs	r3, #149	@ 0x95
 80068c0:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 80068c2:	79fb      	ldrb	r3, [r7, #7]
 80068c4:	2b08      	cmp	r3, #8
 80068c6:	d101      	bne.n	80068cc <send_cmd+0x9e>
 80068c8:	2387      	movs	r3, #135	@ 0x87
 80068ca:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 80068cc:	7bfb      	ldrb	r3, [r7, #15]
 80068ce:	4618      	mov	r0, r3
 80068d0:	f7ff febc 	bl	800664c <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 80068d4:	79fb      	ldrb	r3, [r7, #7]
 80068d6:	2b0c      	cmp	r3, #12
 80068d8:	d102      	bne.n	80068e0 <send_cmd+0xb2>
 80068da:	20ff      	movs	r0, #255	@ 0xff
 80068dc:	f7ff feb6 	bl	800664c <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 80068e0:	230a      	movs	r3, #10
 80068e2:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 80068e4:	20ff      	movs	r0, #255	@ 0xff
 80068e6:	f7ff feb1 	bl	800664c <xchg_spi>
 80068ea:	4603      	mov	r3, r0
 80068ec:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 80068ee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	da05      	bge.n	8006902 <send_cmd+0xd4>
 80068f6:	7bfb      	ldrb	r3, [r7, #15]
 80068f8:	3b01      	subs	r3, #1
 80068fa:	73fb      	strb	r3, [r7, #15]
 80068fc:	7bfb      	ldrb	r3, [r7, #15]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d1f0      	bne.n	80068e4 <send_cmd+0xb6>

	return res;							/* Return received response */
 8006902:	7bbb      	ldrb	r3, [r7, #14]
}
 8006904:	4618      	mov	r0, r3
 8006906:	3710      	adds	r7, #16
 8006908:	46bd      	mov	sp, r7
 800690a:	bd80      	pop	{r7, pc}

0800690c <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 800690c:	b590      	push	{r4, r7, lr}
 800690e:	b085      	sub	sp, #20
 8006910:	af00      	add	r7, sp, #0
 8006912:	4603      	mov	r3, r0
 8006914:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8006916:	79fb      	ldrb	r3, [r7, #7]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d001      	beq.n	8006920 <USER_SPI_initialize+0x14>
 800691c:	2301      	movs	r3, #1
 800691e:	e0d6      	b.n	8006ace <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8006920:	4b6d      	ldr	r3, [pc, #436]	@ (8006ad8 <USER_SPI_initialize+0x1cc>)
 8006922:	781b      	ldrb	r3, [r3, #0]
 8006924:	b2db      	uxtb	r3, r3
 8006926:	f003 0302 	and.w	r3, r3, #2
 800692a:	2b00      	cmp	r3, #0
 800692c:	d003      	beq.n	8006936 <USER_SPI_initialize+0x2a>
 800692e:	4b6a      	ldr	r3, [pc, #424]	@ (8006ad8 <USER_SPI_initialize+0x1cc>)
 8006930:	781b      	ldrb	r3, [r3, #0]
 8006932:	b2db      	uxtb	r3, r3
 8006934:	e0cb      	b.n	8006ace <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8006936:	4b69      	ldr	r3, [pc, #420]	@ (8006adc <USER_SPI_initialize+0x1d0>)
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8006940:	4b66      	ldr	r3, [pc, #408]	@ (8006adc <USER_SPI_initialize+0x1d0>)
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f042 0228 	orr.w	r2, r2, #40	@ 0x28
 8006948:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800694a:	230a      	movs	r3, #10
 800694c:	73fb      	strb	r3, [r7, #15]
 800694e:	e005      	b.n	800695c <USER_SPI_initialize+0x50>
 8006950:	20ff      	movs	r0, #255	@ 0xff
 8006952:	f7ff fe7b 	bl	800664c <xchg_spi>
 8006956:	7bfb      	ldrb	r3, [r7, #15]
 8006958:	3b01      	subs	r3, #1
 800695a:	73fb      	strb	r3, [r7, #15]
 800695c:	7bfb      	ldrb	r3, [r7, #15]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d1f6      	bne.n	8006950 <USER_SPI_initialize+0x44>

	ty = 0;
 8006962:	2300      	movs	r3, #0
 8006964:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8006966:	2100      	movs	r1, #0
 8006968:	2000      	movs	r0, #0
 800696a:	f7ff ff60 	bl	800682e <send_cmd>
 800696e:	4603      	mov	r3, r0
 8006970:	2b01      	cmp	r3, #1
 8006972:	f040 808b 	bne.w	8006a8c <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8006976:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800697a:	f7ff fe3d 	bl	80065f8 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 800697e:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8006982:	2008      	movs	r0, #8
 8006984:	f7ff ff53 	bl	800682e <send_cmd>
 8006988:	4603      	mov	r3, r0
 800698a:	2b01      	cmp	r3, #1
 800698c:	d151      	bne.n	8006a32 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 800698e:	2300      	movs	r3, #0
 8006990:	73fb      	strb	r3, [r7, #15]
 8006992:	e00d      	b.n	80069b0 <USER_SPI_initialize+0xa4>
 8006994:	7bfc      	ldrb	r4, [r7, #15]
 8006996:	20ff      	movs	r0, #255	@ 0xff
 8006998:	f7ff fe58 	bl	800664c <xchg_spi>
 800699c:	4603      	mov	r3, r0
 800699e:	461a      	mov	r2, r3
 80069a0:	f104 0310 	add.w	r3, r4, #16
 80069a4:	443b      	add	r3, r7
 80069a6:	f803 2c08 	strb.w	r2, [r3, #-8]
 80069aa:	7bfb      	ldrb	r3, [r7, #15]
 80069ac:	3301      	adds	r3, #1
 80069ae:	73fb      	strb	r3, [r7, #15]
 80069b0:	7bfb      	ldrb	r3, [r7, #15]
 80069b2:	2b03      	cmp	r3, #3
 80069b4:	d9ee      	bls.n	8006994 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 80069b6:	7abb      	ldrb	r3, [r7, #10]
 80069b8:	2b01      	cmp	r3, #1
 80069ba:	d167      	bne.n	8006a8c <USER_SPI_initialize+0x180>
 80069bc:	7afb      	ldrb	r3, [r7, #11]
 80069be:	2baa      	cmp	r3, #170	@ 0xaa
 80069c0:	d164      	bne.n	8006a8c <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 80069c2:	bf00      	nop
 80069c4:	f7ff fe2c 	bl	8006620 <SPI_Timer_Status>
 80069c8:	4603      	mov	r3, r0
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d007      	beq.n	80069de <USER_SPI_initialize+0xd2>
 80069ce:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80069d2:	20a9      	movs	r0, #169	@ 0xa9
 80069d4:	f7ff ff2b 	bl	800682e <send_cmd>
 80069d8:	4603      	mov	r3, r0
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d1f2      	bne.n	80069c4 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 80069de:	f7ff fe1f 	bl	8006620 <SPI_Timer_Status>
 80069e2:	4603      	mov	r3, r0
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d051      	beq.n	8006a8c <USER_SPI_initialize+0x180>
 80069e8:	2100      	movs	r1, #0
 80069ea:	203a      	movs	r0, #58	@ 0x3a
 80069ec:	f7ff ff1f 	bl	800682e <send_cmd>
 80069f0:	4603      	mov	r3, r0
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d14a      	bne.n	8006a8c <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 80069f6:	2300      	movs	r3, #0
 80069f8:	73fb      	strb	r3, [r7, #15]
 80069fa:	e00d      	b.n	8006a18 <USER_SPI_initialize+0x10c>
 80069fc:	7bfc      	ldrb	r4, [r7, #15]
 80069fe:	20ff      	movs	r0, #255	@ 0xff
 8006a00:	f7ff fe24 	bl	800664c <xchg_spi>
 8006a04:	4603      	mov	r3, r0
 8006a06:	461a      	mov	r2, r3
 8006a08:	f104 0310 	add.w	r3, r4, #16
 8006a0c:	443b      	add	r3, r7
 8006a0e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8006a12:	7bfb      	ldrb	r3, [r7, #15]
 8006a14:	3301      	adds	r3, #1
 8006a16:	73fb      	strb	r3, [r7, #15]
 8006a18:	7bfb      	ldrb	r3, [r7, #15]
 8006a1a:	2b03      	cmp	r3, #3
 8006a1c:	d9ee      	bls.n	80069fc <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8006a1e:	7a3b      	ldrb	r3, [r7, #8]
 8006a20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d001      	beq.n	8006a2c <USER_SPI_initialize+0x120>
 8006a28:	230c      	movs	r3, #12
 8006a2a:	e000      	b.n	8006a2e <USER_SPI_initialize+0x122>
 8006a2c:	2304      	movs	r3, #4
 8006a2e:	737b      	strb	r3, [r7, #13]
 8006a30:	e02c      	b.n	8006a8c <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8006a32:	2100      	movs	r1, #0
 8006a34:	20a9      	movs	r0, #169	@ 0xa9
 8006a36:	f7ff fefa 	bl	800682e <send_cmd>
 8006a3a:	4603      	mov	r3, r0
 8006a3c:	2b01      	cmp	r3, #1
 8006a3e:	d804      	bhi.n	8006a4a <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8006a40:	2302      	movs	r3, #2
 8006a42:	737b      	strb	r3, [r7, #13]
 8006a44:	23a9      	movs	r3, #169	@ 0xa9
 8006a46:	73bb      	strb	r3, [r7, #14]
 8006a48:	e003      	b.n	8006a52 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	737b      	strb	r3, [r7, #13]
 8006a4e:	2301      	movs	r3, #1
 8006a50:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8006a52:	bf00      	nop
 8006a54:	f7ff fde4 	bl	8006620 <SPI_Timer_Status>
 8006a58:	4603      	mov	r3, r0
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d007      	beq.n	8006a6e <USER_SPI_initialize+0x162>
 8006a5e:	7bbb      	ldrb	r3, [r7, #14]
 8006a60:	2100      	movs	r1, #0
 8006a62:	4618      	mov	r0, r3
 8006a64:	f7ff fee3 	bl	800682e <send_cmd>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d1f2      	bne.n	8006a54 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8006a6e:	f7ff fdd7 	bl	8006620 <SPI_Timer_Status>
 8006a72:	4603      	mov	r3, r0
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d007      	beq.n	8006a88 <USER_SPI_initialize+0x17c>
 8006a78:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006a7c:	2010      	movs	r0, #16
 8006a7e:	f7ff fed6 	bl	800682e <send_cmd>
 8006a82:	4603      	mov	r3, r0
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d001      	beq.n	8006a8c <USER_SPI_initialize+0x180>
				ty = 0;
 8006a88:	2300      	movs	r3, #0
 8006a8a:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8006a8c:	4a14      	ldr	r2, [pc, #80]	@ (8006ae0 <USER_SPI_initialize+0x1d4>)
 8006a8e:	7b7b      	ldrb	r3, [r7, #13]
 8006a90:	7013      	strb	r3, [r2, #0]
	despiselect();
 8006a92:	f7ff fe45 	bl	8006720 <despiselect>

	if (ty) {			/* OK */
 8006a96:	7b7b      	ldrb	r3, [r7, #13]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d012      	beq.n	8006ac2 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8006a9c:	4b0f      	ldr	r3, [pc, #60]	@ (8006adc <USER_SPI_initialize+0x1d0>)
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8006aa6:	4b0d      	ldr	r3, [pc, #52]	@ (8006adc <USER_SPI_initialize+0x1d0>)
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f042 0208 	orr.w	r2, r2, #8
 8006aae:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8006ab0:	4b09      	ldr	r3, [pc, #36]	@ (8006ad8 <USER_SPI_initialize+0x1cc>)
 8006ab2:	781b      	ldrb	r3, [r3, #0]
 8006ab4:	b2db      	uxtb	r3, r3
 8006ab6:	f023 0301 	bic.w	r3, r3, #1
 8006aba:	b2da      	uxtb	r2, r3
 8006abc:	4b06      	ldr	r3, [pc, #24]	@ (8006ad8 <USER_SPI_initialize+0x1cc>)
 8006abe:	701a      	strb	r2, [r3, #0]
 8006ac0:	e002      	b.n	8006ac8 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8006ac2:	4b05      	ldr	r3, [pc, #20]	@ (8006ad8 <USER_SPI_initialize+0x1cc>)
 8006ac4:	2201      	movs	r2, #1
 8006ac6:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8006ac8:	4b03      	ldr	r3, [pc, #12]	@ (8006ad8 <USER_SPI_initialize+0x1cc>)
 8006aca:	781b      	ldrb	r3, [r3, #0]
 8006acc:	b2db      	uxtb	r3, r3
}
 8006ace:	4618      	mov	r0, r3
 8006ad0:	3714      	adds	r7, #20
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd90      	pop	{r4, r7, pc}
 8006ad6:	bf00      	nop
 8006ad8:	20000008 	.word	0x20000008
 8006adc:	20001134 	.word	0x20001134
 8006ae0:	200028ac 	.word	0x200028ac

08006ae4 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8006ae4:	b480      	push	{r7}
 8006ae6:	b083      	sub	sp, #12
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	4603      	mov	r3, r0
 8006aec:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8006aee:	79fb      	ldrb	r3, [r7, #7]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d001      	beq.n	8006af8 <USER_SPI_status+0x14>
 8006af4:	2301      	movs	r3, #1
 8006af6:	e002      	b.n	8006afe <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8006af8:	4b04      	ldr	r3, [pc, #16]	@ (8006b0c <USER_SPI_status+0x28>)
 8006afa:	781b      	ldrb	r3, [r3, #0]
 8006afc:	b2db      	uxtb	r3, r3
}
 8006afe:	4618      	mov	r0, r3
 8006b00:	370c      	adds	r7, #12
 8006b02:	46bd      	mov	sp, r7
 8006b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b08:	4770      	bx	lr
 8006b0a:	bf00      	nop
 8006b0c:	20000008 	.word	0x20000008

08006b10 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b084      	sub	sp, #16
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	60b9      	str	r1, [r7, #8]
 8006b18:	607a      	str	r2, [r7, #4]
 8006b1a:	603b      	str	r3, [r7, #0]
 8006b1c:	4603      	mov	r3, r0
 8006b1e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8006b20:	7bfb      	ldrb	r3, [r7, #15]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d102      	bne.n	8006b2c <USER_SPI_read+0x1c>
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d101      	bne.n	8006b30 <USER_SPI_read+0x20>
 8006b2c:	2304      	movs	r3, #4
 8006b2e:	e04d      	b.n	8006bcc <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8006b30:	4b28      	ldr	r3, [pc, #160]	@ (8006bd4 <USER_SPI_read+0xc4>)
 8006b32:	781b      	ldrb	r3, [r3, #0]
 8006b34:	b2db      	uxtb	r3, r3
 8006b36:	f003 0301 	and.w	r3, r3, #1
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d001      	beq.n	8006b42 <USER_SPI_read+0x32>
 8006b3e:	2303      	movs	r3, #3
 8006b40:	e044      	b.n	8006bcc <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8006b42:	4b25      	ldr	r3, [pc, #148]	@ (8006bd8 <USER_SPI_read+0xc8>)
 8006b44:	781b      	ldrb	r3, [r3, #0]
 8006b46:	f003 0308 	and.w	r3, r3, #8
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d102      	bne.n	8006b54 <USER_SPI_read+0x44>
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	025b      	lsls	r3, r3, #9
 8006b52:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	2b01      	cmp	r3, #1
 8006b58:	d111      	bne.n	8006b7e <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8006b5a:	6879      	ldr	r1, [r7, #4]
 8006b5c:	2011      	movs	r0, #17
 8006b5e:	f7ff fe66 	bl	800682e <send_cmd>
 8006b62:	4603      	mov	r3, r0
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d129      	bne.n	8006bbc <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8006b68:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006b6c:	68b8      	ldr	r0, [r7, #8]
 8006b6e:	f7ff fe03 	bl	8006778 <rcvr_datablock>
 8006b72:	4603      	mov	r3, r0
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d021      	beq.n	8006bbc <USER_SPI_read+0xac>
			count = 0;
 8006b78:	2300      	movs	r3, #0
 8006b7a:	603b      	str	r3, [r7, #0]
 8006b7c:	e01e      	b.n	8006bbc <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8006b7e:	6879      	ldr	r1, [r7, #4]
 8006b80:	2012      	movs	r0, #18
 8006b82:	f7ff fe54 	bl	800682e <send_cmd>
 8006b86:	4603      	mov	r3, r0
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d117      	bne.n	8006bbc <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8006b8c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006b90:	68b8      	ldr	r0, [r7, #8]
 8006b92:	f7ff fdf1 	bl	8006778 <rcvr_datablock>
 8006b96:	4603      	mov	r3, r0
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d00a      	beq.n	8006bb2 <USER_SPI_read+0xa2>
				buff += 512;
 8006b9c:	68bb      	ldr	r3, [r7, #8]
 8006b9e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8006ba2:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	3b01      	subs	r3, #1
 8006ba8:	603b      	str	r3, [r7, #0]
 8006baa:	683b      	ldr	r3, [r7, #0]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d1ed      	bne.n	8006b8c <USER_SPI_read+0x7c>
 8006bb0:	e000      	b.n	8006bb4 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8006bb2:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8006bb4:	2100      	movs	r1, #0
 8006bb6:	200c      	movs	r0, #12
 8006bb8:	f7ff fe39 	bl	800682e <send_cmd>
		}
	}
	despiselect();
 8006bbc:	f7ff fdb0 	bl	8006720 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	bf14      	ite	ne
 8006bc6:	2301      	movne	r3, #1
 8006bc8:	2300      	moveq	r3, #0
 8006bca:	b2db      	uxtb	r3, r3
}
 8006bcc:	4618      	mov	r0, r3
 8006bce:	3710      	adds	r7, #16
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	bd80      	pop	{r7, pc}
 8006bd4:	20000008 	.word	0x20000008
 8006bd8:	200028ac 	.word	0x200028ac

08006bdc <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b084      	sub	sp, #16
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	60b9      	str	r1, [r7, #8]
 8006be4:	607a      	str	r2, [r7, #4]
 8006be6:	603b      	str	r3, [r7, #0]
 8006be8:	4603      	mov	r3, r0
 8006bea:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8006bec:	7bfb      	ldrb	r3, [r7, #15]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d102      	bne.n	8006bf8 <USER_SPI_write+0x1c>
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d101      	bne.n	8006bfc <USER_SPI_write+0x20>
 8006bf8:	2304      	movs	r3, #4
 8006bfa:	e063      	b.n	8006cc4 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8006bfc:	4b33      	ldr	r3, [pc, #204]	@ (8006ccc <USER_SPI_write+0xf0>)
 8006bfe:	781b      	ldrb	r3, [r3, #0]
 8006c00:	b2db      	uxtb	r3, r3
 8006c02:	f003 0301 	and.w	r3, r3, #1
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d001      	beq.n	8006c0e <USER_SPI_write+0x32>
 8006c0a:	2303      	movs	r3, #3
 8006c0c:	e05a      	b.n	8006cc4 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8006c0e:	4b2f      	ldr	r3, [pc, #188]	@ (8006ccc <USER_SPI_write+0xf0>)
 8006c10:	781b      	ldrb	r3, [r3, #0]
 8006c12:	b2db      	uxtb	r3, r3
 8006c14:	f003 0304 	and.w	r3, r3, #4
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d001      	beq.n	8006c20 <USER_SPI_write+0x44>
 8006c1c:	2302      	movs	r3, #2
 8006c1e:	e051      	b.n	8006cc4 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8006c20:	4b2b      	ldr	r3, [pc, #172]	@ (8006cd0 <USER_SPI_write+0xf4>)
 8006c22:	781b      	ldrb	r3, [r3, #0]
 8006c24:	f003 0308 	and.w	r3, r3, #8
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d102      	bne.n	8006c32 <USER_SPI_write+0x56>
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	025b      	lsls	r3, r3, #9
 8006c30:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	2b01      	cmp	r3, #1
 8006c36:	d110      	bne.n	8006c5a <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8006c38:	6879      	ldr	r1, [r7, #4]
 8006c3a:	2018      	movs	r0, #24
 8006c3c:	f7ff fdf7 	bl	800682e <send_cmd>
 8006c40:	4603      	mov	r3, r0
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d136      	bne.n	8006cb4 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8006c46:	21fe      	movs	r1, #254	@ 0xfe
 8006c48:	68b8      	ldr	r0, [r7, #8]
 8006c4a:	f7ff fdbe 	bl	80067ca <xmit_datablock>
 8006c4e:	4603      	mov	r3, r0
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d02f      	beq.n	8006cb4 <USER_SPI_write+0xd8>
			count = 0;
 8006c54:	2300      	movs	r3, #0
 8006c56:	603b      	str	r3, [r7, #0]
 8006c58:	e02c      	b.n	8006cb4 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8006c5a:	4b1d      	ldr	r3, [pc, #116]	@ (8006cd0 <USER_SPI_write+0xf4>)
 8006c5c:	781b      	ldrb	r3, [r3, #0]
 8006c5e:	f003 0306 	and.w	r3, r3, #6
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d003      	beq.n	8006c6e <USER_SPI_write+0x92>
 8006c66:	6839      	ldr	r1, [r7, #0]
 8006c68:	2097      	movs	r0, #151	@ 0x97
 8006c6a:	f7ff fde0 	bl	800682e <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8006c6e:	6879      	ldr	r1, [r7, #4]
 8006c70:	2019      	movs	r0, #25
 8006c72:	f7ff fddc 	bl	800682e <send_cmd>
 8006c76:	4603      	mov	r3, r0
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d11b      	bne.n	8006cb4 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8006c7c:	21fc      	movs	r1, #252	@ 0xfc
 8006c7e:	68b8      	ldr	r0, [r7, #8]
 8006c80:	f7ff fda3 	bl	80067ca <xmit_datablock>
 8006c84:	4603      	mov	r3, r0
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d00a      	beq.n	8006ca0 <USER_SPI_write+0xc4>
				buff += 512;
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8006c90:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	3b01      	subs	r3, #1
 8006c96:	603b      	str	r3, [r7, #0]
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d1ee      	bne.n	8006c7c <USER_SPI_write+0xa0>
 8006c9e:	e000      	b.n	8006ca2 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8006ca0:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8006ca2:	21fd      	movs	r1, #253	@ 0xfd
 8006ca4:	2000      	movs	r0, #0
 8006ca6:	f7ff fd90 	bl	80067ca <xmit_datablock>
 8006caa:	4603      	mov	r3, r0
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d101      	bne.n	8006cb4 <USER_SPI_write+0xd8>
 8006cb0:	2301      	movs	r3, #1
 8006cb2:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8006cb4:	f7ff fd34 	bl	8006720 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	bf14      	ite	ne
 8006cbe:	2301      	movne	r3, #1
 8006cc0:	2300      	moveq	r3, #0
 8006cc2:	b2db      	uxtb	r3, r3
}
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	3710      	adds	r7, #16
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	bd80      	pop	{r7, pc}
 8006ccc:	20000008 	.word	0x20000008
 8006cd0:	200028ac 	.word	0x200028ac

08006cd4 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b08c      	sub	sp, #48	@ 0x30
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	4603      	mov	r3, r0
 8006cdc:	603a      	str	r2, [r7, #0]
 8006cde:	71fb      	strb	r3, [r7, #7]
 8006ce0:	460b      	mov	r3, r1
 8006ce2:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8006ce4:	79fb      	ldrb	r3, [r7, #7]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d001      	beq.n	8006cee <USER_SPI_ioctl+0x1a>
 8006cea:	2304      	movs	r3, #4
 8006cec:	e15a      	b.n	8006fa4 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8006cee:	4baf      	ldr	r3, [pc, #700]	@ (8006fac <USER_SPI_ioctl+0x2d8>)
 8006cf0:	781b      	ldrb	r3, [r3, #0]
 8006cf2:	b2db      	uxtb	r3, r3
 8006cf4:	f003 0301 	and.w	r3, r3, #1
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d001      	beq.n	8006d00 <USER_SPI_ioctl+0x2c>
 8006cfc:	2303      	movs	r3, #3
 8006cfe:	e151      	b.n	8006fa4 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8006d00:	2301      	movs	r3, #1
 8006d02:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 8006d06:	79bb      	ldrb	r3, [r7, #6]
 8006d08:	2b04      	cmp	r3, #4
 8006d0a:	f200 8136 	bhi.w	8006f7a <USER_SPI_ioctl+0x2a6>
 8006d0e:	a201      	add	r2, pc, #4	@ (adr r2, 8006d14 <USER_SPI_ioctl+0x40>)
 8006d10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d14:	08006d29 	.word	0x08006d29
 8006d18:	08006d3d 	.word	0x08006d3d
 8006d1c:	08006f7b 	.word	0x08006f7b
 8006d20:	08006de9 	.word	0x08006de9
 8006d24:	08006edf 	.word	0x08006edf
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8006d28:	f7ff fd0a 	bl	8006740 <spiselect>
 8006d2c:	4603      	mov	r3, r0
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	f000 8127 	beq.w	8006f82 <USER_SPI_ioctl+0x2ae>
 8006d34:	2300      	movs	r3, #0
 8006d36:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8006d3a:	e122      	b.n	8006f82 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8006d3c:	2100      	movs	r1, #0
 8006d3e:	2009      	movs	r0, #9
 8006d40:	f7ff fd75 	bl	800682e <send_cmd>
 8006d44:	4603      	mov	r3, r0
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	f040 811d 	bne.w	8006f86 <USER_SPI_ioctl+0x2b2>
 8006d4c:	f107 030c 	add.w	r3, r7, #12
 8006d50:	2110      	movs	r1, #16
 8006d52:	4618      	mov	r0, r3
 8006d54:	f7ff fd10 	bl	8006778 <rcvr_datablock>
 8006d58:	4603      	mov	r3, r0
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	f000 8113 	beq.w	8006f86 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8006d60:	7b3b      	ldrb	r3, [r7, #12]
 8006d62:	099b      	lsrs	r3, r3, #6
 8006d64:	b2db      	uxtb	r3, r3
 8006d66:	2b01      	cmp	r3, #1
 8006d68:	d111      	bne.n	8006d8e <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8006d6a:	7d7b      	ldrb	r3, [r7, #21]
 8006d6c:	461a      	mov	r2, r3
 8006d6e:	7d3b      	ldrb	r3, [r7, #20]
 8006d70:	021b      	lsls	r3, r3, #8
 8006d72:	4413      	add	r3, r2
 8006d74:	461a      	mov	r2, r3
 8006d76:	7cfb      	ldrb	r3, [r7, #19]
 8006d78:	041b      	lsls	r3, r3, #16
 8006d7a:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 8006d7e:	4413      	add	r3, r2
 8006d80:	3301      	adds	r3, #1
 8006d82:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8006d84:	69fb      	ldr	r3, [r7, #28]
 8006d86:	029a      	lsls	r2, r3, #10
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	601a      	str	r2, [r3, #0]
 8006d8c:	e028      	b.n	8006de0 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8006d8e:	7c7b      	ldrb	r3, [r7, #17]
 8006d90:	f003 030f 	and.w	r3, r3, #15
 8006d94:	b2da      	uxtb	r2, r3
 8006d96:	7dbb      	ldrb	r3, [r7, #22]
 8006d98:	09db      	lsrs	r3, r3, #7
 8006d9a:	b2db      	uxtb	r3, r3
 8006d9c:	4413      	add	r3, r2
 8006d9e:	b2da      	uxtb	r2, r3
 8006da0:	7d7b      	ldrb	r3, [r7, #21]
 8006da2:	005b      	lsls	r3, r3, #1
 8006da4:	b2db      	uxtb	r3, r3
 8006da6:	f003 0306 	and.w	r3, r3, #6
 8006daa:	b2db      	uxtb	r3, r3
 8006dac:	4413      	add	r3, r2
 8006dae:	b2db      	uxtb	r3, r3
 8006db0:	3302      	adds	r3, #2
 8006db2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8006db6:	7d3b      	ldrb	r3, [r7, #20]
 8006db8:	099b      	lsrs	r3, r3, #6
 8006dba:	b2db      	uxtb	r3, r3
 8006dbc:	461a      	mov	r2, r3
 8006dbe:	7cfb      	ldrb	r3, [r7, #19]
 8006dc0:	009b      	lsls	r3, r3, #2
 8006dc2:	441a      	add	r2, r3
 8006dc4:	7cbb      	ldrb	r3, [r7, #18]
 8006dc6:	029b      	lsls	r3, r3, #10
 8006dc8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006dcc:	4413      	add	r3, r2
 8006dce:	3301      	adds	r3, #1
 8006dd0:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8006dd2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006dd6:	3b09      	subs	r3, #9
 8006dd8:	69fa      	ldr	r2, [r7, #28]
 8006dda:	409a      	lsls	r2, r3
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8006de0:	2300      	movs	r3, #0
 8006de2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8006de6:	e0ce      	b.n	8006f86 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8006de8:	4b71      	ldr	r3, [pc, #452]	@ (8006fb0 <USER_SPI_ioctl+0x2dc>)
 8006dea:	781b      	ldrb	r3, [r3, #0]
 8006dec:	f003 0304 	and.w	r3, r3, #4
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d031      	beq.n	8006e58 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8006df4:	2100      	movs	r1, #0
 8006df6:	208d      	movs	r0, #141	@ 0x8d
 8006df8:	f7ff fd19 	bl	800682e <send_cmd>
 8006dfc:	4603      	mov	r3, r0
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	f040 80c3 	bne.w	8006f8a <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8006e04:	20ff      	movs	r0, #255	@ 0xff
 8006e06:	f7ff fc21 	bl	800664c <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8006e0a:	f107 030c 	add.w	r3, r7, #12
 8006e0e:	2110      	movs	r1, #16
 8006e10:	4618      	mov	r0, r3
 8006e12:	f7ff fcb1 	bl	8006778 <rcvr_datablock>
 8006e16:	4603      	mov	r3, r0
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	f000 80b6 	beq.w	8006f8a <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8006e1e:	2330      	movs	r3, #48	@ 0x30
 8006e20:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8006e24:	e007      	b.n	8006e36 <USER_SPI_ioctl+0x162>
 8006e26:	20ff      	movs	r0, #255	@ 0xff
 8006e28:	f7ff fc10 	bl	800664c <xchg_spi>
 8006e2c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006e30:	3b01      	subs	r3, #1
 8006e32:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8006e36:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d1f3      	bne.n	8006e26 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8006e3e:	7dbb      	ldrb	r3, [r7, #22]
 8006e40:	091b      	lsrs	r3, r3, #4
 8006e42:	b2db      	uxtb	r3, r3
 8006e44:	461a      	mov	r2, r3
 8006e46:	2310      	movs	r3, #16
 8006e48:	fa03 f202 	lsl.w	r2, r3, r2
 8006e4c:	683b      	ldr	r3, [r7, #0]
 8006e4e:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8006e50:	2300      	movs	r3, #0
 8006e52:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8006e56:	e098      	b.n	8006f8a <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8006e58:	2100      	movs	r1, #0
 8006e5a:	2009      	movs	r0, #9
 8006e5c:	f7ff fce7 	bl	800682e <send_cmd>
 8006e60:	4603      	mov	r3, r0
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	f040 8091 	bne.w	8006f8a <USER_SPI_ioctl+0x2b6>
 8006e68:	f107 030c 	add.w	r3, r7, #12
 8006e6c:	2110      	movs	r1, #16
 8006e6e:	4618      	mov	r0, r3
 8006e70:	f7ff fc82 	bl	8006778 <rcvr_datablock>
 8006e74:	4603      	mov	r3, r0
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	f000 8087 	beq.w	8006f8a <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8006e7c:	4b4c      	ldr	r3, [pc, #304]	@ (8006fb0 <USER_SPI_ioctl+0x2dc>)
 8006e7e:	781b      	ldrb	r3, [r3, #0]
 8006e80:	f003 0302 	and.w	r3, r3, #2
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d012      	beq.n	8006eae <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8006e88:	7dbb      	ldrb	r3, [r7, #22]
 8006e8a:	005b      	lsls	r3, r3, #1
 8006e8c:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8006e90:	7dfa      	ldrb	r2, [r7, #23]
 8006e92:	09d2      	lsrs	r2, r2, #7
 8006e94:	b2d2      	uxtb	r2, r2
 8006e96:	4413      	add	r3, r2
 8006e98:	1c5a      	adds	r2, r3, #1
 8006e9a:	7e7b      	ldrb	r3, [r7, #25]
 8006e9c:	099b      	lsrs	r3, r3, #6
 8006e9e:	b2db      	uxtb	r3, r3
 8006ea0:	3b01      	subs	r3, #1
 8006ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8006ea6:	461a      	mov	r2, r3
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	601a      	str	r2, [r3, #0]
 8006eac:	e013      	b.n	8006ed6 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8006eae:	7dbb      	ldrb	r3, [r7, #22]
 8006eb0:	109b      	asrs	r3, r3, #2
 8006eb2:	b29b      	uxth	r3, r3
 8006eb4:	f003 031f 	and.w	r3, r3, #31
 8006eb8:	3301      	adds	r3, #1
 8006eba:	7dfa      	ldrb	r2, [r7, #23]
 8006ebc:	00d2      	lsls	r2, r2, #3
 8006ebe:	f002 0218 	and.w	r2, r2, #24
 8006ec2:	7df9      	ldrb	r1, [r7, #23]
 8006ec4:	0949      	lsrs	r1, r1, #5
 8006ec6:	b2c9      	uxtb	r1, r1
 8006ec8:	440a      	add	r2, r1
 8006eca:	3201      	adds	r2, #1
 8006ecc:	fb02 f303 	mul.w	r3, r2, r3
 8006ed0:	461a      	mov	r2, r3
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8006edc:	e055      	b.n	8006f8a <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8006ede:	4b34      	ldr	r3, [pc, #208]	@ (8006fb0 <USER_SPI_ioctl+0x2dc>)
 8006ee0:	781b      	ldrb	r3, [r3, #0]
 8006ee2:	f003 0306 	and.w	r3, r3, #6
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d051      	beq.n	8006f8e <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8006eea:	f107 020c 	add.w	r2, r7, #12
 8006eee:	79fb      	ldrb	r3, [r7, #7]
 8006ef0:	210b      	movs	r1, #11
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	f7ff feee 	bl	8006cd4 <USER_SPI_ioctl>
 8006ef8:	4603      	mov	r3, r0
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d149      	bne.n	8006f92 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8006efe:	7b3b      	ldrb	r3, [r7, #12]
 8006f00:	099b      	lsrs	r3, r3, #6
 8006f02:	b2db      	uxtb	r3, r3
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d104      	bne.n	8006f12 <USER_SPI_ioctl+0x23e>
 8006f08:	7dbb      	ldrb	r3, [r7, #22]
 8006f0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d041      	beq.n	8006f96 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	623b      	str	r3, [r7, #32]
 8006f16:	6a3b      	ldr	r3, [r7, #32]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006f1c:	6a3b      	ldr	r3, [r7, #32]
 8006f1e:	685b      	ldr	r3, [r3, #4]
 8006f20:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 8006f22:	4b23      	ldr	r3, [pc, #140]	@ (8006fb0 <USER_SPI_ioctl+0x2dc>)
 8006f24:	781b      	ldrb	r3, [r3, #0]
 8006f26:	f003 0308 	and.w	r3, r3, #8
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d105      	bne.n	8006f3a <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8006f2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f30:	025b      	lsls	r3, r3, #9
 8006f32:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f36:	025b      	lsls	r3, r3, #9
 8006f38:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8006f3a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006f3c:	2020      	movs	r0, #32
 8006f3e:	f7ff fc76 	bl	800682e <send_cmd>
 8006f42:	4603      	mov	r3, r0
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d128      	bne.n	8006f9a <USER_SPI_ioctl+0x2c6>
 8006f48:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006f4a:	2021      	movs	r0, #33	@ 0x21
 8006f4c:	f7ff fc6f 	bl	800682e <send_cmd>
 8006f50:	4603      	mov	r3, r0
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d121      	bne.n	8006f9a <USER_SPI_ioctl+0x2c6>
 8006f56:	2100      	movs	r1, #0
 8006f58:	2026      	movs	r0, #38	@ 0x26
 8006f5a:	f7ff fc68 	bl	800682e <send_cmd>
 8006f5e:	4603      	mov	r3, r0
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d11a      	bne.n	8006f9a <USER_SPI_ioctl+0x2c6>
 8006f64:	f247 5030 	movw	r0, #30000	@ 0x7530
 8006f68:	f7ff fbb6 	bl	80066d8 <wait_ready>
 8006f6c:	4603      	mov	r3, r0
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d013      	beq.n	8006f9a <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8006f72:	2300      	movs	r3, #0
 8006f74:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8006f78:	e00f      	b.n	8006f9a <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8006f7a:	2304      	movs	r3, #4
 8006f7c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8006f80:	e00c      	b.n	8006f9c <USER_SPI_ioctl+0x2c8>
		break;
 8006f82:	bf00      	nop
 8006f84:	e00a      	b.n	8006f9c <USER_SPI_ioctl+0x2c8>
		break;
 8006f86:	bf00      	nop
 8006f88:	e008      	b.n	8006f9c <USER_SPI_ioctl+0x2c8>
		break;
 8006f8a:	bf00      	nop
 8006f8c:	e006      	b.n	8006f9c <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8006f8e:	bf00      	nop
 8006f90:	e004      	b.n	8006f9c <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8006f92:	bf00      	nop
 8006f94:	e002      	b.n	8006f9c <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8006f96:	bf00      	nop
 8006f98:	e000      	b.n	8006f9c <USER_SPI_ioctl+0x2c8>
		break;
 8006f9a:	bf00      	nop
	}

	despiselect();
 8006f9c:	f7ff fbc0 	bl	8006720 <despiselect>

	return res;
 8006fa0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	3730      	adds	r7, #48	@ 0x30
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	bd80      	pop	{r7, pc}
 8006fac:	20000008 	.word	0x20000008
 8006fb0:	200028ac 	.word	0x200028ac

08006fb4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8006fb4:	480d      	ldr	r0, [pc, #52]	@ (8006fec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8006fb6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8006fb8:	f7fd f99e 	bl	80042f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006fbc:	480c      	ldr	r0, [pc, #48]	@ (8006ff0 <LoopForever+0x6>)
  ldr r1, =_edata
 8006fbe:	490d      	ldr	r1, [pc, #52]	@ (8006ff4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8006fc0:	4a0d      	ldr	r2, [pc, #52]	@ (8006ff8 <LoopForever+0xe>)
  movs r3, #0
 8006fc2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8006fc4:	e002      	b.n	8006fcc <LoopCopyDataInit>

08006fc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006fc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006fc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006fca:	3304      	adds	r3, #4

08006fcc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006fcc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006fce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006fd0:	d3f9      	bcc.n	8006fc6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006fd2:	4a0a      	ldr	r2, [pc, #40]	@ (8006ffc <LoopForever+0x12>)
  ldr r4, =_ebss
 8006fd4:	4c0a      	ldr	r4, [pc, #40]	@ (8007000 <LoopForever+0x16>)
  movs r3, #0
 8006fd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006fd8:	e001      	b.n	8006fde <LoopFillZerobss>

08006fda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006fda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006fdc:	3204      	adds	r2, #4

08006fde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006fde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006fe0:	d3fb      	bcc.n	8006fda <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8006fe2:	f010 fafb 	bl	80175dc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8006fe6:	f7fc f95b 	bl	80032a0 <main>

08006fea <LoopForever>:

LoopForever:
    b LoopForever
 8006fea:	e7fe      	b.n	8006fea <LoopForever>
  ldr   r0, =_estack
 8006fec:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8006ff0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006ff4:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 8006ff8:	0801bd9c 	.word	0x0801bd9c
  ldr r2, =_sbss
 8006ffc:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 8007000:	20003e10 	.word	0x20003e10

08007004 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8007004:	e7fe      	b.n	8007004 <ADC1_2_IRQHandler>

08007006 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007006:	b580      	push	{r7, lr}
 8007008:	b082      	sub	sp, #8
 800700a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800700c:	2300      	movs	r3, #0
 800700e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007010:	2003      	movs	r0, #3
 8007012:	f001 fd8b 	bl	8008b2c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8007016:	200f      	movs	r0, #15
 8007018:	f000 f80e 	bl	8007038 <HAL_InitTick>
 800701c:	4603      	mov	r3, r0
 800701e:	2b00      	cmp	r3, #0
 8007020:	d002      	beq.n	8007028 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8007022:	2301      	movs	r3, #1
 8007024:	71fb      	strb	r3, [r7, #7]
 8007026:	e001      	b.n	800702c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8007028:	f7fc fdd2 	bl	8003bd0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800702c:	79fb      	ldrb	r3, [r7, #7]

}
 800702e:	4618      	mov	r0, r3
 8007030:	3708      	adds	r7, #8
 8007032:	46bd      	mov	sp, r7
 8007034:	bd80      	pop	{r7, pc}
	...

08007038 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007038:	b580      	push	{r7, lr}
 800703a:	b084      	sub	sp, #16
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8007040:	2300      	movs	r3, #0
 8007042:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8007044:	4b16      	ldr	r3, [pc, #88]	@ (80070a0 <HAL_InitTick+0x68>)
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d022      	beq.n	8007092 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800704c:	4b15      	ldr	r3, [pc, #84]	@ (80070a4 <HAL_InitTick+0x6c>)
 800704e:	681a      	ldr	r2, [r3, #0]
 8007050:	4b13      	ldr	r3, [pc, #76]	@ (80070a0 <HAL_InitTick+0x68>)
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8007058:	fbb1 f3f3 	udiv	r3, r1, r3
 800705c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007060:	4618      	mov	r0, r3
 8007062:	f001 fd96 	bl	8008b92 <HAL_SYSTICK_Config>
 8007066:	4603      	mov	r3, r0
 8007068:	2b00      	cmp	r3, #0
 800706a:	d10f      	bne.n	800708c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2b0f      	cmp	r3, #15
 8007070:	d809      	bhi.n	8007086 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007072:	2200      	movs	r2, #0
 8007074:	6879      	ldr	r1, [r7, #4]
 8007076:	f04f 30ff 	mov.w	r0, #4294967295
 800707a:	f001 fd62 	bl	8008b42 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800707e:	4a0a      	ldr	r2, [pc, #40]	@ (80070a8 <HAL_InitTick+0x70>)
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	6013      	str	r3, [r2, #0]
 8007084:	e007      	b.n	8007096 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8007086:	2301      	movs	r3, #1
 8007088:	73fb      	strb	r3, [r7, #15]
 800708a:	e004      	b.n	8007096 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800708c:	2301      	movs	r3, #1
 800708e:	73fb      	strb	r3, [r7, #15]
 8007090:	e001      	b.n	8007096 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8007092:	2301      	movs	r3, #1
 8007094:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8007096:	7bfb      	ldrb	r3, [r7, #15]
}
 8007098:	4618      	mov	r0, r3
 800709a:	3710      	adds	r7, #16
 800709c:	46bd      	mov	sp, r7
 800709e:	bd80      	pop	{r7, pc}
 80070a0:	20000010 	.word	0x20000010
 80070a4:	20000004 	.word	0x20000004
 80070a8:	2000000c 	.word	0x2000000c

080070ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80070ac:	b480      	push	{r7}
 80070ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80070b0:	4b05      	ldr	r3, [pc, #20]	@ (80070c8 <HAL_IncTick+0x1c>)
 80070b2:	681a      	ldr	r2, [r3, #0]
 80070b4:	4b05      	ldr	r3, [pc, #20]	@ (80070cc <HAL_IncTick+0x20>)
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	4413      	add	r3, r2
 80070ba:	4a03      	ldr	r2, [pc, #12]	@ (80070c8 <HAL_IncTick+0x1c>)
 80070bc:	6013      	str	r3, [r2, #0]
}
 80070be:	bf00      	nop
 80070c0:	46bd      	mov	sp, r7
 80070c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c6:	4770      	bx	lr
 80070c8:	200028b8 	.word	0x200028b8
 80070cc:	20000010 	.word	0x20000010

080070d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80070d0:	b480      	push	{r7}
 80070d2:	af00      	add	r7, sp, #0
  return uwTick;
 80070d4:	4b03      	ldr	r3, [pc, #12]	@ (80070e4 <HAL_GetTick+0x14>)
 80070d6:	681b      	ldr	r3, [r3, #0]
}
 80070d8:	4618      	mov	r0, r3
 80070da:	46bd      	mov	sp, r7
 80070dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e0:	4770      	bx	lr
 80070e2:	bf00      	nop
 80070e4:	200028b8 	.word	0x200028b8

080070e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80070e8:	b580      	push	{r7, lr}
 80070ea:	b084      	sub	sp, #16
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80070f0:	f7ff ffee 	bl	80070d0 <HAL_GetTick>
 80070f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007100:	d004      	beq.n	800710c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8007102:	4b09      	ldr	r3, [pc, #36]	@ (8007128 <HAL_Delay+0x40>)
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	68fa      	ldr	r2, [r7, #12]
 8007108:	4413      	add	r3, r2
 800710a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800710c:	bf00      	nop
 800710e:	f7ff ffdf 	bl	80070d0 <HAL_GetTick>
 8007112:	4602      	mov	r2, r0
 8007114:	68bb      	ldr	r3, [r7, #8]
 8007116:	1ad3      	subs	r3, r2, r3
 8007118:	68fa      	ldr	r2, [r7, #12]
 800711a:	429a      	cmp	r2, r3
 800711c:	d8f7      	bhi.n	800710e <HAL_Delay+0x26>
  {
  }
}
 800711e:	bf00      	nop
 8007120:	bf00      	nop
 8007122:	3710      	adds	r7, #16
 8007124:	46bd      	mov	sp, r7
 8007126:	bd80      	pop	{r7, pc}
 8007128:	20000010 	.word	0x20000010

0800712c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800712c:	b480      	push	{r7}
 800712e:	b083      	sub	sp, #12
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
 8007134:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	689b      	ldr	r3, [r3, #8]
 800713a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	431a      	orrs	r2, r3
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	609a      	str	r2, [r3, #8]
}
 8007146:	bf00      	nop
 8007148:	370c      	adds	r7, #12
 800714a:	46bd      	mov	sp, r7
 800714c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007150:	4770      	bx	lr

08007152 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8007152:	b480      	push	{r7}
 8007154:	b083      	sub	sp, #12
 8007156:	af00      	add	r7, sp, #0
 8007158:	6078      	str	r0, [r7, #4]
 800715a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	689b      	ldr	r3, [r3, #8]
 8007160:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8007164:	683b      	ldr	r3, [r7, #0]
 8007166:	431a      	orrs	r2, r3
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	609a      	str	r2, [r3, #8]
}
 800716c:	bf00      	nop
 800716e:	370c      	adds	r7, #12
 8007170:	46bd      	mov	sp, r7
 8007172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007176:	4770      	bx	lr

08007178 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8007178:	b480      	push	{r7}
 800717a:	b083      	sub	sp, #12
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	689b      	ldr	r3, [r3, #8]
 8007184:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8007188:	4618      	mov	r0, r3
 800718a:	370c      	adds	r7, #12
 800718c:	46bd      	mov	sp, r7
 800718e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007192:	4770      	bx	lr

08007194 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8007194:	b480      	push	{r7}
 8007196:	b087      	sub	sp, #28
 8007198:	af00      	add	r7, sp, #0
 800719a:	60f8      	str	r0, [r7, #12]
 800719c:	60b9      	str	r1, [r7, #8]
 800719e:	607a      	str	r2, [r7, #4]
 80071a0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	3360      	adds	r3, #96	@ 0x60
 80071a6:	461a      	mov	r2, r3
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	009b      	lsls	r3, r3, #2
 80071ac:	4413      	add	r3, r2
 80071ae:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80071b0:	697b      	ldr	r3, [r7, #20]
 80071b2:	681a      	ldr	r2, [r3, #0]
 80071b4:	4b08      	ldr	r3, [pc, #32]	@ (80071d8 <LL_ADC_SetOffset+0x44>)
 80071b6:	4013      	ands	r3, r2
 80071b8:	687a      	ldr	r2, [r7, #4]
 80071ba:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80071be:	683a      	ldr	r2, [r7, #0]
 80071c0:	430a      	orrs	r2, r1
 80071c2:	4313      	orrs	r3, r2
 80071c4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80071c8:	697b      	ldr	r3, [r7, #20]
 80071ca:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80071cc:	bf00      	nop
 80071ce:	371c      	adds	r7, #28
 80071d0:	46bd      	mov	sp, r7
 80071d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d6:	4770      	bx	lr
 80071d8:	03fff000 	.word	0x03fff000

080071dc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80071dc:	b480      	push	{r7}
 80071de:	b085      	sub	sp, #20
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
 80071e4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	3360      	adds	r3, #96	@ 0x60
 80071ea:	461a      	mov	r2, r3
 80071ec:	683b      	ldr	r3, [r7, #0]
 80071ee:	009b      	lsls	r3, r3, #2
 80071f0:	4413      	add	r3, r2
 80071f2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80071fc:	4618      	mov	r0, r3
 80071fe:	3714      	adds	r7, #20
 8007200:	46bd      	mov	sp, r7
 8007202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007206:	4770      	bx	lr

08007208 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8007208:	b480      	push	{r7}
 800720a:	b087      	sub	sp, #28
 800720c:	af00      	add	r7, sp, #0
 800720e:	60f8      	str	r0, [r7, #12]
 8007210:	60b9      	str	r1, [r7, #8]
 8007212:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	3360      	adds	r3, #96	@ 0x60
 8007218:	461a      	mov	r2, r3
 800721a:	68bb      	ldr	r3, [r7, #8]
 800721c:	009b      	lsls	r3, r3, #2
 800721e:	4413      	add	r3, r2
 8007220:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007222:	697b      	ldr	r3, [r7, #20]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	431a      	orrs	r2, r3
 800722e:	697b      	ldr	r3, [r7, #20]
 8007230:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8007232:	bf00      	nop
 8007234:	371c      	adds	r7, #28
 8007236:	46bd      	mov	sp, r7
 8007238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723c:	4770      	bx	lr

0800723e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800723e:	b480      	push	{r7}
 8007240:	b087      	sub	sp, #28
 8007242:	af00      	add	r7, sp, #0
 8007244:	60f8      	str	r0, [r7, #12]
 8007246:	60b9      	str	r1, [r7, #8]
 8007248:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	3360      	adds	r3, #96	@ 0x60
 800724e:	461a      	mov	r2, r3
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	009b      	lsls	r3, r3, #2
 8007254:	4413      	add	r3, r2
 8007256:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007258:	697b      	ldr	r3, [r7, #20]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	431a      	orrs	r2, r3
 8007264:	697b      	ldr	r3, [r7, #20]
 8007266:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8007268:	bf00      	nop
 800726a:	371c      	adds	r7, #28
 800726c:	46bd      	mov	sp, r7
 800726e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007272:	4770      	bx	lr

08007274 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8007274:	b480      	push	{r7}
 8007276:	b087      	sub	sp, #28
 8007278:	af00      	add	r7, sp, #0
 800727a:	60f8      	str	r0, [r7, #12]
 800727c:	60b9      	str	r1, [r7, #8]
 800727e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	3360      	adds	r3, #96	@ 0x60
 8007284:	461a      	mov	r2, r3
 8007286:	68bb      	ldr	r3, [r7, #8]
 8007288:	009b      	lsls	r3, r3, #2
 800728a:	4413      	add	r3, r2
 800728c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800728e:	697b      	ldr	r3, [r7, #20]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	431a      	orrs	r2, r3
 800729a:	697b      	ldr	r3, [r7, #20]
 800729c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800729e:	bf00      	nop
 80072a0:	371c      	adds	r7, #28
 80072a2:	46bd      	mov	sp, r7
 80072a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a8:	4770      	bx	lr

080072aa <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80072aa:	b480      	push	{r7}
 80072ac:	b083      	sub	sp, #12
 80072ae:	af00      	add	r7, sp, #0
 80072b0:	6078      	str	r0, [r7, #4]
 80072b2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	695b      	ldr	r3, [r3, #20]
 80072b8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	431a      	orrs	r2, r3
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	615a      	str	r2, [r3, #20]
}
 80072c4:	bf00      	nop
 80072c6:	370c      	adds	r7, #12
 80072c8:	46bd      	mov	sp, r7
 80072ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ce:	4770      	bx	lr

080072d0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80072d0:	b480      	push	{r7}
 80072d2:	b083      	sub	sp, #12
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	68db      	ldr	r3, [r3, #12]
 80072dc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d101      	bne.n	80072e8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80072e4:	2301      	movs	r3, #1
 80072e6:	e000      	b.n	80072ea <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80072e8:	2300      	movs	r3, #0
}
 80072ea:	4618      	mov	r0, r3
 80072ec:	370c      	adds	r7, #12
 80072ee:	46bd      	mov	sp, r7
 80072f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f4:	4770      	bx	lr

080072f6 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80072f6:	b480      	push	{r7}
 80072f8:	b087      	sub	sp, #28
 80072fa:	af00      	add	r7, sp, #0
 80072fc:	60f8      	str	r0, [r7, #12]
 80072fe:	60b9      	str	r1, [r7, #8]
 8007300:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	3330      	adds	r3, #48	@ 0x30
 8007306:	461a      	mov	r2, r3
 8007308:	68bb      	ldr	r3, [r7, #8]
 800730a:	0a1b      	lsrs	r3, r3, #8
 800730c:	009b      	lsls	r3, r3, #2
 800730e:	f003 030c 	and.w	r3, r3, #12
 8007312:	4413      	add	r3, r2
 8007314:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8007316:	697b      	ldr	r3, [r7, #20]
 8007318:	681a      	ldr	r2, [r3, #0]
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	f003 031f 	and.w	r3, r3, #31
 8007320:	211f      	movs	r1, #31
 8007322:	fa01 f303 	lsl.w	r3, r1, r3
 8007326:	43db      	mvns	r3, r3
 8007328:	401a      	ands	r2, r3
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	0e9b      	lsrs	r3, r3, #26
 800732e:	f003 011f 	and.w	r1, r3, #31
 8007332:	68bb      	ldr	r3, [r7, #8]
 8007334:	f003 031f 	and.w	r3, r3, #31
 8007338:	fa01 f303 	lsl.w	r3, r1, r3
 800733c:	431a      	orrs	r2, r3
 800733e:	697b      	ldr	r3, [r7, #20]
 8007340:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8007342:	bf00      	nop
 8007344:	371c      	adds	r7, #28
 8007346:	46bd      	mov	sp, r7
 8007348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734c:	4770      	bx	lr

0800734e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800734e:	b480      	push	{r7}
 8007350:	b087      	sub	sp, #28
 8007352:	af00      	add	r7, sp, #0
 8007354:	60f8      	str	r0, [r7, #12]
 8007356:	60b9      	str	r1, [r7, #8]
 8007358:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	3314      	adds	r3, #20
 800735e:	461a      	mov	r2, r3
 8007360:	68bb      	ldr	r3, [r7, #8]
 8007362:	0e5b      	lsrs	r3, r3, #25
 8007364:	009b      	lsls	r3, r3, #2
 8007366:	f003 0304 	and.w	r3, r3, #4
 800736a:	4413      	add	r3, r2
 800736c:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800736e:	697b      	ldr	r3, [r7, #20]
 8007370:	681a      	ldr	r2, [r3, #0]
 8007372:	68bb      	ldr	r3, [r7, #8]
 8007374:	0d1b      	lsrs	r3, r3, #20
 8007376:	f003 031f 	and.w	r3, r3, #31
 800737a:	2107      	movs	r1, #7
 800737c:	fa01 f303 	lsl.w	r3, r1, r3
 8007380:	43db      	mvns	r3, r3
 8007382:	401a      	ands	r2, r3
 8007384:	68bb      	ldr	r3, [r7, #8]
 8007386:	0d1b      	lsrs	r3, r3, #20
 8007388:	f003 031f 	and.w	r3, r3, #31
 800738c:	6879      	ldr	r1, [r7, #4]
 800738e:	fa01 f303 	lsl.w	r3, r1, r3
 8007392:	431a      	orrs	r2, r3
 8007394:	697b      	ldr	r3, [r7, #20]
 8007396:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8007398:	bf00      	nop
 800739a:	371c      	adds	r7, #28
 800739c:	46bd      	mov	sp, r7
 800739e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a2:	4770      	bx	lr

080073a4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80073a4:	b480      	push	{r7}
 80073a6:	b085      	sub	sp, #20
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	60f8      	str	r0, [r7, #12]
 80073ac:	60b9      	str	r1, [r7, #8]
 80073ae:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80073bc:	43db      	mvns	r3, r3
 80073be:	401a      	ands	r2, r3
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	f003 0318 	and.w	r3, r3, #24
 80073c6:	4908      	ldr	r1, [pc, #32]	@ (80073e8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80073c8:	40d9      	lsrs	r1, r3
 80073ca:	68bb      	ldr	r3, [r7, #8]
 80073cc:	400b      	ands	r3, r1
 80073ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80073d2:	431a      	orrs	r2, r3
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80073da:	bf00      	nop
 80073dc:	3714      	adds	r7, #20
 80073de:	46bd      	mov	sp, r7
 80073e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e4:	4770      	bx	lr
 80073e6:	bf00      	nop
 80073e8:	0007ffff 	.word	0x0007ffff

080073ec <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80073ec:	b480      	push	{r7}
 80073ee:	b083      	sub	sp, #12
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	689b      	ldr	r3, [r3, #8]
 80073f8:	f003 031f 	and.w	r3, r3, #31
}
 80073fc:	4618      	mov	r0, r3
 80073fe:	370c      	adds	r7, #12
 8007400:	46bd      	mov	sp, r7
 8007402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007406:	4770      	bx	lr

08007408 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8007408:	b480      	push	{r7}
 800740a:	b083      	sub	sp, #12
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	689b      	ldr	r3, [r3, #8]
 8007414:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8007418:	4618      	mov	r0, r3
 800741a:	370c      	adds	r7, #12
 800741c:	46bd      	mov	sp, r7
 800741e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007422:	4770      	bx	lr

08007424 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8007424:	b480      	push	{r7}
 8007426:	b083      	sub	sp, #12
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	689b      	ldr	r3, [r3, #8]
 8007430:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8007434:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007438:	687a      	ldr	r2, [r7, #4]
 800743a:	6093      	str	r3, [r2, #8]
}
 800743c:	bf00      	nop
 800743e:	370c      	adds	r7, #12
 8007440:	46bd      	mov	sp, r7
 8007442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007446:	4770      	bx	lr

08007448 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8007448:	b480      	push	{r7}
 800744a:	b083      	sub	sp, #12
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	689b      	ldr	r3, [r3, #8]
 8007454:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007458:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800745c:	d101      	bne.n	8007462 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800745e:	2301      	movs	r3, #1
 8007460:	e000      	b.n	8007464 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8007462:	2300      	movs	r3, #0
}
 8007464:	4618      	mov	r0, r3
 8007466:	370c      	adds	r7, #12
 8007468:	46bd      	mov	sp, r7
 800746a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746e:	4770      	bx	lr

08007470 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8007470:	b480      	push	{r7}
 8007472:	b083      	sub	sp, #12
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	689b      	ldr	r3, [r3, #8]
 800747c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8007480:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007484:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800748c:	bf00      	nop
 800748e:	370c      	adds	r7, #12
 8007490:	46bd      	mov	sp, r7
 8007492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007496:	4770      	bx	lr

08007498 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8007498:	b480      	push	{r7}
 800749a:	b083      	sub	sp, #12
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	689b      	ldr	r3, [r3, #8]
 80074a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80074a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80074ac:	d101      	bne.n	80074b2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80074ae:	2301      	movs	r3, #1
 80074b0:	e000      	b.n	80074b4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80074b2:	2300      	movs	r3, #0
}
 80074b4:	4618      	mov	r0, r3
 80074b6:	370c      	adds	r7, #12
 80074b8:	46bd      	mov	sp, r7
 80074ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074be:	4770      	bx	lr

080074c0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80074c0:	b480      	push	{r7}
 80074c2:	b083      	sub	sp, #12
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	689b      	ldr	r3, [r3, #8]
 80074cc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80074d0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80074d4:	f043 0201 	orr.w	r2, r3, #1
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80074dc:	bf00      	nop
 80074de:	370c      	adds	r7, #12
 80074e0:	46bd      	mov	sp, r7
 80074e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e6:	4770      	bx	lr

080074e8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80074e8:	b480      	push	{r7}
 80074ea:	b083      	sub	sp, #12
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	689b      	ldr	r3, [r3, #8]
 80074f4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80074f8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80074fc:	f043 0202 	orr.w	r2, r3, #2
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8007504:	bf00      	nop
 8007506:	370c      	adds	r7, #12
 8007508:	46bd      	mov	sp, r7
 800750a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750e:	4770      	bx	lr

08007510 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8007510:	b480      	push	{r7}
 8007512:	b083      	sub	sp, #12
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	689b      	ldr	r3, [r3, #8]
 800751c:	f003 0301 	and.w	r3, r3, #1
 8007520:	2b01      	cmp	r3, #1
 8007522:	d101      	bne.n	8007528 <LL_ADC_IsEnabled+0x18>
 8007524:	2301      	movs	r3, #1
 8007526:	e000      	b.n	800752a <LL_ADC_IsEnabled+0x1a>
 8007528:	2300      	movs	r3, #0
}
 800752a:	4618      	mov	r0, r3
 800752c:	370c      	adds	r7, #12
 800752e:	46bd      	mov	sp, r7
 8007530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007534:	4770      	bx	lr

08007536 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8007536:	b480      	push	{r7}
 8007538:	b083      	sub	sp, #12
 800753a:	af00      	add	r7, sp, #0
 800753c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	689b      	ldr	r3, [r3, #8]
 8007542:	f003 0302 	and.w	r3, r3, #2
 8007546:	2b02      	cmp	r3, #2
 8007548:	d101      	bne.n	800754e <LL_ADC_IsDisableOngoing+0x18>
 800754a:	2301      	movs	r3, #1
 800754c:	e000      	b.n	8007550 <LL_ADC_IsDisableOngoing+0x1a>
 800754e:	2300      	movs	r3, #0
}
 8007550:	4618      	mov	r0, r3
 8007552:	370c      	adds	r7, #12
 8007554:	46bd      	mov	sp, r7
 8007556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755a:	4770      	bx	lr

0800755c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800755c:	b480      	push	{r7}
 800755e:	b083      	sub	sp, #12
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	689b      	ldr	r3, [r3, #8]
 8007568:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800756c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007570:	f043 0204 	orr.w	r2, r3, #4
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8007578:	bf00      	nop
 800757a:	370c      	adds	r7, #12
 800757c:	46bd      	mov	sp, r7
 800757e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007582:	4770      	bx	lr

08007584 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8007584:	b480      	push	{r7}
 8007586:	b083      	sub	sp, #12
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	689b      	ldr	r3, [r3, #8]
 8007590:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007594:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007598:	f043 0210 	orr.w	r2, r3, #16
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80075a0:	bf00      	nop
 80075a2:	370c      	adds	r7, #12
 80075a4:	46bd      	mov	sp, r7
 80075a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075aa:	4770      	bx	lr

080075ac <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80075ac:	b480      	push	{r7}
 80075ae:	b083      	sub	sp, #12
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	689b      	ldr	r3, [r3, #8]
 80075b8:	f003 0304 	and.w	r3, r3, #4
 80075bc:	2b04      	cmp	r3, #4
 80075be:	d101      	bne.n	80075c4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80075c0:	2301      	movs	r3, #1
 80075c2:	e000      	b.n	80075c6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80075c4:	2300      	movs	r3, #0
}
 80075c6:	4618      	mov	r0, r3
 80075c8:	370c      	adds	r7, #12
 80075ca:	46bd      	mov	sp, r7
 80075cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d0:	4770      	bx	lr

080075d2 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80075d2:	b480      	push	{r7}
 80075d4:	b083      	sub	sp, #12
 80075d6:	af00      	add	r7, sp, #0
 80075d8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	689b      	ldr	r3, [r3, #8]
 80075de:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80075e2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80075e6:	f043 0220 	orr.w	r2, r3, #32
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80075ee:	bf00      	nop
 80075f0:	370c      	adds	r7, #12
 80075f2:	46bd      	mov	sp, r7
 80075f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f8:	4770      	bx	lr

080075fa <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80075fa:	b480      	push	{r7}
 80075fc:	b083      	sub	sp, #12
 80075fe:	af00      	add	r7, sp, #0
 8007600:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	689b      	ldr	r3, [r3, #8]
 8007606:	f003 0308 	and.w	r3, r3, #8
 800760a:	2b08      	cmp	r3, #8
 800760c:	d101      	bne.n	8007612 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800760e:	2301      	movs	r3, #1
 8007610:	e000      	b.n	8007614 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8007612:	2300      	movs	r3, #0
}
 8007614:	4618      	mov	r0, r3
 8007616:	370c      	adds	r7, #12
 8007618:	46bd      	mov	sp, r7
 800761a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761e:	4770      	bx	lr

08007620 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8007620:	b590      	push	{r4, r7, lr}
 8007622:	b089      	sub	sp, #36	@ 0x24
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007628:	2300      	movs	r3, #0
 800762a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800762c:	2300      	movs	r3, #0
 800762e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2b00      	cmp	r3, #0
 8007634:	d101      	bne.n	800763a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8007636:	2301      	movs	r3, #1
 8007638:	e167      	b.n	800790a <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	695b      	ldr	r3, [r3, #20]
 800763e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007644:	2b00      	cmp	r3, #0
 8007646:	d109      	bne.n	800765c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007648:	6878      	ldr	r0, [r7, #4]
 800764a:	f7fc fae5 	bl	8003c18 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	2200      	movs	r2, #0
 8007652:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	2200      	movs	r2, #0
 8007658:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	4618      	mov	r0, r3
 8007662:	f7ff fef1 	bl	8007448 <LL_ADC_IsDeepPowerDownEnabled>
 8007666:	4603      	mov	r3, r0
 8007668:	2b00      	cmp	r3, #0
 800766a:	d004      	beq.n	8007676 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4618      	mov	r0, r3
 8007672:	f7ff fed7 	bl	8007424 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	4618      	mov	r0, r3
 800767c:	f7ff ff0c 	bl	8007498 <LL_ADC_IsInternalRegulatorEnabled>
 8007680:	4603      	mov	r3, r0
 8007682:	2b00      	cmp	r3, #0
 8007684:	d115      	bne.n	80076b2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	4618      	mov	r0, r3
 800768c:	f7ff fef0 	bl	8007470 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007690:	4ba0      	ldr	r3, [pc, #640]	@ (8007914 <HAL_ADC_Init+0x2f4>)
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	099b      	lsrs	r3, r3, #6
 8007696:	4aa0      	ldr	r2, [pc, #640]	@ (8007918 <HAL_ADC_Init+0x2f8>)
 8007698:	fba2 2303 	umull	r2, r3, r2, r3
 800769c:	099b      	lsrs	r3, r3, #6
 800769e:	3301      	adds	r3, #1
 80076a0:	005b      	lsls	r3, r3, #1
 80076a2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80076a4:	e002      	b.n	80076ac <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	3b01      	subs	r3, #1
 80076aa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d1f9      	bne.n	80076a6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	4618      	mov	r0, r3
 80076b8:	f7ff feee 	bl	8007498 <LL_ADC_IsInternalRegulatorEnabled>
 80076bc:	4603      	mov	r3, r0
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d10d      	bne.n	80076de <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80076c6:	f043 0210 	orr.w	r2, r3, #16
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80076d2:	f043 0201 	orr.w	r2, r3, #1
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80076da:	2301      	movs	r3, #1
 80076dc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	4618      	mov	r0, r3
 80076e4:	f7ff ff62 	bl	80075ac <LL_ADC_REG_IsConversionOngoing>
 80076e8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80076ee:	f003 0310 	and.w	r3, r3, #16
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	f040 8100 	bne.w	80078f8 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80076f8:	697b      	ldr	r3, [r7, #20]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	f040 80fc 	bne.w	80078f8 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007704:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8007708:	f043 0202 	orr.w	r2, r3, #2
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4618      	mov	r0, r3
 8007716:	f7ff fefb 	bl	8007510 <LL_ADC_IsEnabled>
 800771a:	4603      	mov	r3, r0
 800771c:	2b00      	cmp	r3, #0
 800771e:	d111      	bne.n	8007744 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007720:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007724:	f7ff fef4 	bl	8007510 <LL_ADC_IsEnabled>
 8007728:	4604      	mov	r4, r0
 800772a:	487c      	ldr	r0, [pc, #496]	@ (800791c <HAL_ADC_Init+0x2fc>)
 800772c:	f7ff fef0 	bl	8007510 <LL_ADC_IsEnabled>
 8007730:	4603      	mov	r3, r0
 8007732:	4323      	orrs	r3, r4
 8007734:	2b00      	cmp	r3, #0
 8007736:	d105      	bne.n	8007744 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	685b      	ldr	r3, [r3, #4]
 800773c:	4619      	mov	r1, r3
 800773e:	4878      	ldr	r0, [pc, #480]	@ (8007920 <HAL_ADC_Init+0x300>)
 8007740:	f7ff fcf4 	bl	800712c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	7f5b      	ldrb	r3, [r3, #29]
 8007748:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800774e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8007754:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800775a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007762:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007764:	4313      	orrs	r3, r2
 8007766:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800776e:	2b01      	cmp	r3, #1
 8007770:	d106      	bne.n	8007780 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007776:	3b01      	subs	r3, #1
 8007778:	045b      	lsls	r3, r3, #17
 800777a:	69ba      	ldr	r2, [r7, #24]
 800777c:	4313      	orrs	r3, r2
 800777e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007784:	2b00      	cmp	r3, #0
 8007786:	d009      	beq.n	800779c <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800778c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007794:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007796:	69ba      	ldr	r2, [r7, #24]
 8007798:	4313      	orrs	r3, r2
 800779a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	68da      	ldr	r2, [r3, #12]
 80077a2:	4b60      	ldr	r3, [pc, #384]	@ (8007924 <HAL_ADC_Init+0x304>)
 80077a4:	4013      	ands	r3, r2
 80077a6:	687a      	ldr	r2, [r7, #4]
 80077a8:	6812      	ldr	r2, [r2, #0]
 80077aa:	69b9      	ldr	r1, [r7, #24]
 80077ac:	430b      	orrs	r3, r1
 80077ae:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	691b      	ldr	r3, [r3, #16]
 80077b6:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	430a      	orrs	r2, r1
 80077c4:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	4618      	mov	r0, r3
 80077cc:	f7ff ff15 	bl	80075fa <LL_ADC_INJ_IsConversionOngoing>
 80077d0:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80077d2:	697b      	ldr	r3, [r7, #20]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d16d      	bne.n	80078b4 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80077d8:	693b      	ldr	r3, [r7, #16]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d16a      	bne.n	80078b4 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80077e2:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80077ea:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80077ec:	4313      	orrs	r3, r2
 80077ee:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	68db      	ldr	r3, [r3, #12]
 80077f6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80077fa:	f023 0302 	bic.w	r3, r3, #2
 80077fe:	687a      	ldr	r2, [r7, #4]
 8007800:	6812      	ldr	r2, [r2, #0]
 8007802:	69b9      	ldr	r1, [r7, #24]
 8007804:	430b      	orrs	r3, r1
 8007806:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	691b      	ldr	r3, [r3, #16]
 800780c:	2b00      	cmp	r3, #0
 800780e:	d017      	beq.n	8007840 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	691a      	ldr	r2, [r3, #16]
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800781e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007828:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800782c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007830:	687a      	ldr	r2, [r7, #4]
 8007832:	6911      	ldr	r1, [r2, #16]
 8007834:	687a      	ldr	r2, [r7, #4]
 8007836:	6812      	ldr	r2, [r2, #0]
 8007838:	430b      	orrs	r3, r1
 800783a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800783e:	e013      	b.n	8007868 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	691a      	ldr	r2, [r3, #16]
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800784e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007858:	687a      	ldr	r2, [r7, #4]
 800785a:	6812      	ldr	r2, [r2, #0]
 800785c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8007860:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007864:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800786e:	2b01      	cmp	r3, #1
 8007870:	d118      	bne.n	80078a4 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	691b      	ldr	r3, [r3, #16]
 8007878:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800787c:	f023 0304 	bic.w	r3, r3, #4
 8007880:	687a      	ldr	r2, [r7, #4]
 8007882:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8007884:	687a      	ldr	r2, [r7, #4]
 8007886:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007888:	4311      	orrs	r1, r2
 800788a:	687a      	ldr	r2, [r7, #4]
 800788c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800788e:	4311      	orrs	r1, r2
 8007890:	687a      	ldr	r2, [r7, #4]
 8007892:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007894:	430a      	orrs	r2, r1
 8007896:	431a      	orrs	r2, r3
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	f042 0201 	orr.w	r2, r2, #1
 80078a0:	611a      	str	r2, [r3, #16]
 80078a2:	e007      	b.n	80078b4 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	691a      	ldr	r2, [r3, #16]
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	f022 0201 	bic.w	r2, r2, #1
 80078b2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	695b      	ldr	r3, [r3, #20]
 80078b8:	2b01      	cmp	r3, #1
 80078ba:	d10c      	bne.n	80078d6 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078c2:	f023 010f 	bic.w	r1, r3, #15
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6a1b      	ldr	r3, [r3, #32]
 80078ca:	1e5a      	subs	r2, r3, #1
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	430a      	orrs	r2, r1
 80078d2:	631a      	str	r2, [r3, #48]	@ 0x30
 80078d4:	e007      	b.n	80078e6 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f022 020f 	bic.w	r2, r2, #15
 80078e4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80078ea:	f023 0303 	bic.w	r3, r3, #3
 80078ee:	f043 0201 	orr.w	r2, r3, #1
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80078f6:	e007      	b.n	8007908 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80078fc:	f043 0210 	orr.w	r2, r3, #16
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8007904:	2301      	movs	r3, #1
 8007906:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8007908:	7ffb      	ldrb	r3, [r7, #31]
}
 800790a:	4618      	mov	r0, r3
 800790c:	3724      	adds	r7, #36	@ 0x24
 800790e:	46bd      	mov	sp, r7
 8007910:	bd90      	pop	{r4, r7, pc}
 8007912:	bf00      	nop
 8007914:	20000004 	.word	0x20000004
 8007918:	053e2d63 	.word	0x053e2d63
 800791c:	50000100 	.word	0x50000100
 8007920:	50000300 	.word	0x50000300
 8007924:	fff04007 	.word	0xfff04007

08007928 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b086      	sub	sp, #24
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007930:	4859      	ldr	r0, [pc, #356]	@ (8007a98 <HAL_ADC_Start+0x170>)
 8007932:	f7ff fd5b 	bl	80073ec <LL_ADC_GetMultimode>
 8007936:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	4618      	mov	r0, r3
 800793e:	f7ff fe35 	bl	80075ac <LL_ADC_REG_IsConversionOngoing>
 8007942:	4603      	mov	r3, r0
 8007944:	2b00      	cmp	r3, #0
 8007946:	f040 809f 	bne.w	8007a88 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8007950:	2b01      	cmp	r3, #1
 8007952:	d101      	bne.n	8007958 <HAL_ADC_Start+0x30>
 8007954:	2302      	movs	r3, #2
 8007956:	e09a      	b.n	8007a8e <HAL_ADC_Start+0x166>
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2201      	movs	r2, #1
 800795c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8007960:	6878      	ldr	r0, [r7, #4]
 8007962:	f000 fe63 	bl	800862c <ADC_Enable>
 8007966:	4603      	mov	r3, r0
 8007968:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800796a:	7dfb      	ldrb	r3, [r7, #23]
 800796c:	2b00      	cmp	r3, #0
 800796e:	f040 8086 	bne.w	8007a7e <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007976:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800797a:	f023 0301 	bic.w	r3, r3, #1
 800797e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	4a44      	ldr	r2, [pc, #272]	@ (8007a9c <HAL_ADC_Start+0x174>)
 800798c:	4293      	cmp	r3, r2
 800798e:	d002      	beq.n	8007996 <HAL_ADC_Start+0x6e>
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	e001      	b.n	800799a <HAL_ADC_Start+0x72>
 8007996:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800799a:	687a      	ldr	r2, [r7, #4]
 800799c:	6812      	ldr	r2, [r2, #0]
 800799e:	4293      	cmp	r3, r2
 80079a0:	d002      	beq.n	80079a8 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80079a2:	693b      	ldr	r3, [r7, #16]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d105      	bne.n	80079b4 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80079ac:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80079b8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80079bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80079c0:	d106      	bne.n	80079d0 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079c6:	f023 0206 	bic.w	r2, r3, #6
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	661a      	str	r2, [r3, #96]	@ 0x60
 80079ce:	e002      	b.n	80079d6 <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2200      	movs	r2, #0
 80079d4:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	221c      	movs	r2, #28
 80079dc:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2200      	movs	r2, #0
 80079e2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	4a2c      	ldr	r2, [pc, #176]	@ (8007a9c <HAL_ADC_Start+0x174>)
 80079ec:	4293      	cmp	r3, r2
 80079ee:	d002      	beq.n	80079f6 <HAL_ADC_Start+0xce>
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	e001      	b.n	80079fa <HAL_ADC_Start+0xd2>
 80079f6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80079fa:	687a      	ldr	r2, [r7, #4]
 80079fc:	6812      	ldr	r2, [r2, #0]
 80079fe:	4293      	cmp	r3, r2
 8007a00:	d008      	beq.n	8007a14 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007a02:	693b      	ldr	r3, [r7, #16]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d005      	beq.n	8007a14 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8007a08:	693b      	ldr	r3, [r7, #16]
 8007a0a:	2b05      	cmp	r3, #5
 8007a0c:	d002      	beq.n	8007a14 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8007a0e:	693b      	ldr	r3, [r7, #16]
 8007a10:	2b09      	cmp	r3, #9
 8007a12:	d114      	bne.n	8007a3e <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	68db      	ldr	r3, [r3, #12]
 8007a1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d007      	beq.n	8007a32 <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a26:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8007a2a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	4618      	mov	r0, r3
 8007a38:	f7ff fd90 	bl	800755c <LL_ADC_REG_StartConversion>
 8007a3c:	e026      	b.n	8007a8c <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a42:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	4a13      	ldr	r2, [pc, #76]	@ (8007a9c <HAL_ADC_Start+0x174>)
 8007a50:	4293      	cmp	r3, r2
 8007a52:	d002      	beq.n	8007a5a <HAL_ADC_Start+0x132>
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	e001      	b.n	8007a5e <HAL_ADC_Start+0x136>
 8007a5a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8007a5e:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	68db      	ldr	r3, [r3, #12]
 8007a64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d00f      	beq.n	8007a8c <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a70:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8007a74:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007a7c:	e006      	b.n	8007a8c <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2200      	movs	r2, #0
 8007a82:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8007a86:	e001      	b.n	8007a8c <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8007a88:	2302      	movs	r3, #2
 8007a8a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8007a8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a8e:	4618      	mov	r0, r3
 8007a90:	3718      	adds	r7, #24
 8007a92:	46bd      	mov	sp, r7
 8007a94:	bd80      	pop	{r7, pc}
 8007a96:	bf00      	nop
 8007a98:	50000300 	.word	0x50000300
 8007a9c:	50000100 	.word	0x50000100

08007aa0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	b084      	sub	sp, #16
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8007aae:	2b01      	cmp	r3, #1
 8007ab0:	d101      	bne.n	8007ab6 <HAL_ADC_Stop+0x16>
 8007ab2:	2302      	movs	r3, #2
 8007ab4:	e023      	b.n	8007afe <HAL_ADC_Stop+0x5e>
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	2201      	movs	r2, #1
 8007aba:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8007abe:	2103      	movs	r1, #3
 8007ac0:	6878      	ldr	r0, [r7, #4]
 8007ac2:	f000 fcf7 	bl	80084b4 <ADC_ConversionStop>
 8007ac6:	4603      	mov	r3, r0
 8007ac8:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8007aca:	7bfb      	ldrb	r3, [r7, #15]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d111      	bne.n	8007af4 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8007ad0:	6878      	ldr	r0, [r7, #4]
 8007ad2:	f000 fe31 	bl	8008738 <ADC_Disable>
 8007ad6:	4603      	mov	r3, r0
 8007ad8:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8007ada:	7bfb      	ldrb	r3, [r7, #15]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d109      	bne.n	8007af4 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ae4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8007ae8:	f023 0301 	bic.w	r3, r3, #1
 8007aec:	f043 0201 	orr.w	r2, r3, #1
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2200      	movs	r2, #0
 8007af8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8007afc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007afe:	4618      	mov	r0, r3
 8007b00:	3710      	adds	r7, #16
 8007b02:	46bd      	mov	sp, r7
 8007b04:	bd80      	pop	{r7, pc}
	...

08007b08 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8007b08:	b580      	push	{r7, lr}
 8007b0a:	b088      	sub	sp, #32
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	6078      	str	r0, [r7, #4]
 8007b10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007b12:	4867      	ldr	r0, [pc, #412]	@ (8007cb0 <HAL_ADC_PollForConversion+0x1a8>)
 8007b14:	f7ff fc6a 	bl	80073ec <LL_ADC_GetMultimode>
 8007b18:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	699b      	ldr	r3, [r3, #24]
 8007b1e:	2b08      	cmp	r3, #8
 8007b20:	d102      	bne.n	8007b28 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8007b22:	2308      	movs	r3, #8
 8007b24:	61fb      	str	r3, [r7, #28]
 8007b26:	e02a      	b.n	8007b7e <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007b28:	697b      	ldr	r3, [r7, #20]
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d005      	beq.n	8007b3a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8007b2e:	697b      	ldr	r3, [r7, #20]
 8007b30:	2b05      	cmp	r3, #5
 8007b32:	d002      	beq.n	8007b3a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8007b34:	697b      	ldr	r3, [r7, #20]
 8007b36:	2b09      	cmp	r3, #9
 8007b38:	d111      	bne.n	8007b5e <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	68db      	ldr	r3, [r3, #12]
 8007b40:	f003 0301 	and.w	r3, r3, #1
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d007      	beq.n	8007b58 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b4c:	f043 0220 	orr.w	r2, r3, #32
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8007b54:	2301      	movs	r3, #1
 8007b56:	e0a6      	b.n	8007ca6 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8007b58:	2304      	movs	r3, #4
 8007b5a:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8007b5c:	e00f      	b.n	8007b7e <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8007b5e:	4854      	ldr	r0, [pc, #336]	@ (8007cb0 <HAL_ADC_PollForConversion+0x1a8>)
 8007b60:	f7ff fc52 	bl	8007408 <LL_ADC_GetMultiDMATransfer>
 8007b64:	4603      	mov	r3, r0
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d007      	beq.n	8007b7a <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b6e:	f043 0220 	orr.w	r2, r3, #32
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8007b76:	2301      	movs	r3, #1
 8007b78:	e095      	b.n	8007ca6 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8007b7a:	2304      	movs	r3, #4
 8007b7c:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8007b7e:	f7ff faa7 	bl	80070d0 <HAL_GetTick>
 8007b82:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8007b84:	e021      	b.n	8007bca <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8007b86:	683b      	ldr	r3, [r7, #0]
 8007b88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b8c:	d01d      	beq.n	8007bca <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8007b8e:	f7ff fa9f 	bl	80070d0 <HAL_GetTick>
 8007b92:	4602      	mov	r2, r0
 8007b94:	693b      	ldr	r3, [r7, #16]
 8007b96:	1ad3      	subs	r3, r2, r3
 8007b98:	683a      	ldr	r2, [r7, #0]
 8007b9a:	429a      	cmp	r2, r3
 8007b9c:	d302      	bcc.n	8007ba4 <HAL_ADC_PollForConversion+0x9c>
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d112      	bne.n	8007bca <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	681a      	ldr	r2, [r3, #0]
 8007baa:	69fb      	ldr	r3, [r7, #28]
 8007bac:	4013      	ands	r3, r2
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d10b      	bne.n	8007bca <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007bb6:	f043 0204 	orr.w	r2, r3, #4
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8007bc6:	2303      	movs	r3, #3
 8007bc8:	e06d      	b.n	8007ca6 <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	681a      	ldr	r2, [r3, #0]
 8007bd0:	69fb      	ldr	r3, [r7, #28]
 8007bd2:	4013      	ands	r3, r2
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d0d6      	beq.n	8007b86 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007bdc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	4618      	mov	r0, r3
 8007bea:	f7ff fb71 	bl	80072d0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8007bee:	4603      	mov	r3, r0
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d01c      	beq.n	8007c2e <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	7f5b      	ldrb	r3, [r3, #29]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d118      	bne.n	8007c2e <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f003 0308 	and.w	r3, r3, #8
 8007c06:	2b08      	cmp	r3, #8
 8007c08:	d111      	bne.n	8007c2e <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c0e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c1a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d105      	bne.n	8007c2e <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c26:	f043 0201 	orr.w	r2, r3, #1
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	4a20      	ldr	r2, [pc, #128]	@ (8007cb4 <HAL_ADC_PollForConversion+0x1ac>)
 8007c34:	4293      	cmp	r3, r2
 8007c36:	d002      	beq.n	8007c3e <HAL_ADC_PollForConversion+0x136>
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	e001      	b.n	8007c42 <HAL_ADC_PollForConversion+0x13a>
 8007c3e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8007c42:	687a      	ldr	r2, [r7, #4]
 8007c44:	6812      	ldr	r2, [r2, #0]
 8007c46:	4293      	cmp	r3, r2
 8007c48:	d008      	beq.n	8007c5c <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007c4a:	697b      	ldr	r3, [r7, #20]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d005      	beq.n	8007c5c <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8007c50:	697b      	ldr	r3, [r7, #20]
 8007c52:	2b05      	cmp	r3, #5
 8007c54:	d002      	beq.n	8007c5c <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8007c56:	697b      	ldr	r3, [r7, #20]
 8007c58:	2b09      	cmp	r3, #9
 8007c5a:	d104      	bne.n	8007c66 <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	68db      	ldr	r3, [r3, #12]
 8007c62:	61bb      	str	r3, [r7, #24]
 8007c64:	e00d      	b.n	8007c82 <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	4a12      	ldr	r2, [pc, #72]	@ (8007cb4 <HAL_ADC_PollForConversion+0x1ac>)
 8007c6c:	4293      	cmp	r3, r2
 8007c6e:	d002      	beq.n	8007c76 <HAL_ADC_PollForConversion+0x16e>
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	e001      	b.n	8007c7a <HAL_ADC_PollForConversion+0x172>
 8007c76:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8007c7a:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	68db      	ldr	r3, [r3, #12]
 8007c80:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8007c82:	69fb      	ldr	r3, [r7, #28]
 8007c84:	2b08      	cmp	r3, #8
 8007c86:	d104      	bne.n	8007c92 <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	2208      	movs	r2, #8
 8007c8e:	601a      	str	r2, [r3, #0]
 8007c90:	e008      	b.n	8007ca4 <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8007c92:	69bb      	ldr	r3, [r7, #24]
 8007c94:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d103      	bne.n	8007ca4 <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	220c      	movs	r2, #12
 8007ca2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8007ca4:	2300      	movs	r3, #0
}
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	3720      	adds	r7, #32
 8007caa:	46bd      	mov	sp, r7
 8007cac:	bd80      	pop	{r7, pc}
 8007cae:	bf00      	nop
 8007cb0:	50000300 	.word	0x50000300
 8007cb4:	50000100 	.word	0x50000100

08007cb8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b083      	sub	sp, #12
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	370c      	adds	r7, #12
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd0:	4770      	bx	lr
	...

08007cd4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b0b6      	sub	sp, #216	@ 0xd8
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
 8007cdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007cde:	2300      	movs	r3, #0
 8007ce0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8007cee:	2b01      	cmp	r3, #1
 8007cf0:	d101      	bne.n	8007cf6 <HAL_ADC_ConfigChannel+0x22>
 8007cf2:	2302      	movs	r3, #2
 8007cf4:	e3c8      	b.n	8008488 <HAL_ADC_ConfigChannel+0x7b4>
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2201      	movs	r2, #1
 8007cfa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	4618      	mov	r0, r3
 8007d04:	f7ff fc52 	bl	80075ac <LL_ADC_REG_IsConversionOngoing>
 8007d08:	4603      	mov	r3, r0
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	f040 83ad 	bne.w	800846a <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	6818      	ldr	r0, [r3, #0]
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	6859      	ldr	r1, [r3, #4]
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	461a      	mov	r2, r3
 8007d1e:	f7ff faea 	bl	80072f6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	4618      	mov	r0, r3
 8007d28:	f7ff fc40 	bl	80075ac <LL_ADC_REG_IsConversionOngoing>
 8007d2c:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	4618      	mov	r0, r3
 8007d36:	f7ff fc60 	bl	80075fa <LL_ADC_INJ_IsConversionOngoing>
 8007d3a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007d3e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	f040 81d9 	bne.w	80080fa <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007d48:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	f040 81d4 	bne.w	80080fa <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	689b      	ldr	r3, [r3, #8]
 8007d56:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007d5a:	d10f      	bne.n	8007d7c <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	6818      	ldr	r0, [r3, #0]
 8007d60:	683b      	ldr	r3, [r7, #0]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	2200      	movs	r2, #0
 8007d66:	4619      	mov	r1, r3
 8007d68:	f7ff faf1 	bl	800734e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8007d74:	4618      	mov	r0, r3
 8007d76:	f7ff fa98 	bl	80072aa <LL_ADC_SetSamplingTimeCommonConfig>
 8007d7a:	e00e      	b.n	8007d9a <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	6818      	ldr	r0, [r3, #0]
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	6819      	ldr	r1, [r3, #0]
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	689b      	ldr	r3, [r3, #8]
 8007d88:	461a      	mov	r2, r3
 8007d8a:	f7ff fae0 	bl	800734e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	2100      	movs	r1, #0
 8007d94:	4618      	mov	r0, r3
 8007d96:	f7ff fa88 	bl	80072aa <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8007d9a:	683b      	ldr	r3, [r7, #0]
 8007d9c:	695a      	ldr	r2, [r3, #20]
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	68db      	ldr	r3, [r3, #12]
 8007da4:	08db      	lsrs	r3, r3, #3
 8007da6:	f003 0303 	and.w	r3, r3, #3
 8007daa:	005b      	lsls	r3, r3, #1
 8007dac:	fa02 f303 	lsl.w	r3, r2, r3
 8007db0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8007db4:	683b      	ldr	r3, [r7, #0]
 8007db6:	691b      	ldr	r3, [r3, #16]
 8007db8:	2b04      	cmp	r3, #4
 8007dba:	d022      	beq.n	8007e02 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	6818      	ldr	r0, [r3, #0]
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	6919      	ldr	r1, [r3, #16]
 8007dc4:	683b      	ldr	r3, [r7, #0]
 8007dc6:	681a      	ldr	r2, [r3, #0]
 8007dc8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007dcc:	f7ff f9e2 	bl	8007194 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	6818      	ldr	r0, [r3, #0]
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	6919      	ldr	r1, [r3, #16]
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	699b      	ldr	r3, [r3, #24]
 8007ddc:	461a      	mov	r2, r3
 8007dde:	f7ff fa2e 	bl	800723e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	6818      	ldr	r0, [r3, #0]
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8007dea:	683b      	ldr	r3, [r7, #0]
 8007dec:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8007dee:	2b01      	cmp	r3, #1
 8007df0:	d102      	bne.n	8007df8 <HAL_ADC_ConfigChannel+0x124>
 8007df2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007df6:	e000      	b.n	8007dfa <HAL_ADC_ConfigChannel+0x126>
 8007df8:	2300      	movs	r3, #0
 8007dfa:	461a      	mov	r2, r3
 8007dfc:	f7ff fa3a 	bl	8007274 <LL_ADC_SetOffsetSaturation>
 8007e00:	e17b      	b.n	80080fa <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	2100      	movs	r1, #0
 8007e08:	4618      	mov	r0, r3
 8007e0a:	f7ff f9e7 	bl	80071dc <LL_ADC_GetOffsetChannel>
 8007e0e:	4603      	mov	r3, r0
 8007e10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d10a      	bne.n	8007e2e <HAL_ADC_ConfigChannel+0x15a>
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	2100      	movs	r1, #0
 8007e1e:	4618      	mov	r0, r3
 8007e20:	f7ff f9dc 	bl	80071dc <LL_ADC_GetOffsetChannel>
 8007e24:	4603      	mov	r3, r0
 8007e26:	0e9b      	lsrs	r3, r3, #26
 8007e28:	f003 021f 	and.w	r2, r3, #31
 8007e2c:	e01e      	b.n	8007e6c <HAL_ADC_ConfigChannel+0x198>
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	2100      	movs	r1, #0
 8007e34:	4618      	mov	r0, r3
 8007e36:	f7ff f9d1 	bl	80071dc <LL_ADC_GetOffsetChannel>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e40:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8007e44:	fa93 f3a3 	rbit	r3, r3
 8007e48:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8007e4c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007e50:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8007e54:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d101      	bne.n	8007e60 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8007e5c:	2320      	movs	r3, #32
 8007e5e:	e004      	b.n	8007e6a <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8007e60:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007e64:	fab3 f383 	clz	r3, r3
 8007e68:	b2db      	uxtb	r3, r3
 8007e6a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d105      	bne.n	8007e84 <HAL_ADC_ConfigChannel+0x1b0>
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	0e9b      	lsrs	r3, r3, #26
 8007e7e:	f003 031f 	and.w	r3, r3, #31
 8007e82:	e018      	b.n	8007eb6 <HAL_ADC_ConfigChannel+0x1e2>
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e8c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007e90:	fa93 f3a3 	rbit	r3, r3
 8007e94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8007e98:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e9c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8007ea0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d101      	bne.n	8007eac <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8007ea8:	2320      	movs	r3, #32
 8007eaa:	e004      	b.n	8007eb6 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8007eac:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007eb0:	fab3 f383 	clz	r3, r3
 8007eb4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8007eb6:	429a      	cmp	r2, r3
 8007eb8:	d106      	bne.n	8007ec8 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	2100      	movs	r1, #0
 8007ec2:	4618      	mov	r0, r3
 8007ec4:	f7ff f9a0 	bl	8007208 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	2101      	movs	r1, #1
 8007ece:	4618      	mov	r0, r3
 8007ed0:	f7ff f984 	bl	80071dc <LL_ADC_GetOffsetChannel>
 8007ed4:	4603      	mov	r3, r0
 8007ed6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d10a      	bne.n	8007ef4 <HAL_ADC_ConfigChannel+0x220>
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	2101      	movs	r1, #1
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	f7ff f979 	bl	80071dc <LL_ADC_GetOffsetChannel>
 8007eea:	4603      	mov	r3, r0
 8007eec:	0e9b      	lsrs	r3, r3, #26
 8007eee:	f003 021f 	and.w	r2, r3, #31
 8007ef2:	e01e      	b.n	8007f32 <HAL_ADC_ConfigChannel+0x25e>
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	2101      	movs	r1, #1
 8007efa:	4618      	mov	r0, r3
 8007efc:	f7ff f96e 	bl	80071dc <LL_ADC_GetOffsetChannel>
 8007f00:	4603      	mov	r3, r0
 8007f02:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f06:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007f0a:	fa93 f3a3 	rbit	r3, r3
 8007f0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8007f12:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007f16:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8007f1a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d101      	bne.n	8007f26 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8007f22:	2320      	movs	r3, #32
 8007f24:	e004      	b.n	8007f30 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8007f26:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007f2a:	fab3 f383 	clz	r3, r3
 8007f2e:	b2db      	uxtb	r3, r3
 8007f30:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007f32:	683b      	ldr	r3, [r7, #0]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d105      	bne.n	8007f4a <HAL_ADC_ConfigChannel+0x276>
 8007f3e:	683b      	ldr	r3, [r7, #0]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	0e9b      	lsrs	r3, r3, #26
 8007f44:	f003 031f 	and.w	r3, r3, #31
 8007f48:	e018      	b.n	8007f7c <HAL_ADC_ConfigChannel+0x2a8>
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f52:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007f56:	fa93 f3a3 	rbit	r3, r3
 8007f5a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8007f5e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007f62:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8007f66:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d101      	bne.n	8007f72 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8007f6e:	2320      	movs	r3, #32
 8007f70:	e004      	b.n	8007f7c <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8007f72:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007f76:	fab3 f383 	clz	r3, r3
 8007f7a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8007f7c:	429a      	cmp	r2, r3
 8007f7e:	d106      	bne.n	8007f8e <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	2200      	movs	r2, #0
 8007f86:	2101      	movs	r1, #1
 8007f88:	4618      	mov	r0, r3
 8007f8a:	f7ff f93d 	bl	8007208 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	2102      	movs	r1, #2
 8007f94:	4618      	mov	r0, r3
 8007f96:	f7ff f921 	bl	80071dc <LL_ADC_GetOffsetChannel>
 8007f9a:	4603      	mov	r3, r0
 8007f9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d10a      	bne.n	8007fba <HAL_ADC_ConfigChannel+0x2e6>
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	2102      	movs	r1, #2
 8007faa:	4618      	mov	r0, r3
 8007fac:	f7ff f916 	bl	80071dc <LL_ADC_GetOffsetChannel>
 8007fb0:	4603      	mov	r3, r0
 8007fb2:	0e9b      	lsrs	r3, r3, #26
 8007fb4:	f003 021f 	and.w	r2, r3, #31
 8007fb8:	e01e      	b.n	8007ff8 <HAL_ADC_ConfigChannel+0x324>
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	2102      	movs	r1, #2
 8007fc0:	4618      	mov	r0, r3
 8007fc2:	f7ff f90b 	bl	80071dc <LL_ADC_GetOffsetChannel>
 8007fc6:	4603      	mov	r3, r0
 8007fc8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007fcc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007fd0:	fa93 f3a3 	rbit	r3, r3
 8007fd4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8007fd8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007fdc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8007fe0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d101      	bne.n	8007fec <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8007fe8:	2320      	movs	r3, #32
 8007fea:	e004      	b.n	8007ff6 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8007fec:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007ff0:	fab3 f383 	clz	r3, r3
 8007ff4:	b2db      	uxtb	r3, r3
 8007ff6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008000:	2b00      	cmp	r3, #0
 8008002:	d105      	bne.n	8008010 <HAL_ADC_ConfigChannel+0x33c>
 8008004:	683b      	ldr	r3, [r7, #0]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	0e9b      	lsrs	r3, r3, #26
 800800a:	f003 031f 	and.w	r3, r3, #31
 800800e:	e016      	b.n	800803e <HAL_ADC_ConfigChannel+0x36a>
 8008010:	683b      	ldr	r3, [r7, #0]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008018:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800801c:	fa93 f3a3 	rbit	r3, r3
 8008020:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8008022:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008024:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8008028:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800802c:	2b00      	cmp	r3, #0
 800802e:	d101      	bne.n	8008034 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8008030:	2320      	movs	r3, #32
 8008032:	e004      	b.n	800803e <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8008034:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008038:	fab3 f383 	clz	r3, r3
 800803c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800803e:	429a      	cmp	r2, r3
 8008040:	d106      	bne.n	8008050 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	2200      	movs	r2, #0
 8008048:	2102      	movs	r1, #2
 800804a:	4618      	mov	r0, r3
 800804c:	f7ff f8dc 	bl	8007208 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	2103      	movs	r1, #3
 8008056:	4618      	mov	r0, r3
 8008058:	f7ff f8c0 	bl	80071dc <LL_ADC_GetOffsetChannel>
 800805c:	4603      	mov	r3, r0
 800805e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008062:	2b00      	cmp	r3, #0
 8008064:	d10a      	bne.n	800807c <HAL_ADC_ConfigChannel+0x3a8>
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	2103      	movs	r1, #3
 800806c:	4618      	mov	r0, r3
 800806e:	f7ff f8b5 	bl	80071dc <LL_ADC_GetOffsetChannel>
 8008072:	4603      	mov	r3, r0
 8008074:	0e9b      	lsrs	r3, r3, #26
 8008076:	f003 021f 	and.w	r2, r3, #31
 800807a:	e017      	b.n	80080ac <HAL_ADC_ConfigChannel+0x3d8>
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	2103      	movs	r1, #3
 8008082:	4618      	mov	r0, r3
 8008084:	f7ff f8aa 	bl	80071dc <LL_ADC_GetOffsetChannel>
 8008088:	4603      	mov	r3, r0
 800808a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800808c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800808e:	fa93 f3a3 	rbit	r3, r3
 8008092:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8008094:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008096:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8008098:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800809a:	2b00      	cmp	r3, #0
 800809c:	d101      	bne.n	80080a2 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 800809e:	2320      	movs	r3, #32
 80080a0:	e003      	b.n	80080aa <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80080a2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80080a4:	fab3 f383 	clz	r3, r3
 80080a8:	b2db      	uxtb	r3, r3
 80080aa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d105      	bne.n	80080c4 <HAL_ADC_ConfigChannel+0x3f0>
 80080b8:	683b      	ldr	r3, [r7, #0]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	0e9b      	lsrs	r3, r3, #26
 80080be:	f003 031f 	and.w	r3, r3, #31
 80080c2:	e011      	b.n	80080e8 <HAL_ADC_ConfigChannel+0x414>
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80080ca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80080cc:	fa93 f3a3 	rbit	r3, r3
 80080d0:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80080d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80080d4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80080d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d101      	bne.n	80080e0 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 80080dc:	2320      	movs	r3, #32
 80080de:	e003      	b.n	80080e8 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80080e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80080e2:	fab3 f383 	clz	r3, r3
 80080e6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80080e8:	429a      	cmp	r2, r3
 80080ea:	d106      	bne.n	80080fa <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	2200      	movs	r2, #0
 80080f2:	2103      	movs	r1, #3
 80080f4:	4618      	mov	r0, r3
 80080f6:	f7ff f887 	bl	8007208 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	4618      	mov	r0, r3
 8008100:	f7ff fa06 	bl	8007510 <LL_ADC_IsEnabled>
 8008104:	4603      	mov	r3, r0
 8008106:	2b00      	cmp	r3, #0
 8008108:	f040 8140 	bne.w	800838c <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	6818      	ldr	r0, [r3, #0]
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	6819      	ldr	r1, [r3, #0]
 8008114:	683b      	ldr	r3, [r7, #0]
 8008116:	68db      	ldr	r3, [r3, #12]
 8008118:	461a      	mov	r2, r3
 800811a:	f7ff f943 	bl	80073a4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800811e:	683b      	ldr	r3, [r7, #0]
 8008120:	68db      	ldr	r3, [r3, #12]
 8008122:	4a8f      	ldr	r2, [pc, #572]	@ (8008360 <HAL_ADC_ConfigChannel+0x68c>)
 8008124:	4293      	cmp	r3, r2
 8008126:	f040 8131 	bne.w	800838c <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800812e:	683b      	ldr	r3, [r7, #0]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008136:	2b00      	cmp	r3, #0
 8008138:	d10b      	bne.n	8008152 <HAL_ADC_ConfigChannel+0x47e>
 800813a:	683b      	ldr	r3, [r7, #0]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	0e9b      	lsrs	r3, r3, #26
 8008140:	3301      	adds	r3, #1
 8008142:	f003 031f 	and.w	r3, r3, #31
 8008146:	2b09      	cmp	r3, #9
 8008148:	bf94      	ite	ls
 800814a:	2301      	movls	r3, #1
 800814c:	2300      	movhi	r3, #0
 800814e:	b2db      	uxtb	r3, r3
 8008150:	e019      	b.n	8008186 <HAL_ADC_ConfigChannel+0x4b2>
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008158:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800815a:	fa93 f3a3 	rbit	r3, r3
 800815e:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8008160:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008162:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8008164:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008166:	2b00      	cmp	r3, #0
 8008168:	d101      	bne.n	800816e <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 800816a:	2320      	movs	r3, #32
 800816c:	e003      	b.n	8008176 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 800816e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008170:	fab3 f383 	clz	r3, r3
 8008174:	b2db      	uxtb	r3, r3
 8008176:	3301      	adds	r3, #1
 8008178:	f003 031f 	and.w	r3, r3, #31
 800817c:	2b09      	cmp	r3, #9
 800817e:	bf94      	ite	ls
 8008180:	2301      	movls	r3, #1
 8008182:	2300      	movhi	r3, #0
 8008184:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008186:	2b00      	cmp	r3, #0
 8008188:	d079      	beq.n	800827e <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800818a:	683b      	ldr	r3, [r7, #0]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008192:	2b00      	cmp	r3, #0
 8008194:	d107      	bne.n	80081a6 <HAL_ADC_ConfigChannel+0x4d2>
 8008196:	683b      	ldr	r3, [r7, #0]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	0e9b      	lsrs	r3, r3, #26
 800819c:	3301      	adds	r3, #1
 800819e:	069b      	lsls	r3, r3, #26
 80081a0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80081a4:	e015      	b.n	80081d2 <HAL_ADC_ConfigChannel+0x4fe>
 80081a6:	683b      	ldr	r3, [r7, #0]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80081ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80081ae:	fa93 f3a3 	rbit	r3, r3
 80081b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80081b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80081b6:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80081b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d101      	bne.n	80081c2 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80081be:	2320      	movs	r3, #32
 80081c0:	e003      	b.n	80081ca <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80081c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80081c4:	fab3 f383 	clz	r3, r3
 80081c8:	b2db      	uxtb	r3, r3
 80081ca:	3301      	adds	r3, #1
 80081cc:	069b      	lsls	r3, r3, #26
 80081ce:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d109      	bne.n	80081f2 <HAL_ADC_ConfigChannel+0x51e>
 80081de:	683b      	ldr	r3, [r7, #0]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	0e9b      	lsrs	r3, r3, #26
 80081e4:	3301      	adds	r3, #1
 80081e6:	f003 031f 	and.w	r3, r3, #31
 80081ea:	2101      	movs	r1, #1
 80081ec:	fa01 f303 	lsl.w	r3, r1, r3
 80081f0:	e017      	b.n	8008222 <HAL_ADC_ConfigChannel+0x54e>
 80081f2:	683b      	ldr	r3, [r7, #0]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80081f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80081fa:	fa93 f3a3 	rbit	r3, r3
 80081fe:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8008200:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008202:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8008204:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008206:	2b00      	cmp	r3, #0
 8008208:	d101      	bne.n	800820e <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 800820a:	2320      	movs	r3, #32
 800820c:	e003      	b.n	8008216 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 800820e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008210:	fab3 f383 	clz	r3, r3
 8008214:	b2db      	uxtb	r3, r3
 8008216:	3301      	adds	r3, #1
 8008218:	f003 031f 	and.w	r3, r3, #31
 800821c:	2101      	movs	r1, #1
 800821e:	fa01 f303 	lsl.w	r3, r1, r3
 8008222:	ea42 0103 	orr.w	r1, r2, r3
 8008226:	683b      	ldr	r3, [r7, #0]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800822e:	2b00      	cmp	r3, #0
 8008230:	d10a      	bne.n	8008248 <HAL_ADC_ConfigChannel+0x574>
 8008232:	683b      	ldr	r3, [r7, #0]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	0e9b      	lsrs	r3, r3, #26
 8008238:	3301      	adds	r3, #1
 800823a:	f003 021f 	and.w	r2, r3, #31
 800823e:	4613      	mov	r3, r2
 8008240:	005b      	lsls	r3, r3, #1
 8008242:	4413      	add	r3, r2
 8008244:	051b      	lsls	r3, r3, #20
 8008246:	e018      	b.n	800827a <HAL_ADC_ConfigChannel+0x5a6>
 8008248:	683b      	ldr	r3, [r7, #0]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800824e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008250:	fa93 f3a3 	rbit	r3, r3
 8008254:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8008256:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008258:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800825a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800825c:	2b00      	cmp	r3, #0
 800825e:	d101      	bne.n	8008264 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8008260:	2320      	movs	r3, #32
 8008262:	e003      	b.n	800826c <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8008264:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008266:	fab3 f383 	clz	r3, r3
 800826a:	b2db      	uxtb	r3, r3
 800826c:	3301      	adds	r3, #1
 800826e:	f003 021f 	and.w	r2, r3, #31
 8008272:	4613      	mov	r3, r2
 8008274:	005b      	lsls	r3, r3, #1
 8008276:	4413      	add	r3, r2
 8008278:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800827a:	430b      	orrs	r3, r1
 800827c:	e081      	b.n	8008382 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008286:	2b00      	cmp	r3, #0
 8008288:	d107      	bne.n	800829a <HAL_ADC_ConfigChannel+0x5c6>
 800828a:	683b      	ldr	r3, [r7, #0]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	0e9b      	lsrs	r3, r3, #26
 8008290:	3301      	adds	r3, #1
 8008292:	069b      	lsls	r3, r3, #26
 8008294:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008298:	e015      	b.n	80082c6 <HAL_ADC_ConfigChannel+0x5f2>
 800829a:	683b      	ldr	r3, [r7, #0]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80082a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082a2:	fa93 f3a3 	rbit	r3, r3
 80082a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80082a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082aa:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80082ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d101      	bne.n	80082b6 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 80082b2:	2320      	movs	r3, #32
 80082b4:	e003      	b.n	80082be <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 80082b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082b8:	fab3 f383 	clz	r3, r3
 80082bc:	b2db      	uxtb	r3, r3
 80082be:	3301      	adds	r3, #1
 80082c0:	069b      	lsls	r3, r3, #26
 80082c2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d109      	bne.n	80082e6 <HAL_ADC_ConfigChannel+0x612>
 80082d2:	683b      	ldr	r3, [r7, #0]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	0e9b      	lsrs	r3, r3, #26
 80082d8:	3301      	adds	r3, #1
 80082da:	f003 031f 	and.w	r3, r3, #31
 80082de:	2101      	movs	r1, #1
 80082e0:	fa01 f303 	lsl.w	r3, r1, r3
 80082e4:	e017      	b.n	8008316 <HAL_ADC_ConfigChannel+0x642>
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80082ec:	6a3b      	ldr	r3, [r7, #32]
 80082ee:	fa93 f3a3 	rbit	r3, r3
 80082f2:	61fb      	str	r3, [r7, #28]
  return result;
 80082f4:	69fb      	ldr	r3, [r7, #28]
 80082f6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80082f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d101      	bne.n	8008302 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 80082fe:	2320      	movs	r3, #32
 8008300:	e003      	b.n	800830a <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8008302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008304:	fab3 f383 	clz	r3, r3
 8008308:	b2db      	uxtb	r3, r3
 800830a:	3301      	adds	r3, #1
 800830c:	f003 031f 	and.w	r3, r3, #31
 8008310:	2101      	movs	r1, #1
 8008312:	fa01 f303 	lsl.w	r3, r1, r3
 8008316:	ea42 0103 	orr.w	r1, r2, r3
 800831a:	683b      	ldr	r3, [r7, #0]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008322:	2b00      	cmp	r3, #0
 8008324:	d10d      	bne.n	8008342 <HAL_ADC_ConfigChannel+0x66e>
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	0e9b      	lsrs	r3, r3, #26
 800832c:	3301      	adds	r3, #1
 800832e:	f003 021f 	and.w	r2, r3, #31
 8008332:	4613      	mov	r3, r2
 8008334:	005b      	lsls	r3, r3, #1
 8008336:	4413      	add	r3, r2
 8008338:	3b1e      	subs	r3, #30
 800833a:	051b      	lsls	r3, r3, #20
 800833c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8008340:	e01e      	b.n	8008380 <HAL_ADC_ConfigChannel+0x6ac>
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008348:	697b      	ldr	r3, [r7, #20]
 800834a:	fa93 f3a3 	rbit	r3, r3
 800834e:	613b      	str	r3, [r7, #16]
  return result;
 8008350:	693b      	ldr	r3, [r7, #16]
 8008352:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8008354:	69bb      	ldr	r3, [r7, #24]
 8008356:	2b00      	cmp	r3, #0
 8008358:	d104      	bne.n	8008364 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 800835a:	2320      	movs	r3, #32
 800835c:	e006      	b.n	800836c <HAL_ADC_ConfigChannel+0x698>
 800835e:	bf00      	nop
 8008360:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8008364:	69bb      	ldr	r3, [r7, #24]
 8008366:	fab3 f383 	clz	r3, r3
 800836a:	b2db      	uxtb	r3, r3
 800836c:	3301      	adds	r3, #1
 800836e:	f003 021f 	and.w	r2, r3, #31
 8008372:	4613      	mov	r3, r2
 8008374:	005b      	lsls	r3, r3, #1
 8008376:	4413      	add	r3, r2
 8008378:	3b1e      	subs	r3, #30
 800837a:	051b      	lsls	r3, r3, #20
 800837c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008380:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8008382:	683a      	ldr	r2, [r7, #0]
 8008384:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008386:	4619      	mov	r1, r3
 8008388:	f7fe ffe1 	bl	800734e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800838c:	683b      	ldr	r3, [r7, #0]
 800838e:	681a      	ldr	r2, [r3, #0]
 8008390:	4b3f      	ldr	r3, [pc, #252]	@ (8008490 <HAL_ADC_ConfigChannel+0x7bc>)
 8008392:	4013      	ands	r3, r2
 8008394:	2b00      	cmp	r3, #0
 8008396:	d071      	beq.n	800847c <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008398:	483e      	ldr	r0, [pc, #248]	@ (8008494 <HAL_ADC_ConfigChannel+0x7c0>)
 800839a:	f7fe feed 	bl	8007178 <LL_ADC_GetCommonPathInternalCh>
 800839e:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80083a2:	683b      	ldr	r3, [r7, #0]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	4a3c      	ldr	r2, [pc, #240]	@ (8008498 <HAL_ADC_ConfigChannel+0x7c4>)
 80083a8:	4293      	cmp	r3, r2
 80083aa:	d004      	beq.n	80083b6 <HAL_ADC_ConfigChannel+0x6e2>
 80083ac:	683b      	ldr	r3, [r7, #0]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	4a3a      	ldr	r2, [pc, #232]	@ (800849c <HAL_ADC_ConfigChannel+0x7c8>)
 80083b2:	4293      	cmp	r3, r2
 80083b4:	d127      	bne.n	8008406 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80083b6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80083ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d121      	bne.n	8008406 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80083ca:	d157      	bne.n	800847c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80083cc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80083d0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80083d4:	4619      	mov	r1, r3
 80083d6:	482f      	ldr	r0, [pc, #188]	@ (8008494 <HAL_ADC_ConfigChannel+0x7c0>)
 80083d8:	f7fe febb 	bl	8007152 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80083dc:	4b30      	ldr	r3, [pc, #192]	@ (80084a0 <HAL_ADC_ConfigChannel+0x7cc>)
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	099b      	lsrs	r3, r3, #6
 80083e2:	4a30      	ldr	r2, [pc, #192]	@ (80084a4 <HAL_ADC_ConfigChannel+0x7d0>)
 80083e4:	fba2 2303 	umull	r2, r3, r2, r3
 80083e8:	099b      	lsrs	r3, r3, #6
 80083ea:	1c5a      	adds	r2, r3, #1
 80083ec:	4613      	mov	r3, r2
 80083ee:	005b      	lsls	r3, r3, #1
 80083f0:	4413      	add	r3, r2
 80083f2:	009b      	lsls	r3, r3, #2
 80083f4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80083f6:	e002      	b.n	80083fe <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	3b01      	subs	r3, #1
 80083fc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	2b00      	cmp	r3, #0
 8008402:	d1f9      	bne.n	80083f8 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008404:	e03a      	b.n	800847c <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8008406:	683b      	ldr	r3, [r7, #0]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	4a27      	ldr	r2, [pc, #156]	@ (80084a8 <HAL_ADC_ConfigChannel+0x7d4>)
 800840c:	4293      	cmp	r3, r2
 800840e:	d113      	bne.n	8008438 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8008410:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008414:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008418:	2b00      	cmp	r3, #0
 800841a:	d10d      	bne.n	8008438 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	4a22      	ldr	r2, [pc, #136]	@ (80084ac <HAL_ADC_ConfigChannel+0x7d8>)
 8008422:	4293      	cmp	r3, r2
 8008424:	d02a      	beq.n	800847c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008426:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800842a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800842e:	4619      	mov	r1, r3
 8008430:	4818      	ldr	r0, [pc, #96]	@ (8008494 <HAL_ADC_ConfigChannel+0x7c0>)
 8008432:	f7fe fe8e 	bl	8007152 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008436:	e021      	b.n	800847c <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8008438:	683b      	ldr	r3, [r7, #0]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	4a1c      	ldr	r2, [pc, #112]	@ (80084b0 <HAL_ADC_ConfigChannel+0x7dc>)
 800843e:	4293      	cmp	r3, r2
 8008440:	d11c      	bne.n	800847c <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8008442:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008446:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800844a:	2b00      	cmp	r3, #0
 800844c:	d116      	bne.n	800847c <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	4a16      	ldr	r2, [pc, #88]	@ (80084ac <HAL_ADC_ConfigChannel+0x7d8>)
 8008454:	4293      	cmp	r3, r2
 8008456:	d011      	beq.n	800847c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008458:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800845c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008460:	4619      	mov	r1, r3
 8008462:	480c      	ldr	r0, [pc, #48]	@ (8008494 <HAL_ADC_ConfigChannel+0x7c0>)
 8008464:	f7fe fe75 	bl	8007152 <LL_ADC_SetCommonPathInternalCh>
 8008468:	e008      	b.n	800847c <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800846e:	f043 0220 	orr.w	r2, r3, #32
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8008476:	2301      	movs	r3, #1
 8008478:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2200      	movs	r2, #0
 8008480:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8008484:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8008488:	4618      	mov	r0, r3
 800848a:	37d8      	adds	r7, #216	@ 0xd8
 800848c:	46bd      	mov	sp, r7
 800848e:	bd80      	pop	{r7, pc}
 8008490:	80080000 	.word	0x80080000
 8008494:	50000300 	.word	0x50000300
 8008498:	c3210000 	.word	0xc3210000
 800849c:	90c00010 	.word	0x90c00010
 80084a0:	20000004 	.word	0x20000004
 80084a4:	053e2d63 	.word	0x053e2d63
 80084a8:	c7520000 	.word	0xc7520000
 80084ac:	50000100 	.word	0x50000100
 80084b0:	cb840000 	.word	0xcb840000

080084b4 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80084b4:	b580      	push	{r7, lr}
 80084b6:	b088      	sub	sp, #32
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]
 80084bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80084be:	2300      	movs	r3, #0
 80084c0:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	4618      	mov	r0, r3
 80084cc:	f7ff f86e 	bl	80075ac <LL_ADC_REG_IsConversionOngoing>
 80084d0:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	4618      	mov	r0, r3
 80084d8:	f7ff f88f 	bl	80075fa <LL_ADC_INJ_IsConversionOngoing>
 80084dc:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80084de:	693b      	ldr	r3, [r7, #16]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d103      	bne.n	80084ec <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	f000 8098 	beq.w	800861c <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	68db      	ldr	r3, [r3, #12]
 80084f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d02a      	beq.n	8008550 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	7f5b      	ldrb	r3, [r3, #29]
 80084fe:	2b01      	cmp	r3, #1
 8008500:	d126      	bne.n	8008550 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	7f1b      	ldrb	r3, [r3, #28]
 8008506:	2b01      	cmp	r3, #1
 8008508:	d122      	bne.n	8008550 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800850a:	2301      	movs	r3, #1
 800850c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800850e:	e014      	b.n	800853a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8008510:	69fb      	ldr	r3, [r7, #28]
 8008512:	4a45      	ldr	r2, [pc, #276]	@ (8008628 <ADC_ConversionStop+0x174>)
 8008514:	4293      	cmp	r3, r2
 8008516:	d90d      	bls.n	8008534 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800851c:	f043 0210 	orr.w	r2, r3, #16
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008528:	f043 0201 	orr.w	r2, r3, #1
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8008530:	2301      	movs	r3, #1
 8008532:	e074      	b.n	800861e <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8008534:	69fb      	ldr	r3, [r7, #28]
 8008536:	3301      	adds	r3, #1
 8008538:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008544:	2b40      	cmp	r3, #64	@ 0x40
 8008546:	d1e3      	bne.n	8008510 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	2240      	movs	r2, #64	@ 0x40
 800854e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8008550:	69bb      	ldr	r3, [r7, #24]
 8008552:	2b02      	cmp	r3, #2
 8008554:	d014      	beq.n	8008580 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	4618      	mov	r0, r3
 800855c:	f7ff f826 	bl	80075ac <LL_ADC_REG_IsConversionOngoing>
 8008560:	4603      	mov	r3, r0
 8008562:	2b00      	cmp	r3, #0
 8008564:	d00c      	beq.n	8008580 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	4618      	mov	r0, r3
 800856c:	f7fe ffe3 	bl	8007536 <LL_ADC_IsDisableOngoing>
 8008570:	4603      	mov	r3, r0
 8008572:	2b00      	cmp	r3, #0
 8008574:	d104      	bne.n	8008580 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	4618      	mov	r0, r3
 800857c:	f7ff f802 	bl	8007584 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8008580:	69bb      	ldr	r3, [r7, #24]
 8008582:	2b01      	cmp	r3, #1
 8008584:	d014      	beq.n	80085b0 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	4618      	mov	r0, r3
 800858c:	f7ff f835 	bl	80075fa <LL_ADC_INJ_IsConversionOngoing>
 8008590:	4603      	mov	r3, r0
 8008592:	2b00      	cmp	r3, #0
 8008594:	d00c      	beq.n	80085b0 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	4618      	mov	r0, r3
 800859c:	f7fe ffcb 	bl	8007536 <LL_ADC_IsDisableOngoing>
 80085a0:	4603      	mov	r3, r0
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d104      	bne.n	80085b0 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	4618      	mov	r0, r3
 80085ac:	f7ff f811 	bl	80075d2 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80085b0:	69bb      	ldr	r3, [r7, #24]
 80085b2:	2b02      	cmp	r3, #2
 80085b4:	d005      	beq.n	80085c2 <ADC_ConversionStop+0x10e>
 80085b6:	69bb      	ldr	r3, [r7, #24]
 80085b8:	2b03      	cmp	r3, #3
 80085ba:	d105      	bne.n	80085c8 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80085bc:	230c      	movs	r3, #12
 80085be:	617b      	str	r3, [r7, #20]
        break;
 80085c0:	e005      	b.n	80085ce <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80085c2:	2308      	movs	r3, #8
 80085c4:	617b      	str	r3, [r7, #20]
        break;
 80085c6:	e002      	b.n	80085ce <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80085c8:	2304      	movs	r3, #4
 80085ca:	617b      	str	r3, [r7, #20]
        break;
 80085cc:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80085ce:	f7fe fd7f 	bl	80070d0 <HAL_GetTick>
 80085d2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80085d4:	e01b      	b.n	800860e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80085d6:	f7fe fd7b 	bl	80070d0 <HAL_GetTick>
 80085da:	4602      	mov	r2, r0
 80085dc:	68bb      	ldr	r3, [r7, #8]
 80085de:	1ad3      	subs	r3, r2, r3
 80085e0:	2b05      	cmp	r3, #5
 80085e2:	d914      	bls.n	800860e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	689a      	ldr	r2, [r3, #8]
 80085ea:	697b      	ldr	r3, [r7, #20]
 80085ec:	4013      	ands	r3, r2
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d00d      	beq.n	800860e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80085f6:	f043 0210 	orr.w	r2, r3, #16
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008602:	f043 0201 	orr.w	r2, r3, #1
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800860a:	2301      	movs	r3, #1
 800860c:	e007      	b.n	800861e <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	689a      	ldr	r2, [r3, #8]
 8008614:	697b      	ldr	r3, [r7, #20]
 8008616:	4013      	ands	r3, r2
 8008618:	2b00      	cmp	r3, #0
 800861a:	d1dc      	bne.n	80085d6 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800861c:	2300      	movs	r3, #0
}
 800861e:	4618      	mov	r0, r3
 8008620:	3720      	adds	r7, #32
 8008622:	46bd      	mov	sp, r7
 8008624:	bd80      	pop	{r7, pc}
 8008626:	bf00      	nop
 8008628:	a33fffff 	.word	0xa33fffff

0800862c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800862c:	b580      	push	{r7, lr}
 800862e:	b084      	sub	sp, #16
 8008630:	af00      	add	r7, sp, #0
 8008632:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8008634:	2300      	movs	r3, #0
 8008636:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	4618      	mov	r0, r3
 800863e:	f7fe ff67 	bl	8007510 <LL_ADC_IsEnabled>
 8008642:	4603      	mov	r3, r0
 8008644:	2b00      	cmp	r3, #0
 8008646:	d169      	bne.n	800871c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	689a      	ldr	r2, [r3, #8]
 800864e:	4b36      	ldr	r3, [pc, #216]	@ (8008728 <ADC_Enable+0xfc>)
 8008650:	4013      	ands	r3, r2
 8008652:	2b00      	cmp	r3, #0
 8008654:	d00d      	beq.n	8008672 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800865a:	f043 0210 	orr.w	r2, r3, #16
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008666:	f043 0201 	orr.w	r2, r3, #1
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800866e:	2301      	movs	r3, #1
 8008670:	e055      	b.n	800871e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	4618      	mov	r0, r3
 8008678:	f7fe ff22 	bl	80074c0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800867c:	482b      	ldr	r0, [pc, #172]	@ (800872c <ADC_Enable+0x100>)
 800867e:	f7fe fd7b 	bl	8007178 <LL_ADC_GetCommonPathInternalCh>
 8008682:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8008684:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8008688:	2b00      	cmp	r3, #0
 800868a:	d013      	beq.n	80086b4 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800868c:	4b28      	ldr	r3, [pc, #160]	@ (8008730 <ADC_Enable+0x104>)
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	099b      	lsrs	r3, r3, #6
 8008692:	4a28      	ldr	r2, [pc, #160]	@ (8008734 <ADC_Enable+0x108>)
 8008694:	fba2 2303 	umull	r2, r3, r2, r3
 8008698:	099b      	lsrs	r3, r3, #6
 800869a:	1c5a      	adds	r2, r3, #1
 800869c:	4613      	mov	r3, r2
 800869e:	005b      	lsls	r3, r3, #1
 80086a0:	4413      	add	r3, r2
 80086a2:	009b      	lsls	r3, r3, #2
 80086a4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80086a6:	e002      	b.n	80086ae <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80086a8:	68bb      	ldr	r3, [r7, #8]
 80086aa:	3b01      	subs	r3, #1
 80086ac:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80086ae:	68bb      	ldr	r3, [r7, #8]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d1f9      	bne.n	80086a8 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80086b4:	f7fe fd0c 	bl	80070d0 <HAL_GetTick>
 80086b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80086ba:	e028      	b.n	800870e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	4618      	mov	r0, r3
 80086c2:	f7fe ff25 	bl	8007510 <LL_ADC_IsEnabled>
 80086c6:	4603      	mov	r3, r0
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d104      	bne.n	80086d6 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	4618      	mov	r0, r3
 80086d2:	f7fe fef5 	bl	80074c0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80086d6:	f7fe fcfb 	bl	80070d0 <HAL_GetTick>
 80086da:	4602      	mov	r2, r0
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	1ad3      	subs	r3, r2, r3
 80086e0:	2b02      	cmp	r3, #2
 80086e2:	d914      	bls.n	800870e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	f003 0301 	and.w	r3, r3, #1
 80086ee:	2b01      	cmp	r3, #1
 80086f0:	d00d      	beq.n	800870e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80086f6:	f043 0210 	orr.w	r2, r3, #16
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008702:	f043 0201 	orr.w	r2, r3, #1
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800870a:	2301      	movs	r3, #1
 800870c:	e007      	b.n	800871e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	f003 0301 	and.w	r3, r3, #1
 8008718:	2b01      	cmp	r3, #1
 800871a:	d1cf      	bne.n	80086bc <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800871c:	2300      	movs	r3, #0
}
 800871e:	4618      	mov	r0, r3
 8008720:	3710      	adds	r7, #16
 8008722:	46bd      	mov	sp, r7
 8008724:	bd80      	pop	{r7, pc}
 8008726:	bf00      	nop
 8008728:	8000003f 	.word	0x8000003f
 800872c:	50000300 	.word	0x50000300
 8008730:	20000004 	.word	0x20000004
 8008734:	053e2d63 	.word	0x053e2d63

08008738 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8008738:	b580      	push	{r7, lr}
 800873a:	b084      	sub	sp, #16
 800873c:	af00      	add	r7, sp, #0
 800873e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	4618      	mov	r0, r3
 8008746:	f7fe fef6 	bl	8007536 <LL_ADC_IsDisableOngoing>
 800874a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	4618      	mov	r0, r3
 8008752:	f7fe fedd 	bl	8007510 <LL_ADC_IsEnabled>
 8008756:	4603      	mov	r3, r0
 8008758:	2b00      	cmp	r3, #0
 800875a:	d047      	beq.n	80087ec <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	2b00      	cmp	r3, #0
 8008760:	d144      	bne.n	80087ec <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	689b      	ldr	r3, [r3, #8]
 8008768:	f003 030d 	and.w	r3, r3, #13
 800876c:	2b01      	cmp	r3, #1
 800876e:	d10c      	bne.n	800878a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	4618      	mov	r0, r3
 8008776:	f7fe feb7 	bl	80074e8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	2203      	movs	r2, #3
 8008780:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8008782:	f7fe fca5 	bl	80070d0 <HAL_GetTick>
 8008786:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8008788:	e029      	b.n	80087de <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800878e:	f043 0210 	orr.w	r2, r3, #16
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800879a:	f043 0201 	orr.w	r2, r3, #1
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 80087a2:	2301      	movs	r3, #1
 80087a4:	e023      	b.n	80087ee <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80087a6:	f7fe fc93 	bl	80070d0 <HAL_GetTick>
 80087aa:	4602      	mov	r2, r0
 80087ac:	68bb      	ldr	r3, [r7, #8]
 80087ae:	1ad3      	subs	r3, r2, r3
 80087b0:	2b02      	cmp	r3, #2
 80087b2:	d914      	bls.n	80087de <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	689b      	ldr	r3, [r3, #8]
 80087ba:	f003 0301 	and.w	r3, r3, #1
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d00d      	beq.n	80087de <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80087c6:	f043 0210 	orr.w	r2, r3, #16
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80087d2:	f043 0201 	orr.w	r2, r3, #1
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80087da:	2301      	movs	r3, #1
 80087dc:	e007      	b.n	80087ee <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	689b      	ldr	r3, [r3, #8]
 80087e4:	f003 0301 	and.w	r3, r3, #1
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d1dc      	bne.n	80087a6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80087ec:	2300      	movs	r3, #0
}
 80087ee:	4618      	mov	r0, r3
 80087f0:	3710      	adds	r7, #16
 80087f2:	46bd      	mov	sp, r7
 80087f4:	bd80      	pop	{r7, pc}

080087f6 <LL_ADC_IsEnabled>:
{
 80087f6:	b480      	push	{r7}
 80087f8:	b083      	sub	sp, #12
 80087fa:	af00      	add	r7, sp, #0
 80087fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	689b      	ldr	r3, [r3, #8]
 8008802:	f003 0301 	and.w	r3, r3, #1
 8008806:	2b01      	cmp	r3, #1
 8008808:	d101      	bne.n	800880e <LL_ADC_IsEnabled+0x18>
 800880a:	2301      	movs	r3, #1
 800880c:	e000      	b.n	8008810 <LL_ADC_IsEnabled+0x1a>
 800880e:	2300      	movs	r3, #0
}
 8008810:	4618      	mov	r0, r3
 8008812:	370c      	adds	r7, #12
 8008814:	46bd      	mov	sp, r7
 8008816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881a:	4770      	bx	lr

0800881c <LL_ADC_REG_IsConversionOngoing>:
{
 800881c:	b480      	push	{r7}
 800881e:	b083      	sub	sp, #12
 8008820:	af00      	add	r7, sp, #0
 8008822:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	689b      	ldr	r3, [r3, #8]
 8008828:	f003 0304 	and.w	r3, r3, #4
 800882c:	2b04      	cmp	r3, #4
 800882e:	d101      	bne.n	8008834 <LL_ADC_REG_IsConversionOngoing+0x18>
 8008830:	2301      	movs	r3, #1
 8008832:	e000      	b.n	8008836 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8008834:	2300      	movs	r3, #0
}
 8008836:	4618      	mov	r0, r3
 8008838:	370c      	adds	r7, #12
 800883a:	46bd      	mov	sp, r7
 800883c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008840:	4770      	bx	lr
	...

08008844 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8008844:	b590      	push	{r4, r7, lr}
 8008846:	b0a1      	sub	sp, #132	@ 0x84
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
 800884c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800884e:	2300      	movs	r3, #0
 8008850:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800885a:	2b01      	cmp	r3, #1
 800885c:	d101      	bne.n	8008862 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800885e:	2302      	movs	r3, #2
 8008860:	e08b      	b.n	800897a <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	2201      	movs	r2, #1
 8008866:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800886a:	2300      	movs	r3, #0
 800886c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800886e:	2300      	movs	r3, #0
 8008870:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800887a:	d102      	bne.n	8008882 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800887c:	4b41      	ldr	r3, [pc, #260]	@ (8008984 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800887e:	60bb      	str	r3, [r7, #8]
 8008880:	e001      	b.n	8008886 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8008882:	2300      	movs	r3, #0
 8008884:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8008886:	68bb      	ldr	r3, [r7, #8]
 8008888:	2b00      	cmp	r3, #0
 800888a:	d10b      	bne.n	80088a4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008890:	f043 0220 	orr.w	r2, r3, #32
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	2200      	movs	r2, #0
 800889c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80088a0:	2301      	movs	r3, #1
 80088a2:	e06a      	b.n	800897a <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80088a4:	68bb      	ldr	r3, [r7, #8]
 80088a6:	4618      	mov	r0, r3
 80088a8:	f7ff ffb8 	bl	800881c <LL_ADC_REG_IsConversionOngoing>
 80088ac:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	4618      	mov	r0, r3
 80088b4:	f7ff ffb2 	bl	800881c <LL_ADC_REG_IsConversionOngoing>
 80088b8:	4603      	mov	r3, r0
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d14c      	bne.n	8008958 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80088be:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d149      	bne.n	8008958 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80088c4:	4b30      	ldr	r3, [pc, #192]	@ (8008988 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 80088c6:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80088c8:	683b      	ldr	r3, [r7, #0]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d028      	beq.n	8008922 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80088d0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80088d2:	689b      	ldr	r3, [r3, #8]
 80088d4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80088d8:	683b      	ldr	r3, [r7, #0]
 80088da:	6859      	ldr	r1, [r3, #4]
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80088e2:	035b      	lsls	r3, r3, #13
 80088e4:	430b      	orrs	r3, r1
 80088e6:	431a      	orrs	r2, r3
 80088e8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80088ea:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80088ec:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80088f0:	f7ff ff81 	bl	80087f6 <LL_ADC_IsEnabled>
 80088f4:	4604      	mov	r4, r0
 80088f6:	4823      	ldr	r0, [pc, #140]	@ (8008984 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80088f8:	f7ff ff7d 	bl	80087f6 <LL_ADC_IsEnabled>
 80088fc:	4603      	mov	r3, r0
 80088fe:	4323      	orrs	r3, r4
 8008900:	2b00      	cmp	r3, #0
 8008902:	d133      	bne.n	800896c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8008904:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008906:	689b      	ldr	r3, [r3, #8]
 8008908:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800890c:	f023 030f 	bic.w	r3, r3, #15
 8008910:	683a      	ldr	r2, [r7, #0]
 8008912:	6811      	ldr	r1, [r2, #0]
 8008914:	683a      	ldr	r2, [r7, #0]
 8008916:	6892      	ldr	r2, [r2, #8]
 8008918:	430a      	orrs	r2, r1
 800891a:	431a      	orrs	r2, r3
 800891c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800891e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8008920:	e024      	b.n	800896c <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8008922:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008924:	689b      	ldr	r3, [r3, #8]
 8008926:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800892a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800892c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800892e:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8008932:	f7ff ff60 	bl	80087f6 <LL_ADC_IsEnabled>
 8008936:	4604      	mov	r4, r0
 8008938:	4812      	ldr	r0, [pc, #72]	@ (8008984 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800893a:	f7ff ff5c 	bl	80087f6 <LL_ADC_IsEnabled>
 800893e:	4603      	mov	r3, r0
 8008940:	4323      	orrs	r3, r4
 8008942:	2b00      	cmp	r3, #0
 8008944:	d112      	bne.n	800896c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8008946:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008948:	689b      	ldr	r3, [r3, #8]
 800894a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800894e:	f023 030f 	bic.w	r3, r3, #15
 8008952:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8008954:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8008956:	e009      	b.n	800896c <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800895c:	f043 0220 	orr.w	r2, r3, #32
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8008964:	2301      	movs	r3, #1
 8008966:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800896a:	e000      	b.n	800896e <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800896c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	2200      	movs	r2, #0
 8008972:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8008976:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800897a:	4618      	mov	r0, r3
 800897c:	3784      	adds	r7, #132	@ 0x84
 800897e:	46bd      	mov	sp, r7
 8008980:	bd90      	pop	{r4, r7, pc}
 8008982:	bf00      	nop
 8008984:	50000100 	.word	0x50000100
 8008988:	50000300 	.word	0x50000300

0800898c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800898c:	b480      	push	{r7}
 800898e:	b085      	sub	sp, #20
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	f003 0307 	and.w	r3, r3, #7
 800899a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800899c:	4b0c      	ldr	r3, [pc, #48]	@ (80089d0 <__NVIC_SetPriorityGrouping+0x44>)
 800899e:	68db      	ldr	r3, [r3, #12]
 80089a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80089a2:	68ba      	ldr	r2, [r7, #8]
 80089a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80089a8:	4013      	ands	r3, r2
 80089aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80089b0:	68bb      	ldr	r3, [r7, #8]
 80089b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80089b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80089b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80089bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80089be:	4a04      	ldr	r2, [pc, #16]	@ (80089d0 <__NVIC_SetPriorityGrouping+0x44>)
 80089c0:	68bb      	ldr	r3, [r7, #8]
 80089c2:	60d3      	str	r3, [r2, #12]
}
 80089c4:	bf00      	nop
 80089c6:	3714      	adds	r7, #20
 80089c8:	46bd      	mov	sp, r7
 80089ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ce:	4770      	bx	lr
 80089d0:	e000ed00 	.word	0xe000ed00

080089d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80089d4:	b480      	push	{r7}
 80089d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80089d8:	4b04      	ldr	r3, [pc, #16]	@ (80089ec <__NVIC_GetPriorityGrouping+0x18>)
 80089da:	68db      	ldr	r3, [r3, #12]
 80089dc:	0a1b      	lsrs	r3, r3, #8
 80089de:	f003 0307 	and.w	r3, r3, #7
}
 80089e2:	4618      	mov	r0, r3
 80089e4:	46bd      	mov	sp, r7
 80089e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ea:	4770      	bx	lr
 80089ec:	e000ed00 	.word	0xe000ed00

080089f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80089f0:	b480      	push	{r7}
 80089f2:	b083      	sub	sp, #12
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	4603      	mov	r3, r0
 80089f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80089fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	db0b      	blt.n	8008a1a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008a02:	79fb      	ldrb	r3, [r7, #7]
 8008a04:	f003 021f 	and.w	r2, r3, #31
 8008a08:	4907      	ldr	r1, [pc, #28]	@ (8008a28 <__NVIC_EnableIRQ+0x38>)
 8008a0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008a0e:	095b      	lsrs	r3, r3, #5
 8008a10:	2001      	movs	r0, #1
 8008a12:	fa00 f202 	lsl.w	r2, r0, r2
 8008a16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8008a1a:	bf00      	nop
 8008a1c:	370c      	adds	r7, #12
 8008a1e:	46bd      	mov	sp, r7
 8008a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a24:	4770      	bx	lr
 8008a26:	bf00      	nop
 8008a28:	e000e100 	.word	0xe000e100

08008a2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008a2c:	b480      	push	{r7}
 8008a2e:	b083      	sub	sp, #12
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	4603      	mov	r3, r0
 8008a34:	6039      	str	r1, [r7, #0]
 8008a36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008a38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	db0a      	blt.n	8008a56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008a40:	683b      	ldr	r3, [r7, #0]
 8008a42:	b2da      	uxtb	r2, r3
 8008a44:	490c      	ldr	r1, [pc, #48]	@ (8008a78 <__NVIC_SetPriority+0x4c>)
 8008a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008a4a:	0112      	lsls	r2, r2, #4
 8008a4c:	b2d2      	uxtb	r2, r2
 8008a4e:	440b      	add	r3, r1
 8008a50:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008a54:	e00a      	b.n	8008a6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008a56:	683b      	ldr	r3, [r7, #0]
 8008a58:	b2da      	uxtb	r2, r3
 8008a5a:	4908      	ldr	r1, [pc, #32]	@ (8008a7c <__NVIC_SetPriority+0x50>)
 8008a5c:	79fb      	ldrb	r3, [r7, #7]
 8008a5e:	f003 030f 	and.w	r3, r3, #15
 8008a62:	3b04      	subs	r3, #4
 8008a64:	0112      	lsls	r2, r2, #4
 8008a66:	b2d2      	uxtb	r2, r2
 8008a68:	440b      	add	r3, r1
 8008a6a:	761a      	strb	r2, [r3, #24]
}
 8008a6c:	bf00      	nop
 8008a6e:	370c      	adds	r7, #12
 8008a70:	46bd      	mov	sp, r7
 8008a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a76:	4770      	bx	lr
 8008a78:	e000e100 	.word	0xe000e100
 8008a7c:	e000ed00 	.word	0xe000ed00

08008a80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008a80:	b480      	push	{r7}
 8008a82:	b089      	sub	sp, #36	@ 0x24
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	60f8      	str	r0, [r7, #12]
 8008a88:	60b9      	str	r1, [r7, #8]
 8008a8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	f003 0307 	and.w	r3, r3, #7
 8008a92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008a94:	69fb      	ldr	r3, [r7, #28]
 8008a96:	f1c3 0307 	rsb	r3, r3, #7
 8008a9a:	2b04      	cmp	r3, #4
 8008a9c:	bf28      	it	cs
 8008a9e:	2304      	movcs	r3, #4
 8008aa0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008aa2:	69fb      	ldr	r3, [r7, #28]
 8008aa4:	3304      	adds	r3, #4
 8008aa6:	2b06      	cmp	r3, #6
 8008aa8:	d902      	bls.n	8008ab0 <NVIC_EncodePriority+0x30>
 8008aaa:	69fb      	ldr	r3, [r7, #28]
 8008aac:	3b03      	subs	r3, #3
 8008aae:	e000      	b.n	8008ab2 <NVIC_EncodePriority+0x32>
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008ab4:	f04f 32ff 	mov.w	r2, #4294967295
 8008ab8:	69bb      	ldr	r3, [r7, #24]
 8008aba:	fa02 f303 	lsl.w	r3, r2, r3
 8008abe:	43da      	mvns	r2, r3
 8008ac0:	68bb      	ldr	r3, [r7, #8]
 8008ac2:	401a      	ands	r2, r3
 8008ac4:	697b      	ldr	r3, [r7, #20]
 8008ac6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008ac8:	f04f 31ff 	mov.w	r1, #4294967295
 8008acc:	697b      	ldr	r3, [r7, #20]
 8008ace:	fa01 f303 	lsl.w	r3, r1, r3
 8008ad2:	43d9      	mvns	r1, r3
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008ad8:	4313      	orrs	r3, r2
         );
}
 8008ada:	4618      	mov	r0, r3
 8008adc:	3724      	adds	r7, #36	@ 0x24
 8008ade:	46bd      	mov	sp, r7
 8008ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae4:	4770      	bx	lr
	...

08008ae8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	b082      	sub	sp, #8
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	3b01      	subs	r3, #1
 8008af4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008af8:	d301      	bcc.n	8008afe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008afa:	2301      	movs	r3, #1
 8008afc:	e00f      	b.n	8008b1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008afe:	4a0a      	ldr	r2, [pc, #40]	@ (8008b28 <SysTick_Config+0x40>)
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	3b01      	subs	r3, #1
 8008b04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008b06:	210f      	movs	r1, #15
 8008b08:	f04f 30ff 	mov.w	r0, #4294967295
 8008b0c:	f7ff ff8e 	bl	8008a2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008b10:	4b05      	ldr	r3, [pc, #20]	@ (8008b28 <SysTick_Config+0x40>)
 8008b12:	2200      	movs	r2, #0
 8008b14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008b16:	4b04      	ldr	r3, [pc, #16]	@ (8008b28 <SysTick_Config+0x40>)
 8008b18:	2207      	movs	r2, #7
 8008b1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008b1c:	2300      	movs	r3, #0
}
 8008b1e:	4618      	mov	r0, r3
 8008b20:	3708      	adds	r7, #8
 8008b22:	46bd      	mov	sp, r7
 8008b24:	bd80      	pop	{r7, pc}
 8008b26:	bf00      	nop
 8008b28:	e000e010 	.word	0xe000e010

08008b2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008b2c:	b580      	push	{r7, lr}
 8008b2e:	b082      	sub	sp, #8
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008b34:	6878      	ldr	r0, [r7, #4]
 8008b36:	f7ff ff29 	bl	800898c <__NVIC_SetPriorityGrouping>
}
 8008b3a:	bf00      	nop
 8008b3c:	3708      	adds	r7, #8
 8008b3e:	46bd      	mov	sp, r7
 8008b40:	bd80      	pop	{r7, pc}

08008b42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008b42:	b580      	push	{r7, lr}
 8008b44:	b086      	sub	sp, #24
 8008b46:	af00      	add	r7, sp, #0
 8008b48:	4603      	mov	r3, r0
 8008b4a:	60b9      	str	r1, [r7, #8]
 8008b4c:	607a      	str	r2, [r7, #4]
 8008b4e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8008b50:	f7ff ff40 	bl	80089d4 <__NVIC_GetPriorityGrouping>
 8008b54:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008b56:	687a      	ldr	r2, [r7, #4]
 8008b58:	68b9      	ldr	r1, [r7, #8]
 8008b5a:	6978      	ldr	r0, [r7, #20]
 8008b5c:	f7ff ff90 	bl	8008a80 <NVIC_EncodePriority>
 8008b60:	4602      	mov	r2, r0
 8008b62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008b66:	4611      	mov	r1, r2
 8008b68:	4618      	mov	r0, r3
 8008b6a:	f7ff ff5f 	bl	8008a2c <__NVIC_SetPriority>
}
 8008b6e:	bf00      	nop
 8008b70:	3718      	adds	r7, #24
 8008b72:	46bd      	mov	sp, r7
 8008b74:	bd80      	pop	{r7, pc}

08008b76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008b76:	b580      	push	{r7, lr}
 8008b78:	b082      	sub	sp, #8
 8008b7a:	af00      	add	r7, sp, #0
 8008b7c:	4603      	mov	r3, r0
 8008b7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008b80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008b84:	4618      	mov	r0, r3
 8008b86:	f7ff ff33 	bl	80089f0 <__NVIC_EnableIRQ>
}
 8008b8a:	bf00      	nop
 8008b8c:	3708      	adds	r7, #8
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	bd80      	pop	{r7, pc}

08008b92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008b92:	b580      	push	{r7, lr}
 8008b94:	b082      	sub	sp, #8
 8008b96:	af00      	add	r7, sp, #0
 8008b98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008b9a:	6878      	ldr	r0, [r7, #4]
 8008b9c:	f7ff ffa4 	bl	8008ae8 <SysTick_Config>
 8008ba0:	4603      	mov	r3, r0
}
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	3708      	adds	r7, #8
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	bd80      	pop	{r7, pc}

08008baa <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8008baa:	b580      	push	{r7, lr}
 8008bac:	b082      	sub	sp, #8
 8008bae:	af00      	add	r7, sp, #0
 8008bb0:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d101      	bne.n	8008bbc <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8008bb8:	2301      	movs	r3, #1
 8008bba:	e014      	b.n	8008be6 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	791b      	ldrb	r3, [r3, #4]
 8008bc0:	b2db      	uxtb	r3, r3
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d105      	bne.n	8008bd2 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	2200      	movs	r2, #0
 8008bca:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8008bcc:	6878      	ldr	r0, [r7, #4]
 8008bce:	f7fb f891 	bl	8003cf4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	2202      	movs	r2, #2
 8008bd6:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	2200      	movs	r2, #0
 8008bdc:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	2201      	movs	r2, #1
 8008be2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8008be4:	2300      	movs	r3, #0
}
 8008be6:	4618      	mov	r0, r3
 8008be8:	3708      	adds	r7, #8
 8008bea:	46bd      	mov	sp, r7
 8008bec:	bd80      	pop	{r7, pc}
	...

08008bf0 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8008bf0:	b480      	push	{r7}
 8008bf2:	b085      	sub	sp, #20
 8008bf4:	af00      	add	r7, sp, #0
 8008bf6:	6078      	str	r0, [r7, #4]
 8008bf8:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d101      	bne.n	8008c04 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8008c00:	2301      	movs	r3, #1
 8008c02:	e056      	b.n	8008cb2 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	795b      	ldrb	r3, [r3, #5]
 8008c08:	2b01      	cmp	r3, #1
 8008c0a:	d101      	bne.n	8008c10 <HAL_DAC_Start+0x20>
 8008c0c:	2302      	movs	r3, #2
 8008c0e:	e050      	b.n	8008cb2 <HAL_DAC_Start+0xc2>
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	2201      	movs	r2, #1
 8008c14:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	2202      	movs	r2, #2
 8008c1a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	6819      	ldr	r1, [r3, #0]
 8008c22:	683b      	ldr	r3, [r7, #0]
 8008c24:	f003 0310 	and.w	r3, r3, #16
 8008c28:	2201      	movs	r2, #1
 8008c2a:	409a      	lsls	r2, r3
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	430a      	orrs	r2, r1
 8008c32:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008c34:	4b22      	ldr	r3, [pc, #136]	@ (8008cc0 <HAL_DAC_Start+0xd0>)
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	099b      	lsrs	r3, r3, #6
 8008c3a:	4a22      	ldr	r2, [pc, #136]	@ (8008cc4 <HAL_DAC_Start+0xd4>)
 8008c3c:	fba2 2303 	umull	r2, r3, r2, r3
 8008c40:	099b      	lsrs	r3, r3, #6
 8008c42:	3301      	adds	r3, #1
 8008c44:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8008c46:	e002      	b.n	8008c4e <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	3b01      	subs	r3, #1
 8008c4c:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d1f9      	bne.n	8008c48 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8008c54:	683b      	ldr	r3, [r7, #0]
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d10f      	bne.n	8008c7a <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8008c64:	2b02      	cmp	r3, #2
 8008c66:	d11d      	bne.n	8008ca4 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	685a      	ldr	r2, [r3, #4]
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	f042 0201 	orr.w	r2, r2, #1
 8008c76:	605a      	str	r2, [r3, #4]
 8008c78:	e014      	b.n	8008ca4 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8008c84:	683b      	ldr	r3, [r7, #0]
 8008c86:	f003 0310 	and.w	r3, r3, #16
 8008c8a:	2102      	movs	r1, #2
 8008c8c:	fa01 f303 	lsl.w	r3, r1, r3
 8008c90:	429a      	cmp	r2, r3
 8008c92:	d107      	bne.n	8008ca4 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	685a      	ldr	r2, [r3, #4]
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	f042 0202 	orr.w	r2, r2, #2
 8008ca2:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	2201      	movs	r2, #1
 8008ca8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	2200      	movs	r2, #0
 8008cae:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8008cb0:	2300      	movs	r3, #0
}
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	3714      	adds	r7, #20
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cbc:	4770      	bx	lr
 8008cbe:	bf00      	nop
 8008cc0:	20000004 	.word	0x20000004
 8008cc4:	053e2d63 	.word	0x053e2d63

08008cc8 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8008cc8:	b480      	push	{r7}
 8008cca:	b087      	sub	sp, #28
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	60f8      	str	r0, [r7, #12]
 8008cd0:	60b9      	str	r1, [r7, #8]
 8008cd2:	607a      	str	r2, [r7, #4]
 8008cd4:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d101      	bne.n	8008ce4 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8008ce0:	2301      	movs	r3, #1
 8008ce2:	e018      	b.n	8008d16 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8008cf0:	68bb      	ldr	r3, [r7, #8]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d105      	bne.n	8008d02 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8008cf6:	697a      	ldr	r2, [r7, #20]
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	4413      	add	r3, r2
 8008cfc:	3308      	adds	r3, #8
 8008cfe:	617b      	str	r3, [r7, #20]
 8008d00:	e004      	b.n	8008d0c <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8008d02:	697a      	ldr	r2, [r7, #20]
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	4413      	add	r3, r2
 8008d08:	3314      	adds	r3, #20
 8008d0a:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8008d0c:	697b      	ldr	r3, [r7, #20]
 8008d0e:	461a      	mov	r2, r3
 8008d10:	683b      	ldr	r3, [r7, #0]
 8008d12:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8008d14:	2300      	movs	r3, #0
}
 8008d16:	4618      	mov	r0, r3
 8008d18:	371c      	adds	r7, #28
 8008d1a:	46bd      	mov	sp, r7
 8008d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d20:	4770      	bx	lr
	...

08008d24 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8008d24:	b580      	push	{r7, lr}
 8008d26:	b08a      	sub	sp, #40	@ 0x28
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	60f8      	str	r0, [r7, #12]
 8008d2c:	60b9      	str	r1, [r7, #8]
 8008d2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008d30:	2300      	movs	r3, #0
 8008d32:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d002      	beq.n	8008d40 <HAL_DAC_ConfigChannel+0x1c>
 8008d3a:	68bb      	ldr	r3, [r7, #8]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d101      	bne.n	8008d44 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8008d40:	2301      	movs	r3, #1
 8008d42:	e1a1      	b.n	8009088 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8008d44:	68bb      	ldr	r3, [r7, #8]
 8008d46:	689b      	ldr	r3, [r3, #8]
 8008d48:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	795b      	ldrb	r3, [r3, #5]
 8008d4e:	2b01      	cmp	r3, #1
 8008d50:	d101      	bne.n	8008d56 <HAL_DAC_ConfigChannel+0x32>
 8008d52:	2302      	movs	r3, #2
 8008d54:	e198      	b.n	8009088 <HAL_DAC_ConfigChannel+0x364>
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	2201      	movs	r2, #1
 8008d5a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	2202      	movs	r2, #2
 8008d60:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8008d62:	68bb      	ldr	r3, [r7, #8]
 8008d64:	689b      	ldr	r3, [r3, #8]
 8008d66:	2b04      	cmp	r3, #4
 8008d68:	d17a      	bne.n	8008e60 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8008d6a:	f7fe f9b1 	bl	80070d0 <HAL_GetTick>
 8008d6e:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d13d      	bne.n	8008df2 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008d76:	e018      	b.n	8008daa <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8008d78:	f7fe f9aa 	bl	80070d0 <HAL_GetTick>
 8008d7c:	4602      	mov	r2, r0
 8008d7e:	69bb      	ldr	r3, [r7, #24]
 8008d80:	1ad3      	subs	r3, r2, r3
 8008d82:	2b01      	cmp	r3, #1
 8008d84:	d911      	bls.n	8008daa <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008d8c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d00a      	beq.n	8008daa <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	691b      	ldr	r3, [r3, #16]
 8008d98:	f043 0208 	orr.w	r2, r3, #8
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	2203      	movs	r2, #3
 8008da4:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8008da6:	2303      	movs	r3, #3
 8008da8:	e16e      	b.n	8009088 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008db0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d1df      	bne.n	8008d78 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	68ba      	ldr	r2, [r7, #8]
 8008dbe:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008dc0:	641a      	str	r2, [r3, #64]	@ 0x40
 8008dc2:	e020      	b.n	8008e06 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8008dc4:	f7fe f984 	bl	80070d0 <HAL_GetTick>
 8008dc8:	4602      	mov	r2, r0
 8008dca:	69bb      	ldr	r3, [r7, #24]
 8008dcc:	1ad3      	subs	r3, r2, r3
 8008dce:	2b01      	cmp	r3, #1
 8008dd0:	d90f      	bls.n	8008df2 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	da0a      	bge.n	8008df2 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	691b      	ldr	r3, [r3, #16]
 8008de0:	f043 0208 	orr.w	r2, r3, #8
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	2203      	movs	r2, #3
 8008dec:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8008dee:	2303      	movs	r3, #3
 8008df0:	e14a      	b.n	8009088 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	dbe3      	blt.n	8008dc4 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	68ba      	ldr	r2, [r7, #8]
 8008e02:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008e04:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	f003 0310 	and.w	r3, r3, #16
 8008e12:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8008e16:	fa01 f303 	lsl.w	r3, r1, r3
 8008e1a:	43db      	mvns	r3, r3
 8008e1c:	ea02 0103 	and.w	r1, r2, r3
 8008e20:	68bb      	ldr	r3, [r7, #8]
 8008e22:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	f003 0310 	and.w	r3, r3, #16
 8008e2a:	409a      	lsls	r2, r3
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	430a      	orrs	r2, r1
 8008e32:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	f003 0310 	and.w	r3, r3, #16
 8008e40:	21ff      	movs	r1, #255	@ 0xff
 8008e42:	fa01 f303 	lsl.w	r3, r1, r3
 8008e46:	43db      	mvns	r3, r3
 8008e48:	ea02 0103 	and.w	r1, r2, r3
 8008e4c:	68bb      	ldr	r3, [r7, #8]
 8008e4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	f003 0310 	and.w	r3, r3, #16
 8008e56:	409a      	lsls	r2, r3
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	430a      	orrs	r2, r1
 8008e5e:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8008e60:	68bb      	ldr	r3, [r7, #8]
 8008e62:	69db      	ldr	r3, [r3, #28]
 8008e64:	2b01      	cmp	r3, #1
 8008e66:	d11d      	bne.n	8008ea4 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e6e:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	f003 0310 	and.w	r3, r3, #16
 8008e76:	221f      	movs	r2, #31
 8008e78:	fa02 f303 	lsl.w	r3, r2, r3
 8008e7c:	43db      	mvns	r3, r3
 8008e7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e80:	4013      	ands	r3, r2
 8008e82:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8008e84:	68bb      	ldr	r3, [r7, #8]
 8008e86:	6a1b      	ldr	r3, [r3, #32]
 8008e88:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	f003 0310 	and.w	r3, r3, #16
 8008e90:	697a      	ldr	r2, [r7, #20]
 8008e92:	fa02 f303 	lsl.w	r3, r2, r3
 8008e96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e98:	4313      	orrs	r3, r2
 8008e9a:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ea2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008eaa:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	f003 0310 	and.w	r3, r3, #16
 8008eb2:	2207      	movs	r2, #7
 8008eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8008eb8:	43db      	mvns	r3, r3
 8008eba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ebc:	4013      	ands	r3, r2
 8008ebe:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8008ec0:	68bb      	ldr	r3, [r7, #8]
 8008ec2:	699b      	ldr	r3, [r3, #24]
 8008ec4:	2b01      	cmp	r3, #1
 8008ec6:	d102      	bne.n	8008ece <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8008ec8:	2300      	movs	r3, #0
 8008eca:	623b      	str	r3, [r7, #32]
 8008ecc:	e00f      	b.n	8008eee <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8008ece:	68bb      	ldr	r3, [r7, #8]
 8008ed0:	699b      	ldr	r3, [r3, #24]
 8008ed2:	2b02      	cmp	r3, #2
 8008ed4:	d102      	bne.n	8008edc <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8008ed6:	2301      	movs	r3, #1
 8008ed8:	623b      	str	r3, [r7, #32]
 8008eda:	e008      	b.n	8008eee <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8008edc:	68bb      	ldr	r3, [r7, #8]
 8008ede:	695b      	ldr	r3, [r3, #20]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d102      	bne.n	8008eea <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8008ee4:	2301      	movs	r3, #1
 8008ee6:	623b      	str	r3, [r7, #32]
 8008ee8:	e001      	b.n	8008eee <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8008eea:	2300      	movs	r3, #0
 8008eec:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8008eee:	68bb      	ldr	r3, [r7, #8]
 8008ef0:	689a      	ldr	r2, [r3, #8]
 8008ef2:	68bb      	ldr	r3, [r7, #8]
 8008ef4:	695b      	ldr	r3, [r3, #20]
 8008ef6:	4313      	orrs	r3, r2
 8008ef8:	6a3a      	ldr	r2, [r7, #32]
 8008efa:	4313      	orrs	r3, r2
 8008efc:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	f003 0310 	and.w	r3, r3, #16
 8008f04:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008f08:	fa02 f303 	lsl.w	r3, r2, r3
 8008f0c:	43db      	mvns	r3, r3
 8008f0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f10:	4013      	ands	r3, r2
 8008f12:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8008f14:	68bb      	ldr	r3, [r7, #8]
 8008f16:	791b      	ldrb	r3, [r3, #4]
 8008f18:	2b01      	cmp	r3, #1
 8008f1a:	d102      	bne.n	8008f22 <HAL_DAC_ConfigChannel+0x1fe>
 8008f1c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008f20:	e000      	b.n	8008f24 <HAL_DAC_ConfigChannel+0x200>
 8008f22:	2300      	movs	r3, #0
 8008f24:	697a      	ldr	r2, [r7, #20]
 8008f26:	4313      	orrs	r3, r2
 8008f28:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	f003 0310 	and.w	r3, r3, #16
 8008f30:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008f34:	fa02 f303 	lsl.w	r3, r2, r3
 8008f38:	43db      	mvns	r3, r3
 8008f3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f3c:	4013      	ands	r3, r2
 8008f3e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8008f40:	68bb      	ldr	r3, [r7, #8]
 8008f42:	795b      	ldrb	r3, [r3, #5]
 8008f44:	2b01      	cmp	r3, #1
 8008f46:	d102      	bne.n	8008f4e <HAL_DAC_ConfigChannel+0x22a>
 8008f48:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008f4c:	e000      	b.n	8008f50 <HAL_DAC_ConfigChannel+0x22c>
 8008f4e:	2300      	movs	r3, #0
 8008f50:	697a      	ldr	r2, [r7, #20]
 8008f52:	4313      	orrs	r3, r2
 8008f54:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8008f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f58:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8008f5c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8008f5e:	68bb      	ldr	r3, [r7, #8]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	2b02      	cmp	r3, #2
 8008f64:	d114      	bne.n	8008f90 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8008f66:	f003 ff2f 	bl	800cdc8 <HAL_RCC_GetHCLKFreq>
 8008f6a:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8008f6c:	693b      	ldr	r3, [r7, #16]
 8008f6e:	4a48      	ldr	r2, [pc, #288]	@ (8009090 <HAL_DAC_ConfigChannel+0x36c>)
 8008f70:	4293      	cmp	r3, r2
 8008f72:	d904      	bls.n	8008f7e <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8008f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008f7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f7c:	e00f      	b.n	8008f9e <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8008f7e:	693b      	ldr	r3, [r7, #16]
 8008f80:	4a44      	ldr	r2, [pc, #272]	@ (8009094 <HAL_DAC_ConfigChannel+0x370>)
 8008f82:	4293      	cmp	r3, r2
 8008f84:	d90a      	bls.n	8008f9c <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8008f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f88:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008f8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f8e:	e006      	b.n	8008f9e <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8008f90:	68bb      	ldr	r3, [r7, #8]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f96:	4313      	orrs	r3, r2
 8008f98:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f9a:	e000      	b.n	8008f9e <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8008f9c:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	f003 0310 	and.w	r3, r3, #16
 8008fa4:	697a      	ldr	r2, [r7, #20]
 8008fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8008faa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008fac:	4313      	orrs	r3, r2
 8008fae:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008fb6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	6819      	ldr	r1, [r3, #0]
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	f003 0310 	and.w	r3, r3, #16
 8008fc4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8008fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8008fcc:	43da      	mvns	r2, r3
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	400a      	ands	r2, r1
 8008fd4:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	f003 0310 	and.w	r3, r3, #16
 8008fe4:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8008fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8008fec:	43db      	mvns	r3, r3
 8008fee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ff0:	4013      	ands	r3, r2
 8008ff2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8008ff4:	68bb      	ldr	r3, [r7, #8]
 8008ff6:	68db      	ldr	r3, [r3, #12]
 8008ff8:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	f003 0310 	and.w	r3, r3, #16
 8009000:	697a      	ldr	r2, [r7, #20]
 8009002:	fa02 f303 	lsl.w	r3, r2, r3
 8009006:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009008:	4313      	orrs	r3, r2
 800900a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009012:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	6819      	ldr	r1, [r3, #0]
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	f003 0310 	and.w	r3, r3, #16
 8009020:	22c0      	movs	r2, #192	@ 0xc0
 8009022:	fa02 f303 	lsl.w	r3, r2, r3
 8009026:	43da      	mvns	r2, r3
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	400a      	ands	r2, r1
 800902e:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8009030:	68bb      	ldr	r3, [r7, #8]
 8009032:	68db      	ldr	r3, [r3, #12]
 8009034:	089b      	lsrs	r3, r3, #2
 8009036:	f003 030f 	and.w	r3, r3, #15
 800903a:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800903c:	68bb      	ldr	r3, [r7, #8]
 800903e:	691b      	ldr	r3, [r3, #16]
 8009040:	089b      	lsrs	r3, r3, #2
 8009042:	021b      	lsls	r3, r3, #8
 8009044:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8009048:	697a      	ldr	r2, [r7, #20]
 800904a:	4313      	orrs	r3, r2
 800904c:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	f003 0310 	and.w	r3, r3, #16
 800905a:	f640 710f 	movw	r1, #3855	@ 0xf0f
 800905e:	fa01 f303 	lsl.w	r3, r1, r3
 8009062:	43db      	mvns	r3, r3
 8009064:	ea02 0103 	and.w	r1, r2, r3
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	f003 0310 	and.w	r3, r3, #16
 800906e:	697a      	ldr	r2, [r7, #20]
 8009070:	409a      	lsls	r2, r3
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	430a      	orrs	r2, r1
 8009078:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	2201      	movs	r2, #1
 800907e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	2200      	movs	r2, #0
 8009084:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8009086:	7ffb      	ldrb	r3, [r7, #31]
}
 8009088:	4618      	mov	r0, r3
 800908a:	3728      	adds	r7, #40	@ 0x28
 800908c:	46bd      	mov	sp, r7
 800908e:	bd80      	pop	{r7, pc}
 8009090:	09896800 	.word	0x09896800
 8009094:	04c4b400 	.word	0x04c4b400

08009098 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8009098:	b580      	push	{r7, lr}
 800909a:	b084      	sub	sp, #16
 800909c:	af00      	add	r7, sp, #0
 800909e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d101      	bne.n	80090aa <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80090a6:	2301      	movs	r3, #1
 80090a8:	e08d      	b.n	80091c6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	461a      	mov	r2, r3
 80090b0:	4b47      	ldr	r3, [pc, #284]	@ (80091d0 <HAL_DMA_Init+0x138>)
 80090b2:	429a      	cmp	r2, r3
 80090b4:	d80f      	bhi.n	80090d6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	461a      	mov	r2, r3
 80090bc:	4b45      	ldr	r3, [pc, #276]	@ (80091d4 <HAL_DMA_Init+0x13c>)
 80090be:	4413      	add	r3, r2
 80090c0:	4a45      	ldr	r2, [pc, #276]	@ (80091d8 <HAL_DMA_Init+0x140>)
 80090c2:	fba2 2303 	umull	r2, r3, r2, r3
 80090c6:	091b      	lsrs	r3, r3, #4
 80090c8:	009a      	lsls	r2, r3, #2
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	4a42      	ldr	r2, [pc, #264]	@ (80091dc <HAL_DMA_Init+0x144>)
 80090d2:	641a      	str	r2, [r3, #64]	@ 0x40
 80090d4:	e00e      	b.n	80090f4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	461a      	mov	r2, r3
 80090dc:	4b40      	ldr	r3, [pc, #256]	@ (80091e0 <HAL_DMA_Init+0x148>)
 80090de:	4413      	add	r3, r2
 80090e0:	4a3d      	ldr	r2, [pc, #244]	@ (80091d8 <HAL_DMA_Init+0x140>)
 80090e2:	fba2 2303 	umull	r2, r3, r2, r3
 80090e6:	091b      	lsrs	r3, r3, #4
 80090e8:	009a      	lsls	r2, r3, #2
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	4a3c      	ldr	r2, [pc, #240]	@ (80091e4 <HAL_DMA_Init+0x14c>)
 80090f2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	2202      	movs	r2, #2
 80090f8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800910a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800910e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8009118:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	691b      	ldr	r3, [r3, #16]
 800911e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009124:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	699b      	ldr	r3, [r3, #24]
 800912a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009130:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	6a1b      	ldr	r3, [r3, #32]
 8009136:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8009138:	68fa      	ldr	r2, [r7, #12]
 800913a:	4313      	orrs	r3, r2
 800913c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	68fa      	ldr	r2, [r7, #12]
 8009144:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8009146:	6878      	ldr	r0, [r7, #4]
 8009148:	f000 fa76 	bl	8009638 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	689b      	ldr	r3, [r3, #8]
 8009150:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009154:	d102      	bne.n	800915c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	2200      	movs	r2, #0
 800915a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	685a      	ldr	r2, [r3, #4]
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009164:	b2d2      	uxtb	r2, r2
 8009166:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800916c:	687a      	ldr	r2, [r7, #4]
 800916e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009170:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	685b      	ldr	r3, [r3, #4]
 8009176:	2b00      	cmp	r3, #0
 8009178:	d010      	beq.n	800919c <HAL_DMA_Init+0x104>
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	685b      	ldr	r3, [r3, #4]
 800917e:	2b04      	cmp	r3, #4
 8009180:	d80c      	bhi.n	800919c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8009182:	6878      	ldr	r0, [r7, #4]
 8009184:	f000 fa96 	bl	80096b4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800918c:	2200      	movs	r2, #0
 800918e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009194:	687a      	ldr	r2, [r7, #4]
 8009196:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8009198:	605a      	str	r2, [r3, #4]
 800919a:	e008      	b.n	80091ae <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	2200      	movs	r2, #0
 80091a0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	2200      	movs	r2, #0
 80091a6:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	2200      	movs	r2, #0
 80091ac:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	2200      	movs	r2, #0
 80091b2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	2201      	movs	r2, #1
 80091b8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	2200      	movs	r2, #0
 80091c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80091c4:	2300      	movs	r3, #0
}
 80091c6:	4618      	mov	r0, r3
 80091c8:	3710      	adds	r7, #16
 80091ca:	46bd      	mov	sp, r7
 80091cc:	bd80      	pop	{r7, pc}
 80091ce:	bf00      	nop
 80091d0:	40020407 	.word	0x40020407
 80091d4:	bffdfff8 	.word	0xbffdfff8
 80091d8:	cccccccd 	.word	0xcccccccd
 80091dc:	40020000 	.word	0x40020000
 80091e0:	bffdfbf8 	.word	0xbffdfbf8
 80091e4:	40020400 	.word	0x40020400

080091e8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b086      	sub	sp, #24
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	60f8      	str	r0, [r7, #12]
 80091f0:	60b9      	str	r1, [r7, #8]
 80091f2:	607a      	str	r2, [r7, #4]
 80091f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80091f6:	2300      	movs	r3, #0
 80091f8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009200:	2b01      	cmp	r3, #1
 8009202:	d101      	bne.n	8009208 <HAL_DMA_Start_IT+0x20>
 8009204:	2302      	movs	r3, #2
 8009206:	e066      	b.n	80092d6 <HAL_DMA_Start_IT+0xee>
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	2201      	movs	r2, #1
 800920c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8009216:	b2db      	uxtb	r3, r3
 8009218:	2b01      	cmp	r3, #1
 800921a:	d155      	bne.n	80092c8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	2202      	movs	r2, #2
 8009220:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	2200      	movs	r2, #0
 8009228:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	681a      	ldr	r2, [r3, #0]
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	f022 0201 	bic.w	r2, r2, #1
 8009238:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800923a:	683b      	ldr	r3, [r7, #0]
 800923c:	687a      	ldr	r2, [r7, #4]
 800923e:	68b9      	ldr	r1, [r7, #8]
 8009240:	68f8      	ldr	r0, [r7, #12]
 8009242:	f000 f9bb 	bl	80095bc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800924a:	2b00      	cmp	r3, #0
 800924c:	d008      	beq.n	8009260 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	681a      	ldr	r2, [r3, #0]
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	f042 020e 	orr.w	r2, r2, #14
 800925c:	601a      	str	r2, [r3, #0]
 800925e:	e00f      	b.n	8009280 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	681a      	ldr	r2, [r3, #0]
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	f022 0204 	bic.w	r2, r2, #4
 800926e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	681a      	ldr	r2, [r3, #0]
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	f042 020a 	orr.w	r2, r2, #10
 800927e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800928a:	2b00      	cmp	r3, #0
 800928c:	d007      	beq.n	800929e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009292:	681a      	ldr	r2, [r3, #0]
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009298:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800929c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d007      	beq.n	80092b6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092aa:	681a      	ldr	r2, [r3, #0]
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092b0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80092b4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	681a      	ldr	r2, [r3, #0]
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	f042 0201 	orr.w	r2, r2, #1
 80092c4:	601a      	str	r2, [r3, #0]
 80092c6:	e005      	b.n	80092d4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	2200      	movs	r2, #0
 80092cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80092d0:	2302      	movs	r3, #2
 80092d2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80092d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80092d6:	4618      	mov	r0, r3
 80092d8:	3718      	adds	r7, #24
 80092da:	46bd      	mov	sp, r7
 80092dc:	bd80      	pop	{r7, pc}

080092de <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80092de:	b480      	push	{r7}
 80092e0:	b085      	sub	sp, #20
 80092e2:	af00      	add	r7, sp, #0
 80092e4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80092e6:	2300      	movs	r3, #0
 80092e8:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80092f0:	b2db      	uxtb	r3, r3
 80092f2:	2b02      	cmp	r3, #2
 80092f4:	d005      	beq.n	8009302 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	2204      	movs	r2, #4
 80092fa:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80092fc:	2301      	movs	r3, #1
 80092fe:	73fb      	strb	r3, [r7, #15]
 8009300:	e037      	b.n	8009372 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	681a      	ldr	r2, [r3, #0]
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	f022 020e 	bic.w	r2, r2, #14
 8009310:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009316:	681a      	ldr	r2, [r3, #0]
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800931c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009320:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	681a      	ldr	r2, [r3, #0]
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	f022 0201 	bic.w	r2, r2, #1
 8009330:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009336:	f003 021f 	and.w	r2, r3, #31
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800933e:	2101      	movs	r1, #1
 8009340:	fa01 f202 	lsl.w	r2, r1, r2
 8009344:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800934a:	687a      	ldr	r2, [r7, #4]
 800934c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800934e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009354:	2b00      	cmp	r3, #0
 8009356:	d00c      	beq.n	8009372 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800935c:	681a      	ldr	r2, [r3, #0]
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009362:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009366:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800936c:	687a      	ldr	r2, [r7, #4]
 800936e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8009370:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	2201      	movs	r2, #1
 8009376:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	2200      	movs	r2, #0
 800937e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8009382:	7bfb      	ldrb	r3, [r7, #15]
}
 8009384:	4618      	mov	r0, r3
 8009386:	3714      	adds	r7, #20
 8009388:	46bd      	mov	sp, r7
 800938a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938e:	4770      	bx	lr

08009390 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8009390:	b580      	push	{r7, lr}
 8009392:	b084      	sub	sp, #16
 8009394:	af00      	add	r7, sp, #0
 8009396:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009398:	2300      	movs	r3, #0
 800939a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80093a2:	b2db      	uxtb	r3, r3
 80093a4:	2b02      	cmp	r3, #2
 80093a6:	d00d      	beq.n	80093c4 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	2204      	movs	r2, #4
 80093ac:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	2201      	movs	r2, #1
 80093b2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	2200      	movs	r2, #0
 80093ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80093be:	2301      	movs	r3, #1
 80093c0:	73fb      	strb	r3, [r7, #15]
 80093c2:	e047      	b.n	8009454 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	681a      	ldr	r2, [r3, #0]
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	f022 020e 	bic.w	r2, r2, #14
 80093d2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	681a      	ldr	r2, [r3, #0]
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	f022 0201 	bic.w	r2, r2, #1
 80093e2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80093e8:	681a      	ldr	r2, [r3, #0]
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80093ee:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80093f2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093f8:	f003 021f 	and.w	r2, r3, #31
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009400:	2101      	movs	r1, #1
 8009402:	fa01 f202 	lsl.w	r2, r1, r2
 8009406:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800940c:	687a      	ldr	r2, [r7, #4]
 800940e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009410:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009416:	2b00      	cmp	r3, #0
 8009418:	d00c      	beq.n	8009434 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800941e:	681a      	ldr	r2, [r3, #0]
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009424:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009428:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800942e:	687a      	ldr	r2, [r7, #4]
 8009430:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8009432:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	2201      	movs	r2, #1
 8009438:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	2200      	movs	r2, #0
 8009440:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009448:	2b00      	cmp	r3, #0
 800944a:	d003      	beq.n	8009454 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009450:	6878      	ldr	r0, [r7, #4]
 8009452:	4798      	blx	r3
    }
  }
  return status;
 8009454:	7bfb      	ldrb	r3, [r7, #15]
}
 8009456:	4618      	mov	r0, r3
 8009458:	3710      	adds	r7, #16
 800945a:	46bd      	mov	sp, r7
 800945c:	bd80      	pop	{r7, pc}

0800945e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800945e:	b580      	push	{r7, lr}
 8009460:	b084      	sub	sp, #16
 8009462:	af00      	add	r7, sp, #0
 8009464:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800947a:	f003 031f 	and.w	r3, r3, #31
 800947e:	2204      	movs	r2, #4
 8009480:	409a      	lsls	r2, r3
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	4013      	ands	r3, r2
 8009486:	2b00      	cmp	r3, #0
 8009488:	d026      	beq.n	80094d8 <HAL_DMA_IRQHandler+0x7a>
 800948a:	68bb      	ldr	r3, [r7, #8]
 800948c:	f003 0304 	and.w	r3, r3, #4
 8009490:	2b00      	cmp	r3, #0
 8009492:	d021      	beq.n	80094d8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	f003 0320 	and.w	r3, r3, #32
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d107      	bne.n	80094b2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	681a      	ldr	r2, [r3, #0]
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	f022 0204 	bic.w	r2, r2, #4
 80094b0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094b6:	f003 021f 	and.w	r2, r3, #31
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094be:	2104      	movs	r1, #4
 80094c0:	fa01 f202 	lsl.w	r2, r1, r2
 80094c4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d071      	beq.n	80095b2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094d2:	6878      	ldr	r0, [r7, #4]
 80094d4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80094d6:	e06c      	b.n	80095b2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094dc:	f003 031f 	and.w	r3, r3, #31
 80094e0:	2202      	movs	r2, #2
 80094e2:	409a      	lsls	r2, r3
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	4013      	ands	r3, r2
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d02e      	beq.n	800954a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80094ec:	68bb      	ldr	r3, [r7, #8]
 80094ee:	f003 0302 	and.w	r3, r3, #2
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d029      	beq.n	800954a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	f003 0320 	and.w	r3, r3, #32
 8009500:	2b00      	cmp	r3, #0
 8009502:	d10b      	bne.n	800951c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	681a      	ldr	r2, [r3, #0]
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	f022 020a 	bic.w	r2, r2, #10
 8009512:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2201      	movs	r2, #1
 8009518:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009520:	f003 021f 	and.w	r2, r3, #31
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009528:	2102      	movs	r1, #2
 800952a:	fa01 f202 	lsl.w	r2, r1, r2
 800952e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	2200      	movs	r2, #0
 8009534:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800953c:	2b00      	cmp	r3, #0
 800953e:	d038      	beq.n	80095b2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009544:	6878      	ldr	r0, [r7, #4]
 8009546:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8009548:	e033      	b.n	80095b2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800954e:	f003 031f 	and.w	r3, r3, #31
 8009552:	2208      	movs	r2, #8
 8009554:	409a      	lsls	r2, r3
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	4013      	ands	r3, r2
 800955a:	2b00      	cmp	r3, #0
 800955c:	d02a      	beq.n	80095b4 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800955e:	68bb      	ldr	r3, [r7, #8]
 8009560:	f003 0308 	and.w	r3, r3, #8
 8009564:	2b00      	cmp	r3, #0
 8009566:	d025      	beq.n	80095b4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	681a      	ldr	r2, [r3, #0]
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	f022 020e 	bic.w	r2, r2, #14
 8009576:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800957c:	f003 021f 	and.w	r2, r3, #31
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009584:	2101      	movs	r1, #1
 8009586:	fa01 f202 	lsl.w	r2, r1, r2
 800958a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2201      	movs	r2, #1
 8009590:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	2201      	movs	r2, #1
 8009596:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	2200      	movs	r2, #0
 800959e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d004      	beq.n	80095b4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80095ae:	6878      	ldr	r0, [r7, #4]
 80095b0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80095b2:	bf00      	nop
 80095b4:	bf00      	nop
}
 80095b6:	3710      	adds	r7, #16
 80095b8:	46bd      	mov	sp, r7
 80095ba:	bd80      	pop	{r7, pc}

080095bc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80095bc:	b480      	push	{r7}
 80095be:	b085      	sub	sp, #20
 80095c0:	af00      	add	r7, sp, #0
 80095c2:	60f8      	str	r0, [r7, #12]
 80095c4:	60b9      	str	r1, [r7, #8]
 80095c6:	607a      	str	r2, [r7, #4]
 80095c8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80095ce:	68fa      	ldr	r2, [r7, #12]
 80095d0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80095d2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d004      	beq.n	80095e6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80095e0:	68fa      	ldr	r2, [r7, #12]
 80095e2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80095e4:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80095ea:	f003 021f 	and.w	r2, r3, #31
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095f2:	2101      	movs	r1, #1
 80095f4:	fa01 f202 	lsl.w	r2, r1, r2
 80095f8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	683a      	ldr	r2, [r7, #0]
 8009600:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	689b      	ldr	r3, [r3, #8]
 8009606:	2b10      	cmp	r3, #16
 8009608:	d108      	bne.n	800961c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	687a      	ldr	r2, [r7, #4]
 8009610:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	68ba      	ldr	r2, [r7, #8]
 8009618:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800961a:	e007      	b.n	800962c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	68ba      	ldr	r2, [r7, #8]
 8009622:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	687a      	ldr	r2, [r7, #4]
 800962a:	60da      	str	r2, [r3, #12]
}
 800962c:	bf00      	nop
 800962e:	3714      	adds	r7, #20
 8009630:	46bd      	mov	sp, r7
 8009632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009636:	4770      	bx	lr

08009638 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009638:	b480      	push	{r7}
 800963a:	b087      	sub	sp, #28
 800963c:	af00      	add	r7, sp, #0
 800963e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	461a      	mov	r2, r3
 8009646:	4b16      	ldr	r3, [pc, #88]	@ (80096a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8009648:	429a      	cmp	r2, r3
 800964a:	d802      	bhi.n	8009652 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800964c:	4b15      	ldr	r3, [pc, #84]	@ (80096a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800964e:	617b      	str	r3, [r7, #20]
 8009650:	e001      	b.n	8009656 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8009652:	4b15      	ldr	r3, [pc, #84]	@ (80096a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8009654:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8009656:	697b      	ldr	r3, [r7, #20]
 8009658:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	b2db      	uxtb	r3, r3
 8009660:	3b08      	subs	r3, #8
 8009662:	4a12      	ldr	r2, [pc, #72]	@ (80096ac <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8009664:	fba2 2303 	umull	r2, r3, r2, r3
 8009668:	091b      	lsrs	r3, r3, #4
 800966a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009670:	089b      	lsrs	r3, r3, #2
 8009672:	009a      	lsls	r2, r3, #2
 8009674:	693b      	ldr	r3, [r7, #16]
 8009676:	4413      	add	r3, r2
 8009678:	461a      	mov	r2, r3
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	4a0b      	ldr	r2, [pc, #44]	@ (80096b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8009682:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	f003 031f 	and.w	r3, r3, #31
 800968a:	2201      	movs	r2, #1
 800968c:	409a      	lsls	r2, r3
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8009692:	bf00      	nop
 8009694:	371c      	adds	r7, #28
 8009696:	46bd      	mov	sp, r7
 8009698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969c:	4770      	bx	lr
 800969e:	bf00      	nop
 80096a0:	40020407 	.word	0x40020407
 80096a4:	40020800 	.word	0x40020800
 80096a8:	40020820 	.word	0x40020820
 80096ac:	cccccccd 	.word	0xcccccccd
 80096b0:	40020880 	.word	0x40020880

080096b4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80096b4:	b480      	push	{r7}
 80096b6:	b085      	sub	sp, #20
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	685b      	ldr	r3, [r3, #4]
 80096c0:	b2db      	uxtb	r3, r3
 80096c2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80096c4:	68fa      	ldr	r2, [r7, #12]
 80096c6:	4b0b      	ldr	r3, [pc, #44]	@ (80096f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80096c8:	4413      	add	r3, r2
 80096ca:	009b      	lsls	r3, r3, #2
 80096cc:	461a      	mov	r2, r3
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	4a08      	ldr	r2, [pc, #32]	@ (80096f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80096d6:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	3b01      	subs	r3, #1
 80096dc:	f003 031f 	and.w	r3, r3, #31
 80096e0:	2201      	movs	r2, #1
 80096e2:	409a      	lsls	r2, r3
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80096e8:	bf00      	nop
 80096ea:	3714      	adds	r7, #20
 80096ec:	46bd      	mov	sp, r7
 80096ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f2:	4770      	bx	lr
 80096f4:	1000823f 	.word	0x1000823f
 80096f8:	40020940 	.word	0x40020940

080096fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80096fc:	b480      	push	{r7}
 80096fe:	b087      	sub	sp, #28
 8009700:	af00      	add	r7, sp, #0
 8009702:	6078      	str	r0, [r7, #4]
 8009704:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8009706:	2300      	movs	r3, #0
 8009708:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800970a:	e15a      	b.n	80099c2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800970c:	683b      	ldr	r3, [r7, #0]
 800970e:	681a      	ldr	r2, [r3, #0]
 8009710:	2101      	movs	r1, #1
 8009712:	697b      	ldr	r3, [r7, #20]
 8009714:	fa01 f303 	lsl.w	r3, r1, r3
 8009718:	4013      	ands	r3, r2
 800971a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	2b00      	cmp	r3, #0
 8009720:	f000 814c 	beq.w	80099bc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8009724:	683b      	ldr	r3, [r7, #0]
 8009726:	685b      	ldr	r3, [r3, #4]
 8009728:	f003 0303 	and.w	r3, r3, #3
 800972c:	2b01      	cmp	r3, #1
 800972e:	d005      	beq.n	800973c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8009730:	683b      	ldr	r3, [r7, #0]
 8009732:	685b      	ldr	r3, [r3, #4]
 8009734:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8009738:	2b02      	cmp	r3, #2
 800973a:	d130      	bne.n	800979e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	689b      	ldr	r3, [r3, #8]
 8009740:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8009742:	697b      	ldr	r3, [r7, #20]
 8009744:	005b      	lsls	r3, r3, #1
 8009746:	2203      	movs	r2, #3
 8009748:	fa02 f303 	lsl.w	r3, r2, r3
 800974c:	43db      	mvns	r3, r3
 800974e:	693a      	ldr	r2, [r7, #16]
 8009750:	4013      	ands	r3, r2
 8009752:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8009754:	683b      	ldr	r3, [r7, #0]
 8009756:	68da      	ldr	r2, [r3, #12]
 8009758:	697b      	ldr	r3, [r7, #20]
 800975a:	005b      	lsls	r3, r3, #1
 800975c:	fa02 f303 	lsl.w	r3, r2, r3
 8009760:	693a      	ldr	r2, [r7, #16]
 8009762:	4313      	orrs	r3, r2
 8009764:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	693a      	ldr	r2, [r7, #16]
 800976a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	685b      	ldr	r3, [r3, #4]
 8009770:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8009772:	2201      	movs	r2, #1
 8009774:	697b      	ldr	r3, [r7, #20]
 8009776:	fa02 f303 	lsl.w	r3, r2, r3
 800977a:	43db      	mvns	r3, r3
 800977c:	693a      	ldr	r2, [r7, #16]
 800977e:	4013      	ands	r3, r2
 8009780:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009782:	683b      	ldr	r3, [r7, #0]
 8009784:	685b      	ldr	r3, [r3, #4]
 8009786:	091b      	lsrs	r3, r3, #4
 8009788:	f003 0201 	and.w	r2, r3, #1
 800978c:	697b      	ldr	r3, [r7, #20]
 800978e:	fa02 f303 	lsl.w	r3, r2, r3
 8009792:	693a      	ldr	r2, [r7, #16]
 8009794:	4313      	orrs	r3, r2
 8009796:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	693a      	ldr	r2, [r7, #16]
 800979c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800979e:	683b      	ldr	r3, [r7, #0]
 80097a0:	685b      	ldr	r3, [r3, #4]
 80097a2:	f003 0303 	and.w	r3, r3, #3
 80097a6:	2b03      	cmp	r3, #3
 80097a8:	d017      	beq.n	80097da <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	68db      	ldr	r3, [r3, #12]
 80097ae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80097b0:	697b      	ldr	r3, [r7, #20]
 80097b2:	005b      	lsls	r3, r3, #1
 80097b4:	2203      	movs	r2, #3
 80097b6:	fa02 f303 	lsl.w	r3, r2, r3
 80097ba:	43db      	mvns	r3, r3
 80097bc:	693a      	ldr	r2, [r7, #16]
 80097be:	4013      	ands	r3, r2
 80097c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	689a      	ldr	r2, [r3, #8]
 80097c6:	697b      	ldr	r3, [r7, #20]
 80097c8:	005b      	lsls	r3, r3, #1
 80097ca:	fa02 f303 	lsl.w	r3, r2, r3
 80097ce:	693a      	ldr	r2, [r7, #16]
 80097d0:	4313      	orrs	r3, r2
 80097d2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	693a      	ldr	r2, [r7, #16]
 80097d8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80097da:	683b      	ldr	r3, [r7, #0]
 80097dc:	685b      	ldr	r3, [r3, #4]
 80097de:	f003 0303 	and.w	r3, r3, #3
 80097e2:	2b02      	cmp	r3, #2
 80097e4:	d123      	bne.n	800982e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80097e6:	697b      	ldr	r3, [r7, #20]
 80097e8:	08da      	lsrs	r2, r3, #3
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	3208      	adds	r2, #8
 80097ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097f2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80097f4:	697b      	ldr	r3, [r7, #20]
 80097f6:	f003 0307 	and.w	r3, r3, #7
 80097fa:	009b      	lsls	r3, r3, #2
 80097fc:	220f      	movs	r2, #15
 80097fe:	fa02 f303 	lsl.w	r3, r2, r3
 8009802:	43db      	mvns	r3, r3
 8009804:	693a      	ldr	r2, [r7, #16]
 8009806:	4013      	ands	r3, r2
 8009808:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800980a:	683b      	ldr	r3, [r7, #0]
 800980c:	691a      	ldr	r2, [r3, #16]
 800980e:	697b      	ldr	r3, [r7, #20]
 8009810:	f003 0307 	and.w	r3, r3, #7
 8009814:	009b      	lsls	r3, r3, #2
 8009816:	fa02 f303 	lsl.w	r3, r2, r3
 800981a:	693a      	ldr	r2, [r7, #16]
 800981c:	4313      	orrs	r3, r2
 800981e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8009820:	697b      	ldr	r3, [r7, #20]
 8009822:	08da      	lsrs	r2, r3, #3
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	3208      	adds	r2, #8
 8009828:	6939      	ldr	r1, [r7, #16]
 800982a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8009834:	697b      	ldr	r3, [r7, #20]
 8009836:	005b      	lsls	r3, r3, #1
 8009838:	2203      	movs	r2, #3
 800983a:	fa02 f303 	lsl.w	r3, r2, r3
 800983e:	43db      	mvns	r3, r3
 8009840:	693a      	ldr	r2, [r7, #16]
 8009842:	4013      	ands	r3, r2
 8009844:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8009846:	683b      	ldr	r3, [r7, #0]
 8009848:	685b      	ldr	r3, [r3, #4]
 800984a:	f003 0203 	and.w	r2, r3, #3
 800984e:	697b      	ldr	r3, [r7, #20]
 8009850:	005b      	lsls	r3, r3, #1
 8009852:	fa02 f303 	lsl.w	r3, r2, r3
 8009856:	693a      	ldr	r2, [r7, #16]
 8009858:	4313      	orrs	r3, r2
 800985a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	693a      	ldr	r2, [r7, #16]
 8009860:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8009862:	683b      	ldr	r3, [r7, #0]
 8009864:	685b      	ldr	r3, [r3, #4]
 8009866:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800986a:	2b00      	cmp	r3, #0
 800986c:	f000 80a6 	beq.w	80099bc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009870:	4b5b      	ldr	r3, [pc, #364]	@ (80099e0 <HAL_GPIO_Init+0x2e4>)
 8009872:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009874:	4a5a      	ldr	r2, [pc, #360]	@ (80099e0 <HAL_GPIO_Init+0x2e4>)
 8009876:	f043 0301 	orr.w	r3, r3, #1
 800987a:	6613      	str	r3, [r2, #96]	@ 0x60
 800987c:	4b58      	ldr	r3, [pc, #352]	@ (80099e0 <HAL_GPIO_Init+0x2e4>)
 800987e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009880:	f003 0301 	and.w	r3, r3, #1
 8009884:	60bb      	str	r3, [r7, #8]
 8009886:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8009888:	4a56      	ldr	r2, [pc, #344]	@ (80099e4 <HAL_GPIO_Init+0x2e8>)
 800988a:	697b      	ldr	r3, [r7, #20]
 800988c:	089b      	lsrs	r3, r3, #2
 800988e:	3302      	adds	r3, #2
 8009890:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009894:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8009896:	697b      	ldr	r3, [r7, #20]
 8009898:	f003 0303 	and.w	r3, r3, #3
 800989c:	009b      	lsls	r3, r3, #2
 800989e:	220f      	movs	r2, #15
 80098a0:	fa02 f303 	lsl.w	r3, r2, r3
 80098a4:	43db      	mvns	r3, r3
 80098a6:	693a      	ldr	r2, [r7, #16]
 80098a8:	4013      	ands	r3, r2
 80098aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80098b2:	d01f      	beq.n	80098f4 <HAL_GPIO_Init+0x1f8>
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	4a4c      	ldr	r2, [pc, #304]	@ (80099e8 <HAL_GPIO_Init+0x2ec>)
 80098b8:	4293      	cmp	r3, r2
 80098ba:	d019      	beq.n	80098f0 <HAL_GPIO_Init+0x1f4>
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	4a4b      	ldr	r2, [pc, #300]	@ (80099ec <HAL_GPIO_Init+0x2f0>)
 80098c0:	4293      	cmp	r3, r2
 80098c2:	d013      	beq.n	80098ec <HAL_GPIO_Init+0x1f0>
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	4a4a      	ldr	r2, [pc, #296]	@ (80099f0 <HAL_GPIO_Init+0x2f4>)
 80098c8:	4293      	cmp	r3, r2
 80098ca:	d00d      	beq.n	80098e8 <HAL_GPIO_Init+0x1ec>
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	4a49      	ldr	r2, [pc, #292]	@ (80099f4 <HAL_GPIO_Init+0x2f8>)
 80098d0:	4293      	cmp	r3, r2
 80098d2:	d007      	beq.n	80098e4 <HAL_GPIO_Init+0x1e8>
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	4a48      	ldr	r2, [pc, #288]	@ (80099f8 <HAL_GPIO_Init+0x2fc>)
 80098d8:	4293      	cmp	r3, r2
 80098da:	d101      	bne.n	80098e0 <HAL_GPIO_Init+0x1e4>
 80098dc:	2305      	movs	r3, #5
 80098de:	e00a      	b.n	80098f6 <HAL_GPIO_Init+0x1fa>
 80098e0:	2306      	movs	r3, #6
 80098e2:	e008      	b.n	80098f6 <HAL_GPIO_Init+0x1fa>
 80098e4:	2304      	movs	r3, #4
 80098e6:	e006      	b.n	80098f6 <HAL_GPIO_Init+0x1fa>
 80098e8:	2303      	movs	r3, #3
 80098ea:	e004      	b.n	80098f6 <HAL_GPIO_Init+0x1fa>
 80098ec:	2302      	movs	r3, #2
 80098ee:	e002      	b.n	80098f6 <HAL_GPIO_Init+0x1fa>
 80098f0:	2301      	movs	r3, #1
 80098f2:	e000      	b.n	80098f6 <HAL_GPIO_Init+0x1fa>
 80098f4:	2300      	movs	r3, #0
 80098f6:	697a      	ldr	r2, [r7, #20]
 80098f8:	f002 0203 	and.w	r2, r2, #3
 80098fc:	0092      	lsls	r2, r2, #2
 80098fe:	4093      	lsls	r3, r2
 8009900:	693a      	ldr	r2, [r7, #16]
 8009902:	4313      	orrs	r3, r2
 8009904:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8009906:	4937      	ldr	r1, [pc, #220]	@ (80099e4 <HAL_GPIO_Init+0x2e8>)
 8009908:	697b      	ldr	r3, [r7, #20]
 800990a:	089b      	lsrs	r3, r3, #2
 800990c:	3302      	adds	r3, #2
 800990e:	693a      	ldr	r2, [r7, #16]
 8009910:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8009914:	4b39      	ldr	r3, [pc, #228]	@ (80099fc <HAL_GPIO_Init+0x300>)
 8009916:	689b      	ldr	r3, [r3, #8]
 8009918:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	43db      	mvns	r3, r3
 800991e:	693a      	ldr	r2, [r7, #16]
 8009920:	4013      	ands	r3, r2
 8009922:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8009924:	683b      	ldr	r3, [r7, #0]
 8009926:	685b      	ldr	r3, [r3, #4]
 8009928:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800992c:	2b00      	cmp	r3, #0
 800992e:	d003      	beq.n	8009938 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8009930:	693a      	ldr	r2, [r7, #16]
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	4313      	orrs	r3, r2
 8009936:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8009938:	4a30      	ldr	r2, [pc, #192]	@ (80099fc <HAL_GPIO_Init+0x300>)
 800993a:	693b      	ldr	r3, [r7, #16]
 800993c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800993e:	4b2f      	ldr	r3, [pc, #188]	@ (80099fc <HAL_GPIO_Init+0x300>)
 8009940:	68db      	ldr	r3, [r3, #12]
 8009942:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	43db      	mvns	r3, r3
 8009948:	693a      	ldr	r2, [r7, #16]
 800994a:	4013      	ands	r3, r2
 800994c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800994e:	683b      	ldr	r3, [r7, #0]
 8009950:	685b      	ldr	r3, [r3, #4]
 8009952:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009956:	2b00      	cmp	r3, #0
 8009958:	d003      	beq.n	8009962 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800995a:	693a      	ldr	r2, [r7, #16]
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	4313      	orrs	r3, r2
 8009960:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8009962:	4a26      	ldr	r2, [pc, #152]	@ (80099fc <HAL_GPIO_Init+0x300>)
 8009964:	693b      	ldr	r3, [r7, #16]
 8009966:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8009968:	4b24      	ldr	r3, [pc, #144]	@ (80099fc <HAL_GPIO_Init+0x300>)
 800996a:	685b      	ldr	r3, [r3, #4]
 800996c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	43db      	mvns	r3, r3
 8009972:	693a      	ldr	r2, [r7, #16]
 8009974:	4013      	ands	r3, r2
 8009976:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8009978:	683b      	ldr	r3, [r7, #0]
 800997a:	685b      	ldr	r3, [r3, #4]
 800997c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009980:	2b00      	cmp	r3, #0
 8009982:	d003      	beq.n	800998c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8009984:	693a      	ldr	r2, [r7, #16]
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	4313      	orrs	r3, r2
 800998a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800998c:	4a1b      	ldr	r2, [pc, #108]	@ (80099fc <HAL_GPIO_Init+0x300>)
 800998e:	693b      	ldr	r3, [r7, #16]
 8009990:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8009992:	4b1a      	ldr	r3, [pc, #104]	@ (80099fc <HAL_GPIO_Init+0x300>)
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	43db      	mvns	r3, r3
 800999c:	693a      	ldr	r2, [r7, #16]
 800999e:	4013      	ands	r3, r2
 80099a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80099a2:	683b      	ldr	r3, [r7, #0]
 80099a4:	685b      	ldr	r3, [r3, #4]
 80099a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d003      	beq.n	80099b6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80099ae:	693a      	ldr	r2, [r7, #16]
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	4313      	orrs	r3, r2
 80099b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80099b6:	4a11      	ldr	r2, [pc, #68]	@ (80099fc <HAL_GPIO_Init+0x300>)
 80099b8:	693b      	ldr	r3, [r7, #16]
 80099ba:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80099bc:	697b      	ldr	r3, [r7, #20]
 80099be:	3301      	adds	r3, #1
 80099c0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80099c2:	683b      	ldr	r3, [r7, #0]
 80099c4:	681a      	ldr	r2, [r3, #0]
 80099c6:	697b      	ldr	r3, [r7, #20]
 80099c8:	fa22 f303 	lsr.w	r3, r2, r3
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	f47f ae9d 	bne.w	800970c <HAL_GPIO_Init+0x10>
  }
}
 80099d2:	bf00      	nop
 80099d4:	bf00      	nop
 80099d6:	371c      	adds	r7, #28
 80099d8:	46bd      	mov	sp, r7
 80099da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099de:	4770      	bx	lr
 80099e0:	40021000 	.word	0x40021000
 80099e4:	40010000 	.word	0x40010000
 80099e8:	48000400 	.word	0x48000400
 80099ec:	48000800 	.word	0x48000800
 80099f0:	48000c00 	.word	0x48000c00
 80099f4:	48001000 	.word	0x48001000
 80099f8:	48001400 	.word	0x48001400
 80099fc:	40010400 	.word	0x40010400

08009a00 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8009a00:	b480      	push	{r7}
 8009a02:	b085      	sub	sp, #20
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	6078      	str	r0, [r7, #4]
 8009a08:	460b      	mov	r3, r1
 8009a0a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	691a      	ldr	r2, [r3, #16]
 8009a10:	887b      	ldrh	r3, [r7, #2]
 8009a12:	4013      	ands	r3, r2
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d002      	beq.n	8009a1e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8009a18:	2301      	movs	r3, #1
 8009a1a:	73fb      	strb	r3, [r7, #15]
 8009a1c:	e001      	b.n	8009a22 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8009a1e:	2300      	movs	r3, #0
 8009a20:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009a22:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a24:	4618      	mov	r0, r3
 8009a26:	3714      	adds	r7, #20
 8009a28:	46bd      	mov	sp, r7
 8009a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a2e:	4770      	bx	lr

08009a30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009a30:	b480      	push	{r7}
 8009a32:	b083      	sub	sp, #12
 8009a34:	af00      	add	r7, sp, #0
 8009a36:	6078      	str	r0, [r7, #4]
 8009a38:	460b      	mov	r3, r1
 8009a3a:	807b      	strh	r3, [r7, #2]
 8009a3c:	4613      	mov	r3, r2
 8009a3e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8009a40:	787b      	ldrb	r3, [r7, #1]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d003      	beq.n	8009a4e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8009a46:	887a      	ldrh	r2, [r7, #2]
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8009a4c:	e002      	b.n	8009a54 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8009a4e:	887a      	ldrh	r2, [r7, #2]
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8009a54:	bf00      	nop
 8009a56:	370c      	adds	r7, #12
 8009a58:	46bd      	mov	sp, r7
 8009a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a5e:	4770      	bx	lr

08009a60 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009a60:	b580      	push	{r7, lr}
 8009a62:	b082      	sub	sp, #8
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d101      	bne.n	8009a72 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009a6e:	2301      	movs	r3, #1
 8009a70:	e08d      	b.n	8009b8e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009a78:	b2db      	uxtb	r3, r3
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d106      	bne.n	8009a8c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	2200      	movs	r2, #0
 8009a82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8009a86:	6878      	ldr	r0, [r7, #4]
 8009a88:	f7fa f972 	bl	8003d70 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	2224      	movs	r2, #36	@ 0x24
 8009a90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	681a      	ldr	r2, [r3, #0]
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	f022 0201 	bic.w	r2, r2, #1
 8009aa2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	685a      	ldr	r2, [r3, #4]
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8009ab0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	689a      	ldr	r2, [r3, #8]
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009ac0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	68db      	ldr	r3, [r3, #12]
 8009ac6:	2b01      	cmp	r3, #1
 8009ac8:	d107      	bne.n	8009ada <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	689a      	ldr	r2, [r3, #8]
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009ad6:	609a      	str	r2, [r3, #8]
 8009ad8:	e006      	b.n	8009ae8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	689a      	ldr	r2, [r3, #8]
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8009ae6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	68db      	ldr	r3, [r3, #12]
 8009aec:	2b02      	cmp	r3, #2
 8009aee:	d108      	bne.n	8009b02 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	685a      	ldr	r2, [r3, #4]
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009afe:	605a      	str	r2, [r3, #4]
 8009b00:	e007      	b.n	8009b12 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	685a      	ldr	r2, [r3, #4]
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009b10:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	685b      	ldr	r3, [r3, #4]
 8009b18:	687a      	ldr	r2, [r7, #4]
 8009b1a:	6812      	ldr	r2, [r2, #0]
 8009b1c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8009b20:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009b24:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	68da      	ldr	r2, [r3, #12]
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009b34:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	691a      	ldr	r2, [r3, #16]
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	695b      	ldr	r3, [r3, #20]
 8009b3e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	699b      	ldr	r3, [r3, #24]
 8009b46:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	430a      	orrs	r2, r1
 8009b4e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	69d9      	ldr	r1, [r3, #28]
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	6a1a      	ldr	r2, [r3, #32]
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	430a      	orrs	r2, r1
 8009b5e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	681a      	ldr	r2, [r3, #0]
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	f042 0201 	orr.w	r2, r2, #1
 8009b6e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	2200      	movs	r2, #0
 8009b74:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	2220      	movs	r2, #32
 8009b7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	2200      	movs	r2, #0
 8009b82:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	2200      	movs	r2, #0
 8009b88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8009b8c:	2300      	movs	r3, #0
}
 8009b8e:	4618      	mov	r0, r3
 8009b90:	3708      	adds	r7, #8
 8009b92:	46bd      	mov	sp, r7
 8009b94:	bd80      	pop	{r7, pc}
	...

08009b98 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8009b98:	b580      	push	{r7, lr}
 8009b9a:	b088      	sub	sp, #32
 8009b9c:	af02      	add	r7, sp, #8
 8009b9e:	60f8      	str	r0, [r7, #12]
 8009ba0:	607a      	str	r2, [r7, #4]
 8009ba2:	461a      	mov	r2, r3
 8009ba4:	460b      	mov	r3, r1
 8009ba6:	817b      	strh	r3, [r7, #10]
 8009ba8:	4613      	mov	r3, r2
 8009baa:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009bb2:	b2db      	uxtb	r3, r3
 8009bb4:	2b20      	cmp	r3, #32
 8009bb6:	f040 80fd 	bne.w	8009db4 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009bc0:	2b01      	cmp	r3, #1
 8009bc2:	d101      	bne.n	8009bc8 <HAL_I2C_Master_Transmit+0x30>
 8009bc4:	2302      	movs	r3, #2
 8009bc6:	e0f6      	b.n	8009db6 <HAL_I2C_Master_Transmit+0x21e>
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	2201      	movs	r2, #1
 8009bcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009bd0:	f7fd fa7e 	bl	80070d0 <HAL_GetTick>
 8009bd4:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009bd6:	693b      	ldr	r3, [r7, #16]
 8009bd8:	9300      	str	r3, [sp, #0]
 8009bda:	2319      	movs	r3, #25
 8009bdc:	2201      	movs	r2, #1
 8009bde:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009be2:	68f8      	ldr	r0, [r7, #12]
 8009be4:	f000 fb72 	bl	800a2cc <I2C_WaitOnFlagUntilTimeout>
 8009be8:	4603      	mov	r3, r0
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d001      	beq.n	8009bf2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8009bee:	2301      	movs	r3, #1
 8009bf0:	e0e1      	b.n	8009db6 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	2221      	movs	r2, #33	@ 0x21
 8009bf6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	2210      	movs	r2, #16
 8009bfe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	2200      	movs	r2, #0
 8009c06:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	687a      	ldr	r2, [r7, #4]
 8009c0c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	893a      	ldrh	r2, [r7, #8]
 8009c12:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	2200      	movs	r2, #0
 8009c18:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c1e:	b29b      	uxth	r3, r3
 8009c20:	2bff      	cmp	r3, #255	@ 0xff
 8009c22:	d906      	bls.n	8009c32 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	22ff      	movs	r2, #255	@ 0xff
 8009c28:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8009c2a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009c2e:	617b      	str	r3, [r7, #20]
 8009c30:	e007      	b.n	8009c42 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c36:	b29a      	uxth	r2, r3
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8009c3c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009c40:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d024      	beq.n	8009c94 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c4e:	781a      	ldrb	r2, [r3, #0]
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c5a:	1c5a      	adds	r2, r3, #1
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c64:	b29b      	uxth	r3, r3
 8009c66:	3b01      	subs	r3, #1
 8009c68:	b29a      	uxth	r2, r3
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c72:	3b01      	subs	r3, #1
 8009c74:	b29a      	uxth	r2, r3
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c7e:	b2db      	uxtb	r3, r3
 8009c80:	3301      	adds	r3, #1
 8009c82:	b2da      	uxtb	r2, r3
 8009c84:	8979      	ldrh	r1, [r7, #10]
 8009c86:	4b4e      	ldr	r3, [pc, #312]	@ (8009dc0 <HAL_I2C_Master_Transmit+0x228>)
 8009c88:	9300      	str	r3, [sp, #0]
 8009c8a:	697b      	ldr	r3, [r7, #20]
 8009c8c:	68f8      	ldr	r0, [r7, #12]
 8009c8e:	f000 fd6d 	bl	800a76c <I2C_TransferConfig>
 8009c92:	e066      	b.n	8009d62 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c98:	b2da      	uxtb	r2, r3
 8009c9a:	8979      	ldrh	r1, [r7, #10]
 8009c9c:	4b48      	ldr	r3, [pc, #288]	@ (8009dc0 <HAL_I2C_Master_Transmit+0x228>)
 8009c9e:	9300      	str	r3, [sp, #0]
 8009ca0:	697b      	ldr	r3, [r7, #20]
 8009ca2:	68f8      	ldr	r0, [r7, #12]
 8009ca4:	f000 fd62 	bl	800a76c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8009ca8:	e05b      	b.n	8009d62 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009caa:	693a      	ldr	r2, [r7, #16]
 8009cac:	6a39      	ldr	r1, [r7, #32]
 8009cae:	68f8      	ldr	r0, [r7, #12]
 8009cb0:	f000 fb65 	bl	800a37e <I2C_WaitOnTXISFlagUntilTimeout>
 8009cb4:	4603      	mov	r3, r0
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d001      	beq.n	8009cbe <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8009cba:	2301      	movs	r3, #1
 8009cbc:	e07b      	b.n	8009db6 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cc2:	781a      	ldrb	r2, [r3, #0]
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cce:	1c5a      	adds	r2, r3, #1
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009cd8:	b29b      	uxth	r3, r3
 8009cda:	3b01      	subs	r3, #1
 8009cdc:	b29a      	uxth	r2, r3
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009ce6:	3b01      	subs	r3, #1
 8009ce8:	b29a      	uxth	r2, r3
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009cf2:	b29b      	uxth	r3, r3
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d034      	beq.n	8009d62 <HAL_I2C_Master_Transmit+0x1ca>
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d130      	bne.n	8009d62 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009d00:	693b      	ldr	r3, [r7, #16]
 8009d02:	9300      	str	r3, [sp, #0]
 8009d04:	6a3b      	ldr	r3, [r7, #32]
 8009d06:	2200      	movs	r2, #0
 8009d08:	2180      	movs	r1, #128	@ 0x80
 8009d0a:	68f8      	ldr	r0, [r7, #12]
 8009d0c:	f000 fade 	bl	800a2cc <I2C_WaitOnFlagUntilTimeout>
 8009d10:	4603      	mov	r3, r0
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d001      	beq.n	8009d1a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8009d16:	2301      	movs	r3, #1
 8009d18:	e04d      	b.n	8009db6 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d1e:	b29b      	uxth	r3, r3
 8009d20:	2bff      	cmp	r3, #255	@ 0xff
 8009d22:	d90e      	bls.n	8009d42 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	22ff      	movs	r2, #255	@ 0xff
 8009d28:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d2e:	b2da      	uxtb	r2, r3
 8009d30:	8979      	ldrh	r1, [r7, #10]
 8009d32:	2300      	movs	r3, #0
 8009d34:	9300      	str	r3, [sp, #0]
 8009d36:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009d3a:	68f8      	ldr	r0, [r7, #12]
 8009d3c:	f000 fd16 	bl	800a76c <I2C_TransferConfig>
 8009d40:	e00f      	b.n	8009d62 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d46:	b29a      	uxth	r2, r3
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d50:	b2da      	uxtb	r2, r3
 8009d52:	8979      	ldrh	r1, [r7, #10]
 8009d54:	2300      	movs	r3, #0
 8009d56:	9300      	str	r3, [sp, #0]
 8009d58:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009d5c:	68f8      	ldr	r0, [r7, #12]
 8009d5e:	f000 fd05 	bl	800a76c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d66:	b29b      	uxth	r3, r3
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d19e      	bne.n	8009caa <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009d6c:	693a      	ldr	r2, [r7, #16]
 8009d6e:	6a39      	ldr	r1, [r7, #32]
 8009d70:	68f8      	ldr	r0, [r7, #12]
 8009d72:	f000 fb4b 	bl	800a40c <I2C_WaitOnSTOPFlagUntilTimeout>
 8009d76:	4603      	mov	r3, r0
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d001      	beq.n	8009d80 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8009d7c:	2301      	movs	r3, #1
 8009d7e:	e01a      	b.n	8009db6 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	2220      	movs	r2, #32
 8009d86:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	6859      	ldr	r1, [r3, #4]
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	681a      	ldr	r2, [r3, #0]
 8009d92:	4b0c      	ldr	r3, [pc, #48]	@ (8009dc4 <HAL_I2C_Master_Transmit+0x22c>)
 8009d94:	400b      	ands	r3, r1
 8009d96:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	2220      	movs	r2, #32
 8009d9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	2200      	movs	r2, #0
 8009da4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	2200      	movs	r2, #0
 8009dac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009db0:	2300      	movs	r3, #0
 8009db2:	e000      	b.n	8009db6 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8009db4:	2302      	movs	r3, #2
  }
}
 8009db6:	4618      	mov	r0, r3
 8009db8:	3718      	adds	r7, #24
 8009dba:	46bd      	mov	sp, r7
 8009dbc:	bd80      	pop	{r7, pc}
 8009dbe:	bf00      	nop
 8009dc0:	80002000 	.word	0x80002000
 8009dc4:	fe00e800 	.word	0xfe00e800

08009dc8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8009dc8:	b580      	push	{r7, lr}
 8009dca:	b088      	sub	sp, #32
 8009dcc:	af02      	add	r7, sp, #8
 8009dce:	60f8      	str	r0, [r7, #12]
 8009dd0:	607a      	str	r2, [r7, #4]
 8009dd2:	461a      	mov	r2, r3
 8009dd4:	460b      	mov	r3, r1
 8009dd6:	817b      	strh	r3, [r7, #10]
 8009dd8:	4613      	mov	r3, r2
 8009dda:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009de2:	b2db      	uxtb	r3, r3
 8009de4:	2b20      	cmp	r3, #32
 8009de6:	f040 80db 	bne.w	8009fa0 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009df0:	2b01      	cmp	r3, #1
 8009df2:	d101      	bne.n	8009df8 <HAL_I2C_Master_Receive+0x30>
 8009df4:	2302      	movs	r3, #2
 8009df6:	e0d4      	b.n	8009fa2 <HAL_I2C_Master_Receive+0x1da>
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	2201      	movs	r2, #1
 8009dfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009e00:	f7fd f966 	bl	80070d0 <HAL_GetTick>
 8009e04:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009e06:	697b      	ldr	r3, [r7, #20]
 8009e08:	9300      	str	r3, [sp, #0]
 8009e0a:	2319      	movs	r3, #25
 8009e0c:	2201      	movs	r2, #1
 8009e0e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009e12:	68f8      	ldr	r0, [r7, #12]
 8009e14:	f000 fa5a 	bl	800a2cc <I2C_WaitOnFlagUntilTimeout>
 8009e18:	4603      	mov	r3, r0
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d001      	beq.n	8009e22 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8009e1e:	2301      	movs	r3, #1
 8009e20:	e0bf      	b.n	8009fa2 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	2222      	movs	r2, #34	@ 0x22
 8009e26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	2210      	movs	r2, #16
 8009e2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	2200      	movs	r2, #0
 8009e36:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	687a      	ldr	r2, [r7, #4]
 8009e3c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	893a      	ldrh	r2, [r7, #8]
 8009e42:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	2200      	movs	r2, #0
 8009e48:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e4e:	b29b      	uxth	r3, r3
 8009e50:	2bff      	cmp	r3, #255	@ 0xff
 8009e52:	d90e      	bls.n	8009e72 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	22ff      	movs	r2, #255	@ 0xff
 8009e58:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e5e:	b2da      	uxtb	r2, r3
 8009e60:	8979      	ldrh	r1, [r7, #10]
 8009e62:	4b52      	ldr	r3, [pc, #328]	@ (8009fac <HAL_I2C_Master_Receive+0x1e4>)
 8009e64:	9300      	str	r3, [sp, #0]
 8009e66:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009e6a:	68f8      	ldr	r0, [r7, #12]
 8009e6c:	f000 fc7e 	bl	800a76c <I2C_TransferConfig>
 8009e70:	e06d      	b.n	8009f4e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e76:	b29a      	uxth	r2, r3
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e80:	b2da      	uxtb	r2, r3
 8009e82:	8979      	ldrh	r1, [r7, #10]
 8009e84:	4b49      	ldr	r3, [pc, #292]	@ (8009fac <HAL_I2C_Master_Receive+0x1e4>)
 8009e86:	9300      	str	r3, [sp, #0]
 8009e88:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009e8c:	68f8      	ldr	r0, [r7, #12]
 8009e8e:	f000 fc6d 	bl	800a76c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8009e92:	e05c      	b.n	8009f4e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009e94:	697a      	ldr	r2, [r7, #20]
 8009e96:	6a39      	ldr	r1, [r7, #32]
 8009e98:	68f8      	ldr	r0, [r7, #12]
 8009e9a:	f000 fafb 	bl	800a494 <I2C_WaitOnRXNEFlagUntilTimeout>
 8009e9e:	4603      	mov	r3, r0
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d001      	beq.n	8009ea8 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8009ea4:	2301      	movs	r3, #1
 8009ea6:	e07c      	b.n	8009fa2 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009eb2:	b2d2      	uxtb	r2, r2
 8009eb4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009eba:	1c5a      	adds	r2, r3, #1
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009ec4:	3b01      	subs	r3, #1
 8009ec6:	b29a      	uxth	r2, r3
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009ed0:	b29b      	uxth	r3, r3
 8009ed2:	3b01      	subs	r3, #1
 8009ed4:	b29a      	uxth	r2, r3
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009ede:	b29b      	uxth	r3, r3
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d034      	beq.n	8009f4e <HAL_I2C_Master_Receive+0x186>
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d130      	bne.n	8009f4e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009eec:	697b      	ldr	r3, [r7, #20]
 8009eee:	9300      	str	r3, [sp, #0]
 8009ef0:	6a3b      	ldr	r3, [r7, #32]
 8009ef2:	2200      	movs	r2, #0
 8009ef4:	2180      	movs	r1, #128	@ 0x80
 8009ef6:	68f8      	ldr	r0, [r7, #12]
 8009ef8:	f000 f9e8 	bl	800a2cc <I2C_WaitOnFlagUntilTimeout>
 8009efc:	4603      	mov	r3, r0
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d001      	beq.n	8009f06 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8009f02:	2301      	movs	r3, #1
 8009f04:	e04d      	b.n	8009fa2 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009f0a:	b29b      	uxth	r3, r3
 8009f0c:	2bff      	cmp	r3, #255	@ 0xff
 8009f0e:	d90e      	bls.n	8009f2e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	22ff      	movs	r2, #255	@ 0xff
 8009f14:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009f1a:	b2da      	uxtb	r2, r3
 8009f1c:	8979      	ldrh	r1, [r7, #10]
 8009f1e:	2300      	movs	r3, #0
 8009f20:	9300      	str	r3, [sp, #0]
 8009f22:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009f26:	68f8      	ldr	r0, [r7, #12]
 8009f28:	f000 fc20 	bl	800a76c <I2C_TransferConfig>
 8009f2c:	e00f      	b.n	8009f4e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009f32:	b29a      	uxth	r2, r3
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009f3c:	b2da      	uxtb	r2, r3
 8009f3e:	8979      	ldrh	r1, [r7, #10]
 8009f40:	2300      	movs	r3, #0
 8009f42:	9300      	str	r3, [sp, #0]
 8009f44:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009f48:	68f8      	ldr	r0, [r7, #12]
 8009f4a:	f000 fc0f 	bl	800a76c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009f52:	b29b      	uxth	r3, r3
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d19d      	bne.n	8009e94 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009f58:	697a      	ldr	r2, [r7, #20]
 8009f5a:	6a39      	ldr	r1, [r7, #32]
 8009f5c:	68f8      	ldr	r0, [r7, #12]
 8009f5e:	f000 fa55 	bl	800a40c <I2C_WaitOnSTOPFlagUntilTimeout>
 8009f62:	4603      	mov	r3, r0
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d001      	beq.n	8009f6c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8009f68:	2301      	movs	r3, #1
 8009f6a:	e01a      	b.n	8009fa2 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	2220      	movs	r2, #32
 8009f72:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	6859      	ldr	r1, [r3, #4]
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	681a      	ldr	r2, [r3, #0]
 8009f7e:	4b0c      	ldr	r3, [pc, #48]	@ (8009fb0 <HAL_I2C_Master_Receive+0x1e8>)
 8009f80:	400b      	ands	r3, r1
 8009f82:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	2220      	movs	r2, #32
 8009f88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	2200      	movs	r2, #0
 8009f90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	2200      	movs	r2, #0
 8009f98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	e000      	b.n	8009fa2 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8009fa0:	2302      	movs	r3, #2
  }
}
 8009fa2:	4618      	mov	r0, r3
 8009fa4:	3718      	adds	r7, #24
 8009fa6:	46bd      	mov	sp, r7
 8009fa8:	bd80      	pop	{r7, pc}
 8009faa:	bf00      	nop
 8009fac:	80002400 	.word	0x80002400
 8009fb0:	fe00e800 	.word	0xfe00e800

08009fb4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009fb4:	b580      	push	{r7, lr}
 8009fb6:	b088      	sub	sp, #32
 8009fb8:	af02      	add	r7, sp, #8
 8009fba:	60f8      	str	r0, [r7, #12]
 8009fbc:	4608      	mov	r0, r1
 8009fbe:	4611      	mov	r1, r2
 8009fc0:	461a      	mov	r2, r3
 8009fc2:	4603      	mov	r3, r0
 8009fc4:	817b      	strh	r3, [r7, #10]
 8009fc6:	460b      	mov	r3, r1
 8009fc8:	813b      	strh	r3, [r7, #8]
 8009fca:	4613      	mov	r3, r2
 8009fcc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009fd4:	b2db      	uxtb	r3, r3
 8009fd6:	2b20      	cmp	r3, #32
 8009fd8:	f040 80f9 	bne.w	800a1ce <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009fdc:	6a3b      	ldr	r3, [r7, #32]
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d002      	beq.n	8009fe8 <HAL_I2C_Mem_Write+0x34>
 8009fe2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d105      	bne.n	8009ff4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009fee:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8009ff0:	2301      	movs	r3, #1
 8009ff2:	e0ed      	b.n	800a1d0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009ffa:	2b01      	cmp	r3, #1
 8009ffc:	d101      	bne.n	800a002 <HAL_I2C_Mem_Write+0x4e>
 8009ffe:	2302      	movs	r3, #2
 800a000:	e0e6      	b.n	800a1d0 <HAL_I2C_Mem_Write+0x21c>
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	2201      	movs	r2, #1
 800a006:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800a00a:	f7fd f861 	bl	80070d0 <HAL_GetTick>
 800a00e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800a010:	697b      	ldr	r3, [r7, #20]
 800a012:	9300      	str	r3, [sp, #0]
 800a014:	2319      	movs	r3, #25
 800a016:	2201      	movs	r2, #1
 800a018:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800a01c:	68f8      	ldr	r0, [r7, #12]
 800a01e:	f000 f955 	bl	800a2cc <I2C_WaitOnFlagUntilTimeout>
 800a022:	4603      	mov	r3, r0
 800a024:	2b00      	cmp	r3, #0
 800a026:	d001      	beq.n	800a02c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800a028:	2301      	movs	r3, #1
 800a02a:	e0d1      	b.n	800a1d0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	2221      	movs	r2, #33	@ 0x21
 800a030:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	2240      	movs	r2, #64	@ 0x40
 800a038:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	2200      	movs	r2, #0
 800a040:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	6a3a      	ldr	r2, [r7, #32]
 800a046:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800a04c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	2200      	movs	r2, #0
 800a052:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800a054:	88f8      	ldrh	r0, [r7, #6]
 800a056:	893a      	ldrh	r2, [r7, #8]
 800a058:	8979      	ldrh	r1, [r7, #10]
 800a05a:	697b      	ldr	r3, [r7, #20]
 800a05c:	9301      	str	r3, [sp, #4]
 800a05e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a060:	9300      	str	r3, [sp, #0]
 800a062:	4603      	mov	r3, r0
 800a064:	68f8      	ldr	r0, [r7, #12]
 800a066:	f000 f8b9 	bl	800a1dc <I2C_RequestMemoryWrite>
 800a06a:	4603      	mov	r3, r0
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d005      	beq.n	800a07c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	2200      	movs	r2, #0
 800a074:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800a078:	2301      	movs	r3, #1
 800a07a:	e0a9      	b.n	800a1d0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a080:	b29b      	uxth	r3, r3
 800a082:	2bff      	cmp	r3, #255	@ 0xff
 800a084:	d90e      	bls.n	800a0a4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	22ff      	movs	r2, #255	@ 0xff
 800a08a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a090:	b2da      	uxtb	r2, r3
 800a092:	8979      	ldrh	r1, [r7, #10]
 800a094:	2300      	movs	r3, #0
 800a096:	9300      	str	r3, [sp, #0]
 800a098:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a09c:	68f8      	ldr	r0, [r7, #12]
 800a09e:	f000 fb65 	bl	800a76c <I2C_TransferConfig>
 800a0a2:	e00f      	b.n	800a0c4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a0a8:	b29a      	uxth	r2, r3
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a0b2:	b2da      	uxtb	r2, r3
 800a0b4:	8979      	ldrh	r1, [r7, #10]
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	9300      	str	r3, [sp, #0]
 800a0ba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a0be:	68f8      	ldr	r0, [r7, #12]
 800a0c0:	f000 fb54 	bl	800a76c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a0c4:	697a      	ldr	r2, [r7, #20]
 800a0c6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a0c8:	68f8      	ldr	r0, [r7, #12]
 800a0ca:	f000 f958 	bl	800a37e <I2C_WaitOnTXISFlagUntilTimeout>
 800a0ce:	4603      	mov	r3, r0
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d001      	beq.n	800a0d8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800a0d4:	2301      	movs	r3, #1
 800a0d6:	e07b      	b.n	800a1d0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0dc:	781a      	ldrb	r2, [r3, #0]
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0e8:	1c5a      	adds	r2, r3, #1
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a0f2:	b29b      	uxth	r3, r3
 800a0f4:	3b01      	subs	r3, #1
 800a0f6:	b29a      	uxth	r2, r3
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a100:	3b01      	subs	r3, #1
 800a102:	b29a      	uxth	r2, r3
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a10c:	b29b      	uxth	r3, r3
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d034      	beq.n	800a17c <HAL_I2C_Mem_Write+0x1c8>
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a116:	2b00      	cmp	r3, #0
 800a118:	d130      	bne.n	800a17c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a11a:	697b      	ldr	r3, [r7, #20]
 800a11c:	9300      	str	r3, [sp, #0]
 800a11e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a120:	2200      	movs	r2, #0
 800a122:	2180      	movs	r1, #128	@ 0x80
 800a124:	68f8      	ldr	r0, [r7, #12]
 800a126:	f000 f8d1 	bl	800a2cc <I2C_WaitOnFlagUntilTimeout>
 800a12a:	4603      	mov	r3, r0
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d001      	beq.n	800a134 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800a130:	2301      	movs	r3, #1
 800a132:	e04d      	b.n	800a1d0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a138:	b29b      	uxth	r3, r3
 800a13a:	2bff      	cmp	r3, #255	@ 0xff
 800a13c:	d90e      	bls.n	800a15c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	22ff      	movs	r2, #255	@ 0xff
 800a142:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a148:	b2da      	uxtb	r2, r3
 800a14a:	8979      	ldrh	r1, [r7, #10]
 800a14c:	2300      	movs	r3, #0
 800a14e:	9300      	str	r3, [sp, #0]
 800a150:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a154:	68f8      	ldr	r0, [r7, #12]
 800a156:	f000 fb09 	bl	800a76c <I2C_TransferConfig>
 800a15a:	e00f      	b.n	800a17c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a160:	b29a      	uxth	r2, r3
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a16a:	b2da      	uxtb	r2, r3
 800a16c:	8979      	ldrh	r1, [r7, #10]
 800a16e:	2300      	movs	r3, #0
 800a170:	9300      	str	r3, [sp, #0]
 800a172:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a176:	68f8      	ldr	r0, [r7, #12]
 800a178:	f000 faf8 	bl	800a76c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a180:	b29b      	uxth	r3, r3
 800a182:	2b00      	cmp	r3, #0
 800a184:	d19e      	bne.n	800a0c4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a186:	697a      	ldr	r2, [r7, #20]
 800a188:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a18a:	68f8      	ldr	r0, [r7, #12]
 800a18c:	f000 f93e 	bl	800a40c <I2C_WaitOnSTOPFlagUntilTimeout>
 800a190:	4603      	mov	r3, r0
 800a192:	2b00      	cmp	r3, #0
 800a194:	d001      	beq.n	800a19a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800a196:	2301      	movs	r3, #1
 800a198:	e01a      	b.n	800a1d0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	2220      	movs	r2, #32
 800a1a0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	6859      	ldr	r1, [r3, #4]
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	681a      	ldr	r2, [r3, #0]
 800a1ac:	4b0a      	ldr	r3, [pc, #40]	@ (800a1d8 <HAL_I2C_Mem_Write+0x224>)
 800a1ae:	400b      	ands	r3, r1
 800a1b0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	2220      	movs	r2, #32
 800a1b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	2200      	movs	r2, #0
 800a1be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	2200      	movs	r2, #0
 800a1c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a1ca:	2300      	movs	r3, #0
 800a1cc:	e000      	b.n	800a1d0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800a1ce:	2302      	movs	r3, #2
  }
}
 800a1d0:	4618      	mov	r0, r3
 800a1d2:	3718      	adds	r7, #24
 800a1d4:	46bd      	mov	sp, r7
 800a1d6:	bd80      	pop	{r7, pc}
 800a1d8:	fe00e800 	.word	0xfe00e800

0800a1dc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800a1dc:	b580      	push	{r7, lr}
 800a1de:	b086      	sub	sp, #24
 800a1e0:	af02      	add	r7, sp, #8
 800a1e2:	60f8      	str	r0, [r7, #12]
 800a1e4:	4608      	mov	r0, r1
 800a1e6:	4611      	mov	r1, r2
 800a1e8:	461a      	mov	r2, r3
 800a1ea:	4603      	mov	r3, r0
 800a1ec:	817b      	strh	r3, [r7, #10]
 800a1ee:	460b      	mov	r3, r1
 800a1f0:	813b      	strh	r3, [r7, #8]
 800a1f2:	4613      	mov	r3, r2
 800a1f4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800a1f6:	88fb      	ldrh	r3, [r7, #6]
 800a1f8:	b2da      	uxtb	r2, r3
 800a1fa:	8979      	ldrh	r1, [r7, #10]
 800a1fc:	4b20      	ldr	r3, [pc, #128]	@ (800a280 <I2C_RequestMemoryWrite+0xa4>)
 800a1fe:	9300      	str	r3, [sp, #0]
 800a200:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a204:	68f8      	ldr	r0, [r7, #12]
 800a206:	f000 fab1 	bl	800a76c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a20a:	69fa      	ldr	r2, [r7, #28]
 800a20c:	69b9      	ldr	r1, [r7, #24]
 800a20e:	68f8      	ldr	r0, [r7, #12]
 800a210:	f000 f8b5 	bl	800a37e <I2C_WaitOnTXISFlagUntilTimeout>
 800a214:	4603      	mov	r3, r0
 800a216:	2b00      	cmp	r3, #0
 800a218:	d001      	beq.n	800a21e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800a21a:	2301      	movs	r3, #1
 800a21c:	e02c      	b.n	800a278 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800a21e:	88fb      	ldrh	r3, [r7, #6]
 800a220:	2b01      	cmp	r3, #1
 800a222:	d105      	bne.n	800a230 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a224:	893b      	ldrh	r3, [r7, #8]
 800a226:	b2da      	uxtb	r2, r3
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	629a      	str	r2, [r3, #40]	@ 0x28
 800a22e:	e015      	b.n	800a25c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800a230:	893b      	ldrh	r3, [r7, #8]
 800a232:	0a1b      	lsrs	r3, r3, #8
 800a234:	b29b      	uxth	r3, r3
 800a236:	b2da      	uxtb	r2, r3
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a23e:	69fa      	ldr	r2, [r7, #28]
 800a240:	69b9      	ldr	r1, [r7, #24]
 800a242:	68f8      	ldr	r0, [r7, #12]
 800a244:	f000 f89b 	bl	800a37e <I2C_WaitOnTXISFlagUntilTimeout>
 800a248:	4603      	mov	r3, r0
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d001      	beq.n	800a252 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800a24e:	2301      	movs	r3, #1
 800a250:	e012      	b.n	800a278 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a252:	893b      	ldrh	r3, [r7, #8]
 800a254:	b2da      	uxtb	r2, r3
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800a25c:	69fb      	ldr	r3, [r7, #28]
 800a25e:	9300      	str	r3, [sp, #0]
 800a260:	69bb      	ldr	r3, [r7, #24]
 800a262:	2200      	movs	r2, #0
 800a264:	2180      	movs	r1, #128	@ 0x80
 800a266:	68f8      	ldr	r0, [r7, #12]
 800a268:	f000 f830 	bl	800a2cc <I2C_WaitOnFlagUntilTimeout>
 800a26c:	4603      	mov	r3, r0
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d001      	beq.n	800a276 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800a272:	2301      	movs	r3, #1
 800a274:	e000      	b.n	800a278 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800a276:	2300      	movs	r3, #0
}
 800a278:	4618      	mov	r0, r3
 800a27a:	3710      	adds	r7, #16
 800a27c:	46bd      	mov	sp, r7
 800a27e:	bd80      	pop	{r7, pc}
 800a280:	80002000 	.word	0x80002000

0800a284 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800a284:	b480      	push	{r7}
 800a286:	b083      	sub	sp, #12
 800a288:	af00      	add	r7, sp, #0
 800a28a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	699b      	ldr	r3, [r3, #24]
 800a292:	f003 0302 	and.w	r3, r3, #2
 800a296:	2b02      	cmp	r3, #2
 800a298:	d103      	bne.n	800a2a2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	2200      	movs	r2, #0
 800a2a0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	699b      	ldr	r3, [r3, #24]
 800a2a8:	f003 0301 	and.w	r3, r3, #1
 800a2ac:	2b01      	cmp	r3, #1
 800a2ae:	d007      	beq.n	800a2c0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	699a      	ldr	r2, [r3, #24]
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	f042 0201 	orr.w	r2, r2, #1
 800a2be:	619a      	str	r2, [r3, #24]
  }
}
 800a2c0:	bf00      	nop
 800a2c2:	370c      	adds	r7, #12
 800a2c4:	46bd      	mov	sp, r7
 800a2c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ca:	4770      	bx	lr

0800a2cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800a2cc:	b580      	push	{r7, lr}
 800a2ce:	b084      	sub	sp, #16
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	60f8      	str	r0, [r7, #12]
 800a2d4:	60b9      	str	r1, [r7, #8]
 800a2d6:	603b      	str	r3, [r7, #0]
 800a2d8:	4613      	mov	r3, r2
 800a2da:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a2dc:	e03b      	b.n	800a356 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a2de:	69ba      	ldr	r2, [r7, #24]
 800a2e0:	6839      	ldr	r1, [r7, #0]
 800a2e2:	68f8      	ldr	r0, [r7, #12]
 800a2e4:	f000 f962 	bl	800a5ac <I2C_IsErrorOccurred>
 800a2e8:	4603      	mov	r3, r0
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d001      	beq.n	800a2f2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800a2ee:	2301      	movs	r3, #1
 800a2f0:	e041      	b.n	800a376 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a2f2:	683b      	ldr	r3, [r7, #0]
 800a2f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2f8:	d02d      	beq.n	800a356 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a2fa:	f7fc fee9 	bl	80070d0 <HAL_GetTick>
 800a2fe:	4602      	mov	r2, r0
 800a300:	69bb      	ldr	r3, [r7, #24]
 800a302:	1ad3      	subs	r3, r2, r3
 800a304:	683a      	ldr	r2, [r7, #0]
 800a306:	429a      	cmp	r2, r3
 800a308:	d302      	bcc.n	800a310 <I2C_WaitOnFlagUntilTimeout+0x44>
 800a30a:	683b      	ldr	r3, [r7, #0]
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d122      	bne.n	800a356 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	699a      	ldr	r2, [r3, #24]
 800a316:	68bb      	ldr	r3, [r7, #8]
 800a318:	4013      	ands	r3, r2
 800a31a:	68ba      	ldr	r2, [r7, #8]
 800a31c:	429a      	cmp	r2, r3
 800a31e:	bf0c      	ite	eq
 800a320:	2301      	moveq	r3, #1
 800a322:	2300      	movne	r3, #0
 800a324:	b2db      	uxtb	r3, r3
 800a326:	461a      	mov	r2, r3
 800a328:	79fb      	ldrb	r3, [r7, #7]
 800a32a:	429a      	cmp	r2, r3
 800a32c:	d113      	bne.n	800a356 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a332:	f043 0220 	orr.w	r2, r3, #32
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	2220      	movs	r2, #32
 800a33e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	2200      	movs	r2, #0
 800a346:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	2200      	movs	r2, #0
 800a34e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800a352:	2301      	movs	r3, #1
 800a354:	e00f      	b.n	800a376 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	699a      	ldr	r2, [r3, #24]
 800a35c:	68bb      	ldr	r3, [r7, #8]
 800a35e:	4013      	ands	r3, r2
 800a360:	68ba      	ldr	r2, [r7, #8]
 800a362:	429a      	cmp	r2, r3
 800a364:	bf0c      	ite	eq
 800a366:	2301      	moveq	r3, #1
 800a368:	2300      	movne	r3, #0
 800a36a:	b2db      	uxtb	r3, r3
 800a36c:	461a      	mov	r2, r3
 800a36e:	79fb      	ldrb	r3, [r7, #7]
 800a370:	429a      	cmp	r2, r3
 800a372:	d0b4      	beq.n	800a2de <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a374:	2300      	movs	r3, #0
}
 800a376:	4618      	mov	r0, r3
 800a378:	3710      	adds	r7, #16
 800a37a:	46bd      	mov	sp, r7
 800a37c:	bd80      	pop	{r7, pc}

0800a37e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800a37e:	b580      	push	{r7, lr}
 800a380:	b084      	sub	sp, #16
 800a382:	af00      	add	r7, sp, #0
 800a384:	60f8      	str	r0, [r7, #12]
 800a386:	60b9      	str	r1, [r7, #8]
 800a388:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a38a:	e033      	b.n	800a3f4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a38c:	687a      	ldr	r2, [r7, #4]
 800a38e:	68b9      	ldr	r1, [r7, #8]
 800a390:	68f8      	ldr	r0, [r7, #12]
 800a392:	f000 f90b 	bl	800a5ac <I2C_IsErrorOccurred>
 800a396:	4603      	mov	r3, r0
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d001      	beq.n	800a3a0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a39c:	2301      	movs	r3, #1
 800a39e:	e031      	b.n	800a404 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a3a0:	68bb      	ldr	r3, [r7, #8]
 800a3a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3a6:	d025      	beq.n	800a3f4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a3a8:	f7fc fe92 	bl	80070d0 <HAL_GetTick>
 800a3ac:	4602      	mov	r2, r0
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	1ad3      	subs	r3, r2, r3
 800a3b2:	68ba      	ldr	r2, [r7, #8]
 800a3b4:	429a      	cmp	r2, r3
 800a3b6:	d302      	bcc.n	800a3be <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800a3b8:	68bb      	ldr	r3, [r7, #8]
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d11a      	bne.n	800a3f4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	699b      	ldr	r3, [r3, #24]
 800a3c4:	f003 0302 	and.w	r3, r3, #2
 800a3c8:	2b02      	cmp	r3, #2
 800a3ca:	d013      	beq.n	800a3f4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a3d0:	f043 0220 	orr.w	r2, r3, #32
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	2220      	movs	r2, #32
 800a3dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	2200      	movs	r2, #0
 800a3e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	2200      	movs	r2, #0
 800a3ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800a3f0:	2301      	movs	r3, #1
 800a3f2:	e007      	b.n	800a404 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	699b      	ldr	r3, [r3, #24]
 800a3fa:	f003 0302 	and.w	r3, r3, #2
 800a3fe:	2b02      	cmp	r3, #2
 800a400:	d1c4      	bne.n	800a38c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800a402:	2300      	movs	r3, #0
}
 800a404:	4618      	mov	r0, r3
 800a406:	3710      	adds	r7, #16
 800a408:	46bd      	mov	sp, r7
 800a40a:	bd80      	pop	{r7, pc}

0800a40c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800a40c:	b580      	push	{r7, lr}
 800a40e:	b084      	sub	sp, #16
 800a410:	af00      	add	r7, sp, #0
 800a412:	60f8      	str	r0, [r7, #12]
 800a414:	60b9      	str	r1, [r7, #8]
 800a416:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a418:	e02f      	b.n	800a47a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a41a:	687a      	ldr	r2, [r7, #4]
 800a41c:	68b9      	ldr	r1, [r7, #8]
 800a41e:	68f8      	ldr	r0, [r7, #12]
 800a420:	f000 f8c4 	bl	800a5ac <I2C_IsErrorOccurred>
 800a424:	4603      	mov	r3, r0
 800a426:	2b00      	cmp	r3, #0
 800a428:	d001      	beq.n	800a42e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a42a:	2301      	movs	r3, #1
 800a42c:	e02d      	b.n	800a48a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a42e:	f7fc fe4f 	bl	80070d0 <HAL_GetTick>
 800a432:	4602      	mov	r2, r0
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	1ad3      	subs	r3, r2, r3
 800a438:	68ba      	ldr	r2, [r7, #8]
 800a43a:	429a      	cmp	r2, r3
 800a43c:	d302      	bcc.n	800a444 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800a43e:	68bb      	ldr	r3, [r7, #8]
 800a440:	2b00      	cmp	r3, #0
 800a442:	d11a      	bne.n	800a47a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	699b      	ldr	r3, [r3, #24]
 800a44a:	f003 0320 	and.w	r3, r3, #32
 800a44e:	2b20      	cmp	r3, #32
 800a450:	d013      	beq.n	800a47a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a456:	f043 0220 	orr.w	r2, r3, #32
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	2220      	movs	r2, #32
 800a462:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	2200      	movs	r2, #0
 800a46a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	2200      	movs	r2, #0
 800a472:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800a476:	2301      	movs	r3, #1
 800a478:	e007      	b.n	800a48a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	699b      	ldr	r3, [r3, #24]
 800a480:	f003 0320 	and.w	r3, r3, #32
 800a484:	2b20      	cmp	r3, #32
 800a486:	d1c8      	bne.n	800a41a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a488:	2300      	movs	r3, #0
}
 800a48a:	4618      	mov	r0, r3
 800a48c:	3710      	adds	r7, #16
 800a48e:	46bd      	mov	sp, r7
 800a490:	bd80      	pop	{r7, pc}
	...

0800a494 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800a494:	b580      	push	{r7, lr}
 800a496:	b086      	sub	sp, #24
 800a498:	af00      	add	r7, sp, #0
 800a49a:	60f8      	str	r0, [r7, #12]
 800a49c:	60b9      	str	r1, [r7, #8]
 800a49e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a4a0:	2300      	movs	r3, #0
 800a4a2:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800a4a4:	e071      	b.n	800a58a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a4a6:	687a      	ldr	r2, [r7, #4]
 800a4a8:	68b9      	ldr	r1, [r7, #8]
 800a4aa:	68f8      	ldr	r0, [r7, #12]
 800a4ac:	f000 f87e 	bl	800a5ac <I2C_IsErrorOccurred>
 800a4b0:	4603      	mov	r3, r0
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d001      	beq.n	800a4ba <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800a4b6:	2301      	movs	r3, #1
 800a4b8:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	699b      	ldr	r3, [r3, #24]
 800a4c0:	f003 0320 	and.w	r3, r3, #32
 800a4c4:	2b20      	cmp	r3, #32
 800a4c6:	d13b      	bne.n	800a540 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 800a4c8:	7dfb      	ldrb	r3, [r7, #23]
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d138      	bne.n	800a540 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	699b      	ldr	r3, [r3, #24]
 800a4d4:	f003 0304 	and.w	r3, r3, #4
 800a4d8:	2b04      	cmp	r3, #4
 800a4da:	d105      	bne.n	800a4e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d001      	beq.n	800a4e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800a4e4:	2300      	movs	r3, #0
 800a4e6:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	699b      	ldr	r3, [r3, #24]
 800a4ee:	f003 0310 	and.w	r3, r3, #16
 800a4f2:	2b10      	cmp	r3, #16
 800a4f4:	d121      	bne.n	800a53a <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	2210      	movs	r2, #16
 800a4fc:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	2204      	movs	r2, #4
 800a502:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	2220      	movs	r2, #32
 800a50a:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	6859      	ldr	r1, [r3, #4]
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	681a      	ldr	r2, [r3, #0]
 800a516:	4b24      	ldr	r3, [pc, #144]	@ (800a5a8 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800a518:	400b      	ands	r3, r1
 800a51a:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	2220      	movs	r2, #32
 800a520:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	2200      	movs	r2, #0
 800a528:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	2200      	movs	r2, #0
 800a530:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800a534:	2301      	movs	r3, #1
 800a536:	75fb      	strb	r3, [r7, #23]
 800a538:	e002      	b.n	800a540 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	2200      	movs	r2, #0
 800a53e:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800a540:	f7fc fdc6 	bl	80070d0 <HAL_GetTick>
 800a544:	4602      	mov	r2, r0
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	1ad3      	subs	r3, r2, r3
 800a54a:	68ba      	ldr	r2, [r7, #8]
 800a54c:	429a      	cmp	r2, r3
 800a54e:	d302      	bcc.n	800a556 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800a550:	68bb      	ldr	r3, [r7, #8]
 800a552:	2b00      	cmp	r3, #0
 800a554:	d119      	bne.n	800a58a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800a556:	7dfb      	ldrb	r3, [r7, #23]
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d116      	bne.n	800a58a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	699b      	ldr	r3, [r3, #24]
 800a562:	f003 0304 	and.w	r3, r3, #4
 800a566:	2b04      	cmp	r3, #4
 800a568:	d00f      	beq.n	800a58a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a56e:	f043 0220 	orr.w	r2, r3, #32
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	2220      	movs	r2, #32
 800a57a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	2200      	movs	r2, #0
 800a582:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800a586:	2301      	movs	r3, #1
 800a588:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	699b      	ldr	r3, [r3, #24]
 800a590:	f003 0304 	and.w	r3, r3, #4
 800a594:	2b04      	cmp	r3, #4
 800a596:	d002      	beq.n	800a59e <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800a598:	7dfb      	ldrb	r3, [r7, #23]
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d083      	beq.n	800a4a6 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800a59e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a5a0:	4618      	mov	r0, r3
 800a5a2:	3718      	adds	r7, #24
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	bd80      	pop	{r7, pc}
 800a5a8:	fe00e800 	.word	0xfe00e800

0800a5ac <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a5ac:	b580      	push	{r7, lr}
 800a5ae:	b08a      	sub	sp, #40	@ 0x28
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	60f8      	str	r0, [r7, #12]
 800a5b4:	60b9      	str	r1, [r7, #8]
 800a5b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a5b8:	2300      	movs	r3, #0
 800a5ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	699b      	ldr	r3, [r3, #24]
 800a5c4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800a5c6:	2300      	movs	r3, #0
 800a5c8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800a5ce:	69bb      	ldr	r3, [r7, #24]
 800a5d0:	f003 0310 	and.w	r3, r3, #16
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d068      	beq.n	800a6aa <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	2210      	movs	r2, #16
 800a5de:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a5e0:	e049      	b.n	800a676 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800a5e2:	68bb      	ldr	r3, [r7, #8]
 800a5e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5e8:	d045      	beq.n	800a676 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a5ea:	f7fc fd71 	bl	80070d0 <HAL_GetTick>
 800a5ee:	4602      	mov	r2, r0
 800a5f0:	69fb      	ldr	r3, [r7, #28]
 800a5f2:	1ad3      	subs	r3, r2, r3
 800a5f4:	68ba      	ldr	r2, [r7, #8]
 800a5f6:	429a      	cmp	r2, r3
 800a5f8:	d302      	bcc.n	800a600 <I2C_IsErrorOccurred+0x54>
 800a5fa:	68bb      	ldr	r3, [r7, #8]
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d13a      	bne.n	800a676 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	685b      	ldr	r3, [r3, #4]
 800a606:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a60a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a612:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	699b      	ldr	r3, [r3, #24]
 800a61a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a61e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a622:	d121      	bne.n	800a668 <I2C_IsErrorOccurred+0xbc>
 800a624:	697b      	ldr	r3, [r7, #20]
 800a626:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a62a:	d01d      	beq.n	800a668 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800a62c:	7cfb      	ldrb	r3, [r7, #19]
 800a62e:	2b20      	cmp	r3, #32
 800a630:	d01a      	beq.n	800a668 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	685a      	ldr	r2, [r3, #4]
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a640:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800a642:	f7fc fd45 	bl	80070d0 <HAL_GetTick>
 800a646:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a648:	e00e      	b.n	800a668 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800a64a:	f7fc fd41 	bl	80070d0 <HAL_GetTick>
 800a64e:	4602      	mov	r2, r0
 800a650:	69fb      	ldr	r3, [r7, #28]
 800a652:	1ad3      	subs	r3, r2, r3
 800a654:	2b19      	cmp	r3, #25
 800a656:	d907      	bls.n	800a668 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800a658:	6a3b      	ldr	r3, [r7, #32]
 800a65a:	f043 0320 	orr.w	r3, r3, #32
 800a65e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800a660:	2301      	movs	r3, #1
 800a662:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800a666:	e006      	b.n	800a676 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	699b      	ldr	r3, [r3, #24]
 800a66e:	f003 0320 	and.w	r3, r3, #32
 800a672:	2b20      	cmp	r3, #32
 800a674:	d1e9      	bne.n	800a64a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	699b      	ldr	r3, [r3, #24]
 800a67c:	f003 0320 	and.w	r3, r3, #32
 800a680:	2b20      	cmp	r3, #32
 800a682:	d003      	beq.n	800a68c <I2C_IsErrorOccurred+0xe0>
 800a684:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d0aa      	beq.n	800a5e2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800a68c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a690:	2b00      	cmp	r3, #0
 800a692:	d103      	bne.n	800a69c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	2220      	movs	r2, #32
 800a69a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800a69c:	6a3b      	ldr	r3, [r7, #32]
 800a69e:	f043 0304 	orr.w	r3, r3, #4
 800a6a2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800a6a4:	2301      	movs	r3, #1
 800a6a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	699b      	ldr	r3, [r3, #24]
 800a6b0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800a6b2:	69bb      	ldr	r3, [r7, #24]
 800a6b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d00b      	beq.n	800a6d4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800a6bc:	6a3b      	ldr	r3, [r7, #32]
 800a6be:	f043 0301 	orr.w	r3, r3, #1
 800a6c2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a6cc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a6ce:	2301      	movs	r3, #1
 800a6d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800a6d4:	69bb      	ldr	r3, [r7, #24]
 800a6d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d00b      	beq.n	800a6f6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800a6de:	6a3b      	ldr	r3, [r7, #32]
 800a6e0:	f043 0308 	orr.w	r3, r3, #8
 800a6e4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a6ee:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a6f0:	2301      	movs	r3, #1
 800a6f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800a6f6:	69bb      	ldr	r3, [r7, #24]
 800a6f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d00b      	beq.n	800a718 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800a700:	6a3b      	ldr	r3, [r7, #32]
 800a702:	f043 0302 	orr.w	r3, r3, #2
 800a706:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a710:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a712:	2301      	movs	r3, #1
 800a714:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800a718:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d01c      	beq.n	800a75a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a720:	68f8      	ldr	r0, [r7, #12]
 800a722:	f7ff fdaf 	bl	800a284 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	6859      	ldr	r1, [r3, #4]
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	681a      	ldr	r2, [r3, #0]
 800a730:	4b0d      	ldr	r3, [pc, #52]	@ (800a768 <I2C_IsErrorOccurred+0x1bc>)
 800a732:	400b      	ands	r3, r1
 800a734:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a73a:	6a3b      	ldr	r3, [r7, #32]
 800a73c:	431a      	orrs	r2, r3
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	2220      	movs	r2, #32
 800a746:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	2200      	movs	r2, #0
 800a74e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	2200      	movs	r2, #0
 800a756:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800a75a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800a75e:	4618      	mov	r0, r3
 800a760:	3728      	adds	r7, #40	@ 0x28
 800a762:	46bd      	mov	sp, r7
 800a764:	bd80      	pop	{r7, pc}
 800a766:	bf00      	nop
 800a768:	fe00e800 	.word	0xfe00e800

0800a76c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800a76c:	b480      	push	{r7}
 800a76e:	b087      	sub	sp, #28
 800a770:	af00      	add	r7, sp, #0
 800a772:	60f8      	str	r0, [r7, #12]
 800a774:	607b      	str	r3, [r7, #4]
 800a776:	460b      	mov	r3, r1
 800a778:	817b      	strh	r3, [r7, #10]
 800a77a:	4613      	mov	r3, r2
 800a77c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a77e:	897b      	ldrh	r3, [r7, #10]
 800a780:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a784:	7a7b      	ldrb	r3, [r7, #9]
 800a786:	041b      	lsls	r3, r3, #16
 800a788:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a78c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a792:	6a3b      	ldr	r3, [r7, #32]
 800a794:	4313      	orrs	r3, r2
 800a796:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a79a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	685a      	ldr	r2, [r3, #4]
 800a7a2:	6a3b      	ldr	r3, [r7, #32]
 800a7a4:	0d5b      	lsrs	r3, r3, #21
 800a7a6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800a7aa:	4b08      	ldr	r3, [pc, #32]	@ (800a7cc <I2C_TransferConfig+0x60>)
 800a7ac:	430b      	orrs	r3, r1
 800a7ae:	43db      	mvns	r3, r3
 800a7b0:	ea02 0103 	and.w	r1, r2, r3
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	697a      	ldr	r2, [r7, #20]
 800a7ba:	430a      	orrs	r2, r1
 800a7bc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800a7be:	bf00      	nop
 800a7c0:	371c      	adds	r7, #28
 800a7c2:	46bd      	mov	sp, r7
 800a7c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c8:	4770      	bx	lr
 800a7ca:	bf00      	nop
 800a7cc:	03ff63ff 	.word	0x03ff63ff

0800a7d0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a7d0:	b480      	push	{r7}
 800a7d2:	b083      	sub	sp, #12
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	6078      	str	r0, [r7, #4]
 800a7d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a7e0:	b2db      	uxtb	r3, r3
 800a7e2:	2b20      	cmp	r3, #32
 800a7e4:	d138      	bne.n	800a858 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a7ec:	2b01      	cmp	r3, #1
 800a7ee:	d101      	bne.n	800a7f4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a7f0:	2302      	movs	r3, #2
 800a7f2:	e032      	b.n	800a85a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	2201      	movs	r2, #1
 800a7f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	2224      	movs	r2, #36	@ 0x24
 800a800:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	681a      	ldr	r2, [r3, #0]
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	f022 0201 	bic.w	r2, r2, #1
 800a812:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	681a      	ldr	r2, [r3, #0]
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a822:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	6819      	ldr	r1, [r3, #0]
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	683a      	ldr	r2, [r7, #0]
 800a830:	430a      	orrs	r2, r1
 800a832:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	681a      	ldr	r2, [r3, #0]
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	f042 0201 	orr.w	r2, r2, #1
 800a842:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	2220      	movs	r2, #32
 800a848:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	2200      	movs	r2, #0
 800a850:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a854:	2300      	movs	r3, #0
 800a856:	e000      	b.n	800a85a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a858:	2302      	movs	r3, #2
  }
}
 800a85a:	4618      	mov	r0, r3
 800a85c:	370c      	adds	r7, #12
 800a85e:	46bd      	mov	sp, r7
 800a860:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a864:	4770      	bx	lr

0800a866 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a866:	b480      	push	{r7}
 800a868:	b085      	sub	sp, #20
 800a86a:	af00      	add	r7, sp, #0
 800a86c:	6078      	str	r0, [r7, #4]
 800a86e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a876:	b2db      	uxtb	r3, r3
 800a878:	2b20      	cmp	r3, #32
 800a87a:	d139      	bne.n	800a8f0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a882:	2b01      	cmp	r3, #1
 800a884:	d101      	bne.n	800a88a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a886:	2302      	movs	r3, #2
 800a888:	e033      	b.n	800a8f2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	2201      	movs	r2, #1
 800a88e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	2224      	movs	r2, #36	@ 0x24
 800a896:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	681a      	ldr	r2, [r3, #0]
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	f022 0201 	bic.w	r2, r2, #1
 800a8a8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800a8b8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a8ba:	683b      	ldr	r3, [r7, #0]
 800a8bc:	021b      	lsls	r3, r3, #8
 800a8be:	68fa      	ldr	r2, [r7, #12]
 800a8c0:	4313      	orrs	r3, r2
 800a8c2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	68fa      	ldr	r2, [r7, #12]
 800a8ca:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	681a      	ldr	r2, [r3, #0]
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	f042 0201 	orr.w	r2, r2, #1
 800a8da:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	2220      	movs	r2, #32
 800a8e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	2200      	movs	r2, #0
 800a8e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a8ec:	2300      	movs	r3, #0
 800a8ee:	e000      	b.n	800a8f2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a8f0:	2302      	movs	r3, #2
  }
}
 800a8f2:	4618      	mov	r0, r3
 800a8f4:	3714      	adds	r7, #20
 800a8f6:	46bd      	mov	sp, r7
 800a8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8fc:	4770      	bx	lr

0800a8fe <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800a8fe:	b580      	push	{r7, lr}
 800a900:	b084      	sub	sp, #16
 800a902:	af00      	add	r7, sp, #0
 800a904:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d101      	bne.n	800a910 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800a90c:	2301      	movs	r3, #1
 800a90e:	e0c0      	b.n	800aa92 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 800a916:	b2db      	uxtb	r3, r3
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d106      	bne.n	800a92a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	2200      	movs	r2, #0
 800a920:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800a924:	6878      	ldr	r0, [r7, #4]
 800a926:	f00b fd2f 	bl	8016388 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	2203      	movs	r2, #3
 800a92e:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	4618      	mov	r0, r3
 800a938:	f004 ff7f 	bl	800f83a <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a93c:	2300      	movs	r3, #0
 800a93e:	73fb      	strb	r3, [r7, #15]
 800a940:	e03e      	b.n	800a9c0 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800a942:	7bfa      	ldrb	r2, [r7, #15]
 800a944:	6879      	ldr	r1, [r7, #4]
 800a946:	4613      	mov	r3, r2
 800a948:	009b      	lsls	r3, r3, #2
 800a94a:	4413      	add	r3, r2
 800a94c:	00db      	lsls	r3, r3, #3
 800a94e:	440b      	add	r3, r1
 800a950:	3311      	adds	r3, #17
 800a952:	2201      	movs	r2, #1
 800a954:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800a956:	7bfa      	ldrb	r2, [r7, #15]
 800a958:	6879      	ldr	r1, [r7, #4]
 800a95a:	4613      	mov	r3, r2
 800a95c:	009b      	lsls	r3, r3, #2
 800a95e:	4413      	add	r3, r2
 800a960:	00db      	lsls	r3, r3, #3
 800a962:	440b      	add	r3, r1
 800a964:	3310      	adds	r3, #16
 800a966:	7bfa      	ldrb	r2, [r7, #15]
 800a968:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800a96a:	7bfa      	ldrb	r2, [r7, #15]
 800a96c:	6879      	ldr	r1, [r7, #4]
 800a96e:	4613      	mov	r3, r2
 800a970:	009b      	lsls	r3, r3, #2
 800a972:	4413      	add	r3, r2
 800a974:	00db      	lsls	r3, r3, #3
 800a976:	440b      	add	r3, r1
 800a978:	3313      	adds	r3, #19
 800a97a:	2200      	movs	r2, #0
 800a97c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800a97e:	7bfa      	ldrb	r2, [r7, #15]
 800a980:	6879      	ldr	r1, [r7, #4]
 800a982:	4613      	mov	r3, r2
 800a984:	009b      	lsls	r3, r3, #2
 800a986:	4413      	add	r3, r2
 800a988:	00db      	lsls	r3, r3, #3
 800a98a:	440b      	add	r3, r1
 800a98c:	3320      	adds	r3, #32
 800a98e:	2200      	movs	r2, #0
 800a990:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800a992:	7bfa      	ldrb	r2, [r7, #15]
 800a994:	6879      	ldr	r1, [r7, #4]
 800a996:	4613      	mov	r3, r2
 800a998:	009b      	lsls	r3, r3, #2
 800a99a:	4413      	add	r3, r2
 800a99c:	00db      	lsls	r3, r3, #3
 800a99e:	440b      	add	r3, r1
 800a9a0:	3324      	adds	r3, #36	@ 0x24
 800a9a2:	2200      	movs	r2, #0
 800a9a4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800a9a6:	7bfb      	ldrb	r3, [r7, #15]
 800a9a8:	6879      	ldr	r1, [r7, #4]
 800a9aa:	1c5a      	adds	r2, r3, #1
 800a9ac:	4613      	mov	r3, r2
 800a9ae:	009b      	lsls	r3, r3, #2
 800a9b0:	4413      	add	r3, r2
 800a9b2:	00db      	lsls	r3, r3, #3
 800a9b4:	440b      	add	r3, r1
 800a9b6:	2200      	movs	r2, #0
 800a9b8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a9ba:	7bfb      	ldrb	r3, [r7, #15]
 800a9bc:	3301      	adds	r3, #1
 800a9be:	73fb      	strb	r3, [r7, #15]
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	791b      	ldrb	r3, [r3, #4]
 800a9c4:	7bfa      	ldrb	r2, [r7, #15]
 800a9c6:	429a      	cmp	r2, r3
 800a9c8:	d3bb      	bcc.n	800a942 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a9ca:	2300      	movs	r3, #0
 800a9cc:	73fb      	strb	r3, [r7, #15]
 800a9ce:	e044      	b.n	800aa5a <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800a9d0:	7bfa      	ldrb	r2, [r7, #15]
 800a9d2:	6879      	ldr	r1, [r7, #4]
 800a9d4:	4613      	mov	r3, r2
 800a9d6:	009b      	lsls	r3, r3, #2
 800a9d8:	4413      	add	r3, r2
 800a9da:	00db      	lsls	r3, r3, #3
 800a9dc:	440b      	add	r3, r1
 800a9de:	f203 1351 	addw	r3, r3, #337	@ 0x151
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800a9e6:	7bfa      	ldrb	r2, [r7, #15]
 800a9e8:	6879      	ldr	r1, [r7, #4]
 800a9ea:	4613      	mov	r3, r2
 800a9ec:	009b      	lsls	r3, r3, #2
 800a9ee:	4413      	add	r3, r2
 800a9f0:	00db      	lsls	r3, r3, #3
 800a9f2:	440b      	add	r3, r1
 800a9f4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a9f8:	7bfa      	ldrb	r2, [r7, #15]
 800a9fa:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800a9fc:	7bfa      	ldrb	r2, [r7, #15]
 800a9fe:	6879      	ldr	r1, [r7, #4]
 800aa00:	4613      	mov	r3, r2
 800aa02:	009b      	lsls	r3, r3, #2
 800aa04:	4413      	add	r3, r2
 800aa06:	00db      	lsls	r3, r3, #3
 800aa08:	440b      	add	r3, r1
 800aa0a:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800aa0e:	2200      	movs	r2, #0
 800aa10:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800aa12:	7bfa      	ldrb	r2, [r7, #15]
 800aa14:	6879      	ldr	r1, [r7, #4]
 800aa16:	4613      	mov	r3, r2
 800aa18:	009b      	lsls	r3, r3, #2
 800aa1a:	4413      	add	r3, r2
 800aa1c:	00db      	lsls	r3, r3, #3
 800aa1e:	440b      	add	r3, r1
 800aa20:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800aa24:	2200      	movs	r2, #0
 800aa26:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800aa28:	7bfa      	ldrb	r2, [r7, #15]
 800aa2a:	6879      	ldr	r1, [r7, #4]
 800aa2c:	4613      	mov	r3, r2
 800aa2e:	009b      	lsls	r3, r3, #2
 800aa30:	4413      	add	r3, r2
 800aa32:	00db      	lsls	r3, r3, #3
 800aa34:	440b      	add	r3, r1
 800aa36:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800aa3a:	2200      	movs	r2, #0
 800aa3c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800aa3e:	7bfa      	ldrb	r2, [r7, #15]
 800aa40:	6879      	ldr	r1, [r7, #4]
 800aa42:	4613      	mov	r3, r2
 800aa44:	009b      	lsls	r3, r3, #2
 800aa46:	4413      	add	r3, r2
 800aa48:	00db      	lsls	r3, r3, #3
 800aa4a:	440b      	add	r3, r1
 800aa4c:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800aa50:	2200      	movs	r2, #0
 800aa52:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800aa54:	7bfb      	ldrb	r3, [r7, #15]
 800aa56:	3301      	adds	r3, #1
 800aa58:	73fb      	strb	r3, [r7, #15]
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	791b      	ldrb	r3, [r3, #4]
 800aa5e:	7bfa      	ldrb	r2, [r7, #15]
 800aa60:	429a      	cmp	r2, r3
 800aa62:	d3b5      	bcc.n	800a9d0 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	6818      	ldr	r0, [r3, #0]
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	3304      	adds	r3, #4
 800aa6c:	e893 0006 	ldmia.w	r3, {r1, r2}
 800aa70:	f004 fefe 	bl	800f870 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	2200      	movs	r2, #0
 800aa78:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	2201      	movs	r2, #1
 800aa7e:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	7a9b      	ldrb	r3, [r3, #10]
 800aa86:	2b01      	cmp	r3, #1
 800aa88:	d102      	bne.n	800aa90 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800aa8a:	6878      	ldr	r0, [r7, #4]
 800aa8c:	f001 fc0e 	bl	800c2ac <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800aa90:	2300      	movs	r3, #0
}
 800aa92:	4618      	mov	r0, r3
 800aa94:	3710      	adds	r7, #16
 800aa96:	46bd      	mov	sp, r7
 800aa98:	bd80      	pop	{r7, pc}

0800aa9a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800aa9a:	b580      	push	{r7, lr}
 800aa9c:	b082      	sub	sp, #8
 800aa9e:	af00      	add	r7, sp, #0
 800aaa0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800aaa8:	2b01      	cmp	r3, #1
 800aaaa:	d101      	bne.n	800aab0 <HAL_PCD_Start+0x16>
 800aaac:	2302      	movs	r3, #2
 800aaae:	e012      	b.n	800aad6 <HAL_PCD_Start+0x3c>
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	2201      	movs	r2, #1
 800aab4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	4618      	mov	r0, r3
 800aabe:	f004 fea5 	bl	800f80c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	4618      	mov	r0, r3
 800aac8:	f006 fc82 	bl	80113d0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	2200      	movs	r2, #0
 800aad0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800aad4:	2300      	movs	r3, #0
}
 800aad6:	4618      	mov	r0, r3
 800aad8:	3708      	adds	r7, #8
 800aada:	46bd      	mov	sp, r7
 800aadc:	bd80      	pop	{r7, pc}

0800aade <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800aade:	b580      	push	{r7, lr}
 800aae0:	b084      	sub	sp, #16
 800aae2:	af00      	add	r7, sp, #0
 800aae4:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	4618      	mov	r0, r3
 800aaec:	f006 fc87 	bl	80113fe <USB_ReadInterrupts>
 800aaf0:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d003      	beq.n	800ab04 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800aafc:	6878      	ldr	r0, [r7, #4]
 800aafe:	f000 fb06 	bl	800b10e <PCD_EP_ISR_Handler>

    return;
 800ab02:	e110      	b.n	800ad26 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d013      	beq.n	800ab36 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800ab16:	b29a      	uxth	r2, r3
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ab20:	b292      	uxth	r2, r2
 800ab22:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800ab26:	6878      	ldr	r0, [r7, #4]
 800ab28:	f00b fcbf 	bl	80164aa <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800ab2c:	2100      	movs	r1, #0
 800ab2e:	6878      	ldr	r0, [r7, #4]
 800ab30:	f000 f8fc 	bl	800ad2c <HAL_PCD_SetAddress>

    return;
 800ab34:	e0f7      	b.n	800ad26 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d00c      	beq.n	800ab5a <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800ab48:	b29a      	uxth	r2, r3
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800ab52:	b292      	uxth	r2, r2
 800ab54:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800ab58:	e0e5      	b.n	800ad26 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d00c      	beq.n	800ab7e <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800ab6c:	b29a      	uxth	r2, r3
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800ab76:	b292      	uxth	r2, r2
 800ab78:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800ab7c:	e0d3      	b.n	800ad26 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d034      	beq.n	800abf2 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800ab90:	b29a      	uxth	r2, r3
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	f022 0204 	bic.w	r2, r2, #4
 800ab9a:	b292      	uxth	r2, r2
 800ab9c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800aba8:	b29a      	uxth	r2, r3
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	f022 0208 	bic.w	r2, r2, #8
 800abb2:	b292      	uxth	r2, r2
 800abb4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800abbe:	2b01      	cmp	r3, #1
 800abc0:	d107      	bne.n	800abd2 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	2200      	movs	r2, #0
 800abc6:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800abca:	2100      	movs	r1, #0
 800abcc:	6878      	ldr	r0, [r7, #4]
 800abce:	f00b fe5f 	bl	8016890 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800abd2:	6878      	ldr	r0, [r7, #4]
 800abd4:	f00b fca2 	bl	801651c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800abe0:	b29a      	uxth	r2, r3
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800abea:	b292      	uxth	r2, r2
 800abec:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800abf0:	e099      	b.n	800ad26 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d027      	beq.n	800ac4c <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800ac04:	b29a      	uxth	r2, r3
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	f042 0208 	orr.w	r2, r2, #8
 800ac0e:	b292      	uxth	r2, r2
 800ac10:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800ac1c:	b29a      	uxth	r2, r3
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800ac26:	b292      	uxth	r2, r2
 800ac28:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800ac34:	b29a      	uxth	r2, r3
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	f042 0204 	orr.w	r2, r2, #4
 800ac3e:	b292      	uxth	r2, r2
 800ac40:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800ac44:	6878      	ldr	r0, [r7, #4]
 800ac46:	f00b fc4f 	bl	80164e8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800ac4a:	e06c      	b.n	800ad26 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d040      	beq.n	800acd8 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800ac5e:	b29a      	uxth	r2, r3
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800ac68:	b292      	uxth	r2, r2
 800ac6a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d12b      	bne.n	800acd0 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800ac80:	b29a      	uxth	r2, r3
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	f042 0204 	orr.w	r2, r2, #4
 800ac8a:	b292      	uxth	r2, r2
 800ac8c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800ac98:	b29a      	uxth	r2, r3
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	f042 0208 	orr.w	r2, r2, #8
 800aca2:	b292      	uxth	r2, r2
 800aca4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	2201      	movs	r2, #1
 800acac:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800acb8:	b29b      	uxth	r3, r3
 800acba:	089b      	lsrs	r3, r3, #2
 800acbc:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800acc6:	2101      	movs	r1, #1
 800acc8:	6878      	ldr	r0, [r7, #4]
 800acca:	f00b fde1 	bl	8016890 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 800acce:	e02a      	b.n	800ad26 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 800acd0:	6878      	ldr	r0, [r7, #4]
 800acd2:	f00b fc09 	bl	80164e8 <HAL_PCD_SuspendCallback>
    return;
 800acd6:	e026      	b.n	800ad26 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d00f      	beq.n	800ad02 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800acea:	b29a      	uxth	r2, r3
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800acf4:	b292      	uxth	r2, r2
 800acf6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800acfa:	6878      	ldr	r0, [r7, #4]
 800acfc:	f00b fbc7 	bl	801648e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800ad00:	e011      	b.n	800ad26 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d00c      	beq.n	800ad26 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800ad14:	b29a      	uxth	r2, r3
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800ad1e:	b292      	uxth	r2, r2
 800ad20:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800ad24:	bf00      	nop
  }
}
 800ad26:	3710      	adds	r7, #16
 800ad28:	46bd      	mov	sp, r7
 800ad2a:	bd80      	pop	{r7, pc}

0800ad2c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800ad2c:	b580      	push	{r7, lr}
 800ad2e:	b082      	sub	sp, #8
 800ad30:	af00      	add	r7, sp, #0
 800ad32:	6078      	str	r0, [r7, #4]
 800ad34:	460b      	mov	r3, r1
 800ad36:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800ad3e:	2b01      	cmp	r3, #1
 800ad40:	d101      	bne.n	800ad46 <HAL_PCD_SetAddress+0x1a>
 800ad42:	2302      	movs	r3, #2
 800ad44:	e012      	b.n	800ad6c <HAL_PCD_SetAddress+0x40>
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	2201      	movs	r2, #1
 800ad4a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	78fa      	ldrb	r2, [r7, #3]
 800ad52:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	78fa      	ldrb	r2, [r7, #3]
 800ad5a:	4611      	mov	r1, r2
 800ad5c:	4618      	mov	r0, r3
 800ad5e:	f006 fb23 	bl	80113a8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	2200      	movs	r2, #0
 800ad66:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800ad6a:	2300      	movs	r3, #0
}
 800ad6c:	4618      	mov	r0, r3
 800ad6e:	3708      	adds	r7, #8
 800ad70:	46bd      	mov	sp, r7
 800ad72:	bd80      	pop	{r7, pc}

0800ad74 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800ad74:	b580      	push	{r7, lr}
 800ad76:	b084      	sub	sp, #16
 800ad78:	af00      	add	r7, sp, #0
 800ad7a:	6078      	str	r0, [r7, #4]
 800ad7c:	4608      	mov	r0, r1
 800ad7e:	4611      	mov	r1, r2
 800ad80:	461a      	mov	r2, r3
 800ad82:	4603      	mov	r3, r0
 800ad84:	70fb      	strb	r3, [r7, #3]
 800ad86:	460b      	mov	r3, r1
 800ad88:	803b      	strh	r3, [r7, #0]
 800ad8a:	4613      	mov	r3, r2
 800ad8c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800ad8e:	2300      	movs	r3, #0
 800ad90:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800ad92:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	da0e      	bge.n	800adb8 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ad9a:	78fb      	ldrb	r3, [r7, #3]
 800ad9c:	f003 0207 	and.w	r2, r3, #7
 800ada0:	4613      	mov	r3, r2
 800ada2:	009b      	lsls	r3, r3, #2
 800ada4:	4413      	add	r3, r2
 800ada6:	00db      	lsls	r3, r3, #3
 800ada8:	3310      	adds	r3, #16
 800adaa:	687a      	ldr	r2, [r7, #4]
 800adac:	4413      	add	r3, r2
 800adae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	2201      	movs	r2, #1
 800adb4:	705a      	strb	r2, [r3, #1]
 800adb6:	e00e      	b.n	800add6 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800adb8:	78fb      	ldrb	r3, [r7, #3]
 800adba:	f003 0207 	and.w	r2, r3, #7
 800adbe:	4613      	mov	r3, r2
 800adc0:	009b      	lsls	r3, r3, #2
 800adc2:	4413      	add	r3, r2
 800adc4:	00db      	lsls	r3, r3, #3
 800adc6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800adca:	687a      	ldr	r2, [r7, #4]
 800adcc:	4413      	add	r3, r2
 800adce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	2200      	movs	r2, #0
 800add4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800add6:	78fb      	ldrb	r3, [r7, #3]
 800add8:	f003 0307 	and.w	r3, r3, #7
 800addc:	b2da      	uxtb	r2, r3
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800ade2:	883b      	ldrh	r3, [r7, #0]
 800ade4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	78ba      	ldrb	r2, [r7, #2]
 800adf0:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800adf2:	78bb      	ldrb	r3, [r7, #2]
 800adf4:	2b02      	cmp	r3, #2
 800adf6:	d102      	bne.n	800adfe <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	2200      	movs	r2, #0
 800adfc:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800ae04:	2b01      	cmp	r3, #1
 800ae06:	d101      	bne.n	800ae0c <HAL_PCD_EP_Open+0x98>
 800ae08:	2302      	movs	r3, #2
 800ae0a:	e00e      	b.n	800ae2a <HAL_PCD_EP_Open+0xb6>
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	2201      	movs	r2, #1
 800ae10:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	68f9      	ldr	r1, [r7, #12]
 800ae1a:	4618      	mov	r0, r3
 800ae1c:	f004 fd46 	bl	800f8ac <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	2200      	movs	r2, #0
 800ae24:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800ae28:	7afb      	ldrb	r3, [r7, #11]
}
 800ae2a:	4618      	mov	r0, r3
 800ae2c:	3710      	adds	r7, #16
 800ae2e:	46bd      	mov	sp, r7
 800ae30:	bd80      	pop	{r7, pc}

0800ae32 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ae32:	b580      	push	{r7, lr}
 800ae34:	b084      	sub	sp, #16
 800ae36:	af00      	add	r7, sp, #0
 800ae38:	6078      	str	r0, [r7, #4]
 800ae3a:	460b      	mov	r3, r1
 800ae3c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800ae3e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	da0e      	bge.n	800ae64 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ae46:	78fb      	ldrb	r3, [r7, #3]
 800ae48:	f003 0207 	and.w	r2, r3, #7
 800ae4c:	4613      	mov	r3, r2
 800ae4e:	009b      	lsls	r3, r3, #2
 800ae50:	4413      	add	r3, r2
 800ae52:	00db      	lsls	r3, r3, #3
 800ae54:	3310      	adds	r3, #16
 800ae56:	687a      	ldr	r2, [r7, #4]
 800ae58:	4413      	add	r3, r2
 800ae5a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	2201      	movs	r2, #1
 800ae60:	705a      	strb	r2, [r3, #1]
 800ae62:	e00e      	b.n	800ae82 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800ae64:	78fb      	ldrb	r3, [r7, #3]
 800ae66:	f003 0207 	and.w	r2, r3, #7
 800ae6a:	4613      	mov	r3, r2
 800ae6c:	009b      	lsls	r3, r3, #2
 800ae6e:	4413      	add	r3, r2
 800ae70:	00db      	lsls	r3, r3, #3
 800ae72:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ae76:	687a      	ldr	r2, [r7, #4]
 800ae78:	4413      	add	r3, r2
 800ae7a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	2200      	movs	r2, #0
 800ae80:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800ae82:	78fb      	ldrb	r3, [r7, #3]
 800ae84:	f003 0307 	and.w	r3, r3, #7
 800ae88:	b2da      	uxtb	r2, r3
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800ae94:	2b01      	cmp	r3, #1
 800ae96:	d101      	bne.n	800ae9c <HAL_PCD_EP_Close+0x6a>
 800ae98:	2302      	movs	r3, #2
 800ae9a:	e00e      	b.n	800aeba <HAL_PCD_EP_Close+0x88>
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	2201      	movs	r2, #1
 800aea0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	68f9      	ldr	r1, [r7, #12]
 800aeaa:	4618      	mov	r0, r3
 800aeac:	f005 f9e6 	bl	801027c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	2200      	movs	r2, #0
 800aeb4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800aeb8:	2300      	movs	r3, #0
}
 800aeba:	4618      	mov	r0, r3
 800aebc:	3710      	adds	r7, #16
 800aebe:	46bd      	mov	sp, r7
 800aec0:	bd80      	pop	{r7, pc}

0800aec2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800aec2:	b580      	push	{r7, lr}
 800aec4:	b086      	sub	sp, #24
 800aec6:	af00      	add	r7, sp, #0
 800aec8:	60f8      	str	r0, [r7, #12]
 800aeca:	607a      	str	r2, [r7, #4]
 800aecc:	603b      	str	r3, [r7, #0]
 800aece:	460b      	mov	r3, r1
 800aed0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800aed2:	7afb      	ldrb	r3, [r7, #11]
 800aed4:	f003 0207 	and.w	r2, r3, #7
 800aed8:	4613      	mov	r3, r2
 800aeda:	009b      	lsls	r3, r3, #2
 800aedc:	4413      	add	r3, r2
 800aede:	00db      	lsls	r3, r3, #3
 800aee0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800aee4:	68fa      	ldr	r2, [r7, #12]
 800aee6:	4413      	add	r3, r2
 800aee8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800aeea:	697b      	ldr	r3, [r7, #20]
 800aeec:	687a      	ldr	r2, [r7, #4]
 800aeee:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800aef0:	697b      	ldr	r3, [r7, #20]
 800aef2:	683a      	ldr	r2, [r7, #0]
 800aef4:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800aef6:	697b      	ldr	r3, [r7, #20]
 800aef8:	2200      	movs	r2, #0
 800aefa:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800aefc:	697b      	ldr	r3, [r7, #20]
 800aefe:	2200      	movs	r2, #0
 800af00:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800af02:	7afb      	ldrb	r3, [r7, #11]
 800af04:	f003 0307 	and.w	r3, r3, #7
 800af08:	b2da      	uxtb	r2, r3
 800af0a:	697b      	ldr	r3, [r7, #20]
 800af0c:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	6979      	ldr	r1, [r7, #20]
 800af14:	4618      	mov	r0, r3
 800af16:	f005 fb9e 	bl	8010656 <USB_EPStartXfer>

  return HAL_OK;
 800af1a:	2300      	movs	r3, #0
}
 800af1c:	4618      	mov	r0, r3
 800af1e:	3718      	adds	r7, #24
 800af20:	46bd      	mov	sp, r7
 800af22:	bd80      	pop	{r7, pc}

0800af24 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800af24:	b480      	push	{r7}
 800af26:	b083      	sub	sp, #12
 800af28:	af00      	add	r7, sp, #0
 800af2a:	6078      	str	r0, [r7, #4]
 800af2c:	460b      	mov	r3, r1
 800af2e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800af30:	78fb      	ldrb	r3, [r7, #3]
 800af32:	f003 0207 	and.w	r2, r3, #7
 800af36:	6879      	ldr	r1, [r7, #4]
 800af38:	4613      	mov	r3, r2
 800af3a:	009b      	lsls	r3, r3, #2
 800af3c:	4413      	add	r3, r2
 800af3e:	00db      	lsls	r3, r3, #3
 800af40:	440b      	add	r3, r1
 800af42:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800af46:	681b      	ldr	r3, [r3, #0]
}
 800af48:	4618      	mov	r0, r3
 800af4a:	370c      	adds	r7, #12
 800af4c:	46bd      	mov	sp, r7
 800af4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af52:	4770      	bx	lr

0800af54 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800af54:	b580      	push	{r7, lr}
 800af56:	b086      	sub	sp, #24
 800af58:	af00      	add	r7, sp, #0
 800af5a:	60f8      	str	r0, [r7, #12]
 800af5c:	607a      	str	r2, [r7, #4]
 800af5e:	603b      	str	r3, [r7, #0]
 800af60:	460b      	mov	r3, r1
 800af62:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800af64:	7afb      	ldrb	r3, [r7, #11]
 800af66:	f003 0207 	and.w	r2, r3, #7
 800af6a:	4613      	mov	r3, r2
 800af6c:	009b      	lsls	r3, r3, #2
 800af6e:	4413      	add	r3, r2
 800af70:	00db      	lsls	r3, r3, #3
 800af72:	3310      	adds	r3, #16
 800af74:	68fa      	ldr	r2, [r7, #12]
 800af76:	4413      	add	r3, r2
 800af78:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800af7a:	697b      	ldr	r3, [r7, #20]
 800af7c:	687a      	ldr	r2, [r7, #4]
 800af7e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800af80:	697b      	ldr	r3, [r7, #20]
 800af82:	683a      	ldr	r2, [r7, #0]
 800af84:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800af86:	697b      	ldr	r3, [r7, #20]
 800af88:	2201      	movs	r2, #1
 800af8a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800af8e:	697b      	ldr	r3, [r7, #20]
 800af90:	683a      	ldr	r2, [r7, #0]
 800af92:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800af94:	697b      	ldr	r3, [r7, #20]
 800af96:	2200      	movs	r2, #0
 800af98:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800af9a:	697b      	ldr	r3, [r7, #20]
 800af9c:	2201      	movs	r2, #1
 800af9e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800afa0:	7afb      	ldrb	r3, [r7, #11]
 800afa2:	f003 0307 	and.w	r3, r3, #7
 800afa6:	b2da      	uxtb	r2, r3
 800afa8:	697b      	ldr	r3, [r7, #20]
 800afaa:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	6979      	ldr	r1, [r7, #20]
 800afb2:	4618      	mov	r0, r3
 800afb4:	f005 fb4f 	bl	8010656 <USB_EPStartXfer>

  return HAL_OK;
 800afb8:	2300      	movs	r3, #0
}
 800afba:	4618      	mov	r0, r3
 800afbc:	3718      	adds	r7, #24
 800afbe:	46bd      	mov	sp, r7
 800afc0:	bd80      	pop	{r7, pc}

0800afc2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800afc2:	b580      	push	{r7, lr}
 800afc4:	b084      	sub	sp, #16
 800afc6:	af00      	add	r7, sp, #0
 800afc8:	6078      	str	r0, [r7, #4]
 800afca:	460b      	mov	r3, r1
 800afcc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800afce:	78fb      	ldrb	r3, [r7, #3]
 800afd0:	f003 0307 	and.w	r3, r3, #7
 800afd4:	687a      	ldr	r2, [r7, #4]
 800afd6:	7912      	ldrb	r2, [r2, #4]
 800afd8:	4293      	cmp	r3, r2
 800afda:	d901      	bls.n	800afe0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800afdc:	2301      	movs	r3, #1
 800afde:	e03e      	b.n	800b05e <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800afe0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	da0e      	bge.n	800b006 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800afe8:	78fb      	ldrb	r3, [r7, #3]
 800afea:	f003 0207 	and.w	r2, r3, #7
 800afee:	4613      	mov	r3, r2
 800aff0:	009b      	lsls	r3, r3, #2
 800aff2:	4413      	add	r3, r2
 800aff4:	00db      	lsls	r3, r3, #3
 800aff6:	3310      	adds	r3, #16
 800aff8:	687a      	ldr	r2, [r7, #4]
 800affa:	4413      	add	r3, r2
 800affc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	2201      	movs	r2, #1
 800b002:	705a      	strb	r2, [r3, #1]
 800b004:	e00c      	b.n	800b020 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800b006:	78fa      	ldrb	r2, [r7, #3]
 800b008:	4613      	mov	r3, r2
 800b00a:	009b      	lsls	r3, r3, #2
 800b00c:	4413      	add	r3, r2
 800b00e:	00db      	lsls	r3, r3, #3
 800b010:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b014:	687a      	ldr	r2, [r7, #4]
 800b016:	4413      	add	r3, r2
 800b018:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	2200      	movs	r2, #0
 800b01e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	2201      	movs	r2, #1
 800b024:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b026:	78fb      	ldrb	r3, [r7, #3]
 800b028:	f003 0307 	and.w	r3, r3, #7
 800b02c:	b2da      	uxtb	r2, r3
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800b038:	2b01      	cmp	r3, #1
 800b03a:	d101      	bne.n	800b040 <HAL_PCD_EP_SetStall+0x7e>
 800b03c:	2302      	movs	r3, #2
 800b03e:	e00e      	b.n	800b05e <HAL_PCD_EP_SetStall+0x9c>
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	2201      	movs	r2, #1
 800b044:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	68f9      	ldr	r1, [r7, #12]
 800b04e:	4618      	mov	r0, r3
 800b050:	f006 f8b0 	bl	80111b4 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	2200      	movs	r2, #0
 800b058:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800b05c:	2300      	movs	r3, #0
}
 800b05e:	4618      	mov	r0, r3
 800b060:	3710      	adds	r7, #16
 800b062:	46bd      	mov	sp, r7
 800b064:	bd80      	pop	{r7, pc}

0800b066 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800b066:	b580      	push	{r7, lr}
 800b068:	b084      	sub	sp, #16
 800b06a:	af00      	add	r7, sp, #0
 800b06c:	6078      	str	r0, [r7, #4]
 800b06e:	460b      	mov	r3, r1
 800b070:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800b072:	78fb      	ldrb	r3, [r7, #3]
 800b074:	f003 030f 	and.w	r3, r3, #15
 800b078:	687a      	ldr	r2, [r7, #4]
 800b07a:	7912      	ldrb	r2, [r2, #4]
 800b07c:	4293      	cmp	r3, r2
 800b07e:	d901      	bls.n	800b084 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800b080:	2301      	movs	r3, #1
 800b082:	e040      	b.n	800b106 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800b084:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	da0e      	bge.n	800b0aa <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b08c:	78fb      	ldrb	r3, [r7, #3]
 800b08e:	f003 0207 	and.w	r2, r3, #7
 800b092:	4613      	mov	r3, r2
 800b094:	009b      	lsls	r3, r3, #2
 800b096:	4413      	add	r3, r2
 800b098:	00db      	lsls	r3, r3, #3
 800b09a:	3310      	adds	r3, #16
 800b09c:	687a      	ldr	r2, [r7, #4]
 800b09e:	4413      	add	r3, r2
 800b0a0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	2201      	movs	r2, #1
 800b0a6:	705a      	strb	r2, [r3, #1]
 800b0a8:	e00e      	b.n	800b0c8 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b0aa:	78fb      	ldrb	r3, [r7, #3]
 800b0ac:	f003 0207 	and.w	r2, r3, #7
 800b0b0:	4613      	mov	r3, r2
 800b0b2:	009b      	lsls	r3, r3, #2
 800b0b4:	4413      	add	r3, r2
 800b0b6:	00db      	lsls	r3, r3, #3
 800b0b8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b0bc:	687a      	ldr	r2, [r7, #4]
 800b0be:	4413      	add	r3, r2
 800b0c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	2200      	movs	r2, #0
 800b0c6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	2200      	movs	r2, #0
 800b0cc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b0ce:	78fb      	ldrb	r3, [r7, #3]
 800b0d0:	f003 0307 	and.w	r3, r3, #7
 800b0d4:	b2da      	uxtb	r2, r3
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800b0e0:	2b01      	cmp	r3, #1
 800b0e2:	d101      	bne.n	800b0e8 <HAL_PCD_EP_ClrStall+0x82>
 800b0e4:	2302      	movs	r3, #2
 800b0e6:	e00e      	b.n	800b106 <HAL_PCD_EP_ClrStall+0xa0>
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	2201      	movs	r2, #1
 800b0ec:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	68f9      	ldr	r1, [r7, #12]
 800b0f6:	4618      	mov	r0, r3
 800b0f8:	f006 f8ad 	bl	8011256 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	2200      	movs	r2, #0
 800b100:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800b104:	2300      	movs	r3, #0
}
 800b106:	4618      	mov	r0, r3
 800b108:	3710      	adds	r7, #16
 800b10a:	46bd      	mov	sp, r7
 800b10c:	bd80      	pop	{r7, pc}

0800b10e <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800b10e:	b580      	push	{r7, lr}
 800b110:	b092      	sub	sp, #72	@ 0x48
 800b112:	af00      	add	r7, sp, #0
 800b114:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800b116:	e333      	b.n	800b780 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b120:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800b122:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800b124:	b2db      	uxtb	r3, r3
 800b126:	f003 030f 	and.w	r3, r3, #15
 800b12a:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 800b12e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800b132:	2b00      	cmp	r3, #0
 800b134:	f040 8108 	bne.w	800b348 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800b138:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800b13a:	f003 0310 	and.w	r3, r3, #16
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d14c      	bne.n	800b1dc <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	881b      	ldrh	r3, [r3, #0]
 800b148:	b29b      	uxth	r3, r3
 800b14a:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800b14e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b152:	813b      	strh	r3, [r7, #8]
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	681a      	ldr	r2, [r3, #0]
 800b158:	893b      	ldrh	r3, [r7, #8]
 800b15a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b15e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b162:	b29b      	uxth	r3, r3
 800b164:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	3310      	adds	r3, #16
 800b16a:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b174:	b29b      	uxth	r3, r3
 800b176:	461a      	mov	r2, r3
 800b178:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b17a:	781b      	ldrb	r3, [r3, #0]
 800b17c:	00db      	lsls	r3, r3, #3
 800b17e:	4413      	add	r3, r2
 800b180:	687a      	ldr	r2, [r7, #4]
 800b182:	6812      	ldr	r2, [r2, #0]
 800b184:	4413      	add	r3, r2
 800b186:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b18a:	881b      	ldrh	r3, [r3, #0]
 800b18c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800b190:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b192:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800b194:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b196:	695a      	ldr	r2, [r3, #20]
 800b198:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b19a:	69db      	ldr	r3, [r3, #28]
 800b19c:	441a      	add	r2, r3
 800b19e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b1a0:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800b1a2:	2100      	movs	r1, #0
 800b1a4:	6878      	ldr	r0, [r7, #4]
 800b1a6:	f00b f958 	bl	801645a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	7b1b      	ldrb	r3, [r3, #12]
 800b1ae:	b2db      	uxtb	r3, r3
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	f000 82e5 	beq.w	800b780 <PCD_EP_ISR_Handler+0x672>
 800b1b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b1b8:	699b      	ldr	r3, [r3, #24]
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	f040 82e0 	bne.w	800b780 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	7b1b      	ldrb	r3, [r3, #12]
 800b1c4:	b2db      	uxtb	r3, r3
 800b1c6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b1ca:	b2da      	uxtb	r2, r3
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	2200      	movs	r2, #0
 800b1d8:	731a      	strb	r2, [r3, #12]
 800b1da:	e2d1      	b.n	800b780 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b1e2:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	881b      	ldrh	r3, [r3, #0]
 800b1ea:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800b1ec:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b1ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d032      	beq.n	800b25c <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b1fe:	b29b      	uxth	r3, r3
 800b200:	461a      	mov	r2, r3
 800b202:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b204:	781b      	ldrb	r3, [r3, #0]
 800b206:	00db      	lsls	r3, r3, #3
 800b208:	4413      	add	r3, r2
 800b20a:	687a      	ldr	r2, [r7, #4]
 800b20c:	6812      	ldr	r2, [r2, #0]
 800b20e:	4413      	add	r3, r2
 800b210:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b214:	881b      	ldrh	r3, [r3, #0]
 800b216:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800b21a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b21c:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	6818      	ldr	r0, [r3, #0]
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800b228:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b22a:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800b22c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b22e:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800b230:	b29b      	uxth	r3, r3
 800b232:	f006 f937 	bl	80114a4 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	881b      	ldrh	r3, [r3, #0]
 800b23c:	b29a      	uxth	r2, r3
 800b23e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800b242:	4013      	ands	r3, r2
 800b244:	817b      	strh	r3, [r7, #10]
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	897a      	ldrh	r2, [r7, #10]
 800b24c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800b250:	b292      	uxth	r2, r2
 800b252:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800b254:	6878      	ldr	r0, [r7, #4]
 800b256:	f00b f8d3 	bl	8016400 <HAL_PCD_SetupStageCallback>
 800b25a:	e291      	b.n	800b780 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800b25c:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800b260:	2b00      	cmp	r3, #0
 800b262:	f280 828d 	bge.w	800b780 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	881b      	ldrh	r3, [r3, #0]
 800b26c:	b29a      	uxth	r2, r3
 800b26e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800b272:	4013      	ands	r3, r2
 800b274:	81fb      	strh	r3, [r7, #14]
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	89fa      	ldrh	r2, [r7, #14]
 800b27c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800b280:	b292      	uxth	r2, r2
 800b282:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b28c:	b29b      	uxth	r3, r3
 800b28e:	461a      	mov	r2, r3
 800b290:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b292:	781b      	ldrb	r3, [r3, #0]
 800b294:	00db      	lsls	r3, r3, #3
 800b296:	4413      	add	r3, r2
 800b298:	687a      	ldr	r2, [r7, #4]
 800b29a:	6812      	ldr	r2, [r2, #0]
 800b29c:	4413      	add	r3, r2
 800b29e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b2a2:	881b      	ldrh	r3, [r3, #0]
 800b2a4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800b2a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b2aa:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800b2ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b2ae:	69db      	ldr	r3, [r3, #28]
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d019      	beq.n	800b2e8 <PCD_EP_ISR_Handler+0x1da>
 800b2b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b2b6:	695b      	ldr	r3, [r3, #20]
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d015      	beq.n	800b2e8 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	6818      	ldr	r0, [r3, #0]
 800b2c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b2c2:	6959      	ldr	r1, [r3, #20]
 800b2c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b2c6:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800b2c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b2ca:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800b2cc:	b29b      	uxth	r3, r3
 800b2ce:	f006 f8e9 	bl	80114a4 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800b2d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b2d4:	695a      	ldr	r2, [r3, #20]
 800b2d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b2d8:	69db      	ldr	r3, [r3, #28]
 800b2da:	441a      	add	r2, r3
 800b2dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b2de:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800b2e0:	2100      	movs	r1, #0
 800b2e2:	6878      	ldr	r0, [r7, #4]
 800b2e4:	f00b f89e 	bl	8016424 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	881b      	ldrh	r3, [r3, #0]
 800b2ee:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800b2f0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b2f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	f040 8242 	bne.w	800b780 <PCD_EP_ISR_Handler+0x672>
 800b2fc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b2fe:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800b302:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b306:	f000 823b 	beq.w	800b780 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	881b      	ldrh	r3, [r3, #0]
 800b310:	b29b      	uxth	r3, r3
 800b312:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b316:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b31a:	81bb      	strh	r3, [r7, #12]
 800b31c:	89bb      	ldrh	r3, [r7, #12]
 800b31e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800b322:	81bb      	strh	r3, [r7, #12]
 800b324:	89bb      	ldrh	r3, [r7, #12]
 800b326:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800b32a:	81bb      	strh	r3, [r7, #12]
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	681a      	ldr	r2, [r3, #0]
 800b330:	89bb      	ldrh	r3, [r7, #12]
 800b332:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b336:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b33a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b33e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b342:	b29b      	uxth	r3, r3
 800b344:	8013      	strh	r3, [r2, #0]
 800b346:	e21b      	b.n	800b780 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	461a      	mov	r2, r3
 800b34e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800b352:	009b      	lsls	r3, r3, #2
 800b354:	4413      	add	r3, r2
 800b356:	881b      	ldrh	r3, [r3, #0]
 800b358:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800b35a:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800b35e:	2b00      	cmp	r3, #0
 800b360:	f280 80f1 	bge.w	800b546 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	461a      	mov	r2, r3
 800b36a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800b36e:	009b      	lsls	r3, r3, #2
 800b370:	4413      	add	r3, r2
 800b372:	881b      	ldrh	r3, [r3, #0]
 800b374:	b29a      	uxth	r2, r3
 800b376:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800b37a:	4013      	ands	r3, r2
 800b37c:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	461a      	mov	r2, r3
 800b384:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800b388:	009b      	lsls	r3, r3, #2
 800b38a:	4413      	add	r3, r2
 800b38c:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800b38e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800b392:	b292      	uxth	r2, r2
 800b394:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800b396:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800b39a:	4613      	mov	r3, r2
 800b39c:	009b      	lsls	r3, r3, #2
 800b39e:	4413      	add	r3, r2
 800b3a0:	00db      	lsls	r3, r3, #3
 800b3a2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b3a6:	687a      	ldr	r2, [r7, #4]
 800b3a8:	4413      	add	r3, r2
 800b3aa:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800b3ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b3ae:	7b1b      	ldrb	r3, [r3, #12]
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d123      	bne.n	800b3fc <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b3bc:	b29b      	uxth	r3, r3
 800b3be:	461a      	mov	r2, r3
 800b3c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b3c2:	781b      	ldrb	r3, [r3, #0]
 800b3c4:	00db      	lsls	r3, r3, #3
 800b3c6:	4413      	add	r3, r2
 800b3c8:	687a      	ldr	r2, [r7, #4]
 800b3ca:	6812      	ldr	r2, [r2, #0]
 800b3cc:	4413      	add	r3, r2
 800b3ce:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b3d2:	881b      	ldrh	r3, [r3, #0]
 800b3d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b3d8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 800b3dc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	f000 808b 	beq.w	800b4fc <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	6818      	ldr	r0, [r3, #0]
 800b3ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b3ec:	6959      	ldr	r1, [r3, #20]
 800b3ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b3f0:	88da      	ldrh	r2, [r3, #6]
 800b3f2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b3f6:	f006 f855 	bl	80114a4 <USB_ReadPMA>
 800b3fa:	e07f      	b.n	800b4fc <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800b3fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b3fe:	78db      	ldrb	r3, [r3, #3]
 800b400:	2b02      	cmp	r3, #2
 800b402:	d109      	bne.n	800b418 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800b404:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b406:	461a      	mov	r2, r3
 800b408:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b40a:	6878      	ldr	r0, [r7, #4]
 800b40c:	f000 f9c6 	bl	800b79c <HAL_PCD_EP_DB_Receive>
 800b410:	4603      	mov	r3, r0
 800b412:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800b416:	e071      	b.n	800b4fc <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	461a      	mov	r2, r3
 800b41e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b420:	781b      	ldrb	r3, [r3, #0]
 800b422:	009b      	lsls	r3, r3, #2
 800b424:	4413      	add	r3, r2
 800b426:	881b      	ldrh	r3, [r3, #0]
 800b428:	b29b      	uxth	r3, r3
 800b42a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b42e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b432:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	461a      	mov	r2, r3
 800b43a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b43c:	781b      	ldrb	r3, [r3, #0]
 800b43e:	009b      	lsls	r3, r3, #2
 800b440:	441a      	add	r2, r3
 800b442:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b444:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b448:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b44c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b450:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b454:	b29b      	uxth	r3, r3
 800b456:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	461a      	mov	r2, r3
 800b45e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b460:	781b      	ldrb	r3, [r3, #0]
 800b462:	009b      	lsls	r3, r3, #2
 800b464:	4413      	add	r3, r2
 800b466:	881b      	ldrh	r3, [r3, #0]
 800b468:	b29b      	uxth	r3, r3
 800b46a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d022      	beq.n	800b4b8 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b47a:	b29b      	uxth	r3, r3
 800b47c:	461a      	mov	r2, r3
 800b47e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b480:	781b      	ldrb	r3, [r3, #0]
 800b482:	00db      	lsls	r3, r3, #3
 800b484:	4413      	add	r3, r2
 800b486:	687a      	ldr	r2, [r7, #4]
 800b488:	6812      	ldr	r2, [r2, #0]
 800b48a:	4413      	add	r3, r2
 800b48c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b490:	881b      	ldrh	r3, [r3, #0]
 800b492:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b496:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800b49a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d02c      	beq.n	800b4fc <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	6818      	ldr	r0, [r3, #0]
 800b4a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b4a8:	6959      	ldr	r1, [r3, #20]
 800b4aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b4ac:	891a      	ldrh	r2, [r3, #8]
 800b4ae:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b4b2:	f005 fff7 	bl	80114a4 <USB_ReadPMA>
 800b4b6:	e021      	b.n	800b4fc <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b4c0:	b29b      	uxth	r3, r3
 800b4c2:	461a      	mov	r2, r3
 800b4c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b4c6:	781b      	ldrb	r3, [r3, #0]
 800b4c8:	00db      	lsls	r3, r3, #3
 800b4ca:	4413      	add	r3, r2
 800b4cc:	687a      	ldr	r2, [r7, #4]
 800b4ce:	6812      	ldr	r2, [r2, #0]
 800b4d0:	4413      	add	r3, r2
 800b4d2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b4d6:	881b      	ldrh	r3, [r3, #0]
 800b4d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b4dc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800b4e0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d009      	beq.n	800b4fc <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	6818      	ldr	r0, [r3, #0]
 800b4ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b4ee:	6959      	ldr	r1, [r3, #20]
 800b4f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b4f2:	895a      	ldrh	r2, [r3, #10]
 800b4f4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b4f8:	f005 ffd4 	bl	80114a4 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800b4fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b4fe:	69da      	ldr	r2, [r3, #28]
 800b500:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b504:	441a      	add	r2, r3
 800b506:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b508:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800b50a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b50c:	695a      	ldr	r2, [r3, #20]
 800b50e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b512:	441a      	add	r2, r3
 800b514:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b516:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800b518:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b51a:	699b      	ldr	r3, [r3, #24]
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d005      	beq.n	800b52c <PCD_EP_ISR_Handler+0x41e>
 800b520:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800b524:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b526:	691b      	ldr	r3, [r3, #16]
 800b528:	429a      	cmp	r2, r3
 800b52a:	d206      	bcs.n	800b53a <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800b52c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b52e:	781b      	ldrb	r3, [r3, #0]
 800b530:	4619      	mov	r1, r3
 800b532:	6878      	ldr	r0, [r7, #4]
 800b534:	f00a ff76 	bl	8016424 <HAL_PCD_DataOutStageCallback>
 800b538:	e005      	b.n	800b546 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b540:	4618      	mov	r0, r3
 800b542:	f005 f888 	bl	8010656 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800b546:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b548:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	f000 8117 	beq.w	800b780 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800b552:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800b556:	4613      	mov	r3, r2
 800b558:	009b      	lsls	r3, r3, #2
 800b55a:	4413      	add	r3, r2
 800b55c:	00db      	lsls	r3, r3, #3
 800b55e:	3310      	adds	r3, #16
 800b560:	687a      	ldr	r2, [r7, #4]
 800b562:	4413      	add	r3, r2
 800b564:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	461a      	mov	r2, r3
 800b56c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800b570:	009b      	lsls	r3, r3, #2
 800b572:	4413      	add	r3, r2
 800b574:	881b      	ldrh	r3, [r3, #0]
 800b576:	b29b      	uxth	r3, r3
 800b578:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800b57c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b580:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	461a      	mov	r2, r3
 800b588:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800b58c:	009b      	lsls	r3, r3, #2
 800b58e:	441a      	add	r2, r3
 800b590:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b592:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b596:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b59a:	b29b      	uxth	r3, r3
 800b59c:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800b59e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b5a0:	78db      	ldrb	r3, [r3, #3]
 800b5a2:	2b01      	cmp	r3, #1
 800b5a4:	f040 80a1 	bne.w	800b6ea <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800b5a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b5aa:	2200      	movs	r2, #0
 800b5ac:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800b5ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b5b0:	7b1b      	ldrb	r3, [r3, #12]
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	f000 8092 	beq.w	800b6dc <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800b5b8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b5ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d046      	beq.n	800b650 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800b5c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b5c4:	785b      	ldrb	r3, [r3, #1]
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d126      	bne.n	800b618 <PCD_EP_ISR_Handler+0x50a>
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	617b      	str	r3, [r7, #20]
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b5d8:	b29b      	uxth	r3, r3
 800b5da:	461a      	mov	r2, r3
 800b5dc:	697b      	ldr	r3, [r7, #20]
 800b5de:	4413      	add	r3, r2
 800b5e0:	617b      	str	r3, [r7, #20]
 800b5e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b5e4:	781b      	ldrb	r3, [r3, #0]
 800b5e6:	00da      	lsls	r2, r3, #3
 800b5e8:	697b      	ldr	r3, [r7, #20]
 800b5ea:	4413      	add	r3, r2
 800b5ec:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b5f0:	613b      	str	r3, [r7, #16]
 800b5f2:	693b      	ldr	r3, [r7, #16]
 800b5f4:	881b      	ldrh	r3, [r3, #0]
 800b5f6:	b29b      	uxth	r3, r3
 800b5f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b5fc:	b29a      	uxth	r2, r3
 800b5fe:	693b      	ldr	r3, [r7, #16]
 800b600:	801a      	strh	r2, [r3, #0]
 800b602:	693b      	ldr	r3, [r7, #16]
 800b604:	881b      	ldrh	r3, [r3, #0]
 800b606:	b29b      	uxth	r3, r3
 800b608:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b60c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b610:	b29a      	uxth	r2, r3
 800b612:	693b      	ldr	r3, [r7, #16]
 800b614:	801a      	strh	r2, [r3, #0]
 800b616:	e061      	b.n	800b6dc <PCD_EP_ISR_Handler+0x5ce>
 800b618:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b61a:	785b      	ldrb	r3, [r3, #1]
 800b61c:	2b01      	cmp	r3, #1
 800b61e:	d15d      	bne.n	800b6dc <PCD_EP_ISR_Handler+0x5ce>
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	61fb      	str	r3, [r7, #28]
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b62e:	b29b      	uxth	r3, r3
 800b630:	461a      	mov	r2, r3
 800b632:	69fb      	ldr	r3, [r7, #28]
 800b634:	4413      	add	r3, r2
 800b636:	61fb      	str	r3, [r7, #28]
 800b638:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b63a:	781b      	ldrb	r3, [r3, #0]
 800b63c:	00da      	lsls	r2, r3, #3
 800b63e:	69fb      	ldr	r3, [r7, #28]
 800b640:	4413      	add	r3, r2
 800b642:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b646:	61bb      	str	r3, [r7, #24]
 800b648:	69bb      	ldr	r3, [r7, #24]
 800b64a:	2200      	movs	r2, #0
 800b64c:	801a      	strh	r2, [r3, #0]
 800b64e:	e045      	b.n	800b6dc <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b656:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b658:	785b      	ldrb	r3, [r3, #1]
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d126      	bne.n	800b6ac <PCD_EP_ISR_Handler+0x59e>
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	627b      	str	r3, [r7, #36]	@ 0x24
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b66c:	b29b      	uxth	r3, r3
 800b66e:	461a      	mov	r2, r3
 800b670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b672:	4413      	add	r3, r2
 800b674:	627b      	str	r3, [r7, #36]	@ 0x24
 800b676:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b678:	781b      	ldrb	r3, [r3, #0]
 800b67a:	00da      	lsls	r2, r3, #3
 800b67c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b67e:	4413      	add	r3, r2
 800b680:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b684:	623b      	str	r3, [r7, #32]
 800b686:	6a3b      	ldr	r3, [r7, #32]
 800b688:	881b      	ldrh	r3, [r3, #0]
 800b68a:	b29b      	uxth	r3, r3
 800b68c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b690:	b29a      	uxth	r2, r3
 800b692:	6a3b      	ldr	r3, [r7, #32]
 800b694:	801a      	strh	r2, [r3, #0]
 800b696:	6a3b      	ldr	r3, [r7, #32]
 800b698:	881b      	ldrh	r3, [r3, #0]
 800b69a:	b29b      	uxth	r3, r3
 800b69c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b6a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b6a4:	b29a      	uxth	r2, r3
 800b6a6:	6a3b      	ldr	r3, [r7, #32]
 800b6a8:	801a      	strh	r2, [r3, #0]
 800b6aa:	e017      	b.n	800b6dc <PCD_EP_ISR_Handler+0x5ce>
 800b6ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b6ae:	785b      	ldrb	r3, [r3, #1]
 800b6b0:	2b01      	cmp	r3, #1
 800b6b2:	d113      	bne.n	800b6dc <PCD_EP_ISR_Handler+0x5ce>
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b6bc:	b29b      	uxth	r3, r3
 800b6be:	461a      	mov	r2, r3
 800b6c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6c2:	4413      	add	r3, r2
 800b6c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b6c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b6c8:	781b      	ldrb	r3, [r3, #0]
 800b6ca:	00da      	lsls	r2, r3, #3
 800b6cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6ce:	4413      	add	r3, r2
 800b6d0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b6d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b6d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6d8:	2200      	movs	r2, #0
 800b6da:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800b6dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b6de:	781b      	ldrb	r3, [r3, #0]
 800b6e0:	4619      	mov	r1, r3
 800b6e2:	6878      	ldr	r0, [r7, #4]
 800b6e4:	f00a feb9 	bl	801645a <HAL_PCD_DataInStageCallback>
 800b6e8:	e04a      	b.n	800b780 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800b6ea:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b6ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d13f      	bne.n	800b774 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b6fc:	b29b      	uxth	r3, r3
 800b6fe:	461a      	mov	r2, r3
 800b700:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b702:	781b      	ldrb	r3, [r3, #0]
 800b704:	00db      	lsls	r3, r3, #3
 800b706:	4413      	add	r3, r2
 800b708:	687a      	ldr	r2, [r7, #4]
 800b70a:	6812      	ldr	r2, [r2, #0]
 800b70c:	4413      	add	r3, r2
 800b70e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b712:	881b      	ldrh	r3, [r3, #0]
 800b714:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b718:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 800b71a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b71c:	699a      	ldr	r2, [r3, #24]
 800b71e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800b720:	429a      	cmp	r2, r3
 800b722:	d906      	bls.n	800b732 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 800b724:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b726:	699a      	ldr	r2, [r3, #24]
 800b728:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800b72a:	1ad2      	subs	r2, r2, r3
 800b72c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b72e:	619a      	str	r2, [r3, #24]
 800b730:	e002      	b.n	800b738 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 800b732:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b734:	2200      	movs	r2, #0
 800b736:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800b738:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b73a:	699b      	ldr	r3, [r3, #24]
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d106      	bne.n	800b74e <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800b740:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b742:	781b      	ldrb	r3, [r3, #0]
 800b744:	4619      	mov	r1, r3
 800b746:	6878      	ldr	r0, [r7, #4]
 800b748:	f00a fe87 	bl	801645a <HAL_PCD_DataInStageCallback>
 800b74c:	e018      	b.n	800b780 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800b74e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b750:	695a      	ldr	r2, [r3, #20]
 800b752:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800b754:	441a      	add	r2, r3
 800b756:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b758:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800b75a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b75c:	69da      	ldr	r2, [r3, #28]
 800b75e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800b760:	441a      	add	r2, r3
 800b762:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b764:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b76c:	4618      	mov	r0, r3
 800b76e:	f004 ff72 	bl	8010656 <USB_EPStartXfer>
 800b772:	e005      	b.n	800b780 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800b774:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b776:	461a      	mov	r2, r3
 800b778:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b77a:	6878      	ldr	r0, [r7, #4]
 800b77c:	f000 f917 	bl	800b9ae <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b788:	b29b      	uxth	r3, r3
 800b78a:	b21b      	sxth	r3, r3
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	f6ff acc3 	blt.w	800b118 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800b792:	2300      	movs	r3, #0
}
 800b794:	4618      	mov	r0, r3
 800b796:	3748      	adds	r7, #72	@ 0x48
 800b798:	46bd      	mov	sp, r7
 800b79a:	bd80      	pop	{r7, pc}

0800b79c <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800b79c:	b580      	push	{r7, lr}
 800b79e:	b088      	sub	sp, #32
 800b7a0:	af00      	add	r7, sp, #0
 800b7a2:	60f8      	str	r0, [r7, #12]
 800b7a4:	60b9      	str	r1, [r7, #8]
 800b7a6:	4613      	mov	r3, r2
 800b7a8:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800b7aa:	88fb      	ldrh	r3, [r7, #6]
 800b7ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d07c      	beq.n	800b8ae <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b7bc:	b29b      	uxth	r3, r3
 800b7be:	461a      	mov	r2, r3
 800b7c0:	68bb      	ldr	r3, [r7, #8]
 800b7c2:	781b      	ldrb	r3, [r3, #0]
 800b7c4:	00db      	lsls	r3, r3, #3
 800b7c6:	4413      	add	r3, r2
 800b7c8:	68fa      	ldr	r2, [r7, #12]
 800b7ca:	6812      	ldr	r2, [r2, #0]
 800b7cc:	4413      	add	r3, r2
 800b7ce:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b7d2:	881b      	ldrh	r3, [r3, #0]
 800b7d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b7d8:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800b7da:	68bb      	ldr	r3, [r7, #8]
 800b7dc:	699a      	ldr	r2, [r3, #24]
 800b7de:	8b7b      	ldrh	r3, [r7, #26]
 800b7e0:	429a      	cmp	r2, r3
 800b7e2:	d306      	bcc.n	800b7f2 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800b7e4:	68bb      	ldr	r3, [r7, #8]
 800b7e6:	699a      	ldr	r2, [r3, #24]
 800b7e8:	8b7b      	ldrh	r3, [r7, #26]
 800b7ea:	1ad2      	subs	r2, r2, r3
 800b7ec:	68bb      	ldr	r3, [r7, #8]
 800b7ee:	619a      	str	r2, [r3, #24]
 800b7f0:	e002      	b.n	800b7f8 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800b7f2:	68bb      	ldr	r3, [r7, #8]
 800b7f4:	2200      	movs	r2, #0
 800b7f6:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800b7f8:	68bb      	ldr	r3, [r7, #8]
 800b7fa:	699b      	ldr	r3, [r3, #24]
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d123      	bne.n	800b848 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	461a      	mov	r2, r3
 800b806:	68bb      	ldr	r3, [r7, #8]
 800b808:	781b      	ldrb	r3, [r3, #0]
 800b80a:	009b      	lsls	r3, r3, #2
 800b80c:	4413      	add	r3, r2
 800b80e:	881b      	ldrh	r3, [r3, #0]
 800b810:	b29b      	uxth	r3, r3
 800b812:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b816:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b81a:	833b      	strh	r3, [r7, #24]
 800b81c:	8b3b      	ldrh	r3, [r7, #24]
 800b81e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800b822:	833b      	strh	r3, [r7, #24]
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	461a      	mov	r2, r3
 800b82a:	68bb      	ldr	r3, [r7, #8]
 800b82c:	781b      	ldrb	r3, [r3, #0]
 800b82e:	009b      	lsls	r3, r3, #2
 800b830:	441a      	add	r2, r3
 800b832:	8b3b      	ldrh	r3, [r7, #24]
 800b834:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b838:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b83c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b840:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b844:	b29b      	uxth	r3, r3
 800b846:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800b848:	88fb      	ldrh	r3, [r7, #6]
 800b84a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b84e:	2b00      	cmp	r3, #0
 800b850:	d01f      	beq.n	800b892 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	461a      	mov	r2, r3
 800b858:	68bb      	ldr	r3, [r7, #8]
 800b85a:	781b      	ldrb	r3, [r3, #0]
 800b85c:	009b      	lsls	r3, r3, #2
 800b85e:	4413      	add	r3, r2
 800b860:	881b      	ldrh	r3, [r3, #0]
 800b862:	b29b      	uxth	r3, r3
 800b864:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b868:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b86c:	82fb      	strh	r3, [r7, #22]
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	461a      	mov	r2, r3
 800b874:	68bb      	ldr	r3, [r7, #8]
 800b876:	781b      	ldrb	r3, [r3, #0]
 800b878:	009b      	lsls	r3, r3, #2
 800b87a:	441a      	add	r2, r3
 800b87c:	8afb      	ldrh	r3, [r7, #22]
 800b87e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b882:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b886:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b88a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b88e:	b29b      	uxth	r3, r3
 800b890:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800b892:	8b7b      	ldrh	r3, [r7, #26]
 800b894:	2b00      	cmp	r3, #0
 800b896:	f000 8085 	beq.w	800b9a4 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	6818      	ldr	r0, [r3, #0]
 800b89e:	68bb      	ldr	r3, [r7, #8]
 800b8a0:	6959      	ldr	r1, [r3, #20]
 800b8a2:	68bb      	ldr	r3, [r7, #8]
 800b8a4:	891a      	ldrh	r2, [r3, #8]
 800b8a6:	8b7b      	ldrh	r3, [r7, #26]
 800b8a8:	f005 fdfc 	bl	80114a4 <USB_ReadPMA>
 800b8ac:	e07a      	b.n	800b9a4 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b8b6:	b29b      	uxth	r3, r3
 800b8b8:	461a      	mov	r2, r3
 800b8ba:	68bb      	ldr	r3, [r7, #8]
 800b8bc:	781b      	ldrb	r3, [r3, #0]
 800b8be:	00db      	lsls	r3, r3, #3
 800b8c0:	4413      	add	r3, r2
 800b8c2:	68fa      	ldr	r2, [r7, #12]
 800b8c4:	6812      	ldr	r2, [r2, #0]
 800b8c6:	4413      	add	r3, r2
 800b8c8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b8cc:	881b      	ldrh	r3, [r3, #0]
 800b8ce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b8d2:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800b8d4:	68bb      	ldr	r3, [r7, #8]
 800b8d6:	699a      	ldr	r2, [r3, #24]
 800b8d8:	8b7b      	ldrh	r3, [r7, #26]
 800b8da:	429a      	cmp	r2, r3
 800b8dc:	d306      	bcc.n	800b8ec <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800b8de:	68bb      	ldr	r3, [r7, #8]
 800b8e0:	699a      	ldr	r2, [r3, #24]
 800b8e2:	8b7b      	ldrh	r3, [r7, #26]
 800b8e4:	1ad2      	subs	r2, r2, r3
 800b8e6:	68bb      	ldr	r3, [r7, #8]
 800b8e8:	619a      	str	r2, [r3, #24]
 800b8ea:	e002      	b.n	800b8f2 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800b8ec:	68bb      	ldr	r3, [r7, #8]
 800b8ee:	2200      	movs	r2, #0
 800b8f0:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800b8f2:	68bb      	ldr	r3, [r7, #8]
 800b8f4:	699b      	ldr	r3, [r3, #24]
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d123      	bne.n	800b942 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	461a      	mov	r2, r3
 800b900:	68bb      	ldr	r3, [r7, #8]
 800b902:	781b      	ldrb	r3, [r3, #0]
 800b904:	009b      	lsls	r3, r3, #2
 800b906:	4413      	add	r3, r2
 800b908:	881b      	ldrh	r3, [r3, #0]
 800b90a:	b29b      	uxth	r3, r3
 800b90c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b910:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b914:	83fb      	strh	r3, [r7, #30]
 800b916:	8bfb      	ldrh	r3, [r7, #30]
 800b918:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800b91c:	83fb      	strh	r3, [r7, #30]
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	461a      	mov	r2, r3
 800b924:	68bb      	ldr	r3, [r7, #8]
 800b926:	781b      	ldrb	r3, [r3, #0]
 800b928:	009b      	lsls	r3, r3, #2
 800b92a:	441a      	add	r2, r3
 800b92c:	8bfb      	ldrh	r3, [r7, #30]
 800b92e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b932:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b936:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b93a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b93e:	b29b      	uxth	r3, r3
 800b940:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800b942:	88fb      	ldrh	r3, [r7, #6]
 800b944:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d11f      	bne.n	800b98c <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	461a      	mov	r2, r3
 800b952:	68bb      	ldr	r3, [r7, #8]
 800b954:	781b      	ldrb	r3, [r3, #0]
 800b956:	009b      	lsls	r3, r3, #2
 800b958:	4413      	add	r3, r2
 800b95a:	881b      	ldrh	r3, [r3, #0]
 800b95c:	b29b      	uxth	r3, r3
 800b95e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b962:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b966:	83bb      	strh	r3, [r7, #28]
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	461a      	mov	r2, r3
 800b96e:	68bb      	ldr	r3, [r7, #8]
 800b970:	781b      	ldrb	r3, [r3, #0]
 800b972:	009b      	lsls	r3, r3, #2
 800b974:	441a      	add	r2, r3
 800b976:	8bbb      	ldrh	r3, [r7, #28]
 800b978:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b97c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b980:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b984:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b988:	b29b      	uxth	r3, r3
 800b98a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800b98c:	8b7b      	ldrh	r3, [r7, #26]
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d008      	beq.n	800b9a4 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	6818      	ldr	r0, [r3, #0]
 800b996:	68bb      	ldr	r3, [r7, #8]
 800b998:	6959      	ldr	r1, [r3, #20]
 800b99a:	68bb      	ldr	r3, [r7, #8]
 800b99c:	895a      	ldrh	r2, [r3, #10]
 800b99e:	8b7b      	ldrh	r3, [r7, #26]
 800b9a0:	f005 fd80 	bl	80114a4 <USB_ReadPMA>
    }
  }

  return count;
 800b9a4:	8b7b      	ldrh	r3, [r7, #26]
}
 800b9a6:	4618      	mov	r0, r3
 800b9a8:	3720      	adds	r7, #32
 800b9aa:	46bd      	mov	sp, r7
 800b9ac:	bd80      	pop	{r7, pc}

0800b9ae <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800b9ae:	b580      	push	{r7, lr}
 800b9b0:	b0a6      	sub	sp, #152	@ 0x98
 800b9b2:	af00      	add	r7, sp, #0
 800b9b4:	60f8      	str	r0, [r7, #12]
 800b9b6:	60b9      	str	r1, [r7, #8]
 800b9b8:	4613      	mov	r3, r2
 800b9ba:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800b9bc:	88fb      	ldrh	r3, [r7, #6]
 800b9be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	f000 81f7 	beq.w	800bdb6 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b9d0:	b29b      	uxth	r3, r3
 800b9d2:	461a      	mov	r2, r3
 800b9d4:	68bb      	ldr	r3, [r7, #8]
 800b9d6:	781b      	ldrb	r3, [r3, #0]
 800b9d8:	00db      	lsls	r3, r3, #3
 800b9da:	4413      	add	r3, r2
 800b9dc:	68fa      	ldr	r2, [r7, #12]
 800b9de:	6812      	ldr	r2, [r2, #0]
 800b9e0:	4413      	add	r3, r2
 800b9e2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b9e6:	881b      	ldrh	r3, [r3, #0]
 800b9e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b9ec:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 800b9f0:	68bb      	ldr	r3, [r7, #8]
 800b9f2:	699a      	ldr	r2, [r3, #24]
 800b9f4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b9f8:	429a      	cmp	r2, r3
 800b9fa:	d907      	bls.n	800ba0c <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800b9fc:	68bb      	ldr	r3, [r7, #8]
 800b9fe:	699a      	ldr	r2, [r3, #24]
 800ba00:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800ba04:	1ad2      	subs	r2, r2, r3
 800ba06:	68bb      	ldr	r3, [r7, #8]
 800ba08:	619a      	str	r2, [r3, #24]
 800ba0a:	e002      	b.n	800ba12 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800ba0c:	68bb      	ldr	r3, [r7, #8]
 800ba0e:	2200      	movs	r2, #0
 800ba10:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800ba12:	68bb      	ldr	r3, [r7, #8]
 800ba14:	699b      	ldr	r3, [r3, #24]
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	f040 80e1 	bne.w	800bbde <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800ba1c:	68bb      	ldr	r3, [r7, #8]
 800ba1e:	785b      	ldrb	r3, [r3, #1]
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d126      	bne.n	800ba72 <HAL_PCD_EP_DB_Transmit+0xc4>
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	633b      	str	r3, [r7, #48]	@ 0x30
 800ba2a:	68fb      	ldr	r3, [r7, #12]
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ba32:	b29b      	uxth	r3, r3
 800ba34:	461a      	mov	r2, r3
 800ba36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba38:	4413      	add	r3, r2
 800ba3a:	633b      	str	r3, [r7, #48]	@ 0x30
 800ba3c:	68bb      	ldr	r3, [r7, #8]
 800ba3e:	781b      	ldrb	r3, [r3, #0]
 800ba40:	00da      	lsls	r2, r3, #3
 800ba42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba44:	4413      	add	r3, r2
 800ba46:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ba4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ba4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba4e:	881b      	ldrh	r3, [r3, #0]
 800ba50:	b29b      	uxth	r3, r3
 800ba52:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ba56:	b29a      	uxth	r2, r3
 800ba58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba5a:	801a      	strh	r2, [r3, #0]
 800ba5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba5e:	881b      	ldrh	r3, [r3, #0]
 800ba60:	b29b      	uxth	r3, r3
 800ba62:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ba66:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ba6a:	b29a      	uxth	r2, r3
 800ba6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba6e:	801a      	strh	r2, [r3, #0]
 800ba70:	e01a      	b.n	800baa8 <HAL_PCD_EP_DB_Transmit+0xfa>
 800ba72:	68bb      	ldr	r3, [r7, #8]
 800ba74:	785b      	ldrb	r3, [r3, #1]
 800ba76:	2b01      	cmp	r3, #1
 800ba78:	d116      	bne.n	800baa8 <HAL_PCD_EP_DB_Transmit+0xfa>
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ba88:	b29b      	uxth	r3, r3
 800ba8a:	461a      	mov	r2, r3
 800ba8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba8e:	4413      	add	r3, r2
 800ba90:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ba92:	68bb      	ldr	r3, [r7, #8]
 800ba94:	781b      	ldrb	r3, [r3, #0]
 800ba96:	00da      	lsls	r2, r3, #3
 800ba98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba9a:	4413      	add	r3, r2
 800ba9c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800baa0:	637b      	str	r3, [r7, #52]	@ 0x34
 800baa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800baa4:	2200      	movs	r2, #0
 800baa6:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	62bb      	str	r3, [r7, #40]	@ 0x28
 800baae:	68bb      	ldr	r3, [r7, #8]
 800bab0:	785b      	ldrb	r3, [r3, #1]
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d126      	bne.n	800bb04 <HAL_PCD_EP_DB_Transmit+0x156>
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	623b      	str	r3, [r7, #32]
 800babc:	68fb      	ldr	r3, [r7, #12]
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bac4:	b29b      	uxth	r3, r3
 800bac6:	461a      	mov	r2, r3
 800bac8:	6a3b      	ldr	r3, [r7, #32]
 800baca:	4413      	add	r3, r2
 800bacc:	623b      	str	r3, [r7, #32]
 800bace:	68bb      	ldr	r3, [r7, #8]
 800bad0:	781b      	ldrb	r3, [r3, #0]
 800bad2:	00da      	lsls	r2, r3, #3
 800bad4:	6a3b      	ldr	r3, [r7, #32]
 800bad6:	4413      	add	r3, r2
 800bad8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800badc:	61fb      	str	r3, [r7, #28]
 800bade:	69fb      	ldr	r3, [r7, #28]
 800bae0:	881b      	ldrh	r3, [r3, #0]
 800bae2:	b29b      	uxth	r3, r3
 800bae4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bae8:	b29a      	uxth	r2, r3
 800baea:	69fb      	ldr	r3, [r7, #28]
 800baec:	801a      	strh	r2, [r3, #0]
 800baee:	69fb      	ldr	r3, [r7, #28]
 800baf0:	881b      	ldrh	r3, [r3, #0]
 800baf2:	b29b      	uxth	r3, r3
 800baf4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800baf8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bafc:	b29a      	uxth	r2, r3
 800bafe:	69fb      	ldr	r3, [r7, #28]
 800bb00:	801a      	strh	r2, [r3, #0]
 800bb02:	e017      	b.n	800bb34 <HAL_PCD_EP_DB_Transmit+0x186>
 800bb04:	68bb      	ldr	r3, [r7, #8]
 800bb06:	785b      	ldrb	r3, [r3, #1]
 800bb08:	2b01      	cmp	r3, #1
 800bb0a:	d113      	bne.n	800bb34 <HAL_PCD_EP_DB_Transmit+0x186>
 800bb0c:	68fb      	ldr	r3, [r7, #12]
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bb14:	b29b      	uxth	r3, r3
 800bb16:	461a      	mov	r2, r3
 800bb18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb1a:	4413      	add	r3, r2
 800bb1c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bb1e:	68bb      	ldr	r3, [r7, #8]
 800bb20:	781b      	ldrb	r3, [r3, #0]
 800bb22:	00da      	lsls	r2, r3, #3
 800bb24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb26:	4413      	add	r3, r2
 800bb28:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bb2c:	627b      	str	r3, [r7, #36]	@ 0x24
 800bb2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb30:	2200      	movs	r2, #0
 800bb32:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800bb34:	68bb      	ldr	r3, [r7, #8]
 800bb36:	78db      	ldrb	r3, [r3, #3]
 800bb38:	2b02      	cmp	r3, #2
 800bb3a:	d123      	bne.n	800bb84 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	461a      	mov	r2, r3
 800bb42:	68bb      	ldr	r3, [r7, #8]
 800bb44:	781b      	ldrb	r3, [r3, #0]
 800bb46:	009b      	lsls	r3, r3, #2
 800bb48:	4413      	add	r3, r2
 800bb4a:	881b      	ldrh	r3, [r3, #0]
 800bb4c:	b29b      	uxth	r3, r3
 800bb4e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bb52:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bb56:	837b      	strh	r3, [r7, #26]
 800bb58:	8b7b      	ldrh	r3, [r7, #26]
 800bb5a:	f083 0320 	eor.w	r3, r3, #32
 800bb5e:	837b      	strh	r3, [r7, #26]
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	461a      	mov	r2, r3
 800bb66:	68bb      	ldr	r3, [r7, #8]
 800bb68:	781b      	ldrb	r3, [r3, #0]
 800bb6a:	009b      	lsls	r3, r3, #2
 800bb6c:	441a      	add	r2, r3
 800bb6e:	8b7b      	ldrh	r3, [r7, #26]
 800bb70:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bb74:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bb78:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bb7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bb80:	b29b      	uxth	r3, r3
 800bb82:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800bb84:	68bb      	ldr	r3, [r7, #8]
 800bb86:	781b      	ldrb	r3, [r3, #0]
 800bb88:	4619      	mov	r1, r3
 800bb8a:	68f8      	ldr	r0, [r7, #12]
 800bb8c:	f00a fc65 	bl	801645a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800bb90:	88fb      	ldrh	r3, [r7, #6]
 800bb92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d01f      	beq.n	800bbda <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	461a      	mov	r2, r3
 800bba0:	68bb      	ldr	r3, [r7, #8]
 800bba2:	781b      	ldrb	r3, [r3, #0]
 800bba4:	009b      	lsls	r3, r3, #2
 800bba6:	4413      	add	r3, r2
 800bba8:	881b      	ldrh	r3, [r3, #0]
 800bbaa:	b29b      	uxth	r3, r3
 800bbac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bbb0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bbb4:	833b      	strh	r3, [r7, #24]
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	461a      	mov	r2, r3
 800bbbc:	68bb      	ldr	r3, [r7, #8]
 800bbbe:	781b      	ldrb	r3, [r3, #0]
 800bbc0:	009b      	lsls	r3, r3, #2
 800bbc2:	441a      	add	r2, r3
 800bbc4:	8b3b      	ldrh	r3, [r7, #24]
 800bbc6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bbca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bbce:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800bbd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bbd6:	b29b      	uxth	r3, r3
 800bbd8:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800bbda:	2300      	movs	r3, #0
 800bbdc:	e31f      	b.n	800c21e <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800bbde:	88fb      	ldrh	r3, [r7, #6]
 800bbe0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d021      	beq.n	800bc2c <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	461a      	mov	r2, r3
 800bbee:	68bb      	ldr	r3, [r7, #8]
 800bbf0:	781b      	ldrb	r3, [r3, #0]
 800bbf2:	009b      	lsls	r3, r3, #2
 800bbf4:	4413      	add	r3, r2
 800bbf6:	881b      	ldrh	r3, [r3, #0]
 800bbf8:	b29b      	uxth	r3, r3
 800bbfa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bbfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bc02:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	461a      	mov	r2, r3
 800bc0c:	68bb      	ldr	r3, [r7, #8]
 800bc0e:	781b      	ldrb	r3, [r3, #0]
 800bc10:	009b      	lsls	r3, r3, #2
 800bc12:	441a      	add	r2, r3
 800bc14:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800bc18:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bc1c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bc20:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800bc24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bc28:	b29b      	uxth	r3, r3
 800bc2a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800bc2c:	68bb      	ldr	r3, [r7, #8]
 800bc2e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800bc32:	2b01      	cmp	r3, #1
 800bc34:	f040 82ca 	bne.w	800c1cc <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800bc38:	68bb      	ldr	r3, [r7, #8]
 800bc3a:	695a      	ldr	r2, [r3, #20]
 800bc3c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800bc40:	441a      	add	r2, r3
 800bc42:	68bb      	ldr	r3, [r7, #8]
 800bc44:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800bc46:	68bb      	ldr	r3, [r7, #8]
 800bc48:	69da      	ldr	r2, [r3, #28]
 800bc4a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800bc4e:	441a      	add	r2, r3
 800bc50:	68bb      	ldr	r3, [r7, #8]
 800bc52:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800bc54:	68bb      	ldr	r3, [r7, #8]
 800bc56:	6a1a      	ldr	r2, [r3, #32]
 800bc58:	68bb      	ldr	r3, [r7, #8]
 800bc5a:	691b      	ldr	r3, [r3, #16]
 800bc5c:	429a      	cmp	r2, r3
 800bc5e:	d309      	bcc.n	800bc74 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 800bc60:	68bb      	ldr	r3, [r7, #8]
 800bc62:	691b      	ldr	r3, [r3, #16]
 800bc64:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800bc66:	68bb      	ldr	r3, [r7, #8]
 800bc68:	6a1a      	ldr	r2, [r3, #32]
 800bc6a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bc6c:	1ad2      	subs	r2, r2, r3
 800bc6e:	68bb      	ldr	r3, [r7, #8]
 800bc70:	621a      	str	r2, [r3, #32]
 800bc72:	e015      	b.n	800bca0 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800bc74:	68bb      	ldr	r3, [r7, #8]
 800bc76:	6a1b      	ldr	r3, [r3, #32]
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	d107      	bne.n	800bc8c <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 800bc7c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800bc80:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800bc82:	68bb      	ldr	r3, [r7, #8]
 800bc84:	2200      	movs	r2, #0
 800bc86:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800bc8a:	e009      	b.n	800bca0 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800bc8c:	68bb      	ldr	r3, [r7, #8]
 800bc8e:	2200      	movs	r2, #0
 800bc90:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800bc94:	68bb      	ldr	r3, [r7, #8]
 800bc96:	6a1b      	ldr	r3, [r3, #32]
 800bc98:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800bc9a:	68bb      	ldr	r3, [r7, #8]
 800bc9c:	2200      	movs	r2, #0
 800bc9e:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800bca0:	68bb      	ldr	r3, [r7, #8]
 800bca2:	785b      	ldrb	r3, [r3, #1]
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d15f      	bne.n	800bd68 <HAL_PCD_EP_DB_Transmit+0x3ba>
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	643b      	str	r3, [r7, #64]	@ 0x40
 800bcae:	68fb      	ldr	r3, [r7, #12]
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bcb6:	b29b      	uxth	r3, r3
 800bcb8:	461a      	mov	r2, r3
 800bcba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bcbc:	4413      	add	r3, r2
 800bcbe:	643b      	str	r3, [r7, #64]	@ 0x40
 800bcc0:	68bb      	ldr	r3, [r7, #8]
 800bcc2:	781b      	ldrb	r3, [r3, #0]
 800bcc4:	00da      	lsls	r2, r3, #3
 800bcc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bcc8:	4413      	add	r3, r2
 800bcca:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bcce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bcd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcd2:	881b      	ldrh	r3, [r3, #0]
 800bcd4:	b29b      	uxth	r3, r3
 800bcd6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bcda:	b29a      	uxth	r2, r3
 800bcdc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcde:	801a      	strh	r2, [r3, #0]
 800bce0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d10a      	bne.n	800bcfc <HAL_PCD_EP_DB_Transmit+0x34e>
 800bce6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bce8:	881b      	ldrh	r3, [r3, #0]
 800bcea:	b29b      	uxth	r3, r3
 800bcec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bcf0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bcf4:	b29a      	uxth	r2, r3
 800bcf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcf8:	801a      	strh	r2, [r3, #0]
 800bcfa:	e051      	b.n	800bda0 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800bcfc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bcfe:	2b3e      	cmp	r3, #62	@ 0x3e
 800bd00:	d816      	bhi.n	800bd30 <HAL_PCD_EP_DB_Transmit+0x382>
 800bd02:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bd04:	085b      	lsrs	r3, r3, #1
 800bd06:	653b      	str	r3, [r7, #80]	@ 0x50
 800bd08:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bd0a:	f003 0301 	and.w	r3, r3, #1
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d002      	beq.n	800bd18 <HAL_PCD_EP_DB_Transmit+0x36a>
 800bd12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd14:	3301      	adds	r3, #1
 800bd16:	653b      	str	r3, [r7, #80]	@ 0x50
 800bd18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd1a:	881b      	ldrh	r3, [r3, #0]
 800bd1c:	b29a      	uxth	r2, r3
 800bd1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd20:	b29b      	uxth	r3, r3
 800bd22:	029b      	lsls	r3, r3, #10
 800bd24:	b29b      	uxth	r3, r3
 800bd26:	4313      	orrs	r3, r2
 800bd28:	b29a      	uxth	r2, r3
 800bd2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd2c:	801a      	strh	r2, [r3, #0]
 800bd2e:	e037      	b.n	800bda0 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800bd30:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bd32:	095b      	lsrs	r3, r3, #5
 800bd34:	653b      	str	r3, [r7, #80]	@ 0x50
 800bd36:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bd38:	f003 031f 	and.w	r3, r3, #31
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d102      	bne.n	800bd46 <HAL_PCD_EP_DB_Transmit+0x398>
 800bd40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd42:	3b01      	subs	r3, #1
 800bd44:	653b      	str	r3, [r7, #80]	@ 0x50
 800bd46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd48:	881b      	ldrh	r3, [r3, #0]
 800bd4a:	b29a      	uxth	r2, r3
 800bd4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd4e:	b29b      	uxth	r3, r3
 800bd50:	029b      	lsls	r3, r3, #10
 800bd52:	b29b      	uxth	r3, r3
 800bd54:	4313      	orrs	r3, r2
 800bd56:	b29b      	uxth	r3, r3
 800bd58:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bd5c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bd60:	b29a      	uxth	r2, r3
 800bd62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd64:	801a      	strh	r2, [r3, #0]
 800bd66:	e01b      	b.n	800bda0 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800bd68:	68bb      	ldr	r3, [r7, #8]
 800bd6a:	785b      	ldrb	r3, [r3, #1]
 800bd6c:	2b01      	cmp	r3, #1
 800bd6e:	d117      	bne.n	800bda0 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bd7e:	b29b      	uxth	r3, r3
 800bd80:	461a      	mov	r2, r3
 800bd82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bd84:	4413      	add	r3, r2
 800bd86:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bd88:	68bb      	ldr	r3, [r7, #8]
 800bd8a:	781b      	ldrb	r3, [r3, #0]
 800bd8c:	00da      	lsls	r2, r3, #3
 800bd8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bd90:	4413      	add	r3, r2
 800bd92:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bd96:	647b      	str	r3, [r7, #68]	@ 0x44
 800bd98:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bd9a:	b29a      	uxth	r2, r3
 800bd9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bd9e:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	6818      	ldr	r0, [r3, #0]
 800bda4:	68bb      	ldr	r3, [r7, #8]
 800bda6:	6959      	ldr	r1, [r3, #20]
 800bda8:	68bb      	ldr	r3, [r7, #8]
 800bdaa:	891a      	ldrh	r2, [r3, #8]
 800bdac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bdae:	b29b      	uxth	r3, r3
 800bdb0:	f005 fb35 	bl	801141e <USB_WritePMA>
 800bdb4:	e20a      	b.n	800c1cc <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bdbe:	b29b      	uxth	r3, r3
 800bdc0:	461a      	mov	r2, r3
 800bdc2:	68bb      	ldr	r3, [r7, #8]
 800bdc4:	781b      	ldrb	r3, [r3, #0]
 800bdc6:	00db      	lsls	r3, r3, #3
 800bdc8:	4413      	add	r3, r2
 800bdca:	68fa      	ldr	r2, [r7, #12]
 800bdcc:	6812      	ldr	r2, [r2, #0]
 800bdce:	4413      	add	r3, r2
 800bdd0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bdd4:	881b      	ldrh	r3, [r3, #0]
 800bdd6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bdda:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 800bdde:	68bb      	ldr	r3, [r7, #8]
 800bde0:	699a      	ldr	r2, [r3, #24]
 800bde2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800bde6:	429a      	cmp	r2, r3
 800bde8:	d307      	bcc.n	800bdfa <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800bdea:	68bb      	ldr	r3, [r7, #8]
 800bdec:	699a      	ldr	r2, [r3, #24]
 800bdee:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800bdf2:	1ad2      	subs	r2, r2, r3
 800bdf4:	68bb      	ldr	r3, [r7, #8]
 800bdf6:	619a      	str	r2, [r3, #24]
 800bdf8:	e002      	b.n	800be00 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800bdfa:	68bb      	ldr	r3, [r7, #8]
 800bdfc:	2200      	movs	r2, #0
 800bdfe:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800be00:	68bb      	ldr	r3, [r7, #8]
 800be02:	699b      	ldr	r3, [r3, #24]
 800be04:	2b00      	cmp	r3, #0
 800be06:	f040 80f6 	bne.w	800bff6 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800be0a:	68bb      	ldr	r3, [r7, #8]
 800be0c:	785b      	ldrb	r3, [r3, #1]
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d126      	bne.n	800be60 <HAL_PCD_EP_DB_Transmit+0x4b2>
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	677b      	str	r3, [r7, #116]	@ 0x74
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800be20:	b29b      	uxth	r3, r3
 800be22:	461a      	mov	r2, r3
 800be24:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800be26:	4413      	add	r3, r2
 800be28:	677b      	str	r3, [r7, #116]	@ 0x74
 800be2a:	68bb      	ldr	r3, [r7, #8]
 800be2c:	781b      	ldrb	r3, [r3, #0]
 800be2e:	00da      	lsls	r2, r3, #3
 800be30:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800be32:	4413      	add	r3, r2
 800be34:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800be38:	673b      	str	r3, [r7, #112]	@ 0x70
 800be3a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800be3c:	881b      	ldrh	r3, [r3, #0]
 800be3e:	b29b      	uxth	r3, r3
 800be40:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800be44:	b29a      	uxth	r2, r3
 800be46:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800be48:	801a      	strh	r2, [r3, #0]
 800be4a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800be4c:	881b      	ldrh	r3, [r3, #0]
 800be4e:	b29b      	uxth	r3, r3
 800be50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800be54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800be58:	b29a      	uxth	r2, r3
 800be5a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800be5c:	801a      	strh	r2, [r3, #0]
 800be5e:	e01a      	b.n	800be96 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800be60:	68bb      	ldr	r3, [r7, #8]
 800be62:	785b      	ldrb	r3, [r3, #1]
 800be64:	2b01      	cmp	r3, #1
 800be66:	d116      	bne.n	800be96 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800be76:	b29b      	uxth	r3, r3
 800be78:	461a      	mov	r2, r3
 800be7a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800be7c:	4413      	add	r3, r2
 800be7e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800be80:	68bb      	ldr	r3, [r7, #8]
 800be82:	781b      	ldrb	r3, [r3, #0]
 800be84:	00da      	lsls	r2, r3, #3
 800be86:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800be88:	4413      	add	r3, r2
 800be8a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800be8e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800be90:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800be92:	2200      	movs	r2, #0
 800be94:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800be9e:	68bb      	ldr	r3, [r7, #8]
 800bea0:	785b      	ldrb	r3, [r3, #1]
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d12f      	bne.n	800bf06 <HAL_PCD_EP_DB_Transmit+0x558>
 800bea6:	68fb      	ldr	r3, [r7, #12]
 800bea8:	681b      	ldr	r3, [r3, #0]
 800beaa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800beb6:	b29b      	uxth	r3, r3
 800beb8:	461a      	mov	r2, r3
 800beba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bebe:	4413      	add	r3, r2
 800bec0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800bec4:	68bb      	ldr	r3, [r7, #8]
 800bec6:	781b      	ldrb	r3, [r3, #0]
 800bec8:	00da      	lsls	r2, r3, #3
 800beca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bece:	4413      	add	r3, r2
 800bed0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bed4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800bed8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bedc:	881b      	ldrh	r3, [r3, #0]
 800bede:	b29b      	uxth	r3, r3
 800bee0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bee4:	b29a      	uxth	r2, r3
 800bee6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800beea:	801a      	strh	r2, [r3, #0]
 800beec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bef0:	881b      	ldrh	r3, [r3, #0]
 800bef2:	b29b      	uxth	r3, r3
 800bef4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bef8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800befc:	b29a      	uxth	r2, r3
 800befe:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bf02:	801a      	strh	r2, [r3, #0]
 800bf04:	e01c      	b.n	800bf40 <HAL_PCD_EP_DB_Transmit+0x592>
 800bf06:	68bb      	ldr	r3, [r7, #8]
 800bf08:	785b      	ldrb	r3, [r3, #1]
 800bf0a:	2b01      	cmp	r3, #1
 800bf0c:	d118      	bne.n	800bf40 <HAL_PCD_EP_DB_Transmit+0x592>
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bf16:	b29b      	uxth	r3, r3
 800bf18:	461a      	mov	r2, r3
 800bf1a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bf1e:	4413      	add	r3, r2
 800bf20:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bf24:	68bb      	ldr	r3, [r7, #8]
 800bf26:	781b      	ldrb	r3, [r3, #0]
 800bf28:	00da      	lsls	r2, r3, #3
 800bf2a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bf2e:	4413      	add	r3, r2
 800bf30:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bf34:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800bf38:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bf3c:	2200      	movs	r2, #0
 800bf3e:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800bf40:	68bb      	ldr	r3, [r7, #8]
 800bf42:	78db      	ldrb	r3, [r3, #3]
 800bf44:	2b02      	cmp	r3, #2
 800bf46:	d127      	bne.n	800bf98 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800bf48:	68fb      	ldr	r3, [r7, #12]
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	461a      	mov	r2, r3
 800bf4e:	68bb      	ldr	r3, [r7, #8]
 800bf50:	781b      	ldrb	r3, [r3, #0]
 800bf52:	009b      	lsls	r3, r3, #2
 800bf54:	4413      	add	r3, r2
 800bf56:	881b      	ldrh	r3, [r3, #0]
 800bf58:	b29b      	uxth	r3, r3
 800bf5a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bf5e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bf62:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800bf66:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800bf6a:	f083 0320 	eor.w	r3, r3, #32
 800bf6e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	461a      	mov	r2, r3
 800bf78:	68bb      	ldr	r3, [r7, #8]
 800bf7a:	781b      	ldrb	r3, [r3, #0]
 800bf7c:	009b      	lsls	r3, r3, #2
 800bf7e:	441a      	add	r2, r3
 800bf80:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800bf84:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bf88:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bf8c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bf90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf94:	b29b      	uxth	r3, r3
 800bf96:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800bf98:	68bb      	ldr	r3, [r7, #8]
 800bf9a:	781b      	ldrb	r3, [r3, #0]
 800bf9c:	4619      	mov	r1, r3
 800bf9e:	68f8      	ldr	r0, [r7, #12]
 800bfa0:	f00a fa5b 	bl	801645a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800bfa4:	88fb      	ldrh	r3, [r7, #6]
 800bfa6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d121      	bne.n	800bff2 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	681b      	ldr	r3, [r3, #0]
 800bfb2:	461a      	mov	r2, r3
 800bfb4:	68bb      	ldr	r3, [r7, #8]
 800bfb6:	781b      	ldrb	r3, [r3, #0]
 800bfb8:	009b      	lsls	r3, r3, #2
 800bfba:	4413      	add	r3, r2
 800bfbc:	881b      	ldrh	r3, [r3, #0]
 800bfbe:	b29b      	uxth	r3, r3
 800bfc0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bfc4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bfc8:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	461a      	mov	r2, r3
 800bfd2:	68bb      	ldr	r3, [r7, #8]
 800bfd4:	781b      	ldrb	r3, [r3, #0]
 800bfd6:	009b      	lsls	r3, r3, #2
 800bfd8:	441a      	add	r2, r3
 800bfda:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800bfde:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bfe2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bfe6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800bfea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bfee:	b29b      	uxth	r3, r3
 800bff0:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800bff2:	2300      	movs	r3, #0
 800bff4:	e113      	b.n	800c21e <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800bff6:	88fb      	ldrh	r3, [r7, #6]
 800bff8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d121      	bne.n	800c044 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	461a      	mov	r2, r3
 800c006:	68bb      	ldr	r3, [r7, #8]
 800c008:	781b      	ldrb	r3, [r3, #0]
 800c00a:	009b      	lsls	r3, r3, #2
 800c00c:	4413      	add	r3, r2
 800c00e:	881b      	ldrh	r3, [r3, #0]
 800c010:	b29b      	uxth	r3, r3
 800c012:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c016:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c01a:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	461a      	mov	r2, r3
 800c024:	68bb      	ldr	r3, [r7, #8]
 800c026:	781b      	ldrb	r3, [r3, #0]
 800c028:	009b      	lsls	r3, r3, #2
 800c02a:	441a      	add	r2, r3
 800c02c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800c030:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c034:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c038:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c03c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c040:	b29b      	uxth	r3, r3
 800c042:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800c044:	68bb      	ldr	r3, [r7, #8]
 800c046:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800c04a:	2b01      	cmp	r3, #1
 800c04c:	f040 80be 	bne.w	800c1cc <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800c050:	68bb      	ldr	r3, [r7, #8]
 800c052:	695a      	ldr	r2, [r3, #20]
 800c054:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800c058:	441a      	add	r2, r3
 800c05a:	68bb      	ldr	r3, [r7, #8]
 800c05c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800c05e:	68bb      	ldr	r3, [r7, #8]
 800c060:	69da      	ldr	r2, [r3, #28]
 800c062:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800c066:	441a      	add	r2, r3
 800c068:	68bb      	ldr	r3, [r7, #8]
 800c06a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800c06c:	68bb      	ldr	r3, [r7, #8]
 800c06e:	6a1a      	ldr	r2, [r3, #32]
 800c070:	68bb      	ldr	r3, [r7, #8]
 800c072:	691b      	ldr	r3, [r3, #16]
 800c074:	429a      	cmp	r2, r3
 800c076:	d309      	bcc.n	800c08c <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800c078:	68bb      	ldr	r3, [r7, #8]
 800c07a:	691b      	ldr	r3, [r3, #16]
 800c07c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800c07e:	68bb      	ldr	r3, [r7, #8]
 800c080:	6a1a      	ldr	r2, [r3, #32]
 800c082:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c084:	1ad2      	subs	r2, r2, r3
 800c086:	68bb      	ldr	r3, [r7, #8]
 800c088:	621a      	str	r2, [r3, #32]
 800c08a:	e015      	b.n	800c0b8 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800c08c:	68bb      	ldr	r3, [r7, #8]
 800c08e:	6a1b      	ldr	r3, [r3, #32]
 800c090:	2b00      	cmp	r3, #0
 800c092:	d107      	bne.n	800c0a4 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800c094:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800c098:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800c09a:	68bb      	ldr	r3, [r7, #8]
 800c09c:	2200      	movs	r2, #0
 800c09e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800c0a2:	e009      	b.n	800c0b8 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800c0a4:	68bb      	ldr	r3, [r7, #8]
 800c0a6:	6a1b      	ldr	r3, [r3, #32]
 800c0a8:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800c0aa:	68bb      	ldr	r3, [r7, #8]
 800c0ac:	2200      	movs	r2, #0
 800c0ae:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800c0b0:	68bb      	ldr	r3, [r7, #8]
 800c0b2:	2200      	movs	r2, #0
 800c0b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c0be:	68bb      	ldr	r3, [r7, #8]
 800c0c0:	785b      	ldrb	r3, [r3, #1]
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d15f      	bne.n	800c186 <HAL_PCD_EP_DB_Transmit+0x7d8>
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c0cc:	68fb      	ldr	r3, [r7, #12]
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c0d4:	b29b      	uxth	r3, r3
 800c0d6:	461a      	mov	r2, r3
 800c0d8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c0da:	4413      	add	r3, r2
 800c0dc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c0de:	68bb      	ldr	r3, [r7, #8]
 800c0e0:	781b      	ldrb	r3, [r3, #0]
 800c0e2:	00da      	lsls	r2, r3, #3
 800c0e4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c0e6:	4413      	add	r3, r2
 800c0e8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c0ec:	667b      	str	r3, [r7, #100]	@ 0x64
 800c0ee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c0f0:	881b      	ldrh	r3, [r3, #0]
 800c0f2:	b29b      	uxth	r3, r3
 800c0f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c0f8:	b29a      	uxth	r2, r3
 800c0fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c0fc:	801a      	strh	r2, [r3, #0]
 800c0fe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c100:	2b00      	cmp	r3, #0
 800c102:	d10a      	bne.n	800c11a <HAL_PCD_EP_DB_Transmit+0x76c>
 800c104:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c106:	881b      	ldrh	r3, [r3, #0]
 800c108:	b29b      	uxth	r3, r3
 800c10a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c10e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c112:	b29a      	uxth	r2, r3
 800c114:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c116:	801a      	strh	r2, [r3, #0]
 800c118:	e04e      	b.n	800c1b8 <HAL_PCD_EP_DB_Transmit+0x80a>
 800c11a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c11c:	2b3e      	cmp	r3, #62	@ 0x3e
 800c11e:	d816      	bhi.n	800c14e <HAL_PCD_EP_DB_Transmit+0x7a0>
 800c120:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c122:	085b      	lsrs	r3, r3, #1
 800c124:	663b      	str	r3, [r7, #96]	@ 0x60
 800c126:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c128:	f003 0301 	and.w	r3, r3, #1
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	d002      	beq.n	800c136 <HAL_PCD_EP_DB_Transmit+0x788>
 800c130:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c132:	3301      	adds	r3, #1
 800c134:	663b      	str	r3, [r7, #96]	@ 0x60
 800c136:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c138:	881b      	ldrh	r3, [r3, #0]
 800c13a:	b29a      	uxth	r2, r3
 800c13c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c13e:	b29b      	uxth	r3, r3
 800c140:	029b      	lsls	r3, r3, #10
 800c142:	b29b      	uxth	r3, r3
 800c144:	4313      	orrs	r3, r2
 800c146:	b29a      	uxth	r2, r3
 800c148:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c14a:	801a      	strh	r2, [r3, #0]
 800c14c:	e034      	b.n	800c1b8 <HAL_PCD_EP_DB_Transmit+0x80a>
 800c14e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c150:	095b      	lsrs	r3, r3, #5
 800c152:	663b      	str	r3, [r7, #96]	@ 0x60
 800c154:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c156:	f003 031f 	and.w	r3, r3, #31
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d102      	bne.n	800c164 <HAL_PCD_EP_DB_Transmit+0x7b6>
 800c15e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c160:	3b01      	subs	r3, #1
 800c162:	663b      	str	r3, [r7, #96]	@ 0x60
 800c164:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c166:	881b      	ldrh	r3, [r3, #0]
 800c168:	b29a      	uxth	r2, r3
 800c16a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c16c:	b29b      	uxth	r3, r3
 800c16e:	029b      	lsls	r3, r3, #10
 800c170:	b29b      	uxth	r3, r3
 800c172:	4313      	orrs	r3, r2
 800c174:	b29b      	uxth	r3, r3
 800c176:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c17a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c17e:	b29a      	uxth	r2, r3
 800c180:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c182:	801a      	strh	r2, [r3, #0]
 800c184:	e018      	b.n	800c1b8 <HAL_PCD_EP_DB_Transmit+0x80a>
 800c186:	68bb      	ldr	r3, [r7, #8]
 800c188:	785b      	ldrb	r3, [r3, #1]
 800c18a:	2b01      	cmp	r3, #1
 800c18c:	d114      	bne.n	800c1b8 <HAL_PCD_EP_DB_Transmit+0x80a>
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c196:	b29b      	uxth	r3, r3
 800c198:	461a      	mov	r2, r3
 800c19a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c19c:	4413      	add	r3, r2
 800c19e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c1a0:	68bb      	ldr	r3, [r7, #8]
 800c1a2:	781b      	ldrb	r3, [r3, #0]
 800c1a4:	00da      	lsls	r2, r3, #3
 800c1a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c1a8:	4413      	add	r3, r2
 800c1aa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c1ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c1b0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c1b2:	b29a      	uxth	r2, r3
 800c1b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c1b6:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	6818      	ldr	r0, [r3, #0]
 800c1bc:	68bb      	ldr	r3, [r7, #8]
 800c1be:	6959      	ldr	r1, [r3, #20]
 800c1c0:	68bb      	ldr	r3, [r7, #8]
 800c1c2:	895a      	ldrh	r2, [r3, #10]
 800c1c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c1c6:	b29b      	uxth	r3, r3
 800c1c8:	f005 f929 	bl	801141e <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	461a      	mov	r2, r3
 800c1d2:	68bb      	ldr	r3, [r7, #8]
 800c1d4:	781b      	ldrb	r3, [r3, #0]
 800c1d6:	009b      	lsls	r3, r3, #2
 800c1d8:	4413      	add	r3, r2
 800c1da:	881b      	ldrh	r3, [r3, #0]
 800c1dc:	b29b      	uxth	r3, r3
 800c1de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c1e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c1e6:	82fb      	strh	r3, [r7, #22]
 800c1e8:	8afb      	ldrh	r3, [r7, #22]
 800c1ea:	f083 0310 	eor.w	r3, r3, #16
 800c1ee:	82fb      	strh	r3, [r7, #22]
 800c1f0:	8afb      	ldrh	r3, [r7, #22]
 800c1f2:	f083 0320 	eor.w	r3, r3, #32
 800c1f6:	82fb      	strh	r3, [r7, #22]
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	461a      	mov	r2, r3
 800c1fe:	68bb      	ldr	r3, [r7, #8]
 800c200:	781b      	ldrb	r3, [r3, #0]
 800c202:	009b      	lsls	r3, r3, #2
 800c204:	441a      	add	r2, r3
 800c206:	8afb      	ldrh	r3, [r7, #22]
 800c208:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c20c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c210:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c214:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c218:	b29b      	uxth	r3, r3
 800c21a:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800c21c:	2300      	movs	r3, #0
}
 800c21e:	4618      	mov	r0, r3
 800c220:	3798      	adds	r7, #152	@ 0x98
 800c222:	46bd      	mov	sp, r7
 800c224:	bd80      	pop	{r7, pc}

0800c226 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800c226:	b480      	push	{r7}
 800c228:	b087      	sub	sp, #28
 800c22a:	af00      	add	r7, sp, #0
 800c22c:	60f8      	str	r0, [r7, #12]
 800c22e:	607b      	str	r3, [r7, #4]
 800c230:	460b      	mov	r3, r1
 800c232:	817b      	strh	r3, [r7, #10]
 800c234:	4613      	mov	r3, r2
 800c236:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800c238:	897b      	ldrh	r3, [r7, #10]
 800c23a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c23e:	b29b      	uxth	r3, r3
 800c240:	2b00      	cmp	r3, #0
 800c242:	d00b      	beq.n	800c25c <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c244:	897b      	ldrh	r3, [r7, #10]
 800c246:	f003 0207 	and.w	r2, r3, #7
 800c24a:	4613      	mov	r3, r2
 800c24c:	009b      	lsls	r3, r3, #2
 800c24e:	4413      	add	r3, r2
 800c250:	00db      	lsls	r3, r3, #3
 800c252:	3310      	adds	r3, #16
 800c254:	68fa      	ldr	r2, [r7, #12]
 800c256:	4413      	add	r3, r2
 800c258:	617b      	str	r3, [r7, #20]
 800c25a:	e009      	b.n	800c270 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800c25c:	897a      	ldrh	r2, [r7, #10]
 800c25e:	4613      	mov	r3, r2
 800c260:	009b      	lsls	r3, r3, #2
 800c262:	4413      	add	r3, r2
 800c264:	00db      	lsls	r3, r3, #3
 800c266:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c26a:	68fa      	ldr	r2, [r7, #12]
 800c26c:	4413      	add	r3, r2
 800c26e:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800c270:	893b      	ldrh	r3, [r7, #8]
 800c272:	2b00      	cmp	r3, #0
 800c274:	d107      	bne.n	800c286 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800c276:	697b      	ldr	r3, [r7, #20]
 800c278:	2200      	movs	r2, #0
 800c27a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	b29a      	uxth	r2, r3
 800c280:	697b      	ldr	r3, [r7, #20]
 800c282:	80da      	strh	r2, [r3, #6]
 800c284:	e00b      	b.n	800c29e <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800c286:	697b      	ldr	r3, [r7, #20]
 800c288:	2201      	movs	r2, #1
 800c28a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	b29a      	uxth	r2, r3
 800c290:	697b      	ldr	r3, [r7, #20]
 800c292:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	0c1b      	lsrs	r3, r3, #16
 800c298:	b29a      	uxth	r2, r3
 800c29a:	697b      	ldr	r3, [r7, #20]
 800c29c:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800c29e:	2300      	movs	r3, #0
}
 800c2a0:	4618      	mov	r0, r3
 800c2a2:	371c      	adds	r7, #28
 800c2a4:	46bd      	mov	sp, r7
 800c2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2aa:	4770      	bx	lr

0800c2ac <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800c2ac:	b480      	push	{r7}
 800c2ae:	b085      	sub	sp, #20
 800c2b0:	af00      	add	r7, sp, #0
 800c2b2:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	2201      	movs	r2, #1
 800c2be:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	2200      	movs	r2, #0
 800c2c6:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800c2d0:	b29b      	uxth	r3, r3
 800c2d2:	f043 0301 	orr.w	r3, r3, #1
 800c2d6:	b29a      	uxth	r2, r3
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800c2e4:	b29b      	uxth	r3, r3
 800c2e6:	f043 0302 	orr.w	r3, r3, #2
 800c2ea:	b29a      	uxth	r2, r3
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800c2f2:	2300      	movs	r3, #0
}
 800c2f4:	4618      	mov	r0, r3
 800c2f6:	3714      	adds	r7, #20
 800c2f8:	46bd      	mov	sp, r7
 800c2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2fe:	4770      	bx	lr

0800c300 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800c300:	b480      	push	{r7}
 800c302:	b085      	sub	sp, #20
 800c304:	af00      	add	r7, sp, #0
 800c306:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d141      	bne.n	800c392 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800c30e:	4b4b      	ldr	r3, [pc, #300]	@ (800c43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c310:	681b      	ldr	r3, [r3, #0]
 800c312:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800c316:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c31a:	d131      	bne.n	800c380 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800c31c:	4b47      	ldr	r3, [pc, #284]	@ (800c43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c31e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c322:	4a46      	ldr	r2, [pc, #280]	@ (800c43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c324:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c328:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800c32c:	4b43      	ldr	r3, [pc, #268]	@ (800c43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c32e:	681b      	ldr	r3, [r3, #0]
 800c330:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800c334:	4a41      	ldr	r2, [pc, #260]	@ (800c43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c336:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c33a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800c33c:	4b40      	ldr	r3, [pc, #256]	@ (800c440 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	2232      	movs	r2, #50	@ 0x32
 800c342:	fb02 f303 	mul.w	r3, r2, r3
 800c346:	4a3f      	ldr	r2, [pc, #252]	@ (800c444 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800c348:	fba2 2303 	umull	r2, r3, r2, r3
 800c34c:	0c9b      	lsrs	r3, r3, #18
 800c34e:	3301      	adds	r3, #1
 800c350:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c352:	e002      	b.n	800c35a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800c354:	68fb      	ldr	r3, [r7, #12]
 800c356:	3b01      	subs	r3, #1
 800c358:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c35a:	4b38      	ldr	r3, [pc, #224]	@ (800c43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c35c:	695b      	ldr	r3, [r3, #20]
 800c35e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c362:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c366:	d102      	bne.n	800c36e <HAL_PWREx_ControlVoltageScaling+0x6e>
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	d1f2      	bne.n	800c354 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800c36e:	4b33      	ldr	r3, [pc, #204]	@ (800c43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c370:	695b      	ldr	r3, [r3, #20]
 800c372:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c376:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c37a:	d158      	bne.n	800c42e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800c37c:	2303      	movs	r3, #3
 800c37e:	e057      	b.n	800c430 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800c380:	4b2e      	ldr	r3, [pc, #184]	@ (800c43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c382:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c386:	4a2d      	ldr	r2, [pc, #180]	@ (800c43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c388:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c38c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800c390:	e04d      	b.n	800c42e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c398:	d141      	bne.n	800c41e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800c39a:	4b28      	ldr	r3, [pc, #160]	@ (800c43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c39c:	681b      	ldr	r3, [r3, #0]
 800c39e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800c3a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c3a6:	d131      	bne.n	800c40c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800c3a8:	4b24      	ldr	r3, [pc, #144]	@ (800c43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c3aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c3ae:	4a23      	ldr	r2, [pc, #140]	@ (800c43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c3b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c3b4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800c3b8:	4b20      	ldr	r3, [pc, #128]	@ (800c43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800c3c0:	4a1e      	ldr	r2, [pc, #120]	@ (800c43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c3c2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c3c6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800c3c8:	4b1d      	ldr	r3, [pc, #116]	@ (800c440 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	2232      	movs	r2, #50	@ 0x32
 800c3ce:	fb02 f303 	mul.w	r3, r2, r3
 800c3d2:	4a1c      	ldr	r2, [pc, #112]	@ (800c444 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800c3d4:	fba2 2303 	umull	r2, r3, r2, r3
 800c3d8:	0c9b      	lsrs	r3, r3, #18
 800c3da:	3301      	adds	r3, #1
 800c3dc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c3de:	e002      	b.n	800c3e6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	3b01      	subs	r3, #1
 800c3e4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c3e6:	4b15      	ldr	r3, [pc, #84]	@ (800c43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c3e8:	695b      	ldr	r3, [r3, #20]
 800c3ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c3ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c3f2:	d102      	bne.n	800c3fa <HAL_PWREx_ControlVoltageScaling+0xfa>
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d1f2      	bne.n	800c3e0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800c3fa:	4b10      	ldr	r3, [pc, #64]	@ (800c43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c3fc:	695b      	ldr	r3, [r3, #20]
 800c3fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c402:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c406:	d112      	bne.n	800c42e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800c408:	2303      	movs	r3, #3
 800c40a:	e011      	b.n	800c430 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800c40c:	4b0b      	ldr	r3, [pc, #44]	@ (800c43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c40e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c412:	4a0a      	ldr	r2, [pc, #40]	@ (800c43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c414:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c418:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800c41c:	e007      	b.n	800c42e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800c41e:	4b07      	ldr	r3, [pc, #28]	@ (800c43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800c426:	4a05      	ldr	r2, [pc, #20]	@ (800c43c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c428:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800c42c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800c42e:	2300      	movs	r3, #0
}
 800c430:	4618      	mov	r0, r3
 800c432:	3714      	adds	r7, #20
 800c434:	46bd      	mov	sp, r7
 800c436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c43a:	4770      	bx	lr
 800c43c:	40007000 	.word	0x40007000
 800c440:	20000004 	.word	0x20000004
 800c444:	431bde83 	.word	0x431bde83

0800c448 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800c448:	b480      	push	{r7}
 800c44a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800c44c:	4b05      	ldr	r3, [pc, #20]	@ (800c464 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800c44e:	689b      	ldr	r3, [r3, #8]
 800c450:	4a04      	ldr	r2, [pc, #16]	@ (800c464 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800c452:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800c456:	6093      	str	r3, [r2, #8]
}
 800c458:	bf00      	nop
 800c45a:	46bd      	mov	sp, r7
 800c45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c460:	4770      	bx	lr
 800c462:	bf00      	nop
 800c464:	40007000 	.word	0x40007000

0800c468 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c468:	b580      	push	{r7, lr}
 800c46a:	b088      	sub	sp, #32
 800c46c:	af00      	add	r7, sp, #0
 800c46e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	2b00      	cmp	r3, #0
 800c474:	d101      	bne.n	800c47a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800c476:	2301      	movs	r3, #1
 800c478:	e2fe      	b.n	800ca78 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	f003 0301 	and.w	r3, r3, #1
 800c482:	2b00      	cmp	r3, #0
 800c484:	d075      	beq.n	800c572 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c486:	4b97      	ldr	r3, [pc, #604]	@ (800c6e4 <HAL_RCC_OscConfig+0x27c>)
 800c488:	689b      	ldr	r3, [r3, #8]
 800c48a:	f003 030c 	and.w	r3, r3, #12
 800c48e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c490:	4b94      	ldr	r3, [pc, #592]	@ (800c6e4 <HAL_RCC_OscConfig+0x27c>)
 800c492:	68db      	ldr	r3, [r3, #12]
 800c494:	f003 0303 	and.w	r3, r3, #3
 800c498:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800c49a:	69bb      	ldr	r3, [r7, #24]
 800c49c:	2b0c      	cmp	r3, #12
 800c49e:	d102      	bne.n	800c4a6 <HAL_RCC_OscConfig+0x3e>
 800c4a0:	697b      	ldr	r3, [r7, #20]
 800c4a2:	2b03      	cmp	r3, #3
 800c4a4:	d002      	beq.n	800c4ac <HAL_RCC_OscConfig+0x44>
 800c4a6:	69bb      	ldr	r3, [r7, #24]
 800c4a8:	2b08      	cmp	r3, #8
 800c4aa:	d10b      	bne.n	800c4c4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c4ac:	4b8d      	ldr	r3, [pc, #564]	@ (800c6e4 <HAL_RCC_OscConfig+0x27c>)
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	d05b      	beq.n	800c570 <HAL_RCC_OscConfig+0x108>
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	685b      	ldr	r3, [r3, #4]
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	d157      	bne.n	800c570 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800c4c0:	2301      	movs	r3, #1
 800c4c2:	e2d9      	b.n	800ca78 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	685b      	ldr	r3, [r3, #4]
 800c4c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c4cc:	d106      	bne.n	800c4dc <HAL_RCC_OscConfig+0x74>
 800c4ce:	4b85      	ldr	r3, [pc, #532]	@ (800c6e4 <HAL_RCC_OscConfig+0x27c>)
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	4a84      	ldr	r2, [pc, #528]	@ (800c6e4 <HAL_RCC_OscConfig+0x27c>)
 800c4d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c4d8:	6013      	str	r3, [r2, #0]
 800c4da:	e01d      	b.n	800c518 <HAL_RCC_OscConfig+0xb0>
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	685b      	ldr	r3, [r3, #4]
 800c4e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c4e4:	d10c      	bne.n	800c500 <HAL_RCC_OscConfig+0x98>
 800c4e6:	4b7f      	ldr	r3, [pc, #508]	@ (800c6e4 <HAL_RCC_OscConfig+0x27c>)
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	4a7e      	ldr	r2, [pc, #504]	@ (800c6e4 <HAL_RCC_OscConfig+0x27c>)
 800c4ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800c4f0:	6013      	str	r3, [r2, #0]
 800c4f2:	4b7c      	ldr	r3, [pc, #496]	@ (800c6e4 <HAL_RCC_OscConfig+0x27c>)
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	4a7b      	ldr	r2, [pc, #492]	@ (800c6e4 <HAL_RCC_OscConfig+0x27c>)
 800c4f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c4fc:	6013      	str	r3, [r2, #0]
 800c4fe:	e00b      	b.n	800c518 <HAL_RCC_OscConfig+0xb0>
 800c500:	4b78      	ldr	r3, [pc, #480]	@ (800c6e4 <HAL_RCC_OscConfig+0x27c>)
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	4a77      	ldr	r2, [pc, #476]	@ (800c6e4 <HAL_RCC_OscConfig+0x27c>)
 800c506:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c50a:	6013      	str	r3, [r2, #0]
 800c50c:	4b75      	ldr	r3, [pc, #468]	@ (800c6e4 <HAL_RCC_OscConfig+0x27c>)
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	4a74      	ldr	r2, [pc, #464]	@ (800c6e4 <HAL_RCC_OscConfig+0x27c>)
 800c512:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c516:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	685b      	ldr	r3, [r3, #4]
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d013      	beq.n	800c548 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c520:	f7fa fdd6 	bl	80070d0 <HAL_GetTick>
 800c524:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c526:	e008      	b.n	800c53a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c528:	f7fa fdd2 	bl	80070d0 <HAL_GetTick>
 800c52c:	4602      	mov	r2, r0
 800c52e:	693b      	ldr	r3, [r7, #16]
 800c530:	1ad3      	subs	r3, r2, r3
 800c532:	2b64      	cmp	r3, #100	@ 0x64
 800c534:	d901      	bls.n	800c53a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800c536:	2303      	movs	r3, #3
 800c538:	e29e      	b.n	800ca78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c53a:	4b6a      	ldr	r3, [pc, #424]	@ (800c6e4 <HAL_RCC_OscConfig+0x27c>)
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c542:	2b00      	cmp	r3, #0
 800c544:	d0f0      	beq.n	800c528 <HAL_RCC_OscConfig+0xc0>
 800c546:	e014      	b.n	800c572 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c548:	f7fa fdc2 	bl	80070d0 <HAL_GetTick>
 800c54c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800c54e:	e008      	b.n	800c562 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c550:	f7fa fdbe 	bl	80070d0 <HAL_GetTick>
 800c554:	4602      	mov	r2, r0
 800c556:	693b      	ldr	r3, [r7, #16]
 800c558:	1ad3      	subs	r3, r2, r3
 800c55a:	2b64      	cmp	r3, #100	@ 0x64
 800c55c:	d901      	bls.n	800c562 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800c55e:	2303      	movs	r3, #3
 800c560:	e28a      	b.n	800ca78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800c562:	4b60      	ldr	r3, [pc, #384]	@ (800c6e4 <HAL_RCC_OscConfig+0x27c>)
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	d1f0      	bne.n	800c550 <HAL_RCC_OscConfig+0xe8>
 800c56e:	e000      	b.n	800c572 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c570:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	f003 0302 	and.w	r3, r3, #2
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	d075      	beq.n	800c66a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c57e:	4b59      	ldr	r3, [pc, #356]	@ (800c6e4 <HAL_RCC_OscConfig+0x27c>)
 800c580:	689b      	ldr	r3, [r3, #8]
 800c582:	f003 030c 	and.w	r3, r3, #12
 800c586:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c588:	4b56      	ldr	r3, [pc, #344]	@ (800c6e4 <HAL_RCC_OscConfig+0x27c>)
 800c58a:	68db      	ldr	r3, [r3, #12]
 800c58c:	f003 0303 	and.w	r3, r3, #3
 800c590:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800c592:	69bb      	ldr	r3, [r7, #24]
 800c594:	2b0c      	cmp	r3, #12
 800c596:	d102      	bne.n	800c59e <HAL_RCC_OscConfig+0x136>
 800c598:	697b      	ldr	r3, [r7, #20]
 800c59a:	2b02      	cmp	r3, #2
 800c59c:	d002      	beq.n	800c5a4 <HAL_RCC_OscConfig+0x13c>
 800c59e:	69bb      	ldr	r3, [r7, #24]
 800c5a0:	2b04      	cmp	r3, #4
 800c5a2:	d11f      	bne.n	800c5e4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c5a4:	4b4f      	ldr	r3, [pc, #316]	@ (800c6e4 <HAL_RCC_OscConfig+0x27c>)
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d005      	beq.n	800c5bc <HAL_RCC_OscConfig+0x154>
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	68db      	ldr	r3, [r3, #12]
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	d101      	bne.n	800c5bc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800c5b8:	2301      	movs	r3, #1
 800c5ba:	e25d      	b.n	800ca78 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c5bc:	4b49      	ldr	r3, [pc, #292]	@ (800c6e4 <HAL_RCC_OscConfig+0x27c>)
 800c5be:	685b      	ldr	r3, [r3, #4]
 800c5c0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	691b      	ldr	r3, [r3, #16]
 800c5c8:	061b      	lsls	r3, r3, #24
 800c5ca:	4946      	ldr	r1, [pc, #280]	@ (800c6e4 <HAL_RCC_OscConfig+0x27c>)
 800c5cc:	4313      	orrs	r3, r2
 800c5ce:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800c5d0:	4b45      	ldr	r3, [pc, #276]	@ (800c6e8 <HAL_RCC_OscConfig+0x280>)
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	4618      	mov	r0, r3
 800c5d6:	f7fa fd2f 	bl	8007038 <HAL_InitTick>
 800c5da:	4603      	mov	r3, r0
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	d043      	beq.n	800c668 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800c5e0:	2301      	movs	r3, #1
 800c5e2:	e249      	b.n	800ca78 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	68db      	ldr	r3, [r3, #12]
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	d023      	beq.n	800c634 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800c5ec:	4b3d      	ldr	r3, [pc, #244]	@ (800c6e4 <HAL_RCC_OscConfig+0x27c>)
 800c5ee:	681b      	ldr	r3, [r3, #0]
 800c5f0:	4a3c      	ldr	r2, [pc, #240]	@ (800c6e4 <HAL_RCC_OscConfig+0x27c>)
 800c5f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c5f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c5f8:	f7fa fd6a 	bl	80070d0 <HAL_GetTick>
 800c5fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c5fe:	e008      	b.n	800c612 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c600:	f7fa fd66 	bl	80070d0 <HAL_GetTick>
 800c604:	4602      	mov	r2, r0
 800c606:	693b      	ldr	r3, [r7, #16]
 800c608:	1ad3      	subs	r3, r2, r3
 800c60a:	2b02      	cmp	r3, #2
 800c60c:	d901      	bls.n	800c612 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800c60e:	2303      	movs	r3, #3
 800c610:	e232      	b.n	800ca78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c612:	4b34      	ldr	r3, [pc, #208]	@ (800c6e4 <HAL_RCC_OscConfig+0x27c>)
 800c614:	681b      	ldr	r3, [r3, #0]
 800c616:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d0f0      	beq.n	800c600 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c61e:	4b31      	ldr	r3, [pc, #196]	@ (800c6e4 <HAL_RCC_OscConfig+0x27c>)
 800c620:	685b      	ldr	r3, [r3, #4]
 800c622:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	691b      	ldr	r3, [r3, #16]
 800c62a:	061b      	lsls	r3, r3, #24
 800c62c:	492d      	ldr	r1, [pc, #180]	@ (800c6e4 <HAL_RCC_OscConfig+0x27c>)
 800c62e:	4313      	orrs	r3, r2
 800c630:	604b      	str	r3, [r1, #4]
 800c632:	e01a      	b.n	800c66a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800c634:	4b2b      	ldr	r3, [pc, #172]	@ (800c6e4 <HAL_RCC_OscConfig+0x27c>)
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	4a2a      	ldr	r2, [pc, #168]	@ (800c6e4 <HAL_RCC_OscConfig+0x27c>)
 800c63a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c63e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c640:	f7fa fd46 	bl	80070d0 <HAL_GetTick>
 800c644:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800c646:	e008      	b.n	800c65a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c648:	f7fa fd42 	bl	80070d0 <HAL_GetTick>
 800c64c:	4602      	mov	r2, r0
 800c64e:	693b      	ldr	r3, [r7, #16]
 800c650:	1ad3      	subs	r3, r2, r3
 800c652:	2b02      	cmp	r3, #2
 800c654:	d901      	bls.n	800c65a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800c656:	2303      	movs	r3, #3
 800c658:	e20e      	b.n	800ca78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800c65a:	4b22      	ldr	r3, [pc, #136]	@ (800c6e4 <HAL_RCC_OscConfig+0x27c>)
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c662:	2b00      	cmp	r3, #0
 800c664:	d1f0      	bne.n	800c648 <HAL_RCC_OscConfig+0x1e0>
 800c666:	e000      	b.n	800c66a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c668:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	f003 0308 	and.w	r3, r3, #8
 800c672:	2b00      	cmp	r3, #0
 800c674:	d041      	beq.n	800c6fa <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	695b      	ldr	r3, [r3, #20]
 800c67a:	2b00      	cmp	r3, #0
 800c67c:	d01c      	beq.n	800c6b8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800c67e:	4b19      	ldr	r3, [pc, #100]	@ (800c6e4 <HAL_RCC_OscConfig+0x27c>)
 800c680:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c684:	4a17      	ldr	r2, [pc, #92]	@ (800c6e4 <HAL_RCC_OscConfig+0x27c>)
 800c686:	f043 0301 	orr.w	r3, r3, #1
 800c68a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c68e:	f7fa fd1f 	bl	80070d0 <HAL_GetTick>
 800c692:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800c694:	e008      	b.n	800c6a8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c696:	f7fa fd1b 	bl	80070d0 <HAL_GetTick>
 800c69a:	4602      	mov	r2, r0
 800c69c:	693b      	ldr	r3, [r7, #16]
 800c69e:	1ad3      	subs	r3, r2, r3
 800c6a0:	2b02      	cmp	r3, #2
 800c6a2:	d901      	bls.n	800c6a8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800c6a4:	2303      	movs	r3, #3
 800c6a6:	e1e7      	b.n	800ca78 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800c6a8:	4b0e      	ldr	r3, [pc, #56]	@ (800c6e4 <HAL_RCC_OscConfig+0x27c>)
 800c6aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c6ae:	f003 0302 	and.w	r3, r3, #2
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d0ef      	beq.n	800c696 <HAL_RCC_OscConfig+0x22e>
 800c6b6:	e020      	b.n	800c6fa <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800c6b8:	4b0a      	ldr	r3, [pc, #40]	@ (800c6e4 <HAL_RCC_OscConfig+0x27c>)
 800c6ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c6be:	4a09      	ldr	r2, [pc, #36]	@ (800c6e4 <HAL_RCC_OscConfig+0x27c>)
 800c6c0:	f023 0301 	bic.w	r3, r3, #1
 800c6c4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c6c8:	f7fa fd02 	bl	80070d0 <HAL_GetTick>
 800c6cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800c6ce:	e00d      	b.n	800c6ec <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c6d0:	f7fa fcfe 	bl	80070d0 <HAL_GetTick>
 800c6d4:	4602      	mov	r2, r0
 800c6d6:	693b      	ldr	r3, [r7, #16]
 800c6d8:	1ad3      	subs	r3, r2, r3
 800c6da:	2b02      	cmp	r3, #2
 800c6dc:	d906      	bls.n	800c6ec <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800c6de:	2303      	movs	r3, #3
 800c6e0:	e1ca      	b.n	800ca78 <HAL_RCC_OscConfig+0x610>
 800c6e2:	bf00      	nop
 800c6e4:	40021000 	.word	0x40021000
 800c6e8:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800c6ec:	4b8c      	ldr	r3, [pc, #560]	@ (800c920 <HAL_RCC_OscConfig+0x4b8>)
 800c6ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c6f2:	f003 0302 	and.w	r3, r3, #2
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d1ea      	bne.n	800c6d0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	f003 0304 	and.w	r3, r3, #4
 800c702:	2b00      	cmp	r3, #0
 800c704:	f000 80a6 	beq.w	800c854 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c708:	2300      	movs	r3, #0
 800c70a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800c70c:	4b84      	ldr	r3, [pc, #528]	@ (800c920 <HAL_RCC_OscConfig+0x4b8>)
 800c70e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c710:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c714:	2b00      	cmp	r3, #0
 800c716:	d101      	bne.n	800c71c <HAL_RCC_OscConfig+0x2b4>
 800c718:	2301      	movs	r3, #1
 800c71a:	e000      	b.n	800c71e <HAL_RCC_OscConfig+0x2b6>
 800c71c:	2300      	movs	r3, #0
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d00d      	beq.n	800c73e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c722:	4b7f      	ldr	r3, [pc, #508]	@ (800c920 <HAL_RCC_OscConfig+0x4b8>)
 800c724:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c726:	4a7e      	ldr	r2, [pc, #504]	@ (800c920 <HAL_RCC_OscConfig+0x4b8>)
 800c728:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c72c:	6593      	str	r3, [r2, #88]	@ 0x58
 800c72e:	4b7c      	ldr	r3, [pc, #496]	@ (800c920 <HAL_RCC_OscConfig+0x4b8>)
 800c730:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c732:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c736:	60fb      	str	r3, [r7, #12]
 800c738:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800c73a:	2301      	movs	r3, #1
 800c73c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c73e:	4b79      	ldr	r3, [pc, #484]	@ (800c924 <HAL_RCC_OscConfig+0x4bc>)
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c746:	2b00      	cmp	r3, #0
 800c748:	d118      	bne.n	800c77c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c74a:	4b76      	ldr	r3, [pc, #472]	@ (800c924 <HAL_RCC_OscConfig+0x4bc>)
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	4a75      	ldr	r2, [pc, #468]	@ (800c924 <HAL_RCC_OscConfig+0x4bc>)
 800c750:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c754:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800c756:	f7fa fcbb 	bl	80070d0 <HAL_GetTick>
 800c75a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c75c:	e008      	b.n	800c770 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c75e:	f7fa fcb7 	bl	80070d0 <HAL_GetTick>
 800c762:	4602      	mov	r2, r0
 800c764:	693b      	ldr	r3, [r7, #16]
 800c766:	1ad3      	subs	r3, r2, r3
 800c768:	2b02      	cmp	r3, #2
 800c76a:	d901      	bls.n	800c770 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800c76c:	2303      	movs	r3, #3
 800c76e:	e183      	b.n	800ca78 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c770:	4b6c      	ldr	r3, [pc, #432]	@ (800c924 <HAL_RCC_OscConfig+0x4bc>)
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d0f0      	beq.n	800c75e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	689b      	ldr	r3, [r3, #8]
 800c780:	2b01      	cmp	r3, #1
 800c782:	d108      	bne.n	800c796 <HAL_RCC_OscConfig+0x32e>
 800c784:	4b66      	ldr	r3, [pc, #408]	@ (800c920 <HAL_RCC_OscConfig+0x4b8>)
 800c786:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c78a:	4a65      	ldr	r2, [pc, #404]	@ (800c920 <HAL_RCC_OscConfig+0x4b8>)
 800c78c:	f043 0301 	orr.w	r3, r3, #1
 800c790:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800c794:	e024      	b.n	800c7e0 <HAL_RCC_OscConfig+0x378>
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	689b      	ldr	r3, [r3, #8]
 800c79a:	2b05      	cmp	r3, #5
 800c79c:	d110      	bne.n	800c7c0 <HAL_RCC_OscConfig+0x358>
 800c79e:	4b60      	ldr	r3, [pc, #384]	@ (800c920 <HAL_RCC_OscConfig+0x4b8>)
 800c7a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7a4:	4a5e      	ldr	r2, [pc, #376]	@ (800c920 <HAL_RCC_OscConfig+0x4b8>)
 800c7a6:	f043 0304 	orr.w	r3, r3, #4
 800c7aa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800c7ae:	4b5c      	ldr	r3, [pc, #368]	@ (800c920 <HAL_RCC_OscConfig+0x4b8>)
 800c7b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7b4:	4a5a      	ldr	r2, [pc, #360]	@ (800c920 <HAL_RCC_OscConfig+0x4b8>)
 800c7b6:	f043 0301 	orr.w	r3, r3, #1
 800c7ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800c7be:	e00f      	b.n	800c7e0 <HAL_RCC_OscConfig+0x378>
 800c7c0:	4b57      	ldr	r3, [pc, #348]	@ (800c920 <HAL_RCC_OscConfig+0x4b8>)
 800c7c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7c6:	4a56      	ldr	r2, [pc, #344]	@ (800c920 <HAL_RCC_OscConfig+0x4b8>)
 800c7c8:	f023 0301 	bic.w	r3, r3, #1
 800c7cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800c7d0:	4b53      	ldr	r3, [pc, #332]	@ (800c920 <HAL_RCC_OscConfig+0x4b8>)
 800c7d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7d6:	4a52      	ldr	r2, [pc, #328]	@ (800c920 <HAL_RCC_OscConfig+0x4b8>)
 800c7d8:	f023 0304 	bic.w	r3, r3, #4
 800c7dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	689b      	ldr	r3, [r3, #8]
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	d016      	beq.n	800c816 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c7e8:	f7fa fc72 	bl	80070d0 <HAL_GetTick>
 800c7ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c7ee:	e00a      	b.n	800c806 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c7f0:	f7fa fc6e 	bl	80070d0 <HAL_GetTick>
 800c7f4:	4602      	mov	r2, r0
 800c7f6:	693b      	ldr	r3, [r7, #16]
 800c7f8:	1ad3      	subs	r3, r2, r3
 800c7fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c7fe:	4293      	cmp	r3, r2
 800c800:	d901      	bls.n	800c806 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800c802:	2303      	movs	r3, #3
 800c804:	e138      	b.n	800ca78 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c806:	4b46      	ldr	r3, [pc, #280]	@ (800c920 <HAL_RCC_OscConfig+0x4b8>)
 800c808:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c80c:	f003 0302 	and.w	r3, r3, #2
 800c810:	2b00      	cmp	r3, #0
 800c812:	d0ed      	beq.n	800c7f0 <HAL_RCC_OscConfig+0x388>
 800c814:	e015      	b.n	800c842 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c816:	f7fa fc5b 	bl	80070d0 <HAL_GetTick>
 800c81a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800c81c:	e00a      	b.n	800c834 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c81e:	f7fa fc57 	bl	80070d0 <HAL_GetTick>
 800c822:	4602      	mov	r2, r0
 800c824:	693b      	ldr	r3, [r7, #16]
 800c826:	1ad3      	subs	r3, r2, r3
 800c828:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c82c:	4293      	cmp	r3, r2
 800c82e:	d901      	bls.n	800c834 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800c830:	2303      	movs	r3, #3
 800c832:	e121      	b.n	800ca78 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800c834:	4b3a      	ldr	r3, [pc, #232]	@ (800c920 <HAL_RCC_OscConfig+0x4b8>)
 800c836:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c83a:	f003 0302 	and.w	r3, r3, #2
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d1ed      	bne.n	800c81e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800c842:	7ffb      	ldrb	r3, [r7, #31]
 800c844:	2b01      	cmp	r3, #1
 800c846:	d105      	bne.n	800c854 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c848:	4b35      	ldr	r3, [pc, #212]	@ (800c920 <HAL_RCC_OscConfig+0x4b8>)
 800c84a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c84c:	4a34      	ldr	r2, [pc, #208]	@ (800c920 <HAL_RCC_OscConfig+0x4b8>)
 800c84e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c852:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	f003 0320 	and.w	r3, r3, #32
 800c85c:	2b00      	cmp	r3, #0
 800c85e:	d03c      	beq.n	800c8da <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	699b      	ldr	r3, [r3, #24]
 800c864:	2b00      	cmp	r3, #0
 800c866:	d01c      	beq.n	800c8a2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800c868:	4b2d      	ldr	r3, [pc, #180]	@ (800c920 <HAL_RCC_OscConfig+0x4b8>)
 800c86a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c86e:	4a2c      	ldr	r2, [pc, #176]	@ (800c920 <HAL_RCC_OscConfig+0x4b8>)
 800c870:	f043 0301 	orr.w	r3, r3, #1
 800c874:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c878:	f7fa fc2a 	bl	80070d0 <HAL_GetTick>
 800c87c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800c87e:	e008      	b.n	800c892 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c880:	f7fa fc26 	bl	80070d0 <HAL_GetTick>
 800c884:	4602      	mov	r2, r0
 800c886:	693b      	ldr	r3, [r7, #16]
 800c888:	1ad3      	subs	r3, r2, r3
 800c88a:	2b02      	cmp	r3, #2
 800c88c:	d901      	bls.n	800c892 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800c88e:	2303      	movs	r3, #3
 800c890:	e0f2      	b.n	800ca78 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800c892:	4b23      	ldr	r3, [pc, #140]	@ (800c920 <HAL_RCC_OscConfig+0x4b8>)
 800c894:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c898:	f003 0302 	and.w	r3, r3, #2
 800c89c:	2b00      	cmp	r3, #0
 800c89e:	d0ef      	beq.n	800c880 <HAL_RCC_OscConfig+0x418>
 800c8a0:	e01b      	b.n	800c8da <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800c8a2:	4b1f      	ldr	r3, [pc, #124]	@ (800c920 <HAL_RCC_OscConfig+0x4b8>)
 800c8a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c8a8:	4a1d      	ldr	r2, [pc, #116]	@ (800c920 <HAL_RCC_OscConfig+0x4b8>)
 800c8aa:	f023 0301 	bic.w	r3, r3, #1
 800c8ae:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c8b2:	f7fa fc0d 	bl	80070d0 <HAL_GetTick>
 800c8b6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800c8b8:	e008      	b.n	800c8cc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c8ba:	f7fa fc09 	bl	80070d0 <HAL_GetTick>
 800c8be:	4602      	mov	r2, r0
 800c8c0:	693b      	ldr	r3, [r7, #16]
 800c8c2:	1ad3      	subs	r3, r2, r3
 800c8c4:	2b02      	cmp	r3, #2
 800c8c6:	d901      	bls.n	800c8cc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800c8c8:	2303      	movs	r3, #3
 800c8ca:	e0d5      	b.n	800ca78 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800c8cc:	4b14      	ldr	r3, [pc, #80]	@ (800c920 <HAL_RCC_OscConfig+0x4b8>)
 800c8ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c8d2:	f003 0302 	and.w	r3, r3, #2
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d1ef      	bne.n	800c8ba <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	69db      	ldr	r3, [r3, #28]
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	f000 80c9 	beq.w	800ca76 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800c8e4:	4b0e      	ldr	r3, [pc, #56]	@ (800c920 <HAL_RCC_OscConfig+0x4b8>)
 800c8e6:	689b      	ldr	r3, [r3, #8]
 800c8e8:	f003 030c 	and.w	r3, r3, #12
 800c8ec:	2b0c      	cmp	r3, #12
 800c8ee:	f000 8083 	beq.w	800c9f8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	69db      	ldr	r3, [r3, #28]
 800c8f6:	2b02      	cmp	r3, #2
 800c8f8:	d15e      	bne.n	800c9b8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c8fa:	4b09      	ldr	r3, [pc, #36]	@ (800c920 <HAL_RCC_OscConfig+0x4b8>)
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	4a08      	ldr	r2, [pc, #32]	@ (800c920 <HAL_RCC_OscConfig+0x4b8>)
 800c900:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c904:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c906:	f7fa fbe3 	bl	80070d0 <HAL_GetTick>
 800c90a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c90c:	e00c      	b.n	800c928 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c90e:	f7fa fbdf 	bl	80070d0 <HAL_GetTick>
 800c912:	4602      	mov	r2, r0
 800c914:	693b      	ldr	r3, [r7, #16]
 800c916:	1ad3      	subs	r3, r2, r3
 800c918:	2b02      	cmp	r3, #2
 800c91a:	d905      	bls.n	800c928 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800c91c:	2303      	movs	r3, #3
 800c91e:	e0ab      	b.n	800ca78 <HAL_RCC_OscConfig+0x610>
 800c920:	40021000 	.word	0x40021000
 800c924:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c928:	4b55      	ldr	r3, [pc, #340]	@ (800ca80 <HAL_RCC_OscConfig+0x618>)
 800c92a:	681b      	ldr	r3, [r3, #0]
 800c92c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c930:	2b00      	cmp	r3, #0
 800c932:	d1ec      	bne.n	800c90e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800c934:	4b52      	ldr	r3, [pc, #328]	@ (800ca80 <HAL_RCC_OscConfig+0x618>)
 800c936:	68da      	ldr	r2, [r3, #12]
 800c938:	4b52      	ldr	r3, [pc, #328]	@ (800ca84 <HAL_RCC_OscConfig+0x61c>)
 800c93a:	4013      	ands	r3, r2
 800c93c:	687a      	ldr	r2, [r7, #4]
 800c93e:	6a11      	ldr	r1, [r2, #32]
 800c940:	687a      	ldr	r2, [r7, #4]
 800c942:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800c944:	3a01      	subs	r2, #1
 800c946:	0112      	lsls	r2, r2, #4
 800c948:	4311      	orrs	r1, r2
 800c94a:	687a      	ldr	r2, [r7, #4]
 800c94c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800c94e:	0212      	lsls	r2, r2, #8
 800c950:	4311      	orrs	r1, r2
 800c952:	687a      	ldr	r2, [r7, #4]
 800c954:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800c956:	0852      	lsrs	r2, r2, #1
 800c958:	3a01      	subs	r2, #1
 800c95a:	0552      	lsls	r2, r2, #21
 800c95c:	4311      	orrs	r1, r2
 800c95e:	687a      	ldr	r2, [r7, #4]
 800c960:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800c962:	0852      	lsrs	r2, r2, #1
 800c964:	3a01      	subs	r2, #1
 800c966:	0652      	lsls	r2, r2, #25
 800c968:	4311      	orrs	r1, r2
 800c96a:	687a      	ldr	r2, [r7, #4]
 800c96c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800c96e:	06d2      	lsls	r2, r2, #27
 800c970:	430a      	orrs	r2, r1
 800c972:	4943      	ldr	r1, [pc, #268]	@ (800ca80 <HAL_RCC_OscConfig+0x618>)
 800c974:	4313      	orrs	r3, r2
 800c976:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800c978:	4b41      	ldr	r3, [pc, #260]	@ (800ca80 <HAL_RCC_OscConfig+0x618>)
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	4a40      	ldr	r2, [pc, #256]	@ (800ca80 <HAL_RCC_OscConfig+0x618>)
 800c97e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c982:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800c984:	4b3e      	ldr	r3, [pc, #248]	@ (800ca80 <HAL_RCC_OscConfig+0x618>)
 800c986:	68db      	ldr	r3, [r3, #12]
 800c988:	4a3d      	ldr	r2, [pc, #244]	@ (800ca80 <HAL_RCC_OscConfig+0x618>)
 800c98a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c98e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c990:	f7fa fb9e 	bl	80070d0 <HAL_GetTick>
 800c994:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c996:	e008      	b.n	800c9aa <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c998:	f7fa fb9a 	bl	80070d0 <HAL_GetTick>
 800c99c:	4602      	mov	r2, r0
 800c99e:	693b      	ldr	r3, [r7, #16]
 800c9a0:	1ad3      	subs	r3, r2, r3
 800c9a2:	2b02      	cmp	r3, #2
 800c9a4:	d901      	bls.n	800c9aa <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800c9a6:	2303      	movs	r3, #3
 800c9a8:	e066      	b.n	800ca78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c9aa:	4b35      	ldr	r3, [pc, #212]	@ (800ca80 <HAL_RCC_OscConfig+0x618>)
 800c9ac:	681b      	ldr	r3, [r3, #0]
 800c9ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d0f0      	beq.n	800c998 <HAL_RCC_OscConfig+0x530>
 800c9b6:	e05e      	b.n	800ca76 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c9b8:	4b31      	ldr	r3, [pc, #196]	@ (800ca80 <HAL_RCC_OscConfig+0x618>)
 800c9ba:	681b      	ldr	r3, [r3, #0]
 800c9bc:	4a30      	ldr	r2, [pc, #192]	@ (800ca80 <HAL_RCC_OscConfig+0x618>)
 800c9be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c9c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c9c4:	f7fa fb84 	bl	80070d0 <HAL_GetTick>
 800c9c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c9ca:	e008      	b.n	800c9de <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c9cc:	f7fa fb80 	bl	80070d0 <HAL_GetTick>
 800c9d0:	4602      	mov	r2, r0
 800c9d2:	693b      	ldr	r3, [r7, #16]
 800c9d4:	1ad3      	subs	r3, r2, r3
 800c9d6:	2b02      	cmp	r3, #2
 800c9d8:	d901      	bls.n	800c9de <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800c9da:	2303      	movs	r3, #3
 800c9dc:	e04c      	b.n	800ca78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c9de:	4b28      	ldr	r3, [pc, #160]	@ (800ca80 <HAL_RCC_OscConfig+0x618>)
 800c9e0:	681b      	ldr	r3, [r3, #0]
 800c9e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	d1f0      	bne.n	800c9cc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800c9ea:	4b25      	ldr	r3, [pc, #148]	@ (800ca80 <HAL_RCC_OscConfig+0x618>)
 800c9ec:	68da      	ldr	r2, [r3, #12]
 800c9ee:	4924      	ldr	r1, [pc, #144]	@ (800ca80 <HAL_RCC_OscConfig+0x618>)
 800c9f0:	4b25      	ldr	r3, [pc, #148]	@ (800ca88 <HAL_RCC_OscConfig+0x620>)
 800c9f2:	4013      	ands	r3, r2
 800c9f4:	60cb      	str	r3, [r1, #12]
 800c9f6:	e03e      	b.n	800ca76 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	69db      	ldr	r3, [r3, #28]
 800c9fc:	2b01      	cmp	r3, #1
 800c9fe:	d101      	bne.n	800ca04 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800ca00:	2301      	movs	r3, #1
 800ca02:	e039      	b.n	800ca78 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800ca04:	4b1e      	ldr	r3, [pc, #120]	@ (800ca80 <HAL_RCC_OscConfig+0x618>)
 800ca06:	68db      	ldr	r3, [r3, #12]
 800ca08:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ca0a:	697b      	ldr	r3, [r7, #20]
 800ca0c:	f003 0203 	and.w	r2, r3, #3
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	6a1b      	ldr	r3, [r3, #32]
 800ca14:	429a      	cmp	r2, r3
 800ca16:	d12c      	bne.n	800ca72 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800ca18:	697b      	ldr	r3, [r7, #20]
 800ca1a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca22:	3b01      	subs	r3, #1
 800ca24:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ca26:	429a      	cmp	r2, r3
 800ca28:	d123      	bne.n	800ca72 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800ca2a:	697b      	ldr	r3, [r7, #20]
 800ca2c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ca34:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800ca36:	429a      	cmp	r2, r3
 800ca38:	d11b      	bne.n	800ca72 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800ca3a:	697b      	ldr	r3, [r7, #20]
 800ca3c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca44:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800ca46:	429a      	cmp	r2, r3
 800ca48:	d113      	bne.n	800ca72 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800ca4a:	697b      	ldr	r3, [r7, #20]
 800ca4c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca54:	085b      	lsrs	r3, r3, #1
 800ca56:	3b01      	subs	r3, #1
 800ca58:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800ca5a:	429a      	cmp	r2, r3
 800ca5c:	d109      	bne.n	800ca72 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800ca5e:	697b      	ldr	r3, [r7, #20]
 800ca60:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ca68:	085b      	lsrs	r3, r3, #1
 800ca6a:	3b01      	subs	r3, #1
 800ca6c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800ca6e:	429a      	cmp	r2, r3
 800ca70:	d001      	beq.n	800ca76 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800ca72:	2301      	movs	r3, #1
 800ca74:	e000      	b.n	800ca78 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800ca76:	2300      	movs	r3, #0
}
 800ca78:	4618      	mov	r0, r3
 800ca7a:	3720      	adds	r7, #32
 800ca7c:	46bd      	mov	sp, r7
 800ca7e:	bd80      	pop	{r7, pc}
 800ca80:	40021000 	.word	0x40021000
 800ca84:	019f800c 	.word	0x019f800c
 800ca88:	feeefffc 	.word	0xfeeefffc

0800ca8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ca8c:	b580      	push	{r7, lr}
 800ca8e:	b086      	sub	sp, #24
 800ca90:	af00      	add	r7, sp, #0
 800ca92:	6078      	str	r0, [r7, #4]
 800ca94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800ca96:	2300      	movs	r3, #0
 800ca98:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d101      	bne.n	800caa4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800caa0:	2301      	movs	r3, #1
 800caa2:	e11e      	b.n	800cce2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800caa4:	4b91      	ldr	r3, [pc, #580]	@ (800ccec <HAL_RCC_ClockConfig+0x260>)
 800caa6:	681b      	ldr	r3, [r3, #0]
 800caa8:	f003 030f 	and.w	r3, r3, #15
 800caac:	683a      	ldr	r2, [r7, #0]
 800caae:	429a      	cmp	r2, r3
 800cab0:	d910      	bls.n	800cad4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800cab2:	4b8e      	ldr	r3, [pc, #568]	@ (800ccec <HAL_RCC_ClockConfig+0x260>)
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	f023 020f 	bic.w	r2, r3, #15
 800caba:	498c      	ldr	r1, [pc, #560]	@ (800ccec <HAL_RCC_ClockConfig+0x260>)
 800cabc:	683b      	ldr	r3, [r7, #0]
 800cabe:	4313      	orrs	r3, r2
 800cac0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800cac2:	4b8a      	ldr	r3, [pc, #552]	@ (800ccec <HAL_RCC_ClockConfig+0x260>)
 800cac4:	681b      	ldr	r3, [r3, #0]
 800cac6:	f003 030f 	and.w	r3, r3, #15
 800caca:	683a      	ldr	r2, [r7, #0]
 800cacc:	429a      	cmp	r2, r3
 800cace:	d001      	beq.n	800cad4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800cad0:	2301      	movs	r3, #1
 800cad2:	e106      	b.n	800cce2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	681b      	ldr	r3, [r3, #0]
 800cad8:	f003 0301 	and.w	r3, r3, #1
 800cadc:	2b00      	cmp	r3, #0
 800cade:	d073      	beq.n	800cbc8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	685b      	ldr	r3, [r3, #4]
 800cae4:	2b03      	cmp	r3, #3
 800cae6:	d129      	bne.n	800cb3c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cae8:	4b81      	ldr	r3, [pc, #516]	@ (800ccf0 <HAL_RCC_ClockConfig+0x264>)
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	d101      	bne.n	800caf8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800caf4:	2301      	movs	r3, #1
 800caf6:	e0f4      	b.n	800cce2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800caf8:	f000 f99e 	bl	800ce38 <RCC_GetSysClockFreqFromPLLSource>
 800cafc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800cafe:	693b      	ldr	r3, [r7, #16]
 800cb00:	4a7c      	ldr	r2, [pc, #496]	@ (800ccf4 <HAL_RCC_ClockConfig+0x268>)
 800cb02:	4293      	cmp	r3, r2
 800cb04:	d93f      	bls.n	800cb86 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800cb06:	4b7a      	ldr	r3, [pc, #488]	@ (800ccf0 <HAL_RCC_ClockConfig+0x264>)
 800cb08:	689b      	ldr	r3, [r3, #8]
 800cb0a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	d009      	beq.n	800cb26 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800cb1a:	2b00      	cmp	r3, #0
 800cb1c:	d033      	beq.n	800cb86 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	d12f      	bne.n	800cb86 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800cb26:	4b72      	ldr	r3, [pc, #456]	@ (800ccf0 <HAL_RCC_ClockConfig+0x264>)
 800cb28:	689b      	ldr	r3, [r3, #8]
 800cb2a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800cb2e:	4a70      	ldr	r2, [pc, #448]	@ (800ccf0 <HAL_RCC_ClockConfig+0x264>)
 800cb30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cb34:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800cb36:	2380      	movs	r3, #128	@ 0x80
 800cb38:	617b      	str	r3, [r7, #20]
 800cb3a:	e024      	b.n	800cb86 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	685b      	ldr	r3, [r3, #4]
 800cb40:	2b02      	cmp	r3, #2
 800cb42:	d107      	bne.n	800cb54 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800cb44:	4b6a      	ldr	r3, [pc, #424]	@ (800ccf0 <HAL_RCC_ClockConfig+0x264>)
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d109      	bne.n	800cb64 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800cb50:	2301      	movs	r3, #1
 800cb52:	e0c6      	b.n	800cce2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800cb54:	4b66      	ldr	r3, [pc, #408]	@ (800ccf0 <HAL_RCC_ClockConfig+0x264>)
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	d101      	bne.n	800cb64 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800cb60:	2301      	movs	r3, #1
 800cb62:	e0be      	b.n	800cce2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800cb64:	f000 f8ce 	bl	800cd04 <HAL_RCC_GetSysClockFreq>
 800cb68:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800cb6a:	693b      	ldr	r3, [r7, #16]
 800cb6c:	4a61      	ldr	r2, [pc, #388]	@ (800ccf4 <HAL_RCC_ClockConfig+0x268>)
 800cb6e:	4293      	cmp	r3, r2
 800cb70:	d909      	bls.n	800cb86 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800cb72:	4b5f      	ldr	r3, [pc, #380]	@ (800ccf0 <HAL_RCC_ClockConfig+0x264>)
 800cb74:	689b      	ldr	r3, [r3, #8]
 800cb76:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800cb7a:	4a5d      	ldr	r2, [pc, #372]	@ (800ccf0 <HAL_RCC_ClockConfig+0x264>)
 800cb7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cb80:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800cb82:	2380      	movs	r3, #128	@ 0x80
 800cb84:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800cb86:	4b5a      	ldr	r3, [pc, #360]	@ (800ccf0 <HAL_RCC_ClockConfig+0x264>)
 800cb88:	689b      	ldr	r3, [r3, #8]
 800cb8a:	f023 0203 	bic.w	r2, r3, #3
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	685b      	ldr	r3, [r3, #4]
 800cb92:	4957      	ldr	r1, [pc, #348]	@ (800ccf0 <HAL_RCC_ClockConfig+0x264>)
 800cb94:	4313      	orrs	r3, r2
 800cb96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cb98:	f7fa fa9a 	bl	80070d0 <HAL_GetTick>
 800cb9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800cb9e:	e00a      	b.n	800cbb6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800cba0:	f7fa fa96 	bl	80070d0 <HAL_GetTick>
 800cba4:	4602      	mov	r2, r0
 800cba6:	68fb      	ldr	r3, [r7, #12]
 800cba8:	1ad3      	subs	r3, r2, r3
 800cbaa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cbae:	4293      	cmp	r3, r2
 800cbb0:	d901      	bls.n	800cbb6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800cbb2:	2303      	movs	r3, #3
 800cbb4:	e095      	b.n	800cce2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800cbb6:	4b4e      	ldr	r3, [pc, #312]	@ (800ccf0 <HAL_RCC_ClockConfig+0x264>)
 800cbb8:	689b      	ldr	r3, [r3, #8]
 800cbba:	f003 020c 	and.w	r2, r3, #12
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	685b      	ldr	r3, [r3, #4]
 800cbc2:	009b      	lsls	r3, r3, #2
 800cbc4:	429a      	cmp	r2, r3
 800cbc6:	d1eb      	bne.n	800cba0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	f003 0302 	and.w	r3, r3, #2
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d023      	beq.n	800cc1c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	f003 0304 	and.w	r3, r3, #4
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	d005      	beq.n	800cbec <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800cbe0:	4b43      	ldr	r3, [pc, #268]	@ (800ccf0 <HAL_RCC_ClockConfig+0x264>)
 800cbe2:	689b      	ldr	r3, [r3, #8]
 800cbe4:	4a42      	ldr	r2, [pc, #264]	@ (800ccf0 <HAL_RCC_ClockConfig+0x264>)
 800cbe6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800cbea:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	f003 0308 	and.w	r3, r3, #8
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d007      	beq.n	800cc08 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800cbf8:	4b3d      	ldr	r3, [pc, #244]	@ (800ccf0 <HAL_RCC_ClockConfig+0x264>)
 800cbfa:	689b      	ldr	r3, [r3, #8]
 800cbfc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800cc00:	4a3b      	ldr	r2, [pc, #236]	@ (800ccf0 <HAL_RCC_ClockConfig+0x264>)
 800cc02:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800cc06:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800cc08:	4b39      	ldr	r3, [pc, #228]	@ (800ccf0 <HAL_RCC_ClockConfig+0x264>)
 800cc0a:	689b      	ldr	r3, [r3, #8]
 800cc0c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	689b      	ldr	r3, [r3, #8]
 800cc14:	4936      	ldr	r1, [pc, #216]	@ (800ccf0 <HAL_RCC_ClockConfig+0x264>)
 800cc16:	4313      	orrs	r3, r2
 800cc18:	608b      	str	r3, [r1, #8]
 800cc1a:	e008      	b.n	800cc2e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800cc1c:	697b      	ldr	r3, [r7, #20]
 800cc1e:	2b80      	cmp	r3, #128	@ 0x80
 800cc20:	d105      	bne.n	800cc2e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800cc22:	4b33      	ldr	r3, [pc, #204]	@ (800ccf0 <HAL_RCC_ClockConfig+0x264>)
 800cc24:	689b      	ldr	r3, [r3, #8]
 800cc26:	4a32      	ldr	r2, [pc, #200]	@ (800ccf0 <HAL_RCC_ClockConfig+0x264>)
 800cc28:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800cc2c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800cc2e:	4b2f      	ldr	r3, [pc, #188]	@ (800ccec <HAL_RCC_ClockConfig+0x260>)
 800cc30:	681b      	ldr	r3, [r3, #0]
 800cc32:	f003 030f 	and.w	r3, r3, #15
 800cc36:	683a      	ldr	r2, [r7, #0]
 800cc38:	429a      	cmp	r2, r3
 800cc3a:	d21d      	bcs.n	800cc78 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800cc3c:	4b2b      	ldr	r3, [pc, #172]	@ (800ccec <HAL_RCC_ClockConfig+0x260>)
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	f023 020f 	bic.w	r2, r3, #15
 800cc44:	4929      	ldr	r1, [pc, #164]	@ (800ccec <HAL_RCC_ClockConfig+0x260>)
 800cc46:	683b      	ldr	r3, [r7, #0]
 800cc48:	4313      	orrs	r3, r2
 800cc4a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800cc4c:	f7fa fa40 	bl	80070d0 <HAL_GetTick>
 800cc50:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800cc52:	e00a      	b.n	800cc6a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800cc54:	f7fa fa3c 	bl	80070d0 <HAL_GetTick>
 800cc58:	4602      	mov	r2, r0
 800cc5a:	68fb      	ldr	r3, [r7, #12]
 800cc5c:	1ad3      	subs	r3, r2, r3
 800cc5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cc62:	4293      	cmp	r3, r2
 800cc64:	d901      	bls.n	800cc6a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800cc66:	2303      	movs	r3, #3
 800cc68:	e03b      	b.n	800cce2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800cc6a:	4b20      	ldr	r3, [pc, #128]	@ (800ccec <HAL_RCC_ClockConfig+0x260>)
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	f003 030f 	and.w	r3, r3, #15
 800cc72:	683a      	ldr	r2, [r7, #0]
 800cc74:	429a      	cmp	r2, r3
 800cc76:	d1ed      	bne.n	800cc54 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	681b      	ldr	r3, [r3, #0]
 800cc7c:	f003 0304 	and.w	r3, r3, #4
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d008      	beq.n	800cc96 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800cc84:	4b1a      	ldr	r3, [pc, #104]	@ (800ccf0 <HAL_RCC_ClockConfig+0x264>)
 800cc86:	689b      	ldr	r3, [r3, #8]
 800cc88:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	68db      	ldr	r3, [r3, #12]
 800cc90:	4917      	ldr	r1, [pc, #92]	@ (800ccf0 <HAL_RCC_ClockConfig+0x264>)
 800cc92:	4313      	orrs	r3, r2
 800cc94:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	681b      	ldr	r3, [r3, #0]
 800cc9a:	f003 0308 	and.w	r3, r3, #8
 800cc9e:	2b00      	cmp	r3, #0
 800cca0:	d009      	beq.n	800ccb6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800cca2:	4b13      	ldr	r3, [pc, #76]	@ (800ccf0 <HAL_RCC_ClockConfig+0x264>)
 800cca4:	689b      	ldr	r3, [r3, #8]
 800cca6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	691b      	ldr	r3, [r3, #16]
 800ccae:	00db      	lsls	r3, r3, #3
 800ccb0:	490f      	ldr	r1, [pc, #60]	@ (800ccf0 <HAL_RCC_ClockConfig+0x264>)
 800ccb2:	4313      	orrs	r3, r2
 800ccb4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800ccb6:	f000 f825 	bl	800cd04 <HAL_RCC_GetSysClockFreq>
 800ccba:	4602      	mov	r2, r0
 800ccbc:	4b0c      	ldr	r3, [pc, #48]	@ (800ccf0 <HAL_RCC_ClockConfig+0x264>)
 800ccbe:	689b      	ldr	r3, [r3, #8]
 800ccc0:	091b      	lsrs	r3, r3, #4
 800ccc2:	f003 030f 	and.w	r3, r3, #15
 800ccc6:	490c      	ldr	r1, [pc, #48]	@ (800ccf8 <HAL_RCC_ClockConfig+0x26c>)
 800ccc8:	5ccb      	ldrb	r3, [r1, r3]
 800ccca:	f003 031f 	and.w	r3, r3, #31
 800ccce:	fa22 f303 	lsr.w	r3, r2, r3
 800ccd2:	4a0a      	ldr	r2, [pc, #40]	@ (800ccfc <HAL_RCC_ClockConfig+0x270>)
 800ccd4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800ccd6:	4b0a      	ldr	r3, [pc, #40]	@ (800cd00 <HAL_RCC_ClockConfig+0x274>)
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	4618      	mov	r0, r3
 800ccdc:	f7fa f9ac 	bl	8007038 <HAL_InitTick>
 800cce0:	4603      	mov	r3, r0
}
 800cce2:	4618      	mov	r0, r3
 800cce4:	3718      	adds	r7, #24
 800cce6:	46bd      	mov	sp, r7
 800cce8:	bd80      	pop	{r7, pc}
 800ccea:	bf00      	nop
 800ccec:	40022000 	.word	0x40022000
 800ccf0:	40021000 	.word	0x40021000
 800ccf4:	04c4b400 	.word	0x04c4b400
 800ccf8:	0801b594 	.word	0x0801b594
 800ccfc:	20000004 	.word	0x20000004
 800cd00:	2000000c 	.word	0x2000000c

0800cd04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800cd04:	b480      	push	{r7}
 800cd06:	b087      	sub	sp, #28
 800cd08:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800cd0a:	4b2c      	ldr	r3, [pc, #176]	@ (800cdbc <HAL_RCC_GetSysClockFreq+0xb8>)
 800cd0c:	689b      	ldr	r3, [r3, #8]
 800cd0e:	f003 030c 	and.w	r3, r3, #12
 800cd12:	2b04      	cmp	r3, #4
 800cd14:	d102      	bne.n	800cd1c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800cd16:	4b2a      	ldr	r3, [pc, #168]	@ (800cdc0 <HAL_RCC_GetSysClockFreq+0xbc>)
 800cd18:	613b      	str	r3, [r7, #16]
 800cd1a:	e047      	b.n	800cdac <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800cd1c:	4b27      	ldr	r3, [pc, #156]	@ (800cdbc <HAL_RCC_GetSysClockFreq+0xb8>)
 800cd1e:	689b      	ldr	r3, [r3, #8]
 800cd20:	f003 030c 	and.w	r3, r3, #12
 800cd24:	2b08      	cmp	r3, #8
 800cd26:	d102      	bne.n	800cd2e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800cd28:	4b26      	ldr	r3, [pc, #152]	@ (800cdc4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800cd2a:	613b      	str	r3, [r7, #16]
 800cd2c:	e03e      	b.n	800cdac <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800cd2e:	4b23      	ldr	r3, [pc, #140]	@ (800cdbc <HAL_RCC_GetSysClockFreq+0xb8>)
 800cd30:	689b      	ldr	r3, [r3, #8]
 800cd32:	f003 030c 	and.w	r3, r3, #12
 800cd36:	2b0c      	cmp	r3, #12
 800cd38:	d136      	bne.n	800cda8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800cd3a:	4b20      	ldr	r3, [pc, #128]	@ (800cdbc <HAL_RCC_GetSysClockFreq+0xb8>)
 800cd3c:	68db      	ldr	r3, [r3, #12]
 800cd3e:	f003 0303 	and.w	r3, r3, #3
 800cd42:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800cd44:	4b1d      	ldr	r3, [pc, #116]	@ (800cdbc <HAL_RCC_GetSysClockFreq+0xb8>)
 800cd46:	68db      	ldr	r3, [r3, #12]
 800cd48:	091b      	lsrs	r3, r3, #4
 800cd4a:	f003 030f 	and.w	r3, r3, #15
 800cd4e:	3301      	adds	r3, #1
 800cd50:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	2b03      	cmp	r3, #3
 800cd56:	d10c      	bne.n	800cd72 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800cd58:	4a1a      	ldr	r2, [pc, #104]	@ (800cdc4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800cd5a:	68bb      	ldr	r3, [r7, #8]
 800cd5c:	fbb2 f3f3 	udiv	r3, r2, r3
 800cd60:	4a16      	ldr	r2, [pc, #88]	@ (800cdbc <HAL_RCC_GetSysClockFreq+0xb8>)
 800cd62:	68d2      	ldr	r2, [r2, #12]
 800cd64:	0a12      	lsrs	r2, r2, #8
 800cd66:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800cd6a:	fb02 f303 	mul.w	r3, r2, r3
 800cd6e:	617b      	str	r3, [r7, #20]
      break;
 800cd70:	e00c      	b.n	800cd8c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800cd72:	4a13      	ldr	r2, [pc, #76]	@ (800cdc0 <HAL_RCC_GetSysClockFreq+0xbc>)
 800cd74:	68bb      	ldr	r3, [r7, #8]
 800cd76:	fbb2 f3f3 	udiv	r3, r2, r3
 800cd7a:	4a10      	ldr	r2, [pc, #64]	@ (800cdbc <HAL_RCC_GetSysClockFreq+0xb8>)
 800cd7c:	68d2      	ldr	r2, [r2, #12]
 800cd7e:	0a12      	lsrs	r2, r2, #8
 800cd80:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800cd84:	fb02 f303 	mul.w	r3, r2, r3
 800cd88:	617b      	str	r3, [r7, #20]
      break;
 800cd8a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800cd8c:	4b0b      	ldr	r3, [pc, #44]	@ (800cdbc <HAL_RCC_GetSysClockFreq+0xb8>)
 800cd8e:	68db      	ldr	r3, [r3, #12]
 800cd90:	0e5b      	lsrs	r3, r3, #25
 800cd92:	f003 0303 	and.w	r3, r3, #3
 800cd96:	3301      	adds	r3, #1
 800cd98:	005b      	lsls	r3, r3, #1
 800cd9a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800cd9c:	697a      	ldr	r2, [r7, #20]
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	fbb2 f3f3 	udiv	r3, r2, r3
 800cda4:	613b      	str	r3, [r7, #16]
 800cda6:	e001      	b.n	800cdac <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800cda8:	2300      	movs	r3, #0
 800cdaa:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800cdac:	693b      	ldr	r3, [r7, #16]
}
 800cdae:	4618      	mov	r0, r3
 800cdb0:	371c      	adds	r7, #28
 800cdb2:	46bd      	mov	sp, r7
 800cdb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdb8:	4770      	bx	lr
 800cdba:	bf00      	nop
 800cdbc:	40021000 	.word	0x40021000
 800cdc0:	00f42400 	.word	0x00f42400
 800cdc4:	007a1200 	.word	0x007a1200

0800cdc8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800cdc8:	b480      	push	{r7}
 800cdca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800cdcc:	4b03      	ldr	r3, [pc, #12]	@ (800cddc <HAL_RCC_GetHCLKFreq+0x14>)
 800cdce:	681b      	ldr	r3, [r3, #0]
}
 800cdd0:	4618      	mov	r0, r3
 800cdd2:	46bd      	mov	sp, r7
 800cdd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdd8:	4770      	bx	lr
 800cdda:	bf00      	nop
 800cddc:	20000004 	.word	0x20000004

0800cde0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800cde0:	b580      	push	{r7, lr}
 800cde2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800cde4:	f7ff fff0 	bl	800cdc8 <HAL_RCC_GetHCLKFreq>
 800cde8:	4602      	mov	r2, r0
 800cdea:	4b06      	ldr	r3, [pc, #24]	@ (800ce04 <HAL_RCC_GetPCLK1Freq+0x24>)
 800cdec:	689b      	ldr	r3, [r3, #8]
 800cdee:	0a1b      	lsrs	r3, r3, #8
 800cdf0:	f003 0307 	and.w	r3, r3, #7
 800cdf4:	4904      	ldr	r1, [pc, #16]	@ (800ce08 <HAL_RCC_GetPCLK1Freq+0x28>)
 800cdf6:	5ccb      	ldrb	r3, [r1, r3]
 800cdf8:	f003 031f 	and.w	r3, r3, #31
 800cdfc:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ce00:	4618      	mov	r0, r3
 800ce02:	bd80      	pop	{r7, pc}
 800ce04:	40021000 	.word	0x40021000
 800ce08:	0801b5a4 	.word	0x0801b5a4

0800ce0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800ce0c:	b580      	push	{r7, lr}
 800ce0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800ce10:	f7ff ffda 	bl	800cdc8 <HAL_RCC_GetHCLKFreq>
 800ce14:	4602      	mov	r2, r0
 800ce16:	4b06      	ldr	r3, [pc, #24]	@ (800ce30 <HAL_RCC_GetPCLK2Freq+0x24>)
 800ce18:	689b      	ldr	r3, [r3, #8]
 800ce1a:	0adb      	lsrs	r3, r3, #11
 800ce1c:	f003 0307 	and.w	r3, r3, #7
 800ce20:	4904      	ldr	r1, [pc, #16]	@ (800ce34 <HAL_RCC_GetPCLK2Freq+0x28>)
 800ce22:	5ccb      	ldrb	r3, [r1, r3]
 800ce24:	f003 031f 	and.w	r3, r3, #31
 800ce28:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ce2c:	4618      	mov	r0, r3
 800ce2e:	bd80      	pop	{r7, pc}
 800ce30:	40021000 	.word	0x40021000
 800ce34:	0801b5a4 	.word	0x0801b5a4

0800ce38 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800ce38:	b480      	push	{r7}
 800ce3a:	b087      	sub	sp, #28
 800ce3c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800ce3e:	4b1e      	ldr	r3, [pc, #120]	@ (800ceb8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800ce40:	68db      	ldr	r3, [r3, #12]
 800ce42:	f003 0303 	and.w	r3, r3, #3
 800ce46:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800ce48:	4b1b      	ldr	r3, [pc, #108]	@ (800ceb8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800ce4a:	68db      	ldr	r3, [r3, #12]
 800ce4c:	091b      	lsrs	r3, r3, #4
 800ce4e:	f003 030f 	and.w	r3, r3, #15
 800ce52:	3301      	adds	r3, #1
 800ce54:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800ce56:	693b      	ldr	r3, [r7, #16]
 800ce58:	2b03      	cmp	r3, #3
 800ce5a:	d10c      	bne.n	800ce76 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800ce5c:	4a17      	ldr	r2, [pc, #92]	@ (800cebc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800ce5e:	68fb      	ldr	r3, [r7, #12]
 800ce60:	fbb2 f3f3 	udiv	r3, r2, r3
 800ce64:	4a14      	ldr	r2, [pc, #80]	@ (800ceb8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800ce66:	68d2      	ldr	r2, [r2, #12]
 800ce68:	0a12      	lsrs	r2, r2, #8
 800ce6a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800ce6e:	fb02 f303 	mul.w	r3, r2, r3
 800ce72:	617b      	str	r3, [r7, #20]
    break;
 800ce74:	e00c      	b.n	800ce90 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800ce76:	4a12      	ldr	r2, [pc, #72]	@ (800cec0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800ce78:	68fb      	ldr	r3, [r7, #12]
 800ce7a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ce7e:	4a0e      	ldr	r2, [pc, #56]	@ (800ceb8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800ce80:	68d2      	ldr	r2, [r2, #12]
 800ce82:	0a12      	lsrs	r2, r2, #8
 800ce84:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800ce88:	fb02 f303 	mul.w	r3, r2, r3
 800ce8c:	617b      	str	r3, [r7, #20]
    break;
 800ce8e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800ce90:	4b09      	ldr	r3, [pc, #36]	@ (800ceb8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800ce92:	68db      	ldr	r3, [r3, #12]
 800ce94:	0e5b      	lsrs	r3, r3, #25
 800ce96:	f003 0303 	and.w	r3, r3, #3
 800ce9a:	3301      	adds	r3, #1
 800ce9c:	005b      	lsls	r3, r3, #1
 800ce9e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800cea0:	697a      	ldr	r2, [r7, #20]
 800cea2:	68bb      	ldr	r3, [r7, #8]
 800cea4:	fbb2 f3f3 	udiv	r3, r2, r3
 800cea8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800ceaa:	687b      	ldr	r3, [r7, #4]
}
 800ceac:	4618      	mov	r0, r3
 800ceae:	371c      	adds	r7, #28
 800ceb0:	46bd      	mov	sp, r7
 800ceb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceb6:	4770      	bx	lr
 800ceb8:	40021000 	.word	0x40021000
 800cebc:	007a1200 	.word	0x007a1200
 800cec0:	00f42400 	.word	0x00f42400

0800cec4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800cec4:	b580      	push	{r7, lr}
 800cec6:	b086      	sub	sp, #24
 800cec8:	af00      	add	r7, sp, #0
 800ceca:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800cecc:	2300      	movs	r3, #0
 800cece:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800ced0:	2300      	movs	r3, #0
 800ced2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	681b      	ldr	r3, [r3, #0]
 800ced8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800cedc:	2b00      	cmp	r3, #0
 800cede:	f000 8098 	beq.w	800d012 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800cee2:	2300      	movs	r3, #0
 800cee4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800cee6:	4b43      	ldr	r3, [pc, #268]	@ (800cff4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800cee8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ceea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	d10d      	bne.n	800cf0e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800cef2:	4b40      	ldr	r3, [pc, #256]	@ (800cff4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800cef4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cef6:	4a3f      	ldr	r2, [pc, #252]	@ (800cff4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800cef8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800cefc:	6593      	str	r3, [r2, #88]	@ 0x58
 800cefe:	4b3d      	ldr	r3, [pc, #244]	@ (800cff4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800cf00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cf02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800cf06:	60bb      	str	r3, [r7, #8]
 800cf08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800cf0a:	2301      	movs	r3, #1
 800cf0c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800cf0e:	4b3a      	ldr	r3, [pc, #232]	@ (800cff8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800cf10:	681b      	ldr	r3, [r3, #0]
 800cf12:	4a39      	ldr	r2, [pc, #228]	@ (800cff8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800cf14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cf18:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800cf1a:	f7fa f8d9 	bl	80070d0 <HAL_GetTick>
 800cf1e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800cf20:	e009      	b.n	800cf36 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800cf22:	f7fa f8d5 	bl	80070d0 <HAL_GetTick>
 800cf26:	4602      	mov	r2, r0
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	1ad3      	subs	r3, r2, r3
 800cf2c:	2b02      	cmp	r3, #2
 800cf2e:	d902      	bls.n	800cf36 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800cf30:	2303      	movs	r3, #3
 800cf32:	74fb      	strb	r3, [r7, #19]
        break;
 800cf34:	e005      	b.n	800cf42 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800cf36:	4b30      	ldr	r3, [pc, #192]	@ (800cff8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800cf38:	681b      	ldr	r3, [r3, #0]
 800cf3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	d0ef      	beq.n	800cf22 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800cf42:	7cfb      	ldrb	r3, [r7, #19]
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d159      	bne.n	800cffc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800cf48:	4b2a      	ldr	r3, [pc, #168]	@ (800cff4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800cf4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cf4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800cf52:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800cf54:	697b      	ldr	r3, [r7, #20]
 800cf56:	2b00      	cmp	r3, #0
 800cf58:	d01e      	beq.n	800cf98 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf5e:	697a      	ldr	r2, [r7, #20]
 800cf60:	429a      	cmp	r2, r3
 800cf62:	d019      	beq.n	800cf98 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800cf64:	4b23      	ldr	r3, [pc, #140]	@ (800cff4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800cf66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cf6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cf6e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800cf70:	4b20      	ldr	r3, [pc, #128]	@ (800cff4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800cf72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cf76:	4a1f      	ldr	r2, [pc, #124]	@ (800cff4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800cf78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800cf7c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800cf80:	4b1c      	ldr	r3, [pc, #112]	@ (800cff4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800cf82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cf86:	4a1b      	ldr	r2, [pc, #108]	@ (800cff4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800cf88:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800cf8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800cf90:	4a18      	ldr	r2, [pc, #96]	@ (800cff4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800cf92:	697b      	ldr	r3, [r7, #20]
 800cf94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800cf98:	697b      	ldr	r3, [r7, #20]
 800cf9a:	f003 0301 	and.w	r3, r3, #1
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	d016      	beq.n	800cfd0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cfa2:	f7fa f895 	bl	80070d0 <HAL_GetTick>
 800cfa6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800cfa8:	e00b      	b.n	800cfc2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cfaa:	f7fa f891 	bl	80070d0 <HAL_GetTick>
 800cfae:	4602      	mov	r2, r0
 800cfb0:	68fb      	ldr	r3, [r7, #12]
 800cfb2:	1ad3      	subs	r3, r2, r3
 800cfb4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cfb8:	4293      	cmp	r3, r2
 800cfba:	d902      	bls.n	800cfc2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800cfbc:	2303      	movs	r3, #3
 800cfbe:	74fb      	strb	r3, [r7, #19]
            break;
 800cfc0:	e006      	b.n	800cfd0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800cfc2:	4b0c      	ldr	r3, [pc, #48]	@ (800cff4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800cfc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cfc8:	f003 0302 	and.w	r3, r3, #2
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d0ec      	beq.n	800cfaa <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800cfd0:	7cfb      	ldrb	r3, [r7, #19]
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	d10b      	bne.n	800cfee <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800cfd6:	4b07      	ldr	r3, [pc, #28]	@ (800cff4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800cfd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cfdc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cfe4:	4903      	ldr	r1, [pc, #12]	@ (800cff4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800cfe6:	4313      	orrs	r3, r2
 800cfe8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800cfec:	e008      	b.n	800d000 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800cfee:	7cfb      	ldrb	r3, [r7, #19]
 800cff0:	74bb      	strb	r3, [r7, #18]
 800cff2:	e005      	b.n	800d000 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800cff4:	40021000 	.word	0x40021000
 800cff8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cffc:	7cfb      	ldrb	r3, [r7, #19]
 800cffe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800d000:	7c7b      	ldrb	r3, [r7, #17]
 800d002:	2b01      	cmp	r3, #1
 800d004:	d105      	bne.n	800d012 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d006:	4ba6      	ldr	r3, [pc, #664]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d008:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d00a:	4aa5      	ldr	r2, [pc, #660]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d00c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d010:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	681b      	ldr	r3, [r3, #0]
 800d016:	f003 0301 	and.w	r3, r3, #1
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d00a      	beq.n	800d034 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800d01e:	4ba0      	ldr	r3, [pc, #640]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d020:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d024:	f023 0203 	bic.w	r2, r3, #3
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	685b      	ldr	r3, [r3, #4]
 800d02c:	499c      	ldr	r1, [pc, #624]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d02e:	4313      	orrs	r3, r2
 800d030:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	f003 0302 	and.w	r3, r3, #2
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	d00a      	beq.n	800d056 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800d040:	4b97      	ldr	r3, [pc, #604]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d042:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d046:	f023 020c 	bic.w	r2, r3, #12
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	689b      	ldr	r3, [r3, #8]
 800d04e:	4994      	ldr	r1, [pc, #592]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d050:	4313      	orrs	r3, r2
 800d052:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	f003 0304 	and.w	r3, r3, #4
 800d05e:	2b00      	cmp	r3, #0
 800d060:	d00a      	beq.n	800d078 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800d062:	4b8f      	ldr	r3, [pc, #572]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d064:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d068:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	68db      	ldr	r3, [r3, #12]
 800d070:	498b      	ldr	r1, [pc, #556]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d072:	4313      	orrs	r3, r2
 800d074:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	681b      	ldr	r3, [r3, #0]
 800d07c:	f003 0308 	and.w	r3, r3, #8
 800d080:	2b00      	cmp	r3, #0
 800d082:	d00a      	beq.n	800d09a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800d084:	4b86      	ldr	r3, [pc, #536]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d086:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d08a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	691b      	ldr	r3, [r3, #16]
 800d092:	4983      	ldr	r1, [pc, #524]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d094:	4313      	orrs	r3, r2
 800d096:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	f003 0320 	and.w	r3, r3, #32
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	d00a      	beq.n	800d0bc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800d0a6:	4b7e      	ldr	r3, [pc, #504]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d0a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d0ac:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	695b      	ldr	r3, [r3, #20]
 800d0b4:	497a      	ldr	r1, [pc, #488]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d0b6:	4313      	orrs	r3, r2
 800d0b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	d00a      	beq.n	800d0de <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800d0c8:	4b75      	ldr	r3, [pc, #468]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d0ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d0ce:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	699b      	ldr	r3, [r3, #24]
 800d0d6:	4972      	ldr	r1, [pc, #456]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d0d8:	4313      	orrs	r3, r2
 800d0da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	681b      	ldr	r3, [r3, #0]
 800d0e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	d00a      	beq.n	800d100 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800d0ea:	4b6d      	ldr	r3, [pc, #436]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d0ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d0f0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	69db      	ldr	r3, [r3, #28]
 800d0f8:	4969      	ldr	r1, [pc, #420]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d0fa:	4313      	orrs	r3, r2
 800d0fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	681b      	ldr	r3, [r3, #0]
 800d104:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d00a      	beq.n	800d122 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800d10c:	4b64      	ldr	r3, [pc, #400]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d10e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d112:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	6a1b      	ldr	r3, [r3, #32]
 800d11a:	4961      	ldr	r1, [pc, #388]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d11c:	4313      	orrs	r3, r2
 800d11e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	681b      	ldr	r3, [r3, #0]
 800d126:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	d00a      	beq.n	800d144 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800d12e:	4b5c      	ldr	r3, [pc, #368]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d130:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d134:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d13c:	4958      	ldr	r1, [pc, #352]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d13e:	4313      	orrs	r3, r2
 800d140:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d14c:	2b00      	cmp	r3, #0
 800d14e:	d015      	beq.n	800d17c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800d150:	4b53      	ldr	r3, [pc, #332]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d152:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d156:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d15e:	4950      	ldr	r1, [pc, #320]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d160:	4313      	orrs	r3, r2
 800d162:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d16a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d16e:	d105      	bne.n	800d17c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d170:	4b4b      	ldr	r3, [pc, #300]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d172:	68db      	ldr	r3, [r3, #12]
 800d174:	4a4a      	ldr	r2, [pc, #296]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d176:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d17a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	681b      	ldr	r3, [r3, #0]
 800d180:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d184:	2b00      	cmp	r3, #0
 800d186:	d015      	beq.n	800d1b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800d188:	4b45      	ldr	r3, [pc, #276]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d18a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d18e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d196:	4942      	ldr	r1, [pc, #264]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d198:	4313      	orrs	r3, r2
 800d19a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d1a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d1a6:	d105      	bne.n	800d1b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d1a8:	4b3d      	ldr	r3, [pc, #244]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d1aa:	68db      	ldr	r3, [r3, #12]
 800d1ac:	4a3c      	ldr	r2, [pc, #240]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d1ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d1b2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	d015      	beq.n	800d1ec <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800d1c0:	4b37      	ldr	r3, [pc, #220]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d1c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d1c6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d1ce:	4934      	ldr	r1, [pc, #208]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d1d0:	4313      	orrs	r3, r2
 800d1d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d1da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d1de:	d105      	bne.n	800d1ec <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d1e0:	4b2f      	ldr	r3, [pc, #188]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d1e2:	68db      	ldr	r3, [r3, #12]
 800d1e4:	4a2e      	ldr	r2, [pc, #184]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d1e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d1ea:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	681b      	ldr	r3, [r3, #0]
 800d1f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	d015      	beq.n	800d224 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800d1f8:	4b29      	ldr	r3, [pc, #164]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d1fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d1fe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d206:	4926      	ldr	r1, [pc, #152]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d208:	4313      	orrs	r3, r2
 800d20a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d212:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d216:	d105      	bne.n	800d224 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d218:	4b21      	ldr	r3, [pc, #132]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d21a:	68db      	ldr	r3, [r3, #12]
 800d21c:	4a20      	ldr	r2, [pc, #128]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d21e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d222:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	681b      	ldr	r3, [r3, #0]
 800d228:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	d015      	beq.n	800d25c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800d230:	4b1b      	ldr	r3, [pc, #108]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d232:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d236:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d23e:	4918      	ldr	r1, [pc, #96]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d240:	4313      	orrs	r3, r2
 800d242:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d24a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d24e:	d105      	bne.n	800d25c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d250:	4b13      	ldr	r3, [pc, #76]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d252:	68db      	ldr	r3, [r3, #12]
 800d254:	4a12      	ldr	r2, [pc, #72]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d256:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d25a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	681b      	ldr	r3, [r3, #0]
 800d260:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d264:	2b00      	cmp	r3, #0
 800d266:	d015      	beq.n	800d294 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800d268:	4b0d      	ldr	r3, [pc, #52]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d26a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d26e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d276:	490a      	ldr	r1, [pc, #40]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d278:	4313      	orrs	r3, r2
 800d27a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d282:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d286:	d105      	bne.n	800d294 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800d288:	4b05      	ldr	r3, [pc, #20]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d28a:	68db      	ldr	r3, [r3, #12]
 800d28c:	4a04      	ldr	r2, [pc, #16]	@ (800d2a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800d28e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d292:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800d294:	7cbb      	ldrb	r3, [r7, #18]
}
 800d296:	4618      	mov	r0, r3
 800d298:	3718      	adds	r7, #24
 800d29a:	46bd      	mov	sp, r7
 800d29c:	bd80      	pop	{r7, pc}
 800d29e:	bf00      	nop
 800d2a0:	40021000 	.word	0x40021000

0800d2a4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800d2a4:	b580      	push	{r7, lr}
 800d2a6:	b084      	sub	sp, #16
 800d2a8:	af00      	add	r7, sp, #0
 800d2aa:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	2b00      	cmp	r3, #0
 800d2b0:	d101      	bne.n	800d2b6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800d2b2:	2301      	movs	r3, #1
 800d2b4:	e09d      	b.n	800d3f2 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	d108      	bne.n	800d2d0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	685b      	ldr	r3, [r3, #4]
 800d2c2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d2c6:	d009      	beq.n	800d2dc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	2200      	movs	r2, #0
 800d2cc:	61da      	str	r2, [r3, #28]
 800d2ce:	e005      	b.n	800d2dc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	2200      	movs	r2, #0
 800d2d4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	2200      	movs	r2, #0
 800d2da:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	2200      	movs	r2, #0
 800d2e0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800d2e8:	b2db      	uxtb	r3, r3
 800d2ea:	2b00      	cmp	r3, #0
 800d2ec:	d106      	bne.n	800d2fc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	2200      	movs	r2, #0
 800d2f2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800d2f6:	6878      	ldr	r0, [r7, #4]
 800d2f8:	f7f6 fdb0 	bl	8003e5c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	2202      	movs	r2, #2
 800d300:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	681b      	ldr	r3, [r3, #0]
 800d308:	681a      	ldr	r2, [r3, #0]
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	681b      	ldr	r3, [r3, #0]
 800d30e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d312:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	68db      	ldr	r3, [r3, #12]
 800d318:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800d31c:	d902      	bls.n	800d324 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800d31e:	2300      	movs	r3, #0
 800d320:	60fb      	str	r3, [r7, #12]
 800d322:	e002      	b.n	800d32a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800d324:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800d328:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	68db      	ldr	r3, [r3, #12]
 800d32e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800d332:	d007      	beq.n	800d344 <HAL_SPI_Init+0xa0>
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	68db      	ldr	r3, [r3, #12]
 800d338:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800d33c:	d002      	beq.n	800d344 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	2200      	movs	r2, #0
 800d342:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	685b      	ldr	r3, [r3, #4]
 800d348:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	689b      	ldr	r3, [r3, #8]
 800d350:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800d354:	431a      	orrs	r2, r3
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	691b      	ldr	r3, [r3, #16]
 800d35a:	f003 0302 	and.w	r3, r3, #2
 800d35e:	431a      	orrs	r2, r3
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	695b      	ldr	r3, [r3, #20]
 800d364:	f003 0301 	and.w	r3, r3, #1
 800d368:	431a      	orrs	r2, r3
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	699b      	ldr	r3, [r3, #24]
 800d36e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d372:	431a      	orrs	r2, r3
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	69db      	ldr	r3, [r3, #28]
 800d378:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d37c:	431a      	orrs	r2, r3
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	6a1b      	ldr	r3, [r3, #32]
 800d382:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d386:	ea42 0103 	orr.w	r1, r2, r3
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d38e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	681b      	ldr	r3, [r3, #0]
 800d396:	430a      	orrs	r2, r1
 800d398:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	699b      	ldr	r3, [r3, #24]
 800d39e:	0c1b      	lsrs	r3, r3, #16
 800d3a0:	f003 0204 	and.w	r2, r3, #4
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d3a8:	f003 0310 	and.w	r3, r3, #16
 800d3ac:	431a      	orrs	r2, r3
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d3b2:	f003 0308 	and.w	r3, r3, #8
 800d3b6:	431a      	orrs	r2, r3
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	68db      	ldr	r3, [r3, #12]
 800d3bc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800d3c0:	ea42 0103 	orr.w	r1, r2, r3
 800d3c4:	68fb      	ldr	r3, [r7, #12]
 800d3c6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	681b      	ldr	r3, [r3, #0]
 800d3ce:	430a      	orrs	r2, r1
 800d3d0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	681b      	ldr	r3, [r3, #0]
 800d3d6:	69da      	ldr	r2, [r3, #28]
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800d3e0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	2200      	movs	r2, #0
 800d3e6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	2201      	movs	r2, #1
 800d3ec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800d3f0:	2300      	movs	r3, #0
}
 800d3f2:	4618      	mov	r0, r3
 800d3f4:	3710      	adds	r7, #16
 800d3f6:	46bd      	mov	sp, r7
 800d3f8:	bd80      	pop	{r7, pc}

0800d3fa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d3fa:	b580      	push	{r7, lr}
 800d3fc:	b088      	sub	sp, #32
 800d3fe:	af00      	add	r7, sp, #0
 800d400:	60f8      	str	r0, [r7, #12]
 800d402:	60b9      	str	r1, [r7, #8]
 800d404:	603b      	str	r3, [r7, #0]
 800d406:	4613      	mov	r3, r2
 800d408:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d40a:	f7f9 fe61 	bl	80070d0 <HAL_GetTick>
 800d40e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800d410:	88fb      	ldrh	r3, [r7, #6]
 800d412:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800d414:	68fb      	ldr	r3, [r7, #12]
 800d416:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800d41a:	b2db      	uxtb	r3, r3
 800d41c:	2b01      	cmp	r3, #1
 800d41e:	d001      	beq.n	800d424 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800d420:	2302      	movs	r3, #2
 800d422:	e15c      	b.n	800d6de <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800d424:	68bb      	ldr	r3, [r7, #8]
 800d426:	2b00      	cmp	r3, #0
 800d428:	d002      	beq.n	800d430 <HAL_SPI_Transmit+0x36>
 800d42a:	88fb      	ldrh	r3, [r7, #6]
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d101      	bne.n	800d434 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800d430:	2301      	movs	r3, #1
 800d432:	e154      	b.n	800d6de <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d434:	68fb      	ldr	r3, [r7, #12]
 800d436:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800d43a:	2b01      	cmp	r3, #1
 800d43c:	d101      	bne.n	800d442 <HAL_SPI_Transmit+0x48>
 800d43e:	2302      	movs	r3, #2
 800d440:	e14d      	b.n	800d6de <HAL_SPI_Transmit+0x2e4>
 800d442:	68fb      	ldr	r3, [r7, #12]
 800d444:	2201      	movs	r2, #1
 800d446:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800d44a:	68fb      	ldr	r3, [r7, #12]
 800d44c:	2203      	movs	r2, #3
 800d44e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d452:	68fb      	ldr	r3, [r7, #12]
 800d454:	2200      	movs	r2, #0
 800d456:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	68ba      	ldr	r2, [r7, #8]
 800d45c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800d45e:	68fb      	ldr	r3, [r7, #12]
 800d460:	88fa      	ldrh	r2, [r7, #6]
 800d462:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800d464:	68fb      	ldr	r3, [r7, #12]
 800d466:	88fa      	ldrh	r2, [r7, #6]
 800d468:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800d46a:	68fb      	ldr	r3, [r7, #12]
 800d46c:	2200      	movs	r2, #0
 800d46e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	2200      	movs	r2, #0
 800d474:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800d478:	68fb      	ldr	r3, [r7, #12]
 800d47a:	2200      	movs	r2, #0
 800d47c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	2200      	movs	r2, #0
 800d484:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800d486:	68fb      	ldr	r3, [r7, #12]
 800d488:	2200      	movs	r2, #0
 800d48a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d48c:	68fb      	ldr	r3, [r7, #12]
 800d48e:	689b      	ldr	r3, [r3, #8]
 800d490:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d494:	d10f      	bne.n	800d4b6 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800d496:	68fb      	ldr	r3, [r7, #12]
 800d498:	681b      	ldr	r3, [r3, #0]
 800d49a:	681a      	ldr	r2, [r3, #0]
 800d49c:	68fb      	ldr	r3, [r7, #12]
 800d49e:	681b      	ldr	r3, [r3, #0]
 800d4a0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d4a4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800d4a6:	68fb      	ldr	r3, [r7, #12]
 800d4a8:	681b      	ldr	r3, [r3, #0]
 800d4aa:	681a      	ldr	r2, [r3, #0]
 800d4ac:	68fb      	ldr	r3, [r7, #12]
 800d4ae:	681b      	ldr	r3, [r3, #0]
 800d4b0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800d4b4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d4b6:	68fb      	ldr	r3, [r7, #12]
 800d4b8:	681b      	ldr	r3, [r3, #0]
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d4c0:	2b40      	cmp	r3, #64	@ 0x40
 800d4c2:	d007      	beq.n	800d4d4 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	681b      	ldr	r3, [r3, #0]
 800d4c8:	681a      	ldr	r2, [r3, #0]
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d4d2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	68db      	ldr	r3, [r3, #12]
 800d4d8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800d4dc:	d952      	bls.n	800d584 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	685b      	ldr	r3, [r3, #4]
 800d4e2:	2b00      	cmp	r3, #0
 800d4e4:	d002      	beq.n	800d4ec <HAL_SPI_Transmit+0xf2>
 800d4e6:	8b7b      	ldrh	r3, [r7, #26]
 800d4e8:	2b01      	cmp	r3, #1
 800d4ea:	d145      	bne.n	800d578 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d4ec:	68fb      	ldr	r3, [r7, #12]
 800d4ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d4f0:	881a      	ldrh	r2, [r3, #0]
 800d4f2:	68fb      	ldr	r3, [r7, #12]
 800d4f4:	681b      	ldr	r3, [r3, #0]
 800d4f6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800d4f8:	68fb      	ldr	r3, [r7, #12]
 800d4fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d4fc:	1c9a      	adds	r2, r3, #2
 800d4fe:	68fb      	ldr	r3, [r7, #12]
 800d500:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800d502:	68fb      	ldr	r3, [r7, #12]
 800d504:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d506:	b29b      	uxth	r3, r3
 800d508:	3b01      	subs	r3, #1
 800d50a:	b29a      	uxth	r2, r3
 800d50c:	68fb      	ldr	r3, [r7, #12]
 800d50e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800d510:	e032      	b.n	800d578 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800d512:	68fb      	ldr	r3, [r7, #12]
 800d514:	681b      	ldr	r3, [r3, #0]
 800d516:	689b      	ldr	r3, [r3, #8]
 800d518:	f003 0302 	and.w	r3, r3, #2
 800d51c:	2b02      	cmp	r3, #2
 800d51e:	d112      	bne.n	800d546 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d520:	68fb      	ldr	r3, [r7, #12]
 800d522:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d524:	881a      	ldrh	r2, [r3, #0]
 800d526:	68fb      	ldr	r3, [r7, #12]
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d52c:	68fb      	ldr	r3, [r7, #12]
 800d52e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d530:	1c9a      	adds	r2, r3, #2
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800d536:	68fb      	ldr	r3, [r7, #12]
 800d538:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d53a:	b29b      	uxth	r3, r3
 800d53c:	3b01      	subs	r3, #1
 800d53e:	b29a      	uxth	r2, r3
 800d540:	68fb      	ldr	r3, [r7, #12]
 800d542:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800d544:	e018      	b.n	800d578 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d546:	f7f9 fdc3 	bl	80070d0 <HAL_GetTick>
 800d54a:	4602      	mov	r2, r0
 800d54c:	69fb      	ldr	r3, [r7, #28]
 800d54e:	1ad3      	subs	r3, r2, r3
 800d550:	683a      	ldr	r2, [r7, #0]
 800d552:	429a      	cmp	r2, r3
 800d554:	d803      	bhi.n	800d55e <HAL_SPI_Transmit+0x164>
 800d556:	683b      	ldr	r3, [r7, #0]
 800d558:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d55c:	d102      	bne.n	800d564 <HAL_SPI_Transmit+0x16a>
 800d55e:	683b      	ldr	r3, [r7, #0]
 800d560:	2b00      	cmp	r3, #0
 800d562:	d109      	bne.n	800d578 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800d564:	68fb      	ldr	r3, [r7, #12]
 800d566:	2201      	movs	r2, #1
 800d568:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800d56c:	68fb      	ldr	r3, [r7, #12]
 800d56e:	2200      	movs	r2, #0
 800d570:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800d574:	2303      	movs	r3, #3
 800d576:	e0b2      	b.n	800d6de <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d57c:	b29b      	uxth	r3, r3
 800d57e:	2b00      	cmp	r3, #0
 800d580:	d1c7      	bne.n	800d512 <HAL_SPI_Transmit+0x118>
 800d582:	e083      	b.n	800d68c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d584:	68fb      	ldr	r3, [r7, #12]
 800d586:	685b      	ldr	r3, [r3, #4]
 800d588:	2b00      	cmp	r3, #0
 800d58a:	d002      	beq.n	800d592 <HAL_SPI_Transmit+0x198>
 800d58c:	8b7b      	ldrh	r3, [r7, #26]
 800d58e:	2b01      	cmp	r3, #1
 800d590:	d177      	bne.n	800d682 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800d592:	68fb      	ldr	r3, [r7, #12]
 800d594:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d596:	b29b      	uxth	r3, r3
 800d598:	2b01      	cmp	r3, #1
 800d59a:	d912      	bls.n	800d5c2 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d59c:	68fb      	ldr	r3, [r7, #12]
 800d59e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d5a0:	881a      	ldrh	r2, [r3, #0]
 800d5a2:	68fb      	ldr	r3, [r7, #12]
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d5a8:	68fb      	ldr	r3, [r7, #12]
 800d5aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d5ac:	1c9a      	adds	r2, r3, #2
 800d5ae:	68fb      	ldr	r3, [r7, #12]
 800d5b0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800d5b2:	68fb      	ldr	r3, [r7, #12]
 800d5b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d5b6:	b29b      	uxth	r3, r3
 800d5b8:	3b02      	subs	r3, #2
 800d5ba:	b29a      	uxth	r2, r3
 800d5bc:	68fb      	ldr	r3, [r7, #12]
 800d5be:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800d5c0:	e05f      	b.n	800d682 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800d5c2:	68fb      	ldr	r3, [r7, #12]
 800d5c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d5c6:	68fb      	ldr	r3, [r7, #12]
 800d5c8:	681b      	ldr	r3, [r3, #0]
 800d5ca:	330c      	adds	r3, #12
 800d5cc:	7812      	ldrb	r2, [r2, #0]
 800d5ce:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800d5d0:	68fb      	ldr	r3, [r7, #12]
 800d5d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d5d4:	1c5a      	adds	r2, r3, #1
 800d5d6:	68fb      	ldr	r3, [r7, #12]
 800d5d8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800d5da:	68fb      	ldr	r3, [r7, #12]
 800d5dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d5de:	b29b      	uxth	r3, r3
 800d5e0:	3b01      	subs	r3, #1
 800d5e2:	b29a      	uxth	r2, r3
 800d5e4:	68fb      	ldr	r3, [r7, #12]
 800d5e6:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800d5e8:	e04b      	b.n	800d682 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800d5ea:	68fb      	ldr	r3, [r7, #12]
 800d5ec:	681b      	ldr	r3, [r3, #0]
 800d5ee:	689b      	ldr	r3, [r3, #8]
 800d5f0:	f003 0302 	and.w	r3, r3, #2
 800d5f4:	2b02      	cmp	r3, #2
 800d5f6:	d12b      	bne.n	800d650 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800d5f8:	68fb      	ldr	r3, [r7, #12]
 800d5fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d5fc:	b29b      	uxth	r3, r3
 800d5fe:	2b01      	cmp	r3, #1
 800d600:	d912      	bls.n	800d628 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d602:	68fb      	ldr	r3, [r7, #12]
 800d604:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d606:	881a      	ldrh	r2, [r3, #0]
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800d60e:	68fb      	ldr	r3, [r7, #12]
 800d610:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d612:	1c9a      	adds	r2, r3, #2
 800d614:	68fb      	ldr	r3, [r7, #12]
 800d616:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800d618:	68fb      	ldr	r3, [r7, #12]
 800d61a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d61c:	b29b      	uxth	r3, r3
 800d61e:	3b02      	subs	r3, #2
 800d620:	b29a      	uxth	r2, r3
 800d622:	68fb      	ldr	r3, [r7, #12]
 800d624:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800d626:	e02c      	b.n	800d682 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800d628:	68fb      	ldr	r3, [r7, #12]
 800d62a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	330c      	adds	r3, #12
 800d632:	7812      	ldrb	r2, [r2, #0]
 800d634:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800d636:	68fb      	ldr	r3, [r7, #12]
 800d638:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d63a:	1c5a      	adds	r2, r3, #1
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800d640:	68fb      	ldr	r3, [r7, #12]
 800d642:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d644:	b29b      	uxth	r3, r3
 800d646:	3b01      	subs	r3, #1
 800d648:	b29a      	uxth	r2, r3
 800d64a:	68fb      	ldr	r3, [r7, #12]
 800d64c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800d64e:	e018      	b.n	800d682 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d650:	f7f9 fd3e 	bl	80070d0 <HAL_GetTick>
 800d654:	4602      	mov	r2, r0
 800d656:	69fb      	ldr	r3, [r7, #28]
 800d658:	1ad3      	subs	r3, r2, r3
 800d65a:	683a      	ldr	r2, [r7, #0]
 800d65c:	429a      	cmp	r2, r3
 800d65e:	d803      	bhi.n	800d668 <HAL_SPI_Transmit+0x26e>
 800d660:	683b      	ldr	r3, [r7, #0]
 800d662:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d666:	d102      	bne.n	800d66e <HAL_SPI_Transmit+0x274>
 800d668:	683b      	ldr	r3, [r7, #0]
 800d66a:	2b00      	cmp	r3, #0
 800d66c:	d109      	bne.n	800d682 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800d66e:	68fb      	ldr	r3, [r7, #12]
 800d670:	2201      	movs	r2, #1
 800d672:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	2200      	movs	r2, #0
 800d67a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800d67e:	2303      	movs	r3, #3
 800d680:	e02d      	b.n	800d6de <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800d682:	68fb      	ldr	r3, [r7, #12]
 800d684:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d686:	b29b      	uxth	r3, r3
 800d688:	2b00      	cmp	r3, #0
 800d68a:	d1ae      	bne.n	800d5ea <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800d68c:	69fa      	ldr	r2, [r7, #28]
 800d68e:	6839      	ldr	r1, [r7, #0]
 800d690:	68f8      	ldr	r0, [r7, #12]
 800d692:	f000 fb65 	bl	800dd60 <SPI_EndRxTxTransaction>
 800d696:	4603      	mov	r3, r0
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d002      	beq.n	800d6a2 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d69c:	68fb      	ldr	r3, [r7, #12]
 800d69e:	2220      	movs	r2, #32
 800d6a0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800d6a2:	68fb      	ldr	r3, [r7, #12]
 800d6a4:	689b      	ldr	r3, [r3, #8]
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d10a      	bne.n	800d6c0 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d6aa:	2300      	movs	r3, #0
 800d6ac:	617b      	str	r3, [r7, #20]
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	681b      	ldr	r3, [r3, #0]
 800d6b2:	68db      	ldr	r3, [r3, #12]
 800d6b4:	617b      	str	r3, [r7, #20]
 800d6b6:	68fb      	ldr	r3, [r7, #12]
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	689b      	ldr	r3, [r3, #8]
 800d6bc:	617b      	str	r3, [r7, #20]
 800d6be:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800d6c0:	68fb      	ldr	r3, [r7, #12]
 800d6c2:	2201      	movs	r2, #1
 800d6c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800d6c8:	68fb      	ldr	r3, [r7, #12]
 800d6ca:	2200      	movs	r2, #0
 800d6cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d6d0:	68fb      	ldr	r3, [r7, #12]
 800d6d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d6d4:	2b00      	cmp	r3, #0
 800d6d6:	d001      	beq.n	800d6dc <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800d6d8:	2301      	movs	r3, #1
 800d6da:	e000      	b.n	800d6de <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800d6dc:	2300      	movs	r3, #0
  }
}
 800d6de:	4618      	mov	r0, r3
 800d6e0:	3720      	adds	r7, #32
 800d6e2:	46bd      	mov	sp, r7
 800d6e4:	bd80      	pop	{r7, pc}

0800d6e6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800d6e6:	b580      	push	{r7, lr}
 800d6e8:	b08a      	sub	sp, #40	@ 0x28
 800d6ea:	af00      	add	r7, sp, #0
 800d6ec:	60f8      	str	r0, [r7, #12]
 800d6ee:	60b9      	str	r1, [r7, #8]
 800d6f0:	607a      	str	r2, [r7, #4]
 800d6f2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800d6f4:	2301      	movs	r3, #1
 800d6f6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d6f8:	f7f9 fcea 	bl	80070d0 <HAL_GetTick>
 800d6fc:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800d6fe:	68fb      	ldr	r3, [r7, #12]
 800d700:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800d704:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800d706:	68fb      	ldr	r3, [r7, #12]
 800d708:	685b      	ldr	r3, [r3, #4]
 800d70a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800d70c:	887b      	ldrh	r3, [r7, #2]
 800d70e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800d710:	887b      	ldrh	r3, [r7, #2]
 800d712:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800d714:	7ffb      	ldrb	r3, [r7, #31]
 800d716:	2b01      	cmp	r3, #1
 800d718:	d00c      	beq.n	800d734 <HAL_SPI_TransmitReceive+0x4e>
 800d71a:	69bb      	ldr	r3, [r7, #24]
 800d71c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d720:	d106      	bne.n	800d730 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800d722:	68fb      	ldr	r3, [r7, #12]
 800d724:	689b      	ldr	r3, [r3, #8]
 800d726:	2b00      	cmp	r3, #0
 800d728:	d102      	bne.n	800d730 <HAL_SPI_TransmitReceive+0x4a>
 800d72a:	7ffb      	ldrb	r3, [r7, #31]
 800d72c:	2b04      	cmp	r3, #4
 800d72e:	d001      	beq.n	800d734 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800d730:	2302      	movs	r3, #2
 800d732:	e1f3      	b.n	800db1c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800d734:	68bb      	ldr	r3, [r7, #8]
 800d736:	2b00      	cmp	r3, #0
 800d738:	d005      	beq.n	800d746 <HAL_SPI_TransmitReceive+0x60>
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	d002      	beq.n	800d746 <HAL_SPI_TransmitReceive+0x60>
 800d740:	887b      	ldrh	r3, [r7, #2]
 800d742:	2b00      	cmp	r3, #0
 800d744:	d101      	bne.n	800d74a <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800d746:	2301      	movs	r3, #1
 800d748:	e1e8      	b.n	800db1c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d74a:	68fb      	ldr	r3, [r7, #12]
 800d74c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800d750:	2b01      	cmp	r3, #1
 800d752:	d101      	bne.n	800d758 <HAL_SPI_TransmitReceive+0x72>
 800d754:	2302      	movs	r3, #2
 800d756:	e1e1      	b.n	800db1c <HAL_SPI_TransmitReceive+0x436>
 800d758:	68fb      	ldr	r3, [r7, #12]
 800d75a:	2201      	movs	r2, #1
 800d75c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800d766:	b2db      	uxtb	r3, r3
 800d768:	2b04      	cmp	r3, #4
 800d76a:	d003      	beq.n	800d774 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800d76c:	68fb      	ldr	r3, [r7, #12]
 800d76e:	2205      	movs	r2, #5
 800d770:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d774:	68fb      	ldr	r3, [r7, #12]
 800d776:	2200      	movs	r2, #0
 800d778:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800d77a:	68fb      	ldr	r3, [r7, #12]
 800d77c:	687a      	ldr	r2, [r7, #4]
 800d77e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800d780:	68fb      	ldr	r3, [r7, #12]
 800d782:	887a      	ldrh	r2, [r7, #2]
 800d784:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	887a      	ldrh	r2, [r7, #2]
 800d78c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800d790:	68fb      	ldr	r3, [r7, #12]
 800d792:	68ba      	ldr	r2, [r7, #8]
 800d794:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800d796:	68fb      	ldr	r3, [r7, #12]
 800d798:	887a      	ldrh	r2, [r7, #2]
 800d79a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800d79c:	68fb      	ldr	r3, [r7, #12]
 800d79e:	887a      	ldrh	r2, [r7, #2]
 800d7a0:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800d7a2:	68fb      	ldr	r3, [r7, #12]
 800d7a4:	2200      	movs	r2, #0
 800d7a6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800d7a8:	68fb      	ldr	r3, [r7, #12]
 800d7aa:	2200      	movs	r2, #0
 800d7ac:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800d7ae:	68fb      	ldr	r3, [r7, #12]
 800d7b0:	68db      	ldr	r3, [r3, #12]
 800d7b2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800d7b6:	d802      	bhi.n	800d7be <HAL_SPI_TransmitReceive+0xd8>
 800d7b8:	8abb      	ldrh	r3, [r7, #20]
 800d7ba:	2b01      	cmp	r3, #1
 800d7bc:	d908      	bls.n	800d7d0 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d7be:	68fb      	ldr	r3, [r7, #12]
 800d7c0:	681b      	ldr	r3, [r3, #0]
 800d7c2:	685a      	ldr	r2, [r3, #4]
 800d7c4:	68fb      	ldr	r3, [r7, #12]
 800d7c6:	681b      	ldr	r3, [r3, #0]
 800d7c8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800d7cc:	605a      	str	r2, [r3, #4]
 800d7ce:	e007      	b.n	800d7e0 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d7d0:	68fb      	ldr	r3, [r7, #12]
 800d7d2:	681b      	ldr	r3, [r3, #0]
 800d7d4:	685a      	ldr	r2, [r3, #4]
 800d7d6:	68fb      	ldr	r3, [r7, #12]
 800d7d8:	681b      	ldr	r3, [r3, #0]
 800d7da:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800d7de:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d7e0:	68fb      	ldr	r3, [r7, #12]
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	681b      	ldr	r3, [r3, #0]
 800d7e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d7ea:	2b40      	cmp	r3, #64	@ 0x40
 800d7ec:	d007      	beq.n	800d7fe <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d7ee:	68fb      	ldr	r3, [r7, #12]
 800d7f0:	681b      	ldr	r3, [r3, #0]
 800d7f2:	681a      	ldr	r2, [r3, #0]
 800d7f4:	68fb      	ldr	r3, [r7, #12]
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d7fc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d7fe:	68fb      	ldr	r3, [r7, #12]
 800d800:	68db      	ldr	r3, [r3, #12]
 800d802:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800d806:	f240 8083 	bls.w	800d910 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d80a:	68fb      	ldr	r3, [r7, #12]
 800d80c:	685b      	ldr	r3, [r3, #4]
 800d80e:	2b00      	cmp	r3, #0
 800d810:	d002      	beq.n	800d818 <HAL_SPI_TransmitReceive+0x132>
 800d812:	8afb      	ldrh	r3, [r7, #22]
 800d814:	2b01      	cmp	r3, #1
 800d816:	d16f      	bne.n	800d8f8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d818:	68fb      	ldr	r3, [r7, #12]
 800d81a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d81c:	881a      	ldrh	r2, [r3, #0]
 800d81e:	68fb      	ldr	r3, [r7, #12]
 800d820:	681b      	ldr	r3, [r3, #0]
 800d822:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800d824:	68fb      	ldr	r3, [r7, #12]
 800d826:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d828:	1c9a      	adds	r2, r3, #2
 800d82a:	68fb      	ldr	r3, [r7, #12]
 800d82c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d832:	b29b      	uxth	r3, r3
 800d834:	3b01      	subs	r3, #1
 800d836:	b29a      	uxth	r2, r3
 800d838:	68fb      	ldr	r3, [r7, #12]
 800d83a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d83c:	e05c      	b.n	800d8f8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800d83e:	68fb      	ldr	r3, [r7, #12]
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	689b      	ldr	r3, [r3, #8]
 800d844:	f003 0302 	and.w	r3, r3, #2
 800d848:	2b02      	cmp	r3, #2
 800d84a:	d11b      	bne.n	800d884 <HAL_SPI_TransmitReceive+0x19e>
 800d84c:	68fb      	ldr	r3, [r7, #12]
 800d84e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d850:	b29b      	uxth	r3, r3
 800d852:	2b00      	cmp	r3, #0
 800d854:	d016      	beq.n	800d884 <HAL_SPI_TransmitReceive+0x19e>
 800d856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d858:	2b01      	cmp	r3, #1
 800d85a:	d113      	bne.n	800d884 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d85c:	68fb      	ldr	r3, [r7, #12]
 800d85e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d860:	881a      	ldrh	r2, [r3, #0]
 800d862:	68fb      	ldr	r3, [r7, #12]
 800d864:	681b      	ldr	r3, [r3, #0]
 800d866:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d868:	68fb      	ldr	r3, [r7, #12]
 800d86a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d86c:	1c9a      	adds	r2, r3, #2
 800d86e:	68fb      	ldr	r3, [r7, #12]
 800d870:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800d872:	68fb      	ldr	r3, [r7, #12]
 800d874:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d876:	b29b      	uxth	r3, r3
 800d878:	3b01      	subs	r3, #1
 800d87a:	b29a      	uxth	r2, r3
 800d87c:	68fb      	ldr	r3, [r7, #12]
 800d87e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800d880:	2300      	movs	r3, #0
 800d882:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800d884:	68fb      	ldr	r3, [r7, #12]
 800d886:	681b      	ldr	r3, [r3, #0]
 800d888:	689b      	ldr	r3, [r3, #8]
 800d88a:	f003 0301 	and.w	r3, r3, #1
 800d88e:	2b01      	cmp	r3, #1
 800d890:	d11c      	bne.n	800d8cc <HAL_SPI_TransmitReceive+0x1e6>
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d898:	b29b      	uxth	r3, r3
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	d016      	beq.n	800d8cc <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800d89e:	68fb      	ldr	r3, [r7, #12]
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	68da      	ldr	r2, [r3, #12]
 800d8a4:	68fb      	ldr	r3, [r7, #12]
 800d8a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d8a8:	b292      	uxth	r2, r2
 800d8aa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800d8ac:	68fb      	ldr	r3, [r7, #12]
 800d8ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d8b0:	1c9a      	adds	r2, r3, #2
 800d8b2:	68fb      	ldr	r3, [r7, #12]
 800d8b4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800d8b6:	68fb      	ldr	r3, [r7, #12]
 800d8b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d8bc:	b29b      	uxth	r3, r3
 800d8be:	3b01      	subs	r3, #1
 800d8c0:	b29a      	uxth	r2, r3
 800d8c2:	68fb      	ldr	r3, [r7, #12]
 800d8c4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800d8c8:	2301      	movs	r3, #1
 800d8ca:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800d8cc:	f7f9 fc00 	bl	80070d0 <HAL_GetTick>
 800d8d0:	4602      	mov	r2, r0
 800d8d2:	6a3b      	ldr	r3, [r7, #32]
 800d8d4:	1ad3      	subs	r3, r2, r3
 800d8d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d8d8:	429a      	cmp	r2, r3
 800d8da:	d80d      	bhi.n	800d8f8 <HAL_SPI_TransmitReceive+0x212>
 800d8dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d8e2:	d009      	beq.n	800d8f8 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800d8e4:	68fb      	ldr	r3, [r7, #12]
 800d8e6:	2201      	movs	r2, #1
 800d8e8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800d8ec:	68fb      	ldr	r3, [r7, #12]
 800d8ee:	2200      	movs	r2, #0
 800d8f0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800d8f4:	2303      	movs	r3, #3
 800d8f6:	e111      	b.n	800db1c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d8f8:	68fb      	ldr	r3, [r7, #12]
 800d8fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d8fc:	b29b      	uxth	r3, r3
 800d8fe:	2b00      	cmp	r3, #0
 800d900:	d19d      	bne.n	800d83e <HAL_SPI_TransmitReceive+0x158>
 800d902:	68fb      	ldr	r3, [r7, #12]
 800d904:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d908:	b29b      	uxth	r3, r3
 800d90a:	2b00      	cmp	r3, #0
 800d90c:	d197      	bne.n	800d83e <HAL_SPI_TransmitReceive+0x158>
 800d90e:	e0e5      	b.n	800dadc <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d910:	68fb      	ldr	r3, [r7, #12]
 800d912:	685b      	ldr	r3, [r3, #4]
 800d914:	2b00      	cmp	r3, #0
 800d916:	d003      	beq.n	800d920 <HAL_SPI_TransmitReceive+0x23a>
 800d918:	8afb      	ldrh	r3, [r7, #22]
 800d91a:	2b01      	cmp	r3, #1
 800d91c:	f040 80d1 	bne.w	800dac2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d924:	b29b      	uxth	r3, r3
 800d926:	2b01      	cmp	r3, #1
 800d928:	d912      	bls.n	800d950 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d92a:	68fb      	ldr	r3, [r7, #12]
 800d92c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d92e:	881a      	ldrh	r2, [r3, #0]
 800d930:	68fb      	ldr	r3, [r7, #12]
 800d932:	681b      	ldr	r3, [r3, #0]
 800d934:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d936:	68fb      	ldr	r3, [r7, #12]
 800d938:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d93a:	1c9a      	adds	r2, r3, #2
 800d93c:	68fb      	ldr	r3, [r7, #12]
 800d93e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800d940:	68fb      	ldr	r3, [r7, #12]
 800d942:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d944:	b29b      	uxth	r3, r3
 800d946:	3b02      	subs	r3, #2
 800d948:	b29a      	uxth	r2, r3
 800d94a:	68fb      	ldr	r3, [r7, #12]
 800d94c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800d94e:	e0b8      	b.n	800dac2 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800d950:	68fb      	ldr	r3, [r7, #12]
 800d952:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d954:	68fb      	ldr	r3, [r7, #12]
 800d956:	681b      	ldr	r3, [r3, #0]
 800d958:	330c      	adds	r3, #12
 800d95a:	7812      	ldrb	r2, [r2, #0]
 800d95c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800d95e:	68fb      	ldr	r3, [r7, #12]
 800d960:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d962:	1c5a      	adds	r2, r3, #1
 800d964:	68fb      	ldr	r3, [r7, #12]
 800d966:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800d968:	68fb      	ldr	r3, [r7, #12]
 800d96a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d96c:	b29b      	uxth	r3, r3
 800d96e:	3b01      	subs	r3, #1
 800d970:	b29a      	uxth	r2, r3
 800d972:	68fb      	ldr	r3, [r7, #12]
 800d974:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d976:	e0a4      	b.n	800dac2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800d978:	68fb      	ldr	r3, [r7, #12]
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	689b      	ldr	r3, [r3, #8]
 800d97e:	f003 0302 	and.w	r3, r3, #2
 800d982:	2b02      	cmp	r3, #2
 800d984:	d134      	bne.n	800d9f0 <HAL_SPI_TransmitReceive+0x30a>
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d98a:	b29b      	uxth	r3, r3
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d02f      	beq.n	800d9f0 <HAL_SPI_TransmitReceive+0x30a>
 800d990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d992:	2b01      	cmp	r3, #1
 800d994:	d12c      	bne.n	800d9f0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800d996:	68fb      	ldr	r3, [r7, #12]
 800d998:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d99a:	b29b      	uxth	r3, r3
 800d99c:	2b01      	cmp	r3, #1
 800d99e:	d912      	bls.n	800d9c6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d9a0:	68fb      	ldr	r3, [r7, #12]
 800d9a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d9a4:	881a      	ldrh	r2, [r3, #0]
 800d9a6:	68fb      	ldr	r3, [r7, #12]
 800d9a8:	681b      	ldr	r3, [r3, #0]
 800d9aa:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800d9ac:	68fb      	ldr	r3, [r7, #12]
 800d9ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d9b0:	1c9a      	adds	r2, r3, #2
 800d9b2:	68fb      	ldr	r3, [r7, #12]
 800d9b4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800d9b6:	68fb      	ldr	r3, [r7, #12]
 800d9b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d9ba:	b29b      	uxth	r3, r3
 800d9bc:	3b02      	subs	r3, #2
 800d9be:	b29a      	uxth	r2, r3
 800d9c0:	68fb      	ldr	r3, [r7, #12]
 800d9c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800d9c4:	e012      	b.n	800d9ec <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800d9c6:	68fb      	ldr	r3, [r7, #12]
 800d9c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	681b      	ldr	r3, [r3, #0]
 800d9ce:	330c      	adds	r3, #12
 800d9d0:	7812      	ldrb	r2, [r2, #0]
 800d9d2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800d9d4:	68fb      	ldr	r3, [r7, #12]
 800d9d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d9d8:	1c5a      	adds	r2, r3, #1
 800d9da:	68fb      	ldr	r3, [r7, #12]
 800d9dc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800d9de:	68fb      	ldr	r3, [r7, #12]
 800d9e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d9e2:	b29b      	uxth	r3, r3
 800d9e4:	3b01      	subs	r3, #1
 800d9e6:	b29a      	uxth	r2, r3
 800d9e8:	68fb      	ldr	r3, [r7, #12]
 800d9ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800d9ec:	2300      	movs	r3, #0
 800d9ee:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800d9f0:	68fb      	ldr	r3, [r7, #12]
 800d9f2:	681b      	ldr	r3, [r3, #0]
 800d9f4:	689b      	ldr	r3, [r3, #8]
 800d9f6:	f003 0301 	and.w	r3, r3, #1
 800d9fa:	2b01      	cmp	r3, #1
 800d9fc:	d148      	bne.n	800da90 <HAL_SPI_TransmitReceive+0x3aa>
 800d9fe:	68fb      	ldr	r3, [r7, #12]
 800da00:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800da04:	b29b      	uxth	r3, r3
 800da06:	2b00      	cmp	r3, #0
 800da08:	d042      	beq.n	800da90 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800da0a:	68fb      	ldr	r3, [r7, #12]
 800da0c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800da10:	b29b      	uxth	r3, r3
 800da12:	2b01      	cmp	r3, #1
 800da14:	d923      	bls.n	800da5e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800da16:	68fb      	ldr	r3, [r7, #12]
 800da18:	681b      	ldr	r3, [r3, #0]
 800da1a:	68da      	ldr	r2, [r3, #12]
 800da1c:	68fb      	ldr	r3, [r7, #12]
 800da1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800da20:	b292      	uxth	r2, r2
 800da22:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800da24:	68fb      	ldr	r3, [r7, #12]
 800da26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800da28:	1c9a      	adds	r2, r3, #2
 800da2a:	68fb      	ldr	r3, [r7, #12]
 800da2c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800da2e:	68fb      	ldr	r3, [r7, #12]
 800da30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800da34:	b29b      	uxth	r3, r3
 800da36:	3b02      	subs	r3, #2
 800da38:	b29a      	uxth	r2, r3
 800da3a:	68fb      	ldr	r3, [r7, #12]
 800da3c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800da40:	68fb      	ldr	r3, [r7, #12]
 800da42:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800da46:	b29b      	uxth	r3, r3
 800da48:	2b01      	cmp	r3, #1
 800da4a:	d81f      	bhi.n	800da8c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800da4c:	68fb      	ldr	r3, [r7, #12]
 800da4e:	681b      	ldr	r3, [r3, #0]
 800da50:	685a      	ldr	r2, [r3, #4]
 800da52:	68fb      	ldr	r3, [r7, #12]
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800da5a:	605a      	str	r2, [r3, #4]
 800da5c:	e016      	b.n	800da8c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800da5e:	68fb      	ldr	r3, [r7, #12]
 800da60:	681b      	ldr	r3, [r3, #0]
 800da62:	f103 020c 	add.w	r2, r3, #12
 800da66:	68fb      	ldr	r3, [r7, #12]
 800da68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800da6a:	7812      	ldrb	r2, [r2, #0]
 800da6c:	b2d2      	uxtb	r2, r2
 800da6e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800da70:	68fb      	ldr	r3, [r7, #12]
 800da72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800da74:	1c5a      	adds	r2, r3, #1
 800da76:	68fb      	ldr	r3, [r7, #12]
 800da78:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800da7a:	68fb      	ldr	r3, [r7, #12]
 800da7c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800da80:	b29b      	uxth	r3, r3
 800da82:	3b01      	subs	r3, #1
 800da84:	b29a      	uxth	r2, r3
 800da86:	68fb      	ldr	r3, [r7, #12]
 800da88:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800da8c:	2301      	movs	r3, #1
 800da8e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800da90:	f7f9 fb1e 	bl	80070d0 <HAL_GetTick>
 800da94:	4602      	mov	r2, r0
 800da96:	6a3b      	ldr	r3, [r7, #32]
 800da98:	1ad3      	subs	r3, r2, r3
 800da9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800da9c:	429a      	cmp	r2, r3
 800da9e:	d803      	bhi.n	800daa8 <HAL_SPI_TransmitReceive+0x3c2>
 800daa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800daa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800daa6:	d102      	bne.n	800daae <HAL_SPI_TransmitReceive+0x3c8>
 800daa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800daaa:	2b00      	cmp	r3, #0
 800daac:	d109      	bne.n	800dac2 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800daae:	68fb      	ldr	r3, [r7, #12]
 800dab0:	2201      	movs	r2, #1
 800dab2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800dab6:	68fb      	ldr	r3, [r7, #12]
 800dab8:	2200      	movs	r2, #0
 800daba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800dabe:	2303      	movs	r3, #3
 800dac0:	e02c      	b.n	800db1c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800dac2:	68fb      	ldr	r3, [r7, #12]
 800dac4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dac6:	b29b      	uxth	r3, r3
 800dac8:	2b00      	cmp	r3, #0
 800daca:	f47f af55 	bne.w	800d978 <HAL_SPI_TransmitReceive+0x292>
 800dace:	68fb      	ldr	r3, [r7, #12]
 800dad0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800dad4:	b29b      	uxth	r3, r3
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	f47f af4e 	bne.w	800d978 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800dadc:	6a3a      	ldr	r2, [r7, #32]
 800dade:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800dae0:	68f8      	ldr	r0, [r7, #12]
 800dae2:	f000 f93d 	bl	800dd60 <SPI_EndRxTxTransaction>
 800dae6:	4603      	mov	r3, r0
 800dae8:	2b00      	cmp	r3, #0
 800daea:	d008      	beq.n	800dafe <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800daec:	68fb      	ldr	r3, [r7, #12]
 800daee:	2220      	movs	r2, #32
 800daf0:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800daf2:	68fb      	ldr	r3, [r7, #12]
 800daf4:	2200      	movs	r2, #0
 800daf6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800dafa:	2301      	movs	r3, #1
 800dafc:	e00e      	b.n	800db1c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800dafe:	68fb      	ldr	r3, [r7, #12]
 800db00:	2201      	movs	r2, #1
 800db02:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800db06:	68fb      	ldr	r3, [r7, #12]
 800db08:	2200      	movs	r2, #0
 800db0a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800db0e:	68fb      	ldr	r3, [r7, #12]
 800db10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800db12:	2b00      	cmp	r3, #0
 800db14:	d001      	beq.n	800db1a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800db16:	2301      	movs	r3, #1
 800db18:	e000      	b.n	800db1c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800db1a:	2300      	movs	r3, #0
  }
}
 800db1c:	4618      	mov	r0, r3
 800db1e:	3728      	adds	r7, #40	@ 0x28
 800db20:	46bd      	mov	sp, r7
 800db22:	bd80      	pop	{r7, pc}

0800db24 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800db24:	b580      	push	{r7, lr}
 800db26:	b088      	sub	sp, #32
 800db28:	af00      	add	r7, sp, #0
 800db2a:	60f8      	str	r0, [r7, #12]
 800db2c:	60b9      	str	r1, [r7, #8]
 800db2e:	603b      	str	r3, [r7, #0]
 800db30:	4613      	mov	r3, r2
 800db32:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800db34:	f7f9 facc 	bl	80070d0 <HAL_GetTick>
 800db38:	4602      	mov	r2, r0
 800db3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db3c:	1a9b      	subs	r3, r3, r2
 800db3e:	683a      	ldr	r2, [r7, #0]
 800db40:	4413      	add	r3, r2
 800db42:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800db44:	f7f9 fac4 	bl	80070d0 <HAL_GetTick>
 800db48:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800db4a:	4b39      	ldr	r3, [pc, #228]	@ (800dc30 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800db4c:	681b      	ldr	r3, [r3, #0]
 800db4e:	015b      	lsls	r3, r3, #5
 800db50:	0d1b      	lsrs	r3, r3, #20
 800db52:	69fa      	ldr	r2, [r7, #28]
 800db54:	fb02 f303 	mul.w	r3, r2, r3
 800db58:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800db5a:	e054      	b.n	800dc06 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800db5c:	683b      	ldr	r3, [r7, #0]
 800db5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800db62:	d050      	beq.n	800dc06 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800db64:	f7f9 fab4 	bl	80070d0 <HAL_GetTick>
 800db68:	4602      	mov	r2, r0
 800db6a:	69bb      	ldr	r3, [r7, #24]
 800db6c:	1ad3      	subs	r3, r2, r3
 800db6e:	69fa      	ldr	r2, [r7, #28]
 800db70:	429a      	cmp	r2, r3
 800db72:	d902      	bls.n	800db7a <SPI_WaitFlagStateUntilTimeout+0x56>
 800db74:	69fb      	ldr	r3, [r7, #28]
 800db76:	2b00      	cmp	r3, #0
 800db78:	d13d      	bne.n	800dbf6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800db7a:	68fb      	ldr	r3, [r7, #12]
 800db7c:	681b      	ldr	r3, [r3, #0]
 800db7e:	685a      	ldr	r2, [r3, #4]
 800db80:	68fb      	ldr	r3, [r7, #12]
 800db82:	681b      	ldr	r3, [r3, #0]
 800db84:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800db88:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800db8a:	68fb      	ldr	r3, [r7, #12]
 800db8c:	685b      	ldr	r3, [r3, #4]
 800db8e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800db92:	d111      	bne.n	800dbb8 <SPI_WaitFlagStateUntilTimeout+0x94>
 800db94:	68fb      	ldr	r3, [r7, #12]
 800db96:	689b      	ldr	r3, [r3, #8]
 800db98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800db9c:	d004      	beq.n	800dba8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800db9e:	68fb      	ldr	r3, [r7, #12]
 800dba0:	689b      	ldr	r3, [r3, #8]
 800dba2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800dba6:	d107      	bne.n	800dbb8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800dba8:	68fb      	ldr	r3, [r7, #12]
 800dbaa:	681b      	ldr	r3, [r3, #0]
 800dbac:	681a      	ldr	r2, [r3, #0]
 800dbae:	68fb      	ldr	r3, [r7, #12]
 800dbb0:	681b      	ldr	r3, [r3, #0]
 800dbb2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800dbb6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800dbb8:	68fb      	ldr	r3, [r7, #12]
 800dbba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dbbc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800dbc0:	d10f      	bne.n	800dbe2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800dbc2:	68fb      	ldr	r3, [r7, #12]
 800dbc4:	681b      	ldr	r3, [r3, #0]
 800dbc6:	681a      	ldr	r2, [r3, #0]
 800dbc8:	68fb      	ldr	r3, [r7, #12]
 800dbca:	681b      	ldr	r3, [r3, #0]
 800dbcc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800dbd0:	601a      	str	r2, [r3, #0]
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	681b      	ldr	r3, [r3, #0]
 800dbd6:	681a      	ldr	r2, [r3, #0]
 800dbd8:	68fb      	ldr	r3, [r7, #12]
 800dbda:	681b      	ldr	r3, [r3, #0]
 800dbdc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800dbe0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800dbe2:	68fb      	ldr	r3, [r7, #12]
 800dbe4:	2201      	movs	r2, #1
 800dbe6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800dbea:	68fb      	ldr	r3, [r7, #12]
 800dbec:	2200      	movs	r2, #0
 800dbee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800dbf2:	2303      	movs	r3, #3
 800dbf4:	e017      	b.n	800dc26 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800dbf6:	697b      	ldr	r3, [r7, #20]
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	d101      	bne.n	800dc00 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800dbfc:	2300      	movs	r3, #0
 800dbfe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800dc00:	697b      	ldr	r3, [r7, #20]
 800dc02:	3b01      	subs	r3, #1
 800dc04:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800dc06:	68fb      	ldr	r3, [r7, #12]
 800dc08:	681b      	ldr	r3, [r3, #0]
 800dc0a:	689a      	ldr	r2, [r3, #8]
 800dc0c:	68bb      	ldr	r3, [r7, #8]
 800dc0e:	4013      	ands	r3, r2
 800dc10:	68ba      	ldr	r2, [r7, #8]
 800dc12:	429a      	cmp	r2, r3
 800dc14:	bf0c      	ite	eq
 800dc16:	2301      	moveq	r3, #1
 800dc18:	2300      	movne	r3, #0
 800dc1a:	b2db      	uxtb	r3, r3
 800dc1c:	461a      	mov	r2, r3
 800dc1e:	79fb      	ldrb	r3, [r7, #7]
 800dc20:	429a      	cmp	r2, r3
 800dc22:	d19b      	bne.n	800db5c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800dc24:	2300      	movs	r3, #0
}
 800dc26:	4618      	mov	r0, r3
 800dc28:	3720      	adds	r7, #32
 800dc2a:	46bd      	mov	sp, r7
 800dc2c:	bd80      	pop	{r7, pc}
 800dc2e:	bf00      	nop
 800dc30:	20000004 	.word	0x20000004

0800dc34 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800dc34:	b580      	push	{r7, lr}
 800dc36:	b08a      	sub	sp, #40	@ 0x28
 800dc38:	af00      	add	r7, sp, #0
 800dc3a:	60f8      	str	r0, [r7, #12]
 800dc3c:	60b9      	str	r1, [r7, #8]
 800dc3e:	607a      	str	r2, [r7, #4]
 800dc40:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800dc42:	2300      	movs	r3, #0
 800dc44:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800dc46:	f7f9 fa43 	bl	80070d0 <HAL_GetTick>
 800dc4a:	4602      	mov	r2, r0
 800dc4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc4e:	1a9b      	subs	r3, r3, r2
 800dc50:	683a      	ldr	r2, [r7, #0]
 800dc52:	4413      	add	r3, r2
 800dc54:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800dc56:	f7f9 fa3b 	bl	80070d0 <HAL_GetTick>
 800dc5a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800dc5c:	68fb      	ldr	r3, [r7, #12]
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	330c      	adds	r3, #12
 800dc62:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800dc64:	4b3d      	ldr	r3, [pc, #244]	@ (800dd5c <SPI_WaitFifoStateUntilTimeout+0x128>)
 800dc66:	681a      	ldr	r2, [r3, #0]
 800dc68:	4613      	mov	r3, r2
 800dc6a:	009b      	lsls	r3, r3, #2
 800dc6c:	4413      	add	r3, r2
 800dc6e:	00da      	lsls	r2, r3, #3
 800dc70:	1ad3      	subs	r3, r2, r3
 800dc72:	0d1b      	lsrs	r3, r3, #20
 800dc74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dc76:	fb02 f303 	mul.w	r3, r2, r3
 800dc7a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800dc7c:	e060      	b.n	800dd40 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800dc7e:	68bb      	ldr	r3, [r7, #8]
 800dc80:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800dc84:	d107      	bne.n	800dc96 <SPI_WaitFifoStateUntilTimeout+0x62>
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	d104      	bne.n	800dc96 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800dc8c:	69fb      	ldr	r3, [r7, #28]
 800dc8e:	781b      	ldrb	r3, [r3, #0]
 800dc90:	b2db      	uxtb	r3, r3
 800dc92:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800dc94:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800dc96:	683b      	ldr	r3, [r7, #0]
 800dc98:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc9c:	d050      	beq.n	800dd40 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800dc9e:	f7f9 fa17 	bl	80070d0 <HAL_GetTick>
 800dca2:	4602      	mov	r2, r0
 800dca4:	6a3b      	ldr	r3, [r7, #32]
 800dca6:	1ad3      	subs	r3, r2, r3
 800dca8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dcaa:	429a      	cmp	r2, r3
 800dcac:	d902      	bls.n	800dcb4 <SPI_WaitFifoStateUntilTimeout+0x80>
 800dcae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcb0:	2b00      	cmp	r3, #0
 800dcb2:	d13d      	bne.n	800dd30 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800dcb4:	68fb      	ldr	r3, [r7, #12]
 800dcb6:	681b      	ldr	r3, [r3, #0]
 800dcb8:	685a      	ldr	r2, [r3, #4]
 800dcba:	68fb      	ldr	r3, [r7, #12]
 800dcbc:	681b      	ldr	r3, [r3, #0]
 800dcbe:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800dcc2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800dcc4:	68fb      	ldr	r3, [r7, #12]
 800dcc6:	685b      	ldr	r3, [r3, #4]
 800dcc8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800dccc:	d111      	bne.n	800dcf2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800dcce:	68fb      	ldr	r3, [r7, #12]
 800dcd0:	689b      	ldr	r3, [r3, #8]
 800dcd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800dcd6:	d004      	beq.n	800dce2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800dcd8:	68fb      	ldr	r3, [r7, #12]
 800dcda:	689b      	ldr	r3, [r3, #8]
 800dcdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800dce0:	d107      	bne.n	800dcf2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800dce2:	68fb      	ldr	r3, [r7, #12]
 800dce4:	681b      	ldr	r3, [r3, #0]
 800dce6:	681a      	ldr	r2, [r3, #0]
 800dce8:	68fb      	ldr	r3, [r7, #12]
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800dcf0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800dcf2:	68fb      	ldr	r3, [r7, #12]
 800dcf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dcf6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800dcfa:	d10f      	bne.n	800dd1c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800dcfc:	68fb      	ldr	r3, [r7, #12]
 800dcfe:	681b      	ldr	r3, [r3, #0]
 800dd00:	681a      	ldr	r2, [r3, #0]
 800dd02:	68fb      	ldr	r3, [r7, #12]
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800dd0a:	601a      	str	r2, [r3, #0]
 800dd0c:	68fb      	ldr	r3, [r7, #12]
 800dd0e:	681b      	ldr	r3, [r3, #0]
 800dd10:	681a      	ldr	r2, [r3, #0]
 800dd12:	68fb      	ldr	r3, [r7, #12]
 800dd14:	681b      	ldr	r3, [r3, #0]
 800dd16:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800dd1a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800dd1c:	68fb      	ldr	r3, [r7, #12]
 800dd1e:	2201      	movs	r2, #1
 800dd20:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800dd24:	68fb      	ldr	r3, [r7, #12]
 800dd26:	2200      	movs	r2, #0
 800dd28:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800dd2c:	2303      	movs	r3, #3
 800dd2e:	e010      	b.n	800dd52 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800dd30:	69bb      	ldr	r3, [r7, #24]
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d101      	bne.n	800dd3a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800dd36:	2300      	movs	r3, #0
 800dd38:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800dd3a:	69bb      	ldr	r3, [r7, #24]
 800dd3c:	3b01      	subs	r3, #1
 800dd3e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800dd40:	68fb      	ldr	r3, [r7, #12]
 800dd42:	681b      	ldr	r3, [r3, #0]
 800dd44:	689a      	ldr	r2, [r3, #8]
 800dd46:	68bb      	ldr	r3, [r7, #8]
 800dd48:	4013      	ands	r3, r2
 800dd4a:	687a      	ldr	r2, [r7, #4]
 800dd4c:	429a      	cmp	r2, r3
 800dd4e:	d196      	bne.n	800dc7e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800dd50:	2300      	movs	r3, #0
}
 800dd52:	4618      	mov	r0, r3
 800dd54:	3728      	adds	r7, #40	@ 0x28
 800dd56:	46bd      	mov	sp, r7
 800dd58:	bd80      	pop	{r7, pc}
 800dd5a:	bf00      	nop
 800dd5c:	20000004 	.word	0x20000004

0800dd60 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800dd60:	b580      	push	{r7, lr}
 800dd62:	b086      	sub	sp, #24
 800dd64:	af02      	add	r7, sp, #8
 800dd66:	60f8      	str	r0, [r7, #12]
 800dd68:	60b9      	str	r1, [r7, #8]
 800dd6a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	9300      	str	r3, [sp, #0]
 800dd70:	68bb      	ldr	r3, [r7, #8]
 800dd72:	2200      	movs	r2, #0
 800dd74:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800dd78:	68f8      	ldr	r0, [r7, #12]
 800dd7a:	f7ff ff5b 	bl	800dc34 <SPI_WaitFifoStateUntilTimeout>
 800dd7e:	4603      	mov	r3, r0
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	d007      	beq.n	800dd94 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800dd84:	68fb      	ldr	r3, [r7, #12]
 800dd86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800dd88:	f043 0220 	orr.w	r2, r3, #32
 800dd8c:	68fb      	ldr	r3, [r7, #12]
 800dd8e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800dd90:	2303      	movs	r3, #3
 800dd92:	e027      	b.n	800dde4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	9300      	str	r3, [sp, #0]
 800dd98:	68bb      	ldr	r3, [r7, #8]
 800dd9a:	2200      	movs	r2, #0
 800dd9c:	2180      	movs	r1, #128	@ 0x80
 800dd9e:	68f8      	ldr	r0, [r7, #12]
 800dda0:	f7ff fec0 	bl	800db24 <SPI_WaitFlagStateUntilTimeout>
 800dda4:	4603      	mov	r3, r0
 800dda6:	2b00      	cmp	r3, #0
 800dda8:	d007      	beq.n	800ddba <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ddaa:	68fb      	ldr	r3, [r7, #12]
 800ddac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ddae:	f043 0220 	orr.w	r2, r3, #32
 800ddb2:	68fb      	ldr	r3, [r7, #12]
 800ddb4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800ddb6:	2303      	movs	r3, #3
 800ddb8:	e014      	b.n	800dde4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	9300      	str	r3, [sp, #0]
 800ddbe:	68bb      	ldr	r3, [r7, #8]
 800ddc0:	2200      	movs	r2, #0
 800ddc2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800ddc6:	68f8      	ldr	r0, [r7, #12]
 800ddc8:	f7ff ff34 	bl	800dc34 <SPI_WaitFifoStateUntilTimeout>
 800ddcc:	4603      	mov	r3, r0
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	d007      	beq.n	800dde2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ddd2:	68fb      	ldr	r3, [r7, #12]
 800ddd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ddd6:	f043 0220 	orr.w	r2, r3, #32
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800ddde:	2303      	movs	r3, #3
 800dde0:	e000      	b.n	800dde4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800dde2:	2300      	movs	r3, #0
}
 800dde4:	4618      	mov	r0, r3
 800dde6:	3710      	adds	r7, #16
 800dde8:	46bd      	mov	sp, r7
 800ddea:	bd80      	pop	{r7, pc}

0800ddec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ddec:	b580      	push	{r7, lr}
 800ddee:	b082      	sub	sp, #8
 800ddf0:	af00      	add	r7, sp, #0
 800ddf2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	2b00      	cmp	r3, #0
 800ddf8:	d101      	bne.n	800ddfe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ddfa:	2301      	movs	r3, #1
 800ddfc:	e042      	b.n	800de84 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800de04:	2b00      	cmp	r3, #0
 800de06:	d106      	bne.n	800de16 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	2200      	movs	r2, #0
 800de0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800de10:	6878      	ldr	r0, [r7, #4]
 800de12:	f7f6 f883 	bl	8003f1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	2224      	movs	r2, #36	@ 0x24
 800de1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	681b      	ldr	r3, [r3, #0]
 800de22:	681a      	ldr	r2, [r3, #0]
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	681b      	ldr	r3, [r3, #0]
 800de28:	f022 0201 	bic.w	r2, r2, #1
 800de2c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de32:	2b00      	cmp	r3, #0
 800de34:	d002      	beq.n	800de3c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800de36:	6878      	ldr	r0, [r7, #4]
 800de38:	f000 fede 	bl	800ebf8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800de3c:	6878      	ldr	r0, [r7, #4]
 800de3e:	f000 fc0f 	bl	800e660 <UART_SetConfig>
 800de42:	4603      	mov	r3, r0
 800de44:	2b01      	cmp	r3, #1
 800de46:	d101      	bne.n	800de4c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800de48:	2301      	movs	r3, #1
 800de4a:	e01b      	b.n	800de84 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	681b      	ldr	r3, [r3, #0]
 800de50:	685a      	ldr	r2, [r3, #4]
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	681b      	ldr	r3, [r3, #0]
 800de56:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800de5a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	681b      	ldr	r3, [r3, #0]
 800de60:	689a      	ldr	r2, [r3, #8]
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	681b      	ldr	r3, [r3, #0]
 800de66:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800de6a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	681b      	ldr	r3, [r3, #0]
 800de70:	681a      	ldr	r2, [r3, #0]
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	681b      	ldr	r3, [r3, #0]
 800de76:	f042 0201 	orr.w	r2, r2, #1
 800de7a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800de7c:	6878      	ldr	r0, [r7, #4]
 800de7e:	f000 ff5d 	bl	800ed3c <UART_CheckIdleState>
 800de82:	4603      	mov	r3, r0
}
 800de84:	4618      	mov	r0, r3
 800de86:	3708      	adds	r7, #8
 800de88:	46bd      	mov	sp, r7
 800de8a:	bd80      	pop	{r7, pc}

0800de8c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800de8c:	b580      	push	{r7, lr}
 800de8e:	b08a      	sub	sp, #40	@ 0x28
 800de90:	af00      	add	r7, sp, #0
 800de92:	60f8      	str	r0, [r7, #12]
 800de94:	60b9      	str	r1, [r7, #8]
 800de96:	4613      	mov	r3, r2
 800de98:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800de9a:	68fb      	ldr	r3, [r7, #12]
 800de9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dea0:	2b20      	cmp	r3, #32
 800dea2:	d167      	bne.n	800df74 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800dea4:	68bb      	ldr	r3, [r7, #8]
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	d002      	beq.n	800deb0 <HAL_UART_Transmit_DMA+0x24>
 800deaa:	88fb      	ldrh	r3, [r7, #6]
 800deac:	2b00      	cmp	r3, #0
 800deae:	d101      	bne.n	800deb4 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800deb0:	2301      	movs	r3, #1
 800deb2:	e060      	b.n	800df76 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800deb4:	68fb      	ldr	r3, [r7, #12]
 800deb6:	68ba      	ldr	r2, [r7, #8]
 800deb8:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800deba:	68fb      	ldr	r3, [r7, #12]
 800debc:	88fa      	ldrh	r2, [r7, #6]
 800debe:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800dec2:	68fb      	ldr	r3, [r7, #12]
 800dec4:	88fa      	ldrh	r2, [r7, #6]
 800dec6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800deca:	68fb      	ldr	r3, [r7, #12]
 800decc:	2200      	movs	r2, #0
 800dece:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ded2:	68fb      	ldr	r3, [r7, #12]
 800ded4:	2221      	movs	r2, #33	@ 0x21
 800ded6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800deda:	68fb      	ldr	r3, [r7, #12]
 800dedc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800dede:	2b00      	cmp	r3, #0
 800dee0:	d028      	beq.n	800df34 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800dee2:	68fb      	ldr	r3, [r7, #12]
 800dee4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800dee6:	4a26      	ldr	r2, [pc, #152]	@ (800df80 <HAL_UART_Transmit_DMA+0xf4>)
 800dee8:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800deea:	68fb      	ldr	r3, [r7, #12]
 800deec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800deee:	4a25      	ldr	r2, [pc, #148]	@ (800df84 <HAL_UART_Transmit_DMA+0xf8>)
 800def0:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800def2:	68fb      	ldr	r3, [r7, #12]
 800def4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800def6:	4a24      	ldr	r2, [pc, #144]	@ (800df88 <HAL_UART_Transmit_DMA+0xfc>)
 800def8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800defa:	68fb      	ldr	r3, [r7, #12]
 800defc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800defe:	2200      	movs	r2, #0
 800df00:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800df02:	68fb      	ldr	r3, [r7, #12]
 800df04:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800df06:	68fb      	ldr	r3, [r7, #12]
 800df08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800df0a:	4619      	mov	r1, r3
 800df0c:	68fb      	ldr	r3, [r7, #12]
 800df0e:	681b      	ldr	r3, [r3, #0]
 800df10:	3328      	adds	r3, #40	@ 0x28
 800df12:	461a      	mov	r2, r3
 800df14:	88fb      	ldrh	r3, [r7, #6]
 800df16:	f7fb f967 	bl	80091e8 <HAL_DMA_Start_IT>
 800df1a:	4603      	mov	r3, r0
 800df1c:	2b00      	cmp	r3, #0
 800df1e:	d009      	beq.n	800df34 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800df20:	68fb      	ldr	r3, [r7, #12]
 800df22:	2210      	movs	r2, #16
 800df24:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800df28:	68fb      	ldr	r3, [r7, #12]
 800df2a:	2220      	movs	r2, #32
 800df2c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800df30:	2301      	movs	r3, #1
 800df32:	e020      	b.n	800df76 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800df34:	68fb      	ldr	r3, [r7, #12]
 800df36:	681b      	ldr	r3, [r3, #0]
 800df38:	2240      	movs	r2, #64	@ 0x40
 800df3a:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800df3c:	68fb      	ldr	r3, [r7, #12]
 800df3e:	681b      	ldr	r3, [r3, #0]
 800df40:	3308      	adds	r3, #8
 800df42:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df44:	697b      	ldr	r3, [r7, #20]
 800df46:	e853 3f00 	ldrex	r3, [r3]
 800df4a:	613b      	str	r3, [r7, #16]
   return(result);
 800df4c:	693b      	ldr	r3, [r7, #16]
 800df4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800df52:	627b      	str	r3, [r7, #36]	@ 0x24
 800df54:	68fb      	ldr	r3, [r7, #12]
 800df56:	681b      	ldr	r3, [r3, #0]
 800df58:	3308      	adds	r3, #8
 800df5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800df5c:	623a      	str	r2, [r7, #32]
 800df5e:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df60:	69f9      	ldr	r1, [r7, #28]
 800df62:	6a3a      	ldr	r2, [r7, #32]
 800df64:	e841 2300 	strex	r3, r2, [r1]
 800df68:	61bb      	str	r3, [r7, #24]
   return(result);
 800df6a:	69bb      	ldr	r3, [r7, #24]
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	d1e5      	bne.n	800df3c <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800df70:	2300      	movs	r3, #0
 800df72:	e000      	b.n	800df76 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800df74:	2302      	movs	r3, #2
  }
}
 800df76:	4618      	mov	r0, r3
 800df78:	3728      	adds	r7, #40	@ 0x28
 800df7a:	46bd      	mov	sp, r7
 800df7c:	bd80      	pop	{r7, pc}
 800df7e:	bf00      	nop
 800df80:	0800f207 	.word	0x0800f207
 800df84:	0800f2a1 	.word	0x0800f2a1
 800df88:	0800f427 	.word	0x0800f427

0800df8c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800df8c:	b580      	push	{r7, lr}
 800df8e:	b0ba      	sub	sp, #232	@ 0xe8
 800df90:	af00      	add	r7, sp, #0
 800df92:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	681b      	ldr	r3, [r3, #0]
 800df98:	69db      	ldr	r3, [r3, #28]
 800df9a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	681b      	ldr	r3, [r3, #0]
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	681b      	ldr	r3, [r3, #0]
 800dfac:	689b      	ldr	r3, [r3, #8]
 800dfae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800dfb2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800dfb6:	f640 030f 	movw	r3, #2063	@ 0x80f
 800dfba:	4013      	ands	r3, r2
 800dfbc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800dfc0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800dfc4:	2b00      	cmp	r3, #0
 800dfc6:	d11b      	bne.n	800e000 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800dfc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dfcc:	f003 0320 	and.w	r3, r3, #32
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d015      	beq.n	800e000 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800dfd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dfd8:	f003 0320 	and.w	r3, r3, #32
 800dfdc:	2b00      	cmp	r3, #0
 800dfde:	d105      	bne.n	800dfec <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800dfe0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dfe4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800dfe8:	2b00      	cmp	r3, #0
 800dfea:	d009      	beq.n	800e000 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dff0:	2b00      	cmp	r3, #0
 800dff2:	f000 8300 	beq.w	800e5f6 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dffa:	6878      	ldr	r0, [r7, #4]
 800dffc:	4798      	blx	r3
      }
      return;
 800dffe:	e2fa      	b.n	800e5f6 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800e000:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e004:	2b00      	cmp	r3, #0
 800e006:	f000 8123 	beq.w	800e250 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800e00a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800e00e:	4b8d      	ldr	r3, [pc, #564]	@ (800e244 <HAL_UART_IRQHandler+0x2b8>)
 800e010:	4013      	ands	r3, r2
 800e012:	2b00      	cmp	r3, #0
 800e014:	d106      	bne.n	800e024 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800e016:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800e01a:	4b8b      	ldr	r3, [pc, #556]	@ (800e248 <HAL_UART_IRQHandler+0x2bc>)
 800e01c:	4013      	ands	r3, r2
 800e01e:	2b00      	cmp	r3, #0
 800e020:	f000 8116 	beq.w	800e250 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e024:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e028:	f003 0301 	and.w	r3, r3, #1
 800e02c:	2b00      	cmp	r3, #0
 800e02e:	d011      	beq.n	800e054 <HAL_UART_IRQHandler+0xc8>
 800e030:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e034:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e038:	2b00      	cmp	r3, #0
 800e03a:	d00b      	beq.n	800e054 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	681b      	ldr	r3, [r3, #0]
 800e040:	2201      	movs	r2, #1
 800e042:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e04a:	f043 0201 	orr.w	r2, r3, #1
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e054:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e058:	f003 0302 	and.w	r3, r3, #2
 800e05c:	2b00      	cmp	r3, #0
 800e05e:	d011      	beq.n	800e084 <HAL_UART_IRQHandler+0xf8>
 800e060:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e064:	f003 0301 	and.w	r3, r3, #1
 800e068:	2b00      	cmp	r3, #0
 800e06a:	d00b      	beq.n	800e084 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	681b      	ldr	r3, [r3, #0]
 800e070:	2202      	movs	r2, #2
 800e072:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e07a:	f043 0204 	orr.w	r2, r3, #4
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e084:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e088:	f003 0304 	and.w	r3, r3, #4
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	d011      	beq.n	800e0b4 <HAL_UART_IRQHandler+0x128>
 800e090:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e094:	f003 0301 	and.w	r3, r3, #1
 800e098:	2b00      	cmp	r3, #0
 800e09a:	d00b      	beq.n	800e0b4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	681b      	ldr	r3, [r3, #0]
 800e0a0:	2204      	movs	r2, #4
 800e0a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e0aa:	f043 0202 	orr.w	r2, r3, #2
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800e0b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e0b8:	f003 0308 	and.w	r3, r3, #8
 800e0bc:	2b00      	cmp	r3, #0
 800e0be:	d017      	beq.n	800e0f0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e0c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e0c4:	f003 0320 	and.w	r3, r3, #32
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	d105      	bne.n	800e0d8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800e0cc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800e0d0:	4b5c      	ldr	r3, [pc, #368]	@ (800e244 <HAL_UART_IRQHandler+0x2b8>)
 800e0d2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	d00b      	beq.n	800e0f0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	681b      	ldr	r3, [r3, #0]
 800e0dc:	2208      	movs	r2, #8
 800e0de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e0e6:	f043 0208 	orr.w	r2, r3, #8
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800e0f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e0f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	d012      	beq.n	800e122 <HAL_UART_IRQHandler+0x196>
 800e0fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e100:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800e104:	2b00      	cmp	r3, #0
 800e106:	d00c      	beq.n	800e122 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	681b      	ldr	r3, [r3, #0]
 800e10c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800e110:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e118:	f043 0220 	orr.w	r2, r3, #32
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e128:	2b00      	cmp	r3, #0
 800e12a:	f000 8266 	beq.w	800e5fa <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e12e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e132:	f003 0320 	and.w	r3, r3, #32
 800e136:	2b00      	cmp	r3, #0
 800e138:	d013      	beq.n	800e162 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e13a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e13e:	f003 0320 	and.w	r3, r3, #32
 800e142:	2b00      	cmp	r3, #0
 800e144:	d105      	bne.n	800e152 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e146:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e14a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d007      	beq.n	800e162 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e156:	2b00      	cmp	r3, #0
 800e158:	d003      	beq.n	800e162 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e15e:	6878      	ldr	r0, [r7, #4]
 800e160:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e168:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	681b      	ldr	r3, [r3, #0]
 800e170:	689b      	ldr	r3, [r3, #8]
 800e172:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e176:	2b40      	cmp	r3, #64	@ 0x40
 800e178:	d005      	beq.n	800e186 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800e17a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800e17e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e182:	2b00      	cmp	r3, #0
 800e184:	d054      	beq.n	800e230 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800e186:	6878      	ldr	r0, [r7, #4]
 800e188:	f000 ffd7 	bl	800f13a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	689b      	ldr	r3, [r3, #8]
 800e192:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e196:	2b40      	cmp	r3, #64	@ 0x40
 800e198:	d146      	bne.n	800e228 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	681b      	ldr	r3, [r3, #0]
 800e19e:	3308      	adds	r3, #8
 800e1a0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e1a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e1a8:	e853 3f00 	ldrex	r3, [r3]
 800e1ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800e1b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e1b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e1b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	681b      	ldr	r3, [r3, #0]
 800e1c0:	3308      	adds	r3, #8
 800e1c2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800e1c6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800e1ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1ce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800e1d2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800e1d6:	e841 2300 	strex	r3, r2, [r1]
 800e1da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800e1de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e1e2:	2b00      	cmp	r3, #0
 800e1e4:	d1d9      	bne.n	800e19a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e1ec:	2b00      	cmp	r3, #0
 800e1ee:	d017      	beq.n	800e220 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e1f6:	4a15      	ldr	r2, [pc, #84]	@ (800e24c <HAL_UART_IRQHandler+0x2c0>)
 800e1f8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e200:	4618      	mov	r0, r3
 800e202:	f7fb f8c5 	bl	8009390 <HAL_DMA_Abort_IT>
 800e206:	4603      	mov	r3, r0
 800e208:	2b00      	cmp	r3, #0
 800e20a:	d019      	beq.n	800e240 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e212:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e214:	687a      	ldr	r2, [r7, #4]
 800e216:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800e21a:	4610      	mov	r0, r2
 800e21c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e21e:	e00f      	b.n	800e240 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800e220:	6878      	ldr	r0, [r7, #4]
 800e222:	f7f7 fff1 	bl	8006208 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e226:	e00b      	b.n	800e240 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e228:	6878      	ldr	r0, [r7, #4]
 800e22a:	f7f7 ffed 	bl	8006208 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e22e:	e007      	b.n	800e240 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800e230:	6878      	ldr	r0, [r7, #4]
 800e232:	f7f7 ffe9 	bl	8006208 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	2200      	movs	r2, #0
 800e23a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800e23e:	e1dc      	b.n	800e5fa <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e240:	bf00      	nop
    return;
 800e242:	e1da      	b.n	800e5fa <HAL_UART_IRQHandler+0x66e>
 800e244:	10000001 	.word	0x10000001
 800e248:	04000120 	.word	0x04000120
 800e24c:	0800f4a7 	.word	0x0800f4a7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e254:	2b01      	cmp	r3, #1
 800e256:	f040 8170 	bne.w	800e53a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800e25a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e25e:	f003 0310 	and.w	r3, r3, #16
 800e262:	2b00      	cmp	r3, #0
 800e264:	f000 8169 	beq.w	800e53a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800e268:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e26c:	f003 0310 	and.w	r3, r3, #16
 800e270:	2b00      	cmp	r3, #0
 800e272:	f000 8162 	beq.w	800e53a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	681b      	ldr	r3, [r3, #0]
 800e27a:	2210      	movs	r2, #16
 800e27c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	681b      	ldr	r3, [r3, #0]
 800e282:	689b      	ldr	r3, [r3, #8]
 800e284:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e288:	2b40      	cmp	r3, #64	@ 0x40
 800e28a:	f040 80d8 	bne.w	800e43e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e294:	681b      	ldr	r3, [r3, #0]
 800e296:	685b      	ldr	r3, [r3, #4]
 800e298:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800e29c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800e2a0:	2b00      	cmp	r3, #0
 800e2a2:	f000 80af 	beq.w	800e404 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e2ac:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e2b0:	429a      	cmp	r2, r3
 800e2b2:	f080 80a7 	bcs.w	800e404 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e2bc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e2c6:	681b      	ldr	r3, [r3, #0]
 800e2c8:	681b      	ldr	r3, [r3, #0]
 800e2ca:	f003 0320 	and.w	r3, r3, #32
 800e2ce:	2b00      	cmp	r3, #0
 800e2d0:	f040 8087 	bne.w	800e3e2 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	681b      	ldr	r3, [r3, #0]
 800e2d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2dc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e2e0:	e853 3f00 	ldrex	r3, [r3]
 800e2e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800e2e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e2ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e2f0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	681b      	ldr	r3, [r3, #0]
 800e2f8:	461a      	mov	r2, r3
 800e2fa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e2fe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e302:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e306:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800e30a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800e30e:	e841 2300 	strex	r3, r2, [r1]
 800e312:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800e316:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	d1da      	bne.n	800e2d4 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	681b      	ldr	r3, [r3, #0]
 800e322:	3308      	adds	r3, #8
 800e324:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e326:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e328:	e853 3f00 	ldrex	r3, [r3]
 800e32c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800e32e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e330:	f023 0301 	bic.w	r3, r3, #1
 800e334:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	681b      	ldr	r3, [r3, #0]
 800e33c:	3308      	adds	r3, #8
 800e33e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800e342:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800e346:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e348:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800e34a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800e34e:	e841 2300 	strex	r3, r2, [r1]
 800e352:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800e354:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e356:	2b00      	cmp	r3, #0
 800e358:	d1e1      	bne.n	800e31e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	681b      	ldr	r3, [r3, #0]
 800e35e:	3308      	adds	r3, #8
 800e360:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e362:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e364:	e853 3f00 	ldrex	r3, [r3]
 800e368:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800e36a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e36c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e370:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	681b      	ldr	r3, [r3, #0]
 800e378:	3308      	adds	r3, #8
 800e37a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800e37e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800e380:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e382:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800e384:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800e386:	e841 2300 	strex	r3, r2, [r1]
 800e38a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800e38c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e38e:	2b00      	cmp	r3, #0
 800e390:	d1e3      	bne.n	800e35a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	2220      	movs	r2, #32
 800e396:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	2200      	movs	r2, #0
 800e39e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	681b      	ldr	r3, [r3, #0]
 800e3a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e3a8:	e853 3f00 	ldrex	r3, [r3]
 800e3ac:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e3ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e3b0:	f023 0310 	bic.w	r3, r3, #16
 800e3b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	681b      	ldr	r3, [r3, #0]
 800e3bc:	461a      	mov	r2, r3
 800e3be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e3c2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e3c4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3c6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e3c8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e3ca:	e841 2300 	strex	r3, r2, [r1]
 800e3ce:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e3d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e3d2:	2b00      	cmp	r3, #0
 800e3d4:	d1e4      	bne.n	800e3a0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e3dc:	4618      	mov	r0, r3
 800e3de:	f7fa ff7e 	bl	80092de <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	2202      	movs	r2, #2
 800e3e6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e3f4:	b29b      	uxth	r3, r3
 800e3f6:	1ad3      	subs	r3, r2, r3
 800e3f8:	b29b      	uxth	r3, r3
 800e3fa:	4619      	mov	r1, r3
 800e3fc:	6878      	ldr	r0, [r7, #4]
 800e3fe:	f7f7 fdbf 	bl	8005f80 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800e402:	e0fc      	b.n	800e5fe <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e40a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e40e:	429a      	cmp	r2, r3
 800e410:	f040 80f5 	bne.w	800e5fe <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e41a:	681b      	ldr	r3, [r3, #0]
 800e41c:	681b      	ldr	r3, [r3, #0]
 800e41e:	f003 0320 	and.w	r3, r3, #32
 800e422:	2b20      	cmp	r3, #32
 800e424:	f040 80eb 	bne.w	800e5fe <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	2202      	movs	r2, #2
 800e42c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e42e:	687b      	ldr	r3, [r7, #4]
 800e430:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e434:	4619      	mov	r1, r3
 800e436:	6878      	ldr	r0, [r7, #4]
 800e438:	f7f7 fda2 	bl	8005f80 <HAL_UARTEx_RxEventCallback>
      return;
 800e43c:	e0df      	b.n	800e5fe <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e44a:	b29b      	uxth	r3, r3
 800e44c:	1ad3      	subs	r3, r2, r3
 800e44e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800e452:	687b      	ldr	r3, [r7, #4]
 800e454:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e458:	b29b      	uxth	r3, r3
 800e45a:	2b00      	cmp	r3, #0
 800e45c:	f000 80d1 	beq.w	800e602 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800e460:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e464:	2b00      	cmp	r3, #0
 800e466:	f000 80cc 	beq.w	800e602 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	681b      	ldr	r3, [r3, #0]
 800e46e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e470:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e472:	e853 3f00 	ldrex	r3, [r3]
 800e476:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e478:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e47a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e47e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	461a      	mov	r2, r3
 800e488:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e48c:	647b      	str	r3, [r7, #68]	@ 0x44
 800e48e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e490:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e492:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e494:	e841 2300 	strex	r3, r2, [r1]
 800e498:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e49a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	d1e4      	bne.n	800e46a <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	681b      	ldr	r3, [r3, #0]
 800e4a4:	3308      	adds	r3, #8
 800e4a6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4aa:	e853 3f00 	ldrex	r3, [r3]
 800e4ae:	623b      	str	r3, [r7, #32]
   return(result);
 800e4b0:	6a3b      	ldr	r3, [r7, #32]
 800e4b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e4b6:	f023 0301 	bic.w	r3, r3, #1
 800e4ba:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	681b      	ldr	r3, [r3, #0]
 800e4c2:	3308      	adds	r3, #8
 800e4c4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800e4c8:	633a      	str	r2, [r7, #48]	@ 0x30
 800e4ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4cc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e4ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e4d0:	e841 2300 	strex	r3, r2, [r1]
 800e4d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e4d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	d1e1      	bne.n	800e4a0 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	2220      	movs	r2, #32
 800e4e0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	2200      	movs	r2, #0
 800e4e8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	2200      	movs	r2, #0
 800e4ee:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	681b      	ldr	r3, [r3, #0]
 800e4f4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4f6:	693b      	ldr	r3, [r7, #16]
 800e4f8:	e853 3f00 	ldrex	r3, [r3]
 800e4fc:	60fb      	str	r3, [r7, #12]
   return(result);
 800e4fe:	68fb      	ldr	r3, [r7, #12]
 800e500:	f023 0310 	bic.w	r3, r3, #16
 800e504:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	681b      	ldr	r3, [r3, #0]
 800e50c:	461a      	mov	r2, r3
 800e50e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800e512:	61fb      	str	r3, [r7, #28]
 800e514:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e516:	69b9      	ldr	r1, [r7, #24]
 800e518:	69fa      	ldr	r2, [r7, #28]
 800e51a:	e841 2300 	strex	r3, r2, [r1]
 800e51e:	617b      	str	r3, [r7, #20]
   return(result);
 800e520:	697b      	ldr	r3, [r7, #20]
 800e522:	2b00      	cmp	r3, #0
 800e524:	d1e4      	bne.n	800e4f0 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	2202      	movs	r2, #2
 800e52a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e52c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e530:	4619      	mov	r1, r3
 800e532:	6878      	ldr	r0, [r7, #4]
 800e534:	f7f7 fd24 	bl	8005f80 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e538:	e063      	b.n	800e602 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e53a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e53e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e542:	2b00      	cmp	r3, #0
 800e544:	d00e      	beq.n	800e564 <HAL_UART_IRQHandler+0x5d8>
 800e546:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e54a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e54e:	2b00      	cmp	r3, #0
 800e550:	d008      	beq.n	800e564 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	681b      	ldr	r3, [r3, #0]
 800e556:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800e55a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800e55c:	6878      	ldr	r0, [r7, #4]
 800e55e:	f000 ffdf 	bl	800f520 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e562:	e051      	b.n	800e608 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800e564:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e568:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	d014      	beq.n	800e59a <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800e570:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e574:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e578:	2b00      	cmp	r3, #0
 800e57a:	d105      	bne.n	800e588 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800e57c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e580:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e584:	2b00      	cmp	r3, #0
 800e586:	d008      	beq.n	800e59a <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e58c:	2b00      	cmp	r3, #0
 800e58e:	d03a      	beq.n	800e606 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800e590:	687b      	ldr	r3, [r7, #4]
 800e592:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e594:	6878      	ldr	r0, [r7, #4]
 800e596:	4798      	blx	r3
    }
    return;
 800e598:	e035      	b.n	800e606 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800e59a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e59e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e5a2:	2b00      	cmp	r3, #0
 800e5a4:	d009      	beq.n	800e5ba <HAL_UART_IRQHandler+0x62e>
 800e5a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e5aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e5ae:	2b00      	cmp	r3, #0
 800e5b0:	d003      	beq.n	800e5ba <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800e5b2:	6878      	ldr	r0, [r7, #4]
 800e5b4:	f000 ff89 	bl	800f4ca <UART_EndTransmit_IT>
    return;
 800e5b8:	e026      	b.n	800e608 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800e5ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e5be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e5c2:	2b00      	cmp	r3, #0
 800e5c4:	d009      	beq.n	800e5da <HAL_UART_IRQHandler+0x64e>
 800e5c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e5ca:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	d003      	beq.n	800e5da <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800e5d2:	6878      	ldr	r0, [r7, #4]
 800e5d4:	f000 ffb8 	bl	800f548 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e5d8:	e016      	b.n	800e608 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800e5da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e5de:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e5e2:	2b00      	cmp	r3, #0
 800e5e4:	d010      	beq.n	800e608 <HAL_UART_IRQHandler+0x67c>
 800e5e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e5ea:	2b00      	cmp	r3, #0
 800e5ec:	da0c      	bge.n	800e608 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800e5ee:	6878      	ldr	r0, [r7, #4]
 800e5f0:	f000 ffa0 	bl	800f534 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e5f4:	e008      	b.n	800e608 <HAL_UART_IRQHandler+0x67c>
      return;
 800e5f6:	bf00      	nop
 800e5f8:	e006      	b.n	800e608 <HAL_UART_IRQHandler+0x67c>
    return;
 800e5fa:	bf00      	nop
 800e5fc:	e004      	b.n	800e608 <HAL_UART_IRQHandler+0x67c>
      return;
 800e5fe:	bf00      	nop
 800e600:	e002      	b.n	800e608 <HAL_UART_IRQHandler+0x67c>
      return;
 800e602:	bf00      	nop
 800e604:	e000      	b.n	800e608 <HAL_UART_IRQHandler+0x67c>
    return;
 800e606:	bf00      	nop
  }
}
 800e608:	37e8      	adds	r7, #232	@ 0xe8
 800e60a:	46bd      	mov	sp, r7
 800e60c:	bd80      	pop	{r7, pc}
 800e60e:	bf00      	nop

0800e610 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800e610:	b480      	push	{r7}
 800e612:	b083      	sub	sp, #12
 800e614:	af00      	add	r7, sp, #0
 800e616:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800e618:	bf00      	nop
 800e61a:	370c      	adds	r7, #12
 800e61c:	46bd      	mov	sp, r7
 800e61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e622:	4770      	bx	lr

0800e624 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800e624:	b480      	push	{r7}
 800e626:	b083      	sub	sp, #12
 800e628:	af00      	add	r7, sp, #0
 800e62a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800e62c:	bf00      	nop
 800e62e:	370c      	adds	r7, #12
 800e630:	46bd      	mov	sp, r7
 800e632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e636:	4770      	bx	lr

0800e638 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800e638:	b480      	push	{r7}
 800e63a:	b083      	sub	sp, #12
 800e63c:	af00      	add	r7, sp, #0
 800e63e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800e640:	bf00      	nop
 800e642:	370c      	adds	r7, #12
 800e644:	46bd      	mov	sp, r7
 800e646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e64a:	4770      	bx	lr

0800e64c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800e64c:	b480      	push	{r7}
 800e64e:	b083      	sub	sp, #12
 800e650:	af00      	add	r7, sp, #0
 800e652:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800e654:	bf00      	nop
 800e656:	370c      	adds	r7, #12
 800e658:	46bd      	mov	sp, r7
 800e65a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e65e:	4770      	bx	lr

0800e660 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e660:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e664:	b08c      	sub	sp, #48	@ 0x30
 800e666:	af00      	add	r7, sp, #0
 800e668:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e66a:	2300      	movs	r3, #0
 800e66c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e670:	697b      	ldr	r3, [r7, #20]
 800e672:	689a      	ldr	r2, [r3, #8]
 800e674:	697b      	ldr	r3, [r7, #20]
 800e676:	691b      	ldr	r3, [r3, #16]
 800e678:	431a      	orrs	r2, r3
 800e67a:	697b      	ldr	r3, [r7, #20]
 800e67c:	695b      	ldr	r3, [r3, #20]
 800e67e:	431a      	orrs	r2, r3
 800e680:	697b      	ldr	r3, [r7, #20]
 800e682:	69db      	ldr	r3, [r3, #28]
 800e684:	4313      	orrs	r3, r2
 800e686:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e688:	697b      	ldr	r3, [r7, #20]
 800e68a:	681b      	ldr	r3, [r3, #0]
 800e68c:	681a      	ldr	r2, [r3, #0]
 800e68e:	4bab      	ldr	r3, [pc, #684]	@ (800e93c <UART_SetConfig+0x2dc>)
 800e690:	4013      	ands	r3, r2
 800e692:	697a      	ldr	r2, [r7, #20]
 800e694:	6812      	ldr	r2, [r2, #0]
 800e696:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e698:	430b      	orrs	r3, r1
 800e69a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e69c:	697b      	ldr	r3, [r7, #20]
 800e69e:	681b      	ldr	r3, [r3, #0]
 800e6a0:	685b      	ldr	r3, [r3, #4]
 800e6a2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800e6a6:	697b      	ldr	r3, [r7, #20]
 800e6a8:	68da      	ldr	r2, [r3, #12]
 800e6aa:	697b      	ldr	r3, [r7, #20]
 800e6ac:	681b      	ldr	r3, [r3, #0]
 800e6ae:	430a      	orrs	r2, r1
 800e6b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e6b2:	697b      	ldr	r3, [r7, #20]
 800e6b4:	699b      	ldr	r3, [r3, #24]
 800e6b6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e6b8:	697b      	ldr	r3, [r7, #20]
 800e6ba:	681b      	ldr	r3, [r3, #0]
 800e6bc:	4aa0      	ldr	r2, [pc, #640]	@ (800e940 <UART_SetConfig+0x2e0>)
 800e6be:	4293      	cmp	r3, r2
 800e6c0:	d004      	beq.n	800e6cc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e6c2:	697b      	ldr	r3, [r7, #20]
 800e6c4:	6a1b      	ldr	r3, [r3, #32]
 800e6c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e6c8:	4313      	orrs	r3, r2
 800e6ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e6cc:	697b      	ldr	r3, [r7, #20]
 800e6ce:	681b      	ldr	r3, [r3, #0]
 800e6d0:	689b      	ldr	r3, [r3, #8]
 800e6d2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800e6d6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800e6da:	697a      	ldr	r2, [r7, #20]
 800e6dc:	6812      	ldr	r2, [r2, #0]
 800e6de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e6e0:	430b      	orrs	r3, r1
 800e6e2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e6e4:	697b      	ldr	r3, [r7, #20]
 800e6e6:	681b      	ldr	r3, [r3, #0]
 800e6e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e6ea:	f023 010f 	bic.w	r1, r3, #15
 800e6ee:	697b      	ldr	r3, [r7, #20]
 800e6f0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e6f2:	697b      	ldr	r3, [r7, #20]
 800e6f4:	681b      	ldr	r3, [r3, #0]
 800e6f6:	430a      	orrs	r2, r1
 800e6f8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e6fa:	697b      	ldr	r3, [r7, #20]
 800e6fc:	681b      	ldr	r3, [r3, #0]
 800e6fe:	4a91      	ldr	r2, [pc, #580]	@ (800e944 <UART_SetConfig+0x2e4>)
 800e700:	4293      	cmp	r3, r2
 800e702:	d125      	bne.n	800e750 <UART_SetConfig+0xf0>
 800e704:	4b90      	ldr	r3, [pc, #576]	@ (800e948 <UART_SetConfig+0x2e8>)
 800e706:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e70a:	f003 0303 	and.w	r3, r3, #3
 800e70e:	2b03      	cmp	r3, #3
 800e710:	d81a      	bhi.n	800e748 <UART_SetConfig+0xe8>
 800e712:	a201      	add	r2, pc, #4	@ (adr r2, 800e718 <UART_SetConfig+0xb8>)
 800e714:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e718:	0800e729 	.word	0x0800e729
 800e71c:	0800e739 	.word	0x0800e739
 800e720:	0800e731 	.word	0x0800e731
 800e724:	0800e741 	.word	0x0800e741
 800e728:	2301      	movs	r3, #1
 800e72a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e72e:	e0d6      	b.n	800e8de <UART_SetConfig+0x27e>
 800e730:	2302      	movs	r3, #2
 800e732:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e736:	e0d2      	b.n	800e8de <UART_SetConfig+0x27e>
 800e738:	2304      	movs	r3, #4
 800e73a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e73e:	e0ce      	b.n	800e8de <UART_SetConfig+0x27e>
 800e740:	2308      	movs	r3, #8
 800e742:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e746:	e0ca      	b.n	800e8de <UART_SetConfig+0x27e>
 800e748:	2310      	movs	r3, #16
 800e74a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e74e:	e0c6      	b.n	800e8de <UART_SetConfig+0x27e>
 800e750:	697b      	ldr	r3, [r7, #20]
 800e752:	681b      	ldr	r3, [r3, #0]
 800e754:	4a7d      	ldr	r2, [pc, #500]	@ (800e94c <UART_SetConfig+0x2ec>)
 800e756:	4293      	cmp	r3, r2
 800e758:	d138      	bne.n	800e7cc <UART_SetConfig+0x16c>
 800e75a:	4b7b      	ldr	r3, [pc, #492]	@ (800e948 <UART_SetConfig+0x2e8>)
 800e75c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e760:	f003 030c 	and.w	r3, r3, #12
 800e764:	2b0c      	cmp	r3, #12
 800e766:	d82d      	bhi.n	800e7c4 <UART_SetConfig+0x164>
 800e768:	a201      	add	r2, pc, #4	@ (adr r2, 800e770 <UART_SetConfig+0x110>)
 800e76a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e76e:	bf00      	nop
 800e770:	0800e7a5 	.word	0x0800e7a5
 800e774:	0800e7c5 	.word	0x0800e7c5
 800e778:	0800e7c5 	.word	0x0800e7c5
 800e77c:	0800e7c5 	.word	0x0800e7c5
 800e780:	0800e7b5 	.word	0x0800e7b5
 800e784:	0800e7c5 	.word	0x0800e7c5
 800e788:	0800e7c5 	.word	0x0800e7c5
 800e78c:	0800e7c5 	.word	0x0800e7c5
 800e790:	0800e7ad 	.word	0x0800e7ad
 800e794:	0800e7c5 	.word	0x0800e7c5
 800e798:	0800e7c5 	.word	0x0800e7c5
 800e79c:	0800e7c5 	.word	0x0800e7c5
 800e7a0:	0800e7bd 	.word	0x0800e7bd
 800e7a4:	2300      	movs	r3, #0
 800e7a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e7aa:	e098      	b.n	800e8de <UART_SetConfig+0x27e>
 800e7ac:	2302      	movs	r3, #2
 800e7ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e7b2:	e094      	b.n	800e8de <UART_SetConfig+0x27e>
 800e7b4:	2304      	movs	r3, #4
 800e7b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e7ba:	e090      	b.n	800e8de <UART_SetConfig+0x27e>
 800e7bc:	2308      	movs	r3, #8
 800e7be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e7c2:	e08c      	b.n	800e8de <UART_SetConfig+0x27e>
 800e7c4:	2310      	movs	r3, #16
 800e7c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e7ca:	e088      	b.n	800e8de <UART_SetConfig+0x27e>
 800e7cc:	697b      	ldr	r3, [r7, #20]
 800e7ce:	681b      	ldr	r3, [r3, #0]
 800e7d0:	4a5f      	ldr	r2, [pc, #380]	@ (800e950 <UART_SetConfig+0x2f0>)
 800e7d2:	4293      	cmp	r3, r2
 800e7d4:	d125      	bne.n	800e822 <UART_SetConfig+0x1c2>
 800e7d6:	4b5c      	ldr	r3, [pc, #368]	@ (800e948 <UART_SetConfig+0x2e8>)
 800e7d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e7dc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800e7e0:	2b30      	cmp	r3, #48	@ 0x30
 800e7e2:	d016      	beq.n	800e812 <UART_SetConfig+0x1b2>
 800e7e4:	2b30      	cmp	r3, #48	@ 0x30
 800e7e6:	d818      	bhi.n	800e81a <UART_SetConfig+0x1ba>
 800e7e8:	2b20      	cmp	r3, #32
 800e7ea:	d00a      	beq.n	800e802 <UART_SetConfig+0x1a2>
 800e7ec:	2b20      	cmp	r3, #32
 800e7ee:	d814      	bhi.n	800e81a <UART_SetConfig+0x1ba>
 800e7f0:	2b00      	cmp	r3, #0
 800e7f2:	d002      	beq.n	800e7fa <UART_SetConfig+0x19a>
 800e7f4:	2b10      	cmp	r3, #16
 800e7f6:	d008      	beq.n	800e80a <UART_SetConfig+0x1aa>
 800e7f8:	e00f      	b.n	800e81a <UART_SetConfig+0x1ba>
 800e7fa:	2300      	movs	r3, #0
 800e7fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e800:	e06d      	b.n	800e8de <UART_SetConfig+0x27e>
 800e802:	2302      	movs	r3, #2
 800e804:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e808:	e069      	b.n	800e8de <UART_SetConfig+0x27e>
 800e80a:	2304      	movs	r3, #4
 800e80c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e810:	e065      	b.n	800e8de <UART_SetConfig+0x27e>
 800e812:	2308      	movs	r3, #8
 800e814:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e818:	e061      	b.n	800e8de <UART_SetConfig+0x27e>
 800e81a:	2310      	movs	r3, #16
 800e81c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e820:	e05d      	b.n	800e8de <UART_SetConfig+0x27e>
 800e822:	697b      	ldr	r3, [r7, #20]
 800e824:	681b      	ldr	r3, [r3, #0]
 800e826:	4a4b      	ldr	r2, [pc, #300]	@ (800e954 <UART_SetConfig+0x2f4>)
 800e828:	4293      	cmp	r3, r2
 800e82a:	d125      	bne.n	800e878 <UART_SetConfig+0x218>
 800e82c:	4b46      	ldr	r3, [pc, #280]	@ (800e948 <UART_SetConfig+0x2e8>)
 800e82e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e832:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800e836:	2bc0      	cmp	r3, #192	@ 0xc0
 800e838:	d016      	beq.n	800e868 <UART_SetConfig+0x208>
 800e83a:	2bc0      	cmp	r3, #192	@ 0xc0
 800e83c:	d818      	bhi.n	800e870 <UART_SetConfig+0x210>
 800e83e:	2b80      	cmp	r3, #128	@ 0x80
 800e840:	d00a      	beq.n	800e858 <UART_SetConfig+0x1f8>
 800e842:	2b80      	cmp	r3, #128	@ 0x80
 800e844:	d814      	bhi.n	800e870 <UART_SetConfig+0x210>
 800e846:	2b00      	cmp	r3, #0
 800e848:	d002      	beq.n	800e850 <UART_SetConfig+0x1f0>
 800e84a:	2b40      	cmp	r3, #64	@ 0x40
 800e84c:	d008      	beq.n	800e860 <UART_SetConfig+0x200>
 800e84e:	e00f      	b.n	800e870 <UART_SetConfig+0x210>
 800e850:	2300      	movs	r3, #0
 800e852:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e856:	e042      	b.n	800e8de <UART_SetConfig+0x27e>
 800e858:	2302      	movs	r3, #2
 800e85a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e85e:	e03e      	b.n	800e8de <UART_SetConfig+0x27e>
 800e860:	2304      	movs	r3, #4
 800e862:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e866:	e03a      	b.n	800e8de <UART_SetConfig+0x27e>
 800e868:	2308      	movs	r3, #8
 800e86a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e86e:	e036      	b.n	800e8de <UART_SetConfig+0x27e>
 800e870:	2310      	movs	r3, #16
 800e872:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e876:	e032      	b.n	800e8de <UART_SetConfig+0x27e>
 800e878:	697b      	ldr	r3, [r7, #20]
 800e87a:	681b      	ldr	r3, [r3, #0]
 800e87c:	4a30      	ldr	r2, [pc, #192]	@ (800e940 <UART_SetConfig+0x2e0>)
 800e87e:	4293      	cmp	r3, r2
 800e880:	d12a      	bne.n	800e8d8 <UART_SetConfig+0x278>
 800e882:	4b31      	ldr	r3, [pc, #196]	@ (800e948 <UART_SetConfig+0x2e8>)
 800e884:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e888:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800e88c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800e890:	d01a      	beq.n	800e8c8 <UART_SetConfig+0x268>
 800e892:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800e896:	d81b      	bhi.n	800e8d0 <UART_SetConfig+0x270>
 800e898:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e89c:	d00c      	beq.n	800e8b8 <UART_SetConfig+0x258>
 800e89e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e8a2:	d815      	bhi.n	800e8d0 <UART_SetConfig+0x270>
 800e8a4:	2b00      	cmp	r3, #0
 800e8a6:	d003      	beq.n	800e8b0 <UART_SetConfig+0x250>
 800e8a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e8ac:	d008      	beq.n	800e8c0 <UART_SetConfig+0x260>
 800e8ae:	e00f      	b.n	800e8d0 <UART_SetConfig+0x270>
 800e8b0:	2300      	movs	r3, #0
 800e8b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e8b6:	e012      	b.n	800e8de <UART_SetConfig+0x27e>
 800e8b8:	2302      	movs	r3, #2
 800e8ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e8be:	e00e      	b.n	800e8de <UART_SetConfig+0x27e>
 800e8c0:	2304      	movs	r3, #4
 800e8c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e8c6:	e00a      	b.n	800e8de <UART_SetConfig+0x27e>
 800e8c8:	2308      	movs	r3, #8
 800e8ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e8ce:	e006      	b.n	800e8de <UART_SetConfig+0x27e>
 800e8d0:	2310      	movs	r3, #16
 800e8d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e8d6:	e002      	b.n	800e8de <UART_SetConfig+0x27e>
 800e8d8:	2310      	movs	r3, #16
 800e8da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e8de:	697b      	ldr	r3, [r7, #20]
 800e8e0:	681b      	ldr	r3, [r3, #0]
 800e8e2:	4a17      	ldr	r2, [pc, #92]	@ (800e940 <UART_SetConfig+0x2e0>)
 800e8e4:	4293      	cmp	r3, r2
 800e8e6:	f040 80a8 	bne.w	800ea3a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e8ea:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e8ee:	2b08      	cmp	r3, #8
 800e8f0:	d834      	bhi.n	800e95c <UART_SetConfig+0x2fc>
 800e8f2:	a201      	add	r2, pc, #4	@ (adr r2, 800e8f8 <UART_SetConfig+0x298>)
 800e8f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8f8:	0800e91d 	.word	0x0800e91d
 800e8fc:	0800e95d 	.word	0x0800e95d
 800e900:	0800e925 	.word	0x0800e925
 800e904:	0800e95d 	.word	0x0800e95d
 800e908:	0800e92b 	.word	0x0800e92b
 800e90c:	0800e95d 	.word	0x0800e95d
 800e910:	0800e95d 	.word	0x0800e95d
 800e914:	0800e95d 	.word	0x0800e95d
 800e918:	0800e933 	.word	0x0800e933
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e91c:	f7fe fa60 	bl	800cde0 <HAL_RCC_GetPCLK1Freq>
 800e920:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e922:	e021      	b.n	800e968 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e924:	4b0c      	ldr	r3, [pc, #48]	@ (800e958 <UART_SetConfig+0x2f8>)
 800e926:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e928:	e01e      	b.n	800e968 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e92a:	f7fe f9eb 	bl	800cd04 <HAL_RCC_GetSysClockFreq>
 800e92e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e930:	e01a      	b.n	800e968 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e932:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e936:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e938:	e016      	b.n	800e968 <UART_SetConfig+0x308>
 800e93a:	bf00      	nop
 800e93c:	cfff69f3 	.word	0xcfff69f3
 800e940:	40008000 	.word	0x40008000
 800e944:	40013800 	.word	0x40013800
 800e948:	40021000 	.word	0x40021000
 800e94c:	40004400 	.word	0x40004400
 800e950:	40004800 	.word	0x40004800
 800e954:	40004c00 	.word	0x40004c00
 800e958:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800e95c:	2300      	movs	r3, #0
 800e95e:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800e960:	2301      	movs	r3, #1
 800e962:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800e966:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e96a:	2b00      	cmp	r3, #0
 800e96c:	f000 812a 	beq.w	800ebc4 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e970:	697b      	ldr	r3, [r7, #20]
 800e972:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e974:	4a9e      	ldr	r2, [pc, #632]	@ (800ebf0 <UART_SetConfig+0x590>)
 800e976:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e97a:	461a      	mov	r2, r3
 800e97c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e97e:	fbb3 f3f2 	udiv	r3, r3, r2
 800e982:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e984:	697b      	ldr	r3, [r7, #20]
 800e986:	685a      	ldr	r2, [r3, #4]
 800e988:	4613      	mov	r3, r2
 800e98a:	005b      	lsls	r3, r3, #1
 800e98c:	4413      	add	r3, r2
 800e98e:	69ba      	ldr	r2, [r7, #24]
 800e990:	429a      	cmp	r2, r3
 800e992:	d305      	bcc.n	800e9a0 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800e994:	697b      	ldr	r3, [r7, #20]
 800e996:	685b      	ldr	r3, [r3, #4]
 800e998:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e99a:	69ba      	ldr	r2, [r7, #24]
 800e99c:	429a      	cmp	r2, r3
 800e99e:	d903      	bls.n	800e9a8 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800e9a0:	2301      	movs	r3, #1
 800e9a2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800e9a6:	e10d      	b.n	800ebc4 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e9a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9aa:	2200      	movs	r2, #0
 800e9ac:	60bb      	str	r3, [r7, #8]
 800e9ae:	60fa      	str	r2, [r7, #12]
 800e9b0:	697b      	ldr	r3, [r7, #20]
 800e9b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e9b4:	4a8e      	ldr	r2, [pc, #568]	@ (800ebf0 <UART_SetConfig+0x590>)
 800e9b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e9ba:	b29b      	uxth	r3, r3
 800e9bc:	2200      	movs	r2, #0
 800e9be:	603b      	str	r3, [r7, #0]
 800e9c0:	607a      	str	r2, [r7, #4]
 800e9c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e9c6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800e9ca:	f7f2 f915 	bl	8000bf8 <__aeabi_uldivmod>
 800e9ce:	4602      	mov	r2, r0
 800e9d0:	460b      	mov	r3, r1
 800e9d2:	4610      	mov	r0, r2
 800e9d4:	4619      	mov	r1, r3
 800e9d6:	f04f 0200 	mov.w	r2, #0
 800e9da:	f04f 0300 	mov.w	r3, #0
 800e9de:	020b      	lsls	r3, r1, #8
 800e9e0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800e9e4:	0202      	lsls	r2, r0, #8
 800e9e6:	6979      	ldr	r1, [r7, #20]
 800e9e8:	6849      	ldr	r1, [r1, #4]
 800e9ea:	0849      	lsrs	r1, r1, #1
 800e9ec:	2000      	movs	r0, #0
 800e9ee:	460c      	mov	r4, r1
 800e9f0:	4605      	mov	r5, r0
 800e9f2:	eb12 0804 	adds.w	r8, r2, r4
 800e9f6:	eb43 0905 	adc.w	r9, r3, r5
 800e9fa:	697b      	ldr	r3, [r7, #20]
 800e9fc:	685b      	ldr	r3, [r3, #4]
 800e9fe:	2200      	movs	r2, #0
 800ea00:	469a      	mov	sl, r3
 800ea02:	4693      	mov	fp, r2
 800ea04:	4652      	mov	r2, sl
 800ea06:	465b      	mov	r3, fp
 800ea08:	4640      	mov	r0, r8
 800ea0a:	4649      	mov	r1, r9
 800ea0c:	f7f2 f8f4 	bl	8000bf8 <__aeabi_uldivmod>
 800ea10:	4602      	mov	r2, r0
 800ea12:	460b      	mov	r3, r1
 800ea14:	4613      	mov	r3, r2
 800ea16:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ea18:	6a3b      	ldr	r3, [r7, #32]
 800ea1a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ea1e:	d308      	bcc.n	800ea32 <UART_SetConfig+0x3d2>
 800ea20:	6a3b      	ldr	r3, [r7, #32]
 800ea22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ea26:	d204      	bcs.n	800ea32 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800ea28:	697b      	ldr	r3, [r7, #20]
 800ea2a:	681b      	ldr	r3, [r3, #0]
 800ea2c:	6a3a      	ldr	r2, [r7, #32]
 800ea2e:	60da      	str	r2, [r3, #12]
 800ea30:	e0c8      	b.n	800ebc4 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800ea32:	2301      	movs	r3, #1
 800ea34:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ea38:	e0c4      	b.n	800ebc4 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ea3a:	697b      	ldr	r3, [r7, #20]
 800ea3c:	69db      	ldr	r3, [r3, #28]
 800ea3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ea42:	d167      	bne.n	800eb14 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800ea44:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ea48:	2b08      	cmp	r3, #8
 800ea4a:	d828      	bhi.n	800ea9e <UART_SetConfig+0x43e>
 800ea4c:	a201      	add	r2, pc, #4	@ (adr r2, 800ea54 <UART_SetConfig+0x3f4>)
 800ea4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea52:	bf00      	nop
 800ea54:	0800ea79 	.word	0x0800ea79
 800ea58:	0800ea81 	.word	0x0800ea81
 800ea5c:	0800ea89 	.word	0x0800ea89
 800ea60:	0800ea9f 	.word	0x0800ea9f
 800ea64:	0800ea8f 	.word	0x0800ea8f
 800ea68:	0800ea9f 	.word	0x0800ea9f
 800ea6c:	0800ea9f 	.word	0x0800ea9f
 800ea70:	0800ea9f 	.word	0x0800ea9f
 800ea74:	0800ea97 	.word	0x0800ea97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ea78:	f7fe f9b2 	bl	800cde0 <HAL_RCC_GetPCLK1Freq>
 800ea7c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ea7e:	e014      	b.n	800eaaa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ea80:	f7fe f9c4 	bl	800ce0c <HAL_RCC_GetPCLK2Freq>
 800ea84:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ea86:	e010      	b.n	800eaaa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ea88:	4b5a      	ldr	r3, [pc, #360]	@ (800ebf4 <UART_SetConfig+0x594>)
 800ea8a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ea8c:	e00d      	b.n	800eaaa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ea8e:	f7fe f939 	bl	800cd04 <HAL_RCC_GetSysClockFreq>
 800ea92:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ea94:	e009      	b.n	800eaaa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ea96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ea9a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ea9c:	e005      	b.n	800eaaa <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800ea9e:	2300      	movs	r3, #0
 800eaa0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800eaa2:	2301      	movs	r3, #1
 800eaa4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800eaa8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800eaaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eaac:	2b00      	cmp	r3, #0
 800eaae:	f000 8089 	beq.w	800ebc4 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800eab2:	697b      	ldr	r3, [r7, #20]
 800eab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eab6:	4a4e      	ldr	r2, [pc, #312]	@ (800ebf0 <UART_SetConfig+0x590>)
 800eab8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800eabc:	461a      	mov	r2, r3
 800eabe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eac0:	fbb3 f3f2 	udiv	r3, r3, r2
 800eac4:	005a      	lsls	r2, r3, #1
 800eac6:	697b      	ldr	r3, [r7, #20]
 800eac8:	685b      	ldr	r3, [r3, #4]
 800eaca:	085b      	lsrs	r3, r3, #1
 800eacc:	441a      	add	r2, r3
 800eace:	697b      	ldr	r3, [r7, #20]
 800ead0:	685b      	ldr	r3, [r3, #4]
 800ead2:	fbb2 f3f3 	udiv	r3, r2, r3
 800ead6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ead8:	6a3b      	ldr	r3, [r7, #32]
 800eada:	2b0f      	cmp	r3, #15
 800eadc:	d916      	bls.n	800eb0c <UART_SetConfig+0x4ac>
 800eade:	6a3b      	ldr	r3, [r7, #32]
 800eae0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800eae4:	d212      	bcs.n	800eb0c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800eae6:	6a3b      	ldr	r3, [r7, #32]
 800eae8:	b29b      	uxth	r3, r3
 800eaea:	f023 030f 	bic.w	r3, r3, #15
 800eaee:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800eaf0:	6a3b      	ldr	r3, [r7, #32]
 800eaf2:	085b      	lsrs	r3, r3, #1
 800eaf4:	b29b      	uxth	r3, r3
 800eaf6:	f003 0307 	and.w	r3, r3, #7
 800eafa:	b29a      	uxth	r2, r3
 800eafc:	8bfb      	ldrh	r3, [r7, #30]
 800eafe:	4313      	orrs	r3, r2
 800eb00:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800eb02:	697b      	ldr	r3, [r7, #20]
 800eb04:	681b      	ldr	r3, [r3, #0]
 800eb06:	8bfa      	ldrh	r2, [r7, #30]
 800eb08:	60da      	str	r2, [r3, #12]
 800eb0a:	e05b      	b.n	800ebc4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800eb0c:	2301      	movs	r3, #1
 800eb0e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800eb12:	e057      	b.n	800ebc4 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800eb14:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800eb18:	2b08      	cmp	r3, #8
 800eb1a:	d828      	bhi.n	800eb6e <UART_SetConfig+0x50e>
 800eb1c:	a201      	add	r2, pc, #4	@ (adr r2, 800eb24 <UART_SetConfig+0x4c4>)
 800eb1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb22:	bf00      	nop
 800eb24:	0800eb49 	.word	0x0800eb49
 800eb28:	0800eb51 	.word	0x0800eb51
 800eb2c:	0800eb59 	.word	0x0800eb59
 800eb30:	0800eb6f 	.word	0x0800eb6f
 800eb34:	0800eb5f 	.word	0x0800eb5f
 800eb38:	0800eb6f 	.word	0x0800eb6f
 800eb3c:	0800eb6f 	.word	0x0800eb6f
 800eb40:	0800eb6f 	.word	0x0800eb6f
 800eb44:	0800eb67 	.word	0x0800eb67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800eb48:	f7fe f94a 	bl	800cde0 <HAL_RCC_GetPCLK1Freq>
 800eb4c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800eb4e:	e014      	b.n	800eb7a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800eb50:	f7fe f95c 	bl	800ce0c <HAL_RCC_GetPCLK2Freq>
 800eb54:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800eb56:	e010      	b.n	800eb7a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800eb58:	4b26      	ldr	r3, [pc, #152]	@ (800ebf4 <UART_SetConfig+0x594>)
 800eb5a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800eb5c:	e00d      	b.n	800eb7a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800eb5e:	f7fe f8d1 	bl	800cd04 <HAL_RCC_GetSysClockFreq>
 800eb62:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800eb64:	e009      	b.n	800eb7a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800eb66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800eb6a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800eb6c:	e005      	b.n	800eb7a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800eb6e:	2300      	movs	r3, #0
 800eb70:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800eb72:	2301      	movs	r3, #1
 800eb74:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800eb78:	bf00      	nop
    }

    if (pclk != 0U)
 800eb7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb7c:	2b00      	cmp	r3, #0
 800eb7e:	d021      	beq.n	800ebc4 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800eb80:	697b      	ldr	r3, [r7, #20]
 800eb82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eb84:	4a1a      	ldr	r2, [pc, #104]	@ (800ebf0 <UART_SetConfig+0x590>)
 800eb86:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800eb8a:	461a      	mov	r2, r3
 800eb8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb8e:	fbb3 f2f2 	udiv	r2, r3, r2
 800eb92:	697b      	ldr	r3, [r7, #20]
 800eb94:	685b      	ldr	r3, [r3, #4]
 800eb96:	085b      	lsrs	r3, r3, #1
 800eb98:	441a      	add	r2, r3
 800eb9a:	697b      	ldr	r3, [r7, #20]
 800eb9c:	685b      	ldr	r3, [r3, #4]
 800eb9e:	fbb2 f3f3 	udiv	r3, r2, r3
 800eba2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800eba4:	6a3b      	ldr	r3, [r7, #32]
 800eba6:	2b0f      	cmp	r3, #15
 800eba8:	d909      	bls.n	800ebbe <UART_SetConfig+0x55e>
 800ebaa:	6a3b      	ldr	r3, [r7, #32]
 800ebac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ebb0:	d205      	bcs.n	800ebbe <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ebb2:	6a3b      	ldr	r3, [r7, #32]
 800ebb4:	b29a      	uxth	r2, r3
 800ebb6:	697b      	ldr	r3, [r7, #20]
 800ebb8:	681b      	ldr	r3, [r3, #0]
 800ebba:	60da      	str	r2, [r3, #12]
 800ebbc:	e002      	b.n	800ebc4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800ebbe:	2301      	movs	r3, #1
 800ebc0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ebc4:	697b      	ldr	r3, [r7, #20]
 800ebc6:	2201      	movs	r2, #1
 800ebc8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800ebcc:	697b      	ldr	r3, [r7, #20]
 800ebce:	2201      	movs	r2, #1
 800ebd0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ebd4:	697b      	ldr	r3, [r7, #20]
 800ebd6:	2200      	movs	r2, #0
 800ebd8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800ebda:	697b      	ldr	r3, [r7, #20]
 800ebdc:	2200      	movs	r2, #0
 800ebde:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800ebe0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800ebe4:	4618      	mov	r0, r3
 800ebe6:	3730      	adds	r7, #48	@ 0x30
 800ebe8:	46bd      	mov	sp, r7
 800ebea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ebee:	bf00      	nop
 800ebf0:	0801b5ac 	.word	0x0801b5ac
 800ebf4:	00f42400 	.word	0x00f42400

0800ebf8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ebf8:	b480      	push	{r7}
 800ebfa:	b083      	sub	sp, #12
 800ebfc:	af00      	add	r7, sp, #0
 800ebfe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ec04:	f003 0308 	and.w	r3, r3, #8
 800ec08:	2b00      	cmp	r3, #0
 800ec0a:	d00a      	beq.n	800ec22 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	681b      	ldr	r3, [r3, #0]
 800ec10:	685b      	ldr	r3, [r3, #4]
 800ec12:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	681b      	ldr	r3, [r3, #0]
 800ec1e:	430a      	orrs	r2, r1
 800ec20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ec26:	f003 0301 	and.w	r3, r3, #1
 800ec2a:	2b00      	cmp	r3, #0
 800ec2c:	d00a      	beq.n	800ec44 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	681b      	ldr	r3, [r3, #0]
 800ec32:	685b      	ldr	r3, [r3, #4]
 800ec34:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ec3c:	687b      	ldr	r3, [r7, #4]
 800ec3e:	681b      	ldr	r3, [r3, #0]
 800ec40:	430a      	orrs	r2, r1
 800ec42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ec44:	687b      	ldr	r3, [r7, #4]
 800ec46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ec48:	f003 0302 	and.w	r3, r3, #2
 800ec4c:	2b00      	cmp	r3, #0
 800ec4e:	d00a      	beq.n	800ec66 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	681b      	ldr	r3, [r3, #0]
 800ec54:	685b      	ldr	r3, [r3, #4]
 800ec56:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800ec5a:	687b      	ldr	r3, [r7, #4]
 800ec5c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	681b      	ldr	r3, [r3, #0]
 800ec62:	430a      	orrs	r2, r1
 800ec64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ec6a:	f003 0304 	and.w	r3, r3, #4
 800ec6e:	2b00      	cmp	r3, #0
 800ec70:	d00a      	beq.n	800ec88 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	681b      	ldr	r3, [r3, #0]
 800ec76:	685b      	ldr	r3, [r3, #4]
 800ec78:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	681b      	ldr	r3, [r3, #0]
 800ec84:	430a      	orrs	r2, r1
 800ec86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ec8c:	f003 0310 	and.w	r3, r3, #16
 800ec90:	2b00      	cmp	r3, #0
 800ec92:	d00a      	beq.n	800ecaa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	681b      	ldr	r3, [r3, #0]
 800ec98:	689b      	ldr	r3, [r3, #8]
 800ec9a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800eca2:	687b      	ldr	r3, [r7, #4]
 800eca4:	681b      	ldr	r3, [r3, #0]
 800eca6:	430a      	orrs	r2, r1
 800eca8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ecaa:	687b      	ldr	r3, [r7, #4]
 800ecac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ecae:	f003 0320 	and.w	r3, r3, #32
 800ecb2:	2b00      	cmp	r3, #0
 800ecb4:	d00a      	beq.n	800eccc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	681b      	ldr	r3, [r3, #0]
 800ecba:	689b      	ldr	r3, [r3, #8]
 800ecbc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ecc4:	687b      	ldr	r3, [r7, #4]
 800ecc6:	681b      	ldr	r3, [r3, #0]
 800ecc8:	430a      	orrs	r2, r1
 800ecca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ecd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ecd4:	2b00      	cmp	r3, #0
 800ecd6:	d01a      	beq.n	800ed0e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	681b      	ldr	r3, [r3, #0]
 800ecdc:	685b      	ldr	r3, [r3, #4]
 800ecde:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ece6:	687b      	ldr	r3, [r7, #4]
 800ece8:	681b      	ldr	r3, [r3, #0]
 800ecea:	430a      	orrs	r2, r1
 800ecec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ecf2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ecf6:	d10a      	bne.n	800ed0e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	681b      	ldr	r3, [r3, #0]
 800ecfc:	685b      	ldr	r3, [r3, #4]
 800ecfe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ed06:	687b      	ldr	r3, [r7, #4]
 800ed08:	681b      	ldr	r3, [r3, #0]
 800ed0a:	430a      	orrs	r2, r1
 800ed0c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ed0e:	687b      	ldr	r3, [r7, #4]
 800ed10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ed12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ed16:	2b00      	cmp	r3, #0
 800ed18:	d00a      	beq.n	800ed30 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	681b      	ldr	r3, [r3, #0]
 800ed1e:	685b      	ldr	r3, [r3, #4]
 800ed20:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	681b      	ldr	r3, [r3, #0]
 800ed2c:	430a      	orrs	r2, r1
 800ed2e:	605a      	str	r2, [r3, #4]
  }
}
 800ed30:	bf00      	nop
 800ed32:	370c      	adds	r7, #12
 800ed34:	46bd      	mov	sp, r7
 800ed36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed3a:	4770      	bx	lr

0800ed3c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ed3c:	b580      	push	{r7, lr}
 800ed3e:	b098      	sub	sp, #96	@ 0x60
 800ed40:	af02      	add	r7, sp, #8
 800ed42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	2200      	movs	r2, #0
 800ed48:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ed4c:	f7f8 f9c0 	bl	80070d0 <HAL_GetTick>
 800ed50:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	681b      	ldr	r3, [r3, #0]
 800ed56:	681b      	ldr	r3, [r3, #0]
 800ed58:	f003 0308 	and.w	r3, r3, #8
 800ed5c:	2b08      	cmp	r3, #8
 800ed5e:	d12f      	bne.n	800edc0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ed60:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ed64:	9300      	str	r3, [sp, #0]
 800ed66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ed68:	2200      	movs	r2, #0
 800ed6a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800ed6e:	6878      	ldr	r0, [r7, #4]
 800ed70:	f000 f88e 	bl	800ee90 <UART_WaitOnFlagUntilTimeout>
 800ed74:	4603      	mov	r3, r0
 800ed76:	2b00      	cmp	r3, #0
 800ed78:	d022      	beq.n	800edc0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	681b      	ldr	r3, [r3, #0]
 800ed7e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed82:	e853 3f00 	ldrex	r3, [r3]
 800ed86:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ed88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ed8a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ed8e:	653b      	str	r3, [r7, #80]	@ 0x50
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	681b      	ldr	r3, [r3, #0]
 800ed94:	461a      	mov	r2, r3
 800ed96:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ed98:	647b      	str	r3, [r7, #68]	@ 0x44
 800ed9a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed9c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ed9e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800eda0:	e841 2300 	strex	r3, r2, [r1]
 800eda4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800eda6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eda8:	2b00      	cmp	r3, #0
 800edaa:	d1e6      	bne.n	800ed7a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	2220      	movs	r2, #32
 800edb0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	2200      	movs	r2, #0
 800edb8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800edbc:	2303      	movs	r3, #3
 800edbe:	e063      	b.n	800ee88 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800edc0:	687b      	ldr	r3, [r7, #4]
 800edc2:	681b      	ldr	r3, [r3, #0]
 800edc4:	681b      	ldr	r3, [r3, #0]
 800edc6:	f003 0304 	and.w	r3, r3, #4
 800edca:	2b04      	cmp	r3, #4
 800edcc:	d149      	bne.n	800ee62 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800edce:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800edd2:	9300      	str	r3, [sp, #0]
 800edd4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800edd6:	2200      	movs	r2, #0
 800edd8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800eddc:	6878      	ldr	r0, [r7, #4]
 800edde:	f000 f857 	bl	800ee90 <UART_WaitOnFlagUntilTimeout>
 800ede2:	4603      	mov	r3, r0
 800ede4:	2b00      	cmp	r3, #0
 800ede6:	d03c      	beq.n	800ee62 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	681b      	ldr	r3, [r3, #0]
 800edec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800edee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edf0:	e853 3f00 	ldrex	r3, [r3]
 800edf4:	623b      	str	r3, [r7, #32]
   return(result);
 800edf6:	6a3b      	ldr	r3, [r7, #32]
 800edf8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800edfc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	681b      	ldr	r3, [r3, #0]
 800ee02:	461a      	mov	r2, r3
 800ee04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ee06:	633b      	str	r3, [r7, #48]	@ 0x30
 800ee08:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee0a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ee0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ee0e:	e841 2300 	strex	r3, r2, [r1]
 800ee12:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ee14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee16:	2b00      	cmp	r3, #0
 800ee18:	d1e6      	bne.n	800ede8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	681b      	ldr	r3, [r3, #0]
 800ee1e:	3308      	adds	r3, #8
 800ee20:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee22:	693b      	ldr	r3, [r7, #16]
 800ee24:	e853 3f00 	ldrex	r3, [r3]
 800ee28:	60fb      	str	r3, [r7, #12]
   return(result);
 800ee2a:	68fb      	ldr	r3, [r7, #12]
 800ee2c:	f023 0301 	bic.w	r3, r3, #1
 800ee30:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	681b      	ldr	r3, [r3, #0]
 800ee36:	3308      	adds	r3, #8
 800ee38:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ee3a:	61fa      	str	r2, [r7, #28]
 800ee3c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee3e:	69b9      	ldr	r1, [r7, #24]
 800ee40:	69fa      	ldr	r2, [r7, #28]
 800ee42:	e841 2300 	strex	r3, r2, [r1]
 800ee46:	617b      	str	r3, [r7, #20]
   return(result);
 800ee48:	697b      	ldr	r3, [r7, #20]
 800ee4a:	2b00      	cmp	r3, #0
 800ee4c:	d1e5      	bne.n	800ee1a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	2220      	movs	r2, #32
 800ee52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	2200      	movs	r2, #0
 800ee5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ee5e:	2303      	movs	r3, #3
 800ee60:	e012      	b.n	800ee88 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	2220      	movs	r2, #32
 800ee66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800ee6a:	687b      	ldr	r3, [r7, #4]
 800ee6c:	2220      	movs	r2, #32
 800ee6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ee72:	687b      	ldr	r3, [r7, #4]
 800ee74:	2200      	movs	r2, #0
 800ee76:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ee78:	687b      	ldr	r3, [r7, #4]
 800ee7a:	2200      	movs	r2, #0
 800ee7c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	2200      	movs	r2, #0
 800ee82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ee86:	2300      	movs	r3, #0
}
 800ee88:	4618      	mov	r0, r3
 800ee8a:	3758      	adds	r7, #88	@ 0x58
 800ee8c:	46bd      	mov	sp, r7
 800ee8e:	bd80      	pop	{r7, pc}

0800ee90 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ee90:	b580      	push	{r7, lr}
 800ee92:	b084      	sub	sp, #16
 800ee94:	af00      	add	r7, sp, #0
 800ee96:	60f8      	str	r0, [r7, #12]
 800ee98:	60b9      	str	r1, [r7, #8]
 800ee9a:	603b      	str	r3, [r7, #0]
 800ee9c:	4613      	mov	r3, r2
 800ee9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800eea0:	e04f      	b.n	800ef42 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800eea2:	69bb      	ldr	r3, [r7, #24]
 800eea4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eea8:	d04b      	beq.n	800ef42 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800eeaa:	f7f8 f911 	bl	80070d0 <HAL_GetTick>
 800eeae:	4602      	mov	r2, r0
 800eeb0:	683b      	ldr	r3, [r7, #0]
 800eeb2:	1ad3      	subs	r3, r2, r3
 800eeb4:	69ba      	ldr	r2, [r7, #24]
 800eeb6:	429a      	cmp	r2, r3
 800eeb8:	d302      	bcc.n	800eec0 <UART_WaitOnFlagUntilTimeout+0x30>
 800eeba:	69bb      	ldr	r3, [r7, #24]
 800eebc:	2b00      	cmp	r3, #0
 800eebe:	d101      	bne.n	800eec4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800eec0:	2303      	movs	r3, #3
 800eec2:	e04e      	b.n	800ef62 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800eec4:	68fb      	ldr	r3, [r7, #12]
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	681b      	ldr	r3, [r3, #0]
 800eeca:	f003 0304 	and.w	r3, r3, #4
 800eece:	2b00      	cmp	r3, #0
 800eed0:	d037      	beq.n	800ef42 <UART_WaitOnFlagUntilTimeout+0xb2>
 800eed2:	68bb      	ldr	r3, [r7, #8]
 800eed4:	2b80      	cmp	r3, #128	@ 0x80
 800eed6:	d034      	beq.n	800ef42 <UART_WaitOnFlagUntilTimeout+0xb2>
 800eed8:	68bb      	ldr	r3, [r7, #8]
 800eeda:	2b40      	cmp	r3, #64	@ 0x40
 800eedc:	d031      	beq.n	800ef42 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800eede:	68fb      	ldr	r3, [r7, #12]
 800eee0:	681b      	ldr	r3, [r3, #0]
 800eee2:	69db      	ldr	r3, [r3, #28]
 800eee4:	f003 0308 	and.w	r3, r3, #8
 800eee8:	2b08      	cmp	r3, #8
 800eeea:	d110      	bne.n	800ef0e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800eeec:	68fb      	ldr	r3, [r7, #12]
 800eeee:	681b      	ldr	r3, [r3, #0]
 800eef0:	2208      	movs	r2, #8
 800eef2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800eef4:	68f8      	ldr	r0, [r7, #12]
 800eef6:	f000 f920 	bl	800f13a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800eefa:	68fb      	ldr	r3, [r7, #12]
 800eefc:	2208      	movs	r2, #8
 800eefe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ef02:	68fb      	ldr	r3, [r7, #12]
 800ef04:	2200      	movs	r2, #0
 800ef06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800ef0a:	2301      	movs	r3, #1
 800ef0c:	e029      	b.n	800ef62 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ef0e:	68fb      	ldr	r3, [r7, #12]
 800ef10:	681b      	ldr	r3, [r3, #0]
 800ef12:	69db      	ldr	r3, [r3, #28]
 800ef14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ef18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ef1c:	d111      	bne.n	800ef42 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ef1e:	68fb      	ldr	r3, [r7, #12]
 800ef20:	681b      	ldr	r3, [r3, #0]
 800ef22:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ef26:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ef28:	68f8      	ldr	r0, [r7, #12]
 800ef2a:	f000 f906 	bl	800f13a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ef2e:	68fb      	ldr	r3, [r7, #12]
 800ef30:	2220      	movs	r2, #32
 800ef32:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ef36:	68fb      	ldr	r3, [r7, #12]
 800ef38:	2200      	movs	r2, #0
 800ef3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800ef3e:	2303      	movs	r3, #3
 800ef40:	e00f      	b.n	800ef62 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ef42:	68fb      	ldr	r3, [r7, #12]
 800ef44:	681b      	ldr	r3, [r3, #0]
 800ef46:	69da      	ldr	r2, [r3, #28]
 800ef48:	68bb      	ldr	r3, [r7, #8]
 800ef4a:	4013      	ands	r3, r2
 800ef4c:	68ba      	ldr	r2, [r7, #8]
 800ef4e:	429a      	cmp	r2, r3
 800ef50:	bf0c      	ite	eq
 800ef52:	2301      	moveq	r3, #1
 800ef54:	2300      	movne	r3, #0
 800ef56:	b2db      	uxtb	r3, r3
 800ef58:	461a      	mov	r2, r3
 800ef5a:	79fb      	ldrb	r3, [r7, #7]
 800ef5c:	429a      	cmp	r2, r3
 800ef5e:	d0a0      	beq.n	800eea2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ef60:	2300      	movs	r3, #0
}
 800ef62:	4618      	mov	r0, r3
 800ef64:	3710      	adds	r7, #16
 800ef66:	46bd      	mov	sp, r7
 800ef68:	bd80      	pop	{r7, pc}
	...

0800ef6c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ef6c:	b580      	push	{r7, lr}
 800ef6e:	b096      	sub	sp, #88	@ 0x58
 800ef70:	af00      	add	r7, sp, #0
 800ef72:	60f8      	str	r0, [r7, #12]
 800ef74:	60b9      	str	r1, [r7, #8]
 800ef76:	4613      	mov	r3, r2
 800ef78:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800ef7a:	68fb      	ldr	r3, [r7, #12]
 800ef7c:	68ba      	ldr	r2, [r7, #8]
 800ef7e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800ef80:	68fb      	ldr	r3, [r7, #12]
 800ef82:	88fa      	ldrh	r2, [r7, #6]
 800ef84:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ef88:	68fb      	ldr	r3, [r7, #12]
 800ef8a:	2200      	movs	r2, #0
 800ef8c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ef90:	68fb      	ldr	r3, [r7, #12]
 800ef92:	2222      	movs	r2, #34	@ 0x22
 800ef94:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800ef98:	68fb      	ldr	r3, [r7, #12]
 800ef9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ef9e:	2b00      	cmp	r3, #0
 800efa0:	d02d      	beq.n	800effe <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800efa2:	68fb      	ldr	r3, [r7, #12]
 800efa4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800efa8:	4a40      	ldr	r2, [pc, #256]	@ (800f0ac <UART_Start_Receive_DMA+0x140>)
 800efaa:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800efac:	68fb      	ldr	r3, [r7, #12]
 800efae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800efb2:	4a3f      	ldr	r2, [pc, #252]	@ (800f0b0 <UART_Start_Receive_DMA+0x144>)
 800efb4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800efb6:	68fb      	ldr	r3, [r7, #12]
 800efb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800efbc:	4a3d      	ldr	r2, [pc, #244]	@ (800f0b4 <UART_Start_Receive_DMA+0x148>)
 800efbe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800efc0:	68fb      	ldr	r3, [r7, #12]
 800efc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800efc6:	2200      	movs	r2, #0
 800efc8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800efca:	68fb      	ldr	r3, [r7, #12]
 800efcc:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800efd0:	68fb      	ldr	r3, [r7, #12]
 800efd2:	681b      	ldr	r3, [r3, #0]
 800efd4:	3324      	adds	r3, #36	@ 0x24
 800efd6:	4619      	mov	r1, r3
 800efd8:	68fb      	ldr	r3, [r7, #12]
 800efda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800efdc:	461a      	mov	r2, r3
 800efde:	88fb      	ldrh	r3, [r7, #6]
 800efe0:	f7fa f902 	bl	80091e8 <HAL_DMA_Start_IT>
 800efe4:	4603      	mov	r3, r0
 800efe6:	2b00      	cmp	r3, #0
 800efe8:	d009      	beq.n	800effe <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800efea:	68fb      	ldr	r3, [r7, #12]
 800efec:	2210      	movs	r2, #16
 800efee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800eff2:	68fb      	ldr	r3, [r7, #12]
 800eff4:	2220      	movs	r2, #32
 800eff6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800effa:	2301      	movs	r3, #1
 800effc:	e051      	b.n	800f0a2 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800effe:	68fb      	ldr	r3, [r7, #12]
 800f000:	691b      	ldr	r3, [r3, #16]
 800f002:	2b00      	cmp	r3, #0
 800f004:	d018      	beq.n	800f038 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f006:	68fb      	ldr	r3, [r7, #12]
 800f008:	681b      	ldr	r3, [r3, #0]
 800f00a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f00c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f00e:	e853 3f00 	ldrex	r3, [r3]
 800f012:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f014:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f016:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f01a:	657b      	str	r3, [r7, #84]	@ 0x54
 800f01c:	68fb      	ldr	r3, [r7, #12]
 800f01e:	681b      	ldr	r3, [r3, #0]
 800f020:	461a      	mov	r2, r3
 800f022:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f024:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f026:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f028:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800f02a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f02c:	e841 2300 	strex	r3, r2, [r1]
 800f030:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800f032:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f034:	2b00      	cmp	r3, #0
 800f036:	d1e6      	bne.n	800f006 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f038:	68fb      	ldr	r3, [r7, #12]
 800f03a:	681b      	ldr	r3, [r3, #0]
 800f03c:	3308      	adds	r3, #8
 800f03e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f042:	e853 3f00 	ldrex	r3, [r3]
 800f046:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f04a:	f043 0301 	orr.w	r3, r3, #1
 800f04e:	653b      	str	r3, [r7, #80]	@ 0x50
 800f050:	68fb      	ldr	r3, [r7, #12]
 800f052:	681b      	ldr	r3, [r3, #0]
 800f054:	3308      	adds	r3, #8
 800f056:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f058:	637a      	str	r2, [r7, #52]	@ 0x34
 800f05a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f05c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800f05e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f060:	e841 2300 	strex	r3, r2, [r1]
 800f064:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800f066:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f068:	2b00      	cmp	r3, #0
 800f06a:	d1e5      	bne.n	800f038 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f06c:	68fb      	ldr	r3, [r7, #12]
 800f06e:	681b      	ldr	r3, [r3, #0]
 800f070:	3308      	adds	r3, #8
 800f072:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f074:	697b      	ldr	r3, [r7, #20]
 800f076:	e853 3f00 	ldrex	r3, [r3]
 800f07a:	613b      	str	r3, [r7, #16]
   return(result);
 800f07c:	693b      	ldr	r3, [r7, #16]
 800f07e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f082:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f084:	68fb      	ldr	r3, [r7, #12]
 800f086:	681b      	ldr	r3, [r3, #0]
 800f088:	3308      	adds	r3, #8
 800f08a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800f08c:	623a      	str	r2, [r7, #32]
 800f08e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f090:	69f9      	ldr	r1, [r7, #28]
 800f092:	6a3a      	ldr	r2, [r7, #32]
 800f094:	e841 2300 	strex	r3, r2, [r1]
 800f098:	61bb      	str	r3, [r7, #24]
   return(result);
 800f09a:	69bb      	ldr	r3, [r7, #24]
 800f09c:	2b00      	cmp	r3, #0
 800f09e:	d1e5      	bne.n	800f06c <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800f0a0:	2300      	movs	r3, #0
}
 800f0a2:	4618      	mov	r0, r3
 800f0a4:	3758      	adds	r7, #88	@ 0x58
 800f0a6:	46bd      	mov	sp, r7
 800f0a8:	bd80      	pop	{r7, pc}
 800f0aa:	bf00      	nop
 800f0ac:	0800f2bd 	.word	0x0800f2bd
 800f0b0:	0800f3e9 	.word	0x0800f3e9
 800f0b4:	0800f427 	.word	0x0800f427

0800f0b8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800f0b8:	b480      	push	{r7}
 800f0ba:	b08f      	sub	sp, #60	@ 0x3c
 800f0bc:	af00      	add	r7, sp, #0
 800f0be:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800f0c0:	687b      	ldr	r3, [r7, #4]
 800f0c2:	681b      	ldr	r3, [r3, #0]
 800f0c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f0c6:	6a3b      	ldr	r3, [r7, #32]
 800f0c8:	e853 3f00 	ldrex	r3, [r3]
 800f0cc:	61fb      	str	r3, [r7, #28]
   return(result);
 800f0ce:	69fb      	ldr	r3, [r7, #28]
 800f0d0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800f0d4:	637b      	str	r3, [r7, #52]	@ 0x34
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	681b      	ldr	r3, [r3, #0]
 800f0da:	461a      	mov	r2, r3
 800f0dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f0de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f0e0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f0e2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f0e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f0e6:	e841 2300 	strex	r3, r2, [r1]
 800f0ea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f0ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f0ee:	2b00      	cmp	r3, #0
 800f0f0:	d1e6      	bne.n	800f0c0 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800f0f2:	687b      	ldr	r3, [r7, #4]
 800f0f4:	681b      	ldr	r3, [r3, #0]
 800f0f6:	3308      	adds	r3, #8
 800f0f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f0fa:	68fb      	ldr	r3, [r7, #12]
 800f0fc:	e853 3f00 	ldrex	r3, [r3]
 800f100:	60bb      	str	r3, [r7, #8]
   return(result);
 800f102:	68bb      	ldr	r3, [r7, #8]
 800f104:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800f108:	633b      	str	r3, [r7, #48]	@ 0x30
 800f10a:	687b      	ldr	r3, [r7, #4]
 800f10c:	681b      	ldr	r3, [r3, #0]
 800f10e:	3308      	adds	r3, #8
 800f110:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f112:	61ba      	str	r2, [r7, #24]
 800f114:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f116:	6979      	ldr	r1, [r7, #20]
 800f118:	69ba      	ldr	r2, [r7, #24]
 800f11a:	e841 2300 	strex	r3, r2, [r1]
 800f11e:	613b      	str	r3, [r7, #16]
   return(result);
 800f120:	693b      	ldr	r3, [r7, #16]
 800f122:	2b00      	cmp	r3, #0
 800f124:	d1e5      	bne.n	800f0f2 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	2220      	movs	r2, #32
 800f12a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800f12e:	bf00      	nop
 800f130:	373c      	adds	r7, #60	@ 0x3c
 800f132:	46bd      	mov	sp, r7
 800f134:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f138:	4770      	bx	lr

0800f13a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f13a:	b480      	push	{r7}
 800f13c:	b095      	sub	sp, #84	@ 0x54
 800f13e:	af00      	add	r7, sp, #0
 800f140:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f142:	687b      	ldr	r3, [r7, #4]
 800f144:	681b      	ldr	r3, [r3, #0]
 800f146:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f148:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f14a:	e853 3f00 	ldrex	r3, [r3]
 800f14e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f150:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f152:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f156:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f158:	687b      	ldr	r3, [r7, #4]
 800f15a:	681b      	ldr	r3, [r3, #0]
 800f15c:	461a      	mov	r2, r3
 800f15e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f160:	643b      	str	r3, [r7, #64]	@ 0x40
 800f162:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f164:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f166:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f168:	e841 2300 	strex	r3, r2, [r1]
 800f16c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f16e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f170:	2b00      	cmp	r3, #0
 800f172:	d1e6      	bne.n	800f142 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	681b      	ldr	r3, [r3, #0]
 800f178:	3308      	adds	r3, #8
 800f17a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f17c:	6a3b      	ldr	r3, [r7, #32]
 800f17e:	e853 3f00 	ldrex	r3, [r3]
 800f182:	61fb      	str	r3, [r7, #28]
   return(result);
 800f184:	69fb      	ldr	r3, [r7, #28]
 800f186:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f18a:	f023 0301 	bic.w	r3, r3, #1
 800f18e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	681b      	ldr	r3, [r3, #0]
 800f194:	3308      	adds	r3, #8
 800f196:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f198:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f19a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f19c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f19e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f1a0:	e841 2300 	strex	r3, r2, [r1]
 800f1a4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f1a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1a8:	2b00      	cmp	r3, #0
 800f1aa:	d1e3      	bne.n	800f174 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f1ac:	687b      	ldr	r3, [r7, #4]
 800f1ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f1b0:	2b01      	cmp	r3, #1
 800f1b2:	d118      	bne.n	800f1e6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	681b      	ldr	r3, [r3, #0]
 800f1b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f1ba:	68fb      	ldr	r3, [r7, #12]
 800f1bc:	e853 3f00 	ldrex	r3, [r3]
 800f1c0:	60bb      	str	r3, [r7, #8]
   return(result);
 800f1c2:	68bb      	ldr	r3, [r7, #8]
 800f1c4:	f023 0310 	bic.w	r3, r3, #16
 800f1c8:	647b      	str	r3, [r7, #68]	@ 0x44
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	681b      	ldr	r3, [r3, #0]
 800f1ce:	461a      	mov	r2, r3
 800f1d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f1d2:	61bb      	str	r3, [r7, #24]
 800f1d4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f1d6:	6979      	ldr	r1, [r7, #20]
 800f1d8:	69ba      	ldr	r2, [r7, #24]
 800f1da:	e841 2300 	strex	r3, r2, [r1]
 800f1de:	613b      	str	r3, [r7, #16]
   return(result);
 800f1e0:	693b      	ldr	r3, [r7, #16]
 800f1e2:	2b00      	cmp	r3, #0
 800f1e4:	d1e6      	bne.n	800f1b4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	2220      	movs	r2, #32
 800f1ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	2200      	movs	r2, #0
 800f1f2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	2200      	movs	r2, #0
 800f1f8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800f1fa:	bf00      	nop
 800f1fc:	3754      	adds	r7, #84	@ 0x54
 800f1fe:	46bd      	mov	sp, r7
 800f200:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f204:	4770      	bx	lr

0800f206 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800f206:	b580      	push	{r7, lr}
 800f208:	b090      	sub	sp, #64	@ 0x40
 800f20a:	af00      	add	r7, sp, #0
 800f20c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f212:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800f214:	687b      	ldr	r3, [r7, #4]
 800f216:	681b      	ldr	r3, [r3, #0]
 800f218:	681b      	ldr	r3, [r3, #0]
 800f21a:	f003 0320 	and.w	r3, r3, #32
 800f21e:	2b00      	cmp	r3, #0
 800f220:	d137      	bne.n	800f292 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800f222:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f224:	2200      	movs	r2, #0
 800f226:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800f22a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f22c:	681b      	ldr	r3, [r3, #0]
 800f22e:	3308      	adds	r3, #8
 800f230:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f234:	e853 3f00 	ldrex	r3, [r3]
 800f238:	623b      	str	r3, [r7, #32]
   return(result);
 800f23a:	6a3b      	ldr	r3, [r7, #32]
 800f23c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f240:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f242:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f244:	681b      	ldr	r3, [r3, #0]
 800f246:	3308      	adds	r3, #8
 800f248:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f24a:	633a      	str	r2, [r7, #48]	@ 0x30
 800f24c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f24e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f250:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f252:	e841 2300 	strex	r3, r2, [r1]
 800f256:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f25a:	2b00      	cmp	r3, #0
 800f25c:	d1e5      	bne.n	800f22a <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f25e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f260:	681b      	ldr	r3, [r3, #0]
 800f262:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f264:	693b      	ldr	r3, [r7, #16]
 800f266:	e853 3f00 	ldrex	r3, [r3]
 800f26a:	60fb      	str	r3, [r7, #12]
   return(result);
 800f26c:	68fb      	ldr	r3, [r7, #12]
 800f26e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f272:	637b      	str	r3, [r7, #52]	@ 0x34
 800f274:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f276:	681b      	ldr	r3, [r3, #0]
 800f278:	461a      	mov	r2, r3
 800f27a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f27c:	61fb      	str	r3, [r7, #28]
 800f27e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f280:	69b9      	ldr	r1, [r7, #24]
 800f282:	69fa      	ldr	r2, [r7, #28]
 800f284:	e841 2300 	strex	r3, r2, [r1]
 800f288:	617b      	str	r3, [r7, #20]
   return(result);
 800f28a:	697b      	ldr	r3, [r7, #20]
 800f28c:	2b00      	cmp	r3, #0
 800f28e:	d1e6      	bne.n	800f25e <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800f290:	e002      	b.n	800f298 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800f292:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800f294:	f7ff f9bc 	bl	800e610 <HAL_UART_TxCpltCallback>
}
 800f298:	bf00      	nop
 800f29a:	3740      	adds	r7, #64	@ 0x40
 800f29c:	46bd      	mov	sp, r7
 800f29e:	bd80      	pop	{r7, pc}

0800f2a0 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800f2a0:	b580      	push	{r7, lr}
 800f2a2:	b084      	sub	sp, #16
 800f2a4:	af00      	add	r7, sp, #0
 800f2a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f2ac:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800f2ae:	68f8      	ldr	r0, [r7, #12]
 800f2b0:	f7ff f9b8 	bl	800e624 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f2b4:	bf00      	nop
 800f2b6:	3710      	adds	r7, #16
 800f2b8:	46bd      	mov	sp, r7
 800f2ba:	bd80      	pop	{r7, pc}

0800f2bc <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800f2bc:	b580      	push	{r7, lr}
 800f2be:	b09c      	sub	sp, #112	@ 0x70
 800f2c0:	af00      	add	r7, sp, #0
 800f2c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f2c4:	687b      	ldr	r3, [r7, #4]
 800f2c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f2c8:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	681b      	ldr	r3, [r3, #0]
 800f2ce:	681b      	ldr	r3, [r3, #0]
 800f2d0:	f003 0320 	and.w	r3, r3, #32
 800f2d4:	2b00      	cmp	r3, #0
 800f2d6:	d171      	bne.n	800f3bc <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800f2d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f2da:	2200      	movs	r2, #0
 800f2dc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f2e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f2e2:	681b      	ldr	r3, [r3, #0]
 800f2e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f2e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f2e8:	e853 3f00 	ldrex	r3, [r3]
 800f2ec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800f2ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f2f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f2f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f2f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f2f8:	681b      	ldr	r3, [r3, #0]
 800f2fa:	461a      	mov	r2, r3
 800f2fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f2fe:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f300:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f302:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f304:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f306:	e841 2300 	strex	r3, r2, [r1]
 800f30a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800f30c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f30e:	2b00      	cmp	r3, #0
 800f310:	d1e6      	bne.n	800f2e0 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f312:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f314:	681b      	ldr	r3, [r3, #0]
 800f316:	3308      	adds	r3, #8
 800f318:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f31a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f31c:	e853 3f00 	ldrex	r3, [r3]
 800f320:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f322:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f324:	f023 0301 	bic.w	r3, r3, #1
 800f328:	667b      	str	r3, [r7, #100]	@ 0x64
 800f32a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f32c:	681b      	ldr	r3, [r3, #0]
 800f32e:	3308      	adds	r3, #8
 800f330:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800f332:	647a      	str	r2, [r7, #68]	@ 0x44
 800f334:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f336:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f338:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f33a:	e841 2300 	strex	r3, r2, [r1]
 800f33e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f340:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f342:	2b00      	cmp	r3, #0
 800f344:	d1e5      	bne.n	800f312 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f346:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f348:	681b      	ldr	r3, [r3, #0]
 800f34a:	3308      	adds	r3, #8
 800f34c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f34e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f350:	e853 3f00 	ldrex	r3, [r3]
 800f354:	623b      	str	r3, [r7, #32]
   return(result);
 800f356:	6a3b      	ldr	r3, [r7, #32]
 800f358:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f35c:	663b      	str	r3, [r7, #96]	@ 0x60
 800f35e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f360:	681b      	ldr	r3, [r3, #0]
 800f362:	3308      	adds	r3, #8
 800f364:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800f366:	633a      	str	r2, [r7, #48]	@ 0x30
 800f368:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f36a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f36c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f36e:	e841 2300 	strex	r3, r2, [r1]
 800f372:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f376:	2b00      	cmp	r3, #0
 800f378:	d1e5      	bne.n	800f346 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800f37a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f37c:	2220      	movs	r2, #32
 800f37e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f382:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f384:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f386:	2b01      	cmp	r3, #1
 800f388:	d118      	bne.n	800f3bc <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f38a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f38c:	681b      	ldr	r3, [r3, #0]
 800f38e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f390:	693b      	ldr	r3, [r7, #16]
 800f392:	e853 3f00 	ldrex	r3, [r3]
 800f396:	60fb      	str	r3, [r7, #12]
   return(result);
 800f398:	68fb      	ldr	r3, [r7, #12]
 800f39a:	f023 0310 	bic.w	r3, r3, #16
 800f39e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f3a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f3a2:	681b      	ldr	r3, [r3, #0]
 800f3a4:	461a      	mov	r2, r3
 800f3a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f3a8:	61fb      	str	r3, [r7, #28]
 800f3aa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f3ac:	69b9      	ldr	r1, [r7, #24]
 800f3ae:	69fa      	ldr	r2, [r7, #28]
 800f3b0:	e841 2300 	strex	r3, r2, [r1]
 800f3b4:	617b      	str	r3, [r7, #20]
   return(result);
 800f3b6:	697b      	ldr	r3, [r7, #20]
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	d1e6      	bne.n	800f38a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f3bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f3be:	2200      	movs	r2, #0
 800f3c0:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f3c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f3c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f3c6:	2b01      	cmp	r3, #1
 800f3c8:	d107      	bne.n	800f3da <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f3ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f3cc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f3d0:	4619      	mov	r1, r3
 800f3d2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800f3d4:	f7f6 fdd4 	bl	8005f80 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800f3d8:	e002      	b.n	800f3e0 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800f3da:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800f3dc:	f7ff f92c 	bl	800e638 <HAL_UART_RxCpltCallback>
}
 800f3e0:	bf00      	nop
 800f3e2:	3770      	adds	r7, #112	@ 0x70
 800f3e4:	46bd      	mov	sp, r7
 800f3e6:	bd80      	pop	{r7, pc}

0800f3e8 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800f3e8:	b580      	push	{r7, lr}
 800f3ea:	b084      	sub	sp, #16
 800f3ec:	af00      	add	r7, sp, #0
 800f3ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f3f4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800f3f6:	68fb      	ldr	r3, [r7, #12]
 800f3f8:	2201      	movs	r2, #1
 800f3fa:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f3fc:	68fb      	ldr	r3, [r7, #12]
 800f3fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f400:	2b01      	cmp	r3, #1
 800f402:	d109      	bne.n	800f418 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800f404:	68fb      	ldr	r3, [r7, #12]
 800f406:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f40a:	085b      	lsrs	r3, r3, #1
 800f40c:	b29b      	uxth	r3, r3
 800f40e:	4619      	mov	r1, r3
 800f410:	68f8      	ldr	r0, [r7, #12]
 800f412:	f7f6 fdb5 	bl	8005f80 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800f416:	e002      	b.n	800f41e <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800f418:	68f8      	ldr	r0, [r7, #12]
 800f41a:	f7ff f917 	bl	800e64c <HAL_UART_RxHalfCpltCallback>
}
 800f41e:	bf00      	nop
 800f420:	3710      	adds	r7, #16
 800f422:	46bd      	mov	sp, r7
 800f424:	bd80      	pop	{r7, pc}

0800f426 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800f426:	b580      	push	{r7, lr}
 800f428:	b086      	sub	sp, #24
 800f42a:	af00      	add	r7, sp, #0
 800f42c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f432:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800f434:	697b      	ldr	r3, [r7, #20]
 800f436:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f43a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800f43c:	697b      	ldr	r3, [r7, #20]
 800f43e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f442:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800f444:	697b      	ldr	r3, [r7, #20]
 800f446:	681b      	ldr	r3, [r3, #0]
 800f448:	689b      	ldr	r3, [r3, #8]
 800f44a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f44e:	2b80      	cmp	r3, #128	@ 0x80
 800f450:	d109      	bne.n	800f466 <UART_DMAError+0x40>
 800f452:	693b      	ldr	r3, [r7, #16]
 800f454:	2b21      	cmp	r3, #33	@ 0x21
 800f456:	d106      	bne.n	800f466 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800f458:	697b      	ldr	r3, [r7, #20]
 800f45a:	2200      	movs	r2, #0
 800f45c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800f460:	6978      	ldr	r0, [r7, #20]
 800f462:	f7ff fe29 	bl	800f0b8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800f466:	697b      	ldr	r3, [r7, #20]
 800f468:	681b      	ldr	r3, [r3, #0]
 800f46a:	689b      	ldr	r3, [r3, #8]
 800f46c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f470:	2b40      	cmp	r3, #64	@ 0x40
 800f472:	d109      	bne.n	800f488 <UART_DMAError+0x62>
 800f474:	68fb      	ldr	r3, [r7, #12]
 800f476:	2b22      	cmp	r3, #34	@ 0x22
 800f478:	d106      	bne.n	800f488 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800f47a:	697b      	ldr	r3, [r7, #20]
 800f47c:	2200      	movs	r2, #0
 800f47e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800f482:	6978      	ldr	r0, [r7, #20]
 800f484:	f7ff fe59 	bl	800f13a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800f488:	697b      	ldr	r3, [r7, #20]
 800f48a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f48e:	f043 0210 	orr.w	r2, r3, #16
 800f492:	697b      	ldr	r3, [r7, #20]
 800f494:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f498:	6978      	ldr	r0, [r7, #20]
 800f49a:	f7f6 feb5 	bl	8006208 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f49e:	bf00      	nop
 800f4a0:	3718      	adds	r7, #24
 800f4a2:	46bd      	mov	sp, r7
 800f4a4:	bd80      	pop	{r7, pc}

0800f4a6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f4a6:	b580      	push	{r7, lr}
 800f4a8:	b084      	sub	sp, #16
 800f4aa:	af00      	add	r7, sp, #0
 800f4ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f4b2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800f4b4:	68fb      	ldr	r3, [r7, #12]
 800f4b6:	2200      	movs	r2, #0
 800f4b8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f4bc:	68f8      	ldr	r0, [r7, #12]
 800f4be:	f7f6 fea3 	bl	8006208 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f4c2:	bf00      	nop
 800f4c4:	3710      	adds	r7, #16
 800f4c6:	46bd      	mov	sp, r7
 800f4c8:	bd80      	pop	{r7, pc}

0800f4ca <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800f4ca:	b580      	push	{r7, lr}
 800f4cc:	b088      	sub	sp, #32
 800f4ce:	af00      	add	r7, sp, #0
 800f4d0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	681b      	ldr	r3, [r3, #0]
 800f4d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4d8:	68fb      	ldr	r3, [r7, #12]
 800f4da:	e853 3f00 	ldrex	r3, [r3]
 800f4de:	60bb      	str	r3, [r7, #8]
   return(result);
 800f4e0:	68bb      	ldr	r3, [r7, #8]
 800f4e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f4e6:	61fb      	str	r3, [r7, #28]
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	681b      	ldr	r3, [r3, #0]
 800f4ec:	461a      	mov	r2, r3
 800f4ee:	69fb      	ldr	r3, [r7, #28]
 800f4f0:	61bb      	str	r3, [r7, #24]
 800f4f2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4f4:	6979      	ldr	r1, [r7, #20]
 800f4f6:	69ba      	ldr	r2, [r7, #24]
 800f4f8:	e841 2300 	strex	r3, r2, [r1]
 800f4fc:	613b      	str	r3, [r7, #16]
   return(result);
 800f4fe:	693b      	ldr	r3, [r7, #16]
 800f500:	2b00      	cmp	r3, #0
 800f502:	d1e6      	bne.n	800f4d2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	2220      	movs	r2, #32
 800f508:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	2200      	movs	r2, #0
 800f510:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800f512:	6878      	ldr	r0, [r7, #4]
 800f514:	f7ff f87c 	bl	800e610 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f518:	bf00      	nop
 800f51a:	3720      	adds	r7, #32
 800f51c:	46bd      	mov	sp, r7
 800f51e:	bd80      	pop	{r7, pc}

0800f520 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800f520:	b480      	push	{r7}
 800f522:	b083      	sub	sp, #12
 800f524:	af00      	add	r7, sp, #0
 800f526:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800f528:	bf00      	nop
 800f52a:	370c      	adds	r7, #12
 800f52c:	46bd      	mov	sp, r7
 800f52e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f532:	4770      	bx	lr

0800f534 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800f534:	b480      	push	{r7}
 800f536:	b083      	sub	sp, #12
 800f538:	af00      	add	r7, sp, #0
 800f53a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800f53c:	bf00      	nop
 800f53e:	370c      	adds	r7, #12
 800f540:	46bd      	mov	sp, r7
 800f542:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f546:	4770      	bx	lr

0800f548 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800f548:	b480      	push	{r7}
 800f54a:	b083      	sub	sp, #12
 800f54c:	af00      	add	r7, sp, #0
 800f54e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800f550:	bf00      	nop
 800f552:	370c      	adds	r7, #12
 800f554:	46bd      	mov	sp, r7
 800f556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f55a:	4770      	bx	lr

0800f55c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800f55c:	b480      	push	{r7}
 800f55e:	b085      	sub	sp, #20
 800f560:	af00      	add	r7, sp, #0
 800f562:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f56a:	2b01      	cmp	r3, #1
 800f56c:	d101      	bne.n	800f572 <HAL_UARTEx_DisableFifoMode+0x16>
 800f56e:	2302      	movs	r3, #2
 800f570:	e027      	b.n	800f5c2 <HAL_UARTEx_DisableFifoMode+0x66>
 800f572:	687b      	ldr	r3, [r7, #4]
 800f574:	2201      	movs	r2, #1
 800f576:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	2224      	movs	r2, #36	@ 0x24
 800f57e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	681b      	ldr	r3, [r3, #0]
 800f586:	681b      	ldr	r3, [r3, #0]
 800f588:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f58a:	687b      	ldr	r3, [r7, #4]
 800f58c:	681b      	ldr	r3, [r3, #0]
 800f58e:	681a      	ldr	r2, [r3, #0]
 800f590:	687b      	ldr	r3, [r7, #4]
 800f592:	681b      	ldr	r3, [r3, #0]
 800f594:	f022 0201 	bic.w	r2, r2, #1
 800f598:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800f59a:	68fb      	ldr	r3, [r7, #12]
 800f59c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800f5a0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	2200      	movs	r2, #0
 800f5a6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	681b      	ldr	r3, [r3, #0]
 800f5ac:	68fa      	ldr	r2, [r7, #12]
 800f5ae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	2220      	movs	r2, #32
 800f5b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f5b8:	687b      	ldr	r3, [r7, #4]
 800f5ba:	2200      	movs	r2, #0
 800f5bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f5c0:	2300      	movs	r3, #0
}
 800f5c2:	4618      	mov	r0, r3
 800f5c4:	3714      	adds	r7, #20
 800f5c6:	46bd      	mov	sp, r7
 800f5c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5cc:	4770      	bx	lr

0800f5ce <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f5ce:	b580      	push	{r7, lr}
 800f5d0:	b084      	sub	sp, #16
 800f5d2:	af00      	add	r7, sp, #0
 800f5d4:	6078      	str	r0, [r7, #4]
 800f5d6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f5d8:	687b      	ldr	r3, [r7, #4]
 800f5da:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f5de:	2b01      	cmp	r3, #1
 800f5e0:	d101      	bne.n	800f5e6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800f5e2:	2302      	movs	r3, #2
 800f5e4:	e02d      	b.n	800f642 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	2201      	movs	r2, #1
 800f5ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f5ee:	687b      	ldr	r3, [r7, #4]
 800f5f0:	2224      	movs	r2, #36	@ 0x24
 800f5f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	681b      	ldr	r3, [r3, #0]
 800f5fa:	681b      	ldr	r3, [r3, #0]
 800f5fc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f5fe:	687b      	ldr	r3, [r7, #4]
 800f600:	681b      	ldr	r3, [r3, #0]
 800f602:	681a      	ldr	r2, [r3, #0]
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	681b      	ldr	r3, [r3, #0]
 800f608:	f022 0201 	bic.w	r2, r2, #1
 800f60c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	681b      	ldr	r3, [r3, #0]
 800f612:	689b      	ldr	r3, [r3, #8]
 800f614:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	681b      	ldr	r3, [r3, #0]
 800f61c:	683a      	ldr	r2, [r7, #0]
 800f61e:	430a      	orrs	r2, r1
 800f620:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f622:	6878      	ldr	r0, [r7, #4]
 800f624:	f000 f8a4 	bl	800f770 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	681b      	ldr	r3, [r3, #0]
 800f62c:	68fa      	ldr	r2, [r7, #12]
 800f62e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	2220      	movs	r2, #32
 800f634:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	2200      	movs	r2, #0
 800f63c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f640:	2300      	movs	r3, #0
}
 800f642:	4618      	mov	r0, r3
 800f644:	3710      	adds	r7, #16
 800f646:	46bd      	mov	sp, r7
 800f648:	bd80      	pop	{r7, pc}

0800f64a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f64a:	b580      	push	{r7, lr}
 800f64c:	b084      	sub	sp, #16
 800f64e:	af00      	add	r7, sp, #0
 800f650:	6078      	str	r0, [r7, #4]
 800f652:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f654:	687b      	ldr	r3, [r7, #4]
 800f656:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f65a:	2b01      	cmp	r3, #1
 800f65c:	d101      	bne.n	800f662 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800f65e:	2302      	movs	r3, #2
 800f660:	e02d      	b.n	800f6be <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800f662:	687b      	ldr	r3, [r7, #4]
 800f664:	2201      	movs	r2, #1
 800f666:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f66a:	687b      	ldr	r3, [r7, #4]
 800f66c:	2224      	movs	r2, #36	@ 0x24
 800f66e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f672:	687b      	ldr	r3, [r7, #4]
 800f674:	681b      	ldr	r3, [r3, #0]
 800f676:	681b      	ldr	r3, [r3, #0]
 800f678:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f67a:	687b      	ldr	r3, [r7, #4]
 800f67c:	681b      	ldr	r3, [r3, #0]
 800f67e:	681a      	ldr	r2, [r3, #0]
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	681b      	ldr	r3, [r3, #0]
 800f684:	f022 0201 	bic.w	r2, r2, #1
 800f688:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	681b      	ldr	r3, [r3, #0]
 800f68e:	689b      	ldr	r3, [r3, #8]
 800f690:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	681b      	ldr	r3, [r3, #0]
 800f698:	683a      	ldr	r2, [r7, #0]
 800f69a:	430a      	orrs	r2, r1
 800f69c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f69e:	6878      	ldr	r0, [r7, #4]
 800f6a0:	f000 f866 	bl	800f770 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f6a4:	687b      	ldr	r3, [r7, #4]
 800f6a6:	681b      	ldr	r3, [r3, #0]
 800f6a8:	68fa      	ldr	r2, [r7, #12]
 800f6aa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f6ac:	687b      	ldr	r3, [r7, #4]
 800f6ae:	2220      	movs	r2, #32
 800f6b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	2200      	movs	r2, #0
 800f6b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f6bc:	2300      	movs	r3, #0
}
 800f6be:	4618      	mov	r0, r3
 800f6c0:	3710      	adds	r7, #16
 800f6c2:	46bd      	mov	sp, r7
 800f6c4:	bd80      	pop	{r7, pc}

0800f6c6 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f6c6:	b580      	push	{r7, lr}
 800f6c8:	b08c      	sub	sp, #48	@ 0x30
 800f6ca:	af00      	add	r7, sp, #0
 800f6cc:	60f8      	str	r0, [r7, #12]
 800f6ce:	60b9      	str	r1, [r7, #8]
 800f6d0:	4613      	mov	r3, r2
 800f6d2:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800f6d4:	68fb      	ldr	r3, [r7, #12]
 800f6d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f6da:	2b20      	cmp	r3, #32
 800f6dc:	d142      	bne.n	800f764 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800f6de:	68bb      	ldr	r3, [r7, #8]
 800f6e0:	2b00      	cmp	r3, #0
 800f6e2:	d002      	beq.n	800f6ea <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800f6e4:	88fb      	ldrh	r3, [r7, #6]
 800f6e6:	2b00      	cmp	r3, #0
 800f6e8:	d101      	bne.n	800f6ee <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800f6ea:	2301      	movs	r3, #1
 800f6ec:	e03b      	b.n	800f766 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800f6ee:	68fb      	ldr	r3, [r7, #12]
 800f6f0:	2201      	movs	r2, #1
 800f6f2:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f6f4:	68fb      	ldr	r3, [r7, #12]
 800f6f6:	2200      	movs	r2, #0
 800f6f8:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800f6fa:	88fb      	ldrh	r3, [r7, #6]
 800f6fc:	461a      	mov	r2, r3
 800f6fe:	68b9      	ldr	r1, [r7, #8]
 800f700:	68f8      	ldr	r0, [r7, #12]
 800f702:	f7ff fc33 	bl	800ef6c <UART_Start_Receive_DMA>
 800f706:	4603      	mov	r3, r0
 800f708:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800f70c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f710:	2b00      	cmp	r3, #0
 800f712:	d124      	bne.n	800f75e <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f714:	68fb      	ldr	r3, [r7, #12]
 800f716:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f718:	2b01      	cmp	r3, #1
 800f71a:	d11d      	bne.n	800f758 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f71c:	68fb      	ldr	r3, [r7, #12]
 800f71e:	681b      	ldr	r3, [r3, #0]
 800f720:	2210      	movs	r2, #16
 800f722:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f724:	68fb      	ldr	r3, [r7, #12]
 800f726:	681b      	ldr	r3, [r3, #0]
 800f728:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f72a:	69bb      	ldr	r3, [r7, #24]
 800f72c:	e853 3f00 	ldrex	r3, [r3]
 800f730:	617b      	str	r3, [r7, #20]
   return(result);
 800f732:	697b      	ldr	r3, [r7, #20]
 800f734:	f043 0310 	orr.w	r3, r3, #16
 800f738:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f73a:	68fb      	ldr	r3, [r7, #12]
 800f73c:	681b      	ldr	r3, [r3, #0]
 800f73e:	461a      	mov	r2, r3
 800f740:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f742:	627b      	str	r3, [r7, #36]	@ 0x24
 800f744:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f746:	6a39      	ldr	r1, [r7, #32]
 800f748:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f74a:	e841 2300 	strex	r3, r2, [r1]
 800f74e:	61fb      	str	r3, [r7, #28]
   return(result);
 800f750:	69fb      	ldr	r3, [r7, #28]
 800f752:	2b00      	cmp	r3, #0
 800f754:	d1e6      	bne.n	800f724 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800f756:	e002      	b.n	800f75e <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800f758:	2301      	movs	r3, #1
 800f75a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800f75e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f762:	e000      	b.n	800f766 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800f764:	2302      	movs	r3, #2
  }
}
 800f766:	4618      	mov	r0, r3
 800f768:	3730      	adds	r7, #48	@ 0x30
 800f76a:	46bd      	mov	sp, r7
 800f76c:	bd80      	pop	{r7, pc}
	...

0800f770 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800f770:	b480      	push	{r7}
 800f772:	b085      	sub	sp, #20
 800f774:	af00      	add	r7, sp, #0
 800f776:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f77c:	2b00      	cmp	r3, #0
 800f77e:	d108      	bne.n	800f792 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	2201      	movs	r2, #1
 800f784:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	2201      	movs	r2, #1
 800f78c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800f790:	e031      	b.n	800f7f6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800f792:	2308      	movs	r3, #8
 800f794:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800f796:	2308      	movs	r3, #8
 800f798:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800f79a:	687b      	ldr	r3, [r7, #4]
 800f79c:	681b      	ldr	r3, [r3, #0]
 800f79e:	689b      	ldr	r3, [r3, #8]
 800f7a0:	0e5b      	lsrs	r3, r3, #25
 800f7a2:	b2db      	uxtb	r3, r3
 800f7a4:	f003 0307 	and.w	r3, r3, #7
 800f7a8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	681b      	ldr	r3, [r3, #0]
 800f7ae:	689b      	ldr	r3, [r3, #8]
 800f7b0:	0f5b      	lsrs	r3, r3, #29
 800f7b2:	b2db      	uxtb	r3, r3
 800f7b4:	f003 0307 	and.w	r3, r3, #7
 800f7b8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f7ba:	7bbb      	ldrb	r3, [r7, #14]
 800f7bc:	7b3a      	ldrb	r2, [r7, #12]
 800f7be:	4911      	ldr	r1, [pc, #68]	@ (800f804 <UARTEx_SetNbDataToProcess+0x94>)
 800f7c0:	5c8a      	ldrb	r2, [r1, r2]
 800f7c2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800f7c6:	7b3a      	ldrb	r2, [r7, #12]
 800f7c8:	490f      	ldr	r1, [pc, #60]	@ (800f808 <UARTEx_SetNbDataToProcess+0x98>)
 800f7ca:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f7cc:	fb93 f3f2 	sdiv	r3, r3, r2
 800f7d0:	b29a      	uxth	r2, r3
 800f7d2:	687b      	ldr	r3, [r7, #4]
 800f7d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f7d8:	7bfb      	ldrb	r3, [r7, #15]
 800f7da:	7b7a      	ldrb	r2, [r7, #13]
 800f7dc:	4909      	ldr	r1, [pc, #36]	@ (800f804 <UARTEx_SetNbDataToProcess+0x94>)
 800f7de:	5c8a      	ldrb	r2, [r1, r2]
 800f7e0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800f7e4:	7b7a      	ldrb	r2, [r7, #13]
 800f7e6:	4908      	ldr	r1, [pc, #32]	@ (800f808 <UARTEx_SetNbDataToProcess+0x98>)
 800f7e8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f7ea:	fb93 f3f2 	sdiv	r3, r3, r2
 800f7ee:	b29a      	uxth	r2, r3
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800f7f6:	bf00      	nop
 800f7f8:	3714      	adds	r7, #20
 800f7fa:	46bd      	mov	sp, r7
 800f7fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f800:	4770      	bx	lr
 800f802:	bf00      	nop
 800f804:	0801b5c4 	.word	0x0801b5c4
 800f808:	0801b5cc 	.word	0x0801b5cc

0800f80c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800f80c:	b480      	push	{r7}
 800f80e:	b085      	sub	sp, #20
 800f810:	af00      	add	r7, sp, #0
 800f812:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	2200      	movs	r2, #0
 800f818:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800f81c:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800f820:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800f822:	68fb      	ldr	r3, [r7, #12]
 800f824:	b29a      	uxth	r2, r3
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800f82c:	2300      	movs	r3, #0
}
 800f82e:	4618      	mov	r0, r3
 800f830:	3714      	adds	r7, #20
 800f832:	46bd      	mov	sp, r7
 800f834:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f838:	4770      	bx	lr

0800f83a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800f83a:	b480      	push	{r7}
 800f83c:	b085      	sub	sp, #20
 800f83e:	af00      	add	r7, sp, #0
 800f840:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800f842:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800f846:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800f848:	687b      	ldr	r3, [r7, #4]
 800f84a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800f84e:	b29a      	uxth	r2, r3
 800f850:	68fb      	ldr	r3, [r7, #12]
 800f852:	b29b      	uxth	r3, r3
 800f854:	43db      	mvns	r3, r3
 800f856:	b29b      	uxth	r3, r3
 800f858:	4013      	ands	r3, r2
 800f85a:	b29a      	uxth	r2, r3
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800f862:	2300      	movs	r3, #0
}
 800f864:	4618      	mov	r0, r3
 800f866:	3714      	adds	r7, #20
 800f868:	46bd      	mov	sp, r7
 800f86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f86e:	4770      	bx	lr

0800f870 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800f870:	b480      	push	{r7}
 800f872:	b085      	sub	sp, #20
 800f874:	af00      	add	r7, sp, #0
 800f876:	60f8      	str	r0, [r7, #12]
 800f878:	1d3b      	adds	r3, r7, #4
 800f87a:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800f87e:	68fb      	ldr	r3, [r7, #12]
 800f880:	2201      	movs	r2, #1
 800f882:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800f886:	68fb      	ldr	r3, [r7, #12]
 800f888:	2200      	movs	r2, #0
 800f88a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800f88e:	68fb      	ldr	r3, [r7, #12]
 800f890:	2200      	movs	r2, #0
 800f892:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800f896:	68fb      	ldr	r3, [r7, #12]
 800f898:	2200      	movs	r2, #0
 800f89a:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800f89e:	2300      	movs	r3, #0
}
 800f8a0:	4618      	mov	r0, r3
 800f8a2:	3714      	adds	r7, #20
 800f8a4:	46bd      	mov	sp, r7
 800f8a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8aa:	4770      	bx	lr

0800f8ac <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800f8ac:	b480      	push	{r7}
 800f8ae:	b0a7      	sub	sp, #156	@ 0x9c
 800f8b0:	af00      	add	r7, sp, #0
 800f8b2:	6078      	str	r0, [r7, #4]
 800f8b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800f8b6:	2300      	movs	r3, #0
 800f8b8:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800f8bc:	687a      	ldr	r2, [r7, #4]
 800f8be:	683b      	ldr	r3, [r7, #0]
 800f8c0:	781b      	ldrb	r3, [r3, #0]
 800f8c2:	009b      	lsls	r3, r3, #2
 800f8c4:	4413      	add	r3, r2
 800f8c6:	881b      	ldrh	r3, [r3, #0]
 800f8c8:	b29b      	uxth	r3, r3
 800f8ca:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800f8ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f8d2:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800f8d6:	683b      	ldr	r3, [r7, #0]
 800f8d8:	78db      	ldrb	r3, [r3, #3]
 800f8da:	2b03      	cmp	r3, #3
 800f8dc:	d81f      	bhi.n	800f91e <USB_ActivateEndpoint+0x72>
 800f8de:	a201      	add	r2, pc, #4	@ (adr r2, 800f8e4 <USB_ActivateEndpoint+0x38>)
 800f8e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f8e4:	0800f8f5 	.word	0x0800f8f5
 800f8e8:	0800f911 	.word	0x0800f911
 800f8ec:	0800f927 	.word	0x0800f927
 800f8f0:	0800f903 	.word	0x0800f903
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800f8f4:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800f8f8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800f8fc:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800f900:	e012      	b.n	800f928 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800f902:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800f906:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800f90a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800f90e:	e00b      	b.n	800f928 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800f910:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800f914:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800f918:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800f91c:	e004      	b.n	800f928 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800f91e:	2301      	movs	r3, #1
 800f920:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800f924:	e000      	b.n	800f928 <USB_ActivateEndpoint+0x7c>
      break;
 800f926:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800f928:	687a      	ldr	r2, [r7, #4]
 800f92a:	683b      	ldr	r3, [r7, #0]
 800f92c:	781b      	ldrb	r3, [r3, #0]
 800f92e:	009b      	lsls	r3, r3, #2
 800f930:	441a      	add	r2, r3
 800f932:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800f936:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f93a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f93e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f942:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f946:	b29b      	uxth	r3, r3
 800f948:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800f94a:	687a      	ldr	r2, [r7, #4]
 800f94c:	683b      	ldr	r3, [r7, #0]
 800f94e:	781b      	ldrb	r3, [r3, #0]
 800f950:	009b      	lsls	r3, r3, #2
 800f952:	4413      	add	r3, r2
 800f954:	881b      	ldrh	r3, [r3, #0]
 800f956:	b29b      	uxth	r3, r3
 800f958:	b21b      	sxth	r3, r3
 800f95a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f95e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f962:	b21a      	sxth	r2, r3
 800f964:	683b      	ldr	r3, [r7, #0]
 800f966:	781b      	ldrb	r3, [r3, #0]
 800f968:	b21b      	sxth	r3, r3
 800f96a:	4313      	orrs	r3, r2
 800f96c:	b21b      	sxth	r3, r3
 800f96e:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800f972:	687a      	ldr	r2, [r7, #4]
 800f974:	683b      	ldr	r3, [r7, #0]
 800f976:	781b      	ldrb	r3, [r3, #0]
 800f978:	009b      	lsls	r3, r3, #2
 800f97a:	441a      	add	r2, r3
 800f97c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800f980:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f984:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f988:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f98c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f990:	b29b      	uxth	r3, r3
 800f992:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800f994:	683b      	ldr	r3, [r7, #0]
 800f996:	7b1b      	ldrb	r3, [r3, #12]
 800f998:	2b00      	cmp	r3, #0
 800f99a:	f040 8180 	bne.w	800fc9e <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800f99e:	683b      	ldr	r3, [r7, #0]
 800f9a0:	785b      	ldrb	r3, [r3, #1]
 800f9a2:	2b00      	cmp	r3, #0
 800f9a4:	f000 8084 	beq.w	800fab0 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	61bb      	str	r3, [r7, #24]
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f9b2:	b29b      	uxth	r3, r3
 800f9b4:	461a      	mov	r2, r3
 800f9b6:	69bb      	ldr	r3, [r7, #24]
 800f9b8:	4413      	add	r3, r2
 800f9ba:	61bb      	str	r3, [r7, #24]
 800f9bc:	683b      	ldr	r3, [r7, #0]
 800f9be:	781b      	ldrb	r3, [r3, #0]
 800f9c0:	00da      	lsls	r2, r3, #3
 800f9c2:	69bb      	ldr	r3, [r7, #24]
 800f9c4:	4413      	add	r3, r2
 800f9c6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f9ca:	617b      	str	r3, [r7, #20]
 800f9cc:	683b      	ldr	r3, [r7, #0]
 800f9ce:	88db      	ldrh	r3, [r3, #6]
 800f9d0:	085b      	lsrs	r3, r3, #1
 800f9d2:	b29b      	uxth	r3, r3
 800f9d4:	005b      	lsls	r3, r3, #1
 800f9d6:	b29a      	uxth	r2, r3
 800f9d8:	697b      	ldr	r3, [r7, #20]
 800f9da:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800f9dc:	687a      	ldr	r2, [r7, #4]
 800f9de:	683b      	ldr	r3, [r7, #0]
 800f9e0:	781b      	ldrb	r3, [r3, #0]
 800f9e2:	009b      	lsls	r3, r3, #2
 800f9e4:	4413      	add	r3, r2
 800f9e6:	881b      	ldrh	r3, [r3, #0]
 800f9e8:	827b      	strh	r3, [r7, #18]
 800f9ea:	8a7b      	ldrh	r3, [r7, #18]
 800f9ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f9f0:	2b00      	cmp	r3, #0
 800f9f2:	d01b      	beq.n	800fa2c <USB_ActivateEndpoint+0x180>
 800f9f4:	687a      	ldr	r2, [r7, #4]
 800f9f6:	683b      	ldr	r3, [r7, #0]
 800f9f8:	781b      	ldrb	r3, [r3, #0]
 800f9fa:	009b      	lsls	r3, r3, #2
 800f9fc:	4413      	add	r3, r2
 800f9fe:	881b      	ldrh	r3, [r3, #0]
 800fa00:	b29b      	uxth	r3, r3
 800fa02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fa06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fa0a:	823b      	strh	r3, [r7, #16]
 800fa0c:	687a      	ldr	r2, [r7, #4]
 800fa0e:	683b      	ldr	r3, [r7, #0]
 800fa10:	781b      	ldrb	r3, [r3, #0]
 800fa12:	009b      	lsls	r3, r3, #2
 800fa14:	441a      	add	r2, r3
 800fa16:	8a3b      	ldrh	r3, [r7, #16]
 800fa18:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fa1c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fa20:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fa24:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800fa28:	b29b      	uxth	r3, r3
 800fa2a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800fa2c:	683b      	ldr	r3, [r7, #0]
 800fa2e:	78db      	ldrb	r3, [r3, #3]
 800fa30:	2b01      	cmp	r3, #1
 800fa32:	d020      	beq.n	800fa76 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800fa34:	687a      	ldr	r2, [r7, #4]
 800fa36:	683b      	ldr	r3, [r7, #0]
 800fa38:	781b      	ldrb	r3, [r3, #0]
 800fa3a:	009b      	lsls	r3, r3, #2
 800fa3c:	4413      	add	r3, r2
 800fa3e:	881b      	ldrh	r3, [r3, #0]
 800fa40:	b29b      	uxth	r3, r3
 800fa42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fa46:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fa4a:	81bb      	strh	r3, [r7, #12]
 800fa4c:	89bb      	ldrh	r3, [r7, #12]
 800fa4e:	f083 0320 	eor.w	r3, r3, #32
 800fa52:	81bb      	strh	r3, [r7, #12]
 800fa54:	687a      	ldr	r2, [r7, #4]
 800fa56:	683b      	ldr	r3, [r7, #0]
 800fa58:	781b      	ldrb	r3, [r3, #0]
 800fa5a:	009b      	lsls	r3, r3, #2
 800fa5c:	441a      	add	r2, r3
 800fa5e:	89bb      	ldrh	r3, [r7, #12]
 800fa60:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fa64:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fa68:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fa6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fa70:	b29b      	uxth	r3, r3
 800fa72:	8013      	strh	r3, [r2, #0]
 800fa74:	e3f9      	b.n	801026a <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800fa76:	687a      	ldr	r2, [r7, #4]
 800fa78:	683b      	ldr	r3, [r7, #0]
 800fa7a:	781b      	ldrb	r3, [r3, #0]
 800fa7c:	009b      	lsls	r3, r3, #2
 800fa7e:	4413      	add	r3, r2
 800fa80:	881b      	ldrh	r3, [r3, #0]
 800fa82:	b29b      	uxth	r3, r3
 800fa84:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fa88:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fa8c:	81fb      	strh	r3, [r7, #14]
 800fa8e:	687a      	ldr	r2, [r7, #4]
 800fa90:	683b      	ldr	r3, [r7, #0]
 800fa92:	781b      	ldrb	r3, [r3, #0]
 800fa94:	009b      	lsls	r3, r3, #2
 800fa96:	441a      	add	r2, r3
 800fa98:	89fb      	ldrh	r3, [r7, #14]
 800fa9a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fa9e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800faa2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800faa6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800faaa:	b29b      	uxth	r3, r3
 800faac:	8013      	strh	r3, [r2, #0]
 800faae:	e3dc      	b.n	801026a <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	633b      	str	r3, [r7, #48]	@ 0x30
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800faba:	b29b      	uxth	r3, r3
 800fabc:	461a      	mov	r2, r3
 800fabe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fac0:	4413      	add	r3, r2
 800fac2:	633b      	str	r3, [r7, #48]	@ 0x30
 800fac4:	683b      	ldr	r3, [r7, #0]
 800fac6:	781b      	ldrb	r3, [r3, #0]
 800fac8:	00da      	lsls	r2, r3, #3
 800faca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800facc:	4413      	add	r3, r2
 800face:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800fad2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fad4:	683b      	ldr	r3, [r7, #0]
 800fad6:	88db      	ldrh	r3, [r3, #6]
 800fad8:	085b      	lsrs	r3, r3, #1
 800fada:	b29b      	uxth	r3, r3
 800fadc:	005b      	lsls	r3, r3, #1
 800fade:	b29a      	uxth	r2, r3
 800fae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fae2:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800fae8:	687b      	ldr	r3, [r7, #4]
 800faea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800faee:	b29b      	uxth	r3, r3
 800faf0:	461a      	mov	r2, r3
 800faf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800faf4:	4413      	add	r3, r2
 800faf6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800faf8:	683b      	ldr	r3, [r7, #0]
 800fafa:	781b      	ldrb	r3, [r3, #0]
 800fafc:	00da      	lsls	r2, r3, #3
 800fafe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb00:	4413      	add	r3, r2
 800fb02:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800fb06:	627b      	str	r3, [r7, #36]	@ 0x24
 800fb08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb0a:	881b      	ldrh	r3, [r3, #0]
 800fb0c:	b29b      	uxth	r3, r3
 800fb0e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800fb12:	b29a      	uxth	r2, r3
 800fb14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb16:	801a      	strh	r2, [r3, #0]
 800fb18:	683b      	ldr	r3, [r7, #0]
 800fb1a:	691b      	ldr	r3, [r3, #16]
 800fb1c:	2b00      	cmp	r3, #0
 800fb1e:	d10a      	bne.n	800fb36 <USB_ActivateEndpoint+0x28a>
 800fb20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb22:	881b      	ldrh	r3, [r3, #0]
 800fb24:	b29b      	uxth	r3, r3
 800fb26:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fb2a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fb2e:	b29a      	uxth	r2, r3
 800fb30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb32:	801a      	strh	r2, [r3, #0]
 800fb34:	e041      	b.n	800fbba <USB_ActivateEndpoint+0x30e>
 800fb36:	683b      	ldr	r3, [r7, #0]
 800fb38:	691b      	ldr	r3, [r3, #16]
 800fb3a:	2b3e      	cmp	r3, #62	@ 0x3e
 800fb3c:	d81c      	bhi.n	800fb78 <USB_ActivateEndpoint+0x2cc>
 800fb3e:	683b      	ldr	r3, [r7, #0]
 800fb40:	691b      	ldr	r3, [r3, #16]
 800fb42:	085b      	lsrs	r3, r3, #1
 800fb44:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800fb48:	683b      	ldr	r3, [r7, #0]
 800fb4a:	691b      	ldr	r3, [r3, #16]
 800fb4c:	f003 0301 	and.w	r3, r3, #1
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d004      	beq.n	800fb5e <USB_ActivateEndpoint+0x2b2>
 800fb54:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800fb58:	3301      	adds	r3, #1
 800fb5a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800fb5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb60:	881b      	ldrh	r3, [r3, #0]
 800fb62:	b29a      	uxth	r2, r3
 800fb64:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800fb68:	b29b      	uxth	r3, r3
 800fb6a:	029b      	lsls	r3, r3, #10
 800fb6c:	b29b      	uxth	r3, r3
 800fb6e:	4313      	orrs	r3, r2
 800fb70:	b29a      	uxth	r2, r3
 800fb72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb74:	801a      	strh	r2, [r3, #0]
 800fb76:	e020      	b.n	800fbba <USB_ActivateEndpoint+0x30e>
 800fb78:	683b      	ldr	r3, [r7, #0]
 800fb7a:	691b      	ldr	r3, [r3, #16]
 800fb7c:	095b      	lsrs	r3, r3, #5
 800fb7e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800fb82:	683b      	ldr	r3, [r7, #0]
 800fb84:	691b      	ldr	r3, [r3, #16]
 800fb86:	f003 031f 	and.w	r3, r3, #31
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	d104      	bne.n	800fb98 <USB_ActivateEndpoint+0x2ec>
 800fb8e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800fb92:	3b01      	subs	r3, #1
 800fb94:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800fb98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb9a:	881b      	ldrh	r3, [r3, #0]
 800fb9c:	b29a      	uxth	r2, r3
 800fb9e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800fba2:	b29b      	uxth	r3, r3
 800fba4:	029b      	lsls	r3, r3, #10
 800fba6:	b29b      	uxth	r3, r3
 800fba8:	4313      	orrs	r3, r2
 800fbaa:	b29b      	uxth	r3, r3
 800fbac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fbb0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fbb4:	b29a      	uxth	r2, r3
 800fbb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fbb8:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800fbba:	687a      	ldr	r2, [r7, #4]
 800fbbc:	683b      	ldr	r3, [r7, #0]
 800fbbe:	781b      	ldrb	r3, [r3, #0]
 800fbc0:	009b      	lsls	r3, r3, #2
 800fbc2:	4413      	add	r3, r2
 800fbc4:	881b      	ldrh	r3, [r3, #0]
 800fbc6:	847b      	strh	r3, [r7, #34]	@ 0x22
 800fbc8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800fbca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800fbce:	2b00      	cmp	r3, #0
 800fbd0:	d01b      	beq.n	800fc0a <USB_ActivateEndpoint+0x35e>
 800fbd2:	687a      	ldr	r2, [r7, #4]
 800fbd4:	683b      	ldr	r3, [r7, #0]
 800fbd6:	781b      	ldrb	r3, [r3, #0]
 800fbd8:	009b      	lsls	r3, r3, #2
 800fbda:	4413      	add	r3, r2
 800fbdc:	881b      	ldrh	r3, [r3, #0]
 800fbde:	b29b      	uxth	r3, r3
 800fbe0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fbe4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fbe8:	843b      	strh	r3, [r7, #32]
 800fbea:	687a      	ldr	r2, [r7, #4]
 800fbec:	683b      	ldr	r3, [r7, #0]
 800fbee:	781b      	ldrb	r3, [r3, #0]
 800fbf0:	009b      	lsls	r3, r3, #2
 800fbf2:	441a      	add	r2, r3
 800fbf4:	8c3b      	ldrh	r3, [r7, #32]
 800fbf6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fbfa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fbfe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800fc02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fc06:	b29b      	uxth	r3, r3
 800fc08:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800fc0a:	683b      	ldr	r3, [r7, #0]
 800fc0c:	781b      	ldrb	r3, [r3, #0]
 800fc0e:	2b00      	cmp	r3, #0
 800fc10:	d124      	bne.n	800fc5c <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800fc12:	687a      	ldr	r2, [r7, #4]
 800fc14:	683b      	ldr	r3, [r7, #0]
 800fc16:	781b      	ldrb	r3, [r3, #0]
 800fc18:	009b      	lsls	r3, r3, #2
 800fc1a:	4413      	add	r3, r2
 800fc1c:	881b      	ldrh	r3, [r3, #0]
 800fc1e:	b29b      	uxth	r3, r3
 800fc20:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800fc24:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fc28:	83bb      	strh	r3, [r7, #28]
 800fc2a:	8bbb      	ldrh	r3, [r7, #28]
 800fc2c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800fc30:	83bb      	strh	r3, [r7, #28]
 800fc32:	8bbb      	ldrh	r3, [r7, #28]
 800fc34:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800fc38:	83bb      	strh	r3, [r7, #28]
 800fc3a:	687a      	ldr	r2, [r7, #4]
 800fc3c:	683b      	ldr	r3, [r7, #0]
 800fc3e:	781b      	ldrb	r3, [r3, #0]
 800fc40:	009b      	lsls	r3, r3, #2
 800fc42:	441a      	add	r2, r3
 800fc44:	8bbb      	ldrh	r3, [r7, #28]
 800fc46:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fc4a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fc4e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fc52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fc56:	b29b      	uxth	r3, r3
 800fc58:	8013      	strh	r3, [r2, #0]
 800fc5a:	e306      	b.n	801026a <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800fc5c:	687a      	ldr	r2, [r7, #4]
 800fc5e:	683b      	ldr	r3, [r7, #0]
 800fc60:	781b      	ldrb	r3, [r3, #0]
 800fc62:	009b      	lsls	r3, r3, #2
 800fc64:	4413      	add	r3, r2
 800fc66:	881b      	ldrh	r3, [r3, #0]
 800fc68:	b29b      	uxth	r3, r3
 800fc6a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800fc6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fc72:	83fb      	strh	r3, [r7, #30]
 800fc74:	8bfb      	ldrh	r3, [r7, #30]
 800fc76:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800fc7a:	83fb      	strh	r3, [r7, #30]
 800fc7c:	687a      	ldr	r2, [r7, #4]
 800fc7e:	683b      	ldr	r3, [r7, #0]
 800fc80:	781b      	ldrb	r3, [r3, #0]
 800fc82:	009b      	lsls	r3, r3, #2
 800fc84:	441a      	add	r2, r3
 800fc86:	8bfb      	ldrh	r3, [r7, #30]
 800fc88:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fc8c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fc90:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fc94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fc98:	b29b      	uxth	r3, r3
 800fc9a:	8013      	strh	r3, [r2, #0]
 800fc9c:	e2e5      	b.n	801026a <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800fc9e:	683b      	ldr	r3, [r7, #0]
 800fca0:	78db      	ldrb	r3, [r3, #3]
 800fca2:	2b02      	cmp	r3, #2
 800fca4:	d11e      	bne.n	800fce4 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800fca6:	687a      	ldr	r2, [r7, #4]
 800fca8:	683b      	ldr	r3, [r7, #0]
 800fcaa:	781b      	ldrb	r3, [r3, #0]
 800fcac:	009b      	lsls	r3, r3, #2
 800fcae:	4413      	add	r3, r2
 800fcb0:	881b      	ldrh	r3, [r3, #0]
 800fcb2:	b29b      	uxth	r3, r3
 800fcb4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fcb8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fcbc:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800fcc0:	687a      	ldr	r2, [r7, #4]
 800fcc2:	683b      	ldr	r3, [r7, #0]
 800fcc4:	781b      	ldrb	r3, [r3, #0]
 800fcc6:	009b      	lsls	r3, r3, #2
 800fcc8:	441a      	add	r2, r3
 800fcca:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800fcce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fcd2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fcd6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800fcda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fcde:	b29b      	uxth	r3, r3
 800fce0:	8013      	strh	r3, [r2, #0]
 800fce2:	e01d      	b.n	800fd20 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800fce4:	687a      	ldr	r2, [r7, #4]
 800fce6:	683b      	ldr	r3, [r7, #0]
 800fce8:	781b      	ldrb	r3, [r3, #0]
 800fcea:	009b      	lsls	r3, r3, #2
 800fcec:	4413      	add	r3, r2
 800fcee:	881b      	ldrh	r3, [r3, #0]
 800fcf0:	b29b      	uxth	r3, r3
 800fcf2:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800fcf6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fcfa:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800fcfe:	687a      	ldr	r2, [r7, #4]
 800fd00:	683b      	ldr	r3, [r7, #0]
 800fd02:	781b      	ldrb	r3, [r3, #0]
 800fd04:	009b      	lsls	r3, r3, #2
 800fd06:	441a      	add	r2, r3
 800fd08:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800fd0c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fd10:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fd14:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fd18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fd1c:	b29b      	uxth	r3, r3
 800fd1e:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800fd2a:	b29b      	uxth	r3, r3
 800fd2c:	461a      	mov	r2, r3
 800fd2e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800fd30:	4413      	add	r3, r2
 800fd32:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800fd34:	683b      	ldr	r3, [r7, #0]
 800fd36:	781b      	ldrb	r3, [r3, #0]
 800fd38:	00da      	lsls	r2, r3, #3
 800fd3a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800fd3c:	4413      	add	r3, r2
 800fd3e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800fd42:	67bb      	str	r3, [r7, #120]	@ 0x78
 800fd44:	683b      	ldr	r3, [r7, #0]
 800fd46:	891b      	ldrh	r3, [r3, #8]
 800fd48:	085b      	lsrs	r3, r3, #1
 800fd4a:	b29b      	uxth	r3, r3
 800fd4c:	005b      	lsls	r3, r3, #1
 800fd4e:	b29a      	uxth	r2, r3
 800fd50:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800fd52:	801a      	strh	r2, [r3, #0]
 800fd54:	687b      	ldr	r3, [r7, #4]
 800fd56:	677b      	str	r3, [r7, #116]	@ 0x74
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800fd5e:	b29b      	uxth	r3, r3
 800fd60:	461a      	mov	r2, r3
 800fd62:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800fd64:	4413      	add	r3, r2
 800fd66:	677b      	str	r3, [r7, #116]	@ 0x74
 800fd68:	683b      	ldr	r3, [r7, #0]
 800fd6a:	781b      	ldrb	r3, [r3, #0]
 800fd6c:	00da      	lsls	r2, r3, #3
 800fd6e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800fd70:	4413      	add	r3, r2
 800fd72:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800fd76:	673b      	str	r3, [r7, #112]	@ 0x70
 800fd78:	683b      	ldr	r3, [r7, #0]
 800fd7a:	895b      	ldrh	r3, [r3, #10]
 800fd7c:	085b      	lsrs	r3, r3, #1
 800fd7e:	b29b      	uxth	r3, r3
 800fd80:	005b      	lsls	r3, r3, #1
 800fd82:	b29a      	uxth	r2, r3
 800fd84:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800fd86:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800fd88:	683b      	ldr	r3, [r7, #0]
 800fd8a:	785b      	ldrb	r3, [r3, #1]
 800fd8c:	2b00      	cmp	r3, #0
 800fd8e:	f040 81af 	bne.w	80100f0 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800fd92:	687a      	ldr	r2, [r7, #4]
 800fd94:	683b      	ldr	r3, [r7, #0]
 800fd96:	781b      	ldrb	r3, [r3, #0]
 800fd98:	009b      	lsls	r3, r3, #2
 800fd9a:	4413      	add	r3, r2
 800fd9c:	881b      	ldrh	r3, [r3, #0]
 800fd9e:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800fda2:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800fda6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800fdaa:	2b00      	cmp	r3, #0
 800fdac:	d01d      	beq.n	800fdea <USB_ActivateEndpoint+0x53e>
 800fdae:	687a      	ldr	r2, [r7, #4]
 800fdb0:	683b      	ldr	r3, [r7, #0]
 800fdb2:	781b      	ldrb	r3, [r3, #0]
 800fdb4:	009b      	lsls	r3, r3, #2
 800fdb6:	4413      	add	r3, r2
 800fdb8:	881b      	ldrh	r3, [r3, #0]
 800fdba:	b29b      	uxth	r3, r3
 800fdbc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fdc0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fdc4:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800fdc8:	687a      	ldr	r2, [r7, #4]
 800fdca:	683b      	ldr	r3, [r7, #0]
 800fdcc:	781b      	ldrb	r3, [r3, #0]
 800fdce:	009b      	lsls	r3, r3, #2
 800fdd0:	441a      	add	r2, r3
 800fdd2:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800fdd6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fdda:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fdde:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800fde2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fde6:	b29b      	uxth	r3, r3
 800fde8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800fdea:	687a      	ldr	r2, [r7, #4]
 800fdec:	683b      	ldr	r3, [r7, #0]
 800fdee:	781b      	ldrb	r3, [r3, #0]
 800fdf0:	009b      	lsls	r3, r3, #2
 800fdf2:	4413      	add	r3, r2
 800fdf4:	881b      	ldrh	r3, [r3, #0]
 800fdf6:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800fdfa:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800fdfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fe02:	2b00      	cmp	r3, #0
 800fe04:	d01d      	beq.n	800fe42 <USB_ActivateEndpoint+0x596>
 800fe06:	687a      	ldr	r2, [r7, #4]
 800fe08:	683b      	ldr	r3, [r7, #0]
 800fe0a:	781b      	ldrb	r3, [r3, #0]
 800fe0c:	009b      	lsls	r3, r3, #2
 800fe0e:	4413      	add	r3, r2
 800fe10:	881b      	ldrh	r3, [r3, #0]
 800fe12:	b29b      	uxth	r3, r3
 800fe14:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fe18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fe1c:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800fe20:	687a      	ldr	r2, [r7, #4]
 800fe22:	683b      	ldr	r3, [r7, #0]
 800fe24:	781b      	ldrb	r3, [r3, #0]
 800fe26:	009b      	lsls	r3, r3, #2
 800fe28:	441a      	add	r2, r3
 800fe2a:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800fe2e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fe32:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fe36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fe3a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800fe3e:	b29b      	uxth	r3, r3
 800fe40:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800fe42:	683b      	ldr	r3, [r7, #0]
 800fe44:	785b      	ldrb	r3, [r3, #1]
 800fe46:	2b00      	cmp	r3, #0
 800fe48:	d16b      	bne.n	800ff22 <USB_ActivateEndpoint+0x676>
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fe4e:	687b      	ldr	r3, [r7, #4]
 800fe50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800fe54:	b29b      	uxth	r3, r3
 800fe56:	461a      	mov	r2, r3
 800fe58:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fe5a:	4413      	add	r3, r2
 800fe5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fe5e:	683b      	ldr	r3, [r7, #0]
 800fe60:	781b      	ldrb	r3, [r3, #0]
 800fe62:	00da      	lsls	r2, r3, #3
 800fe64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fe66:	4413      	add	r3, r2
 800fe68:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800fe6c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fe6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fe70:	881b      	ldrh	r3, [r3, #0]
 800fe72:	b29b      	uxth	r3, r3
 800fe74:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800fe78:	b29a      	uxth	r2, r3
 800fe7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fe7c:	801a      	strh	r2, [r3, #0]
 800fe7e:	683b      	ldr	r3, [r7, #0]
 800fe80:	691b      	ldr	r3, [r3, #16]
 800fe82:	2b00      	cmp	r3, #0
 800fe84:	d10a      	bne.n	800fe9c <USB_ActivateEndpoint+0x5f0>
 800fe86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fe88:	881b      	ldrh	r3, [r3, #0]
 800fe8a:	b29b      	uxth	r3, r3
 800fe8c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fe90:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fe94:	b29a      	uxth	r2, r3
 800fe96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fe98:	801a      	strh	r2, [r3, #0]
 800fe9a:	e05d      	b.n	800ff58 <USB_ActivateEndpoint+0x6ac>
 800fe9c:	683b      	ldr	r3, [r7, #0]
 800fe9e:	691b      	ldr	r3, [r3, #16]
 800fea0:	2b3e      	cmp	r3, #62	@ 0x3e
 800fea2:	d81c      	bhi.n	800fede <USB_ActivateEndpoint+0x632>
 800fea4:	683b      	ldr	r3, [r7, #0]
 800fea6:	691b      	ldr	r3, [r3, #16]
 800fea8:	085b      	lsrs	r3, r3, #1
 800feaa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800feae:	683b      	ldr	r3, [r7, #0]
 800feb0:	691b      	ldr	r3, [r3, #16]
 800feb2:	f003 0301 	and.w	r3, r3, #1
 800feb6:	2b00      	cmp	r3, #0
 800feb8:	d004      	beq.n	800fec4 <USB_ActivateEndpoint+0x618>
 800feba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800febe:	3301      	adds	r3, #1
 800fec0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800fec4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fec6:	881b      	ldrh	r3, [r3, #0]
 800fec8:	b29a      	uxth	r2, r3
 800feca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800fece:	b29b      	uxth	r3, r3
 800fed0:	029b      	lsls	r3, r3, #10
 800fed2:	b29b      	uxth	r3, r3
 800fed4:	4313      	orrs	r3, r2
 800fed6:	b29a      	uxth	r2, r3
 800fed8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800feda:	801a      	strh	r2, [r3, #0]
 800fedc:	e03c      	b.n	800ff58 <USB_ActivateEndpoint+0x6ac>
 800fede:	683b      	ldr	r3, [r7, #0]
 800fee0:	691b      	ldr	r3, [r3, #16]
 800fee2:	095b      	lsrs	r3, r3, #5
 800fee4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800fee8:	683b      	ldr	r3, [r7, #0]
 800feea:	691b      	ldr	r3, [r3, #16]
 800feec:	f003 031f 	and.w	r3, r3, #31
 800fef0:	2b00      	cmp	r3, #0
 800fef2:	d104      	bne.n	800fefe <USB_ActivateEndpoint+0x652>
 800fef4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800fef8:	3b01      	subs	r3, #1
 800fefa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800fefe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ff00:	881b      	ldrh	r3, [r3, #0]
 800ff02:	b29a      	uxth	r2, r3
 800ff04:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ff08:	b29b      	uxth	r3, r3
 800ff0a:	029b      	lsls	r3, r3, #10
 800ff0c:	b29b      	uxth	r3, r3
 800ff0e:	4313      	orrs	r3, r2
 800ff10:	b29b      	uxth	r3, r3
 800ff12:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ff16:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ff1a:	b29a      	uxth	r2, r3
 800ff1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ff1e:	801a      	strh	r2, [r3, #0]
 800ff20:	e01a      	b.n	800ff58 <USB_ActivateEndpoint+0x6ac>
 800ff22:	683b      	ldr	r3, [r7, #0]
 800ff24:	785b      	ldrb	r3, [r3, #1]
 800ff26:	2b01      	cmp	r3, #1
 800ff28:	d116      	bne.n	800ff58 <USB_ActivateEndpoint+0x6ac>
 800ff2a:	687b      	ldr	r3, [r7, #4]
 800ff2c:	657b      	str	r3, [r7, #84]	@ 0x54
 800ff2e:	687b      	ldr	r3, [r7, #4]
 800ff30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ff34:	b29b      	uxth	r3, r3
 800ff36:	461a      	mov	r2, r3
 800ff38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ff3a:	4413      	add	r3, r2
 800ff3c:	657b      	str	r3, [r7, #84]	@ 0x54
 800ff3e:	683b      	ldr	r3, [r7, #0]
 800ff40:	781b      	ldrb	r3, [r3, #0]
 800ff42:	00da      	lsls	r2, r3, #3
 800ff44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ff46:	4413      	add	r3, r2
 800ff48:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ff4c:	653b      	str	r3, [r7, #80]	@ 0x50
 800ff4e:	683b      	ldr	r3, [r7, #0]
 800ff50:	691b      	ldr	r3, [r3, #16]
 800ff52:	b29a      	uxth	r2, r3
 800ff54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ff56:	801a      	strh	r2, [r3, #0]
 800ff58:	687b      	ldr	r3, [r7, #4]
 800ff5a:	647b      	str	r3, [r7, #68]	@ 0x44
 800ff5c:	683b      	ldr	r3, [r7, #0]
 800ff5e:	785b      	ldrb	r3, [r3, #1]
 800ff60:	2b00      	cmp	r3, #0
 800ff62:	d16b      	bne.n	801003c <USB_ActivateEndpoint+0x790>
 800ff64:	687b      	ldr	r3, [r7, #4]
 800ff66:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ff6e:	b29b      	uxth	r3, r3
 800ff70:	461a      	mov	r2, r3
 800ff72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ff74:	4413      	add	r3, r2
 800ff76:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ff78:	683b      	ldr	r3, [r7, #0]
 800ff7a:	781b      	ldrb	r3, [r3, #0]
 800ff7c:	00da      	lsls	r2, r3, #3
 800ff7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ff80:	4413      	add	r3, r2
 800ff82:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ff86:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ff88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ff8a:	881b      	ldrh	r3, [r3, #0]
 800ff8c:	b29b      	uxth	r3, r3
 800ff8e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ff92:	b29a      	uxth	r2, r3
 800ff94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ff96:	801a      	strh	r2, [r3, #0]
 800ff98:	683b      	ldr	r3, [r7, #0]
 800ff9a:	691b      	ldr	r3, [r3, #16]
 800ff9c:	2b00      	cmp	r3, #0
 800ff9e:	d10a      	bne.n	800ffb6 <USB_ActivateEndpoint+0x70a>
 800ffa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ffa2:	881b      	ldrh	r3, [r3, #0]
 800ffa4:	b29b      	uxth	r3, r3
 800ffa6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ffaa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ffae:	b29a      	uxth	r2, r3
 800ffb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ffb2:	801a      	strh	r2, [r3, #0]
 800ffb4:	e05b      	b.n	801006e <USB_ActivateEndpoint+0x7c2>
 800ffb6:	683b      	ldr	r3, [r7, #0]
 800ffb8:	691b      	ldr	r3, [r3, #16]
 800ffba:	2b3e      	cmp	r3, #62	@ 0x3e
 800ffbc:	d81c      	bhi.n	800fff8 <USB_ActivateEndpoint+0x74c>
 800ffbe:	683b      	ldr	r3, [r7, #0]
 800ffc0:	691b      	ldr	r3, [r3, #16]
 800ffc2:	085b      	lsrs	r3, r3, #1
 800ffc4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ffc8:	683b      	ldr	r3, [r7, #0]
 800ffca:	691b      	ldr	r3, [r3, #16]
 800ffcc:	f003 0301 	and.w	r3, r3, #1
 800ffd0:	2b00      	cmp	r3, #0
 800ffd2:	d004      	beq.n	800ffde <USB_ActivateEndpoint+0x732>
 800ffd4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ffd8:	3301      	adds	r3, #1
 800ffda:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ffde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ffe0:	881b      	ldrh	r3, [r3, #0]
 800ffe2:	b29a      	uxth	r2, r3
 800ffe4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ffe8:	b29b      	uxth	r3, r3
 800ffea:	029b      	lsls	r3, r3, #10
 800ffec:	b29b      	uxth	r3, r3
 800ffee:	4313      	orrs	r3, r2
 800fff0:	b29a      	uxth	r2, r3
 800fff2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fff4:	801a      	strh	r2, [r3, #0]
 800fff6:	e03a      	b.n	801006e <USB_ActivateEndpoint+0x7c2>
 800fff8:	683b      	ldr	r3, [r7, #0]
 800fffa:	691b      	ldr	r3, [r3, #16]
 800fffc:	095b      	lsrs	r3, r3, #5
 800fffe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8010002:	683b      	ldr	r3, [r7, #0]
 8010004:	691b      	ldr	r3, [r3, #16]
 8010006:	f003 031f 	and.w	r3, r3, #31
 801000a:	2b00      	cmp	r3, #0
 801000c:	d104      	bne.n	8010018 <USB_ActivateEndpoint+0x76c>
 801000e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010012:	3b01      	subs	r3, #1
 8010014:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8010018:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801001a:	881b      	ldrh	r3, [r3, #0]
 801001c:	b29a      	uxth	r2, r3
 801001e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010022:	b29b      	uxth	r3, r3
 8010024:	029b      	lsls	r3, r3, #10
 8010026:	b29b      	uxth	r3, r3
 8010028:	4313      	orrs	r3, r2
 801002a:	b29b      	uxth	r3, r3
 801002c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010030:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010034:	b29a      	uxth	r2, r3
 8010036:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010038:	801a      	strh	r2, [r3, #0]
 801003a:	e018      	b.n	801006e <USB_ActivateEndpoint+0x7c2>
 801003c:	683b      	ldr	r3, [r7, #0]
 801003e:	785b      	ldrb	r3, [r3, #1]
 8010040:	2b01      	cmp	r3, #1
 8010042:	d114      	bne.n	801006e <USB_ActivateEndpoint+0x7c2>
 8010044:	687b      	ldr	r3, [r7, #4]
 8010046:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801004a:	b29b      	uxth	r3, r3
 801004c:	461a      	mov	r2, r3
 801004e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010050:	4413      	add	r3, r2
 8010052:	647b      	str	r3, [r7, #68]	@ 0x44
 8010054:	683b      	ldr	r3, [r7, #0]
 8010056:	781b      	ldrb	r3, [r3, #0]
 8010058:	00da      	lsls	r2, r3, #3
 801005a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801005c:	4413      	add	r3, r2
 801005e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8010062:	643b      	str	r3, [r7, #64]	@ 0x40
 8010064:	683b      	ldr	r3, [r7, #0]
 8010066:	691b      	ldr	r3, [r3, #16]
 8010068:	b29a      	uxth	r2, r3
 801006a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801006c:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 801006e:	687a      	ldr	r2, [r7, #4]
 8010070:	683b      	ldr	r3, [r7, #0]
 8010072:	781b      	ldrb	r3, [r3, #0]
 8010074:	009b      	lsls	r3, r3, #2
 8010076:	4413      	add	r3, r2
 8010078:	881b      	ldrh	r3, [r3, #0]
 801007a:	b29b      	uxth	r3, r3
 801007c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010080:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010084:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8010086:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010088:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 801008c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 801008e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010090:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8010094:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8010096:	687a      	ldr	r2, [r7, #4]
 8010098:	683b      	ldr	r3, [r7, #0]
 801009a:	781b      	ldrb	r3, [r3, #0]
 801009c:	009b      	lsls	r3, r3, #2
 801009e:	441a      	add	r2, r3
 80100a0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80100a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80100a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80100aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80100ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80100b2:	b29b      	uxth	r3, r3
 80100b4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80100b6:	687a      	ldr	r2, [r7, #4]
 80100b8:	683b      	ldr	r3, [r7, #0]
 80100ba:	781b      	ldrb	r3, [r3, #0]
 80100bc:	009b      	lsls	r3, r3, #2
 80100be:	4413      	add	r3, r2
 80100c0:	881b      	ldrh	r3, [r3, #0]
 80100c2:	b29b      	uxth	r3, r3
 80100c4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80100c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80100cc:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80100ce:	687a      	ldr	r2, [r7, #4]
 80100d0:	683b      	ldr	r3, [r7, #0]
 80100d2:	781b      	ldrb	r3, [r3, #0]
 80100d4:	009b      	lsls	r3, r3, #2
 80100d6:	441a      	add	r2, r3
 80100d8:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80100da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80100de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80100e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80100e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80100ea:	b29b      	uxth	r3, r3
 80100ec:	8013      	strh	r3, [r2, #0]
 80100ee:	e0bc      	b.n	801026a <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80100f0:	687a      	ldr	r2, [r7, #4]
 80100f2:	683b      	ldr	r3, [r7, #0]
 80100f4:	781b      	ldrb	r3, [r3, #0]
 80100f6:	009b      	lsls	r3, r3, #2
 80100f8:	4413      	add	r3, r2
 80100fa:	881b      	ldrh	r3, [r3, #0]
 80100fc:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8010100:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8010104:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010108:	2b00      	cmp	r3, #0
 801010a:	d01d      	beq.n	8010148 <USB_ActivateEndpoint+0x89c>
 801010c:	687a      	ldr	r2, [r7, #4]
 801010e:	683b      	ldr	r3, [r7, #0]
 8010110:	781b      	ldrb	r3, [r3, #0]
 8010112:	009b      	lsls	r3, r3, #2
 8010114:	4413      	add	r3, r2
 8010116:	881b      	ldrh	r3, [r3, #0]
 8010118:	b29b      	uxth	r3, r3
 801011a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801011e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010122:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8010126:	687a      	ldr	r2, [r7, #4]
 8010128:	683b      	ldr	r3, [r7, #0]
 801012a:	781b      	ldrb	r3, [r3, #0]
 801012c:	009b      	lsls	r3, r3, #2
 801012e:	441a      	add	r2, r3
 8010130:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8010134:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010138:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801013c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8010140:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010144:	b29b      	uxth	r3, r3
 8010146:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8010148:	687a      	ldr	r2, [r7, #4]
 801014a:	683b      	ldr	r3, [r7, #0]
 801014c:	781b      	ldrb	r3, [r3, #0]
 801014e:	009b      	lsls	r3, r3, #2
 8010150:	4413      	add	r3, r2
 8010152:	881b      	ldrh	r3, [r3, #0]
 8010154:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8010158:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 801015c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010160:	2b00      	cmp	r3, #0
 8010162:	d01d      	beq.n	80101a0 <USB_ActivateEndpoint+0x8f4>
 8010164:	687a      	ldr	r2, [r7, #4]
 8010166:	683b      	ldr	r3, [r7, #0]
 8010168:	781b      	ldrb	r3, [r3, #0]
 801016a:	009b      	lsls	r3, r3, #2
 801016c:	4413      	add	r3, r2
 801016e:	881b      	ldrh	r3, [r3, #0]
 8010170:	b29b      	uxth	r3, r3
 8010172:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010176:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801017a:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 801017e:	687a      	ldr	r2, [r7, #4]
 8010180:	683b      	ldr	r3, [r7, #0]
 8010182:	781b      	ldrb	r3, [r3, #0]
 8010184:	009b      	lsls	r3, r3, #2
 8010186:	441a      	add	r2, r3
 8010188:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 801018c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010190:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010194:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010198:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 801019c:	b29b      	uxth	r3, r3
 801019e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80101a0:	683b      	ldr	r3, [r7, #0]
 80101a2:	78db      	ldrb	r3, [r3, #3]
 80101a4:	2b01      	cmp	r3, #1
 80101a6:	d024      	beq.n	80101f2 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80101a8:	687a      	ldr	r2, [r7, #4]
 80101aa:	683b      	ldr	r3, [r7, #0]
 80101ac:	781b      	ldrb	r3, [r3, #0]
 80101ae:	009b      	lsls	r3, r3, #2
 80101b0:	4413      	add	r3, r2
 80101b2:	881b      	ldrh	r3, [r3, #0]
 80101b4:	b29b      	uxth	r3, r3
 80101b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80101ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80101be:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 80101c2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80101c6:	f083 0320 	eor.w	r3, r3, #32
 80101ca:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 80101ce:	687a      	ldr	r2, [r7, #4]
 80101d0:	683b      	ldr	r3, [r7, #0]
 80101d2:	781b      	ldrb	r3, [r3, #0]
 80101d4:	009b      	lsls	r3, r3, #2
 80101d6:	441a      	add	r2, r3
 80101d8:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80101dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80101e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80101e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80101e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80101ec:	b29b      	uxth	r3, r3
 80101ee:	8013      	strh	r3, [r2, #0]
 80101f0:	e01d      	b.n	801022e <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80101f2:	687a      	ldr	r2, [r7, #4]
 80101f4:	683b      	ldr	r3, [r7, #0]
 80101f6:	781b      	ldrb	r3, [r3, #0]
 80101f8:	009b      	lsls	r3, r3, #2
 80101fa:	4413      	add	r3, r2
 80101fc:	881b      	ldrh	r3, [r3, #0]
 80101fe:	b29b      	uxth	r3, r3
 8010200:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010204:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010208:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 801020c:	687a      	ldr	r2, [r7, #4]
 801020e:	683b      	ldr	r3, [r7, #0]
 8010210:	781b      	ldrb	r3, [r3, #0]
 8010212:	009b      	lsls	r3, r3, #2
 8010214:	441a      	add	r2, r3
 8010216:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 801021a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801021e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010222:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010226:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801022a:	b29b      	uxth	r3, r3
 801022c:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 801022e:	687a      	ldr	r2, [r7, #4]
 8010230:	683b      	ldr	r3, [r7, #0]
 8010232:	781b      	ldrb	r3, [r3, #0]
 8010234:	009b      	lsls	r3, r3, #2
 8010236:	4413      	add	r3, r2
 8010238:	881b      	ldrh	r3, [r3, #0]
 801023a:	b29b      	uxth	r3, r3
 801023c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010240:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010244:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8010248:	687a      	ldr	r2, [r7, #4]
 801024a:	683b      	ldr	r3, [r7, #0]
 801024c:	781b      	ldrb	r3, [r3, #0]
 801024e:	009b      	lsls	r3, r3, #2
 8010250:	441a      	add	r2, r3
 8010252:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8010256:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801025a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801025e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010262:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010266:	b29b      	uxth	r3, r3
 8010268:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 801026a:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 801026e:	4618      	mov	r0, r3
 8010270:	379c      	adds	r7, #156	@ 0x9c
 8010272:	46bd      	mov	sp, r7
 8010274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010278:	4770      	bx	lr
 801027a:	bf00      	nop

0801027c <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 801027c:	b480      	push	{r7}
 801027e:	b08d      	sub	sp, #52	@ 0x34
 8010280:	af00      	add	r7, sp, #0
 8010282:	6078      	str	r0, [r7, #4]
 8010284:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8010286:	683b      	ldr	r3, [r7, #0]
 8010288:	7b1b      	ldrb	r3, [r3, #12]
 801028a:	2b00      	cmp	r3, #0
 801028c:	f040 808e 	bne.w	80103ac <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8010290:	683b      	ldr	r3, [r7, #0]
 8010292:	785b      	ldrb	r3, [r3, #1]
 8010294:	2b00      	cmp	r3, #0
 8010296:	d044      	beq.n	8010322 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8010298:	687a      	ldr	r2, [r7, #4]
 801029a:	683b      	ldr	r3, [r7, #0]
 801029c:	781b      	ldrb	r3, [r3, #0]
 801029e:	009b      	lsls	r3, r3, #2
 80102a0:	4413      	add	r3, r2
 80102a2:	881b      	ldrh	r3, [r3, #0]
 80102a4:	81bb      	strh	r3, [r7, #12]
 80102a6:	89bb      	ldrh	r3, [r7, #12]
 80102a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80102ac:	2b00      	cmp	r3, #0
 80102ae:	d01b      	beq.n	80102e8 <USB_DeactivateEndpoint+0x6c>
 80102b0:	687a      	ldr	r2, [r7, #4]
 80102b2:	683b      	ldr	r3, [r7, #0]
 80102b4:	781b      	ldrb	r3, [r3, #0]
 80102b6:	009b      	lsls	r3, r3, #2
 80102b8:	4413      	add	r3, r2
 80102ba:	881b      	ldrh	r3, [r3, #0]
 80102bc:	b29b      	uxth	r3, r3
 80102be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80102c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80102c6:	817b      	strh	r3, [r7, #10]
 80102c8:	687a      	ldr	r2, [r7, #4]
 80102ca:	683b      	ldr	r3, [r7, #0]
 80102cc:	781b      	ldrb	r3, [r3, #0]
 80102ce:	009b      	lsls	r3, r3, #2
 80102d0:	441a      	add	r2, r3
 80102d2:	897b      	ldrh	r3, [r7, #10]
 80102d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80102d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80102dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80102e0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80102e4:	b29b      	uxth	r3, r3
 80102e6:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80102e8:	687a      	ldr	r2, [r7, #4]
 80102ea:	683b      	ldr	r3, [r7, #0]
 80102ec:	781b      	ldrb	r3, [r3, #0]
 80102ee:	009b      	lsls	r3, r3, #2
 80102f0:	4413      	add	r3, r2
 80102f2:	881b      	ldrh	r3, [r3, #0]
 80102f4:	b29b      	uxth	r3, r3
 80102f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80102fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80102fe:	813b      	strh	r3, [r7, #8]
 8010300:	687a      	ldr	r2, [r7, #4]
 8010302:	683b      	ldr	r3, [r7, #0]
 8010304:	781b      	ldrb	r3, [r3, #0]
 8010306:	009b      	lsls	r3, r3, #2
 8010308:	441a      	add	r2, r3
 801030a:	893b      	ldrh	r3, [r7, #8]
 801030c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010310:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010314:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010318:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801031c:	b29b      	uxth	r3, r3
 801031e:	8013      	strh	r3, [r2, #0]
 8010320:	e192      	b.n	8010648 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8010322:	687a      	ldr	r2, [r7, #4]
 8010324:	683b      	ldr	r3, [r7, #0]
 8010326:	781b      	ldrb	r3, [r3, #0]
 8010328:	009b      	lsls	r3, r3, #2
 801032a:	4413      	add	r3, r2
 801032c:	881b      	ldrh	r3, [r3, #0]
 801032e:	827b      	strh	r3, [r7, #18]
 8010330:	8a7b      	ldrh	r3, [r7, #18]
 8010332:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010336:	2b00      	cmp	r3, #0
 8010338:	d01b      	beq.n	8010372 <USB_DeactivateEndpoint+0xf6>
 801033a:	687a      	ldr	r2, [r7, #4]
 801033c:	683b      	ldr	r3, [r7, #0]
 801033e:	781b      	ldrb	r3, [r3, #0]
 8010340:	009b      	lsls	r3, r3, #2
 8010342:	4413      	add	r3, r2
 8010344:	881b      	ldrh	r3, [r3, #0]
 8010346:	b29b      	uxth	r3, r3
 8010348:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801034c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010350:	823b      	strh	r3, [r7, #16]
 8010352:	687a      	ldr	r2, [r7, #4]
 8010354:	683b      	ldr	r3, [r7, #0]
 8010356:	781b      	ldrb	r3, [r3, #0]
 8010358:	009b      	lsls	r3, r3, #2
 801035a:	441a      	add	r2, r3
 801035c:	8a3b      	ldrh	r3, [r7, #16]
 801035e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010362:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010366:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 801036a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801036e:	b29b      	uxth	r3, r3
 8010370:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8010372:	687a      	ldr	r2, [r7, #4]
 8010374:	683b      	ldr	r3, [r7, #0]
 8010376:	781b      	ldrb	r3, [r3, #0]
 8010378:	009b      	lsls	r3, r3, #2
 801037a:	4413      	add	r3, r2
 801037c:	881b      	ldrh	r3, [r3, #0]
 801037e:	b29b      	uxth	r3, r3
 8010380:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010384:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010388:	81fb      	strh	r3, [r7, #14]
 801038a:	687a      	ldr	r2, [r7, #4]
 801038c:	683b      	ldr	r3, [r7, #0]
 801038e:	781b      	ldrb	r3, [r3, #0]
 8010390:	009b      	lsls	r3, r3, #2
 8010392:	441a      	add	r2, r3
 8010394:	89fb      	ldrh	r3, [r7, #14]
 8010396:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801039a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801039e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80103a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80103a6:	b29b      	uxth	r3, r3
 80103a8:	8013      	strh	r3, [r2, #0]
 80103aa:	e14d      	b.n	8010648 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80103ac:	683b      	ldr	r3, [r7, #0]
 80103ae:	785b      	ldrb	r3, [r3, #1]
 80103b0:	2b00      	cmp	r3, #0
 80103b2:	f040 80a5 	bne.w	8010500 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80103b6:	687a      	ldr	r2, [r7, #4]
 80103b8:	683b      	ldr	r3, [r7, #0]
 80103ba:	781b      	ldrb	r3, [r3, #0]
 80103bc:	009b      	lsls	r3, r3, #2
 80103be:	4413      	add	r3, r2
 80103c0:	881b      	ldrh	r3, [r3, #0]
 80103c2:	843b      	strh	r3, [r7, #32]
 80103c4:	8c3b      	ldrh	r3, [r7, #32]
 80103c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80103ca:	2b00      	cmp	r3, #0
 80103cc:	d01b      	beq.n	8010406 <USB_DeactivateEndpoint+0x18a>
 80103ce:	687a      	ldr	r2, [r7, #4]
 80103d0:	683b      	ldr	r3, [r7, #0]
 80103d2:	781b      	ldrb	r3, [r3, #0]
 80103d4:	009b      	lsls	r3, r3, #2
 80103d6:	4413      	add	r3, r2
 80103d8:	881b      	ldrh	r3, [r3, #0]
 80103da:	b29b      	uxth	r3, r3
 80103dc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80103e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80103e4:	83fb      	strh	r3, [r7, #30]
 80103e6:	687a      	ldr	r2, [r7, #4]
 80103e8:	683b      	ldr	r3, [r7, #0]
 80103ea:	781b      	ldrb	r3, [r3, #0]
 80103ec:	009b      	lsls	r3, r3, #2
 80103ee:	441a      	add	r2, r3
 80103f0:	8bfb      	ldrh	r3, [r7, #30]
 80103f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80103f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80103fa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80103fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010402:	b29b      	uxth	r3, r3
 8010404:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8010406:	687a      	ldr	r2, [r7, #4]
 8010408:	683b      	ldr	r3, [r7, #0]
 801040a:	781b      	ldrb	r3, [r3, #0]
 801040c:	009b      	lsls	r3, r3, #2
 801040e:	4413      	add	r3, r2
 8010410:	881b      	ldrh	r3, [r3, #0]
 8010412:	83bb      	strh	r3, [r7, #28]
 8010414:	8bbb      	ldrh	r3, [r7, #28]
 8010416:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801041a:	2b00      	cmp	r3, #0
 801041c:	d01b      	beq.n	8010456 <USB_DeactivateEndpoint+0x1da>
 801041e:	687a      	ldr	r2, [r7, #4]
 8010420:	683b      	ldr	r3, [r7, #0]
 8010422:	781b      	ldrb	r3, [r3, #0]
 8010424:	009b      	lsls	r3, r3, #2
 8010426:	4413      	add	r3, r2
 8010428:	881b      	ldrh	r3, [r3, #0]
 801042a:	b29b      	uxth	r3, r3
 801042c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010430:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010434:	837b      	strh	r3, [r7, #26]
 8010436:	687a      	ldr	r2, [r7, #4]
 8010438:	683b      	ldr	r3, [r7, #0]
 801043a:	781b      	ldrb	r3, [r3, #0]
 801043c:	009b      	lsls	r3, r3, #2
 801043e:	441a      	add	r2, r3
 8010440:	8b7b      	ldrh	r3, [r7, #26]
 8010442:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010446:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801044a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801044e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8010452:	b29b      	uxth	r3, r3
 8010454:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8010456:	687a      	ldr	r2, [r7, #4]
 8010458:	683b      	ldr	r3, [r7, #0]
 801045a:	781b      	ldrb	r3, [r3, #0]
 801045c:	009b      	lsls	r3, r3, #2
 801045e:	4413      	add	r3, r2
 8010460:	881b      	ldrh	r3, [r3, #0]
 8010462:	b29b      	uxth	r3, r3
 8010464:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010468:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801046c:	833b      	strh	r3, [r7, #24]
 801046e:	687a      	ldr	r2, [r7, #4]
 8010470:	683b      	ldr	r3, [r7, #0]
 8010472:	781b      	ldrb	r3, [r3, #0]
 8010474:	009b      	lsls	r3, r3, #2
 8010476:	441a      	add	r2, r3
 8010478:	8b3b      	ldrh	r3, [r7, #24]
 801047a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801047e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010482:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010486:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 801048a:	b29b      	uxth	r3, r3
 801048c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 801048e:	687a      	ldr	r2, [r7, #4]
 8010490:	683b      	ldr	r3, [r7, #0]
 8010492:	781b      	ldrb	r3, [r3, #0]
 8010494:	009b      	lsls	r3, r3, #2
 8010496:	4413      	add	r3, r2
 8010498:	881b      	ldrh	r3, [r3, #0]
 801049a:	b29b      	uxth	r3, r3
 801049c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80104a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80104a4:	82fb      	strh	r3, [r7, #22]
 80104a6:	687a      	ldr	r2, [r7, #4]
 80104a8:	683b      	ldr	r3, [r7, #0]
 80104aa:	781b      	ldrb	r3, [r3, #0]
 80104ac:	009b      	lsls	r3, r3, #2
 80104ae:	441a      	add	r2, r3
 80104b0:	8afb      	ldrh	r3, [r7, #22]
 80104b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80104b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80104ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80104be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80104c2:	b29b      	uxth	r3, r3
 80104c4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80104c6:	687a      	ldr	r2, [r7, #4]
 80104c8:	683b      	ldr	r3, [r7, #0]
 80104ca:	781b      	ldrb	r3, [r3, #0]
 80104cc:	009b      	lsls	r3, r3, #2
 80104ce:	4413      	add	r3, r2
 80104d0:	881b      	ldrh	r3, [r3, #0]
 80104d2:	b29b      	uxth	r3, r3
 80104d4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80104d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80104dc:	82bb      	strh	r3, [r7, #20]
 80104de:	687a      	ldr	r2, [r7, #4]
 80104e0:	683b      	ldr	r3, [r7, #0]
 80104e2:	781b      	ldrb	r3, [r3, #0]
 80104e4:	009b      	lsls	r3, r3, #2
 80104e6:	441a      	add	r2, r3
 80104e8:	8abb      	ldrh	r3, [r7, #20]
 80104ea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80104ee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80104f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80104f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80104fa:	b29b      	uxth	r3, r3
 80104fc:	8013      	strh	r3, [r2, #0]
 80104fe:	e0a3      	b.n	8010648 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8010500:	687a      	ldr	r2, [r7, #4]
 8010502:	683b      	ldr	r3, [r7, #0]
 8010504:	781b      	ldrb	r3, [r3, #0]
 8010506:	009b      	lsls	r3, r3, #2
 8010508:	4413      	add	r3, r2
 801050a:	881b      	ldrh	r3, [r3, #0]
 801050c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801050e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010510:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010514:	2b00      	cmp	r3, #0
 8010516:	d01b      	beq.n	8010550 <USB_DeactivateEndpoint+0x2d4>
 8010518:	687a      	ldr	r2, [r7, #4]
 801051a:	683b      	ldr	r3, [r7, #0]
 801051c:	781b      	ldrb	r3, [r3, #0]
 801051e:	009b      	lsls	r3, r3, #2
 8010520:	4413      	add	r3, r2
 8010522:	881b      	ldrh	r3, [r3, #0]
 8010524:	b29b      	uxth	r3, r3
 8010526:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801052a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801052e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8010530:	687a      	ldr	r2, [r7, #4]
 8010532:	683b      	ldr	r3, [r7, #0]
 8010534:	781b      	ldrb	r3, [r3, #0]
 8010536:	009b      	lsls	r3, r3, #2
 8010538:	441a      	add	r2, r3
 801053a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801053c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010540:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010544:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8010548:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801054c:	b29b      	uxth	r3, r3
 801054e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8010550:	687a      	ldr	r2, [r7, #4]
 8010552:	683b      	ldr	r3, [r7, #0]
 8010554:	781b      	ldrb	r3, [r3, #0]
 8010556:	009b      	lsls	r3, r3, #2
 8010558:	4413      	add	r3, r2
 801055a:	881b      	ldrh	r3, [r3, #0]
 801055c:	857b      	strh	r3, [r7, #42]	@ 0x2a
 801055e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8010560:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010564:	2b00      	cmp	r3, #0
 8010566:	d01b      	beq.n	80105a0 <USB_DeactivateEndpoint+0x324>
 8010568:	687a      	ldr	r2, [r7, #4]
 801056a:	683b      	ldr	r3, [r7, #0]
 801056c:	781b      	ldrb	r3, [r3, #0]
 801056e:	009b      	lsls	r3, r3, #2
 8010570:	4413      	add	r3, r2
 8010572:	881b      	ldrh	r3, [r3, #0]
 8010574:	b29b      	uxth	r3, r3
 8010576:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801057a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801057e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8010580:	687a      	ldr	r2, [r7, #4]
 8010582:	683b      	ldr	r3, [r7, #0]
 8010584:	781b      	ldrb	r3, [r3, #0]
 8010586:	009b      	lsls	r3, r3, #2
 8010588:	441a      	add	r2, r3
 801058a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801058c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010590:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010594:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010598:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 801059c:	b29b      	uxth	r3, r3
 801059e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80105a0:	687a      	ldr	r2, [r7, #4]
 80105a2:	683b      	ldr	r3, [r7, #0]
 80105a4:	781b      	ldrb	r3, [r3, #0]
 80105a6:	009b      	lsls	r3, r3, #2
 80105a8:	4413      	add	r3, r2
 80105aa:	881b      	ldrh	r3, [r3, #0]
 80105ac:	b29b      	uxth	r3, r3
 80105ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80105b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80105b6:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80105b8:	687a      	ldr	r2, [r7, #4]
 80105ba:	683b      	ldr	r3, [r7, #0]
 80105bc:	781b      	ldrb	r3, [r3, #0]
 80105be:	009b      	lsls	r3, r3, #2
 80105c0:	441a      	add	r2, r3
 80105c2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80105c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80105c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80105cc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80105d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80105d4:	b29b      	uxth	r3, r3
 80105d6:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80105d8:	687a      	ldr	r2, [r7, #4]
 80105da:	683b      	ldr	r3, [r7, #0]
 80105dc:	781b      	ldrb	r3, [r3, #0]
 80105de:	009b      	lsls	r3, r3, #2
 80105e0:	4413      	add	r3, r2
 80105e2:	881b      	ldrh	r3, [r3, #0]
 80105e4:	b29b      	uxth	r3, r3
 80105e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80105ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80105ee:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80105f0:	687a      	ldr	r2, [r7, #4]
 80105f2:	683b      	ldr	r3, [r7, #0]
 80105f4:	781b      	ldrb	r3, [r3, #0]
 80105f6:	009b      	lsls	r3, r3, #2
 80105f8:	441a      	add	r2, r3
 80105fa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80105fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010600:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010604:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010608:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801060c:	b29b      	uxth	r3, r3
 801060e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8010610:	687a      	ldr	r2, [r7, #4]
 8010612:	683b      	ldr	r3, [r7, #0]
 8010614:	781b      	ldrb	r3, [r3, #0]
 8010616:	009b      	lsls	r3, r3, #2
 8010618:	4413      	add	r3, r2
 801061a:	881b      	ldrh	r3, [r3, #0]
 801061c:	b29b      	uxth	r3, r3
 801061e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010622:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010626:	847b      	strh	r3, [r7, #34]	@ 0x22
 8010628:	687a      	ldr	r2, [r7, #4]
 801062a:	683b      	ldr	r3, [r7, #0]
 801062c:	781b      	ldrb	r3, [r3, #0]
 801062e:	009b      	lsls	r3, r3, #2
 8010630:	441a      	add	r2, r3
 8010632:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010634:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010638:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801063c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010640:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010644:	b29b      	uxth	r3, r3
 8010646:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8010648:	2300      	movs	r3, #0
}
 801064a:	4618      	mov	r0, r3
 801064c:	3734      	adds	r7, #52	@ 0x34
 801064e:	46bd      	mov	sp, r7
 8010650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010654:	4770      	bx	lr

08010656 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8010656:	b580      	push	{r7, lr}
 8010658:	b0ac      	sub	sp, #176	@ 0xb0
 801065a:	af00      	add	r7, sp, #0
 801065c:	6078      	str	r0, [r7, #4]
 801065e:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8010660:	683b      	ldr	r3, [r7, #0]
 8010662:	785b      	ldrb	r3, [r3, #1]
 8010664:	2b01      	cmp	r3, #1
 8010666:	f040 84ca 	bne.w	8010ffe <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 801066a:	683b      	ldr	r3, [r7, #0]
 801066c:	699a      	ldr	r2, [r3, #24]
 801066e:	683b      	ldr	r3, [r7, #0]
 8010670:	691b      	ldr	r3, [r3, #16]
 8010672:	429a      	cmp	r2, r3
 8010674:	d904      	bls.n	8010680 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 8010676:	683b      	ldr	r3, [r7, #0]
 8010678:	691b      	ldr	r3, [r3, #16]
 801067a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 801067e:	e003      	b.n	8010688 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8010680:	683b      	ldr	r3, [r7, #0]
 8010682:	699b      	ldr	r3, [r3, #24]
 8010684:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8010688:	683b      	ldr	r3, [r7, #0]
 801068a:	7b1b      	ldrb	r3, [r3, #12]
 801068c:	2b00      	cmp	r3, #0
 801068e:	d122      	bne.n	80106d6 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8010690:	683b      	ldr	r3, [r7, #0]
 8010692:	6959      	ldr	r1, [r3, #20]
 8010694:	683b      	ldr	r3, [r7, #0]
 8010696:	88da      	ldrh	r2, [r3, #6]
 8010698:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801069c:	b29b      	uxth	r3, r3
 801069e:	6878      	ldr	r0, [r7, #4]
 80106a0:	f000 febd 	bl	801141e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	613b      	str	r3, [r7, #16]
 80106a8:	687b      	ldr	r3, [r7, #4]
 80106aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80106ae:	b29b      	uxth	r3, r3
 80106b0:	461a      	mov	r2, r3
 80106b2:	693b      	ldr	r3, [r7, #16]
 80106b4:	4413      	add	r3, r2
 80106b6:	613b      	str	r3, [r7, #16]
 80106b8:	683b      	ldr	r3, [r7, #0]
 80106ba:	781b      	ldrb	r3, [r3, #0]
 80106bc:	00da      	lsls	r2, r3, #3
 80106be:	693b      	ldr	r3, [r7, #16]
 80106c0:	4413      	add	r3, r2
 80106c2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80106c6:	60fb      	str	r3, [r7, #12]
 80106c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80106cc:	b29a      	uxth	r2, r3
 80106ce:	68fb      	ldr	r3, [r7, #12]
 80106d0:	801a      	strh	r2, [r3, #0]
 80106d2:	f000 bc6f 	b.w	8010fb4 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80106d6:	683b      	ldr	r3, [r7, #0]
 80106d8:	78db      	ldrb	r3, [r3, #3]
 80106da:	2b02      	cmp	r3, #2
 80106dc:	f040 831e 	bne.w	8010d1c <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80106e0:	683b      	ldr	r3, [r7, #0]
 80106e2:	6a1a      	ldr	r2, [r3, #32]
 80106e4:	683b      	ldr	r3, [r7, #0]
 80106e6:	691b      	ldr	r3, [r3, #16]
 80106e8:	429a      	cmp	r2, r3
 80106ea:	f240 82cf 	bls.w	8010c8c <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80106ee:	687a      	ldr	r2, [r7, #4]
 80106f0:	683b      	ldr	r3, [r7, #0]
 80106f2:	781b      	ldrb	r3, [r3, #0]
 80106f4:	009b      	lsls	r3, r3, #2
 80106f6:	4413      	add	r3, r2
 80106f8:	881b      	ldrh	r3, [r3, #0]
 80106fa:	b29b      	uxth	r3, r3
 80106fc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010700:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010704:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8010708:	687a      	ldr	r2, [r7, #4]
 801070a:	683b      	ldr	r3, [r7, #0]
 801070c:	781b      	ldrb	r3, [r3, #0]
 801070e:	009b      	lsls	r3, r3, #2
 8010710:	441a      	add	r2, r3
 8010712:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8010716:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801071a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801071e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8010722:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010726:	b29b      	uxth	r3, r3
 8010728:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 801072a:	683b      	ldr	r3, [r7, #0]
 801072c:	6a1a      	ldr	r2, [r3, #32]
 801072e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010732:	1ad2      	subs	r2, r2, r3
 8010734:	683b      	ldr	r3, [r7, #0]
 8010736:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8010738:	687a      	ldr	r2, [r7, #4]
 801073a:	683b      	ldr	r3, [r7, #0]
 801073c:	781b      	ldrb	r3, [r3, #0]
 801073e:	009b      	lsls	r3, r3, #2
 8010740:	4413      	add	r3, r2
 8010742:	881b      	ldrh	r3, [r3, #0]
 8010744:	b29b      	uxth	r3, r3
 8010746:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801074a:	2b00      	cmp	r3, #0
 801074c:	f000 814f 	beq.w	80109ee <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8010750:	687b      	ldr	r3, [r7, #4]
 8010752:	633b      	str	r3, [r7, #48]	@ 0x30
 8010754:	683b      	ldr	r3, [r7, #0]
 8010756:	785b      	ldrb	r3, [r3, #1]
 8010758:	2b00      	cmp	r3, #0
 801075a:	d16b      	bne.n	8010834 <USB_EPStartXfer+0x1de>
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010760:	687b      	ldr	r3, [r7, #4]
 8010762:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010766:	b29b      	uxth	r3, r3
 8010768:	461a      	mov	r2, r3
 801076a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801076c:	4413      	add	r3, r2
 801076e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010770:	683b      	ldr	r3, [r7, #0]
 8010772:	781b      	ldrb	r3, [r3, #0]
 8010774:	00da      	lsls	r2, r3, #3
 8010776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010778:	4413      	add	r3, r2
 801077a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 801077e:	627b      	str	r3, [r7, #36]	@ 0x24
 8010780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010782:	881b      	ldrh	r3, [r3, #0]
 8010784:	b29b      	uxth	r3, r3
 8010786:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801078a:	b29a      	uxth	r2, r3
 801078c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801078e:	801a      	strh	r2, [r3, #0]
 8010790:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010794:	2b00      	cmp	r3, #0
 8010796:	d10a      	bne.n	80107ae <USB_EPStartXfer+0x158>
 8010798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801079a:	881b      	ldrh	r3, [r3, #0]
 801079c:	b29b      	uxth	r3, r3
 801079e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80107a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80107a6:	b29a      	uxth	r2, r3
 80107a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80107aa:	801a      	strh	r2, [r3, #0]
 80107ac:	e05b      	b.n	8010866 <USB_EPStartXfer+0x210>
 80107ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80107b2:	2b3e      	cmp	r3, #62	@ 0x3e
 80107b4:	d81c      	bhi.n	80107f0 <USB_EPStartXfer+0x19a>
 80107b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80107ba:	085b      	lsrs	r3, r3, #1
 80107bc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80107c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80107c4:	f003 0301 	and.w	r3, r3, #1
 80107c8:	2b00      	cmp	r3, #0
 80107ca:	d004      	beq.n	80107d6 <USB_EPStartXfer+0x180>
 80107cc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80107d0:	3301      	adds	r3, #1
 80107d2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80107d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80107d8:	881b      	ldrh	r3, [r3, #0]
 80107da:	b29a      	uxth	r2, r3
 80107dc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80107e0:	b29b      	uxth	r3, r3
 80107e2:	029b      	lsls	r3, r3, #10
 80107e4:	b29b      	uxth	r3, r3
 80107e6:	4313      	orrs	r3, r2
 80107e8:	b29a      	uxth	r2, r3
 80107ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80107ec:	801a      	strh	r2, [r3, #0]
 80107ee:	e03a      	b.n	8010866 <USB_EPStartXfer+0x210>
 80107f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80107f4:	095b      	lsrs	r3, r3, #5
 80107f6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80107fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80107fe:	f003 031f 	and.w	r3, r3, #31
 8010802:	2b00      	cmp	r3, #0
 8010804:	d104      	bne.n	8010810 <USB_EPStartXfer+0x1ba>
 8010806:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801080a:	3b01      	subs	r3, #1
 801080c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8010810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010812:	881b      	ldrh	r3, [r3, #0]
 8010814:	b29a      	uxth	r2, r3
 8010816:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801081a:	b29b      	uxth	r3, r3
 801081c:	029b      	lsls	r3, r3, #10
 801081e:	b29b      	uxth	r3, r3
 8010820:	4313      	orrs	r3, r2
 8010822:	b29b      	uxth	r3, r3
 8010824:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010828:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801082c:	b29a      	uxth	r2, r3
 801082e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010830:	801a      	strh	r2, [r3, #0]
 8010832:	e018      	b.n	8010866 <USB_EPStartXfer+0x210>
 8010834:	683b      	ldr	r3, [r7, #0]
 8010836:	785b      	ldrb	r3, [r3, #1]
 8010838:	2b01      	cmp	r3, #1
 801083a:	d114      	bne.n	8010866 <USB_EPStartXfer+0x210>
 801083c:	687b      	ldr	r3, [r7, #4]
 801083e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010842:	b29b      	uxth	r3, r3
 8010844:	461a      	mov	r2, r3
 8010846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010848:	4413      	add	r3, r2
 801084a:	633b      	str	r3, [r7, #48]	@ 0x30
 801084c:	683b      	ldr	r3, [r7, #0]
 801084e:	781b      	ldrb	r3, [r3, #0]
 8010850:	00da      	lsls	r2, r3, #3
 8010852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010854:	4413      	add	r3, r2
 8010856:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 801085a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801085c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010860:	b29a      	uxth	r2, r3
 8010862:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010864:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8010866:	683b      	ldr	r3, [r7, #0]
 8010868:	895b      	ldrh	r3, [r3, #10]
 801086a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801086e:	683b      	ldr	r3, [r7, #0]
 8010870:	6959      	ldr	r1, [r3, #20]
 8010872:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010876:	b29b      	uxth	r3, r3
 8010878:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 801087c:	6878      	ldr	r0, [r7, #4]
 801087e:	f000 fdce 	bl	801141e <USB_WritePMA>
            ep->xfer_buff += len;
 8010882:	683b      	ldr	r3, [r7, #0]
 8010884:	695a      	ldr	r2, [r3, #20]
 8010886:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801088a:	441a      	add	r2, r3
 801088c:	683b      	ldr	r3, [r7, #0]
 801088e:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8010890:	683b      	ldr	r3, [r7, #0]
 8010892:	6a1a      	ldr	r2, [r3, #32]
 8010894:	683b      	ldr	r3, [r7, #0]
 8010896:	691b      	ldr	r3, [r3, #16]
 8010898:	429a      	cmp	r2, r3
 801089a:	d907      	bls.n	80108ac <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 801089c:	683b      	ldr	r3, [r7, #0]
 801089e:	6a1a      	ldr	r2, [r3, #32]
 80108a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80108a4:	1ad2      	subs	r2, r2, r3
 80108a6:	683b      	ldr	r3, [r7, #0]
 80108a8:	621a      	str	r2, [r3, #32]
 80108aa:	e006      	b.n	80108ba <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 80108ac:	683b      	ldr	r3, [r7, #0]
 80108ae:	6a1b      	ldr	r3, [r3, #32]
 80108b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 80108b4:	683b      	ldr	r3, [r7, #0]
 80108b6:	2200      	movs	r2, #0
 80108b8:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80108ba:	683b      	ldr	r3, [r7, #0]
 80108bc:	785b      	ldrb	r3, [r3, #1]
 80108be:	2b00      	cmp	r3, #0
 80108c0:	d16b      	bne.n	801099a <USB_EPStartXfer+0x344>
 80108c2:	687b      	ldr	r3, [r7, #4]
 80108c4:	61bb      	str	r3, [r7, #24]
 80108c6:	687b      	ldr	r3, [r7, #4]
 80108c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80108cc:	b29b      	uxth	r3, r3
 80108ce:	461a      	mov	r2, r3
 80108d0:	69bb      	ldr	r3, [r7, #24]
 80108d2:	4413      	add	r3, r2
 80108d4:	61bb      	str	r3, [r7, #24]
 80108d6:	683b      	ldr	r3, [r7, #0]
 80108d8:	781b      	ldrb	r3, [r3, #0]
 80108da:	00da      	lsls	r2, r3, #3
 80108dc:	69bb      	ldr	r3, [r7, #24]
 80108de:	4413      	add	r3, r2
 80108e0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80108e4:	617b      	str	r3, [r7, #20]
 80108e6:	697b      	ldr	r3, [r7, #20]
 80108e8:	881b      	ldrh	r3, [r3, #0]
 80108ea:	b29b      	uxth	r3, r3
 80108ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80108f0:	b29a      	uxth	r2, r3
 80108f2:	697b      	ldr	r3, [r7, #20]
 80108f4:	801a      	strh	r2, [r3, #0]
 80108f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80108fa:	2b00      	cmp	r3, #0
 80108fc:	d10a      	bne.n	8010914 <USB_EPStartXfer+0x2be>
 80108fe:	697b      	ldr	r3, [r7, #20]
 8010900:	881b      	ldrh	r3, [r3, #0]
 8010902:	b29b      	uxth	r3, r3
 8010904:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010908:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801090c:	b29a      	uxth	r2, r3
 801090e:	697b      	ldr	r3, [r7, #20]
 8010910:	801a      	strh	r2, [r3, #0]
 8010912:	e05d      	b.n	80109d0 <USB_EPStartXfer+0x37a>
 8010914:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010918:	2b3e      	cmp	r3, #62	@ 0x3e
 801091a:	d81c      	bhi.n	8010956 <USB_EPStartXfer+0x300>
 801091c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010920:	085b      	lsrs	r3, r3, #1
 8010922:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8010926:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801092a:	f003 0301 	and.w	r3, r3, #1
 801092e:	2b00      	cmp	r3, #0
 8010930:	d004      	beq.n	801093c <USB_EPStartXfer+0x2e6>
 8010932:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8010936:	3301      	adds	r3, #1
 8010938:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 801093c:	697b      	ldr	r3, [r7, #20]
 801093e:	881b      	ldrh	r3, [r3, #0]
 8010940:	b29a      	uxth	r2, r3
 8010942:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8010946:	b29b      	uxth	r3, r3
 8010948:	029b      	lsls	r3, r3, #10
 801094a:	b29b      	uxth	r3, r3
 801094c:	4313      	orrs	r3, r2
 801094e:	b29a      	uxth	r2, r3
 8010950:	697b      	ldr	r3, [r7, #20]
 8010952:	801a      	strh	r2, [r3, #0]
 8010954:	e03c      	b.n	80109d0 <USB_EPStartXfer+0x37a>
 8010956:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801095a:	095b      	lsrs	r3, r3, #5
 801095c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8010960:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010964:	f003 031f 	and.w	r3, r3, #31
 8010968:	2b00      	cmp	r3, #0
 801096a:	d104      	bne.n	8010976 <USB_EPStartXfer+0x320>
 801096c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8010970:	3b01      	subs	r3, #1
 8010972:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8010976:	697b      	ldr	r3, [r7, #20]
 8010978:	881b      	ldrh	r3, [r3, #0]
 801097a:	b29a      	uxth	r2, r3
 801097c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8010980:	b29b      	uxth	r3, r3
 8010982:	029b      	lsls	r3, r3, #10
 8010984:	b29b      	uxth	r3, r3
 8010986:	4313      	orrs	r3, r2
 8010988:	b29b      	uxth	r3, r3
 801098a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801098e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010992:	b29a      	uxth	r2, r3
 8010994:	697b      	ldr	r3, [r7, #20]
 8010996:	801a      	strh	r2, [r3, #0]
 8010998:	e01a      	b.n	80109d0 <USB_EPStartXfer+0x37a>
 801099a:	683b      	ldr	r3, [r7, #0]
 801099c:	785b      	ldrb	r3, [r3, #1]
 801099e:	2b01      	cmp	r3, #1
 80109a0:	d116      	bne.n	80109d0 <USB_EPStartXfer+0x37a>
 80109a2:	687b      	ldr	r3, [r7, #4]
 80109a4:	623b      	str	r3, [r7, #32]
 80109a6:	687b      	ldr	r3, [r7, #4]
 80109a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80109ac:	b29b      	uxth	r3, r3
 80109ae:	461a      	mov	r2, r3
 80109b0:	6a3b      	ldr	r3, [r7, #32]
 80109b2:	4413      	add	r3, r2
 80109b4:	623b      	str	r3, [r7, #32]
 80109b6:	683b      	ldr	r3, [r7, #0]
 80109b8:	781b      	ldrb	r3, [r3, #0]
 80109ba:	00da      	lsls	r2, r3, #3
 80109bc:	6a3b      	ldr	r3, [r7, #32]
 80109be:	4413      	add	r3, r2
 80109c0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80109c4:	61fb      	str	r3, [r7, #28]
 80109c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80109ca:	b29a      	uxth	r2, r3
 80109cc:	69fb      	ldr	r3, [r7, #28]
 80109ce:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80109d0:	683b      	ldr	r3, [r7, #0]
 80109d2:	891b      	ldrh	r3, [r3, #8]
 80109d4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80109d8:	683b      	ldr	r3, [r7, #0]
 80109da:	6959      	ldr	r1, [r3, #20]
 80109dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80109e0:	b29b      	uxth	r3, r3
 80109e2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80109e6:	6878      	ldr	r0, [r7, #4]
 80109e8:	f000 fd19 	bl	801141e <USB_WritePMA>
 80109ec:	e2e2      	b.n	8010fb4 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80109ee:	683b      	ldr	r3, [r7, #0]
 80109f0:	785b      	ldrb	r3, [r3, #1]
 80109f2:	2b00      	cmp	r3, #0
 80109f4:	d16b      	bne.n	8010ace <USB_EPStartXfer+0x478>
 80109f6:	687b      	ldr	r3, [r7, #4]
 80109f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80109fa:	687b      	ldr	r3, [r7, #4]
 80109fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010a00:	b29b      	uxth	r3, r3
 8010a02:	461a      	mov	r2, r3
 8010a04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010a06:	4413      	add	r3, r2
 8010a08:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010a0a:	683b      	ldr	r3, [r7, #0]
 8010a0c:	781b      	ldrb	r3, [r3, #0]
 8010a0e:	00da      	lsls	r2, r3, #3
 8010a10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010a12:	4413      	add	r3, r2
 8010a14:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8010a18:	647b      	str	r3, [r7, #68]	@ 0x44
 8010a1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010a1c:	881b      	ldrh	r3, [r3, #0]
 8010a1e:	b29b      	uxth	r3, r3
 8010a20:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010a24:	b29a      	uxth	r2, r3
 8010a26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010a28:	801a      	strh	r2, [r3, #0]
 8010a2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010a2e:	2b00      	cmp	r3, #0
 8010a30:	d10a      	bne.n	8010a48 <USB_EPStartXfer+0x3f2>
 8010a32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010a34:	881b      	ldrh	r3, [r3, #0]
 8010a36:	b29b      	uxth	r3, r3
 8010a38:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010a3c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010a40:	b29a      	uxth	r2, r3
 8010a42:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010a44:	801a      	strh	r2, [r3, #0]
 8010a46:	e05d      	b.n	8010b04 <USB_EPStartXfer+0x4ae>
 8010a48:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010a4c:	2b3e      	cmp	r3, #62	@ 0x3e
 8010a4e:	d81c      	bhi.n	8010a8a <USB_EPStartXfer+0x434>
 8010a50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010a54:	085b      	lsrs	r3, r3, #1
 8010a56:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8010a5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010a5e:	f003 0301 	and.w	r3, r3, #1
 8010a62:	2b00      	cmp	r3, #0
 8010a64:	d004      	beq.n	8010a70 <USB_EPStartXfer+0x41a>
 8010a66:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8010a6a:	3301      	adds	r3, #1
 8010a6c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8010a70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010a72:	881b      	ldrh	r3, [r3, #0]
 8010a74:	b29a      	uxth	r2, r3
 8010a76:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8010a7a:	b29b      	uxth	r3, r3
 8010a7c:	029b      	lsls	r3, r3, #10
 8010a7e:	b29b      	uxth	r3, r3
 8010a80:	4313      	orrs	r3, r2
 8010a82:	b29a      	uxth	r2, r3
 8010a84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010a86:	801a      	strh	r2, [r3, #0]
 8010a88:	e03c      	b.n	8010b04 <USB_EPStartXfer+0x4ae>
 8010a8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010a8e:	095b      	lsrs	r3, r3, #5
 8010a90:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8010a94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010a98:	f003 031f 	and.w	r3, r3, #31
 8010a9c:	2b00      	cmp	r3, #0
 8010a9e:	d104      	bne.n	8010aaa <USB_EPStartXfer+0x454>
 8010aa0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8010aa4:	3b01      	subs	r3, #1
 8010aa6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8010aaa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010aac:	881b      	ldrh	r3, [r3, #0]
 8010aae:	b29a      	uxth	r2, r3
 8010ab0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8010ab4:	b29b      	uxth	r3, r3
 8010ab6:	029b      	lsls	r3, r3, #10
 8010ab8:	b29b      	uxth	r3, r3
 8010aba:	4313      	orrs	r3, r2
 8010abc:	b29b      	uxth	r3, r3
 8010abe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010ac2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010ac6:	b29a      	uxth	r2, r3
 8010ac8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010aca:	801a      	strh	r2, [r3, #0]
 8010acc:	e01a      	b.n	8010b04 <USB_EPStartXfer+0x4ae>
 8010ace:	683b      	ldr	r3, [r7, #0]
 8010ad0:	785b      	ldrb	r3, [r3, #1]
 8010ad2:	2b01      	cmp	r3, #1
 8010ad4:	d116      	bne.n	8010b04 <USB_EPStartXfer+0x4ae>
 8010ad6:	687b      	ldr	r3, [r7, #4]
 8010ad8:	653b      	str	r3, [r7, #80]	@ 0x50
 8010ada:	687b      	ldr	r3, [r7, #4]
 8010adc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010ae0:	b29b      	uxth	r3, r3
 8010ae2:	461a      	mov	r2, r3
 8010ae4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010ae6:	4413      	add	r3, r2
 8010ae8:	653b      	str	r3, [r7, #80]	@ 0x50
 8010aea:	683b      	ldr	r3, [r7, #0]
 8010aec:	781b      	ldrb	r3, [r3, #0]
 8010aee:	00da      	lsls	r2, r3, #3
 8010af0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010af2:	4413      	add	r3, r2
 8010af4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8010af8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010afa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010afe:	b29a      	uxth	r2, r3
 8010b00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010b02:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8010b04:	683b      	ldr	r3, [r7, #0]
 8010b06:	891b      	ldrh	r3, [r3, #8]
 8010b08:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8010b0c:	683b      	ldr	r3, [r7, #0]
 8010b0e:	6959      	ldr	r1, [r3, #20]
 8010b10:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010b14:	b29b      	uxth	r3, r3
 8010b16:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8010b1a:	6878      	ldr	r0, [r7, #4]
 8010b1c:	f000 fc7f 	bl	801141e <USB_WritePMA>
            ep->xfer_buff += len;
 8010b20:	683b      	ldr	r3, [r7, #0]
 8010b22:	695a      	ldr	r2, [r3, #20]
 8010b24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010b28:	441a      	add	r2, r3
 8010b2a:	683b      	ldr	r3, [r7, #0]
 8010b2c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8010b2e:	683b      	ldr	r3, [r7, #0]
 8010b30:	6a1a      	ldr	r2, [r3, #32]
 8010b32:	683b      	ldr	r3, [r7, #0]
 8010b34:	691b      	ldr	r3, [r3, #16]
 8010b36:	429a      	cmp	r2, r3
 8010b38:	d907      	bls.n	8010b4a <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8010b3a:	683b      	ldr	r3, [r7, #0]
 8010b3c:	6a1a      	ldr	r2, [r3, #32]
 8010b3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010b42:	1ad2      	subs	r2, r2, r3
 8010b44:	683b      	ldr	r3, [r7, #0]
 8010b46:	621a      	str	r2, [r3, #32]
 8010b48:	e006      	b.n	8010b58 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 8010b4a:	683b      	ldr	r3, [r7, #0]
 8010b4c:	6a1b      	ldr	r3, [r3, #32]
 8010b4e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8010b52:	683b      	ldr	r3, [r7, #0]
 8010b54:	2200      	movs	r2, #0
 8010b56:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8010b58:	687b      	ldr	r3, [r7, #4]
 8010b5a:	643b      	str	r3, [r7, #64]	@ 0x40
 8010b5c:	683b      	ldr	r3, [r7, #0]
 8010b5e:	785b      	ldrb	r3, [r3, #1]
 8010b60:	2b00      	cmp	r3, #0
 8010b62:	d16b      	bne.n	8010c3c <USB_EPStartXfer+0x5e6>
 8010b64:	687b      	ldr	r3, [r7, #4]
 8010b66:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010b68:	687b      	ldr	r3, [r7, #4]
 8010b6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010b6e:	b29b      	uxth	r3, r3
 8010b70:	461a      	mov	r2, r3
 8010b72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b74:	4413      	add	r3, r2
 8010b76:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010b78:	683b      	ldr	r3, [r7, #0]
 8010b7a:	781b      	ldrb	r3, [r3, #0]
 8010b7c:	00da      	lsls	r2, r3, #3
 8010b7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b80:	4413      	add	r3, r2
 8010b82:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8010b86:	637b      	str	r3, [r7, #52]	@ 0x34
 8010b88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010b8a:	881b      	ldrh	r3, [r3, #0]
 8010b8c:	b29b      	uxth	r3, r3
 8010b8e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010b92:	b29a      	uxth	r2, r3
 8010b94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010b96:	801a      	strh	r2, [r3, #0]
 8010b98:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010b9c:	2b00      	cmp	r3, #0
 8010b9e:	d10a      	bne.n	8010bb6 <USB_EPStartXfer+0x560>
 8010ba0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010ba2:	881b      	ldrh	r3, [r3, #0]
 8010ba4:	b29b      	uxth	r3, r3
 8010ba6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010baa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010bae:	b29a      	uxth	r2, r3
 8010bb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010bb2:	801a      	strh	r2, [r3, #0]
 8010bb4:	e05b      	b.n	8010c6e <USB_EPStartXfer+0x618>
 8010bb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010bba:	2b3e      	cmp	r3, #62	@ 0x3e
 8010bbc:	d81c      	bhi.n	8010bf8 <USB_EPStartXfer+0x5a2>
 8010bbe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010bc2:	085b      	lsrs	r3, r3, #1
 8010bc4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8010bc8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010bcc:	f003 0301 	and.w	r3, r3, #1
 8010bd0:	2b00      	cmp	r3, #0
 8010bd2:	d004      	beq.n	8010bde <USB_EPStartXfer+0x588>
 8010bd4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8010bd8:	3301      	adds	r3, #1
 8010bda:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8010bde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010be0:	881b      	ldrh	r3, [r3, #0]
 8010be2:	b29a      	uxth	r2, r3
 8010be4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8010be8:	b29b      	uxth	r3, r3
 8010bea:	029b      	lsls	r3, r3, #10
 8010bec:	b29b      	uxth	r3, r3
 8010bee:	4313      	orrs	r3, r2
 8010bf0:	b29a      	uxth	r2, r3
 8010bf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010bf4:	801a      	strh	r2, [r3, #0]
 8010bf6:	e03a      	b.n	8010c6e <USB_EPStartXfer+0x618>
 8010bf8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010bfc:	095b      	lsrs	r3, r3, #5
 8010bfe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8010c02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010c06:	f003 031f 	and.w	r3, r3, #31
 8010c0a:	2b00      	cmp	r3, #0
 8010c0c:	d104      	bne.n	8010c18 <USB_EPStartXfer+0x5c2>
 8010c0e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8010c12:	3b01      	subs	r3, #1
 8010c14:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8010c18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010c1a:	881b      	ldrh	r3, [r3, #0]
 8010c1c:	b29a      	uxth	r2, r3
 8010c1e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8010c22:	b29b      	uxth	r3, r3
 8010c24:	029b      	lsls	r3, r3, #10
 8010c26:	b29b      	uxth	r3, r3
 8010c28:	4313      	orrs	r3, r2
 8010c2a:	b29b      	uxth	r3, r3
 8010c2c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010c30:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010c34:	b29a      	uxth	r2, r3
 8010c36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010c38:	801a      	strh	r2, [r3, #0]
 8010c3a:	e018      	b.n	8010c6e <USB_EPStartXfer+0x618>
 8010c3c:	683b      	ldr	r3, [r7, #0]
 8010c3e:	785b      	ldrb	r3, [r3, #1]
 8010c40:	2b01      	cmp	r3, #1
 8010c42:	d114      	bne.n	8010c6e <USB_EPStartXfer+0x618>
 8010c44:	687b      	ldr	r3, [r7, #4]
 8010c46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010c4a:	b29b      	uxth	r3, r3
 8010c4c:	461a      	mov	r2, r3
 8010c4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010c50:	4413      	add	r3, r2
 8010c52:	643b      	str	r3, [r7, #64]	@ 0x40
 8010c54:	683b      	ldr	r3, [r7, #0]
 8010c56:	781b      	ldrb	r3, [r3, #0]
 8010c58:	00da      	lsls	r2, r3, #3
 8010c5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010c5c:	4413      	add	r3, r2
 8010c5e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8010c62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010c64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010c68:	b29a      	uxth	r2, r3
 8010c6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010c6c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8010c6e:	683b      	ldr	r3, [r7, #0]
 8010c70:	895b      	ldrh	r3, [r3, #10]
 8010c72:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8010c76:	683b      	ldr	r3, [r7, #0]
 8010c78:	6959      	ldr	r1, [r3, #20]
 8010c7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010c7e:	b29b      	uxth	r3, r3
 8010c80:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8010c84:	6878      	ldr	r0, [r7, #4]
 8010c86:	f000 fbca 	bl	801141e <USB_WritePMA>
 8010c8a:	e193      	b.n	8010fb4 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8010c8c:	683b      	ldr	r3, [r7, #0]
 8010c8e:	6a1b      	ldr	r3, [r3, #32]
 8010c90:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8010c94:	687a      	ldr	r2, [r7, #4]
 8010c96:	683b      	ldr	r3, [r7, #0]
 8010c98:	781b      	ldrb	r3, [r3, #0]
 8010c9a:	009b      	lsls	r3, r3, #2
 8010c9c:	4413      	add	r3, r2
 8010c9e:	881b      	ldrh	r3, [r3, #0]
 8010ca0:	b29b      	uxth	r3, r3
 8010ca2:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8010ca6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010caa:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8010cae:	687a      	ldr	r2, [r7, #4]
 8010cb0:	683b      	ldr	r3, [r7, #0]
 8010cb2:	781b      	ldrb	r3, [r3, #0]
 8010cb4:	009b      	lsls	r3, r3, #2
 8010cb6:	441a      	add	r2, r3
 8010cb8:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8010cbc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010cc0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010cc4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010cc8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010ccc:	b29b      	uxth	r3, r3
 8010cce:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8010cd0:	687b      	ldr	r3, [r7, #4]
 8010cd2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010cd4:	687b      	ldr	r3, [r7, #4]
 8010cd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010cda:	b29b      	uxth	r3, r3
 8010cdc:	461a      	mov	r2, r3
 8010cde:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010ce0:	4413      	add	r3, r2
 8010ce2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010ce4:	683b      	ldr	r3, [r7, #0]
 8010ce6:	781b      	ldrb	r3, [r3, #0]
 8010ce8:	00da      	lsls	r2, r3, #3
 8010cea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010cec:	4413      	add	r3, r2
 8010cee:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8010cf2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010cf4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010cf8:	b29a      	uxth	r2, r3
 8010cfa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010cfc:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8010cfe:	683b      	ldr	r3, [r7, #0]
 8010d00:	891b      	ldrh	r3, [r3, #8]
 8010d02:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8010d06:	683b      	ldr	r3, [r7, #0]
 8010d08:	6959      	ldr	r1, [r3, #20]
 8010d0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010d0e:	b29b      	uxth	r3, r3
 8010d10:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8010d14:	6878      	ldr	r0, [r7, #4]
 8010d16:	f000 fb82 	bl	801141e <USB_WritePMA>
 8010d1a:	e14b      	b.n	8010fb4 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8010d1c:	683b      	ldr	r3, [r7, #0]
 8010d1e:	6a1a      	ldr	r2, [r3, #32]
 8010d20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010d24:	1ad2      	subs	r2, r2, r3
 8010d26:	683b      	ldr	r3, [r7, #0]
 8010d28:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8010d2a:	687a      	ldr	r2, [r7, #4]
 8010d2c:	683b      	ldr	r3, [r7, #0]
 8010d2e:	781b      	ldrb	r3, [r3, #0]
 8010d30:	009b      	lsls	r3, r3, #2
 8010d32:	4413      	add	r3, r2
 8010d34:	881b      	ldrh	r3, [r3, #0]
 8010d36:	b29b      	uxth	r3, r3
 8010d38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010d3c:	2b00      	cmp	r3, #0
 8010d3e:	f000 809a 	beq.w	8010e76 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8010d42:	687b      	ldr	r3, [r7, #4]
 8010d44:	673b      	str	r3, [r7, #112]	@ 0x70
 8010d46:	683b      	ldr	r3, [r7, #0]
 8010d48:	785b      	ldrb	r3, [r3, #1]
 8010d4a:	2b00      	cmp	r3, #0
 8010d4c:	d16b      	bne.n	8010e26 <USB_EPStartXfer+0x7d0>
 8010d4e:	687b      	ldr	r3, [r7, #4]
 8010d50:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010d52:	687b      	ldr	r3, [r7, #4]
 8010d54:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010d58:	b29b      	uxth	r3, r3
 8010d5a:	461a      	mov	r2, r3
 8010d5c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010d5e:	4413      	add	r3, r2
 8010d60:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010d62:	683b      	ldr	r3, [r7, #0]
 8010d64:	781b      	ldrb	r3, [r3, #0]
 8010d66:	00da      	lsls	r2, r3, #3
 8010d68:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010d6a:	4413      	add	r3, r2
 8010d6c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8010d70:	667b      	str	r3, [r7, #100]	@ 0x64
 8010d72:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010d74:	881b      	ldrh	r3, [r3, #0]
 8010d76:	b29b      	uxth	r3, r3
 8010d78:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010d7c:	b29a      	uxth	r2, r3
 8010d7e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010d80:	801a      	strh	r2, [r3, #0]
 8010d82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010d86:	2b00      	cmp	r3, #0
 8010d88:	d10a      	bne.n	8010da0 <USB_EPStartXfer+0x74a>
 8010d8a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010d8c:	881b      	ldrh	r3, [r3, #0]
 8010d8e:	b29b      	uxth	r3, r3
 8010d90:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010d94:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010d98:	b29a      	uxth	r2, r3
 8010d9a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010d9c:	801a      	strh	r2, [r3, #0]
 8010d9e:	e05b      	b.n	8010e58 <USB_EPStartXfer+0x802>
 8010da0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010da4:	2b3e      	cmp	r3, #62	@ 0x3e
 8010da6:	d81c      	bhi.n	8010de2 <USB_EPStartXfer+0x78c>
 8010da8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010dac:	085b      	lsrs	r3, r3, #1
 8010dae:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8010db2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010db6:	f003 0301 	and.w	r3, r3, #1
 8010dba:	2b00      	cmp	r3, #0
 8010dbc:	d004      	beq.n	8010dc8 <USB_EPStartXfer+0x772>
 8010dbe:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010dc2:	3301      	adds	r3, #1
 8010dc4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8010dc8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010dca:	881b      	ldrh	r3, [r3, #0]
 8010dcc:	b29a      	uxth	r2, r3
 8010dce:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010dd2:	b29b      	uxth	r3, r3
 8010dd4:	029b      	lsls	r3, r3, #10
 8010dd6:	b29b      	uxth	r3, r3
 8010dd8:	4313      	orrs	r3, r2
 8010dda:	b29a      	uxth	r2, r3
 8010ddc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010dde:	801a      	strh	r2, [r3, #0]
 8010de0:	e03a      	b.n	8010e58 <USB_EPStartXfer+0x802>
 8010de2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010de6:	095b      	lsrs	r3, r3, #5
 8010de8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8010dec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010df0:	f003 031f 	and.w	r3, r3, #31
 8010df4:	2b00      	cmp	r3, #0
 8010df6:	d104      	bne.n	8010e02 <USB_EPStartXfer+0x7ac>
 8010df8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010dfc:	3b01      	subs	r3, #1
 8010dfe:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8010e02:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010e04:	881b      	ldrh	r3, [r3, #0]
 8010e06:	b29a      	uxth	r2, r3
 8010e08:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010e0c:	b29b      	uxth	r3, r3
 8010e0e:	029b      	lsls	r3, r3, #10
 8010e10:	b29b      	uxth	r3, r3
 8010e12:	4313      	orrs	r3, r2
 8010e14:	b29b      	uxth	r3, r3
 8010e16:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010e1a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010e1e:	b29a      	uxth	r2, r3
 8010e20:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010e22:	801a      	strh	r2, [r3, #0]
 8010e24:	e018      	b.n	8010e58 <USB_EPStartXfer+0x802>
 8010e26:	683b      	ldr	r3, [r7, #0]
 8010e28:	785b      	ldrb	r3, [r3, #1]
 8010e2a:	2b01      	cmp	r3, #1
 8010e2c:	d114      	bne.n	8010e58 <USB_EPStartXfer+0x802>
 8010e2e:	687b      	ldr	r3, [r7, #4]
 8010e30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010e34:	b29b      	uxth	r3, r3
 8010e36:	461a      	mov	r2, r3
 8010e38:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8010e3a:	4413      	add	r3, r2
 8010e3c:	673b      	str	r3, [r7, #112]	@ 0x70
 8010e3e:	683b      	ldr	r3, [r7, #0]
 8010e40:	781b      	ldrb	r3, [r3, #0]
 8010e42:	00da      	lsls	r2, r3, #3
 8010e44:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8010e46:	4413      	add	r3, r2
 8010e48:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8010e4c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8010e4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010e52:	b29a      	uxth	r2, r3
 8010e54:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010e56:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8010e58:	683b      	ldr	r3, [r7, #0]
 8010e5a:	895b      	ldrh	r3, [r3, #10]
 8010e5c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8010e60:	683b      	ldr	r3, [r7, #0]
 8010e62:	6959      	ldr	r1, [r3, #20]
 8010e64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010e68:	b29b      	uxth	r3, r3
 8010e6a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8010e6e:	6878      	ldr	r0, [r7, #4]
 8010e70:	f000 fad5 	bl	801141e <USB_WritePMA>
 8010e74:	e09e      	b.n	8010fb4 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8010e76:	683b      	ldr	r3, [r7, #0]
 8010e78:	785b      	ldrb	r3, [r3, #1]
 8010e7a:	2b00      	cmp	r3, #0
 8010e7c:	d16b      	bne.n	8010f56 <USB_EPStartXfer+0x900>
 8010e7e:	687b      	ldr	r3, [r7, #4]
 8010e80:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8010e82:	687b      	ldr	r3, [r7, #4]
 8010e84:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010e88:	b29b      	uxth	r3, r3
 8010e8a:	461a      	mov	r2, r3
 8010e8c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8010e8e:	4413      	add	r3, r2
 8010e90:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8010e92:	683b      	ldr	r3, [r7, #0]
 8010e94:	781b      	ldrb	r3, [r3, #0]
 8010e96:	00da      	lsls	r2, r3, #3
 8010e98:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8010e9a:	4413      	add	r3, r2
 8010e9c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8010ea0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8010ea2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010ea4:	881b      	ldrh	r3, [r3, #0]
 8010ea6:	b29b      	uxth	r3, r3
 8010ea8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010eac:	b29a      	uxth	r2, r3
 8010eae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010eb0:	801a      	strh	r2, [r3, #0]
 8010eb2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010eb6:	2b00      	cmp	r3, #0
 8010eb8:	d10a      	bne.n	8010ed0 <USB_EPStartXfer+0x87a>
 8010eba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010ebc:	881b      	ldrh	r3, [r3, #0]
 8010ebe:	b29b      	uxth	r3, r3
 8010ec0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010ec4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010ec8:	b29a      	uxth	r2, r3
 8010eca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010ecc:	801a      	strh	r2, [r3, #0]
 8010ece:	e063      	b.n	8010f98 <USB_EPStartXfer+0x942>
 8010ed0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010ed4:	2b3e      	cmp	r3, #62	@ 0x3e
 8010ed6:	d81c      	bhi.n	8010f12 <USB_EPStartXfer+0x8bc>
 8010ed8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010edc:	085b      	lsrs	r3, r3, #1
 8010ede:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8010ee2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010ee6:	f003 0301 	and.w	r3, r3, #1
 8010eea:	2b00      	cmp	r3, #0
 8010eec:	d004      	beq.n	8010ef8 <USB_EPStartXfer+0x8a2>
 8010eee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8010ef2:	3301      	adds	r3, #1
 8010ef4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8010ef8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010efa:	881b      	ldrh	r3, [r3, #0]
 8010efc:	b29a      	uxth	r2, r3
 8010efe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8010f02:	b29b      	uxth	r3, r3
 8010f04:	029b      	lsls	r3, r3, #10
 8010f06:	b29b      	uxth	r3, r3
 8010f08:	4313      	orrs	r3, r2
 8010f0a:	b29a      	uxth	r2, r3
 8010f0c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010f0e:	801a      	strh	r2, [r3, #0]
 8010f10:	e042      	b.n	8010f98 <USB_EPStartXfer+0x942>
 8010f12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010f16:	095b      	lsrs	r3, r3, #5
 8010f18:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8010f1c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010f20:	f003 031f 	and.w	r3, r3, #31
 8010f24:	2b00      	cmp	r3, #0
 8010f26:	d104      	bne.n	8010f32 <USB_EPStartXfer+0x8dc>
 8010f28:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8010f2c:	3b01      	subs	r3, #1
 8010f2e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8010f32:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010f34:	881b      	ldrh	r3, [r3, #0]
 8010f36:	b29a      	uxth	r2, r3
 8010f38:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8010f3c:	b29b      	uxth	r3, r3
 8010f3e:	029b      	lsls	r3, r3, #10
 8010f40:	b29b      	uxth	r3, r3
 8010f42:	4313      	orrs	r3, r2
 8010f44:	b29b      	uxth	r3, r3
 8010f46:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010f4a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010f4e:	b29a      	uxth	r2, r3
 8010f50:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010f52:	801a      	strh	r2, [r3, #0]
 8010f54:	e020      	b.n	8010f98 <USB_EPStartXfer+0x942>
 8010f56:	683b      	ldr	r3, [r7, #0]
 8010f58:	785b      	ldrb	r3, [r3, #1]
 8010f5a:	2b01      	cmp	r3, #1
 8010f5c:	d11c      	bne.n	8010f98 <USB_EPStartXfer+0x942>
 8010f5e:	687b      	ldr	r3, [r7, #4]
 8010f60:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010f6a:	b29b      	uxth	r3, r3
 8010f6c:	461a      	mov	r2, r3
 8010f6e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010f72:	4413      	add	r3, r2
 8010f74:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8010f78:	683b      	ldr	r3, [r7, #0]
 8010f7a:	781b      	ldrb	r3, [r3, #0]
 8010f7c:	00da      	lsls	r2, r3, #3
 8010f7e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010f82:	4413      	add	r3, r2
 8010f84:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8010f88:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8010f8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010f90:	b29a      	uxth	r2, r3
 8010f92:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8010f96:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8010f98:	683b      	ldr	r3, [r7, #0]
 8010f9a:	891b      	ldrh	r3, [r3, #8]
 8010f9c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8010fa0:	683b      	ldr	r3, [r7, #0]
 8010fa2:	6959      	ldr	r1, [r3, #20]
 8010fa4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010fa8:	b29b      	uxth	r3, r3
 8010faa:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8010fae:	6878      	ldr	r0, [r7, #4]
 8010fb0:	f000 fa35 	bl	801141e <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8010fb4:	687a      	ldr	r2, [r7, #4]
 8010fb6:	683b      	ldr	r3, [r7, #0]
 8010fb8:	781b      	ldrb	r3, [r3, #0]
 8010fba:	009b      	lsls	r3, r3, #2
 8010fbc:	4413      	add	r3, r2
 8010fbe:	881b      	ldrh	r3, [r3, #0]
 8010fc0:	b29b      	uxth	r3, r3
 8010fc2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010fc6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010fca:	817b      	strh	r3, [r7, #10]
 8010fcc:	897b      	ldrh	r3, [r7, #10]
 8010fce:	f083 0310 	eor.w	r3, r3, #16
 8010fd2:	817b      	strh	r3, [r7, #10]
 8010fd4:	897b      	ldrh	r3, [r7, #10]
 8010fd6:	f083 0320 	eor.w	r3, r3, #32
 8010fda:	817b      	strh	r3, [r7, #10]
 8010fdc:	687a      	ldr	r2, [r7, #4]
 8010fde:	683b      	ldr	r3, [r7, #0]
 8010fe0:	781b      	ldrb	r3, [r3, #0]
 8010fe2:	009b      	lsls	r3, r3, #2
 8010fe4:	441a      	add	r2, r3
 8010fe6:	897b      	ldrh	r3, [r7, #10]
 8010fe8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010fec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010ff0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010ff4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010ff8:	b29b      	uxth	r3, r3
 8010ffa:	8013      	strh	r3, [r2, #0]
 8010ffc:	e0d5      	b.n	80111aa <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8010ffe:	683b      	ldr	r3, [r7, #0]
 8011000:	7b1b      	ldrb	r3, [r3, #12]
 8011002:	2b00      	cmp	r3, #0
 8011004:	d156      	bne.n	80110b4 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8011006:	683b      	ldr	r3, [r7, #0]
 8011008:	699b      	ldr	r3, [r3, #24]
 801100a:	2b00      	cmp	r3, #0
 801100c:	d122      	bne.n	8011054 <USB_EPStartXfer+0x9fe>
 801100e:	683b      	ldr	r3, [r7, #0]
 8011010:	78db      	ldrb	r3, [r3, #3]
 8011012:	2b00      	cmp	r3, #0
 8011014:	d11e      	bne.n	8011054 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8011016:	687a      	ldr	r2, [r7, #4]
 8011018:	683b      	ldr	r3, [r7, #0]
 801101a:	781b      	ldrb	r3, [r3, #0]
 801101c:	009b      	lsls	r3, r3, #2
 801101e:	4413      	add	r3, r2
 8011020:	881b      	ldrh	r3, [r3, #0]
 8011022:	b29b      	uxth	r3, r3
 8011024:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011028:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801102c:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8011030:	687a      	ldr	r2, [r7, #4]
 8011032:	683b      	ldr	r3, [r7, #0]
 8011034:	781b      	ldrb	r3, [r3, #0]
 8011036:	009b      	lsls	r3, r3, #2
 8011038:	441a      	add	r2, r3
 801103a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 801103e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011042:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011046:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 801104a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801104e:	b29b      	uxth	r3, r3
 8011050:	8013      	strh	r3, [r2, #0]
 8011052:	e01d      	b.n	8011090 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8011054:	687a      	ldr	r2, [r7, #4]
 8011056:	683b      	ldr	r3, [r7, #0]
 8011058:	781b      	ldrb	r3, [r3, #0]
 801105a:	009b      	lsls	r3, r3, #2
 801105c:	4413      	add	r3, r2
 801105e:	881b      	ldrh	r3, [r3, #0]
 8011060:	b29b      	uxth	r3, r3
 8011062:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8011066:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801106a:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 801106e:	687a      	ldr	r2, [r7, #4]
 8011070:	683b      	ldr	r3, [r7, #0]
 8011072:	781b      	ldrb	r3, [r3, #0]
 8011074:	009b      	lsls	r3, r3, #2
 8011076:	441a      	add	r2, r3
 8011078:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 801107c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011080:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011084:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011088:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801108c:	b29b      	uxth	r3, r3
 801108e:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8011090:	683b      	ldr	r3, [r7, #0]
 8011092:	699a      	ldr	r2, [r3, #24]
 8011094:	683b      	ldr	r3, [r7, #0]
 8011096:	691b      	ldr	r3, [r3, #16]
 8011098:	429a      	cmp	r2, r3
 801109a:	d907      	bls.n	80110ac <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 801109c:	683b      	ldr	r3, [r7, #0]
 801109e:	699a      	ldr	r2, [r3, #24]
 80110a0:	683b      	ldr	r3, [r7, #0]
 80110a2:	691b      	ldr	r3, [r3, #16]
 80110a4:	1ad2      	subs	r2, r2, r3
 80110a6:	683b      	ldr	r3, [r7, #0]
 80110a8:	619a      	str	r2, [r3, #24]
 80110aa:	e054      	b.n	8011156 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 80110ac:	683b      	ldr	r3, [r7, #0]
 80110ae:	2200      	movs	r2, #0
 80110b0:	619a      	str	r2, [r3, #24]
 80110b2:	e050      	b.n	8011156 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 80110b4:	683b      	ldr	r3, [r7, #0]
 80110b6:	78db      	ldrb	r3, [r3, #3]
 80110b8:	2b02      	cmp	r3, #2
 80110ba:	d142      	bne.n	8011142 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 80110bc:	683b      	ldr	r3, [r7, #0]
 80110be:	69db      	ldr	r3, [r3, #28]
 80110c0:	2b00      	cmp	r3, #0
 80110c2:	d048      	beq.n	8011156 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80110c4:	687a      	ldr	r2, [r7, #4]
 80110c6:	683b      	ldr	r3, [r7, #0]
 80110c8:	781b      	ldrb	r3, [r3, #0]
 80110ca:	009b      	lsls	r3, r3, #2
 80110cc:	4413      	add	r3, r2
 80110ce:	881b      	ldrh	r3, [r3, #0]
 80110d0:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80110d4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80110d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80110dc:	2b00      	cmp	r3, #0
 80110de:	d005      	beq.n	80110ec <USB_EPStartXfer+0xa96>
 80110e0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80110e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80110e8:	2b00      	cmp	r3, #0
 80110ea:	d10b      	bne.n	8011104 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80110ec:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80110f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80110f4:	2b00      	cmp	r3, #0
 80110f6:	d12e      	bne.n	8011156 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80110f8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80110fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011100:	2b00      	cmp	r3, #0
 8011102:	d128      	bne.n	8011156 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8011104:	687a      	ldr	r2, [r7, #4]
 8011106:	683b      	ldr	r3, [r7, #0]
 8011108:	781b      	ldrb	r3, [r3, #0]
 801110a:	009b      	lsls	r3, r3, #2
 801110c:	4413      	add	r3, r2
 801110e:	881b      	ldrh	r3, [r3, #0]
 8011110:	b29b      	uxth	r3, r3
 8011112:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011116:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801111a:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 801111e:	687a      	ldr	r2, [r7, #4]
 8011120:	683b      	ldr	r3, [r7, #0]
 8011122:	781b      	ldrb	r3, [r3, #0]
 8011124:	009b      	lsls	r3, r3, #2
 8011126:	441a      	add	r2, r3
 8011128:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 801112c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011130:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011134:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011138:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 801113c:	b29b      	uxth	r3, r3
 801113e:	8013      	strh	r3, [r2, #0]
 8011140:	e009      	b.n	8011156 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8011142:	683b      	ldr	r3, [r7, #0]
 8011144:	78db      	ldrb	r3, [r3, #3]
 8011146:	2b01      	cmp	r3, #1
 8011148:	d103      	bne.n	8011152 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 801114a:	683b      	ldr	r3, [r7, #0]
 801114c:	2200      	movs	r2, #0
 801114e:	619a      	str	r2, [r3, #24]
 8011150:	e001      	b.n	8011156 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 8011152:	2301      	movs	r3, #1
 8011154:	e02a      	b.n	80111ac <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8011156:	687a      	ldr	r2, [r7, #4]
 8011158:	683b      	ldr	r3, [r7, #0]
 801115a:	781b      	ldrb	r3, [r3, #0]
 801115c:	009b      	lsls	r3, r3, #2
 801115e:	4413      	add	r3, r2
 8011160:	881b      	ldrh	r3, [r3, #0]
 8011162:	b29b      	uxth	r3, r3
 8011164:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011168:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801116c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8011170:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8011174:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8011178:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 801117c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8011180:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8011184:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8011188:	687a      	ldr	r2, [r7, #4]
 801118a:	683b      	ldr	r3, [r7, #0]
 801118c:	781b      	ldrb	r3, [r3, #0]
 801118e:	009b      	lsls	r3, r3, #2
 8011190:	441a      	add	r2, r3
 8011192:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8011196:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801119a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801119e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80111a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80111a6:	b29b      	uxth	r3, r3
 80111a8:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80111aa:	2300      	movs	r3, #0
}
 80111ac:	4618      	mov	r0, r3
 80111ae:	37b0      	adds	r7, #176	@ 0xb0
 80111b0:	46bd      	mov	sp, r7
 80111b2:	bd80      	pop	{r7, pc}

080111b4 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80111b4:	b480      	push	{r7}
 80111b6:	b085      	sub	sp, #20
 80111b8:	af00      	add	r7, sp, #0
 80111ba:	6078      	str	r0, [r7, #4]
 80111bc:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80111be:	683b      	ldr	r3, [r7, #0]
 80111c0:	785b      	ldrb	r3, [r3, #1]
 80111c2:	2b00      	cmp	r3, #0
 80111c4:	d020      	beq.n	8011208 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80111c6:	687a      	ldr	r2, [r7, #4]
 80111c8:	683b      	ldr	r3, [r7, #0]
 80111ca:	781b      	ldrb	r3, [r3, #0]
 80111cc:	009b      	lsls	r3, r3, #2
 80111ce:	4413      	add	r3, r2
 80111d0:	881b      	ldrh	r3, [r3, #0]
 80111d2:	b29b      	uxth	r3, r3
 80111d4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80111d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80111dc:	81bb      	strh	r3, [r7, #12]
 80111de:	89bb      	ldrh	r3, [r7, #12]
 80111e0:	f083 0310 	eor.w	r3, r3, #16
 80111e4:	81bb      	strh	r3, [r7, #12]
 80111e6:	687a      	ldr	r2, [r7, #4]
 80111e8:	683b      	ldr	r3, [r7, #0]
 80111ea:	781b      	ldrb	r3, [r3, #0]
 80111ec:	009b      	lsls	r3, r3, #2
 80111ee:	441a      	add	r2, r3
 80111f0:	89bb      	ldrh	r3, [r7, #12]
 80111f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80111f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80111fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80111fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011202:	b29b      	uxth	r3, r3
 8011204:	8013      	strh	r3, [r2, #0]
 8011206:	e01f      	b.n	8011248 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8011208:	687a      	ldr	r2, [r7, #4]
 801120a:	683b      	ldr	r3, [r7, #0]
 801120c:	781b      	ldrb	r3, [r3, #0]
 801120e:	009b      	lsls	r3, r3, #2
 8011210:	4413      	add	r3, r2
 8011212:	881b      	ldrh	r3, [r3, #0]
 8011214:	b29b      	uxth	r3, r3
 8011216:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 801121a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801121e:	81fb      	strh	r3, [r7, #14]
 8011220:	89fb      	ldrh	r3, [r7, #14]
 8011222:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8011226:	81fb      	strh	r3, [r7, #14]
 8011228:	687a      	ldr	r2, [r7, #4]
 801122a:	683b      	ldr	r3, [r7, #0]
 801122c:	781b      	ldrb	r3, [r3, #0]
 801122e:	009b      	lsls	r3, r3, #2
 8011230:	441a      	add	r2, r3
 8011232:	89fb      	ldrh	r3, [r7, #14]
 8011234:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011238:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801123c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011240:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011244:	b29b      	uxth	r3, r3
 8011246:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8011248:	2300      	movs	r3, #0
}
 801124a:	4618      	mov	r0, r3
 801124c:	3714      	adds	r7, #20
 801124e:	46bd      	mov	sp, r7
 8011250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011254:	4770      	bx	lr

08011256 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8011256:	b480      	push	{r7}
 8011258:	b087      	sub	sp, #28
 801125a:	af00      	add	r7, sp, #0
 801125c:	6078      	str	r0, [r7, #4]
 801125e:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8011260:	683b      	ldr	r3, [r7, #0]
 8011262:	785b      	ldrb	r3, [r3, #1]
 8011264:	2b00      	cmp	r3, #0
 8011266:	d04c      	beq.n	8011302 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011268:	687a      	ldr	r2, [r7, #4]
 801126a:	683b      	ldr	r3, [r7, #0]
 801126c:	781b      	ldrb	r3, [r3, #0]
 801126e:	009b      	lsls	r3, r3, #2
 8011270:	4413      	add	r3, r2
 8011272:	881b      	ldrh	r3, [r3, #0]
 8011274:	823b      	strh	r3, [r7, #16]
 8011276:	8a3b      	ldrh	r3, [r7, #16]
 8011278:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801127c:	2b00      	cmp	r3, #0
 801127e:	d01b      	beq.n	80112b8 <USB_EPClearStall+0x62>
 8011280:	687a      	ldr	r2, [r7, #4]
 8011282:	683b      	ldr	r3, [r7, #0]
 8011284:	781b      	ldrb	r3, [r3, #0]
 8011286:	009b      	lsls	r3, r3, #2
 8011288:	4413      	add	r3, r2
 801128a:	881b      	ldrh	r3, [r3, #0]
 801128c:	b29b      	uxth	r3, r3
 801128e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011292:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011296:	81fb      	strh	r3, [r7, #14]
 8011298:	687a      	ldr	r2, [r7, #4]
 801129a:	683b      	ldr	r3, [r7, #0]
 801129c:	781b      	ldrb	r3, [r3, #0]
 801129e:	009b      	lsls	r3, r3, #2
 80112a0:	441a      	add	r2, r3
 80112a2:	89fb      	ldrh	r3, [r7, #14]
 80112a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80112a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80112ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80112b0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80112b4:	b29b      	uxth	r3, r3
 80112b6:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 80112b8:	683b      	ldr	r3, [r7, #0]
 80112ba:	78db      	ldrb	r3, [r3, #3]
 80112bc:	2b01      	cmp	r3, #1
 80112be:	d06c      	beq.n	801139a <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80112c0:	687a      	ldr	r2, [r7, #4]
 80112c2:	683b      	ldr	r3, [r7, #0]
 80112c4:	781b      	ldrb	r3, [r3, #0]
 80112c6:	009b      	lsls	r3, r3, #2
 80112c8:	4413      	add	r3, r2
 80112ca:	881b      	ldrh	r3, [r3, #0]
 80112cc:	b29b      	uxth	r3, r3
 80112ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80112d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80112d6:	81bb      	strh	r3, [r7, #12]
 80112d8:	89bb      	ldrh	r3, [r7, #12]
 80112da:	f083 0320 	eor.w	r3, r3, #32
 80112de:	81bb      	strh	r3, [r7, #12]
 80112e0:	687a      	ldr	r2, [r7, #4]
 80112e2:	683b      	ldr	r3, [r7, #0]
 80112e4:	781b      	ldrb	r3, [r3, #0]
 80112e6:	009b      	lsls	r3, r3, #2
 80112e8:	441a      	add	r2, r3
 80112ea:	89bb      	ldrh	r3, [r7, #12]
 80112ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80112f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80112f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80112f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80112fc:	b29b      	uxth	r3, r3
 80112fe:	8013      	strh	r3, [r2, #0]
 8011300:	e04b      	b.n	801139a <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011302:	687a      	ldr	r2, [r7, #4]
 8011304:	683b      	ldr	r3, [r7, #0]
 8011306:	781b      	ldrb	r3, [r3, #0]
 8011308:	009b      	lsls	r3, r3, #2
 801130a:	4413      	add	r3, r2
 801130c:	881b      	ldrh	r3, [r3, #0]
 801130e:	82fb      	strh	r3, [r7, #22]
 8011310:	8afb      	ldrh	r3, [r7, #22]
 8011312:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011316:	2b00      	cmp	r3, #0
 8011318:	d01b      	beq.n	8011352 <USB_EPClearStall+0xfc>
 801131a:	687a      	ldr	r2, [r7, #4]
 801131c:	683b      	ldr	r3, [r7, #0]
 801131e:	781b      	ldrb	r3, [r3, #0]
 8011320:	009b      	lsls	r3, r3, #2
 8011322:	4413      	add	r3, r2
 8011324:	881b      	ldrh	r3, [r3, #0]
 8011326:	b29b      	uxth	r3, r3
 8011328:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801132c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011330:	82bb      	strh	r3, [r7, #20]
 8011332:	687a      	ldr	r2, [r7, #4]
 8011334:	683b      	ldr	r3, [r7, #0]
 8011336:	781b      	ldrb	r3, [r3, #0]
 8011338:	009b      	lsls	r3, r3, #2
 801133a:	441a      	add	r2, r3
 801133c:	8abb      	ldrh	r3, [r7, #20]
 801133e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011342:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011346:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 801134a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801134e:	b29b      	uxth	r3, r3
 8011350:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8011352:	687a      	ldr	r2, [r7, #4]
 8011354:	683b      	ldr	r3, [r7, #0]
 8011356:	781b      	ldrb	r3, [r3, #0]
 8011358:	009b      	lsls	r3, r3, #2
 801135a:	4413      	add	r3, r2
 801135c:	881b      	ldrh	r3, [r3, #0]
 801135e:	b29b      	uxth	r3, r3
 8011360:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011364:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011368:	827b      	strh	r3, [r7, #18]
 801136a:	8a7b      	ldrh	r3, [r7, #18]
 801136c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8011370:	827b      	strh	r3, [r7, #18]
 8011372:	8a7b      	ldrh	r3, [r7, #18]
 8011374:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8011378:	827b      	strh	r3, [r7, #18]
 801137a:	687a      	ldr	r2, [r7, #4]
 801137c:	683b      	ldr	r3, [r7, #0]
 801137e:	781b      	ldrb	r3, [r3, #0]
 8011380:	009b      	lsls	r3, r3, #2
 8011382:	441a      	add	r2, r3
 8011384:	8a7b      	ldrh	r3, [r7, #18]
 8011386:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801138a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801138e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011392:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011396:	b29b      	uxth	r3, r3
 8011398:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 801139a:	2300      	movs	r3, #0
}
 801139c:	4618      	mov	r0, r3
 801139e:	371c      	adds	r7, #28
 80113a0:	46bd      	mov	sp, r7
 80113a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113a6:	4770      	bx	lr

080113a8 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80113a8:	b480      	push	{r7}
 80113aa:	b083      	sub	sp, #12
 80113ac:	af00      	add	r7, sp, #0
 80113ae:	6078      	str	r0, [r7, #4]
 80113b0:	460b      	mov	r3, r1
 80113b2:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80113b4:	78fb      	ldrb	r3, [r7, #3]
 80113b6:	2b00      	cmp	r3, #0
 80113b8:	d103      	bne.n	80113c2 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80113ba:	687b      	ldr	r3, [r7, #4]
 80113bc:	2280      	movs	r2, #128	@ 0x80
 80113be:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80113c2:	2300      	movs	r3, #0
}
 80113c4:	4618      	mov	r0, r3
 80113c6:	370c      	adds	r7, #12
 80113c8:	46bd      	mov	sp, r7
 80113ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113ce:	4770      	bx	lr

080113d0 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80113d0:	b480      	push	{r7}
 80113d2:	b083      	sub	sp, #12
 80113d4:	af00      	add	r7, sp, #0
 80113d6:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 80113d8:	687b      	ldr	r3, [r7, #4]
 80113da:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80113de:	b29b      	uxth	r3, r3
 80113e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80113e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80113e8:	b29a      	uxth	r2, r3
 80113ea:	687b      	ldr	r3, [r7, #4]
 80113ec:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 80113f0:	2300      	movs	r3, #0
}
 80113f2:	4618      	mov	r0, r3
 80113f4:	370c      	adds	r7, #12
 80113f6:	46bd      	mov	sp, r7
 80113f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113fc:	4770      	bx	lr

080113fe <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 80113fe:	b480      	push	{r7}
 8011400:	b085      	sub	sp, #20
 8011402:	af00      	add	r7, sp, #0
 8011404:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8011406:	687b      	ldr	r3, [r7, #4]
 8011408:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 801140c:	b29b      	uxth	r3, r3
 801140e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8011410:	68fb      	ldr	r3, [r7, #12]
}
 8011412:	4618      	mov	r0, r3
 8011414:	3714      	adds	r7, #20
 8011416:	46bd      	mov	sp, r7
 8011418:	f85d 7b04 	ldr.w	r7, [sp], #4
 801141c:	4770      	bx	lr

0801141e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 801141e:	b480      	push	{r7}
 8011420:	b08b      	sub	sp, #44	@ 0x2c
 8011422:	af00      	add	r7, sp, #0
 8011424:	60f8      	str	r0, [r7, #12]
 8011426:	60b9      	str	r1, [r7, #8]
 8011428:	4611      	mov	r1, r2
 801142a:	461a      	mov	r2, r3
 801142c:	460b      	mov	r3, r1
 801142e:	80fb      	strh	r3, [r7, #6]
 8011430:	4613      	mov	r3, r2
 8011432:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8011434:	88bb      	ldrh	r3, [r7, #4]
 8011436:	3301      	adds	r3, #1
 8011438:	085b      	lsrs	r3, r3, #1
 801143a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 801143c:	68fb      	ldr	r3, [r7, #12]
 801143e:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8011440:	68bb      	ldr	r3, [r7, #8]
 8011442:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8011444:	88fa      	ldrh	r2, [r7, #6]
 8011446:	697b      	ldr	r3, [r7, #20]
 8011448:	4413      	add	r3, r2
 801144a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801144e:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8011450:	69bb      	ldr	r3, [r7, #24]
 8011452:	627b      	str	r3, [r7, #36]	@ 0x24
 8011454:	e01c      	b.n	8011490 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 8011456:	69fb      	ldr	r3, [r7, #28]
 8011458:	781b      	ldrb	r3, [r3, #0]
 801145a:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 801145c:	69fb      	ldr	r3, [r7, #28]
 801145e:	3301      	adds	r3, #1
 8011460:	781b      	ldrb	r3, [r3, #0]
 8011462:	b21b      	sxth	r3, r3
 8011464:	021b      	lsls	r3, r3, #8
 8011466:	b21a      	sxth	r2, r3
 8011468:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801146c:	4313      	orrs	r3, r2
 801146e:	b21b      	sxth	r3, r3
 8011470:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8011472:	6a3b      	ldr	r3, [r7, #32]
 8011474:	8a7a      	ldrh	r2, [r7, #18]
 8011476:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8011478:	6a3b      	ldr	r3, [r7, #32]
 801147a:	3302      	adds	r3, #2
 801147c:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 801147e:	69fb      	ldr	r3, [r7, #28]
 8011480:	3301      	adds	r3, #1
 8011482:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8011484:	69fb      	ldr	r3, [r7, #28]
 8011486:	3301      	adds	r3, #1
 8011488:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 801148a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801148c:	3b01      	subs	r3, #1
 801148e:	627b      	str	r3, [r7, #36]	@ 0x24
 8011490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011492:	2b00      	cmp	r3, #0
 8011494:	d1df      	bne.n	8011456 <USB_WritePMA+0x38>
  }
}
 8011496:	bf00      	nop
 8011498:	bf00      	nop
 801149a:	372c      	adds	r7, #44	@ 0x2c
 801149c:	46bd      	mov	sp, r7
 801149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114a2:	4770      	bx	lr

080114a4 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80114a4:	b480      	push	{r7}
 80114a6:	b08b      	sub	sp, #44	@ 0x2c
 80114a8:	af00      	add	r7, sp, #0
 80114aa:	60f8      	str	r0, [r7, #12]
 80114ac:	60b9      	str	r1, [r7, #8]
 80114ae:	4611      	mov	r1, r2
 80114b0:	461a      	mov	r2, r3
 80114b2:	460b      	mov	r3, r1
 80114b4:	80fb      	strh	r3, [r7, #6]
 80114b6:	4613      	mov	r3, r2
 80114b8:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80114ba:	88bb      	ldrh	r3, [r7, #4]
 80114bc:	085b      	lsrs	r3, r3, #1
 80114be:	b29b      	uxth	r3, r3
 80114c0:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80114c2:	68fb      	ldr	r3, [r7, #12]
 80114c4:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80114c6:	68bb      	ldr	r3, [r7, #8]
 80114c8:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80114ca:	88fa      	ldrh	r2, [r7, #6]
 80114cc:	697b      	ldr	r3, [r7, #20]
 80114ce:	4413      	add	r3, r2
 80114d0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80114d4:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80114d6:	69bb      	ldr	r3, [r7, #24]
 80114d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80114da:	e018      	b.n	801150e <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80114dc:	6a3b      	ldr	r3, [r7, #32]
 80114de:	881b      	ldrh	r3, [r3, #0]
 80114e0:	b29b      	uxth	r3, r3
 80114e2:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80114e4:	6a3b      	ldr	r3, [r7, #32]
 80114e6:	3302      	adds	r3, #2
 80114e8:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80114ea:	693b      	ldr	r3, [r7, #16]
 80114ec:	b2da      	uxtb	r2, r3
 80114ee:	69fb      	ldr	r3, [r7, #28]
 80114f0:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80114f2:	69fb      	ldr	r3, [r7, #28]
 80114f4:	3301      	adds	r3, #1
 80114f6:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 80114f8:	693b      	ldr	r3, [r7, #16]
 80114fa:	0a1b      	lsrs	r3, r3, #8
 80114fc:	b2da      	uxtb	r2, r3
 80114fe:	69fb      	ldr	r3, [r7, #28]
 8011500:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8011502:	69fb      	ldr	r3, [r7, #28]
 8011504:	3301      	adds	r3, #1
 8011506:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8011508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801150a:	3b01      	subs	r3, #1
 801150c:	627b      	str	r3, [r7, #36]	@ 0x24
 801150e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011510:	2b00      	cmp	r3, #0
 8011512:	d1e3      	bne.n	80114dc <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8011514:	88bb      	ldrh	r3, [r7, #4]
 8011516:	f003 0301 	and.w	r3, r3, #1
 801151a:	b29b      	uxth	r3, r3
 801151c:	2b00      	cmp	r3, #0
 801151e:	d007      	beq.n	8011530 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8011520:	6a3b      	ldr	r3, [r7, #32]
 8011522:	881b      	ldrh	r3, [r3, #0]
 8011524:	b29b      	uxth	r3, r3
 8011526:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8011528:	693b      	ldr	r3, [r7, #16]
 801152a:	b2da      	uxtb	r2, r3
 801152c:	69fb      	ldr	r3, [r7, #28]
 801152e:	701a      	strb	r2, [r3, #0]
  }
}
 8011530:	bf00      	nop
 8011532:	372c      	adds	r7, #44	@ 0x2c
 8011534:	46bd      	mov	sp, r7
 8011536:	f85d 7b04 	ldr.w	r7, [sp], #4
 801153a:	4770      	bx	lr

0801153c <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 801153c:	b580      	push	{r7, lr}
 801153e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 8011540:	4907      	ldr	r1, [pc, #28]	@ (8011560 <MX_FATFS_Init+0x24>)
 8011542:	4808      	ldr	r0, [pc, #32]	@ (8011564 <MX_FATFS_Init+0x28>)
 8011544:	f004 fc44 	bl	8015dd0 <FATFS_LinkDriver>
 8011548:	4603      	mov	r3, r0
 801154a:	2b00      	cmp	r3, #0
 801154c:	d002      	beq.n	8011554 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 801154e:	f04f 33ff 	mov.w	r3, #4294967295
 8011552:	e003      	b.n	801155c <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 8011554:	4b04      	ldr	r3, [pc, #16]	@ (8011568 <MX_FATFS_Init+0x2c>)
 8011556:	2201      	movs	r2, #1
 8011558:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 801155a:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 801155c:	4618      	mov	r0, r3
 801155e:	bd80      	pop	{r7, pc}
 8011560:	200028bc 	.word	0x200028bc
 8011564:	20000014 	.word	0x20000014
 8011568:	200028c0 	.word	0x200028c0

0801156c <get_fattime>:
  * @brief  Gets Time from RTC (generated when FS_NORTC==0; see ff.c)
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 801156c:	b480      	push	{r7}
 801156e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8011570:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8011572:	4618      	mov	r0, r3
 8011574:	46bd      	mov	sp, r7
 8011576:	f85d 7b04 	ldr.w	r7, [sp], #4
 801157a:	4770      	bx	lr

0801157c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 801157c:	b580      	push	{r7, lr}
 801157e:	b082      	sub	sp, #8
 8011580:	af00      	add	r7, sp, #0
 8011582:	4603      	mov	r3, r0
 8011584:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv); //ADD THIS LINE
 8011586:	79fb      	ldrb	r3, [r7, #7]
 8011588:	4618      	mov	r0, r3
 801158a:	f7f5 f9bf 	bl	800690c <USER_SPI_initialize>
 801158e:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8011590:	4618      	mov	r0, r3
 8011592:	3708      	adds	r7, #8
 8011594:	46bd      	mov	sp, r7
 8011596:	bd80      	pop	{r7, pc}

08011598 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8011598:	b580      	push	{r7, lr}
 801159a:	b082      	sub	sp, #8
 801159c:	af00      	add	r7, sp, #0
 801159e:	4603      	mov	r3, r0
 80115a0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv); //ADD THIS LINE
 80115a2:	79fb      	ldrb	r3, [r7, #7]
 80115a4:	4618      	mov	r0, r3
 80115a6:	f7f5 fa9d 	bl	8006ae4 <USER_SPI_status>
 80115aa:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 80115ac:	4618      	mov	r0, r3
 80115ae:	3708      	adds	r7, #8
 80115b0:	46bd      	mov	sp, r7
 80115b2:	bd80      	pop	{r7, pc}

080115b4 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80115b4:	b580      	push	{r7, lr}
 80115b6:	b084      	sub	sp, #16
 80115b8:	af00      	add	r7, sp, #0
 80115ba:	60b9      	str	r1, [r7, #8]
 80115bc:	607a      	str	r2, [r7, #4]
 80115be:	603b      	str	r3, [r7, #0]
 80115c0:	4603      	mov	r3, r0
 80115c2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count); //ADD THIS LINE
 80115c4:	7bf8      	ldrb	r0, [r7, #15]
 80115c6:	683b      	ldr	r3, [r7, #0]
 80115c8:	687a      	ldr	r2, [r7, #4]
 80115ca:	68b9      	ldr	r1, [r7, #8]
 80115cc:	f7f5 faa0 	bl	8006b10 <USER_SPI_read>
 80115d0:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 80115d2:	4618      	mov	r0, r3
 80115d4:	3710      	adds	r7, #16
 80115d6:	46bd      	mov	sp, r7
 80115d8:	bd80      	pop	{r7, pc}

080115da <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80115da:	b580      	push	{r7, lr}
 80115dc:	b084      	sub	sp, #16
 80115de:	af00      	add	r7, sp, #0
 80115e0:	60b9      	str	r1, [r7, #8]
 80115e2:	607a      	str	r2, [r7, #4]
 80115e4:	603b      	str	r3, [r7, #0]
 80115e6:	4603      	mov	r3, r0
 80115e8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count); //ADD THIS LINE
 80115ea:	7bf8      	ldrb	r0, [r7, #15]
 80115ec:	683b      	ldr	r3, [r7, #0]
 80115ee:	687a      	ldr	r2, [r7, #4]
 80115f0:	68b9      	ldr	r1, [r7, #8]
 80115f2:	f7f5 faf3 	bl	8006bdc <USER_SPI_write>
 80115f6:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 80115f8:	4618      	mov	r0, r3
 80115fa:	3710      	adds	r7, #16
 80115fc:	46bd      	mov	sp, r7
 80115fe:	bd80      	pop	{r7, pc}

08011600 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8011600:	b580      	push	{r7, lr}
 8011602:	b082      	sub	sp, #8
 8011604:	af00      	add	r7, sp, #0
 8011606:	4603      	mov	r3, r0
 8011608:	603a      	str	r2, [r7, #0]
 801160a:	71fb      	strb	r3, [r7, #7]
 801160c:	460b      	mov	r3, r1
 801160e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff); //ADD THIS LINE
 8011610:	79b9      	ldrb	r1, [r7, #6]
 8011612:	79fb      	ldrb	r3, [r7, #7]
 8011614:	683a      	ldr	r2, [r7, #0]
 8011616:	4618      	mov	r0, r3
 8011618:	f7f5 fb5c 	bl	8006cd4 <USER_SPI_ioctl>
 801161c:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 801161e:	4618      	mov	r0, r3
 8011620:	3708      	adds	r7, #8
 8011622:	46bd      	mov	sp, r7
 8011624:	bd80      	pop	{r7, pc}

08011626 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011626:	b580      	push	{r7, lr}
 8011628:	b084      	sub	sp, #16
 801162a:	af00      	add	r7, sp, #0
 801162c:	6078      	str	r0, [r7, #4]
 801162e:	460b      	mov	r3, r1
 8011630:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8011632:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8011636:	f005 f961 	bl	80168fc <USBD_static_malloc>
 801163a:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 801163c:	68fb      	ldr	r3, [r7, #12]
 801163e:	2b00      	cmp	r3, #0
 8011640:	d105      	bne.n	801164e <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8011642:	687b      	ldr	r3, [r7, #4]
 8011644:	2200      	movs	r2, #0
 8011646:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 801164a:	2302      	movs	r3, #2
 801164c:	e066      	b.n	801171c <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 801164e:	687b      	ldr	r3, [r7, #4]
 8011650:	68fa      	ldr	r2, [r7, #12]
 8011652:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011656:	687b      	ldr	r3, [r7, #4]
 8011658:	7c1b      	ldrb	r3, [r3, #16]
 801165a:	2b00      	cmp	r3, #0
 801165c:	d119      	bne.n	8011692 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 801165e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011662:	2202      	movs	r2, #2
 8011664:	2181      	movs	r1, #129	@ 0x81
 8011666:	6878      	ldr	r0, [r7, #4]
 8011668:	f004 ffef 	bl	801664a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 801166c:	687b      	ldr	r3, [r7, #4]
 801166e:	2201      	movs	r2, #1
 8011670:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8011672:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011676:	2202      	movs	r2, #2
 8011678:	2101      	movs	r1, #1
 801167a:	6878      	ldr	r0, [r7, #4]
 801167c:	f004 ffe5 	bl	801664a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8011680:	687b      	ldr	r3, [r7, #4]
 8011682:	2201      	movs	r2, #1
 8011684:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	2210      	movs	r2, #16
 801168c:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 8011690:	e016      	b.n	80116c0 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8011692:	2340      	movs	r3, #64	@ 0x40
 8011694:	2202      	movs	r2, #2
 8011696:	2181      	movs	r1, #129	@ 0x81
 8011698:	6878      	ldr	r0, [r7, #4]
 801169a:	f004 ffd6 	bl	801664a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 801169e:	687b      	ldr	r3, [r7, #4]
 80116a0:	2201      	movs	r2, #1
 80116a2:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80116a4:	2340      	movs	r3, #64	@ 0x40
 80116a6:	2202      	movs	r2, #2
 80116a8:	2101      	movs	r1, #1
 80116aa:	6878      	ldr	r0, [r7, #4]
 80116ac:	f004 ffcd 	bl	801664a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80116b0:	687b      	ldr	r3, [r7, #4]
 80116b2:	2201      	movs	r2, #1
 80116b4:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80116b8:	687b      	ldr	r3, [r7, #4]
 80116ba:	2210      	movs	r2, #16
 80116bc:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80116c0:	2308      	movs	r3, #8
 80116c2:	2203      	movs	r2, #3
 80116c4:	2182      	movs	r1, #130	@ 0x82
 80116c6:	6878      	ldr	r0, [r7, #4]
 80116c8:	f004 ffbf 	bl	801664a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80116cc:	687b      	ldr	r3, [r7, #4]
 80116ce:	2201      	movs	r2, #1
 80116d0:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80116d4:	687b      	ldr	r3, [r7, #4]
 80116d6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80116da:	681b      	ldr	r3, [r3, #0]
 80116dc:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80116de:	68fb      	ldr	r3, [r7, #12]
 80116e0:	2200      	movs	r2, #0
 80116e2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80116e6:	68fb      	ldr	r3, [r7, #12]
 80116e8:	2200      	movs	r2, #0
 80116ea:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80116ee:	687b      	ldr	r3, [r7, #4]
 80116f0:	7c1b      	ldrb	r3, [r3, #16]
 80116f2:	2b00      	cmp	r3, #0
 80116f4:	d109      	bne.n	801170a <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80116f6:	68fb      	ldr	r3, [r7, #12]
 80116f8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80116fc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011700:	2101      	movs	r1, #1
 8011702:	6878      	ldr	r0, [r7, #4]
 8011704:	f005 f890 	bl	8016828 <USBD_LL_PrepareReceive>
 8011708:	e007      	b.n	801171a <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801170a:	68fb      	ldr	r3, [r7, #12]
 801170c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8011710:	2340      	movs	r3, #64	@ 0x40
 8011712:	2101      	movs	r1, #1
 8011714:	6878      	ldr	r0, [r7, #4]
 8011716:	f005 f887 	bl	8016828 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801171a:	2300      	movs	r3, #0
}
 801171c:	4618      	mov	r0, r3
 801171e:	3710      	adds	r7, #16
 8011720:	46bd      	mov	sp, r7
 8011722:	bd80      	pop	{r7, pc}

08011724 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011724:	b580      	push	{r7, lr}
 8011726:	b082      	sub	sp, #8
 8011728:	af00      	add	r7, sp, #0
 801172a:	6078      	str	r0, [r7, #4]
 801172c:	460b      	mov	r3, r1
 801172e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8011730:	2181      	movs	r1, #129	@ 0x81
 8011732:	6878      	ldr	r0, [r7, #4]
 8011734:	f004 ffaf 	bl	8016696 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8011738:	687b      	ldr	r3, [r7, #4]
 801173a:	2200      	movs	r2, #0
 801173c:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 801173e:	2101      	movs	r1, #1
 8011740:	6878      	ldr	r0, [r7, #4]
 8011742:	f004 ffa8 	bl	8016696 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8011746:	687b      	ldr	r3, [r7, #4]
 8011748:	2200      	movs	r2, #0
 801174a:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 801174e:	2182      	movs	r1, #130	@ 0x82
 8011750:	6878      	ldr	r0, [r7, #4]
 8011752:	f004 ffa0 	bl	8016696 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8011756:	687b      	ldr	r3, [r7, #4]
 8011758:	2200      	movs	r2, #0
 801175a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 801175e:	687b      	ldr	r3, [r7, #4]
 8011760:	2200      	movs	r2, #0
 8011762:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8011766:	687b      	ldr	r3, [r7, #4]
 8011768:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801176c:	2b00      	cmp	r3, #0
 801176e:	d00e      	beq.n	801178e <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8011770:	687b      	ldr	r3, [r7, #4]
 8011772:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8011776:	685b      	ldr	r3, [r3, #4]
 8011778:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 801177a:	687b      	ldr	r3, [r7, #4]
 801177c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011780:	4618      	mov	r0, r3
 8011782:	f005 f8c9 	bl	8016918 <USBD_static_free>
    pdev->pClassData = NULL;
 8011786:	687b      	ldr	r3, [r7, #4]
 8011788:	2200      	movs	r2, #0
 801178a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 801178e:	2300      	movs	r3, #0
}
 8011790:	4618      	mov	r0, r3
 8011792:	3708      	adds	r7, #8
 8011794:	46bd      	mov	sp, r7
 8011796:	bd80      	pop	{r7, pc}

08011798 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8011798:	b580      	push	{r7, lr}
 801179a:	b086      	sub	sp, #24
 801179c:	af00      	add	r7, sp, #0
 801179e:	6078      	str	r0, [r7, #4]
 80117a0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80117a2:	687b      	ldr	r3, [r7, #4]
 80117a4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80117a8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80117aa:	2300      	movs	r3, #0
 80117ac:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80117ae:	2300      	movs	r3, #0
 80117b0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80117b2:	2300      	movs	r3, #0
 80117b4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80117b6:	693b      	ldr	r3, [r7, #16]
 80117b8:	2b00      	cmp	r3, #0
 80117ba:	d101      	bne.n	80117c0 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 80117bc:	2303      	movs	r3, #3
 80117be:	e0af      	b.n	8011920 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80117c0:	683b      	ldr	r3, [r7, #0]
 80117c2:	781b      	ldrb	r3, [r3, #0]
 80117c4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80117c8:	2b00      	cmp	r3, #0
 80117ca:	d03f      	beq.n	801184c <USBD_CDC_Setup+0xb4>
 80117cc:	2b20      	cmp	r3, #32
 80117ce:	f040 809f 	bne.w	8011910 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80117d2:	683b      	ldr	r3, [r7, #0]
 80117d4:	88db      	ldrh	r3, [r3, #6]
 80117d6:	2b00      	cmp	r3, #0
 80117d8:	d02e      	beq.n	8011838 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80117da:	683b      	ldr	r3, [r7, #0]
 80117dc:	781b      	ldrb	r3, [r3, #0]
 80117de:	b25b      	sxtb	r3, r3
 80117e0:	2b00      	cmp	r3, #0
 80117e2:	da16      	bge.n	8011812 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80117e4:	687b      	ldr	r3, [r7, #4]
 80117e6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80117ea:	689b      	ldr	r3, [r3, #8]
 80117ec:	683a      	ldr	r2, [r7, #0]
 80117ee:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 80117f0:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80117f2:	683a      	ldr	r2, [r7, #0]
 80117f4:	88d2      	ldrh	r2, [r2, #6]
 80117f6:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80117f8:	683b      	ldr	r3, [r7, #0]
 80117fa:	88db      	ldrh	r3, [r3, #6]
 80117fc:	2b07      	cmp	r3, #7
 80117fe:	bf28      	it	cs
 8011800:	2307      	movcs	r3, #7
 8011802:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8011804:	693b      	ldr	r3, [r7, #16]
 8011806:	89fa      	ldrh	r2, [r7, #14]
 8011808:	4619      	mov	r1, r3
 801180a:	6878      	ldr	r0, [r7, #4]
 801180c:	f001 facf 	bl	8012dae <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8011810:	e085      	b.n	801191e <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8011812:	683b      	ldr	r3, [r7, #0]
 8011814:	785a      	ldrb	r2, [r3, #1]
 8011816:	693b      	ldr	r3, [r7, #16]
 8011818:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 801181c:	683b      	ldr	r3, [r7, #0]
 801181e:	88db      	ldrh	r3, [r3, #6]
 8011820:	b2da      	uxtb	r2, r3
 8011822:	693b      	ldr	r3, [r7, #16]
 8011824:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8011828:	6939      	ldr	r1, [r7, #16]
 801182a:	683b      	ldr	r3, [r7, #0]
 801182c:	88db      	ldrh	r3, [r3, #6]
 801182e:	461a      	mov	r2, r3
 8011830:	6878      	ldr	r0, [r7, #4]
 8011832:	f001 fae8 	bl	8012e06 <USBD_CtlPrepareRx>
      break;
 8011836:	e072      	b.n	801191e <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8011838:	687b      	ldr	r3, [r7, #4]
 801183a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801183e:	689b      	ldr	r3, [r3, #8]
 8011840:	683a      	ldr	r2, [r7, #0]
 8011842:	7850      	ldrb	r0, [r2, #1]
 8011844:	2200      	movs	r2, #0
 8011846:	6839      	ldr	r1, [r7, #0]
 8011848:	4798      	blx	r3
      break;
 801184a:	e068      	b.n	801191e <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801184c:	683b      	ldr	r3, [r7, #0]
 801184e:	785b      	ldrb	r3, [r3, #1]
 8011850:	2b0b      	cmp	r3, #11
 8011852:	d852      	bhi.n	80118fa <USBD_CDC_Setup+0x162>
 8011854:	a201      	add	r2, pc, #4	@ (adr r2, 801185c <USBD_CDC_Setup+0xc4>)
 8011856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801185a:	bf00      	nop
 801185c:	0801188d 	.word	0x0801188d
 8011860:	08011909 	.word	0x08011909
 8011864:	080118fb 	.word	0x080118fb
 8011868:	080118fb 	.word	0x080118fb
 801186c:	080118fb 	.word	0x080118fb
 8011870:	080118fb 	.word	0x080118fb
 8011874:	080118fb 	.word	0x080118fb
 8011878:	080118fb 	.word	0x080118fb
 801187c:	080118fb 	.word	0x080118fb
 8011880:	080118fb 	.word	0x080118fb
 8011884:	080118b7 	.word	0x080118b7
 8011888:	080118e1 	.word	0x080118e1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801188c:	687b      	ldr	r3, [r7, #4]
 801188e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011892:	b2db      	uxtb	r3, r3
 8011894:	2b03      	cmp	r3, #3
 8011896:	d107      	bne.n	80118a8 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8011898:	f107 030a 	add.w	r3, r7, #10
 801189c:	2202      	movs	r2, #2
 801189e:	4619      	mov	r1, r3
 80118a0:	6878      	ldr	r0, [r7, #4]
 80118a2:	f001 fa84 	bl	8012dae <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80118a6:	e032      	b.n	801190e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 80118a8:	6839      	ldr	r1, [r7, #0]
 80118aa:	6878      	ldr	r0, [r7, #4]
 80118ac:	f001 fa0e 	bl	8012ccc <USBD_CtlError>
            ret = USBD_FAIL;
 80118b0:	2303      	movs	r3, #3
 80118b2:	75fb      	strb	r3, [r7, #23]
          break;
 80118b4:	e02b      	b.n	801190e <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80118b6:	687b      	ldr	r3, [r7, #4]
 80118b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80118bc:	b2db      	uxtb	r3, r3
 80118be:	2b03      	cmp	r3, #3
 80118c0:	d107      	bne.n	80118d2 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80118c2:	f107 030d 	add.w	r3, r7, #13
 80118c6:	2201      	movs	r2, #1
 80118c8:	4619      	mov	r1, r3
 80118ca:	6878      	ldr	r0, [r7, #4]
 80118cc:	f001 fa6f 	bl	8012dae <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80118d0:	e01d      	b.n	801190e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 80118d2:	6839      	ldr	r1, [r7, #0]
 80118d4:	6878      	ldr	r0, [r7, #4]
 80118d6:	f001 f9f9 	bl	8012ccc <USBD_CtlError>
            ret = USBD_FAIL;
 80118da:	2303      	movs	r3, #3
 80118dc:	75fb      	strb	r3, [r7, #23]
          break;
 80118de:	e016      	b.n	801190e <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80118e0:	687b      	ldr	r3, [r7, #4]
 80118e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80118e6:	b2db      	uxtb	r3, r3
 80118e8:	2b03      	cmp	r3, #3
 80118ea:	d00f      	beq.n	801190c <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 80118ec:	6839      	ldr	r1, [r7, #0]
 80118ee:	6878      	ldr	r0, [r7, #4]
 80118f0:	f001 f9ec 	bl	8012ccc <USBD_CtlError>
            ret = USBD_FAIL;
 80118f4:	2303      	movs	r3, #3
 80118f6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80118f8:	e008      	b.n	801190c <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80118fa:	6839      	ldr	r1, [r7, #0]
 80118fc:	6878      	ldr	r0, [r7, #4]
 80118fe:	f001 f9e5 	bl	8012ccc <USBD_CtlError>
          ret = USBD_FAIL;
 8011902:	2303      	movs	r3, #3
 8011904:	75fb      	strb	r3, [r7, #23]
          break;
 8011906:	e002      	b.n	801190e <USBD_CDC_Setup+0x176>
          break;
 8011908:	bf00      	nop
 801190a:	e008      	b.n	801191e <USBD_CDC_Setup+0x186>
          break;
 801190c:	bf00      	nop
      }
      break;
 801190e:	e006      	b.n	801191e <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8011910:	6839      	ldr	r1, [r7, #0]
 8011912:	6878      	ldr	r0, [r7, #4]
 8011914:	f001 f9da 	bl	8012ccc <USBD_CtlError>
      ret = USBD_FAIL;
 8011918:	2303      	movs	r3, #3
 801191a:	75fb      	strb	r3, [r7, #23]
      break;
 801191c:	bf00      	nop
  }

  return (uint8_t)ret;
 801191e:	7dfb      	ldrb	r3, [r7, #23]
}
 8011920:	4618      	mov	r0, r3
 8011922:	3718      	adds	r7, #24
 8011924:	46bd      	mov	sp, r7
 8011926:	bd80      	pop	{r7, pc}

08011928 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8011928:	b580      	push	{r7, lr}
 801192a:	b084      	sub	sp, #16
 801192c:	af00      	add	r7, sp, #0
 801192e:	6078      	str	r0, [r7, #4]
 8011930:	460b      	mov	r3, r1
 8011932:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8011934:	687b      	ldr	r3, [r7, #4]
 8011936:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801193a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 801193c:	687b      	ldr	r3, [r7, #4]
 801193e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011942:	2b00      	cmp	r3, #0
 8011944:	d101      	bne.n	801194a <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8011946:	2303      	movs	r3, #3
 8011948:	e04f      	b.n	80119ea <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801194a:	687b      	ldr	r3, [r7, #4]
 801194c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011950:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8011952:	78fa      	ldrb	r2, [r7, #3]
 8011954:	6879      	ldr	r1, [r7, #4]
 8011956:	4613      	mov	r3, r2
 8011958:	009b      	lsls	r3, r3, #2
 801195a:	4413      	add	r3, r2
 801195c:	009b      	lsls	r3, r3, #2
 801195e:	440b      	add	r3, r1
 8011960:	3318      	adds	r3, #24
 8011962:	681b      	ldr	r3, [r3, #0]
 8011964:	2b00      	cmp	r3, #0
 8011966:	d029      	beq.n	80119bc <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8011968:	78fa      	ldrb	r2, [r7, #3]
 801196a:	6879      	ldr	r1, [r7, #4]
 801196c:	4613      	mov	r3, r2
 801196e:	009b      	lsls	r3, r3, #2
 8011970:	4413      	add	r3, r2
 8011972:	009b      	lsls	r3, r3, #2
 8011974:	440b      	add	r3, r1
 8011976:	3318      	adds	r3, #24
 8011978:	681a      	ldr	r2, [r3, #0]
 801197a:	78f9      	ldrb	r1, [r7, #3]
 801197c:	68f8      	ldr	r0, [r7, #12]
 801197e:	460b      	mov	r3, r1
 8011980:	009b      	lsls	r3, r3, #2
 8011982:	440b      	add	r3, r1
 8011984:	00db      	lsls	r3, r3, #3
 8011986:	4403      	add	r3, r0
 8011988:	3320      	adds	r3, #32
 801198a:	681b      	ldr	r3, [r3, #0]
 801198c:	fbb2 f1f3 	udiv	r1, r2, r3
 8011990:	fb01 f303 	mul.w	r3, r1, r3
 8011994:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8011996:	2b00      	cmp	r3, #0
 8011998:	d110      	bne.n	80119bc <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 801199a:	78fa      	ldrb	r2, [r7, #3]
 801199c:	6879      	ldr	r1, [r7, #4]
 801199e:	4613      	mov	r3, r2
 80119a0:	009b      	lsls	r3, r3, #2
 80119a2:	4413      	add	r3, r2
 80119a4:	009b      	lsls	r3, r3, #2
 80119a6:	440b      	add	r3, r1
 80119a8:	3318      	adds	r3, #24
 80119aa:	2200      	movs	r2, #0
 80119ac:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80119ae:	78f9      	ldrb	r1, [r7, #3]
 80119b0:	2300      	movs	r3, #0
 80119b2:	2200      	movs	r2, #0
 80119b4:	6878      	ldr	r0, [r7, #4]
 80119b6:	f004 ff16 	bl	80167e6 <USBD_LL_Transmit>
 80119ba:	e015      	b.n	80119e8 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 80119bc:	68bb      	ldr	r3, [r7, #8]
 80119be:	2200      	movs	r2, #0
 80119c0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 80119c4:	687b      	ldr	r3, [r7, #4]
 80119c6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80119ca:	691b      	ldr	r3, [r3, #16]
 80119cc:	2b00      	cmp	r3, #0
 80119ce:	d00b      	beq.n	80119e8 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80119d0:	687b      	ldr	r3, [r7, #4]
 80119d2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80119d6:	691b      	ldr	r3, [r3, #16]
 80119d8:	68ba      	ldr	r2, [r7, #8]
 80119da:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80119de:	68ba      	ldr	r2, [r7, #8]
 80119e0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80119e4:	78fa      	ldrb	r2, [r7, #3]
 80119e6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80119e8:	2300      	movs	r3, #0
}
 80119ea:	4618      	mov	r0, r3
 80119ec:	3710      	adds	r7, #16
 80119ee:	46bd      	mov	sp, r7
 80119f0:	bd80      	pop	{r7, pc}

080119f2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80119f2:	b580      	push	{r7, lr}
 80119f4:	b084      	sub	sp, #16
 80119f6:	af00      	add	r7, sp, #0
 80119f8:	6078      	str	r0, [r7, #4]
 80119fa:	460b      	mov	r3, r1
 80119fc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80119fe:	687b      	ldr	r3, [r7, #4]
 8011a00:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011a04:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8011a06:	687b      	ldr	r3, [r7, #4]
 8011a08:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011a0c:	2b00      	cmp	r3, #0
 8011a0e:	d101      	bne.n	8011a14 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8011a10:	2303      	movs	r3, #3
 8011a12:	e015      	b.n	8011a40 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8011a14:	78fb      	ldrb	r3, [r7, #3]
 8011a16:	4619      	mov	r1, r3
 8011a18:	6878      	ldr	r0, [r7, #4]
 8011a1a:	f004 ff26 	bl	801686a <USBD_LL_GetRxDataSize>
 8011a1e:	4602      	mov	r2, r0
 8011a20:	68fb      	ldr	r3, [r7, #12]
 8011a22:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8011a26:	687b      	ldr	r3, [r7, #4]
 8011a28:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8011a2c:	68db      	ldr	r3, [r3, #12]
 8011a2e:	68fa      	ldr	r2, [r7, #12]
 8011a30:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8011a34:	68fa      	ldr	r2, [r7, #12]
 8011a36:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8011a3a:	4611      	mov	r1, r2
 8011a3c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8011a3e:	2300      	movs	r3, #0
}
 8011a40:	4618      	mov	r0, r3
 8011a42:	3710      	adds	r7, #16
 8011a44:	46bd      	mov	sp, r7
 8011a46:	bd80      	pop	{r7, pc}

08011a48 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8011a48:	b580      	push	{r7, lr}
 8011a4a:	b084      	sub	sp, #16
 8011a4c:	af00      	add	r7, sp, #0
 8011a4e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011a50:	687b      	ldr	r3, [r7, #4]
 8011a52:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011a56:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8011a58:	68fb      	ldr	r3, [r7, #12]
 8011a5a:	2b00      	cmp	r3, #0
 8011a5c:	d101      	bne.n	8011a62 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 8011a5e:	2303      	movs	r3, #3
 8011a60:	e01a      	b.n	8011a98 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8011a62:	687b      	ldr	r3, [r7, #4]
 8011a64:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8011a68:	2b00      	cmp	r3, #0
 8011a6a:	d014      	beq.n	8011a96 <USBD_CDC_EP0_RxReady+0x4e>
 8011a6c:	68fb      	ldr	r3, [r7, #12]
 8011a6e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8011a72:	2bff      	cmp	r3, #255	@ 0xff
 8011a74:	d00f      	beq.n	8011a96 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8011a76:	687b      	ldr	r3, [r7, #4]
 8011a78:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8011a7c:	689b      	ldr	r3, [r3, #8]
 8011a7e:	68fa      	ldr	r2, [r7, #12]
 8011a80:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 8011a84:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8011a86:	68fa      	ldr	r2, [r7, #12]
 8011a88:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8011a8c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8011a8e:	68fb      	ldr	r3, [r7, #12]
 8011a90:	22ff      	movs	r2, #255	@ 0xff
 8011a92:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8011a96:	2300      	movs	r3, #0
}
 8011a98:	4618      	mov	r0, r3
 8011a9a:	3710      	adds	r7, #16
 8011a9c:	46bd      	mov	sp, r7
 8011a9e:	bd80      	pop	{r7, pc}

08011aa0 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8011aa0:	b480      	push	{r7}
 8011aa2:	b083      	sub	sp, #12
 8011aa4:	af00      	add	r7, sp, #0
 8011aa6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8011aa8:	687b      	ldr	r3, [r7, #4]
 8011aaa:	2243      	movs	r2, #67	@ 0x43
 8011aac:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8011aae:	4b03      	ldr	r3, [pc, #12]	@ (8011abc <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8011ab0:	4618      	mov	r0, r3
 8011ab2:	370c      	adds	r7, #12
 8011ab4:	46bd      	mov	sp, r7
 8011ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011aba:	4770      	bx	lr
 8011abc:	200000b0 	.word	0x200000b0

08011ac0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8011ac0:	b480      	push	{r7}
 8011ac2:	b083      	sub	sp, #12
 8011ac4:	af00      	add	r7, sp, #0
 8011ac6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8011ac8:	687b      	ldr	r3, [r7, #4]
 8011aca:	2243      	movs	r2, #67	@ 0x43
 8011acc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8011ace:	4b03      	ldr	r3, [pc, #12]	@ (8011adc <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8011ad0:	4618      	mov	r0, r3
 8011ad2:	370c      	adds	r7, #12
 8011ad4:	46bd      	mov	sp, r7
 8011ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ada:	4770      	bx	lr
 8011adc:	2000006c 	.word	0x2000006c

08011ae0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8011ae0:	b480      	push	{r7}
 8011ae2:	b083      	sub	sp, #12
 8011ae4:	af00      	add	r7, sp, #0
 8011ae6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8011ae8:	687b      	ldr	r3, [r7, #4]
 8011aea:	2243      	movs	r2, #67	@ 0x43
 8011aec:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8011aee:	4b03      	ldr	r3, [pc, #12]	@ (8011afc <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8011af0:	4618      	mov	r0, r3
 8011af2:	370c      	adds	r7, #12
 8011af4:	46bd      	mov	sp, r7
 8011af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011afa:	4770      	bx	lr
 8011afc:	200000f4 	.word	0x200000f4

08011b00 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8011b00:	b480      	push	{r7}
 8011b02:	b083      	sub	sp, #12
 8011b04:	af00      	add	r7, sp, #0
 8011b06:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8011b08:	687b      	ldr	r3, [r7, #4]
 8011b0a:	220a      	movs	r2, #10
 8011b0c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8011b0e:	4b03      	ldr	r3, [pc, #12]	@ (8011b1c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8011b10:	4618      	mov	r0, r3
 8011b12:	370c      	adds	r7, #12
 8011b14:	46bd      	mov	sp, r7
 8011b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b1a:	4770      	bx	lr
 8011b1c:	20000028 	.word	0x20000028

08011b20 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8011b20:	b480      	push	{r7}
 8011b22:	b083      	sub	sp, #12
 8011b24:	af00      	add	r7, sp, #0
 8011b26:	6078      	str	r0, [r7, #4]
 8011b28:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8011b2a:	683b      	ldr	r3, [r7, #0]
 8011b2c:	2b00      	cmp	r3, #0
 8011b2e:	d101      	bne.n	8011b34 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8011b30:	2303      	movs	r3, #3
 8011b32:	e004      	b.n	8011b3e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8011b34:	687b      	ldr	r3, [r7, #4]
 8011b36:	683a      	ldr	r2, [r7, #0]
 8011b38:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 8011b3c:	2300      	movs	r3, #0
}
 8011b3e:	4618      	mov	r0, r3
 8011b40:	370c      	adds	r7, #12
 8011b42:	46bd      	mov	sp, r7
 8011b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b48:	4770      	bx	lr

08011b4a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8011b4a:	b480      	push	{r7}
 8011b4c:	b087      	sub	sp, #28
 8011b4e:	af00      	add	r7, sp, #0
 8011b50:	60f8      	str	r0, [r7, #12]
 8011b52:	60b9      	str	r1, [r7, #8]
 8011b54:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011b56:	68fb      	ldr	r3, [r7, #12]
 8011b58:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011b5c:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8011b5e:	697b      	ldr	r3, [r7, #20]
 8011b60:	2b00      	cmp	r3, #0
 8011b62:	d101      	bne.n	8011b68 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8011b64:	2303      	movs	r3, #3
 8011b66:	e008      	b.n	8011b7a <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8011b68:	697b      	ldr	r3, [r7, #20]
 8011b6a:	68ba      	ldr	r2, [r7, #8]
 8011b6c:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8011b70:	697b      	ldr	r3, [r7, #20]
 8011b72:	687a      	ldr	r2, [r7, #4]
 8011b74:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8011b78:	2300      	movs	r3, #0
}
 8011b7a:	4618      	mov	r0, r3
 8011b7c:	371c      	adds	r7, #28
 8011b7e:	46bd      	mov	sp, r7
 8011b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b84:	4770      	bx	lr

08011b86 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8011b86:	b480      	push	{r7}
 8011b88:	b085      	sub	sp, #20
 8011b8a:	af00      	add	r7, sp, #0
 8011b8c:	6078      	str	r0, [r7, #4]
 8011b8e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011b90:	687b      	ldr	r3, [r7, #4]
 8011b92:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011b96:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8011b98:	68fb      	ldr	r3, [r7, #12]
 8011b9a:	2b00      	cmp	r3, #0
 8011b9c:	d101      	bne.n	8011ba2 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8011b9e:	2303      	movs	r3, #3
 8011ba0:	e004      	b.n	8011bac <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8011ba2:	68fb      	ldr	r3, [r7, #12]
 8011ba4:	683a      	ldr	r2, [r7, #0]
 8011ba6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8011baa:	2300      	movs	r3, #0
}
 8011bac:	4618      	mov	r0, r3
 8011bae:	3714      	adds	r7, #20
 8011bb0:	46bd      	mov	sp, r7
 8011bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bb6:	4770      	bx	lr

08011bb8 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8011bb8:	b580      	push	{r7, lr}
 8011bba:	b084      	sub	sp, #16
 8011bbc:	af00      	add	r7, sp, #0
 8011bbe:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011bc0:	687b      	ldr	r3, [r7, #4]
 8011bc2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011bc6:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8011bc8:	2301      	movs	r3, #1
 8011bca:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8011bcc:	687b      	ldr	r3, [r7, #4]
 8011bce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011bd2:	2b00      	cmp	r3, #0
 8011bd4:	d101      	bne.n	8011bda <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8011bd6:	2303      	movs	r3, #3
 8011bd8:	e01a      	b.n	8011c10 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8011bda:	68bb      	ldr	r3, [r7, #8]
 8011bdc:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8011be0:	2b00      	cmp	r3, #0
 8011be2:	d114      	bne.n	8011c0e <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8011be4:	68bb      	ldr	r3, [r7, #8]
 8011be6:	2201      	movs	r2, #1
 8011be8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8011bec:	68bb      	ldr	r3, [r7, #8]
 8011bee:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8011bf2:	687b      	ldr	r3, [r7, #4]
 8011bf4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8011bf6:	68bb      	ldr	r3, [r7, #8]
 8011bf8:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8011bfc:	68bb      	ldr	r3, [r7, #8]
 8011bfe:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8011c02:	2181      	movs	r1, #129	@ 0x81
 8011c04:	6878      	ldr	r0, [r7, #4]
 8011c06:	f004 fdee 	bl	80167e6 <USBD_LL_Transmit>

    ret = USBD_OK;
 8011c0a:	2300      	movs	r3, #0
 8011c0c:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8011c0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011c10:	4618      	mov	r0, r3
 8011c12:	3710      	adds	r7, #16
 8011c14:	46bd      	mov	sp, r7
 8011c16:	bd80      	pop	{r7, pc}

08011c18 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8011c18:	b580      	push	{r7, lr}
 8011c1a:	b084      	sub	sp, #16
 8011c1c:	af00      	add	r7, sp, #0
 8011c1e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011c20:	687b      	ldr	r3, [r7, #4]
 8011c22:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011c26:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8011c28:	687b      	ldr	r3, [r7, #4]
 8011c2a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011c2e:	2b00      	cmp	r3, #0
 8011c30:	d101      	bne.n	8011c36 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8011c32:	2303      	movs	r3, #3
 8011c34:	e016      	b.n	8011c64 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011c36:	687b      	ldr	r3, [r7, #4]
 8011c38:	7c1b      	ldrb	r3, [r3, #16]
 8011c3a:	2b00      	cmp	r3, #0
 8011c3c:	d109      	bne.n	8011c52 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8011c3e:	68fb      	ldr	r3, [r7, #12]
 8011c40:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8011c44:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011c48:	2101      	movs	r1, #1
 8011c4a:	6878      	ldr	r0, [r7, #4]
 8011c4c:	f004 fdec 	bl	8016828 <USBD_LL_PrepareReceive>
 8011c50:	e007      	b.n	8011c62 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8011c52:	68fb      	ldr	r3, [r7, #12]
 8011c54:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8011c58:	2340      	movs	r3, #64	@ 0x40
 8011c5a:	2101      	movs	r1, #1
 8011c5c:	6878      	ldr	r0, [r7, #4]
 8011c5e:	f004 fde3 	bl	8016828 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8011c62:	2300      	movs	r3, #0
}
 8011c64:	4618      	mov	r0, r3
 8011c66:	3710      	adds	r7, #16
 8011c68:	46bd      	mov	sp, r7
 8011c6a:	bd80      	pop	{r7, pc}

08011c6c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8011c6c:	b580      	push	{r7, lr}
 8011c6e:	b086      	sub	sp, #24
 8011c70:	af00      	add	r7, sp, #0
 8011c72:	60f8      	str	r0, [r7, #12]
 8011c74:	60b9      	str	r1, [r7, #8]
 8011c76:	4613      	mov	r3, r2
 8011c78:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8011c7a:	68fb      	ldr	r3, [r7, #12]
 8011c7c:	2b00      	cmp	r3, #0
 8011c7e:	d101      	bne.n	8011c84 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8011c80:	2303      	movs	r3, #3
 8011c82:	e01f      	b.n	8011cc4 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8011c84:	68fb      	ldr	r3, [r7, #12]
 8011c86:	2200      	movs	r2, #0
 8011c88:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 8011c8c:	68fb      	ldr	r3, [r7, #12]
 8011c8e:	2200      	movs	r2, #0
 8011c90:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8011c94:	68fb      	ldr	r3, [r7, #12]
 8011c96:	2200      	movs	r2, #0
 8011c98:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8011c9c:	68bb      	ldr	r3, [r7, #8]
 8011c9e:	2b00      	cmp	r3, #0
 8011ca0:	d003      	beq.n	8011caa <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8011ca2:	68fb      	ldr	r3, [r7, #12]
 8011ca4:	68ba      	ldr	r2, [r7, #8]
 8011ca6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011caa:	68fb      	ldr	r3, [r7, #12]
 8011cac:	2201      	movs	r2, #1
 8011cae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8011cb2:	68fb      	ldr	r3, [r7, #12]
 8011cb4:	79fa      	ldrb	r2, [r7, #7]
 8011cb6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8011cb8:	68f8      	ldr	r0, [r7, #12]
 8011cba:	f004 fc4b 	bl	8016554 <USBD_LL_Init>
 8011cbe:	4603      	mov	r3, r0
 8011cc0:	75fb      	strb	r3, [r7, #23]

  return ret;
 8011cc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8011cc4:	4618      	mov	r0, r3
 8011cc6:	3718      	adds	r7, #24
 8011cc8:	46bd      	mov	sp, r7
 8011cca:	bd80      	pop	{r7, pc}

08011ccc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8011ccc:	b580      	push	{r7, lr}
 8011cce:	b084      	sub	sp, #16
 8011cd0:	af00      	add	r7, sp, #0
 8011cd2:	6078      	str	r0, [r7, #4]
 8011cd4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8011cd6:	2300      	movs	r3, #0
 8011cd8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8011cda:	683b      	ldr	r3, [r7, #0]
 8011cdc:	2b00      	cmp	r3, #0
 8011cde:	d101      	bne.n	8011ce4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8011ce0:	2303      	movs	r3, #3
 8011ce2:	e016      	b.n	8011d12 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8011ce4:	687b      	ldr	r3, [r7, #4]
 8011ce6:	683a      	ldr	r2, [r7, #0]
 8011ce8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8011cec:	687b      	ldr	r3, [r7, #4]
 8011cee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011cf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011cf4:	2b00      	cmp	r3, #0
 8011cf6:	d00b      	beq.n	8011d10 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8011cf8:	687b      	ldr	r3, [r7, #4]
 8011cfa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011cfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011d00:	f107 020e 	add.w	r2, r7, #14
 8011d04:	4610      	mov	r0, r2
 8011d06:	4798      	blx	r3
 8011d08:	4602      	mov	r2, r0
 8011d0a:	687b      	ldr	r3, [r7, #4]
 8011d0c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8011d10:	2300      	movs	r3, #0
}
 8011d12:	4618      	mov	r0, r3
 8011d14:	3710      	adds	r7, #16
 8011d16:	46bd      	mov	sp, r7
 8011d18:	bd80      	pop	{r7, pc}

08011d1a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8011d1a:	b580      	push	{r7, lr}
 8011d1c:	b082      	sub	sp, #8
 8011d1e:	af00      	add	r7, sp, #0
 8011d20:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8011d22:	6878      	ldr	r0, [r7, #4]
 8011d24:	f004 fc76 	bl	8016614 <USBD_LL_Start>
 8011d28:	4603      	mov	r3, r0
}
 8011d2a:	4618      	mov	r0, r3
 8011d2c:	3708      	adds	r7, #8
 8011d2e:	46bd      	mov	sp, r7
 8011d30:	bd80      	pop	{r7, pc}

08011d32 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8011d32:	b480      	push	{r7}
 8011d34:	b083      	sub	sp, #12
 8011d36:	af00      	add	r7, sp, #0
 8011d38:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8011d3a:	2300      	movs	r3, #0
}
 8011d3c:	4618      	mov	r0, r3
 8011d3e:	370c      	adds	r7, #12
 8011d40:	46bd      	mov	sp, r7
 8011d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d46:	4770      	bx	lr

08011d48 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011d48:	b580      	push	{r7, lr}
 8011d4a:	b084      	sub	sp, #16
 8011d4c:	af00      	add	r7, sp, #0
 8011d4e:	6078      	str	r0, [r7, #4]
 8011d50:	460b      	mov	r3, r1
 8011d52:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8011d54:	2303      	movs	r3, #3
 8011d56:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8011d58:	687b      	ldr	r3, [r7, #4]
 8011d5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011d5e:	2b00      	cmp	r3, #0
 8011d60:	d009      	beq.n	8011d76 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8011d62:	687b      	ldr	r3, [r7, #4]
 8011d64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011d68:	681b      	ldr	r3, [r3, #0]
 8011d6a:	78fa      	ldrb	r2, [r7, #3]
 8011d6c:	4611      	mov	r1, r2
 8011d6e:	6878      	ldr	r0, [r7, #4]
 8011d70:	4798      	blx	r3
 8011d72:	4603      	mov	r3, r0
 8011d74:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8011d76:	7bfb      	ldrb	r3, [r7, #15]
}
 8011d78:	4618      	mov	r0, r3
 8011d7a:	3710      	adds	r7, #16
 8011d7c:	46bd      	mov	sp, r7
 8011d7e:	bd80      	pop	{r7, pc}

08011d80 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011d80:	b580      	push	{r7, lr}
 8011d82:	b082      	sub	sp, #8
 8011d84:	af00      	add	r7, sp, #0
 8011d86:	6078      	str	r0, [r7, #4]
 8011d88:	460b      	mov	r3, r1
 8011d8a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8011d8c:	687b      	ldr	r3, [r7, #4]
 8011d8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011d92:	2b00      	cmp	r3, #0
 8011d94:	d007      	beq.n	8011da6 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8011d96:	687b      	ldr	r3, [r7, #4]
 8011d98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011d9c:	685b      	ldr	r3, [r3, #4]
 8011d9e:	78fa      	ldrb	r2, [r7, #3]
 8011da0:	4611      	mov	r1, r2
 8011da2:	6878      	ldr	r0, [r7, #4]
 8011da4:	4798      	blx	r3
  }

  return USBD_OK;
 8011da6:	2300      	movs	r3, #0
}
 8011da8:	4618      	mov	r0, r3
 8011daa:	3708      	adds	r7, #8
 8011dac:	46bd      	mov	sp, r7
 8011dae:	bd80      	pop	{r7, pc}

08011db0 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8011db0:	b580      	push	{r7, lr}
 8011db2:	b084      	sub	sp, #16
 8011db4:	af00      	add	r7, sp, #0
 8011db6:	6078      	str	r0, [r7, #4]
 8011db8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8011dba:	687b      	ldr	r3, [r7, #4]
 8011dbc:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8011dc0:	6839      	ldr	r1, [r7, #0]
 8011dc2:	4618      	mov	r0, r3
 8011dc4:	f000 ff48 	bl	8012c58 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8011dc8:	687b      	ldr	r3, [r7, #4]
 8011dca:	2201      	movs	r2, #1
 8011dcc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8011dd0:	687b      	ldr	r3, [r7, #4]
 8011dd2:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8011dd6:	461a      	mov	r2, r3
 8011dd8:	687b      	ldr	r3, [r7, #4]
 8011dda:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8011dde:	687b      	ldr	r3, [r7, #4]
 8011de0:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8011de4:	f003 031f 	and.w	r3, r3, #31
 8011de8:	2b02      	cmp	r3, #2
 8011dea:	d01a      	beq.n	8011e22 <USBD_LL_SetupStage+0x72>
 8011dec:	2b02      	cmp	r3, #2
 8011dee:	d822      	bhi.n	8011e36 <USBD_LL_SetupStage+0x86>
 8011df0:	2b00      	cmp	r3, #0
 8011df2:	d002      	beq.n	8011dfa <USBD_LL_SetupStage+0x4a>
 8011df4:	2b01      	cmp	r3, #1
 8011df6:	d00a      	beq.n	8011e0e <USBD_LL_SetupStage+0x5e>
 8011df8:	e01d      	b.n	8011e36 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8011dfa:	687b      	ldr	r3, [r7, #4]
 8011dfc:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8011e00:	4619      	mov	r1, r3
 8011e02:	6878      	ldr	r0, [r7, #4]
 8011e04:	f000 f9f0 	bl	80121e8 <USBD_StdDevReq>
 8011e08:	4603      	mov	r3, r0
 8011e0a:	73fb      	strb	r3, [r7, #15]
      break;
 8011e0c:	e020      	b.n	8011e50 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8011e0e:	687b      	ldr	r3, [r7, #4]
 8011e10:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8011e14:	4619      	mov	r1, r3
 8011e16:	6878      	ldr	r0, [r7, #4]
 8011e18:	f000 fa54 	bl	80122c4 <USBD_StdItfReq>
 8011e1c:	4603      	mov	r3, r0
 8011e1e:	73fb      	strb	r3, [r7, #15]
      break;
 8011e20:	e016      	b.n	8011e50 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8011e22:	687b      	ldr	r3, [r7, #4]
 8011e24:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8011e28:	4619      	mov	r1, r3
 8011e2a:	6878      	ldr	r0, [r7, #4]
 8011e2c:	f000 fa93 	bl	8012356 <USBD_StdEPReq>
 8011e30:	4603      	mov	r3, r0
 8011e32:	73fb      	strb	r3, [r7, #15]
      break;
 8011e34:	e00c      	b.n	8011e50 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8011e36:	687b      	ldr	r3, [r7, #4]
 8011e38:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8011e3c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8011e40:	b2db      	uxtb	r3, r3
 8011e42:	4619      	mov	r1, r3
 8011e44:	6878      	ldr	r0, [r7, #4]
 8011e46:	f004 fc45 	bl	80166d4 <USBD_LL_StallEP>
 8011e4a:	4603      	mov	r3, r0
 8011e4c:	73fb      	strb	r3, [r7, #15]
      break;
 8011e4e:	bf00      	nop
  }

  return ret;
 8011e50:	7bfb      	ldrb	r3, [r7, #15]
}
 8011e52:	4618      	mov	r0, r3
 8011e54:	3710      	adds	r7, #16
 8011e56:	46bd      	mov	sp, r7
 8011e58:	bd80      	pop	{r7, pc}

08011e5a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8011e5a:	b580      	push	{r7, lr}
 8011e5c:	b086      	sub	sp, #24
 8011e5e:	af00      	add	r7, sp, #0
 8011e60:	60f8      	str	r0, [r7, #12]
 8011e62:	460b      	mov	r3, r1
 8011e64:	607a      	str	r2, [r7, #4]
 8011e66:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8011e68:	7afb      	ldrb	r3, [r7, #11]
 8011e6a:	2b00      	cmp	r3, #0
 8011e6c:	d138      	bne.n	8011ee0 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8011e6e:	68fb      	ldr	r3, [r7, #12]
 8011e70:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8011e74:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8011e76:	68fb      	ldr	r3, [r7, #12]
 8011e78:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8011e7c:	2b03      	cmp	r3, #3
 8011e7e:	d14a      	bne.n	8011f16 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8011e80:	693b      	ldr	r3, [r7, #16]
 8011e82:	689a      	ldr	r2, [r3, #8]
 8011e84:	693b      	ldr	r3, [r7, #16]
 8011e86:	68db      	ldr	r3, [r3, #12]
 8011e88:	429a      	cmp	r2, r3
 8011e8a:	d913      	bls.n	8011eb4 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8011e8c:	693b      	ldr	r3, [r7, #16]
 8011e8e:	689a      	ldr	r2, [r3, #8]
 8011e90:	693b      	ldr	r3, [r7, #16]
 8011e92:	68db      	ldr	r3, [r3, #12]
 8011e94:	1ad2      	subs	r2, r2, r3
 8011e96:	693b      	ldr	r3, [r7, #16]
 8011e98:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8011e9a:	693b      	ldr	r3, [r7, #16]
 8011e9c:	68da      	ldr	r2, [r3, #12]
 8011e9e:	693b      	ldr	r3, [r7, #16]
 8011ea0:	689b      	ldr	r3, [r3, #8]
 8011ea2:	4293      	cmp	r3, r2
 8011ea4:	bf28      	it	cs
 8011ea6:	4613      	movcs	r3, r2
 8011ea8:	461a      	mov	r2, r3
 8011eaa:	6879      	ldr	r1, [r7, #4]
 8011eac:	68f8      	ldr	r0, [r7, #12]
 8011eae:	f000 ffc7 	bl	8012e40 <USBD_CtlContinueRx>
 8011eb2:	e030      	b.n	8011f16 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011eb4:	68fb      	ldr	r3, [r7, #12]
 8011eb6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011eba:	b2db      	uxtb	r3, r3
 8011ebc:	2b03      	cmp	r3, #3
 8011ebe:	d10b      	bne.n	8011ed8 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8011ec0:	68fb      	ldr	r3, [r7, #12]
 8011ec2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011ec6:	691b      	ldr	r3, [r3, #16]
 8011ec8:	2b00      	cmp	r3, #0
 8011eca:	d005      	beq.n	8011ed8 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8011ecc:	68fb      	ldr	r3, [r7, #12]
 8011ece:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011ed2:	691b      	ldr	r3, [r3, #16]
 8011ed4:	68f8      	ldr	r0, [r7, #12]
 8011ed6:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8011ed8:	68f8      	ldr	r0, [r7, #12]
 8011eda:	f000 ffc2 	bl	8012e62 <USBD_CtlSendStatus>
 8011ede:	e01a      	b.n	8011f16 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011ee0:	68fb      	ldr	r3, [r7, #12]
 8011ee2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011ee6:	b2db      	uxtb	r3, r3
 8011ee8:	2b03      	cmp	r3, #3
 8011eea:	d114      	bne.n	8011f16 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8011eec:	68fb      	ldr	r3, [r7, #12]
 8011eee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011ef2:	699b      	ldr	r3, [r3, #24]
 8011ef4:	2b00      	cmp	r3, #0
 8011ef6:	d00e      	beq.n	8011f16 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8011ef8:	68fb      	ldr	r3, [r7, #12]
 8011efa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011efe:	699b      	ldr	r3, [r3, #24]
 8011f00:	7afa      	ldrb	r2, [r7, #11]
 8011f02:	4611      	mov	r1, r2
 8011f04:	68f8      	ldr	r0, [r7, #12]
 8011f06:	4798      	blx	r3
 8011f08:	4603      	mov	r3, r0
 8011f0a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8011f0c:	7dfb      	ldrb	r3, [r7, #23]
 8011f0e:	2b00      	cmp	r3, #0
 8011f10:	d001      	beq.n	8011f16 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8011f12:	7dfb      	ldrb	r3, [r7, #23]
 8011f14:	e000      	b.n	8011f18 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8011f16:	2300      	movs	r3, #0
}
 8011f18:	4618      	mov	r0, r3
 8011f1a:	3718      	adds	r7, #24
 8011f1c:	46bd      	mov	sp, r7
 8011f1e:	bd80      	pop	{r7, pc}

08011f20 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8011f20:	b580      	push	{r7, lr}
 8011f22:	b086      	sub	sp, #24
 8011f24:	af00      	add	r7, sp, #0
 8011f26:	60f8      	str	r0, [r7, #12]
 8011f28:	460b      	mov	r3, r1
 8011f2a:	607a      	str	r2, [r7, #4]
 8011f2c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8011f2e:	7afb      	ldrb	r3, [r7, #11]
 8011f30:	2b00      	cmp	r3, #0
 8011f32:	d16b      	bne.n	801200c <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8011f34:	68fb      	ldr	r3, [r7, #12]
 8011f36:	3314      	adds	r3, #20
 8011f38:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8011f3a:	68fb      	ldr	r3, [r7, #12]
 8011f3c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8011f40:	2b02      	cmp	r3, #2
 8011f42:	d156      	bne.n	8011ff2 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8011f44:	693b      	ldr	r3, [r7, #16]
 8011f46:	689a      	ldr	r2, [r3, #8]
 8011f48:	693b      	ldr	r3, [r7, #16]
 8011f4a:	68db      	ldr	r3, [r3, #12]
 8011f4c:	429a      	cmp	r2, r3
 8011f4e:	d914      	bls.n	8011f7a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8011f50:	693b      	ldr	r3, [r7, #16]
 8011f52:	689a      	ldr	r2, [r3, #8]
 8011f54:	693b      	ldr	r3, [r7, #16]
 8011f56:	68db      	ldr	r3, [r3, #12]
 8011f58:	1ad2      	subs	r2, r2, r3
 8011f5a:	693b      	ldr	r3, [r7, #16]
 8011f5c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8011f5e:	693b      	ldr	r3, [r7, #16]
 8011f60:	689b      	ldr	r3, [r3, #8]
 8011f62:	461a      	mov	r2, r3
 8011f64:	6879      	ldr	r1, [r7, #4]
 8011f66:	68f8      	ldr	r0, [r7, #12]
 8011f68:	f000 ff3c 	bl	8012de4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011f6c:	2300      	movs	r3, #0
 8011f6e:	2200      	movs	r2, #0
 8011f70:	2100      	movs	r1, #0
 8011f72:	68f8      	ldr	r0, [r7, #12]
 8011f74:	f004 fc58 	bl	8016828 <USBD_LL_PrepareReceive>
 8011f78:	e03b      	b.n	8011ff2 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8011f7a:	693b      	ldr	r3, [r7, #16]
 8011f7c:	68da      	ldr	r2, [r3, #12]
 8011f7e:	693b      	ldr	r3, [r7, #16]
 8011f80:	689b      	ldr	r3, [r3, #8]
 8011f82:	429a      	cmp	r2, r3
 8011f84:	d11c      	bne.n	8011fc0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8011f86:	693b      	ldr	r3, [r7, #16]
 8011f88:	685a      	ldr	r2, [r3, #4]
 8011f8a:	693b      	ldr	r3, [r7, #16]
 8011f8c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8011f8e:	429a      	cmp	r2, r3
 8011f90:	d316      	bcc.n	8011fc0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8011f92:	693b      	ldr	r3, [r7, #16]
 8011f94:	685a      	ldr	r2, [r3, #4]
 8011f96:	68fb      	ldr	r3, [r7, #12]
 8011f98:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8011f9c:	429a      	cmp	r2, r3
 8011f9e:	d20f      	bcs.n	8011fc0 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8011fa0:	2200      	movs	r2, #0
 8011fa2:	2100      	movs	r1, #0
 8011fa4:	68f8      	ldr	r0, [r7, #12]
 8011fa6:	f000 ff1d 	bl	8012de4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8011faa:	68fb      	ldr	r3, [r7, #12]
 8011fac:	2200      	movs	r2, #0
 8011fae:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011fb2:	2300      	movs	r3, #0
 8011fb4:	2200      	movs	r2, #0
 8011fb6:	2100      	movs	r1, #0
 8011fb8:	68f8      	ldr	r0, [r7, #12]
 8011fba:	f004 fc35 	bl	8016828 <USBD_LL_PrepareReceive>
 8011fbe:	e018      	b.n	8011ff2 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011fc0:	68fb      	ldr	r3, [r7, #12]
 8011fc2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011fc6:	b2db      	uxtb	r3, r3
 8011fc8:	2b03      	cmp	r3, #3
 8011fca:	d10b      	bne.n	8011fe4 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8011fcc:	68fb      	ldr	r3, [r7, #12]
 8011fce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011fd2:	68db      	ldr	r3, [r3, #12]
 8011fd4:	2b00      	cmp	r3, #0
 8011fd6:	d005      	beq.n	8011fe4 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8011fd8:	68fb      	ldr	r3, [r7, #12]
 8011fda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011fde:	68db      	ldr	r3, [r3, #12]
 8011fe0:	68f8      	ldr	r0, [r7, #12]
 8011fe2:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8011fe4:	2180      	movs	r1, #128	@ 0x80
 8011fe6:	68f8      	ldr	r0, [r7, #12]
 8011fe8:	f004 fb74 	bl	80166d4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8011fec:	68f8      	ldr	r0, [r7, #12]
 8011fee:	f000 ff4b 	bl	8012e88 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8011ff2:	68fb      	ldr	r3, [r7, #12]
 8011ff4:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8011ff8:	2b01      	cmp	r3, #1
 8011ffa:	d122      	bne.n	8012042 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8011ffc:	68f8      	ldr	r0, [r7, #12]
 8011ffe:	f7ff fe98 	bl	8011d32 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8012002:	68fb      	ldr	r3, [r7, #12]
 8012004:	2200      	movs	r2, #0
 8012006:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 801200a:	e01a      	b.n	8012042 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801200c:	68fb      	ldr	r3, [r7, #12]
 801200e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012012:	b2db      	uxtb	r3, r3
 8012014:	2b03      	cmp	r3, #3
 8012016:	d114      	bne.n	8012042 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8012018:	68fb      	ldr	r3, [r7, #12]
 801201a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801201e:	695b      	ldr	r3, [r3, #20]
 8012020:	2b00      	cmp	r3, #0
 8012022:	d00e      	beq.n	8012042 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8012024:	68fb      	ldr	r3, [r7, #12]
 8012026:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801202a:	695b      	ldr	r3, [r3, #20]
 801202c:	7afa      	ldrb	r2, [r7, #11]
 801202e:	4611      	mov	r1, r2
 8012030:	68f8      	ldr	r0, [r7, #12]
 8012032:	4798      	blx	r3
 8012034:	4603      	mov	r3, r0
 8012036:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8012038:	7dfb      	ldrb	r3, [r7, #23]
 801203a:	2b00      	cmp	r3, #0
 801203c:	d001      	beq.n	8012042 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 801203e:	7dfb      	ldrb	r3, [r7, #23]
 8012040:	e000      	b.n	8012044 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8012042:	2300      	movs	r3, #0
}
 8012044:	4618      	mov	r0, r3
 8012046:	3718      	adds	r7, #24
 8012048:	46bd      	mov	sp, r7
 801204a:	bd80      	pop	{r7, pc}

0801204c <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 801204c:	b580      	push	{r7, lr}
 801204e:	b082      	sub	sp, #8
 8012050:	af00      	add	r7, sp, #0
 8012052:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8012054:	687b      	ldr	r3, [r7, #4]
 8012056:	2201      	movs	r2, #1
 8012058:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 801205c:	687b      	ldr	r3, [r7, #4]
 801205e:	2200      	movs	r2, #0
 8012060:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8012064:	687b      	ldr	r3, [r7, #4]
 8012066:	2200      	movs	r2, #0
 8012068:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 801206a:	687b      	ldr	r3, [r7, #4]
 801206c:	2200      	movs	r2, #0
 801206e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 8012072:	687b      	ldr	r3, [r7, #4]
 8012074:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012078:	2b00      	cmp	r3, #0
 801207a:	d101      	bne.n	8012080 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 801207c:	2303      	movs	r3, #3
 801207e:	e02f      	b.n	80120e0 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8012080:	687b      	ldr	r3, [r7, #4]
 8012082:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012086:	2b00      	cmp	r3, #0
 8012088:	d00f      	beq.n	80120aa <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 801208a:	687b      	ldr	r3, [r7, #4]
 801208c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012090:	685b      	ldr	r3, [r3, #4]
 8012092:	2b00      	cmp	r3, #0
 8012094:	d009      	beq.n	80120aa <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8012096:	687b      	ldr	r3, [r7, #4]
 8012098:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801209c:	685b      	ldr	r3, [r3, #4]
 801209e:	687a      	ldr	r2, [r7, #4]
 80120a0:	6852      	ldr	r2, [r2, #4]
 80120a2:	b2d2      	uxtb	r2, r2
 80120a4:	4611      	mov	r1, r2
 80120a6:	6878      	ldr	r0, [r7, #4]
 80120a8:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80120aa:	2340      	movs	r3, #64	@ 0x40
 80120ac:	2200      	movs	r2, #0
 80120ae:	2100      	movs	r1, #0
 80120b0:	6878      	ldr	r0, [r7, #4]
 80120b2:	f004 faca 	bl	801664a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80120b6:	687b      	ldr	r3, [r7, #4]
 80120b8:	2201      	movs	r2, #1
 80120ba:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80120be:	687b      	ldr	r3, [r7, #4]
 80120c0:	2240      	movs	r2, #64	@ 0x40
 80120c2:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80120c6:	2340      	movs	r3, #64	@ 0x40
 80120c8:	2200      	movs	r2, #0
 80120ca:	2180      	movs	r1, #128	@ 0x80
 80120cc:	6878      	ldr	r0, [r7, #4]
 80120ce:	f004 fabc 	bl	801664a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80120d2:	687b      	ldr	r3, [r7, #4]
 80120d4:	2201      	movs	r2, #1
 80120d6:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80120d8:	687b      	ldr	r3, [r7, #4]
 80120da:	2240      	movs	r2, #64	@ 0x40
 80120dc:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 80120de:	2300      	movs	r3, #0
}
 80120e0:	4618      	mov	r0, r3
 80120e2:	3708      	adds	r7, #8
 80120e4:	46bd      	mov	sp, r7
 80120e6:	bd80      	pop	{r7, pc}

080120e8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80120e8:	b480      	push	{r7}
 80120ea:	b083      	sub	sp, #12
 80120ec:	af00      	add	r7, sp, #0
 80120ee:	6078      	str	r0, [r7, #4]
 80120f0:	460b      	mov	r3, r1
 80120f2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80120f4:	687b      	ldr	r3, [r7, #4]
 80120f6:	78fa      	ldrb	r2, [r7, #3]
 80120f8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80120fa:	2300      	movs	r3, #0
}
 80120fc:	4618      	mov	r0, r3
 80120fe:	370c      	adds	r7, #12
 8012100:	46bd      	mov	sp, r7
 8012102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012106:	4770      	bx	lr

08012108 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8012108:	b480      	push	{r7}
 801210a:	b083      	sub	sp, #12
 801210c:	af00      	add	r7, sp, #0
 801210e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8012110:	687b      	ldr	r3, [r7, #4]
 8012112:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012116:	b2da      	uxtb	r2, r3
 8012118:	687b      	ldr	r3, [r7, #4]
 801211a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 801211e:	687b      	ldr	r3, [r7, #4]
 8012120:	2204      	movs	r2, #4
 8012122:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8012126:	2300      	movs	r3, #0
}
 8012128:	4618      	mov	r0, r3
 801212a:	370c      	adds	r7, #12
 801212c:	46bd      	mov	sp, r7
 801212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012132:	4770      	bx	lr

08012134 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8012134:	b480      	push	{r7}
 8012136:	b083      	sub	sp, #12
 8012138:	af00      	add	r7, sp, #0
 801213a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 801213c:	687b      	ldr	r3, [r7, #4]
 801213e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012142:	b2db      	uxtb	r3, r3
 8012144:	2b04      	cmp	r3, #4
 8012146:	d106      	bne.n	8012156 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8012148:	687b      	ldr	r3, [r7, #4]
 801214a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 801214e:	b2da      	uxtb	r2, r3
 8012150:	687b      	ldr	r3, [r7, #4]
 8012152:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8012156:	2300      	movs	r3, #0
}
 8012158:	4618      	mov	r0, r3
 801215a:	370c      	adds	r7, #12
 801215c:	46bd      	mov	sp, r7
 801215e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012162:	4770      	bx	lr

08012164 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8012164:	b580      	push	{r7, lr}
 8012166:	b082      	sub	sp, #8
 8012168:	af00      	add	r7, sp, #0
 801216a:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 801216c:	687b      	ldr	r3, [r7, #4]
 801216e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012172:	2b00      	cmp	r3, #0
 8012174:	d101      	bne.n	801217a <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8012176:	2303      	movs	r3, #3
 8012178:	e012      	b.n	80121a0 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801217a:	687b      	ldr	r3, [r7, #4]
 801217c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012180:	b2db      	uxtb	r3, r3
 8012182:	2b03      	cmp	r3, #3
 8012184:	d10b      	bne.n	801219e <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8012186:	687b      	ldr	r3, [r7, #4]
 8012188:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801218c:	69db      	ldr	r3, [r3, #28]
 801218e:	2b00      	cmp	r3, #0
 8012190:	d005      	beq.n	801219e <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8012192:	687b      	ldr	r3, [r7, #4]
 8012194:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012198:	69db      	ldr	r3, [r3, #28]
 801219a:	6878      	ldr	r0, [r7, #4]
 801219c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801219e:	2300      	movs	r3, #0
}
 80121a0:	4618      	mov	r0, r3
 80121a2:	3708      	adds	r7, #8
 80121a4:	46bd      	mov	sp, r7
 80121a6:	bd80      	pop	{r7, pc}

080121a8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80121a8:	b480      	push	{r7}
 80121aa:	b087      	sub	sp, #28
 80121ac:	af00      	add	r7, sp, #0
 80121ae:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80121b0:	687b      	ldr	r3, [r7, #4]
 80121b2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80121b4:	697b      	ldr	r3, [r7, #20]
 80121b6:	781b      	ldrb	r3, [r3, #0]
 80121b8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80121ba:	697b      	ldr	r3, [r7, #20]
 80121bc:	3301      	adds	r3, #1
 80121be:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80121c0:	697b      	ldr	r3, [r7, #20]
 80121c2:	781b      	ldrb	r3, [r3, #0]
 80121c4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80121c6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80121ca:	021b      	lsls	r3, r3, #8
 80121cc:	b21a      	sxth	r2, r3
 80121ce:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80121d2:	4313      	orrs	r3, r2
 80121d4:	b21b      	sxth	r3, r3
 80121d6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80121d8:	89fb      	ldrh	r3, [r7, #14]
}
 80121da:	4618      	mov	r0, r3
 80121dc:	371c      	adds	r7, #28
 80121de:	46bd      	mov	sp, r7
 80121e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121e4:	4770      	bx	lr
	...

080121e8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80121e8:	b580      	push	{r7, lr}
 80121ea:	b084      	sub	sp, #16
 80121ec:	af00      	add	r7, sp, #0
 80121ee:	6078      	str	r0, [r7, #4]
 80121f0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80121f2:	2300      	movs	r3, #0
 80121f4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80121f6:	683b      	ldr	r3, [r7, #0]
 80121f8:	781b      	ldrb	r3, [r3, #0]
 80121fa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80121fe:	2b40      	cmp	r3, #64	@ 0x40
 8012200:	d005      	beq.n	801220e <USBD_StdDevReq+0x26>
 8012202:	2b40      	cmp	r3, #64	@ 0x40
 8012204:	d853      	bhi.n	80122ae <USBD_StdDevReq+0xc6>
 8012206:	2b00      	cmp	r3, #0
 8012208:	d00b      	beq.n	8012222 <USBD_StdDevReq+0x3a>
 801220a:	2b20      	cmp	r3, #32
 801220c:	d14f      	bne.n	80122ae <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801220e:	687b      	ldr	r3, [r7, #4]
 8012210:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012214:	689b      	ldr	r3, [r3, #8]
 8012216:	6839      	ldr	r1, [r7, #0]
 8012218:	6878      	ldr	r0, [r7, #4]
 801221a:	4798      	blx	r3
 801221c:	4603      	mov	r3, r0
 801221e:	73fb      	strb	r3, [r7, #15]
      break;
 8012220:	e04a      	b.n	80122b8 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8012222:	683b      	ldr	r3, [r7, #0]
 8012224:	785b      	ldrb	r3, [r3, #1]
 8012226:	2b09      	cmp	r3, #9
 8012228:	d83b      	bhi.n	80122a2 <USBD_StdDevReq+0xba>
 801222a:	a201      	add	r2, pc, #4	@ (adr r2, 8012230 <USBD_StdDevReq+0x48>)
 801222c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012230:	08012285 	.word	0x08012285
 8012234:	08012299 	.word	0x08012299
 8012238:	080122a3 	.word	0x080122a3
 801223c:	0801228f 	.word	0x0801228f
 8012240:	080122a3 	.word	0x080122a3
 8012244:	08012263 	.word	0x08012263
 8012248:	08012259 	.word	0x08012259
 801224c:	080122a3 	.word	0x080122a3
 8012250:	0801227b 	.word	0x0801227b
 8012254:	0801226d 	.word	0x0801226d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8012258:	6839      	ldr	r1, [r7, #0]
 801225a:	6878      	ldr	r0, [r7, #4]
 801225c:	f000 f9de 	bl	801261c <USBD_GetDescriptor>
          break;
 8012260:	e024      	b.n	80122ac <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8012262:	6839      	ldr	r1, [r7, #0]
 8012264:	6878      	ldr	r0, [r7, #4]
 8012266:	f000 fb6d 	bl	8012944 <USBD_SetAddress>
          break;
 801226a:	e01f      	b.n	80122ac <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 801226c:	6839      	ldr	r1, [r7, #0]
 801226e:	6878      	ldr	r0, [r7, #4]
 8012270:	f000 fbac 	bl	80129cc <USBD_SetConfig>
 8012274:	4603      	mov	r3, r0
 8012276:	73fb      	strb	r3, [r7, #15]
          break;
 8012278:	e018      	b.n	80122ac <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 801227a:	6839      	ldr	r1, [r7, #0]
 801227c:	6878      	ldr	r0, [r7, #4]
 801227e:	f000 fc4b 	bl	8012b18 <USBD_GetConfig>
          break;
 8012282:	e013      	b.n	80122ac <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8012284:	6839      	ldr	r1, [r7, #0]
 8012286:	6878      	ldr	r0, [r7, #4]
 8012288:	f000 fc7c 	bl	8012b84 <USBD_GetStatus>
          break;
 801228c:	e00e      	b.n	80122ac <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 801228e:	6839      	ldr	r1, [r7, #0]
 8012290:	6878      	ldr	r0, [r7, #4]
 8012292:	f000 fcab 	bl	8012bec <USBD_SetFeature>
          break;
 8012296:	e009      	b.n	80122ac <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8012298:	6839      	ldr	r1, [r7, #0]
 801229a:	6878      	ldr	r0, [r7, #4]
 801229c:	f000 fcba 	bl	8012c14 <USBD_ClrFeature>
          break;
 80122a0:	e004      	b.n	80122ac <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 80122a2:	6839      	ldr	r1, [r7, #0]
 80122a4:	6878      	ldr	r0, [r7, #4]
 80122a6:	f000 fd11 	bl	8012ccc <USBD_CtlError>
          break;
 80122aa:	bf00      	nop
      }
      break;
 80122ac:	e004      	b.n	80122b8 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 80122ae:	6839      	ldr	r1, [r7, #0]
 80122b0:	6878      	ldr	r0, [r7, #4]
 80122b2:	f000 fd0b 	bl	8012ccc <USBD_CtlError>
      break;
 80122b6:	bf00      	nop
  }

  return ret;
 80122b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80122ba:	4618      	mov	r0, r3
 80122bc:	3710      	adds	r7, #16
 80122be:	46bd      	mov	sp, r7
 80122c0:	bd80      	pop	{r7, pc}
 80122c2:	bf00      	nop

080122c4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80122c4:	b580      	push	{r7, lr}
 80122c6:	b084      	sub	sp, #16
 80122c8:	af00      	add	r7, sp, #0
 80122ca:	6078      	str	r0, [r7, #4]
 80122cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80122ce:	2300      	movs	r3, #0
 80122d0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80122d2:	683b      	ldr	r3, [r7, #0]
 80122d4:	781b      	ldrb	r3, [r3, #0]
 80122d6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80122da:	2b40      	cmp	r3, #64	@ 0x40
 80122dc:	d005      	beq.n	80122ea <USBD_StdItfReq+0x26>
 80122de:	2b40      	cmp	r3, #64	@ 0x40
 80122e0:	d82f      	bhi.n	8012342 <USBD_StdItfReq+0x7e>
 80122e2:	2b00      	cmp	r3, #0
 80122e4:	d001      	beq.n	80122ea <USBD_StdItfReq+0x26>
 80122e6:	2b20      	cmp	r3, #32
 80122e8:	d12b      	bne.n	8012342 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80122ea:	687b      	ldr	r3, [r7, #4]
 80122ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80122f0:	b2db      	uxtb	r3, r3
 80122f2:	3b01      	subs	r3, #1
 80122f4:	2b02      	cmp	r3, #2
 80122f6:	d81d      	bhi.n	8012334 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80122f8:	683b      	ldr	r3, [r7, #0]
 80122fa:	889b      	ldrh	r3, [r3, #4]
 80122fc:	b2db      	uxtb	r3, r3
 80122fe:	2b01      	cmp	r3, #1
 8012300:	d813      	bhi.n	801232a <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8012302:	687b      	ldr	r3, [r7, #4]
 8012304:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012308:	689b      	ldr	r3, [r3, #8]
 801230a:	6839      	ldr	r1, [r7, #0]
 801230c:	6878      	ldr	r0, [r7, #4]
 801230e:	4798      	blx	r3
 8012310:	4603      	mov	r3, r0
 8012312:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8012314:	683b      	ldr	r3, [r7, #0]
 8012316:	88db      	ldrh	r3, [r3, #6]
 8012318:	2b00      	cmp	r3, #0
 801231a:	d110      	bne.n	801233e <USBD_StdItfReq+0x7a>
 801231c:	7bfb      	ldrb	r3, [r7, #15]
 801231e:	2b00      	cmp	r3, #0
 8012320:	d10d      	bne.n	801233e <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8012322:	6878      	ldr	r0, [r7, #4]
 8012324:	f000 fd9d 	bl	8012e62 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8012328:	e009      	b.n	801233e <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 801232a:	6839      	ldr	r1, [r7, #0]
 801232c:	6878      	ldr	r0, [r7, #4]
 801232e:	f000 fccd 	bl	8012ccc <USBD_CtlError>
          break;
 8012332:	e004      	b.n	801233e <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8012334:	6839      	ldr	r1, [r7, #0]
 8012336:	6878      	ldr	r0, [r7, #4]
 8012338:	f000 fcc8 	bl	8012ccc <USBD_CtlError>
          break;
 801233c:	e000      	b.n	8012340 <USBD_StdItfReq+0x7c>
          break;
 801233e:	bf00      	nop
      }
      break;
 8012340:	e004      	b.n	801234c <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8012342:	6839      	ldr	r1, [r7, #0]
 8012344:	6878      	ldr	r0, [r7, #4]
 8012346:	f000 fcc1 	bl	8012ccc <USBD_CtlError>
      break;
 801234a:	bf00      	nop
  }

  return ret;
 801234c:	7bfb      	ldrb	r3, [r7, #15]
}
 801234e:	4618      	mov	r0, r3
 8012350:	3710      	adds	r7, #16
 8012352:	46bd      	mov	sp, r7
 8012354:	bd80      	pop	{r7, pc}

08012356 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012356:	b580      	push	{r7, lr}
 8012358:	b084      	sub	sp, #16
 801235a:	af00      	add	r7, sp, #0
 801235c:	6078      	str	r0, [r7, #4]
 801235e:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8012360:	2300      	movs	r3, #0
 8012362:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8012364:	683b      	ldr	r3, [r7, #0]
 8012366:	889b      	ldrh	r3, [r3, #4]
 8012368:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801236a:	683b      	ldr	r3, [r7, #0]
 801236c:	781b      	ldrb	r3, [r3, #0]
 801236e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012372:	2b40      	cmp	r3, #64	@ 0x40
 8012374:	d007      	beq.n	8012386 <USBD_StdEPReq+0x30>
 8012376:	2b40      	cmp	r3, #64	@ 0x40
 8012378:	f200 8145 	bhi.w	8012606 <USBD_StdEPReq+0x2b0>
 801237c:	2b00      	cmp	r3, #0
 801237e:	d00c      	beq.n	801239a <USBD_StdEPReq+0x44>
 8012380:	2b20      	cmp	r3, #32
 8012382:	f040 8140 	bne.w	8012606 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8012386:	687b      	ldr	r3, [r7, #4]
 8012388:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801238c:	689b      	ldr	r3, [r3, #8]
 801238e:	6839      	ldr	r1, [r7, #0]
 8012390:	6878      	ldr	r0, [r7, #4]
 8012392:	4798      	blx	r3
 8012394:	4603      	mov	r3, r0
 8012396:	73fb      	strb	r3, [r7, #15]
      break;
 8012398:	e13a      	b.n	8012610 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801239a:	683b      	ldr	r3, [r7, #0]
 801239c:	785b      	ldrb	r3, [r3, #1]
 801239e:	2b03      	cmp	r3, #3
 80123a0:	d007      	beq.n	80123b2 <USBD_StdEPReq+0x5c>
 80123a2:	2b03      	cmp	r3, #3
 80123a4:	f300 8129 	bgt.w	80125fa <USBD_StdEPReq+0x2a4>
 80123a8:	2b00      	cmp	r3, #0
 80123aa:	d07f      	beq.n	80124ac <USBD_StdEPReq+0x156>
 80123ac:	2b01      	cmp	r3, #1
 80123ae:	d03c      	beq.n	801242a <USBD_StdEPReq+0xd4>
 80123b0:	e123      	b.n	80125fa <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80123b2:	687b      	ldr	r3, [r7, #4]
 80123b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80123b8:	b2db      	uxtb	r3, r3
 80123ba:	2b02      	cmp	r3, #2
 80123bc:	d002      	beq.n	80123c4 <USBD_StdEPReq+0x6e>
 80123be:	2b03      	cmp	r3, #3
 80123c0:	d016      	beq.n	80123f0 <USBD_StdEPReq+0x9a>
 80123c2:	e02c      	b.n	801241e <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80123c4:	7bbb      	ldrb	r3, [r7, #14]
 80123c6:	2b00      	cmp	r3, #0
 80123c8:	d00d      	beq.n	80123e6 <USBD_StdEPReq+0x90>
 80123ca:	7bbb      	ldrb	r3, [r7, #14]
 80123cc:	2b80      	cmp	r3, #128	@ 0x80
 80123ce:	d00a      	beq.n	80123e6 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80123d0:	7bbb      	ldrb	r3, [r7, #14]
 80123d2:	4619      	mov	r1, r3
 80123d4:	6878      	ldr	r0, [r7, #4]
 80123d6:	f004 f97d 	bl	80166d4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80123da:	2180      	movs	r1, #128	@ 0x80
 80123dc:	6878      	ldr	r0, [r7, #4]
 80123de:	f004 f979 	bl	80166d4 <USBD_LL_StallEP>
 80123e2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80123e4:	e020      	b.n	8012428 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 80123e6:	6839      	ldr	r1, [r7, #0]
 80123e8:	6878      	ldr	r0, [r7, #4]
 80123ea:	f000 fc6f 	bl	8012ccc <USBD_CtlError>
              break;
 80123ee:	e01b      	b.n	8012428 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80123f0:	683b      	ldr	r3, [r7, #0]
 80123f2:	885b      	ldrh	r3, [r3, #2]
 80123f4:	2b00      	cmp	r3, #0
 80123f6:	d10e      	bne.n	8012416 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80123f8:	7bbb      	ldrb	r3, [r7, #14]
 80123fa:	2b00      	cmp	r3, #0
 80123fc:	d00b      	beq.n	8012416 <USBD_StdEPReq+0xc0>
 80123fe:	7bbb      	ldrb	r3, [r7, #14]
 8012400:	2b80      	cmp	r3, #128	@ 0x80
 8012402:	d008      	beq.n	8012416 <USBD_StdEPReq+0xc0>
 8012404:	683b      	ldr	r3, [r7, #0]
 8012406:	88db      	ldrh	r3, [r3, #6]
 8012408:	2b00      	cmp	r3, #0
 801240a:	d104      	bne.n	8012416 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 801240c:	7bbb      	ldrb	r3, [r7, #14]
 801240e:	4619      	mov	r1, r3
 8012410:	6878      	ldr	r0, [r7, #4]
 8012412:	f004 f95f 	bl	80166d4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8012416:	6878      	ldr	r0, [r7, #4]
 8012418:	f000 fd23 	bl	8012e62 <USBD_CtlSendStatus>

              break;
 801241c:	e004      	b.n	8012428 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 801241e:	6839      	ldr	r1, [r7, #0]
 8012420:	6878      	ldr	r0, [r7, #4]
 8012422:	f000 fc53 	bl	8012ccc <USBD_CtlError>
              break;
 8012426:	bf00      	nop
          }
          break;
 8012428:	e0ec      	b.n	8012604 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 801242a:	687b      	ldr	r3, [r7, #4]
 801242c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012430:	b2db      	uxtb	r3, r3
 8012432:	2b02      	cmp	r3, #2
 8012434:	d002      	beq.n	801243c <USBD_StdEPReq+0xe6>
 8012436:	2b03      	cmp	r3, #3
 8012438:	d016      	beq.n	8012468 <USBD_StdEPReq+0x112>
 801243a:	e030      	b.n	801249e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801243c:	7bbb      	ldrb	r3, [r7, #14]
 801243e:	2b00      	cmp	r3, #0
 8012440:	d00d      	beq.n	801245e <USBD_StdEPReq+0x108>
 8012442:	7bbb      	ldrb	r3, [r7, #14]
 8012444:	2b80      	cmp	r3, #128	@ 0x80
 8012446:	d00a      	beq.n	801245e <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8012448:	7bbb      	ldrb	r3, [r7, #14]
 801244a:	4619      	mov	r1, r3
 801244c:	6878      	ldr	r0, [r7, #4]
 801244e:	f004 f941 	bl	80166d4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8012452:	2180      	movs	r1, #128	@ 0x80
 8012454:	6878      	ldr	r0, [r7, #4]
 8012456:	f004 f93d 	bl	80166d4 <USBD_LL_StallEP>
 801245a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801245c:	e025      	b.n	80124aa <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 801245e:	6839      	ldr	r1, [r7, #0]
 8012460:	6878      	ldr	r0, [r7, #4]
 8012462:	f000 fc33 	bl	8012ccc <USBD_CtlError>
              break;
 8012466:	e020      	b.n	80124aa <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8012468:	683b      	ldr	r3, [r7, #0]
 801246a:	885b      	ldrh	r3, [r3, #2]
 801246c:	2b00      	cmp	r3, #0
 801246e:	d11b      	bne.n	80124a8 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8012470:	7bbb      	ldrb	r3, [r7, #14]
 8012472:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012476:	2b00      	cmp	r3, #0
 8012478:	d004      	beq.n	8012484 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 801247a:	7bbb      	ldrb	r3, [r7, #14]
 801247c:	4619      	mov	r1, r3
 801247e:	6878      	ldr	r0, [r7, #4]
 8012480:	f004 f947 	bl	8016712 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8012484:	6878      	ldr	r0, [r7, #4]
 8012486:	f000 fcec 	bl	8012e62 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801248a:	687b      	ldr	r3, [r7, #4]
 801248c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012490:	689b      	ldr	r3, [r3, #8]
 8012492:	6839      	ldr	r1, [r7, #0]
 8012494:	6878      	ldr	r0, [r7, #4]
 8012496:	4798      	blx	r3
 8012498:	4603      	mov	r3, r0
 801249a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 801249c:	e004      	b.n	80124a8 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 801249e:	6839      	ldr	r1, [r7, #0]
 80124a0:	6878      	ldr	r0, [r7, #4]
 80124a2:	f000 fc13 	bl	8012ccc <USBD_CtlError>
              break;
 80124a6:	e000      	b.n	80124aa <USBD_StdEPReq+0x154>
              break;
 80124a8:	bf00      	nop
          }
          break;
 80124aa:	e0ab      	b.n	8012604 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80124ac:	687b      	ldr	r3, [r7, #4]
 80124ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80124b2:	b2db      	uxtb	r3, r3
 80124b4:	2b02      	cmp	r3, #2
 80124b6:	d002      	beq.n	80124be <USBD_StdEPReq+0x168>
 80124b8:	2b03      	cmp	r3, #3
 80124ba:	d032      	beq.n	8012522 <USBD_StdEPReq+0x1cc>
 80124bc:	e097      	b.n	80125ee <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80124be:	7bbb      	ldrb	r3, [r7, #14]
 80124c0:	2b00      	cmp	r3, #0
 80124c2:	d007      	beq.n	80124d4 <USBD_StdEPReq+0x17e>
 80124c4:	7bbb      	ldrb	r3, [r7, #14]
 80124c6:	2b80      	cmp	r3, #128	@ 0x80
 80124c8:	d004      	beq.n	80124d4 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 80124ca:	6839      	ldr	r1, [r7, #0]
 80124cc:	6878      	ldr	r0, [r7, #4]
 80124ce:	f000 fbfd 	bl	8012ccc <USBD_CtlError>
                break;
 80124d2:	e091      	b.n	80125f8 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80124d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80124d8:	2b00      	cmp	r3, #0
 80124da:	da0b      	bge.n	80124f4 <USBD_StdEPReq+0x19e>
 80124dc:	7bbb      	ldrb	r3, [r7, #14]
 80124de:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80124e2:	4613      	mov	r3, r2
 80124e4:	009b      	lsls	r3, r3, #2
 80124e6:	4413      	add	r3, r2
 80124e8:	009b      	lsls	r3, r3, #2
 80124ea:	3310      	adds	r3, #16
 80124ec:	687a      	ldr	r2, [r7, #4]
 80124ee:	4413      	add	r3, r2
 80124f0:	3304      	adds	r3, #4
 80124f2:	e00b      	b.n	801250c <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80124f4:	7bbb      	ldrb	r3, [r7, #14]
 80124f6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80124fa:	4613      	mov	r3, r2
 80124fc:	009b      	lsls	r3, r3, #2
 80124fe:	4413      	add	r3, r2
 8012500:	009b      	lsls	r3, r3, #2
 8012502:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8012506:	687a      	ldr	r2, [r7, #4]
 8012508:	4413      	add	r3, r2
 801250a:	3304      	adds	r3, #4
 801250c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 801250e:	68bb      	ldr	r3, [r7, #8]
 8012510:	2200      	movs	r2, #0
 8012512:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8012514:	68bb      	ldr	r3, [r7, #8]
 8012516:	2202      	movs	r2, #2
 8012518:	4619      	mov	r1, r3
 801251a:	6878      	ldr	r0, [r7, #4]
 801251c:	f000 fc47 	bl	8012dae <USBD_CtlSendData>
              break;
 8012520:	e06a      	b.n	80125f8 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8012522:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012526:	2b00      	cmp	r3, #0
 8012528:	da11      	bge.n	801254e <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 801252a:	7bbb      	ldrb	r3, [r7, #14]
 801252c:	f003 020f 	and.w	r2, r3, #15
 8012530:	6879      	ldr	r1, [r7, #4]
 8012532:	4613      	mov	r3, r2
 8012534:	009b      	lsls	r3, r3, #2
 8012536:	4413      	add	r3, r2
 8012538:	009b      	lsls	r3, r3, #2
 801253a:	440b      	add	r3, r1
 801253c:	3324      	adds	r3, #36	@ 0x24
 801253e:	881b      	ldrh	r3, [r3, #0]
 8012540:	2b00      	cmp	r3, #0
 8012542:	d117      	bne.n	8012574 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8012544:	6839      	ldr	r1, [r7, #0]
 8012546:	6878      	ldr	r0, [r7, #4]
 8012548:	f000 fbc0 	bl	8012ccc <USBD_CtlError>
                  break;
 801254c:	e054      	b.n	80125f8 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 801254e:	7bbb      	ldrb	r3, [r7, #14]
 8012550:	f003 020f 	and.w	r2, r3, #15
 8012554:	6879      	ldr	r1, [r7, #4]
 8012556:	4613      	mov	r3, r2
 8012558:	009b      	lsls	r3, r3, #2
 801255a:	4413      	add	r3, r2
 801255c:	009b      	lsls	r3, r3, #2
 801255e:	440b      	add	r3, r1
 8012560:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8012564:	881b      	ldrh	r3, [r3, #0]
 8012566:	2b00      	cmp	r3, #0
 8012568:	d104      	bne.n	8012574 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 801256a:	6839      	ldr	r1, [r7, #0]
 801256c:	6878      	ldr	r0, [r7, #4]
 801256e:	f000 fbad 	bl	8012ccc <USBD_CtlError>
                  break;
 8012572:	e041      	b.n	80125f8 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8012574:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012578:	2b00      	cmp	r3, #0
 801257a:	da0b      	bge.n	8012594 <USBD_StdEPReq+0x23e>
 801257c:	7bbb      	ldrb	r3, [r7, #14]
 801257e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8012582:	4613      	mov	r3, r2
 8012584:	009b      	lsls	r3, r3, #2
 8012586:	4413      	add	r3, r2
 8012588:	009b      	lsls	r3, r3, #2
 801258a:	3310      	adds	r3, #16
 801258c:	687a      	ldr	r2, [r7, #4]
 801258e:	4413      	add	r3, r2
 8012590:	3304      	adds	r3, #4
 8012592:	e00b      	b.n	80125ac <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8012594:	7bbb      	ldrb	r3, [r7, #14]
 8012596:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801259a:	4613      	mov	r3, r2
 801259c:	009b      	lsls	r3, r3, #2
 801259e:	4413      	add	r3, r2
 80125a0:	009b      	lsls	r3, r3, #2
 80125a2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80125a6:	687a      	ldr	r2, [r7, #4]
 80125a8:	4413      	add	r3, r2
 80125aa:	3304      	adds	r3, #4
 80125ac:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80125ae:	7bbb      	ldrb	r3, [r7, #14]
 80125b0:	2b00      	cmp	r3, #0
 80125b2:	d002      	beq.n	80125ba <USBD_StdEPReq+0x264>
 80125b4:	7bbb      	ldrb	r3, [r7, #14]
 80125b6:	2b80      	cmp	r3, #128	@ 0x80
 80125b8:	d103      	bne.n	80125c2 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 80125ba:	68bb      	ldr	r3, [r7, #8]
 80125bc:	2200      	movs	r2, #0
 80125be:	601a      	str	r2, [r3, #0]
 80125c0:	e00e      	b.n	80125e0 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80125c2:	7bbb      	ldrb	r3, [r7, #14]
 80125c4:	4619      	mov	r1, r3
 80125c6:	6878      	ldr	r0, [r7, #4]
 80125c8:	f004 f8c2 	bl	8016750 <USBD_LL_IsStallEP>
 80125cc:	4603      	mov	r3, r0
 80125ce:	2b00      	cmp	r3, #0
 80125d0:	d003      	beq.n	80125da <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 80125d2:	68bb      	ldr	r3, [r7, #8]
 80125d4:	2201      	movs	r2, #1
 80125d6:	601a      	str	r2, [r3, #0]
 80125d8:	e002      	b.n	80125e0 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 80125da:	68bb      	ldr	r3, [r7, #8]
 80125dc:	2200      	movs	r2, #0
 80125de:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80125e0:	68bb      	ldr	r3, [r7, #8]
 80125e2:	2202      	movs	r2, #2
 80125e4:	4619      	mov	r1, r3
 80125e6:	6878      	ldr	r0, [r7, #4]
 80125e8:	f000 fbe1 	bl	8012dae <USBD_CtlSendData>
              break;
 80125ec:	e004      	b.n	80125f8 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 80125ee:	6839      	ldr	r1, [r7, #0]
 80125f0:	6878      	ldr	r0, [r7, #4]
 80125f2:	f000 fb6b 	bl	8012ccc <USBD_CtlError>
              break;
 80125f6:	bf00      	nop
          }
          break;
 80125f8:	e004      	b.n	8012604 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 80125fa:	6839      	ldr	r1, [r7, #0]
 80125fc:	6878      	ldr	r0, [r7, #4]
 80125fe:	f000 fb65 	bl	8012ccc <USBD_CtlError>
          break;
 8012602:	bf00      	nop
      }
      break;
 8012604:	e004      	b.n	8012610 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8012606:	6839      	ldr	r1, [r7, #0]
 8012608:	6878      	ldr	r0, [r7, #4]
 801260a:	f000 fb5f 	bl	8012ccc <USBD_CtlError>
      break;
 801260e:	bf00      	nop
  }

  return ret;
 8012610:	7bfb      	ldrb	r3, [r7, #15]
}
 8012612:	4618      	mov	r0, r3
 8012614:	3710      	adds	r7, #16
 8012616:	46bd      	mov	sp, r7
 8012618:	bd80      	pop	{r7, pc}
	...

0801261c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801261c:	b580      	push	{r7, lr}
 801261e:	b084      	sub	sp, #16
 8012620:	af00      	add	r7, sp, #0
 8012622:	6078      	str	r0, [r7, #4]
 8012624:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8012626:	2300      	movs	r3, #0
 8012628:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 801262a:	2300      	movs	r3, #0
 801262c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 801262e:	2300      	movs	r3, #0
 8012630:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8012632:	683b      	ldr	r3, [r7, #0]
 8012634:	885b      	ldrh	r3, [r3, #2]
 8012636:	0a1b      	lsrs	r3, r3, #8
 8012638:	b29b      	uxth	r3, r3
 801263a:	3b01      	subs	r3, #1
 801263c:	2b0e      	cmp	r3, #14
 801263e:	f200 8152 	bhi.w	80128e6 <USBD_GetDescriptor+0x2ca>
 8012642:	a201      	add	r2, pc, #4	@ (adr r2, 8012648 <USBD_GetDescriptor+0x2c>)
 8012644:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012648:	080126b9 	.word	0x080126b9
 801264c:	080126d1 	.word	0x080126d1
 8012650:	08012711 	.word	0x08012711
 8012654:	080128e7 	.word	0x080128e7
 8012658:	080128e7 	.word	0x080128e7
 801265c:	08012887 	.word	0x08012887
 8012660:	080128b3 	.word	0x080128b3
 8012664:	080128e7 	.word	0x080128e7
 8012668:	080128e7 	.word	0x080128e7
 801266c:	080128e7 	.word	0x080128e7
 8012670:	080128e7 	.word	0x080128e7
 8012674:	080128e7 	.word	0x080128e7
 8012678:	080128e7 	.word	0x080128e7
 801267c:	080128e7 	.word	0x080128e7
 8012680:	08012685 	.word	0x08012685
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8012684:	687b      	ldr	r3, [r7, #4]
 8012686:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801268a:	69db      	ldr	r3, [r3, #28]
 801268c:	2b00      	cmp	r3, #0
 801268e:	d00b      	beq.n	80126a8 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8012690:	687b      	ldr	r3, [r7, #4]
 8012692:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012696:	69db      	ldr	r3, [r3, #28]
 8012698:	687a      	ldr	r2, [r7, #4]
 801269a:	7c12      	ldrb	r2, [r2, #16]
 801269c:	f107 0108 	add.w	r1, r7, #8
 80126a0:	4610      	mov	r0, r2
 80126a2:	4798      	blx	r3
 80126a4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80126a6:	e126      	b.n	80128f6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80126a8:	6839      	ldr	r1, [r7, #0]
 80126aa:	6878      	ldr	r0, [r7, #4]
 80126ac:	f000 fb0e 	bl	8012ccc <USBD_CtlError>
        err++;
 80126b0:	7afb      	ldrb	r3, [r7, #11]
 80126b2:	3301      	adds	r3, #1
 80126b4:	72fb      	strb	r3, [r7, #11]
      break;
 80126b6:	e11e      	b.n	80128f6 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80126b8:	687b      	ldr	r3, [r7, #4]
 80126ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80126be:	681b      	ldr	r3, [r3, #0]
 80126c0:	687a      	ldr	r2, [r7, #4]
 80126c2:	7c12      	ldrb	r2, [r2, #16]
 80126c4:	f107 0108 	add.w	r1, r7, #8
 80126c8:	4610      	mov	r0, r2
 80126ca:	4798      	blx	r3
 80126cc:	60f8      	str	r0, [r7, #12]
      break;
 80126ce:	e112      	b.n	80128f6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80126d0:	687b      	ldr	r3, [r7, #4]
 80126d2:	7c1b      	ldrb	r3, [r3, #16]
 80126d4:	2b00      	cmp	r3, #0
 80126d6:	d10d      	bne.n	80126f4 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80126d8:	687b      	ldr	r3, [r7, #4]
 80126da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80126de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80126e0:	f107 0208 	add.w	r2, r7, #8
 80126e4:	4610      	mov	r0, r2
 80126e6:	4798      	blx	r3
 80126e8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80126ea:	68fb      	ldr	r3, [r7, #12]
 80126ec:	3301      	adds	r3, #1
 80126ee:	2202      	movs	r2, #2
 80126f0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80126f2:	e100      	b.n	80128f6 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80126f4:	687b      	ldr	r3, [r7, #4]
 80126f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80126fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80126fc:	f107 0208 	add.w	r2, r7, #8
 8012700:	4610      	mov	r0, r2
 8012702:	4798      	blx	r3
 8012704:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8012706:	68fb      	ldr	r3, [r7, #12]
 8012708:	3301      	adds	r3, #1
 801270a:	2202      	movs	r2, #2
 801270c:	701a      	strb	r2, [r3, #0]
      break;
 801270e:	e0f2      	b.n	80128f6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8012710:	683b      	ldr	r3, [r7, #0]
 8012712:	885b      	ldrh	r3, [r3, #2]
 8012714:	b2db      	uxtb	r3, r3
 8012716:	2b05      	cmp	r3, #5
 8012718:	f200 80ac 	bhi.w	8012874 <USBD_GetDescriptor+0x258>
 801271c:	a201      	add	r2, pc, #4	@ (adr r2, 8012724 <USBD_GetDescriptor+0x108>)
 801271e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012722:	bf00      	nop
 8012724:	0801273d 	.word	0x0801273d
 8012728:	08012771 	.word	0x08012771
 801272c:	080127a5 	.word	0x080127a5
 8012730:	080127d9 	.word	0x080127d9
 8012734:	0801280d 	.word	0x0801280d
 8012738:	08012841 	.word	0x08012841
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 801273c:	687b      	ldr	r3, [r7, #4]
 801273e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012742:	685b      	ldr	r3, [r3, #4]
 8012744:	2b00      	cmp	r3, #0
 8012746:	d00b      	beq.n	8012760 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8012748:	687b      	ldr	r3, [r7, #4]
 801274a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801274e:	685b      	ldr	r3, [r3, #4]
 8012750:	687a      	ldr	r2, [r7, #4]
 8012752:	7c12      	ldrb	r2, [r2, #16]
 8012754:	f107 0108 	add.w	r1, r7, #8
 8012758:	4610      	mov	r0, r2
 801275a:	4798      	blx	r3
 801275c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801275e:	e091      	b.n	8012884 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012760:	6839      	ldr	r1, [r7, #0]
 8012762:	6878      	ldr	r0, [r7, #4]
 8012764:	f000 fab2 	bl	8012ccc <USBD_CtlError>
            err++;
 8012768:	7afb      	ldrb	r3, [r7, #11]
 801276a:	3301      	adds	r3, #1
 801276c:	72fb      	strb	r3, [r7, #11]
          break;
 801276e:	e089      	b.n	8012884 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8012770:	687b      	ldr	r3, [r7, #4]
 8012772:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012776:	689b      	ldr	r3, [r3, #8]
 8012778:	2b00      	cmp	r3, #0
 801277a:	d00b      	beq.n	8012794 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 801277c:	687b      	ldr	r3, [r7, #4]
 801277e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012782:	689b      	ldr	r3, [r3, #8]
 8012784:	687a      	ldr	r2, [r7, #4]
 8012786:	7c12      	ldrb	r2, [r2, #16]
 8012788:	f107 0108 	add.w	r1, r7, #8
 801278c:	4610      	mov	r0, r2
 801278e:	4798      	blx	r3
 8012790:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012792:	e077      	b.n	8012884 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012794:	6839      	ldr	r1, [r7, #0]
 8012796:	6878      	ldr	r0, [r7, #4]
 8012798:	f000 fa98 	bl	8012ccc <USBD_CtlError>
            err++;
 801279c:	7afb      	ldrb	r3, [r7, #11]
 801279e:	3301      	adds	r3, #1
 80127a0:	72fb      	strb	r3, [r7, #11]
          break;
 80127a2:	e06f      	b.n	8012884 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80127a4:	687b      	ldr	r3, [r7, #4]
 80127a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80127aa:	68db      	ldr	r3, [r3, #12]
 80127ac:	2b00      	cmp	r3, #0
 80127ae:	d00b      	beq.n	80127c8 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80127b0:	687b      	ldr	r3, [r7, #4]
 80127b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80127b6:	68db      	ldr	r3, [r3, #12]
 80127b8:	687a      	ldr	r2, [r7, #4]
 80127ba:	7c12      	ldrb	r2, [r2, #16]
 80127bc:	f107 0108 	add.w	r1, r7, #8
 80127c0:	4610      	mov	r0, r2
 80127c2:	4798      	blx	r3
 80127c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80127c6:	e05d      	b.n	8012884 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80127c8:	6839      	ldr	r1, [r7, #0]
 80127ca:	6878      	ldr	r0, [r7, #4]
 80127cc:	f000 fa7e 	bl	8012ccc <USBD_CtlError>
            err++;
 80127d0:	7afb      	ldrb	r3, [r7, #11]
 80127d2:	3301      	adds	r3, #1
 80127d4:	72fb      	strb	r3, [r7, #11]
          break;
 80127d6:	e055      	b.n	8012884 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80127d8:	687b      	ldr	r3, [r7, #4]
 80127da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80127de:	691b      	ldr	r3, [r3, #16]
 80127e0:	2b00      	cmp	r3, #0
 80127e2:	d00b      	beq.n	80127fc <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80127e4:	687b      	ldr	r3, [r7, #4]
 80127e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80127ea:	691b      	ldr	r3, [r3, #16]
 80127ec:	687a      	ldr	r2, [r7, #4]
 80127ee:	7c12      	ldrb	r2, [r2, #16]
 80127f0:	f107 0108 	add.w	r1, r7, #8
 80127f4:	4610      	mov	r0, r2
 80127f6:	4798      	blx	r3
 80127f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80127fa:	e043      	b.n	8012884 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80127fc:	6839      	ldr	r1, [r7, #0]
 80127fe:	6878      	ldr	r0, [r7, #4]
 8012800:	f000 fa64 	bl	8012ccc <USBD_CtlError>
            err++;
 8012804:	7afb      	ldrb	r3, [r7, #11]
 8012806:	3301      	adds	r3, #1
 8012808:	72fb      	strb	r3, [r7, #11]
          break;
 801280a:	e03b      	b.n	8012884 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 801280c:	687b      	ldr	r3, [r7, #4]
 801280e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012812:	695b      	ldr	r3, [r3, #20]
 8012814:	2b00      	cmp	r3, #0
 8012816:	d00b      	beq.n	8012830 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8012818:	687b      	ldr	r3, [r7, #4]
 801281a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801281e:	695b      	ldr	r3, [r3, #20]
 8012820:	687a      	ldr	r2, [r7, #4]
 8012822:	7c12      	ldrb	r2, [r2, #16]
 8012824:	f107 0108 	add.w	r1, r7, #8
 8012828:	4610      	mov	r0, r2
 801282a:	4798      	blx	r3
 801282c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801282e:	e029      	b.n	8012884 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012830:	6839      	ldr	r1, [r7, #0]
 8012832:	6878      	ldr	r0, [r7, #4]
 8012834:	f000 fa4a 	bl	8012ccc <USBD_CtlError>
            err++;
 8012838:	7afb      	ldrb	r3, [r7, #11]
 801283a:	3301      	adds	r3, #1
 801283c:	72fb      	strb	r3, [r7, #11]
          break;
 801283e:	e021      	b.n	8012884 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8012840:	687b      	ldr	r3, [r7, #4]
 8012842:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012846:	699b      	ldr	r3, [r3, #24]
 8012848:	2b00      	cmp	r3, #0
 801284a:	d00b      	beq.n	8012864 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 801284c:	687b      	ldr	r3, [r7, #4]
 801284e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012852:	699b      	ldr	r3, [r3, #24]
 8012854:	687a      	ldr	r2, [r7, #4]
 8012856:	7c12      	ldrb	r2, [r2, #16]
 8012858:	f107 0108 	add.w	r1, r7, #8
 801285c:	4610      	mov	r0, r2
 801285e:	4798      	blx	r3
 8012860:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012862:	e00f      	b.n	8012884 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012864:	6839      	ldr	r1, [r7, #0]
 8012866:	6878      	ldr	r0, [r7, #4]
 8012868:	f000 fa30 	bl	8012ccc <USBD_CtlError>
            err++;
 801286c:	7afb      	ldrb	r3, [r7, #11]
 801286e:	3301      	adds	r3, #1
 8012870:	72fb      	strb	r3, [r7, #11]
          break;
 8012872:	e007      	b.n	8012884 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8012874:	6839      	ldr	r1, [r7, #0]
 8012876:	6878      	ldr	r0, [r7, #4]
 8012878:	f000 fa28 	bl	8012ccc <USBD_CtlError>
          err++;
 801287c:	7afb      	ldrb	r3, [r7, #11]
 801287e:	3301      	adds	r3, #1
 8012880:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8012882:	bf00      	nop
      }
      break;
 8012884:	e037      	b.n	80128f6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012886:	687b      	ldr	r3, [r7, #4]
 8012888:	7c1b      	ldrb	r3, [r3, #16]
 801288a:	2b00      	cmp	r3, #0
 801288c:	d109      	bne.n	80128a2 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 801288e:	687b      	ldr	r3, [r7, #4]
 8012890:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012894:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012896:	f107 0208 	add.w	r2, r7, #8
 801289a:	4610      	mov	r0, r2
 801289c:	4798      	blx	r3
 801289e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80128a0:	e029      	b.n	80128f6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80128a2:	6839      	ldr	r1, [r7, #0]
 80128a4:	6878      	ldr	r0, [r7, #4]
 80128a6:	f000 fa11 	bl	8012ccc <USBD_CtlError>
        err++;
 80128aa:	7afb      	ldrb	r3, [r7, #11]
 80128ac:	3301      	adds	r3, #1
 80128ae:	72fb      	strb	r3, [r7, #11]
      break;
 80128b0:	e021      	b.n	80128f6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80128b2:	687b      	ldr	r3, [r7, #4]
 80128b4:	7c1b      	ldrb	r3, [r3, #16]
 80128b6:	2b00      	cmp	r3, #0
 80128b8:	d10d      	bne.n	80128d6 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80128ba:	687b      	ldr	r3, [r7, #4]
 80128bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80128c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80128c2:	f107 0208 	add.w	r2, r7, #8
 80128c6:	4610      	mov	r0, r2
 80128c8:	4798      	blx	r3
 80128ca:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80128cc:	68fb      	ldr	r3, [r7, #12]
 80128ce:	3301      	adds	r3, #1
 80128d0:	2207      	movs	r2, #7
 80128d2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80128d4:	e00f      	b.n	80128f6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80128d6:	6839      	ldr	r1, [r7, #0]
 80128d8:	6878      	ldr	r0, [r7, #4]
 80128da:	f000 f9f7 	bl	8012ccc <USBD_CtlError>
        err++;
 80128de:	7afb      	ldrb	r3, [r7, #11]
 80128e0:	3301      	adds	r3, #1
 80128e2:	72fb      	strb	r3, [r7, #11]
      break;
 80128e4:	e007      	b.n	80128f6 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80128e6:	6839      	ldr	r1, [r7, #0]
 80128e8:	6878      	ldr	r0, [r7, #4]
 80128ea:	f000 f9ef 	bl	8012ccc <USBD_CtlError>
      err++;
 80128ee:	7afb      	ldrb	r3, [r7, #11]
 80128f0:	3301      	adds	r3, #1
 80128f2:	72fb      	strb	r3, [r7, #11]
      break;
 80128f4:	bf00      	nop
  }

  if (err != 0U)
 80128f6:	7afb      	ldrb	r3, [r7, #11]
 80128f8:	2b00      	cmp	r3, #0
 80128fa:	d11e      	bne.n	801293a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80128fc:	683b      	ldr	r3, [r7, #0]
 80128fe:	88db      	ldrh	r3, [r3, #6]
 8012900:	2b00      	cmp	r3, #0
 8012902:	d016      	beq.n	8012932 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8012904:	893b      	ldrh	r3, [r7, #8]
 8012906:	2b00      	cmp	r3, #0
 8012908:	d00e      	beq.n	8012928 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 801290a:	683b      	ldr	r3, [r7, #0]
 801290c:	88da      	ldrh	r2, [r3, #6]
 801290e:	893b      	ldrh	r3, [r7, #8]
 8012910:	4293      	cmp	r3, r2
 8012912:	bf28      	it	cs
 8012914:	4613      	movcs	r3, r2
 8012916:	b29b      	uxth	r3, r3
 8012918:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 801291a:	893b      	ldrh	r3, [r7, #8]
 801291c:	461a      	mov	r2, r3
 801291e:	68f9      	ldr	r1, [r7, #12]
 8012920:	6878      	ldr	r0, [r7, #4]
 8012922:	f000 fa44 	bl	8012dae <USBD_CtlSendData>
 8012926:	e009      	b.n	801293c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8012928:	6839      	ldr	r1, [r7, #0]
 801292a:	6878      	ldr	r0, [r7, #4]
 801292c:	f000 f9ce 	bl	8012ccc <USBD_CtlError>
 8012930:	e004      	b.n	801293c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8012932:	6878      	ldr	r0, [r7, #4]
 8012934:	f000 fa95 	bl	8012e62 <USBD_CtlSendStatus>
 8012938:	e000      	b.n	801293c <USBD_GetDescriptor+0x320>
    return;
 801293a:	bf00      	nop
  }
}
 801293c:	3710      	adds	r7, #16
 801293e:	46bd      	mov	sp, r7
 8012940:	bd80      	pop	{r7, pc}
 8012942:	bf00      	nop

08012944 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012944:	b580      	push	{r7, lr}
 8012946:	b084      	sub	sp, #16
 8012948:	af00      	add	r7, sp, #0
 801294a:	6078      	str	r0, [r7, #4]
 801294c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 801294e:	683b      	ldr	r3, [r7, #0]
 8012950:	889b      	ldrh	r3, [r3, #4]
 8012952:	2b00      	cmp	r3, #0
 8012954:	d131      	bne.n	80129ba <USBD_SetAddress+0x76>
 8012956:	683b      	ldr	r3, [r7, #0]
 8012958:	88db      	ldrh	r3, [r3, #6]
 801295a:	2b00      	cmp	r3, #0
 801295c:	d12d      	bne.n	80129ba <USBD_SetAddress+0x76>
 801295e:	683b      	ldr	r3, [r7, #0]
 8012960:	885b      	ldrh	r3, [r3, #2]
 8012962:	2b7f      	cmp	r3, #127	@ 0x7f
 8012964:	d829      	bhi.n	80129ba <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8012966:	683b      	ldr	r3, [r7, #0]
 8012968:	885b      	ldrh	r3, [r3, #2]
 801296a:	b2db      	uxtb	r3, r3
 801296c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012970:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012972:	687b      	ldr	r3, [r7, #4]
 8012974:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012978:	b2db      	uxtb	r3, r3
 801297a:	2b03      	cmp	r3, #3
 801297c:	d104      	bne.n	8012988 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 801297e:	6839      	ldr	r1, [r7, #0]
 8012980:	6878      	ldr	r0, [r7, #4]
 8012982:	f000 f9a3 	bl	8012ccc <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012986:	e01d      	b.n	80129c4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8012988:	687b      	ldr	r3, [r7, #4]
 801298a:	7bfa      	ldrb	r2, [r7, #15]
 801298c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8012990:	7bfb      	ldrb	r3, [r7, #15]
 8012992:	4619      	mov	r1, r3
 8012994:	6878      	ldr	r0, [r7, #4]
 8012996:	f003 ff07 	bl	80167a8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801299a:	6878      	ldr	r0, [r7, #4]
 801299c:	f000 fa61 	bl	8012e62 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80129a0:	7bfb      	ldrb	r3, [r7, #15]
 80129a2:	2b00      	cmp	r3, #0
 80129a4:	d004      	beq.n	80129b0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80129a6:	687b      	ldr	r3, [r7, #4]
 80129a8:	2202      	movs	r2, #2
 80129aa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80129ae:	e009      	b.n	80129c4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80129b0:	687b      	ldr	r3, [r7, #4]
 80129b2:	2201      	movs	r2, #1
 80129b4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80129b8:	e004      	b.n	80129c4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80129ba:	6839      	ldr	r1, [r7, #0]
 80129bc:	6878      	ldr	r0, [r7, #4]
 80129be:	f000 f985 	bl	8012ccc <USBD_CtlError>
  }
}
 80129c2:	bf00      	nop
 80129c4:	bf00      	nop
 80129c6:	3710      	adds	r7, #16
 80129c8:	46bd      	mov	sp, r7
 80129ca:	bd80      	pop	{r7, pc}

080129cc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80129cc:	b580      	push	{r7, lr}
 80129ce:	b084      	sub	sp, #16
 80129d0:	af00      	add	r7, sp, #0
 80129d2:	6078      	str	r0, [r7, #4]
 80129d4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80129d6:	2300      	movs	r3, #0
 80129d8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80129da:	683b      	ldr	r3, [r7, #0]
 80129dc:	885b      	ldrh	r3, [r3, #2]
 80129de:	b2da      	uxtb	r2, r3
 80129e0:	4b4c      	ldr	r3, [pc, #304]	@ (8012b14 <USBD_SetConfig+0x148>)
 80129e2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80129e4:	4b4b      	ldr	r3, [pc, #300]	@ (8012b14 <USBD_SetConfig+0x148>)
 80129e6:	781b      	ldrb	r3, [r3, #0]
 80129e8:	2b01      	cmp	r3, #1
 80129ea:	d905      	bls.n	80129f8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80129ec:	6839      	ldr	r1, [r7, #0]
 80129ee:	6878      	ldr	r0, [r7, #4]
 80129f0:	f000 f96c 	bl	8012ccc <USBD_CtlError>
    return USBD_FAIL;
 80129f4:	2303      	movs	r3, #3
 80129f6:	e088      	b.n	8012b0a <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 80129f8:	687b      	ldr	r3, [r7, #4]
 80129fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80129fe:	b2db      	uxtb	r3, r3
 8012a00:	2b02      	cmp	r3, #2
 8012a02:	d002      	beq.n	8012a0a <USBD_SetConfig+0x3e>
 8012a04:	2b03      	cmp	r3, #3
 8012a06:	d025      	beq.n	8012a54 <USBD_SetConfig+0x88>
 8012a08:	e071      	b.n	8012aee <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8012a0a:	4b42      	ldr	r3, [pc, #264]	@ (8012b14 <USBD_SetConfig+0x148>)
 8012a0c:	781b      	ldrb	r3, [r3, #0]
 8012a0e:	2b00      	cmp	r3, #0
 8012a10:	d01c      	beq.n	8012a4c <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8012a12:	4b40      	ldr	r3, [pc, #256]	@ (8012b14 <USBD_SetConfig+0x148>)
 8012a14:	781b      	ldrb	r3, [r3, #0]
 8012a16:	461a      	mov	r2, r3
 8012a18:	687b      	ldr	r3, [r7, #4]
 8012a1a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8012a1c:	4b3d      	ldr	r3, [pc, #244]	@ (8012b14 <USBD_SetConfig+0x148>)
 8012a1e:	781b      	ldrb	r3, [r3, #0]
 8012a20:	4619      	mov	r1, r3
 8012a22:	6878      	ldr	r0, [r7, #4]
 8012a24:	f7ff f990 	bl	8011d48 <USBD_SetClassConfig>
 8012a28:	4603      	mov	r3, r0
 8012a2a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8012a2c:	7bfb      	ldrb	r3, [r7, #15]
 8012a2e:	2b00      	cmp	r3, #0
 8012a30:	d004      	beq.n	8012a3c <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8012a32:	6839      	ldr	r1, [r7, #0]
 8012a34:	6878      	ldr	r0, [r7, #4]
 8012a36:	f000 f949 	bl	8012ccc <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8012a3a:	e065      	b.n	8012b08 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8012a3c:	6878      	ldr	r0, [r7, #4]
 8012a3e:	f000 fa10 	bl	8012e62 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8012a42:	687b      	ldr	r3, [r7, #4]
 8012a44:	2203      	movs	r2, #3
 8012a46:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8012a4a:	e05d      	b.n	8012b08 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8012a4c:	6878      	ldr	r0, [r7, #4]
 8012a4e:	f000 fa08 	bl	8012e62 <USBD_CtlSendStatus>
      break;
 8012a52:	e059      	b.n	8012b08 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8012a54:	4b2f      	ldr	r3, [pc, #188]	@ (8012b14 <USBD_SetConfig+0x148>)
 8012a56:	781b      	ldrb	r3, [r3, #0]
 8012a58:	2b00      	cmp	r3, #0
 8012a5a:	d112      	bne.n	8012a82 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8012a5c:	687b      	ldr	r3, [r7, #4]
 8012a5e:	2202      	movs	r2, #2
 8012a60:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8012a64:	4b2b      	ldr	r3, [pc, #172]	@ (8012b14 <USBD_SetConfig+0x148>)
 8012a66:	781b      	ldrb	r3, [r3, #0]
 8012a68:	461a      	mov	r2, r3
 8012a6a:	687b      	ldr	r3, [r7, #4]
 8012a6c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8012a6e:	4b29      	ldr	r3, [pc, #164]	@ (8012b14 <USBD_SetConfig+0x148>)
 8012a70:	781b      	ldrb	r3, [r3, #0]
 8012a72:	4619      	mov	r1, r3
 8012a74:	6878      	ldr	r0, [r7, #4]
 8012a76:	f7ff f983 	bl	8011d80 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8012a7a:	6878      	ldr	r0, [r7, #4]
 8012a7c:	f000 f9f1 	bl	8012e62 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8012a80:	e042      	b.n	8012b08 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8012a82:	4b24      	ldr	r3, [pc, #144]	@ (8012b14 <USBD_SetConfig+0x148>)
 8012a84:	781b      	ldrb	r3, [r3, #0]
 8012a86:	461a      	mov	r2, r3
 8012a88:	687b      	ldr	r3, [r7, #4]
 8012a8a:	685b      	ldr	r3, [r3, #4]
 8012a8c:	429a      	cmp	r2, r3
 8012a8e:	d02a      	beq.n	8012ae6 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8012a90:	687b      	ldr	r3, [r7, #4]
 8012a92:	685b      	ldr	r3, [r3, #4]
 8012a94:	b2db      	uxtb	r3, r3
 8012a96:	4619      	mov	r1, r3
 8012a98:	6878      	ldr	r0, [r7, #4]
 8012a9a:	f7ff f971 	bl	8011d80 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8012a9e:	4b1d      	ldr	r3, [pc, #116]	@ (8012b14 <USBD_SetConfig+0x148>)
 8012aa0:	781b      	ldrb	r3, [r3, #0]
 8012aa2:	461a      	mov	r2, r3
 8012aa4:	687b      	ldr	r3, [r7, #4]
 8012aa6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8012aa8:	4b1a      	ldr	r3, [pc, #104]	@ (8012b14 <USBD_SetConfig+0x148>)
 8012aaa:	781b      	ldrb	r3, [r3, #0]
 8012aac:	4619      	mov	r1, r3
 8012aae:	6878      	ldr	r0, [r7, #4]
 8012ab0:	f7ff f94a 	bl	8011d48 <USBD_SetClassConfig>
 8012ab4:	4603      	mov	r3, r0
 8012ab6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8012ab8:	7bfb      	ldrb	r3, [r7, #15]
 8012aba:	2b00      	cmp	r3, #0
 8012abc:	d00f      	beq.n	8012ade <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8012abe:	6839      	ldr	r1, [r7, #0]
 8012ac0:	6878      	ldr	r0, [r7, #4]
 8012ac2:	f000 f903 	bl	8012ccc <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8012ac6:	687b      	ldr	r3, [r7, #4]
 8012ac8:	685b      	ldr	r3, [r3, #4]
 8012aca:	b2db      	uxtb	r3, r3
 8012acc:	4619      	mov	r1, r3
 8012ace:	6878      	ldr	r0, [r7, #4]
 8012ad0:	f7ff f956 	bl	8011d80 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8012ad4:	687b      	ldr	r3, [r7, #4]
 8012ad6:	2202      	movs	r2, #2
 8012ad8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8012adc:	e014      	b.n	8012b08 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8012ade:	6878      	ldr	r0, [r7, #4]
 8012ae0:	f000 f9bf 	bl	8012e62 <USBD_CtlSendStatus>
      break;
 8012ae4:	e010      	b.n	8012b08 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8012ae6:	6878      	ldr	r0, [r7, #4]
 8012ae8:	f000 f9bb 	bl	8012e62 <USBD_CtlSendStatus>
      break;
 8012aec:	e00c      	b.n	8012b08 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8012aee:	6839      	ldr	r1, [r7, #0]
 8012af0:	6878      	ldr	r0, [r7, #4]
 8012af2:	f000 f8eb 	bl	8012ccc <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8012af6:	4b07      	ldr	r3, [pc, #28]	@ (8012b14 <USBD_SetConfig+0x148>)
 8012af8:	781b      	ldrb	r3, [r3, #0]
 8012afa:	4619      	mov	r1, r3
 8012afc:	6878      	ldr	r0, [r7, #4]
 8012afe:	f7ff f93f 	bl	8011d80 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8012b02:	2303      	movs	r3, #3
 8012b04:	73fb      	strb	r3, [r7, #15]
      break;
 8012b06:	bf00      	nop
  }

  return ret;
 8012b08:	7bfb      	ldrb	r3, [r7, #15]
}
 8012b0a:	4618      	mov	r0, r3
 8012b0c:	3710      	adds	r7, #16
 8012b0e:	46bd      	mov	sp, r7
 8012b10:	bd80      	pop	{r7, pc}
 8012b12:	bf00      	nop
 8012b14:	200028c1 	.word	0x200028c1

08012b18 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012b18:	b580      	push	{r7, lr}
 8012b1a:	b082      	sub	sp, #8
 8012b1c:	af00      	add	r7, sp, #0
 8012b1e:	6078      	str	r0, [r7, #4]
 8012b20:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8012b22:	683b      	ldr	r3, [r7, #0]
 8012b24:	88db      	ldrh	r3, [r3, #6]
 8012b26:	2b01      	cmp	r3, #1
 8012b28:	d004      	beq.n	8012b34 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8012b2a:	6839      	ldr	r1, [r7, #0]
 8012b2c:	6878      	ldr	r0, [r7, #4]
 8012b2e:	f000 f8cd 	bl	8012ccc <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8012b32:	e023      	b.n	8012b7c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8012b34:	687b      	ldr	r3, [r7, #4]
 8012b36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012b3a:	b2db      	uxtb	r3, r3
 8012b3c:	2b02      	cmp	r3, #2
 8012b3e:	dc02      	bgt.n	8012b46 <USBD_GetConfig+0x2e>
 8012b40:	2b00      	cmp	r3, #0
 8012b42:	dc03      	bgt.n	8012b4c <USBD_GetConfig+0x34>
 8012b44:	e015      	b.n	8012b72 <USBD_GetConfig+0x5a>
 8012b46:	2b03      	cmp	r3, #3
 8012b48:	d00b      	beq.n	8012b62 <USBD_GetConfig+0x4a>
 8012b4a:	e012      	b.n	8012b72 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8012b4c:	687b      	ldr	r3, [r7, #4]
 8012b4e:	2200      	movs	r2, #0
 8012b50:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8012b52:	687b      	ldr	r3, [r7, #4]
 8012b54:	3308      	adds	r3, #8
 8012b56:	2201      	movs	r2, #1
 8012b58:	4619      	mov	r1, r3
 8012b5a:	6878      	ldr	r0, [r7, #4]
 8012b5c:	f000 f927 	bl	8012dae <USBD_CtlSendData>
        break;
 8012b60:	e00c      	b.n	8012b7c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8012b62:	687b      	ldr	r3, [r7, #4]
 8012b64:	3304      	adds	r3, #4
 8012b66:	2201      	movs	r2, #1
 8012b68:	4619      	mov	r1, r3
 8012b6a:	6878      	ldr	r0, [r7, #4]
 8012b6c:	f000 f91f 	bl	8012dae <USBD_CtlSendData>
        break;
 8012b70:	e004      	b.n	8012b7c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8012b72:	6839      	ldr	r1, [r7, #0]
 8012b74:	6878      	ldr	r0, [r7, #4]
 8012b76:	f000 f8a9 	bl	8012ccc <USBD_CtlError>
        break;
 8012b7a:	bf00      	nop
}
 8012b7c:	bf00      	nop
 8012b7e:	3708      	adds	r7, #8
 8012b80:	46bd      	mov	sp, r7
 8012b82:	bd80      	pop	{r7, pc}

08012b84 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012b84:	b580      	push	{r7, lr}
 8012b86:	b082      	sub	sp, #8
 8012b88:	af00      	add	r7, sp, #0
 8012b8a:	6078      	str	r0, [r7, #4]
 8012b8c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8012b8e:	687b      	ldr	r3, [r7, #4]
 8012b90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012b94:	b2db      	uxtb	r3, r3
 8012b96:	3b01      	subs	r3, #1
 8012b98:	2b02      	cmp	r3, #2
 8012b9a:	d81e      	bhi.n	8012bda <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8012b9c:	683b      	ldr	r3, [r7, #0]
 8012b9e:	88db      	ldrh	r3, [r3, #6]
 8012ba0:	2b02      	cmp	r3, #2
 8012ba2:	d004      	beq.n	8012bae <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8012ba4:	6839      	ldr	r1, [r7, #0]
 8012ba6:	6878      	ldr	r0, [r7, #4]
 8012ba8:	f000 f890 	bl	8012ccc <USBD_CtlError>
        break;
 8012bac:	e01a      	b.n	8012be4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8012bae:	687b      	ldr	r3, [r7, #4]
 8012bb0:	2201      	movs	r2, #1
 8012bb2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8012bb4:	687b      	ldr	r3, [r7, #4]
 8012bb6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8012bba:	2b00      	cmp	r3, #0
 8012bbc:	d005      	beq.n	8012bca <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8012bbe:	687b      	ldr	r3, [r7, #4]
 8012bc0:	68db      	ldr	r3, [r3, #12]
 8012bc2:	f043 0202 	orr.w	r2, r3, #2
 8012bc6:	687b      	ldr	r3, [r7, #4]
 8012bc8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8012bca:	687b      	ldr	r3, [r7, #4]
 8012bcc:	330c      	adds	r3, #12
 8012bce:	2202      	movs	r2, #2
 8012bd0:	4619      	mov	r1, r3
 8012bd2:	6878      	ldr	r0, [r7, #4]
 8012bd4:	f000 f8eb 	bl	8012dae <USBD_CtlSendData>
      break;
 8012bd8:	e004      	b.n	8012be4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8012bda:	6839      	ldr	r1, [r7, #0]
 8012bdc:	6878      	ldr	r0, [r7, #4]
 8012bde:	f000 f875 	bl	8012ccc <USBD_CtlError>
      break;
 8012be2:	bf00      	nop
  }
}
 8012be4:	bf00      	nop
 8012be6:	3708      	adds	r7, #8
 8012be8:	46bd      	mov	sp, r7
 8012bea:	bd80      	pop	{r7, pc}

08012bec <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012bec:	b580      	push	{r7, lr}
 8012bee:	b082      	sub	sp, #8
 8012bf0:	af00      	add	r7, sp, #0
 8012bf2:	6078      	str	r0, [r7, #4]
 8012bf4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8012bf6:	683b      	ldr	r3, [r7, #0]
 8012bf8:	885b      	ldrh	r3, [r3, #2]
 8012bfa:	2b01      	cmp	r3, #1
 8012bfc:	d106      	bne.n	8012c0c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8012bfe:	687b      	ldr	r3, [r7, #4]
 8012c00:	2201      	movs	r2, #1
 8012c02:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8012c06:	6878      	ldr	r0, [r7, #4]
 8012c08:	f000 f92b 	bl	8012e62 <USBD_CtlSendStatus>
  }
}
 8012c0c:	bf00      	nop
 8012c0e:	3708      	adds	r7, #8
 8012c10:	46bd      	mov	sp, r7
 8012c12:	bd80      	pop	{r7, pc}

08012c14 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012c14:	b580      	push	{r7, lr}
 8012c16:	b082      	sub	sp, #8
 8012c18:	af00      	add	r7, sp, #0
 8012c1a:	6078      	str	r0, [r7, #4]
 8012c1c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8012c1e:	687b      	ldr	r3, [r7, #4]
 8012c20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012c24:	b2db      	uxtb	r3, r3
 8012c26:	3b01      	subs	r3, #1
 8012c28:	2b02      	cmp	r3, #2
 8012c2a:	d80b      	bhi.n	8012c44 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8012c2c:	683b      	ldr	r3, [r7, #0]
 8012c2e:	885b      	ldrh	r3, [r3, #2]
 8012c30:	2b01      	cmp	r3, #1
 8012c32:	d10c      	bne.n	8012c4e <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8012c34:	687b      	ldr	r3, [r7, #4]
 8012c36:	2200      	movs	r2, #0
 8012c38:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8012c3c:	6878      	ldr	r0, [r7, #4]
 8012c3e:	f000 f910 	bl	8012e62 <USBD_CtlSendStatus>
      }
      break;
 8012c42:	e004      	b.n	8012c4e <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8012c44:	6839      	ldr	r1, [r7, #0]
 8012c46:	6878      	ldr	r0, [r7, #4]
 8012c48:	f000 f840 	bl	8012ccc <USBD_CtlError>
      break;
 8012c4c:	e000      	b.n	8012c50 <USBD_ClrFeature+0x3c>
      break;
 8012c4e:	bf00      	nop
  }
}
 8012c50:	bf00      	nop
 8012c52:	3708      	adds	r7, #8
 8012c54:	46bd      	mov	sp, r7
 8012c56:	bd80      	pop	{r7, pc}

08012c58 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8012c58:	b580      	push	{r7, lr}
 8012c5a:	b084      	sub	sp, #16
 8012c5c:	af00      	add	r7, sp, #0
 8012c5e:	6078      	str	r0, [r7, #4]
 8012c60:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8012c62:	683b      	ldr	r3, [r7, #0]
 8012c64:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8012c66:	68fb      	ldr	r3, [r7, #12]
 8012c68:	781a      	ldrb	r2, [r3, #0]
 8012c6a:	687b      	ldr	r3, [r7, #4]
 8012c6c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8012c6e:	68fb      	ldr	r3, [r7, #12]
 8012c70:	3301      	adds	r3, #1
 8012c72:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8012c74:	68fb      	ldr	r3, [r7, #12]
 8012c76:	781a      	ldrb	r2, [r3, #0]
 8012c78:	687b      	ldr	r3, [r7, #4]
 8012c7a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8012c7c:	68fb      	ldr	r3, [r7, #12]
 8012c7e:	3301      	adds	r3, #1
 8012c80:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8012c82:	68f8      	ldr	r0, [r7, #12]
 8012c84:	f7ff fa90 	bl	80121a8 <SWAPBYTE>
 8012c88:	4603      	mov	r3, r0
 8012c8a:	461a      	mov	r2, r3
 8012c8c:	687b      	ldr	r3, [r7, #4]
 8012c8e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8012c90:	68fb      	ldr	r3, [r7, #12]
 8012c92:	3301      	adds	r3, #1
 8012c94:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8012c96:	68fb      	ldr	r3, [r7, #12]
 8012c98:	3301      	adds	r3, #1
 8012c9a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8012c9c:	68f8      	ldr	r0, [r7, #12]
 8012c9e:	f7ff fa83 	bl	80121a8 <SWAPBYTE>
 8012ca2:	4603      	mov	r3, r0
 8012ca4:	461a      	mov	r2, r3
 8012ca6:	687b      	ldr	r3, [r7, #4]
 8012ca8:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8012caa:	68fb      	ldr	r3, [r7, #12]
 8012cac:	3301      	adds	r3, #1
 8012cae:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8012cb0:	68fb      	ldr	r3, [r7, #12]
 8012cb2:	3301      	adds	r3, #1
 8012cb4:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8012cb6:	68f8      	ldr	r0, [r7, #12]
 8012cb8:	f7ff fa76 	bl	80121a8 <SWAPBYTE>
 8012cbc:	4603      	mov	r3, r0
 8012cbe:	461a      	mov	r2, r3
 8012cc0:	687b      	ldr	r3, [r7, #4]
 8012cc2:	80da      	strh	r2, [r3, #6]
}
 8012cc4:	bf00      	nop
 8012cc6:	3710      	adds	r7, #16
 8012cc8:	46bd      	mov	sp, r7
 8012cca:	bd80      	pop	{r7, pc}

08012ccc <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012ccc:	b580      	push	{r7, lr}
 8012cce:	b082      	sub	sp, #8
 8012cd0:	af00      	add	r7, sp, #0
 8012cd2:	6078      	str	r0, [r7, #4]
 8012cd4:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8012cd6:	2180      	movs	r1, #128	@ 0x80
 8012cd8:	6878      	ldr	r0, [r7, #4]
 8012cda:	f003 fcfb 	bl	80166d4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8012cde:	2100      	movs	r1, #0
 8012ce0:	6878      	ldr	r0, [r7, #4]
 8012ce2:	f003 fcf7 	bl	80166d4 <USBD_LL_StallEP>
}
 8012ce6:	bf00      	nop
 8012ce8:	3708      	adds	r7, #8
 8012cea:	46bd      	mov	sp, r7
 8012cec:	bd80      	pop	{r7, pc}

08012cee <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8012cee:	b580      	push	{r7, lr}
 8012cf0:	b086      	sub	sp, #24
 8012cf2:	af00      	add	r7, sp, #0
 8012cf4:	60f8      	str	r0, [r7, #12]
 8012cf6:	60b9      	str	r1, [r7, #8]
 8012cf8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8012cfa:	2300      	movs	r3, #0
 8012cfc:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8012cfe:	68fb      	ldr	r3, [r7, #12]
 8012d00:	2b00      	cmp	r3, #0
 8012d02:	d036      	beq.n	8012d72 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8012d04:	68fb      	ldr	r3, [r7, #12]
 8012d06:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8012d08:	6938      	ldr	r0, [r7, #16]
 8012d0a:	f000 f836 	bl	8012d7a <USBD_GetLen>
 8012d0e:	4603      	mov	r3, r0
 8012d10:	3301      	adds	r3, #1
 8012d12:	b29b      	uxth	r3, r3
 8012d14:	005b      	lsls	r3, r3, #1
 8012d16:	b29a      	uxth	r2, r3
 8012d18:	687b      	ldr	r3, [r7, #4]
 8012d1a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8012d1c:	7dfb      	ldrb	r3, [r7, #23]
 8012d1e:	68ba      	ldr	r2, [r7, #8]
 8012d20:	4413      	add	r3, r2
 8012d22:	687a      	ldr	r2, [r7, #4]
 8012d24:	7812      	ldrb	r2, [r2, #0]
 8012d26:	701a      	strb	r2, [r3, #0]
  idx++;
 8012d28:	7dfb      	ldrb	r3, [r7, #23]
 8012d2a:	3301      	adds	r3, #1
 8012d2c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8012d2e:	7dfb      	ldrb	r3, [r7, #23]
 8012d30:	68ba      	ldr	r2, [r7, #8]
 8012d32:	4413      	add	r3, r2
 8012d34:	2203      	movs	r2, #3
 8012d36:	701a      	strb	r2, [r3, #0]
  idx++;
 8012d38:	7dfb      	ldrb	r3, [r7, #23]
 8012d3a:	3301      	adds	r3, #1
 8012d3c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8012d3e:	e013      	b.n	8012d68 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8012d40:	7dfb      	ldrb	r3, [r7, #23]
 8012d42:	68ba      	ldr	r2, [r7, #8]
 8012d44:	4413      	add	r3, r2
 8012d46:	693a      	ldr	r2, [r7, #16]
 8012d48:	7812      	ldrb	r2, [r2, #0]
 8012d4a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8012d4c:	693b      	ldr	r3, [r7, #16]
 8012d4e:	3301      	adds	r3, #1
 8012d50:	613b      	str	r3, [r7, #16]
    idx++;
 8012d52:	7dfb      	ldrb	r3, [r7, #23]
 8012d54:	3301      	adds	r3, #1
 8012d56:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8012d58:	7dfb      	ldrb	r3, [r7, #23]
 8012d5a:	68ba      	ldr	r2, [r7, #8]
 8012d5c:	4413      	add	r3, r2
 8012d5e:	2200      	movs	r2, #0
 8012d60:	701a      	strb	r2, [r3, #0]
    idx++;
 8012d62:	7dfb      	ldrb	r3, [r7, #23]
 8012d64:	3301      	adds	r3, #1
 8012d66:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8012d68:	693b      	ldr	r3, [r7, #16]
 8012d6a:	781b      	ldrb	r3, [r3, #0]
 8012d6c:	2b00      	cmp	r3, #0
 8012d6e:	d1e7      	bne.n	8012d40 <USBD_GetString+0x52>
 8012d70:	e000      	b.n	8012d74 <USBD_GetString+0x86>
    return;
 8012d72:	bf00      	nop
  }
}
 8012d74:	3718      	adds	r7, #24
 8012d76:	46bd      	mov	sp, r7
 8012d78:	bd80      	pop	{r7, pc}

08012d7a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8012d7a:	b480      	push	{r7}
 8012d7c:	b085      	sub	sp, #20
 8012d7e:	af00      	add	r7, sp, #0
 8012d80:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8012d82:	2300      	movs	r3, #0
 8012d84:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8012d86:	687b      	ldr	r3, [r7, #4]
 8012d88:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8012d8a:	e005      	b.n	8012d98 <USBD_GetLen+0x1e>
  {
    len++;
 8012d8c:	7bfb      	ldrb	r3, [r7, #15]
 8012d8e:	3301      	adds	r3, #1
 8012d90:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8012d92:	68bb      	ldr	r3, [r7, #8]
 8012d94:	3301      	adds	r3, #1
 8012d96:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8012d98:	68bb      	ldr	r3, [r7, #8]
 8012d9a:	781b      	ldrb	r3, [r3, #0]
 8012d9c:	2b00      	cmp	r3, #0
 8012d9e:	d1f5      	bne.n	8012d8c <USBD_GetLen+0x12>
  }

  return len;
 8012da0:	7bfb      	ldrb	r3, [r7, #15]
}
 8012da2:	4618      	mov	r0, r3
 8012da4:	3714      	adds	r7, #20
 8012da6:	46bd      	mov	sp, r7
 8012da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dac:	4770      	bx	lr

08012dae <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8012dae:	b580      	push	{r7, lr}
 8012db0:	b084      	sub	sp, #16
 8012db2:	af00      	add	r7, sp, #0
 8012db4:	60f8      	str	r0, [r7, #12]
 8012db6:	60b9      	str	r1, [r7, #8]
 8012db8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8012dba:	68fb      	ldr	r3, [r7, #12]
 8012dbc:	2202      	movs	r2, #2
 8012dbe:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8012dc2:	68fb      	ldr	r3, [r7, #12]
 8012dc4:	687a      	ldr	r2, [r7, #4]
 8012dc6:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8012dc8:	68fb      	ldr	r3, [r7, #12]
 8012dca:	687a      	ldr	r2, [r7, #4]
 8012dcc:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8012dce:	687b      	ldr	r3, [r7, #4]
 8012dd0:	68ba      	ldr	r2, [r7, #8]
 8012dd2:	2100      	movs	r1, #0
 8012dd4:	68f8      	ldr	r0, [r7, #12]
 8012dd6:	f003 fd06 	bl	80167e6 <USBD_LL_Transmit>

  return USBD_OK;
 8012dda:	2300      	movs	r3, #0
}
 8012ddc:	4618      	mov	r0, r3
 8012dde:	3710      	adds	r7, #16
 8012de0:	46bd      	mov	sp, r7
 8012de2:	bd80      	pop	{r7, pc}

08012de4 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8012de4:	b580      	push	{r7, lr}
 8012de6:	b084      	sub	sp, #16
 8012de8:	af00      	add	r7, sp, #0
 8012dea:	60f8      	str	r0, [r7, #12]
 8012dec:	60b9      	str	r1, [r7, #8]
 8012dee:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8012df0:	687b      	ldr	r3, [r7, #4]
 8012df2:	68ba      	ldr	r2, [r7, #8]
 8012df4:	2100      	movs	r1, #0
 8012df6:	68f8      	ldr	r0, [r7, #12]
 8012df8:	f003 fcf5 	bl	80167e6 <USBD_LL_Transmit>

  return USBD_OK;
 8012dfc:	2300      	movs	r3, #0
}
 8012dfe:	4618      	mov	r0, r3
 8012e00:	3710      	adds	r7, #16
 8012e02:	46bd      	mov	sp, r7
 8012e04:	bd80      	pop	{r7, pc}

08012e06 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8012e06:	b580      	push	{r7, lr}
 8012e08:	b084      	sub	sp, #16
 8012e0a:	af00      	add	r7, sp, #0
 8012e0c:	60f8      	str	r0, [r7, #12]
 8012e0e:	60b9      	str	r1, [r7, #8]
 8012e10:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8012e12:	68fb      	ldr	r3, [r7, #12]
 8012e14:	2203      	movs	r2, #3
 8012e16:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8012e1a:	68fb      	ldr	r3, [r7, #12]
 8012e1c:	687a      	ldr	r2, [r7, #4]
 8012e1e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8012e22:	68fb      	ldr	r3, [r7, #12]
 8012e24:	687a      	ldr	r2, [r7, #4]
 8012e26:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8012e2a:	687b      	ldr	r3, [r7, #4]
 8012e2c:	68ba      	ldr	r2, [r7, #8]
 8012e2e:	2100      	movs	r1, #0
 8012e30:	68f8      	ldr	r0, [r7, #12]
 8012e32:	f003 fcf9 	bl	8016828 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012e36:	2300      	movs	r3, #0
}
 8012e38:	4618      	mov	r0, r3
 8012e3a:	3710      	adds	r7, #16
 8012e3c:	46bd      	mov	sp, r7
 8012e3e:	bd80      	pop	{r7, pc}

08012e40 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8012e40:	b580      	push	{r7, lr}
 8012e42:	b084      	sub	sp, #16
 8012e44:	af00      	add	r7, sp, #0
 8012e46:	60f8      	str	r0, [r7, #12]
 8012e48:	60b9      	str	r1, [r7, #8]
 8012e4a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8012e4c:	687b      	ldr	r3, [r7, #4]
 8012e4e:	68ba      	ldr	r2, [r7, #8]
 8012e50:	2100      	movs	r1, #0
 8012e52:	68f8      	ldr	r0, [r7, #12]
 8012e54:	f003 fce8 	bl	8016828 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012e58:	2300      	movs	r3, #0
}
 8012e5a:	4618      	mov	r0, r3
 8012e5c:	3710      	adds	r7, #16
 8012e5e:	46bd      	mov	sp, r7
 8012e60:	bd80      	pop	{r7, pc}

08012e62 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8012e62:	b580      	push	{r7, lr}
 8012e64:	b082      	sub	sp, #8
 8012e66:	af00      	add	r7, sp, #0
 8012e68:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8012e6a:	687b      	ldr	r3, [r7, #4]
 8012e6c:	2204      	movs	r2, #4
 8012e6e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8012e72:	2300      	movs	r3, #0
 8012e74:	2200      	movs	r2, #0
 8012e76:	2100      	movs	r1, #0
 8012e78:	6878      	ldr	r0, [r7, #4]
 8012e7a:	f003 fcb4 	bl	80167e6 <USBD_LL_Transmit>

  return USBD_OK;
 8012e7e:	2300      	movs	r3, #0
}
 8012e80:	4618      	mov	r0, r3
 8012e82:	3708      	adds	r7, #8
 8012e84:	46bd      	mov	sp, r7
 8012e86:	bd80      	pop	{r7, pc}

08012e88 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8012e88:	b580      	push	{r7, lr}
 8012e8a:	b082      	sub	sp, #8
 8012e8c:	af00      	add	r7, sp, #0
 8012e8e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8012e90:	687b      	ldr	r3, [r7, #4]
 8012e92:	2205      	movs	r2, #5
 8012e94:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012e98:	2300      	movs	r3, #0
 8012e9a:	2200      	movs	r2, #0
 8012e9c:	2100      	movs	r1, #0
 8012e9e:	6878      	ldr	r0, [r7, #4]
 8012ea0:	f003 fcc2 	bl	8016828 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012ea4:	2300      	movs	r3, #0
}
 8012ea6:	4618      	mov	r0, r3
 8012ea8:	3708      	adds	r7, #8
 8012eaa:	46bd      	mov	sp, r7
 8012eac:	bd80      	pop	{r7, pc}
	...

08012eb0 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8012eb0:	b580      	push	{r7, lr}
 8012eb2:	b084      	sub	sp, #16
 8012eb4:	af00      	add	r7, sp, #0
 8012eb6:	4603      	mov	r3, r0
 8012eb8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8012eba:	79fb      	ldrb	r3, [r7, #7]
 8012ebc:	4a08      	ldr	r2, [pc, #32]	@ (8012ee0 <disk_status+0x30>)
 8012ebe:	009b      	lsls	r3, r3, #2
 8012ec0:	4413      	add	r3, r2
 8012ec2:	685b      	ldr	r3, [r3, #4]
 8012ec4:	685b      	ldr	r3, [r3, #4]
 8012ec6:	79fa      	ldrb	r2, [r7, #7]
 8012ec8:	4905      	ldr	r1, [pc, #20]	@ (8012ee0 <disk_status+0x30>)
 8012eca:	440a      	add	r2, r1
 8012ecc:	7a12      	ldrb	r2, [r2, #8]
 8012ece:	4610      	mov	r0, r2
 8012ed0:	4798      	blx	r3
 8012ed2:	4603      	mov	r3, r0
 8012ed4:	73fb      	strb	r3, [r7, #15]
  return stat;
 8012ed6:	7bfb      	ldrb	r3, [r7, #15]
}
 8012ed8:	4618      	mov	r0, r3
 8012eda:	3710      	adds	r7, #16
 8012edc:	46bd      	mov	sp, r7
 8012ede:	bd80      	pop	{r7, pc}
 8012ee0:	20002aec 	.word	0x20002aec

08012ee4 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8012ee4:	b580      	push	{r7, lr}
 8012ee6:	b084      	sub	sp, #16
 8012ee8:	af00      	add	r7, sp, #0
 8012eea:	4603      	mov	r3, r0
 8012eec:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8012eee:	2300      	movs	r3, #0
 8012ef0:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8012ef2:	79fb      	ldrb	r3, [r7, #7]
 8012ef4:	4a0d      	ldr	r2, [pc, #52]	@ (8012f2c <disk_initialize+0x48>)
 8012ef6:	5cd3      	ldrb	r3, [r2, r3]
 8012ef8:	2b00      	cmp	r3, #0
 8012efa:	d111      	bne.n	8012f20 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8012efc:	79fb      	ldrb	r3, [r7, #7]
 8012efe:	4a0b      	ldr	r2, [pc, #44]	@ (8012f2c <disk_initialize+0x48>)
 8012f00:	2101      	movs	r1, #1
 8012f02:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8012f04:	79fb      	ldrb	r3, [r7, #7]
 8012f06:	4a09      	ldr	r2, [pc, #36]	@ (8012f2c <disk_initialize+0x48>)
 8012f08:	009b      	lsls	r3, r3, #2
 8012f0a:	4413      	add	r3, r2
 8012f0c:	685b      	ldr	r3, [r3, #4]
 8012f0e:	681b      	ldr	r3, [r3, #0]
 8012f10:	79fa      	ldrb	r2, [r7, #7]
 8012f12:	4906      	ldr	r1, [pc, #24]	@ (8012f2c <disk_initialize+0x48>)
 8012f14:	440a      	add	r2, r1
 8012f16:	7a12      	ldrb	r2, [r2, #8]
 8012f18:	4610      	mov	r0, r2
 8012f1a:	4798      	blx	r3
 8012f1c:	4603      	mov	r3, r0
 8012f1e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8012f20:	7bfb      	ldrb	r3, [r7, #15]
}
 8012f22:	4618      	mov	r0, r3
 8012f24:	3710      	adds	r7, #16
 8012f26:	46bd      	mov	sp, r7
 8012f28:	bd80      	pop	{r7, pc}
 8012f2a:	bf00      	nop
 8012f2c:	20002aec 	.word	0x20002aec

08012f30 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8012f30:	b590      	push	{r4, r7, lr}
 8012f32:	b087      	sub	sp, #28
 8012f34:	af00      	add	r7, sp, #0
 8012f36:	60b9      	str	r1, [r7, #8]
 8012f38:	607a      	str	r2, [r7, #4]
 8012f3a:	603b      	str	r3, [r7, #0]
 8012f3c:	4603      	mov	r3, r0
 8012f3e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8012f40:	7bfb      	ldrb	r3, [r7, #15]
 8012f42:	4a0a      	ldr	r2, [pc, #40]	@ (8012f6c <disk_read+0x3c>)
 8012f44:	009b      	lsls	r3, r3, #2
 8012f46:	4413      	add	r3, r2
 8012f48:	685b      	ldr	r3, [r3, #4]
 8012f4a:	689c      	ldr	r4, [r3, #8]
 8012f4c:	7bfb      	ldrb	r3, [r7, #15]
 8012f4e:	4a07      	ldr	r2, [pc, #28]	@ (8012f6c <disk_read+0x3c>)
 8012f50:	4413      	add	r3, r2
 8012f52:	7a18      	ldrb	r0, [r3, #8]
 8012f54:	683b      	ldr	r3, [r7, #0]
 8012f56:	687a      	ldr	r2, [r7, #4]
 8012f58:	68b9      	ldr	r1, [r7, #8]
 8012f5a:	47a0      	blx	r4
 8012f5c:	4603      	mov	r3, r0
 8012f5e:	75fb      	strb	r3, [r7, #23]
  return res;
 8012f60:	7dfb      	ldrb	r3, [r7, #23]
}
 8012f62:	4618      	mov	r0, r3
 8012f64:	371c      	adds	r7, #28
 8012f66:	46bd      	mov	sp, r7
 8012f68:	bd90      	pop	{r4, r7, pc}
 8012f6a:	bf00      	nop
 8012f6c:	20002aec 	.word	0x20002aec

08012f70 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8012f70:	b590      	push	{r4, r7, lr}
 8012f72:	b087      	sub	sp, #28
 8012f74:	af00      	add	r7, sp, #0
 8012f76:	60b9      	str	r1, [r7, #8]
 8012f78:	607a      	str	r2, [r7, #4]
 8012f7a:	603b      	str	r3, [r7, #0]
 8012f7c:	4603      	mov	r3, r0
 8012f7e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8012f80:	7bfb      	ldrb	r3, [r7, #15]
 8012f82:	4a0a      	ldr	r2, [pc, #40]	@ (8012fac <disk_write+0x3c>)
 8012f84:	009b      	lsls	r3, r3, #2
 8012f86:	4413      	add	r3, r2
 8012f88:	685b      	ldr	r3, [r3, #4]
 8012f8a:	68dc      	ldr	r4, [r3, #12]
 8012f8c:	7bfb      	ldrb	r3, [r7, #15]
 8012f8e:	4a07      	ldr	r2, [pc, #28]	@ (8012fac <disk_write+0x3c>)
 8012f90:	4413      	add	r3, r2
 8012f92:	7a18      	ldrb	r0, [r3, #8]
 8012f94:	683b      	ldr	r3, [r7, #0]
 8012f96:	687a      	ldr	r2, [r7, #4]
 8012f98:	68b9      	ldr	r1, [r7, #8]
 8012f9a:	47a0      	blx	r4
 8012f9c:	4603      	mov	r3, r0
 8012f9e:	75fb      	strb	r3, [r7, #23]
  return res;
 8012fa0:	7dfb      	ldrb	r3, [r7, #23]
}
 8012fa2:	4618      	mov	r0, r3
 8012fa4:	371c      	adds	r7, #28
 8012fa6:	46bd      	mov	sp, r7
 8012fa8:	bd90      	pop	{r4, r7, pc}
 8012faa:	bf00      	nop
 8012fac:	20002aec 	.word	0x20002aec

08012fb0 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8012fb0:	b580      	push	{r7, lr}
 8012fb2:	b084      	sub	sp, #16
 8012fb4:	af00      	add	r7, sp, #0
 8012fb6:	4603      	mov	r3, r0
 8012fb8:	603a      	str	r2, [r7, #0]
 8012fba:	71fb      	strb	r3, [r7, #7]
 8012fbc:	460b      	mov	r3, r1
 8012fbe:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8012fc0:	79fb      	ldrb	r3, [r7, #7]
 8012fc2:	4a09      	ldr	r2, [pc, #36]	@ (8012fe8 <disk_ioctl+0x38>)
 8012fc4:	009b      	lsls	r3, r3, #2
 8012fc6:	4413      	add	r3, r2
 8012fc8:	685b      	ldr	r3, [r3, #4]
 8012fca:	691b      	ldr	r3, [r3, #16]
 8012fcc:	79fa      	ldrb	r2, [r7, #7]
 8012fce:	4906      	ldr	r1, [pc, #24]	@ (8012fe8 <disk_ioctl+0x38>)
 8012fd0:	440a      	add	r2, r1
 8012fd2:	7a10      	ldrb	r0, [r2, #8]
 8012fd4:	79b9      	ldrb	r1, [r7, #6]
 8012fd6:	683a      	ldr	r2, [r7, #0]
 8012fd8:	4798      	blx	r3
 8012fda:	4603      	mov	r3, r0
 8012fdc:	73fb      	strb	r3, [r7, #15]
  return res;
 8012fde:	7bfb      	ldrb	r3, [r7, #15]
}
 8012fe0:	4618      	mov	r0, r3
 8012fe2:	3710      	adds	r7, #16
 8012fe4:	46bd      	mov	sp, r7
 8012fe6:	bd80      	pop	{r7, pc}
 8012fe8:	20002aec 	.word	0x20002aec

08012fec <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8012fec:	b480      	push	{r7}
 8012fee:	b085      	sub	sp, #20
 8012ff0:	af00      	add	r7, sp, #0
 8012ff2:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8012ff4:	687b      	ldr	r3, [r7, #4]
 8012ff6:	3301      	adds	r3, #1
 8012ff8:	781b      	ldrb	r3, [r3, #0]
 8012ffa:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8012ffc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8013000:	021b      	lsls	r3, r3, #8
 8013002:	b21a      	sxth	r2, r3
 8013004:	687b      	ldr	r3, [r7, #4]
 8013006:	781b      	ldrb	r3, [r3, #0]
 8013008:	b21b      	sxth	r3, r3
 801300a:	4313      	orrs	r3, r2
 801300c:	b21b      	sxth	r3, r3
 801300e:	81fb      	strh	r3, [r7, #14]
	return rv;
 8013010:	89fb      	ldrh	r3, [r7, #14]
}
 8013012:	4618      	mov	r0, r3
 8013014:	3714      	adds	r7, #20
 8013016:	46bd      	mov	sp, r7
 8013018:	f85d 7b04 	ldr.w	r7, [sp], #4
 801301c:	4770      	bx	lr

0801301e <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 801301e:	b480      	push	{r7}
 8013020:	b085      	sub	sp, #20
 8013022:	af00      	add	r7, sp, #0
 8013024:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8013026:	687b      	ldr	r3, [r7, #4]
 8013028:	3303      	adds	r3, #3
 801302a:	781b      	ldrb	r3, [r3, #0]
 801302c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 801302e:	68fb      	ldr	r3, [r7, #12]
 8013030:	021b      	lsls	r3, r3, #8
 8013032:	687a      	ldr	r2, [r7, #4]
 8013034:	3202      	adds	r2, #2
 8013036:	7812      	ldrb	r2, [r2, #0]
 8013038:	4313      	orrs	r3, r2
 801303a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 801303c:	68fb      	ldr	r3, [r7, #12]
 801303e:	021b      	lsls	r3, r3, #8
 8013040:	687a      	ldr	r2, [r7, #4]
 8013042:	3201      	adds	r2, #1
 8013044:	7812      	ldrb	r2, [r2, #0]
 8013046:	4313      	orrs	r3, r2
 8013048:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 801304a:	68fb      	ldr	r3, [r7, #12]
 801304c:	021b      	lsls	r3, r3, #8
 801304e:	687a      	ldr	r2, [r7, #4]
 8013050:	7812      	ldrb	r2, [r2, #0]
 8013052:	4313      	orrs	r3, r2
 8013054:	60fb      	str	r3, [r7, #12]
	return rv;
 8013056:	68fb      	ldr	r3, [r7, #12]
}
 8013058:	4618      	mov	r0, r3
 801305a:	3714      	adds	r7, #20
 801305c:	46bd      	mov	sp, r7
 801305e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013062:	4770      	bx	lr

08013064 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8013064:	b480      	push	{r7}
 8013066:	b083      	sub	sp, #12
 8013068:	af00      	add	r7, sp, #0
 801306a:	6078      	str	r0, [r7, #4]
 801306c:	460b      	mov	r3, r1
 801306e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8013070:	687b      	ldr	r3, [r7, #4]
 8013072:	1c5a      	adds	r2, r3, #1
 8013074:	607a      	str	r2, [r7, #4]
 8013076:	887a      	ldrh	r2, [r7, #2]
 8013078:	b2d2      	uxtb	r2, r2
 801307a:	701a      	strb	r2, [r3, #0]
 801307c:	887b      	ldrh	r3, [r7, #2]
 801307e:	0a1b      	lsrs	r3, r3, #8
 8013080:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8013082:	687b      	ldr	r3, [r7, #4]
 8013084:	1c5a      	adds	r2, r3, #1
 8013086:	607a      	str	r2, [r7, #4]
 8013088:	887a      	ldrh	r2, [r7, #2]
 801308a:	b2d2      	uxtb	r2, r2
 801308c:	701a      	strb	r2, [r3, #0]
}
 801308e:	bf00      	nop
 8013090:	370c      	adds	r7, #12
 8013092:	46bd      	mov	sp, r7
 8013094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013098:	4770      	bx	lr

0801309a <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 801309a:	b480      	push	{r7}
 801309c:	b083      	sub	sp, #12
 801309e:	af00      	add	r7, sp, #0
 80130a0:	6078      	str	r0, [r7, #4]
 80130a2:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80130a4:	687b      	ldr	r3, [r7, #4]
 80130a6:	1c5a      	adds	r2, r3, #1
 80130a8:	607a      	str	r2, [r7, #4]
 80130aa:	683a      	ldr	r2, [r7, #0]
 80130ac:	b2d2      	uxtb	r2, r2
 80130ae:	701a      	strb	r2, [r3, #0]
 80130b0:	683b      	ldr	r3, [r7, #0]
 80130b2:	0a1b      	lsrs	r3, r3, #8
 80130b4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80130b6:	687b      	ldr	r3, [r7, #4]
 80130b8:	1c5a      	adds	r2, r3, #1
 80130ba:	607a      	str	r2, [r7, #4]
 80130bc:	683a      	ldr	r2, [r7, #0]
 80130be:	b2d2      	uxtb	r2, r2
 80130c0:	701a      	strb	r2, [r3, #0]
 80130c2:	683b      	ldr	r3, [r7, #0]
 80130c4:	0a1b      	lsrs	r3, r3, #8
 80130c6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80130c8:	687b      	ldr	r3, [r7, #4]
 80130ca:	1c5a      	adds	r2, r3, #1
 80130cc:	607a      	str	r2, [r7, #4]
 80130ce:	683a      	ldr	r2, [r7, #0]
 80130d0:	b2d2      	uxtb	r2, r2
 80130d2:	701a      	strb	r2, [r3, #0]
 80130d4:	683b      	ldr	r3, [r7, #0]
 80130d6:	0a1b      	lsrs	r3, r3, #8
 80130d8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80130da:	687b      	ldr	r3, [r7, #4]
 80130dc:	1c5a      	adds	r2, r3, #1
 80130de:	607a      	str	r2, [r7, #4]
 80130e0:	683a      	ldr	r2, [r7, #0]
 80130e2:	b2d2      	uxtb	r2, r2
 80130e4:	701a      	strb	r2, [r3, #0]
}
 80130e6:	bf00      	nop
 80130e8:	370c      	adds	r7, #12
 80130ea:	46bd      	mov	sp, r7
 80130ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130f0:	4770      	bx	lr

080130f2 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80130f2:	b480      	push	{r7}
 80130f4:	b087      	sub	sp, #28
 80130f6:	af00      	add	r7, sp, #0
 80130f8:	60f8      	str	r0, [r7, #12]
 80130fa:	60b9      	str	r1, [r7, #8]
 80130fc:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80130fe:	68fb      	ldr	r3, [r7, #12]
 8013100:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8013102:	68bb      	ldr	r3, [r7, #8]
 8013104:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8013106:	687b      	ldr	r3, [r7, #4]
 8013108:	2b00      	cmp	r3, #0
 801310a:	d00d      	beq.n	8013128 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 801310c:	693a      	ldr	r2, [r7, #16]
 801310e:	1c53      	adds	r3, r2, #1
 8013110:	613b      	str	r3, [r7, #16]
 8013112:	697b      	ldr	r3, [r7, #20]
 8013114:	1c59      	adds	r1, r3, #1
 8013116:	6179      	str	r1, [r7, #20]
 8013118:	7812      	ldrb	r2, [r2, #0]
 801311a:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 801311c:	687b      	ldr	r3, [r7, #4]
 801311e:	3b01      	subs	r3, #1
 8013120:	607b      	str	r3, [r7, #4]
 8013122:	687b      	ldr	r3, [r7, #4]
 8013124:	2b00      	cmp	r3, #0
 8013126:	d1f1      	bne.n	801310c <mem_cpy+0x1a>
	}
}
 8013128:	bf00      	nop
 801312a:	371c      	adds	r7, #28
 801312c:	46bd      	mov	sp, r7
 801312e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013132:	4770      	bx	lr

08013134 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8013134:	b480      	push	{r7}
 8013136:	b087      	sub	sp, #28
 8013138:	af00      	add	r7, sp, #0
 801313a:	60f8      	str	r0, [r7, #12]
 801313c:	60b9      	str	r1, [r7, #8]
 801313e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8013140:	68fb      	ldr	r3, [r7, #12]
 8013142:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8013144:	697b      	ldr	r3, [r7, #20]
 8013146:	1c5a      	adds	r2, r3, #1
 8013148:	617a      	str	r2, [r7, #20]
 801314a:	68ba      	ldr	r2, [r7, #8]
 801314c:	b2d2      	uxtb	r2, r2
 801314e:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8013150:	687b      	ldr	r3, [r7, #4]
 8013152:	3b01      	subs	r3, #1
 8013154:	607b      	str	r3, [r7, #4]
 8013156:	687b      	ldr	r3, [r7, #4]
 8013158:	2b00      	cmp	r3, #0
 801315a:	d1f3      	bne.n	8013144 <mem_set+0x10>
}
 801315c:	bf00      	nop
 801315e:	bf00      	nop
 8013160:	371c      	adds	r7, #28
 8013162:	46bd      	mov	sp, r7
 8013164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013168:	4770      	bx	lr

0801316a <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 801316a:	b480      	push	{r7}
 801316c:	b089      	sub	sp, #36	@ 0x24
 801316e:	af00      	add	r7, sp, #0
 8013170:	60f8      	str	r0, [r7, #12]
 8013172:	60b9      	str	r1, [r7, #8]
 8013174:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8013176:	68fb      	ldr	r3, [r7, #12]
 8013178:	61fb      	str	r3, [r7, #28]
 801317a:	68bb      	ldr	r3, [r7, #8]
 801317c:	61bb      	str	r3, [r7, #24]
	int r = 0;
 801317e:	2300      	movs	r3, #0
 8013180:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8013182:	69fb      	ldr	r3, [r7, #28]
 8013184:	1c5a      	adds	r2, r3, #1
 8013186:	61fa      	str	r2, [r7, #28]
 8013188:	781b      	ldrb	r3, [r3, #0]
 801318a:	4619      	mov	r1, r3
 801318c:	69bb      	ldr	r3, [r7, #24]
 801318e:	1c5a      	adds	r2, r3, #1
 8013190:	61ba      	str	r2, [r7, #24]
 8013192:	781b      	ldrb	r3, [r3, #0]
 8013194:	1acb      	subs	r3, r1, r3
 8013196:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8013198:	687b      	ldr	r3, [r7, #4]
 801319a:	3b01      	subs	r3, #1
 801319c:	607b      	str	r3, [r7, #4]
 801319e:	687b      	ldr	r3, [r7, #4]
 80131a0:	2b00      	cmp	r3, #0
 80131a2:	d002      	beq.n	80131aa <mem_cmp+0x40>
 80131a4:	697b      	ldr	r3, [r7, #20]
 80131a6:	2b00      	cmp	r3, #0
 80131a8:	d0eb      	beq.n	8013182 <mem_cmp+0x18>

	return r;
 80131aa:	697b      	ldr	r3, [r7, #20]
}
 80131ac:	4618      	mov	r0, r3
 80131ae:	3724      	adds	r7, #36	@ 0x24
 80131b0:	46bd      	mov	sp, r7
 80131b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131b6:	4770      	bx	lr

080131b8 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80131b8:	b480      	push	{r7}
 80131ba:	b083      	sub	sp, #12
 80131bc:	af00      	add	r7, sp, #0
 80131be:	6078      	str	r0, [r7, #4]
 80131c0:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80131c2:	e002      	b.n	80131ca <chk_chr+0x12>
 80131c4:	687b      	ldr	r3, [r7, #4]
 80131c6:	3301      	adds	r3, #1
 80131c8:	607b      	str	r3, [r7, #4]
 80131ca:	687b      	ldr	r3, [r7, #4]
 80131cc:	781b      	ldrb	r3, [r3, #0]
 80131ce:	2b00      	cmp	r3, #0
 80131d0:	d005      	beq.n	80131de <chk_chr+0x26>
 80131d2:	687b      	ldr	r3, [r7, #4]
 80131d4:	781b      	ldrb	r3, [r3, #0]
 80131d6:	461a      	mov	r2, r3
 80131d8:	683b      	ldr	r3, [r7, #0]
 80131da:	4293      	cmp	r3, r2
 80131dc:	d1f2      	bne.n	80131c4 <chk_chr+0xc>
	return *str;
 80131de:	687b      	ldr	r3, [r7, #4]
 80131e0:	781b      	ldrb	r3, [r3, #0]
}
 80131e2:	4618      	mov	r0, r3
 80131e4:	370c      	adds	r7, #12
 80131e6:	46bd      	mov	sp, r7
 80131e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131ec:	4770      	bx	lr
	...

080131f0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80131f0:	b480      	push	{r7}
 80131f2:	b085      	sub	sp, #20
 80131f4:	af00      	add	r7, sp, #0
 80131f6:	6078      	str	r0, [r7, #4]
 80131f8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80131fa:	2300      	movs	r3, #0
 80131fc:	60bb      	str	r3, [r7, #8]
 80131fe:	68bb      	ldr	r3, [r7, #8]
 8013200:	60fb      	str	r3, [r7, #12]
 8013202:	e029      	b.n	8013258 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8013204:	4a27      	ldr	r2, [pc, #156]	@ (80132a4 <chk_lock+0xb4>)
 8013206:	68fb      	ldr	r3, [r7, #12]
 8013208:	011b      	lsls	r3, r3, #4
 801320a:	4413      	add	r3, r2
 801320c:	681b      	ldr	r3, [r3, #0]
 801320e:	2b00      	cmp	r3, #0
 8013210:	d01d      	beq.n	801324e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8013212:	4a24      	ldr	r2, [pc, #144]	@ (80132a4 <chk_lock+0xb4>)
 8013214:	68fb      	ldr	r3, [r7, #12]
 8013216:	011b      	lsls	r3, r3, #4
 8013218:	4413      	add	r3, r2
 801321a:	681a      	ldr	r2, [r3, #0]
 801321c:	687b      	ldr	r3, [r7, #4]
 801321e:	681b      	ldr	r3, [r3, #0]
 8013220:	429a      	cmp	r2, r3
 8013222:	d116      	bne.n	8013252 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8013224:	4a1f      	ldr	r2, [pc, #124]	@ (80132a4 <chk_lock+0xb4>)
 8013226:	68fb      	ldr	r3, [r7, #12]
 8013228:	011b      	lsls	r3, r3, #4
 801322a:	4413      	add	r3, r2
 801322c:	3304      	adds	r3, #4
 801322e:	681a      	ldr	r2, [r3, #0]
 8013230:	687b      	ldr	r3, [r7, #4]
 8013232:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8013234:	429a      	cmp	r2, r3
 8013236:	d10c      	bne.n	8013252 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8013238:	4a1a      	ldr	r2, [pc, #104]	@ (80132a4 <chk_lock+0xb4>)
 801323a:	68fb      	ldr	r3, [r7, #12]
 801323c:	011b      	lsls	r3, r3, #4
 801323e:	4413      	add	r3, r2
 8013240:	3308      	adds	r3, #8
 8013242:	681a      	ldr	r2, [r3, #0]
 8013244:	687b      	ldr	r3, [r7, #4]
 8013246:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8013248:	429a      	cmp	r2, r3
 801324a:	d102      	bne.n	8013252 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 801324c:	e007      	b.n	801325e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 801324e:	2301      	movs	r3, #1
 8013250:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8013252:	68fb      	ldr	r3, [r7, #12]
 8013254:	3301      	adds	r3, #1
 8013256:	60fb      	str	r3, [r7, #12]
 8013258:	68fb      	ldr	r3, [r7, #12]
 801325a:	2b01      	cmp	r3, #1
 801325c:	d9d2      	bls.n	8013204 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 801325e:	68fb      	ldr	r3, [r7, #12]
 8013260:	2b02      	cmp	r3, #2
 8013262:	d109      	bne.n	8013278 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8013264:	68bb      	ldr	r3, [r7, #8]
 8013266:	2b00      	cmp	r3, #0
 8013268:	d102      	bne.n	8013270 <chk_lock+0x80>
 801326a:	683b      	ldr	r3, [r7, #0]
 801326c:	2b02      	cmp	r3, #2
 801326e:	d101      	bne.n	8013274 <chk_lock+0x84>
 8013270:	2300      	movs	r3, #0
 8013272:	e010      	b.n	8013296 <chk_lock+0xa6>
 8013274:	2312      	movs	r3, #18
 8013276:	e00e      	b.n	8013296 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8013278:	683b      	ldr	r3, [r7, #0]
 801327a:	2b00      	cmp	r3, #0
 801327c:	d108      	bne.n	8013290 <chk_lock+0xa0>
 801327e:	4a09      	ldr	r2, [pc, #36]	@ (80132a4 <chk_lock+0xb4>)
 8013280:	68fb      	ldr	r3, [r7, #12]
 8013282:	011b      	lsls	r3, r3, #4
 8013284:	4413      	add	r3, r2
 8013286:	330c      	adds	r3, #12
 8013288:	881b      	ldrh	r3, [r3, #0]
 801328a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801328e:	d101      	bne.n	8013294 <chk_lock+0xa4>
 8013290:	2310      	movs	r3, #16
 8013292:	e000      	b.n	8013296 <chk_lock+0xa6>
 8013294:	2300      	movs	r3, #0
}
 8013296:	4618      	mov	r0, r3
 8013298:	3714      	adds	r7, #20
 801329a:	46bd      	mov	sp, r7
 801329c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132a0:	4770      	bx	lr
 80132a2:	bf00      	nop
 80132a4:	200028cc 	.word	0x200028cc

080132a8 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80132a8:	b480      	push	{r7}
 80132aa:	b083      	sub	sp, #12
 80132ac:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80132ae:	2300      	movs	r3, #0
 80132b0:	607b      	str	r3, [r7, #4]
 80132b2:	e002      	b.n	80132ba <enq_lock+0x12>
 80132b4:	687b      	ldr	r3, [r7, #4]
 80132b6:	3301      	adds	r3, #1
 80132b8:	607b      	str	r3, [r7, #4]
 80132ba:	687b      	ldr	r3, [r7, #4]
 80132bc:	2b01      	cmp	r3, #1
 80132be:	d806      	bhi.n	80132ce <enq_lock+0x26>
 80132c0:	4a09      	ldr	r2, [pc, #36]	@ (80132e8 <enq_lock+0x40>)
 80132c2:	687b      	ldr	r3, [r7, #4]
 80132c4:	011b      	lsls	r3, r3, #4
 80132c6:	4413      	add	r3, r2
 80132c8:	681b      	ldr	r3, [r3, #0]
 80132ca:	2b00      	cmp	r3, #0
 80132cc:	d1f2      	bne.n	80132b4 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80132ce:	687b      	ldr	r3, [r7, #4]
 80132d0:	2b02      	cmp	r3, #2
 80132d2:	bf14      	ite	ne
 80132d4:	2301      	movne	r3, #1
 80132d6:	2300      	moveq	r3, #0
 80132d8:	b2db      	uxtb	r3, r3
}
 80132da:	4618      	mov	r0, r3
 80132dc:	370c      	adds	r7, #12
 80132de:	46bd      	mov	sp, r7
 80132e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132e4:	4770      	bx	lr
 80132e6:	bf00      	nop
 80132e8:	200028cc 	.word	0x200028cc

080132ec <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80132ec:	b480      	push	{r7}
 80132ee:	b085      	sub	sp, #20
 80132f0:	af00      	add	r7, sp, #0
 80132f2:	6078      	str	r0, [r7, #4]
 80132f4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80132f6:	2300      	movs	r3, #0
 80132f8:	60fb      	str	r3, [r7, #12]
 80132fa:	e01f      	b.n	801333c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80132fc:	4a41      	ldr	r2, [pc, #260]	@ (8013404 <inc_lock+0x118>)
 80132fe:	68fb      	ldr	r3, [r7, #12]
 8013300:	011b      	lsls	r3, r3, #4
 8013302:	4413      	add	r3, r2
 8013304:	681a      	ldr	r2, [r3, #0]
 8013306:	687b      	ldr	r3, [r7, #4]
 8013308:	681b      	ldr	r3, [r3, #0]
 801330a:	429a      	cmp	r2, r3
 801330c:	d113      	bne.n	8013336 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 801330e:	4a3d      	ldr	r2, [pc, #244]	@ (8013404 <inc_lock+0x118>)
 8013310:	68fb      	ldr	r3, [r7, #12]
 8013312:	011b      	lsls	r3, r3, #4
 8013314:	4413      	add	r3, r2
 8013316:	3304      	adds	r3, #4
 8013318:	681a      	ldr	r2, [r3, #0]
 801331a:	687b      	ldr	r3, [r7, #4]
 801331c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 801331e:	429a      	cmp	r2, r3
 8013320:	d109      	bne.n	8013336 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8013322:	4a38      	ldr	r2, [pc, #224]	@ (8013404 <inc_lock+0x118>)
 8013324:	68fb      	ldr	r3, [r7, #12]
 8013326:	011b      	lsls	r3, r3, #4
 8013328:	4413      	add	r3, r2
 801332a:	3308      	adds	r3, #8
 801332c:	681a      	ldr	r2, [r3, #0]
 801332e:	687b      	ldr	r3, [r7, #4]
 8013330:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8013332:	429a      	cmp	r2, r3
 8013334:	d006      	beq.n	8013344 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8013336:	68fb      	ldr	r3, [r7, #12]
 8013338:	3301      	adds	r3, #1
 801333a:	60fb      	str	r3, [r7, #12]
 801333c:	68fb      	ldr	r3, [r7, #12]
 801333e:	2b01      	cmp	r3, #1
 8013340:	d9dc      	bls.n	80132fc <inc_lock+0x10>
 8013342:	e000      	b.n	8013346 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8013344:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8013346:	68fb      	ldr	r3, [r7, #12]
 8013348:	2b02      	cmp	r3, #2
 801334a:	d132      	bne.n	80133b2 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 801334c:	2300      	movs	r3, #0
 801334e:	60fb      	str	r3, [r7, #12]
 8013350:	e002      	b.n	8013358 <inc_lock+0x6c>
 8013352:	68fb      	ldr	r3, [r7, #12]
 8013354:	3301      	adds	r3, #1
 8013356:	60fb      	str	r3, [r7, #12]
 8013358:	68fb      	ldr	r3, [r7, #12]
 801335a:	2b01      	cmp	r3, #1
 801335c:	d806      	bhi.n	801336c <inc_lock+0x80>
 801335e:	4a29      	ldr	r2, [pc, #164]	@ (8013404 <inc_lock+0x118>)
 8013360:	68fb      	ldr	r3, [r7, #12]
 8013362:	011b      	lsls	r3, r3, #4
 8013364:	4413      	add	r3, r2
 8013366:	681b      	ldr	r3, [r3, #0]
 8013368:	2b00      	cmp	r3, #0
 801336a:	d1f2      	bne.n	8013352 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 801336c:	68fb      	ldr	r3, [r7, #12]
 801336e:	2b02      	cmp	r3, #2
 8013370:	d101      	bne.n	8013376 <inc_lock+0x8a>
 8013372:	2300      	movs	r3, #0
 8013374:	e040      	b.n	80133f8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8013376:	687b      	ldr	r3, [r7, #4]
 8013378:	681a      	ldr	r2, [r3, #0]
 801337a:	4922      	ldr	r1, [pc, #136]	@ (8013404 <inc_lock+0x118>)
 801337c:	68fb      	ldr	r3, [r7, #12]
 801337e:	011b      	lsls	r3, r3, #4
 8013380:	440b      	add	r3, r1
 8013382:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8013384:	687b      	ldr	r3, [r7, #4]
 8013386:	689a      	ldr	r2, [r3, #8]
 8013388:	491e      	ldr	r1, [pc, #120]	@ (8013404 <inc_lock+0x118>)
 801338a:	68fb      	ldr	r3, [r7, #12]
 801338c:	011b      	lsls	r3, r3, #4
 801338e:	440b      	add	r3, r1
 8013390:	3304      	adds	r3, #4
 8013392:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8013394:	687b      	ldr	r3, [r7, #4]
 8013396:	695a      	ldr	r2, [r3, #20]
 8013398:	491a      	ldr	r1, [pc, #104]	@ (8013404 <inc_lock+0x118>)
 801339a:	68fb      	ldr	r3, [r7, #12]
 801339c:	011b      	lsls	r3, r3, #4
 801339e:	440b      	add	r3, r1
 80133a0:	3308      	adds	r3, #8
 80133a2:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80133a4:	4a17      	ldr	r2, [pc, #92]	@ (8013404 <inc_lock+0x118>)
 80133a6:	68fb      	ldr	r3, [r7, #12]
 80133a8:	011b      	lsls	r3, r3, #4
 80133aa:	4413      	add	r3, r2
 80133ac:	330c      	adds	r3, #12
 80133ae:	2200      	movs	r2, #0
 80133b0:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80133b2:	683b      	ldr	r3, [r7, #0]
 80133b4:	2b00      	cmp	r3, #0
 80133b6:	d009      	beq.n	80133cc <inc_lock+0xe0>
 80133b8:	4a12      	ldr	r2, [pc, #72]	@ (8013404 <inc_lock+0x118>)
 80133ba:	68fb      	ldr	r3, [r7, #12]
 80133bc:	011b      	lsls	r3, r3, #4
 80133be:	4413      	add	r3, r2
 80133c0:	330c      	adds	r3, #12
 80133c2:	881b      	ldrh	r3, [r3, #0]
 80133c4:	2b00      	cmp	r3, #0
 80133c6:	d001      	beq.n	80133cc <inc_lock+0xe0>
 80133c8:	2300      	movs	r3, #0
 80133ca:	e015      	b.n	80133f8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80133cc:	683b      	ldr	r3, [r7, #0]
 80133ce:	2b00      	cmp	r3, #0
 80133d0:	d108      	bne.n	80133e4 <inc_lock+0xf8>
 80133d2:	4a0c      	ldr	r2, [pc, #48]	@ (8013404 <inc_lock+0x118>)
 80133d4:	68fb      	ldr	r3, [r7, #12]
 80133d6:	011b      	lsls	r3, r3, #4
 80133d8:	4413      	add	r3, r2
 80133da:	330c      	adds	r3, #12
 80133dc:	881b      	ldrh	r3, [r3, #0]
 80133de:	3301      	adds	r3, #1
 80133e0:	b29a      	uxth	r2, r3
 80133e2:	e001      	b.n	80133e8 <inc_lock+0xfc>
 80133e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80133e8:	4906      	ldr	r1, [pc, #24]	@ (8013404 <inc_lock+0x118>)
 80133ea:	68fb      	ldr	r3, [r7, #12]
 80133ec:	011b      	lsls	r3, r3, #4
 80133ee:	440b      	add	r3, r1
 80133f0:	330c      	adds	r3, #12
 80133f2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80133f4:	68fb      	ldr	r3, [r7, #12]
 80133f6:	3301      	adds	r3, #1
}
 80133f8:	4618      	mov	r0, r3
 80133fa:	3714      	adds	r7, #20
 80133fc:	46bd      	mov	sp, r7
 80133fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013402:	4770      	bx	lr
 8013404:	200028cc 	.word	0x200028cc

08013408 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8013408:	b480      	push	{r7}
 801340a:	b085      	sub	sp, #20
 801340c:	af00      	add	r7, sp, #0
 801340e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8013410:	687b      	ldr	r3, [r7, #4]
 8013412:	3b01      	subs	r3, #1
 8013414:	607b      	str	r3, [r7, #4]
 8013416:	687b      	ldr	r3, [r7, #4]
 8013418:	2b01      	cmp	r3, #1
 801341a:	d825      	bhi.n	8013468 <dec_lock+0x60>
		n = Files[i].ctr;
 801341c:	4a17      	ldr	r2, [pc, #92]	@ (801347c <dec_lock+0x74>)
 801341e:	687b      	ldr	r3, [r7, #4]
 8013420:	011b      	lsls	r3, r3, #4
 8013422:	4413      	add	r3, r2
 8013424:	330c      	adds	r3, #12
 8013426:	881b      	ldrh	r3, [r3, #0]
 8013428:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 801342a:	89fb      	ldrh	r3, [r7, #14]
 801342c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013430:	d101      	bne.n	8013436 <dec_lock+0x2e>
 8013432:	2300      	movs	r3, #0
 8013434:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8013436:	89fb      	ldrh	r3, [r7, #14]
 8013438:	2b00      	cmp	r3, #0
 801343a:	d002      	beq.n	8013442 <dec_lock+0x3a>
 801343c:	89fb      	ldrh	r3, [r7, #14]
 801343e:	3b01      	subs	r3, #1
 8013440:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8013442:	4a0e      	ldr	r2, [pc, #56]	@ (801347c <dec_lock+0x74>)
 8013444:	687b      	ldr	r3, [r7, #4]
 8013446:	011b      	lsls	r3, r3, #4
 8013448:	4413      	add	r3, r2
 801344a:	330c      	adds	r3, #12
 801344c:	89fa      	ldrh	r2, [r7, #14]
 801344e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8013450:	89fb      	ldrh	r3, [r7, #14]
 8013452:	2b00      	cmp	r3, #0
 8013454:	d105      	bne.n	8013462 <dec_lock+0x5a>
 8013456:	4a09      	ldr	r2, [pc, #36]	@ (801347c <dec_lock+0x74>)
 8013458:	687b      	ldr	r3, [r7, #4]
 801345a:	011b      	lsls	r3, r3, #4
 801345c:	4413      	add	r3, r2
 801345e:	2200      	movs	r2, #0
 8013460:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8013462:	2300      	movs	r3, #0
 8013464:	737b      	strb	r3, [r7, #13]
 8013466:	e001      	b.n	801346c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8013468:	2302      	movs	r3, #2
 801346a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 801346c:	7b7b      	ldrb	r3, [r7, #13]
}
 801346e:	4618      	mov	r0, r3
 8013470:	3714      	adds	r7, #20
 8013472:	46bd      	mov	sp, r7
 8013474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013478:	4770      	bx	lr
 801347a:	bf00      	nop
 801347c:	200028cc 	.word	0x200028cc

08013480 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8013480:	b480      	push	{r7}
 8013482:	b085      	sub	sp, #20
 8013484:	af00      	add	r7, sp, #0
 8013486:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8013488:	2300      	movs	r3, #0
 801348a:	60fb      	str	r3, [r7, #12]
 801348c:	e010      	b.n	80134b0 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 801348e:	4a0d      	ldr	r2, [pc, #52]	@ (80134c4 <clear_lock+0x44>)
 8013490:	68fb      	ldr	r3, [r7, #12]
 8013492:	011b      	lsls	r3, r3, #4
 8013494:	4413      	add	r3, r2
 8013496:	681b      	ldr	r3, [r3, #0]
 8013498:	687a      	ldr	r2, [r7, #4]
 801349a:	429a      	cmp	r2, r3
 801349c:	d105      	bne.n	80134aa <clear_lock+0x2a>
 801349e:	4a09      	ldr	r2, [pc, #36]	@ (80134c4 <clear_lock+0x44>)
 80134a0:	68fb      	ldr	r3, [r7, #12]
 80134a2:	011b      	lsls	r3, r3, #4
 80134a4:	4413      	add	r3, r2
 80134a6:	2200      	movs	r2, #0
 80134a8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80134aa:	68fb      	ldr	r3, [r7, #12]
 80134ac:	3301      	adds	r3, #1
 80134ae:	60fb      	str	r3, [r7, #12]
 80134b0:	68fb      	ldr	r3, [r7, #12]
 80134b2:	2b01      	cmp	r3, #1
 80134b4:	d9eb      	bls.n	801348e <clear_lock+0xe>
	}
}
 80134b6:	bf00      	nop
 80134b8:	bf00      	nop
 80134ba:	3714      	adds	r7, #20
 80134bc:	46bd      	mov	sp, r7
 80134be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134c2:	4770      	bx	lr
 80134c4:	200028cc 	.word	0x200028cc

080134c8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80134c8:	b580      	push	{r7, lr}
 80134ca:	b086      	sub	sp, #24
 80134cc:	af00      	add	r7, sp, #0
 80134ce:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80134d0:	2300      	movs	r3, #0
 80134d2:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80134d4:	687b      	ldr	r3, [r7, #4]
 80134d6:	78db      	ldrb	r3, [r3, #3]
 80134d8:	2b00      	cmp	r3, #0
 80134da:	d034      	beq.n	8013546 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80134dc:	687b      	ldr	r3, [r7, #4]
 80134de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80134e0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80134e2:	687b      	ldr	r3, [r7, #4]
 80134e4:	7858      	ldrb	r0, [r3, #1]
 80134e6:	687b      	ldr	r3, [r7, #4]
 80134e8:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80134ec:	2301      	movs	r3, #1
 80134ee:	697a      	ldr	r2, [r7, #20]
 80134f0:	f7ff fd3e 	bl	8012f70 <disk_write>
 80134f4:	4603      	mov	r3, r0
 80134f6:	2b00      	cmp	r3, #0
 80134f8:	d002      	beq.n	8013500 <sync_window+0x38>
			res = FR_DISK_ERR;
 80134fa:	2301      	movs	r3, #1
 80134fc:	73fb      	strb	r3, [r7, #15]
 80134fe:	e022      	b.n	8013546 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8013500:	687b      	ldr	r3, [r7, #4]
 8013502:	2200      	movs	r2, #0
 8013504:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8013506:	687b      	ldr	r3, [r7, #4]
 8013508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801350a:	697a      	ldr	r2, [r7, #20]
 801350c:	1ad2      	subs	r2, r2, r3
 801350e:	687b      	ldr	r3, [r7, #4]
 8013510:	69db      	ldr	r3, [r3, #28]
 8013512:	429a      	cmp	r2, r3
 8013514:	d217      	bcs.n	8013546 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8013516:	687b      	ldr	r3, [r7, #4]
 8013518:	789b      	ldrb	r3, [r3, #2]
 801351a:	613b      	str	r3, [r7, #16]
 801351c:	e010      	b.n	8013540 <sync_window+0x78>
					wsect += fs->fsize;
 801351e:	687b      	ldr	r3, [r7, #4]
 8013520:	69db      	ldr	r3, [r3, #28]
 8013522:	697a      	ldr	r2, [r7, #20]
 8013524:	4413      	add	r3, r2
 8013526:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8013528:	687b      	ldr	r3, [r7, #4]
 801352a:	7858      	ldrb	r0, [r3, #1]
 801352c:	687b      	ldr	r3, [r7, #4]
 801352e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8013532:	2301      	movs	r3, #1
 8013534:	697a      	ldr	r2, [r7, #20]
 8013536:	f7ff fd1b 	bl	8012f70 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 801353a:	693b      	ldr	r3, [r7, #16]
 801353c:	3b01      	subs	r3, #1
 801353e:	613b      	str	r3, [r7, #16]
 8013540:	693b      	ldr	r3, [r7, #16]
 8013542:	2b01      	cmp	r3, #1
 8013544:	d8eb      	bhi.n	801351e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8013546:	7bfb      	ldrb	r3, [r7, #15]
}
 8013548:	4618      	mov	r0, r3
 801354a:	3718      	adds	r7, #24
 801354c:	46bd      	mov	sp, r7
 801354e:	bd80      	pop	{r7, pc}

08013550 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8013550:	b580      	push	{r7, lr}
 8013552:	b084      	sub	sp, #16
 8013554:	af00      	add	r7, sp, #0
 8013556:	6078      	str	r0, [r7, #4]
 8013558:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 801355a:	2300      	movs	r3, #0
 801355c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 801355e:	687b      	ldr	r3, [r7, #4]
 8013560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013562:	683a      	ldr	r2, [r7, #0]
 8013564:	429a      	cmp	r2, r3
 8013566:	d01b      	beq.n	80135a0 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8013568:	6878      	ldr	r0, [r7, #4]
 801356a:	f7ff ffad 	bl	80134c8 <sync_window>
 801356e:	4603      	mov	r3, r0
 8013570:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8013572:	7bfb      	ldrb	r3, [r7, #15]
 8013574:	2b00      	cmp	r3, #0
 8013576:	d113      	bne.n	80135a0 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8013578:	687b      	ldr	r3, [r7, #4]
 801357a:	7858      	ldrb	r0, [r3, #1]
 801357c:	687b      	ldr	r3, [r7, #4]
 801357e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8013582:	2301      	movs	r3, #1
 8013584:	683a      	ldr	r2, [r7, #0]
 8013586:	f7ff fcd3 	bl	8012f30 <disk_read>
 801358a:	4603      	mov	r3, r0
 801358c:	2b00      	cmp	r3, #0
 801358e:	d004      	beq.n	801359a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8013590:	f04f 33ff 	mov.w	r3, #4294967295
 8013594:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8013596:	2301      	movs	r3, #1
 8013598:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 801359a:	687b      	ldr	r3, [r7, #4]
 801359c:	683a      	ldr	r2, [r7, #0]
 801359e:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 80135a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80135a2:	4618      	mov	r0, r3
 80135a4:	3710      	adds	r7, #16
 80135a6:	46bd      	mov	sp, r7
 80135a8:	bd80      	pop	{r7, pc}
	...

080135ac <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80135ac:	b580      	push	{r7, lr}
 80135ae:	b084      	sub	sp, #16
 80135b0:	af00      	add	r7, sp, #0
 80135b2:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80135b4:	6878      	ldr	r0, [r7, #4]
 80135b6:	f7ff ff87 	bl	80134c8 <sync_window>
 80135ba:	4603      	mov	r3, r0
 80135bc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80135be:	7bfb      	ldrb	r3, [r7, #15]
 80135c0:	2b00      	cmp	r3, #0
 80135c2:	d158      	bne.n	8013676 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80135c4:	687b      	ldr	r3, [r7, #4]
 80135c6:	781b      	ldrb	r3, [r3, #0]
 80135c8:	2b03      	cmp	r3, #3
 80135ca:	d148      	bne.n	801365e <sync_fs+0xb2>
 80135cc:	687b      	ldr	r3, [r7, #4]
 80135ce:	791b      	ldrb	r3, [r3, #4]
 80135d0:	2b01      	cmp	r3, #1
 80135d2:	d144      	bne.n	801365e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80135d4:	687b      	ldr	r3, [r7, #4]
 80135d6:	3334      	adds	r3, #52	@ 0x34
 80135d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80135dc:	2100      	movs	r1, #0
 80135de:	4618      	mov	r0, r3
 80135e0:	f7ff fda8 	bl	8013134 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80135e4:	687b      	ldr	r3, [r7, #4]
 80135e6:	3334      	adds	r3, #52	@ 0x34
 80135e8:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80135ec:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 80135f0:	4618      	mov	r0, r3
 80135f2:	f7ff fd37 	bl	8013064 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80135f6:	687b      	ldr	r3, [r7, #4]
 80135f8:	3334      	adds	r3, #52	@ 0x34
 80135fa:	4921      	ldr	r1, [pc, #132]	@ (8013680 <sync_fs+0xd4>)
 80135fc:	4618      	mov	r0, r3
 80135fe:	f7ff fd4c 	bl	801309a <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8013602:	687b      	ldr	r3, [r7, #4]
 8013604:	3334      	adds	r3, #52	@ 0x34
 8013606:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 801360a:	491e      	ldr	r1, [pc, #120]	@ (8013684 <sync_fs+0xd8>)
 801360c:	4618      	mov	r0, r3
 801360e:	f7ff fd44 	bl	801309a <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8013612:	687b      	ldr	r3, [r7, #4]
 8013614:	3334      	adds	r3, #52	@ 0x34
 8013616:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 801361a:	687b      	ldr	r3, [r7, #4]
 801361c:	695b      	ldr	r3, [r3, #20]
 801361e:	4619      	mov	r1, r3
 8013620:	4610      	mov	r0, r2
 8013622:	f7ff fd3a 	bl	801309a <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8013626:	687b      	ldr	r3, [r7, #4]
 8013628:	3334      	adds	r3, #52	@ 0x34
 801362a:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 801362e:	687b      	ldr	r3, [r7, #4]
 8013630:	691b      	ldr	r3, [r3, #16]
 8013632:	4619      	mov	r1, r3
 8013634:	4610      	mov	r0, r2
 8013636:	f7ff fd30 	bl	801309a <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 801363a:	687b      	ldr	r3, [r7, #4]
 801363c:	6a1b      	ldr	r3, [r3, #32]
 801363e:	1c5a      	adds	r2, r3, #1
 8013640:	687b      	ldr	r3, [r7, #4]
 8013642:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8013644:	687b      	ldr	r3, [r7, #4]
 8013646:	7858      	ldrb	r0, [r3, #1]
 8013648:	687b      	ldr	r3, [r7, #4]
 801364a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 801364e:	687b      	ldr	r3, [r7, #4]
 8013650:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8013652:	2301      	movs	r3, #1
 8013654:	f7ff fc8c 	bl	8012f70 <disk_write>
			fs->fsi_flag = 0;
 8013658:	687b      	ldr	r3, [r7, #4]
 801365a:	2200      	movs	r2, #0
 801365c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 801365e:	687b      	ldr	r3, [r7, #4]
 8013660:	785b      	ldrb	r3, [r3, #1]
 8013662:	2200      	movs	r2, #0
 8013664:	2100      	movs	r1, #0
 8013666:	4618      	mov	r0, r3
 8013668:	f7ff fca2 	bl	8012fb0 <disk_ioctl>
 801366c:	4603      	mov	r3, r0
 801366e:	2b00      	cmp	r3, #0
 8013670:	d001      	beq.n	8013676 <sync_fs+0xca>
 8013672:	2301      	movs	r3, #1
 8013674:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8013676:	7bfb      	ldrb	r3, [r7, #15]
}
 8013678:	4618      	mov	r0, r3
 801367a:	3710      	adds	r7, #16
 801367c:	46bd      	mov	sp, r7
 801367e:	bd80      	pop	{r7, pc}
 8013680:	41615252 	.word	0x41615252
 8013684:	61417272 	.word	0x61417272

08013688 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8013688:	b480      	push	{r7}
 801368a:	b083      	sub	sp, #12
 801368c:	af00      	add	r7, sp, #0
 801368e:	6078      	str	r0, [r7, #4]
 8013690:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8013692:	683b      	ldr	r3, [r7, #0]
 8013694:	3b02      	subs	r3, #2
 8013696:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8013698:	687b      	ldr	r3, [r7, #4]
 801369a:	699b      	ldr	r3, [r3, #24]
 801369c:	3b02      	subs	r3, #2
 801369e:	683a      	ldr	r2, [r7, #0]
 80136a0:	429a      	cmp	r2, r3
 80136a2:	d301      	bcc.n	80136a8 <clust2sect+0x20>
 80136a4:	2300      	movs	r3, #0
 80136a6:	e008      	b.n	80136ba <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80136a8:	687b      	ldr	r3, [r7, #4]
 80136aa:	895b      	ldrh	r3, [r3, #10]
 80136ac:	461a      	mov	r2, r3
 80136ae:	683b      	ldr	r3, [r7, #0]
 80136b0:	fb03 f202 	mul.w	r2, r3, r2
 80136b4:	687b      	ldr	r3, [r7, #4]
 80136b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80136b8:	4413      	add	r3, r2
}
 80136ba:	4618      	mov	r0, r3
 80136bc:	370c      	adds	r7, #12
 80136be:	46bd      	mov	sp, r7
 80136c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136c4:	4770      	bx	lr

080136c6 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80136c6:	b580      	push	{r7, lr}
 80136c8:	b086      	sub	sp, #24
 80136ca:	af00      	add	r7, sp, #0
 80136cc:	6078      	str	r0, [r7, #4]
 80136ce:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80136d0:	687b      	ldr	r3, [r7, #4]
 80136d2:	681b      	ldr	r3, [r3, #0]
 80136d4:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80136d6:	683b      	ldr	r3, [r7, #0]
 80136d8:	2b01      	cmp	r3, #1
 80136da:	d904      	bls.n	80136e6 <get_fat+0x20>
 80136dc:	693b      	ldr	r3, [r7, #16]
 80136de:	699b      	ldr	r3, [r3, #24]
 80136e0:	683a      	ldr	r2, [r7, #0]
 80136e2:	429a      	cmp	r2, r3
 80136e4:	d302      	bcc.n	80136ec <get_fat+0x26>
		val = 1;	/* Internal error */
 80136e6:	2301      	movs	r3, #1
 80136e8:	617b      	str	r3, [r7, #20]
 80136ea:	e08e      	b.n	801380a <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80136ec:	f04f 33ff 	mov.w	r3, #4294967295
 80136f0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80136f2:	693b      	ldr	r3, [r7, #16]
 80136f4:	781b      	ldrb	r3, [r3, #0]
 80136f6:	2b03      	cmp	r3, #3
 80136f8:	d061      	beq.n	80137be <get_fat+0xf8>
 80136fa:	2b03      	cmp	r3, #3
 80136fc:	dc7b      	bgt.n	80137f6 <get_fat+0x130>
 80136fe:	2b01      	cmp	r3, #1
 8013700:	d002      	beq.n	8013708 <get_fat+0x42>
 8013702:	2b02      	cmp	r3, #2
 8013704:	d041      	beq.n	801378a <get_fat+0xc4>
 8013706:	e076      	b.n	80137f6 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8013708:	683b      	ldr	r3, [r7, #0]
 801370a:	60fb      	str	r3, [r7, #12]
 801370c:	68fb      	ldr	r3, [r7, #12]
 801370e:	085b      	lsrs	r3, r3, #1
 8013710:	68fa      	ldr	r2, [r7, #12]
 8013712:	4413      	add	r3, r2
 8013714:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8013716:	693b      	ldr	r3, [r7, #16]
 8013718:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801371a:	68fb      	ldr	r3, [r7, #12]
 801371c:	0a5b      	lsrs	r3, r3, #9
 801371e:	4413      	add	r3, r2
 8013720:	4619      	mov	r1, r3
 8013722:	6938      	ldr	r0, [r7, #16]
 8013724:	f7ff ff14 	bl	8013550 <move_window>
 8013728:	4603      	mov	r3, r0
 801372a:	2b00      	cmp	r3, #0
 801372c:	d166      	bne.n	80137fc <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 801372e:	68fb      	ldr	r3, [r7, #12]
 8013730:	1c5a      	adds	r2, r3, #1
 8013732:	60fa      	str	r2, [r7, #12]
 8013734:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013738:	693a      	ldr	r2, [r7, #16]
 801373a:	4413      	add	r3, r2
 801373c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8013740:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8013742:	693b      	ldr	r3, [r7, #16]
 8013744:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8013746:	68fb      	ldr	r3, [r7, #12]
 8013748:	0a5b      	lsrs	r3, r3, #9
 801374a:	4413      	add	r3, r2
 801374c:	4619      	mov	r1, r3
 801374e:	6938      	ldr	r0, [r7, #16]
 8013750:	f7ff fefe 	bl	8013550 <move_window>
 8013754:	4603      	mov	r3, r0
 8013756:	2b00      	cmp	r3, #0
 8013758:	d152      	bne.n	8013800 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 801375a:	68fb      	ldr	r3, [r7, #12]
 801375c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013760:	693a      	ldr	r2, [r7, #16]
 8013762:	4413      	add	r3, r2
 8013764:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8013768:	021b      	lsls	r3, r3, #8
 801376a:	68ba      	ldr	r2, [r7, #8]
 801376c:	4313      	orrs	r3, r2
 801376e:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8013770:	683b      	ldr	r3, [r7, #0]
 8013772:	f003 0301 	and.w	r3, r3, #1
 8013776:	2b00      	cmp	r3, #0
 8013778:	d002      	beq.n	8013780 <get_fat+0xba>
 801377a:	68bb      	ldr	r3, [r7, #8]
 801377c:	091b      	lsrs	r3, r3, #4
 801377e:	e002      	b.n	8013786 <get_fat+0xc0>
 8013780:	68bb      	ldr	r3, [r7, #8]
 8013782:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8013786:	617b      	str	r3, [r7, #20]
			break;
 8013788:	e03f      	b.n	801380a <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 801378a:	693b      	ldr	r3, [r7, #16]
 801378c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801378e:	683b      	ldr	r3, [r7, #0]
 8013790:	0a1b      	lsrs	r3, r3, #8
 8013792:	4413      	add	r3, r2
 8013794:	4619      	mov	r1, r3
 8013796:	6938      	ldr	r0, [r7, #16]
 8013798:	f7ff feda 	bl	8013550 <move_window>
 801379c:	4603      	mov	r3, r0
 801379e:	2b00      	cmp	r3, #0
 80137a0:	d130      	bne.n	8013804 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80137a2:	693b      	ldr	r3, [r7, #16]
 80137a4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80137a8:	683b      	ldr	r3, [r7, #0]
 80137aa:	005b      	lsls	r3, r3, #1
 80137ac:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 80137b0:	4413      	add	r3, r2
 80137b2:	4618      	mov	r0, r3
 80137b4:	f7ff fc1a 	bl	8012fec <ld_word>
 80137b8:	4603      	mov	r3, r0
 80137ba:	617b      	str	r3, [r7, #20]
			break;
 80137bc:	e025      	b.n	801380a <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80137be:	693b      	ldr	r3, [r7, #16]
 80137c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80137c2:	683b      	ldr	r3, [r7, #0]
 80137c4:	09db      	lsrs	r3, r3, #7
 80137c6:	4413      	add	r3, r2
 80137c8:	4619      	mov	r1, r3
 80137ca:	6938      	ldr	r0, [r7, #16]
 80137cc:	f7ff fec0 	bl	8013550 <move_window>
 80137d0:	4603      	mov	r3, r0
 80137d2:	2b00      	cmp	r3, #0
 80137d4:	d118      	bne.n	8013808 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80137d6:	693b      	ldr	r3, [r7, #16]
 80137d8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80137dc:	683b      	ldr	r3, [r7, #0]
 80137de:	009b      	lsls	r3, r3, #2
 80137e0:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80137e4:	4413      	add	r3, r2
 80137e6:	4618      	mov	r0, r3
 80137e8:	f7ff fc19 	bl	801301e <ld_dword>
 80137ec:	4603      	mov	r3, r0
 80137ee:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80137f2:	617b      	str	r3, [r7, #20]
			break;
 80137f4:	e009      	b.n	801380a <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80137f6:	2301      	movs	r3, #1
 80137f8:	617b      	str	r3, [r7, #20]
 80137fa:	e006      	b.n	801380a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80137fc:	bf00      	nop
 80137fe:	e004      	b.n	801380a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8013800:	bf00      	nop
 8013802:	e002      	b.n	801380a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8013804:	bf00      	nop
 8013806:	e000      	b.n	801380a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8013808:	bf00      	nop
		}
	}

	return val;
 801380a:	697b      	ldr	r3, [r7, #20]
}
 801380c:	4618      	mov	r0, r3
 801380e:	3718      	adds	r7, #24
 8013810:	46bd      	mov	sp, r7
 8013812:	bd80      	pop	{r7, pc}

08013814 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8013814:	b590      	push	{r4, r7, lr}
 8013816:	b089      	sub	sp, #36	@ 0x24
 8013818:	af00      	add	r7, sp, #0
 801381a:	60f8      	str	r0, [r7, #12]
 801381c:	60b9      	str	r1, [r7, #8]
 801381e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8013820:	2302      	movs	r3, #2
 8013822:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8013824:	68bb      	ldr	r3, [r7, #8]
 8013826:	2b01      	cmp	r3, #1
 8013828:	f240 80d9 	bls.w	80139de <put_fat+0x1ca>
 801382c:	68fb      	ldr	r3, [r7, #12]
 801382e:	699b      	ldr	r3, [r3, #24]
 8013830:	68ba      	ldr	r2, [r7, #8]
 8013832:	429a      	cmp	r2, r3
 8013834:	f080 80d3 	bcs.w	80139de <put_fat+0x1ca>
		switch (fs->fs_type) {
 8013838:	68fb      	ldr	r3, [r7, #12]
 801383a:	781b      	ldrb	r3, [r3, #0]
 801383c:	2b03      	cmp	r3, #3
 801383e:	f000 8096 	beq.w	801396e <put_fat+0x15a>
 8013842:	2b03      	cmp	r3, #3
 8013844:	f300 80cb 	bgt.w	80139de <put_fat+0x1ca>
 8013848:	2b01      	cmp	r3, #1
 801384a:	d002      	beq.n	8013852 <put_fat+0x3e>
 801384c:	2b02      	cmp	r3, #2
 801384e:	d06e      	beq.n	801392e <put_fat+0x11a>
 8013850:	e0c5      	b.n	80139de <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8013852:	68bb      	ldr	r3, [r7, #8]
 8013854:	61bb      	str	r3, [r7, #24]
 8013856:	69bb      	ldr	r3, [r7, #24]
 8013858:	085b      	lsrs	r3, r3, #1
 801385a:	69ba      	ldr	r2, [r7, #24]
 801385c:	4413      	add	r3, r2
 801385e:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8013860:	68fb      	ldr	r3, [r7, #12]
 8013862:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8013864:	69bb      	ldr	r3, [r7, #24]
 8013866:	0a5b      	lsrs	r3, r3, #9
 8013868:	4413      	add	r3, r2
 801386a:	4619      	mov	r1, r3
 801386c:	68f8      	ldr	r0, [r7, #12]
 801386e:	f7ff fe6f 	bl	8013550 <move_window>
 8013872:	4603      	mov	r3, r0
 8013874:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8013876:	7ffb      	ldrb	r3, [r7, #31]
 8013878:	2b00      	cmp	r3, #0
 801387a:	f040 80a9 	bne.w	80139d0 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 801387e:	68fb      	ldr	r3, [r7, #12]
 8013880:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8013884:	69bb      	ldr	r3, [r7, #24]
 8013886:	1c59      	adds	r1, r3, #1
 8013888:	61b9      	str	r1, [r7, #24]
 801388a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801388e:	4413      	add	r3, r2
 8013890:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8013892:	68bb      	ldr	r3, [r7, #8]
 8013894:	f003 0301 	and.w	r3, r3, #1
 8013898:	2b00      	cmp	r3, #0
 801389a:	d00d      	beq.n	80138b8 <put_fat+0xa4>
 801389c:	697b      	ldr	r3, [r7, #20]
 801389e:	781b      	ldrb	r3, [r3, #0]
 80138a0:	b25b      	sxtb	r3, r3
 80138a2:	f003 030f 	and.w	r3, r3, #15
 80138a6:	b25a      	sxtb	r2, r3
 80138a8:	687b      	ldr	r3, [r7, #4]
 80138aa:	b25b      	sxtb	r3, r3
 80138ac:	011b      	lsls	r3, r3, #4
 80138ae:	b25b      	sxtb	r3, r3
 80138b0:	4313      	orrs	r3, r2
 80138b2:	b25b      	sxtb	r3, r3
 80138b4:	b2db      	uxtb	r3, r3
 80138b6:	e001      	b.n	80138bc <put_fat+0xa8>
 80138b8:	687b      	ldr	r3, [r7, #4]
 80138ba:	b2db      	uxtb	r3, r3
 80138bc:	697a      	ldr	r2, [r7, #20]
 80138be:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80138c0:	68fb      	ldr	r3, [r7, #12]
 80138c2:	2201      	movs	r2, #1
 80138c4:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80138c6:	68fb      	ldr	r3, [r7, #12]
 80138c8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80138ca:	69bb      	ldr	r3, [r7, #24]
 80138cc:	0a5b      	lsrs	r3, r3, #9
 80138ce:	4413      	add	r3, r2
 80138d0:	4619      	mov	r1, r3
 80138d2:	68f8      	ldr	r0, [r7, #12]
 80138d4:	f7ff fe3c 	bl	8013550 <move_window>
 80138d8:	4603      	mov	r3, r0
 80138da:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80138dc:	7ffb      	ldrb	r3, [r7, #31]
 80138de:	2b00      	cmp	r3, #0
 80138e0:	d178      	bne.n	80139d4 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 80138e2:	68fb      	ldr	r3, [r7, #12]
 80138e4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80138e8:	69bb      	ldr	r3, [r7, #24]
 80138ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80138ee:	4413      	add	r3, r2
 80138f0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80138f2:	68bb      	ldr	r3, [r7, #8]
 80138f4:	f003 0301 	and.w	r3, r3, #1
 80138f8:	2b00      	cmp	r3, #0
 80138fa:	d003      	beq.n	8013904 <put_fat+0xf0>
 80138fc:	687b      	ldr	r3, [r7, #4]
 80138fe:	091b      	lsrs	r3, r3, #4
 8013900:	b2db      	uxtb	r3, r3
 8013902:	e00e      	b.n	8013922 <put_fat+0x10e>
 8013904:	697b      	ldr	r3, [r7, #20]
 8013906:	781b      	ldrb	r3, [r3, #0]
 8013908:	b25b      	sxtb	r3, r3
 801390a:	f023 030f 	bic.w	r3, r3, #15
 801390e:	b25a      	sxtb	r2, r3
 8013910:	687b      	ldr	r3, [r7, #4]
 8013912:	0a1b      	lsrs	r3, r3, #8
 8013914:	b25b      	sxtb	r3, r3
 8013916:	f003 030f 	and.w	r3, r3, #15
 801391a:	b25b      	sxtb	r3, r3
 801391c:	4313      	orrs	r3, r2
 801391e:	b25b      	sxtb	r3, r3
 8013920:	b2db      	uxtb	r3, r3
 8013922:	697a      	ldr	r2, [r7, #20]
 8013924:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8013926:	68fb      	ldr	r3, [r7, #12]
 8013928:	2201      	movs	r2, #1
 801392a:	70da      	strb	r2, [r3, #3]
			break;
 801392c:	e057      	b.n	80139de <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 801392e:	68fb      	ldr	r3, [r7, #12]
 8013930:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8013932:	68bb      	ldr	r3, [r7, #8]
 8013934:	0a1b      	lsrs	r3, r3, #8
 8013936:	4413      	add	r3, r2
 8013938:	4619      	mov	r1, r3
 801393a:	68f8      	ldr	r0, [r7, #12]
 801393c:	f7ff fe08 	bl	8013550 <move_window>
 8013940:	4603      	mov	r3, r0
 8013942:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8013944:	7ffb      	ldrb	r3, [r7, #31]
 8013946:	2b00      	cmp	r3, #0
 8013948:	d146      	bne.n	80139d8 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 801394a:	68fb      	ldr	r3, [r7, #12]
 801394c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8013950:	68bb      	ldr	r3, [r7, #8]
 8013952:	005b      	lsls	r3, r3, #1
 8013954:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8013958:	4413      	add	r3, r2
 801395a:	687a      	ldr	r2, [r7, #4]
 801395c:	b292      	uxth	r2, r2
 801395e:	4611      	mov	r1, r2
 8013960:	4618      	mov	r0, r3
 8013962:	f7ff fb7f 	bl	8013064 <st_word>
			fs->wflag = 1;
 8013966:	68fb      	ldr	r3, [r7, #12]
 8013968:	2201      	movs	r2, #1
 801396a:	70da      	strb	r2, [r3, #3]
			break;
 801396c:	e037      	b.n	80139de <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 801396e:	68fb      	ldr	r3, [r7, #12]
 8013970:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8013972:	68bb      	ldr	r3, [r7, #8]
 8013974:	09db      	lsrs	r3, r3, #7
 8013976:	4413      	add	r3, r2
 8013978:	4619      	mov	r1, r3
 801397a:	68f8      	ldr	r0, [r7, #12]
 801397c:	f7ff fde8 	bl	8013550 <move_window>
 8013980:	4603      	mov	r3, r0
 8013982:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8013984:	7ffb      	ldrb	r3, [r7, #31]
 8013986:	2b00      	cmp	r3, #0
 8013988:	d128      	bne.n	80139dc <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 801398a:	687b      	ldr	r3, [r7, #4]
 801398c:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8013990:	68fb      	ldr	r3, [r7, #12]
 8013992:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8013996:	68bb      	ldr	r3, [r7, #8]
 8013998:	009b      	lsls	r3, r3, #2
 801399a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 801399e:	4413      	add	r3, r2
 80139a0:	4618      	mov	r0, r3
 80139a2:	f7ff fb3c 	bl	801301e <ld_dword>
 80139a6:	4603      	mov	r3, r0
 80139a8:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80139ac:	4323      	orrs	r3, r4
 80139ae:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80139b0:	68fb      	ldr	r3, [r7, #12]
 80139b2:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80139b6:	68bb      	ldr	r3, [r7, #8]
 80139b8:	009b      	lsls	r3, r3, #2
 80139ba:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80139be:	4413      	add	r3, r2
 80139c0:	6879      	ldr	r1, [r7, #4]
 80139c2:	4618      	mov	r0, r3
 80139c4:	f7ff fb69 	bl	801309a <st_dword>
			fs->wflag = 1;
 80139c8:	68fb      	ldr	r3, [r7, #12]
 80139ca:	2201      	movs	r2, #1
 80139cc:	70da      	strb	r2, [r3, #3]
			break;
 80139ce:	e006      	b.n	80139de <put_fat+0x1ca>
			if (res != FR_OK) break;
 80139d0:	bf00      	nop
 80139d2:	e004      	b.n	80139de <put_fat+0x1ca>
			if (res != FR_OK) break;
 80139d4:	bf00      	nop
 80139d6:	e002      	b.n	80139de <put_fat+0x1ca>
			if (res != FR_OK) break;
 80139d8:	bf00      	nop
 80139da:	e000      	b.n	80139de <put_fat+0x1ca>
			if (res != FR_OK) break;
 80139dc:	bf00      	nop
		}
	}
	return res;
 80139de:	7ffb      	ldrb	r3, [r7, #31]
}
 80139e0:	4618      	mov	r0, r3
 80139e2:	3724      	adds	r7, #36	@ 0x24
 80139e4:	46bd      	mov	sp, r7
 80139e6:	bd90      	pop	{r4, r7, pc}

080139e8 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80139e8:	b580      	push	{r7, lr}
 80139ea:	b088      	sub	sp, #32
 80139ec:	af00      	add	r7, sp, #0
 80139ee:	60f8      	str	r0, [r7, #12]
 80139f0:	60b9      	str	r1, [r7, #8]
 80139f2:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80139f4:	2300      	movs	r3, #0
 80139f6:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80139f8:	68fb      	ldr	r3, [r7, #12]
 80139fa:	681b      	ldr	r3, [r3, #0]
 80139fc:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80139fe:	68bb      	ldr	r3, [r7, #8]
 8013a00:	2b01      	cmp	r3, #1
 8013a02:	d904      	bls.n	8013a0e <remove_chain+0x26>
 8013a04:	69bb      	ldr	r3, [r7, #24]
 8013a06:	699b      	ldr	r3, [r3, #24]
 8013a08:	68ba      	ldr	r2, [r7, #8]
 8013a0a:	429a      	cmp	r2, r3
 8013a0c:	d301      	bcc.n	8013a12 <remove_chain+0x2a>
 8013a0e:	2302      	movs	r3, #2
 8013a10:	e04b      	b.n	8013aaa <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8013a12:	687b      	ldr	r3, [r7, #4]
 8013a14:	2b00      	cmp	r3, #0
 8013a16:	d00c      	beq.n	8013a32 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8013a18:	f04f 32ff 	mov.w	r2, #4294967295
 8013a1c:	6879      	ldr	r1, [r7, #4]
 8013a1e:	69b8      	ldr	r0, [r7, #24]
 8013a20:	f7ff fef8 	bl	8013814 <put_fat>
 8013a24:	4603      	mov	r3, r0
 8013a26:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8013a28:	7ffb      	ldrb	r3, [r7, #31]
 8013a2a:	2b00      	cmp	r3, #0
 8013a2c:	d001      	beq.n	8013a32 <remove_chain+0x4a>
 8013a2e:	7ffb      	ldrb	r3, [r7, #31]
 8013a30:	e03b      	b.n	8013aaa <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8013a32:	68b9      	ldr	r1, [r7, #8]
 8013a34:	68f8      	ldr	r0, [r7, #12]
 8013a36:	f7ff fe46 	bl	80136c6 <get_fat>
 8013a3a:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8013a3c:	697b      	ldr	r3, [r7, #20]
 8013a3e:	2b00      	cmp	r3, #0
 8013a40:	d031      	beq.n	8013aa6 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8013a42:	697b      	ldr	r3, [r7, #20]
 8013a44:	2b01      	cmp	r3, #1
 8013a46:	d101      	bne.n	8013a4c <remove_chain+0x64>
 8013a48:	2302      	movs	r3, #2
 8013a4a:	e02e      	b.n	8013aaa <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8013a4c:	697b      	ldr	r3, [r7, #20]
 8013a4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013a52:	d101      	bne.n	8013a58 <remove_chain+0x70>
 8013a54:	2301      	movs	r3, #1
 8013a56:	e028      	b.n	8013aaa <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8013a58:	2200      	movs	r2, #0
 8013a5a:	68b9      	ldr	r1, [r7, #8]
 8013a5c:	69b8      	ldr	r0, [r7, #24]
 8013a5e:	f7ff fed9 	bl	8013814 <put_fat>
 8013a62:	4603      	mov	r3, r0
 8013a64:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8013a66:	7ffb      	ldrb	r3, [r7, #31]
 8013a68:	2b00      	cmp	r3, #0
 8013a6a:	d001      	beq.n	8013a70 <remove_chain+0x88>
 8013a6c:	7ffb      	ldrb	r3, [r7, #31]
 8013a6e:	e01c      	b.n	8013aaa <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8013a70:	69bb      	ldr	r3, [r7, #24]
 8013a72:	695a      	ldr	r2, [r3, #20]
 8013a74:	69bb      	ldr	r3, [r7, #24]
 8013a76:	699b      	ldr	r3, [r3, #24]
 8013a78:	3b02      	subs	r3, #2
 8013a7a:	429a      	cmp	r2, r3
 8013a7c:	d20b      	bcs.n	8013a96 <remove_chain+0xae>
			fs->free_clst++;
 8013a7e:	69bb      	ldr	r3, [r7, #24]
 8013a80:	695b      	ldr	r3, [r3, #20]
 8013a82:	1c5a      	adds	r2, r3, #1
 8013a84:	69bb      	ldr	r3, [r7, #24]
 8013a86:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8013a88:	69bb      	ldr	r3, [r7, #24]
 8013a8a:	791b      	ldrb	r3, [r3, #4]
 8013a8c:	f043 0301 	orr.w	r3, r3, #1
 8013a90:	b2da      	uxtb	r2, r3
 8013a92:	69bb      	ldr	r3, [r7, #24]
 8013a94:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8013a96:	697b      	ldr	r3, [r7, #20]
 8013a98:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8013a9a:	69bb      	ldr	r3, [r7, #24]
 8013a9c:	699b      	ldr	r3, [r3, #24]
 8013a9e:	68ba      	ldr	r2, [r7, #8]
 8013aa0:	429a      	cmp	r2, r3
 8013aa2:	d3c6      	bcc.n	8013a32 <remove_chain+0x4a>
 8013aa4:	e000      	b.n	8013aa8 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8013aa6:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8013aa8:	2300      	movs	r3, #0
}
 8013aaa:	4618      	mov	r0, r3
 8013aac:	3720      	adds	r7, #32
 8013aae:	46bd      	mov	sp, r7
 8013ab0:	bd80      	pop	{r7, pc}

08013ab2 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8013ab2:	b580      	push	{r7, lr}
 8013ab4:	b088      	sub	sp, #32
 8013ab6:	af00      	add	r7, sp, #0
 8013ab8:	6078      	str	r0, [r7, #4]
 8013aba:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8013abc:	687b      	ldr	r3, [r7, #4]
 8013abe:	681b      	ldr	r3, [r3, #0]
 8013ac0:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8013ac2:	683b      	ldr	r3, [r7, #0]
 8013ac4:	2b00      	cmp	r3, #0
 8013ac6:	d10d      	bne.n	8013ae4 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8013ac8:	693b      	ldr	r3, [r7, #16]
 8013aca:	691b      	ldr	r3, [r3, #16]
 8013acc:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8013ace:	69bb      	ldr	r3, [r7, #24]
 8013ad0:	2b00      	cmp	r3, #0
 8013ad2:	d004      	beq.n	8013ade <create_chain+0x2c>
 8013ad4:	693b      	ldr	r3, [r7, #16]
 8013ad6:	699b      	ldr	r3, [r3, #24]
 8013ad8:	69ba      	ldr	r2, [r7, #24]
 8013ada:	429a      	cmp	r2, r3
 8013adc:	d31b      	bcc.n	8013b16 <create_chain+0x64>
 8013ade:	2301      	movs	r3, #1
 8013ae0:	61bb      	str	r3, [r7, #24]
 8013ae2:	e018      	b.n	8013b16 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8013ae4:	6839      	ldr	r1, [r7, #0]
 8013ae6:	6878      	ldr	r0, [r7, #4]
 8013ae8:	f7ff fded 	bl	80136c6 <get_fat>
 8013aec:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8013aee:	68fb      	ldr	r3, [r7, #12]
 8013af0:	2b01      	cmp	r3, #1
 8013af2:	d801      	bhi.n	8013af8 <create_chain+0x46>
 8013af4:	2301      	movs	r3, #1
 8013af6:	e070      	b.n	8013bda <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8013af8:	68fb      	ldr	r3, [r7, #12]
 8013afa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013afe:	d101      	bne.n	8013b04 <create_chain+0x52>
 8013b00:	68fb      	ldr	r3, [r7, #12]
 8013b02:	e06a      	b.n	8013bda <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8013b04:	693b      	ldr	r3, [r7, #16]
 8013b06:	699b      	ldr	r3, [r3, #24]
 8013b08:	68fa      	ldr	r2, [r7, #12]
 8013b0a:	429a      	cmp	r2, r3
 8013b0c:	d201      	bcs.n	8013b12 <create_chain+0x60>
 8013b0e:	68fb      	ldr	r3, [r7, #12]
 8013b10:	e063      	b.n	8013bda <create_chain+0x128>
		scl = clst;
 8013b12:	683b      	ldr	r3, [r7, #0]
 8013b14:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8013b16:	69bb      	ldr	r3, [r7, #24]
 8013b18:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8013b1a:	69fb      	ldr	r3, [r7, #28]
 8013b1c:	3301      	adds	r3, #1
 8013b1e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8013b20:	693b      	ldr	r3, [r7, #16]
 8013b22:	699b      	ldr	r3, [r3, #24]
 8013b24:	69fa      	ldr	r2, [r7, #28]
 8013b26:	429a      	cmp	r2, r3
 8013b28:	d307      	bcc.n	8013b3a <create_chain+0x88>
				ncl = 2;
 8013b2a:	2302      	movs	r3, #2
 8013b2c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8013b2e:	69fa      	ldr	r2, [r7, #28]
 8013b30:	69bb      	ldr	r3, [r7, #24]
 8013b32:	429a      	cmp	r2, r3
 8013b34:	d901      	bls.n	8013b3a <create_chain+0x88>
 8013b36:	2300      	movs	r3, #0
 8013b38:	e04f      	b.n	8013bda <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8013b3a:	69f9      	ldr	r1, [r7, #28]
 8013b3c:	6878      	ldr	r0, [r7, #4]
 8013b3e:	f7ff fdc2 	bl	80136c6 <get_fat>
 8013b42:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8013b44:	68fb      	ldr	r3, [r7, #12]
 8013b46:	2b00      	cmp	r3, #0
 8013b48:	d00e      	beq.n	8013b68 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8013b4a:	68fb      	ldr	r3, [r7, #12]
 8013b4c:	2b01      	cmp	r3, #1
 8013b4e:	d003      	beq.n	8013b58 <create_chain+0xa6>
 8013b50:	68fb      	ldr	r3, [r7, #12]
 8013b52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013b56:	d101      	bne.n	8013b5c <create_chain+0xaa>
 8013b58:	68fb      	ldr	r3, [r7, #12]
 8013b5a:	e03e      	b.n	8013bda <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8013b5c:	69fa      	ldr	r2, [r7, #28]
 8013b5e:	69bb      	ldr	r3, [r7, #24]
 8013b60:	429a      	cmp	r2, r3
 8013b62:	d1da      	bne.n	8013b1a <create_chain+0x68>
 8013b64:	2300      	movs	r3, #0
 8013b66:	e038      	b.n	8013bda <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8013b68:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8013b6a:	f04f 32ff 	mov.w	r2, #4294967295
 8013b6e:	69f9      	ldr	r1, [r7, #28]
 8013b70:	6938      	ldr	r0, [r7, #16]
 8013b72:	f7ff fe4f 	bl	8013814 <put_fat>
 8013b76:	4603      	mov	r3, r0
 8013b78:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8013b7a:	7dfb      	ldrb	r3, [r7, #23]
 8013b7c:	2b00      	cmp	r3, #0
 8013b7e:	d109      	bne.n	8013b94 <create_chain+0xe2>
 8013b80:	683b      	ldr	r3, [r7, #0]
 8013b82:	2b00      	cmp	r3, #0
 8013b84:	d006      	beq.n	8013b94 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8013b86:	69fa      	ldr	r2, [r7, #28]
 8013b88:	6839      	ldr	r1, [r7, #0]
 8013b8a:	6938      	ldr	r0, [r7, #16]
 8013b8c:	f7ff fe42 	bl	8013814 <put_fat>
 8013b90:	4603      	mov	r3, r0
 8013b92:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8013b94:	7dfb      	ldrb	r3, [r7, #23]
 8013b96:	2b00      	cmp	r3, #0
 8013b98:	d116      	bne.n	8013bc8 <create_chain+0x116>
		fs->last_clst = ncl;
 8013b9a:	693b      	ldr	r3, [r7, #16]
 8013b9c:	69fa      	ldr	r2, [r7, #28]
 8013b9e:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8013ba0:	693b      	ldr	r3, [r7, #16]
 8013ba2:	695a      	ldr	r2, [r3, #20]
 8013ba4:	693b      	ldr	r3, [r7, #16]
 8013ba6:	699b      	ldr	r3, [r3, #24]
 8013ba8:	3b02      	subs	r3, #2
 8013baa:	429a      	cmp	r2, r3
 8013bac:	d804      	bhi.n	8013bb8 <create_chain+0x106>
 8013bae:	693b      	ldr	r3, [r7, #16]
 8013bb0:	695b      	ldr	r3, [r3, #20]
 8013bb2:	1e5a      	subs	r2, r3, #1
 8013bb4:	693b      	ldr	r3, [r7, #16]
 8013bb6:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8013bb8:	693b      	ldr	r3, [r7, #16]
 8013bba:	791b      	ldrb	r3, [r3, #4]
 8013bbc:	f043 0301 	orr.w	r3, r3, #1
 8013bc0:	b2da      	uxtb	r2, r3
 8013bc2:	693b      	ldr	r3, [r7, #16]
 8013bc4:	711a      	strb	r2, [r3, #4]
 8013bc6:	e007      	b.n	8013bd8 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8013bc8:	7dfb      	ldrb	r3, [r7, #23]
 8013bca:	2b01      	cmp	r3, #1
 8013bcc:	d102      	bne.n	8013bd4 <create_chain+0x122>
 8013bce:	f04f 33ff 	mov.w	r3, #4294967295
 8013bd2:	e000      	b.n	8013bd6 <create_chain+0x124>
 8013bd4:	2301      	movs	r3, #1
 8013bd6:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8013bd8:	69fb      	ldr	r3, [r7, #28]
}
 8013bda:	4618      	mov	r0, r3
 8013bdc:	3720      	adds	r7, #32
 8013bde:	46bd      	mov	sp, r7
 8013be0:	bd80      	pop	{r7, pc}

08013be2 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8013be2:	b480      	push	{r7}
 8013be4:	b087      	sub	sp, #28
 8013be6:	af00      	add	r7, sp, #0
 8013be8:	6078      	str	r0, [r7, #4]
 8013bea:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8013bec:	687b      	ldr	r3, [r7, #4]
 8013bee:	681b      	ldr	r3, [r3, #0]
 8013bf0:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8013bf2:	687b      	ldr	r3, [r7, #4]
 8013bf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013bf6:	3304      	adds	r3, #4
 8013bf8:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8013bfa:	683b      	ldr	r3, [r7, #0]
 8013bfc:	0a5b      	lsrs	r3, r3, #9
 8013bfe:	68fa      	ldr	r2, [r7, #12]
 8013c00:	8952      	ldrh	r2, [r2, #10]
 8013c02:	fbb3 f3f2 	udiv	r3, r3, r2
 8013c06:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8013c08:	693b      	ldr	r3, [r7, #16]
 8013c0a:	1d1a      	adds	r2, r3, #4
 8013c0c:	613a      	str	r2, [r7, #16]
 8013c0e:	681b      	ldr	r3, [r3, #0]
 8013c10:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8013c12:	68bb      	ldr	r3, [r7, #8]
 8013c14:	2b00      	cmp	r3, #0
 8013c16:	d101      	bne.n	8013c1c <clmt_clust+0x3a>
 8013c18:	2300      	movs	r3, #0
 8013c1a:	e010      	b.n	8013c3e <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8013c1c:	697a      	ldr	r2, [r7, #20]
 8013c1e:	68bb      	ldr	r3, [r7, #8]
 8013c20:	429a      	cmp	r2, r3
 8013c22:	d307      	bcc.n	8013c34 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8013c24:	697a      	ldr	r2, [r7, #20]
 8013c26:	68bb      	ldr	r3, [r7, #8]
 8013c28:	1ad3      	subs	r3, r2, r3
 8013c2a:	617b      	str	r3, [r7, #20]
 8013c2c:	693b      	ldr	r3, [r7, #16]
 8013c2e:	3304      	adds	r3, #4
 8013c30:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8013c32:	e7e9      	b.n	8013c08 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8013c34:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8013c36:	693b      	ldr	r3, [r7, #16]
 8013c38:	681a      	ldr	r2, [r3, #0]
 8013c3a:	697b      	ldr	r3, [r7, #20]
 8013c3c:	4413      	add	r3, r2
}
 8013c3e:	4618      	mov	r0, r3
 8013c40:	371c      	adds	r7, #28
 8013c42:	46bd      	mov	sp, r7
 8013c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c48:	4770      	bx	lr

08013c4a <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8013c4a:	b580      	push	{r7, lr}
 8013c4c:	b086      	sub	sp, #24
 8013c4e:	af00      	add	r7, sp, #0
 8013c50:	6078      	str	r0, [r7, #4]
 8013c52:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8013c54:	687b      	ldr	r3, [r7, #4]
 8013c56:	681b      	ldr	r3, [r3, #0]
 8013c58:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8013c5a:	683b      	ldr	r3, [r7, #0]
 8013c5c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8013c60:	d204      	bcs.n	8013c6c <dir_sdi+0x22>
 8013c62:	683b      	ldr	r3, [r7, #0]
 8013c64:	f003 031f 	and.w	r3, r3, #31
 8013c68:	2b00      	cmp	r3, #0
 8013c6a:	d001      	beq.n	8013c70 <dir_sdi+0x26>
		return FR_INT_ERR;
 8013c6c:	2302      	movs	r3, #2
 8013c6e:	e063      	b.n	8013d38 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8013c70:	687b      	ldr	r3, [r7, #4]
 8013c72:	683a      	ldr	r2, [r7, #0]
 8013c74:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8013c76:	687b      	ldr	r3, [r7, #4]
 8013c78:	689b      	ldr	r3, [r3, #8]
 8013c7a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8013c7c:	697b      	ldr	r3, [r7, #20]
 8013c7e:	2b00      	cmp	r3, #0
 8013c80:	d106      	bne.n	8013c90 <dir_sdi+0x46>
 8013c82:	693b      	ldr	r3, [r7, #16]
 8013c84:	781b      	ldrb	r3, [r3, #0]
 8013c86:	2b02      	cmp	r3, #2
 8013c88:	d902      	bls.n	8013c90 <dir_sdi+0x46>
		clst = fs->dirbase;
 8013c8a:	693b      	ldr	r3, [r7, #16]
 8013c8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013c8e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8013c90:	697b      	ldr	r3, [r7, #20]
 8013c92:	2b00      	cmp	r3, #0
 8013c94:	d10c      	bne.n	8013cb0 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8013c96:	683b      	ldr	r3, [r7, #0]
 8013c98:	095b      	lsrs	r3, r3, #5
 8013c9a:	693a      	ldr	r2, [r7, #16]
 8013c9c:	8912      	ldrh	r2, [r2, #8]
 8013c9e:	4293      	cmp	r3, r2
 8013ca0:	d301      	bcc.n	8013ca6 <dir_sdi+0x5c>
 8013ca2:	2302      	movs	r3, #2
 8013ca4:	e048      	b.n	8013d38 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8013ca6:	693b      	ldr	r3, [r7, #16]
 8013ca8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8013caa:	687b      	ldr	r3, [r7, #4]
 8013cac:	61da      	str	r2, [r3, #28]
 8013cae:	e029      	b.n	8013d04 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8013cb0:	693b      	ldr	r3, [r7, #16]
 8013cb2:	895b      	ldrh	r3, [r3, #10]
 8013cb4:	025b      	lsls	r3, r3, #9
 8013cb6:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8013cb8:	e019      	b.n	8013cee <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8013cba:	687b      	ldr	r3, [r7, #4]
 8013cbc:	6979      	ldr	r1, [r7, #20]
 8013cbe:	4618      	mov	r0, r3
 8013cc0:	f7ff fd01 	bl	80136c6 <get_fat>
 8013cc4:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8013cc6:	697b      	ldr	r3, [r7, #20]
 8013cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013ccc:	d101      	bne.n	8013cd2 <dir_sdi+0x88>
 8013cce:	2301      	movs	r3, #1
 8013cd0:	e032      	b.n	8013d38 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8013cd2:	697b      	ldr	r3, [r7, #20]
 8013cd4:	2b01      	cmp	r3, #1
 8013cd6:	d904      	bls.n	8013ce2 <dir_sdi+0x98>
 8013cd8:	693b      	ldr	r3, [r7, #16]
 8013cda:	699b      	ldr	r3, [r3, #24]
 8013cdc:	697a      	ldr	r2, [r7, #20]
 8013cde:	429a      	cmp	r2, r3
 8013ce0:	d301      	bcc.n	8013ce6 <dir_sdi+0x9c>
 8013ce2:	2302      	movs	r3, #2
 8013ce4:	e028      	b.n	8013d38 <dir_sdi+0xee>
			ofs -= csz;
 8013ce6:	683a      	ldr	r2, [r7, #0]
 8013ce8:	68fb      	ldr	r3, [r7, #12]
 8013cea:	1ad3      	subs	r3, r2, r3
 8013cec:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8013cee:	683a      	ldr	r2, [r7, #0]
 8013cf0:	68fb      	ldr	r3, [r7, #12]
 8013cf2:	429a      	cmp	r2, r3
 8013cf4:	d2e1      	bcs.n	8013cba <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8013cf6:	6979      	ldr	r1, [r7, #20]
 8013cf8:	6938      	ldr	r0, [r7, #16]
 8013cfa:	f7ff fcc5 	bl	8013688 <clust2sect>
 8013cfe:	4602      	mov	r2, r0
 8013d00:	687b      	ldr	r3, [r7, #4]
 8013d02:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8013d04:	687b      	ldr	r3, [r7, #4]
 8013d06:	697a      	ldr	r2, [r7, #20]
 8013d08:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8013d0a:	687b      	ldr	r3, [r7, #4]
 8013d0c:	69db      	ldr	r3, [r3, #28]
 8013d0e:	2b00      	cmp	r3, #0
 8013d10:	d101      	bne.n	8013d16 <dir_sdi+0xcc>
 8013d12:	2302      	movs	r3, #2
 8013d14:	e010      	b.n	8013d38 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8013d16:	687b      	ldr	r3, [r7, #4]
 8013d18:	69da      	ldr	r2, [r3, #28]
 8013d1a:	683b      	ldr	r3, [r7, #0]
 8013d1c:	0a5b      	lsrs	r3, r3, #9
 8013d1e:	441a      	add	r2, r3
 8013d20:	687b      	ldr	r3, [r7, #4]
 8013d22:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8013d24:	693b      	ldr	r3, [r7, #16]
 8013d26:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8013d2a:	683b      	ldr	r3, [r7, #0]
 8013d2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013d30:	441a      	add	r2, r3
 8013d32:	687b      	ldr	r3, [r7, #4]
 8013d34:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8013d36:	2300      	movs	r3, #0
}
 8013d38:	4618      	mov	r0, r3
 8013d3a:	3718      	adds	r7, #24
 8013d3c:	46bd      	mov	sp, r7
 8013d3e:	bd80      	pop	{r7, pc}

08013d40 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8013d40:	b580      	push	{r7, lr}
 8013d42:	b086      	sub	sp, #24
 8013d44:	af00      	add	r7, sp, #0
 8013d46:	6078      	str	r0, [r7, #4]
 8013d48:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8013d4a:	687b      	ldr	r3, [r7, #4]
 8013d4c:	681b      	ldr	r3, [r3, #0]
 8013d4e:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8013d50:	687b      	ldr	r3, [r7, #4]
 8013d52:	695b      	ldr	r3, [r3, #20]
 8013d54:	3320      	adds	r3, #32
 8013d56:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8013d58:	687b      	ldr	r3, [r7, #4]
 8013d5a:	69db      	ldr	r3, [r3, #28]
 8013d5c:	2b00      	cmp	r3, #0
 8013d5e:	d003      	beq.n	8013d68 <dir_next+0x28>
 8013d60:	68bb      	ldr	r3, [r7, #8]
 8013d62:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8013d66:	d301      	bcc.n	8013d6c <dir_next+0x2c>
 8013d68:	2304      	movs	r3, #4
 8013d6a:	e0aa      	b.n	8013ec2 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8013d6c:	68bb      	ldr	r3, [r7, #8]
 8013d6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013d72:	2b00      	cmp	r3, #0
 8013d74:	f040 8098 	bne.w	8013ea8 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8013d78:	687b      	ldr	r3, [r7, #4]
 8013d7a:	69db      	ldr	r3, [r3, #28]
 8013d7c:	1c5a      	adds	r2, r3, #1
 8013d7e:	687b      	ldr	r3, [r7, #4]
 8013d80:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8013d82:	687b      	ldr	r3, [r7, #4]
 8013d84:	699b      	ldr	r3, [r3, #24]
 8013d86:	2b00      	cmp	r3, #0
 8013d88:	d10b      	bne.n	8013da2 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8013d8a:	68bb      	ldr	r3, [r7, #8]
 8013d8c:	095b      	lsrs	r3, r3, #5
 8013d8e:	68fa      	ldr	r2, [r7, #12]
 8013d90:	8912      	ldrh	r2, [r2, #8]
 8013d92:	4293      	cmp	r3, r2
 8013d94:	f0c0 8088 	bcc.w	8013ea8 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8013d98:	687b      	ldr	r3, [r7, #4]
 8013d9a:	2200      	movs	r2, #0
 8013d9c:	61da      	str	r2, [r3, #28]
 8013d9e:	2304      	movs	r3, #4
 8013da0:	e08f      	b.n	8013ec2 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8013da2:	68bb      	ldr	r3, [r7, #8]
 8013da4:	0a5b      	lsrs	r3, r3, #9
 8013da6:	68fa      	ldr	r2, [r7, #12]
 8013da8:	8952      	ldrh	r2, [r2, #10]
 8013daa:	3a01      	subs	r2, #1
 8013dac:	4013      	ands	r3, r2
 8013dae:	2b00      	cmp	r3, #0
 8013db0:	d17a      	bne.n	8013ea8 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8013db2:	687a      	ldr	r2, [r7, #4]
 8013db4:	687b      	ldr	r3, [r7, #4]
 8013db6:	699b      	ldr	r3, [r3, #24]
 8013db8:	4619      	mov	r1, r3
 8013dba:	4610      	mov	r0, r2
 8013dbc:	f7ff fc83 	bl	80136c6 <get_fat>
 8013dc0:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8013dc2:	697b      	ldr	r3, [r7, #20]
 8013dc4:	2b01      	cmp	r3, #1
 8013dc6:	d801      	bhi.n	8013dcc <dir_next+0x8c>
 8013dc8:	2302      	movs	r3, #2
 8013dca:	e07a      	b.n	8013ec2 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8013dcc:	697b      	ldr	r3, [r7, #20]
 8013dce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013dd2:	d101      	bne.n	8013dd8 <dir_next+0x98>
 8013dd4:	2301      	movs	r3, #1
 8013dd6:	e074      	b.n	8013ec2 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8013dd8:	68fb      	ldr	r3, [r7, #12]
 8013dda:	699b      	ldr	r3, [r3, #24]
 8013ddc:	697a      	ldr	r2, [r7, #20]
 8013dde:	429a      	cmp	r2, r3
 8013de0:	d358      	bcc.n	8013e94 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8013de2:	683b      	ldr	r3, [r7, #0]
 8013de4:	2b00      	cmp	r3, #0
 8013de6:	d104      	bne.n	8013df2 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8013de8:	687b      	ldr	r3, [r7, #4]
 8013dea:	2200      	movs	r2, #0
 8013dec:	61da      	str	r2, [r3, #28]
 8013dee:	2304      	movs	r3, #4
 8013df0:	e067      	b.n	8013ec2 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8013df2:	687a      	ldr	r2, [r7, #4]
 8013df4:	687b      	ldr	r3, [r7, #4]
 8013df6:	699b      	ldr	r3, [r3, #24]
 8013df8:	4619      	mov	r1, r3
 8013dfa:	4610      	mov	r0, r2
 8013dfc:	f7ff fe59 	bl	8013ab2 <create_chain>
 8013e00:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8013e02:	697b      	ldr	r3, [r7, #20]
 8013e04:	2b00      	cmp	r3, #0
 8013e06:	d101      	bne.n	8013e0c <dir_next+0xcc>
 8013e08:	2307      	movs	r3, #7
 8013e0a:	e05a      	b.n	8013ec2 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8013e0c:	697b      	ldr	r3, [r7, #20]
 8013e0e:	2b01      	cmp	r3, #1
 8013e10:	d101      	bne.n	8013e16 <dir_next+0xd6>
 8013e12:	2302      	movs	r3, #2
 8013e14:	e055      	b.n	8013ec2 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8013e16:	697b      	ldr	r3, [r7, #20]
 8013e18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013e1c:	d101      	bne.n	8013e22 <dir_next+0xe2>
 8013e1e:	2301      	movs	r3, #1
 8013e20:	e04f      	b.n	8013ec2 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8013e22:	68f8      	ldr	r0, [r7, #12]
 8013e24:	f7ff fb50 	bl	80134c8 <sync_window>
 8013e28:	4603      	mov	r3, r0
 8013e2a:	2b00      	cmp	r3, #0
 8013e2c:	d001      	beq.n	8013e32 <dir_next+0xf2>
 8013e2e:	2301      	movs	r3, #1
 8013e30:	e047      	b.n	8013ec2 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8013e32:	68fb      	ldr	r3, [r7, #12]
 8013e34:	3334      	adds	r3, #52	@ 0x34
 8013e36:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013e3a:	2100      	movs	r1, #0
 8013e3c:	4618      	mov	r0, r3
 8013e3e:	f7ff f979 	bl	8013134 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8013e42:	2300      	movs	r3, #0
 8013e44:	613b      	str	r3, [r7, #16]
 8013e46:	6979      	ldr	r1, [r7, #20]
 8013e48:	68f8      	ldr	r0, [r7, #12]
 8013e4a:	f7ff fc1d 	bl	8013688 <clust2sect>
 8013e4e:	4602      	mov	r2, r0
 8013e50:	68fb      	ldr	r3, [r7, #12]
 8013e52:	631a      	str	r2, [r3, #48]	@ 0x30
 8013e54:	e012      	b.n	8013e7c <dir_next+0x13c>
						fs->wflag = 1;
 8013e56:	68fb      	ldr	r3, [r7, #12]
 8013e58:	2201      	movs	r2, #1
 8013e5a:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8013e5c:	68f8      	ldr	r0, [r7, #12]
 8013e5e:	f7ff fb33 	bl	80134c8 <sync_window>
 8013e62:	4603      	mov	r3, r0
 8013e64:	2b00      	cmp	r3, #0
 8013e66:	d001      	beq.n	8013e6c <dir_next+0x12c>
 8013e68:	2301      	movs	r3, #1
 8013e6a:	e02a      	b.n	8013ec2 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8013e6c:	693b      	ldr	r3, [r7, #16]
 8013e6e:	3301      	adds	r3, #1
 8013e70:	613b      	str	r3, [r7, #16]
 8013e72:	68fb      	ldr	r3, [r7, #12]
 8013e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013e76:	1c5a      	adds	r2, r3, #1
 8013e78:	68fb      	ldr	r3, [r7, #12]
 8013e7a:	631a      	str	r2, [r3, #48]	@ 0x30
 8013e7c:	68fb      	ldr	r3, [r7, #12]
 8013e7e:	895b      	ldrh	r3, [r3, #10]
 8013e80:	461a      	mov	r2, r3
 8013e82:	693b      	ldr	r3, [r7, #16]
 8013e84:	4293      	cmp	r3, r2
 8013e86:	d3e6      	bcc.n	8013e56 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8013e88:	68fb      	ldr	r3, [r7, #12]
 8013e8a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8013e8c:	693b      	ldr	r3, [r7, #16]
 8013e8e:	1ad2      	subs	r2, r2, r3
 8013e90:	68fb      	ldr	r3, [r7, #12]
 8013e92:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8013e94:	687b      	ldr	r3, [r7, #4]
 8013e96:	697a      	ldr	r2, [r7, #20]
 8013e98:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8013e9a:	6979      	ldr	r1, [r7, #20]
 8013e9c:	68f8      	ldr	r0, [r7, #12]
 8013e9e:	f7ff fbf3 	bl	8013688 <clust2sect>
 8013ea2:	4602      	mov	r2, r0
 8013ea4:	687b      	ldr	r3, [r7, #4]
 8013ea6:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8013ea8:	687b      	ldr	r3, [r7, #4]
 8013eaa:	68ba      	ldr	r2, [r7, #8]
 8013eac:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8013eae:	68fb      	ldr	r3, [r7, #12]
 8013eb0:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8013eb4:	68bb      	ldr	r3, [r7, #8]
 8013eb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013eba:	441a      	add	r2, r3
 8013ebc:	687b      	ldr	r3, [r7, #4]
 8013ebe:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8013ec0:	2300      	movs	r3, #0
}
 8013ec2:	4618      	mov	r0, r3
 8013ec4:	3718      	adds	r7, #24
 8013ec6:	46bd      	mov	sp, r7
 8013ec8:	bd80      	pop	{r7, pc}

08013eca <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8013eca:	b580      	push	{r7, lr}
 8013ecc:	b086      	sub	sp, #24
 8013ece:	af00      	add	r7, sp, #0
 8013ed0:	6078      	str	r0, [r7, #4]
 8013ed2:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8013ed4:	687b      	ldr	r3, [r7, #4]
 8013ed6:	681b      	ldr	r3, [r3, #0]
 8013ed8:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8013eda:	2100      	movs	r1, #0
 8013edc:	6878      	ldr	r0, [r7, #4]
 8013ede:	f7ff feb4 	bl	8013c4a <dir_sdi>
 8013ee2:	4603      	mov	r3, r0
 8013ee4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8013ee6:	7dfb      	ldrb	r3, [r7, #23]
 8013ee8:	2b00      	cmp	r3, #0
 8013eea:	d12b      	bne.n	8013f44 <dir_alloc+0x7a>
		n = 0;
 8013eec:	2300      	movs	r3, #0
 8013eee:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8013ef0:	687b      	ldr	r3, [r7, #4]
 8013ef2:	69db      	ldr	r3, [r3, #28]
 8013ef4:	4619      	mov	r1, r3
 8013ef6:	68f8      	ldr	r0, [r7, #12]
 8013ef8:	f7ff fb2a 	bl	8013550 <move_window>
 8013efc:	4603      	mov	r3, r0
 8013efe:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8013f00:	7dfb      	ldrb	r3, [r7, #23]
 8013f02:	2b00      	cmp	r3, #0
 8013f04:	d11d      	bne.n	8013f42 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8013f06:	687b      	ldr	r3, [r7, #4]
 8013f08:	6a1b      	ldr	r3, [r3, #32]
 8013f0a:	781b      	ldrb	r3, [r3, #0]
 8013f0c:	2be5      	cmp	r3, #229	@ 0xe5
 8013f0e:	d004      	beq.n	8013f1a <dir_alloc+0x50>
 8013f10:	687b      	ldr	r3, [r7, #4]
 8013f12:	6a1b      	ldr	r3, [r3, #32]
 8013f14:	781b      	ldrb	r3, [r3, #0]
 8013f16:	2b00      	cmp	r3, #0
 8013f18:	d107      	bne.n	8013f2a <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8013f1a:	693b      	ldr	r3, [r7, #16]
 8013f1c:	3301      	adds	r3, #1
 8013f1e:	613b      	str	r3, [r7, #16]
 8013f20:	693a      	ldr	r2, [r7, #16]
 8013f22:	683b      	ldr	r3, [r7, #0]
 8013f24:	429a      	cmp	r2, r3
 8013f26:	d102      	bne.n	8013f2e <dir_alloc+0x64>
 8013f28:	e00c      	b.n	8013f44 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8013f2a:	2300      	movs	r3, #0
 8013f2c:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8013f2e:	2101      	movs	r1, #1
 8013f30:	6878      	ldr	r0, [r7, #4]
 8013f32:	f7ff ff05 	bl	8013d40 <dir_next>
 8013f36:	4603      	mov	r3, r0
 8013f38:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8013f3a:	7dfb      	ldrb	r3, [r7, #23]
 8013f3c:	2b00      	cmp	r3, #0
 8013f3e:	d0d7      	beq.n	8013ef0 <dir_alloc+0x26>
 8013f40:	e000      	b.n	8013f44 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8013f42:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8013f44:	7dfb      	ldrb	r3, [r7, #23]
 8013f46:	2b04      	cmp	r3, #4
 8013f48:	d101      	bne.n	8013f4e <dir_alloc+0x84>
 8013f4a:	2307      	movs	r3, #7
 8013f4c:	75fb      	strb	r3, [r7, #23]
	return res;
 8013f4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8013f50:	4618      	mov	r0, r3
 8013f52:	3718      	adds	r7, #24
 8013f54:	46bd      	mov	sp, r7
 8013f56:	bd80      	pop	{r7, pc}

08013f58 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8013f58:	b580      	push	{r7, lr}
 8013f5a:	b084      	sub	sp, #16
 8013f5c:	af00      	add	r7, sp, #0
 8013f5e:	6078      	str	r0, [r7, #4]
 8013f60:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8013f62:	683b      	ldr	r3, [r7, #0]
 8013f64:	331a      	adds	r3, #26
 8013f66:	4618      	mov	r0, r3
 8013f68:	f7ff f840 	bl	8012fec <ld_word>
 8013f6c:	4603      	mov	r3, r0
 8013f6e:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8013f70:	687b      	ldr	r3, [r7, #4]
 8013f72:	781b      	ldrb	r3, [r3, #0]
 8013f74:	2b03      	cmp	r3, #3
 8013f76:	d109      	bne.n	8013f8c <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8013f78:	683b      	ldr	r3, [r7, #0]
 8013f7a:	3314      	adds	r3, #20
 8013f7c:	4618      	mov	r0, r3
 8013f7e:	f7ff f835 	bl	8012fec <ld_word>
 8013f82:	4603      	mov	r3, r0
 8013f84:	041b      	lsls	r3, r3, #16
 8013f86:	68fa      	ldr	r2, [r7, #12]
 8013f88:	4313      	orrs	r3, r2
 8013f8a:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8013f8c:	68fb      	ldr	r3, [r7, #12]
}
 8013f8e:	4618      	mov	r0, r3
 8013f90:	3710      	adds	r7, #16
 8013f92:	46bd      	mov	sp, r7
 8013f94:	bd80      	pop	{r7, pc}

08013f96 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8013f96:	b580      	push	{r7, lr}
 8013f98:	b084      	sub	sp, #16
 8013f9a:	af00      	add	r7, sp, #0
 8013f9c:	60f8      	str	r0, [r7, #12]
 8013f9e:	60b9      	str	r1, [r7, #8]
 8013fa0:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8013fa2:	68bb      	ldr	r3, [r7, #8]
 8013fa4:	331a      	adds	r3, #26
 8013fa6:	687a      	ldr	r2, [r7, #4]
 8013fa8:	b292      	uxth	r2, r2
 8013faa:	4611      	mov	r1, r2
 8013fac:	4618      	mov	r0, r3
 8013fae:	f7ff f859 	bl	8013064 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8013fb2:	68fb      	ldr	r3, [r7, #12]
 8013fb4:	781b      	ldrb	r3, [r3, #0]
 8013fb6:	2b03      	cmp	r3, #3
 8013fb8:	d109      	bne.n	8013fce <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8013fba:	68bb      	ldr	r3, [r7, #8]
 8013fbc:	f103 0214 	add.w	r2, r3, #20
 8013fc0:	687b      	ldr	r3, [r7, #4]
 8013fc2:	0c1b      	lsrs	r3, r3, #16
 8013fc4:	b29b      	uxth	r3, r3
 8013fc6:	4619      	mov	r1, r3
 8013fc8:	4610      	mov	r0, r2
 8013fca:	f7ff f84b 	bl	8013064 <st_word>
	}
}
 8013fce:	bf00      	nop
 8013fd0:	3710      	adds	r7, #16
 8013fd2:	46bd      	mov	sp, r7
 8013fd4:	bd80      	pop	{r7, pc}
	...

08013fd8 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8013fd8:	b590      	push	{r4, r7, lr}
 8013fda:	b087      	sub	sp, #28
 8013fdc:	af00      	add	r7, sp, #0
 8013fde:	6078      	str	r0, [r7, #4]
 8013fe0:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8013fe2:	683b      	ldr	r3, [r7, #0]
 8013fe4:	331a      	adds	r3, #26
 8013fe6:	4618      	mov	r0, r3
 8013fe8:	f7ff f800 	bl	8012fec <ld_word>
 8013fec:	4603      	mov	r3, r0
 8013fee:	2b00      	cmp	r3, #0
 8013ff0:	d001      	beq.n	8013ff6 <cmp_lfn+0x1e>
 8013ff2:	2300      	movs	r3, #0
 8013ff4:	e059      	b.n	80140aa <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8013ff6:	683b      	ldr	r3, [r7, #0]
 8013ff8:	781b      	ldrb	r3, [r3, #0]
 8013ffa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8013ffe:	1e5a      	subs	r2, r3, #1
 8014000:	4613      	mov	r3, r2
 8014002:	005b      	lsls	r3, r3, #1
 8014004:	4413      	add	r3, r2
 8014006:	009b      	lsls	r3, r3, #2
 8014008:	4413      	add	r3, r2
 801400a:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 801400c:	2301      	movs	r3, #1
 801400e:	81fb      	strh	r3, [r7, #14]
 8014010:	2300      	movs	r3, #0
 8014012:	613b      	str	r3, [r7, #16]
 8014014:	e033      	b.n	801407e <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8014016:	4a27      	ldr	r2, [pc, #156]	@ (80140b4 <cmp_lfn+0xdc>)
 8014018:	693b      	ldr	r3, [r7, #16]
 801401a:	4413      	add	r3, r2
 801401c:	781b      	ldrb	r3, [r3, #0]
 801401e:	461a      	mov	r2, r3
 8014020:	683b      	ldr	r3, [r7, #0]
 8014022:	4413      	add	r3, r2
 8014024:	4618      	mov	r0, r3
 8014026:	f7fe ffe1 	bl	8012fec <ld_word>
 801402a:	4603      	mov	r3, r0
 801402c:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 801402e:	89fb      	ldrh	r3, [r7, #14]
 8014030:	2b00      	cmp	r3, #0
 8014032:	d01a      	beq.n	801406a <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8014034:	697b      	ldr	r3, [r7, #20]
 8014036:	2bfe      	cmp	r3, #254	@ 0xfe
 8014038:	d812      	bhi.n	8014060 <cmp_lfn+0x88>
 801403a:	89bb      	ldrh	r3, [r7, #12]
 801403c:	4618      	mov	r0, r3
 801403e:	f001 ff13 	bl	8015e68 <ff_wtoupper>
 8014042:	4603      	mov	r3, r0
 8014044:	461c      	mov	r4, r3
 8014046:	697b      	ldr	r3, [r7, #20]
 8014048:	1c5a      	adds	r2, r3, #1
 801404a:	617a      	str	r2, [r7, #20]
 801404c:	005b      	lsls	r3, r3, #1
 801404e:	687a      	ldr	r2, [r7, #4]
 8014050:	4413      	add	r3, r2
 8014052:	881b      	ldrh	r3, [r3, #0]
 8014054:	4618      	mov	r0, r3
 8014056:	f001 ff07 	bl	8015e68 <ff_wtoupper>
 801405a:	4603      	mov	r3, r0
 801405c:	429c      	cmp	r4, r3
 801405e:	d001      	beq.n	8014064 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8014060:	2300      	movs	r3, #0
 8014062:	e022      	b.n	80140aa <cmp_lfn+0xd2>
			}
			wc = uc;
 8014064:	89bb      	ldrh	r3, [r7, #12]
 8014066:	81fb      	strh	r3, [r7, #14]
 8014068:	e006      	b.n	8014078 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 801406a:	89bb      	ldrh	r3, [r7, #12]
 801406c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014070:	4293      	cmp	r3, r2
 8014072:	d001      	beq.n	8014078 <cmp_lfn+0xa0>
 8014074:	2300      	movs	r3, #0
 8014076:	e018      	b.n	80140aa <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8014078:	693b      	ldr	r3, [r7, #16]
 801407a:	3301      	adds	r3, #1
 801407c:	613b      	str	r3, [r7, #16]
 801407e:	693b      	ldr	r3, [r7, #16]
 8014080:	2b0c      	cmp	r3, #12
 8014082:	d9c8      	bls.n	8014016 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8014084:	683b      	ldr	r3, [r7, #0]
 8014086:	781b      	ldrb	r3, [r3, #0]
 8014088:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801408c:	2b00      	cmp	r3, #0
 801408e:	d00b      	beq.n	80140a8 <cmp_lfn+0xd0>
 8014090:	89fb      	ldrh	r3, [r7, #14]
 8014092:	2b00      	cmp	r3, #0
 8014094:	d008      	beq.n	80140a8 <cmp_lfn+0xd0>
 8014096:	697b      	ldr	r3, [r7, #20]
 8014098:	005b      	lsls	r3, r3, #1
 801409a:	687a      	ldr	r2, [r7, #4]
 801409c:	4413      	add	r3, r2
 801409e:	881b      	ldrh	r3, [r3, #0]
 80140a0:	2b00      	cmp	r3, #0
 80140a2:	d001      	beq.n	80140a8 <cmp_lfn+0xd0>
 80140a4:	2300      	movs	r3, #0
 80140a6:	e000      	b.n	80140aa <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 80140a8:	2301      	movs	r3, #1
}
 80140aa:	4618      	mov	r0, r3
 80140ac:	371c      	adds	r7, #28
 80140ae:	46bd      	mov	sp, r7
 80140b0:	bd90      	pop	{r4, r7, pc}
 80140b2:	bf00      	nop
 80140b4:	0801b654 	.word	0x0801b654

080140b8 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 80140b8:	b580      	push	{r7, lr}
 80140ba:	b088      	sub	sp, #32
 80140bc:	af00      	add	r7, sp, #0
 80140be:	60f8      	str	r0, [r7, #12]
 80140c0:	60b9      	str	r1, [r7, #8]
 80140c2:	4611      	mov	r1, r2
 80140c4:	461a      	mov	r2, r3
 80140c6:	460b      	mov	r3, r1
 80140c8:	71fb      	strb	r3, [r7, #7]
 80140ca:	4613      	mov	r3, r2
 80140cc:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 80140ce:	68bb      	ldr	r3, [r7, #8]
 80140d0:	330d      	adds	r3, #13
 80140d2:	79ba      	ldrb	r2, [r7, #6]
 80140d4:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80140d6:	68bb      	ldr	r3, [r7, #8]
 80140d8:	330b      	adds	r3, #11
 80140da:	220f      	movs	r2, #15
 80140dc:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 80140de:	68bb      	ldr	r3, [r7, #8]
 80140e0:	330c      	adds	r3, #12
 80140e2:	2200      	movs	r2, #0
 80140e4:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 80140e6:	68bb      	ldr	r3, [r7, #8]
 80140e8:	331a      	adds	r3, #26
 80140ea:	2100      	movs	r1, #0
 80140ec:	4618      	mov	r0, r3
 80140ee:	f7fe ffb9 	bl	8013064 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 80140f2:	79fb      	ldrb	r3, [r7, #7]
 80140f4:	1e5a      	subs	r2, r3, #1
 80140f6:	4613      	mov	r3, r2
 80140f8:	005b      	lsls	r3, r3, #1
 80140fa:	4413      	add	r3, r2
 80140fc:	009b      	lsls	r3, r3, #2
 80140fe:	4413      	add	r3, r2
 8014100:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8014102:	2300      	movs	r3, #0
 8014104:	82fb      	strh	r3, [r7, #22]
 8014106:	2300      	movs	r3, #0
 8014108:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 801410a:	8afb      	ldrh	r3, [r7, #22]
 801410c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014110:	4293      	cmp	r3, r2
 8014112:	d007      	beq.n	8014124 <put_lfn+0x6c>
 8014114:	69fb      	ldr	r3, [r7, #28]
 8014116:	1c5a      	adds	r2, r3, #1
 8014118:	61fa      	str	r2, [r7, #28]
 801411a:	005b      	lsls	r3, r3, #1
 801411c:	68fa      	ldr	r2, [r7, #12]
 801411e:	4413      	add	r3, r2
 8014120:	881b      	ldrh	r3, [r3, #0]
 8014122:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8014124:	4a17      	ldr	r2, [pc, #92]	@ (8014184 <put_lfn+0xcc>)
 8014126:	69bb      	ldr	r3, [r7, #24]
 8014128:	4413      	add	r3, r2
 801412a:	781b      	ldrb	r3, [r3, #0]
 801412c:	461a      	mov	r2, r3
 801412e:	68bb      	ldr	r3, [r7, #8]
 8014130:	4413      	add	r3, r2
 8014132:	8afa      	ldrh	r2, [r7, #22]
 8014134:	4611      	mov	r1, r2
 8014136:	4618      	mov	r0, r3
 8014138:	f7fe ff94 	bl	8013064 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 801413c:	8afb      	ldrh	r3, [r7, #22]
 801413e:	2b00      	cmp	r3, #0
 8014140:	d102      	bne.n	8014148 <put_lfn+0x90>
 8014142:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8014146:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8014148:	69bb      	ldr	r3, [r7, #24]
 801414a:	3301      	adds	r3, #1
 801414c:	61bb      	str	r3, [r7, #24]
 801414e:	69bb      	ldr	r3, [r7, #24]
 8014150:	2b0c      	cmp	r3, #12
 8014152:	d9da      	bls.n	801410a <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8014154:	8afb      	ldrh	r3, [r7, #22]
 8014156:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801415a:	4293      	cmp	r3, r2
 801415c:	d006      	beq.n	801416c <put_lfn+0xb4>
 801415e:	69fb      	ldr	r3, [r7, #28]
 8014160:	005b      	lsls	r3, r3, #1
 8014162:	68fa      	ldr	r2, [r7, #12]
 8014164:	4413      	add	r3, r2
 8014166:	881b      	ldrh	r3, [r3, #0]
 8014168:	2b00      	cmp	r3, #0
 801416a:	d103      	bne.n	8014174 <put_lfn+0xbc>
 801416c:	79fb      	ldrb	r3, [r7, #7]
 801416e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014172:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8014174:	68bb      	ldr	r3, [r7, #8]
 8014176:	79fa      	ldrb	r2, [r7, #7]
 8014178:	701a      	strb	r2, [r3, #0]
}
 801417a:	bf00      	nop
 801417c:	3720      	adds	r7, #32
 801417e:	46bd      	mov	sp, r7
 8014180:	bd80      	pop	{r7, pc}
 8014182:	bf00      	nop
 8014184:	0801b654 	.word	0x0801b654

08014188 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8014188:	b580      	push	{r7, lr}
 801418a:	b08c      	sub	sp, #48	@ 0x30
 801418c:	af00      	add	r7, sp, #0
 801418e:	60f8      	str	r0, [r7, #12]
 8014190:	60b9      	str	r1, [r7, #8]
 8014192:	607a      	str	r2, [r7, #4]
 8014194:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8014196:	220b      	movs	r2, #11
 8014198:	68b9      	ldr	r1, [r7, #8]
 801419a:	68f8      	ldr	r0, [r7, #12]
 801419c:	f7fe ffa9 	bl	80130f2 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 80141a0:	683b      	ldr	r3, [r7, #0]
 80141a2:	2b05      	cmp	r3, #5
 80141a4:	d92b      	bls.n	80141fe <gen_numname+0x76>
		sr = seq;
 80141a6:	683b      	ldr	r3, [r7, #0]
 80141a8:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 80141aa:	e022      	b.n	80141f2 <gen_numname+0x6a>
			wc = *lfn++;
 80141ac:	687b      	ldr	r3, [r7, #4]
 80141ae:	1c9a      	adds	r2, r3, #2
 80141b0:	607a      	str	r2, [r7, #4]
 80141b2:	881b      	ldrh	r3, [r3, #0]
 80141b4:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 80141b6:	2300      	movs	r3, #0
 80141b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80141ba:	e017      	b.n	80141ec <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 80141bc:	69fb      	ldr	r3, [r7, #28]
 80141be:	005a      	lsls	r2, r3, #1
 80141c0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80141c2:	f003 0301 	and.w	r3, r3, #1
 80141c6:	4413      	add	r3, r2
 80141c8:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 80141ca:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80141cc:	085b      	lsrs	r3, r3, #1
 80141ce:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 80141d0:	69fb      	ldr	r3, [r7, #28]
 80141d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80141d6:	2b00      	cmp	r3, #0
 80141d8:	d005      	beq.n	80141e6 <gen_numname+0x5e>
 80141da:	69fb      	ldr	r3, [r7, #28]
 80141dc:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 80141e0:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 80141e4:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 80141e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80141e8:	3301      	adds	r3, #1
 80141ea:	62bb      	str	r3, [r7, #40]	@ 0x28
 80141ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80141ee:	2b0f      	cmp	r3, #15
 80141f0:	d9e4      	bls.n	80141bc <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 80141f2:	687b      	ldr	r3, [r7, #4]
 80141f4:	881b      	ldrh	r3, [r3, #0]
 80141f6:	2b00      	cmp	r3, #0
 80141f8:	d1d8      	bne.n	80141ac <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 80141fa:	69fb      	ldr	r3, [r7, #28]
 80141fc:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 80141fe:	2307      	movs	r3, #7
 8014200:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8014202:	683b      	ldr	r3, [r7, #0]
 8014204:	b2db      	uxtb	r3, r3
 8014206:	f003 030f 	and.w	r3, r3, #15
 801420a:	b2db      	uxtb	r3, r3
 801420c:	3330      	adds	r3, #48	@ 0x30
 801420e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 8014212:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8014216:	2b39      	cmp	r3, #57	@ 0x39
 8014218:	d904      	bls.n	8014224 <gen_numname+0x9c>
 801421a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801421e:	3307      	adds	r3, #7
 8014220:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8014224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014226:	1e5a      	subs	r2, r3, #1
 8014228:	62ba      	str	r2, [r7, #40]	@ 0x28
 801422a:	3330      	adds	r3, #48	@ 0x30
 801422c:	443b      	add	r3, r7
 801422e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8014232:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8014236:	683b      	ldr	r3, [r7, #0]
 8014238:	091b      	lsrs	r3, r3, #4
 801423a:	603b      	str	r3, [r7, #0]
	} while (seq);
 801423c:	683b      	ldr	r3, [r7, #0]
 801423e:	2b00      	cmp	r3, #0
 8014240:	d1df      	bne.n	8014202 <gen_numname+0x7a>
	ns[i] = '~';
 8014242:	f107 0214 	add.w	r2, r7, #20
 8014246:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014248:	4413      	add	r3, r2
 801424a:	227e      	movs	r2, #126	@ 0x7e
 801424c:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 801424e:	2300      	movs	r3, #0
 8014250:	627b      	str	r3, [r7, #36]	@ 0x24
 8014252:	e002      	b.n	801425a <gen_numname+0xd2>
 8014254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014256:	3301      	adds	r3, #1
 8014258:	627b      	str	r3, [r7, #36]	@ 0x24
 801425a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801425c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801425e:	429a      	cmp	r2, r3
 8014260:	d205      	bcs.n	801426e <gen_numname+0xe6>
 8014262:	68fa      	ldr	r2, [r7, #12]
 8014264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014266:	4413      	add	r3, r2
 8014268:	781b      	ldrb	r3, [r3, #0]
 801426a:	2b20      	cmp	r3, #32
 801426c:	d1f2      	bne.n	8014254 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 801426e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014270:	2b07      	cmp	r3, #7
 8014272:	d807      	bhi.n	8014284 <gen_numname+0xfc>
 8014274:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014276:	1c5a      	adds	r2, r3, #1
 8014278:	62ba      	str	r2, [r7, #40]	@ 0x28
 801427a:	3330      	adds	r3, #48	@ 0x30
 801427c:	443b      	add	r3, r7
 801427e:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8014282:	e000      	b.n	8014286 <gen_numname+0xfe>
 8014284:	2120      	movs	r1, #32
 8014286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014288:	1c5a      	adds	r2, r3, #1
 801428a:	627a      	str	r2, [r7, #36]	@ 0x24
 801428c:	68fa      	ldr	r2, [r7, #12]
 801428e:	4413      	add	r3, r2
 8014290:	460a      	mov	r2, r1
 8014292:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8014294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014296:	2b07      	cmp	r3, #7
 8014298:	d9e9      	bls.n	801426e <gen_numname+0xe6>
}
 801429a:	bf00      	nop
 801429c:	bf00      	nop
 801429e:	3730      	adds	r7, #48	@ 0x30
 80142a0:	46bd      	mov	sp, r7
 80142a2:	bd80      	pop	{r7, pc}

080142a4 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 80142a4:	b480      	push	{r7}
 80142a6:	b085      	sub	sp, #20
 80142a8:	af00      	add	r7, sp, #0
 80142aa:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 80142ac:	2300      	movs	r3, #0
 80142ae:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 80142b0:	230b      	movs	r3, #11
 80142b2:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 80142b4:	7bfb      	ldrb	r3, [r7, #15]
 80142b6:	b2da      	uxtb	r2, r3
 80142b8:	0852      	lsrs	r2, r2, #1
 80142ba:	01db      	lsls	r3, r3, #7
 80142bc:	4313      	orrs	r3, r2
 80142be:	b2da      	uxtb	r2, r3
 80142c0:	687b      	ldr	r3, [r7, #4]
 80142c2:	1c59      	adds	r1, r3, #1
 80142c4:	6079      	str	r1, [r7, #4]
 80142c6:	781b      	ldrb	r3, [r3, #0]
 80142c8:	4413      	add	r3, r2
 80142ca:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 80142cc:	68bb      	ldr	r3, [r7, #8]
 80142ce:	3b01      	subs	r3, #1
 80142d0:	60bb      	str	r3, [r7, #8]
 80142d2:	68bb      	ldr	r3, [r7, #8]
 80142d4:	2b00      	cmp	r3, #0
 80142d6:	d1ed      	bne.n	80142b4 <sum_sfn+0x10>
	return sum;
 80142d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80142da:	4618      	mov	r0, r3
 80142dc:	3714      	adds	r7, #20
 80142de:	46bd      	mov	sp, r7
 80142e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142e4:	4770      	bx	lr

080142e6 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80142e6:	b580      	push	{r7, lr}
 80142e8:	b086      	sub	sp, #24
 80142ea:	af00      	add	r7, sp, #0
 80142ec:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80142ee:	687b      	ldr	r3, [r7, #4]
 80142f0:	681b      	ldr	r3, [r3, #0]
 80142f2:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80142f4:	2100      	movs	r1, #0
 80142f6:	6878      	ldr	r0, [r7, #4]
 80142f8:	f7ff fca7 	bl	8013c4a <dir_sdi>
 80142fc:	4603      	mov	r3, r0
 80142fe:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8014300:	7dfb      	ldrb	r3, [r7, #23]
 8014302:	2b00      	cmp	r3, #0
 8014304:	d001      	beq.n	801430a <dir_find+0x24>
 8014306:	7dfb      	ldrb	r3, [r7, #23]
 8014308:	e0a9      	b.n	801445e <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 801430a:	23ff      	movs	r3, #255	@ 0xff
 801430c:	753b      	strb	r3, [r7, #20]
 801430e:	7d3b      	ldrb	r3, [r7, #20]
 8014310:	757b      	strb	r3, [r7, #21]
 8014312:	687b      	ldr	r3, [r7, #4]
 8014314:	f04f 32ff 	mov.w	r2, #4294967295
 8014318:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 801431a:	687b      	ldr	r3, [r7, #4]
 801431c:	69db      	ldr	r3, [r3, #28]
 801431e:	4619      	mov	r1, r3
 8014320:	6938      	ldr	r0, [r7, #16]
 8014322:	f7ff f915 	bl	8013550 <move_window>
 8014326:	4603      	mov	r3, r0
 8014328:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 801432a:	7dfb      	ldrb	r3, [r7, #23]
 801432c:	2b00      	cmp	r3, #0
 801432e:	f040 8090 	bne.w	8014452 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8014332:	687b      	ldr	r3, [r7, #4]
 8014334:	6a1b      	ldr	r3, [r3, #32]
 8014336:	781b      	ldrb	r3, [r3, #0]
 8014338:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 801433a:	7dbb      	ldrb	r3, [r7, #22]
 801433c:	2b00      	cmp	r3, #0
 801433e:	d102      	bne.n	8014346 <dir_find+0x60>
 8014340:	2304      	movs	r3, #4
 8014342:	75fb      	strb	r3, [r7, #23]
 8014344:	e08a      	b.n	801445c <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8014346:	687b      	ldr	r3, [r7, #4]
 8014348:	6a1b      	ldr	r3, [r3, #32]
 801434a:	330b      	adds	r3, #11
 801434c:	781b      	ldrb	r3, [r3, #0]
 801434e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8014352:	73fb      	strb	r3, [r7, #15]
 8014354:	687b      	ldr	r3, [r7, #4]
 8014356:	7bfa      	ldrb	r2, [r7, #15]
 8014358:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 801435a:	7dbb      	ldrb	r3, [r7, #22]
 801435c:	2be5      	cmp	r3, #229	@ 0xe5
 801435e:	d007      	beq.n	8014370 <dir_find+0x8a>
 8014360:	7bfb      	ldrb	r3, [r7, #15]
 8014362:	f003 0308 	and.w	r3, r3, #8
 8014366:	2b00      	cmp	r3, #0
 8014368:	d009      	beq.n	801437e <dir_find+0x98>
 801436a:	7bfb      	ldrb	r3, [r7, #15]
 801436c:	2b0f      	cmp	r3, #15
 801436e:	d006      	beq.n	801437e <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8014370:	23ff      	movs	r3, #255	@ 0xff
 8014372:	757b      	strb	r3, [r7, #21]
 8014374:	687b      	ldr	r3, [r7, #4]
 8014376:	f04f 32ff 	mov.w	r2, #4294967295
 801437a:	631a      	str	r2, [r3, #48]	@ 0x30
 801437c:	e05e      	b.n	801443c <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 801437e:	7bfb      	ldrb	r3, [r7, #15]
 8014380:	2b0f      	cmp	r3, #15
 8014382:	d136      	bne.n	80143f2 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8014384:	687b      	ldr	r3, [r7, #4]
 8014386:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 801438a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801438e:	2b00      	cmp	r3, #0
 8014390:	d154      	bne.n	801443c <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8014392:	7dbb      	ldrb	r3, [r7, #22]
 8014394:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014398:	2b00      	cmp	r3, #0
 801439a:	d00d      	beq.n	80143b8 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 801439c:	687b      	ldr	r3, [r7, #4]
 801439e:	6a1b      	ldr	r3, [r3, #32]
 80143a0:	7b5b      	ldrb	r3, [r3, #13]
 80143a2:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 80143a4:	7dbb      	ldrb	r3, [r7, #22]
 80143a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80143aa:	75bb      	strb	r3, [r7, #22]
 80143ac:	7dbb      	ldrb	r3, [r7, #22]
 80143ae:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 80143b0:	687b      	ldr	r3, [r7, #4]
 80143b2:	695a      	ldr	r2, [r3, #20]
 80143b4:	687b      	ldr	r3, [r7, #4]
 80143b6:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 80143b8:	7dba      	ldrb	r2, [r7, #22]
 80143ba:	7d7b      	ldrb	r3, [r7, #21]
 80143bc:	429a      	cmp	r2, r3
 80143be:	d115      	bne.n	80143ec <dir_find+0x106>
 80143c0:	687b      	ldr	r3, [r7, #4]
 80143c2:	6a1b      	ldr	r3, [r3, #32]
 80143c4:	330d      	adds	r3, #13
 80143c6:	781b      	ldrb	r3, [r3, #0]
 80143c8:	7d3a      	ldrb	r2, [r7, #20]
 80143ca:	429a      	cmp	r2, r3
 80143cc:	d10e      	bne.n	80143ec <dir_find+0x106>
 80143ce:	693b      	ldr	r3, [r7, #16]
 80143d0:	68da      	ldr	r2, [r3, #12]
 80143d2:	687b      	ldr	r3, [r7, #4]
 80143d4:	6a1b      	ldr	r3, [r3, #32]
 80143d6:	4619      	mov	r1, r3
 80143d8:	4610      	mov	r0, r2
 80143da:	f7ff fdfd 	bl	8013fd8 <cmp_lfn>
 80143de:	4603      	mov	r3, r0
 80143e0:	2b00      	cmp	r3, #0
 80143e2:	d003      	beq.n	80143ec <dir_find+0x106>
 80143e4:	7d7b      	ldrb	r3, [r7, #21]
 80143e6:	3b01      	subs	r3, #1
 80143e8:	b2db      	uxtb	r3, r3
 80143ea:	e000      	b.n	80143ee <dir_find+0x108>
 80143ec:	23ff      	movs	r3, #255	@ 0xff
 80143ee:	757b      	strb	r3, [r7, #21]
 80143f0:	e024      	b.n	801443c <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80143f2:	7d7b      	ldrb	r3, [r7, #21]
 80143f4:	2b00      	cmp	r3, #0
 80143f6:	d109      	bne.n	801440c <dir_find+0x126>
 80143f8:	687b      	ldr	r3, [r7, #4]
 80143fa:	6a1b      	ldr	r3, [r3, #32]
 80143fc:	4618      	mov	r0, r3
 80143fe:	f7ff ff51 	bl	80142a4 <sum_sfn>
 8014402:	4603      	mov	r3, r0
 8014404:	461a      	mov	r2, r3
 8014406:	7d3b      	ldrb	r3, [r7, #20]
 8014408:	4293      	cmp	r3, r2
 801440a:	d024      	beq.n	8014456 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 801440c:	687b      	ldr	r3, [r7, #4]
 801440e:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8014412:	f003 0301 	and.w	r3, r3, #1
 8014416:	2b00      	cmp	r3, #0
 8014418:	d10a      	bne.n	8014430 <dir_find+0x14a>
 801441a:	687b      	ldr	r3, [r7, #4]
 801441c:	6a18      	ldr	r0, [r3, #32]
 801441e:	687b      	ldr	r3, [r7, #4]
 8014420:	3324      	adds	r3, #36	@ 0x24
 8014422:	220b      	movs	r2, #11
 8014424:	4619      	mov	r1, r3
 8014426:	f7fe fea0 	bl	801316a <mem_cmp>
 801442a:	4603      	mov	r3, r0
 801442c:	2b00      	cmp	r3, #0
 801442e:	d014      	beq.n	801445a <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8014430:	23ff      	movs	r3, #255	@ 0xff
 8014432:	757b      	strb	r3, [r7, #21]
 8014434:	687b      	ldr	r3, [r7, #4]
 8014436:	f04f 32ff 	mov.w	r2, #4294967295
 801443a:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 801443c:	2100      	movs	r1, #0
 801443e:	6878      	ldr	r0, [r7, #4]
 8014440:	f7ff fc7e 	bl	8013d40 <dir_next>
 8014444:	4603      	mov	r3, r0
 8014446:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8014448:	7dfb      	ldrb	r3, [r7, #23]
 801444a:	2b00      	cmp	r3, #0
 801444c:	f43f af65 	beq.w	801431a <dir_find+0x34>
 8014450:	e004      	b.n	801445c <dir_find+0x176>
		if (res != FR_OK) break;
 8014452:	bf00      	nop
 8014454:	e002      	b.n	801445c <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8014456:	bf00      	nop
 8014458:	e000      	b.n	801445c <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 801445a:	bf00      	nop

	return res;
 801445c:	7dfb      	ldrb	r3, [r7, #23]
}
 801445e:	4618      	mov	r0, r3
 8014460:	3718      	adds	r7, #24
 8014462:	46bd      	mov	sp, r7
 8014464:	bd80      	pop	{r7, pc}
	...

08014468 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8014468:	b580      	push	{r7, lr}
 801446a:	b08c      	sub	sp, #48	@ 0x30
 801446c:	af00      	add	r7, sp, #0
 801446e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8014470:	687b      	ldr	r3, [r7, #4]
 8014472:	681b      	ldr	r3, [r3, #0]
 8014474:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8014476:	687b      	ldr	r3, [r7, #4]
 8014478:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 801447c:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8014480:	2b00      	cmp	r3, #0
 8014482:	d001      	beq.n	8014488 <dir_register+0x20>
 8014484:	2306      	movs	r3, #6
 8014486:	e0e0      	b.n	801464a <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8014488:	2300      	movs	r3, #0
 801448a:	627b      	str	r3, [r7, #36]	@ 0x24
 801448c:	e002      	b.n	8014494 <dir_register+0x2c>
 801448e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014490:	3301      	adds	r3, #1
 8014492:	627b      	str	r3, [r7, #36]	@ 0x24
 8014494:	69fb      	ldr	r3, [r7, #28]
 8014496:	68da      	ldr	r2, [r3, #12]
 8014498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801449a:	005b      	lsls	r3, r3, #1
 801449c:	4413      	add	r3, r2
 801449e:	881b      	ldrh	r3, [r3, #0]
 80144a0:	2b00      	cmp	r3, #0
 80144a2:	d1f4      	bne.n	801448e <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 80144a4:	687b      	ldr	r3, [r7, #4]
 80144a6:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 80144aa:	f107 030c 	add.w	r3, r7, #12
 80144ae:	220c      	movs	r2, #12
 80144b0:	4618      	mov	r0, r3
 80144b2:	f7fe fe1e 	bl	80130f2 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 80144b6:	7dfb      	ldrb	r3, [r7, #23]
 80144b8:	f003 0301 	and.w	r3, r3, #1
 80144bc:	2b00      	cmp	r3, #0
 80144be:	d032      	beq.n	8014526 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 80144c0:	687b      	ldr	r3, [r7, #4]
 80144c2:	2240      	movs	r2, #64	@ 0x40
 80144c4:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 80144c8:	2301      	movs	r3, #1
 80144ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 80144cc:	e016      	b.n	80144fc <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 80144ce:	687b      	ldr	r3, [r7, #4]
 80144d0:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 80144d4:	69fb      	ldr	r3, [r7, #28]
 80144d6:	68da      	ldr	r2, [r3, #12]
 80144d8:	f107 010c 	add.w	r1, r7, #12
 80144dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80144de:	f7ff fe53 	bl	8014188 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 80144e2:	6878      	ldr	r0, [r7, #4]
 80144e4:	f7ff feff 	bl	80142e6 <dir_find>
 80144e8:	4603      	mov	r3, r0
 80144ea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 80144ee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80144f2:	2b00      	cmp	r3, #0
 80144f4:	d106      	bne.n	8014504 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 80144f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80144f8:	3301      	adds	r3, #1
 80144fa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80144fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80144fe:	2b63      	cmp	r3, #99	@ 0x63
 8014500:	d9e5      	bls.n	80144ce <dir_register+0x66>
 8014502:	e000      	b.n	8014506 <dir_register+0x9e>
			if (res != FR_OK) break;
 8014504:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8014506:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014508:	2b64      	cmp	r3, #100	@ 0x64
 801450a:	d101      	bne.n	8014510 <dir_register+0xa8>
 801450c:	2307      	movs	r3, #7
 801450e:	e09c      	b.n	801464a <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8014510:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8014514:	2b04      	cmp	r3, #4
 8014516:	d002      	beq.n	801451e <dir_register+0xb6>
 8014518:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801451c:	e095      	b.n	801464a <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 801451e:	7dfa      	ldrb	r2, [r7, #23]
 8014520:	687b      	ldr	r3, [r7, #4]
 8014522:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8014526:	7dfb      	ldrb	r3, [r7, #23]
 8014528:	f003 0302 	and.w	r3, r3, #2
 801452c:	2b00      	cmp	r3, #0
 801452e:	d007      	beq.n	8014540 <dir_register+0xd8>
 8014530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014532:	330c      	adds	r3, #12
 8014534:	4a47      	ldr	r2, [pc, #284]	@ (8014654 <dir_register+0x1ec>)
 8014536:	fba2 2303 	umull	r2, r3, r2, r3
 801453a:	089b      	lsrs	r3, r3, #2
 801453c:	3301      	adds	r3, #1
 801453e:	e000      	b.n	8014542 <dir_register+0xda>
 8014540:	2301      	movs	r3, #1
 8014542:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8014544:	6a39      	ldr	r1, [r7, #32]
 8014546:	6878      	ldr	r0, [r7, #4]
 8014548:	f7ff fcbf 	bl	8013eca <dir_alloc>
 801454c:	4603      	mov	r3, r0
 801454e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8014552:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8014556:	2b00      	cmp	r3, #0
 8014558:	d148      	bne.n	80145ec <dir_register+0x184>
 801455a:	6a3b      	ldr	r3, [r7, #32]
 801455c:	3b01      	subs	r3, #1
 801455e:	623b      	str	r3, [r7, #32]
 8014560:	6a3b      	ldr	r3, [r7, #32]
 8014562:	2b00      	cmp	r3, #0
 8014564:	d042      	beq.n	80145ec <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8014566:	687b      	ldr	r3, [r7, #4]
 8014568:	695a      	ldr	r2, [r3, #20]
 801456a:	6a3b      	ldr	r3, [r7, #32]
 801456c:	015b      	lsls	r3, r3, #5
 801456e:	1ad3      	subs	r3, r2, r3
 8014570:	4619      	mov	r1, r3
 8014572:	6878      	ldr	r0, [r7, #4]
 8014574:	f7ff fb69 	bl	8013c4a <dir_sdi>
 8014578:	4603      	mov	r3, r0
 801457a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 801457e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8014582:	2b00      	cmp	r3, #0
 8014584:	d132      	bne.n	80145ec <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8014586:	687b      	ldr	r3, [r7, #4]
 8014588:	3324      	adds	r3, #36	@ 0x24
 801458a:	4618      	mov	r0, r3
 801458c:	f7ff fe8a 	bl	80142a4 <sum_sfn>
 8014590:	4603      	mov	r3, r0
 8014592:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8014594:	687b      	ldr	r3, [r7, #4]
 8014596:	69db      	ldr	r3, [r3, #28]
 8014598:	4619      	mov	r1, r3
 801459a:	69f8      	ldr	r0, [r7, #28]
 801459c:	f7fe ffd8 	bl	8013550 <move_window>
 80145a0:	4603      	mov	r3, r0
 80145a2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 80145a6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80145aa:	2b00      	cmp	r3, #0
 80145ac:	d11d      	bne.n	80145ea <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 80145ae:	69fb      	ldr	r3, [r7, #28]
 80145b0:	68d8      	ldr	r0, [r3, #12]
 80145b2:	687b      	ldr	r3, [r7, #4]
 80145b4:	6a19      	ldr	r1, [r3, #32]
 80145b6:	6a3b      	ldr	r3, [r7, #32]
 80145b8:	b2da      	uxtb	r2, r3
 80145ba:	7efb      	ldrb	r3, [r7, #27]
 80145bc:	f7ff fd7c 	bl	80140b8 <put_lfn>
				fs->wflag = 1;
 80145c0:	69fb      	ldr	r3, [r7, #28]
 80145c2:	2201      	movs	r2, #1
 80145c4:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 80145c6:	2100      	movs	r1, #0
 80145c8:	6878      	ldr	r0, [r7, #4]
 80145ca:	f7ff fbb9 	bl	8013d40 <dir_next>
 80145ce:	4603      	mov	r3, r0
 80145d0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 80145d4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80145d8:	2b00      	cmp	r3, #0
 80145da:	d107      	bne.n	80145ec <dir_register+0x184>
 80145dc:	6a3b      	ldr	r3, [r7, #32]
 80145de:	3b01      	subs	r3, #1
 80145e0:	623b      	str	r3, [r7, #32]
 80145e2:	6a3b      	ldr	r3, [r7, #32]
 80145e4:	2b00      	cmp	r3, #0
 80145e6:	d1d5      	bne.n	8014594 <dir_register+0x12c>
 80145e8:	e000      	b.n	80145ec <dir_register+0x184>
				if (res != FR_OK) break;
 80145ea:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80145ec:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80145f0:	2b00      	cmp	r3, #0
 80145f2:	d128      	bne.n	8014646 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 80145f4:	687b      	ldr	r3, [r7, #4]
 80145f6:	69db      	ldr	r3, [r3, #28]
 80145f8:	4619      	mov	r1, r3
 80145fa:	69f8      	ldr	r0, [r7, #28]
 80145fc:	f7fe ffa8 	bl	8013550 <move_window>
 8014600:	4603      	mov	r3, r0
 8014602:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8014606:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801460a:	2b00      	cmp	r3, #0
 801460c:	d11b      	bne.n	8014646 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 801460e:	687b      	ldr	r3, [r7, #4]
 8014610:	6a1b      	ldr	r3, [r3, #32]
 8014612:	2220      	movs	r2, #32
 8014614:	2100      	movs	r1, #0
 8014616:	4618      	mov	r0, r3
 8014618:	f7fe fd8c 	bl	8013134 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 801461c:	687b      	ldr	r3, [r7, #4]
 801461e:	6a18      	ldr	r0, [r3, #32]
 8014620:	687b      	ldr	r3, [r7, #4]
 8014622:	3324      	adds	r3, #36	@ 0x24
 8014624:	220b      	movs	r2, #11
 8014626:	4619      	mov	r1, r3
 8014628:	f7fe fd63 	bl	80130f2 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 801462c:	687b      	ldr	r3, [r7, #4]
 801462e:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8014632:	687b      	ldr	r3, [r7, #4]
 8014634:	6a1b      	ldr	r3, [r3, #32]
 8014636:	330c      	adds	r3, #12
 8014638:	f002 0218 	and.w	r2, r2, #24
 801463c:	b2d2      	uxtb	r2, r2
 801463e:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8014640:	69fb      	ldr	r3, [r7, #28]
 8014642:	2201      	movs	r2, #1
 8014644:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8014646:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 801464a:	4618      	mov	r0, r3
 801464c:	3730      	adds	r7, #48	@ 0x30
 801464e:	46bd      	mov	sp, r7
 8014650:	bd80      	pop	{r7, pc}
 8014652:	bf00      	nop
 8014654:	4ec4ec4f 	.word	0x4ec4ec4f

08014658 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8014658:	b580      	push	{r7, lr}
 801465a:	b08a      	sub	sp, #40	@ 0x28
 801465c:	af00      	add	r7, sp, #0
 801465e:	6078      	str	r0, [r7, #4]
 8014660:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8014662:	683b      	ldr	r3, [r7, #0]
 8014664:	681b      	ldr	r3, [r3, #0]
 8014666:	613b      	str	r3, [r7, #16]
 8014668:	687b      	ldr	r3, [r7, #4]
 801466a:	681b      	ldr	r3, [r3, #0]
 801466c:	68db      	ldr	r3, [r3, #12]
 801466e:	60fb      	str	r3, [r7, #12]
 8014670:	2300      	movs	r3, #0
 8014672:	617b      	str	r3, [r7, #20]
 8014674:	697b      	ldr	r3, [r7, #20]
 8014676:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8014678:	69bb      	ldr	r3, [r7, #24]
 801467a:	1c5a      	adds	r2, r3, #1
 801467c:	61ba      	str	r2, [r7, #24]
 801467e:	693a      	ldr	r2, [r7, #16]
 8014680:	4413      	add	r3, r2
 8014682:	781b      	ldrb	r3, [r3, #0]
 8014684:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8014686:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014688:	2b1f      	cmp	r3, #31
 801468a:	d940      	bls.n	801470e <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 801468c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801468e:	2b2f      	cmp	r3, #47	@ 0x2f
 8014690:	d006      	beq.n	80146a0 <create_name+0x48>
 8014692:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014694:	2b5c      	cmp	r3, #92	@ 0x5c
 8014696:	d110      	bne.n	80146ba <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8014698:	e002      	b.n	80146a0 <create_name+0x48>
 801469a:	69bb      	ldr	r3, [r7, #24]
 801469c:	3301      	adds	r3, #1
 801469e:	61bb      	str	r3, [r7, #24]
 80146a0:	693a      	ldr	r2, [r7, #16]
 80146a2:	69bb      	ldr	r3, [r7, #24]
 80146a4:	4413      	add	r3, r2
 80146a6:	781b      	ldrb	r3, [r3, #0]
 80146a8:	2b2f      	cmp	r3, #47	@ 0x2f
 80146aa:	d0f6      	beq.n	801469a <create_name+0x42>
 80146ac:	693a      	ldr	r2, [r7, #16]
 80146ae:	69bb      	ldr	r3, [r7, #24]
 80146b0:	4413      	add	r3, r2
 80146b2:	781b      	ldrb	r3, [r3, #0]
 80146b4:	2b5c      	cmp	r3, #92	@ 0x5c
 80146b6:	d0f0      	beq.n	801469a <create_name+0x42>
			break;
 80146b8:	e02a      	b.n	8014710 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 80146ba:	697b      	ldr	r3, [r7, #20]
 80146bc:	2bfe      	cmp	r3, #254	@ 0xfe
 80146be:	d901      	bls.n	80146c4 <create_name+0x6c>
 80146c0:	2306      	movs	r3, #6
 80146c2:	e17d      	b.n	80149c0 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 80146c4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80146c6:	b2db      	uxtb	r3, r3
 80146c8:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 80146ca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80146cc:	2101      	movs	r1, #1
 80146ce:	4618      	mov	r0, r3
 80146d0:	f001 fb8e 	bl	8015df0 <ff_convert>
 80146d4:	4603      	mov	r3, r0
 80146d6:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 80146d8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80146da:	2b00      	cmp	r3, #0
 80146dc:	d101      	bne.n	80146e2 <create_name+0x8a>
 80146de:	2306      	movs	r3, #6
 80146e0:	e16e      	b.n	80149c0 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 80146e2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80146e4:	2b7f      	cmp	r3, #127	@ 0x7f
 80146e6:	d809      	bhi.n	80146fc <create_name+0xa4>
 80146e8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80146ea:	4619      	mov	r1, r3
 80146ec:	488d      	ldr	r0, [pc, #564]	@ (8014924 <create_name+0x2cc>)
 80146ee:	f7fe fd63 	bl	80131b8 <chk_chr>
 80146f2:	4603      	mov	r3, r0
 80146f4:	2b00      	cmp	r3, #0
 80146f6:	d001      	beq.n	80146fc <create_name+0xa4>
 80146f8:	2306      	movs	r3, #6
 80146fa:	e161      	b.n	80149c0 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 80146fc:	697b      	ldr	r3, [r7, #20]
 80146fe:	1c5a      	adds	r2, r3, #1
 8014700:	617a      	str	r2, [r7, #20]
 8014702:	005b      	lsls	r3, r3, #1
 8014704:	68fa      	ldr	r2, [r7, #12]
 8014706:	4413      	add	r3, r2
 8014708:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801470a:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 801470c:	e7b4      	b.n	8014678 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 801470e:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8014710:	693a      	ldr	r2, [r7, #16]
 8014712:	69bb      	ldr	r3, [r7, #24]
 8014714:	441a      	add	r2, r3
 8014716:	683b      	ldr	r3, [r7, #0]
 8014718:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 801471a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801471c:	2b1f      	cmp	r3, #31
 801471e:	d801      	bhi.n	8014724 <create_name+0xcc>
 8014720:	2304      	movs	r3, #4
 8014722:	e000      	b.n	8014726 <create_name+0xce>
 8014724:	2300      	movs	r3, #0
 8014726:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 801472a:	e011      	b.n	8014750 <create_name+0xf8>
		w = lfn[di - 1];
 801472c:	697b      	ldr	r3, [r7, #20]
 801472e:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8014732:	3b01      	subs	r3, #1
 8014734:	005b      	lsls	r3, r3, #1
 8014736:	68fa      	ldr	r2, [r7, #12]
 8014738:	4413      	add	r3, r2
 801473a:	881b      	ldrh	r3, [r3, #0]
 801473c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 801473e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014740:	2b20      	cmp	r3, #32
 8014742:	d002      	beq.n	801474a <create_name+0xf2>
 8014744:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014746:	2b2e      	cmp	r3, #46	@ 0x2e
 8014748:	d106      	bne.n	8014758 <create_name+0x100>
		di--;
 801474a:	697b      	ldr	r3, [r7, #20]
 801474c:	3b01      	subs	r3, #1
 801474e:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8014750:	697b      	ldr	r3, [r7, #20]
 8014752:	2b00      	cmp	r3, #0
 8014754:	d1ea      	bne.n	801472c <create_name+0xd4>
 8014756:	e000      	b.n	801475a <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8014758:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 801475a:	697b      	ldr	r3, [r7, #20]
 801475c:	005b      	lsls	r3, r3, #1
 801475e:	68fa      	ldr	r2, [r7, #12]
 8014760:	4413      	add	r3, r2
 8014762:	2200      	movs	r2, #0
 8014764:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8014766:	697b      	ldr	r3, [r7, #20]
 8014768:	2b00      	cmp	r3, #0
 801476a:	d101      	bne.n	8014770 <create_name+0x118>
 801476c:	2306      	movs	r3, #6
 801476e:	e127      	b.n	80149c0 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8014770:	687b      	ldr	r3, [r7, #4]
 8014772:	3324      	adds	r3, #36	@ 0x24
 8014774:	220b      	movs	r2, #11
 8014776:	2120      	movs	r1, #32
 8014778:	4618      	mov	r0, r3
 801477a:	f7fe fcdb 	bl	8013134 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 801477e:	2300      	movs	r3, #0
 8014780:	61bb      	str	r3, [r7, #24]
 8014782:	e002      	b.n	801478a <create_name+0x132>
 8014784:	69bb      	ldr	r3, [r7, #24]
 8014786:	3301      	adds	r3, #1
 8014788:	61bb      	str	r3, [r7, #24]
 801478a:	69bb      	ldr	r3, [r7, #24]
 801478c:	005b      	lsls	r3, r3, #1
 801478e:	68fa      	ldr	r2, [r7, #12]
 8014790:	4413      	add	r3, r2
 8014792:	881b      	ldrh	r3, [r3, #0]
 8014794:	2b20      	cmp	r3, #32
 8014796:	d0f5      	beq.n	8014784 <create_name+0x12c>
 8014798:	69bb      	ldr	r3, [r7, #24]
 801479a:	005b      	lsls	r3, r3, #1
 801479c:	68fa      	ldr	r2, [r7, #12]
 801479e:	4413      	add	r3, r2
 80147a0:	881b      	ldrh	r3, [r3, #0]
 80147a2:	2b2e      	cmp	r3, #46	@ 0x2e
 80147a4:	d0ee      	beq.n	8014784 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 80147a6:	69bb      	ldr	r3, [r7, #24]
 80147a8:	2b00      	cmp	r3, #0
 80147aa:	d009      	beq.n	80147c0 <create_name+0x168>
 80147ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80147b0:	f043 0303 	orr.w	r3, r3, #3
 80147b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 80147b8:	e002      	b.n	80147c0 <create_name+0x168>
 80147ba:	697b      	ldr	r3, [r7, #20]
 80147bc:	3b01      	subs	r3, #1
 80147be:	617b      	str	r3, [r7, #20]
 80147c0:	697b      	ldr	r3, [r7, #20]
 80147c2:	2b00      	cmp	r3, #0
 80147c4:	d009      	beq.n	80147da <create_name+0x182>
 80147c6:	697b      	ldr	r3, [r7, #20]
 80147c8:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80147cc:	3b01      	subs	r3, #1
 80147ce:	005b      	lsls	r3, r3, #1
 80147d0:	68fa      	ldr	r2, [r7, #12]
 80147d2:	4413      	add	r3, r2
 80147d4:	881b      	ldrh	r3, [r3, #0]
 80147d6:	2b2e      	cmp	r3, #46	@ 0x2e
 80147d8:	d1ef      	bne.n	80147ba <create_name+0x162>

	i = b = 0; ni = 8;
 80147da:	2300      	movs	r3, #0
 80147dc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80147e0:	2300      	movs	r3, #0
 80147e2:	623b      	str	r3, [r7, #32]
 80147e4:	2308      	movs	r3, #8
 80147e6:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 80147e8:	69bb      	ldr	r3, [r7, #24]
 80147ea:	1c5a      	adds	r2, r3, #1
 80147ec:	61ba      	str	r2, [r7, #24]
 80147ee:	005b      	lsls	r3, r3, #1
 80147f0:	68fa      	ldr	r2, [r7, #12]
 80147f2:	4413      	add	r3, r2
 80147f4:	881b      	ldrh	r3, [r3, #0]
 80147f6:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 80147f8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80147fa:	2b00      	cmp	r3, #0
 80147fc:	f000 8090 	beq.w	8014920 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8014800:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014802:	2b20      	cmp	r3, #32
 8014804:	d006      	beq.n	8014814 <create_name+0x1bc>
 8014806:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014808:	2b2e      	cmp	r3, #46	@ 0x2e
 801480a:	d10a      	bne.n	8014822 <create_name+0x1ca>
 801480c:	69ba      	ldr	r2, [r7, #24]
 801480e:	697b      	ldr	r3, [r7, #20]
 8014810:	429a      	cmp	r2, r3
 8014812:	d006      	beq.n	8014822 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8014814:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014818:	f043 0303 	orr.w	r3, r3, #3
 801481c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8014820:	e07d      	b.n	801491e <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8014822:	6a3a      	ldr	r2, [r7, #32]
 8014824:	69fb      	ldr	r3, [r7, #28]
 8014826:	429a      	cmp	r2, r3
 8014828:	d203      	bcs.n	8014832 <create_name+0x1da>
 801482a:	69ba      	ldr	r2, [r7, #24]
 801482c:	697b      	ldr	r3, [r7, #20]
 801482e:	429a      	cmp	r2, r3
 8014830:	d123      	bne.n	801487a <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8014832:	69fb      	ldr	r3, [r7, #28]
 8014834:	2b0b      	cmp	r3, #11
 8014836:	d106      	bne.n	8014846 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8014838:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801483c:	f043 0303 	orr.w	r3, r3, #3
 8014840:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8014844:	e075      	b.n	8014932 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8014846:	69ba      	ldr	r2, [r7, #24]
 8014848:	697b      	ldr	r3, [r7, #20]
 801484a:	429a      	cmp	r2, r3
 801484c:	d005      	beq.n	801485a <create_name+0x202>
 801484e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014852:	f043 0303 	orr.w	r3, r3, #3
 8014856:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 801485a:	69ba      	ldr	r2, [r7, #24]
 801485c:	697b      	ldr	r3, [r7, #20]
 801485e:	429a      	cmp	r2, r3
 8014860:	d866      	bhi.n	8014930 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8014862:	697b      	ldr	r3, [r7, #20]
 8014864:	61bb      	str	r3, [r7, #24]
 8014866:	2308      	movs	r3, #8
 8014868:	623b      	str	r3, [r7, #32]
 801486a:	230b      	movs	r3, #11
 801486c:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 801486e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014872:	009b      	lsls	r3, r3, #2
 8014874:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8014878:	e051      	b.n	801491e <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 801487a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801487c:	2b7f      	cmp	r3, #127	@ 0x7f
 801487e:	d914      	bls.n	80148aa <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8014880:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014882:	2100      	movs	r1, #0
 8014884:	4618      	mov	r0, r3
 8014886:	f001 fab3 	bl	8015df0 <ff_convert>
 801488a:	4603      	mov	r3, r0
 801488c:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 801488e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014890:	2b00      	cmp	r3, #0
 8014892:	d004      	beq.n	801489e <create_name+0x246>
 8014894:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014896:	3b80      	subs	r3, #128	@ 0x80
 8014898:	4a23      	ldr	r2, [pc, #140]	@ (8014928 <create_name+0x2d0>)
 801489a:	5cd3      	ldrb	r3, [r2, r3]
 801489c:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 801489e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80148a2:	f043 0302 	orr.w	r3, r3, #2
 80148a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 80148aa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80148ac:	2b00      	cmp	r3, #0
 80148ae:	d007      	beq.n	80148c0 <create_name+0x268>
 80148b0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80148b2:	4619      	mov	r1, r3
 80148b4:	481d      	ldr	r0, [pc, #116]	@ (801492c <create_name+0x2d4>)
 80148b6:	f7fe fc7f 	bl	80131b8 <chk_chr>
 80148ba:	4603      	mov	r3, r0
 80148bc:	2b00      	cmp	r3, #0
 80148be:	d008      	beq.n	80148d2 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 80148c0:	235f      	movs	r3, #95	@ 0x5f
 80148c2:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80148c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80148c8:	f043 0303 	orr.w	r3, r3, #3
 80148cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80148d0:	e01b      	b.n	801490a <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 80148d2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80148d4:	2b40      	cmp	r3, #64	@ 0x40
 80148d6:	d909      	bls.n	80148ec <create_name+0x294>
 80148d8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80148da:	2b5a      	cmp	r3, #90	@ 0x5a
 80148dc:	d806      	bhi.n	80148ec <create_name+0x294>
					b |= 2;
 80148de:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80148e2:	f043 0302 	orr.w	r3, r3, #2
 80148e6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80148ea:	e00e      	b.n	801490a <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 80148ec:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80148ee:	2b60      	cmp	r3, #96	@ 0x60
 80148f0:	d90b      	bls.n	801490a <create_name+0x2b2>
 80148f2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80148f4:	2b7a      	cmp	r3, #122	@ 0x7a
 80148f6:	d808      	bhi.n	801490a <create_name+0x2b2>
						b |= 1; w -= 0x20;
 80148f8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80148fc:	f043 0301 	orr.w	r3, r3, #1
 8014900:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8014904:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014906:	3b20      	subs	r3, #32
 8014908:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 801490a:	6a3b      	ldr	r3, [r7, #32]
 801490c:	1c5a      	adds	r2, r3, #1
 801490e:	623a      	str	r2, [r7, #32]
 8014910:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8014912:	b2d1      	uxtb	r1, r2
 8014914:	687a      	ldr	r2, [r7, #4]
 8014916:	4413      	add	r3, r2
 8014918:	460a      	mov	r2, r1
 801491a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 801491e:	e763      	b.n	80147e8 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8014920:	bf00      	nop
 8014922:	e006      	b.n	8014932 <create_name+0x2da>
 8014924:	08019a28 	.word	0x08019a28
 8014928:	0801b5d4 	.word	0x0801b5d4
 801492c:	08019a34 	.word	0x08019a34
			if (si > di) break;			/* No extension */
 8014930:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8014932:	687b      	ldr	r3, [r7, #4]
 8014934:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8014938:	2be5      	cmp	r3, #229	@ 0xe5
 801493a:	d103      	bne.n	8014944 <create_name+0x2ec>
 801493c:	687b      	ldr	r3, [r7, #4]
 801493e:	2205      	movs	r2, #5
 8014940:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 8014944:	69fb      	ldr	r3, [r7, #28]
 8014946:	2b08      	cmp	r3, #8
 8014948:	d104      	bne.n	8014954 <create_name+0x2fc>
 801494a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801494e:	009b      	lsls	r3, r3, #2
 8014950:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8014954:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014958:	f003 030c 	and.w	r3, r3, #12
 801495c:	2b0c      	cmp	r3, #12
 801495e:	d005      	beq.n	801496c <create_name+0x314>
 8014960:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014964:	f003 0303 	and.w	r3, r3, #3
 8014968:	2b03      	cmp	r3, #3
 801496a:	d105      	bne.n	8014978 <create_name+0x320>
 801496c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014970:	f043 0302 	orr.w	r3, r3, #2
 8014974:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8014978:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801497c:	f003 0302 	and.w	r3, r3, #2
 8014980:	2b00      	cmp	r3, #0
 8014982:	d117      	bne.n	80149b4 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8014984:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014988:	f003 0303 	and.w	r3, r3, #3
 801498c:	2b01      	cmp	r3, #1
 801498e:	d105      	bne.n	801499c <create_name+0x344>
 8014990:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014994:	f043 0310 	orr.w	r3, r3, #16
 8014998:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 801499c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80149a0:	f003 030c 	and.w	r3, r3, #12
 80149a4:	2b04      	cmp	r3, #4
 80149a6:	d105      	bne.n	80149b4 <create_name+0x35c>
 80149a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80149ac:	f043 0308 	orr.w	r3, r3, #8
 80149b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 80149b4:	687b      	ldr	r3, [r7, #4]
 80149b6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80149ba:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 80149be:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 80149c0:	4618      	mov	r0, r3
 80149c2:	3728      	adds	r7, #40	@ 0x28
 80149c4:	46bd      	mov	sp, r7
 80149c6:	bd80      	pop	{r7, pc}

080149c8 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80149c8:	b580      	push	{r7, lr}
 80149ca:	b086      	sub	sp, #24
 80149cc:	af00      	add	r7, sp, #0
 80149ce:	6078      	str	r0, [r7, #4]
 80149d0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80149d2:	687b      	ldr	r3, [r7, #4]
 80149d4:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80149d6:	693b      	ldr	r3, [r7, #16]
 80149d8:	681b      	ldr	r3, [r3, #0]
 80149da:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80149dc:	e002      	b.n	80149e4 <follow_path+0x1c>
 80149de:	683b      	ldr	r3, [r7, #0]
 80149e0:	3301      	adds	r3, #1
 80149e2:	603b      	str	r3, [r7, #0]
 80149e4:	683b      	ldr	r3, [r7, #0]
 80149e6:	781b      	ldrb	r3, [r3, #0]
 80149e8:	2b2f      	cmp	r3, #47	@ 0x2f
 80149ea:	d0f8      	beq.n	80149de <follow_path+0x16>
 80149ec:	683b      	ldr	r3, [r7, #0]
 80149ee:	781b      	ldrb	r3, [r3, #0]
 80149f0:	2b5c      	cmp	r3, #92	@ 0x5c
 80149f2:	d0f4      	beq.n	80149de <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80149f4:	693b      	ldr	r3, [r7, #16]
 80149f6:	2200      	movs	r2, #0
 80149f8:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80149fa:	683b      	ldr	r3, [r7, #0]
 80149fc:	781b      	ldrb	r3, [r3, #0]
 80149fe:	2b1f      	cmp	r3, #31
 8014a00:	d80a      	bhi.n	8014a18 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8014a02:	687b      	ldr	r3, [r7, #4]
 8014a04:	2280      	movs	r2, #128	@ 0x80
 8014a06:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8014a0a:	2100      	movs	r1, #0
 8014a0c:	6878      	ldr	r0, [r7, #4]
 8014a0e:	f7ff f91c 	bl	8013c4a <dir_sdi>
 8014a12:	4603      	mov	r3, r0
 8014a14:	75fb      	strb	r3, [r7, #23]
 8014a16:	e043      	b.n	8014aa0 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8014a18:	463b      	mov	r3, r7
 8014a1a:	4619      	mov	r1, r3
 8014a1c:	6878      	ldr	r0, [r7, #4]
 8014a1e:	f7ff fe1b 	bl	8014658 <create_name>
 8014a22:	4603      	mov	r3, r0
 8014a24:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8014a26:	7dfb      	ldrb	r3, [r7, #23]
 8014a28:	2b00      	cmp	r3, #0
 8014a2a:	d134      	bne.n	8014a96 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8014a2c:	6878      	ldr	r0, [r7, #4]
 8014a2e:	f7ff fc5a 	bl	80142e6 <dir_find>
 8014a32:	4603      	mov	r3, r0
 8014a34:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8014a36:	687b      	ldr	r3, [r7, #4]
 8014a38:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8014a3c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8014a3e:	7dfb      	ldrb	r3, [r7, #23]
 8014a40:	2b00      	cmp	r3, #0
 8014a42:	d00a      	beq.n	8014a5a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8014a44:	7dfb      	ldrb	r3, [r7, #23]
 8014a46:	2b04      	cmp	r3, #4
 8014a48:	d127      	bne.n	8014a9a <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8014a4a:	7afb      	ldrb	r3, [r7, #11]
 8014a4c:	f003 0304 	and.w	r3, r3, #4
 8014a50:	2b00      	cmp	r3, #0
 8014a52:	d122      	bne.n	8014a9a <follow_path+0xd2>
 8014a54:	2305      	movs	r3, #5
 8014a56:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8014a58:	e01f      	b.n	8014a9a <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8014a5a:	7afb      	ldrb	r3, [r7, #11]
 8014a5c:	f003 0304 	and.w	r3, r3, #4
 8014a60:	2b00      	cmp	r3, #0
 8014a62:	d11c      	bne.n	8014a9e <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8014a64:	693b      	ldr	r3, [r7, #16]
 8014a66:	799b      	ldrb	r3, [r3, #6]
 8014a68:	f003 0310 	and.w	r3, r3, #16
 8014a6c:	2b00      	cmp	r3, #0
 8014a6e:	d102      	bne.n	8014a76 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8014a70:	2305      	movs	r3, #5
 8014a72:	75fb      	strb	r3, [r7, #23]
 8014a74:	e014      	b.n	8014aa0 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8014a76:	68fb      	ldr	r3, [r7, #12]
 8014a78:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014a7c:	687b      	ldr	r3, [r7, #4]
 8014a7e:	695b      	ldr	r3, [r3, #20]
 8014a80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014a84:	4413      	add	r3, r2
 8014a86:	4619      	mov	r1, r3
 8014a88:	68f8      	ldr	r0, [r7, #12]
 8014a8a:	f7ff fa65 	bl	8013f58 <ld_clust>
 8014a8e:	4602      	mov	r2, r0
 8014a90:	693b      	ldr	r3, [r7, #16]
 8014a92:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8014a94:	e7c0      	b.n	8014a18 <follow_path+0x50>
			if (res != FR_OK) break;
 8014a96:	bf00      	nop
 8014a98:	e002      	b.n	8014aa0 <follow_path+0xd8>
				break;
 8014a9a:	bf00      	nop
 8014a9c:	e000      	b.n	8014aa0 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8014a9e:	bf00      	nop
			}
		}
	}

	return res;
 8014aa0:	7dfb      	ldrb	r3, [r7, #23]
}
 8014aa2:	4618      	mov	r0, r3
 8014aa4:	3718      	adds	r7, #24
 8014aa6:	46bd      	mov	sp, r7
 8014aa8:	bd80      	pop	{r7, pc}

08014aaa <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8014aaa:	b480      	push	{r7}
 8014aac:	b087      	sub	sp, #28
 8014aae:	af00      	add	r7, sp, #0
 8014ab0:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8014ab2:	f04f 33ff 	mov.w	r3, #4294967295
 8014ab6:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8014ab8:	687b      	ldr	r3, [r7, #4]
 8014aba:	681b      	ldr	r3, [r3, #0]
 8014abc:	2b00      	cmp	r3, #0
 8014abe:	d031      	beq.n	8014b24 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8014ac0:	687b      	ldr	r3, [r7, #4]
 8014ac2:	681b      	ldr	r3, [r3, #0]
 8014ac4:	617b      	str	r3, [r7, #20]
 8014ac6:	e002      	b.n	8014ace <get_ldnumber+0x24>
 8014ac8:	697b      	ldr	r3, [r7, #20]
 8014aca:	3301      	adds	r3, #1
 8014acc:	617b      	str	r3, [r7, #20]
 8014ace:	697b      	ldr	r3, [r7, #20]
 8014ad0:	781b      	ldrb	r3, [r3, #0]
 8014ad2:	2b1f      	cmp	r3, #31
 8014ad4:	d903      	bls.n	8014ade <get_ldnumber+0x34>
 8014ad6:	697b      	ldr	r3, [r7, #20]
 8014ad8:	781b      	ldrb	r3, [r3, #0]
 8014ada:	2b3a      	cmp	r3, #58	@ 0x3a
 8014adc:	d1f4      	bne.n	8014ac8 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8014ade:	697b      	ldr	r3, [r7, #20]
 8014ae0:	781b      	ldrb	r3, [r3, #0]
 8014ae2:	2b3a      	cmp	r3, #58	@ 0x3a
 8014ae4:	d11c      	bne.n	8014b20 <get_ldnumber+0x76>
			tp = *path;
 8014ae6:	687b      	ldr	r3, [r7, #4]
 8014ae8:	681b      	ldr	r3, [r3, #0]
 8014aea:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8014aec:	68fb      	ldr	r3, [r7, #12]
 8014aee:	1c5a      	adds	r2, r3, #1
 8014af0:	60fa      	str	r2, [r7, #12]
 8014af2:	781b      	ldrb	r3, [r3, #0]
 8014af4:	3b30      	subs	r3, #48	@ 0x30
 8014af6:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8014af8:	68bb      	ldr	r3, [r7, #8]
 8014afa:	2b09      	cmp	r3, #9
 8014afc:	d80e      	bhi.n	8014b1c <get_ldnumber+0x72>
 8014afe:	68fa      	ldr	r2, [r7, #12]
 8014b00:	697b      	ldr	r3, [r7, #20]
 8014b02:	429a      	cmp	r2, r3
 8014b04:	d10a      	bne.n	8014b1c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8014b06:	68bb      	ldr	r3, [r7, #8]
 8014b08:	2b00      	cmp	r3, #0
 8014b0a:	d107      	bne.n	8014b1c <get_ldnumber+0x72>
					vol = (int)i;
 8014b0c:	68bb      	ldr	r3, [r7, #8]
 8014b0e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8014b10:	697b      	ldr	r3, [r7, #20]
 8014b12:	3301      	adds	r3, #1
 8014b14:	617b      	str	r3, [r7, #20]
 8014b16:	687b      	ldr	r3, [r7, #4]
 8014b18:	697a      	ldr	r2, [r7, #20]
 8014b1a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8014b1c:	693b      	ldr	r3, [r7, #16]
 8014b1e:	e002      	b.n	8014b26 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8014b20:	2300      	movs	r3, #0
 8014b22:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8014b24:	693b      	ldr	r3, [r7, #16]
}
 8014b26:	4618      	mov	r0, r3
 8014b28:	371c      	adds	r7, #28
 8014b2a:	46bd      	mov	sp, r7
 8014b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b30:	4770      	bx	lr
	...

08014b34 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8014b34:	b580      	push	{r7, lr}
 8014b36:	b082      	sub	sp, #8
 8014b38:	af00      	add	r7, sp, #0
 8014b3a:	6078      	str	r0, [r7, #4]
 8014b3c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8014b3e:	687b      	ldr	r3, [r7, #4]
 8014b40:	2200      	movs	r2, #0
 8014b42:	70da      	strb	r2, [r3, #3]
 8014b44:	687b      	ldr	r3, [r7, #4]
 8014b46:	f04f 32ff 	mov.w	r2, #4294967295
 8014b4a:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8014b4c:	6839      	ldr	r1, [r7, #0]
 8014b4e:	6878      	ldr	r0, [r7, #4]
 8014b50:	f7fe fcfe 	bl	8013550 <move_window>
 8014b54:	4603      	mov	r3, r0
 8014b56:	2b00      	cmp	r3, #0
 8014b58:	d001      	beq.n	8014b5e <check_fs+0x2a>
 8014b5a:	2304      	movs	r3, #4
 8014b5c:	e038      	b.n	8014bd0 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8014b5e:	687b      	ldr	r3, [r7, #4]
 8014b60:	3334      	adds	r3, #52	@ 0x34
 8014b62:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8014b66:	4618      	mov	r0, r3
 8014b68:	f7fe fa40 	bl	8012fec <ld_word>
 8014b6c:	4603      	mov	r3, r0
 8014b6e:	461a      	mov	r2, r3
 8014b70:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8014b74:	429a      	cmp	r2, r3
 8014b76:	d001      	beq.n	8014b7c <check_fs+0x48>
 8014b78:	2303      	movs	r3, #3
 8014b7a:	e029      	b.n	8014bd0 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8014b7c:	687b      	ldr	r3, [r7, #4]
 8014b7e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8014b82:	2be9      	cmp	r3, #233	@ 0xe9
 8014b84:	d009      	beq.n	8014b9a <check_fs+0x66>
 8014b86:	687b      	ldr	r3, [r7, #4]
 8014b88:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8014b8c:	2beb      	cmp	r3, #235	@ 0xeb
 8014b8e:	d11e      	bne.n	8014bce <check_fs+0x9a>
 8014b90:	687b      	ldr	r3, [r7, #4]
 8014b92:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8014b96:	2b90      	cmp	r3, #144	@ 0x90
 8014b98:	d119      	bne.n	8014bce <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8014b9a:	687b      	ldr	r3, [r7, #4]
 8014b9c:	3334      	adds	r3, #52	@ 0x34
 8014b9e:	3336      	adds	r3, #54	@ 0x36
 8014ba0:	4618      	mov	r0, r3
 8014ba2:	f7fe fa3c 	bl	801301e <ld_dword>
 8014ba6:	4603      	mov	r3, r0
 8014ba8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8014bac:	4a0a      	ldr	r2, [pc, #40]	@ (8014bd8 <check_fs+0xa4>)
 8014bae:	4293      	cmp	r3, r2
 8014bb0:	d101      	bne.n	8014bb6 <check_fs+0x82>
 8014bb2:	2300      	movs	r3, #0
 8014bb4:	e00c      	b.n	8014bd0 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8014bb6:	687b      	ldr	r3, [r7, #4]
 8014bb8:	3334      	adds	r3, #52	@ 0x34
 8014bba:	3352      	adds	r3, #82	@ 0x52
 8014bbc:	4618      	mov	r0, r3
 8014bbe:	f7fe fa2e 	bl	801301e <ld_dword>
 8014bc2:	4603      	mov	r3, r0
 8014bc4:	4a05      	ldr	r2, [pc, #20]	@ (8014bdc <check_fs+0xa8>)
 8014bc6:	4293      	cmp	r3, r2
 8014bc8:	d101      	bne.n	8014bce <check_fs+0x9a>
 8014bca:	2300      	movs	r3, #0
 8014bcc:	e000      	b.n	8014bd0 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8014bce:	2302      	movs	r3, #2
}
 8014bd0:	4618      	mov	r0, r3
 8014bd2:	3708      	adds	r7, #8
 8014bd4:	46bd      	mov	sp, r7
 8014bd6:	bd80      	pop	{r7, pc}
 8014bd8:	00544146 	.word	0x00544146
 8014bdc:	33544146 	.word	0x33544146

08014be0 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8014be0:	b580      	push	{r7, lr}
 8014be2:	b096      	sub	sp, #88	@ 0x58
 8014be4:	af00      	add	r7, sp, #0
 8014be6:	60f8      	str	r0, [r7, #12]
 8014be8:	60b9      	str	r1, [r7, #8]
 8014bea:	4613      	mov	r3, r2
 8014bec:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8014bee:	68bb      	ldr	r3, [r7, #8]
 8014bf0:	2200      	movs	r2, #0
 8014bf2:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8014bf4:	68f8      	ldr	r0, [r7, #12]
 8014bf6:	f7ff ff58 	bl	8014aaa <get_ldnumber>
 8014bfa:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8014bfc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014bfe:	2b00      	cmp	r3, #0
 8014c00:	da01      	bge.n	8014c06 <find_volume+0x26>
 8014c02:	230b      	movs	r3, #11
 8014c04:	e230      	b.n	8015068 <find_volume+0x488>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8014c06:	4aa1      	ldr	r2, [pc, #644]	@ (8014e8c <find_volume+0x2ac>)
 8014c08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014c0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014c0e:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8014c10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014c12:	2b00      	cmp	r3, #0
 8014c14:	d101      	bne.n	8014c1a <find_volume+0x3a>
 8014c16:	230c      	movs	r3, #12
 8014c18:	e226      	b.n	8015068 <find_volume+0x488>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8014c1a:	68bb      	ldr	r3, [r7, #8]
 8014c1c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014c1e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8014c20:	79fb      	ldrb	r3, [r7, #7]
 8014c22:	f023 0301 	bic.w	r3, r3, #1
 8014c26:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8014c28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014c2a:	781b      	ldrb	r3, [r3, #0]
 8014c2c:	2b00      	cmp	r3, #0
 8014c2e:	d01a      	beq.n	8014c66 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8014c30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014c32:	785b      	ldrb	r3, [r3, #1]
 8014c34:	4618      	mov	r0, r3
 8014c36:	f7fe f93b 	bl	8012eb0 <disk_status>
 8014c3a:	4603      	mov	r3, r0
 8014c3c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8014c40:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8014c44:	f003 0301 	and.w	r3, r3, #1
 8014c48:	2b00      	cmp	r3, #0
 8014c4a:	d10c      	bne.n	8014c66 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8014c4c:	79fb      	ldrb	r3, [r7, #7]
 8014c4e:	2b00      	cmp	r3, #0
 8014c50:	d007      	beq.n	8014c62 <find_volume+0x82>
 8014c52:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8014c56:	f003 0304 	and.w	r3, r3, #4
 8014c5a:	2b00      	cmp	r3, #0
 8014c5c:	d001      	beq.n	8014c62 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8014c5e:	230a      	movs	r3, #10
 8014c60:	e202      	b.n	8015068 <find_volume+0x488>
			}
			return FR_OK;				/* The file system object is valid */
 8014c62:	2300      	movs	r3, #0
 8014c64:	e200      	b.n	8015068 <find_volume+0x488>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8014c66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014c68:	2200      	movs	r2, #0
 8014c6a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8014c6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014c6e:	b2da      	uxtb	r2, r3
 8014c70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014c72:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8014c74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014c76:	785b      	ldrb	r3, [r3, #1]
 8014c78:	4618      	mov	r0, r3
 8014c7a:	f7fe f933 	bl	8012ee4 <disk_initialize>
 8014c7e:	4603      	mov	r3, r0
 8014c80:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8014c84:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8014c88:	f003 0301 	and.w	r3, r3, #1
 8014c8c:	2b00      	cmp	r3, #0
 8014c8e:	d001      	beq.n	8014c94 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8014c90:	2303      	movs	r3, #3
 8014c92:	e1e9      	b.n	8015068 <find_volume+0x488>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8014c94:	79fb      	ldrb	r3, [r7, #7]
 8014c96:	2b00      	cmp	r3, #0
 8014c98:	d007      	beq.n	8014caa <find_volume+0xca>
 8014c9a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8014c9e:	f003 0304 	and.w	r3, r3, #4
 8014ca2:	2b00      	cmp	r3, #0
 8014ca4:	d001      	beq.n	8014caa <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8014ca6:	230a      	movs	r3, #10
 8014ca8:	e1de      	b.n	8015068 <find_volume+0x488>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8014caa:	2300      	movs	r3, #0
 8014cac:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8014cae:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8014cb0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8014cb2:	f7ff ff3f 	bl	8014b34 <check_fs>
 8014cb6:	4603      	mov	r3, r0
 8014cb8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8014cbc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8014cc0:	2b02      	cmp	r3, #2
 8014cc2:	d149      	bne.n	8014d58 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8014cc4:	2300      	movs	r3, #0
 8014cc6:	643b      	str	r3, [r7, #64]	@ 0x40
 8014cc8:	e01e      	b.n	8014d08 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8014cca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014ccc:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014cd0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014cd2:	011b      	lsls	r3, r3, #4
 8014cd4:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8014cd8:	4413      	add	r3, r2
 8014cda:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8014cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014cde:	3304      	adds	r3, #4
 8014ce0:	781b      	ldrb	r3, [r3, #0]
 8014ce2:	2b00      	cmp	r3, #0
 8014ce4:	d006      	beq.n	8014cf4 <find_volume+0x114>
 8014ce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014ce8:	3308      	adds	r3, #8
 8014cea:	4618      	mov	r0, r3
 8014cec:	f7fe f997 	bl	801301e <ld_dword>
 8014cf0:	4602      	mov	r2, r0
 8014cf2:	e000      	b.n	8014cf6 <find_volume+0x116>
 8014cf4:	2200      	movs	r2, #0
 8014cf6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014cf8:	009b      	lsls	r3, r3, #2
 8014cfa:	3358      	adds	r3, #88	@ 0x58
 8014cfc:	443b      	add	r3, r7
 8014cfe:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8014d02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014d04:	3301      	adds	r3, #1
 8014d06:	643b      	str	r3, [r7, #64]	@ 0x40
 8014d08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014d0a:	2b03      	cmp	r3, #3
 8014d0c:	d9dd      	bls.n	8014cca <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8014d0e:	2300      	movs	r3, #0
 8014d10:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8014d12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014d14:	2b00      	cmp	r3, #0
 8014d16:	d002      	beq.n	8014d1e <find_volume+0x13e>
 8014d18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014d1a:	3b01      	subs	r3, #1
 8014d1c:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8014d1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014d20:	009b      	lsls	r3, r3, #2
 8014d22:	3358      	adds	r3, #88	@ 0x58
 8014d24:	443b      	add	r3, r7
 8014d26:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8014d2a:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8014d2c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014d2e:	2b00      	cmp	r3, #0
 8014d30:	d005      	beq.n	8014d3e <find_volume+0x15e>
 8014d32:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8014d34:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8014d36:	f7ff fefd 	bl	8014b34 <check_fs>
 8014d3a:	4603      	mov	r3, r0
 8014d3c:	e000      	b.n	8014d40 <find_volume+0x160>
 8014d3e:	2303      	movs	r3, #3
 8014d40:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8014d44:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8014d48:	2b01      	cmp	r3, #1
 8014d4a:	d905      	bls.n	8014d58 <find_volume+0x178>
 8014d4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014d4e:	3301      	adds	r3, #1
 8014d50:	643b      	str	r3, [r7, #64]	@ 0x40
 8014d52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014d54:	2b03      	cmp	r3, #3
 8014d56:	d9e2      	bls.n	8014d1e <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8014d58:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8014d5c:	2b04      	cmp	r3, #4
 8014d5e:	d101      	bne.n	8014d64 <find_volume+0x184>
 8014d60:	2301      	movs	r3, #1
 8014d62:	e181      	b.n	8015068 <find_volume+0x488>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8014d64:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8014d68:	2b01      	cmp	r3, #1
 8014d6a:	d901      	bls.n	8014d70 <find_volume+0x190>
 8014d6c:	230d      	movs	r3, #13
 8014d6e:	e17b      	b.n	8015068 <find_volume+0x488>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8014d70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014d72:	3334      	adds	r3, #52	@ 0x34
 8014d74:	330b      	adds	r3, #11
 8014d76:	4618      	mov	r0, r3
 8014d78:	f7fe f938 	bl	8012fec <ld_word>
 8014d7c:	4603      	mov	r3, r0
 8014d7e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014d82:	d001      	beq.n	8014d88 <find_volume+0x1a8>
 8014d84:	230d      	movs	r3, #13
 8014d86:	e16f      	b.n	8015068 <find_volume+0x488>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8014d88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014d8a:	3334      	adds	r3, #52	@ 0x34
 8014d8c:	3316      	adds	r3, #22
 8014d8e:	4618      	mov	r0, r3
 8014d90:	f7fe f92c 	bl	8012fec <ld_word>
 8014d94:	4603      	mov	r3, r0
 8014d96:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8014d98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014d9a:	2b00      	cmp	r3, #0
 8014d9c:	d106      	bne.n	8014dac <find_volume+0x1cc>
 8014d9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014da0:	3334      	adds	r3, #52	@ 0x34
 8014da2:	3324      	adds	r3, #36	@ 0x24
 8014da4:	4618      	mov	r0, r3
 8014da6:	f7fe f93a 	bl	801301e <ld_dword>
 8014daa:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8014dac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014dae:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8014db0:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8014db2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014db4:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8014db8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014dba:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8014dbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014dbe:	789b      	ldrb	r3, [r3, #2]
 8014dc0:	2b01      	cmp	r3, #1
 8014dc2:	d005      	beq.n	8014dd0 <find_volume+0x1f0>
 8014dc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014dc6:	789b      	ldrb	r3, [r3, #2]
 8014dc8:	2b02      	cmp	r3, #2
 8014dca:	d001      	beq.n	8014dd0 <find_volume+0x1f0>
 8014dcc:	230d      	movs	r3, #13
 8014dce:	e14b      	b.n	8015068 <find_volume+0x488>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8014dd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014dd2:	789b      	ldrb	r3, [r3, #2]
 8014dd4:	461a      	mov	r2, r3
 8014dd6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014dd8:	fb02 f303 	mul.w	r3, r2, r3
 8014ddc:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8014dde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014de0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8014de4:	461a      	mov	r2, r3
 8014de6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014de8:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8014dea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014dec:	895b      	ldrh	r3, [r3, #10]
 8014dee:	2b00      	cmp	r3, #0
 8014df0:	d008      	beq.n	8014e04 <find_volume+0x224>
 8014df2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014df4:	895b      	ldrh	r3, [r3, #10]
 8014df6:	461a      	mov	r2, r3
 8014df8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014dfa:	895b      	ldrh	r3, [r3, #10]
 8014dfc:	3b01      	subs	r3, #1
 8014dfe:	4013      	ands	r3, r2
 8014e00:	2b00      	cmp	r3, #0
 8014e02:	d001      	beq.n	8014e08 <find_volume+0x228>
 8014e04:	230d      	movs	r3, #13
 8014e06:	e12f      	b.n	8015068 <find_volume+0x488>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8014e08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014e0a:	3334      	adds	r3, #52	@ 0x34
 8014e0c:	3311      	adds	r3, #17
 8014e0e:	4618      	mov	r0, r3
 8014e10:	f7fe f8ec 	bl	8012fec <ld_word>
 8014e14:	4603      	mov	r3, r0
 8014e16:	461a      	mov	r2, r3
 8014e18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014e1a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8014e1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014e1e:	891b      	ldrh	r3, [r3, #8]
 8014e20:	f003 030f 	and.w	r3, r3, #15
 8014e24:	b29b      	uxth	r3, r3
 8014e26:	2b00      	cmp	r3, #0
 8014e28:	d001      	beq.n	8014e2e <find_volume+0x24e>
 8014e2a:	230d      	movs	r3, #13
 8014e2c:	e11c      	b.n	8015068 <find_volume+0x488>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8014e2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014e30:	3334      	adds	r3, #52	@ 0x34
 8014e32:	3313      	adds	r3, #19
 8014e34:	4618      	mov	r0, r3
 8014e36:	f7fe f8d9 	bl	8012fec <ld_word>
 8014e3a:	4603      	mov	r3, r0
 8014e3c:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8014e3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014e40:	2b00      	cmp	r3, #0
 8014e42:	d106      	bne.n	8014e52 <find_volume+0x272>
 8014e44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014e46:	3334      	adds	r3, #52	@ 0x34
 8014e48:	3320      	adds	r3, #32
 8014e4a:	4618      	mov	r0, r3
 8014e4c:	f7fe f8e7 	bl	801301e <ld_dword>
 8014e50:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8014e52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014e54:	3334      	adds	r3, #52	@ 0x34
 8014e56:	330e      	adds	r3, #14
 8014e58:	4618      	mov	r0, r3
 8014e5a:	f7fe f8c7 	bl	8012fec <ld_word>
 8014e5e:	4603      	mov	r3, r0
 8014e60:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8014e62:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8014e64:	2b00      	cmp	r3, #0
 8014e66:	d101      	bne.n	8014e6c <find_volume+0x28c>
 8014e68:	230d      	movs	r3, #13
 8014e6a:	e0fd      	b.n	8015068 <find_volume+0x488>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8014e6c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8014e6e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014e70:	4413      	add	r3, r2
 8014e72:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014e74:	8912      	ldrh	r2, [r2, #8]
 8014e76:	0912      	lsrs	r2, r2, #4
 8014e78:	b292      	uxth	r2, r2
 8014e7a:	4413      	add	r3, r2
 8014e7c:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8014e7e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8014e80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e82:	429a      	cmp	r2, r3
 8014e84:	d204      	bcs.n	8014e90 <find_volume+0x2b0>
 8014e86:	230d      	movs	r3, #13
 8014e88:	e0ee      	b.n	8015068 <find_volume+0x488>
 8014e8a:	bf00      	nop
 8014e8c:	200028c4 	.word	0x200028c4
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8014e90:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8014e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e94:	1ad3      	subs	r3, r2, r3
 8014e96:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014e98:	8952      	ldrh	r2, [r2, #10]
 8014e9a:	fbb3 f3f2 	udiv	r3, r3, r2
 8014e9e:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8014ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014ea2:	2b00      	cmp	r3, #0
 8014ea4:	d101      	bne.n	8014eaa <find_volume+0x2ca>
 8014ea6:	230d      	movs	r3, #13
 8014ea8:	e0de      	b.n	8015068 <find_volume+0x488>
		fmt = FS_FAT32;
 8014eaa:	2303      	movs	r3, #3
 8014eac:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8014eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014eb2:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8014eb6:	4293      	cmp	r3, r2
 8014eb8:	d802      	bhi.n	8014ec0 <find_volume+0x2e0>
 8014eba:	2302      	movs	r3, #2
 8014ebc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8014ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014ec2:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8014ec6:	4293      	cmp	r3, r2
 8014ec8:	d802      	bhi.n	8014ed0 <find_volume+0x2f0>
 8014eca:	2301      	movs	r3, #1
 8014ecc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8014ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014ed2:	1c9a      	adds	r2, r3, #2
 8014ed4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014ed6:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8014ed8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014eda:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8014edc:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8014ede:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8014ee0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014ee2:	441a      	add	r2, r3
 8014ee4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014ee6:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8014ee8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8014eea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014eec:	441a      	add	r2, r3
 8014eee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014ef0:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 8014ef2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8014ef6:	2b03      	cmp	r3, #3
 8014ef8:	d11e      	bne.n	8014f38 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8014efa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014efc:	3334      	adds	r3, #52	@ 0x34
 8014efe:	332a      	adds	r3, #42	@ 0x2a
 8014f00:	4618      	mov	r0, r3
 8014f02:	f7fe f873 	bl	8012fec <ld_word>
 8014f06:	4603      	mov	r3, r0
 8014f08:	2b00      	cmp	r3, #0
 8014f0a:	d001      	beq.n	8014f10 <find_volume+0x330>
 8014f0c:	230d      	movs	r3, #13
 8014f0e:	e0ab      	b.n	8015068 <find_volume+0x488>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8014f10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014f12:	891b      	ldrh	r3, [r3, #8]
 8014f14:	2b00      	cmp	r3, #0
 8014f16:	d001      	beq.n	8014f1c <find_volume+0x33c>
 8014f18:	230d      	movs	r3, #13
 8014f1a:	e0a5      	b.n	8015068 <find_volume+0x488>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8014f1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014f1e:	3334      	adds	r3, #52	@ 0x34
 8014f20:	332c      	adds	r3, #44	@ 0x2c
 8014f22:	4618      	mov	r0, r3
 8014f24:	f7fe f87b 	bl	801301e <ld_dword>
 8014f28:	4602      	mov	r2, r0
 8014f2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014f2c:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8014f2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014f30:	699b      	ldr	r3, [r3, #24]
 8014f32:	009b      	lsls	r3, r3, #2
 8014f34:	647b      	str	r3, [r7, #68]	@ 0x44
 8014f36:	e01f      	b.n	8014f78 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8014f38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014f3a:	891b      	ldrh	r3, [r3, #8]
 8014f3c:	2b00      	cmp	r3, #0
 8014f3e:	d101      	bne.n	8014f44 <find_volume+0x364>
 8014f40:	230d      	movs	r3, #13
 8014f42:	e091      	b.n	8015068 <find_volume+0x488>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8014f44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014f46:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014f48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014f4a:	441a      	add	r2, r3
 8014f4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014f4e:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8014f50:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8014f54:	2b02      	cmp	r3, #2
 8014f56:	d103      	bne.n	8014f60 <find_volume+0x380>
 8014f58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014f5a:	699b      	ldr	r3, [r3, #24]
 8014f5c:	005b      	lsls	r3, r3, #1
 8014f5e:	e00a      	b.n	8014f76 <find_volume+0x396>
 8014f60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014f62:	699a      	ldr	r2, [r3, #24]
 8014f64:	4613      	mov	r3, r2
 8014f66:	005b      	lsls	r3, r3, #1
 8014f68:	4413      	add	r3, r2
 8014f6a:	085a      	lsrs	r2, r3, #1
 8014f6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014f6e:	699b      	ldr	r3, [r3, #24]
 8014f70:	f003 0301 	and.w	r3, r3, #1
 8014f74:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8014f76:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8014f78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014f7a:	69da      	ldr	r2, [r3, #28]
 8014f7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014f7e:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8014f82:	0a5b      	lsrs	r3, r3, #9
 8014f84:	429a      	cmp	r2, r3
 8014f86:	d201      	bcs.n	8014f8c <find_volume+0x3ac>
 8014f88:	230d      	movs	r3, #13
 8014f8a:	e06d      	b.n	8015068 <find_volume+0x488>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8014f8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014f8e:	f04f 32ff 	mov.w	r2, #4294967295
 8014f92:	615a      	str	r2, [r3, #20]
 8014f94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014f96:	695a      	ldr	r2, [r3, #20]
 8014f98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014f9a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8014f9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014f9e:	2280      	movs	r2, #128	@ 0x80
 8014fa0:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8014fa2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8014fa6:	2b03      	cmp	r3, #3
 8014fa8:	d149      	bne.n	801503e <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8014faa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014fac:	3334      	adds	r3, #52	@ 0x34
 8014fae:	3330      	adds	r3, #48	@ 0x30
 8014fb0:	4618      	mov	r0, r3
 8014fb2:	f7fe f81b 	bl	8012fec <ld_word>
 8014fb6:	4603      	mov	r3, r0
 8014fb8:	2b01      	cmp	r3, #1
 8014fba:	d140      	bne.n	801503e <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8014fbc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014fbe:	3301      	adds	r3, #1
 8014fc0:	4619      	mov	r1, r3
 8014fc2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8014fc4:	f7fe fac4 	bl	8013550 <move_window>
 8014fc8:	4603      	mov	r3, r0
 8014fca:	2b00      	cmp	r3, #0
 8014fcc:	d137      	bne.n	801503e <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8014fce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014fd0:	2200      	movs	r2, #0
 8014fd2:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8014fd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014fd6:	3334      	adds	r3, #52	@ 0x34
 8014fd8:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8014fdc:	4618      	mov	r0, r3
 8014fde:	f7fe f805 	bl	8012fec <ld_word>
 8014fe2:	4603      	mov	r3, r0
 8014fe4:	461a      	mov	r2, r3
 8014fe6:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8014fea:	429a      	cmp	r2, r3
 8014fec:	d127      	bne.n	801503e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8014fee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014ff0:	3334      	adds	r3, #52	@ 0x34
 8014ff2:	4618      	mov	r0, r3
 8014ff4:	f7fe f813 	bl	801301e <ld_dword>
 8014ff8:	4603      	mov	r3, r0
 8014ffa:	4a1d      	ldr	r2, [pc, #116]	@ (8015070 <find_volume+0x490>)
 8014ffc:	4293      	cmp	r3, r2
 8014ffe:	d11e      	bne.n	801503e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8015000:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015002:	3334      	adds	r3, #52	@ 0x34
 8015004:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8015008:	4618      	mov	r0, r3
 801500a:	f7fe f808 	bl	801301e <ld_dword>
 801500e:	4603      	mov	r3, r0
 8015010:	4a18      	ldr	r2, [pc, #96]	@ (8015074 <find_volume+0x494>)
 8015012:	4293      	cmp	r3, r2
 8015014:	d113      	bne.n	801503e <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8015016:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015018:	3334      	adds	r3, #52	@ 0x34
 801501a:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 801501e:	4618      	mov	r0, r3
 8015020:	f7fd fffd 	bl	801301e <ld_dword>
 8015024:	4602      	mov	r2, r0
 8015026:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015028:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 801502a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801502c:	3334      	adds	r3, #52	@ 0x34
 801502e:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8015032:	4618      	mov	r0, r3
 8015034:	f7fd fff3 	bl	801301e <ld_dword>
 8015038:	4602      	mov	r2, r0
 801503a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801503c:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 801503e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015040:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8015044:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8015046:	4b0c      	ldr	r3, [pc, #48]	@ (8015078 <find_volume+0x498>)
 8015048:	881b      	ldrh	r3, [r3, #0]
 801504a:	3301      	adds	r3, #1
 801504c:	b29a      	uxth	r2, r3
 801504e:	4b0a      	ldr	r3, [pc, #40]	@ (8015078 <find_volume+0x498>)
 8015050:	801a      	strh	r2, [r3, #0]
 8015052:	4b09      	ldr	r3, [pc, #36]	@ (8015078 <find_volume+0x498>)
 8015054:	881a      	ldrh	r2, [r3, #0]
 8015056:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015058:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 801505a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801505c:	4a07      	ldr	r2, [pc, #28]	@ (801507c <find_volume+0x49c>)
 801505e:	60da      	str	r2, [r3, #12]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8015060:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8015062:	f7fe fa0d 	bl	8013480 <clear_lock>
#endif
	return FR_OK;
 8015066:	2300      	movs	r3, #0
}
 8015068:	4618      	mov	r0, r3
 801506a:	3758      	adds	r7, #88	@ 0x58
 801506c:	46bd      	mov	sp, r7
 801506e:	bd80      	pop	{r7, pc}
 8015070:	41615252 	.word	0x41615252
 8015074:	61417272 	.word	0x61417272
 8015078:	200028c8 	.word	0x200028c8
 801507c:	200028ec 	.word	0x200028ec

08015080 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8015080:	b580      	push	{r7, lr}
 8015082:	b084      	sub	sp, #16
 8015084:	af00      	add	r7, sp, #0
 8015086:	6078      	str	r0, [r7, #4]
 8015088:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 801508a:	2309      	movs	r3, #9
 801508c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 801508e:	687b      	ldr	r3, [r7, #4]
 8015090:	2b00      	cmp	r3, #0
 8015092:	d01c      	beq.n	80150ce <validate+0x4e>
 8015094:	687b      	ldr	r3, [r7, #4]
 8015096:	681b      	ldr	r3, [r3, #0]
 8015098:	2b00      	cmp	r3, #0
 801509a:	d018      	beq.n	80150ce <validate+0x4e>
 801509c:	687b      	ldr	r3, [r7, #4]
 801509e:	681b      	ldr	r3, [r3, #0]
 80150a0:	781b      	ldrb	r3, [r3, #0]
 80150a2:	2b00      	cmp	r3, #0
 80150a4:	d013      	beq.n	80150ce <validate+0x4e>
 80150a6:	687b      	ldr	r3, [r7, #4]
 80150a8:	889a      	ldrh	r2, [r3, #4]
 80150aa:	687b      	ldr	r3, [r7, #4]
 80150ac:	681b      	ldr	r3, [r3, #0]
 80150ae:	88db      	ldrh	r3, [r3, #6]
 80150b0:	429a      	cmp	r2, r3
 80150b2:	d10c      	bne.n	80150ce <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80150b4:	687b      	ldr	r3, [r7, #4]
 80150b6:	681b      	ldr	r3, [r3, #0]
 80150b8:	785b      	ldrb	r3, [r3, #1]
 80150ba:	4618      	mov	r0, r3
 80150bc:	f7fd fef8 	bl	8012eb0 <disk_status>
 80150c0:	4603      	mov	r3, r0
 80150c2:	f003 0301 	and.w	r3, r3, #1
 80150c6:	2b00      	cmp	r3, #0
 80150c8:	d101      	bne.n	80150ce <validate+0x4e>
			res = FR_OK;
 80150ca:	2300      	movs	r3, #0
 80150cc:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80150ce:	7bfb      	ldrb	r3, [r7, #15]
 80150d0:	2b00      	cmp	r3, #0
 80150d2:	d102      	bne.n	80150da <validate+0x5a>
 80150d4:	687b      	ldr	r3, [r7, #4]
 80150d6:	681b      	ldr	r3, [r3, #0]
 80150d8:	e000      	b.n	80150dc <validate+0x5c>
 80150da:	2300      	movs	r3, #0
 80150dc:	683a      	ldr	r2, [r7, #0]
 80150de:	6013      	str	r3, [r2, #0]
	return res;
 80150e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80150e2:	4618      	mov	r0, r3
 80150e4:	3710      	adds	r7, #16
 80150e6:	46bd      	mov	sp, r7
 80150e8:	bd80      	pop	{r7, pc}
	...

080150ec <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80150ec:	b580      	push	{r7, lr}
 80150ee:	b088      	sub	sp, #32
 80150f0:	af00      	add	r7, sp, #0
 80150f2:	60f8      	str	r0, [r7, #12]
 80150f4:	60b9      	str	r1, [r7, #8]
 80150f6:	4613      	mov	r3, r2
 80150f8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80150fa:	68bb      	ldr	r3, [r7, #8]
 80150fc:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80150fe:	f107 0310 	add.w	r3, r7, #16
 8015102:	4618      	mov	r0, r3
 8015104:	f7ff fcd1 	bl	8014aaa <get_ldnumber>
 8015108:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 801510a:	69fb      	ldr	r3, [r7, #28]
 801510c:	2b00      	cmp	r3, #0
 801510e:	da01      	bge.n	8015114 <f_mount+0x28>
 8015110:	230b      	movs	r3, #11
 8015112:	e02b      	b.n	801516c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8015114:	4a17      	ldr	r2, [pc, #92]	@ (8015174 <f_mount+0x88>)
 8015116:	69fb      	ldr	r3, [r7, #28]
 8015118:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801511c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 801511e:	69bb      	ldr	r3, [r7, #24]
 8015120:	2b00      	cmp	r3, #0
 8015122:	d005      	beq.n	8015130 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8015124:	69b8      	ldr	r0, [r7, #24]
 8015126:	f7fe f9ab 	bl	8013480 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 801512a:	69bb      	ldr	r3, [r7, #24]
 801512c:	2200      	movs	r2, #0
 801512e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8015130:	68fb      	ldr	r3, [r7, #12]
 8015132:	2b00      	cmp	r3, #0
 8015134:	d002      	beq.n	801513c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8015136:	68fb      	ldr	r3, [r7, #12]
 8015138:	2200      	movs	r2, #0
 801513a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 801513c:	68fa      	ldr	r2, [r7, #12]
 801513e:	490d      	ldr	r1, [pc, #52]	@ (8015174 <f_mount+0x88>)
 8015140:	69fb      	ldr	r3, [r7, #28]
 8015142:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8015146:	68fb      	ldr	r3, [r7, #12]
 8015148:	2b00      	cmp	r3, #0
 801514a:	d002      	beq.n	8015152 <f_mount+0x66>
 801514c:	79fb      	ldrb	r3, [r7, #7]
 801514e:	2b01      	cmp	r3, #1
 8015150:	d001      	beq.n	8015156 <f_mount+0x6a>
 8015152:	2300      	movs	r3, #0
 8015154:	e00a      	b.n	801516c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8015156:	f107 010c 	add.w	r1, r7, #12
 801515a:	f107 0308 	add.w	r3, r7, #8
 801515e:	2200      	movs	r2, #0
 8015160:	4618      	mov	r0, r3
 8015162:	f7ff fd3d 	bl	8014be0 <find_volume>
 8015166:	4603      	mov	r3, r0
 8015168:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 801516a:	7dfb      	ldrb	r3, [r7, #23]
}
 801516c:	4618      	mov	r0, r3
 801516e:	3720      	adds	r7, #32
 8015170:	46bd      	mov	sp, r7
 8015172:	bd80      	pop	{r7, pc}
 8015174:	200028c4 	.word	0x200028c4

08015178 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8015178:	b580      	push	{r7, lr}
 801517a:	b09a      	sub	sp, #104	@ 0x68
 801517c:	af00      	add	r7, sp, #0
 801517e:	60f8      	str	r0, [r7, #12]
 8015180:	60b9      	str	r1, [r7, #8]
 8015182:	4613      	mov	r3, r2
 8015184:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8015186:	68fb      	ldr	r3, [r7, #12]
 8015188:	2b00      	cmp	r3, #0
 801518a:	d101      	bne.n	8015190 <f_open+0x18>
 801518c:	2309      	movs	r3, #9
 801518e:	e1a9      	b.n	80154e4 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8015190:	79fb      	ldrb	r3, [r7, #7]
 8015192:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8015196:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8015198:	79fa      	ldrb	r2, [r7, #7]
 801519a:	f107 0114 	add.w	r1, r7, #20
 801519e:	f107 0308 	add.w	r3, r7, #8
 80151a2:	4618      	mov	r0, r3
 80151a4:	f7ff fd1c 	bl	8014be0 <find_volume>
 80151a8:	4603      	mov	r3, r0
 80151aa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 80151ae:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80151b2:	2b00      	cmp	r3, #0
 80151b4:	f040 818d 	bne.w	80154d2 <f_open+0x35a>
		dj.obj.fs = fs;
 80151b8:	697b      	ldr	r3, [r7, #20]
 80151ba:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80151bc:	68ba      	ldr	r2, [r7, #8]
 80151be:	f107 0318 	add.w	r3, r7, #24
 80151c2:	4611      	mov	r1, r2
 80151c4:	4618      	mov	r0, r3
 80151c6:	f7ff fbff 	bl	80149c8 <follow_path>
 80151ca:	4603      	mov	r3, r0
 80151cc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80151d0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80151d4:	2b00      	cmp	r3, #0
 80151d6:	d118      	bne.n	801520a <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80151d8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80151dc:	b25b      	sxtb	r3, r3
 80151de:	2b00      	cmp	r3, #0
 80151e0:	da03      	bge.n	80151ea <f_open+0x72>
				res = FR_INVALID_NAME;
 80151e2:	2306      	movs	r3, #6
 80151e4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80151e8:	e00f      	b.n	801520a <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80151ea:	79fb      	ldrb	r3, [r7, #7]
 80151ec:	2b01      	cmp	r3, #1
 80151ee:	bf8c      	ite	hi
 80151f0:	2301      	movhi	r3, #1
 80151f2:	2300      	movls	r3, #0
 80151f4:	b2db      	uxtb	r3, r3
 80151f6:	461a      	mov	r2, r3
 80151f8:	f107 0318 	add.w	r3, r7, #24
 80151fc:	4611      	mov	r1, r2
 80151fe:	4618      	mov	r0, r3
 8015200:	f7fd fff6 	bl	80131f0 <chk_lock>
 8015204:	4603      	mov	r3, r0
 8015206:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 801520a:	79fb      	ldrb	r3, [r7, #7]
 801520c:	f003 031c 	and.w	r3, r3, #28
 8015210:	2b00      	cmp	r3, #0
 8015212:	d07f      	beq.n	8015314 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8015214:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015218:	2b00      	cmp	r3, #0
 801521a:	d017      	beq.n	801524c <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 801521c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015220:	2b04      	cmp	r3, #4
 8015222:	d10e      	bne.n	8015242 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8015224:	f7fe f840 	bl	80132a8 <enq_lock>
 8015228:	4603      	mov	r3, r0
 801522a:	2b00      	cmp	r3, #0
 801522c:	d006      	beq.n	801523c <f_open+0xc4>
 801522e:	f107 0318 	add.w	r3, r7, #24
 8015232:	4618      	mov	r0, r3
 8015234:	f7ff f918 	bl	8014468 <dir_register>
 8015238:	4603      	mov	r3, r0
 801523a:	e000      	b.n	801523e <f_open+0xc6>
 801523c:	2312      	movs	r3, #18
 801523e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8015242:	79fb      	ldrb	r3, [r7, #7]
 8015244:	f043 0308 	orr.w	r3, r3, #8
 8015248:	71fb      	strb	r3, [r7, #7]
 801524a:	e010      	b.n	801526e <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 801524c:	7fbb      	ldrb	r3, [r7, #30]
 801524e:	f003 0311 	and.w	r3, r3, #17
 8015252:	2b00      	cmp	r3, #0
 8015254:	d003      	beq.n	801525e <f_open+0xe6>
					res = FR_DENIED;
 8015256:	2307      	movs	r3, #7
 8015258:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 801525c:	e007      	b.n	801526e <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 801525e:	79fb      	ldrb	r3, [r7, #7]
 8015260:	f003 0304 	and.w	r3, r3, #4
 8015264:	2b00      	cmp	r3, #0
 8015266:	d002      	beq.n	801526e <f_open+0xf6>
 8015268:	2308      	movs	r3, #8
 801526a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 801526e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015272:	2b00      	cmp	r3, #0
 8015274:	d168      	bne.n	8015348 <f_open+0x1d0>
 8015276:	79fb      	ldrb	r3, [r7, #7]
 8015278:	f003 0308 	and.w	r3, r3, #8
 801527c:	2b00      	cmp	r3, #0
 801527e:	d063      	beq.n	8015348 <f_open+0x1d0>
				dw = GET_FATTIME();
 8015280:	f7fc f974 	bl	801156c <get_fattime>
 8015284:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8015286:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015288:	330e      	adds	r3, #14
 801528a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 801528c:	4618      	mov	r0, r3
 801528e:	f7fd ff04 	bl	801309a <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8015292:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015294:	3316      	adds	r3, #22
 8015296:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8015298:	4618      	mov	r0, r3
 801529a:	f7fd fefe 	bl	801309a <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 801529e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80152a0:	330b      	adds	r3, #11
 80152a2:	2220      	movs	r2, #32
 80152a4:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80152a6:	697b      	ldr	r3, [r7, #20]
 80152a8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80152aa:	4611      	mov	r1, r2
 80152ac:	4618      	mov	r0, r3
 80152ae:	f7fe fe53 	bl	8013f58 <ld_clust>
 80152b2:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80152b4:	697b      	ldr	r3, [r7, #20]
 80152b6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80152b8:	2200      	movs	r2, #0
 80152ba:	4618      	mov	r0, r3
 80152bc:	f7fe fe6b 	bl	8013f96 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80152c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80152c2:	331c      	adds	r3, #28
 80152c4:	2100      	movs	r1, #0
 80152c6:	4618      	mov	r0, r3
 80152c8:	f7fd fee7 	bl	801309a <st_dword>
					fs->wflag = 1;
 80152cc:	697b      	ldr	r3, [r7, #20]
 80152ce:	2201      	movs	r2, #1
 80152d0:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80152d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80152d4:	2b00      	cmp	r3, #0
 80152d6:	d037      	beq.n	8015348 <f_open+0x1d0>
						dw = fs->winsect;
 80152d8:	697b      	ldr	r3, [r7, #20]
 80152da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80152dc:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 80152de:	f107 0318 	add.w	r3, r7, #24
 80152e2:	2200      	movs	r2, #0
 80152e4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80152e6:	4618      	mov	r0, r3
 80152e8:	f7fe fb7e 	bl	80139e8 <remove_chain>
 80152ec:	4603      	mov	r3, r0
 80152ee:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 80152f2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80152f6:	2b00      	cmp	r3, #0
 80152f8:	d126      	bne.n	8015348 <f_open+0x1d0>
							res = move_window(fs, dw);
 80152fa:	697b      	ldr	r3, [r7, #20]
 80152fc:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80152fe:	4618      	mov	r0, r3
 8015300:	f7fe f926 	bl	8013550 <move_window>
 8015304:	4603      	mov	r3, r0
 8015306:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 801530a:	697b      	ldr	r3, [r7, #20]
 801530c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801530e:	3a01      	subs	r2, #1
 8015310:	611a      	str	r2, [r3, #16]
 8015312:	e019      	b.n	8015348 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8015314:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015318:	2b00      	cmp	r3, #0
 801531a:	d115      	bne.n	8015348 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 801531c:	7fbb      	ldrb	r3, [r7, #30]
 801531e:	f003 0310 	and.w	r3, r3, #16
 8015322:	2b00      	cmp	r3, #0
 8015324:	d003      	beq.n	801532e <f_open+0x1b6>
					res = FR_NO_FILE;
 8015326:	2304      	movs	r3, #4
 8015328:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 801532c:	e00c      	b.n	8015348 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 801532e:	79fb      	ldrb	r3, [r7, #7]
 8015330:	f003 0302 	and.w	r3, r3, #2
 8015334:	2b00      	cmp	r3, #0
 8015336:	d007      	beq.n	8015348 <f_open+0x1d0>
 8015338:	7fbb      	ldrb	r3, [r7, #30]
 801533a:	f003 0301 	and.w	r3, r3, #1
 801533e:	2b00      	cmp	r3, #0
 8015340:	d002      	beq.n	8015348 <f_open+0x1d0>
						res = FR_DENIED;
 8015342:	2307      	movs	r3, #7
 8015344:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8015348:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801534c:	2b00      	cmp	r3, #0
 801534e:	d126      	bne.n	801539e <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8015350:	79fb      	ldrb	r3, [r7, #7]
 8015352:	f003 0308 	and.w	r3, r3, #8
 8015356:	2b00      	cmp	r3, #0
 8015358:	d003      	beq.n	8015362 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 801535a:	79fb      	ldrb	r3, [r7, #7]
 801535c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015360:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8015362:	697b      	ldr	r3, [r7, #20]
 8015364:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8015366:	68fb      	ldr	r3, [r7, #12]
 8015368:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 801536a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801536c:	68fb      	ldr	r3, [r7, #12]
 801536e:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8015370:	79fb      	ldrb	r3, [r7, #7]
 8015372:	2b01      	cmp	r3, #1
 8015374:	bf8c      	ite	hi
 8015376:	2301      	movhi	r3, #1
 8015378:	2300      	movls	r3, #0
 801537a:	b2db      	uxtb	r3, r3
 801537c:	461a      	mov	r2, r3
 801537e:	f107 0318 	add.w	r3, r7, #24
 8015382:	4611      	mov	r1, r2
 8015384:	4618      	mov	r0, r3
 8015386:	f7fd ffb1 	bl	80132ec <inc_lock>
 801538a:	4602      	mov	r2, r0
 801538c:	68fb      	ldr	r3, [r7, #12]
 801538e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8015390:	68fb      	ldr	r3, [r7, #12]
 8015392:	691b      	ldr	r3, [r3, #16]
 8015394:	2b00      	cmp	r3, #0
 8015396:	d102      	bne.n	801539e <f_open+0x226>
 8015398:	2302      	movs	r3, #2
 801539a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 801539e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80153a2:	2b00      	cmp	r3, #0
 80153a4:	f040 8095 	bne.w	80154d2 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80153a8:	697b      	ldr	r3, [r7, #20]
 80153aa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80153ac:	4611      	mov	r1, r2
 80153ae:	4618      	mov	r0, r3
 80153b0:	f7fe fdd2 	bl	8013f58 <ld_clust>
 80153b4:	4602      	mov	r2, r0
 80153b6:	68fb      	ldr	r3, [r7, #12]
 80153b8:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80153ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80153bc:	331c      	adds	r3, #28
 80153be:	4618      	mov	r0, r3
 80153c0:	f7fd fe2d 	bl	801301e <ld_dword>
 80153c4:	4602      	mov	r2, r0
 80153c6:	68fb      	ldr	r3, [r7, #12]
 80153c8:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80153ca:	68fb      	ldr	r3, [r7, #12]
 80153cc:	2200      	movs	r2, #0
 80153ce:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80153d0:	697a      	ldr	r2, [r7, #20]
 80153d2:	68fb      	ldr	r3, [r7, #12]
 80153d4:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80153d6:	697b      	ldr	r3, [r7, #20]
 80153d8:	88da      	ldrh	r2, [r3, #6]
 80153da:	68fb      	ldr	r3, [r7, #12]
 80153dc:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80153de:	68fb      	ldr	r3, [r7, #12]
 80153e0:	79fa      	ldrb	r2, [r7, #7]
 80153e2:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80153e4:	68fb      	ldr	r3, [r7, #12]
 80153e6:	2200      	movs	r2, #0
 80153e8:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80153ea:	68fb      	ldr	r3, [r7, #12]
 80153ec:	2200      	movs	r2, #0
 80153ee:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80153f0:	68fb      	ldr	r3, [r7, #12]
 80153f2:	2200      	movs	r2, #0
 80153f4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80153f6:	68fb      	ldr	r3, [r7, #12]
 80153f8:	3330      	adds	r3, #48	@ 0x30
 80153fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80153fe:	2100      	movs	r1, #0
 8015400:	4618      	mov	r0, r3
 8015402:	f7fd fe97 	bl	8013134 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8015406:	79fb      	ldrb	r3, [r7, #7]
 8015408:	f003 0320 	and.w	r3, r3, #32
 801540c:	2b00      	cmp	r3, #0
 801540e:	d060      	beq.n	80154d2 <f_open+0x35a>
 8015410:	68fb      	ldr	r3, [r7, #12]
 8015412:	68db      	ldr	r3, [r3, #12]
 8015414:	2b00      	cmp	r3, #0
 8015416:	d05c      	beq.n	80154d2 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8015418:	68fb      	ldr	r3, [r7, #12]
 801541a:	68da      	ldr	r2, [r3, #12]
 801541c:	68fb      	ldr	r3, [r7, #12]
 801541e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8015420:	697b      	ldr	r3, [r7, #20]
 8015422:	895b      	ldrh	r3, [r3, #10]
 8015424:	025b      	lsls	r3, r3, #9
 8015426:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8015428:	68fb      	ldr	r3, [r7, #12]
 801542a:	689b      	ldr	r3, [r3, #8]
 801542c:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801542e:	68fb      	ldr	r3, [r7, #12]
 8015430:	68db      	ldr	r3, [r3, #12]
 8015432:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8015434:	e016      	b.n	8015464 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 8015436:	68fb      	ldr	r3, [r7, #12]
 8015438:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 801543a:	4618      	mov	r0, r3
 801543c:	f7fe f943 	bl	80136c6 <get_fat>
 8015440:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8015442:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8015444:	2b01      	cmp	r3, #1
 8015446:	d802      	bhi.n	801544e <f_open+0x2d6>
 8015448:	2302      	movs	r3, #2
 801544a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 801544e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8015450:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015454:	d102      	bne.n	801545c <f_open+0x2e4>
 8015456:	2301      	movs	r3, #1
 8015458:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801545c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801545e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015460:	1ad3      	subs	r3, r2, r3
 8015462:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8015464:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015468:	2b00      	cmp	r3, #0
 801546a:	d103      	bne.n	8015474 <f_open+0x2fc>
 801546c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801546e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015470:	429a      	cmp	r2, r3
 8015472:	d8e0      	bhi.n	8015436 <f_open+0x2be>
				}
				fp->clust = clst;
 8015474:	68fb      	ldr	r3, [r7, #12]
 8015476:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8015478:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 801547a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801547e:	2b00      	cmp	r3, #0
 8015480:	d127      	bne.n	80154d2 <f_open+0x35a>
 8015482:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8015484:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015488:	2b00      	cmp	r3, #0
 801548a:	d022      	beq.n	80154d2 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 801548c:	697b      	ldr	r3, [r7, #20]
 801548e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8015490:	4618      	mov	r0, r3
 8015492:	f7fe f8f9 	bl	8013688 <clust2sect>
 8015496:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8015498:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801549a:	2b00      	cmp	r3, #0
 801549c:	d103      	bne.n	80154a6 <f_open+0x32e>
						res = FR_INT_ERR;
 801549e:	2302      	movs	r3, #2
 80154a0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80154a4:	e015      	b.n	80154d2 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80154a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80154a8:	0a5a      	lsrs	r2, r3, #9
 80154aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80154ac:	441a      	add	r2, r3
 80154ae:	68fb      	ldr	r3, [r7, #12]
 80154b0:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80154b2:	697b      	ldr	r3, [r7, #20]
 80154b4:	7858      	ldrb	r0, [r3, #1]
 80154b6:	68fb      	ldr	r3, [r7, #12]
 80154b8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80154bc:	68fb      	ldr	r3, [r7, #12]
 80154be:	6a1a      	ldr	r2, [r3, #32]
 80154c0:	2301      	movs	r3, #1
 80154c2:	f7fd fd35 	bl	8012f30 <disk_read>
 80154c6:	4603      	mov	r3, r0
 80154c8:	2b00      	cmp	r3, #0
 80154ca:	d002      	beq.n	80154d2 <f_open+0x35a>
 80154cc:	2301      	movs	r3, #1
 80154ce:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80154d2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80154d6:	2b00      	cmp	r3, #0
 80154d8:	d002      	beq.n	80154e0 <f_open+0x368>
 80154da:	68fb      	ldr	r3, [r7, #12]
 80154dc:	2200      	movs	r2, #0
 80154de:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80154e0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 80154e4:	4618      	mov	r0, r3
 80154e6:	3768      	adds	r7, #104	@ 0x68
 80154e8:	46bd      	mov	sp, r7
 80154ea:	bd80      	pop	{r7, pc}

080154ec <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80154ec:	b580      	push	{r7, lr}
 80154ee:	b08c      	sub	sp, #48	@ 0x30
 80154f0:	af00      	add	r7, sp, #0
 80154f2:	60f8      	str	r0, [r7, #12]
 80154f4:	60b9      	str	r1, [r7, #8]
 80154f6:	607a      	str	r2, [r7, #4]
 80154f8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 80154fa:	68bb      	ldr	r3, [r7, #8]
 80154fc:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 80154fe:	683b      	ldr	r3, [r7, #0]
 8015500:	2200      	movs	r2, #0
 8015502:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8015504:	68fb      	ldr	r3, [r7, #12]
 8015506:	f107 0210 	add.w	r2, r7, #16
 801550a:	4611      	mov	r1, r2
 801550c:	4618      	mov	r0, r3
 801550e:	f7ff fdb7 	bl	8015080 <validate>
 8015512:	4603      	mov	r3, r0
 8015514:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8015518:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801551c:	2b00      	cmp	r3, #0
 801551e:	d107      	bne.n	8015530 <f_write+0x44>
 8015520:	68fb      	ldr	r3, [r7, #12]
 8015522:	7d5b      	ldrb	r3, [r3, #21]
 8015524:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8015528:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801552c:	2b00      	cmp	r3, #0
 801552e:	d002      	beq.n	8015536 <f_write+0x4a>
 8015530:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015534:	e14b      	b.n	80157ce <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8015536:	68fb      	ldr	r3, [r7, #12]
 8015538:	7d1b      	ldrb	r3, [r3, #20]
 801553a:	f003 0302 	and.w	r3, r3, #2
 801553e:	2b00      	cmp	r3, #0
 8015540:	d101      	bne.n	8015546 <f_write+0x5a>
 8015542:	2307      	movs	r3, #7
 8015544:	e143      	b.n	80157ce <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8015546:	68fb      	ldr	r3, [r7, #12]
 8015548:	699a      	ldr	r2, [r3, #24]
 801554a:	687b      	ldr	r3, [r7, #4]
 801554c:	441a      	add	r2, r3
 801554e:	68fb      	ldr	r3, [r7, #12]
 8015550:	699b      	ldr	r3, [r3, #24]
 8015552:	429a      	cmp	r2, r3
 8015554:	f080 812d 	bcs.w	80157b2 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8015558:	68fb      	ldr	r3, [r7, #12]
 801555a:	699b      	ldr	r3, [r3, #24]
 801555c:	43db      	mvns	r3, r3
 801555e:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8015560:	e127      	b.n	80157b2 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8015562:	68fb      	ldr	r3, [r7, #12]
 8015564:	699b      	ldr	r3, [r3, #24]
 8015566:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801556a:	2b00      	cmp	r3, #0
 801556c:	f040 80e3 	bne.w	8015736 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8015570:	68fb      	ldr	r3, [r7, #12]
 8015572:	699b      	ldr	r3, [r3, #24]
 8015574:	0a5b      	lsrs	r3, r3, #9
 8015576:	693a      	ldr	r2, [r7, #16]
 8015578:	8952      	ldrh	r2, [r2, #10]
 801557a:	3a01      	subs	r2, #1
 801557c:	4013      	ands	r3, r2
 801557e:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8015580:	69bb      	ldr	r3, [r7, #24]
 8015582:	2b00      	cmp	r3, #0
 8015584:	d143      	bne.n	801560e <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8015586:	68fb      	ldr	r3, [r7, #12]
 8015588:	699b      	ldr	r3, [r3, #24]
 801558a:	2b00      	cmp	r3, #0
 801558c:	d10c      	bne.n	80155a8 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 801558e:	68fb      	ldr	r3, [r7, #12]
 8015590:	689b      	ldr	r3, [r3, #8]
 8015592:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8015594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015596:	2b00      	cmp	r3, #0
 8015598:	d11a      	bne.n	80155d0 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 801559a:	68fb      	ldr	r3, [r7, #12]
 801559c:	2100      	movs	r1, #0
 801559e:	4618      	mov	r0, r3
 80155a0:	f7fe fa87 	bl	8013ab2 <create_chain>
 80155a4:	62b8      	str	r0, [r7, #40]	@ 0x28
 80155a6:	e013      	b.n	80155d0 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80155a8:	68fb      	ldr	r3, [r7, #12]
 80155aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80155ac:	2b00      	cmp	r3, #0
 80155ae:	d007      	beq.n	80155c0 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80155b0:	68fb      	ldr	r3, [r7, #12]
 80155b2:	699b      	ldr	r3, [r3, #24]
 80155b4:	4619      	mov	r1, r3
 80155b6:	68f8      	ldr	r0, [r7, #12]
 80155b8:	f7fe fb13 	bl	8013be2 <clmt_clust>
 80155bc:	62b8      	str	r0, [r7, #40]	@ 0x28
 80155be:	e007      	b.n	80155d0 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80155c0:	68fa      	ldr	r2, [r7, #12]
 80155c2:	68fb      	ldr	r3, [r7, #12]
 80155c4:	69db      	ldr	r3, [r3, #28]
 80155c6:	4619      	mov	r1, r3
 80155c8:	4610      	mov	r0, r2
 80155ca:	f7fe fa72 	bl	8013ab2 <create_chain>
 80155ce:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80155d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80155d2:	2b00      	cmp	r3, #0
 80155d4:	f000 80f2 	beq.w	80157bc <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80155d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80155da:	2b01      	cmp	r3, #1
 80155dc:	d104      	bne.n	80155e8 <f_write+0xfc>
 80155de:	68fb      	ldr	r3, [r7, #12]
 80155e0:	2202      	movs	r2, #2
 80155e2:	755a      	strb	r2, [r3, #21]
 80155e4:	2302      	movs	r3, #2
 80155e6:	e0f2      	b.n	80157ce <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80155e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80155ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80155ee:	d104      	bne.n	80155fa <f_write+0x10e>
 80155f0:	68fb      	ldr	r3, [r7, #12]
 80155f2:	2201      	movs	r2, #1
 80155f4:	755a      	strb	r2, [r3, #21]
 80155f6:	2301      	movs	r3, #1
 80155f8:	e0e9      	b.n	80157ce <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 80155fa:	68fb      	ldr	r3, [r7, #12]
 80155fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80155fe:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8015600:	68fb      	ldr	r3, [r7, #12]
 8015602:	689b      	ldr	r3, [r3, #8]
 8015604:	2b00      	cmp	r3, #0
 8015606:	d102      	bne.n	801560e <f_write+0x122>
 8015608:	68fb      	ldr	r3, [r7, #12]
 801560a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801560c:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 801560e:	68fb      	ldr	r3, [r7, #12]
 8015610:	7d1b      	ldrb	r3, [r3, #20]
 8015612:	b25b      	sxtb	r3, r3
 8015614:	2b00      	cmp	r3, #0
 8015616:	da18      	bge.n	801564a <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8015618:	693b      	ldr	r3, [r7, #16]
 801561a:	7858      	ldrb	r0, [r3, #1]
 801561c:	68fb      	ldr	r3, [r7, #12]
 801561e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8015622:	68fb      	ldr	r3, [r7, #12]
 8015624:	6a1a      	ldr	r2, [r3, #32]
 8015626:	2301      	movs	r3, #1
 8015628:	f7fd fca2 	bl	8012f70 <disk_write>
 801562c:	4603      	mov	r3, r0
 801562e:	2b00      	cmp	r3, #0
 8015630:	d004      	beq.n	801563c <f_write+0x150>
 8015632:	68fb      	ldr	r3, [r7, #12]
 8015634:	2201      	movs	r2, #1
 8015636:	755a      	strb	r2, [r3, #21]
 8015638:	2301      	movs	r3, #1
 801563a:	e0c8      	b.n	80157ce <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 801563c:	68fb      	ldr	r3, [r7, #12]
 801563e:	7d1b      	ldrb	r3, [r3, #20]
 8015640:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8015644:	b2da      	uxtb	r2, r3
 8015646:	68fb      	ldr	r3, [r7, #12]
 8015648:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 801564a:	693a      	ldr	r2, [r7, #16]
 801564c:	68fb      	ldr	r3, [r7, #12]
 801564e:	69db      	ldr	r3, [r3, #28]
 8015650:	4619      	mov	r1, r3
 8015652:	4610      	mov	r0, r2
 8015654:	f7fe f818 	bl	8013688 <clust2sect>
 8015658:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 801565a:	697b      	ldr	r3, [r7, #20]
 801565c:	2b00      	cmp	r3, #0
 801565e:	d104      	bne.n	801566a <f_write+0x17e>
 8015660:	68fb      	ldr	r3, [r7, #12]
 8015662:	2202      	movs	r2, #2
 8015664:	755a      	strb	r2, [r3, #21]
 8015666:	2302      	movs	r3, #2
 8015668:	e0b1      	b.n	80157ce <f_write+0x2e2>
			sect += csect;
 801566a:	697a      	ldr	r2, [r7, #20]
 801566c:	69bb      	ldr	r3, [r7, #24]
 801566e:	4413      	add	r3, r2
 8015670:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8015672:	687b      	ldr	r3, [r7, #4]
 8015674:	0a5b      	lsrs	r3, r3, #9
 8015676:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8015678:	6a3b      	ldr	r3, [r7, #32]
 801567a:	2b00      	cmp	r3, #0
 801567c:	d03c      	beq.n	80156f8 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801567e:	69ba      	ldr	r2, [r7, #24]
 8015680:	6a3b      	ldr	r3, [r7, #32]
 8015682:	4413      	add	r3, r2
 8015684:	693a      	ldr	r2, [r7, #16]
 8015686:	8952      	ldrh	r2, [r2, #10]
 8015688:	4293      	cmp	r3, r2
 801568a:	d905      	bls.n	8015698 <f_write+0x1ac>
					cc = fs->csize - csect;
 801568c:	693b      	ldr	r3, [r7, #16]
 801568e:	895b      	ldrh	r3, [r3, #10]
 8015690:	461a      	mov	r2, r3
 8015692:	69bb      	ldr	r3, [r7, #24]
 8015694:	1ad3      	subs	r3, r2, r3
 8015696:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8015698:	693b      	ldr	r3, [r7, #16]
 801569a:	7858      	ldrb	r0, [r3, #1]
 801569c:	6a3b      	ldr	r3, [r7, #32]
 801569e:	697a      	ldr	r2, [r7, #20]
 80156a0:	69f9      	ldr	r1, [r7, #28]
 80156a2:	f7fd fc65 	bl	8012f70 <disk_write>
 80156a6:	4603      	mov	r3, r0
 80156a8:	2b00      	cmp	r3, #0
 80156aa:	d004      	beq.n	80156b6 <f_write+0x1ca>
 80156ac:	68fb      	ldr	r3, [r7, #12]
 80156ae:	2201      	movs	r2, #1
 80156b0:	755a      	strb	r2, [r3, #21]
 80156b2:	2301      	movs	r3, #1
 80156b4:	e08b      	b.n	80157ce <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80156b6:	68fb      	ldr	r3, [r7, #12]
 80156b8:	6a1a      	ldr	r2, [r3, #32]
 80156ba:	697b      	ldr	r3, [r7, #20]
 80156bc:	1ad3      	subs	r3, r2, r3
 80156be:	6a3a      	ldr	r2, [r7, #32]
 80156c0:	429a      	cmp	r2, r3
 80156c2:	d915      	bls.n	80156f0 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80156c4:	68fb      	ldr	r3, [r7, #12]
 80156c6:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 80156ca:	68fb      	ldr	r3, [r7, #12]
 80156cc:	6a1a      	ldr	r2, [r3, #32]
 80156ce:	697b      	ldr	r3, [r7, #20]
 80156d0:	1ad3      	subs	r3, r2, r3
 80156d2:	025b      	lsls	r3, r3, #9
 80156d4:	69fa      	ldr	r2, [r7, #28]
 80156d6:	4413      	add	r3, r2
 80156d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80156dc:	4619      	mov	r1, r3
 80156de:	f7fd fd08 	bl	80130f2 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 80156e2:	68fb      	ldr	r3, [r7, #12]
 80156e4:	7d1b      	ldrb	r3, [r3, #20]
 80156e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80156ea:	b2da      	uxtb	r2, r3
 80156ec:	68fb      	ldr	r3, [r7, #12]
 80156ee:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80156f0:	6a3b      	ldr	r3, [r7, #32]
 80156f2:	025b      	lsls	r3, r3, #9
 80156f4:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 80156f6:	e03f      	b.n	8015778 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80156f8:	68fb      	ldr	r3, [r7, #12]
 80156fa:	6a1b      	ldr	r3, [r3, #32]
 80156fc:	697a      	ldr	r2, [r7, #20]
 80156fe:	429a      	cmp	r2, r3
 8015700:	d016      	beq.n	8015730 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8015702:	68fb      	ldr	r3, [r7, #12]
 8015704:	699a      	ldr	r2, [r3, #24]
 8015706:	68fb      	ldr	r3, [r7, #12]
 8015708:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 801570a:	429a      	cmp	r2, r3
 801570c:	d210      	bcs.n	8015730 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 801570e:	693b      	ldr	r3, [r7, #16]
 8015710:	7858      	ldrb	r0, [r3, #1]
 8015712:	68fb      	ldr	r3, [r7, #12]
 8015714:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8015718:	2301      	movs	r3, #1
 801571a:	697a      	ldr	r2, [r7, #20]
 801571c:	f7fd fc08 	bl	8012f30 <disk_read>
 8015720:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8015722:	2b00      	cmp	r3, #0
 8015724:	d004      	beq.n	8015730 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8015726:	68fb      	ldr	r3, [r7, #12]
 8015728:	2201      	movs	r2, #1
 801572a:	755a      	strb	r2, [r3, #21]
 801572c:	2301      	movs	r3, #1
 801572e:	e04e      	b.n	80157ce <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8015730:	68fb      	ldr	r3, [r7, #12]
 8015732:	697a      	ldr	r2, [r7, #20]
 8015734:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8015736:	68fb      	ldr	r3, [r7, #12]
 8015738:	699b      	ldr	r3, [r3, #24]
 801573a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801573e:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8015742:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8015744:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015746:	687b      	ldr	r3, [r7, #4]
 8015748:	429a      	cmp	r2, r3
 801574a:	d901      	bls.n	8015750 <f_write+0x264>
 801574c:	687b      	ldr	r3, [r7, #4]
 801574e:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8015750:	68fb      	ldr	r3, [r7, #12]
 8015752:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8015756:	68fb      	ldr	r3, [r7, #12]
 8015758:	699b      	ldr	r3, [r3, #24]
 801575a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801575e:	4413      	add	r3, r2
 8015760:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015762:	69f9      	ldr	r1, [r7, #28]
 8015764:	4618      	mov	r0, r3
 8015766:	f7fd fcc4 	bl	80130f2 <mem_cpy>
		fp->flag |= FA_DIRTY;
 801576a:	68fb      	ldr	r3, [r7, #12]
 801576c:	7d1b      	ldrb	r3, [r3, #20]
 801576e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8015772:	b2da      	uxtb	r2, r3
 8015774:	68fb      	ldr	r3, [r7, #12]
 8015776:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8015778:	69fa      	ldr	r2, [r7, #28]
 801577a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801577c:	4413      	add	r3, r2
 801577e:	61fb      	str	r3, [r7, #28]
 8015780:	68fb      	ldr	r3, [r7, #12]
 8015782:	699a      	ldr	r2, [r3, #24]
 8015784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015786:	441a      	add	r2, r3
 8015788:	68fb      	ldr	r3, [r7, #12]
 801578a:	619a      	str	r2, [r3, #24]
 801578c:	68fb      	ldr	r3, [r7, #12]
 801578e:	68da      	ldr	r2, [r3, #12]
 8015790:	68fb      	ldr	r3, [r7, #12]
 8015792:	699b      	ldr	r3, [r3, #24]
 8015794:	429a      	cmp	r2, r3
 8015796:	bf38      	it	cc
 8015798:	461a      	movcc	r2, r3
 801579a:	68fb      	ldr	r3, [r7, #12]
 801579c:	60da      	str	r2, [r3, #12]
 801579e:	683b      	ldr	r3, [r7, #0]
 80157a0:	681a      	ldr	r2, [r3, #0]
 80157a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80157a4:	441a      	add	r2, r3
 80157a6:	683b      	ldr	r3, [r7, #0]
 80157a8:	601a      	str	r2, [r3, #0]
 80157aa:	687a      	ldr	r2, [r7, #4]
 80157ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80157ae:	1ad3      	subs	r3, r2, r3
 80157b0:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80157b2:	687b      	ldr	r3, [r7, #4]
 80157b4:	2b00      	cmp	r3, #0
 80157b6:	f47f aed4 	bne.w	8015562 <f_write+0x76>
 80157ba:	e000      	b.n	80157be <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80157bc:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80157be:	68fb      	ldr	r3, [r7, #12]
 80157c0:	7d1b      	ldrb	r3, [r3, #20]
 80157c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80157c6:	b2da      	uxtb	r2, r3
 80157c8:	68fb      	ldr	r3, [r7, #12]
 80157ca:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 80157cc:	2300      	movs	r3, #0
}
 80157ce:	4618      	mov	r0, r3
 80157d0:	3730      	adds	r7, #48	@ 0x30
 80157d2:	46bd      	mov	sp, r7
 80157d4:	bd80      	pop	{r7, pc}

080157d6 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80157d6:	b580      	push	{r7, lr}
 80157d8:	b086      	sub	sp, #24
 80157da:	af00      	add	r7, sp, #0
 80157dc:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80157de:	687b      	ldr	r3, [r7, #4]
 80157e0:	f107 0208 	add.w	r2, r7, #8
 80157e4:	4611      	mov	r1, r2
 80157e6:	4618      	mov	r0, r3
 80157e8:	f7ff fc4a 	bl	8015080 <validate>
 80157ec:	4603      	mov	r3, r0
 80157ee:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80157f0:	7dfb      	ldrb	r3, [r7, #23]
 80157f2:	2b00      	cmp	r3, #0
 80157f4:	d168      	bne.n	80158c8 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80157f6:	687b      	ldr	r3, [r7, #4]
 80157f8:	7d1b      	ldrb	r3, [r3, #20]
 80157fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80157fe:	2b00      	cmp	r3, #0
 8015800:	d062      	beq.n	80158c8 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8015802:	687b      	ldr	r3, [r7, #4]
 8015804:	7d1b      	ldrb	r3, [r3, #20]
 8015806:	b25b      	sxtb	r3, r3
 8015808:	2b00      	cmp	r3, #0
 801580a:	da15      	bge.n	8015838 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 801580c:	68bb      	ldr	r3, [r7, #8]
 801580e:	7858      	ldrb	r0, [r3, #1]
 8015810:	687b      	ldr	r3, [r7, #4]
 8015812:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8015816:	687b      	ldr	r3, [r7, #4]
 8015818:	6a1a      	ldr	r2, [r3, #32]
 801581a:	2301      	movs	r3, #1
 801581c:	f7fd fba8 	bl	8012f70 <disk_write>
 8015820:	4603      	mov	r3, r0
 8015822:	2b00      	cmp	r3, #0
 8015824:	d001      	beq.n	801582a <f_sync+0x54>
 8015826:	2301      	movs	r3, #1
 8015828:	e04f      	b.n	80158ca <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 801582a:	687b      	ldr	r3, [r7, #4]
 801582c:	7d1b      	ldrb	r3, [r3, #20]
 801582e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8015832:	b2da      	uxtb	r2, r3
 8015834:	687b      	ldr	r3, [r7, #4]
 8015836:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8015838:	f7fb fe98 	bl	801156c <get_fattime>
 801583c:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 801583e:	68ba      	ldr	r2, [r7, #8]
 8015840:	687b      	ldr	r3, [r7, #4]
 8015842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015844:	4619      	mov	r1, r3
 8015846:	4610      	mov	r0, r2
 8015848:	f7fd fe82 	bl	8013550 <move_window>
 801584c:	4603      	mov	r3, r0
 801584e:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8015850:	7dfb      	ldrb	r3, [r7, #23]
 8015852:	2b00      	cmp	r3, #0
 8015854:	d138      	bne.n	80158c8 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8015856:	687b      	ldr	r3, [r7, #4]
 8015858:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801585a:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 801585c:	68fb      	ldr	r3, [r7, #12]
 801585e:	330b      	adds	r3, #11
 8015860:	781a      	ldrb	r2, [r3, #0]
 8015862:	68fb      	ldr	r3, [r7, #12]
 8015864:	330b      	adds	r3, #11
 8015866:	f042 0220 	orr.w	r2, r2, #32
 801586a:	b2d2      	uxtb	r2, r2
 801586c:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 801586e:	687b      	ldr	r3, [r7, #4]
 8015870:	6818      	ldr	r0, [r3, #0]
 8015872:	687b      	ldr	r3, [r7, #4]
 8015874:	689b      	ldr	r3, [r3, #8]
 8015876:	461a      	mov	r2, r3
 8015878:	68f9      	ldr	r1, [r7, #12]
 801587a:	f7fe fb8c 	bl	8013f96 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 801587e:	68fb      	ldr	r3, [r7, #12]
 8015880:	f103 021c 	add.w	r2, r3, #28
 8015884:	687b      	ldr	r3, [r7, #4]
 8015886:	68db      	ldr	r3, [r3, #12]
 8015888:	4619      	mov	r1, r3
 801588a:	4610      	mov	r0, r2
 801588c:	f7fd fc05 	bl	801309a <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8015890:	68fb      	ldr	r3, [r7, #12]
 8015892:	3316      	adds	r3, #22
 8015894:	6939      	ldr	r1, [r7, #16]
 8015896:	4618      	mov	r0, r3
 8015898:	f7fd fbff 	bl	801309a <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 801589c:	68fb      	ldr	r3, [r7, #12]
 801589e:	3312      	adds	r3, #18
 80158a0:	2100      	movs	r1, #0
 80158a2:	4618      	mov	r0, r3
 80158a4:	f7fd fbde 	bl	8013064 <st_word>
					fs->wflag = 1;
 80158a8:	68bb      	ldr	r3, [r7, #8]
 80158aa:	2201      	movs	r2, #1
 80158ac:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80158ae:	68bb      	ldr	r3, [r7, #8]
 80158b0:	4618      	mov	r0, r3
 80158b2:	f7fd fe7b 	bl	80135ac <sync_fs>
 80158b6:	4603      	mov	r3, r0
 80158b8:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80158ba:	687b      	ldr	r3, [r7, #4]
 80158bc:	7d1b      	ldrb	r3, [r3, #20]
 80158be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80158c2:	b2da      	uxtb	r2, r3
 80158c4:	687b      	ldr	r3, [r7, #4]
 80158c6:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80158c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80158ca:	4618      	mov	r0, r3
 80158cc:	3718      	adds	r7, #24
 80158ce:	46bd      	mov	sp, r7
 80158d0:	bd80      	pop	{r7, pc}

080158d2 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80158d2:	b580      	push	{r7, lr}
 80158d4:	b084      	sub	sp, #16
 80158d6:	af00      	add	r7, sp, #0
 80158d8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80158da:	6878      	ldr	r0, [r7, #4]
 80158dc:	f7ff ff7b 	bl	80157d6 <f_sync>
 80158e0:	4603      	mov	r3, r0
 80158e2:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80158e4:	7bfb      	ldrb	r3, [r7, #15]
 80158e6:	2b00      	cmp	r3, #0
 80158e8:	d118      	bne.n	801591c <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80158ea:	687b      	ldr	r3, [r7, #4]
 80158ec:	f107 0208 	add.w	r2, r7, #8
 80158f0:	4611      	mov	r1, r2
 80158f2:	4618      	mov	r0, r3
 80158f4:	f7ff fbc4 	bl	8015080 <validate>
 80158f8:	4603      	mov	r3, r0
 80158fa:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80158fc:	7bfb      	ldrb	r3, [r7, #15]
 80158fe:	2b00      	cmp	r3, #0
 8015900:	d10c      	bne.n	801591c <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8015902:	687b      	ldr	r3, [r7, #4]
 8015904:	691b      	ldr	r3, [r3, #16]
 8015906:	4618      	mov	r0, r3
 8015908:	f7fd fd7e 	bl	8013408 <dec_lock>
 801590c:	4603      	mov	r3, r0
 801590e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8015910:	7bfb      	ldrb	r3, [r7, #15]
 8015912:	2b00      	cmp	r3, #0
 8015914:	d102      	bne.n	801591c <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8015916:	687b      	ldr	r3, [r7, #4]
 8015918:	2200      	movs	r2, #0
 801591a:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 801591c:	7bfb      	ldrb	r3, [r7, #15]
}
 801591e:	4618      	mov	r0, r3
 8015920:	3710      	adds	r7, #16
 8015922:	46bd      	mov	sp, r7
 8015924:	bd80      	pop	{r7, pc}

08015926 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8015926:	b580      	push	{r7, lr}
 8015928:	b090      	sub	sp, #64	@ 0x40
 801592a:	af00      	add	r7, sp, #0
 801592c:	6078      	str	r0, [r7, #4]
 801592e:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8015930:	687b      	ldr	r3, [r7, #4]
 8015932:	f107 0208 	add.w	r2, r7, #8
 8015936:	4611      	mov	r1, r2
 8015938:	4618      	mov	r0, r3
 801593a:	f7ff fba1 	bl	8015080 <validate>
 801593e:	4603      	mov	r3, r0
 8015940:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8015944:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8015948:	2b00      	cmp	r3, #0
 801594a:	d103      	bne.n	8015954 <f_lseek+0x2e>
 801594c:	687b      	ldr	r3, [r7, #4]
 801594e:	7d5b      	ldrb	r3, [r3, #21]
 8015950:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8015954:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8015958:	2b00      	cmp	r3, #0
 801595a:	d002      	beq.n	8015962 <f_lseek+0x3c>
 801595c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8015960:	e1e6      	b.n	8015d30 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8015962:	687b      	ldr	r3, [r7, #4]
 8015964:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015966:	2b00      	cmp	r3, #0
 8015968:	f000 80d1 	beq.w	8015b0e <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 801596c:	683b      	ldr	r3, [r7, #0]
 801596e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015972:	d15a      	bne.n	8015a2a <f_lseek+0x104>
			tbl = fp->cltbl;
 8015974:	687b      	ldr	r3, [r7, #4]
 8015976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015978:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 801597a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801597c:	1d1a      	adds	r2, r3, #4
 801597e:	627a      	str	r2, [r7, #36]	@ 0x24
 8015980:	681b      	ldr	r3, [r3, #0]
 8015982:	617b      	str	r3, [r7, #20]
 8015984:	2302      	movs	r3, #2
 8015986:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8015988:	687b      	ldr	r3, [r7, #4]
 801598a:	689b      	ldr	r3, [r3, #8]
 801598c:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 801598e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015990:	2b00      	cmp	r3, #0
 8015992:	d03a      	beq.n	8015a0a <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8015994:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015996:	613b      	str	r3, [r7, #16]
 8015998:	2300      	movs	r3, #0
 801599a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801599c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801599e:	3302      	adds	r3, #2
 80159a0:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 80159a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80159a4:	60fb      	str	r3, [r7, #12]
 80159a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80159a8:	3301      	adds	r3, #1
 80159aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 80159ac:	687b      	ldr	r3, [r7, #4]
 80159ae:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80159b0:	4618      	mov	r0, r3
 80159b2:	f7fd fe88 	bl	80136c6 <get_fat>
 80159b6:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 80159b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80159ba:	2b01      	cmp	r3, #1
 80159bc:	d804      	bhi.n	80159c8 <f_lseek+0xa2>
 80159be:	687b      	ldr	r3, [r7, #4]
 80159c0:	2202      	movs	r2, #2
 80159c2:	755a      	strb	r2, [r3, #21]
 80159c4:	2302      	movs	r3, #2
 80159c6:	e1b3      	b.n	8015d30 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80159c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80159ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80159ce:	d104      	bne.n	80159da <f_lseek+0xb4>
 80159d0:	687b      	ldr	r3, [r7, #4]
 80159d2:	2201      	movs	r2, #1
 80159d4:	755a      	strb	r2, [r3, #21]
 80159d6:	2301      	movs	r3, #1
 80159d8:	e1aa      	b.n	8015d30 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 80159da:	68fb      	ldr	r3, [r7, #12]
 80159dc:	3301      	adds	r3, #1
 80159de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80159e0:	429a      	cmp	r2, r3
 80159e2:	d0de      	beq.n	80159a2 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 80159e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80159e6:	697b      	ldr	r3, [r7, #20]
 80159e8:	429a      	cmp	r2, r3
 80159ea:	d809      	bhi.n	8015a00 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 80159ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80159ee:	1d1a      	adds	r2, r3, #4
 80159f0:	627a      	str	r2, [r7, #36]	@ 0x24
 80159f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80159f4:	601a      	str	r2, [r3, #0]
 80159f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80159f8:	1d1a      	adds	r2, r3, #4
 80159fa:	627a      	str	r2, [r7, #36]	@ 0x24
 80159fc:	693a      	ldr	r2, [r7, #16]
 80159fe:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8015a00:	68bb      	ldr	r3, [r7, #8]
 8015a02:	699b      	ldr	r3, [r3, #24]
 8015a04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015a06:	429a      	cmp	r2, r3
 8015a08:	d3c4      	bcc.n	8015994 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8015a0a:	687b      	ldr	r3, [r7, #4]
 8015a0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015a0e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015a10:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8015a12:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015a14:	697b      	ldr	r3, [r7, #20]
 8015a16:	429a      	cmp	r2, r3
 8015a18:	d803      	bhi.n	8015a22 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8015a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015a1c:	2200      	movs	r2, #0
 8015a1e:	601a      	str	r2, [r3, #0]
 8015a20:	e184      	b.n	8015d2c <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8015a22:	2311      	movs	r3, #17
 8015a24:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8015a28:	e180      	b.n	8015d2c <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8015a2a:	687b      	ldr	r3, [r7, #4]
 8015a2c:	68db      	ldr	r3, [r3, #12]
 8015a2e:	683a      	ldr	r2, [r7, #0]
 8015a30:	429a      	cmp	r2, r3
 8015a32:	d902      	bls.n	8015a3a <f_lseek+0x114>
 8015a34:	687b      	ldr	r3, [r7, #4]
 8015a36:	68db      	ldr	r3, [r3, #12]
 8015a38:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8015a3a:	687b      	ldr	r3, [r7, #4]
 8015a3c:	683a      	ldr	r2, [r7, #0]
 8015a3e:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8015a40:	683b      	ldr	r3, [r7, #0]
 8015a42:	2b00      	cmp	r3, #0
 8015a44:	f000 8172 	beq.w	8015d2c <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 8015a48:	683b      	ldr	r3, [r7, #0]
 8015a4a:	3b01      	subs	r3, #1
 8015a4c:	4619      	mov	r1, r3
 8015a4e:	6878      	ldr	r0, [r7, #4]
 8015a50:	f7fe f8c7 	bl	8013be2 <clmt_clust>
 8015a54:	4602      	mov	r2, r0
 8015a56:	687b      	ldr	r3, [r7, #4]
 8015a58:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8015a5a:	68ba      	ldr	r2, [r7, #8]
 8015a5c:	687b      	ldr	r3, [r7, #4]
 8015a5e:	69db      	ldr	r3, [r3, #28]
 8015a60:	4619      	mov	r1, r3
 8015a62:	4610      	mov	r0, r2
 8015a64:	f7fd fe10 	bl	8013688 <clust2sect>
 8015a68:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8015a6a:	69bb      	ldr	r3, [r7, #24]
 8015a6c:	2b00      	cmp	r3, #0
 8015a6e:	d104      	bne.n	8015a7a <f_lseek+0x154>
 8015a70:	687b      	ldr	r3, [r7, #4]
 8015a72:	2202      	movs	r2, #2
 8015a74:	755a      	strb	r2, [r3, #21]
 8015a76:	2302      	movs	r3, #2
 8015a78:	e15a      	b.n	8015d30 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8015a7a:	683b      	ldr	r3, [r7, #0]
 8015a7c:	3b01      	subs	r3, #1
 8015a7e:	0a5b      	lsrs	r3, r3, #9
 8015a80:	68ba      	ldr	r2, [r7, #8]
 8015a82:	8952      	ldrh	r2, [r2, #10]
 8015a84:	3a01      	subs	r2, #1
 8015a86:	4013      	ands	r3, r2
 8015a88:	69ba      	ldr	r2, [r7, #24]
 8015a8a:	4413      	add	r3, r2
 8015a8c:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8015a8e:	687b      	ldr	r3, [r7, #4]
 8015a90:	699b      	ldr	r3, [r3, #24]
 8015a92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015a96:	2b00      	cmp	r3, #0
 8015a98:	f000 8148 	beq.w	8015d2c <f_lseek+0x406>
 8015a9c:	687b      	ldr	r3, [r7, #4]
 8015a9e:	6a1b      	ldr	r3, [r3, #32]
 8015aa0:	69ba      	ldr	r2, [r7, #24]
 8015aa2:	429a      	cmp	r2, r3
 8015aa4:	f000 8142 	beq.w	8015d2c <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8015aa8:	687b      	ldr	r3, [r7, #4]
 8015aaa:	7d1b      	ldrb	r3, [r3, #20]
 8015aac:	b25b      	sxtb	r3, r3
 8015aae:	2b00      	cmp	r3, #0
 8015ab0:	da18      	bge.n	8015ae4 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8015ab2:	68bb      	ldr	r3, [r7, #8]
 8015ab4:	7858      	ldrb	r0, [r3, #1]
 8015ab6:	687b      	ldr	r3, [r7, #4]
 8015ab8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8015abc:	687b      	ldr	r3, [r7, #4]
 8015abe:	6a1a      	ldr	r2, [r3, #32]
 8015ac0:	2301      	movs	r3, #1
 8015ac2:	f7fd fa55 	bl	8012f70 <disk_write>
 8015ac6:	4603      	mov	r3, r0
 8015ac8:	2b00      	cmp	r3, #0
 8015aca:	d004      	beq.n	8015ad6 <f_lseek+0x1b0>
 8015acc:	687b      	ldr	r3, [r7, #4]
 8015ace:	2201      	movs	r2, #1
 8015ad0:	755a      	strb	r2, [r3, #21]
 8015ad2:	2301      	movs	r3, #1
 8015ad4:	e12c      	b.n	8015d30 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 8015ad6:	687b      	ldr	r3, [r7, #4]
 8015ad8:	7d1b      	ldrb	r3, [r3, #20]
 8015ada:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8015ade:	b2da      	uxtb	r2, r3
 8015ae0:	687b      	ldr	r3, [r7, #4]
 8015ae2:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8015ae4:	68bb      	ldr	r3, [r7, #8]
 8015ae6:	7858      	ldrb	r0, [r3, #1]
 8015ae8:	687b      	ldr	r3, [r7, #4]
 8015aea:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8015aee:	2301      	movs	r3, #1
 8015af0:	69ba      	ldr	r2, [r7, #24]
 8015af2:	f7fd fa1d 	bl	8012f30 <disk_read>
 8015af6:	4603      	mov	r3, r0
 8015af8:	2b00      	cmp	r3, #0
 8015afa:	d004      	beq.n	8015b06 <f_lseek+0x1e0>
 8015afc:	687b      	ldr	r3, [r7, #4]
 8015afe:	2201      	movs	r2, #1
 8015b00:	755a      	strb	r2, [r3, #21]
 8015b02:	2301      	movs	r3, #1
 8015b04:	e114      	b.n	8015d30 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 8015b06:	687b      	ldr	r3, [r7, #4]
 8015b08:	69ba      	ldr	r2, [r7, #24]
 8015b0a:	621a      	str	r2, [r3, #32]
 8015b0c:	e10e      	b.n	8015d2c <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8015b0e:	687b      	ldr	r3, [r7, #4]
 8015b10:	68db      	ldr	r3, [r3, #12]
 8015b12:	683a      	ldr	r2, [r7, #0]
 8015b14:	429a      	cmp	r2, r3
 8015b16:	d908      	bls.n	8015b2a <f_lseek+0x204>
 8015b18:	687b      	ldr	r3, [r7, #4]
 8015b1a:	7d1b      	ldrb	r3, [r3, #20]
 8015b1c:	f003 0302 	and.w	r3, r3, #2
 8015b20:	2b00      	cmp	r3, #0
 8015b22:	d102      	bne.n	8015b2a <f_lseek+0x204>
			ofs = fp->obj.objsize;
 8015b24:	687b      	ldr	r3, [r7, #4]
 8015b26:	68db      	ldr	r3, [r3, #12]
 8015b28:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8015b2a:	687b      	ldr	r3, [r7, #4]
 8015b2c:	699b      	ldr	r3, [r3, #24]
 8015b2e:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8015b30:	2300      	movs	r3, #0
 8015b32:	637b      	str	r3, [r7, #52]	@ 0x34
 8015b34:	687b      	ldr	r3, [r7, #4]
 8015b36:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8015b38:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8015b3a:	683b      	ldr	r3, [r7, #0]
 8015b3c:	2b00      	cmp	r3, #0
 8015b3e:	f000 80a7 	beq.w	8015c90 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8015b42:	68bb      	ldr	r3, [r7, #8]
 8015b44:	895b      	ldrh	r3, [r3, #10]
 8015b46:	025b      	lsls	r3, r3, #9
 8015b48:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8015b4a:	6a3b      	ldr	r3, [r7, #32]
 8015b4c:	2b00      	cmp	r3, #0
 8015b4e:	d01b      	beq.n	8015b88 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8015b50:	683b      	ldr	r3, [r7, #0]
 8015b52:	1e5a      	subs	r2, r3, #1
 8015b54:	69fb      	ldr	r3, [r7, #28]
 8015b56:	fbb2 f2f3 	udiv	r2, r2, r3
 8015b5a:	6a3b      	ldr	r3, [r7, #32]
 8015b5c:	1e59      	subs	r1, r3, #1
 8015b5e:	69fb      	ldr	r3, [r7, #28]
 8015b60:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8015b64:	429a      	cmp	r2, r3
 8015b66:	d30f      	bcc.n	8015b88 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8015b68:	6a3b      	ldr	r3, [r7, #32]
 8015b6a:	1e5a      	subs	r2, r3, #1
 8015b6c:	69fb      	ldr	r3, [r7, #28]
 8015b6e:	425b      	negs	r3, r3
 8015b70:	401a      	ands	r2, r3
 8015b72:	687b      	ldr	r3, [r7, #4]
 8015b74:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8015b76:	687b      	ldr	r3, [r7, #4]
 8015b78:	699b      	ldr	r3, [r3, #24]
 8015b7a:	683a      	ldr	r2, [r7, #0]
 8015b7c:	1ad3      	subs	r3, r2, r3
 8015b7e:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8015b80:	687b      	ldr	r3, [r7, #4]
 8015b82:	69db      	ldr	r3, [r3, #28]
 8015b84:	63bb      	str	r3, [r7, #56]	@ 0x38
 8015b86:	e022      	b.n	8015bce <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8015b88:	687b      	ldr	r3, [r7, #4]
 8015b8a:	689b      	ldr	r3, [r3, #8]
 8015b8c:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8015b8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015b90:	2b00      	cmp	r3, #0
 8015b92:	d119      	bne.n	8015bc8 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 8015b94:	687b      	ldr	r3, [r7, #4]
 8015b96:	2100      	movs	r1, #0
 8015b98:	4618      	mov	r0, r3
 8015b9a:	f7fd ff8a 	bl	8013ab2 <create_chain>
 8015b9e:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8015ba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ba2:	2b01      	cmp	r3, #1
 8015ba4:	d104      	bne.n	8015bb0 <f_lseek+0x28a>
 8015ba6:	687b      	ldr	r3, [r7, #4]
 8015ba8:	2202      	movs	r2, #2
 8015baa:	755a      	strb	r2, [r3, #21]
 8015bac:	2302      	movs	r3, #2
 8015bae:	e0bf      	b.n	8015d30 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8015bb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015bb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015bb6:	d104      	bne.n	8015bc2 <f_lseek+0x29c>
 8015bb8:	687b      	ldr	r3, [r7, #4]
 8015bba:	2201      	movs	r2, #1
 8015bbc:	755a      	strb	r2, [r3, #21]
 8015bbe:	2301      	movs	r3, #1
 8015bc0:	e0b6      	b.n	8015d30 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 8015bc2:	687b      	ldr	r3, [r7, #4]
 8015bc4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015bc6:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8015bc8:	687b      	ldr	r3, [r7, #4]
 8015bca:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015bcc:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8015bce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015bd0:	2b00      	cmp	r3, #0
 8015bd2:	d05d      	beq.n	8015c90 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 8015bd4:	e03a      	b.n	8015c4c <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 8015bd6:	683a      	ldr	r2, [r7, #0]
 8015bd8:	69fb      	ldr	r3, [r7, #28]
 8015bda:	1ad3      	subs	r3, r2, r3
 8015bdc:	603b      	str	r3, [r7, #0]
 8015bde:	687b      	ldr	r3, [r7, #4]
 8015be0:	699a      	ldr	r2, [r3, #24]
 8015be2:	69fb      	ldr	r3, [r7, #28]
 8015be4:	441a      	add	r2, r3
 8015be6:	687b      	ldr	r3, [r7, #4]
 8015be8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8015bea:	687b      	ldr	r3, [r7, #4]
 8015bec:	7d1b      	ldrb	r3, [r3, #20]
 8015bee:	f003 0302 	and.w	r3, r3, #2
 8015bf2:	2b00      	cmp	r3, #0
 8015bf4:	d00b      	beq.n	8015c0e <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8015bf6:	687b      	ldr	r3, [r7, #4]
 8015bf8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8015bfa:	4618      	mov	r0, r3
 8015bfc:	f7fd ff59 	bl	8013ab2 <create_chain>
 8015c00:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8015c02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015c04:	2b00      	cmp	r3, #0
 8015c06:	d108      	bne.n	8015c1a <f_lseek+0x2f4>
							ofs = 0; break;
 8015c08:	2300      	movs	r3, #0
 8015c0a:	603b      	str	r3, [r7, #0]
 8015c0c:	e022      	b.n	8015c54 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8015c0e:	687b      	ldr	r3, [r7, #4]
 8015c10:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8015c12:	4618      	mov	r0, r3
 8015c14:	f7fd fd57 	bl	80136c6 <get_fat>
 8015c18:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8015c1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015c1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015c20:	d104      	bne.n	8015c2c <f_lseek+0x306>
 8015c22:	687b      	ldr	r3, [r7, #4]
 8015c24:	2201      	movs	r2, #1
 8015c26:	755a      	strb	r2, [r3, #21]
 8015c28:	2301      	movs	r3, #1
 8015c2a:	e081      	b.n	8015d30 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8015c2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015c2e:	2b01      	cmp	r3, #1
 8015c30:	d904      	bls.n	8015c3c <f_lseek+0x316>
 8015c32:	68bb      	ldr	r3, [r7, #8]
 8015c34:	699b      	ldr	r3, [r3, #24]
 8015c36:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015c38:	429a      	cmp	r2, r3
 8015c3a:	d304      	bcc.n	8015c46 <f_lseek+0x320>
 8015c3c:	687b      	ldr	r3, [r7, #4]
 8015c3e:	2202      	movs	r2, #2
 8015c40:	755a      	strb	r2, [r3, #21]
 8015c42:	2302      	movs	r3, #2
 8015c44:	e074      	b.n	8015d30 <f_lseek+0x40a>
					fp->clust = clst;
 8015c46:	687b      	ldr	r3, [r7, #4]
 8015c48:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015c4a:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8015c4c:	683a      	ldr	r2, [r7, #0]
 8015c4e:	69fb      	ldr	r3, [r7, #28]
 8015c50:	429a      	cmp	r2, r3
 8015c52:	d8c0      	bhi.n	8015bd6 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 8015c54:	687b      	ldr	r3, [r7, #4]
 8015c56:	699a      	ldr	r2, [r3, #24]
 8015c58:	683b      	ldr	r3, [r7, #0]
 8015c5a:	441a      	add	r2, r3
 8015c5c:	687b      	ldr	r3, [r7, #4]
 8015c5e:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8015c60:	683b      	ldr	r3, [r7, #0]
 8015c62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015c66:	2b00      	cmp	r3, #0
 8015c68:	d012      	beq.n	8015c90 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8015c6a:	68bb      	ldr	r3, [r7, #8]
 8015c6c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8015c6e:	4618      	mov	r0, r3
 8015c70:	f7fd fd0a 	bl	8013688 <clust2sect>
 8015c74:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8015c76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015c78:	2b00      	cmp	r3, #0
 8015c7a:	d104      	bne.n	8015c86 <f_lseek+0x360>
 8015c7c:	687b      	ldr	r3, [r7, #4]
 8015c7e:	2202      	movs	r2, #2
 8015c80:	755a      	strb	r2, [r3, #21]
 8015c82:	2302      	movs	r3, #2
 8015c84:	e054      	b.n	8015d30 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 8015c86:	683b      	ldr	r3, [r7, #0]
 8015c88:	0a5b      	lsrs	r3, r3, #9
 8015c8a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8015c8c:	4413      	add	r3, r2
 8015c8e:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8015c90:	687b      	ldr	r3, [r7, #4]
 8015c92:	699a      	ldr	r2, [r3, #24]
 8015c94:	687b      	ldr	r3, [r7, #4]
 8015c96:	68db      	ldr	r3, [r3, #12]
 8015c98:	429a      	cmp	r2, r3
 8015c9a:	d90a      	bls.n	8015cb2 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 8015c9c:	687b      	ldr	r3, [r7, #4]
 8015c9e:	699a      	ldr	r2, [r3, #24]
 8015ca0:	687b      	ldr	r3, [r7, #4]
 8015ca2:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8015ca4:	687b      	ldr	r3, [r7, #4]
 8015ca6:	7d1b      	ldrb	r3, [r3, #20]
 8015ca8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015cac:	b2da      	uxtb	r2, r3
 8015cae:	687b      	ldr	r3, [r7, #4]
 8015cb0:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8015cb2:	687b      	ldr	r3, [r7, #4]
 8015cb4:	699b      	ldr	r3, [r3, #24]
 8015cb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015cba:	2b00      	cmp	r3, #0
 8015cbc:	d036      	beq.n	8015d2c <f_lseek+0x406>
 8015cbe:	687b      	ldr	r3, [r7, #4]
 8015cc0:	6a1b      	ldr	r3, [r3, #32]
 8015cc2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8015cc4:	429a      	cmp	r2, r3
 8015cc6:	d031      	beq.n	8015d2c <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8015cc8:	687b      	ldr	r3, [r7, #4]
 8015cca:	7d1b      	ldrb	r3, [r3, #20]
 8015ccc:	b25b      	sxtb	r3, r3
 8015cce:	2b00      	cmp	r3, #0
 8015cd0:	da18      	bge.n	8015d04 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8015cd2:	68bb      	ldr	r3, [r7, #8]
 8015cd4:	7858      	ldrb	r0, [r3, #1]
 8015cd6:	687b      	ldr	r3, [r7, #4]
 8015cd8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8015cdc:	687b      	ldr	r3, [r7, #4]
 8015cde:	6a1a      	ldr	r2, [r3, #32]
 8015ce0:	2301      	movs	r3, #1
 8015ce2:	f7fd f945 	bl	8012f70 <disk_write>
 8015ce6:	4603      	mov	r3, r0
 8015ce8:	2b00      	cmp	r3, #0
 8015cea:	d004      	beq.n	8015cf6 <f_lseek+0x3d0>
 8015cec:	687b      	ldr	r3, [r7, #4]
 8015cee:	2201      	movs	r2, #1
 8015cf0:	755a      	strb	r2, [r3, #21]
 8015cf2:	2301      	movs	r3, #1
 8015cf4:	e01c      	b.n	8015d30 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8015cf6:	687b      	ldr	r3, [r7, #4]
 8015cf8:	7d1b      	ldrb	r3, [r3, #20]
 8015cfa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8015cfe:	b2da      	uxtb	r2, r3
 8015d00:	687b      	ldr	r3, [r7, #4]
 8015d02:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8015d04:	68bb      	ldr	r3, [r7, #8]
 8015d06:	7858      	ldrb	r0, [r3, #1]
 8015d08:	687b      	ldr	r3, [r7, #4]
 8015d0a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8015d0e:	2301      	movs	r3, #1
 8015d10:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8015d12:	f7fd f90d 	bl	8012f30 <disk_read>
 8015d16:	4603      	mov	r3, r0
 8015d18:	2b00      	cmp	r3, #0
 8015d1a:	d004      	beq.n	8015d26 <f_lseek+0x400>
 8015d1c:	687b      	ldr	r3, [r7, #4]
 8015d1e:	2201      	movs	r2, #1
 8015d20:	755a      	strb	r2, [r3, #21]
 8015d22:	2301      	movs	r3, #1
 8015d24:	e004      	b.n	8015d30 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 8015d26:	687b      	ldr	r3, [r7, #4]
 8015d28:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8015d2a:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8015d2c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8015d30:	4618      	mov	r0, r3
 8015d32:	3740      	adds	r7, #64	@ 0x40
 8015d34:	46bd      	mov	sp, r7
 8015d36:	bd80      	pop	{r7, pc}

08015d38 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8015d38:	b480      	push	{r7}
 8015d3a:	b087      	sub	sp, #28
 8015d3c:	af00      	add	r7, sp, #0
 8015d3e:	60f8      	str	r0, [r7, #12]
 8015d40:	60b9      	str	r1, [r7, #8]
 8015d42:	4613      	mov	r3, r2
 8015d44:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8015d46:	2301      	movs	r3, #1
 8015d48:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8015d4a:	2300      	movs	r3, #0
 8015d4c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8015d4e:	4b1f      	ldr	r3, [pc, #124]	@ (8015dcc <FATFS_LinkDriverEx+0x94>)
 8015d50:	7a5b      	ldrb	r3, [r3, #9]
 8015d52:	b2db      	uxtb	r3, r3
 8015d54:	2b00      	cmp	r3, #0
 8015d56:	d131      	bne.n	8015dbc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8015d58:	4b1c      	ldr	r3, [pc, #112]	@ (8015dcc <FATFS_LinkDriverEx+0x94>)
 8015d5a:	7a5b      	ldrb	r3, [r3, #9]
 8015d5c:	b2db      	uxtb	r3, r3
 8015d5e:	461a      	mov	r2, r3
 8015d60:	4b1a      	ldr	r3, [pc, #104]	@ (8015dcc <FATFS_LinkDriverEx+0x94>)
 8015d62:	2100      	movs	r1, #0
 8015d64:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8015d66:	4b19      	ldr	r3, [pc, #100]	@ (8015dcc <FATFS_LinkDriverEx+0x94>)
 8015d68:	7a5b      	ldrb	r3, [r3, #9]
 8015d6a:	b2db      	uxtb	r3, r3
 8015d6c:	4a17      	ldr	r2, [pc, #92]	@ (8015dcc <FATFS_LinkDriverEx+0x94>)
 8015d6e:	009b      	lsls	r3, r3, #2
 8015d70:	4413      	add	r3, r2
 8015d72:	68fa      	ldr	r2, [r7, #12]
 8015d74:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8015d76:	4b15      	ldr	r3, [pc, #84]	@ (8015dcc <FATFS_LinkDriverEx+0x94>)
 8015d78:	7a5b      	ldrb	r3, [r3, #9]
 8015d7a:	b2db      	uxtb	r3, r3
 8015d7c:	461a      	mov	r2, r3
 8015d7e:	4b13      	ldr	r3, [pc, #76]	@ (8015dcc <FATFS_LinkDriverEx+0x94>)
 8015d80:	4413      	add	r3, r2
 8015d82:	79fa      	ldrb	r2, [r7, #7]
 8015d84:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8015d86:	4b11      	ldr	r3, [pc, #68]	@ (8015dcc <FATFS_LinkDriverEx+0x94>)
 8015d88:	7a5b      	ldrb	r3, [r3, #9]
 8015d8a:	b2db      	uxtb	r3, r3
 8015d8c:	1c5a      	adds	r2, r3, #1
 8015d8e:	b2d1      	uxtb	r1, r2
 8015d90:	4a0e      	ldr	r2, [pc, #56]	@ (8015dcc <FATFS_LinkDriverEx+0x94>)
 8015d92:	7251      	strb	r1, [r2, #9]
 8015d94:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8015d96:	7dbb      	ldrb	r3, [r7, #22]
 8015d98:	3330      	adds	r3, #48	@ 0x30
 8015d9a:	b2da      	uxtb	r2, r3
 8015d9c:	68bb      	ldr	r3, [r7, #8]
 8015d9e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8015da0:	68bb      	ldr	r3, [r7, #8]
 8015da2:	3301      	adds	r3, #1
 8015da4:	223a      	movs	r2, #58	@ 0x3a
 8015da6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8015da8:	68bb      	ldr	r3, [r7, #8]
 8015daa:	3302      	adds	r3, #2
 8015dac:	222f      	movs	r2, #47	@ 0x2f
 8015dae:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8015db0:	68bb      	ldr	r3, [r7, #8]
 8015db2:	3303      	adds	r3, #3
 8015db4:	2200      	movs	r2, #0
 8015db6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8015db8:	2300      	movs	r3, #0
 8015dba:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8015dbc:	7dfb      	ldrb	r3, [r7, #23]
}
 8015dbe:	4618      	mov	r0, r3
 8015dc0:	371c      	adds	r7, #28
 8015dc2:	46bd      	mov	sp, r7
 8015dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015dc8:	4770      	bx	lr
 8015dca:	bf00      	nop
 8015dcc:	20002aec 	.word	0x20002aec

08015dd0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8015dd0:	b580      	push	{r7, lr}
 8015dd2:	b082      	sub	sp, #8
 8015dd4:	af00      	add	r7, sp, #0
 8015dd6:	6078      	str	r0, [r7, #4]
 8015dd8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8015dda:	2200      	movs	r2, #0
 8015ddc:	6839      	ldr	r1, [r7, #0]
 8015dde:	6878      	ldr	r0, [r7, #4]
 8015de0:	f7ff ffaa 	bl	8015d38 <FATFS_LinkDriverEx>
 8015de4:	4603      	mov	r3, r0
}
 8015de6:	4618      	mov	r0, r3
 8015de8:	3708      	adds	r7, #8
 8015dea:	46bd      	mov	sp, r7
 8015dec:	bd80      	pop	{r7, pc}
	...

08015df0 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8015df0:	b480      	push	{r7}
 8015df2:	b085      	sub	sp, #20
 8015df4:	af00      	add	r7, sp, #0
 8015df6:	4603      	mov	r3, r0
 8015df8:	6039      	str	r1, [r7, #0]
 8015dfa:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8015dfc:	88fb      	ldrh	r3, [r7, #6]
 8015dfe:	2b7f      	cmp	r3, #127	@ 0x7f
 8015e00:	d802      	bhi.n	8015e08 <ff_convert+0x18>
		c = chr;
 8015e02:	88fb      	ldrh	r3, [r7, #6]
 8015e04:	81fb      	strh	r3, [r7, #14]
 8015e06:	e025      	b.n	8015e54 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8015e08:	683b      	ldr	r3, [r7, #0]
 8015e0a:	2b00      	cmp	r3, #0
 8015e0c:	d00b      	beq.n	8015e26 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8015e0e:	88fb      	ldrh	r3, [r7, #6]
 8015e10:	2bff      	cmp	r3, #255	@ 0xff
 8015e12:	d805      	bhi.n	8015e20 <ff_convert+0x30>
 8015e14:	88fb      	ldrh	r3, [r7, #6]
 8015e16:	3b80      	subs	r3, #128	@ 0x80
 8015e18:	4a12      	ldr	r2, [pc, #72]	@ (8015e64 <ff_convert+0x74>)
 8015e1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015e1e:	e000      	b.n	8015e22 <ff_convert+0x32>
 8015e20:	2300      	movs	r3, #0
 8015e22:	81fb      	strh	r3, [r7, #14]
 8015e24:	e016      	b.n	8015e54 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 8015e26:	2300      	movs	r3, #0
 8015e28:	81fb      	strh	r3, [r7, #14]
 8015e2a:	e009      	b.n	8015e40 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8015e2c:	89fb      	ldrh	r3, [r7, #14]
 8015e2e:	4a0d      	ldr	r2, [pc, #52]	@ (8015e64 <ff_convert+0x74>)
 8015e30:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015e34:	88fa      	ldrh	r2, [r7, #6]
 8015e36:	429a      	cmp	r2, r3
 8015e38:	d006      	beq.n	8015e48 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 8015e3a:	89fb      	ldrh	r3, [r7, #14]
 8015e3c:	3301      	adds	r3, #1
 8015e3e:	81fb      	strh	r3, [r7, #14]
 8015e40:	89fb      	ldrh	r3, [r7, #14]
 8015e42:	2b7f      	cmp	r3, #127	@ 0x7f
 8015e44:	d9f2      	bls.n	8015e2c <ff_convert+0x3c>
 8015e46:	e000      	b.n	8015e4a <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8015e48:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8015e4a:	89fb      	ldrh	r3, [r7, #14]
 8015e4c:	3380      	adds	r3, #128	@ 0x80
 8015e4e:	b29b      	uxth	r3, r3
 8015e50:	b2db      	uxtb	r3, r3
 8015e52:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8015e54:	89fb      	ldrh	r3, [r7, #14]
}
 8015e56:	4618      	mov	r0, r3
 8015e58:	3714      	adds	r7, #20
 8015e5a:	46bd      	mov	sp, r7
 8015e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e60:	4770      	bx	lr
 8015e62:	bf00      	nop
 8015e64:	0801b664 	.word	0x0801b664

08015e68 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8015e68:	b480      	push	{r7}
 8015e6a:	b087      	sub	sp, #28
 8015e6c:	af00      	add	r7, sp, #0
 8015e6e:	4603      	mov	r3, r0
 8015e70:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8015e72:	88fb      	ldrh	r3, [r7, #6]
 8015e74:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8015e78:	d201      	bcs.n	8015e7e <ff_wtoupper+0x16>
 8015e7a:	4b3e      	ldr	r3, [pc, #248]	@ (8015f74 <ff_wtoupper+0x10c>)
 8015e7c:	e000      	b.n	8015e80 <ff_wtoupper+0x18>
 8015e7e:	4b3e      	ldr	r3, [pc, #248]	@ (8015f78 <ff_wtoupper+0x110>)
 8015e80:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8015e82:	697b      	ldr	r3, [r7, #20]
 8015e84:	1c9a      	adds	r2, r3, #2
 8015e86:	617a      	str	r2, [r7, #20]
 8015e88:	881b      	ldrh	r3, [r3, #0]
 8015e8a:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8015e8c:	8a7b      	ldrh	r3, [r7, #18]
 8015e8e:	2b00      	cmp	r3, #0
 8015e90:	d068      	beq.n	8015f64 <ff_wtoupper+0xfc>
 8015e92:	88fa      	ldrh	r2, [r7, #6]
 8015e94:	8a7b      	ldrh	r3, [r7, #18]
 8015e96:	429a      	cmp	r2, r3
 8015e98:	d364      	bcc.n	8015f64 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8015e9a:	697b      	ldr	r3, [r7, #20]
 8015e9c:	1c9a      	adds	r2, r3, #2
 8015e9e:	617a      	str	r2, [r7, #20]
 8015ea0:	881b      	ldrh	r3, [r3, #0]
 8015ea2:	823b      	strh	r3, [r7, #16]
 8015ea4:	8a3b      	ldrh	r3, [r7, #16]
 8015ea6:	0a1b      	lsrs	r3, r3, #8
 8015ea8:	81fb      	strh	r3, [r7, #14]
 8015eaa:	8a3b      	ldrh	r3, [r7, #16]
 8015eac:	b2db      	uxtb	r3, r3
 8015eae:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8015eb0:	88fa      	ldrh	r2, [r7, #6]
 8015eb2:	8a79      	ldrh	r1, [r7, #18]
 8015eb4:	8a3b      	ldrh	r3, [r7, #16]
 8015eb6:	440b      	add	r3, r1
 8015eb8:	429a      	cmp	r2, r3
 8015eba:	da49      	bge.n	8015f50 <ff_wtoupper+0xe8>
			switch (cmd) {
 8015ebc:	89fb      	ldrh	r3, [r7, #14]
 8015ebe:	2b08      	cmp	r3, #8
 8015ec0:	d84f      	bhi.n	8015f62 <ff_wtoupper+0xfa>
 8015ec2:	a201      	add	r2, pc, #4	@ (adr r2, 8015ec8 <ff_wtoupper+0x60>)
 8015ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015ec8:	08015eed 	.word	0x08015eed
 8015ecc:	08015eff 	.word	0x08015eff
 8015ed0:	08015f15 	.word	0x08015f15
 8015ed4:	08015f1d 	.word	0x08015f1d
 8015ed8:	08015f25 	.word	0x08015f25
 8015edc:	08015f2d 	.word	0x08015f2d
 8015ee0:	08015f35 	.word	0x08015f35
 8015ee4:	08015f3d 	.word	0x08015f3d
 8015ee8:	08015f45 	.word	0x08015f45
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8015eec:	88fa      	ldrh	r2, [r7, #6]
 8015eee:	8a7b      	ldrh	r3, [r7, #18]
 8015ef0:	1ad3      	subs	r3, r2, r3
 8015ef2:	005b      	lsls	r3, r3, #1
 8015ef4:	697a      	ldr	r2, [r7, #20]
 8015ef6:	4413      	add	r3, r2
 8015ef8:	881b      	ldrh	r3, [r3, #0]
 8015efa:	80fb      	strh	r3, [r7, #6]
 8015efc:	e027      	b.n	8015f4e <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8015efe:	88fa      	ldrh	r2, [r7, #6]
 8015f00:	8a7b      	ldrh	r3, [r7, #18]
 8015f02:	1ad3      	subs	r3, r2, r3
 8015f04:	b29b      	uxth	r3, r3
 8015f06:	f003 0301 	and.w	r3, r3, #1
 8015f0a:	b29b      	uxth	r3, r3
 8015f0c:	88fa      	ldrh	r2, [r7, #6]
 8015f0e:	1ad3      	subs	r3, r2, r3
 8015f10:	80fb      	strh	r3, [r7, #6]
 8015f12:	e01c      	b.n	8015f4e <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8015f14:	88fb      	ldrh	r3, [r7, #6]
 8015f16:	3b10      	subs	r3, #16
 8015f18:	80fb      	strh	r3, [r7, #6]
 8015f1a:	e018      	b.n	8015f4e <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8015f1c:	88fb      	ldrh	r3, [r7, #6]
 8015f1e:	3b20      	subs	r3, #32
 8015f20:	80fb      	strh	r3, [r7, #6]
 8015f22:	e014      	b.n	8015f4e <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8015f24:	88fb      	ldrh	r3, [r7, #6]
 8015f26:	3b30      	subs	r3, #48	@ 0x30
 8015f28:	80fb      	strh	r3, [r7, #6]
 8015f2a:	e010      	b.n	8015f4e <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8015f2c:	88fb      	ldrh	r3, [r7, #6]
 8015f2e:	3b1a      	subs	r3, #26
 8015f30:	80fb      	strh	r3, [r7, #6]
 8015f32:	e00c      	b.n	8015f4e <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8015f34:	88fb      	ldrh	r3, [r7, #6]
 8015f36:	3308      	adds	r3, #8
 8015f38:	80fb      	strh	r3, [r7, #6]
 8015f3a:	e008      	b.n	8015f4e <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8015f3c:	88fb      	ldrh	r3, [r7, #6]
 8015f3e:	3b50      	subs	r3, #80	@ 0x50
 8015f40:	80fb      	strh	r3, [r7, #6]
 8015f42:	e004      	b.n	8015f4e <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8015f44:	88fb      	ldrh	r3, [r7, #6]
 8015f46:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 8015f4a:	80fb      	strh	r3, [r7, #6]
 8015f4c:	bf00      	nop
			}
			break;
 8015f4e:	e008      	b.n	8015f62 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8015f50:	89fb      	ldrh	r3, [r7, #14]
 8015f52:	2b00      	cmp	r3, #0
 8015f54:	d195      	bne.n	8015e82 <ff_wtoupper+0x1a>
 8015f56:	8a3b      	ldrh	r3, [r7, #16]
 8015f58:	005b      	lsls	r3, r3, #1
 8015f5a:	697a      	ldr	r2, [r7, #20]
 8015f5c:	4413      	add	r3, r2
 8015f5e:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8015f60:	e78f      	b.n	8015e82 <ff_wtoupper+0x1a>
			break;
 8015f62:	bf00      	nop
	}

	return chr;
 8015f64:	88fb      	ldrh	r3, [r7, #6]
}
 8015f66:	4618      	mov	r0, r3
 8015f68:	371c      	adds	r7, #28
 8015f6a:	46bd      	mov	sp, r7
 8015f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f70:	4770      	bx	lr
 8015f72:	bf00      	nop
 8015f74:	0801b764 	.word	0x0801b764
 8015f78:	0801b958 	.word	0x0801b958

08015f7c <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8015f7c:	b580      	push	{r7, lr}
 8015f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8015f80:	2200      	movs	r2, #0
 8015f82:	4912      	ldr	r1, [pc, #72]	@ (8015fcc <MX_USB_Device_Init+0x50>)
 8015f84:	4812      	ldr	r0, [pc, #72]	@ (8015fd0 <MX_USB_Device_Init+0x54>)
 8015f86:	f7fb fe71 	bl	8011c6c <USBD_Init>
 8015f8a:	4603      	mov	r3, r0
 8015f8c:	2b00      	cmp	r3, #0
 8015f8e:	d001      	beq.n	8015f94 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8015f90:	f7ed fe18 	bl	8003bc4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8015f94:	490f      	ldr	r1, [pc, #60]	@ (8015fd4 <MX_USB_Device_Init+0x58>)
 8015f96:	480e      	ldr	r0, [pc, #56]	@ (8015fd0 <MX_USB_Device_Init+0x54>)
 8015f98:	f7fb fe98 	bl	8011ccc <USBD_RegisterClass>
 8015f9c:	4603      	mov	r3, r0
 8015f9e:	2b00      	cmp	r3, #0
 8015fa0:	d001      	beq.n	8015fa6 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 8015fa2:	f7ed fe0f 	bl	8003bc4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 8015fa6:	490c      	ldr	r1, [pc, #48]	@ (8015fd8 <MX_USB_Device_Init+0x5c>)
 8015fa8:	4809      	ldr	r0, [pc, #36]	@ (8015fd0 <MX_USB_Device_Init+0x54>)
 8015faa:	f7fb fdb9 	bl	8011b20 <USBD_CDC_RegisterInterface>
 8015fae:	4603      	mov	r3, r0
 8015fb0:	2b00      	cmp	r3, #0
 8015fb2:	d001      	beq.n	8015fb8 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8015fb4:	f7ed fe06 	bl	8003bc4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8015fb8:	4805      	ldr	r0, [pc, #20]	@ (8015fd0 <MX_USB_Device_Init+0x54>)
 8015fba:	f7fb feae 	bl	8011d1a <USBD_Start>
 8015fbe:	4603      	mov	r3, r0
 8015fc0:	2b00      	cmp	r3, #0
 8015fc2:	d001      	beq.n	8015fc8 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 8015fc4:	f7ed fdfe 	bl	8003bc4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8015fc8:	bf00      	nop
 8015fca:	bd80      	pop	{r7, pc}
 8015fcc:	2000014c 	.word	0x2000014c
 8015fd0:	20002af8 	.word	0x20002af8
 8015fd4:	20000034 	.word	0x20000034
 8015fd8:	20000138 	.word	0x20000138

08015fdc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8015fdc:	b580      	push	{r7, lr}
 8015fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8015fe0:	2200      	movs	r2, #0
 8015fe2:	4905      	ldr	r1, [pc, #20]	@ (8015ff8 <CDC_Init_FS+0x1c>)
 8015fe4:	4805      	ldr	r0, [pc, #20]	@ (8015ffc <CDC_Init_FS+0x20>)
 8015fe6:	f7fb fdb0 	bl	8011b4a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8015fea:	4905      	ldr	r1, [pc, #20]	@ (8016000 <CDC_Init_FS+0x24>)
 8015fec:	4803      	ldr	r0, [pc, #12]	@ (8015ffc <CDC_Init_FS+0x20>)
 8015fee:	f7fb fdca 	bl	8011b86 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8015ff2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8015ff4:	4618      	mov	r0, r3
 8015ff6:	bd80      	pop	{r7, pc}
 8015ff8:	200031c8 	.word	0x200031c8
 8015ffc:	20002af8 	.word	0x20002af8
 8016000:	20002dc8 	.word	0x20002dc8

08016004 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8016004:	b480      	push	{r7}
 8016006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8016008:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801600a:	4618      	mov	r0, r3
 801600c:	46bd      	mov	sp, r7
 801600e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016012:	4770      	bx	lr

08016014 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8016014:	b480      	push	{r7}
 8016016:	b083      	sub	sp, #12
 8016018:	af00      	add	r7, sp, #0
 801601a:	4603      	mov	r3, r0
 801601c:	6039      	str	r1, [r7, #0]
 801601e:	71fb      	strb	r3, [r7, #7]
 8016020:	4613      	mov	r3, r2
 8016022:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8016024:	79fb      	ldrb	r3, [r7, #7]
 8016026:	2b23      	cmp	r3, #35	@ 0x23
 8016028:	d84a      	bhi.n	80160c0 <CDC_Control_FS+0xac>
 801602a:	a201      	add	r2, pc, #4	@ (adr r2, 8016030 <CDC_Control_FS+0x1c>)
 801602c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016030:	080160c1 	.word	0x080160c1
 8016034:	080160c1 	.word	0x080160c1
 8016038:	080160c1 	.word	0x080160c1
 801603c:	080160c1 	.word	0x080160c1
 8016040:	080160c1 	.word	0x080160c1
 8016044:	080160c1 	.word	0x080160c1
 8016048:	080160c1 	.word	0x080160c1
 801604c:	080160c1 	.word	0x080160c1
 8016050:	080160c1 	.word	0x080160c1
 8016054:	080160c1 	.word	0x080160c1
 8016058:	080160c1 	.word	0x080160c1
 801605c:	080160c1 	.word	0x080160c1
 8016060:	080160c1 	.word	0x080160c1
 8016064:	080160c1 	.word	0x080160c1
 8016068:	080160c1 	.word	0x080160c1
 801606c:	080160c1 	.word	0x080160c1
 8016070:	080160c1 	.word	0x080160c1
 8016074:	080160c1 	.word	0x080160c1
 8016078:	080160c1 	.word	0x080160c1
 801607c:	080160c1 	.word	0x080160c1
 8016080:	080160c1 	.word	0x080160c1
 8016084:	080160c1 	.word	0x080160c1
 8016088:	080160c1 	.word	0x080160c1
 801608c:	080160c1 	.word	0x080160c1
 8016090:	080160c1 	.word	0x080160c1
 8016094:	080160c1 	.word	0x080160c1
 8016098:	080160c1 	.word	0x080160c1
 801609c:	080160c1 	.word	0x080160c1
 80160a0:	080160c1 	.word	0x080160c1
 80160a4:	080160c1 	.word	0x080160c1
 80160a8:	080160c1 	.word	0x080160c1
 80160ac:	080160c1 	.word	0x080160c1
 80160b0:	080160c1 	.word	0x080160c1
 80160b4:	080160c1 	.word	0x080160c1
 80160b8:	080160c1 	.word	0x080160c1
 80160bc:	080160c1 	.word	0x080160c1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80160c0:	bf00      	nop
  }

  return (USBD_OK);
 80160c2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80160c4:	4618      	mov	r0, r3
 80160c6:	370c      	adds	r7, #12
 80160c8:	46bd      	mov	sp, r7
 80160ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160ce:	4770      	bx	lr

080160d0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80160d0:	b580      	push	{r7, lr}
 80160d2:	b082      	sub	sp, #8
 80160d4:	af00      	add	r7, sp, #0
 80160d6:	6078      	str	r0, [r7, #4]
 80160d8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80160da:	6879      	ldr	r1, [r7, #4]
 80160dc:	4805      	ldr	r0, [pc, #20]	@ (80160f4 <CDC_Receive_FS+0x24>)
 80160de:	f7fb fd52 	bl	8011b86 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80160e2:	4804      	ldr	r0, [pc, #16]	@ (80160f4 <CDC_Receive_FS+0x24>)
 80160e4:	f7fb fd98 	bl	8011c18 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80160e8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80160ea:	4618      	mov	r0, r3
 80160ec:	3708      	adds	r7, #8
 80160ee:	46bd      	mov	sp, r7
 80160f0:	bd80      	pop	{r7, pc}
 80160f2:	bf00      	nop
 80160f4:	20002af8 	.word	0x20002af8

080160f8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80160f8:	b580      	push	{r7, lr}
 80160fa:	b084      	sub	sp, #16
 80160fc:	af00      	add	r7, sp, #0
 80160fe:	6078      	str	r0, [r7, #4]
 8016100:	460b      	mov	r3, r1
 8016102:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8016104:	2300      	movs	r3, #0
 8016106:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8016108:	4b0d      	ldr	r3, [pc, #52]	@ (8016140 <CDC_Transmit_FS+0x48>)
 801610a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801610e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8016110:	68bb      	ldr	r3, [r7, #8]
 8016112:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8016116:	2b00      	cmp	r3, #0
 8016118:	d001      	beq.n	801611e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 801611a:	2301      	movs	r3, #1
 801611c:	e00b      	b.n	8016136 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 801611e:	887b      	ldrh	r3, [r7, #2]
 8016120:	461a      	mov	r2, r3
 8016122:	6879      	ldr	r1, [r7, #4]
 8016124:	4806      	ldr	r0, [pc, #24]	@ (8016140 <CDC_Transmit_FS+0x48>)
 8016126:	f7fb fd10 	bl	8011b4a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 801612a:	4805      	ldr	r0, [pc, #20]	@ (8016140 <CDC_Transmit_FS+0x48>)
 801612c:	f7fb fd44 	bl	8011bb8 <USBD_CDC_TransmitPacket>
 8016130:	4603      	mov	r3, r0
 8016132:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8016134:	7bfb      	ldrb	r3, [r7, #15]
}
 8016136:	4618      	mov	r0, r3
 8016138:	3710      	adds	r7, #16
 801613a:	46bd      	mov	sp, r7
 801613c:	bd80      	pop	{r7, pc}
 801613e:	bf00      	nop
 8016140:	20002af8 	.word	0x20002af8

08016144 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8016144:	b480      	push	{r7}
 8016146:	b087      	sub	sp, #28
 8016148:	af00      	add	r7, sp, #0
 801614a:	60f8      	str	r0, [r7, #12]
 801614c:	60b9      	str	r1, [r7, #8]
 801614e:	4613      	mov	r3, r2
 8016150:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8016152:	2300      	movs	r3, #0
 8016154:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8016156:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801615a:	4618      	mov	r0, r3
 801615c:	371c      	adds	r7, #28
 801615e:	46bd      	mov	sp, r7
 8016160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016164:	4770      	bx	lr
	...

08016168 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016168:	b480      	push	{r7}
 801616a:	b083      	sub	sp, #12
 801616c:	af00      	add	r7, sp, #0
 801616e:	4603      	mov	r3, r0
 8016170:	6039      	str	r1, [r7, #0]
 8016172:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8016174:	683b      	ldr	r3, [r7, #0]
 8016176:	2212      	movs	r2, #18
 8016178:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 801617a:	4b03      	ldr	r3, [pc, #12]	@ (8016188 <USBD_CDC_DeviceDescriptor+0x20>)
}
 801617c:	4618      	mov	r0, r3
 801617e:	370c      	adds	r7, #12
 8016180:	46bd      	mov	sp, r7
 8016182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016186:	4770      	bx	lr
 8016188:	2000016c 	.word	0x2000016c

0801618c <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801618c:	b480      	push	{r7}
 801618e:	b083      	sub	sp, #12
 8016190:	af00      	add	r7, sp, #0
 8016192:	4603      	mov	r3, r0
 8016194:	6039      	str	r1, [r7, #0]
 8016196:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8016198:	683b      	ldr	r3, [r7, #0]
 801619a:	2204      	movs	r2, #4
 801619c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801619e:	4b03      	ldr	r3, [pc, #12]	@ (80161ac <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 80161a0:	4618      	mov	r0, r3
 80161a2:	370c      	adds	r7, #12
 80161a4:	46bd      	mov	sp, r7
 80161a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161aa:	4770      	bx	lr
 80161ac:	20000180 	.word	0x20000180

080161b0 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80161b0:	b580      	push	{r7, lr}
 80161b2:	b082      	sub	sp, #8
 80161b4:	af00      	add	r7, sp, #0
 80161b6:	4603      	mov	r3, r0
 80161b8:	6039      	str	r1, [r7, #0]
 80161ba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80161bc:	79fb      	ldrb	r3, [r7, #7]
 80161be:	2b00      	cmp	r3, #0
 80161c0:	d105      	bne.n	80161ce <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 80161c2:	683a      	ldr	r2, [r7, #0]
 80161c4:	4907      	ldr	r1, [pc, #28]	@ (80161e4 <USBD_CDC_ProductStrDescriptor+0x34>)
 80161c6:	4808      	ldr	r0, [pc, #32]	@ (80161e8 <USBD_CDC_ProductStrDescriptor+0x38>)
 80161c8:	f7fc fd91 	bl	8012cee <USBD_GetString>
 80161cc:	e004      	b.n	80161d8 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 80161ce:	683a      	ldr	r2, [r7, #0]
 80161d0:	4904      	ldr	r1, [pc, #16]	@ (80161e4 <USBD_CDC_ProductStrDescriptor+0x34>)
 80161d2:	4805      	ldr	r0, [pc, #20]	@ (80161e8 <USBD_CDC_ProductStrDescriptor+0x38>)
 80161d4:	f7fc fd8b 	bl	8012cee <USBD_GetString>
  }
  return USBD_StrDesc;
 80161d8:	4b02      	ldr	r3, [pc, #8]	@ (80161e4 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 80161da:	4618      	mov	r0, r3
 80161dc:	3708      	adds	r7, #8
 80161de:	46bd      	mov	sp, r7
 80161e0:	bd80      	pop	{r7, pc}
 80161e2:	bf00      	nop
 80161e4:	200035c8 	.word	0x200035c8
 80161e8:	08019a70 	.word	0x08019a70

080161ec <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80161ec:	b580      	push	{r7, lr}
 80161ee:	b082      	sub	sp, #8
 80161f0:	af00      	add	r7, sp, #0
 80161f2:	4603      	mov	r3, r0
 80161f4:	6039      	str	r1, [r7, #0]
 80161f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80161f8:	683a      	ldr	r2, [r7, #0]
 80161fa:	4904      	ldr	r1, [pc, #16]	@ (801620c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 80161fc:	4804      	ldr	r0, [pc, #16]	@ (8016210 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 80161fe:	f7fc fd76 	bl	8012cee <USBD_GetString>
  return USBD_StrDesc;
 8016202:	4b02      	ldr	r3, [pc, #8]	@ (801620c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 8016204:	4618      	mov	r0, r3
 8016206:	3708      	adds	r7, #8
 8016208:	46bd      	mov	sp, r7
 801620a:	bd80      	pop	{r7, pc}
 801620c:	200035c8 	.word	0x200035c8
 8016210:	08019a88 	.word	0x08019a88

08016214 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016214:	b580      	push	{r7, lr}
 8016216:	b082      	sub	sp, #8
 8016218:	af00      	add	r7, sp, #0
 801621a:	4603      	mov	r3, r0
 801621c:	6039      	str	r1, [r7, #0]
 801621e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8016220:	683b      	ldr	r3, [r7, #0]
 8016222:	221a      	movs	r2, #26
 8016224:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8016226:	f000 f843 	bl	80162b0 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 801622a:	4b02      	ldr	r3, [pc, #8]	@ (8016234 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 801622c:	4618      	mov	r0, r3
 801622e:	3708      	adds	r7, #8
 8016230:	46bd      	mov	sp, r7
 8016232:	bd80      	pop	{r7, pc}
 8016234:	20000184 	.word	0x20000184

08016238 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016238:	b580      	push	{r7, lr}
 801623a:	b082      	sub	sp, #8
 801623c:	af00      	add	r7, sp, #0
 801623e:	4603      	mov	r3, r0
 8016240:	6039      	str	r1, [r7, #0]
 8016242:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8016244:	79fb      	ldrb	r3, [r7, #7]
 8016246:	2b00      	cmp	r3, #0
 8016248:	d105      	bne.n	8016256 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 801624a:	683a      	ldr	r2, [r7, #0]
 801624c:	4907      	ldr	r1, [pc, #28]	@ (801626c <USBD_CDC_ConfigStrDescriptor+0x34>)
 801624e:	4808      	ldr	r0, [pc, #32]	@ (8016270 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8016250:	f7fc fd4d 	bl	8012cee <USBD_GetString>
 8016254:	e004      	b.n	8016260 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8016256:	683a      	ldr	r2, [r7, #0]
 8016258:	4904      	ldr	r1, [pc, #16]	@ (801626c <USBD_CDC_ConfigStrDescriptor+0x34>)
 801625a:	4805      	ldr	r0, [pc, #20]	@ (8016270 <USBD_CDC_ConfigStrDescriptor+0x38>)
 801625c:	f7fc fd47 	bl	8012cee <USBD_GetString>
  }
  return USBD_StrDesc;
 8016260:	4b02      	ldr	r3, [pc, #8]	@ (801626c <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 8016262:	4618      	mov	r0, r3
 8016264:	3708      	adds	r7, #8
 8016266:	46bd      	mov	sp, r7
 8016268:	bd80      	pop	{r7, pc}
 801626a:	bf00      	nop
 801626c:	200035c8 	.word	0x200035c8
 8016270:	08019a9c 	.word	0x08019a9c

08016274 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016274:	b580      	push	{r7, lr}
 8016276:	b082      	sub	sp, #8
 8016278:	af00      	add	r7, sp, #0
 801627a:	4603      	mov	r3, r0
 801627c:	6039      	str	r1, [r7, #0]
 801627e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8016280:	79fb      	ldrb	r3, [r7, #7]
 8016282:	2b00      	cmp	r3, #0
 8016284:	d105      	bne.n	8016292 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8016286:	683a      	ldr	r2, [r7, #0]
 8016288:	4907      	ldr	r1, [pc, #28]	@ (80162a8 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 801628a:	4808      	ldr	r0, [pc, #32]	@ (80162ac <USBD_CDC_InterfaceStrDescriptor+0x38>)
 801628c:	f7fc fd2f 	bl	8012cee <USBD_GetString>
 8016290:	e004      	b.n	801629c <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8016292:	683a      	ldr	r2, [r7, #0]
 8016294:	4904      	ldr	r1, [pc, #16]	@ (80162a8 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8016296:	4805      	ldr	r0, [pc, #20]	@ (80162ac <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8016298:	f7fc fd29 	bl	8012cee <USBD_GetString>
  }
  return USBD_StrDesc;
 801629c:	4b02      	ldr	r3, [pc, #8]	@ (80162a8 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 801629e:	4618      	mov	r0, r3
 80162a0:	3708      	adds	r7, #8
 80162a2:	46bd      	mov	sp, r7
 80162a4:	bd80      	pop	{r7, pc}
 80162a6:	bf00      	nop
 80162a8:	200035c8 	.word	0x200035c8
 80162ac:	08019aa8 	.word	0x08019aa8

080162b0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80162b0:	b580      	push	{r7, lr}
 80162b2:	b084      	sub	sp, #16
 80162b4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80162b6:	4b0f      	ldr	r3, [pc, #60]	@ (80162f4 <Get_SerialNum+0x44>)
 80162b8:	681b      	ldr	r3, [r3, #0]
 80162ba:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80162bc:	4b0e      	ldr	r3, [pc, #56]	@ (80162f8 <Get_SerialNum+0x48>)
 80162be:	681b      	ldr	r3, [r3, #0]
 80162c0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80162c2:	4b0e      	ldr	r3, [pc, #56]	@ (80162fc <Get_SerialNum+0x4c>)
 80162c4:	681b      	ldr	r3, [r3, #0]
 80162c6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80162c8:	68fa      	ldr	r2, [r7, #12]
 80162ca:	687b      	ldr	r3, [r7, #4]
 80162cc:	4413      	add	r3, r2
 80162ce:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80162d0:	68fb      	ldr	r3, [r7, #12]
 80162d2:	2b00      	cmp	r3, #0
 80162d4:	d009      	beq.n	80162ea <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80162d6:	2208      	movs	r2, #8
 80162d8:	4909      	ldr	r1, [pc, #36]	@ (8016300 <Get_SerialNum+0x50>)
 80162da:	68f8      	ldr	r0, [r7, #12]
 80162dc:	f000 f814 	bl	8016308 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80162e0:	2204      	movs	r2, #4
 80162e2:	4908      	ldr	r1, [pc, #32]	@ (8016304 <Get_SerialNum+0x54>)
 80162e4:	68b8      	ldr	r0, [r7, #8]
 80162e6:	f000 f80f 	bl	8016308 <IntToUnicode>
  }
}
 80162ea:	bf00      	nop
 80162ec:	3710      	adds	r7, #16
 80162ee:	46bd      	mov	sp, r7
 80162f0:	bd80      	pop	{r7, pc}
 80162f2:	bf00      	nop
 80162f4:	1fff7590 	.word	0x1fff7590
 80162f8:	1fff7594 	.word	0x1fff7594
 80162fc:	1fff7598 	.word	0x1fff7598
 8016300:	20000186 	.word	0x20000186
 8016304:	20000196 	.word	0x20000196

08016308 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8016308:	b480      	push	{r7}
 801630a:	b087      	sub	sp, #28
 801630c:	af00      	add	r7, sp, #0
 801630e:	60f8      	str	r0, [r7, #12]
 8016310:	60b9      	str	r1, [r7, #8]
 8016312:	4613      	mov	r3, r2
 8016314:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8016316:	2300      	movs	r3, #0
 8016318:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801631a:	2300      	movs	r3, #0
 801631c:	75fb      	strb	r3, [r7, #23]
 801631e:	e027      	b.n	8016370 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8016320:	68fb      	ldr	r3, [r7, #12]
 8016322:	0f1b      	lsrs	r3, r3, #28
 8016324:	2b09      	cmp	r3, #9
 8016326:	d80b      	bhi.n	8016340 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8016328:	68fb      	ldr	r3, [r7, #12]
 801632a:	0f1b      	lsrs	r3, r3, #28
 801632c:	b2da      	uxtb	r2, r3
 801632e:	7dfb      	ldrb	r3, [r7, #23]
 8016330:	005b      	lsls	r3, r3, #1
 8016332:	4619      	mov	r1, r3
 8016334:	68bb      	ldr	r3, [r7, #8]
 8016336:	440b      	add	r3, r1
 8016338:	3230      	adds	r2, #48	@ 0x30
 801633a:	b2d2      	uxtb	r2, r2
 801633c:	701a      	strb	r2, [r3, #0]
 801633e:	e00a      	b.n	8016356 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8016340:	68fb      	ldr	r3, [r7, #12]
 8016342:	0f1b      	lsrs	r3, r3, #28
 8016344:	b2da      	uxtb	r2, r3
 8016346:	7dfb      	ldrb	r3, [r7, #23]
 8016348:	005b      	lsls	r3, r3, #1
 801634a:	4619      	mov	r1, r3
 801634c:	68bb      	ldr	r3, [r7, #8]
 801634e:	440b      	add	r3, r1
 8016350:	3237      	adds	r2, #55	@ 0x37
 8016352:	b2d2      	uxtb	r2, r2
 8016354:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8016356:	68fb      	ldr	r3, [r7, #12]
 8016358:	011b      	lsls	r3, r3, #4
 801635a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 801635c:	7dfb      	ldrb	r3, [r7, #23]
 801635e:	005b      	lsls	r3, r3, #1
 8016360:	3301      	adds	r3, #1
 8016362:	68ba      	ldr	r2, [r7, #8]
 8016364:	4413      	add	r3, r2
 8016366:	2200      	movs	r2, #0
 8016368:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801636a:	7dfb      	ldrb	r3, [r7, #23]
 801636c:	3301      	adds	r3, #1
 801636e:	75fb      	strb	r3, [r7, #23]
 8016370:	7dfa      	ldrb	r2, [r7, #23]
 8016372:	79fb      	ldrb	r3, [r7, #7]
 8016374:	429a      	cmp	r2, r3
 8016376:	d3d3      	bcc.n	8016320 <IntToUnicode+0x18>
  }
}
 8016378:	bf00      	nop
 801637a:	bf00      	nop
 801637c:	371c      	adds	r7, #28
 801637e:	46bd      	mov	sp, r7
 8016380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016384:	4770      	bx	lr
	...

08016388 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016388:	b580      	push	{r7, lr}
 801638a:	b094      	sub	sp, #80	@ 0x50
 801638c:	af00      	add	r7, sp, #0
 801638e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8016390:	f107 030c 	add.w	r3, r7, #12
 8016394:	2244      	movs	r2, #68	@ 0x44
 8016396:	2100      	movs	r1, #0
 8016398:	4618      	mov	r0, r3
 801639a:	f001 f8c6 	bl	801752a <memset>
  if(pcdHandle->Instance==USB)
 801639e:	687b      	ldr	r3, [r7, #4]
 80163a0:	681b      	ldr	r3, [r3, #0]
 80163a2:	4a15      	ldr	r2, [pc, #84]	@ (80163f8 <HAL_PCD_MspInit+0x70>)
 80163a4:	4293      	cmp	r3, r2
 80163a6:	d123      	bne.n	80163f0 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80163a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80163ac:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80163ae:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80163b2:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80163b4:	f107 030c 	add.w	r3, r7, #12
 80163b8:	4618      	mov	r0, r3
 80163ba:	f7f6 fd83 	bl	800cec4 <HAL_RCCEx_PeriphCLKConfig>
 80163be:	4603      	mov	r3, r0
 80163c0:	2b00      	cmp	r3, #0
 80163c2:	d001      	beq.n	80163c8 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 80163c4:	f7ed fbfe 	bl	8003bc4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80163c8:	4b0c      	ldr	r3, [pc, #48]	@ (80163fc <HAL_PCD_MspInit+0x74>)
 80163ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80163cc:	4a0b      	ldr	r2, [pc, #44]	@ (80163fc <HAL_PCD_MspInit+0x74>)
 80163ce:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80163d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80163d4:	4b09      	ldr	r3, [pc, #36]	@ (80163fc <HAL_PCD_MspInit+0x74>)
 80163d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80163d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80163dc:	60bb      	str	r3, [r7, #8]
 80163de:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 80163e0:	2200      	movs	r2, #0
 80163e2:	2100      	movs	r1, #0
 80163e4:	2014      	movs	r0, #20
 80163e6:	f7f2 fbac 	bl	8008b42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 80163ea:	2014      	movs	r0, #20
 80163ec:	f7f2 fbc3 	bl	8008b76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80163f0:	bf00      	nop
 80163f2:	3750      	adds	r7, #80	@ 0x50
 80163f4:	46bd      	mov	sp, r7
 80163f6:	bd80      	pop	{r7, pc}
 80163f8:	40005c00 	.word	0x40005c00
 80163fc:	40021000 	.word	0x40021000

08016400 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016400:	b580      	push	{r7, lr}
 8016402:	b082      	sub	sp, #8
 8016404:	af00      	add	r7, sp, #0
 8016406:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8016408:	687b      	ldr	r3, [r7, #4]
 801640a:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 801640e:	687b      	ldr	r3, [r7, #4]
 8016410:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8016414:	4619      	mov	r1, r3
 8016416:	4610      	mov	r0, r2
 8016418:	f7fb fcca 	bl	8011db0 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 801641c:	bf00      	nop
 801641e:	3708      	adds	r7, #8
 8016420:	46bd      	mov	sp, r7
 8016422:	bd80      	pop	{r7, pc}

08016424 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016424:	b580      	push	{r7, lr}
 8016426:	b082      	sub	sp, #8
 8016428:	af00      	add	r7, sp, #0
 801642a:	6078      	str	r0, [r7, #4]
 801642c:	460b      	mov	r3, r1
 801642e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8016430:	687b      	ldr	r3, [r7, #4]
 8016432:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8016436:	78fa      	ldrb	r2, [r7, #3]
 8016438:	6879      	ldr	r1, [r7, #4]
 801643a:	4613      	mov	r3, r2
 801643c:	009b      	lsls	r3, r3, #2
 801643e:	4413      	add	r3, r2
 8016440:	00db      	lsls	r3, r3, #3
 8016442:	440b      	add	r3, r1
 8016444:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8016448:	681a      	ldr	r2, [r3, #0]
 801644a:	78fb      	ldrb	r3, [r7, #3]
 801644c:	4619      	mov	r1, r3
 801644e:	f7fb fd04 	bl	8011e5a <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 8016452:	bf00      	nop
 8016454:	3708      	adds	r7, #8
 8016456:	46bd      	mov	sp, r7
 8016458:	bd80      	pop	{r7, pc}

0801645a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801645a:	b580      	push	{r7, lr}
 801645c:	b082      	sub	sp, #8
 801645e:	af00      	add	r7, sp, #0
 8016460:	6078      	str	r0, [r7, #4]
 8016462:	460b      	mov	r3, r1
 8016464:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8016466:	687b      	ldr	r3, [r7, #4]
 8016468:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 801646c:	78fa      	ldrb	r2, [r7, #3]
 801646e:	6879      	ldr	r1, [r7, #4]
 8016470:	4613      	mov	r3, r2
 8016472:	009b      	lsls	r3, r3, #2
 8016474:	4413      	add	r3, r2
 8016476:	00db      	lsls	r3, r3, #3
 8016478:	440b      	add	r3, r1
 801647a:	3324      	adds	r3, #36	@ 0x24
 801647c:	681a      	ldr	r2, [r3, #0]
 801647e:	78fb      	ldrb	r3, [r7, #3]
 8016480:	4619      	mov	r1, r3
 8016482:	f7fb fd4d 	bl	8011f20 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8016486:	bf00      	nop
 8016488:	3708      	adds	r7, #8
 801648a:	46bd      	mov	sp, r7
 801648c:	bd80      	pop	{r7, pc}

0801648e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801648e:	b580      	push	{r7, lr}
 8016490:	b082      	sub	sp, #8
 8016492:	af00      	add	r7, sp, #0
 8016494:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8016496:	687b      	ldr	r3, [r7, #4]
 8016498:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801649c:	4618      	mov	r0, r3
 801649e:	f7fb fe61 	bl	8012164 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 80164a2:	bf00      	nop
 80164a4:	3708      	adds	r7, #8
 80164a6:	46bd      	mov	sp, r7
 80164a8:	bd80      	pop	{r7, pc}

080164aa <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80164aa:	b580      	push	{r7, lr}
 80164ac:	b084      	sub	sp, #16
 80164ae:	af00      	add	r7, sp, #0
 80164b0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80164b2:	2301      	movs	r3, #1
 80164b4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80164b6:	687b      	ldr	r3, [r7, #4]
 80164b8:	795b      	ldrb	r3, [r3, #5]
 80164ba:	2b02      	cmp	r3, #2
 80164bc:	d001      	beq.n	80164c2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80164be:	f7ed fb81 	bl	8003bc4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80164c2:	687b      	ldr	r3, [r7, #4]
 80164c4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80164c8:	7bfa      	ldrb	r2, [r7, #15]
 80164ca:	4611      	mov	r1, r2
 80164cc:	4618      	mov	r0, r3
 80164ce:	f7fb fe0b 	bl	80120e8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80164d2:	687b      	ldr	r3, [r7, #4]
 80164d4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80164d8:	4618      	mov	r0, r3
 80164da:	f7fb fdb7 	bl	801204c <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 80164de:	bf00      	nop
 80164e0:	3710      	adds	r7, #16
 80164e2:	46bd      	mov	sp, r7
 80164e4:	bd80      	pop	{r7, pc}
	...

080164e8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80164e8:	b580      	push	{r7, lr}
 80164ea:	b082      	sub	sp, #8
 80164ec:	af00      	add	r7, sp, #0
 80164ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80164f0:	687b      	ldr	r3, [r7, #4]
 80164f2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80164f6:	4618      	mov	r0, r3
 80164f8:	f7fb fe06 	bl	8012108 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80164fc:	687b      	ldr	r3, [r7, #4]
 80164fe:	7a5b      	ldrb	r3, [r3, #9]
 8016500:	2b00      	cmp	r3, #0
 8016502:	d005      	beq.n	8016510 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8016504:	4b04      	ldr	r3, [pc, #16]	@ (8016518 <HAL_PCD_SuspendCallback+0x30>)
 8016506:	691b      	ldr	r3, [r3, #16]
 8016508:	4a03      	ldr	r2, [pc, #12]	@ (8016518 <HAL_PCD_SuspendCallback+0x30>)
 801650a:	f043 0306 	orr.w	r3, r3, #6
 801650e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8016510:	bf00      	nop
 8016512:	3708      	adds	r7, #8
 8016514:	46bd      	mov	sp, r7
 8016516:	bd80      	pop	{r7, pc}
 8016518:	e000ed00 	.word	0xe000ed00

0801651c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801651c:	b580      	push	{r7, lr}
 801651e:	b082      	sub	sp, #8
 8016520:	af00      	add	r7, sp, #0
 8016522:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8016524:	687b      	ldr	r3, [r7, #4]
 8016526:	7a5b      	ldrb	r3, [r3, #9]
 8016528:	2b00      	cmp	r3, #0
 801652a:	d007      	beq.n	801653c <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801652c:	4b08      	ldr	r3, [pc, #32]	@ (8016550 <HAL_PCD_ResumeCallback+0x34>)
 801652e:	691b      	ldr	r3, [r3, #16]
 8016530:	4a07      	ldr	r2, [pc, #28]	@ (8016550 <HAL_PCD_ResumeCallback+0x34>)
 8016532:	f023 0306 	bic.w	r3, r3, #6
 8016536:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8016538:	f000 f9f8 	bl	801692c <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 801653c:	687b      	ldr	r3, [r7, #4]
 801653e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8016542:	4618      	mov	r0, r3
 8016544:	f7fb fdf6 	bl	8012134 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8016548:	bf00      	nop
 801654a:	3708      	adds	r7, #8
 801654c:	46bd      	mov	sp, r7
 801654e:	bd80      	pop	{r7, pc}
 8016550:	e000ed00 	.word	0xe000ed00

08016554 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8016554:	b580      	push	{r7, lr}
 8016556:	b082      	sub	sp, #8
 8016558:	af00      	add	r7, sp, #0
 801655a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 801655c:	4a2b      	ldr	r2, [pc, #172]	@ (801660c <USBD_LL_Init+0xb8>)
 801655e:	687b      	ldr	r3, [r7, #4]
 8016560:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8016564:	687b      	ldr	r3, [r7, #4]
 8016566:	4a29      	ldr	r2, [pc, #164]	@ (801660c <USBD_LL_Init+0xb8>)
 8016568:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 801656c:	4b27      	ldr	r3, [pc, #156]	@ (801660c <USBD_LL_Init+0xb8>)
 801656e:	4a28      	ldr	r2, [pc, #160]	@ (8016610 <USBD_LL_Init+0xbc>)
 8016570:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8016572:	4b26      	ldr	r3, [pc, #152]	@ (801660c <USBD_LL_Init+0xb8>)
 8016574:	2208      	movs	r2, #8
 8016576:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8016578:	4b24      	ldr	r3, [pc, #144]	@ (801660c <USBD_LL_Init+0xb8>)
 801657a:	2202      	movs	r2, #2
 801657c:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801657e:	4b23      	ldr	r3, [pc, #140]	@ (801660c <USBD_LL_Init+0xb8>)
 8016580:	2202      	movs	r2, #2
 8016582:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8016584:	4b21      	ldr	r3, [pc, #132]	@ (801660c <USBD_LL_Init+0xb8>)
 8016586:	2200      	movs	r2, #0
 8016588:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 801658a:	4b20      	ldr	r3, [pc, #128]	@ (801660c <USBD_LL_Init+0xb8>)
 801658c:	2200      	movs	r2, #0
 801658e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8016590:	4b1e      	ldr	r3, [pc, #120]	@ (801660c <USBD_LL_Init+0xb8>)
 8016592:	2200      	movs	r2, #0
 8016594:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8016596:	4b1d      	ldr	r3, [pc, #116]	@ (801660c <USBD_LL_Init+0xb8>)
 8016598:	2200      	movs	r2, #0
 801659a:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 801659c:	481b      	ldr	r0, [pc, #108]	@ (801660c <USBD_LL_Init+0xb8>)
 801659e:	f7f4 f9ae 	bl	800a8fe <HAL_PCD_Init>
 80165a2:	4603      	mov	r3, r0
 80165a4:	2b00      	cmp	r3, #0
 80165a6:	d001      	beq.n	80165ac <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 80165a8:	f7ed fb0c 	bl	8003bc4 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80165ac:	687b      	ldr	r3, [r7, #4]
 80165ae:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80165b2:	2318      	movs	r3, #24
 80165b4:	2200      	movs	r2, #0
 80165b6:	2100      	movs	r1, #0
 80165b8:	f7f5 fe35 	bl	800c226 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80165bc:	687b      	ldr	r3, [r7, #4]
 80165be:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80165c2:	2358      	movs	r3, #88	@ 0x58
 80165c4:	2200      	movs	r2, #0
 80165c6:	2180      	movs	r1, #128	@ 0x80
 80165c8:	f7f5 fe2d 	bl	800c226 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 80165cc:	687b      	ldr	r3, [r7, #4]
 80165ce:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80165d2:	23c0      	movs	r3, #192	@ 0xc0
 80165d4:	2200      	movs	r2, #0
 80165d6:	2181      	movs	r1, #129	@ 0x81
 80165d8:	f7f5 fe25 	bl	800c226 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 80165dc:	687b      	ldr	r3, [r7, #4]
 80165de:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80165e2:	f44f 7388 	mov.w	r3, #272	@ 0x110
 80165e6:	2200      	movs	r2, #0
 80165e8:	2101      	movs	r1, #1
 80165ea:	f7f5 fe1c 	bl	800c226 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 80165ee:	687b      	ldr	r3, [r7, #4]
 80165f0:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80165f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80165f8:	2200      	movs	r2, #0
 80165fa:	2182      	movs	r1, #130	@ 0x82
 80165fc:	f7f5 fe13 	bl	800c226 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8016600:	2300      	movs	r3, #0
}
 8016602:	4618      	mov	r0, r3
 8016604:	3708      	adds	r7, #8
 8016606:	46bd      	mov	sp, r7
 8016608:	bd80      	pop	{r7, pc}
 801660a:	bf00      	nop
 801660c:	200037c8 	.word	0x200037c8
 8016610:	40005c00 	.word	0x40005c00

08016614 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8016614:	b580      	push	{r7, lr}
 8016616:	b084      	sub	sp, #16
 8016618:	af00      	add	r7, sp, #0
 801661a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801661c:	2300      	movs	r3, #0
 801661e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016620:	2300      	movs	r3, #0
 8016622:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8016624:	687b      	ldr	r3, [r7, #4]
 8016626:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801662a:	4618      	mov	r0, r3
 801662c:	f7f4 fa35 	bl	800aa9a <HAL_PCD_Start>
 8016630:	4603      	mov	r3, r0
 8016632:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016634:	7bfb      	ldrb	r3, [r7, #15]
 8016636:	4618      	mov	r0, r3
 8016638:	f000 f97e 	bl	8016938 <USBD_Get_USB_Status>
 801663c:	4603      	mov	r3, r0
 801663e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8016640:	7bbb      	ldrb	r3, [r7, #14]
}
 8016642:	4618      	mov	r0, r3
 8016644:	3710      	adds	r7, #16
 8016646:	46bd      	mov	sp, r7
 8016648:	bd80      	pop	{r7, pc}

0801664a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801664a:	b580      	push	{r7, lr}
 801664c:	b084      	sub	sp, #16
 801664e:	af00      	add	r7, sp, #0
 8016650:	6078      	str	r0, [r7, #4]
 8016652:	4608      	mov	r0, r1
 8016654:	4611      	mov	r1, r2
 8016656:	461a      	mov	r2, r3
 8016658:	4603      	mov	r3, r0
 801665a:	70fb      	strb	r3, [r7, #3]
 801665c:	460b      	mov	r3, r1
 801665e:	70bb      	strb	r3, [r7, #2]
 8016660:	4613      	mov	r3, r2
 8016662:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016664:	2300      	movs	r3, #0
 8016666:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016668:	2300      	movs	r3, #0
 801666a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801666c:	687b      	ldr	r3, [r7, #4]
 801666e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8016672:	78bb      	ldrb	r3, [r7, #2]
 8016674:	883a      	ldrh	r2, [r7, #0]
 8016676:	78f9      	ldrb	r1, [r7, #3]
 8016678:	f7f4 fb7c 	bl	800ad74 <HAL_PCD_EP_Open>
 801667c:	4603      	mov	r3, r0
 801667e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016680:	7bfb      	ldrb	r3, [r7, #15]
 8016682:	4618      	mov	r0, r3
 8016684:	f000 f958 	bl	8016938 <USBD_Get_USB_Status>
 8016688:	4603      	mov	r3, r0
 801668a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801668c:	7bbb      	ldrb	r3, [r7, #14]
}
 801668e:	4618      	mov	r0, r3
 8016690:	3710      	adds	r7, #16
 8016692:	46bd      	mov	sp, r7
 8016694:	bd80      	pop	{r7, pc}

08016696 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016696:	b580      	push	{r7, lr}
 8016698:	b084      	sub	sp, #16
 801669a:	af00      	add	r7, sp, #0
 801669c:	6078      	str	r0, [r7, #4]
 801669e:	460b      	mov	r3, r1
 80166a0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80166a2:	2300      	movs	r3, #0
 80166a4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80166a6:	2300      	movs	r3, #0
 80166a8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80166aa:	687b      	ldr	r3, [r7, #4]
 80166ac:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80166b0:	78fa      	ldrb	r2, [r7, #3]
 80166b2:	4611      	mov	r1, r2
 80166b4:	4618      	mov	r0, r3
 80166b6:	f7f4 fbbc 	bl	800ae32 <HAL_PCD_EP_Close>
 80166ba:	4603      	mov	r3, r0
 80166bc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80166be:	7bfb      	ldrb	r3, [r7, #15]
 80166c0:	4618      	mov	r0, r3
 80166c2:	f000 f939 	bl	8016938 <USBD_Get_USB_Status>
 80166c6:	4603      	mov	r3, r0
 80166c8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80166ca:	7bbb      	ldrb	r3, [r7, #14]
}
 80166cc:	4618      	mov	r0, r3
 80166ce:	3710      	adds	r7, #16
 80166d0:	46bd      	mov	sp, r7
 80166d2:	bd80      	pop	{r7, pc}

080166d4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80166d4:	b580      	push	{r7, lr}
 80166d6:	b084      	sub	sp, #16
 80166d8:	af00      	add	r7, sp, #0
 80166da:	6078      	str	r0, [r7, #4]
 80166dc:	460b      	mov	r3, r1
 80166de:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80166e0:	2300      	movs	r3, #0
 80166e2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80166e4:	2300      	movs	r3, #0
 80166e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80166e8:	687b      	ldr	r3, [r7, #4]
 80166ea:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80166ee:	78fa      	ldrb	r2, [r7, #3]
 80166f0:	4611      	mov	r1, r2
 80166f2:	4618      	mov	r0, r3
 80166f4:	f7f4 fc65 	bl	800afc2 <HAL_PCD_EP_SetStall>
 80166f8:	4603      	mov	r3, r0
 80166fa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80166fc:	7bfb      	ldrb	r3, [r7, #15]
 80166fe:	4618      	mov	r0, r3
 8016700:	f000 f91a 	bl	8016938 <USBD_Get_USB_Status>
 8016704:	4603      	mov	r3, r0
 8016706:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8016708:	7bbb      	ldrb	r3, [r7, #14]
}
 801670a:	4618      	mov	r0, r3
 801670c:	3710      	adds	r7, #16
 801670e:	46bd      	mov	sp, r7
 8016710:	bd80      	pop	{r7, pc}

08016712 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016712:	b580      	push	{r7, lr}
 8016714:	b084      	sub	sp, #16
 8016716:	af00      	add	r7, sp, #0
 8016718:	6078      	str	r0, [r7, #4]
 801671a:	460b      	mov	r3, r1
 801671c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801671e:	2300      	movs	r3, #0
 8016720:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016722:	2300      	movs	r3, #0
 8016724:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8016726:	687b      	ldr	r3, [r7, #4]
 8016728:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801672c:	78fa      	ldrb	r2, [r7, #3]
 801672e:	4611      	mov	r1, r2
 8016730:	4618      	mov	r0, r3
 8016732:	f7f4 fc98 	bl	800b066 <HAL_PCD_EP_ClrStall>
 8016736:	4603      	mov	r3, r0
 8016738:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801673a:	7bfb      	ldrb	r3, [r7, #15]
 801673c:	4618      	mov	r0, r3
 801673e:	f000 f8fb 	bl	8016938 <USBD_Get_USB_Status>
 8016742:	4603      	mov	r3, r0
 8016744:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8016746:	7bbb      	ldrb	r3, [r7, #14]
}
 8016748:	4618      	mov	r0, r3
 801674a:	3710      	adds	r7, #16
 801674c:	46bd      	mov	sp, r7
 801674e:	bd80      	pop	{r7, pc}

08016750 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016750:	b480      	push	{r7}
 8016752:	b085      	sub	sp, #20
 8016754:	af00      	add	r7, sp, #0
 8016756:	6078      	str	r0, [r7, #4]
 8016758:	460b      	mov	r3, r1
 801675a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 801675c:	687b      	ldr	r3, [r7, #4]
 801675e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8016762:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8016764:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8016768:	2b00      	cmp	r3, #0
 801676a:	da0b      	bge.n	8016784 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 801676c:	78fb      	ldrb	r3, [r7, #3]
 801676e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8016772:	68f9      	ldr	r1, [r7, #12]
 8016774:	4613      	mov	r3, r2
 8016776:	009b      	lsls	r3, r3, #2
 8016778:	4413      	add	r3, r2
 801677a:	00db      	lsls	r3, r3, #3
 801677c:	440b      	add	r3, r1
 801677e:	3312      	adds	r3, #18
 8016780:	781b      	ldrb	r3, [r3, #0]
 8016782:	e00b      	b.n	801679c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8016784:	78fb      	ldrb	r3, [r7, #3]
 8016786:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801678a:	68f9      	ldr	r1, [r7, #12]
 801678c:	4613      	mov	r3, r2
 801678e:	009b      	lsls	r3, r3, #2
 8016790:	4413      	add	r3, r2
 8016792:	00db      	lsls	r3, r3, #3
 8016794:	440b      	add	r3, r1
 8016796:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 801679a:	781b      	ldrb	r3, [r3, #0]
  }
}
 801679c:	4618      	mov	r0, r3
 801679e:	3714      	adds	r7, #20
 80167a0:	46bd      	mov	sp, r7
 80167a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80167a6:	4770      	bx	lr

080167a8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80167a8:	b580      	push	{r7, lr}
 80167aa:	b084      	sub	sp, #16
 80167ac:	af00      	add	r7, sp, #0
 80167ae:	6078      	str	r0, [r7, #4]
 80167b0:	460b      	mov	r3, r1
 80167b2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80167b4:	2300      	movs	r3, #0
 80167b6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80167b8:	2300      	movs	r3, #0
 80167ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80167bc:	687b      	ldr	r3, [r7, #4]
 80167be:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80167c2:	78fa      	ldrb	r2, [r7, #3]
 80167c4:	4611      	mov	r1, r2
 80167c6:	4618      	mov	r0, r3
 80167c8:	f7f4 fab0 	bl	800ad2c <HAL_PCD_SetAddress>
 80167cc:	4603      	mov	r3, r0
 80167ce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80167d0:	7bfb      	ldrb	r3, [r7, #15]
 80167d2:	4618      	mov	r0, r3
 80167d4:	f000 f8b0 	bl	8016938 <USBD_Get_USB_Status>
 80167d8:	4603      	mov	r3, r0
 80167da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80167dc:	7bbb      	ldrb	r3, [r7, #14]
}
 80167de:	4618      	mov	r0, r3
 80167e0:	3710      	adds	r7, #16
 80167e2:	46bd      	mov	sp, r7
 80167e4:	bd80      	pop	{r7, pc}

080167e6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80167e6:	b580      	push	{r7, lr}
 80167e8:	b086      	sub	sp, #24
 80167ea:	af00      	add	r7, sp, #0
 80167ec:	60f8      	str	r0, [r7, #12]
 80167ee:	607a      	str	r2, [r7, #4]
 80167f0:	603b      	str	r3, [r7, #0]
 80167f2:	460b      	mov	r3, r1
 80167f4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80167f6:	2300      	movs	r3, #0
 80167f8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80167fa:	2300      	movs	r3, #0
 80167fc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80167fe:	68fb      	ldr	r3, [r7, #12]
 8016800:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8016804:	7af9      	ldrb	r1, [r7, #11]
 8016806:	683b      	ldr	r3, [r7, #0]
 8016808:	687a      	ldr	r2, [r7, #4]
 801680a:	f7f4 fba3 	bl	800af54 <HAL_PCD_EP_Transmit>
 801680e:	4603      	mov	r3, r0
 8016810:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016812:	7dfb      	ldrb	r3, [r7, #23]
 8016814:	4618      	mov	r0, r3
 8016816:	f000 f88f 	bl	8016938 <USBD_Get_USB_Status>
 801681a:	4603      	mov	r3, r0
 801681c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801681e:	7dbb      	ldrb	r3, [r7, #22]
}
 8016820:	4618      	mov	r0, r3
 8016822:	3718      	adds	r7, #24
 8016824:	46bd      	mov	sp, r7
 8016826:	bd80      	pop	{r7, pc}

08016828 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8016828:	b580      	push	{r7, lr}
 801682a:	b086      	sub	sp, #24
 801682c:	af00      	add	r7, sp, #0
 801682e:	60f8      	str	r0, [r7, #12]
 8016830:	607a      	str	r2, [r7, #4]
 8016832:	603b      	str	r3, [r7, #0]
 8016834:	460b      	mov	r3, r1
 8016836:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016838:	2300      	movs	r3, #0
 801683a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801683c:	2300      	movs	r3, #0
 801683e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8016840:	68fb      	ldr	r3, [r7, #12]
 8016842:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8016846:	7af9      	ldrb	r1, [r7, #11]
 8016848:	683b      	ldr	r3, [r7, #0]
 801684a:	687a      	ldr	r2, [r7, #4]
 801684c:	f7f4 fb39 	bl	800aec2 <HAL_PCD_EP_Receive>
 8016850:	4603      	mov	r3, r0
 8016852:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016854:	7dfb      	ldrb	r3, [r7, #23]
 8016856:	4618      	mov	r0, r3
 8016858:	f000 f86e 	bl	8016938 <USBD_Get_USB_Status>
 801685c:	4603      	mov	r3, r0
 801685e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8016860:	7dbb      	ldrb	r3, [r7, #22]
}
 8016862:	4618      	mov	r0, r3
 8016864:	3718      	adds	r7, #24
 8016866:	46bd      	mov	sp, r7
 8016868:	bd80      	pop	{r7, pc}

0801686a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801686a:	b580      	push	{r7, lr}
 801686c:	b082      	sub	sp, #8
 801686e:	af00      	add	r7, sp, #0
 8016870:	6078      	str	r0, [r7, #4]
 8016872:	460b      	mov	r3, r1
 8016874:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8016876:	687b      	ldr	r3, [r7, #4]
 8016878:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801687c:	78fa      	ldrb	r2, [r7, #3]
 801687e:	4611      	mov	r1, r2
 8016880:	4618      	mov	r0, r3
 8016882:	f7f4 fb4f 	bl	800af24 <HAL_PCD_EP_GetRxCount>
 8016886:	4603      	mov	r3, r0
}
 8016888:	4618      	mov	r0, r3
 801688a:	3708      	adds	r7, #8
 801688c:	46bd      	mov	sp, r7
 801688e:	bd80      	pop	{r7, pc}

08016890 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016890:	b580      	push	{r7, lr}
 8016892:	b082      	sub	sp, #8
 8016894:	af00      	add	r7, sp, #0
 8016896:	6078      	str	r0, [r7, #4]
 8016898:	460b      	mov	r3, r1
 801689a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 801689c:	78fb      	ldrb	r3, [r7, #3]
 801689e:	2b00      	cmp	r3, #0
 80168a0:	d002      	beq.n	80168a8 <HAL_PCDEx_LPM_Callback+0x18>
 80168a2:	2b01      	cmp	r3, #1
 80168a4:	d013      	beq.n	80168ce <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 80168a6:	e023      	b.n	80168f0 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 80168a8:	687b      	ldr	r3, [r7, #4]
 80168aa:	7a5b      	ldrb	r3, [r3, #9]
 80168ac:	2b00      	cmp	r3, #0
 80168ae:	d007      	beq.n	80168c0 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80168b0:	f000 f83c 	bl	801692c <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80168b4:	4b10      	ldr	r3, [pc, #64]	@ (80168f8 <HAL_PCDEx_LPM_Callback+0x68>)
 80168b6:	691b      	ldr	r3, [r3, #16]
 80168b8:	4a0f      	ldr	r2, [pc, #60]	@ (80168f8 <HAL_PCDEx_LPM_Callback+0x68>)
 80168ba:	f023 0306 	bic.w	r3, r3, #6
 80168be:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 80168c0:	687b      	ldr	r3, [r7, #4]
 80168c2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80168c6:	4618      	mov	r0, r3
 80168c8:	f7fb fc34 	bl	8012134 <USBD_LL_Resume>
    break;
 80168cc:	e010      	b.n	80168f0 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 80168ce:	687b      	ldr	r3, [r7, #4]
 80168d0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80168d4:	4618      	mov	r0, r3
 80168d6:	f7fb fc17 	bl	8012108 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 80168da:	687b      	ldr	r3, [r7, #4]
 80168dc:	7a5b      	ldrb	r3, [r3, #9]
 80168de:	2b00      	cmp	r3, #0
 80168e0:	d005      	beq.n	80168ee <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80168e2:	4b05      	ldr	r3, [pc, #20]	@ (80168f8 <HAL_PCDEx_LPM_Callback+0x68>)
 80168e4:	691b      	ldr	r3, [r3, #16]
 80168e6:	4a04      	ldr	r2, [pc, #16]	@ (80168f8 <HAL_PCDEx_LPM_Callback+0x68>)
 80168e8:	f043 0306 	orr.w	r3, r3, #6
 80168ec:	6113      	str	r3, [r2, #16]
    break;
 80168ee:	bf00      	nop
}
 80168f0:	bf00      	nop
 80168f2:	3708      	adds	r7, #8
 80168f4:	46bd      	mov	sp, r7
 80168f6:	bd80      	pop	{r7, pc}
 80168f8:	e000ed00 	.word	0xe000ed00

080168fc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80168fc:	b480      	push	{r7}
 80168fe:	b083      	sub	sp, #12
 8016900:	af00      	add	r7, sp, #0
 8016902:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8016904:	4b03      	ldr	r3, [pc, #12]	@ (8016914 <USBD_static_malloc+0x18>)
}
 8016906:	4618      	mov	r0, r3
 8016908:	370c      	adds	r7, #12
 801690a:	46bd      	mov	sp, r7
 801690c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016910:	4770      	bx	lr
 8016912:	bf00      	nop
 8016914:	20003aa4 	.word	0x20003aa4

08016918 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8016918:	b480      	push	{r7}
 801691a:	b083      	sub	sp, #12
 801691c:	af00      	add	r7, sp, #0
 801691e:	6078      	str	r0, [r7, #4]

}
 8016920:	bf00      	nop
 8016922:	370c      	adds	r7, #12
 8016924:	46bd      	mov	sp, r7
 8016926:	f85d 7b04 	ldr.w	r7, [sp], #4
 801692a:	4770      	bx	lr

0801692c <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 801692c:	b580      	push	{r7, lr}
 801692e:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8016930:	f7ec fe88 	bl	8003644 <SystemClock_Config>
}
 8016934:	bf00      	nop
 8016936:	bd80      	pop	{r7, pc}

08016938 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8016938:	b480      	push	{r7}
 801693a:	b085      	sub	sp, #20
 801693c:	af00      	add	r7, sp, #0
 801693e:	4603      	mov	r3, r0
 8016940:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016942:	2300      	movs	r3, #0
 8016944:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8016946:	79fb      	ldrb	r3, [r7, #7]
 8016948:	2b03      	cmp	r3, #3
 801694a:	d817      	bhi.n	801697c <USBD_Get_USB_Status+0x44>
 801694c:	a201      	add	r2, pc, #4	@ (adr r2, 8016954 <USBD_Get_USB_Status+0x1c>)
 801694e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016952:	bf00      	nop
 8016954:	08016965 	.word	0x08016965
 8016958:	0801696b 	.word	0x0801696b
 801695c:	08016971 	.word	0x08016971
 8016960:	08016977 	.word	0x08016977
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8016964:	2300      	movs	r3, #0
 8016966:	73fb      	strb	r3, [r7, #15]
    break;
 8016968:	e00b      	b.n	8016982 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801696a:	2303      	movs	r3, #3
 801696c:	73fb      	strb	r3, [r7, #15]
    break;
 801696e:	e008      	b.n	8016982 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8016970:	2301      	movs	r3, #1
 8016972:	73fb      	strb	r3, [r7, #15]
    break;
 8016974:	e005      	b.n	8016982 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8016976:	2303      	movs	r3, #3
 8016978:	73fb      	strb	r3, [r7, #15]
    break;
 801697a:	e002      	b.n	8016982 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 801697c:	2303      	movs	r3, #3
 801697e:	73fb      	strb	r3, [r7, #15]
    break;
 8016980:	bf00      	nop
  }
  return usb_status;
 8016982:	7bfb      	ldrb	r3, [r7, #15]
}
 8016984:	4618      	mov	r0, r3
 8016986:	3714      	adds	r7, #20
 8016988:	46bd      	mov	sp, r7
 801698a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801698e:	4770      	bx	lr

08016990 <__cvt>:
 8016990:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8016994:	ec57 6b10 	vmov	r6, r7, d0
 8016998:	2f00      	cmp	r7, #0
 801699a:	460c      	mov	r4, r1
 801699c:	4619      	mov	r1, r3
 801699e:	463b      	mov	r3, r7
 80169a0:	bfbb      	ittet	lt
 80169a2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80169a6:	461f      	movlt	r7, r3
 80169a8:	2300      	movge	r3, #0
 80169aa:	232d      	movlt	r3, #45	@ 0x2d
 80169ac:	700b      	strb	r3, [r1, #0]
 80169ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80169b0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80169b4:	4691      	mov	r9, r2
 80169b6:	f023 0820 	bic.w	r8, r3, #32
 80169ba:	bfbc      	itt	lt
 80169bc:	4632      	movlt	r2, r6
 80169be:	4616      	movlt	r6, r2
 80169c0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80169c4:	d005      	beq.n	80169d2 <__cvt+0x42>
 80169c6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80169ca:	d100      	bne.n	80169ce <__cvt+0x3e>
 80169cc:	3401      	adds	r4, #1
 80169ce:	2102      	movs	r1, #2
 80169d0:	e000      	b.n	80169d4 <__cvt+0x44>
 80169d2:	2103      	movs	r1, #3
 80169d4:	ab03      	add	r3, sp, #12
 80169d6:	9301      	str	r3, [sp, #4]
 80169d8:	ab02      	add	r3, sp, #8
 80169da:	9300      	str	r3, [sp, #0]
 80169dc:	ec47 6b10 	vmov	d0, r6, r7
 80169e0:	4653      	mov	r3, sl
 80169e2:	4622      	mov	r2, r4
 80169e4:	f000 feb8 	bl	8017758 <_dtoa_r>
 80169e8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80169ec:	4605      	mov	r5, r0
 80169ee:	d119      	bne.n	8016a24 <__cvt+0x94>
 80169f0:	f019 0f01 	tst.w	r9, #1
 80169f4:	d00e      	beq.n	8016a14 <__cvt+0x84>
 80169f6:	eb00 0904 	add.w	r9, r0, r4
 80169fa:	2200      	movs	r2, #0
 80169fc:	2300      	movs	r3, #0
 80169fe:	4630      	mov	r0, r6
 8016a00:	4639      	mov	r1, r7
 8016a02:	f7ea f889 	bl	8000b18 <__aeabi_dcmpeq>
 8016a06:	b108      	cbz	r0, 8016a0c <__cvt+0x7c>
 8016a08:	f8cd 900c 	str.w	r9, [sp, #12]
 8016a0c:	2230      	movs	r2, #48	@ 0x30
 8016a0e:	9b03      	ldr	r3, [sp, #12]
 8016a10:	454b      	cmp	r3, r9
 8016a12:	d31e      	bcc.n	8016a52 <__cvt+0xc2>
 8016a14:	9b03      	ldr	r3, [sp, #12]
 8016a16:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8016a18:	1b5b      	subs	r3, r3, r5
 8016a1a:	4628      	mov	r0, r5
 8016a1c:	6013      	str	r3, [r2, #0]
 8016a1e:	b004      	add	sp, #16
 8016a20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016a24:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8016a28:	eb00 0904 	add.w	r9, r0, r4
 8016a2c:	d1e5      	bne.n	80169fa <__cvt+0x6a>
 8016a2e:	7803      	ldrb	r3, [r0, #0]
 8016a30:	2b30      	cmp	r3, #48	@ 0x30
 8016a32:	d10a      	bne.n	8016a4a <__cvt+0xba>
 8016a34:	2200      	movs	r2, #0
 8016a36:	2300      	movs	r3, #0
 8016a38:	4630      	mov	r0, r6
 8016a3a:	4639      	mov	r1, r7
 8016a3c:	f7ea f86c 	bl	8000b18 <__aeabi_dcmpeq>
 8016a40:	b918      	cbnz	r0, 8016a4a <__cvt+0xba>
 8016a42:	f1c4 0401 	rsb	r4, r4, #1
 8016a46:	f8ca 4000 	str.w	r4, [sl]
 8016a4a:	f8da 3000 	ldr.w	r3, [sl]
 8016a4e:	4499      	add	r9, r3
 8016a50:	e7d3      	b.n	80169fa <__cvt+0x6a>
 8016a52:	1c59      	adds	r1, r3, #1
 8016a54:	9103      	str	r1, [sp, #12]
 8016a56:	701a      	strb	r2, [r3, #0]
 8016a58:	e7d9      	b.n	8016a0e <__cvt+0x7e>

08016a5a <__exponent>:
 8016a5a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8016a5c:	2900      	cmp	r1, #0
 8016a5e:	bfba      	itte	lt
 8016a60:	4249      	neglt	r1, r1
 8016a62:	232d      	movlt	r3, #45	@ 0x2d
 8016a64:	232b      	movge	r3, #43	@ 0x2b
 8016a66:	2909      	cmp	r1, #9
 8016a68:	7002      	strb	r2, [r0, #0]
 8016a6a:	7043      	strb	r3, [r0, #1]
 8016a6c:	dd29      	ble.n	8016ac2 <__exponent+0x68>
 8016a6e:	f10d 0307 	add.w	r3, sp, #7
 8016a72:	461d      	mov	r5, r3
 8016a74:	270a      	movs	r7, #10
 8016a76:	461a      	mov	r2, r3
 8016a78:	fbb1 f6f7 	udiv	r6, r1, r7
 8016a7c:	fb07 1416 	mls	r4, r7, r6, r1
 8016a80:	3430      	adds	r4, #48	@ 0x30
 8016a82:	f802 4c01 	strb.w	r4, [r2, #-1]
 8016a86:	460c      	mov	r4, r1
 8016a88:	2c63      	cmp	r4, #99	@ 0x63
 8016a8a:	f103 33ff 	add.w	r3, r3, #4294967295
 8016a8e:	4631      	mov	r1, r6
 8016a90:	dcf1      	bgt.n	8016a76 <__exponent+0x1c>
 8016a92:	3130      	adds	r1, #48	@ 0x30
 8016a94:	1e94      	subs	r4, r2, #2
 8016a96:	f803 1c01 	strb.w	r1, [r3, #-1]
 8016a9a:	1c41      	adds	r1, r0, #1
 8016a9c:	4623      	mov	r3, r4
 8016a9e:	42ab      	cmp	r3, r5
 8016aa0:	d30a      	bcc.n	8016ab8 <__exponent+0x5e>
 8016aa2:	f10d 0309 	add.w	r3, sp, #9
 8016aa6:	1a9b      	subs	r3, r3, r2
 8016aa8:	42ac      	cmp	r4, r5
 8016aaa:	bf88      	it	hi
 8016aac:	2300      	movhi	r3, #0
 8016aae:	3302      	adds	r3, #2
 8016ab0:	4403      	add	r3, r0
 8016ab2:	1a18      	subs	r0, r3, r0
 8016ab4:	b003      	add	sp, #12
 8016ab6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016ab8:	f813 6b01 	ldrb.w	r6, [r3], #1
 8016abc:	f801 6f01 	strb.w	r6, [r1, #1]!
 8016ac0:	e7ed      	b.n	8016a9e <__exponent+0x44>
 8016ac2:	2330      	movs	r3, #48	@ 0x30
 8016ac4:	3130      	adds	r1, #48	@ 0x30
 8016ac6:	7083      	strb	r3, [r0, #2]
 8016ac8:	70c1      	strb	r1, [r0, #3]
 8016aca:	1d03      	adds	r3, r0, #4
 8016acc:	e7f1      	b.n	8016ab2 <__exponent+0x58>
	...

08016ad0 <_printf_float>:
 8016ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016ad4:	b08d      	sub	sp, #52	@ 0x34
 8016ad6:	460c      	mov	r4, r1
 8016ad8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8016adc:	4616      	mov	r6, r2
 8016ade:	461f      	mov	r7, r3
 8016ae0:	4605      	mov	r5, r0
 8016ae2:	f000 fd2b 	bl	801753c <_localeconv_r>
 8016ae6:	6803      	ldr	r3, [r0, #0]
 8016ae8:	9304      	str	r3, [sp, #16]
 8016aea:	4618      	mov	r0, r3
 8016aec:	f7e9 fbe8 	bl	80002c0 <strlen>
 8016af0:	2300      	movs	r3, #0
 8016af2:	930a      	str	r3, [sp, #40]	@ 0x28
 8016af4:	f8d8 3000 	ldr.w	r3, [r8]
 8016af8:	9005      	str	r0, [sp, #20]
 8016afa:	3307      	adds	r3, #7
 8016afc:	f023 0307 	bic.w	r3, r3, #7
 8016b00:	f103 0208 	add.w	r2, r3, #8
 8016b04:	f894 a018 	ldrb.w	sl, [r4, #24]
 8016b08:	f8d4 b000 	ldr.w	fp, [r4]
 8016b0c:	f8c8 2000 	str.w	r2, [r8]
 8016b10:	e9d3 8900 	ldrd	r8, r9, [r3]
 8016b14:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8016b18:	9307      	str	r3, [sp, #28]
 8016b1a:	f8cd 8018 	str.w	r8, [sp, #24]
 8016b1e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8016b22:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8016b26:	4b9c      	ldr	r3, [pc, #624]	@ (8016d98 <_printf_float+0x2c8>)
 8016b28:	f04f 32ff 	mov.w	r2, #4294967295
 8016b2c:	f7ea f826 	bl	8000b7c <__aeabi_dcmpun>
 8016b30:	bb70      	cbnz	r0, 8016b90 <_printf_float+0xc0>
 8016b32:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8016b36:	4b98      	ldr	r3, [pc, #608]	@ (8016d98 <_printf_float+0x2c8>)
 8016b38:	f04f 32ff 	mov.w	r2, #4294967295
 8016b3c:	f7ea f800 	bl	8000b40 <__aeabi_dcmple>
 8016b40:	bb30      	cbnz	r0, 8016b90 <_printf_float+0xc0>
 8016b42:	2200      	movs	r2, #0
 8016b44:	2300      	movs	r3, #0
 8016b46:	4640      	mov	r0, r8
 8016b48:	4649      	mov	r1, r9
 8016b4a:	f7e9 ffef 	bl	8000b2c <__aeabi_dcmplt>
 8016b4e:	b110      	cbz	r0, 8016b56 <_printf_float+0x86>
 8016b50:	232d      	movs	r3, #45	@ 0x2d
 8016b52:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8016b56:	4a91      	ldr	r2, [pc, #580]	@ (8016d9c <_printf_float+0x2cc>)
 8016b58:	4b91      	ldr	r3, [pc, #580]	@ (8016da0 <_printf_float+0x2d0>)
 8016b5a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8016b5e:	bf8c      	ite	hi
 8016b60:	4690      	movhi	r8, r2
 8016b62:	4698      	movls	r8, r3
 8016b64:	2303      	movs	r3, #3
 8016b66:	6123      	str	r3, [r4, #16]
 8016b68:	f02b 0304 	bic.w	r3, fp, #4
 8016b6c:	6023      	str	r3, [r4, #0]
 8016b6e:	f04f 0900 	mov.w	r9, #0
 8016b72:	9700      	str	r7, [sp, #0]
 8016b74:	4633      	mov	r3, r6
 8016b76:	aa0b      	add	r2, sp, #44	@ 0x2c
 8016b78:	4621      	mov	r1, r4
 8016b7a:	4628      	mov	r0, r5
 8016b7c:	f000 f9d2 	bl	8016f24 <_printf_common>
 8016b80:	3001      	adds	r0, #1
 8016b82:	f040 808d 	bne.w	8016ca0 <_printf_float+0x1d0>
 8016b86:	f04f 30ff 	mov.w	r0, #4294967295
 8016b8a:	b00d      	add	sp, #52	@ 0x34
 8016b8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016b90:	4642      	mov	r2, r8
 8016b92:	464b      	mov	r3, r9
 8016b94:	4640      	mov	r0, r8
 8016b96:	4649      	mov	r1, r9
 8016b98:	f7e9 fff0 	bl	8000b7c <__aeabi_dcmpun>
 8016b9c:	b140      	cbz	r0, 8016bb0 <_printf_float+0xe0>
 8016b9e:	464b      	mov	r3, r9
 8016ba0:	2b00      	cmp	r3, #0
 8016ba2:	bfbc      	itt	lt
 8016ba4:	232d      	movlt	r3, #45	@ 0x2d
 8016ba6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8016baa:	4a7e      	ldr	r2, [pc, #504]	@ (8016da4 <_printf_float+0x2d4>)
 8016bac:	4b7e      	ldr	r3, [pc, #504]	@ (8016da8 <_printf_float+0x2d8>)
 8016bae:	e7d4      	b.n	8016b5a <_printf_float+0x8a>
 8016bb0:	6863      	ldr	r3, [r4, #4]
 8016bb2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8016bb6:	9206      	str	r2, [sp, #24]
 8016bb8:	1c5a      	adds	r2, r3, #1
 8016bba:	d13b      	bne.n	8016c34 <_printf_float+0x164>
 8016bbc:	2306      	movs	r3, #6
 8016bbe:	6063      	str	r3, [r4, #4]
 8016bc0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8016bc4:	2300      	movs	r3, #0
 8016bc6:	6022      	str	r2, [r4, #0]
 8016bc8:	9303      	str	r3, [sp, #12]
 8016bca:	ab0a      	add	r3, sp, #40	@ 0x28
 8016bcc:	e9cd a301 	strd	sl, r3, [sp, #4]
 8016bd0:	ab09      	add	r3, sp, #36	@ 0x24
 8016bd2:	9300      	str	r3, [sp, #0]
 8016bd4:	6861      	ldr	r1, [r4, #4]
 8016bd6:	ec49 8b10 	vmov	d0, r8, r9
 8016bda:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8016bde:	4628      	mov	r0, r5
 8016be0:	f7ff fed6 	bl	8016990 <__cvt>
 8016be4:	9b06      	ldr	r3, [sp, #24]
 8016be6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8016be8:	2b47      	cmp	r3, #71	@ 0x47
 8016bea:	4680      	mov	r8, r0
 8016bec:	d129      	bne.n	8016c42 <_printf_float+0x172>
 8016bee:	1cc8      	adds	r0, r1, #3
 8016bf0:	db02      	blt.n	8016bf8 <_printf_float+0x128>
 8016bf2:	6863      	ldr	r3, [r4, #4]
 8016bf4:	4299      	cmp	r1, r3
 8016bf6:	dd41      	ble.n	8016c7c <_printf_float+0x1ac>
 8016bf8:	f1aa 0a02 	sub.w	sl, sl, #2
 8016bfc:	fa5f fa8a 	uxtb.w	sl, sl
 8016c00:	3901      	subs	r1, #1
 8016c02:	4652      	mov	r2, sl
 8016c04:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8016c08:	9109      	str	r1, [sp, #36]	@ 0x24
 8016c0a:	f7ff ff26 	bl	8016a5a <__exponent>
 8016c0e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8016c10:	1813      	adds	r3, r2, r0
 8016c12:	2a01      	cmp	r2, #1
 8016c14:	4681      	mov	r9, r0
 8016c16:	6123      	str	r3, [r4, #16]
 8016c18:	dc02      	bgt.n	8016c20 <_printf_float+0x150>
 8016c1a:	6822      	ldr	r2, [r4, #0]
 8016c1c:	07d2      	lsls	r2, r2, #31
 8016c1e:	d501      	bpl.n	8016c24 <_printf_float+0x154>
 8016c20:	3301      	adds	r3, #1
 8016c22:	6123      	str	r3, [r4, #16]
 8016c24:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8016c28:	2b00      	cmp	r3, #0
 8016c2a:	d0a2      	beq.n	8016b72 <_printf_float+0xa2>
 8016c2c:	232d      	movs	r3, #45	@ 0x2d
 8016c2e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8016c32:	e79e      	b.n	8016b72 <_printf_float+0xa2>
 8016c34:	9a06      	ldr	r2, [sp, #24]
 8016c36:	2a47      	cmp	r2, #71	@ 0x47
 8016c38:	d1c2      	bne.n	8016bc0 <_printf_float+0xf0>
 8016c3a:	2b00      	cmp	r3, #0
 8016c3c:	d1c0      	bne.n	8016bc0 <_printf_float+0xf0>
 8016c3e:	2301      	movs	r3, #1
 8016c40:	e7bd      	b.n	8016bbe <_printf_float+0xee>
 8016c42:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8016c46:	d9db      	bls.n	8016c00 <_printf_float+0x130>
 8016c48:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8016c4c:	d118      	bne.n	8016c80 <_printf_float+0x1b0>
 8016c4e:	2900      	cmp	r1, #0
 8016c50:	6863      	ldr	r3, [r4, #4]
 8016c52:	dd0b      	ble.n	8016c6c <_printf_float+0x19c>
 8016c54:	6121      	str	r1, [r4, #16]
 8016c56:	b913      	cbnz	r3, 8016c5e <_printf_float+0x18e>
 8016c58:	6822      	ldr	r2, [r4, #0]
 8016c5a:	07d0      	lsls	r0, r2, #31
 8016c5c:	d502      	bpl.n	8016c64 <_printf_float+0x194>
 8016c5e:	3301      	adds	r3, #1
 8016c60:	440b      	add	r3, r1
 8016c62:	6123      	str	r3, [r4, #16]
 8016c64:	65a1      	str	r1, [r4, #88]	@ 0x58
 8016c66:	f04f 0900 	mov.w	r9, #0
 8016c6a:	e7db      	b.n	8016c24 <_printf_float+0x154>
 8016c6c:	b913      	cbnz	r3, 8016c74 <_printf_float+0x1a4>
 8016c6e:	6822      	ldr	r2, [r4, #0]
 8016c70:	07d2      	lsls	r2, r2, #31
 8016c72:	d501      	bpl.n	8016c78 <_printf_float+0x1a8>
 8016c74:	3302      	adds	r3, #2
 8016c76:	e7f4      	b.n	8016c62 <_printf_float+0x192>
 8016c78:	2301      	movs	r3, #1
 8016c7a:	e7f2      	b.n	8016c62 <_printf_float+0x192>
 8016c7c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8016c80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016c82:	4299      	cmp	r1, r3
 8016c84:	db05      	blt.n	8016c92 <_printf_float+0x1c2>
 8016c86:	6823      	ldr	r3, [r4, #0]
 8016c88:	6121      	str	r1, [r4, #16]
 8016c8a:	07d8      	lsls	r0, r3, #31
 8016c8c:	d5ea      	bpl.n	8016c64 <_printf_float+0x194>
 8016c8e:	1c4b      	adds	r3, r1, #1
 8016c90:	e7e7      	b.n	8016c62 <_printf_float+0x192>
 8016c92:	2900      	cmp	r1, #0
 8016c94:	bfd4      	ite	le
 8016c96:	f1c1 0202 	rsble	r2, r1, #2
 8016c9a:	2201      	movgt	r2, #1
 8016c9c:	4413      	add	r3, r2
 8016c9e:	e7e0      	b.n	8016c62 <_printf_float+0x192>
 8016ca0:	6823      	ldr	r3, [r4, #0]
 8016ca2:	055a      	lsls	r2, r3, #21
 8016ca4:	d407      	bmi.n	8016cb6 <_printf_float+0x1e6>
 8016ca6:	6923      	ldr	r3, [r4, #16]
 8016ca8:	4642      	mov	r2, r8
 8016caa:	4631      	mov	r1, r6
 8016cac:	4628      	mov	r0, r5
 8016cae:	47b8      	blx	r7
 8016cb0:	3001      	adds	r0, #1
 8016cb2:	d12b      	bne.n	8016d0c <_printf_float+0x23c>
 8016cb4:	e767      	b.n	8016b86 <_printf_float+0xb6>
 8016cb6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8016cba:	f240 80dd 	bls.w	8016e78 <_printf_float+0x3a8>
 8016cbe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8016cc2:	2200      	movs	r2, #0
 8016cc4:	2300      	movs	r3, #0
 8016cc6:	f7e9 ff27 	bl	8000b18 <__aeabi_dcmpeq>
 8016cca:	2800      	cmp	r0, #0
 8016ccc:	d033      	beq.n	8016d36 <_printf_float+0x266>
 8016cce:	4a37      	ldr	r2, [pc, #220]	@ (8016dac <_printf_float+0x2dc>)
 8016cd0:	2301      	movs	r3, #1
 8016cd2:	4631      	mov	r1, r6
 8016cd4:	4628      	mov	r0, r5
 8016cd6:	47b8      	blx	r7
 8016cd8:	3001      	adds	r0, #1
 8016cda:	f43f af54 	beq.w	8016b86 <_printf_float+0xb6>
 8016cde:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8016ce2:	4543      	cmp	r3, r8
 8016ce4:	db02      	blt.n	8016cec <_printf_float+0x21c>
 8016ce6:	6823      	ldr	r3, [r4, #0]
 8016ce8:	07d8      	lsls	r0, r3, #31
 8016cea:	d50f      	bpl.n	8016d0c <_printf_float+0x23c>
 8016cec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016cf0:	4631      	mov	r1, r6
 8016cf2:	4628      	mov	r0, r5
 8016cf4:	47b8      	blx	r7
 8016cf6:	3001      	adds	r0, #1
 8016cf8:	f43f af45 	beq.w	8016b86 <_printf_float+0xb6>
 8016cfc:	f04f 0900 	mov.w	r9, #0
 8016d00:	f108 38ff 	add.w	r8, r8, #4294967295
 8016d04:	f104 0a1a 	add.w	sl, r4, #26
 8016d08:	45c8      	cmp	r8, r9
 8016d0a:	dc09      	bgt.n	8016d20 <_printf_float+0x250>
 8016d0c:	6823      	ldr	r3, [r4, #0]
 8016d0e:	079b      	lsls	r3, r3, #30
 8016d10:	f100 8103 	bmi.w	8016f1a <_printf_float+0x44a>
 8016d14:	68e0      	ldr	r0, [r4, #12]
 8016d16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016d18:	4298      	cmp	r0, r3
 8016d1a:	bfb8      	it	lt
 8016d1c:	4618      	movlt	r0, r3
 8016d1e:	e734      	b.n	8016b8a <_printf_float+0xba>
 8016d20:	2301      	movs	r3, #1
 8016d22:	4652      	mov	r2, sl
 8016d24:	4631      	mov	r1, r6
 8016d26:	4628      	mov	r0, r5
 8016d28:	47b8      	blx	r7
 8016d2a:	3001      	adds	r0, #1
 8016d2c:	f43f af2b 	beq.w	8016b86 <_printf_float+0xb6>
 8016d30:	f109 0901 	add.w	r9, r9, #1
 8016d34:	e7e8      	b.n	8016d08 <_printf_float+0x238>
 8016d36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016d38:	2b00      	cmp	r3, #0
 8016d3a:	dc39      	bgt.n	8016db0 <_printf_float+0x2e0>
 8016d3c:	4a1b      	ldr	r2, [pc, #108]	@ (8016dac <_printf_float+0x2dc>)
 8016d3e:	2301      	movs	r3, #1
 8016d40:	4631      	mov	r1, r6
 8016d42:	4628      	mov	r0, r5
 8016d44:	47b8      	blx	r7
 8016d46:	3001      	adds	r0, #1
 8016d48:	f43f af1d 	beq.w	8016b86 <_printf_float+0xb6>
 8016d4c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8016d50:	ea59 0303 	orrs.w	r3, r9, r3
 8016d54:	d102      	bne.n	8016d5c <_printf_float+0x28c>
 8016d56:	6823      	ldr	r3, [r4, #0]
 8016d58:	07d9      	lsls	r1, r3, #31
 8016d5a:	d5d7      	bpl.n	8016d0c <_printf_float+0x23c>
 8016d5c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016d60:	4631      	mov	r1, r6
 8016d62:	4628      	mov	r0, r5
 8016d64:	47b8      	blx	r7
 8016d66:	3001      	adds	r0, #1
 8016d68:	f43f af0d 	beq.w	8016b86 <_printf_float+0xb6>
 8016d6c:	f04f 0a00 	mov.w	sl, #0
 8016d70:	f104 0b1a 	add.w	fp, r4, #26
 8016d74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016d76:	425b      	negs	r3, r3
 8016d78:	4553      	cmp	r3, sl
 8016d7a:	dc01      	bgt.n	8016d80 <_printf_float+0x2b0>
 8016d7c:	464b      	mov	r3, r9
 8016d7e:	e793      	b.n	8016ca8 <_printf_float+0x1d8>
 8016d80:	2301      	movs	r3, #1
 8016d82:	465a      	mov	r2, fp
 8016d84:	4631      	mov	r1, r6
 8016d86:	4628      	mov	r0, r5
 8016d88:	47b8      	blx	r7
 8016d8a:	3001      	adds	r0, #1
 8016d8c:	f43f aefb 	beq.w	8016b86 <_printf_float+0xb6>
 8016d90:	f10a 0a01 	add.w	sl, sl, #1
 8016d94:	e7ee      	b.n	8016d74 <_printf_float+0x2a4>
 8016d96:	bf00      	nop
 8016d98:	7fefffff 	.word	0x7fefffff
 8016d9c:	0801ba18 	.word	0x0801ba18
 8016da0:	0801ba14 	.word	0x0801ba14
 8016da4:	0801ba20 	.word	0x0801ba20
 8016da8:	0801ba1c 	.word	0x0801ba1c
 8016dac:	0801ba24 	.word	0x0801ba24
 8016db0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8016db2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8016db6:	4553      	cmp	r3, sl
 8016db8:	bfa8      	it	ge
 8016dba:	4653      	movge	r3, sl
 8016dbc:	2b00      	cmp	r3, #0
 8016dbe:	4699      	mov	r9, r3
 8016dc0:	dc36      	bgt.n	8016e30 <_printf_float+0x360>
 8016dc2:	f04f 0b00 	mov.w	fp, #0
 8016dc6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8016dca:	f104 021a 	add.w	r2, r4, #26
 8016dce:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8016dd0:	9306      	str	r3, [sp, #24]
 8016dd2:	eba3 0309 	sub.w	r3, r3, r9
 8016dd6:	455b      	cmp	r3, fp
 8016dd8:	dc31      	bgt.n	8016e3e <_printf_float+0x36e>
 8016dda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016ddc:	459a      	cmp	sl, r3
 8016dde:	dc3a      	bgt.n	8016e56 <_printf_float+0x386>
 8016de0:	6823      	ldr	r3, [r4, #0]
 8016de2:	07da      	lsls	r2, r3, #31
 8016de4:	d437      	bmi.n	8016e56 <_printf_float+0x386>
 8016de6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016de8:	ebaa 0903 	sub.w	r9, sl, r3
 8016dec:	9b06      	ldr	r3, [sp, #24]
 8016dee:	ebaa 0303 	sub.w	r3, sl, r3
 8016df2:	4599      	cmp	r9, r3
 8016df4:	bfa8      	it	ge
 8016df6:	4699      	movge	r9, r3
 8016df8:	f1b9 0f00 	cmp.w	r9, #0
 8016dfc:	dc33      	bgt.n	8016e66 <_printf_float+0x396>
 8016dfe:	f04f 0800 	mov.w	r8, #0
 8016e02:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8016e06:	f104 0b1a 	add.w	fp, r4, #26
 8016e0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016e0c:	ebaa 0303 	sub.w	r3, sl, r3
 8016e10:	eba3 0309 	sub.w	r3, r3, r9
 8016e14:	4543      	cmp	r3, r8
 8016e16:	f77f af79 	ble.w	8016d0c <_printf_float+0x23c>
 8016e1a:	2301      	movs	r3, #1
 8016e1c:	465a      	mov	r2, fp
 8016e1e:	4631      	mov	r1, r6
 8016e20:	4628      	mov	r0, r5
 8016e22:	47b8      	blx	r7
 8016e24:	3001      	adds	r0, #1
 8016e26:	f43f aeae 	beq.w	8016b86 <_printf_float+0xb6>
 8016e2a:	f108 0801 	add.w	r8, r8, #1
 8016e2e:	e7ec      	b.n	8016e0a <_printf_float+0x33a>
 8016e30:	4642      	mov	r2, r8
 8016e32:	4631      	mov	r1, r6
 8016e34:	4628      	mov	r0, r5
 8016e36:	47b8      	blx	r7
 8016e38:	3001      	adds	r0, #1
 8016e3a:	d1c2      	bne.n	8016dc2 <_printf_float+0x2f2>
 8016e3c:	e6a3      	b.n	8016b86 <_printf_float+0xb6>
 8016e3e:	2301      	movs	r3, #1
 8016e40:	4631      	mov	r1, r6
 8016e42:	4628      	mov	r0, r5
 8016e44:	9206      	str	r2, [sp, #24]
 8016e46:	47b8      	blx	r7
 8016e48:	3001      	adds	r0, #1
 8016e4a:	f43f ae9c 	beq.w	8016b86 <_printf_float+0xb6>
 8016e4e:	9a06      	ldr	r2, [sp, #24]
 8016e50:	f10b 0b01 	add.w	fp, fp, #1
 8016e54:	e7bb      	b.n	8016dce <_printf_float+0x2fe>
 8016e56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016e5a:	4631      	mov	r1, r6
 8016e5c:	4628      	mov	r0, r5
 8016e5e:	47b8      	blx	r7
 8016e60:	3001      	adds	r0, #1
 8016e62:	d1c0      	bne.n	8016de6 <_printf_float+0x316>
 8016e64:	e68f      	b.n	8016b86 <_printf_float+0xb6>
 8016e66:	9a06      	ldr	r2, [sp, #24]
 8016e68:	464b      	mov	r3, r9
 8016e6a:	4442      	add	r2, r8
 8016e6c:	4631      	mov	r1, r6
 8016e6e:	4628      	mov	r0, r5
 8016e70:	47b8      	blx	r7
 8016e72:	3001      	adds	r0, #1
 8016e74:	d1c3      	bne.n	8016dfe <_printf_float+0x32e>
 8016e76:	e686      	b.n	8016b86 <_printf_float+0xb6>
 8016e78:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8016e7c:	f1ba 0f01 	cmp.w	sl, #1
 8016e80:	dc01      	bgt.n	8016e86 <_printf_float+0x3b6>
 8016e82:	07db      	lsls	r3, r3, #31
 8016e84:	d536      	bpl.n	8016ef4 <_printf_float+0x424>
 8016e86:	2301      	movs	r3, #1
 8016e88:	4642      	mov	r2, r8
 8016e8a:	4631      	mov	r1, r6
 8016e8c:	4628      	mov	r0, r5
 8016e8e:	47b8      	blx	r7
 8016e90:	3001      	adds	r0, #1
 8016e92:	f43f ae78 	beq.w	8016b86 <_printf_float+0xb6>
 8016e96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016e9a:	4631      	mov	r1, r6
 8016e9c:	4628      	mov	r0, r5
 8016e9e:	47b8      	blx	r7
 8016ea0:	3001      	adds	r0, #1
 8016ea2:	f43f ae70 	beq.w	8016b86 <_printf_float+0xb6>
 8016ea6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8016eaa:	2200      	movs	r2, #0
 8016eac:	2300      	movs	r3, #0
 8016eae:	f10a 3aff 	add.w	sl, sl, #4294967295
 8016eb2:	f7e9 fe31 	bl	8000b18 <__aeabi_dcmpeq>
 8016eb6:	b9c0      	cbnz	r0, 8016eea <_printf_float+0x41a>
 8016eb8:	4653      	mov	r3, sl
 8016eba:	f108 0201 	add.w	r2, r8, #1
 8016ebe:	4631      	mov	r1, r6
 8016ec0:	4628      	mov	r0, r5
 8016ec2:	47b8      	blx	r7
 8016ec4:	3001      	adds	r0, #1
 8016ec6:	d10c      	bne.n	8016ee2 <_printf_float+0x412>
 8016ec8:	e65d      	b.n	8016b86 <_printf_float+0xb6>
 8016eca:	2301      	movs	r3, #1
 8016ecc:	465a      	mov	r2, fp
 8016ece:	4631      	mov	r1, r6
 8016ed0:	4628      	mov	r0, r5
 8016ed2:	47b8      	blx	r7
 8016ed4:	3001      	adds	r0, #1
 8016ed6:	f43f ae56 	beq.w	8016b86 <_printf_float+0xb6>
 8016eda:	f108 0801 	add.w	r8, r8, #1
 8016ede:	45d0      	cmp	r8, sl
 8016ee0:	dbf3      	blt.n	8016eca <_printf_float+0x3fa>
 8016ee2:	464b      	mov	r3, r9
 8016ee4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8016ee8:	e6df      	b.n	8016caa <_printf_float+0x1da>
 8016eea:	f04f 0800 	mov.w	r8, #0
 8016eee:	f104 0b1a 	add.w	fp, r4, #26
 8016ef2:	e7f4      	b.n	8016ede <_printf_float+0x40e>
 8016ef4:	2301      	movs	r3, #1
 8016ef6:	4642      	mov	r2, r8
 8016ef8:	e7e1      	b.n	8016ebe <_printf_float+0x3ee>
 8016efa:	2301      	movs	r3, #1
 8016efc:	464a      	mov	r2, r9
 8016efe:	4631      	mov	r1, r6
 8016f00:	4628      	mov	r0, r5
 8016f02:	47b8      	blx	r7
 8016f04:	3001      	adds	r0, #1
 8016f06:	f43f ae3e 	beq.w	8016b86 <_printf_float+0xb6>
 8016f0a:	f108 0801 	add.w	r8, r8, #1
 8016f0e:	68e3      	ldr	r3, [r4, #12]
 8016f10:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8016f12:	1a5b      	subs	r3, r3, r1
 8016f14:	4543      	cmp	r3, r8
 8016f16:	dcf0      	bgt.n	8016efa <_printf_float+0x42a>
 8016f18:	e6fc      	b.n	8016d14 <_printf_float+0x244>
 8016f1a:	f04f 0800 	mov.w	r8, #0
 8016f1e:	f104 0919 	add.w	r9, r4, #25
 8016f22:	e7f4      	b.n	8016f0e <_printf_float+0x43e>

08016f24 <_printf_common>:
 8016f24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016f28:	4616      	mov	r6, r2
 8016f2a:	4698      	mov	r8, r3
 8016f2c:	688a      	ldr	r2, [r1, #8]
 8016f2e:	690b      	ldr	r3, [r1, #16]
 8016f30:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8016f34:	4293      	cmp	r3, r2
 8016f36:	bfb8      	it	lt
 8016f38:	4613      	movlt	r3, r2
 8016f3a:	6033      	str	r3, [r6, #0]
 8016f3c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8016f40:	4607      	mov	r7, r0
 8016f42:	460c      	mov	r4, r1
 8016f44:	b10a      	cbz	r2, 8016f4a <_printf_common+0x26>
 8016f46:	3301      	adds	r3, #1
 8016f48:	6033      	str	r3, [r6, #0]
 8016f4a:	6823      	ldr	r3, [r4, #0]
 8016f4c:	0699      	lsls	r1, r3, #26
 8016f4e:	bf42      	ittt	mi
 8016f50:	6833      	ldrmi	r3, [r6, #0]
 8016f52:	3302      	addmi	r3, #2
 8016f54:	6033      	strmi	r3, [r6, #0]
 8016f56:	6825      	ldr	r5, [r4, #0]
 8016f58:	f015 0506 	ands.w	r5, r5, #6
 8016f5c:	d106      	bne.n	8016f6c <_printf_common+0x48>
 8016f5e:	f104 0a19 	add.w	sl, r4, #25
 8016f62:	68e3      	ldr	r3, [r4, #12]
 8016f64:	6832      	ldr	r2, [r6, #0]
 8016f66:	1a9b      	subs	r3, r3, r2
 8016f68:	42ab      	cmp	r3, r5
 8016f6a:	dc26      	bgt.n	8016fba <_printf_common+0x96>
 8016f6c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8016f70:	6822      	ldr	r2, [r4, #0]
 8016f72:	3b00      	subs	r3, #0
 8016f74:	bf18      	it	ne
 8016f76:	2301      	movne	r3, #1
 8016f78:	0692      	lsls	r2, r2, #26
 8016f7a:	d42b      	bmi.n	8016fd4 <_printf_common+0xb0>
 8016f7c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8016f80:	4641      	mov	r1, r8
 8016f82:	4638      	mov	r0, r7
 8016f84:	47c8      	blx	r9
 8016f86:	3001      	adds	r0, #1
 8016f88:	d01e      	beq.n	8016fc8 <_printf_common+0xa4>
 8016f8a:	6823      	ldr	r3, [r4, #0]
 8016f8c:	6922      	ldr	r2, [r4, #16]
 8016f8e:	f003 0306 	and.w	r3, r3, #6
 8016f92:	2b04      	cmp	r3, #4
 8016f94:	bf02      	ittt	eq
 8016f96:	68e5      	ldreq	r5, [r4, #12]
 8016f98:	6833      	ldreq	r3, [r6, #0]
 8016f9a:	1aed      	subeq	r5, r5, r3
 8016f9c:	68a3      	ldr	r3, [r4, #8]
 8016f9e:	bf0c      	ite	eq
 8016fa0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8016fa4:	2500      	movne	r5, #0
 8016fa6:	4293      	cmp	r3, r2
 8016fa8:	bfc4      	itt	gt
 8016faa:	1a9b      	subgt	r3, r3, r2
 8016fac:	18ed      	addgt	r5, r5, r3
 8016fae:	2600      	movs	r6, #0
 8016fb0:	341a      	adds	r4, #26
 8016fb2:	42b5      	cmp	r5, r6
 8016fb4:	d11a      	bne.n	8016fec <_printf_common+0xc8>
 8016fb6:	2000      	movs	r0, #0
 8016fb8:	e008      	b.n	8016fcc <_printf_common+0xa8>
 8016fba:	2301      	movs	r3, #1
 8016fbc:	4652      	mov	r2, sl
 8016fbe:	4641      	mov	r1, r8
 8016fc0:	4638      	mov	r0, r7
 8016fc2:	47c8      	blx	r9
 8016fc4:	3001      	adds	r0, #1
 8016fc6:	d103      	bne.n	8016fd0 <_printf_common+0xac>
 8016fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8016fcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016fd0:	3501      	adds	r5, #1
 8016fd2:	e7c6      	b.n	8016f62 <_printf_common+0x3e>
 8016fd4:	18e1      	adds	r1, r4, r3
 8016fd6:	1c5a      	adds	r2, r3, #1
 8016fd8:	2030      	movs	r0, #48	@ 0x30
 8016fda:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8016fde:	4422      	add	r2, r4
 8016fe0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8016fe4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8016fe8:	3302      	adds	r3, #2
 8016fea:	e7c7      	b.n	8016f7c <_printf_common+0x58>
 8016fec:	2301      	movs	r3, #1
 8016fee:	4622      	mov	r2, r4
 8016ff0:	4641      	mov	r1, r8
 8016ff2:	4638      	mov	r0, r7
 8016ff4:	47c8      	blx	r9
 8016ff6:	3001      	adds	r0, #1
 8016ff8:	d0e6      	beq.n	8016fc8 <_printf_common+0xa4>
 8016ffa:	3601      	adds	r6, #1
 8016ffc:	e7d9      	b.n	8016fb2 <_printf_common+0x8e>
	...

08017000 <_printf_i>:
 8017000:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8017004:	7e0f      	ldrb	r7, [r1, #24]
 8017006:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8017008:	2f78      	cmp	r7, #120	@ 0x78
 801700a:	4691      	mov	r9, r2
 801700c:	4680      	mov	r8, r0
 801700e:	460c      	mov	r4, r1
 8017010:	469a      	mov	sl, r3
 8017012:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8017016:	d807      	bhi.n	8017028 <_printf_i+0x28>
 8017018:	2f62      	cmp	r7, #98	@ 0x62
 801701a:	d80a      	bhi.n	8017032 <_printf_i+0x32>
 801701c:	2f00      	cmp	r7, #0
 801701e:	f000 80d1 	beq.w	80171c4 <_printf_i+0x1c4>
 8017022:	2f58      	cmp	r7, #88	@ 0x58
 8017024:	f000 80b8 	beq.w	8017198 <_printf_i+0x198>
 8017028:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801702c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8017030:	e03a      	b.n	80170a8 <_printf_i+0xa8>
 8017032:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8017036:	2b15      	cmp	r3, #21
 8017038:	d8f6      	bhi.n	8017028 <_printf_i+0x28>
 801703a:	a101      	add	r1, pc, #4	@ (adr r1, 8017040 <_printf_i+0x40>)
 801703c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8017040:	08017099 	.word	0x08017099
 8017044:	080170ad 	.word	0x080170ad
 8017048:	08017029 	.word	0x08017029
 801704c:	08017029 	.word	0x08017029
 8017050:	08017029 	.word	0x08017029
 8017054:	08017029 	.word	0x08017029
 8017058:	080170ad 	.word	0x080170ad
 801705c:	08017029 	.word	0x08017029
 8017060:	08017029 	.word	0x08017029
 8017064:	08017029 	.word	0x08017029
 8017068:	08017029 	.word	0x08017029
 801706c:	080171ab 	.word	0x080171ab
 8017070:	080170d7 	.word	0x080170d7
 8017074:	08017165 	.word	0x08017165
 8017078:	08017029 	.word	0x08017029
 801707c:	08017029 	.word	0x08017029
 8017080:	080171cd 	.word	0x080171cd
 8017084:	08017029 	.word	0x08017029
 8017088:	080170d7 	.word	0x080170d7
 801708c:	08017029 	.word	0x08017029
 8017090:	08017029 	.word	0x08017029
 8017094:	0801716d 	.word	0x0801716d
 8017098:	6833      	ldr	r3, [r6, #0]
 801709a:	1d1a      	adds	r2, r3, #4
 801709c:	681b      	ldr	r3, [r3, #0]
 801709e:	6032      	str	r2, [r6, #0]
 80170a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80170a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80170a8:	2301      	movs	r3, #1
 80170aa:	e09c      	b.n	80171e6 <_printf_i+0x1e6>
 80170ac:	6833      	ldr	r3, [r6, #0]
 80170ae:	6820      	ldr	r0, [r4, #0]
 80170b0:	1d19      	adds	r1, r3, #4
 80170b2:	6031      	str	r1, [r6, #0]
 80170b4:	0606      	lsls	r6, r0, #24
 80170b6:	d501      	bpl.n	80170bc <_printf_i+0xbc>
 80170b8:	681d      	ldr	r5, [r3, #0]
 80170ba:	e003      	b.n	80170c4 <_printf_i+0xc4>
 80170bc:	0645      	lsls	r5, r0, #25
 80170be:	d5fb      	bpl.n	80170b8 <_printf_i+0xb8>
 80170c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80170c4:	2d00      	cmp	r5, #0
 80170c6:	da03      	bge.n	80170d0 <_printf_i+0xd0>
 80170c8:	232d      	movs	r3, #45	@ 0x2d
 80170ca:	426d      	negs	r5, r5
 80170cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80170d0:	4858      	ldr	r0, [pc, #352]	@ (8017234 <_printf_i+0x234>)
 80170d2:	230a      	movs	r3, #10
 80170d4:	e011      	b.n	80170fa <_printf_i+0xfa>
 80170d6:	6821      	ldr	r1, [r4, #0]
 80170d8:	6833      	ldr	r3, [r6, #0]
 80170da:	0608      	lsls	r0, r1, #24
 80170dc:	f853 5b04 	ldr.w	r5, [r3], #4
 80170e0:	d402      	bmi.n	80170e8 <_printf_i+0xe8>
 80170e2:	0649      	lsls	r1, r1, #25
 80170e4:	bf48      	it	mi
 80170e6:	b2ad      	uxthmi	r5, r5
 80170e8:	2f6f      	cmp	r7, #111	@ 0x6f
 80170ea:	4852      	ldr	r0, [pc, #328]	@ (8017234 <_printf_i+0x234>)
 80170ec:	6033      	str	r3, [r6, #0]
 80170ee:	bf14      	ite	ne
 80170f0:	230a      	movne	r3, #10
 80170f2:	2308      	moveq	r3, #8
 80170f4:	2100      	movs	r1, #0
 80170f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80170fa:	6866      	ldr	r6, [r4, #4]
 80170fc:	60a6      	str	r6, [r4, #8]
 80170fe:	2e00      	cmp	r6, #0
 8017100:	db05      	blt.n	801710e <_printf_i+0x10e>
 8017102:	6821      	ldr	r1, [r4, #0]
 8017104:	432e      	orrs	r6, r5
 8017106:	f021 0104 	bic.w	r1, r1, #4
 801710a:	6021      	str	r1, [r4, #0]
 801710c:	d04b      	beq.n	80171a6 <_printf_i+0x1a6>
 801710e:	4616      	mov	r6, r2
 8017110:	fbb5 f1f3 	udiv	r1, r5, r3
 8017114:	fb03 5711 	mls	r7, r3, r1, r5
 8017118:	5dc7      	ldrb	r7, [r0, r7]
 801711a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801711e:	462f      	mov	r7, r5
 8017120:	42bb      	cmp	r3, r7
 8017122:	460d      	mov	r5, r1
 8017124:	d9f4      	bls.n	8017110 <_printf_i+0x110>
 8017126:	2b08      	cmp	r3, #8
 8017128:	d10b      	bne.n	8017142 <_printf_i+0x142>
 801712a:	6823      	ldr	r3, [r4, #0]
 801712c:	07df      	lsls	r7, r3, #31
 801712e:	d508      	bpl.n	8017142 <_printf_i+0x142>
 8017130:	6923      	ldr	r3, [r4, #16]
 8017132:	6861      	ldr	r1, [r4, #4]
 8017134:	4299      	cmp	r1, r3
 8017136:	bfde      	ittt	le
 8017138:	2330      	movle	r3, #48	@ 0x30
 801713a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801713e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8017142:	1b92      	subs	r2, r2, r6
 8017144:	6122      	str	r2, [r4, #16]
 8017146:	f8cd a000 	str.w	sl, [sp]
 801714a:	464b      	mov	r3, r9
 801714c:	aa03      	add	r2, sp, #12
 801714e:	4621      	mov	r1, r4
 8017150:	4640      	mov	r0, r8
 8017152:	f7ff fee7 	bl	8016f24 <_printf_common>
 8017156:	3001      	adds	r0, #1
 8017158:	d14a      	bne.n	80171f0 <_printf_i+0x1f0>
 801715a:	f04f 30ff 	mov.w	r0, #4294967295
 801715e:	b004      	add	sp, #16
 8017160:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017164:	6823      	ldr	r3, [r4, #0]
 8017166:	f043 0320 	orr.w	r3, r3, #32
 801716a:	6023      	str	r3, [r4, #0]
 801716c:	4832      	ldr	r0, [pc, #200]	@ (8017238 <_printf_i+0x238>)
 801716e:	2778      	movs	r7, #120	@ 0x78
 8017170:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8017174:	6823      	ldr	r3, [r4, #0]
 8017176:	6831      	ldr	r1, [r6, #0]
 8017178:	061f      	lsls	r7, r3, #24
 801717a:	f851 5b04 	ldr.w	r5, [r1], #4
 801717e:	d402      	bmi.n	8017186 <_printf_i+0x186>
 8017180:	065f      	lsls	r7, r3, #25
 8017182:	bf48      	it	mi
 8017184:	b2ad      	uxthmi	r5, r5
 8017186:	6031      	str	r1, [r6, #0]
 8017188:	07d9      	lsls	r1, r3, #31
 801718a:	bf44      	itt	mi
 801718c:	f043 0320 	orrmi.w	r3, r3, #32
 8017190:	6023      	strmi	r3, [r4, #0]
 8017192:	b11d      	cbz	r5, 801719c <_printf_i+0x19c>
 8017194:	2310      	movs	r3, #16
 8017196:	e7ad      	b.n	80170f4 <_printf_i+0xf4>
 8017198:	4826      	ldr	r0, [pc, #152]	@ (8017234 <_printf_i+0x234>)
 801719a:	e7e9      	b.n	8017170 <_printf_i+0x170>
 801719c:	6823      	ldr	r3, [r4, #0]
 801719e:	f023 0320 	bic.w	r3, r3, #32
 80171a2:	6023      	str	r3, [r4, #0]
 80171a4:	e7f6      	b.n	8017194 <_printf_i+0x194>
 80171a6:	4616      	mov	r6, r2
 80171a8:	e7bd      	b.n	8017126 <_printf_i+0x126>
 80171aa:	6833      	ldr	r3, [r6, #0]
 80171ac:	6825      	ldr	r5, [r4, #0]
 80171ae:	6961      	ldr	r1, [r4, #20]
 80171b0:	1d18      	adds	r0, r3, #4
 80171b2:	6030      	str	r0, [r6, #0]
 80171b4:	062e      	lsls	r6, r5, #24
 80171b6:	681b      	ldr	r3, [r3, #0]
 80171b8:	d501      	bpl.n	80171be <_printf_i+0x1be>
 80171ba:	6019      	str	r1, [r3, #0]
 80171bc:	e002      	b.n	80171c4 <_printf_i+0x1c4>
 80171be:	0668      	lsls	r0, r5, #25
 80171c0:	d5fb      	bpl.n	80171ba <_printf_i+0x1ba>
 80171c2:	8019      	strh	r1, [r3, #0]
 80171c4:	2300      	movs	r3, #0
 80171c6:	6123      	str	r3, [r4, #16]
 80171c8:	4616      	mov	r6, r2
 80171ca:	e7bc      	b.n	8017146 <_printf_i+0x146>
 80171cc:	6833      	ldr	r3, [r6, #0]
 80171ce:	1d1a      	adds	r2, r3, #4
 80171d0:	6032      	str	r2, [r6, #0]
 80171d2:	681e      	ldr	r6, [r3, #0]
 80171d4:	6862      	ldr	r2, [r4, #4]
 80171d6:	2100      	movs	r1, #0
 80171d8:	4630      	mov	r0, r6
 80171da:	f7e9 f821 	bl	8000220 <memchr>
 80171de:	b108      	cbz	r0, 80171e4 <_printf_i+0x1e4>
 80171e0:	1b80      	subs	r0, r0, r6
 80171e2:	6060      	str	r0, [r4, #4]
 80171e4:	6863      	ldr	r3, [r4, #4]
 80171e6:	6123      	str	r3, [r4, #16]
 80171e8:	2300      	movs	r3, #0
 80171ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80171ee:	e7aa      	b.n	8017146 <_printf_i+0x146>
 80171f0:	6923      	ldr	r3, [r4, #16]
 80171f2:	4632      	mov	r2, r6
 80171f4:	4649      	mov	r1, r9
 80171f6:	4640      	mov	r0, r8
 80171f8:	47d0      	blx	sl
 80171fa:	3001      	adds	r0, #1
 80171fc:	d0ad      	beq.n	801715a <_printf_i+0x15a>
 80171fe:	6823      	ldr	r3, [r4, #0]
 8017200:	079b      	lsls	r3, r3, #30
 8017202:	d413      	bmi.n	801722c <_printf_i+0x22c>
 8017204:	68e0      	ldr	r0, [r4, #12]
 8017206:	9b03      	ldr	r3, [sp, #12]
 8017208:	4298      	cmp	r0, r3
 801720a:	bfb8      	it	lt
 801720c:	4618      	movlt	r0, r3
 801720e:	e7a6      	b.n	801715e <_printf_i+0x15e>
 8017210:	2301      	movs	r3, #1
 8017212:	4632      	mov	r2, r6
 8017214:	4649      	mov	r1, r9
 8017216:	4640      	mov	r0, r8
 8017218:	47d0      	blx	sl
 801721a:	3001      	adds	r0, #1
 801721c:	d09d      	beq.n	801715a <_printf_i+0x15a>
 801721e:	3501      	adds	r5, #1
 8017220:	68e3      	ldr	r3, [r4, #12]
 8017222:	9903      	ldr	r1, [sp, #12]
 8017224:	1a5b      	subs	r3, r3, r1
 8017226:	42ab      	cmp	r3, r5
 8017228:	dcf2      	bgt.n	8017210 <_printf_i+0x210>
 801722a:	e7eb      	b.n	8017204 <_printf_i+0x204>
 801722c:	2500      	movs	r5, #0
 801722e:	f104 0619 	add.w	r6, r4, #25
 8017232:	e7f5      	b.n	8017220 <_printf_i+0x220>
 8017234:	0801ba26 	.word	0x0801ba26
 8017238:	0801ba37 	.word	0x0801ba37

0801723c <std>:
 801723c:	2300      	movs	r3, #0
 801723e:	b510      	push	{r4, lr}
 8017240:	4604      	mov	r4, r0
 8017242:	e9c0 3300 	strd	r3, r3, [r0]
 8017246:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801724a:	6083      	str	r3, [r0, #8]
 801724c:	8181      	strh	r1, [r0, #12]
 801724e:	6643      	str	r3, [r0, #100]	@ 0x64
 8017250:	81c2      	strh	r2, [r0, #14]
 8017252:	6183      	str	r3, [r0, #24]
 8017254:	4619      	mov	r1, r3
 8017256:	2208      	movs	r2, #8
 8017258:	305c      	adds	r0, #92	@ 0x5c
 801725a:	f000 f966 	bl	801752a <memset>
 801725e:	4b0d      	ldr	r3, [pc, #52]	@ (8017294 <std+0x58>)
 8017260:	6263      	str	r3, [r4, #36]	@ 0x24
 8017262:	4b0d      	ldr	r3, [pc, #52]	@ (8017298 <std+0x5c>)
 8017264:	62a3      	str	r3, [r4, #40]	@ 0x28
 8017266:	4b0d      	ldr	r3, [pc, #52]	@ (801729c <std+0x60>)
 8017268:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801726a:	4b0d      	ldr	r3, [pc, #52]	@ (80172a0 <std+0x64>)
 801726c:	6323      	str	r3, [r4, #48]	@ 0x30
 801726e:	4b0d      	ldr	r3, [pc, #52]	@ (80172a4 <std+0x68>)
 8017270:	6224      	str	r4, [r4, #32]
 8017272:	429c      	cmp	r4, r3
 8017274:	d006      	beq.n	8017284 <std+0x48>
 8017276:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801727a:	4294      	cmp	r4, r2
 801727c:	d002      	beq.n	8017284 <std+0x48>
 801727e:	33d0      	adds	r3, #208	@ 0xd0
 8017280:	429c      	cmp	r4, r3
 8017282:	d105      	bne.n	8017290 <std+0x54>
 8017284:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8017288:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801728c:	f000 b9ca 	b.w	8017624 <__retarget_lock_init_recursive>
 8017290:	bd10      	pop	{r4, pc}
 8017292:	bf00      	nop
 8017294:	08017471 	.word	0x08017471
 8017298:	08017493 	.word	0x08017493
 801729c:	080174cb 	.word	0x080174cb
 80172a0:	080174ef 	.word	0x080174ef
 80172a4:	20003cc4 	.word	0x20003cc4

080172a8 <stdio_exit_handler>:
 80172a8:	4a02      	ldr	r2, [pc, #8]	@ (80172b4 <stdio_exit_handler+0xc>)
 80172aa:	4903      	ldr	r1, [pc, #12]	@ (80172b8 <stdio_exit_handler+0x10>)
 80172ac:	4803      	ldr	r0, [pc, #12]	@ (80172bc <stdio_exit_handler+0x14>)
 80172ae:	f000 b869 	b.w	8017384 <_fwalk_sglue>
 80172b2:	bf00      	nop
 80172b4:	200001a0 	.word	0x200001a0
 80172b8:	08018fa5 	.word	0x08018fa5
 80172bc:	200001b0 	.word	0x200001b0

080172c0 <cleanup_stdio>:
 80172c0:	6841      	ldr	r1, [r0, #4]
 80172c2:	4b0c      	ldr	r3, [pc, #48]	@ (80172f4 <cleanup_stdio+0x34>)
 80172c4:	4299      	cmp	r1, r3
 80172c6:	b510      	push	{r4, lr}
 80172c8:	4604      	mov	r4, r0
 80172ca:	d001      	beq.n	80172d0 <cleanup_stdio+0x10>
 80172cc:	f001 fe6a 	bl	8018fa4 <_fflush_r>
 80172d0:	68a1      	ldr	r1, [r4, #8]
 80172d2:	4b09      	ldr	r3, [pc, #36]	@ (80172f8 <cleanup_stdio+0x38>)
 80172d4:	4299      	cmp	r1, r3
 80172d6:	d002      	beq.n	80172de <cleanup_stdio+0x1e>
 80172d8:	4620      	mov	r0, r4
 80172da:	f001 fe63 	bl	8018fa4 <_fflush_r>
 80172de:	68e1      	ldr	r1, [r4, #12]
 80172e0:	4b06      	ldr	r3, [pc, #24]	@ (80172fc <cleanup_stdio+0x3c>)
 80172e2:	4299      	cmp	r1, r3
 80172e4:	d004      	beq.n	80172f0 <cleanup_stdio+0x30>
 80172e6:	4620      	mov	r0, r4
 80172e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80172ec:	f001 be5a 	b.w	8018fa4 <_fflush_r>
 80172f0:	bd10      	pop	{r4, pc}
 80172f2:	bf00      	nop
 80172f4:	20003cc4 	.word	0x20003cc4
 80172f8:	20003d2c 	.word	0x20003d2c
 80172fc:	20003d94 	.word	0x20003d94

08017300 <global_stdio_init.part.0>:
 8017300:	b510      	push	{r4, lr}
 8017302:	4b0b      	ldr	r3, [pc, #44]	@ (8017330 <global_stdio_init.part.0+0x30>)
 8017304:	4c0b      	ldr	r4, [pc, #44]	@ (8017334 <global_stdio_init.part.0+0x34>)
 8017306:	4a0c      	ldr	r2, [pc, #48]	@ (8017338 <global_stdio_init.part.0+0x38>)
 8017308:	601a      	str	r2, [r3, #0]
 801730a:	4620      	mov	r0, r4
 801730c:	2200      	movs	r2, #0
 801730e:	2104      	movs	r1, #4
 8017310:	f7ff ff94 	bl	801723c <std>
 8017314:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8017318:	2201      	movs	r2, #1
 801731a:	2109      	movs	r1, #9
 801731c:	f7ff ff8e 	bl	801723c <std>
 8017320:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8017324:	2202      	movs	r2, #2
 8017326:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801732a:	2112      	movs	r1, #18
 801732c:	f7ff bf86 	b.w	801723c <std>
 8017330:	20003dfc 	.word	0x20003dfc
 8017334:	20003cc4 	.word	0x20003cc4
 8017338:	080172a9 	.word	0x080172a9

0801733c <__sfp_lock_acquire>:
 801733c:	4801      	ldr	r0, [pc, #4]	@ (8017344 <__sfp_lock_acquire+0x8>)
 801733e:	f000 b972 	b.w	8017626 <__retarget_lock_acquire_recursive>
 8017342:	bf00      	nop
 8017344:	20003e05 	.word	0x20003e05

08017348 <__sfp_lock_release>:
 8017348:	4801      	ldr	r0, [pc, #4]	@ (8017350 <__sfp_lock_release+0x8>)
 801734a:	f000 b96d 	b.w	8017628 <__retarget_lock_release_recursive>
 801734e:	bf00      	nop
 8017350:	20003e05 	.word	0x20003e05

08017354 <__sinit>:
 8017354:	b510      	push	{r4, lr}
 8017356:	4604      	mov	r4, r0
 8017358:	f7ff fff0 	bl	801733c <__sfp_lock_acquire>
 801735c:	6a23      	ldr	r3, [r4, #32]
 801735e:	b11b      	cbz	r3, 8017368 <__sinit+0x14>
 8017360:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017364:	f7ff bff0 	b.w	8017348 <__sfp_lock_release>
 8017368:	4b04      	ldr	r3, [pc, #16]	@ (801737c <__sinit+0x28>)
 801736a:	6223      	str	r3, [r4, #32]
 801736c:	4b04      	ldr	r3, [pc, #16]	@ (8017380 <__sinit+0x2c>)
 801736e:	681b      	ldr	r3, [r3, #0]
 8017370:	2b00      	cmp	r3, #0
 8017372:	d1f5      	bne.n	8017360 <__sinit+0xc>
 8017374:	f7ff ffc4 	bl	8017300 <global_stdio_init.part.0>
 8017378:	e7f2      	b.n	8017360 <__sinit+0xc>
 801737a:	bf00      	nop
 801737c:	080172c1 	.word	0x080172c1
 8017380:	20003dfc 	.word	0x20003dfc

08017384 <_fwalk_sglue>:
 8017384:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017388:	4607      	mov	r7, r0
 801738a:	4688      	mov	r8, r1
 801738c:	4614      	mov	r4, r2
 801738e:	2600      	movs	r6, #0
 8017390:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8017394:	f1b9 0901 	subs.w	r9, r9, #1
 8017398:	d505      	bpl.n	80173a6 <_fwalk_sglue+0x22>
 801739a:	6824      	ldr	r4, [r4, #0]
 801739c:	2c00      	cmp	r4, #0
 801739e:	d1f7      	bne.n	8017390 <_fwalk_sglue+0xc>
 80173a0:	4630      	mov	r0, r6
 80173a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80173a6:	89ab      	ldrh	r3, [r5, #12]
 80173a8:	2b01      	cmp	r3, #1
 80173aa:	d907      	bls.n	80173bc <_fwalk_sglue+0x38>
 80173ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80173b0:	3301      	adds	r3, #1
 80173b2:	d003      	beq.n	80173bc <_fwalk_sglue+0x38>
 80173b4:	4629      	mov	r1, r5
 80173b6:	4638      	mov	r0, r7
 80173b8:	47c0      	blx	r8
 80173ba:	4306      	orrs	r6, r0
 80173bc:	3568      	adds	r5, #104	@ 0x68
 80173be:	e7e9      	b.n	8017394 <_fwalk_sglue+0x10>

080173c0 <sniprintf>:
 80173c0:	b40c      	push	{r2, r3}
 80173c2:	b530      	push	{r4, r5, lr}
 80173c4:	4b18      	ldr	r3, [pc, #96]	@ (8017428 <sniprintf+0x68>)
 80173c6:	1e0c      	subs	r4, r1, #0
 80173c8:	681d      	ldr	r5, [r3, #0]
 80173ca:	b09d      	sub	sp, #116	@ 0x74
 80173cc:	da08      	bge.n	80173e0 <sniprintf+0x20>
 80173ce:	238b      	movs	r3, #139	@ 0x8b
 80173d0:	602b      	str	r3, [r5, #0]
 80173d2:	f04f 30ff 	mov.w	r0, #4294967295
 80173d6:	b01d      	add	sp, #116	@ 0x74
 80173d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80173dc:	b002      	add	sp, #8
 80173de:	4770      	bx	lr
 80173e0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80173e4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80173e8:	f04f 0300 	mov.w	r3, #0
 80173ec:	931b      	str	r3, [sp, #108]	@ 0x6c
 80173ee:	bf14      	ite	ne
 80173f0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80173f4:	4623      	moveq	r3, r4
 80173f6:	9304      	str	r3, [sp, #16]
 80173f8:	9307      	str	r3, [sp, #28]
 80173fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80173fe:	9002      	str	r0, [sp, #8]
 8017400:	9006      	str	r0, [sp, #24]
 8017402:	f8ad 3016 	strh.w	r3, [sp, #22]
 8017406:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8017408:	ab21      	add	r3, sp, #132	@ 0x84
 801740a:	a902      	add	r1, sp, #8
 801740c:	4628      	mov	r0, r5
 801740e:	9301      	str	r3, [sp, #4]
 8017410:	f001 fc48 	bl	8018ca4 <_svfiprintf_r>
 8017414:	1c43      	adds	r3, r0, #1
 8017416:	bfbc      	itt	lt
 8017418:	238b      	movlt	r3, #139	@ 0x8b
 801741a:	602b      	strlt	r3, [r5, #0]
 801741c:	2c00      	cmp	r4, #0
 801741e:	d0da      	beq.n	80173d6 <sniprintf+0x16>
 8017420:	9b02      	ldr	r3, [sp, #8]
 8017422:	2200      	movs	r2, #0
 8017424:	701a      	strb	r2, [r3, #0]
 8017426:	e7d6      	b.n	80173d6 <sniprintf+0x16>
 8017428:	200001ac 	.word	0x200001ac

0801742c <siprintf>:
 801742c:	b40e      	push	{r1, r2, r3}
 801742e:	b510      	push	{r4, lr}
 8017430:	b09d      	sub	sp, #116	@ 0x74
 8017432:	ab1f      	add	r3, sp, #124	@ 0x7c
 8017434:	9002      	str	r0, [sp, #8]
 8017436:	9006      	str	r0, [sp, #24]
 8017438:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801743c:	480a      	ldr	r0, [pc, #40]	@ (8017468 <siprintf+0x3c>)
 801743e:	9107      	str	r1, [sp, #28]
 8017440:	9104      	str	r1, [sp, #16]
 8017442:	490a      	ldr	r1, [pc, #40]	@ (801746c <siprintf+0x40>)
 8017444:	f853 2b04 	ldr.w	r2, [r3], #4
 8017448:	9105      	str	r1, [sp, #20]
 801744a:	2400      	movs	r4, #0
 801744c:	a902      	add	r1, sp, #8
 801744e:	6800      	ldr	r0, [r0, #0]
 8017450:	9301      	str	r3, [sp, #4]
 8017452:	941b      	str	r4, [sp, #108]	@ 0x6c
 8017454:	f001 fc26 	bl	8018ca4 <_svfiprintf_r>
 8017458:	9b02      	ldr	r3, [sp, #8]
 801745a:	701c      	strb	r4, [r3, #0]
 801745c:	b01d      	add	sp, #116	@ 0x74
 801745e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017462:	b003      	add	sp, #12
 8017464:	4770      	bx	lr
 8017466:	bf00      	nop
 8017468:	200001ac 	.word	0x200001ac
 801746c:	ffff0208 	.word	0xffff0208

08017470 <__sread>:
 8017470:	b510      	push	{r4, lr}
 8017472:	460c      	mov	r4, r1
 8017474:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017478:	f000 f886 	bl	8017588 <_read_r>
 801747c:	2800      	cmp	r0, #0
 801747e:	bfab      	itete	ge
 8017480:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8017482:	89a3      	ldrhlt	r3, [r4, #12]
 8017484:	181b      	addge	r3, r3, r0
 8017486:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801748a:	bfac      	ite	ge
 801748c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801748e:	81a3      	strhlt	r3, [r4, #12]
 8017490:	bd10      	pop	{r4, pc}

08017492 <__swrite>:
 8017492:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017496:	461f      	mov	r7, r3
 8017498:	898b      	ldrh	r3, [r1, #12]
 801749a:	05db      	lsls	r3, r3, #23
 801749c:	4605      	mov	r5, r0
 801749e:	460c      	mov	r4, r1
 80174a0:	4616      	mov	r6, r2
 80174a2:	d505      	bpl.n	80174b0 <__swrite+0x1e>
 80174a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80174a8:	2302      	movs	r3, #2
 80174aa:	2200      	movs	r2, #0
 80174ac:	f000 f85a 	bl	8017564 <_lseek_r>
 80174b0:	89a3      	ldrh	r3, [r4, #12]
 80174b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80174b6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80174ba:	81a3      	strh	r3, [r4, #12]
 80174bc:	4632      	mov	r2, r6
 80174be:	463b      	mov	r3, r7
 80174c0:	4628      	mov	r0, r5
 80174c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80174c6:	f000 b871 	b.w	80175ac <_write_r>

080174ca <__sseek>:
 80174ca:	b510      	push	{r4, lr}
 80174cc:	460c      	mov	r4, r1
 80174ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80174d2:	f000 f847 	bl	8017564 <_lseek_r>
 80174d6:	1c43      	adds	r3, r0, #1
 80174d8:	89a3      	ldrh	r3, [r4, #12]
 80174da:	bf15      	itete	ne
 80174dc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80174de:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80174e2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80174e6:	81a3      	strheq	r3, [r4, #12]
 80174e8:	bf18      	it	ne
 80174ea:	81a3      	strhne	r3, [r4, #12]
 80174ec:	bd10      	pop	{r4, pc}

080174ee <__sclose>:
 80174ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80174f2:	f000 b827 	b.w	8017544 <_close_r>

080174f6 <memmove>:
 80174f6:	4288      	cmp	r0, r1
 80174f8:	b510      	push	{r4, lr}
 80174fa:	eb01 0402 	add.w	r4, r1, r2
 80174fe:	d902      	bls.n	8017506 <memmove+0x10>
 8017500:	4284      	cmp	r4, r0
 8017502:	4623      	mov	r3, r4
 8017504:	d807      	bhi.n	8017516 <memmove+0x20>
 8017506:	1e43      	subs	r3, r0, #1
 8017508:	42a1      	cmp	r1, r4
 801750a:	d008      	beq.n	801751e <memmove+0x28>
 801750c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8017510:	f803 2f01 	strb.w	r2, [r3, #1]!
 8017514:	e7f8      	b.n	8017508 <memmove+0x12>
 8017516:	4402      	add	r2, r0
 8017518:	4601      	mov	r1, r0
 801751a:	428a      	cmp	r2, r1
 801751c:	d100      	bne.n	8017520 <memmove+0x2a>
 801751e:	bd10      	pop	{r4, pc}
 8017520:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8017524:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8017528:	e7f7      	b.n	801751a <memmove+0x24>

0801752a <memset>:
 801752a:	4402      	add	r2, r0
 801752c:	4603      	mov	r3, r0
 801752e:	4293      	cmp	r3, r2
 8017530:	d100      	bne.n	8017534 <memset+0xa>
 8017532:	4770      	bx	lr
 8017534:	f803 1b01 	strb.w	r1, [r3], #1
 8017538:	e7f9      	b.n	801752e <memset+0x4>
	...

0801753c <_localeconv_r>:
 801753c:	4800      	ldr	r0, [pc, #0]	@ (8017540 <_localeconv_r+0x4>)
 801753e:	4770      	bx	lr
 8017540:	200002ec 	.word	0x200002ec

08017544 <_close_r>:
 8017544:	b538      	push	{r3, r4, r5, lr}
 8017546:	4d06      	ldr	r5, [pc, #24]	@ (8017560 <_close_r+0x1c>)
 8017548:	2300      	movs	r3, #0
 801754a:	4604      	mov	r4, r0
 801754c:	4608      	mov	r0, r1
 801754e:	602b      	str	r3, [r5, #0]
 8017550:	f7ec fe68 	bl	8004224 <_close>
 8017554:	1c43      	adds	r3, r0, #1
 8017556:	d102      	bne.n	801755e <_close_r+0x1a>
 8017558:	682b      	ldr	r3, [r5, #0]
 801755a:	b103      	cbz	r3, 801755e <_close_r+0x1a>
 801755c:	6023      	str	r3, [r4, #0]
 801755e:	bd38      	pop	{r3, r4, r5, pc}
 8017560:	20003e00 	.word	0x20003e00

08017564 <_lseek_r>:
 8017564:	b538      	push	{r3, r4, r5, lr}
 8017566:	4d07      	ldr	r5, [pc, #28]	@ (8017584 <_lseek_r+0x20>)
 8017568:	4604      	mov	r4, r0
 801756a:	4608      	mov	r0, r1
 801756c:	4611      	mov	r1, r2
 801756e:	2200      	movs	r2, #0
 8017570:	602a      	str	r2, [r5, #0]
 8017572:	461a      	mov	r2, r3
 8017574:	f7ec fe7d 	bl	8004272 <_lseek>
 8017578:	1c43      	adds	r3, r0, #1
 801757a:	d102      	bne.n	8017582 <_lseek_r+0x1e>
 801757c:	682b      	ldr	r3, [r5, #0]
 801757e:	b103      	cbz	r3, 8017582 <_lseek_r+0x1e>
 8017580:	6023      	str	r3, [r4, #0]
 8017582:	bd38      	pop	{r3, r4, r5, pc}
 8017584:	20003e00 	.word	0x20003e00

08017588 <_read_r>:
 8017588:	b538      	push	{r3, r4, r5, lr}
 801758a:	4d07      	ldr	r5, [pc, #28]	@ (80175a8 <_read_r+0x20>)
 801758c:	4604      	mov	r4, r0
 801758e:	4608      	mov	r0, r1
 8017590:	4611      	mov	r1, r2
 8017592:	2200      	movs	r2, #0
 8017594:	602a      	str	r2, [r5, #0]
 8017596:	461a      	mov	r2, r3
 8017598:	f7ec fe0b 	bl	80041b2 <_read>
 801759c:	1c43      	adds	r3, r0, #1
 801759e:	d102      	bne.n	80175a6 <_read_r+0x1e>
 80175a0:	682b      	ldr	r3, [r5, #0]
 80175a2:	b103      	cbz	r3, 80175a6 <_read_r+0x1e>
 80175a4:	6023      	str	r3, [r4, #0]
 80175a6:	bd38      	pop	{r3, r4, r5, pc}
 80175a8:	20003e00 	.word	0x20003e00

080175ac <_write_r>:
 80175ac:	b538      	push	{r3, r4, r5, lr}
 80175ae:	4d07      	ldr	r5, [pc, #28]	@ (80175cc <_write_r+0x20>)
 80175b0:	4604      	mov	r4, r0
 80175b2:	4608      	mov	r0, r1
 80175b4:	4611      	mov	r1, r2
 80175b6:	2200      	movs	r2, #0
 80175b8:	602a      	str	r2, [r5, #0]
 80175ba:	461a      	mov	r2, r3
 80175bc:	f7ec fe16 	bl	80041ec <_write>
 80175c0:	1c43      	adds	r3, r0, #1
 80175c2:	d102      	bne.n	80175ca <_write_r+0x1e>
 80175c4:	682b      	ldr	r3, [r5, #0]
 80175c6:	b103      	cbz	r3, 80175ca <_write_r+0x1e>
 80175c8:	6023      	str	r3, [r4, #0]
 80175ca:	bd38      	pop	{r3, r4, r5, pc}
 80175cc:	20003e00 	.word	0x20003e00

080175d0 <__errno>:
 80175d0:	4b01      	ldr	r3, [pc, #4]	@ (80175d8 <__errno+0x8>)
 80175d2:	6818      	ldr	r0, [r3, #0]
 80175d4:	4770      	bx	lr
 80175d6:	bf00      	nop
 80175d8:	200001ac 	.word	0x200001ac

080175dc <__libc_init_array>:
 80175dc:	b570      	push	{r4, r5, r6, lr}
 80175de:	4d0d      	ldr	r5, [pc, #52]	@ (8017614 <__libc_init_array+0x38>)
 80175e0:	4c0d      	ldr	r4, [pc, #52]	@ (8017618 <__libc_init_array+0x3c>)
 80175e2:	1b64      	subs	r4, r4, r5
 80175e4:	10a4      	asrs	r4, r4, #2
 80175e6:	2600      	movs	r6, #0
 80175e8:	42a6      	cmp	r6, r4
 80175ea:	d109      	bne.n	8017600 <__libc_init_array+0x24>
 80175ec:	4d0b      	ldr	r5, [pc, #44]	@ (801761c <__libc_init_array+0x40>)
 80175ee:	4c0c      	ldr	r4, [pc, #48]	@ (8017620 <__libc_init_array+0x44>)
 80175f0:	f002 f84e 	bl	8019690 <_init>
 80175f4:	1b64      	subs	r4, r4, r5
 80175f6:	10a4      	asrs	r4, r4, #2
 80175f8:	2600      	movs	r6, #0
 80175fa:	42a6      	cmp	r6, r4
 80175fc:	d105      	bne.n	801760a <__libc_init_array+0x2e>
 80175fe:	bd70      	pop	{r4, r5, r6, pc}
 8017600:	f855 3b04 	ldr.w	r3, [r5], #4
 8017604:	4798      	blx	r3
 8017606:	3601      	adds	r6, #1
 8017608:	e7ee      	b.n	80175e8 <__libc_init_array+0xc>
 801760a:	f855 3b04 	ldr.w	r3, [r5], #4
 801760e:	4798      	blx	r3
 8017610:	3601      	adds	r6, #1
 8017612:	e7f2      	b.n	80175fa <__libc_init_array+0x1e>
 8017614:	0801bd94 	.word	0x0801bd94
 8017618:	0801bd94 	.word	0x0801bd94
 801761c:	0801bd94 	.word	0x0801bd94
 8017620:	0801bd98 	.word	0x0801bd98

08017624 <__retarget_lock_init_recursive>:
 8017624:	4770      	bx	lr

08017626 <__retarget_lock_acquire_recursive>:
 8017626:	4770      	bx	lr

08017628 <__retarget_lock_release_recursive>:
 8017628:	4770      	bx	lr

0801762a <memcpy>:
 801762a:	440a      	add	r2, r1
 801762c:	4291      	cmp	r1, r2
 801762e:	f100 33ff 	add.w	r3, r0, #4294967295
 8017632:	d100      	bne.n	8017636 <memcpy+0xc>
 8017634:	4770      	bx	lr
 8017636:	b510      	push	{r4, lr}
 8017638:	f811 4b01 	ldrb.w	r4, [r1], #1
 801763c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8017640:	4291      	cmp	r1, r2
 8017642:	d1f9      	bne.n	8017638 <memcpy+0xe>
 8017644:	bd10      	pop	{r4, pc}

08017646 <quorem>:
 8017646:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801764a:	6903      	ldr	r3, [r0, #16]
 801764c:	690c      	ldr	r4, [r1, #16]
 801764e:	42a3      	cmp	r3, r4
 8017650:	4607      	mov	r7, r0
 8017652:	db7e      	blt.n	8017752 <quorem+0x10c>
 8017654:	3c01      	subs	r4, #1
 8017656:	f101 0814 	add.w	r8, r1, #20
 801765a:	00a3      	lsls	r3, r4, #2
 801765c:	f100 0514 	add.w	r5, r0, #20
 8017660:	9300      	str	r3, [sp, #0]
 8017662:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8017666:	9301      	str	r3, [sp, #4]
 8017668:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801766c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8017670:	3301      	adds	r3, #1
 8017672:	429a      	cmp	r2, r3
 8017674:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8017678:	fbb2 f6f3 	udiv	r6, r2, r3
 801767c:	d32e      	bcc.n	80176dc <quorem+0x96>
 801767e:	f04f 0a00 	mov.w	sl, #0
 8017682:	46c4      	mov	ip, r8
 8017684:	46ae      	mov	lr, r5
 8017686:	46d3      	mov	fp, sl
 8017688:	f85c 3b04 	ldr.w	r3, [ip], #4
 801768c:	b298      	uxth	r0, r3
 801768e:	fb06 a000 	mla	r0, r6, r0, sl
 8017692:	0c02      	lsrs	r2, r0, #16
 8017694:	0c1b      	lsrs	r3, r3, #16
 8017696:	fb06 2303 	mla	r3, r6, r3, r2
 801769a:	f8de 2000 	ldr.w	r2, [lr]
 801769e:	b280      	uxth	r0, r0
 80176a0:	b292      	uxth	r2, r2
 80176a2:	1a12      	subs	r2, r2, r0
 80176a4:	445a      	add	r2, fp
 80176a6:	f8de 0000 	ldr.w	r0, [lr]
 80176aa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80176ae:	b29b      	uxth	r3, r3
 80176b0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80176b4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80176b8:	b292      	uxth	r2, r2
 80176ba:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80176be:	45e1      	cmp	r9, ip
 80176c0:	f84e 2b04 	str.w	r2, [lr], #4
 80176c4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80176c8:	d2de      	bcs.n	8017688 <quorem+0x42>
 80176ca:	9b00      	ldr	r3, [sp, #0]
 80176cc:	58eb      	ldr	r3, [r5, r3]
 80176ce:	b92b      	cbnz	r3, 80176dc <quorem+0x96>
 80176d0:	9b01      	ldr	r3, [sp, #4]
 80176d2:	3b04      	subs	r3, #4
 80176d4:	429d      	cmp	r5, r3
 80176d6:	461a      	mov	r2, r3
 80176d8:	d32f      	bcc.n	801773a <quorem+0xf4>
 80176da:	613c      	str	r4, [r7, #16]
 80176dc:	4638      	mov	r0, r7
 80176de:	f001 f97d 	bl	80189dc <__mcmp>
 80176e2:	2800      	cmp	r0, #0
 80176e4:	db25      	blt.n	8017732 <quorem+0xec>
 80176e6:	4629      	mov	r1, r5
 80176e8:	2000      	movs	r0, #0
 80176ea:	f858 2b04 	ldr.w	r2, [r8], #4
 80176ee:	f8d1 c000 	ldr.w	ip, [r1]
 80176f2:	fa1f fe82 	uxth.w	lr, r2
 80176f6:	fa1f f38c 	uxth.w	r3, ip
 80176fa:	eba3 030e 	sub.w	r3, r3, lr
 80176fe:	4403      	add	r3, r0
 8017700:	0c12      	lsrs	r2, r2, #16
 8017702:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8017706:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801770a:	b29b      	uxth	r3, r3
 801770c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017710:	45c1      	cmp	r9, r8
 8017712:	f841 3b04 	str.w	r3, [r1], #4
 8017716:	ea4f 4022 	mov.w	r0, r2, asr #16
 801771a:	d2e6      	bcs.n	80176ea <quorem+0xa4>
 801771c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8017720:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8017724:	b922      	cbnz	r2, 8017730 <quorem+0xea>
 8017726:	3b04      	subs	r3, #4
 8017728:	429d      	cmp	r5, r3
 801772a:	461a      	mov	r2, r3
 801772c:	d30b      	bcc.n	8017746 <quorem+0x100>
 801772e:	613c      	str	r4, [r7, #16]
 8017730:	3601      	adds	r6, #1
 8017732:	4630      	mov	r0, r6
 8017734:	b003      	add	sp, #12
 8017736:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801773a:	6812      	ldr	r2, [r2, #0]
 801773c:	3b04      	subs	r3, #4
 801773e:	2a00      	cmp	r2, #0
 8017740:	d1cb      	bne.n	80176da <quorem+0x94>
 8017742:	3c01      	subs	r4, #1
 8017744:	e7c6      	b.n	80176d4 <quorem+0x8e>
 8017746:	6812      	ldr	r2, [r2, #0]
 8017748:	3b04      	subs	r3, #4
 801774a:	2a00      	cmp	r2, #0
 801774c:	d1ef      	bne.n	801772e <quorem+0xe8>
 801774e:	3c01      	subs	r4, #1
 8017750:	e7ea      	b.n	8017728 <quorem+0xe2>
 8017752:	2000      	movs	r0, #0
 8017754:	e7ee      	b.n	8017734 <quorem+0xee>
	...

08017758 <_dtoa_r>:
 8017758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801775c:	69c7      	ldr	r7, [r0, #28]
 801775e:	b097      	sub	sp, #92	@ 0x5c
 8017760:	ed8d 0b04 	vstr	d0, [sp, #16]
 8017764:	ec55 4b10 	vmov	r4, r5, d0
 8017768:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801776a:	9107      	str	r1, [sp, #28]
 801776c:	4681      	mov	r9, r0
 801776e:	920c      	str	r2, [sp, #48]	@ 0x30
 8017770:	9311      	str	r3, [sp, #68]	@ 0x44
 8017772:	b97f      	cbnz	r7, 8017794 <_dtoa_r+0x3c>
 8017774:	2010      	movs	r0, #16
 8017776:	f000 fe09 	bl	801838c <malloc>
 801777a:	4602      	mov	r2, r0
 801777c:	f8c9 001c 	str.w	r0, [r9, #28]
 8017780:	b920      	cbnz	r0, 801778c <_dtoa_r+0x34>
 8017782:	4ba9      	ldr	r3, [pc, #676]	@ (8017a28 <_dtoa_r+0x2d0>)
 8017784:	21ef      	movs	r1, #239	@ 0xef
 8017786:	48a9      	ldr	r0, [pc, #676]	@ (8017a2c <_dtoa_r+0x2d4>)
 8017788:	f001 fc44 	bl	8019014 <__assert_func>
 801778c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8017790:	6007      	str	r7, [r0, #0]
 8017792:	60c7      	str	r7, [r0, #12]
 8017794:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8017798:	6819      	ldr	r1, [r3, #0]
 801779a:	b159      	cbz	r1, 80177b4 <_dtoa_r+0x5c>
 801779c:	685a      	ldr	r2, [r3, #4]
 801779e:	604a      	str	r2, [r1, #4]
 80177a0:	2301      	movs	r3, #1
 80177a2:	4093      	lsls	r3, r2
 80177a4:	608b      	str	r3, [r1, #8]
 80177a6:	4648      	mov	r0, r9
 80177a8:	f000 fee6 	bl	8018578 <_Bfree>
 80177ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80177b0:	2200      	movs	r2, #0
 80177b2:	601a      	str	r2, [r3, #0]
 80177b4:	1e2b      	subs	r3, r5, #0
 80177b6:	bfb9      	ittee	lt
 80177b8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80177bc:	9305      	strlt	r3, [sp, #20]
 80177be:	2300      	movge	r3, #0
 80177c0:	6033      	strge	r3, [r6, #0]
 80177c2:	9f05      	ldr	r7, [sp, #20]
 80177c4:	4b9a      	ldr	r3, [pc, #616]	@ (8017a30 <_dtoa_r+0x2d8>)
 80177c6:	bfbc      	itt	lt
 80177c8:	2201      	movlt	r2, #1
 80177ca:	6032      	strlt	r2, [r6, #0]
 80177cc:	43bb      	bics	r3, r7
 80177ce:	d112      	bne.n	80177f6 <_dtoa_r+0x9e>
 80177d0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80177d2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80177d6:	6013      	str	r3, [r2, #0]
 80177d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80177dc:	4323      	orrs	r3, r4
 80177de:	f000 855a 	beq.w	8018296 <_dtoa_r+0xb3e>
 80177e2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80177e4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8017a44 <_dtoa_r+0x2ec>
 80177e8:	2b00      	cmp	r3, #0
 80177ea:	f000 855c 	beq.w	80182a6 <_dtoa_r+0xb4e>
 80177ee:	f10a 0303 	add.w	r3, sl, #3
 80177f2:	f000 bd56 	b.w	80182a2 <_dtoa_r+0xb4a>
 80177f6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80177fa:	2200      	movs	r2, #0
 80177fc:	ec51 0b17 	vmov	r0, r1, d7
 8017800:	2300      	movs	r3, #0
 8017802:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8017806:	f7e9 f987 	bl	8000b18 <__aeabi_dcmpeq>
 801780a:	4680      	mov	r8, r0
 801780c:	b158      	cbz	r0, 8017826 <_dtoa_r+0xce>
 801780e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8017810:	2301      	movs	r3, #1
 8017812:	6013      	str	r3, [r2, #0]
 8017814:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8017816:	b113      	cbz	r3, 801781e <_dtoa_r+0xc6>
 8017818:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801781a:	4b86      	ldr	r3, [pc, #536]	@ (8017a34 <_dtoa_r+0x2dc>)
 801781c:	6013      	str	r3, [r2, #0]
 801781e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8017a48 <_dtoa_r+0x2f0>
 8017822:	f000 bd40 	b.w	80182a6 <_dtoa_r+0xb4e>
 8017826:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 801782a:	aa14      	add	r2, sp, #80	@ 0x50
 801782c:	a915      	add	r1, sp, #84	@ 0x54
 801782e:	4648      	mov	r0, r9
 8017830:	f001 f984 	bl	8018b3c <__d2b>
 8017834:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8017838:	9002      	str	r0, [sp, #8]
 801783a:	2e00      	cmp	r6, #0
 801783c:	d078      	beq.n	8017930 <_dtoa_r+0x1d8>
 801783e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8017840:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8017844:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8017848:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801784c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8017850:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8017854:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8017858:	4619      	mov	r1, r3
 801785a:	2200      	movs	r2, #0
 801785c:	4b76      	ldr	r3, [pc, #472]	@ (8017a38 <_dtoa_r+0x2e0>)
 801785e:	f7e8 fd3b 	bl	80002d8 <__aeabi_dsub>
 8017862:	a36b      	add	r3, pc, #428	@ (adr r3, 8017a10 <_dtoa_r+0x2b8>)
 8017864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017868:	f7e8 feee 	bl	8000648 <__aeabi_dmul>
 801786c:	a36a      	add	r3, pc, #424	@ (adr r3, 8017a18 <_dtoa_r+0x2c0>)
 801786e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017872:	f7e8 fd33 	bl	80002dc <__adddf3>
 8017876:	4604      	mov	r4, r0
 8017878:	4630      	mov	r0, r6
 801787a:	460d      	mov	r5, r1
 801787c:	f7e8 fe7a 	bl	8000574 <__aeabi_i2d>
 8017880:	a367      	add	r3, pc, #412	@ (adr r3, 8017a20 <_dtoa_r+0x2c8>)
 8017882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017886:	f7e8 fedf 	bl	8000648 <__aeabi_dmul>
 801788a:	4602      	mov	r2, r0
 801788c:	460b      	mov	r3, r1
 801788e:	4620      	mov	r0, r4
 8017890:	4629      	mov	r1, r5
 8017892:	f7e8 fd23 	bl	80002dc <__adddf3>
 8017896:	4604      	mov	r4, r0
 8017898:	460d      	mov	r5, r1
 801789a:	f7e9 f985 	bl	8000ba8 <__aeabi_d2iz>
 801789e:	2200      	movs	r2, #0
 80178a0:	4607      	mov	r7, r0
 80178a2:	2300      	movs	r3, #0
 80178a4:	4620      	mov	r0, r4
 80178a6:	4629      	mov	r1, r5
 80178a8:	f7e9 f940 	bl	8000b2c <__aeabi_dcmplt>
 80178ac:	b140      	cbz	r0, 80178c0 <_dtoa_r+0x168>
 80178ae:	4638      	mov	r0, r7
 80178b0:	f7e8 fe60 	bl	8000574 <__aeabi_i2d>
 80178b4:	4622      	mov	r2, r4
 80178b6:	462b      	mov	r3, r5
 80178b8:	f7e9 f92e 	bl	8000b18 <__aeabi_dcmpeq>
 80178bc:	b900      	cbnz	r0, 80178c0 <_dtoa_r+0x168>
 80178be:	3f01      	subs	r7, #1
 80178c0:	2f16      	cmp	r7, #22
 80178c2:	d852      	bhi.n	801796a <_dtoa_r+0x212>
 80178c4:	4b5d      	ldr	r3, [pc, #372]	@ (8017a3c <_dtoa_r+0x2e4>)
 80178c6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80178ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80178ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80178d2:	f7e9 f92b 	bl	8000b2c <__aeabi_dcmplt>
 80178d6:	2800      	cmp	r0, #0
 80178d8:	d049      	beq.n	801796e <_dtoa_r+0x216>
 80178da:	3f01      	subs	r7, #1
 80178dc:	2300      	movs	r3, #0
 80178de:	9310      	str	r3, [sp, #64]	@ 0x40
 80178e0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80178e2:	1b9b      	subs	r3, r3, r6
 80178e4:	1e5a      	subs	r2, r3, #1
 80178e6:	bf45      	ittet	mi
 80178e8:	f1c3 0301 	rsbmi	r3, r3, #1
 80178ec:	9300      	strmi	r3, [sp, #0]
 80178ee:	2300      	movpl	r3, #0
 80178f0:	2300      	movmi	r3, #0
 80178f2:	9206      	str	r2, [sp, #24]
 80178f4:	bf54      	ite	pl
 80178f6:	9300      	strpl	r3, [sp, #0]
 80178f8:	9306      	strmi	r3, [sp, #24]
 80178fa:	2f00      	cmp	r7, #0
 80178fc:	db39      	blt.n	8017972 <_dtoa_r+0x21a>
 80178fe:	9b06      	ldr	r3, [sp, #24]
 8017900:	970d      	str	r7, [sp, #52]	@ 0x34
 8017902:	443b      	add	r3, r7
 8017904:	9306      	str	r3, [sp, #24]
 8017906:	2300      	movs	r3, #0
 8017908:	9308      	str	r3, [sp, #32]
 801790a:	9b07      	ldr	r3, [sp, #28]
 801790c:	2b09      	cmp	r3, #9
 801790e:	d863      	bhi.n	80179d8 <_dtoa_r+0x280>
 8017910:	2b05      	cmp	r3, #5
 8017912:	bfc4      	itt	gt
 8017914:	3b04      	subgt	r3, #4
 8017916:	9307      	strgt	r3, [sp, #28]
 8017918:	9b07      	ldr	r3, [sp, #28]
 801791a:	f1a3 0302 	sub.w	r3, r3, #2
 801791e:	bfcc      	ite	gt
 8017920:	2400      	movgt	r4, #0
 8017922:	2401      	movle	r4, #1
 8017924:	2b03      	cmp	r3, #3
 8017926:	d863      	bhi.n	80179f0 <_dtoa_r+0x298>
 8017928:	e8df f003 	tbb	[pc, r3]
 801792c:	2b375452 	.word	0x2b375452
 8017930:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8017934:	441e      	add	r6, r3
 8017936:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801793a:	2b20      	cmp	r3, #32
 801793c:	bfc1      	itttt	gt
 801793e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8017942:	409f      	lslgt	r7, r3
 8017944:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8017948:	fa24 f303 	lsrgt.w	r3, r4, r3
 801794c:	bfd6      	itet	le
 801794e:	f1c3 0320 	rsble	r3, r3, #32
 8017952:	ea47 0003 	orrgt.w	r0, r7, r3
 8017956:	fa04 f003 	lslle.w	r0, r4, r3
 801795a:	f7e8 fdfb 	bl	8000554 <__aeabi_ui2d>
 801795e:	2201      	movs	r2, #1
 8017960:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8017964:	3e01      	subs	r6, #1
 8017966:	9212      	str	r2, [sp, #72]	@ 0x48
 8017968:	e776      	b.n	8017858 <_dtoa_r+0x100>
 801796a:	2301      	movs	r3, #1
 801796c:	e7b7      	b.n	80178de <_dtoa_r+0x186>
 801796e:	9010      	str	r0, [sp, #64]	@ 0x40
 8017970:	e7b6      	b.n	80178e0 <_dtoa_r+0x188>
 8017972:	9b00      	ldr	r3, [sp, #0]
 8017974:	1bdb      	subs	r3, r3, r7
 8017976:	9300      	str	r3, [sp, #0]
 8017978:	427b      	negs	r3, r7
 801797a:	9308      	str	r3, [sp, #32]
 801797c:	2300      	movs	r3, #0
 801797e:	930d      	str	r3, [sp, #52]	@ 0x34
 8017980:	e7c3      	b.n	801790a <_dtoa_r+0x1b2>
 8017982:	2301      	movs	r3, #1
 8017984:	9309      	str	r3, [sp, #36]	@ 0x24
 8017986:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017988:	eb07 0b03 	add.w	fp, r7, r3
 801798c:	f10b 0301 	add.w	r3, fp, #1
 8017990:	2b01      	cmp	r3, #1
 8017992:	9303      	str	r3, [sp, #12]
 8017994:	bfb8      	it	lt
 8017996:	2301      	movlt	r3, #1
 8017998:	e006      	b.n	80179a8 <_dtoa_r+0x250>
 801799a:	2301      	movs	r3, #1
 801799c:	9309      	str	r3, [sp, #36]	@ 0x24
 801799e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80179a0:	2b00      	cmp	r3, #0
 80179a2:	dd28      	ble.n	80179f6 <_dtoa_r+0x29e>
 80179a4:	469b      	mov	fp, r3
 80179a6:	9303      	str	r3, [sp, #12]
 80179a8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80179ac:	2100      	movs	r1, #0
 80179ae:	2204      	movs	r2, #4
 80179b0:	f102 0514 	add.w	r5, r2, #20
 80179b4:	429d      	cmp	r5, r3
 80179b6:	d926      	bls.n	8017a06 <_dtoa_r+0x2ae>
 80179b8:	6041      	str	r1, [r0, #4]
 80179ba:	4648      	mov	r0, r9
 80179bc:	f000 fd9c 	bl	80184f8 <_Balloc>
 80179c0:	4682      	mov	sl, r0
 80179c2:	2800      	cmp	r0, #0
 80179c4:	d142      	bne.n	8017a4c <_dtoa_r+0x2f4>
 80179c6:	4b1e      	ldr	r3, [pc, #120]	@ (8017a40 <_dtoa_r+0x2e8>)
 80179c8:	4602      	mov	r2, r0
 80179ca:	f240 11af 	movw	r1, #431	@ 0x1af
 80179ce:	e6da      	b.n	8017786 <_dtoa_r+0x2e>
 80179d0:	2300      	movs	r3, #0
 80179d2:	e7e3      	b.n	801799c <_dtoa_r+0x244>
 80179d4:	2300      	movs	r3, #0
 80179d6:	e7d5      	b.n	8017984 <_dtoa_r+0x22c>
 80179d8:	2401      	movs	r4, #1
 80179da:	2300      	movs	r3, #0
 80179dc:	9307      	str	r3, [sp, #28]
 80179de:	9409      	str	r4, [sp, #36]	@ 0x24
 80179e0:	f04f 3bff 	mov.w	fp, #4294967295
 80179e4:	2200      	movs	r2, #0
 80179e6:	f8cd b00c 	str.w	fp, [sp, #12]
 80179ea:	2312      	movs	r3, #18
 80179ec:	920c      	str	r2, [sp, #48]	@ 0x30
 80179ee:	e7db      	b.n	80179a8 <_dtoa_r+0x250>
 80179f0:	2301      	movs	r3, #1
 80179f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80179f4:	e7f4      	b.n	80179e0 <_dtoa_r+0x288>
 80179f6:	f04f 0b01 	mov.w	fp, #1
 80179fa:	f8cd b00c 	str.w	fp, [sp, #12]
 80179fe:	465b      	mov	r3, fp
 8017a00:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8017a04:	e7d0      	b.n	80179a8 <_dtoa_r+0x250>
 8017a06:	3101      	adds	r1, #1
 8017a08:	0052      	lsls	r2, r2, #1
 8017a0a:	e7d1      	b.n	80179b0 <_dtoa_r+0x258>
 8017a0c:	f3af 8000 	nop.w
 8017a10:	636f4361 	.word	0x636f4361
 8017a14:	3fd287a7 	.word	0x3fd287a7
 8017a18:	8b60c8b3 	.word	0x8b60c8b3
 8017a1c:	3fc68a28 	.word	0x3fc68a28
 8017a20:	509f79fb 	.word	0x509f79fb
 8017a24:	3fd34413 	.word	0x3fd34413
 8017a28:	0801ba55 	.word	0x0801ba55
 8017a2c:	0801ba6c 	.word	0x0801ba6c
 8017a30:	7ff00000 	.word	0x7ff00000
 8017a34:	0801ba25 	.word	0x0801ba25
 8017a38:	3ff80000 	.word	0x3ff80000
 8017a3c:	0801bbc0 	.word	0x0801bbc0
 8017a40:	0801bac4 	.word	0x0801bac4
 8017a44:	0801ba51 	.word	0x0801ba51
 8017a48:	0801ba24 	.word	0x0801ba24
 8017a4c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8017a50:	6018      	str	r0, [r3, #0]
 8017a52:	9b03      	ldr	r3, [sp, #12]
 8017a54:	2b0e      	cmp	r3, #14
 8017a56:	f200 80a1 	bhi.w	8017b9c <_dtoa_r+0x444>
 8017a5a:	2c00      	cmp	r4, #0
 8017a5c:	f000 809e 	beq.w	8017b9c <_dtoa_r+0x444>
 8017a60:	2f00      	cmp	r7, #0
 8017a62:	dd33      	ble.n	8017acc <_dtoa_r+0x374>
 8017a64:	4b9c      	ldr	r3, [pc, #624]	@ (8017cd8 <_dtoa_r+0x580>)
 8017a66:	f007 020f 	and.w	r2, r7, #15
 8017a6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8017a6e:	ed93 7b00 	vldr	d7, [r3]
 8017a72:	05f8      	lsls	r0, r7, #23
 8017a74:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8017a78:	ea4f 1427 	mov.w	r4, r7, asr #4
 8017a7c:	d516      	bpl.n	8017aac <_dtoa_r+0x354>
 8017a7e:	4b97      	ldr	r3, [pc, #604]	@ (8017cdc <_dtoa_r+0x584>)
 8017a80:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8017a84:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8017a88:	f7e8 ff08 	bl	800089c <__aeabi_ddiv>
 8017a8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8017a90:	f004 040f 	and.w	r4, r4, #15
 8017a94:	2603      	movs	r6, #3
 8017a96:	4d91      	ldr	r5, [pc, #580]	@ (8017cdc <_dtoa_r+0x584>)
 8017a98:	b954      	cbnz	r4, 8017ab0 <_dtoa_r+0x358>
 8017a9a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8017a9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017aa2:	f7e8 fefb 	bl	800089c <__aeabi_ddiv>
 8017aa6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8017aaa:	e028      	b.n	8017afe <_dtoa_r+0x3a6>
 8017aac:	2602      	movs	r6, #2
 8017aae:	e7f2      	b.n	8017a96 <_dtoa_r+0x33e>
 8017ab0:	07e1      	lsls	r1, r4, #31
 8017ab2:	d508      	bpl.n	8017ac6 <_dtoa_r+0x36e>
 8017ab4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8017ab8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8017abc:	f7e8 fdc4 	bl	8000648 <__aeabi_dmul>
 8017ac0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8017ac4:	3601      	adds	r6, #1
 8017ac6:	1064      	asrs	r4, r4, #1
 8017ac8:	3508      	adds	r5, #8
 8017aca:	e7e5      	b.n	8017a98 <_dtoa_r+0x340>
 8017acc:	f000 80af 	beq.w	8017c2e <_dtoa_r+0x4d6>
 8017ad0:	427c      	negs	r4, r7
 8017ad2:	4b81      	ldr	r3, [pc, #516]	@ (8017cd8 <_dtoa_r+0x580>)
 8017ad4:	4d81      	ldr	r5, [pc, #516]	@ (8017cdc <_dtoa_r+0x584>)
 8017ad6:	f004 020f 	and.w	r2, r4, #15
 8017ada:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8017ade:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017ae2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8017ae6:	f7e8 fdaf 	bl	8000648 <__aeabi_dmul>
 8017aea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8017aee:	1124      	asrs	r4, r4, #4
 8017af0:	2300      	movs	r3, #0
 8017af2:	2602      	movs	r6, #2
 8017af4:	2c00      	cmp	r4, #0
 8017af6:	f040 808f 	bne.w	8017c18 <_dtoa_r+0x4c0>
 8017afa:	2b00      	cmp	r3, #0
 8017afc:	d1d3      	bne.n	8017aa6 <_dtoa_r+0x34e>
 8017afe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8017b00:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8017b04:	2b00      	cmp	r3, #0
 8017b06:	f000 8094 	beq.w	8017c32 <_dtoa_r+0x4da>
 8017b0a:	4b75      	ldr	r3, [pc, #468]	@ (8017ce0 <_dtoa_r+0x588>)
 8017b0c:	2200      	movs	r2, #0
 8017b0e:	4620      	mov	r0, r4
 8017b10:	4629      	mov	r1, r5
 8017b12:	f7e9 f80b 	bl	8000b2c <__aeabi_dcmplt>
 8017b16:	2800      	cmp	r0, #0
 8017b18:	f000 808b 	beq.w	8017c32 <_dtoa_r+0x4da>
 8017b1c:	9b03      	ldr	r3, [sp, #12]
 8017b1e:	2b00      	cmp	r3, #0
 8017b20:	f000 8087 	beq.w	8017c32 <_dtoa_r+0x4da>
 8017b24:	f1bb 0f00 	cmp.w	fp, #0
 8017b28:	dd34      	ble.n	8017b94 <_dtoa_r+0x43c>
 8017b2a:	4620      	mov	r0, r4
 8017b2c:	4b6d      	ldr	r3, [pc, #436]	@ (8017ce4 <_dtoa_r+0x58c>)
 8017b2e:	2200      	movs	r2, #0
 8017b30:	4629      	mov	r1, r5
 8017b32:	f7e8 fd89 	bl	8000648 <__aeabi_dmul>
 8017b36:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8017b3a:	f107 38ff 	add.w	r8, r7, #4294967295
 8017b3e:	3601      	adds	r6, #1
 8017b40:	465c      	mov	r4, fp
 8017b42:	4630      	mov	r0, r6
 8017b44:	f7e8 fd16 	bl	8000574 <__aeabi_i2d>
 8017b48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017b4c:	f7e8 fd7c 	bl	8000648 <__aeabi_dmul>
 8017b50:	4b65      	ldr	r3, [pc, #404]	@ (8017ce8 <_dtoa_r+0x590>)
 8017b52:	2200      	movs	r2, #0
 8017b54:	f7e8 fbc2 	bl	80002dc <__adddf3>
 8017b58:	4605      	mov	r5, r0
 8017b5a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8017b5e:	2c00      	cmp	r4, #0
 8017b60:	d16a      	bne.n	8017c38 <_dtoa_r+0x4e0>
 8017b62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017b66:	4b61      	ldr	r3, [pc, #388]	@ (8017cec <_dtoa_r+0x594>)
 8017b68:	2200      	movs	r2, #0
 8017b6a:	f7e8 fbb5 	bl	80002d8 <__aeabi_dsub>
 8017b6e:	4602      	mov	r2, r0
 8017b70:	460b      	mov	r3, r1
 8017b72:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8017b76:	462a      	mov	r2, r5
 8017b78:	4633      	mov	r3, r6
 8017b7a:	f7e8 fff5 	bl	8000b68 <__aeabi_dcmpgt>
 8017b7e:	2800      	cmp	r0, #0
 8017b80:	f040 8298 	bne.w	80180b4 <_dtoa_r+0x95c>
 8017b84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017b88:	462a      	mov	r2, r5
 8017b8a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8017b8e:	f7e8 ffcd 	bl	8000b2c <__aeabi_dcmplt>
 8017b92:	bb38      	cbnz	r0, 8017be4 <_dtoa_r+0x48c>
 8017b94:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8017b98:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8017b9c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8017b9e:	2b00      	cmp	r3, #0
 8017ba0:	f2c0 8157 	blt.w	8017e52 <_dtoa_r+0x6fa>
 8017ba4:	2f0e      	cmp	r7, #14
 8017ba6:	f300 8154 	bgt.w	8017e52 <_dtoa_r+0x6fa>
 8017baa:	4b4b      	ldr	r3, [pc, #300]	@ (8017cd8 <_dtoa_r+0x580>)
 8017bac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8017bb0:	ed93 7b00 	vldr	d7, [r3]
 8017bb4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017bb6:	2b00      	cmp	r3, #0
 8017bb8:	ed8d 7b00 	vstr	d7, [sp]
 8017bbc:	f280 80e5 	bge.w	8017d8a <_dtoa_r+0x632>
 8017bc0:	9b03      	ldr	r3, [sp, #12]
 8017bc2:	2b00      	cmp	r3, #0
 8017bc4:	f300 80e1 	bgt.w	8017d8a <_dtoa_r+0x632>
 8017bc8:	d10c      	bne.n	8017be4 <_dtoa_r+0x48c>
 8017bca:	4b48      	ldr	r3, [pc, #288]	@ (8017cec <_dtoa_r+0x594>)
 8017bcc:	2200      	movs	r2, #0
 8017bce:	ec51 0b17 	vmov	r0, r1, d7
 8017bd2:	f7e8 fd39 	bl	8000648 <__aeabi_dmul>
 8017bd6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017bda:	f7e8 ffbb 	bl	8000b54 <__aeabi_dcmpge>
 8017bde:	2800      	cmp	r0, #0
 8017be0:	f000 8266 	beq.w	80180b0 <_dtoa_r+0x958>
 8017be4:	2400      	movs	r4, #0
 8017be6:	4625      	mov	r5, r4
 8017be8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017bea:	4656      	mov	r6, sl
 8017bec:	ea6f 0803 	mvn.w	r8, r3
 8017bf0:	2700      	movs	r7, #0
 8017bf2:	4621      	mov	r1, r4
 8017bf4:	4648      	mov	r0, r9
 8017bf6:	f000 fcbf 	bl	8018578 <_Bfree>
 8017bfa:	2d00      	cmp	r5, #0
 8017bfc:	f000 80bd 	beq.w	8017d7a <_dtoa_r+0x622>
 8017c00:	b12f      	cbz	r7, 8017c0e <_dtoa_r+0x4b6>
 8017c02:	42af      	cmp	r7, r5
 8017c04:	d003      	beq.n	8017c0e <_dtoa_r+0x4b6>
 8017c06:	4639      	mov	r1, r7
 8017c08:	4648      	mov	r0, r9
 8017c0a:	f000 fcb5 	bl	8018578 <_Bfree>
 8017c0e:	4629      	mov	r1, r5
 8017c10:	4648      	mov	r0, r9
 8017c12:	f000 fcb1 	bl	8018578 <_Bfree>
 8017c16:	e0b0      	b.n	8017d7a <_dtoa_r+0x622>
 8017c18:	07e2      	lsls	r2, r4, #31
 8017c1a:	d505      	bpl.n	8017c28 <_dtoa_r+0x4d0>
 8017c1c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8017c20:	f7e8 fd12 	bl	8000648 <__aeabi_dmul>
 8017c24:	3601      	adds	r6, #1
 8017c26:	2301      	movs	r3, #1
 8017c28:	1064      	asrs	r4, r4, #1
 8017c2a:	3508      	adds	r5, #8
 8017c2c:	e762      	b.n	8017af4 <_dtoa_r+0x39c>
 8017c2e:	2602      	movs	r6, #2
 8017c30:	e765      	b.n	8017afe <_dtoa_r+0x3a6>
 8017c32:	9c03      	ldr	r4, [sp, #12]
 8017c34:	46b8      	mov	r8, r7
 8017c36:	e784      	b.n	8017b42 <_dtoa_r+0x3ea>
 8017c38:	4b27      	ldr	r3, [pc, #156]	@ (8017cd8 <_dtoa_r+0x580>)
 8017c3a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8017c3c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8017c40:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8017c44:	4454      	add	r4, sl
 8017c46:	2900      	cmp	r1, #0
 8017c48:	d054      	beq.n	8017cf4 <_dtoa_r+0x59c>
 8017c4a:	4929      	ldr	r1, [pc, #164]	@ (8017cf0 <_dtoa_r+0x598>)
 8017c4c:	2000      	movs	r0, #0
 8017c4e:	f7e8 fe25 	bl	800089c <__aeabi_ddiv>
 8017c52:	4633      	mov	r3, r6
 8017c54:	462a      	mov	r2, r5
 8017c56:	f7e8 fb3f 	bl	80002d8 <__aeabi_dsub>
 8017c5a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8017c5e:	4656      	mov	r6, sl
 8017c60:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017c64:	f7e8 ffa0 	bl	8000ba8 <__aeabi_d2iz>
 8017c68:	4605      	mov	r5, r0
 8017c6a:	f7e8 fc83 	bl	8000574 <__aeabi_i2d>
 8017c6e:	4602      	mov	r2, r0
 8017c70:	460b      	mov	r3, r1
 8017c72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017c76:	f7e8 fb2f 	bl	80002d8 <__aeabi_dsub>
 8017c7a:	3530      	adds	r5, #48	@ 0x30
 8017c7c:	4602      	mov	r2, r0
 8017c7e:	460b      	mov	r3, r1
 8017c80:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8017c84:	f806 5b01 	strb.w	r5, [r6], #1
 8017c88:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8017c8c:	f7e8 ff4e 	bl	8000b2c <__aeabi_dcmplt>
 8017c90:	2800      	cmp	r0, #0
 8017c92:	d172      	bne.n	8017d7a <_dtoa_r+0x622>
 8017c94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017c98:	4911      	ldr	r1, [pc, #68]	@ (8017ce0 <_dtoa_r+0x588>)
 8017c9a:	2000      	movs	r0, #0
 8017c9c:	f7e8 fb1c 	bl	80002d8 <__aeabi_dsub>
 8017ca0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8017ca4:	f7e8 ff42 	bl	8000b2c <__aeabi_dcmplt>
 8017ca8:	2800      	cmp	r0, #0
 8017caa:	f040 80b4 	bne.w	8017e16 <_dtoa_r+0x6be>
 8017cae:	42a6      	cmp	r6, r4
 8017cb0:	f43f af70 	beq.w	8017b94 <_dtoa_r+0x43c>
 8017cb4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8017cb8:	4b0a      	ldr	r3, [pc, #40]	@ (8017ce4 <_dtoa_r+0x58c>)
 8017cba:	2200      	movs	r2, #0
 8017cbc:	f7e8 fcc4 	bl	8000648 <__aeabi_dmul>
 8017cc0:	4b08      	ldr	r3, [pc, #32]	@ (8017ce4 <_dtoa_r+0x58c>)
 8017cc2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8017cc6:	2200      	movs	r2, #0
 8017cc8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017ccc:	f7e8 fcbc 	bl	8000648 <__aeabi_dmul>
 8017cd0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8017cd4:	e7c4      	b.n	8017c60 <_dtoa_r+0x508>
 8017cd6:	bf00      	nop
 8017cd8:	0801bbc0 	.word	0x0801bbc0
 8017cdc:	0801bb98 	.word	0x0801bb98
 8017ce0:	3ff00000 	.word	0x3ff00000
 8017ce4:	40240000 	.word	0x40240000
 8017ce8:	401c0000 	.word	0x401c0000
 8017cec:	40140000 	.word	0x40140000
 8017cf0:	3fe00000 	.word	0x3fe00000
 8017cf4:	4631      	mov	r1, r6
 8017cf6:	4628      	mov	r0, r5
 8017cf8:	f7e8 fca6 	bl	8000648 <__aeabi_dmul>
 8017cfc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8017d00:	9413      	str	r4, [sp, #76]	@ 0x4c
 8017d02:	4656      	mov	r6, sl
 8017d04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017d08:	f7e8 ff4e 	bl	8000ba8 <__aeabi_d2iz>
 8017d0c:	4605      	mov	r5, r0
 8017d0e:	f7e8 fc31 	bl	8000574 <__aeabi_i2d>
 8017d12:	4602      	mov	r2, r0
 8017d14:	460b      	mov	r3, r1
 8017d16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017d1a:	f7e8 fadd 	bl	80002d8 <__aeabi_dsub>
 8017d1e:	3530      	adds	r5, #48	@ 0x30
 8017d20:	f806 5b01 	strb.w	r5, [r6], #1
 8017d24:	4602      	mov	r2, r0
 8017d26:	460b      	mov	r3, r1
 8017d28:	42a6      	cmp	r6, r4
 8017d2a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8017d2e:	f04f 0200 	mov.w	r2, #0
 8017d32:	d124      	bne.n	8017d7e <_dtoa_r+0x626>
 8017d34:	4baf      	ldr	r3, [pc, #700]	@ (8017ff4 <_dtoa_r+0x89c>)
 8017d36:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8017d3a:	f7e8 facf 	bl	80002dc <__adddf3>
 8017d3e:	4602      	mov	r2, r0
 8017d40:	460b      	mov	r3, r1
 8017d42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017d46:	f7e8 ff0f 	bl	8000b68 <__aeabi_dcmpgt>
 8017d4a:	2800      	cmp	r0, #0
 8017d4c:	d163      	bne.n	8017e16 <_dtoa_r+0x6be>
 8017d4e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8017d52:	49a8      	ldr	r1, [pc, #672]	@ (8017ff4 <_dtoa_r+0x89c>)
 8017d54:	2000      	movs	r0, #0
 8017d56:	f7e8 fabf 	bl	80002d8 <__aeabi_dsub>
 8017d5a:	4602      	mov	r2, r0
 8017d5c:	460b      	mov	r3, r1
 8017d5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017d62:	f7e8 fee3 	bl	8000b2c <__aeabi_dcmplt>
 8017d66:	2800      	cmp	r0, #0
 8017d68:	f43f af14 	beq.w	8017b94 <_dtoa_r+0x43c>
 8017d6c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8017d6e:	1e73      	subs	r3, r6, #1
 8017d70:	9313      	str	r3, [sp, #76]	@ 0x4c
 8017d72:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8017d76:	2b30      	cmp	r3, #48	@ 0x30
 8017d78:	d0f8      	beq.n	8017d6c <_dtoa_r+0x614>
 8017d7a:	4647      	mov	r7, r8
 8017d7c:	e03b      	b.n	8017df6 <_dtoa_r+0x69e>
 8017d7e:	4b9e      	ldr	r3, [pc, #632]	@ (8017ff8 <_dtoa_r+0x8a0>)
 8017d80:	f7e8 fc62 	bl	8000648 <__aeabi_dmul>
 8017d84:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8017d88:	e7bc      	b.n	8017d04 <_dtoa_r+0x5ac>
 8017d8a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8017d8e:	4656      	mov	r6, sl
 8017d90:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017d94:	4620      	mov	r0, r4
 8017d96:	4629      	mov	r1, r5
 8017d98:	f7e8 fd80 	bl	800089c <__aeabi_ddiv>
 8017d9c:	f7e8 ff04 	bl	8000ba8 <__aeabi_d2iz>
 8017da0:	4680      	mov	r8, r0
 8017da2:	f7e8 fbe7 	bl	8000574 <__aeabi_i2d>
 8017da6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017daa:	f7e8 fc4d 	bl	8000648 <__aeabi_dmul>
 8017dae:	4602      	mov	r2, r0
 8017db0:	460b      	mov	r3, r1
 8017db2:	4620      	mov	r0, r4
 8017db4:	4629      	mov	r1, r5
 8017db6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8017dba:	f7e8 fa8d 	bl	80002d8 <__aeabi_dsub>
 8017dbe:	f806 4b01 	strb.w	r4, [r6], #1
 8017dc2:	9d03      	ldr	r5, [sp, #12]
 8017dc4:	eba6 040a 	sub.w	r4, r6, sl
 8017dc8:	42a5      	cmp	r5, r4
 8017dca:	4602      	mov	r2, r0
 8017dcc:	460b      	mov	r3, r1
 8017dce:	d133      	bne.n	8017e38 <_dtoa_r+0x6e0>
 8017dd0:	f7e8 fa84 	bl	80002dc <__adddf3>
 8017dd4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017dd8:	4604      	mov	r4, r0
 8017dda:	460d      	mov	r5, r1
 8017ddc:	f7e8 fec4 	bl	8000b68 <__aeabi_dcmpgt>
 8017de0:	b9c0      	cbnz	r0, 8017e14 <_dtoa_r+0x6bc>
 8017de2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017de6:	4620      	mov	r0, r4
 8017de8:	4629      	mov	r1, r5
 8017dea:	f7e8 fe95 	bl	8000b18 <__aeabi_dcmpeq>
 8017dee:	b110      	cbz	r0, 8017df6 <_dtoa_r+0x69e>
 8017df0:	f018 0f01 	tst.w	r8, #1
 8017df4:	d10e      	bne.n	8017e14 <_dtoa_r+0x6bc>
 8017df6:	9902      	ldr	r1, [sp, #8]
 8017df8:	4648      	mov	r0, r9
 8017dfa:	f000 fbbd 	bl	8018578 <_Bfree>
 8017dfe:	2300      	movs	r3, #0
 8017e00:	7033      	strb	r3, [r6, #0]
 8017e02:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8017e04:	3701      	adds	r7, #1
 8017e06:	601f      	str	r7, [r3, #0]
 8017e08:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8017e0a:	2b00      	cmp	r3, #0
 8017e0c:	f000 824b 	beq.w	80182a6 <_dtoa_r+0xb4e>
 8017e10:	601e      	str	r6, [r3, #0]
 8017e12:	e248      	b.n	80182a6 <_dtoa_r+0xb4e>
 8017e14:	46b8      	mov	r8, r7
 8017e16:	4633      	mov	r3, r6
 8017e18:	461e      	mov	r6, r3
 8017e1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8017e1e:	2a39      	cmp	r2, #57	@ 0x39
 8017e20:	d106      	bne.n	8017e30 <_dtoa_r+0x6d8>
 8017e22:	459a      	cmp	sl, r3
 8017e24:	d1f8      	bne.n	8017e18 <_dtoa_r+0x6c0>
 8017e26:	2230      	movs	r2, #48	@ 0x30
 8017e28:	f108 0801 	add.w	r8, r8, #1
 8017e2c:	f88a 2000 	strb.w	r2, [sl]
 8017e30:	781a      	ldrb	r2, [r3, #0]
 8017e32:	3201      	adds	r2, #1
 8017e34:	701a      	strb	r2, [r3, #0]
 8017e36:	e7a0      	b.n	8017d7a <_dtoa_r+0x622>
 8017e38:	4b6f      	ldr	r3, [pc, #444]	@ (8017ff8 <_dtoa_r+0x8a0>)
 8017e3a:	2200      	movs	r2, #0
 8017e3c:	f7e8 fc04 	bl	8000648 <__aeabi_dmul>
 8017e40:	2200      	movs	r2, #0
 8017e42:	2300      	movs	r3, #0
 8017e44:	4604      	mov	r4, r0
 8017e46:	460d      	mov	r5, r1
 8017e48:	f7e8 fe66 	bl	8000b18 <__aeabi_dcmpeq>
 8017e4c:	2800      	cmp	r0, #0
 8017e4e:	d09f      	beq.n	8017d90 <_dtoa_r+0x638>
 8017e50:	e7d1      	b.n	8017df6 <_dtoa_r+0x69e>
 8017e52:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017e54:	2a00      	cmp	r2, #0
 8017e56:	f000 80ea 	beq.w	801802e <_dtoa_r+0x8d6>
 8017e5a:	9a07      	ldr	r2, [sp, #28]
 8017e5c:	2a01      	cmp	r2, #1
 8017e5e:	f300 80cd 	bgt.w	8017ffc <_dtoa_r+0x8a4>
 8017e62:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8017e64:	2a00      	cmp	r2, #0
 8017e66:	f000 80c1 	beq.w	8017fec <_dtoa_r+0x894>
 8017e6a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8017e6e:	9c08      	ldr	r4, [sp, #32]
 8017e70:	9e00      	ldr	r6, [sp, #0]
 8017e72:	9a00      	ldr	r2, [sp, #0]
 8017e74:	441a      	add	r2, r3
 8017e76:	9200      	str	r2, [sp, #0]
 8017e78:	9a06      	ldr	r2, [sp, #24]
 8017e7a:	2101      	movs	r1, #1
 8017e7c:	441a      	add	r2, r3
 8017e7e:	4648      	mov	r0, r9
 8017e80:	9206      	str	r2, [sp, #24]
 8017e82:	f000 fc2d 	bl	80186e0 <__i2b>
 8017e86:	4605      	mov	r5, r0
 8017e88:	b166      	cbz	r6, 8017ea4 <_dtoa_r+0x74c>
 8017e8a:	9b06      	ldr	r3, [sp, #24]
 8017e8c:	2b00      	cmp	r3, #0
 8017e8e:	dd09      	ble.n	8017ea4 <_dtoa_r+0x74c>
 8017e90:	42b3      	cmp	r3, r6
 8017e92:	9a00      	ldr	r2, [sp, #0]
 8017e94:	bfa8      	it	ge
 8017e96:	4633      	movge	r3, r6
 8017e98:	1ad2      	subs	r2, r2, r3
 8017e9a:	9200      	str	r2, [sp, #0]
 8017e9c:	9a06      	ldr	r2, [sp, #24]
 8017e9e:	1af6      	subs	r6, r6, r3
 8017ea0:	1ad3      	subs	r3, r2, r3
 8017ea2:	9306      	str	r3, [sp, #24]
 8017ea4:	9b08      	ldr	r3, [sp, #32]
 8017ea6:	b30b      	cbz	r3, 8017eec <_dtoa_r+0x794>
 8017ea8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017eaa:	2b00      	cmp	r3, #0
 8017eac:	f000 80c6 	beq.w	801803c <_dtoa_r+0x8e4>
 8017eb0:	2c00      	cmp	r4, #0
 8017eb2:	f000 80c0 	beq.w	8018036 <_dtoa_r+0x8de>
 8017eb6:	4629      	mov	r1, r5
 8017eb8:	4622      	mov	r2, r4
 8017eba:	4648      	mov	r0, r9
 8017ebc:	f000 fcc8 	bl	8018850 <__pow5mult>
 8017ec0:	9a02      	ldr	r2, [sp, #8]
 8017ec2:	4601      	mov	r1, r0
 8017ec4:	4605      	mov	r5, r0
 8017ec6:	4648      	mov	r0, r9
 8017ec8:	f000 fc20 	bl	801870c <__multiply>
 8017ecc:	9902      	ldr	r1, [sp, #8]
 8017ece:	4680      	mov	r8, r0
 8017ed0:	4648      	mov	r0, r9
 8017ed2:	f000 fb51 	bl	8018578 <_Bfree>
 8017ed6:	9b08      	ldr	r3, [sp, #32]
 8017ed8:	1b1b      	subs	r3, r3, r4
 8017eda:	9308      	str	r3, [sp, #32]
 8017edc:	f000 80b1 	beq.w	8018042 <_dtoa_r+0x8ea>
 8017ee0:	9a08      	ldr	r2, [sp, #32]
 8017ee2:	4641      	mov	r1, r8
 8017ee4:	4648      	mov	r0, r9
 8017ee6:	f000 fcb3 	bl	8018850 <__pow5mult>
 8017eea:	9002      	str	r0, [sp, #8]
 8017eec:	2101      	movs	r1, #1
 8017eee:	4648      	mov	r0, r9
 8017ef0:	f000 fbf6 	bl	80186e0 <__i2b>
 8017ef4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8017ef6:	4604      	mov	r4, r0
 8017ef8:	2b00      	cmp	r3, #0
 8017efa:	f000 81d8 	beq.w	80182ae <_dtoa_r+0xb56>
 8017efe:	461a      	mov	r2, r3
 8017f00:	4601      	mov	r1, r0
 8017f02:	4648      	mov	r0, r9
 8017f04:	f000 fca4 	bl	8018850 <__pow5mult>
 8017f08:	9b07      	ldr	r3, [sp, #28]
 8017f0a:	2b01      	cmp	r3, #1
 8017f0c:	4604      	mov	r4, r0
 8017f0e:	f300 809f 	bgt.w	8018050 <_dtoa_r+0x8f8>
 8017f12:	9b04      	ldr	r3, [sp, #16]
 8017f14:	2b00      	cmp	r3, #0
 8017f16:	f040 8097 	bne.w	8018048 <_dtoa_r+0x8f0>
 8017f1a:	9b05      	ldr	r3, [sp, #20]
 8017f1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8017f20:	2b00      	cmp	r3, #0
 8017f22:	f040 8093 	bne.w	801804c <_dtoa_r+0x8f4>
 8017f26:	9b05      	ldr	r3, [sp, #20]
 8017f28:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8017f2c:	0d1b      	lsrs	r3, r3, #20
 8017f2e:	051b      	lsls	r3, r3, #20
 8017f30:	b133      	cbz	r3, 8017f40 <_dtoa_r+0x7e8>
 8017f32:	9b00      	ldr	r3, [sp, #0]
 8017f34:	3301      	adds	r3, #1
 8017f36:	9300      	str	r3, [sp, #0]
 8017f38:	9b06      	ldr	r3, [sp, #24]
 8017f3a:	3301      	adds	r3, #1
 8017f3c:	9306      	str	r3, [sp, #24]
 8017f3e:	2301      	movs	r3, #1
 8017f40:	9308      	str	r3, [sp, #32]
 8017f42:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8017f44:	2b00      	cmp	r3, #0
 8017f46:	f000 81b8 	beq.w	80182ba <_dtoa_r+0xb62>
 8017f4a:	6923      	ldr	r3, [r4, #16]
 8017f4c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8017f50:	6918      	ldr	r0, [r3, #16]
 8017f52:	f000 fb79 	bl	8018648 <__hi0bits>
 8017f56:	f1c0 0020 	rsb	r0, r0, #32
 8017f5a:	9b06      	ldr	r3, [sp, #24]
 8017f5c:	4418      	add	r0, r3
 8017f5e:	f010 001f 	ands.w	r0, r0, #31
 8017f62:	f000 8082 	beq.w	801806a <_dtoa_r+0x912>
 8017f66:	f1c0 0320 	rsb	r3, r0, #32
 8017f6a:	2b04      	cmp	r3, #4
 8017f6c:	dd73      	ble.n	8018056 <_dtoa_r+0x8fe>
 8017f6e:	9b00      	ldr	r3, [sp, #0]
 8017f70:	f1c0 001c 	rsb	r0, r0, #28
 8017f74:	4403      	add	r3, r0
 8017f76:	9300      	str	r3, [sp, #0]
 8017f78:	9b06      	ldr	r3, [sp, #24]
 8017f7a:	4403      	add	r3, r0
 8017f7c:	4406      	add	r6, r0
 8017f7e:	9306      	str	r3, [sp, #24]
 8017f80:	9b00      	ldr	r3, [sp, #0]
 8017f82:	2b00      	cmp	r3, #0
 8017f84:	dd05      	ble.n	8017f92 <_dtoa_r+0x83a>
 8017f86:	9902      	ldr	r1, [sp, #8]
 8017f88:	461a      	mov	r2, r3
 8017f8a:	4648      	mov	r0, r9
 8017f8c:	f000 fcba 	bl	8018904 <__lshift>
 8017f90:	9002      	str	r0, [sp, #8]
 8017f92:	9b06      	ldr	r3, [sp, #24]
 8017f94:	2b00      	cmp	r3, #0
 8017f96:	dd05      	ble.n	8017fa4 <_dtoa_r+0x84c>
 8017f98:	4621      	mov	r1, r4
 8017f9a:	461a      	mov	r2, r3
 8017f9c:	4648      	mov	r0, r9
 8017f9e:	f000 fcb1 	bl	8018904 <__lshift>
 8017fa2:	4604      	mov	r4, r0
 8017fa4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8017fa6:	2b00      	cmp	r3, #0
 8017fa8:	d061      	beq.n	801806e <_dtoa_r+0x916>
 8017faa:	9802      	ldr	r0, [sp, #8]
 8017fac:	4621      	mov	r1, r4
 8017fae:	f000 fd15 	bl	80189dc <__mcmp>
 8017fb2:	2800      	cmp	r0, #0
 8017fb4:	da5b      	bge.n	801806e <_dtoa_r+0x916>
 8017fb6:	2300      	movs	r3, #0
 8017fb8:	9902      	ldr	r1, [sp, #8]
 8017fba:	220a      	movs	r2, #10
 8017fbc:	4648      	mov	r0, r9
 8017fbe:	f000 fafd 	bl	80185bc <__multadd>
 8017fc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017fc4:	9002      	str	r0, [sp, #8]
 8017fc6:	f107 38ff 	add.w	r8, r7, #4294967295
 8017fca:	2b00      	cmp	r3, #0
 8017fcc:	f000 8177 	beq.w	80182be <_dtoa_r+0xb66>
 8017fd0:	4629      	mov	r1, r5
 8017fd2:	2300      	movs	r3, #0
 8017fd4:	220a      	movs	r2, #10
 8017fd6:	4648      	mov	r0, r9
 8017fd8:	f000 faf0 	bl	80185bc <__multadd>
 8017fdc:	f1bb 0f00 	cmp.w	fp, #0
 8017fe0:	4605      	mov	r5, r0
 8017fe2:	dc6f      	bgt.n	80180c4 <_dtoa_r+0x96c>
 8017fe4:	9b07      	ldr	r3, [sp, #28]
 8017fe6:	2b02      	cmp	r3, #2
 8017fe8:	dc49      	bgt.n	801807e <_dtoa_r+0x926>
 8017fea:	e06b      	b.n	80180c4 <_dtoa_r+0x96c>
 8017fec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8017fee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8017ff2:	e73c      	b.n	8017e6e <_dtoa_r+0x716>
 8017ff4:	3fe00000 	.word	0x3fe00000
 8017ff8:	40240000 	.word	0x40240000
 8017ffc:	9b03      	ldr	r3, [sp, #12]
 8017ffe:	1e5c      	subs	r4, r3, #1
 8018000:	9b08      	ldr	r3, [sp, #32]
 8018002:	42a3      	cmp	r3, r4
 8018004:	db09      	blt.n	801801a <_dtoa_r+0x8c2>
 8018006:	1b1c      	subs	r4, r3, r4
 8018008:	9b03      	ldr	r3, [sp, #12]
 801800a:	2b00      	cmp	r3, #0
 801800c:	f6bf af30 	bge.w	8017e70 <_dtoa_r+0x718>
 8018010:	9b00      	ldr	r3, [sp, #0]
 8018012:	9a03      	ldr	r2, [sp, #12]
 8018014:	1a9e      	subs	r6, r3, r2
 8018016:	2300      	movs	r3, #0
 8018018:	e72b      	b.n	8017e72 <_dtoa_r+0x71a>
 801801a:	9b08      	ldr	r3, [sp, #32]
 801801c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801801e:	9408      	str	r4, [sp, #32]
 8018020:	1ae3      	subs	r3, r4, r3
 8018022:	441a      	add	r2, r3
 8018024:	9e00      	ldr	r6, [sp, #0]
 8018026:	9b03      	ldr	r3, [sp, #12]
 8018028:	920d      	str	r2, [sp, #52]	@ 0x34
 801802a:	2400      	movs	r4, #0
 801802c:	e721      	b.n	8017e72 <_dtoa_r+0x71a>
 801802e:	9c08      	ldr	r4, [sp, #32]
 8018030:	9e00      	ldr	r6, [sp, #0]
 8018032:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8018034:	e728      	b.n	8017e88 <_dtoa_r+0x730>
 8018036:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801803a:	e751      	b.n	8017ee0 <_dtoa_r+0x788>
 801803c:	9a08      	ldr	r2, [sp, #32]
 801803e:	9902      	ldr	r1, [sp, #8]
 8018040:	e750      	b.n	8017ee4 <_dtoa_r+0x78c>
 8018042:	f8cd 8008 	str.w	r8, [sp, #8]
 8018046:	e751      	b.n	8017eec <_dtoa_r+0x794>
 8018048:	2300      	movs	r3, #0
 801804a:	e779      	b.n	8017f40 <_dtoa_r+0x7e8>
 801804c:	9b04      	ldr	r3, [sp, #16]
 801804e:	e777      	b.n	8017f40 <_dtoa_r+0x7e8>
 8018050:	2300      	movs	r3, #0
 8018052:	9308      	str	r3, [sp, #32]
 8018054:	e779      	b.n	8017f4a <_dtoa_r+0x7f2>
 8018056:	d093      	beq.n	8017f80 <_dtoa_r+0x828>
 8018058:	9a00      	ldr	r2, [sp, #0]
 801805a:	331c      	adds	r3, #28
 801805c:	441a      	add	r2, r3
 801805e:	9200      	str	r2, [sp, #0]
 8018060:	9a06      	ldr	r2, [sp, #24]
 8018062:	441a      	add	r2, r3
 8018064:	441e      	add	r6, r3
 8018066:	9206      	str	r2, [sp, #24]
 8018068:	e78a      	b.n	8017f80 <_dtoa_r+0x828>
 801806a:	4603      	mov	r3, r0
 801806c:	e7f4      	b.n	8018058 <_dtoa_r+0x900>
 801806e:	9b03      	ldr	r3, [sp, #12]
 8018070:	2b00      	cmp	r3, #0
 8018072:	46b8      	mov	r8, r7
 8018074:	dc20      	bgt.n	80180b8 <_dtoa_r+0x960>
 8018076:	469b      	mov	fp, r3
 8018078:	9b07      	ldr	r3, [sp, #28]
 801807a:	2b02      	cmp	r3, #2
 801807c:	dd1e      	ble.n	80180bc <_dtoa_r+0x964>
 801807e:	f1bb 0f00 	cmp.w	fp, #0
 8018082:	f47f adb1 	bne.w	8017be8 <_dtoa_r+0x490>
 8018086:	4621      	mov	r1, r4
 8018088:	465b      	mov	r3, fp
 801808a:	2205      	movs	r2, #5
 801808c:	4648      	mov	r0, r9
 801808e:	f000 fa95 	bl	80185bc <__multadd>
 8018092:	4601      	mov	r1, r0
 8018094:	4604      	mov	r4, r0
 8018096:	9802      	ldr	r0, [sp, #8]
 8018098:	f000 fca0 	bl	80189dc <__mcmp>
 801809c:	2800      	cmp	r0, #0
 801809e:	f77f ada3 	ble.w	8017be8 <_dtoa_r+0x490>
 80180a2:	4656      	mov	r6, sl
 80180a4:	2331      	movs	r3, #49	@ 0x31
 80180a6:	f806 3b01 	strb.w	r3, [r6], #1
 80180aa:	f108 0801 	add.w	r8, r8, #1
 80180ae:	e59f      	b.n	8017bf0 <_dtoa_r+0x498>
 80180b0:	9c03      	ldr	r4, [sp, #12]
 80180b2:	46b8      	mov	r8, r7
 80180b4:	4625      	mov	r5, r4
 80180b6:	e7f4      	b.n	80180a2 <_dtoa_r+0x94a>
 80180b8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80180bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80180be:	2b00      	cmp	r3, #0
 80180c0:	f000 8101 	beq.w	80182c6 <_dtoa_r+0xb6e>
 80180c4:	2e00      	cmp	r6, #0
 80180c6:	dd05      	ble.n	80180d4 <_dtoa_r+0x97c>
 80180c8:	4629      	mov	r1, r5
 80180ca:	4632      	mov	r2, r6
 80180cc:	4648      	mov	r0, r9
 80180ce:	f000 fc19 	bl	8018904 <__lshift>
 80180d2:	4605      	mov	r5, r0
 80180d4:	9b08      	ldr	r3, [sp, #32]
 80180d6:	2b00      	cmp	r3, #0
 80180d8:	d05c      	beq.n	8018194 <_dtoa_r+0xa3c>
 80180da:	6869      	ldr	r1, [r5, #4]
 80180dc:	4648      	mov	r0, r9
 80180de:	f000 fa0b 	bl	80184f8 <_Balloc>
 80180e2:	4606      	mov	r6, r0
 80180e4:	b928      	cbnz	r0, 80180f2 <_dtoa_r+0x99a>
 80180e6:	4b82      	ldr	r3, [pc, #520]	@ (80182f0 <_dtoa_r+0xb98>)
 80180e8:	4602      	mov	r2, r0
 80180ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80180ee:	f7ff bb4a 	b.w	8017786 <_dtoa_r+0x2e>
 80180f2:	692a      	ldr	r2, [r5, #16]
 80180f4:	3202      	adds	r2, #2
 80180f6:	0092      	lsls	r2, r2, #2
 80180f8:	f105 010c 	add.w	r1, r5, #12
 80180fc:	300c      	adds	r0, #12
 80180fe:	f7ff fa94 	bl	801762a <memcpy>
 8018102:	2201      	movs	r2, #1
 8018104:	4631      	mov	r1, r6
 8018106:	4648      	mov	r0, r9
 8018108:	f000 fbfc 	bl	8018904 <__lshift>
 801810c:	f10a 0301 	add.w	r3, sl, #1
 8018110:	9300      	str	r3, [sp, #0]
 8018112:	eb0a 030b 	add.w	r3, sl, fp
 8018116:	9308      	str	r3, [sp, #32]
 8018118:	9b04      	ldr	r3, [sp, #16]
 801811a:	f003 0301 	and.w	r3, r3, #1
 801811e:	462f      	mov	r7, r5
 8018120:	9306      	str	r3, [sp, #24]
 8018122:	4605      	mov	r5, r0
 8018124:	9b00      	ldr	r3, [sp, #0]
 8018126:	9802      	ldr	r0, [sp, #8]
 8018128:	4621      	mov	r1, r4
 801812a:	f103 3bff 	add.w	fp, r3, #4294967295
 801812e:	f7ff fa8a 	bl	8017646 <quorem>
 8018132:	4603      	mov	r3, r0
 8018134:	3330      	adds	r3, #48	@ 0x30
 8018136:	9003      	str	r0, [sp, #12]
 8018138:	4639      	mov	r1, r7
 801813a:	9802      	ldr	r0, [sp, #8]
 801813c:	9309      	str	r3, [sp, #36]	@ 0x24
 801813e:	f000 fc4d 	bl	80189dc <__mcmp>
 8018142:	462a      	mov	r2, r5
 8018144:	9004      	str	r0, [sp, #16]
 8018146:	4621      	mov	r1, r4
 8018148:	4648      	mov	r0, r9
 801814a:	f000 fc63 	bl	8018a14 <__mdiff>
 801814e:	68c2      	ldr	r2, [r0, #12]
 8018150:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018152:	4606      	mov	r6, r0
 8018154:	bb02      	cbnz	r2, 8018198 <_dtoa_r+0xa40>
 8018156:	4601      	mov	r1, r0
 8018158:	9802      	ldr	r0, [sp, #8]
 801815a:	f000 fc3f 	bl	80189dc <__mcmp>
 801815e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018160:	4602      	mov	r2, r0
 8018162:	4631      	mov	r1, r6
 8018164:	4648      	mov	r0, r9
 8018166:	920c      	str	r2, [sp, #48]	@ 0x30
 8018168:	9309      	str	r3, [sp, #36]	@ 0x24
 801816a:	f000 fa05 	bl	8018578 <_Bfree>
 801816e:	9b07      	ldr	r3, [sp, #28]
 8018170:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8018172:	9e00      	ldr	r6, [sp, #0]
 8018174:	ea42 0103 	orr.w	r1, r2, r3
 8018178:	9b06      	ldr	r3, [sp, #24]
 801817a:	4319      	orrs	r1, r3
 801817c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801817e:	d10d      	bne.n	801819c <_dtoa_r+0xa44>
 8018180:	2b39      	cmp	r3, #57	@ 0x39
 8018182:	d027      	beq.n	80181d4 <_dtoa_r+0xa7c>
 8018184:	9a04      	ldr	r2, [sp, #16]
 8018186:	2a00      	cmp	r2, #0
 8018188:	dd01      	ble.n	801818e <_dtoa_r+0xa36>
 801818a:	9b03      	ldr	r3, [sp, #12]
 801818c:	3331      	adds	r3, #49	@ 0x31
 801818e:	f88b 3000 	strb.w	r3, [fp]
 8018192:	e52e      	b.n	8017bf2 <_dtoa_r+0x49a>
 8018194:	4628      	mov	r0, r5
 8018196:	e7b9      	b.n	801810c <_dtoa_r+0x9b4>
 8018198:	2201      	movs	r2, #1
 801819a:	e7e2      	b.n	8018162 <_dtoa_r+0xa0a>
 801819c:	9904      	ldr	r1, [sp, #16]
 801819e:	2900      	cmp	r1, #0
 80181a0:	db04      	blt.n	80181ac <_dtoa_r+0xa54>
 80181a2:	9807      	ldr	r0, [sp, #28]
 80181a4:	4301      	orrs	r1, r0
 80181a6:	9806      	ldr	r0, [sp, #24]
 80181a8:	4301      	orrs	r1, r0
 80181aa:	d120      	bne.n	80181ee <_dtoa_r+0xa96>
 80181ac:	2a00      	cmp	r2, #0
 80181ae:	ddee      	ble.n	801818e <_dtoa_r+0xa36>
 80181b0:	9902      	ldr	r1, [sp, #8]
 80181b2:	9300      	str	r3, [sp, #0]
 80181b4:	2201      	movs	r2, #1
 80181b6:	4648      	mov	r0, r9
 80181b8:	f000 fba4 	bl	8018904 <__lshift>
 80181bc:	4621      	mov	r1, r4
 80181be:	9002      	str	r0, [sp, #8]
 80181c0:	f000 fc0c 	bl	80189dc <__mcmp>
 80181c4:	2800      	cmp	r0, #0
 80181c6:	9b00      	ldr	r3, [sp, #0]
 80181c8:	dc02      	bgt.n	80181d0 <_dtoa_r+0xa78>
 80181ca:	d1e0      	bne.n	801818e <_dtoa_r+0xa36>
 80181cc:	07da      	lsls	r2, r3, #31
 80181ce:	d5de      	bpl.n	801818e <_dtoa_r+0xa36>
 80181d0:	2b39      	cmp	r3, #57	@ 0x39
 80181d2:	d1da      	bne.n	801818a <_dtoa_r+0xa32>
 80181d4:	2339      	movs	r3, #57	@ 0x39
 80181d6:	f88b 3000 	strb.w	r3, [fp]
 80181da:	4633      	mov	r3, r6
 80181dc:	461e      	mov	r6, r3
 80181de:	3b01      	subs	r3, #1
 80181e0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80181e4:	2a39      	cmp	r2, #57	@ 0x39
 80181e6:	d04e      	beq.n	8018286 <_dtoa_r+0xb2e>
 80181e8:	3201      	adds	r2, #1
 80181ea:	701a      	strb	r2, [r3, #0]
 80181ec:	e501      	b.n	8017bf2 <_dtoa_r+0x49a>
 80181ee:	2a00      	cmp	r2, #0
 80181f0:	dd03      	ble.n	80181fa <_dtoa_r+0xaa2>
 80181f2:	2b39      	cmp	r3, #57	@ 0x39
 80181f4:	d0ee      	beq.n	80181d4 <_dtoa_r+0xa7c>
 80181f6:	3301      	adds	r3, #1
 80181f8:	e7c9      	b.n	801818e <_dtoa_r+0xa36>
 80181fa:	9a00      	ldr	r2, [sp, #0]
 80181fc:	9908      	ldr	r1, [sp, #32]
 80181fe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8018202:	428a      	cmp	r2, r1
 8018204:	d028      	beq.n	8018258 <_dtoa_r+0xb00>
 8018206:	9902      	ldr	r1, [sp, #8]
 8018208:	2300      	movs	r3, #0
 801820a:	220a      	movs	r2, #10
 801820c:	4648      	mov	r0, r9
 801820e:	f000 f9d5 	bl	80185bc <__multadd>
 8018212:	42af      	cmp	r7, r5
 8018214:	9002      	str	r0, [sp, #8]
 8018216:	f04f 0300 	mov.w	r3, #0
 801821a:	f04f 020a 	mov.w	r2, #10
 801821e:	4639      	mov	r1, r7
 8018220:	4648      	mov	r0, r9
 8018222:	d107      	bne.n	8018234 <_dtoa_r+0xadc>
 8018224:	f000 f9ca 	bl	80185bc <__multadd>
 8018228:	4607      	mov	r7, r0
 801822a:	4605      	mov	r5, r0
 801822c:	9b00      	ldr	r3, [sp, #0]
 801822e:	3301      	adds	r3, #1
 8018230:	9300      	str	r3, [sp, #0]
 8018232:	e777      	b.n	8018124 <_dtoa_r+0x9cc>
 8018234:	f000 f9c2 	bl	80185bc <__multadd>
 8018238:	4629      	mov	r1, r5
 801823a:	4607      	mov	r7, r0
 801823c:	2300      	movs	r3, #0
 801823e:	220a      	movs	r2, #10
 8018240:	4648      	mov	r0, r9
 8018242:	f000 f9bb 	bl	80185bc <__multadd>
 8018246:	4605      	mov	r5, r0
 8018248:	e7f0      	b.n	801822c <_dtoa_r+0xad4>
 801824a:	f1bb 0f00 	cmp.w	fp, #0
 801824e:	bfcc      	ite	gt
 8018250:	465e      	movgt	r6, fp
 8018252:	2601      	movle	r6, #1
 8018254:	4456      	add	r6, sl
 8018256:	2700      	movs	r7, #0
 8018258:	9902      	ldr	r1, [sp, #8]
 801825a:	9300      	str	r3, [sp, #0]
 801825c:	2201      	movs	r2, #1
 801825e:	4648      	mov	r0, r9
 8018260:	f000 fb50 	bl	8018904 <__lshift>
 8018264:	4621      	mov	r1, r4
 8018266:	9002      	str	r0, [sp, #8]
 8018268:	f000 fbb8 	bl	80189dc <__mcmp>
 801826c:	2800      	cmp	r0, #0
 801826e:	dcb4      	bgt.n	80181da <_dtoa_r+0xa82>
 8018270:	d102      	bne.n	8018278 <_dtoa_r+0xb20>
 8018272:	9b00      	ldr	r3, [sp, #0]
 8018274:	07db      	lsls	r3, r3, #31
 8018276:	d4b0      	bmi.n	80181da <_dtoa_r+0xa82>
 8018278:	4633      	mov	r3, r6
 801827a:	461e      	mov	r6, r3
 801827c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8018280:	2a30      	cmp	r2, #48	@ 0x30
 8018282:	d0fa      	beq.n	801827a <_dtoa_r+0xb22>
 8018284:	e4b5      	b.n	8017bf2 <_dtoa_r+0x49a>
 8018286:	459a      	cmp	sl, r3
 8018288:	d1a8      	bne.n	80181dc <_dtoa_r+0xa84>
 801828a:	2331      	movs	r3, #49	@ 0x31
 801828c:	f108 0801 	add.w	r8, r8, #1
 8018290:	f88a 3000 	strb.w	r3, [sl]
 8018294:	e4ad      	b.n	8017bf2 <_dtoa_r+0x49a>
 8018296:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8018298:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80182f4 <_dtoa_r+0xb9c>
 801829c:	b11b      	cbz	r3, 80182a6 <_dtoa_r+0xb4e>
 801829e:	f10a 0308 	add.w	r3, sl, #8
 80182a2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80182a4:	6013      	str	r3, [r2, #0]
 80182a6:	4650      	mov	r0, sl
 80182a8:	b017      	add	sp, #92	@ 0x5c
 80182aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80182ae:	9b07      	ldr	r3, [sp, #28]
 80182b0:	2b01      	cmp	r3, #1
 80182b2:	f77f ae2e 	ble.w	8017f12 <_dtoa_r+0x7ba>
 80182b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80182b8:	9308      	str	r3, [sp, #32]
 80182ba:	2001      	movs	r0, #1
 80182bc:	e64d      	b.n	8017f5a <_dtoa_r+0x802>
 80182be:	f1bb 0f00 	cmp.w	fp, #0
 80182c2:	f77f aed9 	ble.w	8018078 <_dtoa_r+0x920>
 80182c6:	4656      	mov	r6, sl
 80182c8:	9802      	ldr	r0, [sp, #8]
 80182ca:	4621      	mov	r1, r4
 80182cc:	f7ff f9bb 	bl	8017646 <quorem>
 80182d0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80182d4:	f806 3b01 	strb.w	r3, [r6], #1
 80182d8:	eba6 020a 	sub.w	r2, r6, sl
 80182dc:	4593      	cmp	fp, r2
 80182de:	ddb4      	ble.n	801824a <_dtoa_r+0xaf2>
 80182e0:	9902      	ldr	r1, [sp, #8]
 80182e2:	2300      	movs	r3, #0
 80182e4:	220a      	movs	r2, #10
 80182e6:	4648      	mov	r0, r9
 80182e8:	f000 f968 	bl	80185bc <__multadd>
 80182ec:	9002      	str	r0, [sp, #8]
 80182ee:	e7eb      	b.n	80182c8 <_dtoa_r+0xb70>
 80182f0:	0801bac4 	.word	0x0801bac4
 80182f4:	0801ba48 	.word	0x0801ba48

080182f8 <_free_r>:
 80182f8:	b538      	push	{r3, r4, r5, lr}
 80182fa:	4605      	mov	r5, r0
 80182fc:	2900      	cmp	r1, #0
 80182fe:	d041      	beq.n	8018384 <_free_r+0x8c>
 8018300:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018304:	1f0c      	subs	r4, r1, #4
 8018306:	2b00      	cmp	r3, #0
 8018308:	bfb8      	it	lt
 801830a:	18e4      	addlt	r4, r4, r3
 801830c:	f000 f8e8 	bl	80184e0 <__malloc_lock>
 8018310:	4a1d      	ldr	r2, [pc, #116]	@ (8018388 <_free_r+0x90>)
 8018312:	6813      	ldr	r3, [r2, #0]
 8018314:	b933      	cbnz	r3, 8018324 <_free_r+0x2c>
 8018316:	6063      	str	r3, [r4, #4]
 8018318:	6014      	str	r4, [r2, #0]
 801831a:	4628      	mov	r0, r5
 801831c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018320:	f000 b8e4 	b.w	80184ec <__malloc_unlock>
 8018324:	42a3      	cmp	r3, r4
 8018326:	d908      	bls.n	801833a <_free_r+0x42>
 8018328:	6820      	ldr	r0, [r4, #0]
 801832a:	1821      	adds	r1, r4, r0
 801832c:	428b      	cmp	r3, r1
 801832e:	bf01      	itttt	eq
 8018330:	6819      	ldreq	r1, [r3, #0]
 8018332:	685b      	ldreq	r3, [r3, #4]
 8018334:	1809      	addeq	r1, r1, r0
 8018336:	6021      	streq	r1, [r4, #0]
 8018338:	e7ed      	b.n	8018316 <_free_r+0x1e>
 801833a:	461a      	mov	r2, r3
 801833c:	685b      	ldr	r3, [r3, #4]
 801833e:	b10b      	cbz	r3, 8018344 <_free_r+0x4c>
 8018340:	42a3      	cmp	r3, r4
 8018342:	d9fa      	bls.n	801833a <_free_r+0x42>
 8018344:	6811      	ldr	r1, [r2, #0]
 8018346:	1850      	adds	r0, r2, r1
 8018348:	42a0      	cmp	r0, r4
 801834a:	d10b      	bne.n	8018364 <_free_r+0x6c>
 801834c:	6820      	ldr	r0, [r4, #0]
 801834e:	4401      	add	r1, r0
 8018350:	1850      	adds	r0, r2, r1
 8018352:	4283      	cmp	r3, r0
 8018354:	6011      	str	r1, [r2, #0]
 8018356:	d1e0      	bne.n	801831a <_free_r+0x22>
 8018358:	6818      	ldr	r0, [r3, #0]
 801835a:	685b      	ldr	r3, [r3, #4]
 801835c:	6053      	str	r3, [r2, #4]
 801835e:	4408      	add	r0, r1
 8018360:	6010      	str	r0, [r2, #0]
 8018362:	e7da      	b.n	801831a <_free_r+0x22>
 8018364:	d902      	bls.n	801836c <_free_r+0x74>
 8018366:	230c      	movs	r3, #12
 8018368:	602b      	str	r3, [r5, #0]
 801836a:	e7d6      	b.n	801831a <_free_r+0x22>
 801836c:	6820      	ldr	r0, [r4, #0]
 801836e:	1821      	adds	r1, r4, r0
 8018370:	428b      	cmp	r3, r1
 8018372:	bf04      	itt	eq
 8018374:	6819      	ldreq	r1, [r3, #0]
 8018376:	685b      	ldreq	r3, [r3, #4]
 8018378:	6063      	str	r3, [r4, #4]
 801837a:	bf04      	itt	eq
 801837c:	1809      	addeq	r1, r1, r0
 801837e:	6021      	streq	r1, [r4, #0]
 8018380:	6054      	str	r4, [r2, #4]
 8018382:	e7ca      	b.n	801831a <_free_r+0x22>
 8018384:	bd38      	pop	{r3, r4, r5, pc}
 8018386:	bf00      	nop
 8018388:	20003e0c 	.word	0x20003e0c

0801838c <malloc>:
 801838c:	4b02      	ldr	r3, [pc, #8]	@ (8018398 <malloc+0xc>)
 801838e:	4601      	mov	r1, r0
 8018390:	6818      	ldr	r0, [r3, #0]
 8018392:	f000 b825 	b.w	80183e0 <_malloc_r>
 8018396:	bf00      	nop
 8018398:	200001ac 	.word	0x200001ac

0801839c <sbrk_aligned>:
 801839c:	b570      	push	{r4, r5, r6, lr}
 801839e:	4e0f      	ldr	r6, [pc, #60]	@ (80183dc <sbrk_aligned+0x40>)
 80183a0:	460c      	mov	r4, r1
 80183a2:	6831      	ldr	r1, [r6, #0]
 80183a4:	4605      	mov	r5, r0
 80183a6:	b911      	cbnz	r1, 80183ae <sbrk_aligned+0x12>
 80183a8:	f000 fe24 	bl	8018ff4 <_sbrk_r>
 80183ac:	6030      	str	r0, [r6, #0]
 80183ae:	4621      	mov	r1, r4
 80183b0:	4628      	mov	r0, r5
 80183b2:	f000 fe1f 	bl	8018ff4 <_sbrk_r>
 80183b6:	1c43      	adds	r3, r0, #1
 80183b8:	d103      	bne.n	80183c2 <sbrk_aligned+0x26>
 80183ba:	f04f 34ff 	mov.w	r4, #4294967295
 80183be:	4620      	mov	r0, r4
 80183c0:	bd70      	pop	{r4, r5, r6, pc}
 80183c2:	1cc4      	adds	r4, r0, #3
 80183c4:	f024 0403 	bic.w	r4, r4, #3
 80183c8:	42a0      	cmp	r0, r4
 80183ca:	d0f8      	beq.n	80183be <sbrk_aligned+0x22>
 80183cc:	1a21      	subs	r1, r4, r0
 80183ce:	4628      	mov	r0, r5
 80183d0:	f000 fe10 	bl	8018ff4 <_sbrk_r>
 80183d4:	3001      	adds	r0, #1
 80183d6:	d1f2      	bne.n	80183be <sbrk_aligned+0x22>
 80183d8:	e7ef      	b.n	80183ba <sbrk_aligned+0x1e>
 80183da:	bf00      	nop
 80183dc:	20003e08 	.word	0x20003e08

080183e0 <_malloc_r>:
 80183e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80183e4:	1ccd      	adds	r5, r1, #3
 80183e6:	f025 0503 	bic.w	r5, r5, #3
 80183ea:	3508      	adds	r5, #8
 80183ec:	2d0c      	cmp	r5, #12
 80183ee:	bf38      	it	cc
 80183f0:	250c      	movcc	r5, #12
 80183f2:	2d00      	cmp	r5, #0
 80183f4:	4606      	mov	r6, r0
 80183f6:	db01      	blt.n	80183fc <_malloc_r+0x1c>
 80183f8:	42a9      	cmp	r1, r5
 80183fa:	d904      	bls.n	8018406 <_malloc_r+0x26>
 80183fc:	230c      	movs	r3, #12
 80183fe:	6033      	str	r3, [r6, #0]
 8018400:	2000      	movs	r0, #0
 8018402:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018406:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80184dc <_malloc_r+0xfc>
 801840a:	f000 f869 	bl	80184e0 <__malloc_lock>
 801840e:	f8d8 3000 	ldr.w	r3, [r8]
 8018412:	461c      	mov	r4, r3
 8018414:	bb44      	cbnz	r4, 8018468 <_malloc_r+0x88>
 8018416:	4629      	mov	r1, r5
 8018418:	4630      	mov	r0, r6
 801841a:	f7ff ffbf 	bl	801839c <sbrk_aligned>
 801841e:	1c43      	adds	r3, r0, #1
 8018420:	4604      	mov	r4, r0
 8018422:	d158      	bne.n	80184d6 <_malloc_r+0xf6>
 8018424:	f8d8 4000 	ldr.w	r4, [r8]
 8018428:	4627      	mov	r7, r4
 801842a:	2f00      	cmp	r7, #0
 801842c:	d143      	bne.n	80184b6 <_malloc_r+0xd6>
 801842e:	2c00      	cmp	r4, #0
 8018430:	d04b      	beq.n	80184ca <_malloc_r+0xea>
 8018432:	6823      	ldr	r3, [r4, #0]
 8018434:	4639      	mov	r1, r7
 8018436:	4630      	mov	r0, r6
 8018438:	eb04 0903 	add.w	r9, r4, r3
 801843c:	f000 fdda 	bl	8018ff4 <_sbrk_r>
 8018440:	4581      	cmp	r9, r0
 8018442:	d142      	bne.n	80184ca <_malloc_r+0xea>
 8018444:	6821      	ldr	r1, [r4, #0]
 8018446:	1a6d      	subs	r5, r5, r1
 8018448:	4629      	mov	r1, r5
 801844a:	4630      	mov	r0, r6
 801844c:	f7ff ffa6 	bl	801839c <sbrk_aligned>
 8018450:	3001      	adds	r0, #1
 8018452:	d03a      	beq.n	80184ca <_malloc_r+0xea>
 8018454:	6823      	ldr	r3, [r4, #0]
 8018456:	442b      	add	r3, r5
 8018458:	6023      	str	r3, [r4, #0]
 801845a:	f8d8 3000 	ldr.w	r3, [r8]
 801845e:	685a      	ldr	r2, [r3, #4]
 8018460:	bb62      	cbnz	r2, 80184bc <_malloc_r+0xdc>
 8018462:	f8c8 7000 	str.w	r7, [r8]
 8018466:	e00f      	b.n	8018488 <_malloc_r+0xa8>
 8018468:	6822      	ldr	r2, [r4, #0]
 801846a:	1b52      	subs	r2, r2, r5
 801846c:	d420      	bmi.n	80184b0 <_malloc_r+0xd0>
 801846e:	2a0b      	cmp	r2, #11
 8018470:	d917      	bls.n	80184a2 <_malloc_r+0xc2>
 8018472:	1961      	adds	r1, r4, r5
 8018474:	42a3      	cmp	r3, r4
 8018476:	6025      	str	r5, [r4, #0]
 8018478:	bf18      	it	ne
 801847a:	6059      	strne	r1, [r3, #4]
 801847c:	6863      	ldr	r3, [r4, #4]
 801847e:	bf08      	it	eq
 8018480:	f8c8 1000 	streq.w	r1, [r8]
 8018484:	5162      	str	r2, [r4, r5]
 8018486:	604b      	str	r3, [r1, #4]
 8018488:	4630      	mov	r0, r6
 801848a:	f000 f82f 	bl	80184ec <__malloc_unlock>
 801848e:	f104 000b 	add.w	r0, r4, #11
 8018492:	1d23      	adds	r3, r4, #4
 8018494:	f020 0007 	bic.w	r0, r0, #7
 8018498:	1ac2      	subs	r2, r0, r3
 801849a:	bf1c      	itt	ne
 801849c:	1a1b      	subne	r3, r3, r0
 801849e:	50a3      	strne	r3, [r4, r2]
 80184a0:	e7af      	b.n	8018402 <_malloc_r+0x22>
 80184a2:	6862      	ldr	r2, [r4, #4]
 80184a4:	42a3      	cmp	r3, r4
 80184a6:	bf0c      	ite	eq
 80184a8:	f8c8 2000 	streq.w	r2, [r8]
 80184ac:	605a      	strne	r2, [r3, #4]
 80184ae:	e7eb      	b.n	8018488 <_malloc_r+0xa8>
 80184b0:	4623      	mov	r3, r4
 80184b2:	6864      	ldr	r4, [r4, #4]
 80184b4:	e7ae      	b.n	8018414 <_malloc_r+0x34>
 80184b6:	463c      	mov	r4, r7
 80184b8:	687f      	ldr	r7, [r7, #4]
 80184ba:	e7b6      	b.n	801842a <_malloc_r+0x4a>
 80184bc:	461a      	mov	r2, r3
 80184be:	685b      	ldr	r3, [r3, #4]
 80184c0:	42a3      	cmp	r3, r4
 80184c2:	d1fb      	bne.n	80184bc <_malloc_r+0xdc>
 80184c4:	2300      	movs	r3, #0
 80184c6:	6053      	str	r3, [r2, #4]
 80184c8:	e7de      	b.n	8018488 <_malloc_r+0xa8>
 80184ca:	230c      	movs	r3, #12
 80184cc:	6033      	str	r3, [r6, #0]
 80184ce:	4630      	mov	r0, r6
 80184d0:	f000 f80c 	bl	80184ec <__malloc_unlock>
 80184d4:	e794      	b.n	8018400 <_malloc_r+0x20>
 80184d6:	6005      	str	r5, [r0, #0]
 80184d8:	e7d6      	b.n	8018488 <_malloc_r+0xa8>
 80184da:	bf00      	nop
 80184dc:	20003e0c 	.word	0x20003e0c

080184e0 <__malloc_lock>:
 80184e0:	4801      	ldr	r0, [pc, #4]	@ (80184e8 <__malloc_lock+0x8>)
 80184e2:	f7ff b8a0 	b.w	8017626 <__retarget_lock_acquire_recursive>
 80184e6:	bf00      	nop
 80184e8:	20003e04 	.word	0x20003e04

080184ec <__malloc_unlock>:
 80184ec:	4801      	ldr	r0, [pc, #4]	@ (80184f4 <__malloc_unlock+0x8>)
 80184ee:	f7ff b89b 	b.w	8017628 <__retarget_lock_release_recursive>
 80184f2:	bf00      	nop
 80184f4:	20003e04 	.word	0x20003e04

080184f8 <_Balloc>:
 80184f8:	b570      	push	{r4, r5, r6, lr}
 80184fa:	69c6      	ldr	r6, [r0, #28]
 80184fc:	4604      	mov	r4, r0
 80184fe:	460d      	mov	r5, r1
 8018500:	b976      	cbnz	r6, 8018520 <_Balloc+0x28>
 8018502:	2010      	movs	r0, #16
 8018504:	f7ff ff42 	bl	801838c <malloc>
 8018508:	4602      	mov	r2, r0
 801850a:	61e0      	str	r0, [r4, #28]
 801850c:	b920      	cbnz	r0, 8018518 <_Balloc+0x20>
 801850e:	4b18      	ldr	r3, [pc, #96]	@ (8018570 <_Balloc+0x78>)
 8018510:	4818      	ldr	r0, [pc, #96]	@ (8018574 <_Balloc+0x7c>)
 8018512:	216b      	movs	r1, #107	@ 0x6b
 8018514:	f000 fd7e 	bl	8019014 <__assert_func>
 8018518:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801851c:	6006      	str	r6, [r0, #0]
 801851e:	60c6      	str	r6, [r0, #12]
 8018520:	69e6      	ldr	r6, [r4, #28]
 8018522:	68f3      	ldr	r3, [r6, #12]
 8018524:	b183      	cbz	r3, 8018548 <_Balloc+0x50>
 8018526:	69e3      	ldr	r3, [r4, #28]
 8018528:	68db      	ldr	r3, [r3, #12]
 801852a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801852e:	b9b8      	cbnz	r0, 8018560 <_Balloc+0x68>
 8018530:	2101      	movs	r1, #1
 8018532:	fa01 f605 	lsl.w	r6, r1, r5
 8018536:	1d72      	adds	r2, r6, #5
 8018538:	0092      	lsls	r2, r2, #2
 801853a:	4620      	mov	r0, r4
 801853c:	f000 fd88 	bl	8019050 <_calloc_r>
 8018540:	b160      	cbz	r0, 801855c <_Balloc+0x64>
 8018542:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8018546:	e00e      	b.n	8018566 <_Balloc+0x6e>
 8018548:	2221      	movs	r2, #33	@ 0x21
 801854a:	2104      	movs	r1, #4
 801854c:	4620      	mov	r0, r4
 801854e:	f000 fd7f 	bl	8019050 <_calloc_r>
 8018552:	69e3      	ldr	r3, [r4, #28]
 8018554:	60f0      	str	r0, [r6, #12]
 8018556:	68db      	ldr	r3, [r3, #12]
 8018558:	2b00      	cmp	r3, #0
 801855a:	d1e4      	bne.n	8018526 <_Balloc+0x2e>
 801855c:	2000      	movs	r0, #0
 801855e:	bd70      	pop	{r4, r5, r6, pc}
 8018560:	6802      	ldr	r2, [r0, #0]
 8018562:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8018566:	2300      	movs	r3, #0
 8018568:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801856c:	e7f7      	b.n	801855e <_Balloc+0x66>
 801856e:	bf00      	nop
 8018570:	0801ba55 	.word	0x0801ba55
 8018574:	0801bad5 	.word	0x0801bad5

08018578 <_Bfree>:
 8018578:	b570      	push	{r4, r5, r6, lr}
 801857a:	69c6      	ldr	r6, [r0, #28]
 801857c:	4605      	mov	r5, r0
 801857e:	460c      	mov	r4, r1
 8018580:	b976      	cbnz	r6, 80185a0 <_Bfree+0x28>
 8018582:	2010      	movs	r0, #16
 8018584:	f7ff ff02 	bl	801838c <malloc>
 8018588:	4602      	mov	r2, r0
 801858a:	61e8      	str	r0, [r5, #28]
 801858c:	b920      	cbnz	r0, 8018598 <_Bfree+0x20>
 801858e:	4b09      	ldr	r3, [pc, #36]	@ (80185b4 <_Bfree+0x3c>)
 8018590:	4809      	ldr	r0, [pc, #36]	@ (80185b8 <_Bfree+0x40>)
 8018592:	218f      	movs	r1, #143	@ 0x8f
 8018594:	f000 fd3e 	bl	8019014 <__assert_func>
 8018598:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801859c:	6006      	str	r6, [r0, #0]
 801859e:	60c6      	str	r6, [r0, #12]
 80185a0:	b13c      	cbz	r4, 80185b2 <_Bfree+0x3a>
 80185a2:	69eb      	ldr	r3, [r5, #28]
 80185a4:	6862      	ldr	r2, [r4, #4]
 80185a6:	68db      	ldr	r3, [r3, #12]
 80185a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80185ac:	6021      	str	r1, [r4, #0]
 80185ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80185b2:	bd70      	pop	{r4, r5, r6, pc}
 80185b4:	0801ba55 	.word	0x0801ba55
 80185b8:	0801bad5 	.word	0x0801bad5

080185bc <__multadd>:
 80185bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80185c0:	690d      	ldr	r5, [r1, #16]
 80185c2:	4607      	mov	r7, r0
 80185c4:	460c      	mov	r4, r1
 80185c6:	461e      	mov	r6, r3
 80185c8:	f101 0c14 	add.w	ip, r1, #20
 80185cc:	2000      	movs	r0, #0
 80185ce:	f8dc 3000 	ldr.w	r3, [ip]
 80185d2:	b299      	uxth	r1, r3
 80185d4:	fb02 6101 	mla	r1, r2, r1, r6
 80185d8:	0c1e      	lsrs	r6, r3, #16
 80185da:	0c0b      	lsrs	r3, r1, #16
 80185dc:	fb02 3306 	mla	r3, r2, r6, r3
 80185e0:	b289      	uxth	r1, r1
 80185e2:	3001      	adds	r0, #1
 80185e4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80185e8:	4285      	cmp	r5, r0
 80185ea:	f84c 1b04 	str.w	r1, [ip], #4
 80185ee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80185f2:	dcec      	bgt.n	80185ce <__multadd+0x12>
 80185f4:	b30e      	cbz	r6, 801863a <__multadd+0x7e>
 80185f6:	68a3      	ldr	r3, [r4, #8]
 80185f8:	42ab      	cmp	r3, r5
 80185fa:	dc19      	bgt.n	8018630 <__multadd+0x74>
 80185fc:	6861      	ldr	r1, [r4, #4]
 80185fe:	4638      	mov	r0, r7
 8018600:	3101      	adds	r1, #1
 8018602:	f7ff ff79 	bl	80184f8 <_Balloc>
 8018606:	4680      	mov	r8, r0
 8018608:	b928      	cbnz	r0, 8018616 <__multadd+0x5a>
 801860a:	4602      	mov	r2, r0
 801860c:	4b0c      	ldr	r3, [pc, #48]	@ (8018640 <__multadd+0x84>)
 801860e:	480d      	ldr	r0, [pc, #52]	@ (8018644 <__multadd+0x88>)
 8018610:	21ba      	movs	r1, #186	@ 0xba
 8018612:	f000 fcff 	bl	8019014 <__assert_func>
 8018616:	6922      	ldr	r2, [r4, #16]
 8018618:	3202      	adds	r2, #2
 801861a:	f104 010c 	add.w	r1, r4, #12
 801861e:	0092      	lsls	r2, r2, #2
 8018620:	300c      	adds	r0, #12
 8018622:	f7ff f802 	bl	801762a <memcpy>
 8018626:	4621      	mov	r1, r4
 8018628:	4638      	mov	r0, r7
 801862a:	f7ff ffa5 	bl	8018578 <_Bfree>
 801862e:	4644      	mov	r4, r8
 8018630:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8018634:	3501      	adds	r5, #1
 8018636:	615e      	str	r6, [r3, #20]
 8018638:	6125      	str	r5, [r4, #16]
 801863a:	4620      	mov	r0, r4
 801863c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018640:	0801bac4 	.word	0x0801bac4
 8018644:	0801bad5 	.word	0x0801bad5

08018648 <__hi0bits>:
 8018648:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801864c:	4603      	mov	r3, r0
 801864e:	bf36      	itet	cc
 8018650:	0403      	lslcc	r3, r0, #16
 8018652:	2000      	movcs	r0, #0
 8018654:	2010      	movcc	r0, #16
 8018656:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801865a:	bf3c      	itt	cc
 801865c:	021b      	lslcc	r3, r3, #8
 801865e:	3008      	addcc	r0, #8
 8018660:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8018664:	bf3c      	itt	cc
 8018666:	011b      	lslcc	r3, r3, #4
 8018668:	3004      	addcc	r0, #4
 801866a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801866e:	bf3c      	itt	cc
 8018670:	009b      	lslcc	r3, r3, #2
 8018672:	3002      	addcc	r0, #2
 8018674:	2b00      	cmp	r3, #0
 8018676:	db05      	blt.n	8018684 <__hi0bits+0x3c>
 8018678:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801867c:	f100 0001 	add.w	r0, r0, #1
 8018680:	bf08      	it	eq
 8018682:	2020      	moveq	r0, #32
 8018684:	4770      	bx	lr

08018686 <__lo0bits>:
 8018686:	6803      	ldr	r3, [r0, #0]
 8018688:	4602      	mov	r2, r0
 801868a:	f013 0007 	ands.w	r0, r3, #7
 801868e:	d00b      	beq.n	80186a8 <__lo0bits+0x22>
 8018690:	07d9      	lsls	r1, r3, #31
 8018692:	d421      	bmi.n	80186d8 <__lo0bits+0x52>
 8018694:	0798      	lsls	r0, r3, #30
 8018696:	bf49      	itett	mi
 8018698:	085b      	lsrmi	r3, r3, #1
 801869a:	089b      	lsrpl	r3, r3, #2
 801869c:	2001      	movmi	r0, #1
 801869e:	6013      	strmi	r3, [r2, #0]
 80186a0:	bf5c      	itt	pl
 80186a2:	6013      	strpl	r3, [r2, #0]
 80186a4:	2002      	movpl	r0, #2
 80186a6:	4770      	bx	lr
 80186a8:	b299      	uxth	r1, r3
 80186aa:	b909      	cbnz	r1, 80186b0 <__lo0bits+0x2a>
 80186ac:	0c1b      	lsrs	r3, r3, #16
 80186ae:	2010      	movs	r0, #16
 80186b0:	b2d9      	uxtb	r1, r3
 80186b2:	b909      	cbnz	r1, 80186b8 <__lo0bits+0x32>
 80186b4:	3008      	adds	r0, #8
 80186b6:	0a1b      	lsrs	r3, r3, #8
 80186b8:	0719      	lsls	r1, r3, #28
 80186ba:	bf04      	itt	eq
 80186bc:	091b      	lsreq	r3, r3, #4
 80186be:	3004      	addeq	r0, #4
 80186c0:	0799      	lsls	r1, r3, #30
 80186c2:	bf04      	itt	eq
 80186c4:	089b      	lsreq	r3, r3, #2
 80186c6:	3002      	addeq	r0, #2
 80186c8:	07d9      	lsls	r1, r3, #31
 80186ca:	d403      	bmi.n	80186d4 <__lo0bits+0x4e>
 80186cc:	085b      	lsrs	r3, r3, #1
 80186ce:	f100 0001 	add.w	r0, r0, #1
 80186d2:	d003      	beq.n	80186dc <__lo0bits+0x56>
 80186d4:	6013      	str	r3, [r2, #0]
 80186d6:	4770      	bx	lr
 80186d8:	2000      	movs	r0, #0
 80186da:	4770      	bx	lr
 80186dc:	2020      	movs	r0, #32
 80186de:	4770      	bx	lr

080186e0 <__i2b>:
 80186e0:	b510      	push	{r4, lr}
 80186e2:	460c      	mov	r4, r1
 80186e4:	2101      	movs	r1, #1
 80186e6:	f7ff ff07 	bl	80184f8 <_Balloc>
 80186ea:	4602      	mov	r2, r0
 80186ec:	b928      	cbnz	r0, 80186fa <__i2b+0x1a>
 80186ee:	4b05      	ldr	r3, [pc, #20]	@ (8018704 <__i2b+0x24>)
 80186f0:	4805      	ldr	r0, [pc, #20]	@ (8018708 <__i2b+0x28>)
 80186f2:	f240 1145 	movw	r1, #325	@ 0x145
 80186f6:	f000 fc8d 	bl	8019014 <__assert_func>
 80186fa:	2301      	movs	r3, #1
 80186fc:	6144      	str	r4, [r0, #20]
 80186fe:	6103      	str	r3, [r0, #16]
 8018700:	bd10      	pop	{r4, pc}
 8018702:	bf00      	nop
 8018704:	0801bac4 	.word	0x0801bac4
 8018708:	0801bad5 	.word	0x0801bad5

0801870c <__multiply>:
 801870c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018710:	4617      	mov	r7, r2
 8018712:	690a      	ldr	r2, [r1, #16]
 8018714:	693b      	ldr	r3, [r7, #16]
 8018716:	429a      	cmp	r2, r3
 8018718:	bfa8      	it	ge
 801871a:	463b      	movge	r3, r7
 801871c:	4689      	mov	r9, r1
 801871e:	bfa4      	itt	ge
 8018720:	460f      	movge	r7, r1
 8018722:	4699      	movge	r9, r3
 8018724:	693d      	ldr	r5, [r7, #16]
 8018726:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801872a:	68bb      	ldr	r3, [r7, #8]
 801872c:	6879      	ldr	r1, [r7, #4]
 801872e:	eb05 060a 	add.w	r6, r5, sl
 8018732:	42b3      	cmp	r3, r6
 8018734:	b085      	sub	sp, #20
 8018736:	bfb8      	it	lt
 8018738:	3101      	addlt	r1, #1
 801873a:	f7ff fedd 	bl	80184f8 <_Balloc>
 801873e:	b930      	cbnz	r0, 801874e <__multiply+0x42>
 8018740:	4602      	mov	r2, r0
 8018742:	4b41      	ldr	r3, [pc, #260]	@ (8018848 <__multiply+0x13c>)
 8018744:	4841      	ldr	r0, [pc, #260]	@ (801884c <__multiply+0x140>)
 8018746:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801874a:	f000 fc63 	bl	8019014 <__assert_func>
 801874e:	f100 0414 	add.w	r4, r0, #20
 8018752:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8018756:	4623      	mov	r3, r4
 8018758:	2200      	movs	r2, #0
 801875a:	4573      	cmp	r3, lr
 801875c:	d320      	bcc.n	80187a0 <__multiply+0x94>
 801875e:	f107 0814 	add.w	r8, r7, #20
 8018762:	f109 0114 	add.w	r1, r9, #20
 8018766:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801876a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801876e:	9302      	str	r3, [sp, #8]
 8018770:	1beb      	subs	r3, r5, r7
 8018772:	3b15      	subs	r3, #21
 8018774:	f023 0303 	bic.w	r3, r3, #3
 8018778:	3304      	adds	r3, #4
 801877a:	3715      	adds	r7, #21
 801877c:	42bd      	cmp	r5, r7
 801877e:	bf38      	it	cc
 8018780:	2304      	movcc	r3, #4
 8018782:	9301      	str	r3, [sp, #4]
 8018784:	9b02      	ldr	r3, [sp, #8]
 8018786:	9103      	str	r1, [sp, #12]
 8018788:	428b      	cmp	r3, r1
 801878a:	d80c      	bhi.n	80187a6 <__multiply+0x9a>
 801878c:	2e00      	cmp	r6, #0
 801878e:	dd03      	ble.n	8018798 <__multiply+0x8c>
 8018790:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8018794:	2b00      	cmp	r3, #0
 8018796:	d055      	beq.n	8018844 <__multiply+0x138>
 8018798:	6106      	str	r6, [r0, #16]
 801879a:	b005      	add	sp, #20
 801879c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80187a0:	f843 2b04 	str.w	r2, [r3], #4
 80187a4:	e7d9      	b.n	801875a <__multiply+0x4e>
 80187a6:	f8b1 a000 	ldrh.w	sl, [r1]
 80187aa:	f1ba 0f00 	cmp.w	sl, #0
 80187ae:	d01f      	beq.n	80187f0 <__multiply+0xe4>
 80187b0:	46c4      	mov	ip, r8
 80187b2:	46a1      	mov	r9, r4
 80187b4:	2700      	movs	r7, #0
 80187b6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80187ba:	f8d9 3000 	ldr.w	r3, [r9]
 80187be:	fa1f fb82 	uxth.w	fp, r2
 80187c2:	b29b      	uxth	r3, r3
 80187c4:	fb0a 330b 	mla	r3, sl, fp, r3
 80187c8:	443b      	add	r3, r7
 80187ca:	f8d9 7000 	ldr.w	r7, [r9]
 80187ce:	0c12      	lsrs	r2, r2, #16
 80187d0:	0c3f      	lsrs	r7, r7, #16
 80187d2:	fb0a 7202 	mla	r2, sl, r2, r7
 80187d6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80187da:	b29b      	uxth	r3, r3
 80187dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80187e0:	4565      	cmp	r5, ip
 80187e2:	f849 3b04 	str.w	r3, [r9], #4
 80187e6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80187ea:	d8e4      	bhi.n	80187b6 <__multiply+0xaa>
 80187ec:	9b01      	ldr	r3, [sp, #4]
 80187ee:	50e7      	str	r7, [r4, r3]
 80187f0:	9b03      	ldr	r3, [sp, #12]
 80187f2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80187f6:	3104      	adds	r1, #4
 80187f8:	f1b9 0f00 	cmp.w	r9, #0
 80187fc:	d020      	beq.n	8018840 <__multiply+0x134>
 80187fe:	6823      	ldr	r3, [r4, #0]
 8018800:	4647      	mov	r7, r8
 8018802:	46a4      	mov	ip, r4
 8018804:	f04f 0a00 	mov.w	sl, #0
 8018808:	f8b7 b000 	ldrh.w	fp, [r7]
 801880c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8018810:	fb09 220b 	mla	r2, r9, fp, r2
 8018814:	4452      	add	r2, sl
 8018816:	b29b      	uxth	r3, r3
 8018818:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801881c:	f84c 3b04 	str.w	r3, [ip], #4
 8018820:	f857 3b04 	ldr.w	r3, [r7], #4
 8018824:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8018828:	f8bc 3000 	ldrh.w	r3, [ip]
 801882c:	fb09 330a 	mla	r3, r9, sl, r3
 8018830:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8018834:	42bd      	cmp	r5, r7
 8018836:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801883a:	d8e5      	bhi.n	8018808 <__multiply+0xfc>
 801883c:	9a01      	ldr	r2, [sp, #4]
 801883e:	50a3      	str	r3, [r4, r2]
 8018840:	3404      	adds	r4, #4
 8018842:	e79f      	b.n	8018784 <__multiply+0x78>
 8018844:	3e01      	subs	r6, #1
 8018846:	e7a1      	b.n	801878c <__multiply+0x80>
 8018848:	0801bac4 	.word	0x0801bac4
 801884c:	0801bad5 	.word	0x0801bad5

08018850 <__pow5mult>:
 8018850:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018854:	4615      	mov	r5, r2
 8018856:	f012 0203 	ands.w	r2, r2, #3
 801885a:	4607      	mov	r7, r0
 801885c:	460e      	mov	r6, r1
 801885e:	d007      	beq.n	8018870 <__pow5mult+0x20>
 8018860:	4c25      	ldr	r4, [pc, #148]	@ (80188f8 <__pow5mult+0xa8>)
 8018862:	3a01      	subs	r2, #1
 8018864:	2300      	movs	r3, #0
 8018866:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801886a:	f7ff fea7 	bl	80185bc <__multadd>
 801886e:	4606      	mov	r6, r0
 8018870:	10ad      	asrs	r5, r5, #2
 8018872:	d03d      	beq.n	80188f0 <__pow5mult+0xa0>
 8018874:	69fc      	ldr	r4, [r7, #28]
 8018876:	b97c      	cbnz	r4, 8018898 <__pow5mult+0x48>
 8018878:	2010      	movs	r0, #16
 801887a:	f7ff fd87 	bl	801838c <malloc>
 801887e:	4602      	mov	r2, r0
 8018880:	61f8      	str	r0, [r7, #28]
 8018882:	b928      	cbnz	r0, 8018890 <__pow5mult+0x40>
 8018884:	4b1d      	ldr	r3, [pc, #116]	@ (80188fc <__pow5mult+0xac>)
 8018886:	481e      	ldr	r0, [pc, #120]	@ (8018900 <__pow5mult+0xb0>)
 8018888:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801888c:	f000 fbc2 	bl	8019014 <__assert_func>
 8018890:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8018894:	6004      	str	r4, [r0, #0]
 8018896:	60c4      	str	r4, [r0, #12]
 8018898:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801889c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80188a0:	b94c      	cbnz	r4, 80188b6 <__pow5mult+0x66>
 80188a2:	f240 2171 	movw	r1, #625	@ 0x271
 80188a6:	4638      	mov	r0, r7
 80188a8:	f7ff ff1a 	bl	80186e0 <__i2b>
 80188ac:	2300      	movs	r3, #0
 80188ae:	f8c8 0008 	str.w	r0, [r8, #8]
 80188b2:	4604      	mov	r4, r0
 80188b4:	6003      	str	r3, [r0, #0]
 80188b6:	f04f 0900 	mov.w	r9, #0
 80188ba:	07eb      	lsls	r3, r5, #31
 80188bc:	d50a      	bpl.n	80188d4 <__pow5mult+0x84>
 80188be:	4631      	mov	r1, r6
 80188c0:	4622      	mov	r2, r4
 80188c2:	4638      	mov	r0, r7
 80188c4:	f7ff ff22 	bl	801870c <__multiply>
 80188c8:	4631      	mov	r1, r6
 80188ca:	4680      	mov	r8, r0
 80188cc:	4638      	mov	r0, r7
 80188ce:	f7ff fe53 	bl	8018578 <_Bfree>
 80188d2:	4646      	mov	r6, r8
 80188d4:	106d      	asrs	r5, r5, #1
 80188d6:	d00b      	beq.n	80188f0 <__pow5mult+0xa0>
 80188d8:	6820      	ldr	r0, [r4, #0]
 80188da:	b938      	cbnz	r0, 80188ec <__pow5mult+0x9c>
 80188dc:	4622      	mov	r2, r4
 80188de:	4621      	mov	r1, r4
 80188e0:	4638      	mov	r0, r7
 80188e2:	f7ff ff13 	bl	801870c <__multiply>
 80188e6:	6020      	str	r0, [r4, #0]
 80188e8:	f8c0 9000 	str.w	r9, [r0]
 80188ec:	4604      	mov	r4, r0
 80188ee:	e7e4      	b.n	80188ba <__pow5mult+0x6a>
 80188f0:	4630      	mov	r0, r6
 80188f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80188f6:	bf00      	nop
 80188f8:	0801bb88 	.word	0x0801bb88
 80188fc:	0801ba55 	.word	0x0801ba55
 8018900:	0801bad5 	.word	0x0801bad5

08018904 <__lshift>:
 8018904:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018908:	460c      	mov	r4, r1
 801890a:	6849      	ldr	r1, [r1, #4]
 801890c:	6923      	ldr	r3, [r4, #16]
 801890e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8018912:	68a3      	ldr	r3, [r4, #8]
 8018914:	4607      	mov	r7, r0
 8018916:	4691      	mov	r9, r2
 8018918:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801891c:	f108 0601 	add.w	r6, r8, #1
 8018920:	42b3      	cmp	r3, r6
 8018922:	db0b      	blt.n	801893c <__lshift+0x38>
 8018924:	4638      	mov	r0, r7
 8018926:	f7ff fde7 	bl	80184f8 <_Balloc>
 801892a:	4605      	mov	r5, r0
 801892c:	b948      	cbnz	r0, 8018942 <__lshift+0x3e>
 801892e:	4602      	mov	r2, r0
 8018930:	4b28      	ldr	r3, [pc, #160]	@ (80189d4 <__lshift+0xd0>)
 8018932:	4829      	ldr	r0, [pc, #164]	@ (80189d8 <__lshift+0xd4>)
 8018934:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8018938:	f000 fb6c 	bl	8019014 <__assert_func>
 801893c:	3101      	adds	r1, #1
 801893e:	005b      	lsls	r3, r3, #1
 8018940:	e7ee      	b.n	8018920 <__lshift+0x1c>
 8018942:	2300      	movs	r3, #0
 8018944:	f100 0114 	add.w	r1, r0, #20
 8018948:	f100 0210 	add.w	r2, r0, #16
 801894c:	4618      	mov	r0, r3
 801894e:	4553      	cmp	r3, sl
 8018950:	db33      	blt.n	80189ba <__lshift+0xb6>
 8018952:	6920      	ldr	r0, [r4, #16]
 8018954:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8018958:	f104 0314 	add.w	r3, r4, #20
 801895c:	f019 091f 	ands.w	r9, r9, #31
 8018960:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8018964:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8018968:	d02b      	beq.n	80189c2 <__lshift+0xbe>
 801896a:	f1c9 0e20 	rsb	lr, r9, #32
 801896e:	468a      	mov	sl, r1
 8018970:	2200      	movs	r2, #0
 8018972:	6818      	ldr	r0, [r3, #0]
 8018974:	fa00 f009 	lsl.w	r0, r0, r9
 8018978:	4310      	orrs	r0, r2
 801897a:	f84a 0b04 	str.w	r0, [sl], #4
 801897e:	f853 2b04 	ldr.w	r2, [r3], #4
 8018982:	459c      	cmp	ip, r3
 8018984:	fa22 f20e 	lsr.w	r2, r2, lr
 8018988:	d8f3      	bhi.n	8018972 <__lshift+0x6e>
 801898a:	ebac 0304 	sub.w	r3, ip, r4
 801898e:	3b15      	subs	r3, #21
 8018990:	f023 0303 	bic.w	r3, r3, #3
 8018994:	3304      	adds	r3, #4
 8018996:	f104 0015 	add.w	r0, r4, #21
 801899a:	4560      	cmp	r0, ip
 801899c:	bf88      	it	hi
 801899e:	2304      	movhi	r3, #4
 80189a0:	50ca      	str	r2, [r1, r3]
 80189a2:	b10a      	cbz	r2, 80189a8 <__lshift+0xa4>
 80189a4:	f108 0602 	add.w	r6, r8, #2
 80189a8:	3e01      	subs	r6, #1
 80189aa:	4638      	mov	r0, r7
 80189ac:	612e      	str	r6, [r5, #16]
 80189ae:	4621      	mov	r1, r4
 80189b0:	f7ff fde2 	bl	8018578 <_Bfree>
 80189b4:	4628      	mov	r0, r5
 80189b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80189ba:	f842 0f04 	str.w	r0, [r2, #4]!
 80189be:	3301      	adds	r3, #1
 80189c0:	e7c5      	b.n	801894e <__lshift+0x4a>
 80189c2:	3904      	subs	r1, #4
 80189c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80189c8:	f841 2f04 	str.w	r2, [r1, #4]!
 80189cc:	459c      	cmp	ip, r3
 80189ce:	d8f9      	bhi.n	80189c4 <__lshift+0xc0>
 80189d0:	e7ea      	b.n	80189a8 <__lshift+0xa4>
 80189d2:	bf00      	nop
 80189d4:	0801bac4 	.word	0x0801bac4
 80189d8:	0801bad5 	.word	0x0801bad5

080189dc <__mcmp>:
 80189dc:	690a      	ldr	r2, [r1, #16]
 80189de:	4603      	mov	r3, r0
 80189e0:	6900      	ldr	r0, [r0, #16]
 80189e2:	1a80      	subs	r0, r0, r2
 80189e4:	b530      	push	{r4, r5, lr}
 80189e6:	d10e      	bne.n	8018a06 <__mcmp+0x2a>
 80189e8:	3314      	adds	r3, #20
 80189ea:	3114      	adds	r1, #20
 80189ec:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80189f0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80189f4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80189f8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80189fc:	4295      	cmp	r5, r2
 80189fe:	d003      	beq.n	8018a08 <__mcmp+0x2c>
 8018a00:	d205      	bcs.n	8018a0e <__mcmp+0x32>
 8018a02:	f04f 30ff 	mov.w	r0, #4294967295
 8018a06:	bd30      	pop	{r4, r5, pc}
 8018a08:	42a3      	cmp	r3, r4
 8018a0a:	d3f3      	bcc.n	80189f4 <__mcmp+0x18>
 8018a0c:	e7fb      	b.n	8018a06 <__mcmp+0x2a>
 8018a0e:	2001      	movs	r0, #1
 8018a10:	e7f9      	b.n	8018a06 <__mcmp+0x2a>
	...

08018a14 <__mdiff>:
 8018a14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018a18:	4689      	mov	r9, r1
 8018a1a:	4606      	mov	r6, r0
 8018a1c:	4611      	mov	r1, r2
 8018a1e:	4648      	mov	r0, r9
 8018a20:	4614      	mov	r4, r2
 8018a22:	f7ff ffdb 	bl	80189dc <__mcmp>
 8018a26:	1e05      	subs	r5, r0, #0
 8018a28:	d112      	bne.n	8018a50 <__mdiff+0x3c>
 8018a2a:	4629      	mov	r1, r5
 8018a2c:	4630      	mov	r0, r6
 8018a2e:	f7ff fd63 	bl	80184f8 <_Balloc>
 8018a32:	4602      	mov	r2, r0
 8018a34:	b928      	cbnz	r0, 8018a42 <__mdiff+0x2e>
 8018a36:	4b3f      	ldr	r3, [pc, #252]	@ (8018b34 <__mdiff+0x120>)
 8018a38:	f240 2137 	movw	r1, #567	@ 0x237
 8018a3c:	483e      	ldr	r0, [pc, #248]	@ (8018b38 <__mdiff+0x124>)
 8018a3e:	f000 fae9 	bl	8019014 <__assert_func>
 8018a42:	2301      	movs	r3, #1
 8018a44:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8018a48:	4610      	mov	r0, r2
 8018a4a:	b003      	add	sp, #12
 8018a4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018a50:	bfbc      	itt	lt
 8018a52:	464b      	movlt	r3, r9
 8018a54:	46a1      	movlt	r9, r4
 8018a56:	4630      	mov	r0, r6
 8018a58:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8018a5c:	bfba      	itte	lt
 8018a5e:	461c      	movlt	r4, r3
 8018a60:	2501      	movlt	r5, #1
 8018a62:	2500      	movge	r5, #0
 8018a64:	f7ff fd48 	bl	80184f8 <_Balloc>
 8018a68:	4602      	mov	r2, r0
 8018a6a:	b918      	cbnz	r0, 8018a74 <__mdiff+0x60>
 8018a6c:	4b31      	ldr	r3, [pc, #196]	@ (8018b34 <__mdiff+0x120>)
 8018a6e:	f240 2145 	movw	r1, #581	@ 0x245
 8018a72:	e7e3      	b.n	8018a3c <__mdiff+0x28>
 8018a74:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8018a78:	6926      	ldr	r6, [r4, #16]
 8018a7a:	60c5      	str	r5, [r0, #12]
 8018a7c:	f109 0310 	add.w	r3, r9, #16
 8018a80:	f109 0514 	add.w	r5, r9, #20
 8018a84:	f104 0e14 	add.w	lr, r4, #20
 8018a88:	f100 0b14 	add.w	fp, r0, #20
 8018a8c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8018a90:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8018a94:	9301      	str	r3, [sp, #4]
 8018a96:	46d9      	mov	r9, fp
 8018a98:	f04f 0c00 	mov.w	ip, #0
 8018a9c:	9b01      	ldr	r3, [sp, #4]
 8018a9e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8018aa2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8018aa6:	9301      	str	r3, [sp, #4]
 8018aa8:	fa1f f38a 	uxth.w	r3, sl
 8018aac:	4619      	mov	r1, r3
 8018aae:	b283      	uxth	r3, r0
 8018ab0:	1acb      	subs	r3, r1, r3
 8018ab2:	0c00      	lsrs	r0, r0, #16
 8018ab4:	4463      	add	r3, ip
 8018ab6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8018aba:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8018abe:	b29b      	uxth	r3, r3
 8018ac0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8018ac4:	4576      	cmp	r6, lr
 8018ac6:	f849 3b04 	str.w	r3, [r9], #4
 8018aca:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8018ace:	d8e5      	bhi.n	8018a9c <__mdiff+0x88>
 8018ad0:	1b33      	subs	r3, r6, r4
 8018ad2:	3b15      	subs	r3, #21
 8018ad4:	f023 0303 	bic.w	r3, r3, #3
 8018ad8:	3415      	adds	r4, #21
 8018ada:	3304      	adds	r3, #4
 8018adc:	42a6      	cmp	r6, r4
 8018ade:	bf38      	it	cc
 8018ae0:	2304      	movcc	r3, #4
 8018ae2:	441d      	add	r5, r3
 8018ae4:	445b      	add	r3, fp
 8018ae6:	461e      	mov	r6, r3
 8018ae8:	462c      	mov	r4, r5
 8018aea:	4544      	cmp	r4, r8
 8018aec:	d30e      	bcc.n	8018b0c <__mdiff+0xf8>
 8018aee:	f108 0103 	add.w	r1, r8, #3
 8018af2:	1b49      	subs	r1, r1, r5
 8018af4:	f021 0103 	bic.w	r1, r1, #3
 8018af8:	3d03      	subs	r5, #3
 8018afa:	45a8      	cmp	r8, r5
 8018afc:	bf38      	it	cc
 8018afe:	2100      	movcc	r1, #0
 8018b00:	440b      	add	r3, r1
 8018b02:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8018b06:	b191      	cbz	r1, 8018b2e <__mdiff+0x11a>
 8018b08:	6117      	str	r7, [r2, #16]
 8018b0a:	e79d      	b.n	8018a48 <__mdiff+0x34>
 8018b0c:	f854 1b04 	ldr.w	r1, [r4], #4
 8018b10:	46e6      	mov	lr, ip
 8018b12:	0c08      	lsrs	r0, r1, #16
 8018b14:	fa1c fc81 	uxtah	ip, ip, r1
 8018b18:	4471      	add	r1, lr
 8018b1a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8018b1e:	b289      	uxth	r1, r1
 8018b20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8018b24:	f846 1b04 	str.w	r1, [r6], #4
 8018b28:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8018b2c:	e7dd      	b.n	8018aea <__mdiff+0xd6>
 8018b2e:	3f01      	subs	r7, #1
 8018b30:	e7e7      	b.n	8018b02 <__mdiff+0xee>
 8018b32:	bf00      	nop
 8018b34:	0801bac4 	.word	0x0801bac4
 8018b38:	0801bad5 	.word	0x0801bad5

08018b3c <__d2b>:
 8018b3c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8018b40:	460f      	mov	r7, r1
 8018b42:	2101      	movs	r1, #1
 8018b44:	ec59 8b10 	vmov	r8, r9, d0
 8018b48:	4616      	mov	r6, r2
 8018b4a:	f7ff fcd5 	bl	80184f8 <_Balloc>
 8018b4e:	4604      	mov	r4, r0
 8018b50:	b930      	cbnz	r0, 8018b60 <__d2b+0x24>
 8018b52:	4602      	mov	r2, r0
 8018b54:	4b23      	ldr	r3, [pc, #140]	@ (8018be4 <__d2b+0xa8>)
 8018b56:	4824      	ldr	r0, [pc, #144]	@ (8018be8 <__d2b+0xac>)
 8018b58:	f240 310f 	movw	r1, #783	@ 0x30f
 8018b5c:	f000 fa5a 	bl	8019014 <__assert_func>
 8018b60:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8018b64:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8018b68:	b10d      	cbz	r5, 8018b6e <__d2b+0x32>
 8018b6a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8018b6e:	9301      	str	r3, [sp, #4]
 8018b70:	f1b8 0300 	subs.w	r3, r8, #0
 8018b74:	d023      	beq.n	8018bbe <__d2b+0x82>
 8018b76:	4668      	mov	r0, sp
 8018b78:	9300      	str	r3, [sp, #0]
 8018b7a:	f7ff fd84 	bl	8018686 <__lo0bits>
 8018b7e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8018b82:	b1d0      	cbz	r0, 8018bba <__d2b+0x7e>
 8018b84:	f1c0 0320 	rsb	r3, r0, #32
 8018b88:	fa02 f303 	lsl.w	r3, r2, r3
 8018b8c:	430b      	orrs	r3, r1
 8018b8e:	40c2      	lsrs	r2, r0
 8018b90:	6163      	str	r3, [r4, #20]
 8018b92:	9201      	str	r2, [sp, #4]
 8018b94:	9b01      	ldr	r3, [sp, #4]
 8018b96:	61a3      	str	r3, [r4, #24]
 8018b98:	2b00      	cmp	r3, #0
 8018b9a:	bf0c      	ite	eq
 8018b9c:	2201      	moveq	r2, #1
 8018b9e:	2202      	movne	r2, #2
 8018ba0:	6122      	str	r2, [r4, #16]
 8018ba2:	b1a5      	cbz	r5, 8018bce <__d2b+0x92>
 8018ba4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8018ba8:	4405      	add	r5, r0
 8018baa:	603d      	str	r5, [r7, #0]
 8018bac:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8018bb0:	6030      	str	r0, [r6, #0]
 8018bb2:	4620      	mov	r0, r4
 8018bb4:	b003      	add	sp, #12
 8018bb6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018bba:	6161      	str	r1, [r4, #20]
 8018bbc:	e7ea      	b.n	8018b94 <__d2b+0x58>
 8018bbe:	a801      	add	r0, sp, #4
 8018bc0:	f7ff fd61 	bl	8018686 <__lo0bits>
 8018bc4:	9b01      	ldr	r3, [sp, #4]
 8018bc6:	6163      	str	r3, [r4, #20]
 8018bc8:	3020      	adds	r0, #32
 8018bca:	2201      	movs	r2, #1
 8018bcc:	e7e8      	b.n	8018ba0 <__d2b+0x64>
 8018bce:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8018bd2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8018bd6:	6038      	str	r0, [r7, #0]
 8018bd8:	6918      	ldr	r0, [r3, #16]
 8018bda:	f7ff fd35 	bl	8018648 <__hi0bits>
 8018bde:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8018be2:	e7e5      	b.n	8018bb0 <__d2b+0x74>
 8018be4:	0801bac4 	.word	0x0801bac4
 8018be8:	0801bad5 	.word	0x0801bad5

08018bec <__ssputs_r>:
 8018bec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018bf0:	688e      	ldr	r6, [r1, #8]
 8018bf2:	461f      	mov	r7, r3
 8018bf4:	42be      	cmp	r6, r7
 8018bf6:	680b      	ldr	r3, [r1, #0]
 8018bf8:	4682      	mov	sl, r0
 8018bfa:	460c      	mov	r4, r1
 8018bfc:	4690      	mov	r8, r2
 8018bfe:	d82d      	bhi.n	8018c5c <__ssputs_r+0x70>
 8018c00:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8018c04:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8018c08:	d026      	beq.n	8018c58 <__ssputs_r+0x6c>
 8018c0a:	6965      	ldr	r5, [r4, #20]
 8018c0c:	6909      	ldr	r1, [r1, #16]
 8018c0e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8018c12:	eba3 0901 	sub.w	r9, r3, r1
 8018c16:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8018c1a:	1c7b      	adds	r3, r7, #1
 8018c1c:	444b      	add	r3, r9
 8018c1e:	106d      	asrs	r5, r5, #1
 8018c20:	429d      	cmp	r5, r3
 8018c22:	bf38      	it	cc
 8018c24:	461d      	movcc	r5, r3
 8018c26:	0553      	lsls	r3, r2, #21
 8018c28:	d527      	bpl.n	8018c7a <__ssputs_r+0x8e>
 8018c2a:	4629      	mov	r1, r5
 8018c2c:	f7ff fbd8 	bl	80183e0 <_malloc_r>
 8018c30:	4606      	mov	r6, r0
 8018c32:	b360      	cbz	r0, 8018c8e <__ssputs_r+0xa2>
 8018c34:	6921      	ldr	r1, [r4, #16]
 8018c36:	464a      	mov	r2, r9
 8018c38:	f7fe fcf7 	bl	801762a <memcpy>
 8018c3c:	89a3      	ldrh	r3, [r4, #12]
 8018c3e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8018c42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018c46:	81a3      	strh	r3, [r4, #12]
 8018c48:	6126      	str	r6, [r4, #16]
 8018c4a:	6165      	str	r5, [r4, #20]
 8018c4c:	444e      	add	r6, r9
 8018c4e:	eba5 0509 	sub.w	r5, r5, r9
 8018c52:	6026      	str	r6, [r4, #0]
 8018c54:	60a5      	str	r5, [r4, #8]
 8018c56:	463e      	mov	r6, r7
 8018c58:	42be      	cmp	r6, r7
 8018c5a:	d900      	bls.n	8018c5e <__ssputs_r+0x72>
 8018c5c:	463e      	mov	r6, r7
 8018c5e:	6820      	ldr	r0, [r4, #0]
 8018c60:	4632      	mov	r2, r6
 8018c62:	4641      	mov	r1, r8
 8018c64:	f7fe fc47 	bl	80174f6 <memmove>
 8018c68:	68a3      	ldr	r3, [r4, #8]
 8018c6a:	1b9b      	subs	r3, r3, r6
 8018c6c:	60a3      	str	r3, [r4, #8]
 8018c6e:	6823      	ldr	r3, [r4, #0]
 8018c70:	4433      	add	r3, r6
 8018c72:	6023      	str	r3, [r4, #0]
 8018c74:	2000      	movs	r0, #0
 8018c76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018c7a:	462a      	mov	r2, r5
 8018c7c:	f000 fa0e 	bl	801909c <_realloc_r>
 8018c80:	4606      	mov	r6, r0
 8018c82:	2800      	cmp	r0, #0
 8018c84:	d1e0      	bne.n	8018c48 <__ssputs_r+0x5c>
 8018c86:	6921      	ldr	r1, [r4, #16]
 8018c88:	4650      	mov	r0, sl
 8018c8a:	f7ff fb35 	bl	80182f8 <_free_r>
 8018c8e:	230c      	movs	r3, #12
 8018c90:	f8ca 3000 	str.w	r3, [sl]
 8018c94:	89a3      	ldrh	r3, [r4, #12]
 8018c96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018c9a:	81a3      	strh	r3, [r4, #12]
 8018c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8018ca0:	e7e9      	b.n	8018c76 <__ssputs_r+0x8a>
	...

08018ca4 <_svfiprintf_r>:
 8018ca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018ca8:	4698      	mov	r8, r3
 8018caa:	898b      	ldrh	r3, [r1, #12]
 8018cac:	061b      	lsls	r3, r3, #24
 8018cae:	b09d      	sub	sp, #116	@ 0x74
 8018cb0:	4607      	mov	r7, r0
 8018cb2:	460d      	mov	r5, r1
 8018cb4:	4614      	mov	r4, r2
 8018cb6:	d510      	bpl.n	8018cda <_svfiprintf_r+0x36>
 8018cb8:	690b      	ldr	r3, [r1, #16]
 8018cba:	b973      	cbnz	r3, 8018cda <_svfiprintf_r+0x36>
 8018cbc:	2140      	movs	r1, #64	@ 0x40
 8018cbe:	f7ff fb8f 	bl	80183e0 <_malloc_r>
 8018cc2:	6028      	str	r0, [r5, #0]
 8018cc4:	6128      	str	r0, [r5, #16]
 8018cc6:	b930      	cbnz	r0, 8018cd6 <_svfiprintf_r+0x32>
 8018cc8:	230c      	movs	r3, #12
 8018cca:	603b      	str	r3, [r7, #0]
 8018ccc:	f04f 30ff 	mov.w	r0, #4294967295
 8018cd0:	b01d      	add	sp, #116	@ 0x74
 8018cd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018cd6:	2340      	movs	r3, #64	@ 0x40
 8018cd8:	616b      	str	r3, [r5, #20]
 8018cda:	2300      	movs	r3, #0
 8018cdc:	9309      	str	r3, [sp, #36]	@ 0x24
 8018cde:	2320      	movs	r3, #32
 8018ce0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8018ce4:	f8cd 800c 	str.w	r8, [sp, #12]
 8018ce8:	2330      	movs	r3, #48	@ 0x30
 8018cea:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8018e88 <_svfiprintf_r+0x1e4>
 8018cee:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8018cf2:	f04f 0901 	mov.w	r9, #1
 8018cf6:	4623      	mov	r3, r4
 8018cf8:	469a      	mov	sl, r3
 8018cfa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018cfe:	b10a      	cbz	r2, 8018d04 <_svfiprintf_r+0x60>
 8018d00:	2a25      	cmp	r2, #37	@ 0x25
 8018d02:	d1f9      	bne.n	8018cf8 <_svfiprintf_r+0x54>
 8018d04:	ebba 0b04 	subs.w	fp, sl, r4
 8018d08:	d00b      	beq.n	8018d22 <_svfiprintf_r+0x7e>
 8018d0a:	465b      	mov	r3, fp
 8018d0c:	4622      	mov	r2, r4
 8018d0e:	4629      	mov	r1, r5
 8018d10:	4638      	mov	r0, r7
 8018d12:	f7ff ff6b 	bl	8018bec <__ssputs_r>
 8018d16:	3001      	adds	r0, #1
 8018d18:	f000 80a7 	beq.w	8018e6a <_svfiprintf_r+0x1c6>
 8018d1c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018d1e:	445a      	add	r2, fp
 8018d20:	9209      	str	r2, [sp, #36]	@ 0x24
 8018d22:	f89a 3000 	ldrb.w	r3, [sl]
 8018d26:	2b00      	cmp	r3, #0
 8018d28:	f000 809f 	beq.w	8018e6a <_svfiprintf_r+0x1c6>
 8018d2c:	2300      	movs	r3, #0
 8018d2e:	f04f 32ff 	mov.w	r2, #4294967295
 8018d32:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018d36:	f10a 0a01 	add.w	sl, sl, #1
 8018d3a:	9304      	str	r3, [sp, #16]
 8018d3c:	9307      	str	r3, [sp, #28]
 8018d3e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8018d42:	931a      	str	r3, [sp, #104]	@ 0x68
 8018d44:	4654      	mov	r4, sl
 8018d46:	2205      	movs	r2, #5
 8018d48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018d4c:	484e      	ldr	r0, [pc, #312]	@ (8018e88 <_svfiprintf_r+0x1e4>)
 8018d4e:	f7e7 fa67 	bl	8000220 <memchr>
 8018d52:	9a04      	ldr	r2, [sp, #16]
 8018d54:	b9d8      	cbnz	r0, 8018d8e <_svfiprintf_r+0xea>
 8018d56:	06d0      	lsls	r0, r2, #27
 8018d58:	bf44      	itt	mi
 8018d5a:	2320      	movmi	r3, #32
 8018d5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018d60:	0711      	lsls	r1, r2, #28
 8018d62:	bf44      	itt	mi
 8018d64:	232b      	movmi	r3, #43	@ 0x2b
 8018d66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018d6a:	f89a 3000 	ldrb.w	r3, [sl]
 8018d6e:	2b2a      	cmp	r3, #42	@ 0x2a
 8018d70:	d015      	beq.n	8018d9e <_svfiprintf_r+0xfa>
 8018d72:	9a07      	ldr	r2, [sp, #28]
 8018d74:	4654      	mov	r4, sl
 8018d76:	2000      	movs	r0, #0
 8018d78:	f04f 0c0a 	mov.w	ip, #10
 8018d7c:	4621      	mov	r1, r4
 8018d7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018d82:	3b30      	subs	r3, #48	@ 0x30
 8018d84:	2b09      	cmp	r3, #9
 8018d86:	d94b      	bls.n	8018e20 <_svfiprintf_r+0x17c>
 8018d88:	b1b0      	cbz	r0, 8018db8 <_svfiprintf_r+0x114>
 8018d8a:	9207      	str	r2, [sp, #28]
 8018d8c:	e014      	b.n	8018db8 <_svfiprintf_r+0x114>
 8018d8e:	eba0 0308 	sub.w	r3, r0, r8
 8018d92:	fa09 f303 	lsl.w	r3, r9, r3
 8018d96:	4313      	orrs	r3, r2
 8018d98:	9304      	str	r3, [sp, #16]
 8018d9a:	46a2      	mov	sl, r4
 8018d9c:	e7d2      	b.n	8018d44 <_svfiprintf_r+0xa0>
 8018d9e:	9b03      	ldr	r3, [sp, #12]
 8018da0:	1d19      	adds	r1, r3, #4
 8018da2:	681b      	ldr	r3, [r3, #0]
 8018da4:	9103      	str	r1, [sp, #12]
 8018da6:	2b00      	cmp	r3, #0
 8018da8:	bfbb      	ittet	lt
 8018daa:	425b      	neglt	r3, r3
 8018dac:	f042 0202 	orrlt.w	r2, r2, #2
 8018db0:	9307      	strge	r3, [sp, #28]
 8018db2:	9307      	strlt	r3, [sp, #28]
 8018db4:	bfb8      	it	lt
 8018db6:	9204      	strlt	r2, [sp, #16]
 8018db8:	7823      	ldrb	r3, [r4, #0]
 8018dba:	2b2e      	cmp	r3, #46	@ 0x2e
 8018dbc:	d10a      	bne.n	8018dd4 <_svfiprintf_r+0x130>
 8018dbe:	7863      	ldrb	r3, [r4, #1]
 8018dc0:	2b2a      	cmp	r3, #42	@ 0x2a
 8018dc2:	d132      	bne.n	8018e2a <_svfiprintf_r+0x186>
 8018dc4:	9b03      	ldr	r3, [sp, #12]
 8018dc6:	1d1a      	adds	r2, r3, #4
 8018dc8:	681b      	ldr	r3, [r3, #0]
 8018dca:	9203      	str	r2, [sp, #12]
 8018dcc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8018dd0:	3402      	adds	r4, #2
 8018dd2:	9305      	str	r3, [sp, #20]
 8018dd4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8018e98 <_svfiprintf_r+0x1f4>
 8018dd8:	7821      	ldrb	r1, [r4, #0]
 8018dda:	2203      	movs	r2, #3
 8018ddc:	4650      	mov	r0, sl
 8018dde:	f7e7 fa1f 	bl	8000220 <memchr>
 8018de2:	b138      	cbz	r0, 8018df4 <_svfiprintf_r+0x150>
 8018de4:	9b04      	ldr	r3, [sp, #16]
 8018de6:	eba0 000a 	sub.w	r0, r0, sl
 8018dea:	2240      	movs	r2, #64	@ 0x40
 8018dec:	4082      	lsls	r2, r0
 8018dee:	4313      	orrs	r3, r2
 8018df0:	3401      	adds	r4, #1
 8018df2:	9304      	str	r3, [sp, #16]
 8018df4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018df8:	4824      	ldr	r0, [pc, #144]	@ (8018e8c <_svfiprintf_r+0x1e8>)
 8018dfa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8018dfe:	2206      	movs	r2, #6
 8018e00:	f7e7 fa0e 	bl	8000220 <memchr>
 8018e04:	2800      	cmp	r0, #0
 8018e06:	d036      	beq.n	8018e76 <_svfiprintf_r+0x1d2>
 8018e08:	4b21      	ldr	r3, [pc, #132]	@ (8018e90 <_svfiprintf_r+0x1ec>)
 8018e0a:	bb1b      	cbnz	r3, 8018e54 <_svfiprintf_r+0x1b0>
 8018e0c:	9b03      	ldr	r3, [sp, #12]
 8018e0e:	3307      	adds	r3, #7
 8018e10:	f023 0307 	bic.w	r3, r3, #7
 8018e14:	3308      	adds	r3, #8
 8018e16:	9303      	str	r3, [sp, #12]
 8018e18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018e1a:	4433      	add	r3, r6
 8018e1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8018e1e:	e76a      	b.n	8018cf6 <_svfiprintf_r+0x52>
 8018e20:	fb0c 3202 	mla	r2, ip, r2, r3
 8018e24:	460c      	mov	r4, r1
 8018e26:	2001      	movs	r0, #1
 8018e28:	e7a8      	b.n	8018d7c <_svfiprintf_r+0xd8>
 8018e2a:	2300      	movs	r3, #0
 8018e2c:	3401      	adds	r4, #1
 8018e2e:	9305      	str	r3, [sp, #20]
 8018e30:	4619      	mov	r1, r3
 8018e32:	f04f 0c0a 	mov.w	ip, #10
 8018e36:	4620      	mov	r0, r4
 8018e38:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018e3c:	3a30      	subs	r2, #48	@ 0x30
 8018e3e:	2a09      	cmp	r2, #9
 8018e40:	d903      	bls.n	8018e4a <_svfiprintf_r+0x1a6>
 8018e42:	2b00      	cmp	r3, #0
 8018e44:	d0c6      	beq.n	8018dd4 <_svfiprintf_r+0x130>
 8018e46:	9105      	str	r1, [sp, #20]
 8018e48:	e7c4      	b.n	8018dd4 <_svfiprintf_r+0x130>
 8018e4a:	fb0c 2101 	mla	r1, ip, r1, r2
 8018e4e:	4604      	mov	r4, r0
 8018e50:	2301      	movs	r3, #1
 8018e52:	e7f0      	b.n	8018e36 <_svfiprintf_r+0x192>
 8018e54:	ab03      	add	r3, sp, #12
 8018e56:	9300      	str	r3, [sp, #0]
 8018e58:	462a      	mov	r2, r5
 8018e5a:	4b0e      	ldr	r3, [pc, #56]	@ (8018e94 <_svfiprintf_r+0x1f0>)
 8018e5c:	a904      	add	r1, sp, #16
 8018e5e:	4638      	mov	r0, r7
 8018e60:	f7fd fe36 	bl	8016ad0 <_printf_float>
 8018e64:	1c42      	adds	r2, r0, #1
 8018e66:	4606      	mov	r6, r0
 8018e68:	d1d6      	bne.n	8018e18 <_svfiprintf_r+0x174>
 8018e6a:	89ab      	ldrh	r3, [r5, #12]
 8018e6c:	065b      	lsls	r3, r3, #25
 8018e6e:	f53f af2d 	bmi.w	8018ccc <_svfiprintf_r+0x28>
 8018e72:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8018e74:	e72c      	b.n	8018cd0 <_svfiprintf_r+0x2c>
 8018e76:	ab03      	add	r3, sp, #12
 8018e78:	9300      	str	r3, [sp, #0]
 8018e7a:	462a      	mov	r2, r5
 8018e7c:	4b05      	ldr	r3, [pc, #20]	@ (8018e94 <_svfiprintf_r+0x1f0>)
 8018e7e:	a904      	add	r1, sp, #16
 8018e80:	4638      	mov	r0, r7
 8018e82:	f7fe f8bd 	bl	8017000 <_printf_i>
 8018e86:	e7ed      	b.n	8018e64 <_svfiprintf_r+0x1c0>
 8018e88:	0801bb2e 	.word	0x0801bb2e
 8018e8c:	0801bb38 	.word	0x0801bb38
 8018e90:	08016ad1 	.word	0x08016ad1
 8018e94:	08018bed 	.word	0x08018bed
 8018e98:	0801bb34 	.word	0x0801bb34

08018e9c <__sflush_r>:
 8018e9c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8018ea0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018ea4:	0716      	lsls	r6, r2, #28
 8018ea6:	4605      	mov	r5, r0
 8018ea8:	460c      	mov	r4, r1
 8018eaa:	d454      	bmi.n	8018f56 <__sflush_r+0xba>
 8018eac:	684b      	ldr	r3, [r1, #4]
 8018eae:	2b00      	cmp	r3, #0
 8018eb0:	dc02      	bgt.n	8018eb8 <__sflush_r+0x1c>
 8018eb2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8018eb4:	2b00      	cmp	r3, #0
 8018eb6:	dd48      	ble.n	8018f4a <__sflush_r+0xae>
 8018eb8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8018eba:	2e00      	cmp	r6, #0
 8018ebc:	d045      	beq.n	8018f4a <__sflush_r+0xae>
 8018ebe:	2300      	movs	r3, #0
 8018ec0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8018ec4:	682f      	ldr	r7, [r5, #0]
 8018ec6:	6a21      	ldr	r1, [r4, #32]
 8018ec8:	602b      	str	r3, [r5, #0]
 8018eca:	d030      	beq.n	8018f2e <__sflush_r+0x92>
 8018ecc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8018ece:	89a3      	ldrh	r3, [r4, #12]
 8018ed0:	0759      	lsls	r1, r3, #29
 8018ed2:	d505      	bpl.n	8018ee0 <__sflush_r+0x44>
 8018ed4:	6863      	ldr	r3, [r4, #4]
 8018ed6:	1ad2      	subs	r2, r2, r3
 8018ed8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8018eda:	b10b      	cbz	r3, 8018ee0 <__sflush_r+0x44>
 8018edc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8018ede:	1ad2      	subs	r2, r2, r3
 8018ee0:	2300      	movs	r3, #0
 8018ee2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8018ee4:	6a21      	ldr	r1, [r4, #32]
 8018ee6:	4628      	mov	r0, r5
 8018ee8:	47b0      	blx	r6
 8018eea:	1c43      	adds	r3, r0, #1
 8018eec:	89a3      	ldrh	r3, [r4, #12]
 8018eee:	d106      	bne.n	8018efe <__sflush_r+0x62>
 8018ef0:	6829      	ldr	r1, [r5, #0]
 8018ef2:	291d      	cmp	r1, #29
 8018ef4:	d82b      	bhi.n	8018f4e <__sflush_r+0xb2>
 8018ef6:	4a2a      	ldr	r2, [pc, #168]	@ (8018fa0 <__sflush_r+0x104>)
 8018ef8:	40ca      	lsrs	r2, r1
 8018efa:	07d6      	lsls	r6, r2, #31
 8018efc:	d527      	bpl.n	8018f4e <__sflush_r+0xb2>
 8018efe:	2200      	movs	r2, #0
 8018f00:	6062      	str	r2, [r4, #4]
 8018f02:	04d9      	lsls	r1, r3, #19
 8018f04:	6922      	ldr	r2, [r4, #16]
 8018f06:	6022      	str	r2, [r4, #0]
 8018f08:	d504      	bpl.n	8018f14 <__sflush_r+0x78>
 8018f0a:	1c42      	adds	r2, r0, #1
 8018f0c:	d101      	bne.n	8018f12 <__sflush_r+0x76>
 8018f0e:	682b      	ldr	r3, [r5, #0]
 8018f10:	b903      	cbnz	r3, 8018f14 <__sflush_r+0x78>
 8018f12:	6560      	str	r0, [r4, #84]	@ 0x54
 8018f14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8018f16:	602f      	str	r7, [r5, #0]
 8018f18:	b1b9      	cbz	r1, 8018f4a <__sflush_r+0xae>
 8018f1a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8018f1e:	4299      	cmp	r1, r3
 8018f20:	d002      	beq.n	8018f28 <__sflush_r+0x8c>
 8018f22:	4628      	mov	r0, r5
 8018f24:	f7ff f9e8 	bl	80182f8 <_free_r>
 8018f28:	2300      	movs	r3, #0
 8018f2a:	6363      	str	r3, [r4, #52]	@ 0x34
 8018f2c:	e00d      	b.n	8018f4a <__sflush_r+0xae>
 8018f2e:	2301      	movs	r3, #1
 8018f30:	4628      	mov	r0, r5
 8018f32:	47b0      	blx	r6
 8018f34:	4602      	mov	r2, r0
 8018f36:	1c50      	adds	r0, r2, #1
 8018f38:	d1c9      	bne.n	8018ece <__sflush_r+0x32>
 8018f3a:	682b      	ldr	r3, [r5, #0]
 8018f3c:	2b00      	cmp	r3, #0
 8018f3e:	d0c6      	beq.n	8018ece <__sflush_r+0x32>
 8018f40:	2b1d      	cmp	r3, #29
 8018f42:	d001      	beq.n	8018f48 <__sflush_r+0xac>
 8018f44:	2b16      	cmp	r3, #22
 8018f46:	d11e      	bne.n	8018f86 <__sflush_r+0xea>
 8018f48:	602f      	str	r7, [r5, #0]
 8018f4a:	2000      	movs	r0, #0
 8018f4c:	e022      	b.n	8018f94 <__sflush_r+0xf8>
 8018f4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018f52:	b21b      	sxth	r3, r3
 8018f54:	e01b      	b.n	8018f8e <__sflush_r+0xf2>
 8018f56:	690f      	ldr	r7, [r1, #16]
 8018f58:	2f00      	cmp	r7, #0
 8018f5a:	d0f6      	beq.n	8018f4a <__sflush_r+0xae>
 8018f5c:	0793      	lsls	r3, r2, #30
 8018f5e:	680e      	ldr	r6, [r1, #0]
 8018f60:	bf08      	it	eq
 8018f62:	694b      	ldreq	r3, [r1, #20]
 8018f64:	600f      	str	r7, [r1, #0]
 8018f66:	bf18      	it	ne
 8018f68:	2300      	movne	r3, #0
 8018f6a:	eba6 0807 	sub.w	r8, r6, r7
 8018f6e:	608b      	str	r3, [r1, #8]
 8018f70:	f1b8 0f00 	cmp.w	r8, #0
 8018f74:	dde9      	ble.n	8018f4a <__sflush_r+0xae>
 8018f76:	6a21      	ldr	r1, [r4, #32]
 8018f78:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8018f7a:	4643      	mov	r3, r8
 8018f7c:	463a      	mov	r2, r7
 8018f7e:	4628      	mov	r0, r5
 8018f80:	47b0      	blx	r6
 8018f82:	2800      	cmp	r0, #0
 8018f84:	dc08      	bgt.n	8018f98 <__sflush_r+0xfc>
 8018f86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018f8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018f8e:	81a3      	strh	r3, [r4, #12]
 8018f90:	f04f 30ff 	mov.w	r0, #4294967295
 8018f94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018f98:	4407      	add	r7, r0
 8018f9a:	eba8 0800 	sub.w	r8, r8, r0
 8018f9e:	e7e7      	b.n	8018f70 <__sflush_r+0xd4>
 8018fa0:	20400001 	.word	0x20400001

08018fa4 <_fflush_r>:
 8018fa4:	b538      	push	{r3, r4, r5, lr}
 8018fa6:	690b      	ldr	r3, [r1, #16]
 8018fa8:	4605      	mov	r5, r0
 8018faa:	460c      	mov	r4, r1
 8018fac:	b913      	cbnz	r3, 8018fb4 <_fflush_r+0x10>
 8018fae:	2500      	movs	r5, #0
 8018fb0:	4628      	mov	r0, r5
 8018fb2:	bd38      	pop	{r3, r4, r5, pc}
 8018fb4:	b118      	cbz	r0, 8018fbe <_fflush_r+0x1a>
 8018fb6:	6a03      	ldr	r3, [r0, #32]
 8018fb8:	b90b      	cbnz	r3, 8018fbe <_fflush_r+0x1a>
 8018fba:	f7fe f9cb 	bl	8017354 <__sinit>
 8018fbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018fc2:	2b00      	cmp	r3, #0
 8018fc4:	d0f3      	beq.n	8018fae <_fflush_r+0xa>
 8018fc6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8018fc8:	07d0      	lsls	r0, r2, #31
 8018fca:	d404      	bmi.n	8018fd6 <_fflush_r+0x32>
 8018fcc:	0599      	lsls	r1, r3, #22
 8018fce:	d402      	bmi.n	8018fd6 <_fflush_r+0x32>
 8018fd0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8018fd2:	f7fe fb28 	bl	8017626 <__retarget_lock_acquire_recursive>
 8018fd6:	4628      	mov	r0, r5
 8018fd8:	4621      	mov	r1, r4
 8018fda:	f7ff ff5f 	bl	8018e9c <__sflush_r>
 8018fde:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8018fe0:	07da      	lsls	r2, r3, #31
 8018fe2:	4605      	mov	r5, r0
 8018fe4:	d4e4      	bmi.n	8018fb0 <_fflush_r+0xc>
 8018fe6:	89a3      	ldrh	r3, [r4, #12]
 8018fe8:	059b      	lsls	r3, r3, #22
 8018fea:	d4e1      	bmi.n	8018fb0 <_fflush_r+0xc>
 8018fec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8018fee:	f7fe fb1b 	bl	8017628 <__retarget_lock_release_recursive>
 8018ff2:	e7dd      	b.n	8018fb0 <_fflush_r+0xc>

08018ff4 <_sbrk_r>:
 8018ff4:	b538      	push	{r3, r4, r5, lr}
 8018ff6:	4d06      	ldr	r5, [pc, #24]	@ (8019010 <_sbrk_r+0x1c>)
 8018ff8:	2300      	movs	r3, #0
 8018ffa:	4604      	mov	r4, r0
 8018ffc:	4608      	mov	r0, r1
 8018ffe:	602b      	str	r3, [r5, #0]
 8019000:	f7eb f944 	bl	800428c <_sbrk>
 8019004:	1c43      	adds	r3, r0, #1
 8019006:	d102      	bne.n	801900e <_sbrk_r+0x1a>
 8019008:	682b      	ldr	r3, [r5, #0]
 801900a:	b103      	cbz	r3, 801900e <_sbrk_r+0x1a>
 801900c:	6023      	str	r3, [r4, #0]
 801900e:	bd38      	pop	{r3, r4, r5, pc}
 8019010:	20003e00 	.word	0x20003e00

08019014 <__assert_func>:
 8019014:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8019016:	4614      	mov	r4, r2
 8019018:	461a      	mov	r2, r3
 801901a:	4b09      	ldr	r3, [pc, #36]	@ (8019040 <__assert_func+0x2c>)
 801901c:	681b      	ldr	r3, [r3, #0]
 801901e:	4605      	mov	r5, r0
 8019020:	68d8      	ldr	r0, [r3, #12]
 8019022:	b14c      	cbz	r4, 8019038 <__assert_func+0x24>
 8019024:	4b07      	ldr	r3, [pc, #28]	@ (8019044 <__assert_func+0x30>)
 8019026:	9100      	str	r1, [sp, #0]
 8019028:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801902c:	4906      	ldr	r1, [pc, #24]	@ (8019048 <__assert_func+0x34>)
 801902e:	462b      	mov	r3, r5
 8019030:	f000 f870 	bl	8019114 <fiprintf>
 8019034:	f000 f880 	bl	8019138 <abort>
 8019038:	4b04      	ldr	r3, [pc, #16]	@ (801904c <__assert_func+0x38>)
 801903a:	461c      	mov	r4, r3
 801903c:	e7f3      	b.n	8019026 <__assert_func+0x12>
 801903e:	bf00      	nop
 8019040:	200001ac 	.word	0x200001ac
 8019044:	0801bb49 	.word	0x0801bb49
 8019048:	0801bb56 	.word	0x0801bb56
 801904c:	0801bb84 	.word	0x0801bb84

08019050 <_calloc_r>:
 8019050:	b570      	push	{r4, r5, r6, lr}
 8019052:	fba1 5402 	umull	r5, r4, r1, r2
 8019056:	b934      	cbnz	r4, 8019066 <_calloc_r+0x16>
 8019058:	4629      	mov	r1, r5
 801905a:	f7ff f9c1 	bl	80183e0 <_malloc_r>
 801905e:	4606      	mov	r6, r0
 8019060:	b928      	cbnz	r0, 801906e <_calloc_r+0x1e>
 8019062:	4630      	mov	r0, r6
 8019064:	bd70      	pop	{r4, r5, r6, pc}
 8019066:	220c      	movs	r2, #12
 8019068:	6002      	str	r2, [r0, #0]
 801906a:	2600      	movs	r6, #0
 801906c:	e7f9      	b.n	8019062 <_calloc_r+0x12>
 801906e:	462a      	mov	r2, r5
 8019070:	4621      	mov	r1, r4
 8019072:	f7fe fa5a 	bl	801752a <memset>
 8019076:	e7f4      	b.n	8019062 <_calloc_r+0x12>

08019078 <__ascii_mbtowc>:
 8019078:	b082      	sub	sp, #8
 801907a:	b901      	cbnz	r1, 801907e <__ascii_mbtowc+0x6>
 801907c:	a901      	add	r1, sp, #4
 801907e:	b142      	cbz	r2, 8019092 <__ascii_mbtowc+0x1a>
 8019080:	b14b      	cbz	r3, 8019096 <__ascii_mbtowc+0x1e>
 8019082:	7813      	ldrb	r3, [r2, #0]
 8019084:	600b      	str	r3, [r1, #0]
 8019086:	7812      	ldrb	r2, [r2, #0]
 8019088:	1e10      	subs	r0, r2, #0
 801908a:	bf18      	it	ne
 801908c:	2001      	movne	r0, #1
 801908e:	b002      	add	sp, #8
 8019090:	4770      	bx	lr
 8019092:	4610      	mov	r0, r2
 8019094:	e7fb      	b.n	801908e <__ascii_mbtowc+0x16>
 8019096:	f06f 0001 	mvn.w	r0, #1
 801909a:	e7f8      	b.n	801908e <__ascii_mbtowc+0x16>

0801909c <_realloc_r>:
 801909c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80190a0:	4607      	mov	r7, r0
 80190a2:	4614      	mov	r4, r2
 80190a4:	460d      	mov	r5, r1
 80190a6:	b921      	cbnz	r1, 80190b2 <_realloc_r+0x16>
 80190a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80190ac:	4611      	mov	r1, r2
 80190ae:	f7ff b997 	b.w	80183e0 <_malloc_r>
 80190b2:	b92a      	cbnz	r2, 80190c0 <_realloc_r+0x24>
 80190b4:	f7ff f920 	bl	80182f8 <_free_r>
 80190b8:	4625      	mov	r5, r4
 80190ba:	4628      	mov	r0, r5
 80190bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80190c0:	f000 f841 	bl	8019146 <_malloc_usable_size_r>
 80190c4:	4284      	cmp	r4, r0
 80190c6:	4606      	mov	r6, r0
 80190c8:	d802      	bhi.n	80190d0 <_realloc_r+0x34>
 80190ca:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80190ce:	d8f4      	bhi.n	80190ba <_realloc_r+0x1e>
 80190d0:	4621      	mov	r1, r4
 80190d2:	4638      	mov	r0, r7
 80190d4:	f7ff f984 	bl	80183e0 <_malloc_r>
 80190d8:	4680      	mov	r8, r0
 80190da:	b908      	cbnz	r0, 80190e0 <_realloc_r+0x44>
 80190dc:	4645      	mov	r5, r8
 80190de:	e7ec      	b.n	80190ba <_realloc_r+0x1e>
 80190e0:	42b4      	cmp	r4, r6
 80190e2:	4622      	mov	r2, r4
 80190e4:	4629      	mov	r1, r5
 80190e6:	bf28      	it	cs
 80190e8:	4632      	movcs	r2, r6
 80190ea:	f7fe fa9e 	bl	801762a <memcpy>
 80190ee:	4629      	mov	r1, r5
 80190f0:	4638      	mov	r0, r7
 80190f2:	f7ff f901 	bl	80182f8 <_free_r>
 80190f6:	e7f1      	b.n	80190dc <_realloc_r+0x40>

080190f8 <__ascii_wctomb>:
 80190f8:	4603      	mov	r3, r0
 80190fa:	4608      	mov	r0, r1
 80190fc:	b141      	cbz	r1, 8019110 <__ascii_wctomb+0x18>
 80190fe:	2aff      	cmp	r2, #255	@ 0xff
 8019100:	d904      	bls.n	801910c <__ascii_wctomb+0x14>
 8019102:	228a      	movs	r2, #138	@ 0x8a
 8019104:	601a      	str	r2, [r3, #0]
 8019106:	f04f 30ff 	mov.w	r0, #4294967295
 801910a:	4770      	bx	lr
 801910c:	700a      	strb	r2, [r1, #0]
 801910e:	2001      	movs	r0, #1
 8019110:	4770      	bx	lr
	...

08019114 <fiprintf>:
 8019114:	b40e      	push	{r1, r2, r3}
 8019116:	b503      	push	{r0, r1, lr}
 8019118:	4601      	mov	r1, r0
 801911a:	ab03      	add	r3, sp, #12
 801911c:	4805      	ldr	r0, [pc, #20]	@ (8019134 <fiprintf+0x20>)
 801911e:	f853 2b04 	ldr.w	r2, [r3], #4
 8019122:	6800      	ldr	r0, [r0, #0]
 8019124:	9301      	str	r3, [sp, #4]
 8019126:	f000 f83f 	bl	80191a8 <_vfiprintf_r>
 801912a:	b002      	add	sp, #8
 801912c:	f85d eb04 	ldr.w	lr, [sp], #4
 8019130:	b003      	add	sp, #12
 8019132:	4770      	bx	lr
 8019134:	200001ac 	.word	0x200001ac

08019138 <abort>:
 8019138:	b508      	push	{r3, lr}
 801913a:	2006      	movs	r0, #6
 801913c:	f000 fa08 	bl	8019550 <raise>
 8019140:	2001      	movs	r0, #1
 8019142:	f7eb f82b 	bl	800419c <_exit>

08019146 <_malloc_usable_size_r>:
 8019146:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801914a:	1f18      	subs	r0, r3, #4
 801914c:	2b00      	cmp	r3, #0
 801914e:	bfbc      	itt	lt
 8019150:	580b      	ldrlt	r3, [r1, r0]
 8019152:	18c0      	addlt	r0, r0, r3
 8019154:	4770      	bx	lr

08019156 <__sfputc_r>:
 8019156:	6893      	ldr	r3, [r2, #8]
 8019158:	3b01      	subs	r3, #1
 801915a:	2b00      	cmp	r3, #0
 801915c:	b410      	push	{r4}
 801915e:	6093      	str	r3, [r2, #8]
 8019160:	da08      	bge.n	8019174 <__sfputc_r+0x1e>
 8019162:	6994      	ldr	r4, [r2, #24]
 8019164:	42a3      	cmp	r3, r4
 8019166:	db01      	blt.n	801916c <__sfputc_r+0x16>
 8019168:	290a      	cmp	r1, #10
 801916a:	d103      	bne.n	8019174 <__sfputc_r+0x1e>
 801916c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019170:	f000 b932 	b.w	80193d8 <__swbuf_r>
 8019174:	6813      	ldr	r3, [r2, #0]
 8019176:	1c58      	adds	r0, r3, #1
 8019178:	6010      	str	r0, [r2, #0]
 801917a:	7019      	strb	r1, [r3, #0]
 801917c:	4608      	mov	r0, r1
 801917e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019182:	4770      	bx	lr

08019184 <__sfputs_r>:
 8019184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019186:	4606      	mov	r6, r0
 8019188:	460f      	mov	r7, r1
 801918a:	4614      	mov	r4, r2
 801918c:	18d5      	adds	r5, r2, r3
 801918e:	42ac      	cmp	r4, r5
 8019190:	d101      	bne.n	8019196 <__sfputs_r+0x12>
 8019192:	2000      	movs	r0, #0
 8019194:	e007      	b.n	80191a6 <__sfputs_r+0x22>
 8019196:	f814 1b01 	ldrb.w	r1, [r4], #1
 801919a:	463a      	mov	r2, r7
 801919c:	4630      	mov	r0, r6
 801919e:	f7ff ffda 	bl	8019156 <__sfputc_r>
 80191a2:	1c43      	adds	r3, r0, #1
 80191a4:	d1f3      	bne.n	801918e <__sfputs_r+0xa>
 80191a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080191a8 <_vfiprintf_r>:
 80191a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80191ac:	460d      	mov	r5, r1
 80191ae:	b09d      	sub	sp, #116	@ 0x74
 80191b0:	4614      	mov	r4, r2
 80191b2:	4698      	mov	r8, r3
 80191b4:	4606      	mov	r6, r0
 80191b6:	b118      	cbz	r0, 80191c0 <_vfiprintf_r+0x18>
 80191b8:	6a03      	ldr	r3, [r0, #32]
 80191ba:	b90b      	cbnz	r3, 80191c0 <_vfiprintf_r+0x18>
 80191bc:	f7fe f8ca 	bl	8017354 <__sinit>
 80191c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80191c2:	07d9      	lsls	r1, r3, #31
 80191c4:	d405      	bmi.n	80191d2 <_vfiprintf_r+0x2a>
 80191c6:	89ab      	ldrh	r3, [r5, #12]
 80191c8:	059a      	lsls	r2, r3, #22
 80191ca:	d402      	bmi.n	80191d2 <_vfiprintf_r+0x2a>
 80191cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80191ce:	f7fe fa2a 	bl	8017626 <__retarget_lock_acquire_recursive>
 80191d2:	89ab      	ldrh	r3, [r5, #12]
 80191d4:	071b      	lsls	r3, r3, #28
 80191d6:	d501      	bpl.n	80191dc <_vfiprintf_r+0x34>
 80191d8:	692b      	ldr	r3, [r5, #16]
 80191da:	b99b      	cbnz	r3, 8019204 <_vfiprintf_r+0x5c>
 80191dc:	4629      	mov	r1, r5
 80191de:	4630      	mov	r0, r6
 80191e0:	f000 f938 	bl	8019454 <__swsetup_r>
 80191e4:	b170      	cbz	r0, 8019204 <_vfiprintf_r+0x5c>
 80191e6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80191e8:	07dc      	lsls	r4, r3, #31
 80191ea:	d504      	bpl.n	80191f6 <_vfiprintf_r+0x4e>
 80191ec:	f04f 30ff 	mov.w	r0, #4294967295
 80191f0:	b01d      	add	sp, #116	@ 0x74
 80191f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80191f6:	89ab      	ldrh	r3, [r5, #12]
 80191f8:	0598      	lsls	r0, r3, #22
 80191fa:	d4f7      	bmi.n	80191ec <_vfiprintf_r+0x44>
 80191fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80191fe:	f7fe fa13 	bl	8017628 <__retarget_lock_release_recursive>
 8019202:	e7f3      	b.n	80191ec <_vfiprintf_r+0x44>
 8019204:	2300      	movs	r3, #0
 8019206:	9309      	str	r3, [sp, #36]	@ 0x24
 8019208:	2320      	movs	r3, #32
 801920a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801920e:	f8cd 800c 	str.w	r8, [sp, #12]
 8019212:	2330      	movs	r3, #48	@ 0x30
 8019214:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80193c4 <_vfiprintf_r+0x21c>
 8019218:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801921c:	f04f 0901 	mov.w	r9, #1
 8019220:	4623      	mov	r3, r4
 8019222:	469a      	mov	sl, r3
 8019224:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019228:	b10a      	cbz	r2, 801922e <_vfiprintf_r+0x86>
 801922a:	2a25      	cmp	r2, #37	@ 0x25
 801922c:	d1f9      	bne.n	8019222 <_vfiprintf_r+0x7a>
 801922e:	ebba 0b04 	subs.w	fp, sl, r4
 8019232:	d00b      	beq.n	801924c <_vfiprintf_r+0xa4>
 8019234:	465b      	mov	r3, fp
 8019236:	4622      	mov	r2, r4
 8019238:	4629      	mov	r1, r5
 801923a:	4630      	mov	r0, r6
 801923c:	f7ff ffa2 	bl	8019184 <__sfputs_r>
 8019240:	3001      	adds	r0, #1
 8019242:	f000 80a7 	beq.w	8019394 <_vfiprintf_r+0x1ec>
 8019246:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019248:	445a      	add	r2, fp
 801924a:	9209      	str	r2, [sp, #36]	@ 0x24
 801924c:	f89a 3000 	ldrb.w	r3, [sl]
 8019250:	2b00      	cmp	r3, #0
 8019252:	f000 809f 	beq.w	8019394 <_vfiprintf_r+0x1ec>
 8019256:	2300      	movs	r3, #0
 8019258:	f04f 32ff 	mov.w	r2, #4294967295
 801925c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019260:	f10a 0a01 	add.w	sl, sl, #1
 8019264:	9304      	str	r3, [sp, #16]
 8019266:	9307      	str	r3, [sp, #28]
 8019268:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801926c:	931a      	str	r3, [sp, #104]	@ 0x68
 801926e:	4654      	mov	r4, sl
 8019270:	2205      	movs	r2, #5
 8019272:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019276:	4853      	ldr	r0, [pc, #332]	@ (80193c4 <_vfiprintf_r+0x21c>)
 8019278:	f7e6 ffd2 	bl	8000220 <memchr>
 801927c:	9a04      	ldr	r2, [sp, #16]
 801927e:	b9d8      	cbnz	r0, 80192b8 <_vfiprintf_r+0x110>
 8019280:	06d1      	lsls	r1, r2, #27
 8019282:	bf44      	itt	mi
 8019284:	2320      	movmi	r3, #32
 8019286:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801928a:	0713      	lsls	r3, r2, #28
 801928c:	bf44      	itt	mi
 801928e:	232b      	movmi	r3, #43	@ 0x2b
 8019290:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019294:	f89a 3000 	ldrb.w	r3, [sl]
 8019298:	2b2a      	cmp	r3, #42	@ 0x2a
 801929a:	d015      	beq.n	80192c8 <_vfiprintf_r+0x120>
 801929c:	9a07      	ldr	r2, [sp, #28]
 801929e:	4654      	mov	r4, sl
 80192a0:	2000      	movs	r0, #0
 80192a2:	f04f 0c0a 	mov.w	ip, #10
 80192a6:	4621      	mov	r1, r4
 80192a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80192ac:	3b30      	subs	r3, #48	@ 0x30
 80192ae:	2b09      	cmp	r3, #9
 80192b0:	d94b      	bls.n	801934a <_vfiprintf_r+0x1a2>
 80192b2:	b1b0      	cbz	r0, 80192e2 <_vfiprintf_r+0x13a>
 80192b4:	9207      	str	r2, [sp, #28]
 80192b6:	e014      	b.n	80192e2 <_vfiprintf_r+0x13a>
 80192b8:	eba0 0308 	sub.w	r3, r0, r8
 80192bc:	fa09 f303 	lsl.w	r3, r9, r3
 80192c0:	4313      	orrs	r3, r2
 80192c2:	9304      	str	r3, [sp, #16]
 80192c4:	46a2      	mov	sl, r4
 80192c6:	e7d2      	b.n	801926e <_vfiprintf_r+0xc6>
 80192c8:	9b03      	ldr	r3, [sp, #12]
 80192ca:	1d19      	adds	r1, r3, #4
 80192cc:	681b      	ldr	r3, [r3, #0]
 80192ce:	9103      	str	r1, [sp, #12]
 80192d0:	2b00      	cmp	r3, #0
 80192d2:	bfbb      	ittet	lt
 80192d4:	425b      	neglt	r3, r3
 80192d6:	f042 0202 	orrlt.w	r2, r2, #2
 80192da:	9307      	strge	r3, [sp, #28]
 80192dc:	9307      	strlt	r3, [sp, #28]
 80192de:	bfb8      	it	lt
 80192e0:	9204      	strlt	r2, [sp, #16]
 80192e2:	7823      	ldrb	r3, [r4, #0]
 80192e4:	2b2e      	cmp	r3, #46	@ 0x2e
 80192e6:	d10a      	bne.n	80192fe <_vfiprintf_r+0x156>
 80192e8:	7863      	ldrb	r3, [r4, #1]
 80192ea:	2b2a      	cmp	r3, #42	@ 0x2a
 80192ec:	d132      	bne.n	8019354 <_vfiprintf_r+0x1ac>
 80192ee:	9b03      	ldr	r3, [sp, #12]
 80192f0:	1d1a      	adds	r2, r3, #4
 80192f2:	681b      	ldr	r3, [r3, #0]
 80192f4:	9203      	str	r2, [sp, #12]
 80192f6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80192fa:	3402      	adds	r4, #2
 80192fc:	9305      	str	r3, [sp, #20]
 80192fe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80193d4 <_vfiprintf_r+0x22c>
 8019302:	7821      	ldrb	r1, [r4, #0]
 8019304:	2203      	movs	r2, #3
 8019306:	4650      	mov	r0, sl
 8019308:	f7e6 ff8a 	bl	8000220 <memchr>
 801930c:	b138      	cbz	r0, 801931e <_vfiprintf_r+0x176>
 801930e:	9b04      	ldr	r3, [sp, #16]
 8019310:	eba0 000a 	sub.w	r0, r0, sl
 8019314:	2240      	movs	r2, #64	@ 0x40
 8019316:	4082      	lsls	r2, r0
 8019318:	4313      	orrs	r3, r2
 801931a:	3401      	adds	r4, #1
 801931c:	9304      	str	r3, [sp, #16]
 801931e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019322:	4829      	ldr	r0, [pc, #164]	@ (80193c8 <_vfiprintf_r+0x220>)
 8019324:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8019328:	2206      	movs	r2, #6
 801932a:	f7e6 ff79 	bl	8000220 <memchr>
 801932e:	2800      	cmp	r0, #0
 8019330:	d03f      	beq.n	80193b2 <_vfiprintf_r+0x20a>
 8019332:	4b26      	ldr	r3, [pc, #152]	@ (80193cc <_vfiprintf_r+0x224>)
 8019334:	bb1b      	cbnz	r3, 801937e <_vfiprintf_r+0x1d6>
 8019336:	9b03      	ldr	r3, [sp, #12]
 8019338:	3307      	adds	r3, #7
 801933a:	f023 0307 	bic.w	r3, r3, #7
 801933e:	3308      	adds	r3, #8
 8019340:	9303      	str	r3, [sp, #12]
 8019342:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019344:	443b      	add	r3, r7
 8019346:	9309      	str	r3, [sp, #36]	@ 0x24
 8019348:	e76a      	b.n	8019220 <_vfiprintf_r+0x78>
 801934a:	fb0c 3202 	mla	r2, ip, r2, r3
 801934e:	460c      	mov	r4, r1
 8019350:	2001      	movs	r0, #1
 8019352:	e7a8      	b.n	80192a6 <_vfiprintf_r+0xfe>
 8019354:	2300      	movs	r3, #0
 8019356:	3401      	adds	r4, #1
 8019358:	9305      	str	r3, [sp, #20]
 801935a:	4619      	mov	r1, r3
 801935c:	f04f 0c0a 	mov.w	ip, #10
 8019360:	4620      	mov	r0, r4
 8019362:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019366:	3a30      	subs	r2, #48	@ 0x30
 8019368:	2a09      	cmp	r2, #9
 801936a:	d903      	bls.n	8019374 <_vfiprintf_r+0x1cc>
 801936c:	2b00      	cmp	r3, #0
 801936e:	d0c6      	beq.n	80192fe <_vfiprintf_r+0x156>
 8019370:	9105      	str	r1, [sp, #20]
 8019372:	e7c4      	b.n	80192fe <_vfiprintf_r+0x156>
 8019374:	fb0c 2101 	mla	r1, ip, r1, r2
 8019378:	4604      	mov	r4, r0
 801937a:	2301      	movs	r3, #1
 801937c:	e7f0      	b.n	8019360 <_vfiprintf_r+0x1b8>
 801937e:	ab03      	add	r3, sp, #12
 8019380:	9300      	str	r3, [sp, #0]
 8019382:	462a      	mov	r2, r5
 8019384:	4b12      	ldr	r3, [pc, #72]	@ (80193d0 <_vfiprintf_r+0x228>)
 8019386:	a904      	add	r1, sp, #16
 8019388:	4630      	mov	r0, r6
 801938a:	f7fd fba1 	bl	8016ad0 <_printf_float>
 801938e:	4607      	mov	r7, r0
 8019390:	1c78      	adds	r0, r7, #1
 8019392:	d1d6      	bne.n	8019342 <_vfiprintf_r+0x19a>
 8019394:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019396:	07d9      	lsls	r1, r3, #31
 8019398:	d405      	bmi.n	80193a6 <_vfiprintf_r+0x1fe>
 801939a:	89ab      	ldrh	r3, [r5, #12]
 801939c:	059a      	lsls	r2, r3, #22
 801939e:	d402      	bmi.n	80193a6 <_vfiprintf_r+0x1fe>
 80193a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80193a2:	f7fe f941 	bl	8017628 <__retarget_lock_release_recursive>
 80193a6:	89ab      	ldrh	r3, [r5, #12]
 80193a8:	065b      	lsls	r3, r3, #25
 80193aa:	f53f af1f 	bmi.w	80191ec <_vfiprintf_r+0x44>
 80193ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80193b0:	e71e      	b.n	80191f0 <_vfiprintf_r+0x48>
 80193b2:	ab03      	add	r3, sp, #12
 80193b4:	9300      	str	r3, [sp, #0]
 80193b6:	462a      	mov	r2, r5
 80193b8:	4b05      	ldr	r3, [pc, #20]	@ (80193d0 <_vfiprintf_r+0x228>)
 80193ba:	a904      	add	r1, sp, #16
 80193bc:	4630      	mov	r0, r6
 80193be:	f7fd fe1f 	bl	8017000 <_printf_i>
 80193c2:	e7e4      	b.n	801938e <_vfiprintf_r+0x1e6>
 80193c4:	0801bb2e 	.word	0x0801bb2e
 80193c8:	0801bb38 	.word	0x0801bb38
 80193cc:	08016ad1 	.word	0x08016ad1
 80193d0:	08019185 	.word	0x08019185
 80193d4:	0801bb34 	.word	0x0801bb34

080193d8 <__swbuf_r>:
 80193d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80193da:	460e      	mov	r6, r1
 80193dc:	4614      	mov	r4, r2
 80193de:	4605      	mov	r5, r0
 80193e0:	b118      	cbz	r0, 80193ea <__swbuf_r+0x12>
 80193e2:	6a03      	ldr	r3, [r0, #32]
 80193e4:	b90b      	cbnz	r3, 80193ea <__swbuf_r+0x12>
 80193e6:	f7fd ffb5 	bl	8017354 <__sinit>
 80193ea:	69a3      	ldr	r3, [r4, #24]
 80193ec:	60a3      	str	r3, [r4, #8]
 80193ee:	89a3      	ldrh	r3, [r4, #12]
 80193f0:	071a      	lsls	r2, r3, #28
 80193f2:	d501      	bpl.n	80193f8 <__swbuf_r+0x20>
 80193f4:	6923      	ldr	r3, [r4, #16]
 80193f6:	b943      	cbnz	r3, 801940a <__swbuf_r+0x32>
 80193f8:	4621      	mov	r1, r4
 80193fa:	4628      	mov	r0, r5
 80193fc:	f000 f82a 	bl	8019454 <__swsetup_r>
 8019400:	b118      	cbz	r0, 801940a <__swbuf_r+0x32>
 8019402:	f04f 37ff 	mov.w	r7, #4294967295
 8019406:	4638      	mov	r0, r7
 8019408:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801940a:	6823      	ldr	r3, [r4, #0]
 801940c:	6922      	ldr	r2, [r4, #16]
 801940e:	1a98      	subs	r0, r3, r2
 8019410:	6963      	ldr	r3, [r4, #20]
 8019412:	b2f6      	uxtb	r6, r6
 8019414:	4283      	cmp	r3, r0
 8019416:	4637      	mov	r7, r6
 8019418:	dc05      	bgt.n	8019426 <__swbuf_r+0x4e>
 801941a:	4621      	mov	r1, r4
 801941c:	4628      	mov	r0, r5
 801941e:	f7ff fdc1 	bl	8018fa4 <_fflush_r>
 8019422:	2800      	cmp	r0, #0
 8019424:	d1ed      	bne.n	8019402 <__swbuf_r+0x2a>
 8019426:	68a3      	ldr	r3, [r4, #8]
 8019428:	3b01      	subs	r3, #1
 801942a:	60a3      	str	r3, [r4, #8]
 801942c:	6823      	ldr	r3, [r4, #0]
 801942e:	1c5a      	adds	r2, r3, #1
 8019430:	6022      	str	r2, [r4, #0]
 8019432:	701e      	strb	r6, [r3, #0]
 8019434:	6962      	ldr	r2, [r4, #20]
 8019436:	1c43      	adds	r3, r0, #1
 8019438:	429a      	cmp	r2, r3
 801943a:	d004      	beq.n	8019446 <__swbuf_r+0x6e>
 801943c:	89a3      	ldrh	r3, [r4, #12]
 801943e:	07db      	lsls	r3, r3, #31
 8019440:	d5e1      	bpl.n	8019406 <__swbuf_r+0x2e>
 8019442:	2e0a      	cmp	r6, #10
 8019444:	d1df      	bne.n	8019406 <__swbuf_r+0x2e>
 8019446:	4621      	mov	r1, r4
 8019448:	4628      	mov	r0, r5
 801944a:	f7ff fdab 	bl	8018fa4 <_fflush_r>
 801944e:	2800      	cmp	r0, #0
 8019450:	d0d9      	beq.n	8019406 <__swbuf_r+0x2e>
 8019452:	e7d6      	b.n	8019402 <__swbuf_r+0x2a>

08019454 <__swsetup_r>:
 8019454:	b538      	push	{r3, r4, r5, lr}
 8019456:	4b29      	ldr	r3, [pc, #164]	@ (80194fc <__swsetup_r+0xa8>)
 8019458:	4605      	mov	r5, r0
 801945a:	6818      	ldr	r0, [r3, #0]
 801945c:	460c      	mov	r4, r1
 801945e:	b118      	cbz	r0, 8019468 <__swsetup_r+0x14>
 8019460:	6a03      	ldr	r3, [r0, #32]
 8019462:	b90b      	cbnz	r3, 8019468 <__swsetup_r+0x14>
 8019464:	f7fd ff76 	bl	8017354 <__sinit>
 8019468:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801946c:	0719      	lsls	r1, r3, #28
 801946e:	d422      	bmi.n	80194b6 <__swsetup_r+0x62>
 8019470:	06da      	lsls	r2, r3, #27
 8019472:	d407      	bmi.n	8019484 <__swsetup_r+0x30>
 8019474:	2209      	movs	r2, #9
 8019476:	602a      	str	r2, [r5, #0]
 8019478:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801947c:	81a3      	strh	r3, [r4, #12]
 801947e:	f04f 30ff 	mov.w	r0, #4294967295
 8019482:	e033      	b.n	80194ec <__swsetup_r+0x98>
 8019484:	0758      	lsls	r0, r3, #29
 8019486:	d512      	bpl.n	80194ae <__swsetup_r+0x5a>
 8019488:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801948a:	b141      	cbz	r1, 801949e <__swsetup_r+0x4a>
 801948c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8019490:	4299      	cmp	r1, r3
 8019492:	d002      	beq.n	801949a <__swsetup_r+0x46>
 8019494:	4628      	mov	r0, r5
 8019496:	f7fe ff2f 	bl	80182f8 <_free_r>
 801949a:	2300      	movs	r3, #0
 801949c:	6363      	str	r3, [r4, #52]	@ 0x34
 801949e:	89a3      	ldrh	r3, [r4, #12]
 80194a0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80194a4:	81a3      	strh	r3, [r4, #12]
 80194a6:	2300      	movs	r3, #0
 80194a8:	6063      	str	r3, [r4, #4]
 80194aa:	6923      	ldr	r3, [r4, #16]
 80194ac:	6023      	str	r3, [r4, #0]
 80194ae:	89a3      	ldrh	r3, [r4, #12]
 80194b0:	f043 0308 	orr.w	r3, r3, #8
 80194b4:	81a3      	strh	r3, [r4, #12]
 80194b6:	6923      	ldr	r3, [r4, #16]
 80194b8:	b94b      	cbnz	r3, 80194ce <__swsetup_r+0x7a>
 80194ba:	89a3      	ldrh	r3, [r4, #12]
 80194bc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80194c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80194c4:	d003      	beq.n	80194ce <__swsetup_r+0x7a>
 80194c6:	4621      	mov	r1, r4
 80194c8:	4628      	mov	r0, r5
 80194ca:	f000 f883 	bl	80195d4 <__smakebuf_r>
 80194ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80194d2:	f013 0201 	ands.w	r2, r3, #1
 80194d6:	d00a      	beq.n	80194ee <__swsetup_r+0x9a>
 80194d8:	2200      	movs	r2, #0
 80194da:	60a2      	str	r2, [r4, #8]
 80194dc:	6962      	ldr	r2, [r4, #20]
 80194de:	4252      	negs	r2, r2
 80194e0:	61a2      	str	r2, [r4, #24]
 80194e2:	6922      	ldr	r2, [r4, #16]
 80194e4:	b942      	cbnz	r2, 80194f8 <__swsetup_r+0xa4>
 80194e6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80194ea:	d1c5      	bne.n	8019478 <__swsetup_r+0x24>
 80194ec:	bd38      	pop	{r3, r4, r5, pc}
 80194ee:	0799      	lsls	r1, r3, #30
 80194f0:	bf58      	it	pl
 80194f2:	6962      	ldrpl	r2, [r4, #20]
 80194f4:	60a2      	str	r2, [r4, #8]
 80194f6:	e7f4      	b.n	80194e2 <__swsetup_r+0x8e>
 80194f8:	2000      	movs	r0, #0
 80194fa:	e7f7      	b.n	80194ec <__swsetup_r+0x98>
 80194fc:	200001ac 	.word	0x200001ac

08019500 <_raise_r>:
 8019500:	291f      	cmp	r1, #31
 8019502:	b538      	push	{r3, r4, r5, lr}
 8019504:	4605      	mov	r5, r0
 8019506:	460c      	mov	r4, r1
 8019508:	d904      	bls.n	8019514 <_raise_r+0x14>
 801950a:	2316      	movs	r3, #22
 801950c:	6003      	str	r3, [r0, #0]
 801950e:	f04f 30ff 	mov.w	r0, #4294967295
 8019512:	bd38      	pop	{r3, r4, r5, pc}
 8019514:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8019516:	b112      	cbz	r2, 801951e <_raise_r+0x1e>
 8019518:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801951c:	b94b      	cbnz	r3, 8019532 <_raise_r+0x32>
 801951e:	4628      	mov	r0, r5
 8019520:	f000 f830 	bl	8019584 <_getpid_r>
 8019524:	4622      	mov	r2, r4
 8019526:	4601      	mov	r1, r0
 8019528:	4628      	mov	r0, r5
 801952a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801952e:	f000 b817 	b.w	8019560 <_kill_r>
 8019532:	2b01      	cmp	r3, #1
 8019534:	d00a      	beq.n	801954c <_raise_r+0x4c>
 8019536:	1c59      	adds	r1, r3, #1
 8019538:	d103      	bne.n	8019542 <_raise_r+0x42>
 801953a:	2316      	movs	r3, #22
 801953c:	6003      	str	r3, [r0, #0]
 801953e:	2001      	movs	r0, #1
 8019540:	e7e7      	b.n	8019512 <_raise_r+0x12>
 8019542:	2100      	movs	r1, #0
 8019544:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8019548:	4620      	mov	r0, r4
 801954a:	4798      	blx	r3
 801954c:	2000      	movs	r0, #0
 801954e:	e7e0      	b.n	8019512 <_raise_r+0x12>

08019550 <raise>:
 8019550:	4b02      	ldr	r3, [pc, #8]	@ (801955c <raise+0xc>)
 8019552:	4601      	mov	r1, r0
 8019554:	6818      	ldr	r0, [r3, #0]
 8019556:	f7ff bfd3 	b.w	8019500 <_raise_r>
 801955a:	bf00      	nop
 801955c:	200001ac 	.word	0x200001ac

08019560 <_kill_r>:
 8019560:	b538      	push	{r3, r4, r5, lr}
 8019562:	4d07      	ldr	r5, [pc, #28]	@ (8019580 <_kill_r+0x20>)
 8019564:	2300      	movs	r3, #0
 8019566:	4604      	mov	r4, r0
 8019568:	4608      	mov	r0, r1
 801956a:	4611      	mov	r1, r2
 801956c:	602b      	str	r3, [r5, #0]
 801956e:	f7ea fe05 	bl	800417c <_kill>
 8019572:	1c43      	adds	r3, r0, #1
 8019574:	d102      	bne.n	801957c <_kill_r+0x1c>
 8019576:	682b      	ldr	r3, [r5, #0]
 8019578:	b103      	cbz	r3, 801957c <_kill_r+0x1c>
 801957a:	6023      	str	r3, [r4, #0]
 801957c:	bd38      	pop	{r3, r4, r5, pc}
 801957e:	bf00      	nop
 8019580:	20003e00 	.word	0x20003e00

08019584 <_getpid_r>:
 8019584:	f7ea bdf2 	b.w	800416c <_getpid>

08019588 <__swhatbuf_r>:
 8019588:	b570      	push	{r4, r5, r6, lr}
 801958a:	460c      	mov	r4, r1
 801958c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019590:	2900      	cmp	r1, #0
 8019592:	b096      	sub	sp, #88	@ 0x58
 8019594:	4615      	mov	r5, r2
 8019596:	461e      	mov	r6, r3
 8019598:	da0d      	bge.n	80195b6 <__swhatbuf_r+0x2e>
 801959a:	89a3      	ldrh	r3, [r4, #12]
 801959c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80195a0:	f04f 0100 	mov.w	r1, #0
 80195a4:	bf14      	ite	ne
 80195a6:	2340      	movne	r3, #64	@ 0x40
 80195a8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80195ac:	2000      	movs	r0, #0
 80195ae:	6031      	str	r1, [r6, #0]
 80195b0:	602b      	str	r3, [r5, #0]
 80195b2:	b016      	add	sp, #88	@ 0x58
 80195b4:	bd70      	pop	{r4, r5, r6, pc}
 80195b6:	466a      	mov	r2, sp
 80195b8:	f000 f848 	bl	801964c <_fstat_r>
 80195bc:	2800      	cmp	r0, #0
 80195be:	dbec      	blt.n	801959a <__swhatbuf_r+0x12>
 80195c0:	9901      	ldr	r1, [sp, #4]
 80195c2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80195c6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80195ca:	4259      	negs	r1, r3
 80195cc:	4159      	adcs	r1, r3
 80195ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80195d2:	e7eb      	b.n	80195ac <__swhatbuf_r+0x24>

080195d4 <__smakebuf_r>:
 80195d4:	898b      	ldrh	r3, [r1, #12]
 80195d6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80195d8:	079d      	lsls	r5, r3, #30
 80195da:	4606      	mov	r6, r0
 80195dc:	460c      	mov	r4, r1
 80195de:	d507      	bpl.n	80195f0 <__smakebuf_r+0x1c>
 80195e0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80195e4:	6023      	str	r3, [r4, #0]
 80195e6:	6123      	str	r3, [r4, #16]
 80195e8:	2301      	movs	r3, #1
 80195ea:	6163      	str	r3, [r4, #20]
 80195ec:	b003      	add	sp, #12
 80195ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80195f0:	ab01      	add	r3, sp, #4
 80195f2:	466a      	mov	r2, sp
 80195f4:	f7ff ffc8 	bl	8019588 <__swhatbuf_r>
 80195f8:	9f00      	ldr	r7, [sp, #0]
 80195fa:	4605      	mov	r5, r0
 80195fc:	4639      	mov	r1, r7
 80195fe:	4630      	mov	r0, r6
 8019600:	f7fe feee 	bl	80183e0 <_malloc_r>
 8019604:	b948      	cbnz	r0, 801961a <__smakebuf_r+0x46>
 8019606:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801960a:	059a      	lsls	r2, r3, #22
 801960c:	d4ee      	bmi.n	80195ec <__smakebuf_r+0x18>
 801960e:	f023 0303 	bic.w	r3, r3, #3
 8019612:	f043 0302 	orr.w	r3, r3, #2
 8019616:	81a3      	strh	r3, [r4, #12]
 8019618:	e7e2      	b.n	80195e0 <__smakebuf_r+0xc>
 801961a:	89a3      	ldrh	r3, [r4, #12]
 801961c:	6020      	str	r0, [r4, #0]
 801961e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8019622:	81a3      	strh	r3, [r4, #12]
 8019624:	9b01      	ldr	r3, [sp, #4]
 8019626:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801962a:	b15b      	cbz	r3, 8019644 <__smakebuf_r+0x70>
 801962c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019630:	4630      	mov	r0, r6
 8019632:	f000 f81d 	bl	8019670 <_isatty_r>
 8019636:	b128      	cbz	r0, 8019644 <__smakebuf_r+0x70>
 8019638:	89a3      	ldrh	r3, [r4, #12]
 801963a:	f023 0303 	bic.w	r3, r3, #3
 801963e:	f043 0301 	orr.w	r3, r3, #1
 8019642:	81a3      	strh	r3, [r4, #12]
 8019644:	89a3      	ldrh	r3, [r4, #12]
 8019646:	431d      	orrs	r5, r3
 8019648:	81a5      	strh	r5, [r4, #12]
 801964a:	e7cf      	b.n	80195ec <__smakebuf_r+0x18>

0801964c <_fstat_r>:
 801964c:	b538      	push	{r3, r4, r5, lr}
 801964e:	4d07      	ldr	r5, [pc, #28]	@ (801966c <_fstat_r+0x20>)
 8019650:	2300      	movs	r3, #0
 8019652:	4604      	mov	r4, r0
 8019654:	4608      	mov	r0, r1
 8019656:	4611      	mov	r1, r2
 8019658:	602b      	str	r3, [r5, #0]
 801965a:	f7ea fdef 	bl	800423c <_fstat>
 801965e:	1c43      	adds	r3, r0, #1
 8019660:	d102      	bne.n	8019668 <_fstat_r+0x1c>
 8019662:	682b      	ldr	r3, [r5, #0]
 8019664:	b103      	cbz	r3, 8019668 <_fstat_r+0x1c>
 8019666:	6023      	str	r3, [r4, #0]
 8019668:	bd38      	pop	{r3, r4, r5, pc}
 801966a:	bf00      	nop
 801966c:	20003e00 	.word	0x20003e00

08019670 <_isatty_r>:
 8019670:	b538      	push	{r3, r4, r5, lr}
 8019672:	4d06      	ldr	r5, [pc, #24]	@ (801968c <_isatty_r+0x1c>)
 8019674:	2300      	movs	r3, #0
 8019676:	4604      	mov	r4, r0
 8019678:	4608      	mov	r0, r1
 801967a:	602b      	str	r3, [r5, #0]
 801967c:	f7ea fdee 	bl	800425c <_isatty>
 8019680:	1c43      	adds	r3, r0, #1
 8019682:	d102      	bne.n	801968a <_isatty_r+0x1a>
 8019684:	682b      	ldr	r3, [r5, #0]
 8019686:	b103      	cbz	r3, 801968a <_isatty_r+0x1a>
 8019688:	6023      	str	r3, [r4, #0]
 801968a:	bd38      	pop	{r3, r4, r5, pc}
 801968c:	20003e00 	.word	0x20003e00

08019690 <_init>:
 8019690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019692:	bf00      	nop
 8019694:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019696:	bc08      	pop	{r3}
 8019698:	469e      	mov	lr, r3
 801969a:	4770      	bx	lr

0801969c <_fini>:
 801969c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801969e:	bf00      	nop
 80196a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80196a2:	bc08      	pop	{r3}
 80196a4:	469e      	mov	lr, r3
 80196a6:	4770      	bx	lr
