22:43:03 DEBUG : Logs will be stored at 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/IDE.log'.
22:43:05 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module5\lab5\vitis\temp_xsdb_launch_script.tcl
22:43:05 INFO  : Registering command handlers for Vitis TCF services
22:43:06 INFO  : Platform repository initialization has completed.
22:43:07 INFO  : XSCT server has started successfully.
22:43:08 INFO  : Successfully done setting XSCT server connection channel  
22:43:08 INFO  : plnx-install-location is set to ''
22:43:08 INFO  : Successfully done query RDI_DATADIR 
22:43:08 INFO  : Successfully done setting workspace for the tool. 
22:44:18 INFO  : Result from executing command 'getProjects': toplevel_lab5
22:44:18 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
22:44:19 WARN  : An unexpected exception occurred in the module 'platform project logging'
22:44:19 INFO  : Platform 'toplevel_lab5' is added to custom repositories.
22:44:32 INFO  : Platform 'toplevel_lab5' is added to custom repositories.
19:01:49 INFO  : Hardware specification for platform project 'toplevel_lab5' is updated.
19:02:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
19:02:46 INFO  : 'jtag frequency' command is executed.
19:02:46 INFO  : Context for 'APU' is selected.
19:02:47 INFO  : System reset is completed.
19:02:50 INFO  : 'after 3000' command is executed.
19:02:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
19:02:52 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/bitstream/toplevel_lab5.bit"
19:02:52 INFO  : Context for 'APU' is selected.
19:02:53 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/hw/toplevel_lab5.xsa'.
19:02:53 INFO  : 'configparams force-mem-access 1' command is executed.
19:02:53 INFO  : Context for 'APU' is selected.
19:02:53 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/psinit/ps7_init.tcl' is done.
19:02:53 INFO  : 'ps7_init' command is executed.
19:02:53 INFO  : 'ps7_post_config' command is executed.
19:02:53 INFO  : 'configparams force-mem-access 0' command is executed.
19:02:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/bitstream/toplevel_lab5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/hw/toplevel_lab5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

19:02:53 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module5\lab5\vitis\lab5_system\_ide\scripts\systemdebugger_lab5_system_standalone.tcl'
19:05:04 INFO  : Result from executing command 'getProjects': toplevel_lab5
19:05:04 INFO  : Result from executing command 'getPlatforms': toplevel_lab5|D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/toplevel_lab5.xpfm;xilinx_vck190_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
19:05:05 INFO  : Checking for BSP changes to sync application flags for project 'lab5'...
19:05:53 INFO  : Checking for BSP changes to sync application flags for project 'lab5'...
19:06:29 INFO  : Checking for BSP changes to sync application flags for project 'lab5'...
19:06:54 INFO  : Disconnected from the channel tcfchan#1.
19:06:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
19:06:55 INFO  : 'jtag frequency' command is executed.
19:06:55 INFO  : Context for 'APU' is selected.
19:06:55 INFO  : System reset is completed.
19:06:58 INFO  : 'after 3000' command is executed.
19:06:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
19:07:00 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/bitstream/toplevel_lab5.bit"
19:07:00 INFO  : Context for 'APU' is selected.
19:07:00 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/hw/toplevel_lab5.xsa'.
19:07:00 INFO  : 'configparams force-mem-access 1' command is executed.
19:07:00 INFO  : Context for 'APU' is selected.
19:07:00 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/psinit/ps7_init.tcl' is done.
19:07:00 INFO  : 'ps7_init' command is executed.
19:07:00 INFO  : 'ps7_post_config' command is executed.
19:07:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:01 INFO  : The application 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:07:01 INFO  : 'configparams force-mem-access 0' command is executed.
19:07:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/bitstream/toplevel_lab5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/hw/toplevel_lab5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

19:07:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:01 INFO  : 'con' command is executed.
19:07:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:07:01 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module5\lab5\vitis\lab5_system\_ide\scripts\systemdebugger_lab5_system_standalone.tcl'
19:20:21 INFO  : Checking for BSP changes to sync application flags for project 'lab5'...
19:27:21 INFO  : Hardware specification for platform project 'toplevel_lab5' is updated.
19:32:16 INFO  : Result from executing command 'getProjects': toplevel_lab5
19:32:16 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
19:32:17 INFO  : Checking for BSP changes to sync application flags for project 'lab5'...
19:32:30 INFO  : Disconnected from the channel tcfchan#4.
19:32:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
19:32:30 INFO  : 'jtag frequency' command is executed.
19:32:30 INFO  : Context for 'APU' is selected.
19:32:31 INFO  : System reset is completed.
19:32:34 INFO  : 'after 3000' command is executed.
19:32:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
19:32:36 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/bitstream/toplevel_lab5.bit"
19:32:36 INFO  : Context for 'APU' is selected.
19:32:36 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/hw/toplevel_lab5.xsa'.
19:32:36 INFO  : 'configparams force-mem-access 1' command is executed.
19:32:36 INFO  : Context for 'APU' is selected.
19:32:36 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/psinit/ps7_init.tcl' is done.
19:32:36 INFO  : 'ps7_init' command is executed.
19:32:36 INFO  : 'ps7_post_config' command is executed.
19:32:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:37 INFO  : The application 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:32:37 INFO  : 'configparams force-mem-access 0' command is executed.
19:32:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/bitstream/toplevel_lab5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/hw/toplevel_lab5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

19:32:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:37 INFO  : 'con' command is executed.
19:32:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:32:37 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module5\lab5\vitis\lab5_system\_ide\scripts\systemdebugger_lab5_system_standalone.tcl'
19:33:24 INFO  : Disconnected from the channel tcfchan#8.
19:33:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
19:33:24 INFO  : 'jtag frequency' command is executed.
19:33:24 INFO  : Context for 'APU' is selected.
19:33:24 INFO  : System reset is completed.
19:33:27 INFO  : 'after 3000' command is executed.
19:33:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
19:33:29 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/bitstream/toplevel_lab5.bit"
19:33:29 INFO  : Context for 'APU' is selected.
19:33:29 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/hw/toplevel_lab5.xsa'.
19:33:29 INFO  : 'configparams force-mem-access 1' command is executed.
19:33:29 INFO  : Context for 'APU' is selected.
19:33:29 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/psinit/ps7_init.tcl' is done.
19:33:30 INFO  : 'ps7_init' command is executed.
19:33:30 INFO  : 'ps7_post_config' command is executed.
19:33:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:30 INFO  : The application 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:33:30 INFO  : 'configparams force-mem-access 0' command is executed.
19:33:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/bitstream/toplevel_lab5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/hw/toplevel_lab5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

19:33:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:30 INFO  : 'con' command is executed.
19:33:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:33:30 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module5\lab5\vitis\lab5_system\_ide\scripts\systemdebugger_lab5_system_standalone.tcl'
19:37:39 INFO  : Checking for BSP changes to sync application flags for project 'lab5'...
19:38:02 INFO  : Checking for BSP changes to sync application flags for project 'lab5'...
19:38:25 INFO  : Disconnected from the channel tcfchan#9.
19:38:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
19:38:26 INFO  : 'jtag frequency' command is executed.
19:38:26 INFO  : Context for 'APU' is selected.
19:38:26 INFO  : System reset is completed.
19:38:29 INFO  : 'after 3000' command is executed.
19:38:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
19:38:31 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/bitstream/toplevel_lab5.bit"
19:38:31 INFO  : Context for 'APU' is selected.
19:38:31 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/hw/toplevel_lab5.xsa'.
19:38:31 INFO  : 'configparams force-mem-access 1' command is executed.
19:38:31 INFO  : Context for 'APU' is selected.
19:38:31 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/psinit/ps7_init.tcl' is done.
19:38:31 INFO  : 'ps7_init' command is executed.
19:38:31 INFO  : 'ps7_post_config' command is executed.
19:38:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:32 INFO  : The application 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:38:32 INFO  : 'configparams force-mem-access 0' command is executed.
19:38:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/bitstream/toplevel_lab5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/hw/toplevel_lab5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

19:38:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:32 INFO  : 'con' command is executed.
19:38:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:38:32 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module5\lab5\vitis\lab5_system\_ide\scripts\systemdebugger_lab5_system_standalone.tcl'
19:44:05 INFO  : Disconnected from the channel tcfchan#12.
19:44:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
19:44:05 INFO  : 'jtag frequency' command is executed.
19:44:05 INFO  : Context for 'APU' is selected.
19:44:05 INFO  : System reset is completed.
19:44:08 INFO  : 'after 3000' command is executed.
19:44:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
19:44:10 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/bitstream/toplevel_lab5.bit"
19:44:11 INFO  : Context for 'APU' is selected.
19:44:11 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/hw/toplevel_lab5.xsa'.
19:44:11 INFO  : 'configparams force-mem-access 1' command is executed.
19:44:11 INFO  : Context for 'APU' is selected.
19:44:11 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/psinit/ps7_init.tcl' is done.
19:44:11 INFO  : 'ps7_init' command is executed.
19:44:11 INFO  : 'ps7_post_config' command is executed.
19:44:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:11 INFO  : The application 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:44:11 INFO  : 'configparams force-mem-access 0' command is executed.
19:44:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/bitstream/toplevel_lab5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/hw/toplevel_lab5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

19:44:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:11 INFO  : 'con' command is executed.
19:44:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:44:11 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module5\lab5\vitis\lab5_system\_ide\scripts\systemdebugger_lab5_system_standalone.tcl'
19:45:49 INFO  : Disconnected from the channel tcfchan#13.
19:45:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:45:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
19:45:49 INFO  : 'jtag frequency' command is executed.
19:45:49 INFO  : Context for 'APU' is selected.
19:45:49 INFO  : System reset is completed.
19:45:52 INFO  : 'after 3000' command is executed.
19:45:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
19:45:55 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/bitstream/toplevel_lab5.bit"
19:45:55 INFO  : Context for 'APU' is selected.
19:45:55 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/hw/toplevel_lab5.xsa'.
19:45:55 INFO  : 'configparams force-mem-access 1' command is executed.
19:45:55 INFO  : Context for 'APU' is selected.
19:45:55 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/psinit/ps7_init.tcl' is done.
19:45:55 INFO  : 'ps7_init' command is executed.
19:45:55 INFO  : 'ps7_post_config' command is executed.
19:45:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:55 INFO  : The application 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:45:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:45:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/bitstream/toplevel_lab5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/hw/toplevel_lab5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

19:45:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:55 INFO  : 'con' command is executed.
19:45:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:45:55 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module5\lab5\vitis\lab5_system\_ide\scripts\systemdebugger_lab5_system_standalone.tcl'
19:47:58 INFO  : Result from executing command 'getProjects': toplevel_lab5
19:47:58 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
19:47:59 INFO  : Checking for BSP changes to sync application flags for project 'lab5'...
19:48:14 INFO  : Disconnected from the channel tcfchan#14.
19:48:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
19:48:14 INFO  : 'jtag frequency' command is executed.
19:48:14 INFO  : Context for 'APU' is selected.
19:48:14 INFO  : System reset is completed.
19:48:17 INFO  : 'after 3000' command is executed.
19:48:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
19:48:20 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/bitstream/toplevel_lab5.bit"
19:48:20 INFO  : Context for 'APU' is selected.
19:48:20 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/hw/toplevel_lab5.xsa'.
19:48:20 INFO  : 'configparams force-mem-access 1' command is executed.
19:48:20 INFO  : Context for 'APU' is selected.
19:48:20 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/psinit/ps7_init.tcl' is done.
19:48:20 INFO  : 'ps7_init' command is executed.
19:48:20 INFO  : 'ps7_post_config' command is executed.
19:48:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:20 INFO  : The application 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:48:20 INFO  : 'configparams force-mem-access 0' command is executed.
19:48:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/bitstream/toplevel_lab5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/hw/toplevel_lab5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

19:48:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:20 INFO  : 'con' command is executed.
19:48:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:48:20 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module5\lab5\vitis\lab5_system\_ide\scripts\systemdebugger_lab5_system_standalone.tcl'
19:52:55 INFO  : Checking for BSP changes to sync application flags for project 'lab5'...
19:53:12 INFO  : Disconnected from the channel tcfchan#17.
19:53:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:53:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
19:53:12 INFO  : 'jtag frequency' command is executed.
19:53:12 INFO  : Context for 'APU' is selected.
19:53:12 INFO  : System reset is completed.
19:53:15 INFO  : 'after 3000' command is executed.
19:53:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
19:53:18 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/bitstream/toplevel_lab5.bit"
19:53:18 INFO  : Context for 'APU' is selected.
19:53:18 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/hw/toplevel_lab5.xsa'.
19:53:18 INFO  : 'configparams force-mem-access 1' command is executed.
19:53:18 INFO  : Context for 'APU' is selected.
19:53:18 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/psinit/ps7_init.tcl' is done.
19:53:18 INFO  : 'ps7_init' command is executed.
19:53:18 INFO  : 'ps7_post_config' command is executed.
19:53:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:18 INFO  : The application 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:53:18 INFO  : 'configparams force-mem-access 0' command is executed.
19:53:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/bitstream/toplevel_lab5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/hw/toplevel_lab5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

19:53:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:18 INFO  : 'con' command is executed.
19:53:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:53:18 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module5\lab5\vitis\lab5_system\_ide\scripts\systemdebugger_lab5_system_standalone.tcl'
19:55:29 INFO  : Hardware specification for platform project 'toplevel_lab5' is updated.
19:55:49 INFO  : Result from executing command 'getProjects': toplevel_lab5
19:55:49 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
19:55:50 INFO  : Checking for BSP changes to sync application flags for project 'lab5'...
19:55:57 INFO  : Updating application flags with new BSP settings...
19:55:57 ERROR : Failed to update application flags from BSP for 'lab5'. Reason: null
java.lang.NullPointerException: null
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:761) ~[com.xilinx.sdk.sw_1.0.0.202204140305.jar:?]
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177) ~[com.xilinx.sdx.sw_1.0.0.202204140305.jar:?]
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54) ~[com.xilinx.sdx.sdk.core_1.0.0.202204140305.jar:?]
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46) ~[com.xilinx.sdx.sdk.core_1.0.0.202204140305.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215) ~[com.xilinx.sdx.sdk.core_1.0.0.202204140305.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99) [com.xilinx.sdx.sdk.core_1.0.0.202204140305.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48) [com.xilinx.sdx.sdk.core_1.0.0.202204140305.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91) [com.xilinx.sdk.managedbuilder_1.0.0.202204140305.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40) [com.xilinx.sdk.managedbuilder_1.0.0.202204140305.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) [org.eclipse.core.jobs_3.10.700.v20200106-1020.jar:?]
19:55:57 INFO  : The hardware specification used by project 'lab5' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
19:55:57 INFO  : The file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module5\lab5\vitis\lab5\_ide\bitstream\toplevel_lab5.bit' stored in project is removed.
19:55:57 INFO  : The updated bitstream files are copied from platform to folder 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module5\lab5\vitis\lab5\_ide\bitstream' in project 'lab5'.
19:55:57 INFO  : The file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module5\lab5\vitis\lab5\_ide\psinit\ps7_init.tcl' stored in project is removed.
19:56:03 INFO  : The updated ps init files are copied from platform to folder 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module5\lab5\vitis\lab5\_ide\psinit' in project 'lab5'.
19:56:50 INFO  : Checking for BSP changes to sync application flags for project 'lab5'...
19:56:50 INFO  : Updating application flags with new BSP settings...
19:56:50 ERROR : Failed to update application flags from BSP for 'lab5'. Reason: null
java.lang.NullPointerException: null
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:761) ~[com.xilinx.sdk.sw_1.0.0.202204140305.jar:?]
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177) ~[com.xilinx.sdx.sw_1.0.0.202204140305.jar:?]
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54) ~[com.xilinx.sdx.sdk.core_1.0.0.202204140305.jar:?]
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46) ~[com.xilinx.sdx.sdk.core_1.0.0.202204140305.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215) ~[com.xilinx.sdx.sdk.core_1.0.0.202204140305.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99) [com.xilinx.sdx.sdk.core_1.0.0.202204140305.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48) [com.xilinx.sdx.sdk.core_1.0.0.202204140305.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91) [com.xilinx.sdk.managedbuilder_1.0.0.202204140305.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40) [com.xilinx.sdk.managedbuilder_1.0.0.202204140305.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) [org.eclipse.core.jobs_3.10.700.v20200106-1020.jar:?]
19:57:09 INFO  : Checking for BSP changes to sync application flags for project 'lab5'...
19:57:09 INFO  : Updating application flags with new BSP settings...
19:57:09 ERROR : Failed to update application flags from BSP for 'lab5'. Reason: null
java.lang.NullPointerException: null
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:761) ~[com.xilinx.sdk.sw_1.0.0.202204140305.jar:?]
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177) ~[com.xilinx.sdx.sw_1.0.0.202204140305.jar:?]
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54) ~[com.xilinx.sdx.sdk.core_1.0.0.202204140305.jar:?]
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46) ~[com.xilinx.sdx.sdk.core_1.0.0.202204140305.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215) ~[com.xilinx.sdx.sdk.core_1.0.0.202204140305.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99) [com.xilinx.sdx.sdk.core_1.0.0.202204140305.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48) [com.xilinx.sdx.sdk.core_1.0.0.202204140305.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91) [com.xilinx.sdk.managedbuilder_1.0.0.202204140305.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40) [com.xilinx.sdk.managedbuilder_1.0.0.202204140305.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) [org.eclipse.core.jobs_3.10.700.v20200106-1020.jar:?]
19:57:25 INFO  : Disconnected from the channel tcfchan#19.
19:57:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
19:57:25 INFO  : 'jtag frequency' command is executed.
19:57:25 INFO  : Context for 'APU' is selected.
19:57:25 INFO  : System reset is completed.
19:57:28 INFO  : 'after 3000' command is executed.
19:57:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
19:57:31 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/bitstream/toplevel_lab5.bit"
19:57:31 INFO  : Context for 'APU' is selected.
19:57:31 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/hw/toplevel_lab5.xsa'.
19:57:31 INFO  : 'configparams force-mem-access 1' command is executed.
19:57:31 INFO  : Context for 'APU' is selected.
19:57:31 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/psinit/ps7_init.tcl' is done.
19:57:31 INFO  : 'ps7_init' command is executed.
19:57:31 INFO  : 'ps7_post_config' command is executed.
19:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:31 INFO  : The application 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:57:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:57:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/bitstream/toplevel_lab5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/hw/toplevel_lab5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

19:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:31 INFO  : 'con' command is executed.
19:57:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:57:31 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module5\lab5\vitis\lab5_system\_ide\scripts\systemdebugger_lab5_system_standalone.tcl'
20:40:23 INFO  : Disconnected from the channel tcfchan#22.
21:36:01 DEBUG : Logs will be stored at 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/IDE.log'.
21:36:01 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module5\lab5\vitis\temp_xsdb_launch_script.tcl
21:36:03 INFO  : XSCT server has started successfully.
21:36:03 INFO  : Successfully done setting XSCT server connection channel  
21:36:03 INFO  : plnx-install-location is set to ''
21:36:03 INFO  : Successfully done setting workspace for the tool. 
21:36:04 INFO  : Successfully done query RDI_DATADIR 
21:36:04 INFO  : Registering command handlers for Vitis TCF services
21:36:05 INFO  : Platform repository initialization has completed.
21:36:48 INFO  : Checking for BSP changes to sync application flags for project 'lab5'...
21:36:56 INFO  : Updating application flags with new BSP settings...
21:36:56 INFO  : Successfully updated application flags for project lab5.
21:36:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/hw/toplevel_lab5.xsa is already opened

21:37:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
21:37:06 INFO  : 'jtag frequency' command is executed.
21:37:06 INFO  : Context for 'APU' is selected.
21:37:06 INFO  : System reset is completed.
21:37:09 INFO  : 'after 3000' command is executed.
21:37:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
21:37:12 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/bitstream/toplevel_lab5.bit"
21:37:12 INFO  : Context for 'APU' is selected.
21:37:12 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/hw/toplevel_lab5.xsa'.
21:37:12 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:12 INFO  : Context for 'APU' is selected.
21:37:12 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/psinit/ps7_init.tcl' is done.
21:37:13 INFO  : 'ps7_init' command is executed.
21:37:13 INFO  : 'ps7_post_config' command is executed.
21:37:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:13 INFO  : The application 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:37:13 INFO  : 'configparams force-mem-access 0' command is executed.
21:37:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/bitstream/toplevel_lab5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/hw/toplevel_lab5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

21:37:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:13 INFO  : 'con' command is executed.
21:37:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:37:13 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module5\lab5\vitis\lab5_system\_ide\scripts\systemdebugger_lab5_system_standalone.tcl'
22:05:25 INFO  : Hardware specification for platform project 'toplevel_lab5' is updated.
22:06:04 INFO  : Result from executing command 'getProjects': toplevel_lab5
22:06:04 INFO  : Result from executing command 'getPlatforms': toplevel_lab5|D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/toplevel_lab5.xpfm;xilinx_vck190_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
22:06:05 INFO  : Checking for BSP changes to sync application flags for project 'lab5'...
22:06:13 INFO  : The hardware specification used by project 'lab5' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
22:06:13 INFO  : The file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module5\lab5\vitis\lab5\_ide\bitstream\toplevel_lab5.bit' stored in project is removed.
22:06:14 INFO  : The updated bitstream files are copied from platform to folder 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module5\lab5\vitis\lab5\_ide\bitstream' in project 'lab5'.
22:06:14 INFO  : The file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module5\lab5\vitis\lab5\_ide\psinit\ps7_init.tcl' stored in project is removed.
22:06:20 INFO  : The updated ps init files are copied from platform to folder 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module5\lab5\vitis\lab5\_ide\psinit' in project 'lab5'.
22:06:55 INFO  : Disconnected from the channel tcfchan#2.
22:06:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
22:06:55 INFO  : 'jtag frequency' command is executed.
22:06:55 INFO  : Context for 'APU' is selected.
22:06:55 INFO  : System reset is completed.
22:06:58 INFO  : 'after 3000' command is executed.
22:06:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
22:07:01 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/bitstream/toplevel_lab5.bit"
22:07:01 INFO  : Context for 'APU' is selected.
22:07:01 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/hw/toplevel_lab5.xsa'.
22:07:01 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:01 INFO  : Context for 'APU' is selected.
22:07:01 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/psinit/ps7_init.tcl' is done.
22:07:01 INFO  : 'ps7_init' command is executed.
22:07:01 INFO  : 'ps7_post_config' command is executed.
22:07:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:01 INFO  : The application 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:01 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/bitstream/toplevel_lab5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/hw/toplevel_lab5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:01 INFO  : 'con' command is executed.
22:07:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:07:01 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module5\lab5\vitis\lab5_system\_ide\scripts\systemdebugger_lab5_system_standalone.tcl'
22:10:35 INFO  : Disconnected from the channel tcfchan#5.
22:10:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
22:10:35 INFO  : 'jtag frequency' command is executed.
22:10:35 INFO  : Context for 'APU' is selected.
22:10:35 INFO  : System reset is completed.
22:10:38 INFO  : 'after 3000' command is executed.
22:10:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
22:10:41 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/bitstream/toplevel_lab5.bit"
22:10:41 INFO  : Context for 'APU' is selected.
22:10:41 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/hw/toplevel_lab5.xsa'.
22:10:41 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:41 INFO  : Context for 'APU' is selected.
22:10:41 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/psinit/ps7_init.tcl' is done.
22:10:41 INFO  : 'ps7_init' command is executed.
22:10:41 INFO  : 'ps7_post_config' command is executed.
22:10:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:41 INFO  : The application 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:41 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/bitstream/toplevel_lab5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/hw/toplevel_lab5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:41 INFO  : 'con' command is executed.
22:10:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:10:41 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module5\lab5\vitis\lab5_system\_ide\scripts\systemdebugger_lab5_system_standalone.tcl'
22:25:52 INFO  : Result from executing command 'getProjects': toplevel_lab5
22:25:52 INFO  : Result from executing command 'getPlatforms': toplevel_lab5|D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/toplevel_lab5.xpfm;xilinx_vck190_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
22:25:53 INFO  : Checking for BSP changes to sync application flags for project 'lab5'...
22:26:35 INFO  : Checking for BSP changes to sync application flags for project 'lab5'...
22:27:24 INFO  : Disconnected from the channel tcfchan#6.
22:27:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
22:27:25 INFO  : 'jtag frequency' command is executed.
22:27:25 INFO  : Context for 'APU' is selected.
22:27:25 INFO  : System reset is completed.
22:27:28 INFO  : 'after 3000' command is executed.
22:27:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
22:27:30 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/bitstream/toplevel_lab5.bit"
22:27:30 INFO  : Context for 'APU' is selected.
22:27:30 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/hw/toplevel_lab5.xsa'.
22:27:30 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:30 INFO  : Context for 'APU' is selected.
22:27:30 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/psinit/ps7_init.tcl' is done.
22:27:30 INFO  : 'ps7_init' command is executed.
22:27:30 INFO  : 'ps7_post_config' command is executed.
22:27:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:31 INFO  : The application 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:27:31 INFO  : 'configparams force-mem-access 0' command is executed.
22:27:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/bitstream/toplevel_lab5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/hw/toplevel_lab5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:31 INFO  : 'con' command is executed.
22:27:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:27:31 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module5\lab5\vitis\lab5_system\_ide\scripts\systemdebugger_lab5_system_standalone.tcl'
22:28:41 INFO  : Disconnected from the channel tcfchan#9.
22:28:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
22:28:41 INFO  : 'jtag frequency' command is executed.
22:28:41 INFO  : Context for 'APU' is selected.
22:28:41 INFO  : System reset is completed.
22:28:44 INFO  : 'after 3000' command is executed.
22:28:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
22:28:47 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/bitstream/toplevel_lab5.bit"
22:28:47 INFO  : Context for 'APU' is selected.
22:28:47 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/hw/toplevel_lab5.xsa'.
22:28:47 INFO  : 'configparams force-mem-access 1' command is executed.
22:28:47 INFO  : Context for 'APU' is selected.
22:28:47 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/psinit/ps7_init.tcl' is done.
22:28:47 INFO  : 'ps7_init' command is executed.
22:28:47 INFO  : 'ps7_post_config' command is executed.
22:28:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:47 INFO  : The application 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:28:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:28:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/bitstream/toplevel_lab5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/hw/toplevel_lab5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:28:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:47 INFO  : 'con' command is executed.
22:28:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:28:47 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module5\lab5\vitis\lab5_system\_ide\scripts\systemdebugger_lab5_system_standalone.tcl'
22:32:30 INFO  : Disconnected from the channel tcfchan#10.
22:32:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
22:32:30 INFO  : 'jtag frequency' command is executed.
22:32:31 INFO  : Context for 'APU' is selected.
22:32:31 INFO  : System reset is completed.
22:32:34 INFO  : 'after 3000' command is executed.
22:32:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
22:32:36 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/bitstream/toplevel_lab5.bit"
22:32:36 INFO  : Context for 'APU' is selected.
22:32:36 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/hw/toplevel_lab5.xsa'.
22:32:36 INFO  : 'configparams force-mem-access 1' command is executed.
22:32:36 INFO  : Context for 'APU' is selected.
22:32:36 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/psinit/ps7_init.tcl' is done.
22:32:37 INFO  : 'ps7_init' command is executed.
22:32:37 INFO  : 'ps7_post_config' command is executed.
22:32:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:37 INFO  : The application 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:32:37 INFO  : 'configparams force-mem-access 0' command is executed.
22:32:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/bitstream/toplevel_lab5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/toplevel_lab5/export/toplevel_lab5/hw/toplevel_lab5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:32:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:37 INFO  : 'con' command is executed.
22:32:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:32:37 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module5\lab5\vitis\lab5_system\_ide\scripts\systemdebugger_lab5_system_standalone.tcl'
23:11:44 INFO  : Disconnected from the channel tcfchan#11.
23:20:35 DEBUG : Logs will be stored at 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module5/lab5/vitis/IDE.log'.
23:20:36 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module5\lab5\vitis\temp_xsdb_launch_script.tcl
23:20:38 INFO  : XSCT server has started successfully.
23:20:38 INFO  : plnx-install-location is set to ''
23:20:38 INFO  : Successfully done setting XSCT server connection channel  
23:20:38 INFO  : Successfully done setting workspace for the tool. 
23:20:39 INFO  : Registering command handlers for Vitis TCF services
23:20:39 INFO  : Successfully done query RDI_DATADIR 
23:20:39 INFO  : Platform repository initialization has completed.
23:21:11 INFO  : Projects exported to 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module5\lab5\vitis_export_archive.ide.zip'
