<stg><name>beamformer_top_Pipeline_subcarrier_loop</name>


<trans_list>

<trans id="237" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
newFuncRoot:1 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %out_stream_1_V_data_V, i4 %out_stream_1_V_keep_V, i4 %out_stream_1_V_strb_V, i1 0, i1 %out_stream_1_V_last_V, i1 0, i1 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
newFuncRoot:2 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %out_stream_0_V_data_V, i4 %out_stream_0_V_keep_V, i4 %out_stream_0_V_strb_V, i1 0, i1 %out_stream_0_V_last_V, i1 0, i1 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
newFuncRoot:3 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_stream_1_V_data_V, i4 %in_stream_1_V_keep_V, i4 %in_stream_1_V_strb_V, i1 0, i1 %in_stream_1_V_last_V, i1 0, i1 0, void @empty_4

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
newFuncRoot:4 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_stream_0_V_data_V, i4 %in_stream_0_V_keep_V, i4 %in_stream_0_V_strb_V, i1 0, i1 %in_stream_0_V_last_V, i1 0, i1 0, void @empty_5

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="4" op_3_bw="4" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32" op_22_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %out_stream_1_V_last_V, i4 %out_stream_1_V_strb_V, i4 %out_stream_1_V_keep_V, i32 %out_stream_1_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="4" op_3_bw="4" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32" op_22_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %out_stream_0_V_last_V, i4 %out_stream_0_V_strb_V, i4 %out_stream_0_V_keep_V, i32 %out_stream_0_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="4" op_3_bw="4" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32" op_22_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_stream_1_V_last_V, i4 %in_stream_1_V_strb_V, i4 %in_stream_1_V_keep_V, i32 %in_stream_1_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="4" op_3_bw="4" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32" op_22_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_stream_0_V_last_V, i4 %in_stream_0_V_strb_V, i4 %in_stream_0_V_keep_V, i32 %in_stream_0_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:9 %store_ln137 = store i11 0, i11 %k

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln137 = br void %read_loop

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
read_loop:0 %k_1 = load i11 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
read_loop:1 %icmp_ln137 = icmp_eq  i11 %k_1, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln137"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
read_loop:2 %add_ln137 = add i11 %k_1, i11 1

]]></Node>
<StgValue><ssdm name="add_ln137"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
read_loop:3 %br_ln137 = br i1 %icmp_ln137, void %read_loop.split_ifconv, void %for.end92.exitStub

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="11">
<![CDATA[
read_loop.split_ifconv:0 %zext_ln137 = zext i11 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="41" op_0_bw="41" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1">
<![CDATA[
read_loop.split_ifconv:4 %empty = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %in_stream_0_V_data_V, i4 %in_stream_0_V_keep_V, i4 %in_stream_0_V_strb_V, i1 %in_stream_0_V_last_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="41">
<![CDATA[
read_loop.split_ifconv:5 %s_data = extractvalue i41 %empty

]]></Node>
<StgValue><ssdm name="s_data"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="32">
<![CDATA[
read_loop.split_ifconv:6 %x_re = trunc i32 %s_data

]]></Node>
<StgValue><ssdm name="x_re"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
read_loop.split_ifconv:7 %x_im = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %s_data, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="x_im"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="41" op_0_bw="41" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1">
<![CDATA[
read_loop.split_ifconv:8 %empty_20 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %in_stream_1_V_data_V, i4 %in_stream_1_V_keep_V, i4 %in_stream_1_V_strb_V, i1 %in_stream_1_V_last_V

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="41">
<![CDATA[
read_loop.split_ifconv:9 %s_data_1 = extractvalue i41 %empty_20

]]></Node>
<StgValue><ssdm name="s_data_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="41">
<![CDATA[
read_loop.split_ifconv:10 %s_last = extractvalue i41 %empty_20

]]></Node>
<StgValue><ssdm name="s_last"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="32">
<![CDATA[
read_loop.split_ifconv:11 %x_re_1 = trunc i32 %s_data_1

]]></Node>
<StgValue><ssdm name="x_re_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
read_loop.split_ifconv:12 %x_im_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %s_data_1, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="x_im_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
read_loop.split_ifconv:13 %weights_re_addr = getelementptr i16 %weights_re, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="weights_re_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="10">
<![CDATA[
read_loop.split_ifconv:14 %w_re = load i10 %weights_re_addr

]]></Node>
<StgValue><ssdm name="w_re"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
read_loop.split_ifconv:15 %weights_im_addr = getelementptr i16 %weights_im, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="weights_im_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="10">
<![CDATA[
read_loop.split_ifconv:16 %w_im = load i10 %weights_im_addr

]]></Node>
<StgValue><ssdm name="w_im"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
read_loop.split_ifconv:53 %weights_re_1_addr = getelementptr i16 %weights_re_1, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="weights_re_1_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="10">
<![CDATA[
read_loop.split_ifconv:54 %w_re_1 = load i10 %weights_re_1_addr

]]></Node>
<StgValue><ssdm name="w_re_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
read_loop.split_ifconv:55 %weights_im_1_addr = getelementptr i16 %weights_im_1, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="weights_im_1_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="10">
<![CDATA[
read_loop.split_ifconv:56 %w_im_1 = load i10 %weights_im_1_addr

]]></Node>
<StgValue><ssdm name="w_im_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
read_loop.split_ifconv:103 %weights_re_2_addr = getelementptr i16 %weights_re_2, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="weights_re_2_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="10">
<![CDATA[
read_loop.split_ifconv:104 %w_re_2 = load i10 %weights_re_2_addr

]]></Node>
<StgValue><ssdm name="w_re_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
read_loop.split_ifconv:105 %weights_im_2_addr = getelementptr i16 %weights_im_2, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="weights_im_2_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="10">
<![CDATA[
read_loop.split_ifconv:106 %w_im_2 = load i10 %weights_im_2_addr

]]></Node>
<StgValue><ssdm name="w_im_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
read_loop.split_ifconv:141 %weights_re_3_addr = getelementptr i16 %weights_re_3, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="weights_re_3_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="10">
<![CDATA[
read_loop.split_ifconv:142 %w_re_3 = load i10 %weights_re_3_addr

]]></Node>
<StgValue><ssdm name="w_re_3"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
read_loop.split_ifconv:143 %weights_im_3_addr = getelementptr i16 %weights_im_3, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="weights_im_3_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="10">
<![CDATA[
read_loop.split_ifconv:144 %w_im_3 = load i10 %weights_im_3_addr

]]></Node>
<StgValue><ssdm name="w_im_3"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
read_loop.split_ifconv:189 %store_ln137 = store i11 %add_ln137, i11 %k

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="50" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="10">
<![CDATA[
read_loop.split_ifconv:14 %w_re = load i10 %weights_re_addr

]]></Node>
<StgValue><ssdm name="w_re"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="10">
<![CDATA[
read_loop.split_ifconv:16 %w_im = load i10 %weights_im_addr

]]></Node>
<StgValue><ssdm name="w_im"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="10">
<![CDATA[
read_loop.split_ifconv:54 %w_re_1 = load i10 %weights_re_1_addr

]]></Node>
<StgValue><ssdm name="w_re_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="10">
<![CDATA[
read_loop.split_ifconv:56 %w_im_1 = load i10 %weights_im_1_addr

]]></Node>
<StgValue><ssdm name="w_im_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="10">
<![CDATA[
read_loop.split_ifconv:104 %w_re_2 = load i10 %weights_re_2_addr

]]></Node>
<StgValue><ssdm name="w_re_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="10">
<![CDATA[
read_loop.split_ifconv:106 %w_im_2 = load i10 %weights_im_2_addr

]]></Node>
<StgValue><ssdm name="w_im_2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="10">
<![CDATA[
read_loop.split_ifconv:142 %w_re_3 = load i10 %weights_re_3_addr

]]></Node>
<StgValue><ssdm name="w_re_3"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="10">
<![CDATA[
read_loop.split_ifconv:144 %w_im_3 = load i10 %weights_im_3_addr

]]></Node>
<StgValue><ssdm name="w_im_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="16">
<![CDATA[
read_loop.split_ifconv:17 %sext_ln74 = sext i16 %x_re

]]></Node>
<StgValue><ssdm name="sext_ln74"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="16">
<![CDATA[
read_loop.split_ifconv:18 %sext_ln74_1 = sext i16 %w_re

]]></Node>
<StgValue><ssdm name="sext_ln74_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
read_loop.split_ifconv:19 %mul_ln74 = mul i32 %sext_ln74_1, i32 %sext_ln74

]]></Node>
<StgValue><ssdm name="mul_ln74"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
read_loop.split_ifconv:20 %tmp_6_cast = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %mul_ln74, i32 14, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="14" op_0_bw="32">
<![CDATA[
read_loop.split_ifconv:22 %trunc_ln74 = trunc i32 %mul_ln74

]]></Node>
<StgValue><ssdm name="trunc_ln74"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="16">
<![CDATA[
read_loop.split_ifconv:27 %sext_ln74_2 = sext i16 %x_im

]]></Node>
<StgValue><ssdm name="sext_ln74_2"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="16">
<![CDATA[
read_loop.split_ifconv:28 %sext_ln74_3 = sext i16 %w_im

]]></Node>
<StgValue><ssdm name="sext_ln74_3"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
read_loop.split_ifconv:29 %mul_ln74_1 = mul i32 %sext_ln74_3, i32 %sext_ln74_2

]]></Node>
<StgValue><ssdm name="mul_ln74_1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
read_loop.split_ifconv:30 %tmp_9_cast = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %mul_ln74_1, i32 14, i32 30

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="32">
<![CDATA[
read_loop.split_ifconv:32 %trunc_ln74_1 = trunc i32 %mul_ln74_1

]]></Node>
<StgValue><ssdm name="trunc_ln74_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
read_loop.split_ifconv:37 %mul_ln75 = mul i32 %sext_ln74_1, i32 %sext_ln74_2

]]></Node>
<StgValue><ssdm name="mul_ln75"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
read_loop.split_ifconv:38 %tmp_3_cast = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %mul_ln75, i32 14, i32 30

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="14" op_0_bw="32">
<![CDATA[
read_loop.split_ifconv:40 %trunc_ln75 = trunc i32 %mul_ln75

]]></Node>
<StgValue><ssdm name="trunc_ln75"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
read_loop.split_ifconv:45 %mul_ln75_1 = mul i32 %sext_ln74_3, i32 %sext_ln74

]]></Node>
<StgValue><ssdm name="mul_ln75_1"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
read_loop.split_ifconv:46 %tmp_10_cast = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %mul_ln75_1, i32 14, i32 30

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="32">
<![CDATA[
read_loop.split_ifconv:48 %trunc_ln75_1 = trunc i32 %mul_ln75_1

]]></Node>
<StgValue><ssdm name="trunc_ln75_1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="16">
<![CDATA[
read_loop.split_ifconv:57 %sext_ln74_4 = sext i16 %x_re_1

]]></Node>
<StgValue><ssdm name="sext_ln74_4"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="16">
<![CDATA[
read_loop.split_ifconv:58 %sext_ln74_5 = sext i16 %w_re_1

]]></Node>
<StgValue><ssdm name="sext_ln74_5"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
read_loop.split_ifconv:59 %mul_ln74_2 = mul i32 %sext_ln74_5, i32 %sext_ln74_4

]]></Node>
<StgValue><ssdm name="mul_ln74_2"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
read_loop.split_ifconv:60 %tmp_13_cast = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %mul_ln74_2, i32 14, i32 30

]]></Node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="14" op_0_bw="32">
<![CDATA[
read_loop.split_ifconv:62 %trunc_ln74_2 = trunc i32 %mul_ln74_2

]]></Node>
<StgValue><ssdm name="trunc_ln74_2"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="16">
<![CDATA[
read_loop.split_ifconv:67 %sext_ln74_6 = sext i16 %x_im_1

]]></Node>
<StgValue><ssdm name="sext_ln74_6"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="16">
<![CDATA[
read_loop.split_ifconv:68 %sext_ln74_7 = sext i16 %w_im_1

]]></Node>
<StgValue><ssdm name="sext_ln74_7"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
read_loop.split_ifconv:69 %mul_ln74_3 = mul i32 %sext_ln74_7, i32 %sext_ln74_6

]]></Node>
<StgValue><ssdm name="mul_ln74_3"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
read_loop.split_ifconv:70 %tmp_16_cast = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %mul_ln74_3, i32 14, i32 30

]]></Node>
<StgValue><ssdm name="tmp_16_cast"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="14" op_0_bw="32">
<![CDATA[
read_loop.split_ifconv:72 %trunc_ln74_3 = trunc i32 %mul_ln74_3

]]></Node>
<StgValue><ssdm name="trunc_ln74_3"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
read_loop.split_ifconv:80 %mul_ln75_2 = mul i32 %sext_ln74_5, i32 %sext_ln74_6

]]></Node>
<StgValue><ssdm name="mul_ln75_2"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
read_loop.split_ifconv:81 %tmp_19_cast = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %mul_ln75_2, i32 14, i32 30

]]></Node>
<StgValue><ssdm name="tmp_19_cast"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="14" op_0_bw="32">
<![CDATA[
read_loop.split_ifconv:83 %trunc_ln75_2 = trunc i32 %mul_ln75_2

]]></Node>
<StgValue><ssdm name="trunc_ln75_2"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
read_loop.split_ifconv:88 %mul_ln75_3 = mul i32 %sext_ln74_7, i32 %sext_ln74_4

]]></Node>
<StgValue><ssdm name="mul_ln75_3"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
read_loop.split_ifconv:89 %tmp_22_cast = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %mul_ln75_3, i32 14, i32 30

]]></Node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="14" op_0_bw="32">
<![CDATA[
read_loop.split_ifconv:91 %trunc_ln75_3 = trunc i32 %mul_ln75_3

]]></Node>
<StgValue><ssdm name="trunc_ln75_3"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="16">
<![CDATA[
read_loop.split_ifconv:107 %sext_ln74_8 = sext i16 %w_re_2

]]></Node>
<StgValue><ssdm name="sext_ln74_8"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
read_loop.split_ifconv:108 %mul_ln74_4 = mul i32 %sext_ln74_8, i32 %sext_ln74

]]></Node>
<StgValue><ssdm name="mul_ln74_4"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
read_loop.split_ifconv:109 %tmp_25_cast = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %mul_ln74_4, i32 14, i32 30

]]></Node>
<StgValue><ssdm name="tmp_25_cast"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="14" op_0_bw="32">
<![CDATA[
read_loop.split_ifconv:111 %trunc_ln74_4 = trunc i32 %mul_ln74_4

]]></Node>
<StgValue><ssdm name="trunc_ln74_4"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="16">
<![CDATA[
read_loop.split_ifconv:116 %sext_ln74_9 = sext i16 %w_im_2

]]></Node>
<StgValue><ssdm name="sext_ln74_9"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
read_loop.split_ifconv:117 %mul_ln74_5 = mul i32 %sext_ln74_9, i32 %sext_ln74_2

]]></Node>
<StgValue><ssdm name="mul_ln74_5"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
read_loop.split_ifconv:118 %tmp_28_cast = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %mul_ln74_5, i32 14, i32 30

]]></Node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="14" op_0_bw="32">
<![CDATA[
read_loop.split_ifconv:120 %trunc_ln74_5 = trunc i32 %mul_ln74_5

]]></Node>
<StgValue><ssdm name="trunc_ln74_5"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
read_loop.split_ifconv:125 %mul_ln75_4 = mul i32 %sext_ln74_8, i32 %sext_ln74_2

]]></Node>
<StgValue><ssdm name="mul_ln75_4"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
read_loop.split_ifconv:126 %tmp_31_cast = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %mul_ln75_4, i32 14, i32 30

]]></Node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="14" op_0_bw="32">
<![CDATA[
read_loop.split_ifconv:128 %trunc_ln75_4 = trunc i32 %mul_ln75_4

]]></Node>
<StgValue><ssdm name="trunc_ln75_4"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
read_loop.split_ifconv:133 %mul_ln75_5 = mul i32 %sext_ln74_9, i32 %sext_ln74

]]></Node>
<StgValue><ssdm name="mul_ln75_5"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
read_loop.split_ifconv:134 %tmp_34_cast = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %mul_ln75_5, i32 14, i32 30

]]></Node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="14" op_0_bw="32">
<![CDATA[
read_loop.split_ifconv:136 %trunc_ln75_5 = trunc i32 %mul_ln75_5

]]></Node>
<StgValue><ssdm name="trunc_ln75_5"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="16">
<![CDATA[
read_loop.split_ifconv:145 %sext_ln74_10 = sext i16 %w_re_3

]]></Node>
<StgValue><ssdm name="sext_ln74_10"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
read_loop.split_ifconv:146 %mul_ln74_6 = mul i32 %sext_ln74_10, i32 %sext_ln74_4

]]></Node>
<StgValue><ssdm name="mul_ln74_6"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
read_loop.split_ifconv:147 %tmp_37_cast = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %mul_ln74_6, i32 14, i32 30

]]></Node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="14" op_0_bw="32">
<![CDATA[
read_loop.split_ifconv:149 %trunc_ln74_6 = trunc i32 %mul_ln74_6

]]></Node>
<StgValue><ssdm name="trunc_ln74_6"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="16">
<![CDATA[
read_loop.split_ifconv:154 %sext_ln74_11 = sext i16 %w_im_3

]]></Node>
<StgValue><ssdm name="sext_ln74_11"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
read_loop.split_ifconv:155 %mul_ln74_7 = mul i32 %sext_ln74_11, i32 %sext_ln74_6

]]></Node>
<StgValue><ssdm name="mul_ln74_7"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
read_loop.split_ifconv:156 %tmp_40_cast = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %mul_ln74_7, i32 14, i32 30

]]></Node>
<StgValue><ssdm name="tmp_40_cast"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="14" op_0_bw="32">
<![CDATA[
read_loop.split_ifconv:158 %trunc_ln74_7 = trunc i32 %mul_ln74_7

]]></Node>
<StgValue><ssdm name="trunc_ln74_7"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
read_loop.split_ifconv:166 %mul_ln75_6 = mul i32 %sext_ln74_10, i32 %sext_ln74_6

]]></Node>
<StgValue><ssdm name="mul_ln75_6"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
read_loop.split_ifconv:167 %tmp_43_cast = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %mul_ln75_6, i32 14, i32 30

]]></Node>
<StgValue><ssdm name="tmp_43_cast"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="14" op_0_bw="32">
<![CDATA[
read_loop.split_ifconv:169 %trunc_ln75_6 = trunc i32 %mul_ln75_6

]]></Node>
<StgValue><ssdm name="trunc_ln75_6"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
read_loop.split_ifconv:174 %mul_ln75_7 = mul i32 %sext_ln74_11, i32 %sext_ln74_4

]]></Node>
<StgValue><ssdm name="mul_ln75_7"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
read_loop.split_ifconv:175 %tmp_46_cast = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %mul_ln75_7, i32 14, i32 30

]]></Node>
<StgValue><ssdm name="tmp_46_cast"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="14" op_0_bw="32">
<![CDATA[
read_loop.split_ifconv:177 %trunc_ln75_7 = trunc i32 %mul_ln75_7

]]></Node>
<StgValue><ssdm name="trunc_ln75_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
read_loop.split_ifconv:21 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln74, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
read_loop.split_ifconv:23 %icmp_ln74 = icmp_ne  i14 %trunc_ln74, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
read_loop.split_ifconv:24 %add_ln74 = add i17 %tmp_6_cast, i17 1

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
read_loop.split_ifconv:25 %select_ln74 = select i1 %icmp_ln74, i17 %add_ln74, i17 %tmp_6_cast

]]></Node>
<StgValue><ssdm name="select_ln74"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
read_loop.split_ifconv:26 %ref_tmp_i_i321_i_0 = select i1 %tmp, i17 %select_ln74, i17 %tmp_6_cast

]]></Node>
<StgValue><ssdm name="ref_tmp_i_i321_i_0"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
read_loop.split_ifconv:31 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln74_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
read_loop.split_ifconv:33 %icmp_ln74_1 = icmp_ne  i14 %trunc_ln74_1, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln74_1"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
read_loop.split_ifconv:34 %add_ln74_1 = add i17 %tmp_9_cast, i17 1

]]></Node>
<StgValue><ssdm name="add_ln74_1"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
read_loop.split_ifconv:35 %select_ln74_1 = select i1 %icmp_ln74_1, i17 %add_ln74_1, i17 %tmp_9_cast

]]></Node>
<StgValue><ssdm name="select_ln74_1"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
read_loop.split_ifconv:36 %ref_tmp_i_i214_i_0 = select i1 %tmp_3, i17 %select_ln74_1, i17 %tmp_9_cast

]]></Node>
<StgValue><ssdm name="ref_tmp_i_i214_i_0"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
read_loop.split_ifconv:39 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln75, i32 31

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
read_loop.split_ifconv:41 %icmp_ln75 = icmp_ne  i14 %trunc_ln75, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
read_loop.split_ifconv:42 %add_ln75 = add i17 %tmp_3_cast, i17 1

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
read_loop.split_ifconv:43 %select_ln75 = select i1 %icmp_ln75, i17 %add_ln75, i17 %tmp_3_cast

]]></Node>
<StgValue><ssdm name="select_ln75"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
read_loop.split_ifconv:44 %ref_tmp_i_i84_i_0 = select i1 %tmp_4, i17 %select_ln75, i17 %tmp_3_cast

]]></Node>
<StgValue><ssdm name="ref_tmp_i_i84_i_0"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
read_loop.split_ifconv:47 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln75_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
read_loop.split_ifconv:49 %icmp_ln75_1 = icmp_ne  i14 %trunc_ln75_1, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln75_1"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
read_loop.split_ifconv:50 %add_ln75_1 = add i17 %tmp_10_cast, i17 1

]]></Node>
<StgValue><ssdm name="add_ln75_1"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
read_loop.split_ifconv:51 %select_ln75_1 = select i1 %icmp_ln75_1, i17 %add_ln75_1, i17 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="select_ln75_1"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
read_loop.split_ifconv:52 %ref_tmp_i_i_i_0 = select i1 %tmp_5, i17 %select_ln75_1, i17 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="ref_tmp_i_i_i_0"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
read_loop.split_ifconv:61 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln74_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
read_loop.split_ifconv:63 %icmp_ln74_2 = icmp_ne  i14 %trunc_ln74_2, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln74_2"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
read_loop.split_ifconv:64 %add_ln74_2 = add i17 %tmp_13_cast, i17 1

]]></Node>
<StgValue><ssdm name="add_ln74_2"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
read_loop.split_ifconv:65 %select_ln74_2 = select i1 %icmp_ln74_2, i17 %add_ln74_2, i17 %tmp_13_cast

]]></Node>
<StgValue><ssdm name="select_ln74_2"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
read_loop.split_ifconv:66 %ref_tmp_i_i321_i_0_1558 = select i1 %tmp_6, i17 %select_ln74_2, i17 %tmp_13_cast

]]></Node>
<StgValue><ssdm name="ref_tmp_i_i321_i_0_1558"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
read_loop.split_ifconv:71 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln74_3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
read_loop.split_ifconv:73 %icmp_ln74_3 = icmp_ne  i14 %trunc_ln74_3, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln74_3"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
read_loop.split_ifconv:74 %add_ln74_3 = add i17 %tmp_16_cast, i17 1

]]></Node>
<StgValue><ssdm name="add_ln74_3"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
read_loop.split_ifconv:75 %select_ln74_3 = select i1 %icmp_ln74_3, i17 %add_ln74_3, i17 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="select_ln74_3"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
read_loop.split_ifconv:76 %ref_tmp_i_i214_i_0_1579 = select i1 %tmp_7, i17 %select_ln74_3, i17 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="ref_tmp_i_i214_i_0_1579"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
read_loop.split_ifconv:78 %add_ln74_5 = add i17 %ref_tmp_i_i321_i_0_1558, i17 %ref_tmp_i_i214_i_0_1579

]]></Node>
<StgValue><ssdm name="add_ln74_5"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
read_loop.split_ifconv:82 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln75_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
read_loop.split_ifconv:84 %icmp_ln75_2 = icmp_ne  i14 %trunc_ln75_2, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln75_2"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
read_loop.split_ifconv:85 %add_ln75_2 = add i17 %tmp_19_cast, i17 1

]]></Node>
<StgValue><ssdm name="add_ln75_2"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
read_loop.split_ifconv:86 %select_ln75_2 = select i1 %icmp_ln75_2, i17 %add_ln75_2, i17 %tmp_19_cast

]]></Node>
<StgValue><ssdm name="select_ln75_2"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
read_loop.split_ifconv:87 %ref_tmp_i_i84_i_0_1601 = select i1 %tmp_8, i17 %select_ln75_2, i17 %tmp_19_cast

]]></Node>
<StgValue><ssdm name="ref_tmp_i_i84_i_0_1601"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
read_loop.split_ifconv:90 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln75_3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
read_loop.split_ifconv:92 %icmp_ln75_3 = icmp_ne  i14 %trunc_ln75_3, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln75_3"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
read_loop.split_ifconv:93 %add_ln75_3 = add i17 %tmp_22_cast, i17 1

]]></Node>
<StgValue><ssdm name="add_ln75_3"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
read_loop.split_ifconv:94 %select_ln75_3 = select i1 %icmp_ln75_3, i17 %add_ln75_3, i17 %tmp_22_cast

]]></Node>
<StgValue><ssdm name="select_ln75_3"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
read_loop.split_ifconv:95 %ref_tmp_i_i_i_0_1622 = select i1 %tmp_9, i17 %select_ln75_3, i17 %tmp_22_cast

]]></Node>
<StgValue><ssdm name="ref_tmp_i_i_i_0_1622"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
read_loop.split_ifconv:96 %sub_ln75 = sub i17 %ref_tmp_i_i84_i_0, i17 %ref_tmp_i_i_i_0

]]></Node>
<StgValue><ssdm name="sub_ln75"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
read_loop.split_ifconv:110 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln74_4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
read_loop.split_ifconv:112 %icmp_ln74_4 = icmp_ne  i14 %trunc_ln74_4, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln74_4"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
read_loop.split_ifconv:113 %add_ln74_7 = add i17 %tmp_25_cast, i17 1

]]></Node>
<StgValue><ssdm name="add_ln74_7"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
read_loop.split_ifconv:114 %select_ln74_4 = select i1 %icmp_ln74_4, i17 %add_ln74_7, i17 %tmp_25_cast

]]></Node>
<StgValue><ssdm name="select_ln74_4"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
read_loop.split_ifconv:115 %ref_tmp_i_i321_i_0_1 = select i1 %tmp_10, i17 %select_ln74_4, i17 %tmp_25_cast

]]></Node>
<StgValue><ssdm name="ref_tmp_i_i321_i_0_1"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
read_loop.split_ifconv:119 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln74_5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
read_loop.split_ifconv:121 %icmp_ln74_5 = icmp_ne  i14 %trunc_ln74_5, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln74_5"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
read_loop.split_ifconv:122 %add_ln74_8 = add i17 %tmp_28_cast, i17 1

]]></Node>
<StgValue><ssdm name="add_ln74_8"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
read_loop.split_ifconv:123 %select_ln74_5 = select i1 %icmp_ln74_5, i17 %add_ln74_8, i17 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="select_ln74_5"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
read_loop.split_ifconv:124 %ref_tmp_i_i214_i_0_1 = select i1 %tmp_11, i17 %select_ln74_5, i17 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="ref_tmp_i_i214_i_0_1"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
read_loop.split_ifconv:127 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln75_4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
read_loop.split_ifconv:129 %icmp_ln75_4 = icmp_ne  i14 %trunc_ln75_4, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln75_4"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
read_loop.split_ifconv:130 %add_ln75_5 = add i17 %tmp_31_cast, i17 1

]]></Node>
<StgValue><ssdm name="add_ln75_5"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
read_loop.split_ifconv:131 %select_ln75_4 = select i1 %icmp_ln75_4, i17 %add_ln75_5, i17 %tmp_31_cast

]]></Node>
<StgValue><ssdm name="select_ln75_4"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
read_loop.split_ifconv:132 %ref_tmp_i_i84_i_0_1 = select i1 %tmp_12, i17 %select_ln75_4, i17 %tmp_31_cast

]]></Node>
<StgValue><ssdm name="ref_tmp_i_i84_i_0_1"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
read_loop.split_ifconv:135 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln75_5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
read_loop.split_ifconv:137 %icmp_ln75_5 = icmp_ne  i14 %trunc_ln75_5, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln75_5"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
read_loop.split_ifconv:138 %add_ln75_6 = add i17 %tmp_34_cast, i17 1

]]></Node>
<StgValue><ssdm name="add_ln75_6"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
read_loop.split_ifconv:139 %select_ln75_5 = select i1 %icmp_ln75_5, i17 %add_ln75_6, i17 %tmp_34_cast

]]></Node>
<StgValue><ssdm name="select_ln75_5"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
read_loop.split_ifconv:140 %ref_tmp_i_i_i_0_1 = select i1 %tmp_13, i17 %select_ln75_5, i17 %tmp_34_cast

]]></Node>
<StgValue><ssdm name="ref_tmp_i_i_i_0_1"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
read_loop.split_ifconv:148 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln74_6, i32 31

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
read_loop.split_ifconv:150 %icmp_ln74_6 = icmp_ne  i14 %trunc_ln74_6, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln74_6"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
read_loop.split_ifconv:151 %add_ln74_9 = add i17 %tmp_37_cast, i17 1

]]></Node>
<StgValue><ssdm name="add_ln74_9"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
read_loop.split_ifconv:152 %select_ln74_6 = select i1 %icmp_ln74_6, i17 %add_ln74_9, i17 %tmp_37_cast

]]></Node>
<StgValue><ssdm name="select_ln74_6"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
read_loop.split_ifconv:153 %ref_tmp_i_i321_i_0_1_1 = select i1 %tmp_14, i17 %select_ln74_6, i17 %tmp_37_cast

]]></Node>
<StgValue><ssdm name="ref_tmp_i_i321_i_0_1_1"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
read_loop.split_ifconv:157 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln74_7, i32 31

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
read_loop.split_ifconv:159 %icmp_ln74_7 = icmp_ne  i14 %trunc_ln74_7, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln74_7"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
read_loop.split_ifconv:160 %add_ln74_10 = add i17 %tmp_40_cast, i17 1

]]></Node>
<StgValue><ssdm name="add_ln74_10"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
read_loop.split_ifconv:161 %select_ln74_7 = select i1 %icmp_ln74_7, i17 %add_ln74_10, i17 %tmp_40_cast

]]></Node>
<StgValue><ssdm name="select_ln74_7"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
read_loop.split_ifconv:162 %ref_tmp_i_i214_i_0_1_1 = select i1 %tmp_15, i17 %select_ln74_7, i17 %tmp_40_cast

]]></Node>
<StgValue><ssdm name="ref_tmp_i_i214_i_0_1_1"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
read_loop.split_ifconv:164 %add_ln74_12 = add i17 %ref_tmp_i_i321_i_0_1_1, i17 %ref_tmp_i_i214_i_0_1_1

]]></Node>
<StgValue><ssdm name="add_ln74_12"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
read_loop.split_ifconv:168 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln75_6, i32 31

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
read_loop.split_ifconv:170 %icmp_ln75_6 = icmp_ne  i14 %trunc_ln75_6, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln75_6"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
read_loop.split_ifconv:171 %add_ln75_7 = add i17 %tmp_43_cast, i17 1

]]></Node>
<StgValue><ssdm name="add_ln75_7"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
read_loop.split_ifconv:172 %select_ln75_6 = select i1 %icmp_ln75_6, i17 %add_ln75_7, i17 %tmp_43_cast

]]></Node>
<StgValue><ssdm name="select_ln75_6"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
read_loop.split_ifconv:173 %ref_tmp_i_i84_i_0_1_1 = select i1 %tmp_16, i17 %select_ln75_6, i17 %tmp_43_cast

]]></Node>
<StgValue><ssdm name="ref_tmp_i_i84_i_0_1_1"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
read_loop.split_ifconv:176 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln75_7, i32 31

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
read_loop.split_ifconv:178 %icmp_ln75_7 = icmp_ne  i14 %trunc_ln75_7, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln75_7"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
read_loop.split_ifconv:179 %add_ln75_8 = add i17 %tmp_46_cast, i17 1

]]></Node>
<StgValue><ssdm name="add_ln75_8"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
read_loop.split_ifconv:180 %select_ln75_7 = select i1 %icmp_ln75_7, i17 %add_ln75_8, i17 %tmp_46_cast

]]></Node>
<StgValue><ssdm name="select_ln75_7"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
read_loop.split_ifconv:181 %ref_tmp_i_i_i_0_1_1 = select i1 %tmp_17, i17 %select_ln75_7, i17 %tmp_46_cast

]]></Node>
<StgValue><ssdm name="ref_tmp_i_i_i_0_1_1"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
read_loop.split_ifconv:182 %sub_ln75_2 = sub i17 %ref_tmp_i_i84_i_0_1, i17 %ref_tmp_i_i_i_0_1

]]></Node>
<StgValue><ssdm name="sub_ln75_2"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0">
<![CDATA[
for.end92.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
read_loop.split_ifconv:1 %specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln139"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
read_loop.split_ifconv:2 %speclooptripcount_ln137 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln137"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
read_loop.split_ifconv:3 %specloopname_ln137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln137"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
read_loop.split_ifconv:77 %add_ln74_4 = add i17 %ref_tmp_i_i214_i_0, i17 %ref_tmp_i_i321_i_0

]]></Node>
<StgValue><ssdm name="add_ln74_4"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
read_loop.split_ifconv:79 %acc_re = add i17 %add_ln74_5, i17 %add_ln74_4

]]></Node>
<StgValue><ssdm name="acc_re"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
read_loop.split_ifconv:97 %acc_im_4 = add i17 %sub_ln75, i17 %ref_tmp_i_i84_i_0_1601

]]></Node>
<StgValue><ssdm name="acc_im_4"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
read_loop.split_ifconv:98 %acc_im = sub i17 %acc_im_4, i17 %ref_tmp_i_i_i_0_1622

]]></Node>
<StgValue><ssdm name="acc_im"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
read_loop.split_ifconv:99 %out_re = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %acc_re, i32 1, i32 16

]]></Node>
<StgValue><ssdm name="out_re"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
read_loop.split_ifconv:100 %out_im = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %acc_im, i32 1, i32 16

]]></Node>
<StgValue><ssdm name="out_im"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
read_loop.split_ifconv:101 %s_out_data = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %out_im, i16 %out_re

]]></Node>
<StgValue><ssdm name="s_out_data"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="32" op_6_bw="4" op_7_bw="4" op_8_bw="1">
<![CDATA[
read_loop.split_ifconv:102 %write_ln198 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %out_stream_0_V_data_V, i4 %out_stream_0_V_keep_V, i4 %out_stream_0_V_strb_V, i1 %out_stream_0_V_last_V, i32 %s_out_data, i4 15, i4 0, i1 %s_last

]]></Node>
<StgValue><ssdm name="write_ln198"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
read_loop.split_ifconv:163 %add_ln74_11 = add i17 %ref_tmp_i_i214_i_0_1, i17 %ref_tmp_i_i321_i_0_1

]]></Node>
<StgValue><ssdm name="add_ln74_11"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
read_loop.split_ifconv:165 %acc_re_1 = add i17 %add_ln74_12, i17 %add_ln74_11

]]></Node>
<StgValue><ssdm name="acc_re_1"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
read_loop.split_ifconv:183 %acc_im_5 = add i17 %sub_ln75_2, i17 %ref_tmp_i_i84_i_0_1_1

]]></Node>
<StgValue><ssdm name="acc_im_5"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
read_loop.split_ifconv:184 %acc_im_3 = sub i17 %acc_im_5, i17 %ref_tmp_i_i_i_0_1_1

]]></Node>
<StgValue><ssdm name="acc_im_3"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
read_loop.split_ifconv:185 %out_re_1 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %acc_re_1, i32 1, i32 16

]]></Node>
<StgValue><ssdm name="out_re_1"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
read_loop.split_ifconv:186 %out_im_1 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %acc_im_3, i32 1, i32 16

]]></Node>
<StgValue><ssdm name="out_im_1"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
read_loop.split_ifconv:187 %s_out_data_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %out_im_1, i16 %out_re_1

]]></Node>
<StgValue><ssdm name="s_out_data_1"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="32" op_6_bw="4" op_7_bw="4" op_8_bw="1">
<![CDATA[
read_loop.split_ifconv:188 %write_ln198 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %out_stream_1_V_data_V, i4 %out_stream_1_V_keep_V, i4 %out_stream_1_V_strb_V, i1 %out_stream_1_V_last_V, i32 %s_out_data_1, i4 15, i4 0, i1 %s_last

]]></Node>
<StgValue><ssdm name="write_ln198"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
read_loop.split_ifconv:190 %br_ln137 = br void %read_loop

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
