<!DOCTYPE html><html class="client-nojs" lang="en" dir="ltr"><head><meta charset="UTF-8"/>
<script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>var __ez=__ez||{};__ez.stms=Date.now();__ez.evt={};__ez.script={};__ez.ck=__ez.ck||{};__ez.template={};__ez.template.isOrig=true;__ez.queue=function(){var e=0,i=0,t=[],n=!1,s=[],r=[],o=!0,a=function(e,i,n,s,r,o,a){var l=this;this.name=e,this.funcName=i,this.parameters=null===n?null:n instanceof Array?n:[n],this.isBlock=s,this.blockedBy=r,this.deleteWhenComplete=o,this.isError=!1,this.isComplete=!1,this.isInitialized=!1,this.proceedIfError=a,this.isTimeDelay=!1,this.process=function(){u("... func = "+e),l.isInitialized=!0,l.isComplete=!0,u("... func.apply: "+e);var i=l.funcName.split("."),n=null;i.length>3||(n=3===i.length?window[i[0]][i[1]][i[2]]:2===i.length?window[i[0]][i[1]]:window[l.funcName]),null!=n&&n.apply(null,this.parameters),!0===l.deleteWhenComplete&&delete t[e],!0===l.isBlock&&(u("----- F'D: "+l.name),f())}},l=function(e,i,t,n,s,r,o){var a=this;this.name=e,this.path=i,this.async=s,this.defer=r,this.isBlock=t,this.blockedBy=n,this.isInitialized=!1,this.isError=!1,this.isComplete=!1,this.proceedIfError=o,this.isTimeDelay=!1,this.isPath=function(e){return"/"===e[0]&&"/"!==e[1]},this.getSrc=function(e){return void 0!==window.__ezScriptHost&&this.isPath(e)?window.__ezScriptHost+e:e},this.process=function(){a.isInitialized=!0,u("... file = "+e);var i=document.createElement("script");i.src=this.getSrc(this.path),!0===s?i.async=!0:!0===r&&(i.defer=!0),i.onerror=function(){u("----- ERR'D: "+a.name),a.isError=!0,!0===a.isBlock&&f()},i.onreadystatechange=i.onload=function(){var e=i.readyState;u("----- F'D: "+a.name),e&&!/loaded|complete/.test(e)||(a.isComplete=!0,!0===a.isBlock&&f())},document.getElementsByTagName("head")[0].appendChild(i)}},c=function(e,i){this.name=e,this.path="",this.async=!1,this.defer=!1,this.isBlock=!1,this.blockedBy=[],this.isInitialized=!0,this.isError=!1,this.isComplete=i,this.proceedIfError=!1,this.isTimeDelay=!1,this.process=function(){}};function d(e){!0!==h(e)&&0!=o&&e.process()}function h(e){if(!0===e.isTimeDelay&&!1===n)return u(e.name+" blocked = TIME DELAY!"),!0;if(e.blockedBy instanceof Array)for(var i=0;i<e.blockedBy.length;i++){var s=e.blockedBy[i];if(!1===t.hasOwnProperty(s))return u(e.name+" blocked = "+s),!0;if(!0===e.proceedIfError&&!0===t[s].isError)return!1;if(!1===t[s].isComplete)return u(e.name+" blocked = "+s),!0}return!1}function u(e){var i=window.location.href,t=new RegExp("[?&]ezq=([^&#]*)","i").exec(i);"1"===(t?t[1]:null)&&console.debug(e)}function f(){++e>200||(u("let's go"),m(s),m(r))}function m(e){for(var i in e)if(!1!==e.hasOwnProperty(i)){var t=e[i];!0===t.isComplete||h(t)||!0===t.isInitialized||!0===t.isError?!0===t.isError?u(t.name+": error"):!0===t.isComplete?u(t.name+": complete already"):!0===t.isInitialized&&u(t.name+": initialized already"):t.process()}}return window.addEventListener("load",(function(){setTimeout((function(){n=!0,u("TDELAY -----"),f()}),5e3)}),!1),{addFile:function(e,i,n,o,a,c,h,u){var f=new l(e,i,n,o,a,c,h);!0===u?s[e]=f:r[e]=f,t[e]=f,d(f)},addDelayFile:function(e,i){var n=new l(e,i,!1,[],!1,!1,!0);n.isTimeDelay=!0,u(e+" ...  FILE! TDELAY"),r[e]=n,t[e]=n,d(n)},addFunc:function(e,n,o,l,c,h,u,f,m){!0===h&&(e=e+"_"+i++);var p=new a(e,n,o,l,c,u,f);!0===m?s[e]=p:r[e]=p,t[e]=p,d(p)},addDelayFunc:function(e,i,n){var s=new a(e,i,n,!1,[],!0,!0);s.isTimeDelay=!0,u(e+" ...  FUNCTION! TDELAY"),r[e]=s,t[e]=s,d(s)},items:t,processAll:f,setallowLoad:function(e){o=e},markLoaded:function(e){if(e&&0!==e.length){if(e in t){var i=t[e];!0===i.isComplete?u(i.name+" "+e+": error loaded duplicate"):(i.isComplete=!0,i.isInitialized=!0)}else t[e]=new c(e,!0);u("markLoaded dummyfile: "+t[e].name)}},logWhatsBlocked:function(){for(var e in t)!1!==t.hasOwnProperty(e)&&h(t[e])}}}();__ez.evt.add=function(e,t,n){e.addEventListener?e.addEventListener(t,n,!1):e.attachEvent?e.attachEvent("on"+t,n):e["on"+t]=n()},__ez.evt.remove=function(e,t,n){e.removeEventListener?e.removeEventListener(t,n,!1):e.detachEvent?e.detachEvent("on"+t,n):delete e["on"+t]};__ez.script.add=function(e){var t=document.createElement("script");t.src=e,t.async=!0,t.type="text/javascript",document.getElementsByTagName("head")[0].appendChild(t)};__ez.dot={};__ez.queue.addFile('/detroitchicago/boise.js', '/detroitchicago/boise.js?gcb=195-3&cb=2', true, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/memphis.js', '/detroitchicago/memphis.js?gcb=195-3&cb=21', true, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/minneapolis.js', '/detroitchicago/minneapolis.js?gcb=195-3&cb=4', true, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/rochester.js', '/detroitchicago/rochester.js?gcb=195-3&cb=13', false, ['/detroitchicago/memphis.js','/detroitchicago/minneapolis.js'], true, false, true, false);!function(){var e;__ez.vep=(e=[],{Add:function(i,t){__ez.dot.isDefined(i)&&__ez.dot.isValid(t)&&e.push({type:"video",video_impression_id:i,domain_id:__ez.dot.getDID(),t_epoch:__ez.dot.getEpoch(0),data:__ez.dot.dataToStr(t)})},Fire:function(){if(void 0===document.visibilityState||"prerender"!==document.visibilityState){if(__ez.dot.isDefined(e)&&e.length>0)for(;e.length>0;){var i=5;i>e.length&&(i=e.length);var t=e.splice(0,i),o=__ez.dot.getURL("/detroitchicago/grapefruit.gif")+"?orig="+(!0===__ez.template.isOrig?1:0)+"&v="+btoa(JSON.stringify(t));__ez.dot.Fire(o)}e=[]}}})}();</script><script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>!function(){function e(i){return e="function"==typeof Symbol&&"symbol"==typeof Symbol.iterator?function(e){return typeof e}:function(e){return e&&"function"==typeof Symbol&&e.constructor===Symbol&&e!==Symbol.prototype?"symbol":typeof e},e(i)}__ez.pel=function(){var i=[];function t(t,o,d,_,n,r,a,s){if(__ez.dot.isDefined(t)&&0!=__ez.dot.isAnyDefined(t.getSlotElementId,t.ElementId)){void 0===s&&(s=!1);var p=parseInt(__ez.dot.getTargeting(t,"ap")),f=__ez.dot.getSlotIID(t),u=__ez.dot.getAdUnit(t,s),z=parseInt(__ez.dot.getTargeting(t,"compid")),g=0,c=0,l=function(i){if("undefined"==typeof _ezim_d)return!1;var t=__ez.dot.getAdUnitPath(i).split("/").pop();if("object"===("undefined"==typeof _ezim_d?"undefined":e(_ezim_d))&&_ezim_d.hasOwnProperty(t))return _ezim_d[t];for(var o in _ezim_d)if(o.split("/").pop()===t)return _ezim_d[o];return!1}(t);"object"==e(l)&&(void 0!==l.creative_id&&(c=l.creative_id),void 0!==l.line_item_id&&(g=l.line_item_id)),__ez.dot.isDefined(f,u)&&__ez.dot.isValid(o)&&("0"===f&&!0!==s||""===u||i.push({type:"impression",impression_id:f,domain_id:__ez.dot.getDID(),unit:u,t_epoch:__ez.dot.getEpoch(0),revenue:d,est_revenue:_,ad_position:p,ad_size:"",bid_floor_filled:n,bid_floor_prev:r,stat_source_id:a,country_code:__ez.dot.getCC(),pageview_id:__ez.dot.getPageviewId(),comp_id:z,line_item_id:g,creative_id:c,data:__ez.dot.dataToStr(o),is_orig:s||__ez.template.isOrig}))}}function o(){void 0!==document.visibilityState&&"prerender"===document.visibilityState||(__ez.dot.isDefined(i)&&i.length>0&&[i.filter((function(e){return e.is_orig})),i.filter((function(e){return!e.is_orig}))].forEach((function(e){for(;e.length>0;){var i=e[0].is_orig||!1,t=5;t>e.length&&(t=e.length);var o=e.splice(0,t),d=__ez.dot.getURL("/porpoiseant/army.gif")+"?orig="+(!0===i?1:0)+"&sts="+btoa(JSON.stringify(o));(void 0!==window.isAmp&&isAmp||void 0!==window.ezWp&&ezWp)&&void 0!==window._ezaq&&_ezaq.hasOwnProperty("domain_id")&&(d+="&visit_uuid="+_ezaq.visit_uuid),__ez.dot.Fire(d)}})),i=[])}return{Add:t,AddAndFire:function(e,i){t(e,i,0,0,0,0,0),o()},AddAndFireOrig:function(e,i){t(e,i,0,0,0,0,0,!0),o()},AddById:function(e,t,o,d){var _=e.split("/");if(__ez.dot.isDefined(e)&&3===_.length&&__ez.dot.isValid(t)){var n=_[0],r={type:"impression",impression_id:_[2],domain_id:__ez.dot.getDID(),unit:n,t_epoch:__ez.dot.getEpoch(0),pageview_id:__ez.dot.getPageviewId(),data:__ez.dot.dataToStr(t),is_orig:o||__ez.template.isOrig};void 0!==d&&(r.revenue=d),i.push(r)}},Fire:o,GetPixels:function(){return i}}}()}();__ez.queue.addFile('/detroitchicago/raleigh.js', '/detroitchicago/raleigh.js?gcb=195-3&cb=6', false, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/tampa.js', '/detroitchicago/tampa.js?gcb=195-3&cb=5', false, [], true, false, true, false);</script>
<script data-ezscrex="false" data-cfasync="false">(function(){if("function"===typeof window.CustomEvent)return!1;window.CustomEvent=function(c,a){a=a||{bubbles:!1,cancelable:!1,detail:null};var b=document.createEvent("CustomEvent");b.initCustomEvent(c,a.bubbles,a.cancelable,a.detail);return b}})();</script><script data-ezscrex="false" data-cfasync="false">__ez.queue.addFile('/detroitchicago/tulsa.js', '/detroitchicago/tulsa.js?gcb=195-3&cb=7', false, [], true, false, true, false);</script>

<title>Exynos M1 - Microarchitectures - Samsung - WikiChip</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"samsung/microarchitectures/m1","wgTitle":"samsung/microarchitectures/m1","wgCurRevisionId":86889,"wgRevisionId":86889,"wgArticleId":27974,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["cpu microarchitectures by samsung","microarchitectures by samsung","all microarchitectures"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"samsung/microarchitectures/m1","wgRelevantArticleId":27974,"wgRequestId":"8958bce43adedfe2db2162a0","wgIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgRedirectedFrom":"samsung/microarchitectures/mongoose_1","wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"preview":true,"publish":true},"wgPageFormsAutocompleteValues":[],"wgPageFormsAutocompleteOnAllChars":false,"wgPageFormsFieldProperties":[],"wgPageFormsCargoFields":[],"wgPageFormsDependentFields":[],"wgPageFormsGridValues":[],"wgPageFormsGridParams":[],"wgPageFormsShowOnSelect":[],"wgPageFormsScriptPath":"/w/extensions/PageForms","edgValues":null,"wgPageFormsEDSettings":null,"wgHeaderTabsTabIndexes":[],"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}","wgInternalRedirectTargetUrl":"/wiki/samsung/microarchitectures/m1"});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user.cssprefs":"ready","user":"ready","user.options":"loading","user.tokens":"loading","ext.smw.style":"ready","ext.smw.tooltip.styles":"ready","mediawiki.skinning.interface":"ready","mediawiki.skinning.content.externallinks":"ready","skins.WikiChip2":"ready","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready"});mw.loader.implement("user.options@0j3lz3q",function($,jQuery,require,module){mw.user.options.set({"variant":"en"});});mw.loader.implement("user.tokens@1glvl31",function ( $, jQuery, require, module ) {
mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});/*@nomin*/;

});mw.loader.load(["mediawiki.action.view.redirect","ext.smw.style","mediawiki.page.startup"]);});</script>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=ext.smw.style%7Cext.smw.tooltip.styles&amp;only=styles&amp;skin=WikiChip2"/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.content.externallinks%7Cmediawiki.skinning.interface%7Cskins.WikiChip2&amp;only=styles&amp;skin=WikiChip2"/>
<script async="" src="/w/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=WikiChip2"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=WikiChip2"/>
<meta name="generator" content="MediaWiki 1.28.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1.0"/>
<link rel="ExportRDF" type="application/rdf+xml" title="samsung/microarchitectures/m1" href="/w/index.php?title=Special:ExportRDF/samsung/microarchitectures/m1&amp;xmlmime=rdf"/>
<link rel="alternate" type="application/x-wiki" title="Edit" href="/w/index.php?title=samsung/microarchitectures/m1&amp;action=edit"/>
<link rel="edit" title="Edit" href="/w/index.php?title=samsung/microarchitectures/m1&amp;action=edit"/>
<link rel="shortcut icon" href="/w/resources/assets/wikichip.png"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="WikiChip (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://en.wikichip.org/w/api.php?action=rsd"/>
<link rel="canonical" href="https://en.wikichip.org/wiki/samsung/microarchitectures/m1"/>
<meta name="twitter:site" content="@WikiChip"/>
<meta name="twitter:image" content="https://en.wikichip.org/w/images/thumb/4/45/mongoose_1_core_cluster.png/500px-mongoose_1_core_cluster.png"/>
<meta property="og:image" content="https://en.wikichip.org/w/images/thumb/4/45/mongoose_1_core_cluster.png/500px-mongoose_1_core_cluster.png"/>
<meta property="og:title" content="Exynos M1 - Microarchitectures - Samsung - WikiChip"/>
<meta name="twitter:card" content="summary"/>
<meta property="og:type" content="article"/>
<meta property="twitter:description" content="Exynos Mongoose 1 (M1) is an ARM microarchitecture designed by Samsung for their consumer electronics. This was Samsung&#39;s first in-house developed high-performance low-power ARM microarchitecture."/>
<link href="https://fonts.googleapis.com/css?family=Roboto+Condensed" rel="stylesheet"/>
<link href="https://fonts.googleapis.com/css?family=Josefin+Sans:400,700&amp;display=swap" rel="stylesheet"/>
<script type="text/javascript">var ezouid = "1";</script><base href="https://en.wikichip.org/wiki/samsung/microarchitectures/mongoose_1"><script type='text/javascript'>
var ezoTemplate = 'old_site_gc';
if(typeof ezouid == 'undefined')
{
    var ezouid = 'none';
}
var ezoFormfactor = '1';
var ezo_elements_to_check = Array();
</script><!-- START EZHEAD -->
<script data-ezscrex="false" type='text/javascript'>
var soc_app_id = '0';
var did = 86609;
var ezdomain = 'wikichip.org';
var ezoicSearchable = 1;
</script>
<!--{jquery}-->
<!-- END EZHEAD -->
<script data-ezscrex="false" type="text/javascript" data-cfasync="false">var _ezaq = {"ad_cache_level":0,"ad_lazyload_version":0,"ad_load_version":0,"city":"Ashburn","country":"US","days_since_last_visit":-1,"domain_id":86609,"domain_test_group":20230808,"engaged_time_visit":0,"ezcache_level":0,"ezcache_skip_code":0,"form_factor_id":1,"framework_id":1,"is_return_visitor":false,"is_sitespeed":0,"last_page_load":"","last_pageview_id":"","lt_cache_level":0,"metro_code":511,"page_ad_positions":"","page_view_count":0,"page_view_id":"b1a579ee-94a8-4fa1-6141-d0bca85cd30d","position_selection_id":0,"postal_code":"20149","pv_event_count":0,"response_size_orig":86277,"response_time_orig":797,"serverid":"3.235.31.180:5156","state":"VA","t_epoch":1665088700,"template_id":126,"time_on_site_visit":0,"url":"https://en.wikichip.org/wiki/samsung/microarchitectures/mongoose_1","user_id":0,"word_count":2275,"worst_bad_word_level":0};var _ezExtraQueries = "&ez_orig=1";</script>
<script data-ezscrex='false' data-pagespeed-no-defer data-cfasync='false'>
function create_ezolpl(pvID, rv) {
    var d = new Date();
    d.setTime(d.getTime() + (365*24*60*60*1000));
    var expires = "expires="+d.toUTCString();
    __ez.ck.setByCat("ezux_lpl_86609=" + new Date().getTime() + "|" + pvID + "|" + rv + "; " + expires, 3);
}
function attach_ezolpl(pvID, rv) {
    if (document.readyState === "complete") {
        create_ezolpl(pvID, rv);
    }
    if(window.attachEvent) {
        window.attachEvent("onload", create_ezolpl, pvID, rv);
    } else {
        if(window.onload) {
            var curronload = window.onload;
            var newonload = function(evt) {
                curronload(evt);
                create_ezolpl(pvID, rv);
            };
            window.onload = newonload;
        } else {
            window.onload = create_ezolpl.bind(null, pvID, rv);
        }
    }
}

__ez.queue.addFunc("attach_ezolpl", "attach_ezolpl", ["b1a579ee-94a8-4fa1-6141-d0bca85cd30d", "false"], false, ['/detroitchicago/boise.js'], true, false, false, false);
</script></head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-samsung_microarchitectures_m1 rootpage-samsung skin-WikiChip2 action-view">
<div id="mw-wrapper">
<div class="mw-body" role="main">
<!-- wikichip-header START -->
<div id="wikichip-header">
            <div id="wikichip-header-logo">
                <a href="/wiki/WikiChip"><img src="//en.wikichip.org/w/resources/assets/wikichip_logo4.svg" width="200px"/></a><br/>
                <span id="tagline">Semiconductor &amp; Computer Engineering</span>
            </div>
	    <div id="wikichip-aheader">
		<!-- Ezoic - wikichip/global/header - top_of_page -->
		<div id="ezoic-pub-ad-placeholder-138">
                <script async="" src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
                <ins class="adsbygoogle" style="display:block;" data-ad-client="ca-pub-1951113009523412" data-ad-slot="1822985275" data-ad-format="auto"></ins>
                <script>(adsbygoogle = window.adsbygoogle || []).push({});</script>
		</div>
		<!-- End Ezoic - wikichip/global/header - top_of_page -->
            </div>
</div>
<!-- wikichip-header END -->
<!-- wikichip-main-menu START -->
<ul id="wikichip-main-menu">
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-home" aria-hidden="true"></i><span class="mob-collapse"> WikiChip <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">WikiChip</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5><a href="https://en.wikichip.org/wiki/WikiChip">WikiChip</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/WikiChip">Home</a></li>
                                    <li><a href="/wiki/Special:Random?nocache=1" title="Load a random page [alt-shift-x]" accesskey="x">Random Article</a></li>
                                    <li><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [alt-shift-r]" accesskey="r">Recent Changes</a></li>
                                    <li><a href="/wiki/WikiChip:chip_feed">Chip Feed</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="https://fuse.wikichip.org/">The Fuse Coverage</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://fuse.wikichip.org/">Recent News</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/isscc/">ISSCC</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/iedm/">IEDM</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/vlsi/">VLSI</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/hot-chips/">Hot Chips</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/supercomputing/">SuperComputing</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Social Media</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://twitter.com/WikiChip" rel="nofollow">Twitter</a></li>
                                    <li><a href="https://flipboard.com/@WikiChip" rel="nofollow">Flipboard</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Companies</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel">Intel</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd">AMD</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/arm_holdings">ARM</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/qualcomm">Qualcomm</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Microarchitectures</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(client)">Skylake (Client)</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(server)">Skylake (Server)</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="https://en.wikichip.org/wiki/technology_node">Technology Nodes</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/14_nm_lithography_process">14 nm</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/10_nm_lithography_process">10 nm</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/7_nm_lithography_process">7 nm</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>
	<li class="btn">
        <a class="btnllnk">
            <i class="fa fa-architecture" aria-hidden="true"></i><span class="mob-collapse"> Architectures <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular x86</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Client
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(client)">Skylake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/kaby_lake">Kaby Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake_(client)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(server)">Skylake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/cascade_lake">Cascade Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/cooper_lake">Cooper Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake_(server)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big Cores
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/sunny_cove">Sunny Cove</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/willow_cove">Willow Cove</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Small Cores
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/goldmont">Goldmont</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/goldmont_plus">Goldmont Plus</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/tremont">Tremont</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/gracemont">Gracemont</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_+">Zen+</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_3">Zen 3</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular ARM</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>ARM</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/neoverse n1">Neoverse N1</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/zeus">Zeus</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big
                                        <ul><!--
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a72">Cortex-A72</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a73">Cortex-A73</a></li>-->
					    <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a75">Cortex-A75</a></li>

                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a76">Cortex-A76</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a77">Cortex-A77</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Little
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a53">Cortex-A53</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a55">Cortex-A55</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/cavium/microarchitectures/vulcan">Vulcan</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m1">Exynos M1</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m2">Exynos M2</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m3">Exynos M3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m4">Exynos M4</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
    </li>
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-microchip" aria-hidden="true"></i><span class="mob-collapse"> Chips <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>

        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular Families</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i3">Core i3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i5">Core i5</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i7">Core i7</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i9">Core i9</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_d">Xeon D</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_e">Xeon E</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_w">Xeon W</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_bronze">Xeon Bronze</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_silver">Xeon Silver</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_gold">Xeon Gold</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_platinum">Xeon Platinum</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_3">Ryzen 3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_5">Ryzen 5</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_7">Ryzen 7</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_threadripper">Ryzen Threadripper</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/epyc">EPYC</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/epyc_embedded">EPYC Embedded</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Ampere</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/ampere_computing/emag">eMAG</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Apple</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/apple/ax">Ax</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/cavium/thunderx">ThunderX</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/cavium/thunderx2">ThunderX2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>HiSilicon</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/hisilicon/kirin">Kirin</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>MediaTek</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/mediatek/helio">Helio</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>NXP</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">i.MX</a></li>
                                    <li><a href="">QorIQ Layerscape</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Qualcomm</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">Snapdragon 400</a></li>
                                    <li><a href="">Snapdragon 600</a></li>
                                    <li><a href="">Snapdragon 700</a></li>
                                    <li><a href="">Snapdragon 800</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Renesas</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/renesas/r-car">R-Car</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/samsung/exynos">Exynos</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>

	<li class="input-search">
                <form class="mw-portlet" role="search" action="/w/index.php" id="p-search">
                        <input type="hidden" value="Special:Search" name="title"/>
                        <input type="search" name="search" class="form-control" placeholder="chip, part #, µarch, family, etc" title="Search WikiChip [alt-shift-f]" accesskey="f" id="searchInput" autocomplete="off"/>
                        <button type="submit" name="go" title="Go to the page by that name or part # if it exists"><i class="fa fa-search" aria-hidden="true"></i></button>
</form>
	</li>
</ul>
<!-- wikichip-main-menu END -->
<!-- wikichip-body-container START -->
<div class="wikichip-body-container">
<!-- mw-body-content enclosure START -->
<div id="wikichip-body-content">
<!-- mw-body-content START -->
<div class="mw-body-content">
                                <div id="siteSub">From WikiChip</div>					
<div id="article-title">
<nav id="primary_nav_wrap">
<ul>
<li><a><span class="mob-collapse"><i class="fa fa-file-o" aria-hidden="true"></i></span></a><ul><li class="selected"><a href="/wiki/samsung/microarchitectures/m1">Page</a></li></ul></li><li class=""><a href="/wiki/Talk:samsung/microarchitectures/m1"><i class="fa fa-comments" aria-hidden="true"></i></a></li>

  <li class=""><a href="/w/index.php?title=samsung/microarchitectures/m1&amp;action=edit" title="Edit this page [alt-shift-e]" accesskey="e"><i class="fa fa-edit" aria-hidden="true"></i></a></li><li class=""><a href="/w/index.php?title=samsung/microarchitectures/m1&amp;action=history"><i class="fa fa-history" aria-hidden="true"></i></a></li>

            <li><a><i class="fa fa-user-circle-o" aria-hidden="true"></i></a><ul><li class="pt-anontalk pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [alt-shift-n]" accesskey="n"><i class="fa fa-users" aria-hidden="true"></i> Talk</a></li><li class="pt-anoncontribs pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [alt-shift-y]" accesskey="y"><i class="fa fa-list" aria-hidden="true"></i> Contributions</a></li><li class="pt-login pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=samsung%2Fmicroarchitectures%2Fm1"><i class="fa fa-sign-in" aria-hidden="true"></i> Log in</a></li>		</ul>
	</li>



<li><a><i class="fa fa-cogs" aria-hidden="true"></i></a>
<ul>
<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/samsung/microarchitectures/m1"><i class="fa fa-map" aria-hidden="true"></i> What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/samsung/microarchitectures/m1"><i class="fa fa-list" aria-hidden="true"></i> Related changes</a></li><li id="t-print"><a href="/w/index.php?title=samsung/microarchitectures/m1&amp;printable=yes"><i class="fa fa-file-text-o" aria-hidden="true"></i> Printable version</a></li><li id="t-permalink"><a href="/w/index.php?title=samsung/microarchitectures/m1&amp;oldid=86889"><i class="fa fa-link" aria-hidden="true"></i> Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=samsung/microarchitectures/m1&amp;action=info"><i class="fa fa-info-circle" aria-hidden="true"></i> Page information</a></li><li id="t-smwbrowselink"><a href="/wiki/Special:Browse/:samsung-2Fmicroarchitectures-2Fm1"><i class="fa fa-tasks" aria-hidden="true"></i> Browse properties</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages"><i class="fa fa-certificate" aria-hidden="true"></i> Special Pages</a></li></ul>
</li>
<li><a><i class="fa fa-wheelchair" aria-hidden="true"></i></a>
  <ul>
    <li><a id="wikichip-dec-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a minus.svg" alt="Decrease Font Size" width="14"/> Decrease Size</a></li>
    <li><a id="wikichip-inc-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a plus.svg" alt="Increase Font Size" width="14"/> Increase Size</a></li>
    <li><a id="wikichip-std-font"><i class="fa fa-font" aria-hidden="true"></i> Normal Size</a></li>
  </ul>
</li>

</ul></nav>

    Exynos M1 - Microarchitectures - Samsung    <span id="article-indicator"><div class="mw-indicators">
</div>
</span>
</div>


                <div id="article-breadcrumbs">
                    <span class="pull-left"><span class="subpages">&lt; <a href="/wiki/samsung" title="samsung">samsung</a></span><span class="mw-redirectedfrom">(Redirected from <a href="/w/index.php?title=samsung/microarchitectures/mongoose_1&amp;redirect=no" class="mw-redirect" title="samsung/microarchitectures/mongoose 1">samsung/microarchitectures/mongoose 1</a>)</span></span>
                </div>	
														<p></p><div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><table class="infobox"><tbody><tr><td colspan="2"><small style="float: right; font-weight: bold;"><a href="/wiki/Special:FormEdit/microarchitecture/samsung/microarchitectures/m1" title="Special:FormEdit/microarchitecture/samsung/microarchitectures/m1"><i class="fa fa-edit"></i>Edit Values</a></small></td></tr><tr><td class="header-main" colspan="2">Mongoose 1 µarch</td></tr><tr><td class="header" colspan="2">General Info</td></tr><tr><td class="label">Arch Type</td><td class="value">CPU</td></tr><tr><td class="label">Designer</td><td class="value">Samsung</td></tr><tr><td class="label">Manufacturer</td><td class="value">Samsung</td></tr><tr><td class="label">Introduction</td><td class="value">November 12, 2015</td></tr><tr><td class="label">Phase-out</td><td class="value">2017</td></tr><tr><td class="label">Process</td><td class="value"><a href="/wiki/14_nm_process" class="mw-redirect" title="14 nm process">14 nm</a></td></tr><tr><td class="label">Core Configs</td><td class="value"><a href="/wiki/4_cores" class="mw-redirect" title="4 cores">4</a></td></tr><tr><td class="header" colspan="2">Pipeline</td></tr><tr><td class="label">OoOE</td><td class="value">Yes</td></tr><tr><td class="label">Speculative</td><td class="value">Yes</td></tr><tr><td class="label">Reg Renaming</td><td class="value">Yes</td></tr><tr><td class="label">Stages</td><td class="value">14</td></tr><tr><td class="label">Decode</td><td class="value">4-way</td></tr><tr><td class="header" colspan="2">Instructions</td></tr><tr><td class="label">ISA</td><td class="value">ARMv8</td></tr><tr><td class="header" colspan="2">Cache</td></tr><tr><td class="label">L1I Cache</td><td class="value">64 KiB/core<br/>4-way set associative</td></tr><tr><td class="label">L1D Cache</td><td class="value">32 KiB/core<br/>8-way set associative</td></tr><tr><td class="label">L2 Cache</td><td class="value">2 MiB/cluster<br/>16-way set associative</td></tr><tr><td class="header" colspan="2">Succession</td></tr><tr><td colspan="2"><div style="display: inline-flex;"></div><div style="display: inline-flex; float: right;"><div style="float: left;"><a href="/wiki/samsung/microarchitectures/m2" title="samsung/microarchitectures/m2">M2</a></div><div style="float: right; padding-left: 10px; margin: auto 5px;"><i class="fa fa-chevron-right"></i></div></div></td></tr></tbody></table>
<p><b>Exynos Mongoose 1</b> (<b>M1</b>) is an <a href="/wiki/ARM" class="mw-redirect" title="ARM">ARM</a> microarchitecture designed by <a href="/wiki/Samsung" class="mw-redirect" title="Samsung">Samsung</a> for their consumer electronics. This was Samsung&#39;s first in-house developed high-performance low-power <a href="/wiki/ARM" class="mw-redirect" title="ARM">ARM</a> microarchitecture.
</p>
<div id="toc" class="toc"><div id="toctitle"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#History"><span class="tocnumber">1</span> <span class="toctext">History</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Process_Technology"><span class="tocnumber">2</span> <span class="toctext">Process Technology</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="#Compiler_support"><span class="tocnumber">3</span> <span class="toctext">Compiler support</span></a></li>
<li class="toclevel-1 tocsection-4"><a href="#Architecture"><span class="tocnumber">4</span> <span class="toctext">Architecture</span></a>
<ul>
<li class="toclevel-2 tocsection-5"><a href="#Block_Diagram"><span class="tocnumber">4.1</span> <span class="toctext">Block Diagram</span></a>
<ul>
<li class="toclevel-3 tocsection-6"><a href="#Core_Cluster_Overview"><span class="tocnumber">4.1.1</span> <span class="toctext">Core Cluster Overview</span></a></li>
<li class="toclevel-3 tocsection-7"><a href="#Individual_Core"><span class="tocnumber">4.1.2</span> <span class="toctext">Individual Core</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-8"><a href="#Memory_Hierarchy"><span class="tocnumber">4.2</span> <span class="toctext">Memory Hierarchy</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-9"><a href="#Overview"><span class="tocnumber">5</span> <span class="toctext">Overview</span></a></li>
<li class="toclevel-1 tocsection-10"><a href="#Core"><span class="tocnumber">6</span> <span class="toctext">Core</span></a>
<ul>
<li class="toclevel-2 tocsection-11"><a href="#Pipeline"><span class="tocnumber">6.1</span> <span class="toctext">Pipeline</span></a>
<ul>
<li class="toclevel-3 tocsection-12"><a href="#Front-end"><span class="tocnumber">6.1.1</span> <span class="toctext">Front-end</span></a>
<ul>
<li class="toclevel-4 tocsection-13"><a href="#Fetch_.26_pre-decoding"><span class="tocnumber">6.1.1.1</span> <span class="toctext">Fetch &amp; pre-decoding</span></a>
<ul>
<li class="toclevel-5 tocsection-14"><a href="#Branch_Predictor"><span class="tocnumber">6.1.1.1.1</span> <span class="toctext">Branch Predictor</span></a></li>
</ul>
</li>
<li class="toclevel-4 tocsection-15"><a href="#Decoding"><span class="tocnumber">6.1.1.2</span> <span class="toctext">Decoding</span></a>
<ul>
<li class="toclevel-5 tocsection-16"><a href="#Micro-Sequencer"><span class="tocnumber">6.1.1.2.1</span> <span class="toctext">Micro-Sequencer</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-3 tocsection-17"><a href="#Execution_engine"><span class="tocnumber">6.1.2</span> <span class="toctext">Execution engine</span></a>
<ul>
<li class="toclevel-4 tocsection-18"><a href="#Renaming_.26_Allocation"><span class="tocnumber">6.1.2.1</span> <span class="toctext">Renaming &amp; Allocation</span></a></li>
<li class="toclevel-4 tocsection-19"><a href="#Dispatch"><span class="tocnumber">6.1.2.2</span> <span class="toctext">Dispatch</span></a></li>
<li class="toclevel-4 tocsection-20"><a href="#Integer_cluster"><span class="tocnumber">6.1.2.3</span> <span class="toctext">Integer cluster</span></a></li>
<li class="toclevel-4 tocsection-21"><a href="#Floating-point_cluster"><span class="tocnumber">6.1.2.4</span> <span class="toctext">Floating-point cluster</span></a></li>
<li class="toclevel-4 tocsection-22"><a href="#Retirement"><span class="tocnumber">6.1.2.5</span> <span class="toctext">Retirement</span></a></li>
</ul>
</li>
<li class="toclevel-3 tocsection-23"><a href="#Memory_subsystem"><span class="tocnumber">6.1.3</span> <span class="toctext">Memory subsystem</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-24"><a href="#Core_cluster"><span class="tocnumber">7</span> <span class="toctext">Core cluster</span></a></li>
<li class="toclevel-1 tocsection-25"><a href="#Die"><span class="tocnumber">8</span> <span class="toctext">Die</span></a>
<ul>
<li class="toclevel-2 tocsection-26"><a href="#Core_Floorplan"><span class="tocnumber">8.1</span> <span class="toctext">Core Floorplan</span></a></li>
<li class="toclevel-2 tocsection-27"><a href="#Core_Cluster_Floorplan"><span class="tocnumber">8.2</span> <span class="toctext">Core Cluster Floorplan</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-28"><a href="#All_M1_Processors"><span class="tocnumber">9</span> <span class="toctext">All M1 Processors</span></a></li>
<li class="toclevel-1 tocsection-29"><a href="#Bibliography"><span class="tocnumber">10</span> <span class="toctext">Bibliography</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="History">History</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=samsung/microarchitectures/m1&amp;action=edit&amp;section=1" title="Edit section: History">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The Mongoose 1 (M1) microarchitecture was Samsung&#39;s first in-house design which was done entirely from scratch. A design team was assembled and in roughly 3 years, they&#39;ve gone from requirements to <a href="/w/index.php?title=tape-out&amp;action=edit&amp;redlink=1" class="new" title="tape-out (page does not exist)">tape-out</a>. The design was done at Samsung&#39;s Austin R&amp;D Center (SARC) which was founded in <a href="/wiki/2010" title="2010">2010</a> for the sole purpose of developing high-performance, low-power, complex CPU and System IPs. A large portion of the design team consists of many ex-<a href="/wiki/AMD" class="mw-redirect" title="AMD">AMD</a> Austin engineers as well as ex-<a href="/wiki/IBM" class="mw-redirect" title="IBM">IBMers</a>. The Mongoose 1 microarchitecture was led by chief architect Brad Burgess. Previously Burgess was an AMD fellow and the chief architect of <a href="/wiki/AMD" class="mw-redirect" title="AMD">AMD</a>&#39;s <a href="/w/index.php?title=amd/microarchitectures/bobcat&amp;action=edit&amp;redlink=1" class="new" title="amd/microarchitectures/bobcat (page does not exist)">Bobcat</a> microarchitecture, a low-power <a href="/wiki/x86" title="x86">x86</a> design.
</p>
<h2><span class="mw-headline" id="Process_Technology">Process Technology</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=samsung/microarchitectures/m1&amp;action=edit&amp;section=2" title="Edit section: Process Technology">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>M1 was fabricated on Samsung&#39;s <a href="/wiki/14_nm_process" class="mw-redirect" title="14 nm process">14 nm process</a>.
</p>
<h2><span class="mw-headline" id="Compiler_support">Compiler support</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=samsung/microarchitectures/m1&amp;action=edit&amp;section=3" title="Edit section: Compiler support">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table class="wikitable">

<tbody><tr>
<th> Compiler </th>
<th> Arch-Specific </th>
<th> Arch-Favorable
</th></tr>
<tr>
<td> <a href="/w/index.php?title=GCC&amp;action=edit&amp;redlink=1" class="new" title="GCC (page does not exist)">GCC</a> </td>
<td> <code>-mcpu=exynos-m1</code> </td>
<td> <code>-mtune=exynos-m1</code>
</td></tr>
<tr>
<td> <a href="/w/index.php?title=LLVM&amp;action=edit&amp;redlink=1" class="new" title="LLVM (page does not exist)">LLVM</a> </td>
<td> <code>-mcpu=exynos-m1</code> </td>
<td> <code>-mtune=exynos-m1</code>
</td></tr></tbody></table>
<h2><span class="mw-headline" id="Architecture">Architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=samsung/microarchitectures/m1&amp;action=edit&amp;section=4" title="Edit section: Architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The M1 is Samsung&#39;s first in-house design from scratch.
</p>
<ul><li> ARM v8.0
<ul><li> <a href="/wiki/arm/aarch64" title="arm/aarch64">AARch64</a> (A64)</li>
<li> <a href="/w/index.php?title=arm/aarch32&amp;action=edit&amp;redlink=1" class="new" title="arm/aarch32 (page does not exist)">AARch32</a> (A32)
<ul><li> <a href="/w/index.php?title=arm/thumb&amp;action=edit&amp;redlink=1" class="new" title="arm/thumb (page does not exist)">Thumb</a> support</li></ul></li></ul></li>
<li> 2.6 GHz clock frequency
<ul><li> 2.3 GHz for multi-core workloads</li></ul></li>
<li> Sub 3-watt/core</li>
<li> <a href="/wiki/14_nm_process" class="mw-redirect" title="14 nm process">14 nm process</a> (<a href="/w/index.php?title=FinFET&amp;action=edit&amp;redlink=1" class="new" title="FinFET (page does not exist)">FinFET</a>)</li>
<li> Core
<ul><li> Advanced <a href="/w/index.php?title=branch_predictor&amp;action=edit&amp;redlink=1" class="new" title="branch predictor (page does not exist)">branch predictor</a></li>
<li> 4-way instruction decode
<ul><li> Most instructions map to a single µOP, with a few exceptions</li></ul></li>
<li> 4-way µOP dispatch and retire</li>
<li> <a href="/w/index.php?title=Out-of-order&amp;action=edit&amp;redlink=1" class="new" title="Out-of-order (page does not exist)">Out-of-order</a> execution
<ul><li> Out-of-order load and stores</li></ul></li>
<li> Multistride/multistream prefetcher</li>
<li> Low-latency and low-power caches</li></ul></li></ul>
<h3><span class="mw-headline" id="Block_Diagram">Block Diagram</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=samsung/microarchitectures/m1&amp;action=edit&amp;section=5" title="Edit section: Block Diagram">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span class="mw-headline" id="Core_Cluster_Overview">Core Cluster Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=samsung/microarchitectures/m1&amp;action=edit&amp;section=6" title="Edit section: Core Cluster Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p><a href="/wiki/File:mongoose_1_soc_block_diagram.svg" class="image"><img alt="mongoose 1 soc block diagram.svg" src="/w/images/thumb/8/8d/mongoose_1_soc_block_diagram.svg/500px-mongoose_1_soc_block_diagram.svg.png" width="500" height="504" srcset="/w/images/thumb/8/8d/mongoose_1_soc_block_diagram.svg/750px-mongoose_1_soc_block_diagram.svg.png 1.5x, /w/images/thumb/8/8d/mongoose_1_soc_block_diagram.svg/1000px-mongoose_1_soc_block_diagram.svg.png 2x"/></a>
</p>
<h4><span class="mw-headline" id="Individual_Core">Individual Core</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=samsung/microarchitectures/m1&amp;action=edit&amp;section=7" title="Edit section: Individual Core">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p><a href="/wiki/File:mongoose_1_block_diagram.svg" class="image"><img alt="mongoose 1 block diagram.svg" src="/w/images/thumb/d/d3/mongoose_1_block_diagram.svg/900px-mongoose_1_block_diagram.svg.png" width="900" height="996" srcset="/w/images/thumb/d/d3/mongoose_1_block_diagram.svg/1350px-mongoose_1_block_diagram.svg.png 1.5x, /w/images/thumb/d/d3/mongoose_1_block_diagram.svg/1800px-mongoose_1_block_diagram.svg.png 2x"/></a>
</p>
<h3><span class="mw-headline" id="Memory_Hierarchy">Memory Hierarchy</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=samsung/microarchitectures/m1&amp;action=edit&amp;section=8" title="Edit section: Memory Hierarchy">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li> Cache
<ul><li> L1I Cache
<ul><li> 64 KiB, 4-way set associative
<ul><li> 128 B line size</li>
<li> per core</li></ul></li>
<li> Parity-protected</li></ul></li>
<li> L1D Cache
<ul><li> 32 KiB, 8-way set associative
<ul><li> 64 B line size</li>
<li> per core</li></ul></li>
<li> 4 cycles for fastest load-to-use</li>
<li> 16 B/cycle load bandwidth</li>
<li> 16 B/cycle store bandwidth</li></ul></li>
<li> L2 Cache
<ul><li> 2 MiB, 16-way set associative
<ul><li> 4x banks (512 KiB each)</li></ul></li>
<li> Inclusive of L1</li>
<li> 22 cycles latency</li>
<li> 16 B/cycle/CPU bandwidth</li></ul></li></ul></li></ul>
<p>Mongoose 1 TLB consists of dedicated L1 TLB for instruction cache (ITLB) and another one for data cache (DTLB). Additionally there is a unified L2 TLB (STLB).
</p>
<ul><li> TLBs
<ul><li> ITLB
<ul><li> 256-entry</li></ul></li>
<li> DTLB
<ul><li> 32-entry</li></ul></li>
<li> STLB
<ul><li> 1,024-entry</li>
<li> Per core</li></ul></li></ul></li></ul>
<ul><li> BPU
<ul><li> 4K-entry main BTB</li>
<li> 64-entry µBTB</li>
<li> 64-entry return stack</li>
<li> 8K-entry L2 BTB</li></ul></li></ul>
<h2><span class="mw-headline" id="Overview">Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=samsung/microarchitectures/m1&amp;action=edit&amp;section=9" title="Edit section: Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Mongoose 1 was an entirely brand new architecture from the ground up that implemented the <a href="/wiki/arm/armv8" title="arm/armv8">ARMv8</a> ISA. The architecture supports both <a href="/wiki/arm/aarch64" title="arm/aarch64">AArch64</a> and <a href="/w/index.php?title=arm/aarch32&amp;action=edit&amp;redlink=1" class="new" title="arm/aarch32 (page does not exist)">AArch32</a> including <a href="/w/index.php?title=arm/thumb&amp;action=edit&amp;redlink=1" class="new" title="arm/thumb (page does not exist)">Thumb</a> modes. The architecture is a <a href="/wiki/quad-core" title="quad-core">quad-core</a> design which was intended to be paired with another low-power <a href="/wiki/arm_holdings" title="arm holdings">ARM</a> <a href="/wiki/IP_core" class="mw-redirect" title="IP core">IP core</a>.
</p>
<h2><span class="mw-headline" id="Core">Core</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=samsung/microarchitectures/m1&amp;action=edit&amp;section=10" title="Edit section: Core">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Pipeline">Pipeline</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=samsung/microarchitectures/m1&amp;action=edit&amp;section=11" title="Edit section: Pipeline">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The M1 has a <a href="/w/index.php?title=speculative_execution&amp;action=edit&amp;redlink=1" class="new" title="speculative execution (page does not exist)">speculatively executing</a> <a href="/w/index.php?title=out-of-order&amp;action=edit&amp;redlink=1" class="new" title="out-of-order (page does not exist)">out-of-order</a> 4-wide pipeline. 
</p><p><br/>
</p>
<dl><dd> <a href="/wiki/File:mongoose_1_pipeline.svg" class="image"><img alt="mongoose 1 pipeline.svg" src="/w/images/thumb/7/7d/mongoose_1_pipeline.svg/900px-mongoose_1_pipeline.svg.png" width="900" height="266" srcset="/w/images/thumb/7/7d/mongoose_1_pipeline.svg/1350px-mongoose_1_pipeline.svg.png 1.5x, /w/images/thumb/7/7d/mongoose_1_pipeline.svg/1800px-mongoose_1_pipeline.svg.png 2x"/></a></dd></dl>
<p><br/>
There are two pipeline stages for the branch predictor for generating addresses. There are three cycles for <a href="/w/index.php?title=instruction_fetch&amp;action=edit&amp;redlink=1" class="new" title="instruction fetch (page does not exist)">fetching instructions</a> from the <a href="/w/index.php?title=instruction_cache&amp;action=edit&amp;redlink=1" class="new" title="instruction cache (page does not exist)">instruction cache</a> and delivering them to the <a href="/w/index.php?title=instruction_queue&amp;action=edit&amp;redlink=1" class="new" title="instruction queue (page does not exist)">instruction queue</a>. There are three <a href="/w/index.php?title=instruction_decode&amp;action=edit&amp;redlink=1" class="new" title="instruction decode (page does not exist)">decode</a> stages, two <a href="/w/index.php?title=register_renaming&amp;action=edit&amp;redlink=1" class="new" title="register renaming (page does not exist)">renaming stages</a>, and a single <a href="/w/index.php?title=instruction_dispatch&amp;action=edit&amp;redlink=1" class="new" title="instruction dispatch (page does not exist)">dispatch</a> stage.
</p><p>Both pipes for the execution stage goes through a scheduling cycle followed by a register read cycle. Instruction execution may take a cycle or more depending on the <a href="/wiki/ARM" class="mw-redirect" title="ARM">ARM</a> instruction being executed. There is a single cycle for the <a href="/w/index.php?title=write_back&amp;action=edit&amp;redlink=1" class="new" title="write back (page does not exist)">write back</a> and <a href="/w/index.php?title=forwarding&amp;action=edit&amp;redlink=1" class="new" title="forwarding (page does not exist)">forwarding</a>. In the case of a load operation, there is an additional translation tag cycle, data cycle, and an alignment and write back cycle.
</p><p>The last row (in blue) are the 22 cycles latency path for loading data from the <a href="/w/index.php?title=level_2_cache&amp;action=edit&amp;redlink=1" class="new" title="level 2 cache (page does not exist)">level 2 cache</a>.
</p>
<h4><span class="mw-headline" id="Front-end">Front-end</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=samsung/microarchitectures/m1&amp;action=edit&amp;section=12" title="Edit section: Front-end">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<div class="floatright"><a href="/wiki/File:mongoose_1_fetch.svg" class="image"><img alt="mongoose 1 fetch.svg" src="/w/images/thumb/3/3c/mongoose_1_fetch.svg/250px-mongoose_1_fetch.svg.png" width="250" height="146" srcset="/w/images/thumb/3/3c/mongoose_1_fetch.svg/375px-mongoose_1_fetch.svg.png 1.5x, /w/images/thumb/3/3c/mongoose_1_fetch.svg/500px-mongoose_1_fetch.svg.png 2x"/></a></div>
<p>The front-end is responsible for fetching the correct stream of bytes from the cache based on the traffic flow predictions by the <a href="/w/index.php?title=branch_predictor&amp;action=edit&amp;redlink=1" class="new" title="branch predictor (page does not exist)">branch predictor</a> and feeding the decoders which decode the instructions into simple signals. The goal of the front-end is the ultimately keep the back-end busy executing as much instructions as possible.
</p>
<h5><span class="mw-headline" id="Fetch_.26_pre-decoding">Fetch &amp; pre-decoding</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=samsung/microarchitectures/m1&amp;action=edit&amp;section=13" title="Edit section: Fetch &amp; pre-decoding">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>With the help of the <a href="/w/index.php?title=branch_predictor&amp;action=edit&amp;redlink=1" class="new" title="branch predictor (page does not exist)">branch predictor</a>, the instructions should already be found in the <a href="/w/index.php?title=level_1_instruction_cache&amp;action=edit&amp;redlink=1" class="new" title="level 1 instruction cache (page does not exist)">level 1 instruction cache</a>. The L1I cache is 64 KiB, 4-way <a href="/w/index.php?title=set_associative&amp;action=edit&amp;redlink=1" class="new" title="set associative (page does not exist)">set associative</a> and has its own <a href="/w/index.php?title=iTLB&amp;action=edit&amp;redlink=1" class="new" title="iTLB (page does not exist)">iTLB</a> consisting of 256 entries. Up to 24 bytes are read from it each cycle into the <a href="/w/index.php?title=instruction_queue&amp;action=edit&amp;redlink=1" class="new" title="instruction queue (page does not exist)">instruction queue</a> which allows them to hide very short <a href="/w/index.php?title=branch_bubbles&amp;action=edit&amp;redlink=1" class="new" title="branch bubbles (page does not exist)">branch bubbles</a>. The <a href="/w/index.php?title=instruction_queue&amp;action=edit&amp;redlink=1" class="new" title="instruction queue (page does not exist)">instruction queue</a> is a slightly more complex component than a simple buffer. The byte stream gets split up into the <a href="/wiki/ARM" class="mw-redirect" title="ARM">ARM</a> instructions its made off, including dealing with the various mis-aligned ARM instructions such as in the case of <a href="/w/index.php?title=arm/thumb&amp;action=edit&amp;redlink=1" class="new" title="arm/thumb (page does not exist)">thumb mode</a>.
</p>
<h6><span class="mw-headline" id="Branch_Predictor">Branch Predictor</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=samsung/microarchitectures/m1&amp;action=edit&amp;section=14" title="Edit section: Branch Predictor">edit</a><span class="mw-editsection-bracket">]</span></span></h6>
<p>The M1 has a <a href="/w/index.php?title=perceptron_branch_predictor&amp;action=edit&amp;redlink=1" class="new" title="perceptron branch predictor (page does not exist)">perceptron branch predictor</a> (Samsung advertises it as a &#34;neural network&#34; predictor) with a couple of <a href="/w/index.php?title=perceptrons&amp;action=edit&amp;redlink=1" class="new" title="perceptrons (page does not exist)">perceptrons</a> which can handle two branches per cycle. The unit is capable of indirect predictions as well as loop and stream predictions when it detects those traffic patterns. The unit has a 64-entry µBTB that can be used for caching small tight loops and hot kernels. Additionally, there is a 4K main BTB which covers the entire footprint of the instruction cache and allows for higher accuracy. There is a 64-entry call <a href="/w/index.php?title=return_stack&amp;action=edit&amp;redlink=1" class="new" title="return stack (page does not exist)">return stack</a>.
</p><p>The branch predictor feeds a decoupled instruction address queue which in turn feeds the <a href="/w/index.php?title=instruction_cache&amp;action=edit&amp;redlink=1" class="new" title="instruction cache (page does not exist)">instruction cache</a>.
</p>
<h5><span class="mw-headline" id="Decoding">Decoding</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=samsung/microarchitectures/m1&amp;action=edit&amp;section=15" title="Edit section: Decoding">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<div class="floatright"><a href="/wiki/File:mongoose_1_decode.svg" class="image"><img alt="mongoose 1 decode.svg" src="/w/images/thumb/b/b6/mongoose_1_decode.svg/350px-mongoose_1_decode.svg.png" width="350" height="200" srcset="/w/images/thumb/b/b6/mongoose_1_decode.svg/525px-mongoose_1_decode.svg.png 1.5x, /w/images/thumb/b/b6/mongoose_1_decode.svg/700px-mongoose_1_decode.svg.png 2x"/></a></div>
<p>From the <a href="/w/index.php?title=instruction_queue&amp;action=edit&amp;redlink=1" class="new" title="instruction queue (page does not exist)">instruction queue</a> the instructions are sent to decode. Decode is a 4-way decoder which can handle both the <a href="/wiki/ARM" class="mw-redirect" title="ARM">ARM</a> <a href="/wiki/arm/aarch64" title="arm/aarch64">AArch64</a> and <a href="/w/index.php?title=arm/aarch32&amp;action=edit&amp;redlink=1" class="new" title="arm/aarch32 (page does not exist)">AArch32</a> instructions. Up to four µOPs are decoded and sent to the <a href="/w/index.php?title=re-order_buffer&amp;action=edit&amp;redlink=1" class="new" title="re-order buffer (page does not exist)">re-order buffer</a>.
</p>
<h6><span class="mw-headline" id="Micro-Sequencer">Micro-Sequencer</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=samsung/microarchitectures/m1&amp;action=edit&amp;section=16" title="Edit section: Micro-Sequencer">edit</a><span class="mw-editsection-bracket">]</span></span></h6>
<p>For some complex ARM instructions such as the <a href="/w/index.php?title=arm/armv7&amp;action=edit&amp;redlink=1" class="new" title="arm/armv7 (page does not exist)">ARMv7</a> load-store multiples instructions which result in multiple µOPs being emitted, M1 has a side micro-sequencer that will get invoked and emit the appropriate µOPs.
</p>
<h4><span class="mw-headline" id="Execution_engine">Execution engine</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=samsung/microarchitectures/m1&amp;action=edit&amp;section=17" title="Edit section: Execution engine">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<h5><span class="mw-headline" id="Renaming_.26_Allocation">Renaming &amp; Allocation</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=samsung/microarchitectures/m1&amp;action=edit&amp;section=18" title="Edit section: Renaming &amp; Allocation">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<div class="floatright"><a href="/wiki/File:mongoose_1_rob.svg" class="image"><img alt="mongoose 1 rob.svg" src="/w/images/thumb/9/91/mongoose_1_rob.svg/400px-mongoose_1_rob.svg.png" width="400" height="160" srcset="/w/images/thumb/9/91/mongoose_1_rob.svg/600px-mongoose_1_rob.svg.png 1.5x, /w/images/thumb/9/91/mongoose_1_rob.svg/800px-mongoose_1_rob.svg.png 2x"/></a></div>
<p>As with the <a href="/w/index.php?title=instruction_decode&amp;action=edit&amp;redlink=1" class="new" title="instruction decode (page does not exist)">decode</a>, up to four µOPs can be renamed each cycle. For some special cases such as in <a href="/w/index.php?title=arm/armv7&amp;action=edit&amp;redlink=1" class="new" title="arm/armv7 (page does not exist)">ARMv7</a> where four single-precision registers can alias into a single quad register or a pair of doubles, M1 has special logic in the rename area to handle the renaming of those <a href="/w/index.php?title=floating_point&amp;action=edit&amp;redlink=1" class="new" title="floating point (page does not exist)">floating point</a> µOPs. For the case of a branch misprediction, M1 has a perform fast map recovery ability as a branch misprediction recovery mechanism. 
</p><p>M1 has a 96-entry <a href="/w/index.php?title=reorder_buffer&amp;action=edit&amp;redlink=1" class="new" title="reorder buffer (page does not exist)">reorder buffer</a> which feeds the <a href="/w/index.php?title=dispatch_queue&amp;action=edit&amp;redlink=1" class="new" title="dispatch queue (page does not exist)">dispatch queue</a> 4 µOPs per cycle.
</p>
<h5><span class="mw-headline" id="Dispatch">Dispatch</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=samsung/microarchitectures/m1&amp;action=edit&amp;section=19" title="Edit section: Dispatch">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>From the dispatch queue, up to 7 µOPs may be issued to the integer cluster and up to 2 µOPs may be issued to the floating point cluster.
</p>
<h5><span class="mw-headline" id="Integer_cluster">Integer cluster</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=samsung/microarchitectures/m1&amp;action=edit&amp;section=20" title="Edit section: Integer cluster">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<div class="floatright"><a href="/wiki/File:mongoose_1_integer_scheduler.svg" class="image"><img alt="mongoose 1 integer scheduler.svg" src="/w/images/thumb/2/28/mongoose_1_integer_scheduler.svg/500px-mongoose_1_integer_scheduler.svg.png" width="500" height="160" srcset="/w/images/thumb/2/28/mongoose_1_integer_scheduler.svg/750px-mongoose_1_integer_scheduler.svg.png 1.5x, /w/images/thumb/2/28/mongoose_1_integer_scheduler.svg/1000px-mongoose_1_integer_scheduler.svg.png 2x"/></a></div>
<p>The <a href="/w/index.php?title=dispatch_queue&amp;action=edit&amp;redlink=1" class="new" title="dispatch queue (page does not exist)">dispatch queue</a> feeds the execution units. For integers, there is a 96-entry integer <a href="/w/index.php?title=physical_register_file&amp;action=edit&amp;redlink=1" class="new" title="physical register file (page does not exist)">physical register file</a> (roughly 35-36 of them is architected) which means data movement is not necessary. In the integer execution cluster, up to 7 µOPs per cycle may be dispatched to the <a href="/w/index.php?title=schedulers&amp;action=edit&amp;redlink=1" class="new" title="schedulers (page does not exist)">schedulers</a>. The schedulers are distributed across the various pipes. In total the integer schedulers have 58 entries and those entries are distributed in mixed sizes across the 7 schedulers.
</p><p>For the first pipe the M1 has a branch resolution unit. The next three pipes have integer ALUs with only the first one capable of also multiplication and division. It&#39;s worth pointing out that while all three pipes are capable of execution the typical integer ALU µOPs (i.e., two source µOPs), only ALUC (complex ALU) can also execute three source µOPs. This includes some of the <a href="/w/index.php?title=arm/armv7&amp;action=edit&amp;redlink=1" class="new" title="arm/armv7 (page does not exist)">ARMv7</a> special predicate forms. Generally speaking, most of the simple classes of instructions (e.g., normal add) should be a single cycle while the more complex operations (e.g., add with <a href="/w/index.php?title=barrel_shift&amp;action=edit&amp;redlink=1" class="new" title="barrel shift (page does not exist)">barrel shift</a> rotate) would be a cycle or two more.
</p><p>The last three pipes are for the <a href="/w/index.php?title=load_address&amp;action=edit&amp;redlink=1" class="new" title="load address (page does not exist)">load address</a> adder, <a href="/w/index.php?title=store_address&amp;action=edit&amp;redlink=1" class="new" title="store address (page does not exist)">store address</a> adder, and store data.
</p>
<h5><span class="mw-headline" id="Floating-point_cluster">Floating-point cluster</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=samsung/microarchitectures/m1&amp;action=edit&amp;section=21" title="Edit section: Floating-point cluster">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<div class="floatright"><a href="/wiki/File:mongoose_1_fp_scheduler.svg" class="image"><img alt="mongoose 1 fp scheduler.svg" src="/w/images/thumb/c/c7/mongoose_1_fp_scheduler.svg/200px-mongoose_1_fp_scheduler.svg.png" width="200" height="216" srcset="/w/images/thumb/c/c7/mongoose_1_fp_scheduler.svg/300px-mongoose_1_fp_scheduler.svg.png 1.5x, /w/images/thumb/c/c7/mongoose_1_fp_scheduler.svg/400px-mongoose_1_fp_scheduler.svg.png 2x"/></a></div>
<p>On the floating point cluster side, up to 2 µOPs may be issued to a unified scheduler which consists of 32 entries. There is a 96-entry floating point (vector) <a href="/w/index.php?title=physical_register_file&amp;action=edit&amp;redlink=1" class="new" title="physical register file (page does not exist)">physical register file</a> (roughly 35-36 architected). There are two pipes and both pipes have an integer SIMD unit (<a href="/w/index.php?title=arm/neon&amp;action=edit&amp;redlink=1" class="new" title="arm/neon (page does not exist)">NEON</a>). The first 0 features a 5-cycle <a href="/w/index.php?title=FMAC&amp;action=edit&amp;redlink=1" class="new" title="FMAC (page does not exist)">FMAC</a> and a 4-cycle multiplier while the second pipe incorporates a 3-cycle <a href="/w/index.php?title=floating-point_adder&amp;action=edit&amp;redlink=1" class="new" title="floating-point adder (page does not exist)">floating-point adder</a>. Additionally, the first pipe also includes a <a href="/w/index.php?title=cryptography&amp;action=edit&amp;redlink=1" class="new" title="cryptography (page does not exist)">cryptography</a> unit and a floating point conversion unit while the second pipe incorporates a floating point store unit.
</p>
<h5><span class="mw-headline" id="Retirement">Retirement</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=samsung/microarchitectures/m1&amp;action=edit&amp;section=22" title="Edit section: Retirement">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>Once execution is complete, µOPs may retire at a rate of up to 4 µOPs per cycle.
</p>
<h4><span class="mw-headline" id="Memory_subsystem">Memory subsystem</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=samsung/microarchitectures/m1&amp;action=edit&amp;section=23" title="Edit section: Memory subsystem">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<div class="floatleft"><a href="/wiki/File:mongoose_1_data_cache.svg" class="image"><img alt="mongoose 1 data cache.svg" src="/w/images/thumb/0/04/mongoose_1_data_cache.svg/150px-mongoose_1_data_cache.svg.png" width="150" height="129" srcset="/w/images/thumb/0/04/mongoose_1_data_cache.svg/225px-mongoose_1_data_cache.svg.png 1.5x, /w/images/thumb/0/04/mongoose_1_data_cache.svg/300px-mongoose_1_data_cache.svg.png 2x"/></a></div>
<p>The M1 has a 32 KiB 8-way <a href="/w/index.php?title=set_associative&amp;action=edit&amp;redlink=1" class="new" title="set associative (page does not exist)">set associative</a> level 1 <a href="/w/index.php?title=data_cache&amp;action=edit&amp;redlink=1" class="new" title="data cache (page does not exist)">data cache</a> which is <a href="/w/index.php?title=ECC&amp;action=edit&amp;redlink=1" class="new" title="ECC (page does not exist)">ECC</a> protected. <a href="/w/index.php?title=Loads&amp;action=edit&amp;redlink=1" class="new" title="Loads (page does not exist)">Loads</a> and <a href="/w/index.php?title=stores&amp;action=edit&amp;redlink=1" class="new" title="stores (page does not exist)">stores</a> are done fully <a href="/w/index.php?title=out_of_order&amp;action=edit&amp;redlink=1" class="new" title="out of order (page does not exist)">out of order</a> with all the typical forwarding and light prediction that prevents thrashing. The M1 is capable of a single 128-bit load each cycle and a single 128-bit store each cycle. Note that both operations can be done at the same cycle. The level 1 data cache has a 4-cycle load latency and can support 8 outstanding misses to the <a href="/w/index.php?title=L2&amp;action=edit&amp;redlink=1" class="new" title="L2 (page does not exist)">L2</a> hierarchy.
</p><p>It&#39;s worth noting that the <a href="/w/index.php?title=dTLB&amp;action=edit&amp;redlink=1" class="new" title="dTLB (page does not exist)">dTLB</a> is only 32 entries which is considerably smaller than the 256-entry <a href="/w/index.php?title=iTLB&amp;action=edit&amp;redlink=1" class="new" title="iTLB (page does not exist)">iTLB</a>. Brad Burgess, Chief CPU Architect for the M1, explained that the reason for this is because the front-end is designed with a lot more room in mind as far as handling a larger TLB capacity natively in its pipeline. It&#39;s also physically laid out much further on the floor plan. This allows the L2 TLB to service the dTLB more aggressively.
</p><p>The M1 has a <a href="/w/index.php?title=multi-stride&amp;action=edit&amp;redlink=1" class="new" title="multi-stride (page does not exist)">multi-stride</a> prefetcher which allows it to detect patterns and start the fetching request ahead of execution. While Samsung hasn&#39;t gone into too much detail, they noted that there is also some stream/copy optimizations as well which accelerate certain observable traffic patterns.
</p>
<h2><span class="mw-headline" id="Core_cluster">Core cluster</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=samsung/microarchitectures/m1&amp;action=edit&amp;section=24" title="Edit section: Core cluster">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="floatright"><a href="/wiki/File:mongoose_1_cluster_cache.svg" class="image"><img alt="mongoose 1 cluster cache.svg" src="/w/images/thumb/e/e0/mongoose_1_cluster_cache.svg/300px-mongoose_1_cluster_cache.svg.png" width="300" height="276" srcset="/w/images/thumb/e/e0/mongoose_1_cluster_cache.svg/450px-mongoose_1_cluster_cache.svg.png 1.5x, /w/images/thumb/e/e0/mongoose_1_cluster_cache.svg/600px-mongoose_1_cluster_cache.svg.png 2x"/></a></div>
<p>The M1 consists of four cores and a shared <a href="/w/index.php?title=level_2&amp;action=edit&amp;redlink=1" class="new" title="level 2 (page does not exist)">level 2</a> cache. Samsung has gone with a four-bank hierarchy with the L2. It is 2 MiB, 16-way <a href="/w/index.php?title=set_associative&amp;action=edit&amp;redlink=1" class="new" title="set associative (page does not exist)">set associative</a> and ECC protected broken into 4 banks. Being inclusive of the L1, there are filtering being done for the L1 first. The bank storing the data depends on the address. The exact organization was not detailed. Each bank can return up to 16 bytes per cycle to the cores and has a 22-cycle latency.
</p>
<div style="clear:both;"></div>
<h2><span class="mw-headline" id="Die">Die</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=samsung/microarchitectures/m1&amp;action=edit&amp;section=25" title="Edit section: Die">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Core_Floorplan">Core Floorplan</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=samsung/microarchitectures/m1&amp;action=edit&amp;section=26" title="Edit section: Core Floorplan">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<dl><dd><a href="/wiki/File:mongoose_1_core_floorplan.png" class="image"><img alt="mongoose 1 core floorplan.png" src="/w/images/thumb/6/60/mongoose_1_core_floorplan.png/500px-mongoose_1_core_floorplan.png" width="500" height="550" srcset="/w/images/thumb/6/60/mongoose_1_core_floorplan.png/750px-mongoose_1_core_floorplan.png 1.5x, /w/images/6/60/mongoose_1_core_floorplan.png 2x"/></a></dd></dl>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:mongoose_1_core_floorplan_(annotated).png" class="image"><img alt="mongoose 1 core floorplan (annotated).png" src="/w/images/thumb/8/8c/mongoose_1_core_floorplan_%28annotated%29.png/500px-mongoose_1_core_floorplan_%28annotated%29.png" width="500" height="550" srcset="/w/images/thumb/8/8c/mongoose_1_core_floorplan_%28annotated%29.png/750px-mongoose_1_core_floorplan_%28annotated%29.png 1.5x, /w/images/8/8c/mongoose_1_core_floorplan_%28annotated%29.png 2x"/></a></dd></dl>
<h3><span class="mw-headline" id="Core_Cluster_Floorplan">Core Cluster Floorplan</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=samsung/microarchitectures/m1&amp;action=edit&amp;section=27" title="Edit section: Core Cluster Floorplan">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<dl><dd><a href="/wiki/File:mongoose_1_core_cluster.png" class="image"><img alt="mongoose 1 core cluster.png" src="/w/images/thumb/4/45/mongoose_1_core_cluster.png/500px-mongoose_1_core_cluster.png" width="500" height="543" class="wikichip_ogimage" srcset="/w/images/thumb/4/45/mongoose_1_core_cluster.png/750px-mongoose_1_core_cluster.png 1.5x, /w/images/4/45/mongoose_1_core_cluster.png 2x"/></a></dd></dl>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:mongoose_1_core_cluster_(annotated).png" class="image"><img alt="mongoose 1 core cluster (annotated).png" src="/w/images/thumb/0/0d/mongoose_1_core_cluster_%28annotated%29.png/500px-mongoose_1_core_cluster_%28annotated%29.png" width="500" height="543" srcset="/w/images/thumb/0/0d/mongoose_1_core_cluster_%28annotated%29.png/750px-mongoose_1_core_cluster_%28annotated%29.png 1.5x, /w/images/0/0d/mongoose_1_core_cluster_%28annotated%29.png 2x"/></a></dd></dl>
<h2><span class="mw-headline" id="All_M1_Processors">All M1 Processors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=samsung/microarchitectures/m1&amp;action=edit&amp;section=28" title="Edit section: All M1 Processors">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="comptable-wrapper"><div class="comptable-scroller">
<table class="comptable sortable tc5 tc6 tc7">
<tbody><tr class="comptable-header"><th> </th><th colspan="8">List of M1-based Processors</th></tr>
<tr class="comptable-header"><th> </th><th colspan="6">Main processor</th><th colspan="2">Integrated Graphics</th></tr>
<tr class="comptable-header"><th class="unsortable">Model</th><th>Family</th><th>Launched</th><th>Arch</th><th>Cores</th><th data-sort-type="number">Frequency</th><th data-sort-type="number">Turbo</th><th>GPU</th><th data-sort-type="number">Frequency</th></tr>
<tr><td><a href="/wiki/samsung/exynos/8890" title="samsung/exynos/8890">8890</a></td><td>Exynos</td><td>21 February 2016</td><td>Mongoose 1, Cortex-A53</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,300&amp;#160;MHz 2,300,000&amp;#160;kHz"><span class="smwtext">2.3 GHz</span><div class="smwttcontent">2,300 MHz <br/>2,300,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,600&amp;#160;MHz 1,600,000&amp;#160;kHz"><span class="smwtext">1.6 GHz</span><div class="smwttcontent">1,600 MHz <br/>1,600,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,600&amp;#160;MHz 2,600,000&amp;#160;kHz"><span class="smwtext">2.6 GHz</span><div class="smwttcontent">2,600 MHz <br/>2,600,000 kHz <br/></div></span></td><td>Mali-T880</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.6&amp;#160;GHz 600,000&amp;#160;KHz"><span class="smwtext">600 MHz</span><div class="smwttcontent">0.6 GHz <br/>600,000 KHz <br/></div></span></td></tr>
<tr class="comptable-header"><th>Count: 1</th></tr>
</tbody></table>
</div></div>
<h2><span class="mw-headline" id="Bibliography">Bibliography</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=samsung/microarchitectures/m1&amp;action=edit&amp;section=29" title="Edit section: Bibliography">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> Burgess, Brad. &#34;Samsung exynos M1 processor.&#34; Hot Chips 28 Symposium (HCS), 2016 IEEE. IEEE, 2016.</li>
<li> LLVM: lib/Target/AArch64/AArch64SchedExynosM1.td</li></ul>

<!-- Saved in parser cache with key wikichip:pcache:idhash:27974-0!*!0!default!!en!5!* and timestamp 20221006203820 and revision id 86889
 -->
</div><div class="visualClear"></div><div class="printfooter">Retrieved from &#34;<a dir="ltr" href="https://en.wikichip.org/w/index.php?title=samsung/microarchitectures/m1&amp;oldid=86889">https://en.wikichip.org/w/index.php?title=samsung/microarchitectures/m1&amp;oldid=86889</a>&#34;</div><div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Special:Categories" title="Special:Categories">Categories</a>: <ul><li><a href="/wiki/Category:cpu_microarchitectures_by_samsung" title="Category:cpu microarchitectures by samsung">cpu microarchitectures by samsung</a></li><li><a href="/wiki/Category:microarchitectures_by_samsung" title="Category:microarchitectures by samsung">microarchitectures by samsung</a></li><li><a href="/wiki/Category:all_microarchitectures" title="Category:all microarchitectures">all microarchitectures</a></li></ul></div></div><div id="mw-data-after-content">
	<div class="smwfact"><div class="smwfactboxhead">Facts about &#34;<span class="swmfactboxheadbrowse"><a href="/wiki/Special:Browse/:samsung-2Fmicroarchitectures-2Fm1" title="Special:Browse/:samsung-2Fmicroarchitectures-2Fm1">Exynos M1 - Microarchitectures - Samsung</a></span>&#34;</div><div class="smwrdflink"><span class="rdflink"><a href="/wiki/Special:ExportRDF/samsung/microarchitectures/m1" title="Special:ExportRDF/samsung/microarchitectures/m1">RDF feed</a></span></div><table class="smwfacttable" cellspacing="0" cellpadding="2"><tbody><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:codename" title="Property:codename">codename</a></td><td class="smwprops">Mongoose 1  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:codename/Mongoose-201" title="Special:SearchByProperty/:codename/Mongoose-201">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:core_count" title="Property:core count">core count</a></td><td class="smwprops">4  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/4" title="Special:SearchByProperty/:core-20count/4">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:designer" title="Property:designer">designer</a></td><td class="smwprops">Samsung  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:designer/Samsung" title="Special:SearchByProperty/:designer/Samsung">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:first_launched" title="Property:first launched">first launched</a></td><td class="smwprops">November 12, 2015  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:first-20launched/12-20November-202015" title="Special:SearchByProperty/:first-20launched/12-20November-202015">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:full_page_name" title="Property:full page name">full page name</a></td><td class="smwprops">samsung/microarchitectures/m1  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:full-20page-20name/samsung-2Fmicroarchitectures-2Fm1" title="Special:SearchByProperty/:full-20page-20name/samsung-2Fmicroarchitectures-2Fm1">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:instance_of" title="Property:instance of">instance of</a></td><td class="smwprops">microarchitecture  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:instance-20of/microarchitecture" title="Special:SearchByProperty/:instance-20of/microarchitecture">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:instruction_set_architecture" title="Property:instruction set architecture">instruction set architecture</a></td><td class="smwprops">ARMv8  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:instruction-20set-20architecture/ARMv8" title="Special:SearchByProperty/:instruction-20set-20architecture/ARMv8">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:manufacturer" title="Property:manufacturer">manufacturer</a></td><td class="smwprops">Samsung  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:manufacturer/Samsung" title="Special:SearchByProperty/:manufacturer/Samsung">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:microarchitecture_type" title="Property:microarchitecture type">microarchitecture type</a></td><td class="smwprops">CPU  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:microarchitecture-20type/CPU" title="Special:SearchByProperty/:microarchitecture-20type/CPU">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:name" title="Property:name">name</a></td><td class="smwprops">Mongoose 1  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:name/Mongoose-201" title="Special:SearchByProperty/:name/Mongoose-201">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:phase-out" title="Property:phase-out">phase-out</a></td><td class="smwprops">2017  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:phase-2Dout/2017" title="Special:SearchByProperty/:phase-2Dout/2017">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:pipeline_stages" title="Property:pipeline stages">pipeline stages</a></td><td class="smwprops">14  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:pipeline-20stages/14" title="Special:SearchByProperty/:pipeline-20stages/14">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:process" title="Property:process">process</a></td><td class="smwprops">14 nm (0.014 μm, 1.4e-5 mm)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:process/14-20nm" title="Special:SearchByProperty/:process/14-20nm">+</a></span></td></tr></tbody></table></div>

</div>
				</div>
				
</div> <!-- mw-body-content END -->
</div> <!-- mw-body-content enclosure END -->
</div> <!-- wikichip-body-container END -->
<!-- wikichip-bottom START -->
<div id="wikichip-bottom">
    <!-- wikichip-footer-cont START -->
    <div id="wikichip-footer-cont">
    <!-- wikichip-afooter START -->
        <div id="wikichip-afooter">
                    	
			<!-- Ezoic - wikichip/global/footer - bottom_of_page -->
			<div id="ezoic-pub-ad-placeholder-127">
                	        <script async="" src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
                	        <ins class="adsbygoogle" style="display:block" data-ad-client="ca-pub-1951113009523412" data-ad-slot="3591436790" data-ad-format="auto"></ins>
                	        <script>(adsbygoogle = window.adsbygoogle || []).push({});</script>
			</div>
			<!-- End Ezoic - wikichip/global/footer - bottom_of_page -->

			                            </div>
    <!-- wikichip-afooter END -->
    <!-- wikichip-footer START -->
        <div id="wikichip-footer">

                                <div id="footer-last-mod">
                         This page was last modified on 21 February 2019, at 14:48.                        </div>
                                <div id="footer-places"><ul>
                        <li><a href="/wiki/WikiChip:Privacy_policy" title="WikiChip:Privacy policy">Privacy policy</a></li><li><a href="/wiki/WikiChip:About" title="WikiChip:About">About WikiChip</a></li><li><a href="/wiki/WikiChip:General_disclaimer" title="WikiChip:General disclaimer">Disclaimers</a></li>                        </ul></div>
                        
        </div>
    <!-- wikichip-footer END -->
    </div>
    <!-- wikichip-footer-cont END -->
</div>
<!-- wikichip-bottom START -->
 
    
    
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.loader.load(["ext.smw.tooltips","mediawiki.toc","mediawiki.action.view.postEdit","site","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.searchSuggest","ext.headertabs","ext.headertabs.large","skins.WikiChip2.js"]);});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":746});});</script></div>
<!-- A:IL01 START -->
<script type="text/javascript"> var infolinks_pid = 3234819; var infolinks_wsid = 0;</script>
<script type="text/javascript" src="//resources.infolinks.com/js/infolinks%5Fmain.js"></script>
<!-- A:IL01 END -->




<script type='text/javascript' style='display:none;' async>
__ez.queue.addFile('/detroitchicago/edmonton.webp', '/detroitchicago/edmonton.webp?a=a&cb=3&shcb=34', true, ['/detroitchicago/minneapolis.js'], true, false, false, false);
__ez.queue.addFile('/porpoiseant/jellyfish.webp', '/porpoiseant/jellyfish.webp?a=a&cb=3&shcb=34', false, [], true, false, false, false);
</script>

<script>__ez.queue.addFile('/tardisrocinante/vitals.js', '/tardisrocinante/vitals.js?gcb=3&cb=3', false, ['/detroitchicago/minneapolis.js'], true, false, true, false);</script>
<script type="text/javascript" data-cfasync="false"></script>
<script>var _audins_dom="wikichip_org",_audins_did=86609;__ez.queue.addDelayFunc("audins.js","__ez.script.add", "//go.ezoic.net/detroitchicago/audins.js?cb=195-3");</script><noscript><div style="display:none;"><img src="//pixel.quantserve.com/pixel/p-31iz6hfFutd16.gif?labels=Domain.wikichip_org,DomainId.86609" border="0" height="1" width="1" alt="Quantcast"/></div></noscript>
<script>__ez.queue.addFile('/beardeddragon/drake.js', '/beardeddragon/drake.js?gcb=3&cb=4', false, [], true, false, true, false);</script></body></html>