// Seed: 3499600372
module module_0;
endmodule
module module_1 #(
    parameter id_40 = 32'd59
) (
    input tri1 id_0
    , _id_40,
    input wire id_1,
    input wire id_2,
    output tri id_3,
    input wor id_4,
    output supply1 id_5,
    input supply0 id_6
    , id_41,
    input wire id_7,
    output supply1 id_8,
    input uwire id_9,
    input supply1 id_10,
    input wand id_11,
    input supply0 id_12,
    input tri1 id_13,
    input supply0 id_14,
    input uwire id_15,
    output logic id_16,
    output wand id_17,
    input tri0 id_18,
    output tri1 id_19,
    input tri1 id_20,
    input tri0 id_21,
    input tri id_22,
    input tri id_23,
    input wire id_24,
    input wire id_25,
    output wand id_26,
    input wand id_27,
    input wand id_28,
    input supply0 id_29,
    input supply1 id_30,
    output wand id_31,
    input wand id_32,
    output tri id_33,
    input tri id_34,
    output supply0 id_35
    , id_42,
    input wire id_36,
    output wor id_37,
    input wire id_38
);
  logic [7:0] id_43;
  integer id_44;
  assign id_16 = -1;
  uwire id_45, id_46, id_47, id_48, id_49, id_50;
  logic id_51;
  ;
  wire [-1 : -1  +  -1] id_52;
  initial id_53 : id_16 <= id_13;
  module_0 modCall_1 ();
  assign id_43[id_40] = id_38;
  assign id_48 = -1;
endmodule
