

================================================================
== Vitis HLS Report for 'reduce_accum2_ii_is_4_Pipeline_1'
================================================================
* Date:           Sun Jul 10 12:43:25 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        reduce_example
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  0.975 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  20.000 ns|  20.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        2|        2|         1|          1|          1|     2|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.97>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 4 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%accum_0_0 = alloca i32 1"   --->   Operation 5 'alloca' 'accum_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%accum_1_0 = alloca i32 1"   --->   Operation 6 'alloca' 'accum_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %empty"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_load = load i2 %empty"   --->   Operation 9 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.44ns)   --->   "%exitcond = icmp_eq  i2 %p_load, i2 2"   --->   Operation 11 'icmp' 'exitcond' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_16 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 12 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.54ns)   --->   "%empty_17 = add i2 %p_load, i2 1"   --->   Operation 13 'add' 'empty_17' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond, void %memset.loop.split, void %split.preheader.exitStub"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%accum_0_0_load_1 = load i32 %accum_0_0"   --->   Operation 15 'load' 'accum_0_0_load_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%accum_1_0_load_1 = load i32 %accum_1_0"   --->   Operation 16 'load' 'accum_1_0_load_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_18 = trunc i2 %p_load"   --->   Operation 17 'trunc' 'empty_18' <Predicate = (!exitcond)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.44ns)   --->   "%accum_1_1 = select i1 %empty_18, i32 0, i32 %accum_1_0_load_1"   --->   Operation 18 'select' 'accum_1_1' <Predicate = (!exitcond)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.44ns)   --->   "%accum_0_1 = select i1 %empty_18, i32 %accum_0_0_load_1, i32 0"   --->   Operation 19 'select' 'accum_0_1' <Predicate = (!exitcond)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %accum_1_1, i32 %accum_1_0"   --->   Operation 20 'store' 'store_ln0' <Predicate = (!exitcond)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %accum_0_1, i32 %accum_0_0"   --->   Operation 21 'store' 'store_ln0' <Predicate = (!exitcond)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 %empty_17, i2 %empty"   --->   Operation 22 'store' 'store_ln0' <Predicate = (!exitcond)> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 23 'br' 'br_ln0' <Predicate = (!exitcond)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%accum_0_0_load = load i32 %accum_0_0"   --->   Operation 24 'load' 'accum_0_0_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%accum_1_0_load = load i32 %accum_1_0"   --->   Operation 25 'load' 'accum_1_0_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %accum_1_0_out, i32 %accum_1_0_load"   --->   Operation 26 'write' 'write_ln0' <Predicate = (exitcond)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %accum_0_0_out, i32 %accum_0_0_load"   --->   Operation 27 'write' 'write_ln0' <Predicate = (exitcond)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (exitcond)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ accum_1_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ accum_0_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty            (alloca           ) [ 01]
accum_0_0        (alloca           ) [ 01]
accum_1_0        (alloca           ) [ 01]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
p_load           (load             ) [ 00]
specpipeline_ln0 (specpipeline     ) [ 00]
exitcond         (icmp             ) [ 01]
empty_16         (speclooptripcount) [ 00]
empty_17         (add              ) [ 00]
br_ln0           (br               ) [ 00]
accum_0_0_load_1 (load             ) [ 00]
accum_1_0_load_1 (load             ) [ 00]
empty_18         (trunc            ) [ 00]
accum_1_1        (select           ) [ 00]
accum_0_1        (select           ) [ 00]
store_ln0        (store            ) [ 00]
store_ln0        (store            ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
accum_0_0_load   (load             ) [ 00]
accum_1_0_load   (load             ) [ 00]
write_ln0        (write            ) [ 00]
write_ln0        (write            ) [ 00]
ret_ln0          (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="accum_1_0_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_1_0_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="accum_0_0_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_0_0_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="empty_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="accum_0_0_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_0_0/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="accum_1_0_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_1_0/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="write_ln0_write_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="0" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="0" index="2" bw="32" slack="0"/>
<pin id="44" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="write_ln0_write_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="0" slack="0"/>
<pin id="49" dir="0" index="1" bw="32" slack="0"/>
<pin id="50" dir="0" index="2" bw="32" slack="0"/>
<pin id="51" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="store_ln0_store_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="0" index="1" bw="2" slack="0"/>
<pin id="57" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="p_load_load_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="2" slack="0"/>
<pin id="61" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="exitcond_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="2" slack="0"/>
<pin id="64" dir="0" index="1" bw="2" slack="0"/>
<pin id="65" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="empty_17_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="2" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_17/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="accum_0_0_load_1_load_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_0_0_load_1/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="accum_1_0_load_1_load_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_1_0_load_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="empty_18_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="2" slack="0"/>
<pin id="82" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_18/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="accum_1_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accum_1_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="accum_0_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="32" slack="0"/>
<pin id="96" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accum_0_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln0_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln0_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln0_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="2" slack="0"/>
<pin id="112" dir="0" index="1" bw="2" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="accum_0_0_load_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_0_0_load/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="accum_1_0_load_load_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_1_0_load/1 "/>
</bind>
</comp>

<comp id="123" class="1005" name="empty_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="2" slack="0"/>
<pin id="125" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="130" class="1005" name="accum_0_0_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="accum_0_0 "/>
</bind>
</comp>

<comp id="137" class="1005" name="accum_1_0_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="accum_1_0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="4" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="35"><net_src comp="4" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="45"><net_src comp="26" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="26" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="47" pin=1"/></net>

<net id="58"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="66"><net_src comp="59" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="59" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="22" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="83"><net_src comp="59" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="80" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="24" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="77" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="97"><net_src comp="80" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="74" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="104"><net_src comp="84" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="92" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="68" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="115" pin="1"/><net_sink comp="47" pin=2"/></net>

<net id="122"><net_src comp="119" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="126"><net_src comp="28" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="128"><net_src comp="123" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="129"><net_src comp="123" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="133"><net_src comp="32" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="135"><net_src comp="130" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="136"><net_src comp="130" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="140"><net_src comp="36" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="142"><net_src comp="137" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="143"><net_src comp="137" pin="1"/><net_sink comp="119" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: accum_1_0_out | {1 }
	Port: accum_0_0_out | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		p_load : 1
		exitcond : 2
		empty_17 : 2
		br_ln0 : 3
		accum_0_0_load_1 : 1
		accum_1_0_load_1 : 1
		empty_18 : 2
		accum_1_1 : 3
		accum_0_1 : 3
		store_ln0 : 4
		store_ln0 : 4
		store_ln0 : 3
		accum_0_0_load : 1
		accum_1_0_load : 1
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|  select  |    accum_1_1_fu_84    |    0    |    32   |
|          |    accum_0_1_fu_92    |    0    |    32   |
|----------|-----------------------|---------|---------|
|    add   |     empty_17_fu_68    |    0    |    9    |
|----------|-----------------------|---------|---------|
|   icmp   |     exitcond_fu_62    |    0    |    8    |
|----------|-----------------------|---------|---------|
|   write  | write_ln0_write_fu_40 |    0    |    0    |
|          | write_ln0_write_fu_47 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |     empty_18_fu_80    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    81   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|accum_0_0_reg_130|   32   |
|accum_1_0_reg_137|   32   |
|  empty_reg_123  |    2   |
+-----------------+--------+
|      Total      |   66   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   81   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   66   |    -   |
+-----------+--------+--------+
|   Total   |   66   |   81   |
+-----------+--------+--------+
