// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
// Date        : Wed Oct 24 11:13:49 2018
// Host        : liberty.andrew.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.5 (Maipo)
// Command     : write_verilog -force -mode funcsim
//               /afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/bd/design_1/ip/design_1_Constants_0_0/design_1_Constants_0_0_sim_netlist.v
// Design      : design_1_Constants_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7vx485tffg1761-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_Constants_0_0,Constants,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "Constants,Vivado 2017.2" *) 
(* NotValidForBitStream *)
module design_1_Constants_0_0
   (sptprice,
    strike,
    rate,
    volatility,
    time_r,
    otype,
    timet);
  output [31:0]sptprice;
  output [31:0]strike;
  output [31:0]rate;
  output [31:0]volatility;
  output [31:0]time_r;
  output [31:0]otype;
  output [31:0]timet;

  wire \<const0> ;
  wire \<const1> ;

  assign otype[31] = \<const0> ;
  assign otype[30] = \<const0> ;
  assign otype[29] = \<const1> ;
  assign otype[28] = \<const1> ;
  assign otype[27] = \<const1> ;
  assign otype[26] = \<const1> ;
  assign otype[25] = \<const1> ;
  assign otype[24] = \<const1> ;
  assign otype[23] = \<const1> ;
  assign otype[22] = \<const0> ;
  assign otype[21] = \<const0> ;
  assign otype[20] = \<const0> ;
  assign otype[19] = \<const0> ;
  assign otype[18] = \<const0> ;
  assign otype[17] = \<const0> ;
  assign otype[16] = \<const0> ;
  assign otype[15] = \<const0> ;
  assign otype[14] = \<const0> ;
  assign otype[13] = \<const0> ;
  assign otype[12] = \<const0> ;
  assign otype[11] = \<const0> ;
  assign otype[10] = \<const0> ;
  assign otype[9] = \<const0> ;
  assign otype[8] = \<const0> ;
  assign otype[7] = \<const0> ;
  assign otype[6] = \<const0> ;
  assign otype[5] = \<const0> ;
  assign otype[4] = \<const0> ;
  assign otype[3] = \<const0> ;
  assign otype[2] = \<const0> ;
  assign otype[1] = \<const0> ;
  assign otype[0] = \<const0> ;
  assign rate[31] = \<const0> ;
  assign rate[30] = \<const1> ;
  assign rate[29] = \<const0> ;
  assign rate[28] = \<const0> ;
  assign rate[27] = \<const0> ;
  assign rate[26] = \<const0> ;
  assign rate[25] = \<const0> ;
  assign rate[24] = \<const0> ;
  assign rate[23] = \<const0> ;
  assign rate[22] = \<const0> ;
  assign rate[21] = \<const0> ;
  assign rate[20] = \<const0> ;
  assign rate[19] = \<const0> ;
  assign rate[18] = \<const0> ;
  assign rate[17] = \<const0> ;
  assign rate[16] = \<const0> ;
  assign rate[15] = \<const0> ;
  assign rate[14] = \<const0> ;
  assign rate[13] = \<const0> ;
  assign rate[12] = \<const0> ;
  assign rate[11] = \<const0> ;
  assign rate[10] = \<const0> ;
  assign rate[9] = \<const0> ;
  assign rate[8] = \<const0> ;
  assign rate[7] = \<const0> ;
  assign rate[6] = \<const0> ;
  assign rate[5] = \<const0> ;
  assign rate[4] = \<const0> ;
  assign rate[3] = \<const0> ;
  assign rate[2] = \<const0> ;
  assign rate[1] = \<const0> ;
  assign rate[0] = \<const0> ;
  assign sptprice[31] = \<const0> ;
  assign sptprice[30] = \<const0> ;
  assign sptprice[29] = \<const1> ;
  assign sptprice[28] = \<const1> ;
  assign sptprice[27] = \<const1> ;
  assign sptprice[26] = \<const1> ;
  assign sptprice[25] = \<const1> ;
  assign sptprice[24] = \<const1> ;
  assign sptprice[23] = \<const1> ;
  assign sptprice[22] = \<const0> ;
  assign sptprice[21] = \<const0> ;
  assign sptprice[20] = \<const0> ;
  assign sptprice[19] = \<const0> ;
  assign sptprice[18] = \<const0> ;
  assign sptprice[17] = \<const0> ;
  assign sptprice[16] = \<const0> ;
  assign sptprice[15] = \<const0> ;
  assign sptprice[14] = \<const0> ;
  assign sptprice[13] = \<const0> ;
  assign sptprice[12] = \<const0> ;
  assign sptprice[11] = \<const0> ;
  assign sptprice[10] = \<const0> ;
  assign sptprice[9] = \<const0> ;
  assign sptprice[8] = \<const0> ;
  assign sptprice[7] = \<const0> ;
  assign sptprice[6] = \<const0> ;
  assign sptprice[5] = \<const0> ;
  assign sptprice[4] = \<const0> ;
  assign sptprice[3] = \<const0> ;
  assign sptprice[2] = \<const0> ;
  assign sptprice[1] = \<const0> ;
  assign sptprice[0] = \<const0> ;
  assign strike[31] = \<const0> ;
  assign strike[30] = \<const0> ;
  assign strike[29] = \<const1> ;
  assign strike[28] = \<const1> ;
  assign strike[27] = \<const1> ;
  assign strike[26] = \<const1> ;
  assign strike[25] = \<const1> ;
  assign strike[24] = \<const1> ;
  assign strike[23] = \<const1> ;
  assign strike[22] = \<const0> ;
  assign strike[21] = \<const0> ;
  assign strike[20] = \<const0> ;
  assign strike[19] = \<const1> ;
  assign strike[18] = \<const1> ;
  assign strike[17] = \<const0> ;
  assign strike[16] = \<const0> ;
  assign strike[15] = \<const1> ;
  assign strike[14] = \<const1> ;
  assign strike[13] = \<const0> ;
  assign strike[12] = \<const0> ;
  assign strike[11] = \<const1> ;
  assign strike[10] = \<const1> ;
  assign strike[9] = \<const0> ;
  assign strike[8] = \<const0> ;
  assign strike[7] = \<const1> ;
  assign strike[6] = \<const1> ;
  assign strike[5] = \<const0> ;
  assign strike[4] = \<const0> ;
  assign strike[3] = \<const1> ;
  assign strike[2] = \<const1> ;
  assign strike[1] = \<const0> ;
  assign strike[0] = \<const1> ;
  assign time_r[31] = \<const0> ;
  assign time_r[30] = \<const1> ;
  assign time_r[29] = \<const0> ;
  assign time_r[28] = \<const0> ;
  assign time_r[27] = \<const0> ;
  assign time_r[26] = \<const0> ;
  assign time_r[25] = \<const0> ;
  assign time_r[24] = \<const0> ;
  assign time_r[23] = \<const0> ;
  assign time_r[22] = \<const0> ;
  assign time_r[21] = \<const0> ;
  assign time_r[20] = \<const0> ;
  assign time_r[19] = \<const0> ;
  assign time_r[18] = \<const0> ;
  assign time_r[17] = \<const0> ;
  assign time_r[16] = \<const0> ;
  assign time_r[15] = \<const0> ;
  assign time_r[14] = \<const0> ;
  assign time_r[13] = \<const0> ;
  assign time_r[12] = \<const0> ;
  assign time_r[11] = \<const0> ;
  assign time_r[10] = \<const0> ;
  assign time_r[9] = \<const0> ;
  assign time_r[8] = \<const0> ;
  assign time_r[7] = \<const0> ;
  assign time_r[6] = \<const0> ;
  assign time_r[5] = \<const0> ;
  assign time_r[4] = \<const0> ;
  assign time_r[3] = \<const0> ;
  assign time_r[2] = \<const0> ;
  assign time_r[1] = \<const0> ;
  assign time_r[0] = \<const0> ;
  assign timet[31] = \<const0> ;
  assign timet[30] = \<const0> ;
  assign timet[29] = \<const1> ;
  assign timet[28] = \<const1> ;
  assign timet[27] = \<const1> ;
  assign timet[26] = \<const1> ;
  assign timet[25] = \<const1> ;
  assign timet[24] = \<const0> ;
  assign timet[23] = \<const0> ;
  assign timet[22] = \<const1> ;
  assign timet[21] = \<const0> ;
  assign timet[20] = \<const0> ;
  assign timet[19] = \<const1> ;
  assign timet[18] = \<const1> ;
  assign timet[17] = \<const0> ;
  assign timet[16] = \<const0> ;
  assign timet[15] = \<const1> ;
  assign timet[14] = \<const1> ;
  assign timet[13] = \<const0> ;
  assign timet[12] = \<const0> ;
  assign timet[11] = \<const1> ;
  assign timet[10] = \<const1> ;
  assign timet[9] = \<const0> ;
  assign timet[8] = \<const0> ;
  assign timet[7] = \<const1> ;
  assign timet[6] = \<const1> ;
  assign timet[5] = \<const0> ;
  assign timet[4] = \<const0> ;
  assign timet[3] = \<const1> ;
  assign timet[2] = \<const1> ;
  assign timet[1] = \<const0> ;
  assign timet[0] = \<const1> ;
  assign volatility[31] = \<const0> ;
  assign volatility[30] = \<const1> ;
  assign volatility[29] = \<const0> ;
  assign volatility[28] = \<const0> ;
  assign volatility[27] = \<const0> ;
  assign volatility[26] = \<const0> ;
  assign volatility[25] = \<const0> ;
  assign volatility[24] = \<const0> ;
  assign volatility[23] = \<const0> ;
  assign volatility[22] = \<const1> ;
  assign volatility[21] = \<const0> ;
  assign volatility[20] = \<const0> ;
  assign volatility[19] = \<const0> ;
  assign volatility[18] = \<const0> ;
  assign volatility[17] = \<const0> ;
  assign volatility[16] = \<const0> ;
  assign volatility[15] = \<const0> ;
  assign volatility[14] = \<const0> ;
  assign volatility[13] = \<const0> ;
  assign volatility[12] = \<const0> ;
  assign volatility[11] = \<const0> ;
  assign volatility[10] = \<const0> ;
  assign volatility[9] = \<const0> ;
  assign volatility[8] = \<const0> ;
  assign volatility[7] = \<const0> ;
  assign volatility[6] = \<const0> ;
  assign volatility[5] = \<const0> ;
  assign volatility[4] = \<const0> ;
  assign volatility[3] = \<const0> ;
  assign volatility[2] = \<const0> ;
  assign volatility[1] = \<const0> ;
  assign volatility[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
