<stg><name>forward_conv</name>


<trans_list>

<trans id="106" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="p_z_assign_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="p_z_assign_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="11" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call fastcc void @Padding([1024 x i16]* %conv_layer_5_6_1_0_32_32_1_inpad_data_V, [1024 x i16]* %conv_layer_5_6_1_0_32_32_1_input_data_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call fastcc void @Padding([1024 x i16]* %conv_layer_5_6_1_0_32_32_1_inpad_data_V, [1024 x i16]* %conv_layer_5_6_1_0_32_32_1_input_data_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit:0  %p_z_assign = phi i3 [ 0, %0 ], [ %idx_filter, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="p_z_assign"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.loopexit:1  %phi_mul = phi i8 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.loopexit:2  %phi_mul1 = phi i13 [ 0, %0 ], [ %next_mul2, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="8">
<![CDATA[
.loopexit:3  %phi_mul_cast = zext i8 %phi_mul to i9

]]></Node>
<StgValue><ssdm name="phi_mul_cast"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="14" op_0_bw="13">
<![CDATA[
.loopexit:4  %phi_mul1_cast = zext i13 %phi_mul1 to i14

]]></Node>
<StgValue><ssdm name="phi_mul1_cast"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.loopexit:5  %next_mul2 = add i13 %phi_mul1, 784

]]></Node>
<StgValue><ssdm name="next_mul2"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:6  %next_mul = add i8 %phi_mul, 25

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:7  %exitcond = icmp eq i3 %p_z_assign, -2

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:8  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:9  %idx_filter = add i3 %p_z_assign, 1

]]></Node>
<StgValue><ssdm name="idx_filter"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:10  br i1 %exitcond, label %2, label %.preheader179.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
.preheader179.preheader:0  br label %.preheader179

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader179:0  %v_4 = phi i5 [ %idx_y, %.preheader179.loopexit ], [ 0, %.preheader179.preheader ]

]]></Node>
<StgValue><ssdm name="v_4"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="5">
<![CDATA[
.preheader179:1  %v_4_cast1 = zext i5 %v_4 to i11

]]></Node>
<StgValue><ssdm name="v_4_cast1"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="5">
<![CDATA[
.preheader179:2  %v_4_cast9 = zext i5 %v_4 to i32

]]></Node>
<StgValue><ssdm name="v_4_cast9"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="5">
<![CDATA[
.preheader179:3  %v_4_cast = zext i5 %v_4 to i6

]]></Node>
<StgValue><ssdm name="v_4_cast"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader179:4  %empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader179:5  %exitcond3 = icmp eq i5 %v_4, -4

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader179:6  %idx_y = add i5 %v_4, 1

]]></Node>
<StgValue><ssdm name="idx_y"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader179:7  br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:0  %tmp_s = add i6 %v_4_cast, 5

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1  %tmp_107_cast = zext i6 %tmp_s to i32

]]></Node>
<StgValue><ssdm name="tmp_107_cast"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:0  %ho_2 = phi i5 [ %idx_x, %_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="ho_2"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="5">
<![CDATA[
.preheader:1  %ho_2_cast6 = zext i5 %ho_2 to i32

]]></Node>
<StgValue><ssdm name="ho_2_cast6"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="5">
<![CDATA[
.preheader:2  %ho_2_cast = zext i5 %ho_2 to i6

]]></Node>
<StgValue><ssdm name="ho_2_cast"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:4  %exitcond2 = icmp eq i5 %ho_2, -4

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:5  %idx_x = add i5 %ho_2, 1

]]></Node>
<StgValue><ssdm name="idx_x"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %exitcond2, label %.preheader179.loopexit, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader:0  %tmp_93 = add i6 %ho_2_cast, 5

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="6">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader:1  %tmp_109_cast = zext i6 %tmp_93 to i32

]]></Node>
<StgValue><ssdm name="tmp_109_cast"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader:2  br label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
.preheader179.loopexit:0  br label %.preheader179

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:0  %p_Val2_s = phi i16 [ 0, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader ], [ %p_082_2, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.loopexit ]

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:1  %p_z_assign_1 = phi i1 [ false, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader ], [ true, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.loopexit ]

]]></Node>
<StgValue><ssdm name="p_z_assign_1"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:2  %empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:3  br i1 %p_z_assign_1, label %_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i, label %.preheader22.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_z_assign_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
.preheader22.preheader:0  br label %.preheader22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_z_assign_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:0  %p_shl8 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %ho_2, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_z_assign_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:1  %p_shl8_cast = zext i10 %p_shl8 to i11

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_z_assign_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:2  %p_shl9 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %ho_2, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_z_assign_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:3  %p_shl9_cast = zext i7 %p_shl9 to i11

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_z_assign_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:4  %tmp_94 = sub i11 %p_shl8_cast, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_z_assign_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:5  %tmp4 = add i11 %tmp_94, %v_4_cast1

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_z_assign_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:6  %tmp4_cast = sext i11 %tmp4 to i14

]]></Node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_z_assign_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:7  %tmp_95 = add i14 %phi_mul1_cast, %tmp4_cast

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_z_assign_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:8  %tmp_96 = sext i14 %tmp_95 to i64

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_z_assign_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:9  %conv_layer_output_d = getelementptr [4704 x i16]* %conv_layer_5_6_1_0_32_32_1_output_data_V, i64 0, i64 %tmp_96

]]></Node>
<StgValue><ssdm name="conv_layer_output_d"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_z_assign_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:10  store i16 %p_Val2_s, i16* %conv_layer_output_d, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_z_assign_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:11  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader22:0  %p_082_2 = phi i16 [ %p_Val2_3, %1 ], [ %p_Val2_s, %.preheader22.preheader ]

]]></Node>
<StgValue><ssdm name="p_082_2"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader22:1  %p_x_assign_5 = phi i32 [ %v, %1 ], [ %v_4_cast9, %.preheader22.preheader ]

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader22:2  %tmp_97 = icmp slt i32 %p_x_assign_5, %tmp_107_cast

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader22:3  br i1 %tmp_97, label %.preheader21.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.preheader21.preheader:0  br label %.preheader21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.loopexit:0  br label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader21:0  %p_Val2_3 = phi i16 [ %output_c_V, %_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ], [ %p_082_2, %.preheader21.preheader ]

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader21:1  %p_y_assign_5 = phi i32 [ %ho, %_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ], [ %ho_2_cast6, %.preheader21.preheader ]

]]></Node>
<StgValue><ssdm name="p_y_assign_5"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21:2  %tmp_98 = icmp slt i32 %p_y_assign_5, %tmp_109_cast

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader21:3  br i1 %tmp_98, label %_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:0  %tmp = shl i32 %p_y_assign_5, 5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1  %tmp1 = add i32 %p_x_assign_5, %tmp

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:2  %tmp_99 = sext i32 %tmp1 to i64

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:3  %p_y_assign_6 = sub nsw i32 %p_y_assign_5, %ho_2_cast6

]]></Node>
<StgValue><ssdm name="p_y_assign_6"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:4  %tmp_67 = shl i32 %p_y_assign_6, 2

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:5  %tmp2 = add i32 %tmp_67, %p_y_assign_6

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:6  %tmp_100 = add i32 %p_x_assign_5, %tmp2

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:7  %tmp_68 = trunc i32 %tmp_100 to i9

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:13  %conv_layer_inpad_da = getelementptr [1024 x i16]* %conv_layer_5_6_1_0_32_32_1_inpad_data_V, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="conv_layer_inpad_da"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:14  %conv_layer_inpad_da_3 = load i16* %conv_layer_inpad_da, align 2

]]></Node>
<StgValue><ssdm name="conv_layer_inpad_da_3"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:22  %ho = add nsw i32 1, %p_y_assign_5

]]></Node>
<StgValue><ssdm name="ho"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %v = add nsw i32 %p_x_assign_5, 1

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:8  %tmp_69 = zext i5 %v_4 to i9

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:9  %tmp_70 = sub i9 %tmp_68, %tmp_69

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:10  %tmp_101 = add i9 %tmp_70, %phi_mul_cast

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:11  %tmp_128_cast = zext i9 %tmp_101 to i64

]]></Node>
<StgValue><ssdm name="tmp_128_cast"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:12  %conv_layer_W_data_V = getelementptr [150 x i16]* %conv_layer_5_6_1_0_32_32_1_W_data_V, i64 0, i64 %tmp_128_cast

]]></Node>
<StgValue><ssdm name="conv_layer_W_data_V"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:14  %conv_layer_inpad_da_3 = load i16* %conv_layer_inpad_da, align 2

]]></Node>
<StgValue><ssdm name="conv_layer_inpad_da_3"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:16  %conv_layer_W_data_V_3 = load i16* %conv_layer_W_data_V, align 2

]]></Node>
<StgValue><ssdm name="conv_layer_W_data_V_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="98" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:16  %conv_layer_W_data_V_3 = load i16* %conv_layer_W_data_V, align 2

]]></Node>
<StgValue><ssdm name="conv_layer_W_data_V_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="99" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="28" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:15  %r_V = sext i16 %conv_layer_inpad_da_3 to i28

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="28" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:17  %tmp_102 = sext i16 %conv_layer_W_data_V_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:18  %r_V_2 = mul i28 %r_V, %tmp_102

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:19  %lhs_V = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_3, i12 0)

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:20  %ret_V = add i28 %lhs_V, %r_V_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:21  %output_c_V = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %ret_V, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="output_c_V"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:23  br label %.preheader21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="123" name="conv_layer_5_6_1_0_32_32_1_input_data_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv_layer_5_6_1_0_32_32_1_input_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="124" name="conv_layer_5_6_1_0_32_32_1_output_data_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv_layer_5_6_1_0_32_32_1_output_data_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="125" name="conv_layer_5_6_1_0_32_32_1_W_data_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv_layer_5_6_1_0_32_32_1_W_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="126" name="conv_layer_5_6_1_0_32_32_1_inpad_data_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv_layer_5_6_1_0_32_32_1_inpad_data_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="128" from="Padding" to="StgValue_12" fromId="127" toId="12">
</dataflow>
<dataflow id="129" from="conv_layer_5_6_1_0_32_32_1_inpad_data_V" to="StgValue_12" fromId="126" toId="12">
</dataflow>
<dataflow id="130" from="conv_layer_5_6_1_0_32_32_1_input_data_V" to="StgValue_12" fromId="123" toId="12">
</dataflow>
<dataflow id="131" from="Padding" to="StgValue_13" fromId="127" toId="13">
</dataflow>
<dataflow id="132" from="conv_layer_5_6_1_0_32_32_1_inpad_data_V" to="StgValue_13" fromId="126" toId="13">
</dataflow>
<dataflow id="133" from="conv_layer_5_6_1_0_32_32_1_input_data_V" to="StgValue_13" fromId="123" toId="13">
</dataflow>
<dataflow id="135" from="StgValue_134" to="p_z_assign" fromId="134" toId="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="136" from="StgValue_14" to="p_z_assign" fromId="14" toId="15">
</dataflow>
<dataflow id="137" from="idx_filter" to="p_z_assign" fromId="24" toId="15">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="138" from="StgValue_39" to="p_z_assign" fromId="39" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="140" from="StgValue_139" to="phi_mul" fromId="139" toId="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="141" from="StgValue_14" to="phi_mul" fromId="14" toId="16">
</dataflow>
<dataflow id="142" from="next_mul" to="phi_mul" fromId="21" toId="16">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="143" from="StgValue_39" to="phi_mul" fromId="39" toId="16">
<BackEdge/>
</dataflow>
<dataflow id="145" from="StgValue_144" to="phi_mul1" fromId="144" toId="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="146" from="StgValue_14" to="phi_mul1" fromId="14" toId="17">
</dataflow>
<dataflow id="147" from="next_mul2" to="phi_mul1" fromId="20" toId="17">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="148" from="StgValue_39" to="phi_mul1" fromId="39" toId="17">
<BackEdge/>
</dataflow>
<dataflow id="149" from="phi_mul" to="phi_mul_cast" fromId="16" toId="18">
</dataflow>
<dataflow id="150" from="phi_mul1" to="phi_mul1_cast" fromId="17" toId="19">
</dataflow>
<dataflow id="151" from="phi_mul1" to="next_mul2" fromId="17" toId="20">
</dataflow>
<dataflow id="153" from="StgValue_152" to="next_mul2" fromId="152" toId="20">
</dataflow>
<dataflow id="154" from="phi_mul" to="next_mul" fromId="16" toId="21">
</dataflow>
<dataflow id="156" from="StgValue_155" to="next_mul" fromId="155" toId="21">
</dataflow>
<dataflow id="157" from="p_z_assign" to="exitcond" fromId="15" toId="22">
</dataflow>
<dataflow id="159" from="StgValue_158" to="exitcond" fromId="158" toId="22">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="160" toId="23">
</dataflow>
<dataflow id="163" from="StgValue_162" to="empty" fromId="162" toId="23">
</dataflow>
<dataflow id="164" from="StgValue_162" to="empty" fromId="162" toId="23">
</dataflow>
<dataflow id="165" from="StgValue_162" to="empty" fromId="162" toId="23">
</dataflow>
<dataflow id="166" from="p_z_assign" to="idx_filter" fromId="15" toId="24">
</dataflow>
<dataflow id="168" from="StgValue_167" to="idx_filter" fromId="167" toId="24">
</dataflow>
<dataflow id="169" from="exitcond" to="StgValue_25" fromId="22" toId="25">
</dataflow>
<dataflow id="170" from="idx_y" to="v_4" fromId="34" toId="28">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="171" from="StgValue_50" to="v_4" fromId="50" toId="28">
<BackEdge/>
</dataflow>
<dataflow id="173" from="StgValue_172" to="v_4" fromId="172" toId="28">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="174" from="StgValue_26" to="v_4" fromId="26" toId="28">
</dataflow>
<dataflow id="175" from="v_4" to="v_4_cast1" fromId="28" toId="29">
</dataflow>
<dataflow id="176" from="v_4" to="v_4_cast9" fromId="28" toId="30">
</dataflow>
<dataflow id="177" from="v_4" to="v_4_cast" fromId="28" toId="31">
</dataflow>
<dataflow id="178" from="_ssdm_op_SpecLoopTripCount" to="empty_78" fromId="160" toId="32">
</dataflow>
<dataflow id="180" from="StgValue_179" to="empty_78" fromId="179" toId="32">
</dataflow>
<dataflow id="181" from="StgValue_179" to="empty_78" fromId="179" toId="32">
</dataflow>
<dataflow id="182" from="StgValue_179" to="empty_78" fromId="179" toId="32">
</dataflow>
<dataflow id="183" from="v_4" to="exitcond3" fromId="28" toId="33">
</dataflow>
<dataflow id="185" from="StgValue_184" to="exitcond3" fromId="184" toId="33">
</dataflow>
<dataflow id="186" from="v_4" to="idx_y" fromId="28" toId="34">
</dataflow>
<dataflow id="188" from="StgValue_187" to="idx_y" fromId="187" toId="34">
</dataflow>
<dataflow id="189" from="exitcond3" to="StgValue_35" fromId="33" toId="35">
</dataflow>
<dataflow id="190" from="v_4_cast" to="tmp_s" fromId="31" toId="36">
</dataflow>
<dataflow id="192" from="StgValue_191" to="tmp_s" fromId="191" toId="36">
</dataflow>
<dataflow id="193" from="tmp_s" to="tmp_107_cast" fromId="36" toId="37">
</dataflow>
<dataflow id="194" from="idx_x" to="ho_2" fromId="45" toId="40">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="p_z_assign_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="195" from="StgValue_67" to="ho_2" fromId="67" toId="40">
<BackEdge/>
</dataflow>
<dataflow id="196" from="StgValue_172" to="ho_2" fromId="172" toId="40">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="197" from="StgValue_38" to="ho_2" fromId="38" toId="40">
</dataflow>
<dataflow id="198" from="ho_2" to="ho_2_cast6" fromId="40" toId="41">
</dataflow>
<dataflow id="199" from="ho_2" to="ho_2_cast" fromId="40" toId="42">
</dataflow>
<dataflow id="200" from="_ssdm_op_SpecLoopTripCount" to="empty_79" fromId="160" toId="43">
</dataflow>
<dataflow id="201" from="StgValue_179" to="empty_79" fromId="179" toId="43">
</dataflow>
<dataflow id="202" from="StgValue_179" to="empty_79" fromId="179" toId="43">
</dataflow>
<dataflow id="203" from="StgValue_179" to="empty_79" fromId="179" toId="43">
</dataflow>
<dataflow id="204" from="ho_2" to="exitcond2" fromId="40" toId="44">
</dataflow>
<dataflow id="205" from="StgValue_184" to="exitcond2" fromId="184" toId="44">
</dataflow>
<dataflow id="206" from="ho_2" to="idx_x" fromId="40" toId="45">
</dataflow>
<dataflow id="207" from="StgValue_187" to="idx_x" fromId="187" toId="45">
</dataflow>
<dataflow id="208" from="exitcond2" to="StgValue_46" fromId="44" toId="46">
</dataflow>
<dataflow id="209" from="ho_2_cast" to="tmp_93" fromId="42" toId="47">
</dataflow>
<dataflow id="210" from="StgValue_191" to="tmp_93" fromId="191" toId="47">
</dataflow>
<dataflow id="211" from="tmp_93" to="tmp_109_cast" fromId="47" toId="48">
</dataflow>
<dataflow id="213" from="StgValue_212" to="p_Val2_s" fromId="212" toId="51">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="214" from="StgValue_49" to="p_Val2_s" fromId="49" toId="51">
</dataflow>
<dataflow id="215" from="p_082_2" to="p_Val2_s" fromId="68" toId="51">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="216" from="StgValue_73" to="p_Val2_s" fromId="73" toId="51">
<BackEdge/>
</dataflow>
<dataflow id="218" from="StgValue_217" to="p_z_assign_1" fromId="217" toId="52">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="219" from="StgValue_49" to="p_z_assign_1" fromId="49" toId="52">
</dataflow>
<dataflow id="221" from="StgValue_220" to="p_z_assign_1" fromId="220" toId="52">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="222" from="StgValue_73" to="p_z_assign_1" fromId="73" toId="52">
<BackEdge/>
</dataflow>
<dataflow id="223" from="_ssdm_op_SpecLoopTripCount" to="empty_80" fromId="160" toId="53">
</dataflow>
<dataflow id="225" from="StgValue_224" to="empty_80" fromId="224" toId="53">
</dataflow>
<dataflow id="226" from="StgValue_224" to="empty_80" fromId="224" toId="53">
</dataflow>
<dataflow id="227" from="StgValue_224" to="empty_80" fromId="224" toId="53">
</dataflow>
<dataflow id="228" from="p_z_assign_1" to="StgValue_54" fromId="52" toId="54">
</dataflow>
<dataflow id="230" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="p_shl8" fromId="229" toId="56">
</dataflow>
<dataflow id="231" from="ho_2" to="p_shl8" fromId="40" toId="56">
</dataflow>
<dataflow id="232" from="StgValue_172" to="p_shl8" fromId="172" toId="56">
</dataflow>
<dataflow id="233" from="p_shl8" to="p_shl8_cast" fromId="56" toId="57">
</dataflow>
<dataflow id="235" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="p_shl9" fromId="234" toId="58">
</dataflow>
<dataflow id="236" from="ho_2" to="p_shl9" fromId="40" toId="58">
</dataflow>
<dataflow id="238" from="StgValue_237" to="p_shl9" fromId="237" toId="58">
</dataflow>
<dataflow id="239" from="p_shl9" to="p_shl9_cast" fromId="58" toId="59">
</dataflow>
<dataflow id="240" from="p_shl8_cast" to="tmp_94" fromId="57" toId="60">
</dataflow>
<dataflow id="241" from="p_shl9_cast" to="tmp_94" fromId="59" toId="60">
</dataflow>
<dataflow id="242" from="tmp_94" to="tmp4" fromId="60" toId="61">
</dataflow>
<dataflow id="243" from="v_4_cast1" to="tmp4" fromId="29" toId="61">
</dataflow>
<dataflow id="244" from="tmp4" to="tmp4_cast" fromId="61" toId="62">
</dataflow>
<dataflow id="245" from="phi_mul1_cast" to="tmp_95" fromId="19" toId="63">
</dataflow>
<dataflow id="246" from="tmp4_cast" to="tmp_95" fromId="62" toId="63">
</dataflow>
<dataflow id="247" from="tmp_95" to="tmp_96" fromId="63" toId="64">
</dataflow>
<dataflow id="248" from="conv_layer_5_6_1_0_32_32_1_output_data_V" to="conv_layer_output_d" fromId="124" toId="65">
</dataflow>
<dataflow id="250" from="StgValue_249" to="conv_layer_output_d" fromId="249" toId="65">
</dataflow>
<dataflow id="251" from="tmp_96" to="conv_layer_output_d" fromId="64" toId="65">
</dataflow>
<dataflow id="252" from="p_Val2_s" to="StgValue_66" fromId="51" toId="66">
</dataflow>
<dataflow id="253" from="conv_layer_output_d" to="StgValue_66" fromId="65" toId="66">
</dataflow>
<dataflow id="254" from="p_Val2_3" to="p_082_2" fromId="74" toId="68">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="255" from="StgValue_90" to="p_082_2" fromId="90" toId="68">
<BackEdge/>
</dataflow>
<dataflow id="256" from="p_Val2_s" to="p_082_2" fromId="51" toId="68">
<condition id="-1">
<or_exp><and_exp><literal name="p_z_assign_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="257" from="StgValue_55" to="p_082_2" fromId="55" toId="68">
</dataflow>
<dataflow id="258" from="v" to="p_x_assign_5" fromId="89" toId="69">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="259" from="StgValue_90" to="p_x_assign_5" fromId="90" toId="69">
<BackEdge/>
</dataflow>
<dataflow id="260" from="v_4_cast9" to="p_x_assign_5" fromId="30" toId="69">
<condition id="-1">
<or_exp><and_exp><literal name="p_z_assign_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="261" from="StgValue_55" to="p_x_assign_5" fromId="55" toId="69">
</dataflow>
<dataflow id="262" from="p_x_assign_5" to="tmp_97" fromId="69" toId="70">
</dataflow>
<dataflow id="263" from="tmp_107_cast" to="tmp_97" fromId="37" toId="70">
</dataflow>
<dataflow id="264" from="tmp_97" to="StgValue_71" fromId="70" toId="71">
</dataflow>
<dataflow id="265" from="output_c_V" to="p_Val2_3" fromId="104" toId="74">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="266" from="StgValue_105" to="p_Val2_3" fromId="105" toId="74">
<BackEdge/>
</dataflow>
<dataflow id="267" from="p_082_2" to="p_Val2_3" fromId="68" toId="74">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="268" from="StgValue_72" to="p_Val2_3" fromId="72" toId="74">
</dataflow>
<dataflow id="269" from="ho" to="p_y_assign_5" fromId="88" toId="75">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="270" from="StgValue_105" to="p_y_assign_5" fromId="105" toId="75">
<BackEdge/>
</dataflow>
<dataflow id="271" from="ho_2_cast6" to="p_y_assign_5" fromId="41" toId="75">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="272" from="StgValue_72" to="p_y_assign_5" fromId="72" toId="75">
</dataflow>
<dataflow id="273" from="p_y_assign_5" to="tmp_98" fromId="75" toId="76">
</dataflow>
<dataflow id="274" from="tmp_109_cast" to="tmp_98" fromId="48" toId="76">
</dataflow>
<dataflow id="275" from="tmp_98" to="StgValue_77" fromId="76" toId="77">
</dataflow>
<dataflow id="276" from="p_y_assign_5" to="tmp" fromId="75" toId="78">
</dataflow>
<dataflow id="278" from="StgValue_277" to="tmp" fromId="277" toId="78">
</dataflow>
<dataflow id="279" from="p_x_assign_5" to="tmp1" fromId="69" toId="79">
</dataflow>
<dataflow id="280" from="tmp" to="tmp1" fromId="78" toId="79">
</dataflow>
<dataflow id="281" from="tmp1" to="tmp_99" fromId="79" toId="80">
</dataflow>
<dataflow id="282" from="p_y_assign_5" to="p_y_assign_6" fromId="75" toId="81">
</dataflow>
<dataflow id="283" from="ho_2_cast6" to="p_y_assign_6" fromId="41" toId="81">
</dataflow>
<dataflow id="284" from="p_y_assign_6" to="tmp_67" fromId="81" toId="82">
</dataflow>
<dataflow id="286" from="StgValue_285" to="tmp_67" fromId="285" toId="82">
</dataflow>
<dataflow id="287" from="tmp_67" to="tmp2" fromId="82" toId="83">
</dataflow>
<dataflow id="288" from="p_y_assign_6" to="tmp2" fromId="81" toId="83">
</dataflow>
<dataflow id="289" from="p_x_assign_5" to="tmp_100" fromId="69" toId="84">
</dataflow>
<dataflow id="290" from="tmp2" to="tmp_100" fromId="83" toId="84">
</dataflow>
<dataflow id="291" from="tmp_100" to="tmp_68" fromId="84" toId="85">
</dataflow>
<dataflow id="292" from="conv_layer_5_6_1_0_32_32_1_inpad_data_V" to="conv_layer_inpad_da" fromId="126" toId="86">
</dataflow>
<dataflow id="293" from="StgValue_249" to="conv_layer_inpad_da" fromId="249" toId="86">
</dataflow>
<dataflow id="294" from="tmp_99" to="conv_layer_inpad_da" fromId="80" toId="86">
</dataflow>
<dataflow id="295" from="conv_layer_inpad_da" to="conv_layer_inpad_da_3" fromId="86" toId="87">
</dataflow>
<dataflow id="297" from="StgValue_296" to="ho" fromId="296" toId="88">
</dataflow>
<dataflow id="298" from="p_y_assign_5" to="ho" fromId="75" toId="88">
</dataflow>
<dataflow id="299" from="p_x_assign_5" to="v" fromId="69" toId="89">
</dataflow>
<dataflow id="300" from="StgValue_296" to="v" fromId="296" toId="89">
</dataflow>
<dataflow id="301" from="v_4" to="tmp_69" fromId="28" toId="91">
</dataflow>
<dataflow id="302" from="tmp_68" to="tmp_70" fromId="85" toId="92">
</dataflow>
<dataflow id="303" from="tmp_69" to="tmp_70" fromId="91" toId="92">
</dataflow>
<dataflow id="304" from="tmp_70" to="tmp_101" fromId="92" toId="93">
</dataflow>
<dataflow id="305" from="phi_mul_cast" to="tmp_101" fromId="18" toId="93">
</dataflow>
<dataflow id="306" from="tmp_101" to="tmp_128_cast" fromId="93" toId="94">
</dataflow>
<dataflow id="307" from="conv_layer_5_6_1_0_32_32_1_W_data_V" to="conv_layer_W_data_V" fromId="125" toId="95">
</dataflow>
<dataflow id="308" from="StgValue_249" to="conv_layer_W_data_V" fromId="249" toId="95">
</dataflow>
<dataflow id="309" from="tmp_128_cast" to="conv_layer_W_data_V" fromId="94" toId="95">
</dataflow>
<dataflow id="310" from="conv_layer_inpad_da" to="conv_layer_inpad_da_3" fromId="86" toId="96">
</dataflow>
<dataflow id="311" from="conv_layer_W_data_V" to="conv_layer_W_data_V_3" fromId="95" toId="97">
</dataflow>
<dataflow id="312" from="conv_layer_W_data_V" to="conv_layer_W_data_V_3" fromId="95" toId="98">
</dataflow>
<dataflow id="313" from="conv_layer_inpad_da_3" to="r_V" fromId="96" toId="99">
</dataflow>
<dataflow id="314" from="conv_layer_W_data_V_3" to="tmp_102" fromId="98" toId="100">
</dataflow>
<dataflow id="315" from="r_V" to="r_V_2" fromId="99" toId="101">
</dataflow>
<dataflow id="316" from="tmp_102" to="r_V_2" fromId="100" toId="101">
</dataflow>
<dataflow id="318" from="_ssdm_op_BitConcatenate.i28.i16.i12" to="lhs_V" fromId="317" toId="102">
</dataflow>
<dataflow id="319" from="p_Val2_3" to="lhs_V" fromId="74" toId="102">
</dataflow>
<dataflow id="321" from="StgValue_320" to="lhs_V" fromId="320" toId="102">
</dataflow>
<dataflow id="322" from="lhs_V" to="ret_V" fromId="102" toId="103">
</dataflow>
<dataflow id="323" from="r_V_2" to="ret_V" fromId="101" toId="103">
</dataflow>
<dataflow id="325" from="_ssdm_op_PartSelect.i16.i28.i32.i32" to="output_c_V" fromId="324" toId="104">
</dataflow>
<dataflow id="326" from="ret_V" to="output_c_V" fromId="103" toId="104">
</dataflow>
<dataflow id="328" from="StgValue_327" to="output_c_V" fromId="327" toId="104">
</dataflow>
<dataflow id="330" from="StgValue_329" to="output_c_V" fromId="329" toId="104">
</dataflow>
<dataflow id="331" from="exitcond" to="StgValue_3" fromId="22" toId="3">
</dataflow>
<dataflow id="332" from="exitcond3" to="StgValue_4" fromId="33" toId="4">
</dataflow>
<dataflow id="333" from="exitcond2" to="StgValue_5" fromId="44" toId="5">
</dataflow>
<dataflow id="334" from="p_z_assign_1" to="StgValue_6" fromId="52" toId="6">
</dataflow>
<dataflow id="335" from="tmp_97" to="StgValue_7" fromId="70" toId="7">
</dataflow>
<dataflow id="336" from="tmp_98" to="StgValue_8" fromId="76" toId="8">
</dataflow>
</dataflows>


</stg>
