Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\nickm\OneDrive\CE355\fpga_tank_game\fast_clock.qsys --block-symbol-file --output-directory=C:\Users\nickm\OneDrive\CE355\fpga_tank_game\fast_clock --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading fpga_tank_game/fast_clock.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 22.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: fast_clock.altclkctrl_0: Targeting device family: Cyclone IV E.
: fast_clock.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\nickm\OneDrive\CE355\fpga_tank_game\fast_clock.qsys --synthesis=VHDL --output-directory=C:\Users\nickm\OneDrive\CE355\fpga_tank_game\fast_clock\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading fpga_tank_game/fast_clock.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 22.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: fast_clock.altclkctrl_0: Targeting device family: Cyclone IV E.
: fast_clock.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: fast_clock: Generating fast_clock "fast_clock" for QUARTUS_SYNTH
Info: altclkctrl_0: Generating top-level entity fast_clock_altclkctrl_0.
Info: altclkctrl_0: "fast_clock" instantiated altclkctrl "altclkctrl_0"
Info: fast_clock: Done "fast_clock" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
