Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_9 -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 8 for port 'a' [E:/IC/Mark VI/src/IFU.v:37]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 8 for port 'addra' [E:/IC/Mark VI/src/MAU.v:18]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardControl
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Adder
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.IFU
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.IDU
Compiling module xil_defaultlib.Mux4x1
Compiling module xil_defaultlib.StoreDecoder
Compiling module xil_defaultlib.BranchUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Divisor
Compiling module xil_defaultlib.CSA
Compiling module xil_defaultlib.CLA(WIDTH=64)
Compiling module xil_defaultlib.Booth_default
Compiling module xil_defaultlib.EXU
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_softecc_outpu...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_mem_module(C_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.MAU
Compiling module xil_defaultlib.LoadDecoder
Compiling module xil_defaultlib.WBU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
