
---------- Begin Simulation Statistics ----------
final_tick                                 1409974750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 104742                       # Simulator instruction rate (inst/s)
host_mem_usage                                 679836                       # Number of bytes of host memory used
host_op_rate                                   105795                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.58                       # Real time elapsed on the host
host_tick_rate                              889888693                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      165926                       # Number of instructions simulated
sim_ops                                        167619                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001410                       # Number of seconds simulated
sim_ticks                                  1409974750                       # Number of ticks simulated
system.cpu.Branches                             27302                       # Number of branches fetched
system.cpu.committedInsts                      165926                       # Number of instructions committed
system.cpu.committedOps                        167619                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          5639899                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               5639898.996000                       # Number of busy cycles
system.cpu.num_cc_register_reads               658251                       # number of times the CC registers were read
system.cpu.num_cc_register_writes               97265                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts        21659                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                         431                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.004000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                140921                       # Number of integer alu accesses
system.cpu.num_int_insts                       140921                       # number of integer instructions
system.cpu.num_int_register_reads              247792                       # number of times the integer registers were read
system.cpu.num_int_register_writes              97558                       # number of times the integer registers were written
system.cpu.num_load_insts                       51871                       # Number of load instructions
system.cpu.num_mem_refs                         73785                       # number of memory refs
system.cpu.num_store_insts                      21914                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                  44                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                 17                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                     93859     55.95%     55.95% # Class of executed instruction
system.cpu.op_class::IntMult                       80      0.05%     56.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                 21      0.01%     56.01% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     56.01% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     56.01% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     56.01% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     56.01% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     56.01% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     56.01% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     56.01% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     56.01% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     56.01% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     56.01% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     56.01% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     56.01% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     56.01% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     56.01% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     56.01% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     56.01% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     56.01% # Class of executed instruction
system.cpu.op_class::MemRead                    51871     30.92%     86.94% # Class of executed instruction
system.cpu.op_class::MemWrite                   21914     13.06%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     167745                       # Class of executed instruction
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           442                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1409974750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                372                       # Transaction distribution
system.membus.trans_dist::ReadExReq                70                       # Transaction distribution
system.membus.trans_dist::ReadExResp               70                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           372                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        28288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   28288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               442                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     442    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 442                       # Request fanout histogram
system.membus.respLayer1.occupancy            2359000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              549250                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1409974750                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq             229453                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            229473                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             21850                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            21850                       # Transaction distribution
system.tol2bus.trans_dist::SoftPFReq               29                       # Transaction distribution
system.tol2bus.trans_dist::SoftPFResp              29                       # Transaction distribution
system.tol2bus.trans_dist::LoadLockedReq           20                       # Transaction distribution
system.tol2bus.trans_dist::StoreCondReq            20                       # Transaction distribution
system.tol2bus.trans_dist::StoreCondResp           20                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache_port::system.l2.cpu_side       355326                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache_port::system.l2.cpu_side       147418                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                502744                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache_port::system.l2.cpu_side       710652                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache_port::system.l2.cpu_side       296560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1007212                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           251372                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 251372    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             251372                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           68310500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          31387000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          88831500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   1409974750                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               177385                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                73483                       # number of demand (read+write) hits
system.l2.demand_hits::total                   250868                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              177385                       # number of overall hits
system.l2.overall_hits::.cpu.data               73504                       # number of overall hits
system.l2.overall_hits::total                  250889                       # number of overall hits
system.l2.demand_misses::.cpu.inst                278                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                157                       # number of demand (read+write) misses
system.l2.demand_misses::total                    435                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               278                       # number of overall misses
system.l2.overall_misses::.cpu.data               165                       # number of overall misses
system.l2.overall_misses::total                   443                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     19312250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     10653500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         29965750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     19312250                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     10653500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        29965750                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           177663                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            73640                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               251303                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          177663                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           73669                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              251332                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001565                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.002132                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.001731                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001565                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.002240                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.001763                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69468.525180                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 67856.687898                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 68886.781609                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69468.525180                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 64566.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 67642.776524                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           278                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           157                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               435                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          278                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          164                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              442                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     17922250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data      9868500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     27790750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     17922250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     10293250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     28215500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001565                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.002132                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.001731                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001565                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.002226                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.001759                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64468.525180                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62856.687898                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63886.781609                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64468.525180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62763.719512                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63835.972851                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_hits::.cpu.inst              177385                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu.data               51703                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  229088                       # number of ReadReq hits
system.l2.ReadReq_misses::.cpu.inst               278                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu.data                87                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   365                       # number of ReadReq misses
system.l2.ReadReq_miss_latency::.cpu.inst     19312250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::.cpu.data      6071000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        25383250                       # number of ReadReq miss cycles
system.l2.ReadReq_accesses::.cpu.inst          177663                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu.data           51790                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              229453                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_miss_rate::.cpu.inst       0.001565                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu.data       0.001680                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.001591                       # miss rate for ReadReq accesses
system.l2.ReadReq_avg_miss_latency::.cpu.inst 69468.525180                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::.cpu.data 69781.609195                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 69543.150685                       # average ReadReq miss latency
system.l2.ReadReq_mshr_misses::.cpu.inst          278                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::.cpu.data           87                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              365                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_miss_latency::.cpu.inst     17922250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::.cpu.data      5636000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     23558250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::.cpu.inst     0.001565                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::.cpu.data     0.001680                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.001591                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_avg_mshr_miss_latency::.cpu.inst 64468.525180                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::.cpu.data 64781.609195                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 64543.150685                       # average ReadReq mshr miss latency
system.l2.WriteReq_hits::.cpu.data              21780                       # number of WriteReq hits
system.l2.WriteReq_hits::total                  21780                       # number of WriteReq hits
system.l2.WriteReq_misses::.cpu.data               70                       # number of WriteReq misses
system.l2.WriteReq_misses::total                   70                       # number of WriteReq misses
system.l2.WriteReq_miss_latency::.cpu.data      4582500                       # number of WriteReq miss cycles
system.l2.WriteReq_miss_latency::total        4582500                       # number of WriteReq miss cycles
system.l2.WriteReq_accesses::.cpu.data          21850                       # number of WriteReq accesses(hits+misses)
system.l2.WriteReq_accesses::total              21850                       # number of WriteReq accesses(hits+misses)
system.l2.WriteReq_miss_rate::.cpu.data      0.003204                       # miss rate for WriteReq accesses
system.l2.WriteReq_miss_rate::total          0.003204                       # miss rate for WriteReq accesses
system.l2.WriteReq_avg_miss_latency::.cpu.data 65464.285714                       # average WriteReq miss latency
system.l2.WriteReq_avg_miss_latency::total 65464.285714                       # average WriteReq miss latency
system.l2.WriteReq_mshr_misses::.cpu.data           70                       # number of WriteReq MSHR misses
system.l2.WriteReq_mshr_misses::total              70                       # number of WriteReq MSHR misses
system.l2.WriteReq_mshr_miss_latency::.cpu.data      4232500                       # number of WriteReq MSHR miss cycles
system.l2.WriteReq_mshr_miss_latency::total      4232500                       # number of WriteReq MSHR miss cycles
system.l2.WriteReq_mshr_miss_rate::.cpu.data     0.003204                       # mshr miss rate for WriteReq accesses
system.l2.WriteReq_mshr_miss_rate::total     0.003204                       # mshr miss rate for WriteReq accesses
system.l2.WriteReq_avg_mshr_miss_latency::.cpu.data 60464.285714                       # average WriteReq mshr miss latency
system.l2.WriteReq_avg_mshr_miss_latency::total 60464.285714                       # average WriteReq mshr miss latency
system.l2.SoftPFReq_hits::.cpu.data                21                       # number of SoftPFReq hits
system.l2.SoftPFReq_hits::total                    21                       # number of SoftPFReq hits
system.l2.SoftPFReq_misses::.cpu.data               8                       # number of SoftPFReq misses
system.l2.SoftPFReq_misses::total                   8                       # number of SoftPFReq misses
system.l2.SoftPFReq_accesses::.cpu.data            29                       # number of SoftPFReq accesses(hits+misses)
system.l2.SoftPFReq_accesses::total                29                       # number of SoftPFReq accesses(hits+misses)
system.l2.SoftPFReq_miss_rate::.cpu.data     0.275862                       # miss rate for SoftPFReq accesses
system.l2.SoftPFReq_miss_rate::total         0.275862                       # miss rate for SoftPFReq accesses
system.l2.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.l2.SoftPFReq_mshr_misses::total              7                       # number of SoftPFReq MSHR misses
system.l2.SoftPFReq_mshr_miss_latency::.cpu.data       424750                       # number of SoftPFReq MSHR miss cycles
system.l2.SoftPFReq_mshr_miss_latency::total       424750                       # number of SoftPFReq MSHR miss cycles
system.l2.SoftPFReq_mshr_miss_rate::.cpu.data     0.241379                       # mshr miss rate for SoftPFReq accesses
system.l2.SoftPFReq_mshr_miss_rate::total     0.241379                       # mshr miss rate for SoftPFReq accesses
system.l2.SoftPFReq_avg_mshr_miss_latency::.cpu.data 60678.571429                       # average SoftPFReq mshr miss latency
system.l2.SoftPFReq_avg_mshr_miss_latency::total 60678.571429                       # average SoftPFReq mshr miss latency
system.l2.LoadLockedReq_hits::.cpu.data            20                       # number of LoadLockedReq hits
system.l2.LoadLockedReq_hits::total                20                       # number of LoadLockedReq hits
system.l2.LoadLockedReq_accesses::.cpu.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.l2.LoadLockedReq_accesses::total            20                       # number of LoadLockedReq accesses(hits+misses)
system.l2.StoreCondReq_hits::.cpu.data             20                       # number of StoreCondReq hits
system.l2.StoreCondReq_hits::total                 20                       # number of StoreCondReq hits
system.l2.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.l2.StoreCondReq_accesses::total             20                       # number of StoreCondReq accesses(hits+misses)
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1409974750                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   298.163224                       # Cycle average of tags in use
system.l2.tags.total_refs                      251371                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       442                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    568.712670                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       171.176406                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       126.986817                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.005224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.003875                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.009099                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           442                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          302                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.013489                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2011418                       # Number of tag accesses
system.l2.tags.data_accesses                  2011418                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1409974750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          17792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          10496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              28288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        17792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         17792                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             278                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 442                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          12618666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7444105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              20062771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     12618666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12618666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         12618666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7444105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             20062771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000574500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1246                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         442                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       442                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      4089500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2210000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                12377000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9252.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28002.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      318                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   442                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          122                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    230.819672                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   159.718923                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.389223                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           38     31.15%     31.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           48     39.34%     70.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           12      9.84%     80.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           11      9.02%     89.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            3      2.46%     91.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      3.28%     95.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.82%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            5      4.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          122                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  28288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   28288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        20.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     20.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1409851250                       # Total gap between requests
system.mem_ctrls.avgGap                    3189708.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        17792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        10496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 12618665.688871378079                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7444104.938758654520                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          278                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          164                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      7967750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      4409250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28660.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26885.67                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    71.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               542640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               284625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1763580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     111249840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         65608710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        486180960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          665630355                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        472.086720                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1263367500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     47060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     99547250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               342720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               178365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1392300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     111249840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         64772520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        486885120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          664820865                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        471.512603                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1265188500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     47060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     97726250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON      1409974750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1409974750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1409974750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1409974750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1409974750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
