$date
Wed May 24 00:21:58 2023
$end
$version
Aldec HDL Simulator Version 13.0.376
$end
$timescale
1 ns
$end

$scope module ms_dff_tb $end
$var wire 1 ! q $end
$var wire 1 " q_b $end
$var reg 1 # d $end
$var reg 1 $ clk $end
$var reg 1 % prs $end
$var reg 1 & clr $end
$var reg 1 ' ce $end

$scope module dut_ms_dff $end
$var wire 1 ( d $end
$var wire 1 ) clk $end
$var wire 1 * ce $end
$var wire 1 + clr $end
$var wire 1 , prs $end
$var wire 1 ! q $end
$var wire 1 " q_b $end
$var wire 1 - d_b $end
$var wire 1 . clk_b $end
$var wire 6 / icw [5:0] $end
$upscope $end

$upscope $end

$enddefinitions $end
$dumpvars
x!
x"
x#
0$
1%
1&
0'
x(
0)
0*
1+
1,
x-
1.
b0 /
$end
#14000
1#
0%
0,
1(
0-
b100 /
#15260
1$
1)
b10100 /
0.
0!
1"
#28000
0&
1%
1,
0+
b10000 /
b1000 /
b101000 /
0"
1!
#30520
0$
0)
b1000 /
1.
#42000
1&
1'
0%
0,
1*
1+
b1 /
#45780
1$
1)
0.
b0 /
b100 /
b10100 /
0!
1"
#61040
0$
0)
b100 /
1.
b101 /
b1 /
#70000
0&
0+
b1001 /
#76300
1$
1)
b101001 /
0.
b101000 /
0"
1!
#84000
0#
0(
1-
#91560
0$
0)
b1000 /
1.
b1010 /
b10 /
b110 /
#98000
1#
1(
b111 /
0-
b1 /
b1001 /
#106820
1$
1)
b101001 /
0.
b101000 /
#112000
0#
0(
1-
#122080
0$
0)
b1000 /
1.
b1010 /
b10 /
b110 /
#126000
1#
1&
1+
1(
b111 /
0-
b1 /
#136000
0&
0+
b1001 /
#137340
1$
1)
b101001 /
0.
b101000 /
#140000
0#
0(
1-
#152600
0$
0)
b1000 /
1.
b1010 /
b10 /
b110 /
#154000
1#
1(
b111 /
0-
b1 /
b1001 /
#167860
1$
1)
b101001 /
0.
b101000 /
#168000
0#
0(
1-
#182000
1#
1(
0-
#183120
0$
0)
b1000 /
1.
b1001 /
#196000
0#
0(
b1000 /
1-
b1010 /
b10 /
b110 /
#198380
1$
1)
b10110 /
0.
b10100 /
0!
1"
#210000
1#
1(
0-
#213640
0$
0)
b100 /
1.
b101 /
b1 /
b1001 /
#224000
0#
0(
b1000 /
1-
b1010 /
b10 /
b110 /
#228900
1$
1)
b10110 /
0.
b10100 /
#238000
1#
1(
0-
#244160
0$
0)
b100 /
1.
b101 /
b1 /
b1001 /
#252000
0#
0(
b1000 /
1-
b1010 /
b10 /
b110 /
#259420
1$
1)
b10110 /
0.
b10100 /
#266000
1#
1(
0-
#274680
0$
0)
b100 /
1.
b101 /
b1 /
b1001 /
#280000
0#
0(
b1000 /
1-
b1010 /
b10 /
b110 /
#289940
1$
1)
b10110 /
0.
b10100 /
