// Seed: 4031573585
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  id_5(
      .id_0(id_3), .id_1(1), .id_2(1)
  );
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    input supply1 id_2,
    inout supply0 id_3
);
  logic [7:0] id_5;
  wire id_6;
  supply0 id_7 = (1) == id_5[1 : 1];
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6
  );
endmodule
