// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Context_layer (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        v54_0_address0,
        v54_0_ce0,
        v54_0_q0,
        v54_1_address0,
        v54_1_ce0,
        v54_1_q0,
        v54_2_address0,
        v54_2_ce0,
        v54_2_q0,
        v54_3_address0,
        v54_3_ce0,
        v54_3_q0,
        v55_0_address0,
        v55_0_ce0,
        v55_0_q0,
        v55_1_address0,
        v55_1_ce0,
        v55_1_q0,
        v55_2_address0,
        v55_2_ce0,
        v55_2_q0,
        v55_3_address0,
        v55_3_ce0,
        v55_3_q0,
        v56_0_0_address0,
        v56_0_0_ce0,
        v56_0_0_we0,
        v56_0_0_d0,
        v56_0_0_q0,
        v56_0_1_address0,
        v56_0_1_ce0,
        v56_0_1_we0,
        v56_0_1_d0,
        v56_0_1_q0,
        v56_0_2_address0,
        v56_0_2_ce0,
        v56_0_2_we0,
        v56_0_2_d0,
        v56_0_2_q0,
        v56_0_3_address0,
        v56_0_3_ce0,
        v56_0_3_we0,
        v56_0_3_d0,
        v56_0_3_q0,
        v56_1_0_address0,
        v56_1_0_ce0,
        v56_1_0_we0,
        v56_1_0_d0,
        v56_1_0_q0,
        v56_1_1_address0,
        v56_1_1_ce0,
        v56_1_1_we0,
        v56_1_1_d0,
        v56_1_1_q0,
        v56_1_2_address0,
        v56_1_2_ce0,
        v56_1_2_we0,
        v56_1_2_d0,
        v56_1_2_q0,
        v56_1_3_address0,
        v56_1_3_ce0,
        v56_1_3_we0,
        v56_1_3_d0,
        v56_1_3_q0,
        v56_2_0_address0,
        v56_2_0_ce0,
        v56_2_0_we0,
        v56_2_0_d0,
        v56_2_0_q0,
        v56_2_1_address0,
        v56_2_1_ce0,
        v56_2_1_we0,
        v56_2_1_d0,
        v56_2_1_q0,
        v56_2_2_address0,
        v56_2_2_ce0,
        v56_2_2_we0,
        v56_2_2_d0,
        v56_2_2_q0,
        v56_2_3_address0,
        v56_2_3_ce0,
        v56_2_3_we0,
        v56_2_3_d0,
        v56_2_3_q0,
        v56_3_0_address0,
        v56_3_0_ce0,
        v56_3_0_we0,
        v56_3_0_d0,
        v56_3_0_q0,
        v56_3_1_address0,
        v56_3_1_ce0,
        v56_3_1_we0,
        v56_3_1_d0,
        v56_3_1_q0,
        v56_3_2_address0,
        v56_3_2_ce0,
        v56_3_2_we0,
        v56_3_2_d0,
        v56_3_2_q0,
        v56_3_3_address0,
        v56_3_3_ce0,
        v56_3_3_we0,
        v56_3_3_d0,
        v56_3_3_q0
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_pp0_stage0 = 10'd8;
parameter    ap_ST_fsm_pp0_stage1 = 10'd16;
parameter    ap_ST_fsm_pp0_stage2 = 10'd32;
parameter    ap_ST_fsm_pp0_stage3 = 10'd64;
parameter    ap_ST_fsm_pp0_stage4 = 10'd128;
parameter    ap_ST_fsm_pp0_stage5 = 10'd256;
parameter    ap_ST_fsm_state20 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] v54_0_address0;
output   v54_0_ce0;
input  [31:0] v54_0_q0;
output  [5:0] v54_1_address0;
output   v54_1_ce0;
input  [31:0] v54_1_q0;
output  [5:0] v54_2_address0;
output   v54_2_ce0;
input  [31:0] v54_2_q0;
output  [5:0] v54_3_address0;
output   v54_3_ce0;
input  [31:0] v54_3_q0;
output  [7:0] v55_0_address0;
output   v55_0_ce0;
input  [31:0] v55_0_q0;
output  [7:0] v55_1_address0;
output   v55_1_ce0;
input  [31:0] v55_1_q0;
output  [7:0] v55_2_address0;
output   v55_2_ce0;
input  [31:0] v55_2_q0;
output  [7:0] v55_3_address0;
output   v55_3_ce0;
input  [31:0] v55_3_q0;
output  [5:0] v56_0_0_address0;
output   v56_0_0_ce0;
output   v56_0_0_we0;
output  [31:0] v56_0_0_d0;
input  [31:0] v56_0_0_q0;
output  [5:0] v56_0_1_address0;
output   v56_0_1_ce0;
output   v56_0_1_we0;
output  [31:0] v56_0_1_d0;
input  [31:0] v56_0_1_q0;
output  [5:0] v56_0_2_address0;
output   v56_0_2_ce0;
output   v56_0_2_we0;
output  [31:0] v56_0_2_d0;
input  [31:0] v56_0_2_q0;
output  [5:0] v56_0_3_address0;
output   v56_0_3_ce0;
output   v56_0_3_we0;
output  [31:0] v56_0_3_d0;
input  [31:0] v56_0_3_q0;
output  [5:0] v56_1_0_address0;
output   v56_1_0_ce0;
output   v56_1_0_we0;
output  [31:0] v56_1_0_d0;
input  [31:0] v56_1_0_q0;
output  [5:0] v56_1_1_address0;
output   v56_1_1_ce0;
output   v56_1_1_we0;
output  [31:0] v56_1_1_d0;
input  [31:0] v56_1_1_q0;
output  [5:0] v56_1_2_address0;
output   v56_1_2_ce0;
output   v56_1_2_we0;
output  [31:0] v56_1_2_d0;
input  [31:0] v56_1_2_q0;
output  [5:0] v56_1_3_address0;
output   v56_1_3_ce0;
output   v56_1_3_we0;
output  [31:0] v56_1_3_d0;
input  [31:0] v56_1_3_q0;
output  [5:0] v56_2_0_address0;
output   v56_2_0_ce0;
output   v56_2_0_we0;
output  [31:0] v56_2_0_d0;
input  [31:0] v56_2_0_q0;
output  [5:0] v56_2_1_address0;
output   v56_2_1_ce0;
output   v56_2_1_we0;
output  [31:0] v56_2_1_d0;
input  [31:0] v56_2_1_q0;
output  [5:0] v56_2_2_address0;
output   v56_2_2_ce0;
output   v56_2_2_we0;
output  [31:0] v56_2_2_d0;
input  [31:0] v56_2_2_q0;
output  [5:0] v56_2_3_address0;
output   v56_2_3_ce0;
output   v56_2_3_we0;
output  [31:0] v56_2_3_d0;
input  [31:0] v56_2_3_q0;
output  [5:0] v56_3_0_address0;
output   v56_3_0_ce0;
output   v56_3_0_we0;
output  [31:0] v56_3_0_d0;
input  [31:0] v56_3_0_q0;
output  [5:0] v56_3_1_address0;
output   v56_3_1_ce0;
output   v56_3_1_we0;
output  [31:0] v56_3_1_d0;
input  [31:0] v56_3_1_q0;
output  [5:0] v56_3_2_address0;
output   v56_3_2_ce0;
output   v56_3_2_we0;
output  [31:0] v56_3_2_d0;
input  [31:0] v56_3_2_q0;
output  [5:0] v56_3_3_address0;
output   v56_3_3_ce0;
output   v56_3_3_we0;
output  [31:0] v56_3_3_d0;
input  [31:0] v56_3_3_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg v54_0_ce0;
reg v54_1_ce0;
reg v54_2_ce0;
reg v54_3_ce0;
reg v55_0_ce0;
reg v55_1_ce0;
reg v55_2_ce0;
reg v55_3_ce0;
reg[5:0] v56_0_0_address0;
reg v56_0_0_ce0;
reg v56_0_0_we0;
reg[31:0] v56_0_0_d0;
reg[5:0] v56_0_1_address0;
reg v56_0_1_ce0;
reg v56_0_1_we0;
reg[31:0] v56_0_1_d0;
reg[5:0] v56_0_2_address0;
reg v56_0_2_ce0;
reg v56_0_2_we0;
reg[31:0] v56_0_2_d0;
reg[5:0] v56_0_3_address0;
reg v56_0_3_ce0;
reg v56_0_3_we0;
reg[31:0] v56_0_3_d0;
reg[5:0] v56_1_0_address0;
reg v56_1_0_ce0;
reg v56_1_0_we0;
reg[31:0] v56_1_0_d0;
reg[5:0] v56_1_1_address0;
reg v56_1_1_ce0;
reg v56_1_1_we0;
reg[31:0] v56_1_1_d0;
reg[5:0] v56_1_2_address0;
reg v56_1_2_ce0;
reg v56_1_2_we0;
reg[31:0] v56_1_2_d0;
reg[5:0] v56_1_3_address0;
reg v56_1_3_ce0;
reg v56_1_3_we0;
reg[31:0] v56_1_3_d0;
reg[5:0] v56_2_0_address0;
reg v56_2_0_ce0;
reg v56_2_0_we0;
reg[31:0] v56_2_0_d0;
reg[5:0] v56_2_1_address0;
reg v56_2_1_ce0;
reg v56_2_1_we0;
reg[31:0] v56_2_1_d0;
reg[5:0] v56_2_2_address0;
reg v56_2_2_ce0;
reg v56_2_2_we0;
reg[31:0] v56_2_2_d0;
reg[5:0] v56_2_3_address0;
reg v56_2_3_ce0;
reg v56_2_3_we0;
reg[31:0] v56_2_3_d0;
reg[5:0] v56_3_0_address0;
reg v56_3_0_ce0;
reg v56_3_0_we0;
reg[31:0] v56_3_0_d0;
reg[5:0] v56_3_1_address0;
reg v56_3_1_ce0;
reg v56_3_1_we0;
reg[31:0] v56_3_1_d0;
reg[5:0] v56_3_2_address0;
reg v56_3_2_ce0;
reg v56_3_2_we0;
reg[31:0] v56_3_2_d0;
reg[5:0] v56_3_3_address0;
reg v56_3_3_ce0;
reg v56_3_3_we0;
reg[31:0] v56_3_3_d0;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [9:0] indvar_flatten45_reg_600;
reg   [1:0] i_outer1_0_reg_611;
reg   [8:0] indvar_flatten_reg_622;
reg   [4:0] j_outer2_0_reg_633;
reg   [3:0] k2_0_reg_644;
wire   [0:0] icmp_ln148_fu_714_p2;
wire    ap_CS_fsm_state2;
wire   [3:0] v57_fu_720_p2;
reg   [3:0] v57_reg_1007;
wire   [1:0] trunc_ln150_fu_726_p1;
reg   [1:0] trunc_ln150_reg_1012;
wire   [6:0] zext_ln149_fu_748_p1;
reg   [6:0] zext_ln149_reg_1016;
wire   [6:0] v58_fu_758_p2;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln153_fu_807_p2;
reg   [0:0] icmp_ln153_reg_1032;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state4_pp0_stage0_iter0;
wire    ap_block_state10_pp0_stage0_iter1;
wire    ap_block_state16_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln153_reg_1032_pp0_iter1_reg;
reg   [0:0] icmp_ln153_reg_1032_pp0_iter2_reg;
wire   [9:0] add_ln153_fu_813_p2;
reg   [9:0] add_ln153_reg_1036;
reg    ap_enable_reg_pp0_iter0;
wire   [1:0] select_ln161_1_fu_839_p3;
reg   [1:0] select_ln161_1_reg_1041;
wire   [6:0] zext_ln161_fu_855_p1;
reg   [6:0] zext_ln161_reg_1046;
wire   [3:0] select_ln162_fu_907_p3;
reg   [3:0] select_ln162_reg_1051;
wire   [4:0] select_ln162_1_fu_915_p3;
reg   [4:0] select_ln162_1_reg_1057;
wire   [8:0] select_ln154_fu_947_p3;
reg   [8:0] select_ln154_reg_1084;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state5_pp0_stage1_iter0;
wire    ap_block_state11_pp0_stage1_iter1;
wire    ap_block_state17_pp0_stage1_iter2;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] v54_0_load_reg_1109;
reg   [31:0] v54_1_load_reg_1116;
reg   [31:0] v54_2_load_reg_1123;
reg   [31:0] v54_3_load_reg_1130;
reg   [31:0] v55_0_load_reg_1137;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state6_pp0_stage2_iter0;
wire    ap_block_state12_pp0_stage2_iter1;
wire    ap_block_state18_pp0_stage2_iter2;
wire    ap_block_pp0_stage2_11001;
reg   [31:0] v55_1_load_reg_1144;
reg   [31:0] v55_2_load_reg_1151;
reg   [31:0] v55_3_load_reg_1158;
wire   [63:0] zext_ln164_fu_991_p1;
reg   [63:0] zext_ln164_reg_1165;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state9_pp0_stage5_iter0;
wire    ap_block_state15_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
reg   [5:0] v56_0_0_addr_1_reg_1182;
reg   [5:0] v56_0_1_addr_1_reg_1187;
reg   [5:0] v56_0_2_addr_1_reg_1192;
wire   [31:0] grp_fu_699_p2;
reg   [31:0] v_reg_1197;
wire   [31:0] grp_fu_704_p2;
reg   [31:0] v68_0_1_reg_1202;
wire   [31:0] grp_fu_709_p2;
reg   [31:0] v68_0_2_reg_1207;
wire   [3:0] k2_fu_998_p2;
reg   [3:0] k2_reg_1212;
reg   [5:0] v56_0_3_addr_1_reg_1217;
reg   [5:0] v56_1_0_addr_1_reg_1222;
reg   [5:0] v56_1_1_addr_1_reg_1227;
reg   [5:0] v56_1_2_addr_1_reg_1232;
reg   [5:0] v56_1_3_addr_1_reg_1237;
reg   [5:0] v56_2_0_addr_1_reg_1242;
reg   [5:0] v56_2_1_addr_1_reg_1247;
reg   [5:0] v56_2_1_addr_1_reg_1247_pp0_iter2_reg;
reg   [5:0] v56_2_2_addr_1_reg_1252;
reg   [5:0] v56_2_2_addr_1_reg_1252_pp0_iter2_reg;
reg   [5:0] v56_2_3_addr_1_reg_1257;
reg   [5:0] v56_2_3_addr_1_reg_1257_pp0_iter2_reg;
reg   [5:0] v56_3_0_addr_1_reg_1262;
reg   [5:0] v56_3_0_addr_1_reg_1262_pp0_iter2_reg;
reg   [5:0] v56_3_1_addr_1_reg_1267;
reg   [5:0] v56_3_1_addr_1_reg_1267_pp0_iter2_reg;
reg   [5:0] v56_3_2_addr_1_reg_1272;
reg   [5:0] v56_3_2_addr_1_reg_1272_pp0_iter2_reg;
reg   [5:0] v56_3_3_addr_1_reg_1277;
reg   [5:0] v56_3_3_addr_1_reg_1277_pp0_iter2_reg;
reg    ap_enable_reg_pp0_iter1;
reg   [31:0] v68_0_3_reg_1297;
reg   [31:0] v68_1_reg_1302;
reg   [31:0] v68_1_1_reg_1307;
reg   [31:0] v68_1_2_reg_1327;
reg   [31:0] v68_1_3_reg_1332;
reg   [31:0] v68_2_reg_1337;
reg   [31:0] v68_2_1_reg_1357;
reg   [31:0] v68_2_2_reg_1362;
reg   [31:0] v68_2_3_reg_1367;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state7_pp0_stage3_iter0;
wire    ap_block_state13_pp0_stage3_iter1;
wire    ap_block_state19_pp0_stage3_iter2;
wire    ap_block_pp0_stage3_11001;
reg   [31:0] v68_3_reg_1387;
reg   [31:0] v68_3_1_reg_1392;
reg   [31:0] v68_3_2_reg_1397;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state8_pp0_stage4_iter0;
wire    ap_block_state14_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
reg   [31:0] v68_3_3_reg_1417;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state4;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage3_subdone;
reg    ap_enable_reg_pp0_iter2;
reg   [3:0] v57_0_reg_578;
wire   [0:0] icmp_ln149_fu_752_p2;
reg   [6:0] v58_0_reg_589;
reg   [9:0] ap_phi_mux_indvar_flatten45_phi_fu_604_p4;
wire    ap_block_pp0_stage0;
reg   [1:0] ap_phi_mux_i_outer1_0_phi_fu_615_p4;
reg   [8:0] ap_phi_mux_indvar_flatten_phi_fu_626_p4;
reg   [4:0] ap_phi_mux_j_outer2_0_phi_fu_637_p4;
reg   [3:0] ap_phi_mux_k2_0_phi_fu_648_p4;
wire   [63:0] zext_ln150_1_fu_787_p1;
wire  signed [63:0] sext_ln161_fu_933_p1;
wire   [63:0] zext_ln162_3_fu_975_p1;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage5;
wire   [1:0] trunc_ln150_1_fu_764_p1;
wire    ap_block_pp0_stage2;
wire   [31:0] grp_fu_661_p2;
wire   [31:0] grp_fu_655_p2;
wire   [31:0] grp_fu_667_p2;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage3;
reg   [31:0] grp_fu_655_p0;
reg   [31:0] grp_fu_655_p1;
reg   [31:0] grp_fu_661_p0;
reg   [31:0] grp_fu_661_p1;
reg   [31:0] grp_fu_667_p0;
reg   [31:0] grp_fu_667_p1;
reg   [31:0] grp_fu_699_p0;
reg   [31:0] grp_fu_699_p1;
reg   [31:0] grp_fu_704_p0;
reg   [31:0] grp_fu_704_p1;
reg   [31:0] grp_fu_709_p0;
reg   [31:0] grp_fu_709_p1;
wire   [1:0] lshr_ln_fu_730_p4;
wire   [5:0] tmp_fu_740_p3;
wire   [4:0] tmp_38_fu_768_p4;
wire   [6:0] zext_ln150_fu_778_p1;
wire   [6:0] add_ln150_fu_782_p2;
wire   [0:0] icmp_ln154_fu_825_p2;
wire   [1:0] i_outer1_fu_819_p2;
wire   [5:0] tmp_19_fu_847_p3;
wire   [3:0] tmp_20_fu_859_p3;
wire   [6:0] zext_ln161_1_fu_867_p1;
wire   [0:0] icmp_ln155_fu_883_p2;
wire   [0:0] xor_ln161_fu_877_p2;
wire   [4:0] select_ln161_fu_831_p3;
wire   [0:0] and_ln161_fu_889_p2;
wire   [0:0] or_ln162_fu_901_p2;
wire   [4:0] j_outer2_fu_895_p2;
wire   [6:0] sub_ln161_fu_871_p2;
wire   [6:0] zext_ln161_2_fu_923_p1;
wire   [6:0] add_ln161_fu_927_p2;
wire   [8:0] add_ln154_fu_941_p2;
wire   [7:0] tmp_21_fu_958_p3;
wire   [8:0] zext_ln162_2_fu_965_p1;
wire   [8:0] zext_ln162_fu_955_p1;
wire   [8:0] add_ln162_fu_969_p2;
wire   [6:0] zext_ln162_1_fu_983_p1;
wire   [6:0] add_ln164_fu_986_p2;
wire    ap_CS_fsm_state20;
reg   [9:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage4_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

Bert_layer_fadd_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
Bert_layer_fadd_3bkb_U284(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_655_p0),
    .din1(grp_fu_655_p1),
    .ce(1'b1),
    .dout(grp_fu_655_p2)
);

Bert_layer_fadd_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
Bert_layer_fadd_3bkb_U285(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_661_p0),
    .din1(grp_fu_661_p1),
    .ce(1'b1),
    .dout(grp_fu_661_p2)
);

Bert_layer_fadd_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
Bert_layer_fadd_3bkb_U286(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_667_p0),
    .din1(grp_fu_667_p1),
    .ce(1'b1),
    .dout(grp_fu_667_p2)
);

Bert_layer_fmul_3cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
Bert_layer_fmul_3cud_U287(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_699_p0),
    .din1(grp_fu_699_p1),
    .ce(1'b1),
    .dout(grp_fu_699_p2)
);

Bert_layer_fmul_3cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
Bert_layer_fmul_3cud_U288(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_704_p0),
    .din1(grp_fu_704_p1),
    .ce(1'b1),
    .dout(grp_fu_704_p2)
);

Bert_layer_fmul_3cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
Bert_layer_fmul_3cud_U289(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_709_p0),
    .din1(grp_fu_709_p1),
    .ce(1'b1),
    .dout(grp_fu_709_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state4) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln148_fu_714_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((icmp_ln148_fu_714_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln148_fu_714_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_outer1_0_reg_611 <= 2'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln153_reg_1032 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_outer1_0_reg_611 <= select_ln161_1_reg_1041;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln148_fu_714_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten45_reg_600 <= 10'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln153_reg_1032 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten45_reg_600 <= add_ln153_reg_1036;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln148_fu_714_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten_reg_622 <= 9'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln153_reg_1032 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_622 <= select_ln154_reg_1084;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln148_fu_714_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        j_outer2_0_reg_633 <= 5'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln153_reg_1032 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_outer2_0_reg_633 <= select_ln162_1_reg_1057;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln148_fu_714_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        k2_0_reg_644 <= 4'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln153_reg_1032 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k2_0_reg_644 <= k2_reg_1212;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln149_fu_752_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        v57_0_reg_578 <= v57_reg_1007;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        v57_0_reg_578 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln148_fu_714_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        v58_0_reg_589 <= 7'd0;
    end else if (((icmp_ln149_fu_752_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        v58_0_reg_589 <= v58_fu_758_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln153_reg_1036 <= add_ln153_fu_813_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln153_reg_1032 <= icmp_ln153_fu_807_p2;
        icmp_ln153_reg_1032_pp0_iter1_reg <= icmp_ln153_reg_1032;
        icmp_ln153_reg_1032_pp0_iter2_reg <= icmp_ln153_reg_1032_pp0_iter1_reg;
        v56_2_1_addr_1_reg_1247_pp0_iter2_reg <= v56_2_1_addr_1_reg_1247;
        v56_2_2_addr_1_reg_1252_pp0_iter2_reg <= v56_2_2_addr_1_reg_1252;
        v56_2_3_addr_1_reg_1257_pp0_iter2_reg <= v56_2_3_addr_1_reg_1257;
        v56_3_0_addr_1_reg_1262_pp0_iter2_reg <= v56_3_0_addr_1_reg_1262;
        v56_3_1_addr_1_reg_1267_pp0_iter2_reg <= v56_3_1_addr_1_reg_1267;
        v56_3_2_addr_1_reg_1272_pp0_iter2_reg <= v56_3_2_addr_1_reg_1272;
        v56_3_3_addr_1_reg_1277_pp0_iter2_reg <= v56_3_3_addr_1_reg_1277;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln153_reg_1032 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        k2_reg_1212 <= k2_fu_998_p2;
        v68_0_1_reg_1202 <= grp_fu_704_p2;
        v68_0_2_reg_1207 <= grp_fu_709_p2;
        v_reg_1197 <= grp_fu_699_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln153_fu_807_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln154_reg_1084 <= select_ln154_fu_947_p3;
        select_ln161_1_reg_1041 <= select_ln161_1_fu_839_p3;
        select_ln162_1_reg_1057 <= select_ln162_1_fu_915_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln153_fu_807_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln162_reg_1051 <= select_ln162_fu_907_p3;
        zext_ln161_reg_1046[5 : 4] <= zext_ln161_fu_855_p1[5 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln148_fu_714_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        trunc_ln150_reg_1012 <= trunc_ln150_fu_726_p1;
        zext_ln149_reg_1016[5 : 4] <= zext_ln149_fu_748_p1[5 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln153_reg_1032 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v54_0_load_reg_1109 <= v54_0_q0;
        v54_1_load_reg_1116 <= v54_1_q0;
        v54_2_load_reg_1123 <= v54_2_q0;
        v54_3_load_reg_1130 <= v54_3_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln153_reg_1032 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v55_0_load_reg_1137 <= v55_0_q0;
        v55_1_load_reg_1144 <= v55_1_q0;
        v55_2_load_reg_1151 <= v55_2_q0;
        v55_3_load_reg_1158 <= v55_3_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln153_reg_1032 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        v56_0_0_addr_1_reg_1182 <= zext_ln164_fu_991_p1;
        v56_0_1_addr_1_reg_1187 <= zext_ln164_fu_991_p1;
        v56_0_2_addr_1_reg_1192 <= zext_ln164_fu_991_p1;
        zext_ln164_reg_1165[6 : 0] <= zext_ln164_fu_991_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln153_reg_1032 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v56_0_3_addr_1_reg_1217 <= zext_ln164_reg_1165;
        v56_1_0_addr_1_reg_1222 <= zext_ln164_reg_1165;
        v56_1_1_addr_1_reg_1227 <= zext_ln164_reg_1165;
        v56_1_2_addr_1_reg_1232 <= zext_ln164_reg_1165;
        v56_1_3_addr_1_reg_1237 <= zext_ln164_reg_1165;
        v56_2_0_addr_1_reg_1242 <= zext_ln164_reg_1165;
        v56_2_1_addr_1_reg_1247 <= zext_ln164_reg_1165;
        v56_2_2_addr_1_reg_1252 <= zext_ln164_reg_1165;
        v56_2_3_addr_1_reg_1257 <= zext_ln164_reg_1165;
        v56_3_0_addr_1_reg_1262 <= zext_ln164_reg_1165;
        v56_3_1_addr_1_reg_1267 <= zext_ln164_reg_1165;
        v56_3_2_addr_1_reg_1272 <= zext_ln164_reg_1165;
        v56_3_3_addr_1_reg_1277 <= zext_ln164_reg_1165;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        v57_reg_1007 <= v57_fu_720_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln153_reg_1032 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v68_0_3_reg_1297 <= grp_fu_699_p2;
        v68_1_1_reg_1307 <= grp_fu_709_p2;
        v68_1_reg_1302 <= grp_fu_704_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln153_reg_1032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v68_1_2_reg_1327 <= grp_fu_699_p2;
        v68_1_3_reg_1332 <= grp_fu_704_p2;
        v68_2_reg_1337 <= grp_fu_709_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln153_reg_1032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v68_2_1_reg_1357 <= grp_fu_699_p2;
        v68_2_2_reg_1362 <= grp_fu_704_p2;
        v68_2_3_reg_1367 <= grp_fu_709_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln153_reg_1032_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        v68_3_1_reg_1392 <= grp_fu_704_p2;
        v68_3_2_reg_1397 <= grp_fu_709_p2;
        v68_3_reg_1387 <= grp_fu_699_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln153_reg_1032_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        v68_3_3_reg_1417 <= grp_fu_699_p2;
    end
end

always @ (*) begin
    if ((icmp_ln153_fu_807_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln153_reg_1032 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i_outer1_0_phi_fu_615_p4 = select_ln161_1_reg_1041;
    end else begin
        ap_phi_mux_i_outer1_0_phi_fu_615_p4 = i_outer1_0_reg_611;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln153_reg_1032 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten45_phi_fu_604_p4 = add_ln153_reg_1036;
    end else begin
        ap_phi_mux_indvar_flatten45_phi_fu_604_p4 = indvar_flatten45_reg_600;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln153_reg_1032 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_626_p4 = select_ln154_reg_1084;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_626_p4 = indvar_flatten_reg_622;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln153_reg_1032 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_j_outer2_0_phi_fu_637_p4 = select_ln162_1_reg_1057;
    end else begin
        ap_phi_mux_j_outer2_0_phi_fu_637_p4 = j_outer2_0_reg_633;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln153_reg_1032 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_k2_0_phi_fu_648_p4 = k2_reg_1212;
    end else begin
        ap_phi_mux_k2_0_phi_fu_648_p4 = k2_0_reg_644;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_655_p0 = v56_3_3_q0;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_655_p0 = v56_3_0_q0;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_655_p0 = v56_2_1_q0;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_655_p0 = v56_1_2_q0;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_655_p0 = v56_0_3_q0;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_655_p0 = v56_0_0_q0;
        end else begin
            grp_fu_655_p0 = 'bx;
        end
    end else begin
        grp_fu_655_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_655_p1 = v68_3_3_reg_1417;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_655_p1 = v68_3_reg_1387;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_655_p1 = v68_2_1_reg_1357;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_655_p1 = v68_1_2_reg_1327;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_655_p1 = v68_0_3_reg_1297;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_655_p1 = v_reg_1197;
        end else begin
            grp_fu_655_p1 = 'bx;
        end
    end else begin
        grp_fu_655_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_661_p0 = v56_3_1_q0;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_661_p0 = v56_2_2_q0;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_661_p0 = v56_1_3_q0;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_661_p0 = v56_1_0_q0;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_661_p0 = v56_0_1_q0;
        end else begin
            grp_fu_661_p0 = 'bx;
        end
    end else begin
        grp_fu_661_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_661_p1 = v68_3_1_reg_1392;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_661_p1 = v68_2_2_reg_1362;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_661_p1 = v68_1_3_reg_1332;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_661_p1 = v68_1_reg_1302;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_661_p1 = v68_0_1_reg_1202;
        end else begin
            grp_fu_661_p1 = 'bx;
        end
    end else begin
        grp_fu_661_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_667_p0 = v56_3_2_q0;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_667_p0 = v56_2_3_q0;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_667_p0 = v56_2_0_q0;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_667_p0 = v56_1_1_q0;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_667_p0 = v56_0_2_q0;
        end else begin
            grp_fu_667_p0 = 'bx;
        end
    end else begin
        grp_fu_667_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_667_p1 = v68_3_2_reg_1397;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_667_p1 = v68_2_3_reg_1367;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_667_p1 = v68_2_reg_1337;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_667_p1 = v68_1_1_reg_1307;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_667_p1 = v68_0_2_reg_1207;
        end else begin
            grp_fu_667_p1 = 'bx;
        end
    end else begin
        grp_fu_667_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_699_p0 = v54_3_load_reg_1130;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_699_p0 = v54_2_load_reg_1123;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_699_p0 = v54_1_load_reg_1116;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_699_p0 = v54_0_load_reg_1109;
    end else begin
        grp_fu_699_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_699_p1 = v55_0_load_reg_1137;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_699_p1 = v55_1_load_reg_1144;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_699_p1 = v55_2_load_reg_1151;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_699_p1 = v55_3_load_reg_1158;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_699_p1 = v55_0_q0;
    end else begin
        grp_fu_699_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_704_p0 = v54_3_load_reg_1130;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_704_p0 = v54_2_load_reg_1123;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_704_p0 = v54_1_load_reg_1116;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_704_p0 = v54_0_load_reg_1109;
    end else begin
        grp_fu_704_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_704_p1 = v55_1_load_reg_1144;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_704_p1 = v55_2_load_reg_1151;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_704_p1 = v55_3_load_reg_1158;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_704_p1 = v55_0_load_reg_1137;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_704_p1 = v55_1_q0;
    end else begin
        grp_fu_704_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_709_p0 = v54_3_load_reg_1130;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_709_p0 = v54_2_load_reg_1123;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_709_p0 = v54_1_load_reg_1116;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_709_p0 = v54_0_load_reg_1109;
    end else begin
        grp_fu_709_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_709_p1 = v55_2_load_reg_1151;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_709_p1 = v55_3_load_reg_1158;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_709_p1 = v55_0_load_reg_1137;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_709_p1 = v55_1_load_reg_1144;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_709_p1 = v55_2_q0;
    end else begin
        grp_fu_709_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v54_0_ce0 = 1'b1;
    end else begin
        v54_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v54_1_ce0 = 1'b1;
    end else begin
        v54_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v54_2_ce0 = 1'b1;
    end else begin
        v54_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v54_3_ce0 = 1'b1;
    end else begin
        v54_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        v55_0_ce0 = 1'b1;
    end else begin
        v55_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        v55_1_ce0 = 1'b1;
    end else begin
        v55_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        v55_2_ce0 = 1'b1;
    end else begin
        v55_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        v55_3_ce0 = 1'b1;
    end else begin
        v55_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        v56_0_0_address0 = v56_0_0_addr_1_reg_1182;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        v56_0_0_address0 = zext_ln164_fu_991_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v56_0_0_address0 = zext_ln150_1_fu_787_p1;
    end else begin
        v56_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        v56_0_0_ce0 = 1'b1;
    end else begin
        v56_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        v56_0_0_d0 = grp_fu_655_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v56_0_0_d0 = 32'd0;
    end else begin
        v56_0_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln153_reg_1032_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((trunc_ln150_1_fu_764_p1 == 2'd0) & (icmp_ln149_fu_752_p2 == 1'd0) & (trunc_ln150_reg_1012 == 2'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        v56_0_0_we0 = 1'b1;
    end else begin
        v56_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        v56_0_1_address0 = v56_0_1_addr_1_reg_1187;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        v56_0_1_address0 = zext_ln164_fu_991_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v56_0_1_address0 = zext_ln150_1_fu_787_p1;
    end else begin
        v56_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        v56_0_1_ce0 = 1'b1;
    end else begin
        v56_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        v56_0_1_d0 = grp_fu_661_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v56_0_1_d0 = 32'd0;
    end else begin
        v56_0_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln153_reg_1032_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((trunc_ln150_1_fu_764_p1 == 2'd1) & (icmp_ln149_fu_752_p2 == 1'd0) & (trunc_ln150_reg_1012 == 2'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        v56_0_1_we0 = 1'b1;
    end else begin
        v56_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        v56_0_2_address0 = v56_0_2_addr_1_reg_1192;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        v56_0_2_address0 = zext_ln164_fu_991_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v56_0_2_address0 = zext_ln150_1_fu_787_p1;
    end else begin
        v56_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        v56_0_2_ce0 = 1'b1;
    end else begin
        v56_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        v56_0_2_d0 = grp_fu_667_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v56_0_2_d0 = 32'd0;
    end else begin
        v56_0_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln153_reg_1032_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((trunc_ln150_1_fu_764_p1 == 2'd2) & (icmp_ln149_fu_752_p2 == 1'd0) & (trunc_ln150_reg_1012 == 2'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        v56_0_2_we0 = 1'b1;
    end else begin
        v56_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        v56_0_3_address0 = v56_0_3_addr_1_reg_1217;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v56_0_3_address0 = zext_ln164_reg_1165;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v56_0_3_address0 = zext_ln150_1_fu_787_p1;
    end else begin
        v56_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v56_0_3_ce0 = 1'b1;
    end else begin
        v56_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        v56_0_3_d0 = grp_fu_655_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v56_0_3_d0 = 32'd0;
    end else begin
        v56_0_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln153_reg_1032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln150_1_fu_764_p1 == 2'd3) & (icmp_ln149_fu_752_p2 == 1'd0) & (trunc_ln150_reg_1012 == 2'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        v56_0_3_we0 = 1'b1;
    end else begin
        v56_0_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        v56_1_0_address0 = v56_1_0_addr_1_reg_1222;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v56_1_0_address0 = zext_ln164_reg_1165;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v56_1_0_address0 = zext_ln150_1_fu_787_p1;
    end else begin
        v56_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v56_1_0_ce0 = 1'b1;
    end else begin
        v56_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        v56_1_0_d0 = grp_fu_661_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v56_1_0_d0 = 32'd0;
    end else begin
        v56_1_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln153_reg_1032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln150_1_fu_764_p1 == 2'd0) & (icmp_ln149_fu_752_p2 == 1'd0) & (trunc_ln150_reg_1012 == 2'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        v56_1_0_we0 = 1'b1;
    end else begin
        v56_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        v56_1_1_address0 = v56_1_1_addr_1_reg_1227;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v56_1_1_address0 = zext_ln164_reg_1165;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v56_1_1_address0 = zext_ln150_1_fu_787_p1;
    end else begin
        v56_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v56_1_1_ce0 = 1'b1;
    end else begin
        v56_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        v56_1_1_d0 = grp_fu_667_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v56_1_1_d0 = 32'd0;
    end else begin
        v56_1_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln153_reg_1032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((trunc_ln150_1_fu_764_p1 == 2'd1) & (icmp_ln149_fu_752_p2 == 1'd0) & (trunc_ln150_reg_1012 == 2'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        v56_1_1_we0 = 1'b1;
    end else begin
        v56_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v56_1_2_address0 = v56_1_2_addr_1_reg_1232;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v56_1_2_address0 = zext_ln150_1_fu_787_p1;
    end else begin
        v56_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v56_1_2_ce0 = 1'b1;
    end else begin
        v56_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v56_1_2_d0 = grp_fu_655_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v56_1_2_d0 = 32'd0;
    end else begin
        v56_1_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln153_reg_1032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln150_1_fu_764_p1 == 2'd2) & (icmp_ln149_fu_752_p2 == 1'd0) & (trunc_ln150_reg_1012 == 2'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        v56_1_2_we0 = 1'b1;
    end else begin
        v56_1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v56_1_3_address0 = v56_1_3_addr_1_reg_1237;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v56_1_3_address0 = zext_ln150_1_fu_787_p1;
    end else begin
        v56_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v56_1_3_ce0 = 1'b1;
    end else begin
        v56_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v56_1_3_d0 = grp_fu_661_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v56_1_3_d0 = 32'd0;
    end else begin
        v56_1_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln153_reg_1032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln150_1_fu_764_p1 == 2'd3) & (icmp_ln149_fu_752_p2 == 1'd0) & (trunc_ln150_reg_1012 == 2'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        v56_1_3_we0 = 1'b1;
    end else begin
        v56_1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v56_2_0_address0 = v56_2_0_addr_1_reg_1242;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v56_2_0_address0 = zext_ln150_1_fu_787_p1;
    end else begin
        v56_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v56_2_0_ce0 = 1'b1;
    end else begin
        v56_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v56_2_0_d0 = grp_fu_667_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v56_2_0_d0 = 32'd0;
    end else begin
        v56_2_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln153_reg_1032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln150_1_fu_764_p1 == 2'd0) & (icmp_ln149_fu_752_p2 == 1'd0) & (trunc_ln150_reg_1012 == 2'd2) & (1'b1 == ap_CS_fsm_state3)))) begin
        v56_2_0_we0 = 1'b1;
    end else begin
        v56_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v56_2_1_address0 = v56_2_1_addr_1_reg_1247_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v56_2_1_address0 = v56_2_1_addr_1_reg_1247;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v56_2_1_address0 = zext_ln150_1_fu_787_p1;
    end else begin
        v56_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        v56_2_1_ce0 = 1'b1;
    end else begin
        v56_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v56_2_1_d0 = grp_fu_655_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v56_2_1_d0 = 32'd0;
    end else begin
        v56_2_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln153_reg_1032_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln150_1_fu_764_p1 == 2'd1) & (icmp_ln149_fu_752_p2 == 1'd0) & (trunc_ln150_reg_1012 == 2'd2) & (1'b1 == ap_CS_fsm_state3)))) begin
        v56_2_1_we0 = 1'b1;
    end else begin
        v56_2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v56_2_2_address0 = v56_2_2_addr_1_reg_1252_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v56_2_2_address0 = v56_2_2_addr_1_reg_1252;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v56_2_2_address0 = zext_ln150_1_fu_787_p1;
    end else begin
        v56_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        v56_2_2_ce0 = 1'b1;
    end else begin
        v56_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v56_2_2_d0 = grp_fu_661_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v56_2_2_d0 = 32'd0;
    end else begin
        v56_2_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln153_reg_1032_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln150_1_fu_764_p1 == 2'd2) & (icmp_ln149_fu_752_p2 == 1'd0) & (trunc_ln150_reg_1012 == 2'd2) & (1'b1 == ap_CS_fsm_state3)))) begin
        v56_2_2_we0 = 1'b1;
    end else begin
        v56_2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v56_2_3_address0 = v56_2_3_addr_1_reg_1257_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v56_2_3_address0 = v56_2_3_addr_1_reg_1257;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v56_2_3_address0 = zext_ln150_1_fu_787_p1;
    end else begin
        v56_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        v56_2_3_ce0 = 1'b1;
    end else begin
        v56_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v56_2_3_d0 = grp_fu_667_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v56_2_3_d0 = 32'd0;
    end else begin
        v56_2_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln153_reg_1032_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln150_1_fu_764_p1 == 2'd3) & (icmp_ln149_fu_752_p2 == 1'd0) & (trunc_ln150_reg_1012 == 2'd2) & (1'b1 == ap_CS_fsm_state3)))) begin
        v56_2_3_we0 = 1'b1;
    end else begin
        v56_2_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v56_3_0_address0 = v56_3_0_addr_1_reg_1262_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        v56_3_0_address0 = v56_3_0_addr_1_reg_1262;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v56_3_0_address0 = zext_ln150_1_fu_787_p1;
    end else begin
        v56_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        v56_3_0_ce0 = 1'b1;
    end else begin
        v56_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v56_3_0_d0 = grp_fu_655_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v56_3_0_d0 = 32'd0;
    end else begin
        v56_3_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln153_reg_1032_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((trunc_ln150_1_fu_764_p1 == 2'd0) & (icmp_ln149_fu_752_p2 == 1'd0) & (trunc_ln150_reg_1012 == 2'd3) & (1'b1 == ap_CS_fsm_state3)))) begin
        v56_3_0_we0 = 1'b1;
    end else begin
        v56_3_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v56_3_1_address0 = v56_3_1_addr_1_reg_1267_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        v56_3_1_address0 = v56_3_1_addr_1_reg_1267;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v56_3_1_address0 = zext_ln150_1_fu_787_p1;
    end else begin
        v56_3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        v56_3_1_ce0 = 1'b1;
    end else begin
        v56_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v56_3_1_d0 = grp_fu_661_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v56_3_1_d0 = 32'd0;
    end else begin
        v56_3_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln153_reg_1032_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((trunc_ln150_1_fu_764_p1 == 2'd1) & (icmp_ln149_fu_752_p2 == 1'd0) & (trunc_ln150_reg_1012 == 2'd3) & (1'b1 == ap_CS_fsm_state3)))) begin
        v56_3_1_we0 = 1'b1;
    end else begin
        v56_3_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v56_3_2_address0 = v56_3_2_addr_1_reg_1272_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        v56_3_2_address0 = v56_3_2_addr_1_reg_1272;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v56_3_2_address0 = zext_ln150_1_fu_787_p1;
    end else begin
        v56_3_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        v56_3_2_ce0 = 1'b1;
    end else begin
        v56_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v56_3_2_d0 = grp_fu_667_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v56_3_2_d0 = 32'd0;
    end else begin
        v56_3_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln153_reg_1032_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((trunc_ln150_1_fu_764_p1 == 2'd2) & (icmp_ln149_fu_752_p2 == 1'd0) & (trunc_ln150_reg_1012 == 2'd3) & (1'b1 == ap_CS_fsm_state3)))) begin
        v56_3_2_we0 = 1'b1;
    end else begin
        v56_3_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        v56_3_3_address0 = v56_3_3_addr_1_reg_1277_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        v56_3_3_address0 = v56_3_3_addr_1_reg_1277;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v56_3_3_address0 = zext_ln150_1_fu_787_p1;
    end else begin
        v56_3_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        v56_3_3_ce0 = 1'b1;
    end else begin
        v56_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        v56_3_3_d0 = grp_fu_655_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v56_3_3_d0 = 32'd0;
    end else begin
        v56_3_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln153_reg_1032_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((trunc_ln150_1_fu_764_p1 == 2'd3) & (icmp_ln149_fu_752_p2 == 1'd0) & (trunc_ln150_reg_1012 == 2'd3) & (1'b1 == ap_CS_fsm_state3)))) begin
        v56_3_3_we0 = 1'b1;
    end else begin
        v56_3_3_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln148_fu_714_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln149_fu_752_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln153_fu_807_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln153_fu_807_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((~((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln150_fu_782_p2 = (zext_ln149_reg_1016 + zext_ln150_fu_778_p1);

assign add_ln153_fu_813_p2 = (ap_phi_mux_indvar_flatten45_phi_fu_604_p4 + 10'd1);

assign add_ln154_fu_941_p2 = (ap_phi_mux_indvar_flatten_phi_fu_626_p4 + 9'd1);

assign add_ln161_fu_927_p2 = (sub_ln161_fu_871_p2 + zext_ln161_2_fu_923_p1);

assign add_ln162_fu_969_p2 = (zext_ln162_2_fu_965_p1 + zext_ln162_fu_955_p1);

assign add_ln164_fu_986_p2 = (zext_ln161_reg_1046 + zext_ln162_1_fu_983_p1);

assign and_ln161_fu_889_p2 = (xor_ln161_fu_877_p2 & icmp_ln155_fu_883_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign i_outer1_fu_819_p2 = (ap_phi_mux_i_outer1_0_phi_fu_615_p4 + 2'd1);

assign icmp_ln148_fu_714_p2 = ((v57_0_reg_578 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln149_fu_752_p2 = ((v58_0_reg_589 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln153_fu_807_p2 = ((ap_phi_mux_indvar_flatten45_phi_fu_604_p4 == 10'd576) ? 1'b1 : 1'b0);

assign icmp_ln154_fu_825_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_626_p4 == 9'd192) ? 1'b1 : 1'b0);

assign icmp_ln155_fu_883_p2 = ((ap_phi_mux_k2_0_phi_fu_648_p4 == 4'd12) ? 1'b1 : 1'b0);

assign j_outer2_fu_895_p2 = (select_ln161_fu_831_p3 + 5'd1);

assign k2_fu_998_p2 = (select_ln162_reg_1051 + 4'd1);

assign lshr_ln_fu_730_p4 = {{v57_0_reg_578[3:2]}};

assign or_ln162_fu_901_p2 = (icmp_ln154_fu_825_p2 | and_ln161_fu_889_p2);

assign select_ln154_fu_947_p3 = ((icmp_ln154_fu_825_p2[0:0] === 1'b1) ? 9'd1 : add_ln154_fu_941_p2);

assign select_ln161_1_fu_839_p3 = ((icmp_ln154_fu_825_p2[0:0] === 1'b1) ? i_outer1_fu_819_p2 : ap_phi_mux_i_outer1_0_phi_fu_615_p4);

assign select_ln161_fu_831_p3 = ((icmp_ln154_fu_825_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_j_outer2_0_phi_fu_637_p4);

assign select_ln162_1_fu_915_p3 = ((and_ln161_fu_889_p2[0:0] === 1'b1) ? j_outer2_fu_895_p2 : select_ln161_fu_831_p3);

assign select_ln162_fu_907_p3 = ((or_ln162_fu_901_p2[0:0] === 1'b1) ? 4'd0 : ap_phi_mux_k2_0_phi_fu_648_p4);

assign sext_ln161_fu_933_p1 = $signed(add_ln161_fu_927_p2);

assign sub_ln161_fu_871_p2 = (zext_ln161_fu_855_p1 - zext_ln161_1_fu_867_p1);

assign tmp_19_fu_847_p3 = {{select_ln161_1_fu_839_p3}, {4'd0}};

assign tmp_20_fu_859_p3 = {{select_ln161_1_fu_839_p3}, {2'd0}};

assign tmp_21_fu_958_p3 = {{select_ln162_reg_1051}, {4'd0}};

assign tmp_38_fu_768_p4 = {{v58_0_reg_589[6:2]}};

assign tmp_fu_740_p3 = {{lshr_ln_fu_730_p4}, {4'd0}};

assign trunc_ln150_1_fu_764_p1 = v58_0_reg_589[1:0];

assign trunc_ln150_fu_726_p1 = v57_0_reg_578[1:0];

assign v54_0_address0 = sext_ln161_fu_933_p1;

assign v54_1_address0 = sext_ln161_fu_933_p1;

assign v54_2_address0 = sext_ln161_fu_933_p1;

assign v54_3_address0 = sext_ln161_fu_933_p1;

assign v55_0_address0 = zext_ln162_3_fu_975_p1;

assign v55_1_address0 = zext_ln162_3_fu_975_p1;

assign v55_2_address0 = zext_ln162_3_fu_975_p1;

assign v55_3_address0 = zext_ln162_3_fu_975_p1;

assign v57_fu_720_p2 = (v57_0_reg_578 + 4'd1);

assign v58_fu_758_p2 = (v58_0_reg_589 + 7'd1);

assign xor_ln161_fu_877_p2 = (icmp_ln154_fu_825_p2 ^ 1'd1);

assign zext_ln149_fu_748_p1 = tmp_fu_740_p3;

assign zext_ln150_1_fu_787_p1 = add_ln150_fu_782_p2;

assign zext_ln150_fu_778_p1 = tmp_38_fu_768_p4;

assign zext_ln161_1_fu_867_p1 = tmp_20_fu_859_p3;

assign zext_ln161_2_fu_923_p1 = select_ln162_fu_907_p3;

assign zext_ln161_fu_855_p1 = tmp_19_fu_847_p3;

assign zext_ln162_1_fu_983_p1 = select_ln162_1_reg_1057;

assign zext_ln162_2_fu_965_p1 = tmp_21_fu_958_p3;

assign zext_ln162_3_fu_975_p1 = add_ln162_fu_969_p2;

assign zext_ln162_fu_955_p1 = select_ln162_1_reg_1057;

assign zext_ln164_fu_991_p1 = add_ln164_fu_986_p2;

always @ (posedge ap_clk) begin
    zext_ln149_reg_1016[3:0] <= 4'b0000;
    zext_ln149_reg_1016[6] <= 1'b0;
    zext_ln161_reg_1046[3:0] <= 4'b0000;
    zext_ln161_reg_1046[6] <= 1'b0;
    zext_ln164_reg_1165[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
end

endmodule //Context_layer
