\relax 
\providecommand\hyper@newdestlabel[2]{}
\providecommand\HyperFirstAtBeginDocument{\AtBeginDocument}
\HyperFirstAtBeginDocument{\ifx\hyper@anchor\@undefined
\global\let\oldcontentsline\contentsline
\gdef\contentsline#1#2#3#4{\oldcontentsline{#1}{#2}{#3}}
\global\let\oldnewlabel\newlabel
\gdef\newlabel#1#2{\newlabelxx{#1}#2}
\gdef\newlabelxx#1#2#3#4#5#6{\oldnewlabel{#1}{{#2}{#3}}}
\AtEndDocument{\ifx\hyper@anchor\@undefined
\let\contentsline\oldcontentsline
\let\newlabel\oldnewlabel
\fi}
\fi}
\global\let\hyper@last\relax 
\gdef\HyperFirstAtBeginDocument#1{#1}
\providecommand*\HyPL@Entry[1]{}
\HyPL@Entry{0<</S/a>>}
\select@language{english}
\@writefile{toc}{\select@language{english}}
\@writefile{lof}{\select@language{english}}
\@writefile{lot}{\select@language{english}}
\HyPL@Entry{2<</S/r>>}
\HyPL@Entry{6<</S/D>>}
\newlabel{gpu/index::doc}{{}{1}{}{section*.2}{}}
\@writefile{toc}{\contentsline {chapter}{\numberline {1}Introduction}{1}{chapter.1}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{loliteral-block}{\addvspace {10\p@ }}
\newlabel{gpu/introduction:introduction}{{1}{1}{Introduction}{chapter.1}{}}
\newlabel{gpu/introduction::doc}{{1}{1}{Introduction}{chapter.1}{}}
\newlabel{gpu/introduction:linux-gpu-driver-developer-s-guide}{{1}{1}{Introduction}{chapter.1}{}}
\@writefile{toc}{\contentsline {section}{\numberline {1.1}Style Guidelines}{1}{section.1.1}}
\newlabel{gpu/introduction:style-guidelines}{{1.1}{1}{Style Guidelines}{section.1.1}{}}
\@writefile{toc}{\contentsline {section}{\numberline {1.2}Getting Started}{1}{section.1.2}}
\newlabel{gpu/introduction:getting-started}{{1.2}{1}{Getting Started}{section.1.2}{}}
\@writefile{toc}{\contentsline {section}{\numberline {1.3}Contribution Process}{2}{section.1.3}}
\newlabel{gpu/introduction:contribution-process}{{1.3}{2}{Contribution Process}{section.1.3}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.3.1}Feature Merge Deadlines}{2}{subsection.1.3.1}}
\newlabel{gpu/introduction:feature-merge-deadlines}{{1.3.1}{2}{Feature Merge Deadlines}{subsection.1.3.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.3.2}Code of Conduct}{2}{subsection.1.3.2}}
\newlabel{gpu/introduction:code-of-conduct}{{1.3.2}{2}{Code of Conduct}{subsection.1.3.2}{}}
\@writefile{toc}{\contentsline {chapter}{\numberline {2}DRM Internals}{3}{chapter.2}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{loliteral-block}{\addvspace {10\p@ }}
\newlabel{gpu/drm-internals::doc}{{2}{3}{DRM Internals}{chapter.2}{}}
\newlabel{gpu/drm-internals:drm-internals}{{2}{3}{DRM Internals}{chapter.2}{}}
\@writefile{toc}{\contentsline {section}{\numberline {2.1}Driver Initialization}{3}{section.2.1}}
\newlabel{gpu/drm-internals:driver-initialization}{{2.1}{3}{Driver Initialization}{section.2.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.1}Driver Information}{3}{subsection.2.1.1}}
\newlabel{gpu/drm-internals:driver-information}{{2.1.1}{3}{Driver Information}{subsection.2.1.1}{}}
\@writefile{toc}{\contentsline {subsubsection}{Driver Features}{3}{subsubsection*.3}}
\newlabel{gpu/drm-internals:driver-features}{{2.1.1}{3}{Driver Features}{subsubsection*.3}{}}
\@writefile{toc}{\contentsline {subsubsection}{Major, Minor and Patchlevel}{4}{subsubsection*.4}}
\newlabel{gpu/drm-internals:major-minor-and-patchlevel}{{2.1.1}{4}{Major, Minor and Patchlevel}{subsubsection*.4}{}}
\@writefile{toc}{\contentsline {subsubsection}{Name, Description and Date}{4}{subsubsection*.5}}
\newlabel{gpu/drm-internals:name-description-and-date}{{2.1.1}{4}{Name, Description and Date}{subsubsection*.5}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.2}Device Instance and Driver Handling}{4}{subsection.2.1.2}}
\newlabel{gpu/drm-internals:device-instance-and-driver-handling}{{2.1.2}{4}{Device Instance and Driver Handling}{subsection.2.1.2}{}}
\newlabel{gpu/drm-internals:c.drm_driver}{{2.1.2}{5}{Device Instance and Driver Handling}{section*.6}{}}
\newlabel{gpu/drm-internals:c.drm_dev_is_unplugged}{{2.1.2}{10}{Device Instance and Driver Handling}{section*.7}{}}
\newlabel{gpu/drm-internals:c.drm_put_dev}{{2.1.2}{10}{Device Instance and Driver Handling}{section*.8}{}}
\newlabel{gpu/drm-internals:c.drm_dev_unplug}{{2.1.2}{10}{Device Instance and Driver Handling}{section*.9}{}}
\newlabel{gpu/drm-internals:c.drm_dev_init}{{2.1.2}{10}{Device Instance and Driver Handling}{section*.10}{}}
\newlabel{gpu/drm-internals:c.drm_dev_fini}{{2.1.2}{11}{Device Instance and Driver Handling}{section*.11}{}}
\newlabel{gpu/drm-internals:c.drm_dev_alloc}{{2.1.2}{11}{Device Instance and Driver Handling}{section*.12}{}}
\newlabel{gpu/drm-internals:c.drm_dev_get}{{2.1.2}{11}{Device Instance and Driver Handling}{section*.13}{}}
\newlabel{gpu/drm-internals:c.drm_dev_put}{{2.1.2}{12}{Device Instance and Driver Handling}{section*.14}{}}
\newlabel{gpu/drm-internals:c.drm_dev_unref}{{2.1.2}{12}{Device Instance and Driver Handling}{section*.15}{}}
\newlabel{gpu/drm-internals:c.drm_dev_register}{{2.1.2}{12}{Device Instance and Driver Handling}{section*.16}{}}
\newlabel{gpu/drm-internals:c.drm_dev_unregister}{{2.1.2}{12}{Device Instance and Driver Handling}{section*.17}{}}
\newlabel{gpu/drm-internals:c.drm_dev_set_unique}{{2.1.2}{12}{Device Instance and Driver Handling}{section*.18}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.3}Driver Load}{13}{subsection.2.1.3}}
\newlabel{gpu/drm-internals:driver-load}{{2.1.3}{13}{Driver Load}{subsection.2.1.3}{}}
\@writefile{toc}{\contentsline {subsubsection}{IRQ Helper Library}{13}{subsubsection*.19}}
\newlabel{gpu/drm-internals:irq-helper-library}{{2.1.3}{13}{IRQ Helper Library}{subsubsection*.19}{}}
\newlabel{gpu/drm-internals:c.drm_irq_install}{{2.1.3}{13}{IRQ Helper Library}{section*.20}{}}
\newlabel{gpu/drm-internals:c.drm_irq_uninstall}{{2.1.3}{13}{IRQ Helper Library}{section*.21}{}}
\@writefile{toc}{\contentsline {subsubsection}{Memory Manager Initialization}{14}{subsubsection*.22}}
\newlabel{gpu/drm-internals:memory-manager-initialization}{{2.1.3}{14}{Memory Manager Initialization}{subsubsection*.22}{}}
\@writefile{toc}{\contentsline {subsubsection}{Miscellaneous Device Configuration}{14}{subsubsection*.23}}
\newlabel{gpu/drm-internals:miscellaneous-device-configuration}{{2.1.3}{14}{Miscellaneous Device Configuration}{subsubsection*.23}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.4}Bus-specific Device Registration and PCI Support}{14}{subsection.2.1.4}}
\newlabel{gpu/drm-internals:bus-specific-device-registration-and-pci-support}{{2.1.4}{14}{Bus-specific Device Registration and PCI Support}{subsection.2.1.4}{}}
\newlabel{gpu/drm-internals:c.drm_pci_alloc}{{2.1.4}{14}{Bus-specific Device Registration and PCI Support}{section*.24}{}}
\newlabel{gpu/drm-internals:c.drm_pci_free}{{2.1.4}{14}{Bus-specific Device Registration and PCI Support}{section*.25}{}}
\newlabel{gpu/drm-internals:c.drm_get_pci_dev}{{2.1.4}{14}{Bus-specific Device Registration and PCI Support}{section*.26}{}}
\newlabel{gpu/drm-internals:c.drm_legacy_pci_init}{{2.1.4}{15}{Bus-specific Device Registration and PCI Support}{section*.27}{}}
\newlabel{gpu/drm-internals:c.drm_legacy_pci_exit}{{2.1.4}{15}{Bus-specific Device Registration and PCI Support}{section*.28}{}}
\@writefile{toc}{\contentsline {section}{\numberline {2.2}Open/Close, File Operations and IOCTLs}{15}{section.2.2}}
\newlabel{gpu/drm-internals:open-close-file-operations-and-ioctls}{{2.2}{15}{Open/Close, File Operations and IOCTLs}{section.2.2}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.1}File Operations}{15}{subsection.2.2.1}}
\newlabel{gpu/drm-internals:file-operations}{{2.2.1}{15}{File Operations}{subsection.2.2.1}{}}
\newlabel{gpu/drm-internals:drm-driver-fops}{{2.2.1}{15}{File Operations}{subsection.2.2.1}{}}
\newlabel{gpu/drm-internals:c.drm_minor}{{2.2.1}{16}{File Operations}{section*.29}{}}
\newlabel{gpu/drm-internals:c.drm_pending_event}{{2.2.1}{16}{File Operations}{section*.30}{}}
\newlabel{gpu/drm-internals:c.drm_file}{{2.2.1}{17}{File Operations}{section*.31}{}}
\newlabel{gpu/drm-internals:c.drm_is_primary_client}{{2.2.1}{18}{File Operations}{section*.32}{}}
\newlabel{gpu/drm-internals:c.drm_is_render_client}{{2.2.1}{19}{File Operations}{section*.33}{}}
\newlabel{gpu/drm-internals:c.drm_is_control_client}{{2.2.1}{19}{File Operations}{section*.34}{}}
\newlabel{gpu/drm-internals:c.drm_open}{{2.2.1}{19}{File Operations}{section*.35}{}}
\newlabel{gpu/drm-internals:c.drm_release}{{2.2.1}{19}{File Operations}{section*.36}{}}
\newlabel{gpu/drm-internals:c.drm_read}{{2.2.1}{20}{File Operations}{section*.37}{}}
\newlabel{gpu/drm-internals:c.drm_poll}{{2.2.1}{20}{File Operations}{section*.38}{}}
\newlabel{gpu/drm-internals:c.drm_event_reserve_init_locked}{{2.2.1}{20}{File Operations}{section*.39}{}}
\newlabel{gpu/drm-internals:c.drm_event_reserve_init}{{2.2.1}{21}{File Operations}{section*.40}{}}
\newlabel{gpu/drm-internals:c.drm_event_cancel_free}{{2.2.1}{21}{File Operations}{section*.41}{}}
\newlabel{gpu/drm-internals:c.drm_send_event_locked}{{2.2.1}{21}{File Operations}{section*.42}{}}
\newlabel{gpu/drm-internals:c.drm_send_event}{{2.2.1}{22}{File Operations}{section*.43}{}}
\@writefile{toc}{\contentsline {section}{\numberline {2.3}Misc Utilities}{22}{section.2.3}}
\newlabel{gpu/drm-internals:misc-utilities}{{2.3}{22}{Misc Utilities}{section.2.3}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.1}Printer}{22}{subsection.2.3.1}}
\newlabel{gpu/drm-internals:printer}{{2.3.1}{22}{Printer}{subsection.2.3.1}{}}
\newlabel{gpu/drm-internals:c.drm_printer}{{2.3.1}{22}{Printer}{section*.44}{}}
\newlabel{gpu/drm-internals:c.drm_vprintf}{{2.3.1}{23}{Printer}{section*.45}{}}
\newlabel{gpu/drm-internals:c.drm_printf_indent}{{2.3.1}{23}{Printer}{section*.46}{}}
\newlabel{gpu/drm-internals:c.drm_seq_file_printer}{{2.3.1}{23}{Printer}{section*.47}{}}
\newlabel{gpu/drm-internals:c.drm_info_printer}{{2.3.1}{23}{Printer}{section*.48}{}}
\newlabel{gpu/drm-internals:c.drm_debug_printer}{{2.3.1}{23}{Printer}{section*.49}{}}
\newlabel{gpu/drm-internals:c.DRM_DEV_ERROR}{{2.3.1}{23}{Printer}{section*.50}{}}
\newlabel{gpu/drm-internals:c.DRM_DEV_ERROR_RATELIMITED}{{2.3.1}{24}{Printer}{section*.51}{}}
\newlabel{gpu/drm-internals:c.DRM_DEV_DEBUG}{{2.3.1}{24}{Printer}{section*.52}{}}
\newlabel{gpu/drm-internals:c.DRM_DEV_DEBUG_RATELIMITED}{{2.3.1}{24}{Printer}{section*.53}{}}
\newlabel{gpu/drm-internals:c.drm_printf}{{2.3.1}{24}{Printer}{section*.54}{}}
\@writefile{toc}{\contentsline {section}{\numberline {2.4}Legacy Support Code}{24}{section.2.4}}
\newlabel{gpu/drm-internals:legacy-support-code}{{2.4}{24}{Legacy Support Code}{section.2.4}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.4.1}Legacy Suspend/Resume}{24}{subsection.2.4.1}}
\newlabel{gpu/drm-internals:legacy-suspend-resume}{{2.4.1}{24}{Legacy Suspend/Resume}{subsection.2.4.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.4.2}Legacy DMA Services}{24}{subsection.2.4.2}}
\newlabel{gpu/drm-internals:legacy-dma-services}{{2.4.2}{24}{Legacy DMA Services}{subsection.2.4.2}{}}
\@writefile{toc}{\contentsline {chapter}{\numberline {3}DRM Memory Management}{25}{chapter.3}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{loliteral-block}{\addvspace {10\p@ }}
\newlabel{gpu/drm-mm::doc}{{3}{25}{DRM Memory Management}{chapter.3}{}}
\newlabel{gpu/drm-mm:drm-memory-management}{{3}{25}{DRM Memory Management}{chapter.3}{}}
\@writefile{toc}{\contentsline {section}{\numberline {3.1}The Translation Table Manager (TTM)}{25}{section.3.1}}
\newlabel{gpu/drm-mm:the-translation-table-manager-ttm}{{3.1}{25}{The Translation Table Manager (TTM)}{section.3.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.1.1}TTM initialization}{25}{subsection.3.1.1}}
\newlabel{gpu/drm-mm:ttm-initialization}{{3.1.1}{25}{TTM initialization}{subsection.3.1.1}{}}
\newlabel{gpu/drm-mm:c.drm_global_item_ref}{{3.1.1}{26}{TTM initialization}{section*.55}{}}
\newlabel{gpu/drm-mm:c.drm_global_item_unref}{{3.1.1}{26}{TTM initialization}{section*.56}{}}
\@writefile{toc}{\contentsline {section}{\numberline {3.2}The Graphics Execution Manager (GEM)}{26}{section.3.2}}
\newlabel{gpu/drm-mm:the-graphics-execution-manager-gem}{{3.2}{26}{The Graphics Execution Manager (GEM)}{section.3.2}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.2.1}GEM Initialization}{27}{subsection.3.2.1}}
\newlabel{gpu/drm-mm:gem-initialization}{{3.2.1}{27}{GEM Initialization}{subsection.3.2.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.2.2}GEM Objects Creation}{27}{subsection.3.2.2}}
\newlabel{gpu/drm-mm:gem-objects-creation}{{3.2.2}{27}{GEM Objects Creation}{subsection.3.2.2}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.2.3}GEM Objects Lifetime}{27}{subsection.3.2.3}}
\newlabel{gpu/drm-mm:gem-objects-lifetime}{{3.2.3}{27}{GEM Objects Lifetime}{subsection.3.2.3}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.2.4}GEM Objects Naming}{28}{subsection.3.2.4}}
\newlabel{gpu/drm-mm:gem-objects-naming}{{3.2.4}{28}{GEM Objects Naming}{subsection.3.2.4}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.2.5}GEM Objects Mapping}{28}{subsection.3.2.5}}
\newlabel{gpu/drm-mm:gem-objects-mapping}{{3.2.5}{28}{GEM Objects Mapping}{subsection.3.2.5}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.2.6}Memory Coherency}{29}{subsection.3.2.6}}
\newlabel{gpu/drm-mm:memory-coherency}{{3.2.6}{29}{Memory Coherency}{subsection.3.2.6}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.2.7}Command Execution}{29}{subsection.3.2.7}}
\newlabel{gpu/drm-mm:command-execution}{{3.2.7}{29}{Command Execution}{subsection.3.2.7}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.2.8}GEM Function Reference}{29}{subsection.3.2.8}}
\newlabel{gpu/drm-mm:gem-function-reference}{{3.2.8}{29}{GEM Function Reference}{subsection.3.2.8}{}}
\newlabel{gpu/drm-mm:c.drm_gem_object}{{3.2.8}{29}{GEM Function Reference}{section*.57}{}}
\newlabel{gpu/drm-mm:c.DEFINE_DRM_GEM_FOPS}{{3.2.8}{31}{GEM Function Reference}{section*.58}{}}
\newlabel{gpu/drm-mm:c.drm_gem_object_get}{{3.2.8}{31}{GEM Function Reference}{section*.59}{}}
\newlabel{gpu/drm-mm:c.__drm_gem_object_put}{{3.2.8}{31}{GEM Function Reference}{section*.60}{}}
\newlabel{gpu/drm-mm:c.drm_gem_object_reference}{{3.2.8}{31}{GEM Function Reference}{section*.61}{}}
\newlabel{gpu/drm-mm:c.__drm_gem_object_unreference}{{3.2.8}{31}{GEM Function Reference}{section*.62}{}}
\newlabel{gpu/drm-mm:c.drm_gem_object_unreference_unlocked}{{3.2.8}{32}{GEM Function Reference}{section*.63}{}}
\newlabel{gpu/drm-mm:c.drm_gem_object_unreference}{{3.2.8}{32}{GEM Function Reference}{section*.64}{}}
\newlabel{gpu/drm-mm:c.drm_gem_object_init}{{3.2.8}{32}{GEM Function Reference}{section*.65}{}}
\newlabel{gpu/drm-mm:c.drm_gem_private_object_init}{{3.2.8}{32}{GEM Function Reference}{section*.66}{}}
\newlabel{gpu/drm-mm:c.drm_gem_handle_delete}{{3.2.8}{32}{GEM Function Reference}{section*.67}{}}
\newlabel{gpu/drm-mm:c.drm_gem_dumb_map_offset}{{3.2.8}{32}{GEM Function Reference}{section*.68}{}}
\newlabel{gpu/drm-mm:c.drm_gem_dumb_destroy}{{3.2.8}{33}{GEM Function Reference}{section*.69}{}}
\newlabel{gpu/drm-mm:c.drm_gem_handle_create}{{3.2.8}{33}{GEM Function Reference}{section*.70}{}}
\newlabel{gpu/drm-mm:c.drm_gem_free_mmap_offset}{{3.2.8}{33}{GEM Function Reference}{section*.71}{}}
\newlabel{gpu/drm-mm:c.drm_gem_create_mmap_offset_size}{{3.2.8}{33}{GEM Function Reference}{section*.72}{}}
\newlabel{gpu/drm-mm:c.drm_gem_create_mmap_offset}{{3.2.8}{34}{GEM Function Reference}{section*.73}{}}
\newlabel{gpu/drm-mm:c.drm_gem_get_pages}{{3.2.8}{34}{GEM Function Reference}{section*.74}{}}
\newlabel{gpu/drm-mm:c.drm_gem_put_pages}{{3.2.8}{34}{GEM Function Reference}{section*.75}{}}
\newlabel{gpu/drm-mm:c.drm_gem_object_lookup}{{3.2.8}{34}{GEM Function Reference}{section*.76}{}}
\newlabel{gpu/drm-mm:c.drm_gem_object_release}{{3.2.8}{35}{GEM Function Reference}{section*.77}{}}
\newlabel{gpu/drm-mm:c.drm_gem_object_free}{{3.2.8}{35}{GEM Function Reference}{section*.78}{}}
\newlabel{gpu/drm-mm:c.drm_gem_object_put_unlocked}{{3.2.8}{35}{GEM Function Reference}{section*.79}{}}
\newlabel{gpu/drm-mm:c.drm_gem_object_put}{{3.2.8}{35}{GEM Function Reference}{section*.80}{}}
\newlabel{gpu/drm-mm:c.drm_gem_vm_open}{{3.2.8}{35}{GEM Function Reference}{section*.81}{}}
\newlabel{gpu/drm-mm:c.drm_gem_vm_close}{{3.2.8}{36}{GEM Function Reference}{section*.82}{}}
\newlabel{gpu/drm-mm:c.drm_gem_mmap_obj}{{3.2.8}{36}{GEM Function Reference}{section*.83}{}}
\newlabel{gpu/drm-mm:c.drm_gem_mmap}{{3.2.8}{36}{GEM Function Reference}{section*.84}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.2.9}GEM CMA Helper Functions Reference}{37}{subsection.3.2.9}}
\newlabel{gpu/drm-mm:gem-cma-helper-functions-reference}{{3.2.9}{37}{GEM CMA Helper Functions Reference}{subsection.3.2.9}{}}
\newlabel{gpu/drm-mm:c.drm_gem_cma_object}{{3.2.9}{37}{GEM CMA Helper Functions Reference}{section*.85}{}}
\newlabel{gpu/drm-mm:c.DEFINE_DRM_GEM_CMA_FOPS}{{3.2.9}{37}{GEM CMA Helper Functions Reference}{section*.86}{}}
\newlabel{gpu/drm-mm:c.drm_gem_cma_create}{{3.2.9}{37}{GEM CMA Helper Functions Reference}{section*.87}{}}
\newlabel{gpu/drm-mm:c.drm_gem_cma_free_object}{{3.2.9}{37}{GEM CMA Helper Functions Reference}{section*.88}{}}
\newlabel{gpu/drm-mm:c.drm_gem_cma_dumb_create_internal}{{3.2.9}{38}{GEM CMA Helper Functions Reference}{section*.89}{}}
\newlabel{gpu/drm-mm:c.drm_gem_cma_dumb_create}{{3.2.9}{38}{GEM CMA Helper Functions Reference}{section*.90}{}}
\newlabel{gpu/drm-mm:c.drm_gem_cma_mmap}{{3.2.9}{38}{GEM CMA Helper Functions Reference}{section*.91}{}}
\newlabel{gpu/drm-mm:c.drm_gem_cma_get_unmapped_area}{{3.2.9}{39}{GEM CMA Helper Functions Reference}{section*.92}{}}
\newlabel{gpu/drm-mm:c.drm_gem_cma_print_info}{{3.2.9}{39}{GEM CMA Helper Functions Reference}{section*.93}{}}
\newlabel{gpu/drm-mm:c.drm_gem_cma_prime_get_sg_table}{{3.2.9}{39}{GEM CMA Helper Functions Reference}{section*.94}{}}
\newlabel{gpu/drm-mm:c.drm_gem_cma_prime_import_sg_table}{{3.2.9}{39}{GEM CMA Helper Functions Reference}{section*.95}{}}
\newlabel{gpu/drm-mm:c.drm_gem_cma_prime_mmap}{{3.2.9}{40}{GEM CMA Helper Functions Reference}{section*.96}{}}
\newlabel{gpu/drm-mm:c.drm_gem_cma_prime_vmap}{{3.2.9}{40}{GEM CMA Helper Functions Reference}{section*.97}{}}
\newlabel{gpu/drm-mm:c.drm_gem_cma_prime_vunmap}{{3.2.9}{40}{GEM CMA Helper Functions Reference}{section*.98}{}}
\@writefile{toc}{\contentsline {section}{\numberline {3.3}VMA Offset Manager}{41}{section.3.3}}
\newlabel{gpu/drm-mm:vma-offset-manager}{{3.3}{41}{VMA Offset Manager}{section.3.3}{}}
\newlabel{gpu/drm-mm:c.drm_vma_offset_exact_lookup_locked}{{3.3}{41}{VMA Offset Manager}{section*.99}{}}
\newlabel{gpu/drm-mm:c.drm_vma_offset_lock_lookup}{{3.3}{41}{VMA Offset Manager}{section*.100}{}}
\newlabel{gpu/drm-mm:c.drm_vma_offset_unlock_lookup}{{3.3}{42}{VMA Offset Manager}{section*.101}{}}
\newlabel{gpu/drm-mm:c.drm_vma_node_reset}{{3.3}{42}{VMA Offset Manager}{section*.102}{}}
\newlabel{gpu/drm-mm:c.drm_vma_node_start}{{3.3}{42}{VMA Offset Manager}{section*.103}{}}
\newlabel{gpu/drm-mm:c.drm_vma_node_size}{{3.3}{42}{VMA Offset Manager}{section*.104}{}}
\newlabel{gpu/drm-mm:c.drm_vma_node_offset_addr}{{3.3}{42}{VMA Offset Manager}{section*.105}{}}
\newlabel{gpu/drm-mm:c.drm_vma_node_unmap}{{3.3}{43}{VMA Offset Manager}{section*.106}{}}
\newlabel{gpu/drm-mm:c.drm_vma_node_verify_access}{{3.3}{43}{VMA Offset Manager}{section*.107}{}}
\newlabel{gpu/drm-mm:c.drm_vma_offset_manager_init}{{3.3}{43}{VMA Offset Manager}{section*.108}{}}
\newlabel{gpu/drm-mm:c.drm_vma_offset_manager_destroy}{{3.3}{43}{VMA Offset Manager}{section*.109}{}}
\newlabel{gpu/drm-mm:c.drm_vma_offset_lookup_locked}{{3.3}{43}{VMA Offset Manager}{section*.110}{}}
\newlabel{gpu/drm-mm:c.drm_vma_offset_add}{{3.3}{44}{VMA Offset Manager}{section*.111}{}}
\newlabel{gpu/drm-mm:c.drm_vma_offset_remove}{{3.3}{44}{VMA Offset Manager}{section*.112}{}}
\newlabel{gpu/drm-mm:c.drm_vma_node_allow}{{3.3}{45}{VMA Offset Manager}{section*.113}{}}
\newlabel{gpu/drm-mm:c.drm_vma_node_revoke}{{3.3}{45}{VMA Offset Manager}{section*.114}{}}
\newlabel{gpu/drm-mm:c.drm_vma_node_is_allowed}{{3.3}{45}{VMA Offset Manager}{section*.115}{}}
\@writefile{toc}{\contentsline {section}{\numberline {3.4}PRIME Buffer Sharing}{46}{section.3.4}}
\newlabel{gpu/drm-mm:prime-buffer-sharing}{{3.4}{46}{PRIME Buffer Sharing}{section.3.4}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.4.1}Overview and Driver Interface}{46}{subsection.3.4.1}}
\newlabel{gpu/drm-mm:overview-and-driver-interface}{{3.4.1}{46}{Overview and Driver Interface}{subsection.3.4.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.4.2}PRIME Helper Functions}{46}{subsection.3.4.2}}
\newlabel{gpu/drm-mm:prime-helper-functions}{{3.4.2}{46}{PRIME Helper Functions}{subsection.3.4.2}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.4.3}PRIME Function References}{46}{subsection.3.4.3}}
\newlabel{gpu/drm-mm:prime-function-references}{{3.4.3}{46}{PRIME Function References}{subsection.3.4.3}{}}
\newlabel{gpu/drm-mm:c.drm_prime_file_private}{{3.4.3}{46}{PRIME Function References}{section*.116}{}}
\newlabel{gpu/drm-mm:c.drm_gem_dmabuf_export}{{3.4.3}{47}{PRIME Function References}{section*.117}{}}
\newlabel{gpu/drm-mm:c.drm_gem_dmabuf_release}{{3.4.3}{47}{PRIME Function References}{section*.118}{}}
\newlabel{gpu/drm-mm:c.drm_gem_prime_export}{{3.4.3}{47}{PRIME Function References}{section*.119}{}}
\newlabel{gpu/drm-mm:c.drm_gem_prime_handle_to_fd}{{3.4.3}{47}{PRIME Function References}{section*.120}{}}
\newlabel{gpu/drm-mm:c.drm_gem_prime_import_dev}{{3.4.3}{48}{PRIME Function References}{section*.121}{}}
\newlabel{gpu/drm-mm:c.drm_gem_prime_import}{{3.4.3}{48}{PRIME Function References}{section*.122}{}}
\newlabel{gpu/drm-mm:c.drm_gem_prime_fd_to_handle}{{3.4.3}{48}{PRIME Function References}{section*.123}{}}
\newlabel{gpu/drm-mm:c.drm_prime_pages_to_sg}{{3.4.3}{48}{PRIME Function References}{section*.124}{}}
\newlabel{gpu/drm-mm:c.drm_prime_sg_to_page_addr_arrays}{{3.4.3}{48}{PRIME Function References}{section*.125}{}}
\newlabel{gpu/drm-mm:c.drm_prime_gem_destroy}{{3.4.3}{49}{PRIME Function References}{section*.126}{}}
\@writefile{toc}{\contentsline {section}{\numberline {3.5}DRM MM Range Allocator}{49}{section.3.5}}
\newlabel{gpu/drm-mm:drm-mm-range-allocator}{{3.5}{49}{DRM MM Range Allocator}{section.3.5}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.5.1}Overview}{49}{subsection.3.5.1}}
\newlabel{gpu/drm-mm:overview}{{3.5.1}{49}{Overview}{subsection.3.5.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.5.2}LRU Scan/Eviction Support}{50}{subsection.3.5.2}}
\newlabel{gpu/drm-mm:lru-scan-eviction-support}{{3.5.2}{50}{LRU Scan/Eviction Support}{subsection.3.5.2}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.5.3}DRM MM Range Allocator Function References}{50}{subsection.3.5.3}}
\newlabel{gpu/drm-mm:drm-mm-range-allocator-function-references}{{3.5.3}{50}{DRM MM Range Allocator Function References}{subsection.3.5.3}{}}
\newlabel{gpu/drm-mm:c.drm_mm_insert_mode}{{3.5.3}{50}{DRM MM Range Allocator Function References}{section*.127}{}}
\newlabel{gpu/drm-mm:c.drm_mm_node}{{3.5.3}{50}{DRM MM Range Allocator Function References}{section*.128}{}}
\newlabel{gpu/drm-mm:c.drm_mm}{{3.5.3}{51}{DRM MM Range Allocator Function References}{section*.129}{}}
\newlabel{gpu/drm-mm:c.drm_mm_scan}{{3.5.3}{51}{DRM MM Range Allocator Function References}{section*.130}{}}
\newlabel{gpu/drm-mm:c.drm_mm_node_allocated}{{3.5.3}{51}{DRM MM Range Allocator Function References}{section*.131}{}}
\newlabel{gpu/drm-mm:c.drm_mm_initialized}{{3.5.3}{52}{DRM MM Range Allocator Function References}{section*.132}{}}
\newlabel{gpu/drm-mm:c.drm_mm_hole_follows}{{3.5.3}{52}{DRM MM Range Allocator Function References}{section*.133}{}}
\newlabel{gpu/drm-mm:c.drm_mm_hole_node_start}{{3.5.3}{52}{DRM MM Range Allocator Function References}{section*.134}{}}
\newlabel{gpu/drm-mm:c.drm_mm_hole_node_end}{{3.5.3}{52}{DRM MM Range Allocator Function References}{section*.135}{}}
\newlabel{gpu/drm-mm:c.drm_mm_nodes}{{3.5.3}{53}{DRM MM Range Allocator Function References}{section*.136}{}}
\newlabel{gpu/drm-mm:c.drm_mm_for_each_node}{{3.5.3}{53}{DRM MM Range Allocator Function References}{section*.137}{}}
\newlabel{gpu/drm-mm:c.drm_mm_for_each_node_safe}{{3.5.3}{53}{DRM MM Range Allocator Function References}{section*.138}{}}
\newlabel{gpu/drm-mm:c.drm_mm_for_each_hole}{{3.5.3}{53}{DRM MM Range Allocator Function References}{section*.139}{}}
\newlabel{gpu/drm-mm:c.drm_mm_insert_node_generic}{{3.5.3}{53}{DRM MM Range Allocator Function References}{section*.140}{}}
\newlabel{gpu/drm-mm:c.drm_mm_insert_node}{{3.5.3}{54}{DRM MM Range Allocator Function References}{section*.141}{}}
\newlabel{gpu/drm-mm:c.drm_mm_clean}{{3.5.3}{54}{DRM MM Range Allocator Function References}{section*.142}{}}
\newlabel{gpu/drm-mm:c.drm_mm_for_each_node_in_range}{{3.5.3}{54}{DRM MM Range Allocator Function References}{section*.143}{}}
\newlabel{gpu/drm-mm:c.drm_mm_scan_init}{{3.5.3}{55}{DRM MM Range Allocator Function References}{section*.144}{}}
\newlabel{gpu/drm-mm:c.drm_mm_reserve_node}{{3.5.3}{55}{DRM MM Range Allocator Function References}{section*.145}{}}
\newlabel{gpu/drm-mm:c.drm_mm_insert_node_in_range}{{3.5.3}{55}{DRM MM Range Allocator Function References}{section*.146}{}}
\newlabel{gpu/drm-mm:c.drm_mm_remove_node}{{3.5.3}{56}{DRM MM Range Allocator Function References}{section*.147}{}}
\newlabel{gpu/drm-mm:c.drm_mm_replace_node}{{3.5.3}{56}{DRM MM Range Allocator Function References}{section*.148}{}}
\newlabel{gpu/drm-mm:c.drm_mm_scan_init_with_range}{{3.5.3}{56}{DRM MM Range Allocator Function References}{section*.149}{}}
\newlabel{gpu/drm-mm:c.drm_mm_scan_add_block}{{3.5.3}{56}{DRM MM Range Allocator Function References}{section*.150}{}}
\newlabel{gpu/drm-mm:c.drm_mm_scan_remove_block}{{3.5.3}{57}{DRM MM Range Allocator Function References}{section*.151}{}}
\newlabel{gpu/drm-mm:c.drm_mm_scan_color_evict}{{3.5.3}{57}{DRM MM Range Allocator Function References}{section*.152}{}}
\newlabel{gpu/drm-mm:c.drm_mm_init}{{3.5.3}{57}{DRM MM Range Allocator Function References}{section*.153}{}}
\newlabel{gpu/drm-mm:c.drm_mm_takedown}{{3.5.3}{57}{DRM MM Range Allocator Function References}{section*.154}{}}
\newlabel{gpu/drm-mm:c.drm_mm_print}{{3.5.3}{58}{DRM MM Range Allocator Function References}{section*.155}{}}
\@writefile{toc}{\contentsline {section}{\numberline {3.6}DRM Cache Handling}{58}{section.3.6}}
\newlabel{gpu/drm-mm:drm-cache-handling}{{3.6}{58}{DRM Cache Handling}{section.3.6}{}}
\newlabel{gpu/drm-mm:c.drm_clflush_pages}{{3.6}{58}{DRM Cache Handling}{section*.156}{}}
\newlabel{gpu/drm-mm:c.drm_clflush_sg}{{3.6}{58}{DRM Cache Handling}{section*.157}{}}
\newlabel{gpu/drm-mm:c.drm_clflush_virt_range}{{3.6}{58}{DRM Cache Handling}{section*.158}{}}
\@writefile{toc}{\contentsline {section}{\numberline {3.7}DRM Sync Objects}{58}{section.3.7}}
\newlabel{gpu/drm-mm:drm-sync-objects}{{3.7}{58}{DRM Sync Objects}{section.3.7}{}}
\newlabel{gpu/drm-mm:c.drm_syncobj}{{3.7}{58}{DRM Sync Objects}{section*.159}{}}
\newlabel{gpu/drm-mm:c.drm_syncobj_cb}{{3.7}{59}{DRM Sync Objects}{section*.160}{}}
\newlabel{gpu/drm-mm:c.drm_syncobj_get}{{3.7}{59}{DRM Sync Objects}{section*.161}{}}
\newlabel{gpu/drm-mm:c.drm_syncobj_put}{{3.7}{59}{DRM Sync Objects}{section*.162}{}}
\newlabel{gpu/drm-mm:c.drm_syncobj_fence_get}{{3.7}{60}{DRM Sync Objects}{section*.163}{}}
\newlabel{gpu/drm-mm:c.drm_syncobj_find}{{3.7}{60}{DRM Sync Objects}{section*.164}{}}
\newlabel{gpu/drm-mm:c.drm_syncobj_add_callback}{{3.7}{60}{DRM Sync Objects}{section*.165}{}}
\newlabel{gpu/drm-mm:c.drm_syncobj_remove_callback}{{3.7}{60}{DRM Sync Objects}{section*.166}{}}
\newlabel{gpu/drm-mm:c.drm_syncobj_replace_fence}{{3.7}{60}{DRM Sync Objects}{section*.167}{}}
\newlabel{gpu/drm-mm:c.drm_syncobj_find_fence}{{3.7}{60}{DRM Sync Objects}{section*.168}{}}
\newlabel{gpu/drm-mm:c.drm_syncobj_free}{{3.7}{61}{DRM Sync Objects}{section*.169}{}}
\newlabel{gpu/drm-mm:c.drm_syncobj_create}{{3.7}{61}{DRM Sync Objects}{section*.170}{}}
\newlabel{gpu/drm-mm:c.drm_syncobj_get_handle}{{3.7}{61}{DRM Sync Objects}{section*.171}{}}
\newlabel{gpu/drm-mm:c.drm_syncobj_get_fd}{{3.7}{61}{DRM Sync Objects}{section*.172}{}}
\@writefile{toc}{\contentsline {chapter}{\numberline {4}Kernel Mode Setting (KMS)}{63}{chapter.4}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{loliteral-block}{\addvspace {10\p@ }}
\newlabel{gpu/drm-kms::doc}{{4}{63}{Kernel Mode Setting (KMS)}{chapter.4}{}}
\newlabel{gpu/drm-kms:kernel-mode-setting-kms}{{4}{63}{Kernel Mode Setting (KMS)}{chapter.4}{}}
\@writefile{toc}{\contentsline {section}{\numberline {4.1}Overview}{63}{section.4.1}}
\newlabel{gpu/drm-kms:overview}{{4.1}{63}{Overview}{section.4.1}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.1}{\ignorespaces KMS Display Pipeline Overview}}{64}{figure.4.1}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.2}{\ignorespaces KMS Output Pipeline}}{65}{figure.4.2}}
\@writefile{toc}{\contentsline {section}{\numberline {4.2}KMS Core Structures and Functions}{66}{section.4.2}}
\newlabel{gpu/drm-kms:kms-core-structures-and-functions}{{4.2}{66}{KMS Core Structures and Functions}{section.4.2}{}}
\newlabel{gpu/drm-kms:c.drm_mode_config_funcs}{{4.2}{66}{KMS Core Structures and Functions}{section*.173}{}}
\newlabel{gpu/drm-kms:c.drm_mode_config}{{4.2}{69}{KMS Core Structures and Functions}{section*.174}{}}
\newlabel{gpu/drm-kms:c.drm_mode_config_reset}{{4.2}{73}{KMS Core Structures and Functions}{section*.175}{}}
\newlabel{gpu/drm-kms:c.drm_mode_config_init}{{4.2}{73}{KMS Core Structures and Functions}{section*.176}{}}
\newlabel{gpu/drm-kms:c.drm_mode_config_cleanup}{{4.2}{74}{KMS Core Structures and Functions}{section*.177}{}}
\@writefile{toc}{\contentsline {section}{\numberline {4.3}Modeset Base Object Abstraction}{74}{section.4.3}}
\newlabel{gpu/drm-kms:modeset-base-object-abstraction}{{4.3}{74}{Modeset Base Object Abstraction}{section.4.3}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.3}{\ignorespaces Mode Objects and Properties}}{74}{figure.4.3}}
\newlabel{gpu/drm-kms:c.drm_mode_object}{{4.3}{74}{Modeset Base Object Abstraction}{section*.178}{}}
\newlabel{gpu/drm-kms:c.drm_object_properties}{{4.3}{75}{Modeset Base Object Abstraction}{section*.179}{}}
\newlabel{gpu/drm-kms:c.drm_mode_object_reference}{{4.3}{75}{Modeset Base Object Abstraction}{section*.180}{}}
\newlabel{gpu/drm-kms:c.drm_mode_object_unreference}{{4.3}{76}{Modeset Base Object Abstraction}{section*.181}{}}
\newlabel{gpu/drm-kms:c.drm_mode_object_find}{{4.3}{76}{Modeset Base Object Abstraction}{section*.182}{}}
\newlabel{gpu/drm-kms:c.drm_mode_object_put}{{4.3}{76}{Modeset Base Object Abstraction}{section*.183}{}}
\newlabel{gpu/drm-kms:c.drm_mode_object_get}{{4.3}{76}{Modeset Base Object Abstraction}{section*.184}{}}
\newlabel{gpu/drm-kms:c.drm_object_attach_property}{{4.3}{76}{Modeset Base Object Abstraction}{section*.185}{}}
\newlabel{gpu/drm-kms:c.drm_object_property_set_value}{{4.3}{77}{Modeset Base Object Abstraction}{section*.186}{}}
\newlabel{gpu/drm-kms:c.drm_object_property_get_value}{{4.3}{77}{Modeset Base Object Abstraction}{section*.187}{}}
\@writefile{toc}{\contentsline {section}{\numberline {4.4}Atomic Mode Setting}{77}{section.4.4}}
\newlabel{gpu/drm-kms:atomic-mode-setting}{{4.4}{77}{Atomic Mode Setting}{section.4.4}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.4}{\ignorespaces Mode Objects and Properties}}{78}{figure.4.4}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.4.1}Handling Driver Private State}{78}{subsection.4.4.1}}
\newlabel{gpu/drm-kms:handling-driver-private-state}{{4.4.1}{78}{Handling Driver Private State}{subsection.4.4.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.4.2}Atomic Mode Setting Function Reference}{79}{subsection.4.4.2}}
\newlabel{gpu/drm-kms:atomic-mode-setting-function-reference}{{4.4.2}{79}{Atomic Mode Setting Function Reference}{subsection.4.4.2}{}}
\newlabel{gpu/drm-kms:c.drm_crtc_commit}{{4.4.2}{79}{Atomic Mode Setting Function Reference}{section*.188}{}}
\newlabel{gpu/drm-kms:c.drm_private_state_funcs}{{4.4.2}{80}{Atomic Mode Setting Function Reference}{section*.189}{}}
\newlabel{gpu/drm-kms:c.drm_private_obj}{{4.4.2}{80}{Atomic Mode Setting Function Reference}{section*.190}{}}
\newlabel{gpu/drm-kms:c.drm_private_state}{{4.4.2}{81}{Atomic Mode Setting Function Reference}{section*.191}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_state}{{4.4.2}{81}{Atomic Mode Setting Function Reference}{section*.192}{}}
\newlabel{gpu/drm-kms:c.drm_crtc_commit_get}{{4.4.2}{82}{Atomic Mode Setting Function Reference}{section*.193}{}}
\newlabel{gpu/drm-kms:c.drm_crtc_commit_put}{{4.4.2}{82}{Atomic Mode Setting Function Reference}{section*.194}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_state_get}{{4.4.2}{82}{Atomic Mode Setting Function Reference}{section*.195}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_state_put}{{4.4.2}{82}{Atomic Mode Setting Function Reference}{section*.196}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_get_existing_crtc_state}{{4.4.2}{82}{Atomic Mode Setting Function Reference}{section*.197}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_get_old_crtc_state}{{4.4.2}{83}{Atomic Mode Setting Function Reference}{section*.198}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_get_new_crtc_state}{{4.4.2}{83}{Atomic Mode Setting Function Reference}{section*.199}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_get_existing_plane_state}{{4.4.2}{83}{Atomic Mode Setting Function Reference}{section*.200}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_get_old_plane_state}{{4.4.2}{83}{Atomic Mode Setting Function Reference}{section*.201}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_get_new_plane_state}{{4.4.2}{84}{Atomic Mode Setting Function Reference}{section*.202}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_get_existing_connector_state}{{4.4.2}{84}{Atomic Mode Setting Function Reference}{section*.203}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_get_old_connector_state}{{4.4.2}{84}{Atomic Mode Setting Function Reference}{section*.204}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_get_new_connector_state}{{4.4.2}{84}{Atomic Mode Setting Function Reference}{section*.205}{}}
\newlabel{gpu/drm-kms:c.__drm_atomic_get_current_plane_state}{{4.4.2}{85}{Atomic Mode Setting Function Reference}{section*.206}{}}
\newlabel{gpu/drm-kms:c.for_each_oldnew_connector_in_state}{{4.4.2}{85}{Atomic Mode Setting Function Reference}{section*.207}{}}
\newlabel{gpu/drm-kms:c.for_each_old_connector_in_state}{{4.4.2}{85}{Atomic Mode Setting Function Reference}{section*.208}{}}
\newlabel{gpu/drm-kms:c.for_each_new_connector_in_state}{{4.4.2}{86}{Atomic Mode Setting Function Reference}{section*.209}{}}
\newlabel{gpu/drm-kms:c.for_each_oldnew_crtc_in_state}{{4.4.2}{86}{Atomic Mode Setting Function Reference}{section*.210}{}}
\newlabel{gpu/drm-kms:c.for_each_old_crtc_in_state}{{4.4.2}{86}{Atomic Mode Setting Function Reference}{section*.211}{}}
\newlabel{gpu/drm-kms:c.for_each_new_crtc_in_state}{{4.4.2}{86}{Atomic Mode Setting Function Reference}{section*.212}{}}
\newlabel{gpu/drm-kms:c.for_each_oldnew_plane_in_state}{{4.4.2}{87}{Atomic Mode Setting Function Reference}{section*.213}{}}
\newlabel{gpu/drm-kms:c.for_each_old_plane_in_state}{{4.4.2}{87}{Atomic Mode Setting Function Reference}{section*.214}{}}
\newlabel{gpu/drm-kms:c.for_each_new_plane_in_state}{{4.4.2}{87}{Atomic Mode Setting Function Reference}{section*.215}{}}
\newlabel{gpu/drm-kms:c.for_each_oldnew_private_obj_in_state}{{4.4.2}{87}{Atomic Mode Setting Function Reference}{section*.216}{}}
\newlabel{gpu/drm-kms:c.for_each_old_private_obj_in_state}{{4.4.2}{88}{Atomic Mode Setting Function Reference}{section*.217}{}}
\newlabel{gpu/drm-kms:c.for_each_new_private_obj_in_state}{{4.4.2}{88}{Atomic Mode Setting Function Reference}{section*.218}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_crtc_needs_modeset}{{4.4.2}{88}{Atomic Mode Setting Function Reference}{section*.219}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_state_default_release}{{4.4.2}{88}{Atomic Mode Setting Function Reference}{section*.220}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_state_init}{{4.4.2}{89}{Atomic Mode Setting Function Reference}{section*.221}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_state_alloc}{{4.4.2}{89}{Atomic Mode Setting Function Reference}{section*.222}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_state_default_clear}{{4.4.2}{89}{Atomic Mode Setting Function Reference}{section*.223}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_state_clear}{{4.4.2}{89}{Atomic Mode Setting Function Reference}{section*.224}{}}
\newlabel{gpu/drm-kms:c.__drm_atomic_state_free}{{4.4.2}{89}{Atomic Mode Setting Function Reference}{section*.225}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_get_crtc_state}{{4.4.2}{89}{Atomic Mode Setting Function Reference}{section*.226}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_set_mode_for_crtc}{{4.4.2}{90}{Atomic Mode Setting Function Reference}{section*.227}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_set_mode_prop_for_crtc}{{4.4.2}{90}{Atomic Mode Setting Function Reference}{section*.228}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_crtc_set_property}{{4.4.2}{90}{Atomic Mode Setting Function Reference}{section*.229}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_get_plane_state}{{4.4.2}{91}{Atomic Mode Setting Function Reference}{section*.230}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_private_obj_init}{{4.4.2}{91}{Atomic Mode Setting Function Reference}{section*.231}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_private_obj_fini}{{4.4.2}{91}{Atomic Mode Setting Function Reference}{section*.232}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_get_private_obj_state}{{4.4.2}{91}{Atomic Mode Setting Function Reference}{section*.233}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_get_connector_state}{{4.4.2}{92}{Atomic Mode Setting Function Reference}{section*.234}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_set_crtc_for_plane}{{4.4.2}{92}{Atomic Mode Setting Function Reference}{section*.235}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_set_fb_for_plane}{{4.4.2}{92}{Atomic Mode Setting Function Reference}{section*.236}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_set_fence_for_plane}{{4.4.2}{92}{Atomic Mode Setting Function Reference}{section*.237}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_set_crtc_for_connector}{{4.4.2}{93}{Atomic Mode Setting Function Reference}{section*.238}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_add_affected_connectors}{{4.4.2}{93}{Atomic Mode Setting Function Reference}{section*.239}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_add_affected_planes}{{4.4.2}{93}{Atomic Mode Setting Function Reference}{section*.240}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_check_only}{{4.4.2}{94}{Atomic Mode Setting Function Reference}{section*.241}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_commit}{{4.4.2}{94}{Atomic Mode Setting Function Reference}{section*.242}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_nonblocking_commit}{{4.4.2}{94}{Atomic Mode Setting Function Reference}{section*.243}{}}
\newlabel{gpu/drm-kms:c.drm_state_dump}{{4.4.2}{94}{Atomic Mode Setting Function Reference}{section*.244}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_clean_old_fb}{{4.4.2}{95}{Atomic Mode Setting Function Reference}{section*.245}{}}
\@writefile{toc}{\contentsline {section}{\numberline {4.5}CRTC Abstraction}{95}{section.4.5}}
\newlabel{gpu/drm-kms:crtc-abstraction}{{4.5}{95}{CRTC Abstraction}{section.4.5}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.5.1}CRTC Functions Reference}{95}{subsection.4.5.1}}
\newlabel{gpu/drm-kms:crtc-functions-reference}{{4.5.1}{95}{CRTC Functions Reference}{subsection.4.5.1}{}}
\newlabel{gpu/drm-kms:c.drm_crtc_state}{{4.5.1}{95}{CRTC Functions Reference}{section*.246}{}}
\newlabel{gpu/drm-kms:c.drm_crtc_funcs}{{4.5.1}{97}{CRTC Functions Reference}{section*.247}{}}
\newlabel{gpu/drm-kms:c.drm_crtc}{{4.5.1}{101}{CRTC Functions Reference}{section*.248}{}}
\newlabel{gpu/drm-kms:c.drm_mode_set}{{4.5.1}{103}{CRTC Functions Reference}{section*.249}{}}
\newlabel{gpu/drm-kms:c.drm_crtc_index}{{4.5.1}{104}{CRTC Functions Reference}{section*.250}{}}
\newlabel{gpu/drm-kms:c.drm_crtc_mask}{{4.5.1}{104}{CRTC Functions Reference}{section*.251}{}}
\newlabel{gpu/drm-kms:c.drm_crtc_find}{{4.5.1}{104}{CRTC Functions Reference}{section*.252}{}}
\newlabel{gpu/drm-kms:c.drm_for_each_crtc}{{4.5.1}{104}{CRTC Functions Reference}{section*.253}{}}
\newlabel{gpu/drm-kms:c.drm_crtc_from_index}{{4.5.1}{104}{CRTC Functions Reference}{section*.254}{}}
\newlabel{gpu/drm-kms:c.drm_crtc_force_disable}{{4.5.1}{105}{CRTC Functions Reference}{section*.255}{}}
\newlabel{gpu/drm-kms:c.drm_crtc_force_disable_all}{{4.5.1}{105}{CRTC Functions Reference}{section*.256}{}}
\newlabel{gpu/drm-kms:c.drm_crtc_init_with_planes}{{4.5.1}{105}{CRTC Functions Reference}{section*.257}{}}
\newlabel{gpu/drm-kms:c.drm_crtc_cleanup}{{4.5.1}{106}{CRTC Functions Reference}{section*.258}{}}
\newlabel{gpu/drm-kms:c.drm_mode_set_config_internal}{{4.5.1}{106}{CRTC Functions Reference}{section*.259}{}}
\newlabel{gpu/drm-kms:c.drm_crtc_check_viewport}{{4.5.1}{106}{CRTC Functions Reference}{section*.260}{}}
\@writefile{toc}{\contentsline {section}{\numberline {4.6}Frame Buffer Abstraction}{106}{section.4.6}}
\newlabel{gpu/drm-kms:frame-buffer-abstraction}{{4.6}{106}{Frame Buffer Abstraction}{section.4.6}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.6.1}Frame Buffer Functions Reference}{107}{subsection.4.6.1}}
\newlabel{gpu/drm-kms:frame-buffer-functions-reference}{{4.6.1}{107}{Frame Buffer Functions Reference}{subsection.4.6.1}{}}
\newlabel{gpu/drm-kms:c.drm_framebuffer_funcs}{{4.6.1}{107}{Frame Buffer Functions Reference}{section*.261}{}}
\newlabel{gpu/drm-kms:c.drm_framebuffer}{{4.6.1}{107}{Frame Buffer Functions Reference}{section*.262}{}}
\newlabel{gpu/drm-kms:c.drm_framebuffer_get}{{4.6.1}{108}{Frame Buffer Functions Reference}{section*.263}{}}
\newlabel{gpu/drm-kms:c.drm_framebuffer_put}{{4.6.1}{109}{Frame Buffer Functions Reference}{section*.264}{}}
\newlabel{gpu/drm-kms:c.drm_framebuffer_reference}{{4.6.1}{109}{Frame Buffer Functions Reference}{section*.265}{}}
\newlabel{gpu/drm-kms:c.drm_framebuffer_unreference}{{4.6.1}{109}{Frame Buffer Functions Reference}{section*.266}{}}
\newlabel{gpu/drm-kms:c.drm_framebuffer_read_refcount}{{4.6.1}{109}{Frame Buffer Functions Reference}{section*.267}{}}
\newlabel{gpu/drm-kms:c.drm_framebuffer_assign}{{4.6.1}{109}{Frame Buffer Functions Reference}{section*.268}{}}
\newlabel{gpu/drm-kms:c.drm_framebuffer_init}{{4.6.1}{109}{Frame Buffer Functions Reference}{section*.269}{}}
\newlabel{gpu/drm-kms:c.drm_framebuffer_lookup}{{4.6.1}{110}{Frame Buffer Functions Reference}{section*.270}{}}
\newlabel{gpu/drm-kms:c.drm_framebuffer_unregister_private}{{4.6.1}{110}{Frame Buffer Functions Reference}{section*.271}{}}
\newlabel{gpu/drm-kms:c.drm_framebuffer_cleanup}{{4.6.1}{110}{Frame Buffer Functions Reference}{section*.272}{}}
\newlabel{gpu/drm-kms:c.drm_framebuffer_remove}{{4.6.1}{111}{Frame Buffer Functions Reference}{section*.273}{}}
\newlabel{gpu/drm-kms:c.drm_framebuffer_plane_width}{{4.6.1}{111}{Frame Buffer Functions Reference}{section*.274}{}}
\newlabel{gpu/drm-kms:c.drm_framebuffer_plane_height}{{4.6.1}{111}{Frame Buffer Functions Reference}{section*.275}{}}
\@writefile{toc}{\contentsline {section}{\numberline {4.7}DRM Format Handling}{111}{section.4.7}}
\newlabel{gpu/drm-kms:drm-format-handling}{{4.7}{111}{DRM Format Handling}{section.4.7}{}}
\newlabel{gpu/drm-kms:c.drm_format_info}{{4.7}{111}{DRM Format Handling}{section*.276}{}}
\newlabel{gpu/drm-kms:c.drm_format_name_buf}{{4.7}{112}{DRM Format Handling}{section*.277}{}}
\newlabel{gpu/drm-kms:c.drm_mode_legacy_fb_format}{{4.7}{112}{DRM Format Handling}{section*.278}{}}
\newlabel{gpu/drm-kms:c.drm_get_format_name}{{4.7}{112}{DRM Format Handling}{section*.279}{}}
\newlabel{gpu/drm-kms:c.drm_get_format_info}{{4.7}{112}{DRM Format Handling}{section*.280}{}}
\newlabel{gpu/drm-kms:c.drm_format_num_planes}{{4.7}{113}{DRM Format Handling}{section*.281}{}}
\newlabel{gpu/drm-kms:c.drm_format_plane_cpp}{{4.7}{113}{DRM Format Handling}{section*.282}{}}
\newlabel{gpu/drm-kms:c.drm_format_horz_chroma_subsampling}{{4.7}{113}{DRM Format Handling}{section*.283}{}}
\newlabel{gpu/drm-kms:c.drm_format_vert_chroma_subsampling}{{4.7}{113}{DRM Format Handling}{section*.284}{}}
\newlabel{gpu/drm-kms:c.drm_format_plane_width}{{4.7}{113}{DRM Format Handling}{section*.285}{}}
\newlabel{gpu/drm-kms:c.drm_format_plane_height}{{4.7}{113}{DRM Format Handling}{section*.286}{}}
\@writefile{toc}{\contentsline {section}{\numberline {4.8}Dumb Buffer Objects}{114}{section.4.8}}
\newlabel{gpu/drm-kms:dumb-buffer-objects}{{4.8}{114}{Dumb Buffer Objects}{section.4.8}{}}
\@writefile{toc}{\contentsline {section}{\numberline {4.9}Plane Abstraction}{114}{section.4.9}}
\newlabel{gpu/drm-kms:plane-abstraction}{{4.9}{114}{Plane Abstraction}{section.4.9}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.9.1}Plane Functions Reference}{114}{subsection.4.9.1}}
\newlabel{gpu/drm-kms:plane-functions-reference}{{4.9.1}{114}{Plane Functions Reference}{subsection.4.9.1}{}}
\newlabel{gpu/drm-kms:c.drm_plane_state}{{4.9.1}{114}{Plane Functions Reference}{section*.287}{}}
\newlabel{gpu/drm-kms:c.drm_plane_funcs}{{4.9.1}{115}{Plane Functions Reference}{section*.288}{}}
\newlabel{gpu/drm-kms:c.drm_plane_type}{{4.9.1}{118}{Plane Functions Reference}{section*.289}{}}
\newlabel{gpu/drm-kms:c.drm_plane}{{4.9.1}{118}{Plane Functions Reference}{section*.290}{}}
\newlabel{gpu/drm-kms:c.drm_plane_index}{{4.9.1}{120}{Plane Functions Reference}{section*.291}{}}
\newlabel{gpu/drm-kms:c.drm_plane_find}{{4.9.1}{120}{Plane Functions Reference}{section*.292}{}}
\newlabel{gpu/drm-kms:c.drm_for_each_plane_mask}{{4.9.1}{120}{Plane Functions Reference}{section*.293}{}}
\newlabel{gpu/drm-kms:c.drm_for_each_legacy_plane}{{4.9.1}{120}{Plane Functions Reference}{section*.294}{}}
\newlabel{gpu/drm-kms:c.drm_for_each_plane}{{4.9.1}{120}{Plane Functions Reference}{section*.295}{}}
\newlabel{gpu/drm-kms:c.drm_universal_plane_init}{{4.9.1}{120}{Plane Functions Reference}{section*.296}{}}
\newlabel{gpu/drm-kms:c.drm_plane_init}{{4.9.1}{121}{Plane Functions Reference}{section*.297}{}}
\newlabel{gpu/drm-kms:c.drm_plane_cleanup}{{4.9.1}{121}{Plane Functions Reference}{section*.298}{}}
\newlabel{gpu/drm-kms:c.drm_plane_from_index}{{4.9.1}{122}{Plane Functions Reference}{section*.299}{}}
\newlabel{gpu/drm-kms:c.drm_plane_force_disable}{{4.9.1}{122}{Plane Functions Reference}{section*.300}{}}
\newlabel{gpu/drm-kms:c.drm_mode_plane_set_obj_prop}{{4.9.1}{122}{Plane Functions Reference}{section*.301}{}}
\@writefile{toc}{\contentsline {section}{\numberline {4.10}Display Modes Function Reference}{122}{section.4.10}}
\newlabel{gpu/drm-kms:display-modes-function-reference}{{4.10}{122}{Display Modes Function Reference}{section.4.10}{}}
\newlabel{gpu/drm-kms:c.drm_mode_status}{{4.10}{122}{Display Modes Function Reference}{section*.302}{}}
\newlabel{gpu/drm-kms:c.drm_display_mode}{{4.10}{124}{Display Modes Function Reference}{section*.303}{}}
\newlabel{gpu/drm-kms:c.DRM_MODE_FMT}{{4.10}{127}{Display Modes Function Reference}{section*.304}{}}
\newlabel{gpu/drm-kms:c.DRM_MODE_ARG}{{4.10}{127}{Display Modes Function Reference}{section*.305}{}}
\newlabel{gpu/drm-kms:c.drm_mode_is_stereo}{{4.10}{127}{Display Modes Function Reference}{section*.306}{}}
\newlabel{gpu/drm-kms:c.drm_mode_debug_printmodeline}{{4.10}{127}{Display Modes Function Reference}{section*.307}{}}
\newlabel{gpu/drm-kms:c.drm_mode_create}{{4.10}{127}{Display Modes Function Reference}{section*.308}{}}
\newlabel{gpu/drm-kms:c.drm_mode_destroy}{{4.10}{127}{Display Modes Function Reference}{section*.309}{}}
\newlabel{gpu/drm-kms:c.drm_mode_probed_add}{{4.10}{128}{Display Modes Function Reference}{section*.310}{}}
\newlabel{gpu/drm-kms:c.drm_cvt_mode}{{4.10}{128}{Display Modes Function Reference}{section*.311}{}}
\newlabel{gpu/drm-kms:c.drm_gtf_mode_complex}{{4.10}{128}{Display Modes Function Reference}{section*.312}{}}
\newlabel{gpu/drm-kms:c.drm_gtf_mode}{{4.10}{129}{Display Modes Function Reference}{section*.313}{}}
\newlabel{gpu/drm-kms:c.drm_display_mode_from_videomode}{{4.10}{129}{Display Modes Function Reference}{section*.314}{}}
\newlabel{gpu/drm-kms:c.drm_display_mode_to_videomode}{{4.10}{130}{Display Modes Function Reference}{section*.315}{}}
\newlabel{gpu/drm-kms:c.drm_bus_flags_from_videomode}{{4.10}{130}{Display Modes Function Reference}{section*.316}{}}
\newlabel{gpu/drm-kms:c.of_get_drm_display_mode}{{4.10}{130}{Display Modes Function Reference}{section*.317}{}}
\newlabel{gpu/drm-kms:c.drm_mode_set_name}{{4.10}{130}{Display Modes Function Reference}{section*.318}{}}
\newlabel{gpu/drm-kms:c.drm_mode_hsync}{{4.10}{130}{Display Modes Function Reference}{section*.319}{}}
\newlabel{gpu/drm-kms:c.drm_mode_vrefresh}{{4.10}{131}{Display Modes Function Reference}{section*.320}{}}
\newlabel{gpu/drm-kms:c.drm_mode_get_hv_timing}{{4.10}{131}{Display Modes Function Reference}{section*.321}{}}
\newlabel{gpu/drm-kms:c.drm_mode_set_crtcinfo}{{4.10}{131}{Display Modes Function Reference}{section*.322}{}}
\newlabel{gpu/drm-kms:c.drm_mode_copy}{{4.10}{131}{Display Modes Function Reference}{section*.323}{}}
\newlabel{gpu/drm-kms:c.drm_mode_duplicate}{{4.10}{131}{Display Modes Function Reference}{section*.324}{}}
\newlabel{gpu/drm-kms:c.drm_mode_equal}{{4.10}{132}{Display Modes Function Reference}{section*.325}{}}
\newlabel{gpu/drm-kms:c.drm_mode_equal_no_clocks}{{4.10}{132}{Display Modes Function Reference}{section*.326}{}}
\newlabel{gpu/drm-kms:c.drm_mode_equal_no_clocks_no_stereo}{{4.10}{132}{Display Modes Function Reference}{section*.327}{}}
\newlabel{gpu/drm-kms:c.drm_mode_validate_basic}{{4.10}{132}{Display Modes Function Reference}{section*.328}{}}
\newlabel{gpu/drm-kms:c.drm_mode_validate_size}{{4.10}{133}{Display Modes Function Reference}{section*.329}{}}
\newlabel{gpu/drm-kms:c.drm_mode_validate_ycbcr420}{{4.10}{133}{Display Modes Function Reference}{section*.330}{}}
\newlabel{gpu/drm-kms:c.drm_mode_prune_invalid}{{4.10}{133}{Display Modes Function Reference}{section*.331}{}}
\newlabel{gpu/drm-kms:c.drm_mode_sort}{{4.10}{133}{Display Modes Function Reference}{section*.332}{}}
\newlabel{gpu/drm-kms:c.drm_mode_connector_list_update}{{4.10}{134}{Display Modes Function Reference}{section*.333}{}}
\newlabel{gpu/drm-kms:c.drm_mode_parse_command_line_for_connector}{{4.10}{134}{Display Modes Function Reference}{section*.334}{}}
\newlabel{gpu/drm-kms:c.drm_mode_create_from_cmdline_mode}{{4.10}{134}{Display Modes Function Reference}{section*.335}{}}
\newlabel{gpu/drm-kms:c.drm_mode_is_420_only}{{4.10}{134}{Display Modes Function Reference}{section*.336}{}}
\newlabel{gpu/drm-kms:c.drm_mode_is_420_also}{{4.10}{135}{Display Modes Function Reference}{section*.337}{}}
\newlabel{gpu/drm-kms:c.drm_mode_is_420}{{4.10}{135}{Display Modes Function Reference}{section*.338}{}}
\@writefile{toc}{\contentsline {section}{\numberline {4.11}Connector Abstraction}{135}{section.4.11}}
\newlabel{gpu/drm-kms:connector-abstraction}{{4.11}{135}{Connector Abstraction}{section.4.11}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.11.1}Connector Functions Reference}{135}{subsection.4.11.1}}
\newlabel{gpu/drm-kms:connector-functions-reference}{{4.11.1}{135}{Connector Functions Reference}{subsection.4.11.1}{}}
\newlabel{gpu/drm-kms:c.drm_connector_status}{{4.11.1}{135}{Connector Functions Reference}{section*.339}{}}
\newlabel{gpu/drm-kms:c.drm_scrambling}{{4.11.1}{136}{Connector Functions Reference}{section*.340}{}}
\newlabel{gpu/drm-kms:c.drm_hdmi_info}{{4.11.1}{136}{Connector Functions Reference}{section*.341}{}}
\newlabel{gpu/drm-kms:c.drm_link_status}{{4.11.1}{136}{Connector Functions Reference}{section*.342}{}}
\newlabel{gpu/drm-kms:c.drm_panel_orientation}{{4.11.1}{137}{Connector Functions Reference}{section*.343}{}}
\newlabel{gpu/drm-kms:c.drm_display_info}{{4.11.1}{137}{Connector Functions Reference}{section*.344}{}}
\newlabel{gpu/drm-kms:c.drm_tv_connector_state}{{4.11.1}{138}{Connector Functions Reference}{section*.345}{}}
\newlabel{gpu/drm-kms:c.drm_connector_state}{{4.11.1}{139}{Connector Functions Reference}{section*.346}{}}
\newlabel{gpu/drm-kms:c.drm_connector_funcs}{{4.11.1}{139}{Connector Functions Reference}{section*.347}{}}
\newlabel{gpu/drm-kms:c.drm_connector}{{4.11.1}{142}{Connector Functions Reference}{section*.348}{}}
\newlabel{gpu/drm-kms:c.drm_connector_lookup}{{4.11.1}{145}{Connector Functions Reference}{section*.349}{}}
\newlabel{gpu/drm-kms:c.drm_connector_get}{{4.11.1}{146}{Connector Functions Reference}{section*.350}{}}
\newlabel{gpu/drm-kms:c.drm_connector_put}{{4.11.1}{146}{Connector Functions Reference}{section*.351}{}}
\newlabel{gpu/drm-kms:c.drm_connector_reference}{{4.11.1}{146}{Connector Functions Reference}{section*.352}{}}
\newlabel{gpu/drm-kms:c.drm_connector_unreference}{{4.11.1}{146}{Connector Functions Reference}{section*.353}{}}
\newlabel{gpu/drm-kms:c.drm_tile_group}{{4.11.1}{146}{Connector Functions Reference}{section*.354}{}}
\newlabel{gpu/drm-kms:c.drm_connector_list_iter}{{4.11.1}{147}{Connector Functions Reference}{section*.355}{}}
\newlabel{gpu/drm-kms:c.drm_for_each_connector_iter}{{4.11.1}{147}{Connector Functions Reference}{section*.356}{}}
\newlabel{gpu/drm-kms:c.drm_connector_init}{{4.11.1}{147}{Connector Functions Reference}{section*.357}{}}
\newlabel{gpu/drm-kms:c.drm_mode_connector_attach_encoder}{{4.11.1}{147}{Connector Functions Reference}{section*.358}{}}
\newlabel{gpu/drm-kms:c.drm_connector_cleanup}{{4.11.1}{148}{Connector Functions Reference}{section*.359}{}}
\newlabel{gpu/drm-kms:c.drm_connector_register}{{4.11.1}{148}{Connector Functions Reference}{section*.360}{}}
\newlabel{gpu/drm-kms:c.drm_connector_unregister}{{4.11.1}{148}{Connector Functions Reference}{section*.361}{}}
\newlabel{gpu/drm-kms:c.drm_get_connector_status_name}{{4.11.1}{148}{Connector Functions Reference}{section*.362}{}}
\newlabel{gpu/drm-kms:c.drm_connector_list_iter_begin}{{4.11.1}{148}{Connector Functions Reference}{section*.363}{}}
\newlabel{gpu/drm-kms:c.drm_connector_list_iter_next}{{4.11.1}{148}{Connector Functions Reference}{section*.364}{}}
\newlabel{gpu/drm-kms:c.drm_connector_list_iter_end}{{4.11.1}{149}{Connector Functions Reference}{section*.365}{}}
\newlabel{gpu/drm-kms:c.drm_get_subpixel_order_name}{{4.11.1}{149}{Connector Functions Reference}{section*.366}{}}
\newlabel{gpu/drm-kms:c.drm_display_info_set_bus_formats}{{4.11.1}{149}{Connector Functions Reference}{section*.367}{}}
\newlabel{gpu/drm-kms:c.drm_mode_create_dvi_i_properties}{{4.11.1}{149}{Connector Functions Reference}{section*.368}{}}
\newlabel{gpu/drm-kms:c.drm_mode_create_tv_properties}{{4.11.1}{149}{Connector Functions Reference}{section*.369}{}}
\newlabel{gpu/drm-kms:c.drm_mode_create_scaling_mode_property}{{4.11.1}{150}{Connector Functions Reference}{section*.370}{}}
\newlabel{gpu/drm-kms:c.drm_connector_attach_scaling_mode_property}{{4.11.1}{150}{Connector Functions Reference}{section*.371}{}}
\newlabel{gpu/drm-kms:c.drm_mode_create_aspect_ratio_property}{{4.11.1}{150}{Connector Functions Reference}{section*.372}{}}
\newlabel{gpu/drm-kms:c.drm_mode_create_suggested_offset_properties}{{4.11.1}{150}{Connector Functions Reference}{section*.373}{}}
\newlabel{gpu/drm-kms:c.drm_mode_connector_set_path_property}{{4.11.1}{150}{Connector Functions Reference}{section*.374}{}}
\newlabel{gpu/drm-kms:c.drm_mode_connector_set_tile_property}{{4.11.1}{151}{Connector Functions Reference}{section*.375}{}}
\newlabel{gpu/drm-kms:c.drm_mode_connector_update_edid_property}{{4.11.1}{151}{Connector Functions Reference}{section*.376}{}}
\newlabel{gpu/drm-kms:c.drm_mode_connector_set_link_status_property}{{4.11.1}{151}{Connector Functions Reference}{section*.377}{}}
\newlabel{gpu/drm-kms:c.drm_connector_init_panel_orientation_property}{{4.11.1}{151}{Connector Functions Reference}{section*.378}{}}
\newlabel{gpu/drm-kms:c.drm_mode_put_tile_group}{{4.11.1}{152}{Connector Functions Reference}{section*.379}{}}
\newlabel{gpu/drm-kms:c.drm_mode_get_tile_group}{{4.11.1}{152}{Connector Functions Reference}{section*.380}{}}
\newlabel{gpu/drm-kms:c.drm_mode_create_tile_group}{{4.11.1}{152}{Connector Functions Reference}{section*.381}{}}
\@writefile{toc}{\contentsline {section}{\numberline {4.12}Encoder Abstraction}{153}{section.4.12}}
\newlabel{gpu/drm-kms:encoder-abstraction}{{4.12}{153}{Encoder Abstraction}{section.4.12}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.12.1}Encoder Functions Reference}{153}{subsection.4.12.1}}
\newlabel{gpu/drm-kms:encoder-functions-reference}{{4.12.1}{153}{Encoder Functions Reference}{subsection.4.12.1}{}}
\newlabel{gpu/drm-kms:c.drm_encoder_funcs}{{4.12.1}{153}{Encoder Functions Reference}{section*.382}{}}
\newlabel{gpu/drm-kms:c.drm_encoder}{{4.12.1}{153}{Encoder Functions Reference}{section*.383}{}}
\newlabel{gpu/drm-kms:c.drm_encoder_index}{{4.12.1}{155}{Encoder Functions Reference}{section*.384}{}}
\newlabel{gpu/drm-kms:c.drm_encoder_crtc_ok}{{4.12.1}{155}{Encoder Functions Reference}{section*.385}{}}
\newlabel{gpu/drm-kms:c.drm_encoder_find}{{4.12.1}{155}{Encoder Functions Reference}{section*.386}{}}
\newlabel{gpu/drm-kms:c.drm_for_each_encoder_mask}{{4.12.1}{155}{Encoder Functions Reference}{section*.387}{}}
\newlabel{gpu/drm-kms:c.drm_for_each_encoder}{{4.12.1}{155}{Encoder Functions Reference}{section*.388}{}}
\newlabel{gpu/drm-kms:c.drm_encoder_init}{{4.12.1}{156}{Encoder Functions Reference}{section*.389}{}}
\newlabel{gpu/drm-kms:c.drm_encoder_cleanup}{{4.12.1}{156}{Encoder Functions Reference}{section*.390}{}}
\@writefile{toc}{\contentsline {section}{\numberline {4.13}KMS Initialization and Cleanup}{156}{section.4.13}}
\newlabel{gpu/drm-kms:kms-initialization-and-cleanup}{{4.13}{156}{KMS Initialization and Cleanup}{section.4.13}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.13.1}CRTCs (\texttt  {struct drm\_crtc})}{156}{subsection.4.13.1}}
\newlabel{gpu/drm-kms:crtcs-struct-drm-crtc}{{4.13.1}{156}{CRTCs (\texttt {struct drm\_crtc})}{subsection.4.13.1}{}}
\@writefile{toc}{\contentsline {subsubsection}{CRTC Initialization}{156}{subsubsection*.391}}
\newlabel{gpu/drm-kms:crtc-initialization}{{4.13.1}{156}{CRTC Initialization}{subsubsection*.391}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.13.2}Cleanup}{157}{subsection.4.13.2}}
\newlabel{gpu/drm-kms:cleanup}{{4.13.2}{157}{Cleanup}{subsection.4.13.2}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.13.3}Output discovery and initialization example}{157}{subsection.4.13.3}}
\newlabel{gpu/drm-kms:output-discovery-and-initialization-example}{{4.13.3}{157}{Output discovery and initialization example}{subsection.4.13.3}{}}
\@writefile{toc}{\contentsline {section}{\numberline {4.14}KMS Locking}{157}{section.4.14}}
\newlabel{gpu/drm-kms:kms-locking}{{4.14}{157}{KMS Locking}{section.4.14}{}}
\newlabel{gpu/drm-kms:c.drm_modeset_acquire_ctx}{{4.14}{158}{KMS Locking}{section*.392}{}}
\newlabel{gpu/drm-kms:c.drm_modeset_lock}{{4.14}{158}{KMS Locking}{section*.393}{}}
\newlabel{gpu/drm-kms:c.drm_modeset_lock_fini}{{4.14}{159}{KMS Locking}{section*.394}{}}
\newlabel{gpu/drm-kms:c.drm_modeset_is_locked}{{4.14}{159}{KMS Locking}{section*.395}{}}
\newlabel{gpu/drm-kms:c.drm_modeset_lock_all}{{4.14}{159}{KMS Locking}{section*.396}{}}
\newlabel{gpu/drm-kms:c.drm_modeset_unlock_all}{{4.14}{159}{KMS Locking}{section*.397}{}}
\newlabel{gpu/drm-kms:c.drm_warn_on_modeset_not_all_locked}{{4.14}{159}{KMS Locking}{section*.398}{}}
\newlabel{gpu/drm-kms:c.drm_modeset_acquire_init}{{4.14}{160}{KMS Locking}{section*.399}{}}
\newlabel{gpu/drm-kms:c.drm_modeset_acquire_fini}{{4.14}{160}{KMS Locking}{section*.400}{}}
\newlabel{gpu/drm-kms:c.drm_modeset_drop_locks}{{4.14}{160}{KMS Locking}{section*.401}{}}
\newlabel{gpu/drm-kms:c.drm_modeset_backoff}{{4.14}{160}{KMS Locking}{section*.402}{}}
\newlabel{gpu/drm-kms:c.drm_modeset_lock_init}{{4.14}{160}{KMS Locking}{section*.403}{}}
\newlabel{gpu/drm-kms:c.drm_modeset_lock_single_interruptible}{{4.14}{161}{KMS Locking}{section*.404}{}}
\newlabel{gpu/drm-kms:c.drm_modeset_unlock}{{4.14}{161}{KMS Locking}{section*.405}{}}
\newlabel{gpu/drm-kms:c.drm_modeset_lock_all_ctx}{{4.14}{161}{KMS Locking}{section*.406}{}}
\@writefile{toc}{\contentsline {section}{\numberline {4.15}KMS Properties}{161}{section.4.15}}
\newlabel{gpu/drm-kms:kms-properties}{{4.15}{161}{KMS Properties}{section.4.15}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.15.1}Property Types and Blob Property Support}{161}{subsection.4.15.1}}
\newlabel{gpu/drm-kms:property-types-and-blob-property-support}{{4.15.1}{161}{Property Types and Blob Property Support}{subsection.4.15.1}{}}
\newlabel{gpu/drm-kms:c.drm_property_enum}{{4.15.1}{161}{Property Types and Blob Property Support}{section*.407}{}}
\newlabel{gpu/drm-kms:c.drm_property}{{4.15.1}{162}{Property Types and Blob Property Support}{section*.408}{}}
\newlabel{gpu/drm-kms:c.drm_property_blob}{{4.15.1}{163}{Property Types and Blob Property Support}{section*.409}{}}
\newlabel{gpu/drm-kms:c.drm_property_type_is}{{4.15.1}{164}{Property Types and Blob Property Support}{section*.410}{}}
\newlabel{gpu/drm-kms:c.drm_property_reference_blob}{{4.15.1}{164}{Property Types and Blob Property Support}{section*.411}{}}
\newlabel{gpu/drm-kms:c.drm_property_unreference_blob}{{4.15.1}{164}{Property Types and Blob Property Support}{section*.412}{}}
\newlabel{gpu/drm-kms:c.drm_property_find}{{4.15.1}{164}{Property Types and Blob Property Support}{section*.413}{}}
\newlabel{gpu/drm-kms:c.drm_property_create}{{4.15.1}{165}{Property Types and Blob Property Support}{section*.414}{}}
\newlabel{gpu/drm-kms:c.drm_property_create_enum}{{4.15.1}{165}{Property Types and Blob Property Support}{section*.415}{}}
\newlabel{gpu/drm-kms:c.drm_property_create_bitmask}{{4.15.1}{165}{Property Types and Blob Property Support}{section*.416}{}}
\newlabel{gpu/drm-kms:c.drm_property_create_range}{{4.15.1}{166}{Property Types and Blob Property Support}{section*.417}{}}
\newlabel{gpu/drm-kms:c.drm_property_create_signed_range}{{4.15.1}{166}{Property Types and Blob Property Support}{section*.418}{}}
\newlabel{gpu/drm-kms:c.drm_property_create_object}{{4.15.1}{167}{Property Types and Blob Property Support}{section*.419}{}}
\newlabel{gpu/drm-kms:c.drm_property_create_bool}{{4.15.1}{167}{Property Types and Blob Property Support}{section*.420}{}}
\newlabel{gpu/drm-kms:c.drm_property_add_enum}{{4.15.1}{167}{Property Types and Blob Property Support}{section*.421}{}}
\newlabel{gpu/drm-kms:c.drm_property_destroy}{{4.15.1}{168}{Property Types and Blob Property Support}{section*.422}{}}
\newlabel{gpu/drm-kms:c.drm_property_create_blob}{{4.15.1}{168}{Property Types and Blob Property Support}{section*.423}{}}
\newlabel{gpu/drm-kms:c.drm_property_blob_put}{{4.15.1}{168}{Property Types and Blob Property Support}{section*.424}{}}
\newlabel{gpu/drm-kms:c.drm_property_blob_get}{{4.15.1}{168}{Property Types and Blob Property Support}{section*.425}{}}
\newlabel{gpu/drm-kms:c.drm_property_lookup_blob}{{4.15.1}{168}{Property Types and Blob Property Support}{section*.426}{}}
\newlabel{gpu/drm-kms:c.drm_property_replace_global_blob}{{4.15.1}{169}{Property Types and Blob Property Support}{section*.427}{}}
\newlabel{gpu/drm-kms:c.drm_property_replace_blob}{{4.15.1}{169}{Property Types and Blob Property Support}{section*.428}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.15.2}Standard Connector Properties}{169}{subsection.4.15.2}}
\newlabel{gpu/drm-kms:standard-connector-properties}{{4.15.2}{169}{Standard Connector Properties}{subsection.4.15.2}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.15.3}Plane Composition Properties}{171}{subsection.4.15.3}}
\newlabel{gpu/drm-kms:plane-composition-properties}{{4.15.3}{171}{Plane Composition Properties}{subsection.4.15.3}{}}
\newlabel{gpu/drm-kms:c.drm_plane_create_rotation_property}{{4.15.3}{171}{Plane Composition Properties}{section*.429}{}}
\newlabel{gpu/drm-kms:c.drm_rotation_simplify}{{4.15.3}{172}{Plane Composition Properties}{section*.430}{}}
\newlabel{gpu/drm-kms:c.drm_plane_create_zpos_property}{{4.15.3}{172}{Plane Composition Properties}{section*.431}{}}
\newlabel{gpu/drm-kms:c.drm_plane_create_zpos_immutable_property}{{4.15.3}{173}{Plane Composition Properties}{section*.432}{}}
\newlabel{gpu/drm-kms:c.drm_atomic_normalize_zpos}{{4.15.3}{173}{Plane Composition Properties}{section*.433}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.15.4}Color Management Properties}{173}{subsection.4.15.4}}
\newlabel{gpu/drm-kms:color-management-properties}{{4.15.4}{173}{Color Management Properties}{subsection.4.15.4}{}}
\newlabel{gpu/drm-kms:c.drm_color_lut_extract}{{4.15.4}{174}{Color Management Properties}{section*.434}{}}
\newlabel{gpu/drm-kms:c.drm_crtc_enable_color_mgmt}{{4.15.4}{174}{Color Management Properties}{section*.435}{}}
\newlabel{gpu/drm-kms:c.drm_mode_crtc_set_gamma_size}{{4.15.4}{175}{Color Management Properties}{section*.436}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.15.5}Tile Group Property}{175}{subsection.4.15.5}}
\newlabel{gpu/drm-kms:tile-group-property}{{4.15.5}{175}{Tile Group Property}{subsection.4.15.5}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.15.6}Explicit Fencing Properties}{175}{subsection.4.15.6}}
\newlabel{gpu/drm-kms:explicit-fencing-properties}{{4.15.6}{175}{Explicit Fencing Properties}{subsection.4.15.6}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.15.7}Existing KMS Properties}{176}{subsection.4.15.7}}
\newlabel{gpu/drm-kms:existing-kms-properties}{{4.15.7}{176}{Existing KMS Properties}{subsection.4.15.7}{}}
\gdef \LT@i {\LT@entry 
    {1}{84.23317pt}\LT@entry 
    {1}{83.83318pt}\LT@entry 
    {1}{83.83318pt}\LT@entry 
    {1}{83.83318pt}\LT@entry 
    {1}{83.83318pt}\LT@entry 
    {1}{83.83318pt}\LT@entry 
    {1}{83.83318pt}}
\@writefile{toc}{\contentsline {section}{\numberline {4.16}Vertical Blanking}{182}{section.4.16}}
\newlabel{gpu/drm-kms:vertical-blanking}{{4.16}{182}{Vertical Blanking}{section.4.16}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.16.1}Vertical Blanking and Interrupt Handling Functions Reference}{182}{subsection.4.16.1}}
\newlabel{gpu/drm-kms:vertical-blanking-and-interrupt-handling-functions-reference}{{4.16.1}{182}{Vertical Blanking and Interrupt Handling Functions Reference}{subsection.4.16.1}{}}
\newlabel{gpu/drm-kms:c.drm_pending_vblank_event}{{4.16.1}{182}{Vertical Blanking and Interrupt Handling Functions Reference}{section*.437}{}}
\newlabel{gpu/drm-kms:c.drm_vblank_crtc}{{4.16.1}{183}{Vertical Blanking and Interrupt Handling Functions Reference}{section*.438}{}}
\newlabel{gpu/drm-kms:c.drm_crtc_accurate_vblank_count}{{4.16.1}{184}{Vertical Blanking and Interrupt Handling Functions Reference}{section*.439}{}}
\newlabel{gpu/drm-kms:c.drm_vblank_init}{{4.16.1}{184}{Vertical Blanking and Interrupt Handling Functions Reference}{section*.440}{}}
\newlabel{gpu/drm-kms:c.drm_crtc_vblank_waitqueue}{{4.16.1}{184}{Vertical Blanking and Interrupt Handling Functions Reference}{section*.441}{}}
\newlabel{gpu/drm-kms:c.drm_calc_timestamping_constants}{{4.16.1}{184}{Vertical Blanking and Interrupt Handling Functions Reference}{section*.442}{}}
\newlabel{gpu/drm-kms:c.drm_calc_vbltimestamp_from_scanoutpos}{{4.16.1}{184}{Vertical Blanking and Interrupt Handling Functions Reference}{section*.443}{}}
\newlabel{gpu/drm-kms:c.drm_crtc_vblank_count}{{4.16.1}{185}{Vertical Blanking and Interrupt Handling Functions Reference}{section*.444}{}}
\newlabel{gpu/drm-kms:c.drm_crtc_vblank_count_and_time}{{4.16.1}{185}{Vertical Blanking and Interrupt Handling Functions Reference}{section*.445}{}}
\newlabel{gpu/drm-kms:c.drm_crtc_arm_vblank_event}{{4.16.1}{185}{Vertical Blanking and Interrupt Handling Functions Reference}{section*.446}{}}
\newlabel{gpu/drm-kms:c.drm_crtc_send_vblank_event}{{4.16.1}{186}{Vertical Blanking and Interrupt Handling Functions Reference}{section*.447}{}}
\newlabel{gpu/drm-kms:c.drm_crtc_vblank_get}{{4.16.1}{186}{Vertical Blanking and Interrupt Handling Functions Reference}{section*.448}{}}
\newlabel{gpu/drm-kms:c.drm_crtc_vblank_put}{{4.16.1}{187}{Vertical Blanking and Interrupt Handling Functions Reference}{section*.449}{}}
\newlabel{gpu/drm-kms:c.drm_wait_one_vblank}{{4.16.1}{187}{Vertical Blanking and Interrupt Handling Functions Reference}{section*.450}{}}
\newlabel{gpu/drm-kms:c.drm_crtc_wait_one_vblank}{{4.16.1}{187}{Vertical Blanking and Interrupt Handling Functions Reference}{section*.451}{}}
\newlabel{gpu/drm-kms:c.drm_crtc_vblank_off}{{4.16.1}{187}{Vertical Blanking and Interrupt Handling Functions Reference}{section*.452}{}}
\newlabel{gpu/drm-kms:c.drm_crtc_vblank_reset}{{4.16.1}{187}{Vertical Blanking and Interrupt Handling Functions Reference}{section*.453}{}}
\newlabel{gpu/drm-kms:c.drm_crtc_vblank_on}{{4.16.1}{187}{Vertical Blanking and Interrupt Handling Functions Reference}{section*.454}{}}
\newlabel{gpu/drm-kms:c.drm_handle_vblank}{{4.16.1}{188}{Vertical Blanking and Interrupt Handling Functions Reference}{section*.455}{}}
\newlabel{gpu/drm-kms:c.drm_crtc_handle_vblank}{{4.16.1}{188}{Vertical Blanking and Interrupt Handling Functions Reference}{section*.456}{}}
\@writefile{toc}{\contentsline {chapter}{\numberline {5}Mode Setting Helper Functions}{189}{chapter.5}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{loliteral-block}{\addvspace {10\p@ }}
\newlabel{gpu/drm-kms-helpers:mode-setting-helper-functions}{{5}{189}{Mode Setting Helper Functions}{chapter.5}{}}
\newlabel{gpu/drm-kms-helpers::doc}{{5}{189}{Mode Setting Helper Functions}{chapter.5}{}}
\@writefile{toc}{\contentsline {section}{\numberline {5.1}Modeset Helper Reference for Common Vtables}{189}{section.5.1}}
\newlabel{gpu/drm-kms-helpers:modeset-helper-reference-for-common-vtables}{{5.1}{189}{Modeset Helper Reference for Common Vtables}{section.5.1}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_crtc_helper_funcs}{{5.1}{189}{Modeset Helper Reference for Common Vtables}{section*.457}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_crtc_helper_add}{{5.1}{193}{Modeset Helper Reference for Common Vtables}{section*.458}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_encoder_helper_funcs}{{5.1}{194}{Modeset Helper Reference for Common Vtables}{section*.459}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_encoder_helper_add}{{5.1}{197}{Modeset Helper Reference for Common Vtables}{section*.460}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_connector_helper_funcs}{{5.1}{197}{Modeset Helper Reference for Common Vtables}{section*.461}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_connector_helper_add}{{5.1}{199}{Modeset Helper Reference for Common Vtables}{section*.462}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_plane_helper_funcs}{{5.1}{199}{Modeset Helper Reference for Common Vtables}{section*.463}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_plane_helper_add}{{5.1}{201}{Modeset Helper Reference for Common Vtables}{section*.464}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_mode_config_helper_funcs}{{5.1}{201}{Modeset Helper Reference for Common Vtables}{section*.465}{}}
\@writefile{toc}{\contentsline {section}{\numberline {5.2}Atomic Modeset Helper Functions Reference}{202}{section.5.2}}
\newlabel{gpu/drm-kms-helpers:atomic-modeset-helper-functions-reference}{{5.2}{202}{Atomic Modeset Helper Functions Reference}{section.5.2}{}}
\newlabel{gpu/drm-kms-helpers:drm-atomic-helper}{{5.2}{202}{Atomic Modeset Helper Functions Reference}{section.5.2}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.2.1}Overview}{202}{subsection.5.2.1}}
\newlabel{gpu/drm-kms-helpers:overview}{{5.2.1}{202}{Overview}{subsection.5.2.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.2.2}Implementing Asynchronous Atomic Commit}{202}{subsection.5.2.2}}
\newlabel{gpu/drm-kms-helpers:implementing-asynchronous-atomic-commit}{{5.2.2}{202}{Implementing Asynchronous Atomic Commit}{subsection.5.2.2}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.2.3}Atomic State Reset and Initialization}{203}{subsection.5.2.3}}
\newlabel{gpu/drm-kms-helpers:atomic-state-reset-and-initialization}{{5.2.3}{203}{Atomic State Reset and Initialization}{subsection.5.2.3}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.2.4}Helper Functions Reference}{203}{subsection.5.2.4}}
\newlabel{gpu/drm-kms-helpers:helper-functions-reference}{{5.2.4}{203}{Helper Functions Reference}{subsection.5.2.4}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_crtc_for_each_plane}{{5.2.4}{203}{Helper Functions Reference}{section*.466}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_crtc_state_for_each_plane}{{5.2.4}{203}{Helper Functions Reference}{section*.467}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_crtc_state_for_each_plane_state}{{5.2.4}{204}{Helper Functions Reference}{section*.468}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_plane_disabling}{{5.2.4}{204}{Helper Functions Reference}{section*.469}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_check_modeset}{{5.2.4}{204}{Helper Functions Reference}{section*.470}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_check_plane_state}{{5.2.4}{205}{Helper Functions Reference}{section*.471}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_check_planes}{{5.2.4}{205}{Helper Functions Reference}{section*.472}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_check}{{5.2.4}{206}{Helper Functions Reference}{section*.473}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_update_legacy_modeset_state}{{5.2.4}{206}{Helper Functions Reference}{section*.474}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_commit_modeset_disables}{{5.2.4}{206}{Helper Functions Reference}{section*.475}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_commit_modeset_enables}{{5.2.4}{207}{Helper Functions Reference}{section*.476}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_wait_for_fences}{{5.2.4}{207}{Helper Functions Reference}{section*.477}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_wait_for_vblanks}{{5.2.4}{207}{Helper Functions Reference}{section*.478}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_wait_for_flip_done}{{5.2.4}{208}{Helper Functions Reference}{section*.479}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_commit_tail}{{5.2.4}{208}{Helper Functions Reference}{section*.480}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_commit_tail_rpm}{{5.2.4}{208}{Helper Functions Reference}{section*.481}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_async_check}{{5.2.4}{208}{Helper Functions Reference}{section*.482}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_async_commit}{{5.2.4}{209}{Helper Functions Reference}{section*.483}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_commit}{{5.2.4}{209}{Helper Functions Reference}{section*.484}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_setup_commit}{{5.2.4}{209}{Helper Functions Reference}{section*.485}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_wait_for_dependencies}{{5.2.4}{210}{Helper Functions Reference}{section*.486}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_commit_hw_done}{{5.2.4}{210}{Helper Functions Reference}{section*.487}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_commit_cleanup_done}{{5.2.4}{210}{Helper Functions Reference}{section*.488}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_prepare_planes}{{5.2.4}{210}{Helper Functions Reference}{section*.489}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_commit_planes}{{5.2.4}{211}{Helper Functions Reference}{section*.490}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_commit_planes_on_crtc}{{5.2.4}{211}{Helper Functions Reference}{section*.491}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_disable_planes_on_crtc}{{5.2.4}{212}{Helper Functions Reference}{section*.492}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_cleanup_planes}{{5.2.4}{212}{Helper Functions Reference}{section*.493}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_swap_state}{{5.2.4}{212}{Helper Functions Reference}{section*.494}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_update_plane}{{5.2.4}{213}{Helper Functions Reference}{section*.495}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_disable_plane}{{5.2.4}{213}{Helper Functions Reference}{section*.496}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_set_config}{{5.2.4}{213}{Helper Functions Reference}{section*.497}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_disable_all}{{5.2.4}{214}{Helper Functions Reference}{section*.498}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_shutdown}{{5.2.4}{214}{Helper Functions Reference}{section*.499}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_suspend}{{5.2.4}{214}{Helper Functions Reference}{section*.500}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_commit_duplicated_state}{{5.2.4}{215}{Helper Functions Reference}{section*.501}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_resume}{{5.2.4}{215}{Helper Functions Reference}{section*.502}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_page_flip}{{5.2.4}{215}{Helper Functions Reference}{section*.503}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_page_flip_target}{{5.2.4}{216}{Helper Functions Reference}{section*.504}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_best_encoder}{{5.2.4}{216}{Helper Functions Reference}{section*.505}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_crtc_reset}{{5.2.4}{216}{Helper Functions Reference}{section*.506}{}}
\newlabel{gpu/drm-kms-helpers:c.__drm_atomic_helper_crtc_duplicate_state}{{5.2.4}{216}{Helper Functions Reference}{section*.507}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_crtc_duplicate_state}{{5.2.4}{217}{Helper Functions Reference}{section*.508}{}}
\newlabel{gpu/drm-kms-helpers:c.__drm_atomic_helper_crtc_destroy_state}{{5.2.4}{217}{Helper Functions Reference}{section*.509}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_crtc_destroy_state}{{5.2.4}{217}{Helper Functions Reference}{section*.510}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_plane_reset}{{5.2.4}{217}{Helper Functions Reference}{section*.511}{}}
\newlabel{gpu/drm-kms-helpers:c.__drm_atomic_helper_plane_duplicate_state}{{5.2.4}{217}{Helper Functions Reference}{section*.512}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_plane_duplicate_state}{{5.2.4}{217}{Helper Functions Reference}{section*.513}{}}
\newlabel{gpu/drm-kms-helpers:c.__drm_atomic_helper_plane_destroy_state}{{5.2.4}{218}{Helper Functions Reference}{section*.514}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_plane_destroy_state}{{5.2.4}{218}{Helper Functions Reference}{section*.515}{}}
\newlabel{gpu/drm-kms-helpers:c.__drm_atomic_helper_connector_reset}{{5.2.4}{218}{Helper Functions Reference}{section*.516}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_connector_reset}{{5.2.4}{218}{Helper Functions Reference}{section*.517}{}}
\newlabel{gpu/drm-kms-helpers:c.__drm_atomic_helper_connector_duplicate_state}{{5.2.4}{218}{Helper Functions Reference}{section*.518}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_connector_duplicate_state}{{5.2.4}{219}{Helper Functions Reference}{section*.519}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_duplicate_state}{{5.2.4}{219}{Helper Functions Reference}{section*.520}{}}
\newlabel{gpu/drm-kms-helpers:c.__drm_atomic_helper_connector_destroy_state}{{5.2.4}{219}{Helper Functions Reference}{section*.521}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_connector_destroy_state}{{5.2.4}{219}{Helper Functions Reference}{section*.522}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_helper_legacy_gamma_set}{{5.2.4}{220}{Helper Functions Reference}{section*.523}{}}
\newlabel{gpu/drm-kms-helpers:c.__drm_atomic_helper_private_obj_duplicate_state}{{5.2.4}{220}{Helper Functions Reference}{section*.524}{}}
\@writefile{toc}{\contentsline {section}{\numberline {5.3}Simple KMS Helper Reference}{220}{section.5.3}}
\newlabel{gpu/drm-kms-helpers:simple-kms-helper-reference}{{5.3}{220}{Simple KMS Helper Reference}{section.5.3}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_simple_display_pipe_funcs}{{5.3}{220}{Simple KMS Helper Reference}{section*.525}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_simple_display_pipe}{{5.3}{221}{Simple KMS Helper Reference}{section*.526}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_simple_display_pipe_attach_bridge}{{5.3}{221}{Simple KMS Helper Reference}{section*.527}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_simple_display_pipe_init}{{5.3}{222}{Simple KMS Helper Reference}{section*.528}{}}
\@writefile{toc}{\contentsline {section}{\numberline {5.4}fbdev Helper Functions Reference}{222}{section.5.4}}
\newlabel{gpu/drm-kms-helpers:fbdev-helper-functions-reference}{{5.4}{222}{fbdev Helper Functions Reference}{section.5.4}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_surface_size}{{5.4}{223}{fbdev Helper Functions Reference}{section*.529}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_funcs}{{5.4}{224}{fbdev Helper Functions Reference}{section*.530}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper}{{5.4}{224}{fbdev Helper Functions Reference}{section*.531}{}}
\newlabel{gpu/drm-kms-helpers:c.DRM_FB_HELPER_DEFAULT_OPS}{{5.4}{225}{fbdev Helper Functions Reference}{section*.532}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_single_add_all_connectors}{{5.4}{225}{fbdev Helper Functions Reference}{section*.533}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_debug_enter}{{5.4}{226}{fbdev Helper Functions Reference}{section*.534}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_debug_leave}{{5.4}{226}{fbdev Helper Functions Reference}{section*.535}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_restore_fbdev_mode_unlocked}{{5.4}{226}{fbdev Helper Functions Reference}{section*.536}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_blank}{{5.4}{226}{fbdev Helper Functions Reference}{section*.537}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_prepare}{{5.4}{226}{fbdev Helper Functions Reference}{section*.538}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_init}{{5.4}{226}{fbdev Helper Functions Reference}{section*.539}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_alloc_fbi}{{5.4}{227}{fbdev Helper Functions Reference}{section*.540}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_unregister_fbi}{{5.4}{227}{fbdev Helper Functions Reference}{section*.541}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_fini}{{5.4}{227}{fbdev Helper Functions Reference}{section*.542}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_unlink_fbi}{{5.4}{227}{fbdev Helper Functions Reference}{section*.543}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_deferred_io}{{5.4}{228}{fbdev Helper Functions Reference}{section*.544}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_defio_init}{{5.4}{228}{fbdev Helper Functions Reference}{section*.545}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_sys_read}{{5.4}{228}{fbdev Helper Functions Reference}{section*.546}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_sys_write}{{5.4}{228}{fbdev Helper Functions Reference}{section*.547}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_sys_fillrect}{{5.4}{229}{fbdev Helper Functions Reference}{section*.548}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_sys_copyarea}{{5.4}{229}{fbdev Helper Functions Reference}{section*.549}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_sys_imageblit}{{5.4}{229}{fbdev Helper Functions Reference}{section*.550}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_cfb_fillrect}{{5.4}{229}{fbdev Helper Functions Reference}{section*.551}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_cfb_copyarea}{{5.4}{229}{fbdev Helper Functions Reference}{section*.552}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_cfb_imageblit}{{5.4}{229}{fbdev Helper Functions Reference}{section*.553}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_set_suspend}{{5.4}{230}{fbdev Helper Functions Reference}{section*.554}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_set_suspend_unlocked}{{5.4}{230}{fbdev Helper Functions Reference}{section*.555}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_setcmap}{{5.4}{230}{fbdev Helper Functions Reference}{section*.556}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_ioctl}{{5.4}{230}{fbdev Helper Functions Reference}{section*.557}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_check_var}{{5.4}{230}{fbdev Helper Functions Reference}{section*.558}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_set_par}{{5.4}{230}{fbdev Helper Functions Reference}{section*.559}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_pan_display}{{5.4}{231}{fbdev Helper Functions Reference}{section*.560}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_fill_fix}{{5.4}{231}{fbdev Helper Functions Reference}{section*.561}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_fill_var}{{5.4}{231}{fbdev Helper Functions Reference}{section*.562}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_initial_config}{{5.4}{231}{fbdev Helper Functions Reference}{section*.563}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_hotplug_event}{{5.4}{232}{fbdev Helper Functions Reference}{section*.564}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_fbdev_setup}{{5.4}{232}{fbdev Helper Functions Reference}{section*.565}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_fbdev_teardown}{{5.4}{233}{fbdev Helper Functions Reference}{section*.566}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_lastclose}{{5.4}{233}{fbdev Helper Functions Reference}{section*.567}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_helper_output_poll_changed}{{5.4}{233}{fbdev Helper Functions Reference}{section*.568}{}}
\@writefile{toc}{\contentsline {section}{\numberline {5.5}Framebuffer CMA Helper Functions Reference}{233}{section.5.5}}
\newlabel{gpu/drm-kms-helpers:framebuffer-cma-helper-functions-reference}{{5.5}{233}{Framebuffer CMA Helper Functions Reference}{section.5.5}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_cma_get_gem_obj}{{5.5}{234}{Framebuffer CMA Helper Functions Reference}{section*.569}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_cma_get_gem_addr}{{5.5}{234}{Framebuffer CMA Helper Functions Reference}{section*.570}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_cma_fbdev_init_with_funcs}{{5.5}{234}{Framebuffer CMA Helper Functions Reference}{section*.571}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_cma_fbdev_init}{{5.5}{235}{Framebuffer CMA Helper Functions Reference}{section*.572}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fb_cma_fbdev_fini}{{5.5}{235}{Framebuffer CMA Helper Functions Reference}{section*.573}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fbdev_cma_init_with_funcs}{{5.5}{235}{Framebuffer CMA Helper Functions Reference}{section*.574}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fbdev_cma_init}{{5.5}{235}{Framebuffer CMA Helper Functions Reference}{section*.575}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fbdev_cma_fini}{{5.5}{236}{Framebuffer CMA Helper Functions Reference}{section*.576}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fbdev_cma_restore_mode}{{5.5}{236}{Framebuffer CMA Helper Functions Reference}{section*.577}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fbdev_cma_hotplug_event}{{5.5}{236}{Framebuffer CMA Helper Functions Reference}{section*.578}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fbdev_cma_set_suspend}{{5.5}{236}{Framebuffer CMA Helper Functions Reference}{section*.579}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_fbdev_cma_set_suspend_unlocked}{{5.5}{236}{Framebuffer CMA Helper Functions Reference}{section*.580}{}}
\@writefile{toc}{\contentsline {section}{\numberline {5.6}Bridges}{236}{section.5.6}}
\newlabel{gpu/drm-kms-helpers:bridges}{{5.6}{236}{Bridges}{section.5.6}{}}
\newlabel{gpu/drm-kms-helpers:drm-bridges}{{5.6}{236}{Bridges}{section.5.6}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.6.1}Overview}{236}{subsection.5.6.1}}
\newlabel{gpu/drm-kms-helpers:id1}{{5.6.1}{236}{Overview}{subsection.5.6.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.6.2}Default bridge callback sequence}{237}{subsection.5.6.2}}
\newlabel{gpu/drm-kms-helpers:default-bridge-callback-sequence}{{5.6.2}{237}{Default bridge callback sequence}{subsection.5.6.2}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.6.3}Bridge Helper Reference}{237}{subsection.5.6.3}}
\newlabel{gpu/drm-kms-helpers:bridge-helper-reference}{{5.6.3}{237}{Bridge Helper Reference}{subsection.5.6.3}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_bridge_funcs}{{5.6.3}{237}{Bridge Helper Reference}{section*.581}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_bridge}{{5.6.3}{239}{Bridge Helper Reference}{section*.582}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_bridge_add}{{5.6.3}{239}{Bridge Helper Reference}{section*.583}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_bridge_remove}{{5.6.3}{239}{Bridge Helper Reference}{section*.584}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_bridge_attach}{{5.6.3}{240}{Bridge Helper Reference}{section*.585}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_bridge_mode_fixup}{{5.6.3}{240}{Bridge Helper Reference}{section*.586}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_bridge_mode_valid}{{5.6.3}{240}{Bridge Helper Reference}{section*.587}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_bridge_disable}{{5.6.3}{241}{Bridge Helper Reference}{section*.588}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_bridge_post_disable}{{5.6.3}{241}{Bridge Helper Reference}{section*.589}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_bridge_mode_set}{{5.6.3}{241}{Bridge Helper Reference}{section*.590}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_bridge_pre_enable}{{5.6.3}{241}{Bridge Helper Reference}{section*.591}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_bridge_enable}{{5.6.3}{241}{Bridge Helper Reference}{section*.592}{}}
\newlabel{gpu/drm-kms-helpers:c.of_drm_find_bridge}{{5.6.3}{242}{Bridge Helper Reference}{section*.593}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.6.4}Panel-Bridge Helper Reference}{242}{subsection.5.6.4}}
\newlabel{gpu/drm-kms-helpers:panel-bridge-helper-reference}{{5.6.4}{242}{Panel-Bridge Helper Reference}{subsection.5.6.4}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_panel_bridge_add}{{5.6.4}{242}{Panel-Bridge Helper Reference}{section*.594}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_panel_bridge_remove}{{5.6.4}{242}{Panel-Bridge Helper Reference}{section*.595}{}}
\@writefile{toc}{\contentsline {section}{\numberline {5.7}Panel Helper Reference}{242}{section.5.7}}
\newlabel{gpu/drm-kms-helpers:drm-panel-helper}{{5.7}{242}{Panel Helper Reference}{section.5.7}{}}
\newlabel{gpu/drm-kms-helpers:panel-helper-reference}{{5.7}{242}{Panel Helper Reference}{section.5.7}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_panel_funcs}{{5.7}{242}{Panel Helper Reference}{section*.596}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_panel}{{5.7}{243}{Panel Helper Reference}{section*.597}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_panel_unprepare}{{5.7}{243}{Panel Helper Reference}{section*.598}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_panel_disable}{{5.7}{244}{Panel Helper Reference}{section*.599}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_panel_prepare}{{5.7}{244}{Panel Helper Reference}{section*.600}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_panel_enable}{{5.7}{244}{Panel Helper Reference}{section*.601}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_panel_get_modes}{{5.7}{244}{Panel Helper Reference}{section*.602}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_panel_init}{{5.7}{244}{Panel Helper Reference}{section*.603}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_panel_add}{{5.7}{245}{Panel Helper Reference}{section*.604}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_panel_remove}{{5.7}{245}{Panel Helper Reference}{section*.605}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_panel_attach}{{5.7}{245}{Panel Helper Reference}{section*.606}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_panel_detach}{{5.7}{245}{Panel Helper Reference}{section*.607}{}}
\newlabel{gpu/drm-kms-helpers:c.of_drm_find_panel}{{5.7}{245}{Panel Helper Reference}{section*.608}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_get_panel_orientation_quirk}{{5.7}{246}{Panel Helper Reference}{section*.609}{}}
\@writefile{toc}{\contentsline {section}{\numberline {5.8}Display Port Helper Functions Reference}{246}{section.5.8}}
\newlabel{gpu/drm-kms-helpers:display-port-helper-functions-reference}{{5.8}{246}{Display Port Helper Functions Reference}{section.5.8}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_aux_msg}{{5.8}{246}{Display Port Helper Functions Reference}{section*.610}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_aux}{{5.8}{247}{Display Port Helper Functions Reference}{section*.611}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_dpcd_readb}{{5.8}{248}{Display Port Helper Functions Reference}{section*.612}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_dpcd_writeb}{{5.8}{248}{Display Port Helper Functions Reference}{section*.613}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_desc}{{5.8}{248}{Display Port Helper Functions Reference}{section*.614}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_quirk}{{5.8}{248}{Display Port Helper Functions Reference}{section*.615}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_has_quirk}{{5.8}{248}{Display Port Helper Functions Reference}{section*.616}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_dpcd_read}{{5.8}{249}{Display Port Helper Functions Reference}{section*.617}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_dpcd_write}{{5.8}{249}{Display Port Helper Functions Reference}{section*.618}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_dpcd_read_link_status}{{5.8}{249}{Display Port Helper Functions Reference}{section*.619}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_link_probe}{{5.8}{249}{Display Port Helper Functions Reference}{section*.620}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_link_power_up}{{5.8}{249}{Display Port Helper Functions Reference}{section*.621}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_link_power_down}{{5.8}{250}{Display Port Helper Functions Reference}{section*.622}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_link_configure}{{5.8}{250}{Display Port Helper Functions Reference}{section*.623}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_downstream_max_clock}{{5.8}{250}{Display Port Helper Functions Reference}{section*.624}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_downstream_max_bpc}{{5.8}{250}{Display Port Helper Functions Reference}{section*.625}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_downstream_id}{{5.8}{250}{Display Port Helper Functions Reference}{section*.626}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_downstream_debug}{{5.8}{251}{Display Port Helper Functions Reference}{section*.627}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_aux_init}{{5.8}{251}{Display Port Helper Functions Reference}{section*.628}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_aux_register}{{5.8}{251}{Display Port Helper Functions Reference}{section*.629}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_aux_unregister}{{5.8}{251}{Display Port Helper Functions Reference}{section*.630}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_psr_setup_time}{{5.8}{251}{Display Port Helper Functions Reference}{section*.631}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_start_crc}{{5.8}{251}{Display Port Helper Functions Reference}{section*.632}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_stop_crc}{{5.8}{251}{Display Port Helper Functions Reference}{section*.633}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_read_desc}{{5.8}{252}{Display Port Helper Functions Reference}{section*.634}{}}
\@writefile{toc}{\contentsline {section}{\numberline {5.9}Display Port Dual Mode Adaptor Helper Functions Reference}{252}{section.5.9}}
\newlabel{gpu/drm-kms-helpers:display-port-dual-mode-adaptor-helper-functions-reference}{{5.9}{252}{Display Port Dual Mode Adaptor Helper Functions Reference}{section.5.9}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_lspcon_mode}{{5.9}{252}{Display Port Dual Mode Adaptor Helper Functions Reference}{section*.635}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_dual_mode_type}{{5.9}{252}{Display Port Dual Mode Adaptor Helper Functions Reference}{section*.636}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_dual_mode_read}{{5.9}{252}{Display Port Dual Mode Adaptor Helper Functions Reference}{section*.637}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_dual_mode_write}{{5.9}{253}{Display Port Dual Mode Adaptor Helper Functions Reference}{section*.638}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_dual_mode_detect}{{5.9}{253}{Display Port Dual Mode Adaptor Helper Functions Reference}{section*.639}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_dual_mode_max_tmds_clock}{{5.9}{253}{Display Port Dual Mode Adaptor Helper Functions Reference}{section*.640}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_dual_mode_get_tmds_output}{{5.9}{254}{Display Port Dual Mode Adaptor Helper Functions Reference}{section*.641}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_dual_mode_set_tmds_output}{{5.9}{254}{Display Port Dual Mode Adaptor Helper Functions Reference}{section*.642}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_get_dual_mode_type_name}{{5.9}{254}{Display Port Dual Mode Adaptor Helper Functions Reference}{section*.643}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_lspcon_get_mode}{{5.9}{254}{Display Port Dual Mode Adaptor Helper Functions Reference}{section*.644}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_lspcon_set_mode}{{5.9}{255}{Display Port Dual Mode Adaptor Helper Functions Reference}{section*.645}{}}
\@writefile{toc}{\contentsline {section}{\numberline {5.10}Display Port MST Helper Functions Reference}{255}{section.5.10}}
\newlabel{gpu/drm-kms-helpers:display-port-mst-helper-functions-reference}{{5.10}{255}{Display Port MST Helper Functions Reference}{section.5.10}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_vcpi}{{5.10}{255}{Display Port MST Helper Functions Reference}{section*.646}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_mst_port}{{5.10}{255}{Display Port MST Helper Functions Reference}{section*.647}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_mst_branch}{{5.10}{256}{Display Port MST Helper Functions Reference}{section*.648}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_mst_topology_mgr}{{5.10}{257}{Display Port MST Helper Functions Reference}{section*.649}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_update_payload_part1}{{5.10}{259}{Display Port MST Helper Functions Reference}{section*.650}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_update_payload_part2}{{5.10}{259}{Display Port MST Helper Functions Reference}{section*.651}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_mst_topology_mgr_set_mst}{{5.10}{259}{Display Port MST Helper Functions Reference}{section*.652}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_mst_topology_mgr_suspend}{{5.10}{259}{Display Port MST Helper Functions Reference}{section*.653}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_mst_topology_mgr_resume}{{5.10}{259}{Display Port MST Helper Functions Reference}{section*.654}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_mst_hpd_irq}{{5.10}{259}{Display Port MST Helper Functions Reference}{section*.655}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_mst_detect_port}{{5.10}{260}{Display Port MST Helper Functions Reference}{section*.656}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_mst_port_has_audio}{{5.10}{260}{Display Port MST Helper Functions Reference}{section*.657}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_mst_get_edid}{{5.10}{260}{Display Port MST Helper Functions Reference}{section*.658}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_find_vcpi_slots}{{5.10}{260}{Display Port MST Helper Functions Reference}{section*.659}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_atomic_find_vcpi_slots}{{5.10}{261}{Display Port MST Helper Functions Reference}{section*.660}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_atomic_release_vcpi_slots}{{5.10}{261}{Display Port MST Helper Functions Reference}{section*.661}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_mst_allocate_vcpi}{{5.10}{261}{Display Port MST Helper Functions Reference}{section*.662}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_mst_reset_vcpi_slots}{{5.10}{261}{Display Port MST Helper Functions Reference}{section*.663}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_mst_deallocate_vcpi}{{5.10}{261}{Display Port MST Helper Functions Reference}{section*.664}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_check_act_status}{{5.10}{261}{Display Port MST Helper Functions Reference}{section*.665}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_calc_pbn_mode}{{5.10}{262}{Display Port MST Helper Functions Reference}{section*.666}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_mst_dump_topology}{{5.10}{262}{Display Port MST Helper Functions Reference}{section*.667}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_atomic_get_mst_topology_state}{{5.10}{262}{Display Port MST Helper Functions Reference}{section*.668}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_mst_topology_mgr_init}{{5.10}{262}{Display Port MST Helper Functions Reference}{section*.669}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_dp_mst_topology_mgr_destroy}{{5.10}{263}{Display Port MST Helper Functions Reference}{section*.670}{}}
\@writefile{toc}{\contentsline {section}{\numberline {5.11}MIPI DSI Helper Functions Reference}{263}{section.5.11}}
\newlabel{gpu/drm-kms-helpers:mipi-dsi-helper-functions-reference}{{5.11}{263}{MIPI DSI Helper Functions Reference}{section.5.11}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_msg}{{5.11}{263}{MIPI DSI Helper Functions Reference}{section*.671}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_packet}{{5.11}{263}{MIPI DSI Helper Functions Reference}{section*.672}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_host_ops}{{5.11}{264}{MIPI DSI Helper Functions Reference}{section*.673}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_host}{{5.11}{264}{MIPI DSI Helper Functions Reference}{section*.674}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_device_info}{{5.11}{264}{MIPI DSI Helper Functions Reference}{section*.675}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_device}{{5.11}{265}{MIPI DSI Helper Functions Reference}{section*.676}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_pixel_format_to_bpp}{{5.11}{265}{MIPI DSI Helper Functions Reference}{section*.677}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_dcs_tear_mode}{{5.11}{265}{MIPI DSI Helper Functions Reference}{section*.678}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_driver}{{5.11}{265}{MIPI DSI Helper Functions Reference}{section*.679}{}}
\newlabel{gpu/drm-kms-helpers:c.of_find_mipi_dsi_device_by_node}{{5.11}{266}{MIPI DSI Helper Functions Reference}{section*.680}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_device_register_full}{{5.11}{266}{MIPI DSI Helper Functions Reference}{section*.681}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_device_unregister}{{5.11}{266}{MIPI DSI Helper Functions Reference}{section*.682}{}}
\newlabel{gpu/drm-kms-helpers:c.of_find_mipi_dsi_host_by_node}{{5.11}{266}{MIPI DSI Helper Functions Reference}{section*.683}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_attach}{{5.11}{266}{MIPI DSI Helper Functions Reference}{section*.684}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_detach}{{5.11}{266}{MIPI DSI Helper Functions Reference}{section*.685}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_packet_format_is_short}{{5.11}{267}{MIPI DSI Helper Functions Reference}{section*.686}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_packet_format_is_long}{{5.11}{267}{MIPI DSI Helper Functions Reference}{section*.687}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_create_packet}{{5.11}{267}{MIPI DSI Helper Functions Reference}{section*.688}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_shutdown_peripheral}{{5.11}{267}{MIPI DSI Helper Functions Reference}{section*.689}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_turn_on_peripheral}{{5.11}{267}{MIPI DSI Helper Functions Reference}{section*.690}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_generic_write}{{5.11}{267}{MIPI DSI Helper Functions Reference}{section*.691}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_generic_read}{{5.11}{268}{MIPI DSI Helper Functions Reference}{section*.692}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_dcs_write_buffer}{{5.11}{268}{MIPI DSI Helper Functions Reference}{section*.693}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_dcs_write}{{5.11}{268}{MIPI DSI Helper Functions Reference}{section*.694}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_dcs_read}{{5.11}{268}{MIPI DSI Helper Functions Reference}{section*.695}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_dcs_nop}{{5.11}{269}{MIPI DSI Helper Functions Reference}{section*.696}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_dcs_soft_reset}{{5.11}{269}{MIPI DSI Helper Functions Reference}{section*.697}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_dcs_get_power_mode}{{5.11}{269}{MIPI DSI Helper Functions Reference}{section*.698}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_dcs_get_pixel_format}{{5.11}{269}{MIPI DSI Helper Functions Reference}{section*.699}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_dcs_enter_sleep_mode}{{5.11}{269}{MIPI DSI Helper Functions Reference}{section*.700}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_dcs_exit_sleep_mode}{{5.11}{269}{MIPI DSI Helper Functions Reference}{section*.701}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_dcs_set_display_off}{{5.11}{270}{MIPI DSI Helper Functions Reference}{section*.702}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_dcs_set_display_on}{{5.11}{270}{MIPI DSI Helper Functions Reference}{section*.703}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_dcs_set_column_address}{{5.11}{270}{MIPI DSI Helper Functions Reference}{section*.704}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_dcs_set_page_address}{{5.11}{270}{MIPI DSI Helper Functions Reference}{section*.705}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_dcs_set_tear_off}{{5.11}{270}{MIPI DSI Helper Functions Reference}{section*.706}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_dcs_set_tear_on}{{5.11}{270}{MIPI DSI Helper Functions Reference}{section*.707}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_dcs_set_pixel_format}{{5.11}{271}{MIPI DSI Helper Functions Reference}{section*.708}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_dcs_set_tear_scanline}{{5.11}{271}{MIPI DSI Helper Functions Reference}{section*.709}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_dcs_set_display_brightness}{{5.11}{271}{MIPI DSI Helper Functions Reference}{section*.710}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_dcs_get_display_brightness}{{5.11}{271}{MIPI DSI Helper Functions Reference}{section*.711}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_driver_register_full}{{5.11}{271}{MIPI DSI Helper Functions Reference}{section*.712}{}}
\newlabel{gpu/drm-kms-helpers:c.mipi_dsi_driver_unregister}{{5.11}{271}{MIPI DSI Helper Functions Reference}{section*.713}{}}
\@writefile{toc}{\contentsline {section}{\numberline {5.12}Output Probing Helper Functions Reference}{272}{section.5.12}}
\newlabel{gpu/drm-kms-helpers:output-probing-helper-functions-reference}{{5.12}{272}{Output Probing Helper Functions Reference}{section.5.12}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_kms_helper_poll_enable}{{5.12}{272}{Output Probing Helper Functions Reference}{section*.714}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_helper_probe_detect}{{5.12}{272}{Output Probing Helper Functions Reference}{section*.715}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_helper_probe_single_connector_modes}{{5.12}{272}{Output Probing Helper Functions Reference}{section*.716}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_kms_helper_hotplug_event}{{5.12}{273}{Output Probing Helper Functions Reference}{section*.717}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_kms_helper_is_poll_worker}{{5.12}{273}{Output Probing Helper Functions Reference}{section*.718}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_kms_helper_poll_disable}{{5.12}{274}{Output Probing Helper Functions Reference}{section*.719}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_kms_helper_poll_init}{{5.12}{274}{Output Probing Helper Functions Reference}{section*.720}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_kms_helper_poll_fini}{{5.12}{274}{Output Probing Helper Functions Reference}{section*.721}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_helper_hpd_irq_event}{{5.12}{274}{Output Probing Helper Functions Reference}{section*.722}{}}
\@writefile{toc}{\contentsline {section}{\numberline {5.13}EDID Helper Functions Reference}{275}{section.5.13}}
\newlabel{gpu/drm-kms-helpers:edid-helper-functions-reference}{{5.13}{275}{EDID Helper Functions Reference}{section.5.13}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_eld_mnl}{{5.13}{275}{EDID Helper Functions Reference}{section*.723}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_eld_sad}{{5.13}{275}{EDID Helper Functions Reference}{section*.724}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_eld_sad_count}{{5.13}{275}{EDID Helper Functions Reference}{section*.725}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_eld_calc_baseline_block_size}{{5.13}{275}{EDID Helper Functions Reference}{section*.726}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_eld_size}{{5.13}{275}{EDID Helper Functions Reference}{section*.727}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_eld_get_spk_alloc}{{5.13}{275}{EDID Helper Functions Reference}{section*.728}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_eld_get_conn_type}{{5.13}{276}{EDID Helper Functions Reference}{section*.729}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_edid_header_is_valid}{{5.13}{276}{EDID Helper Functions Reference}{section*.730}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_edid_block_valid}{{5.13}{276}{EDID Helper Functions Reference}{section*.731}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_edid_is_valid}{{5.13}{276}{EDID Helper Functions Reference}{section*.732}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_do_get_edid}{{5.13}{276}{EDID Helper Functions Reference}{section*.733}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_probe_ddc}{{5.13}{277}{EDID Helper Functions Reference}{section*.734}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_get_edid}{{5.13}{277}{EDID Helper Functions Reference}{section*.735}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_get_edid_switcheroo}{{5.13}{277}{EDID Helper Functions Reference}{section*.736}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_edid_duplicate}{{5.13}{277}{EDID Helper Functions Reference}{section*.737}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_match_cea_mode}{{5.13}{278}{EDID Helper Functions Reference}{section*.738}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_get_cea_aspect_ratio}{{5.13}{278}{EDID Helper Functions Reference}{section*.739}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_edid_get_monitor_name}{{5.13}{278}{EDID Helper Functions Reference}{section*.740}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_edid_to_sad}{{5.13}{278}{EDID Helper Functions Reference}{section*.741}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_edid_to_speaker_allocation}{{5.13}{278}{EDID Helper Functions Reference}{section*.742}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_av_sync_delay}{{5.13}{279}{EDID Helper Functions Reference}{section*.743}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_detect_hdmi_monitor}{{5.13}{279}{EDID Helper Functions Reference}{section*.744}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_detect_monitor_audio}{{5.13}{279}{EDID Helper Functions Reference}{section*.745}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_rgb_quant_range_selectable}{{5.13}{279}{EDID Helper Functions Reference}{section*.746}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_default_rgb_quant_range}{{5.13}{279}{EDID Helper Functions Reference}{section*.747}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_add_edid_modes}{{5.13}{280}{EDID Helper Functions Reference}{section*.748}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_add_modes_noedid}{{5.13}{280}{EDID Helper Functions Reference}{section*.749}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_set_preferred_mode}{{5.13}{280}{EDID Helper Functions Reference}{section*.750}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_hdmi_avi_infoframe_from_display_mode}{{5.13}{280}{EDID Helper Functions Reference}{section*.751}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_hdmi_avi_infoframe_quant_range}{{5.13}{281}{EDID Helper Functions Reference}{section*.752}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_hdmi_vendor_infoframe_from_display_mode}{{5.13}{281}{EDID Helper Functions Reference}{section*.753}{}}
\@writefile{toc}{\contentsline {section}{\numberline {5.14}SCDC Helper Functions Reference}{281}{section.5.14}}
\newlabel{gpu/drm-kms-helpers:scdc-helper-functions-reference}{{5.14}{281}{SCDC Helper Functions Reference}{section.5.14}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_scdc_readb}{{5.14}{281}{SCDC Helper Functions Reference}{section*.754}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_scdc_writeb}{{5.14}{282}{SCDC Helper Functions Reference}{section*.755}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_scdc_read}{{5.14}{282}{SCDC Helper Functions Reference}{section*.756}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_scdc_write}{{5.14}{282}{SCDC Helper Functions Reference}{section*.757}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_scdc_get_scrambling_status}{{5.14}{282}{SCDC Helper Functions Reference}{section*.758}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_scdc_set_scrambling}{{5.14}{283}{SCDC Helper Functions Reference}{section*.759}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_scdc_set_high_tmds_clock_ratio}{{5.14}{283}{SCDC Helper Functions Reference}{section*.760}{}}
\@writefile{toc}{\contentsline {section}{\numberline {5.15}Rectangle Utilities Reference}{283}{section.5.15}}
\newlabel{gpu/drm-kms-helpers:rectangle-utilities-reference}{{5.15}{283}{Rectangle Utilities Reference}{section.5.15}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_rect}{{5.15}{283}{Rectangle Utilities Reference}{section*.761}{}}
\newlabel{gpu/drm-kms-helpers:c.DRM_RECT_FMT}{{5.15}{284}{Rectangle Utilities Reference}{section*.762}{}}
\newlabel{gpu/drm-kms-helpers:c.DRM_RECT_ARG}{{5.15}{284}{Rectangle Utilities Reference}{section*.763}{}}
\newlabel{gpu/drm-kms-helpers:c.DRM_RECT_FP_FMT}{{5.15}{284}{Rectangle Utilities Reference}{section*.764}{}}
\newlabel{gpu/drm-kms-helpers:c.DRM_RECT_FP_ARG}{{5.15}{284}{Rectangle Utilities Reference}{section*.765}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_rect_adjust_size}{{5.15}{284}{Rectangle Utilities Reference}{section*.766}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_rect_translate}{{5.15}{284}{Rectangle Utilities Reference}{section*.767}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_rect_downscale}{{5.15}{285}{Rectangle Utilities Reference}{section*.768}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_rect_width}{{5.15}{285}{Rectangle Utilities Reference}{section*.769}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_rect_height}{{5.15}{285}{Rectangle Utilities Reference}{section*.770}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_rect_visible}{{5.15}{285}{Rectangle Utilities Reference}{section*.771}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_rect_equals}{{5.15}{285}{Rectangle Utilities Reference}{section*.772}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_rect_intersect}{{5.15}{285}{Rectangle Utilities Reference}{section*.773}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_rect_clip_scaled}{{5.15}{286}{Rectangle Utilities Reference}{section*.774}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_rect_calc_hscale}{{5.15}{286}{Rectangle Utilities Reference}{section*.775}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_rect_calc_vscale}{{5.15}{286}{Rectangle Utilities Reference}{section*.776}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_rect_calc_hscale_relaxed}{{5.15}{287}{Rectangle Utilities Reference}{section*.777}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_rect_calc_vscale_relaxed}{{5.15}{287}{Rectangle Utilities Reference}{section*.778}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_rect_debug_print}{{5.15}{287}{Rectangle Utilities Reference}{section*.779}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_rect_rotate}{{5.15}{287}{Rectangle Utilities Reference}{section*.780}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_rect_rotate_inv}{{5.15}{288}{Rectangle Utilities Reference}{section*.781}{}}
\@writefile{toc}{\contentsline {section}{\numberline {5.16}HDMI Infoframes Helper Reference}{288}{section.5.16}}
\newlabel{gpu/drm-kms-helpers:hdmi-infoframes-helper-reference}{{5.16}{288}{HDMI Infoframes Helper Reference}{section.5.16}{}}
\newlabel{gpu/drm-kms-helpers:c.hdmi_infoframe}{{5.16}{288}{HDMI Infoframes Helper Reference}{section*.782}{}}
\newlabel{gpu/drm-kms-helpers:c.hdmi_avi_infoframe_init}{{5.16}{289}{HDMI Infoframes Helper Reference}{section*.783}{}}
\newlabel{gpu/drm-kms-helpers:c.hdmi_avi_infoframe_pack}{{5.16}{289}{HDMI Infoframes Helper Reference}{section*.784}{}}
\newlabel{gpu/drm-kms-helpers:c.hdmi_spd_infoframe_init}{{5.16}{289}{HDMI Infoframes Helper Reference}{section*.785}{}}
\newlabel{gpu/drm-kms-helpers:c.hdmi_spd_infoframe_pack}{{5.16}{289}{HDMI Infoframes Helper Reference}{section*.786}{}}
\newlabel{gpu/drm-kms-helpers:c.hdmi_audio_infoframe_init}{{5.16}{289}{HDMI Infoframes Helper Reference}{section*.787}{}}
\newlabel{gpu/drm-kms-helpers:c.hdmi_audio_infoframe_pack}{{5.16}{290}{HDMI Infoframes Helper Reference}{section*.788}{}}
\newlabel{gpu/drm-kms-helpers:c.hdmi_vendor_infoframe_init}{{5.16}{290}{HDMI Infoframes Helper Reference}{section*.789}{}}
\newlabel{gpu/drm-kms-helpers:c.hdmi_vendor_infoframe_pack}{{5.16}{290}{HDMI Infoframes Helper Reference}{section*.790}{}}
\newlabel{gpu/drm-kms-helpers:c.hdmi_infoframe_pack}{{5.16}{290}{HDMI Infoframes Helper Reference}{section*.791}{}}
\newlabel{gpu/drm-kms-helpers:c.hdmi_infoframe_log}{{5.16}{291}{HDMI Infoframes Helper Reference}{section*.792}{}}
\newlabel{gpu/drm-kms-helpers:c.hdmi_infoframe_unpack}{{5.16}{291}{HDMI Infoframes Helper Reference}{section*.793}{}}
\@writefile{toc}{\contentsline {section}{\numberline {5.17}Flip-work Helper Reference}{291}{section.5.17}}
\newlabel{gpu/drm-kms-helpers:flip-work-helper-reference}{{5.17}{291}{Flip-work Helper Reference}{section.5.17}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_flip_task}{{5.17}{291}{Flip-work Helper Reference}{section*.794}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_flip_work}{{5.17}{291}{Flip-work Helper Reference}{section*.795}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_flip_work_allocate_task}{{5.17}{292}{Flip-work Helper Reference}{section*.796}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_flip_work_queue_task}{{5.17}{292}{Flip-work Helper Reference}{section*.797}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_flip_work_queue}{{5.17}{292}{Flip-work Helper Reference}{section*.798}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_flip_work_commit}{{5.17}{292}{Flip-work Helper Reference}{section*.799}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_flip_work_init}{{5.17}{292}{Flip-work Helper Reference}{section*.800}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_flip_work_cleanup}{{5.17}{293}{Flip-work Helper Reference}{section*.801}{}}
\@writefile{toc}{\contentsline {section}{\numberline {5.18}Auxiliary Modeset Helpers}{293}{section.5.18}}
\newlabel{gpu/drm-kms-helpers:auxiliary-modeset-helpers}{{5.18}{293}{Auxiliary Modeset Helpers}{section.5.18}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_helper_move_panel_connectors_to_head}{{5.18}{293}{Auxiliary Modeset Helpers}{section*.802}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_helper_mode_fill_fb_struct}{{5.18}{293}{Auxiliary Modeset Helpers}{section*.803}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_crtc_init}{{5.18}{293}{Auxiliary Modeset Helpers}{section*.804}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_mode_config_helper_suspend}{{5.18}{294}{Auxiliary Modeset Helpers}{section*.805}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_mode_config_helper_resume}{{5.18}{294}{Auxiliary Modeset Helpers}{section*.806}{}}
\@writefile{toc}{\contentsline {section}{\numberline {5.19}Framebuffer GEM Helper Reference}{294}{section.5.19}}
\newlabel{gpu/drm-kms-helpers:framebuffer-gem-helper-reference}{{5.19}{294}{Framebuffer GEM Helper Reference}{section.5.19}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_gem_fb_get_obj}{{5.19}{294}{Framebuffer GEM Helper Reference}{section*.807}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_gem_fb_destroy}{{5.19}{294}{Framebuffer GEM Helper Reference}{section*.808}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_gem_fb_create_handle}{{5.19}{295}{Framebuffer GEM Helper Reference}{section*.809}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_gem_fb_create_with_funcs}{{5.19}{295}{Framebuffer GEM Helper Reference}{section*.810}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_gem_fb_create}{{5.19}{295}{Framebuffer GEM Helper Reference}{section*.811}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_gem_fb_prepare_fb}{{5.19}{296}{Framebuffer GEM Helper Reference}{section*.812}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_gem_fbdev_fb_create}{{5.19}{296}{Framebuffer GEM Helper Reference}{section*.813}{}}
\@writefile{toc}{\contentsline {section}{\numberline {5.20}Legacy Plane Helper Reference}{297}{section.5.20}}
\newlabel{gpu/drm-kms-helpers:legacy-plane-helper-reference}{{5.20}{297}{Legacy Plane Helper Reference}{section.5.20}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_plane_helper_check_update}{{5.20}{297}{Legacy Plane Helper Reference}{section*.814}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_primary_helper_update}{{5.20}{297}{Legacy Plane Helper Reference}{section*.815}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_primary_helper_disable}{{5.20}{298}{Legacy Plane Helper Reference}{section*.816}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_primary_helper_destroy}{{5.20}{299}{Legacy Plane Helper Reference}{section*.817}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_plane_helper_update}{{5.20}{299}{Legacy Plane Helper Reference}{section*.818}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_plane_helper_disable}{{5.20}{299}{Legacy Plane Helper Reference}{section*.819}{}}
\@writefile{toc}{\contentsline {section}{\numberline {5.21}Legacy CRTC/Modeset Helper Functions Reference}{300}{section.5.21}}
\newlabel{gpu/drm-kms-helpers:legacy-crtc-modeset-helper-functions-reference}{{5.21}{300}{Legacy CRTC/Modeset Helper Functions Reference}{section.5.21}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_helper_encoder_in_use}{{5.21}{300}{Legacy CRTC/Modeset Helper Functions Reference}{section*.820}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_helper_crtc_in_use}{{5.21}{300}{Legacy CRTC/Modeset Helper Functions Reference}{section*.821}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_helper_disable_unused_functions}{{5.21}{300}{Legacy CRTC/Modeset Helper Functions Reference}{section*.822}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_crtc_helper_set_mode}{{5.21}{301}{Legacy CRTC/Modeset Helper Functions Reference}{section*.823}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_crtc_helper_set_config}{{5.21}{301}{Legacy CRTC/Modeset Helper Functions Reference}{section*.824}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_helper_connector_dpms}{{5.21}{302}{Legacy CRTC/Modeset Helper Functions Reference}{section*.825}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_helper_resume_force_mode}{{5.21}{302}{Legacy CRTC/Modeset Helper Functions Reference}{section*.826}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_helper_crtc_mode_set}{{5.21}{302}{Legacy CRTC/Modeset Helper Functions Reference}{section*.827}{}}
\newlabel{gpu/drm-kms-helpers:c.drm_helper_crtc_mode_set_base}{{5.21}{303}{Legacy CRTC/Modeset Helper Functions Reference}{section*.828}{}}
\@writefile{toc}{\contentsline {chapter}{\numberline {6}Userland interfaces}{305}{chapter.6}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{loliteral-block}{\addvspace {10\p@ }}
\newlabel{gpu/drm-uapi:userland-interfaces}{{6}{305}{Userland interfaces}{chapter.6}{}}
\newlabel{gpu/drm-uapi::doc}{{6}{305}{Userland interfaces}{chapter.6}{}}
\@writefile{toc}{\contentsline {section}{\numberline {6.1}libdrm Device Lookup}{305}{section.6.1}}
\newlabel{gpu/drm-uapi:libdrm-device-lookup}{{6.1}{305}{libdrm Device Lookup}{section.6.1}{}}
\@writefile{toc}{\contentsline {section}{\numberline {6.2}Primary Nodes, DRM Master and Authentication}{306}{section.6.2}}
\newlabel{gpu/drm-uapi:drm-primary-node}{{6.2}{306}{Primary Nodes, DRM Master and Authentication}{section.6.2}{}}
\newlabel{gpu/drm-uapi:primary-nodes-drm-master-and-authentication}{{6.2}{306}{Primary Nodes, DRM Master and Authentication}{section.6.2}{}}
\newlabel{gpu/drm-uapi:c.drm_is_current_master}{{6.2}{306}{Primary Nodes, DRM Master and Authentication}{section*.829}{}}
\newlabel{gpu/drm-uapi:c.drm_master_get}{{6.2}{306}{Primary Nodes, DRM Master and Authentication}{section*.830}{}}
\newlabel{gpu/drm-uapi:c.drm_master_put}{{6.2}{306}{Primary Nodes, DRM Master and Authentication}{section*.831}{}}
\newlabel{gpu/drm-uapi:c.drm_master}{{6.2}{307}{Primary Nodes, DRM Master and Authentication}{section*.832}{}}
\@writefile{toc}{\contentsline {section}{\numberline {6.3}Open-Source Userspace Requirements}{307}{section.6.3}}
\newlabel{gpu/drm-uapi:open-source-userspace-requirements}{{6.3}{307}{Open-Source Userspace Requirements}{section.6.3}{}}
\@writefile{toc}{\contentsline {section}{\numberline {6.4}Render nodes}{308}{section.6.4}}
\newlabel{gpu/drm-uapi:render-nodes}{{6.4}{308}{Render nodes}{section.6.4}{}}
\newlabel{gpu/drm-uapi:drm-render-node}{{6.4}{308}{Render nodes}{section.6.4}{}}
\@writefile{toc}{\contentsline {section}{\numberline {6.5}IOCTL Support on Device Nodes}{309}{section.6.5}}
\newlabel{gpu/drm-uapi:ioctl-support-on-device-nodes}{{6.5}{309}{IOCTL Support on Device Nodes}{section.6.5}{}}
\newlabel{gpu/drm-uapi:drm-driver-ioctl}{{6.5}{309}{IOCTL Support on Device Nodes}{section.6.5}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {6.5.1}Recommended IOCTL Return Values}{310}{subsection.6.5.1}}
\newlabel{gpu/drm-uapi:recommended-ioctl-return-values}{{6.5.1}{310}{Recommended IOCTL Return Values}{subsection.6.5.1}{}}
\newlabel{gpu/drm-uapi:c.drm_ioctl_t}{{6.5.1}{310}{Recommended IOCTL Return Values}{section*.833}{}}
\newlabel{gpu/drm-uapi:c.drm_ioctl_compat_t}{{6.5.1}{310}{Recommended IOCTL Return Values}{section*.834}{}}
\newlabel{gpu/drm-uapi:c.drm_ioctl_flags}{{6.5.1}{310}{Recommended IOCTL Return Values}{section*.835}{}}
\newlabel{gpu/drm-uapi:c.drm_ioctl_desc}{{6.5.1}{311}{Recommended IOCTL Return Values}{section*.836}{}}
\newlabel{gpu/drm-uapi:c.DRM_IOCTL_DEF_DRV}{{6.5.1}{311}{Recommended IOCTL Return Values}{section*.837}{}}
\newlabel{gpu/drm-uapi:c.drm_noop}{{6.5.1}{311}{Recommended IOCTL Return Values}{section*.838}{}}
\newlabel{gpu/drm-uapi:c.drm_invalid_op}{{6.5.1}{312}{Recommended IOCTL Return Values}{section*.839}{}}
\newlabel{gpu/drm-uapi:c.drm_ioctl_permit}{{6.5.1}{312}{Recommended IOCTL Return Values}{section*.840}{}}
\newlabel{gpu/drm-uapi:c.drm_ioctl}{{6.5.1}{312}{Recommended IOCTL Return Values}{section*.841}{}}
\newlabel{gpu/drm-uapi:c.drm_compat_ioctl}{{6.5.1}{313}{Recommended IOCTL Return Values}{section*.842}{}}
\@writefile{toc}{\contentsline {section}{\numberline {6.6}Testing and validation}{313}{section.6.6}}
\newlabel{gpu/drm-uapi:testing-and-validation}{{6.6}{313}{Testing and validation}{section.6.6}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {6.6.1}Validating changes with IGT}{313}{subsection.6.6.1}}
\newlabel{gpu/drm-uapi:validating-changes-with-igt}{{6.6.1}{313}{Validating changes with IGT}{subsection.6.6.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {6.6.2}Display CRC Support}{314}{subsection.6.6.2}}
\newlabel{gpu/drm-uapi:display-crc-support}{{6.6.2}{314}{Display CRC Support}{subsection.6.6.2}{}}
\newlabel{gpu/drm-uapi:c.drm_crtc_add_crc_entry}{{6.6.2}{314}{Display CRC Support}{section*.843}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {6.6.3}Debugfs Support}{314}{subsection.6.6.3}}
\newlabel{gpu/drm-uapi:debugfs-support}{{6.6.3}{314}{Debugfs Support}{subsection.6.6.3}{}}
\newlabel{gpu/drm-uapi:c.drm_info_list}{{6.6.3}{314}{Debugfs Support}{section*.844}{}}
\newlabel{gpu/drm-uapi:c.drm_info_node}{{6.6.3}{315}{Debugfs Support}{section*.845}{}}
\newlabel{gpu/drm-uapi:c.drm_debugfs_create_files}{{6.6.3}{315}{Debugfs Support}{section*.846}{}}
\@writefile{toc}{\contentsline {section}{\numberline {6.7}Sysfs Support}{316}{section.6.7}}
\newlabel{gpu/drm-uapi:sysfs-support}{{6.7}{316}{Sysfs Support}{section.6.7}{}}
\newlabel{gpu/drm-uapi:c.drm_sysfs_hotplug_event}{{6.7}{316}{Sysfs Support}{section*.847}{}}
\newlabel{gpu/drm-uapi:c.drm_class_device_register}{{6.7}{316}{Sysfs Support}{section*.848}{}}
\newlabel{gpu/drm-uapi:c.drm_class_device_unregister}{{6.7}{316}{Sysfs Support}{section*.849}{}}
\@writefile{toc}{\contentsline {section}{\numberline {6.8}VBlank event handling}{316}{section.6.8}}
\newlabel{gpu/drm-uapi:vblank-event-handling}{{6.8}{316}{VBlank event handling}{section.6.8}{}}
\@writefile{toc}{\contentsline {chapter}{\numberline {7}drm/i915 Intel GFX Driver}{317}{chapter.7}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{loliteral-block}{\addvspace {10\p@ }}
\newlabel{gpu/i915:drm-i915-intel-gfx-driver}{{7}{317}{drm/i915 Intel GFX Driver}{chapter.7}{}}
\newlabel{gpu/i915::doc}{{7}{317}{drm/i915 Intel GFX Driver}{chapter.7}{}}
\@writefile{toc}{\contentsline {section}{\numberline {7.1}Core Driver Infrastructure}{317}{section.7.1}}
\newlabel{gpu/i915:core-driver-infrastructure}{{7.1}{317}{Core Driver Infrastructure}{section.7.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.1.1}Runtime Power Management}{317}{subsection.7.1.1}}
\newlabel{gpu/i915:runtime-power-management}{{7.1.1}{317}{Runtime Power Management}{subsection.7.1.1}{}}
\newlabel{gpu/i915:c.__intel_display_power_is_enabled}{{7.1.1}{317}{Runtime Power Management}{section*.850}{}}
\newlabel{gpu/i915:c.intel_display_power_is_enabled}{{7.1.1}{317}{Runtime Power Management}{section*.851}{}}
\newlabel{gpu/i915:c.intel_display_set_init_power}{{7.1.1}{318}{Runtime Power Management}{section*.852}{}}
\newlabel{gpu/i915:c.intel_display_power_get}{{7.1.1}{318}{Runtime Power Management}{section*.853}{}}
\newlabel{gpu/i915:c.intel_display_power_get_if_enabled}{{7.1.1}{318}{Runtime Power Management}{section*.854}{}}
\newlabel{gpu/i915:c.intel_display_power_put}{{7.1.1}{318}{Runtime Power Management}{section*.855}{}}
\newlabel{gpu/i915:c.intel_power_domains_init}{{7.1.1}{319}{Runtime Power Management}{section*.856}{}}
\newlabel{gpu/i915:c.intel_power_domains_fini}{{7.1.1}{319}{Runtime Power Management}{section*.857}{}}
\newlabel{gpu/i915:c.intel_power_domains_init_hw}{{7.1.1}{319}{Runtime Power Management}{section*.858}{}}
\newlabel{gpu/i915:c.intel_power_domains_suspend}{{7.1.1}{319}{Runtime Power Management}{section*.859}{}}
\newlabel{gpu/i915:c.intel_power_domains_verify_state}{{7.1.1}{319}{Runtime Power Management}{section*.860}{}}
\newlabel{gpu/i915:c.intel_runtime_pm_get}{{7.1.1}{320}{Runtime Power Management}{section*.861}{}}
\newlabel{gpu/i915:c.intel_runtime_pm_get_if_in_use}{{7.1.1}{320}{Runtime Power Management}{section*.862}{}}
\newlabel{gpu/i915:c.intel_runtime_pm_get_noresume}{{7.1.1}{320}{Runtime Power Management}{section*.863}{}}
\newlabel{gpu/i915:c.intel_runtime_pm_put}{{7.1.1}{320}{Runtime Power Management}{section*.864}{}}
\newlabel{gpu/i915:c.intel_runtime_pm_enable}{{7.1.1}{320}{Runtime Power Management}{section*.865}{}}
\newlabel{gpu/i915:c.intel_uncore_forcewake_get}{{7.1.1}{321}{Runtime Power Management}{section*.866}{}}
\newlabel{gpu/i915:c.intel_uncore_forcewake_user_get}{{7.1.1}{321}{Runtime Power Management}{section*.867}{}}
\newlabel{gpu/i915:c.intel_uncore_forcewake_user_put}{{7.1.1}{321}{Runtime Power Management}{section*.868}{}}
\newlabel{gpu/i915:c.intel_uncore_forcewake_get__locked}{{7.1.1}{321}{Runtime Power Management}{section*.869}{}}
\newlabel{gpu/i915:c.intel_uncore_forcewake_put}{{7.1.1}{321}{Runtime Power Management}{section*.870}{}}
\newlabel{gpu/i915:c.intel_uncore_forcewake_put__locked}{{7.1.1}{322}{Runtime Power Management}{section*.871}{}}
\newlabel{gpu/i915:c.gen6_reset_engines}{{7.1.1}{322}{Runtime Power Management}{section*.872}{}}
\newlabel{gpu/i915:c.__intel_wait_for_register_fw}{{7.1.1}{322}{Runtime Power Management}{section*.873}{}}
\newlabel{gpu/i915:c.intel_wait_for_register}{{7.1.1}{323}{Runtime Power Management}{section*.874}{}}
\newlabel{gpu/i915:c.intel_uncore_forcewake_for_reg}{{7.1.1}{323}{Runtime Power Management}{section*.875}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.1.2}Interrupt Handling}{323}{subsection.7.1.2}}
\newlabel{gpu/i915:interrupt-handling}{{7.1.2}{323}{Interrupt Handling}{subsection.7.1.2}{}}
\newlabel{gpu/i915:c.intel_irq_init}{{7.1.2}{323}{Interrupt Handling}{section*.876}{}}
\newlabel{gpu/i915:c.intel_runtime_pm_disable_interrupts}{{7.1.2}{324}{Interrupt Handling}{section*.877}{}}
\newlabel{gpu/i915:c.intel_runtime_pm_enable_interrupts}{{7.1.2}{324}{Interrupt Handling}{section*.878}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.1.3}Intel GVT-g Guest Support(vGPU)}{324}{subsection.7.1.3}}
\newlabel{gpu/i915:intel-gvt-g-guest-support-vgpu}{{7.1.3}{324}{Intel GVT-g Guest Support(vGPU)}{subsection.7.1.3}{}}
\newlabel{gpu/i915:c.i915_check_vgpu}{{7.1.3}{324}{Intel GVT-g Guest Support(vGPU)}{section*.879}{}}
\newlabel{gpu/i915:c.intel_vgt_deballoon}{{7.1.3}{324}{Intel GVT-g Guest Support(vGPU)}{section*.880}{}}
\newlabel{gpu/i915:c.intel_vgt_balloon}{{7.1.3}{325}{Intel GVT-g Guest Support(vGPU)}{section*.881}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.1.4}Intel GVT-g Host Support(vGPU device model)}{325}{subsection.7.1.4}}
\newlabel{gpu/i915:intel-gvt-g-host-support-vgpu-device-model}{{7.1.4}{325}{Intel GVT-g Host Support(vGPU device model)}{subsection.7.1.4}{}}
\newlabel{gpu/i915:c.intel_gvt_sanitize_options}{{7.1.4}{325}{Intel GVT-g Host Support(vGPU device model)}{section*.882}{}}
\newlabel{gpu/i915:c.intel_gvt_init}{{7.1.4}{326}{Intel GVT-g Host Support(vGPU device model)}{section*.883}{}}
\newlabel{gpu/i915:c.intel_gvt_cleanup}{{7.1.4}{326}{Intel GVT-g Host Support(vGPU device model)}{section*.884}{}}
\@writefile{toc}{\contentsline {section}{\numberline {7.2}Display Hardware Handling}{326}{section.7.2}}
\newlabel{gpu/i915:display-hardware-handling}{{7.2}{326}{Display Hardware Handling}{section.7.2}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.2.1}Mode Setting Infrastructure}{326}{subsection.7.2.1}}
\newlabel{gpu/i915:mode-setting-infrastructure}{{7.2.1}{326}{Mode Setting Infrastructure}{subsection.7.2.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.2.2}Frontbuffer Tracking}{326}{subsection.7.2.2}}
\newlabel{gpu/i915:frontbuffer-tracking}{{7.2.2}{326}{Frontbuffer Tracking}{subsection.7.2.2}{}}
\newlabel{gpu/i915:c.intel_fb_obj_invalidate}{{7.2.2}{327}{Frontbuffer Tracking}{section*.885}{}}
\newlabel{gpu/i915:c.intel_fb_obj_flush}{{7.2.2}{327}{Frontbuffer Tracking}{section*.886}{}}
\newlabel{gpu/i915:c.intel_frontbuffer_flush}{{7.2.2}{327}{Frontbuffer Tracking}{section*.887}{}}
\newlabel{gpu/i915:c.intel_frontbuffer_flip_prepare}{{7.2.2}{327}{Frontbuffer Tracking}{section*.888}{}}
\newlabel{gpu/i915:c.intel_frontbuffer_flip_complete}{{7.2.2}{328}{Frontbuffer Tracking}{section*.889}{}}
\newlabel{gpu/i915:c.intel_frontbuffer_flip}{{7.2.2}{328}{Frontbuffer Tracking}{section*.890}{}}
\newlabel{gpu/i915:c.i915_gem_track_fb}{{7.2.2}{328}{Frontbuffer Tracking}{section*.891}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.2.3}Display FIFO Underrun Reporting}{328}{subsection.7.2.3}}
\newlabel{gpu/i915:display-fifo-underrun-reporting}{{7.2.3}{328}{Display FIFO Underrun Reporting}{subsection.7.2.3}{}}
\newlabel{gpu/i915:c.intel_set_cpu_fifo_underrun_reporting}{{7.2.3}{329}{Display FIFO Underrun Reporting}{section*.892}{}}
\newlabel{gpu/i915:c.intel_set_pch_fifo_underrun_reporting}{{7.2.3}{329}{Display FIFO Underrun Reporting}{section*.893}{}}
\newlabel{gpu/i915:c.intel_cpu_fifo_underrun_irq_handler}{{7.2.3}{329}{Display FIFO Underrun Reporting}{section*.894}{}}
\newlabel{gpu/i915:c.intel_pch_fifo_underrun_irq_handler}{{7.2.3}{329}{Display FIFO Underrun Reporting}{section*.895}{}}
\newlabel{gpu/i915:c.intel_check_cpu_fifo_underruns}{{7.2.3}{330}{Display FIFO Underrun Reporting}{section*.896}{}}
\newlabel{gpu/i915:c.intel_check_pch_fifo_underruns}{{7.2.3}{330}{Display FIFO Underrun Reporting}{section*.897}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.2.4}Plane Configuration}{330}{subsection.7.2.4}}
\newlabel{gpu/i915:plane-configuration}{{7.2.4}{330}{Plane Configuration}{subsection.7.2.4}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.2.5}Atomic Plane Helpers}{330}{subsection.7.2.5}}
\newlabel{gpu/i915:atomic-plane-helpers}{{7.2.5}{330}{Atomic Plane Helpers}{subsection.7.2.5}{}}
\newlabel{gpu/i915:c.intel_create_plane_state}{{7.2.5}{330}{Atomic Plane Helpers}{section*.898}{}}
\newlabel{gpu/i915:c.intel_plane_duplicate_state}{{7.2.5}{330}{Atomic Plane Helpers}{section*.899}{}}
\newlabel{gpu/i915:c.intel_plane_destroy_state}{{7.2.5}{331}{Atomic Plane Helpers}{section*.900}{}}
\newlabel{gpu/i915:c.intel_plane_atomic_get_property}{{7.2.5}{331}{Atomic Plane Helpers}{section*.901}{}}
\newlabel{gpu/i915:c.intel_plane_atomic_set_property}{{7.2.5}{331}{Atomic Plane Helpers}{section*.902}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.2.6}Output Probing}{331}{subsection.7.2.6}}
\newlabel{gpu/i915:output-probing}{{7.2.6}{331}{Output Probing}{subsection.7.2.6}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.2.7}Hotplug}{332}{subsection.7.2.7}}
\newlabel{gpu/i915:hotplug}{{7.2.7}{332}{Hotplug}{subsection.7.2.7}{}}
\newlabel{gpu/i915:c.intel_hpd_pin_to_port}{{7.2.7}{332}{Hotplug}{section*.903}{}}
\newlabel{gpu/i915:c.intel_hpd_pin}{{7.2.7}{332}{Hotplug}{section*.904}{}}
\newlabel{gpu/i915:c.intel_hpd_irq_storm_detect}{{7.2.7}{332}{Hotplug}{section*.905}{}}
\newlabel{gpu/i915:c.intel_hpd_irq_handler}{{7.2.7}{333}{Hotplug}{section*.906}{}}
\newlabel{gpu/i915:c.intel_hpd_init}{{7.2.7}{333}{Hotplug}{section*.907}{}}
\newlabel{gpu/i915:c.intel_hpd_poll_init}{{7.2.7}{333}{Hotplug}{section*.908}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.2.8}High Definition Audio}{334}{subsection.7.2.8}}
\newlabel{gpu/i915:high-definition-audio}{{7.2.8}{334}{High Definition Audio}{subsection.7.2.8}{}}
\newlabel{gpu/i915:c.intel_audio_codec_enable}{{7.2.8}{334}{High Definition Audio}{section*.909}{}}
\newlabel{gpu/i915:c.intel_audio_codec_disable}{{7.2.8}{334}{High Definition Audio}{section*.910}{}}
\newlabel{gpu/i915:c.intel_init_audio_hooks}{{7.2.8}{334}{High Definition Audio}{section*.911}{}}
\newlabel{gpu/i915:c.i915_audio_component_init}{{7.2.8}{334}{High Definition Audio}{section*.912}{}}
\newlabel{gpu/i915:c.i915_audio_component_cleanup}{{7.2.8}{335}{High Definition Audio}{section*.913}{}}
\newlabel{gpu/i915:c.intel_audio_init}{{7.2.8}{335}{High Definition Audio}{section*.914}{}}
\newlabel{gpu/i915:c.intel_audio_deinit}{{7.2.8}{335}{High Definition Audio}{section*.915}{}}
\newlabel{gpu/i915:c.i915_audio_component_ops}{{7.2.8}{335}{High Definition Audio}{section*.916}{}}
\newlabel{gpu/i915:c.i915_audio_component_audio_ops}{{7.2.8}{336}{High Definition Audio}{section*.917}{}}
\newlabel{gpu/i915:c.i915_audio_component}{{7.2.8}{336}{High Definition Audio}{section*.918}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.2.9}Intel HDMI LPE Audio Support}{336}{subsection.7.2.9}}
\newlabel{gpu/i915:intel-hdmi-lpe-audio-support}{{7.2.9}{336}{Intel HDMI LPE Audio Support}{subsection.7.2.9}{}}
\newlabel{gpu/i915:c.intel_lpe_audio_irq_handler}{{7.2.9}{337}{Intel HDMI LPE Audio Support}{section*.919}{}}
\newlabel{gpu/i915:c.intel_lpe_audio_init}{{7.2.9}{337}{Intel HDMI LPE Audio Support}{section*.920}{}}
\newlabel{gpu/i915:c.intel_lpe_audio_teardown}{{7.2.9}{337}{Intel HDMI LPE Audio Support}{section*.921}{}}
\newlabel{gpu/i915:c.intel_lpe_audio_notify}{{7.2.9}{337}{Intel HDMI LPE Audio Support}{section*.922}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.2.10}Panel Self Refresh PSR (PSR/SRD)}{337}{subsection.7.2.10}}
\newlabel{gpu/i915:panel-self-refresh-psr-psr-srd}{{7.2.10}{337}{Panel Self Refresh PSR (PSR/SRD)}{subsection.7.2.10}{}}
\newlabel{gpu/i915:c.intel_psr_enable}{{7.2.10}{338}{Panel Self Refresh PSR (PSR/SRD)}{section*.923}{}}
\newlabel{gpu/i915:c.intel_psr_disable}{{7.2.10}{338}{Panel Self Refresh PSR (PSR/SRD)}{section*.924}{}}
\newlabel{gpu/i915:c.intel_psr_single_frame_update}{{7.2.10}{338}{Panel Self Refresh PSR (PSR/SRD)}{section*.925}{}}
\newlabel{gpu/i915:c.intel_psr_invalidate}{{7.2.10}{338}{Panel Self Refresh PSR (PSR/SRD)}{section*.926}{}}
\newlabel{gpu/i915:c.intel_psr_flush}{{7.2.10}{338}{Panel Self Refresh PSR (PSR/SRD)}{section*.927}{}}
\newlabel{gpu/i915:c.intel_psr_init}{{7.2.10}{339}{Panel Self Refresh PSR (PSR/SRD)}{section*.928}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.2.11}Frame Buffer Compression (FBC)}{339}{subsection.7.2.11}}
\newlabel{gpu/i915:frame-buffer-compression-fbc}{{7.2.11}{339}{Frame Buffer Compression (FBC)}{subsection.7.2.11}{}}
\newlabel{gpu/i915:c.intel_fbc_is_active}{{7.2.11}{339}{Frame Buffer Compression (FBC)}{section*.929}{}}
\newlabel{gpu/i915:c.intel_fbc_choose_crtc}{{7.2.11}{339}{Frame Buffer Compression (FBC)}{section*.930}{}}
\newlabel{gpu/i915:c.intel_fbc_enable}{{7.2.11}{340}{Frame Buffer Compression (FBC)}{section*.931}{}}
\newlabel{gpu/i915:c.__intel_fbc_disable}{{7.2.11}{340}{Frame Buffer Compression (FBC)}{section*.932}{}}
\newlabel{gpu/i915:c.intel_fbc_disable}{{7.2.11}{340}{Frame Buffer Compression (FBC)}{section*.933}{}}
\newlabel{gpu/i915:c.intel_fbc_global_disable}{{7.2.11}{340}{Frame Buffer Compression (FBC)}{section*.934}{}}
\newlabel{gpu/i915:c.intel_fbc_handle_fifo_underrun_irq}{{7.2.11}{340}{Frame Buffer Compression (FBC)}{section*.935}{}}
\newlabel{gpu/i915:c.intel_fbc_init_pipe_state}{{7.2.11}{341}{Frame Buffer Compression (FBC)}{section*.936}{}}
\newlabel{gpu/i915:c.intel_fbc_init}{{7.2.11}{341}{Frame Buffer Compression (FBC)}{section*.937}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.2.12}Display Refresh Rate Switching (DRRS)}{341}{subsection.7.2.12}}
\newlabel{gpu/i915:display-refresh-rate-switching-drrs}{{7.2.12}{341}{Display Refresh Rate Switching (DRRS)}{subsection.7.2.12}{}}
\newlabel{gpu/i915:c.intel_dp_set_drrs_state}{{7.2.12}{341}{Display Refresh Rate Switching (DRRS)}{section*.938}{}}
\newlabel{gpu/i915:c.intel_edp_drrs_enable}{{7.2.12}{342}{Display Refresh Rate Switching (DRRS)}{section*.939}{}}
\newlabel{gpu/i915:c.intel_edp_drrs_disable}{{7.2.12}{342}{Display Refresh Rate Switching (DRRS)}{section*.940}{}}
\newlabel{gpu/i915:c.intel_edp_drrs_invalidate}{{7.2.12}{342}{Display Refresh Rate Switching (DRRS)}{section*.941}{}}
\newlabel{gpu/i915:c.intel_edp_drrs_flush}{{7.2.12}{342}{Display Refresh Rate Switching (DRRS)}{section*.942}{}}
\newlabel{gpu/i915:c.intel_dp_drrs_init}{{7.2.12}{342}{Display Refresh Rate Switching (DRRS)}{section*.943}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.2.13}DPIO}{343}{subsection.7.2.13}}
\newlabel{gpu/i915:dpio}{{7.2.13}{343}{DPIO}{subsection.7.2.13}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.2.14}CSR firmware support for DMC}{344}{subsection.7.2.14}}
\newlabel{gpu/i915:csr-firmware-support-for-dmc}{{7.2.14}{344}{CSR firmware support for DMC}{subsection.7.2.14}{}}
\newlabel{gpu/i915:c.intel_csr_load_program}{{7.2.14}{344}{CSR firmware support for DMC}{section*.944}{}}
\newlabel{gpu/i915:c.intel_csr_ucode_init}{{7.2.14}{344}{CSR firmware support for DMC}{section*.945}{}}
\newlabel{gpu/i915:c.intel_csr_ucode_suspend}{{7.2.14}{344}{CSR firmware support for DMC}{section*.946}{}}
\newlabel{gpu/i915:c.intel_csr_ucode_resume}{{7.2.14}{344}{CSR firmware support for DMC}{section*.947}{}}
\newlabel{gpu/i915:c.intel_csr_ucode_fini}{{7.2.14}{345}{CSR firmware support for DMC}{section*.948}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.2.15}Video BIOS Table (VBT)}{345}{subsection.7.2.15}}
\newlabel{gpu/i915:video-bios-table-vbt}{{7.2.15}{345}{Video BIOS Table (VBT)}{subsection.7.2.15}{}}
\newlabel{gpu/i915:c.intel_bios_is_valid_vbt}{{7.2.15}{345}{Video BIOS Table (VBT)}{section*.949}{}}
\newlabel{gpu/i915:c.intel_bios_init}{{7.2.15}{345}{Video BIOS Table (VBT)}{section*.950}{}}
\newlabel{gpu/i915:c.intel_bios_cleanup}{{7.2.15}{345}{Video BIOS Table (VBT)}{section*.951}{}}
\newlabel{gpu/i915:c.intel_bios_is_tv_present}{{7.2.15}{345}{Video BIOS Table (VBT)}{section*.952}{}}
\newlabel{gpu/i915:c.intel_bios_is_lvds_present}{{7.2.15}{346}{Video BIOS Table (VBT)}{section*.953}{}}
\newlabel{gpu/i915:c.intel_bios_is_port_present}{{7.2.15}{346}{Video BIOS Table (VBT)}{section*.954}{}}
\newlabel{gpu/i915:c.intel_bios_is_port_edp}{{7.2.15}{346}{Video BIOS Table (VBT)}{section*.955}{}}
\newlabel{gpu/i915:c.intel_bios_is_dsi_present}{{7.2.15}{346}{Video BIOS Table (VBT)}{section*.956}{}}
\newlabel{gpu/i915:c.intel_bios_is_port_hpd_inverted}{{7.2.15}{346}{Video BIOS Table (VBT)}{section*.957}{}}
\newlabel{gpu/i915:c.intel_bios_is_lspcon_present}{{7.2.15}{346}{Video BIOS Table (VBT)}{section*.958}{}}
\newlabel{gpu/i915:c.vbt_header}{{7.2.15}{347}{Video BIOS Table (VBT)}{section*.959}{}}
\newlabel{gpu/i915:c.bdb_header}{{7.2.15}{347}{Video BIOS Table (VBT)}{section*.960}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.2.16}Display clocks}{347}{subsection.7.2.16}}
\newlabel{gpu/i915:display-clocks}{{7.2.16}{347}{Display clocks}{subsection.7.2.16}{}}
\newlabel{gpu/i915:c.skl_init_cdclk}{{7.2.16}{348}{Display clocks}{section*.961}{}}
\newlabel{gpu/i915:c.skl_uninit_cdclk}{{7.2.16}{348}{Display clocks}{section*.962}{}}
\newlabel{gpu/i915:c.bxt_init_cdclk}{{7.2.16}{348}{Display clocks}{section*.963}{}}
\newlabel{gpu/i915:c.bxt_uninit_cdclk}{{7.2.16}{348}{Display clocks}{section*.964}{}}
\newlabel{gpu/i915:c.cnl_init_cdclk}{{7.2.16}{348}{Display clocks}{section*.965}{}}
\newlabel{gpu/i915:c.cnl_uninit_cdclk}{{7.2.16}{349}{Display clocks}{section*.966}{}}
\newlabel{gpu/i915:c.intel_cdclk_needs_modeset}{{7.2.16}{349}{Display clocks}{section*.967}{}}
\newlabel{gpu/i915:c.intel_cdclk_changed}{{7.2.16}{349}{Display clocks}{section*.968}{}}
\newlabel{gpu/i915:c.intel_set_cdclk}{{7.2.16}{349}{Display clocks}{section*.969}{}}
\newlabel{gpu/i915:c.intel_update_max_cdclk}{{7.2.16}{349}{Display clocks}{section*.970}{}}
\newlabel{gpu/i915:c.intel_update_cdclk}{{7.2.16}{349}{Display clocks}{section*.971}{}}
\newlabel{gpu/i915:c.intel_update_rawclk}{{7.2.16}{350}{Display clocks}{section*.972}{}}
\newlabel{gpu/i915:c.intel_init_cdclk_hooks}{{7.2.16}{350}{Display clocks}{section*.973}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.2.17}Display PLLs}{350}{subsection.7.2.17}}
\newlabel{gpu/i915:display-plls}{{7.2.17}{350}{Display PLLs}{subsection.7.2.17}{}}
\newlabel{gpu/i915:c.intel_get_shared_dpll_by_id}{{7.2.17}{350}{Display PLLs}{section*.974}{}}
\newlabel{gpu/i915:c.intel_get_shared_dpll_id}{{7.2.17}{350}{Display PLLs}{section*.975}{}}
\newlabel{gpu/i915:c.intel_prepare_shared_dpll}{{7.2.17}{350}{Display PLLs}{section*.976}{}}
\newlabel{gpu/i915:c.intel_enable_shared_dpll}{{7.2.17}{351}{Display PLLs}{section*.977}{}}
\newlabel{gpu/i915:c.intel_disable_shared_dpll}{{7.2.17}{351}{Display PLLs}{section*.978}{}}
\newlabel{gpu/i915:c.intel_shared_dpll_swap_state}{{7.2.17}{351}{Display PLLs}{section*.979}{}}
\newlabel{gpu/i915:c.intel_shared_dpll_init}{{7.2.17}{351}{Display PLLs}{section*.980}{}}
\newlabel{gpu/i915:c.intel_get_shared_dpll}{{7.2.17}{351}{Display PLLs}{section*.981}{}}
\newlabel{gpu/i915:c.intel_release_shared_dpll}{{7.2.17}{352}{Display PLLs}{section*.982}{}}
\newlabel{gpu/i915:c.intel_dpll_dump_hw_state}{{7.2.17}{352}{Display PLLs}{section*.983}{}}
\newlabel{gpu/i915:c.intel_dpll_id}{{7.2.17}{352}{Display PLLs}{section*.984}{}}
\newlabel{gpu/i915:c.intel_shared_dpll_state}{{7.2.17}{352}{Display PLLs}{section*.985}{}}
\newlabel{gpu/i915:c.intel_shared_dpll_funcs}{{7.2.17}{353}{Display PLLs}{section*.986}{}}
\newlabel{gpu/i915:c.intel_shared_dpll}{{7.2.17}{353}{Display PLLs}{section*.987}{}}
\@writefile{toc}{\contentsline {section}{\numberline {7.3}Memory Management and Command Submission}{354}{section.7.3}}
\newlabel{gpu/i915:memory-management-and-command-submission}{{7.3}{354}{Memory Management and Command Submission}{section.7.3}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.3.1}Batchbuffer Parsing}{354}{subsection.7.3.1}}
\newlabel{gpu/i915:batchbuffer-parsing}{{7.3.1}{354}{Batchbuffer Parsing}{subsection.7.3.1}{}}
\newlabel{gpu/i915:c.intel_engine_init_cmd_parser}{{7.3.1}{354}{Batchbuffer Parsing}{section*.988}{}}
\newlabel{gpu/i915:c.intel_engine_cleanup_cmd_parser}{{7.3.1}{355}{Batchbuffer Parsing}{section*.989}{}}
\newlabel{gpu/i915:c.intel_engine_cmd_parser}{{7.3.1}{355}{Batchbuffer Parsing}{section*.990}{}}
\newlabel{gpu/i915:c.i915_cmd_parser_get_version}{{7.3.1}{355}{Batchbuffer Parsing}{section*.991}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.3.2}Batchbuffer Pools}{356}{subsection.7.3.2}}
\newlabel{gpu/i915:batchbuffer-pools}{{7.3.2}{356}{Batchbuffer Pools}{subsection.7.3.2}{}}
\newlabel{gpu/i915:c.i915_gem_batch_pool_init}{{7.3.2}{356}{Batchbuffer Pools}{section*.992}{}}
\newlabel{gpu/i915:c.i915_gem_batch_pool_fini}{{7.3.2}{356}{Batchbuffer Pools}{section*.993}{}}
\newlabel{gpu/i915:c.i915_gem_batch_pool_get}{{7.3.2}{356}{Batchbuffer Pools}{section*.994}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.3.3}Logical Rings, Logical Ring Contexts and Execlists}{356}{subsection.7.3.3}}
\newlabel{gpu/i915:logical-rings-logical-ring-contexts-and-execlists}{{7.3.3}{356}{Logical Rings, Logical Ring Contexts and Execlists}{subsection.7.3.3}{}}
\newlabel{gpu/i915:c.intel_lr_context_descriptor_update}{{7.3.3}{357}{Logical Rings, Logical Ring Contexts and Execlists}{section*.995}{}}
\newlabel{gpu/i915:c.intel_logical_ring_cleanup}{{7.3.3}{358}{Logical Rings, Logical Ring Contexts and Execlists}{section*.996}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.3.4}Global GTT views}{358}{subsection.7.3.4}}
\newlabel{gpu/i915:global-gtt-views}{{7.3.4}{358}{Global GTT views}{subsection.7.3.4}{}}
\newlabel{gpu/i915:c.i915_ggtt_cleanup_hw}{{7.3.4}{359}{Global GTT views}{section*.997}{}}
\newlabel{gpu/i915:c.intel_ppat_get}{{7.3.4}{359}{Global GTT views}{section*.998}{}}
\newlabel{gpu/i915:c.intel_ppat_put}{{7.3.4}{359}{Global GTT views}{section*.999}{}}
\newlabel{gpu/i915:c.i915_ggtt_probe_hw}{{7.3.4}{359}{Global GTT views}{section*.1000}{}}
\newlabel{gpu/i915:c.i915_ggtt_init_hw}{{7.3.4}{359}{Global GTT views}{section*.1001}{}}
\newlabel{gpu/i915:c.i915_gem_gtt_reserve}{{7.3.4}{359}{Global GTT views}{section*.1002}{}}
\newlabel{gpu/i915:c.i915_gem_gtt_insert}{{7.3.4}{360}{Global GTT views}{section*.1003}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.3.5}GTT Fences and Swizzling}{360}{subsection.7.3.5}}
\newlabel{gpu/i915:gtt-fences-and-swizzling}{{7.3.5}{360}{GTT Fences and Swizzling}{subsection.7.3.5}{}}
\newlabel{gpu/i915:c.i915_vma_put_fence}{{7.3.5}{360}{GTT Fences and Swizzling}{section*.1004}{}}
\newlabel{gpu/i915:c.i915_vma_pin_fence}{{7.3.5}{361}{GTT Fences and Swizzling}{section*.1005}{}}
\newlabel{gpu/i915:c.i915_reserve_fence}{{7.3.5}{361}{GTT Fences and Swizzling}{section*.1006}{}}
\newlabel{gpu/i915:c.i915_unreserve_fence}{{7.3.5}{361}{GTT Fences and Swizzling}{section*.1007}{}}
\newlabel{gpu/i915:c.i915_gem_revoke_fences}{{7.3.5}{361}{GTT Fences and Swizzling}{section*.1008}{}}
\newlabel{gpu/i915:c.i915_gem_restore_fences}{{7.3.5}{361}{GTT Fences and Swizzling}{section*.1009}{}}
\newlabel{gpu/i915:c.i915_gem_detect_bit_6_swizzle}{{7.3.5}{362}{GTT Fences and Swizzling}{section*.1010}{}}
\newlabel{gpu/i915:c.i915_gem_object_do_bit_17_swizzle}{{7.3.5}{362}{GTT Fences and Swizzling}{section*.1011}{}}
\newlabel{gpu/i915:c.i915_gem_object_save_bit_17_swizzle}{{7.3.5}{362}{GTT Fences and Swizzling}{section*.1012}{}}
\@writefile{toc}{\contentsline {subsubsection}{Global GTT Fence Handling}{362}{subsubsection*.1013}}
\newlabel{gpu/i915:global-gtt-fence-handling}{{7.3.5}{362}{Global GTT Fence Handling}{subsubsection*.1013}{}}
\@writefile{toc}{\contentsline {subsubsection}{Hardware Tiling and Swizzling Details}{363}{subsubsection*.1014}}
\newlabel{gpu/i915:hardware-tiling-and-swizzling-details}{{7.3.5}{363}{Hardware Tiling and Swizzling Details}{subsubsection*.1014}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.3.6}Object Tiling IOCTLs}{363}{subsection.7.3.6}}
\newlabel{gpu/i915:object-tiling-ioctls}{{7.3.6}{363}{Object Tiling IOCTLs}{subsection.7.3.6}{}}
\newlabel{gpu/i915:c.i915_gem_fence_size}{{7.3.6}{363}{Object Tiling IOCTLs}{section*.1015}{}}
\newlabel{gpu/i915:c.i915_gem_fence_alignment}{{7.3.6}{363}{Object Tiling IOCTLs}{section*.1016}{}}
\newlabel{gpu/i915:c.i915_gem_set_tiling_ioctl}{{7.3.6}{364}{Object Tiling IOCTLs}{section*.1017}{}}
\newlabel{gpu/i915:c.i915_gem_get_tiling_ioctl}{{7.3.6}{364}{Object Tiling IOCTLs}{section*.1018}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.3.7}Buffer Object Eviction}{365}{subsection.7.3.7}}
\newlabel{gpu/i915:buffer-object-eviction}{{7.3.7}{365}{Buffer Object Eviction}{subsection.7.3.7}{}}
\newlabel{gpu/i915:c.i915_gem_evict_something}{{7.3.7}{365}{Buffer Object Eviction}{section*.1019}{}}
\newlabel{gpu/i915:c.i915_gem_evict_for_node}{{7.3.7}{365}{Buffer Object Eviction}{section*.1020}{}}
\newlabel{gpu/i915:c.i915_gem_evict_vm}{{7.3.7}{365}{Buffer Object Eviction}{section*.1021}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.3.8}Buffer Object Memory Shrinking}{366}{subsection.7.3.8}}
\newlabel{gpu/i915:buffer-object-memory-shrinking}{{7.3.8}{366}{Buffer Object Memory Shrinking}{subsection.7.3.8}{}}
\newlabel{gpu/i915:c.i915_gem_shrink}{{7.3.8}{366}{Buffer Object Memory Shrinking}{section*.1022}{}}
\newlabel{gpu/i915:c.i915_gem_shrink_all}{{7.3.8}{366}{Buffer Object Memory Shrinking}{section*.1023}{}}
\newlabel{gpu/i915:c.i915_gem_shrinker_register}{{7.3.8}{367}{Buffer Object Memory Shrinking}{section*.1024}{}}
\newlabel{gpu/i915:c.i915_gem_shrinker_unregister}{{7.3.8}{367}{Buffer Object Memory Shrinking}{section*.1025}{}}
\@writefile{toc}{\contentsline {section}{\numberline {7.4}GuC}{367}{section.7.4}}
\newlabel{gpu/i915:guc}{{7.4}{367}{GuC}{section.7.4}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.4.1}GuC-specific firmware loader}{367}{subsection.7.4.1}}
\newlabel{gpu/i915:guc-specific-firmware-loader}{{7.4.1}{367}{GuC-specific firmware loader}{subsection.7.4.1}{}}
\newlabel{gpu/i915:c.intel_guc_fw_init_early}{{7.4.1}{367}{GuC-specific firmware loader}{section*.1026}{}}
\newlabel{gpu/i915:c.intel_guc_fw_upload}{{7.4.1}{367}{GuC-specific firmware loader}{section*.1027}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.4.2}GuC-based command submission}{367}{subsection.7.4.2}}
\newlabel{gpu/i915:guc-based-command-submission}{{7.4.2}{367}{GuC-based command submission}{subsection.7.4.2}{}}
\newlabel{gpu/i915:c.guc_submit}{{7.4.2}{368}{GuC-based command submission}{section*.1028}{}}
\newlabel{gpu/i915:c.guc_client_alloc}{{7.4.2}{368}{GuC-based command submission}{section*.1029}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.4.3}GuC Firmware Layout}{368}{subsection.7.4.3}}
\newlabel{gpu/i915:guc-firmware-layout}{{7.4.3}{368}{GuC Firmware Layout}{subsection.7.4.3}{}}
\@writefile{toc}{\contentsline {section}{\numberline {7.5}Tracing}{369}{section.7.5}}
\newlabel{gpu/i915:tracing}{{7.5}{369}{Tracing}{section.7.5}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.5.1}i915\_ppgtt\_create and i915\_ppgtt\_release}{369}{subsection.7.5.1}}
\newlabel{gpu/i915:i915-ppgtt-create-and-i915-ppgtt-release}{{7.5.1}{369}{i915\_ppgtt\_create and i915\_ppgtt\_release}{subsection.7.5.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.5.2}i915\_context\_create and i915\_context\_free}{369}{subsection.7.5.2}}
\newlabel{gpu/i915:i915-context-create-and-i915-context-free}{{7.5.2}{369}{i915\_context\_create and i915\_context\_free}{subsection.7.5.2}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.5.3}switch\_mm}{369}{subsection.7.5.3}}
\newlabel{gpu/i915:switch-mm}{{7.5.3}{369}{switch\_mm}{subsection.7.5.3}{}}
\@writefile{toc}{\contentsline {section}{\numberline {7.6}Perf}{370}{section.7.6}}
\newlabel{gpu/i915:perf}{{7.6}{370}{Perf}{section.7.6}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.6.1}Overview}{370}{subsection.7.6.1}}
\newlabel{gpu/i915:overview}{{7.6.1}{370}{Overview}{subsection.7.6.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.6.2}Comparison with Core Perf}{370}{subsection.7.6.2}}
\newlabel{gpu/i915:comparison-with-core-perf}{{7.6.2}{370}{Comparison with Core Perf}{subsection.7.6.2}{}}
\@writefile{toc}{\contentsline {subsubsection}{Issues hit with first prototype based on Core Perf}{370}{subsubsection*.1030}}
\newlabel{gpu/i915:issues-hit-with-first-prototype-based-on-core-perf}{{7.6.2}{370}{Issues hit with first prototype based on Core Perf}{subsubsection*.1030}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.6.3}i915 Driver Entry Points}{372}{subsection.7.6.3}}
\newlabel{gpu/i915:i915-driver-entry-points}{{7.6.3}{372}{i915 Driver Entry Points}{subsection.7.6.3}{}}
\newlabel{gpu/i915:c.i915_perf_init}{{7.6.3}{372}{i915 Driver Entry Points}{section*.1031}{}}
\newlabel{gpu/i915:c.i915_perf_fini}{{7.6.3}{372}{i915 Driver Entry Points}{section*.1032}{}}
\newlabel{gpu/i915:c.i915_perf_register}{{7.6.3}{372}{i915 Driver Entry Points}{section*.1033}{}}
\newlabel{gpu/i915:c.i915_perf_unregister}{{7.6.3}{372}{i915 Driver Entry Points}{section*.1034}{}}
\newlabel{gpu/i915:c.i915_perf_open_ioctl}{{7.6.3}{372}{i915 Driver Entry Points}{section*.1035}{}}
\newlabel{gpu/i915:c.i915_perf_release}{{7.6.3}{373}{i915 Driver Entry Points}{section*.1036}{}}
\newlabel{gpu/i915:c.i915_perf_add_config_ioctl}{{7.6.3}{373}{i915 Driver Entry Points}{section*.1037}{}}
\newlabel{gpu/i915:c.i915_perf_remove_config_ioctl}{{7.6.3}{373}{i915 Driver Entry Points}{section*.1038}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.6.4}i915 Perf Stream}{374}{subsection.7.6.4}}
\newlabel{gpu/i915:i915-perf-stream}{{7.6.4}{374}{i915 Perf Stream}{subsection.7.6.4}{}}
\newlabel{gpu/i915:c.i915_perf_stream}{{7.6.4}{374}{i915 Perf Stream}{section*.1039}{}}
\newlabel{gpu/i915:c.i915_perf_stream_ops}{{7.6.4}{374}{i915 Perf Stream}{section*.1040}{}}
\newlabel{gpu/i915:c.read_properties_unlocked}{{7.6.4}{375}{i915 Perf Stream}{section*.1041}{}}
\newlabel{gpu/i915:c.i915_perf_open_ioctl_locked}{{7.6.4}{375}{i915 Perf Stream}{section*.1042}{}}
\newlabel{gpu/i915:c.i915_perf_destroy_locked}{{7.6.4}{376}{i915 Perf Stream}{section*.1043}{}}
\newlabel{gpu/i915:c.i915_perf_read}{{7.6.4}{376}{i915 Perf Stream}{section*.1044}{}}
\newlabel{gpu/i915:c.i915_perf_ioctl}{{7.6.4}{376}{i915 Perf Stream}{section*.1045}{}}
\newlabel{gpu/i915:c.i915_perf_enable_locked}{{7.6.4}{377}{i915 Perf Stream}{section*.1046}{}}
\newlabel{gpu/i915:c.i915_perf_disable_locked}{{7.6.4}{377}{i915 Perf Stream}{section*.1047}{}}
\newlabel{gpu/i915:c.i915_perf_poll}{{7.6.4}{377}{i915 Perf Stream}{section*.1048}{}}
\newlabel{gpu/i915:c.i915_perf_poll_locked}{{7.6.4}{377}{i915 Perf Stream}{section*.1049}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.6.5}i915 Perf Observation Architecture Stream}{378}{subsection.7.6.5}}
\newlabel{gpu/i915:i915-perf-observation-architecture-stream}{{7.6.5}{378}{i915 Perf Observation Architecture Stream}{subsection.7.6.5}{}}
\newlabel{gpu/i915:c.i915_oa_ops}{{7.6.5}{378}{i915 Perf Observation Architecture Stream}{section*.1050}{}}
\newlabel{gpu/i915:c.i915_oa_stream_init}{{7.6.5}{379}{i915 Perf Observation Architecture Stream}{section*.1051}{}}
\newlabel{gpu/i915:c.i915_oa_read}{{7.6.5}{379}{i915 Perf Observation Architecture Stream}{section*.1052}{}}
\newlabel{gpu/i915:c.i915_oa_stream_enable}{{7.6.5}{379}{i915 Perf Observation Architecture Stream}{section*.1053}{}}
\newlabel{gpu/i915:c.i915_oa_stream_disable}{{7.6.5}{379}{i915 Perf Observation Architecture Stream}{section*.1054}{}}
\newlabel{gpu/i915:c.i915_oa_wait_unlocked}{{7.6.5}{380}{i915 Perf Observation Architecture Stream}{section*.1055}{}}
\newlabel{gpu/i915:c.i915_oa_poll_wait}{{7.6.5}{380}{i915 Perf Observation Architecture Stream}{section*.1056}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.6.6}All i915 Perf Internals}{380}{subsection.7.6.6}}
\newlabel{gpu/i915:all-i915-perf-internals}{{7.6.6}{380}{All i915 Perf Internals}{subsection.7.6.6}{}}
\newlabel{gpu/i915:c.perf_open_properties}{{7.6.6}{380}{All i915 Perf Internals}{section*.1057}{}}
\newlabel{gpu/i915:c.oa_buffer_check_unlocked}{{7.6.6}{381}{All i915 Perf Internals}{section*.1058}{}}
\newlabel{gpu/i915:c.append_oa_status}{{7.6.6}{381}{All i915 Perf Internals}{section*.1059}{}}
\newlabel{gpu/i915:c.append_oa_sample}{{7.6.6}{381}{All i915 Perf Internals}{section*.1060}{}}
\newlabel{gpu/i915:c.gen8_append_oa_reports}{{7.6.6}{382}{All i915 Perf Internals}{section*.1061}{}}
\newlabel{gpu/i915:c.gen8_oa_read}{{7.6.6}{382}{All i915 Perf Internals}{section*.1062}{}}
\newlabel{gpu/i915:c.gen7_append_oa_reports}{{7.6.6}{383}{All i915 Perf Internals}{section*.1063}{}}
\newlabel{gpu/i915:c.gen7_oa_read}{{7.6.6}{383}{All i915 Perf Internals}{section*.1064}{}}
\newlabel{gpu/i915:c.oa_get_render_ctx_id}{{7.6.6}{384}{All i915 Perf Internals}{section*.1065}{}}
\newlabel{gpu/i915:c.oa_put_render_ctx_id}{{7.6.6}{384}{All i915 Perf Internals}{section*.1066}{}}
\newlabel{gpu/i915:c.i915_perf_read_locked}{{7.6.6}{385}{All i915 Perf Internals}{section*.1067}{}}
\newlabel{gpu/i915:c.i915_perf_ioctl_locked}{{7.6.6}{387}{All i915 Perf Internals}{section*.1068}{}}
\@writefile{toc}{\contentsline {section}{\numberline {7.7}Style}{391}{section.7.7}}
\newlabel{gpu/i915:style}{{7.7}{391}{Style}{section.7.7}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.7.1}Register macro definition style}{391}{subsection.7.7.1}}
\newlabel{gpu/i915:register-macro-definition-style}{{7.7.1}{391}{Register macro definition style}{subsection.7.7.1}{}}
\@writefile{toc}{\contentsline {subsubsection}{Layout}{391}{subsubsection*.1069}}
\newlabel{gpu/i915:layout}{{7.7.1}{391}{Layout}{subsubsection*.1069}{}}
\@writefile{toc}{\contentsline {subsubsection}{Naming}{391}{subsubsection*.1070}}
\newlabel{gpu/i915:naming}{{7.7.1}{391}{Naming}{subsubsection*.1070}{}}
\@writefile{toc}{\contentsline {subsubsection}{Examples}{392}{subsubsection*.1071}}
\newlabel{gpu/i915:examples}{{7.7.1}{392}{Examples}{subsubsection*.1071}{}}
\@writefile{toc}{\contentsline {chapter}{\numberline {8}drm/meson AmLogic Meson Video Processing Unit}{393}{chapter.8}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{loliteral-block}{\addvspace {10\p@ }}
\newlabel{gpu/meson:drm-meson-amlogic-meson-video-processing-unit}{{8}{393}{drm/meson AmLogic Meson Video Processing Unit}{chapter.8}{}}
\newlabel{gpu/meson::doc}{{8}{393}{drm/meson AmLogic Meson Video Processing Unit}{chapter.8}{}}
\@writefile{toc}{\contentsline {section}{\numberline {8.1}Video Processing Unit}{393}{section.8.1}}
\newlabel{gpu/meson:video-processing-unit}{{8.1}{393}{Video Processing Unit}{section.8.1}{}}
\@writefile{toc}{\contentsline {section}{\numberline {8.2}Video Input Unit}{393}{section.8.2}}
\newlabel{gpu/meson:video-input-unit}{{8.2}{393}{Video Input Unit}{section.8.2}{}}
\@writefile{toc}{\contentsline {section}{\numberline {8.3}Video Post Processing}{394}{section.8.3}}
\newlabel{gpu/meson:video-post-processing}{{8.3}{394}{Video Post Processing}{section.8.3}{}}
\@writefile{toc}{\contentsline {section}{\numberline {8.4}Video Encoder}{394}{section.8.4}}
\newlabel{gpu/meson:video-encoder}{{8.4}{394}{Video Encoder}{section.8.4}{}}
\@writefile{toc}{\contentsline {section}{\numberline {8.5}Video Canvas Management}{395}{section.8.5}}
\newlabel{gpu/meson:video-canvas-management}{{8.5}{395}{Video Canvas Management}{section.8.5}{}}
\@writefile{toc}{\contentsline {section}{\numberline {8.6}Video Clocks}{395}{section.8.6}}
\newlabel{gpu/meson:video-clocks}{{8.6}{395}{Video Clocks}{section.8.6}{}}
\@writefile{toc}{\contentsline {section}{\numberline {8.7}HDMI Video Output}{395}{section.8.7}}
\newlabel{gpu/meson:hdmi-video-output}{{8.7}{395}{HDMI Video Output}{section.8.7}{}}
\@writefile{toc}{\contentsline {chapter}{\numberline {9}drm/pl111 ARM PrimeCell PL111 CLCD Driver}{397}{chapter.9}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{loliteral-block}{\addvspace {10\p@ }}
\newlabel{gpu/pl111::doc}{{9}{397}{drm/pl111 ARM PrimeCell PL111 CLCD Driver}{chapter.9}{}}
\newlabel{gpu/pl111:drm-pl111-arm-primecell-pl111-clcd-driver}{{9}{397}{drm/pl111 ARM PrimeCell PL111 CLCD Driver}{chapter.9}{}}
\@writefile{toc}{\contentsline {chapter}{\numberline {10}drm/tegra NVIDIA Tegra GPU and display driver}{399}{chapter.10}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{loliteral-block}{\addvspace {10\p@ }}
\newlabel{gpu/tegra::doc}{{10}{399}{drm/tegra NVIDIA Tegra GPU and display driver}{chapter.10}{}}
\newlabel{gpu/tegra:drm-tegra-nvidia-tegra-gpu-and-display-driver}{{10}{399}{drm/tegra NVIDIA Tegra GPU and display driver}{chapter.10}{}}
\@writefile{toc}{\contentsline {section}{\numberline {10.1}Driver Infrastructure}{399}{section.10.1}}
\newlabel{gpu/tegra:driver-infrastructure}{{10.1}{399}{Driver Infrastructure}{section.10.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {10.1.1}Host1x Infrastructure Reference}{399}{subsection.10.1.1}}
\newlabel{gpu/tegra:host1x-infrastructure-reference}{{10.1.1}{399}{Host1x Infrastructure Reference}{subsection.10.1.1}{}}
\newlabel{gpu/tegra:c.host1x_client_ops}{{10.1.1}{399}{Host1x Infrastructure Reference}{section*.1072}{}}
\newlabel{gpu/tegra:c.host1x_client}{{10.1.1}{400}{Host1x Infrastructure Reference}{section*.1073}{}}
\newlabel{gpu/tegra:c.host1x_driver}{{10.1.1}{400}{Host1x Infrastructure Reference}{section*.1074}{}}
\newlabel{gpu/tegra:c.host1x_device_init}{{10.1.1}{400}{Host1x Infrastructure Reference}{section*.1075}{}}
\newlabel{gpu/tegra:c.host1x_device_exit}{{10.1.1}{401}{Host1x Infrastructure Reference}{section*.1076}{}}
\newlabel{gpu/tegra:c.host1x_driver_register_full}{{10.1.1}{401}{Host1x Infrastructure Reference}{section*.1077}{}}
\newlabel{gpu/tegra:c.host1x_driver_unregister}{{10.1.1}{401}{Host1x Infrastructure Reference}{section*.1078}{}}
\newlabel{gpu/tegra:c.host1x_client_register}{{10.1.1}{401}{Host1x Infrastructure Reference}{section*.1079}{}}
\newlabel{gpu/tegra:c.host1x_client_unregister}{{10.1.1}{401}{Host1x Infrastructure Reference}{section*.1080}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {10.1.2}Host1x Syncpoint Reference}{402}{subsection.10.1.2}}
\newlabel{gpu/tegra:host1x-syncpoint-reference}{{10.1.2}{402}{Host1x Syncpoint Reference}{subsection.10.1.2}{}}
\newlabel{gpu/tegra:c.host1x_syncpt_id}{{10.1.2}{402}{Host1x Syncpoint Reference}{section*.1081}{}}
\newlabel{gpu/tegra:c.host1x_syncpt_incr_max}{{10.1.2}{402}{Host1x Syncpoint Reference}{section*.1082}{}}
\newlabel{gpu/tegra:c.host1x_syncpt_incr}{{10.1.2}{402}{Host1x Syncpoint Reference}{section*.1083}{}}
\newlabel{gpu/tegra:c.host1x_syncpt_wait}{{10.1.2}{402}{Host1x Syncpoint Reference}{section*.1084}{}}
\newlabel{gpu/tegra:c.host1x_syncpt_request}{{10.1.2}{402}{Host1x Syncpoint Reference}{section*.1085}{}}
\newlabel{gpu/tegra:c.host1x_syncpt_free}{{10.1.2}{402}{Host1x Syncpoint Reference}{section*.1086}{}}
\newlabel{gpu/tegra:c.host1x_syncpt_read_max}{{10.1.2}{403}{Host1x Syncpoint Reference}{section*.1087}{}}
\newlabel{gpu/tegra:c.host1x_syncpt_read_min}{{10.1.2}{403}{Host1x Syncpoint Reference}{section*.1088}{}}
\newlabel{gpu/tegra:c.host1x_syncpt_read}{{10.1.2}{403}{Host1x Syncpoint Reference}{section*.1089}{}}
\newlabel{gpu/tegra:c.host1x_syncpt_get}{{10.1.2}{403}{Host1x Syncpoint Reference}{section*.1090}{}}
\newlabel{gpu/tegra:c.host1x_syncpt_get_base}{{10.1.2}{403}{Host1x Syncpoint Reference}{section*.1091}{}}
\newlabel{gpu/tegra:c.host1x_syncpt_base_id}{{10.1.2}{403}{Host1x Syncpoint Reference}{section*.1092}{}}
\@writefile{toc}{\contentsline {section}{\numberline {10.2}KMS driver}{403}{section.10.2}}
\newlabel{gpu/tegra:kms-driver}{{10.2}{403}{KMS driver}{section.10.2}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {10.2.1}Display Controllers}{404}{subsection.10.2.1}}
\newlabel{gpu/tegra:display-controllers}{{10.2.1}{404}{Display Controllers}{subsection.10.2.1}{}}
\@writefile{toc}{\contentsline {subsubsection}{Windows}{404}{subsubsection*.1093}}
\newlabel{gpu/tegra:windows}{{10.2.1}{404}{Windows}{subsubsection*.1093}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {10.2.2}Outputs}{404}{subsection.10.2.2}}
\newlabel{gpu/tegra:outputs}{{10.2.2}{404}{Outputs}{subsection.10.2.2}{}}
\@writefile{toc}{\contentsline {subsubsection}{RGB/LVDS}{404}{subsubsection*.1094}}
\newlabel{gpu/tegra:rgb-lvds}{{10.2.2}{404}{RGB/LVDS}{subsubsection*.1094}{}}
\@writefile{toc}{\contentsline {subsubsection}{HDMI}{404}{subsubsection*.1095}}
\newlabel{gpu/tegra:hdmi}{{10.2.2}{404}{HDMI}{subsubsection*.1095}{}}
\@writefile{toc}{\contentsline {subsubsection}{DSI}{404}{subsubsection*.1096}}
\newlabel{gpu/tegra:dsi}{{10.2.2}{404}{DSI}{subsubsection*.1096}{}}
\@writefile{toc}{\contentsline {subsubsection}{eDP/DP}{404}{subsubsection*.1097}}
\newlabel{gpu/tegra:edp-dp}{{10.2.2}{404}{eDP/DP}{subsubsection*.1097}{}}
\@writefile{toc}{\contentsline {section}{\numberline {10.3}Userspace Interface}{405}{section.10.3}}
\newlabel{gpu/tegra:userspace-interface}{{10.3}{405}{Userspace Interface}{section.10.3}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {10.3.1}GEM Buffers}{405}{subsection.10.3.1}}
\newlabel{gpu/tegra:gem-buffers}{{10.3.1}{405}{GEM Buffers}{subsection.10.3.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {10.3.2}Syncpoints}{405}{subsection.10.3.2}}
\newlabel{gpu/tegra:syncpoints}{{10.3.2}{405}{Syncpoints}{subsection.10.3.2}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {10.3.3}Command Stream Submission}{405}{subsection.10.3.3}}
\newlabel{gpu/tegra:command-stream-submission}{{10.3.3}{405}{Command Stream Submission}{subsection.10.3.3}{}}
\@writefile{toc}{\contentsline {chapter}{\numberline {11}drm/tinydrm Driver library}{407}{chapter.11}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{loliteral-block}{\addvspace {10\p@ }}
\newlabel{gpu/tinydrm:drm-tinydrm-driver-library}{{11}{407}{drm/tinydrm Driver library}{chapter.11}{}}
\newlabel{gpu/tinydrm::doc}{{11}{407}{drm/tinydrm Driver library}{chapter.11}{}}
\@writefile{toc}{\contentsline {section}{\numberline {11.1}Core functionality}{407}{section.11.1}}
\newlabel{gpu/tinydrm:core-functionality}{{11.1}{407}{Core functionality}{section.11.1}{}}
\newlabel{gpu/tinydrm:c.tinydrm_device}{{11.1}{407}{Core functionality}{section*.1098}{}}
\newlabel{gpu/tinydrm:c.TINYDRM_GEM_DRIVER_OPS}{{11.1}{407}{Core functionality}{section*.1099}{}}
\newlabel{gpu/tinydrm:c.TINYDRM_MODE}{{11.1}{407}{Core functionality}{section*.1100}{}}
\newlabel{gpu/tinydrm:c.tinydrm_gem_cma_prime_import_sg_table}{{11.1}{408}{Core functionality}{section*.1101}{}}
\newlabel{gpu/tinydrm:c.tinydrm_gem_cma_free_object}{{11.1}{408}{Core functionality}{section*.1102}{}}
\newlabel{gpu/tinydrm:c.devm_tinydrm_init}{{11.1}{408}{Core functionality}{section*.1103}{}}
\newlabel{gpu/tinydrm:c.devm_tinydrm_register}{{11.1}{408}{Core functionality}{section*.1104}{}}
\newlabel{gpu/tinydrm:c.tinydrm_shutdown}{{11.1}{409}{Core functionality}{section*.1105}{}}
\newlabel{gpu/tinydrm:c.tinydrm_display_pipe_update}{{11.1}{409}{Core functionality}{section*.1106}{}}
\newlabel{gpu/tinydrm:c.tinydrm_display_pipe_prepare_fb}{{11.1}{409}{Core functionality}{section*.1107}{}}
\newlabel{gpu/tinydrm:c.tinydrm_display_pipe_init}{{11.1}{409}{Core functionality}{section*.1108}{}}
\@writefile{toc}{\contentsline {section}{\numberline {11.2}Additional helpers}{410}{section.11.2}}
\newlabel{gpu/tinydrm:additional-helpers}{{11.2}{410}{Additional helpers}{section.11.2}{}}
\newlabel{gpu/tinydrm:c.tinydrm_machine_little_endian}{{11.2}{410}{Additional helpers}{section*.1109}{}}
\newlabel{gpu/tinydrm:c.tinydrm_dbg_spi_message}{{11.2}{410}{Additional helpers}{section*.1110}{}}
\newlabel{gpu/tinydrm:c.tinydrm_merge_clips}{{11.2}{410}{Additional helpers}{section*.1111}{}}
\newlabel{gpu/tinydrm:c.tinydrm_memcpy}{{11.2}{410}{Additional helpers}{section*.1112}{}}
\newlabel{gpu/tinydrm:c.tinydrm_swab16}{{11.2}{411}{Additional helpers}{section*.1113}{}}
\newlabel{gpu/tinydrm:c.tinydrm_xrgb8888_to_rgb565}{{11.2}{411}{Additional helpers}{section*.1114}{}}
\newlabel{gpu/tinydrm:c.tinydrm_xrgb8888_to_gray8}{{11.2}{411}{Additional helpers}{section*.1115}{}}
\newlabel{gpu/tinydrm:c.tinydrm_of_find_backlight}{{11.2}{411}{Additional helpers}{section*.1116}{}}
\newlabel{gpu/tinydrm:c.tinydrm_enable_backlight}{{11.2}{412}{Additional helpers}{section*.1117}{}}
\newlabel{gpu/tinydrm:c.tinydrm_disable_backlight}{{11.2}{412}{Additional helpers}{section*.1118}{}}
\newlabel{gpu/tinydrm:c.tinydrm_spi_max_transfer_size}{{11.2}{412}{Additional helpers}{section*.1119}{}}
\newlabel{gpu/tinydrm:c.tinydrm_spi_bpw_supported}{{11.2}{412}{Additional helpers}{section*.1120}{}}
\newlabel{gpu/tinydrm:c.tinydrm_spi_transfer}{{11.2}{412}{Additional helpers}{section*.1121}{}}
\@writefile{toc}{\contentsline {section}{\numberline {11.3}MIPI DBI Compatible Controllers}{413}{section.11.3}}
\newlabel{gpu/tinydrm:mipi-dbi-compatible-controllers}{{11.3}{413}{MIPI DBI Compatible Controllers}{section.11.3}{}}
\newlabel{gpu/tinydrm:c.mipi_dbi}{{11.3}{413}{MIPI DBI Compatible Controllers}{section*.1122}{}}
\newlabel{gpu/tinydrm:c.mipi_dbi_command}{{11.3}{414}{MIPI DBI Compatible Controllers}{section*.1123}{}}
\newlabel{gpu/tinydrm:c.mipi_dbi_command_read}{{11.3}{414}{MIPI DBI Compatible Controllers}{section*.1124}{}}
\newlabel{gpu/tinydrm:c.mipi_dbi_command_buf}{{11.3}{414}{MIPI DBI Compatible Controllers}{section*.1125}{}}
\newlabel{gpu/tinydrm:c.mipi_dbi_buf_copy}{{11.3}{415}{MIPI DBI Compatible Controllers}{section*.1126}{}}
\newlabel{gpu/tinydrm:c.mipi_dbi_pipe_enable}{{11.3}{415}{MIPI DBI Compatible Controllers}{section*.1127}{}}
\newlabel{gpu/tinydrm:c.mipi_dbi_pipe_disable}{{11.3}{415}{MIPI DBI Compatible Controllers}{section*.1128}{}}
\newlabel{gpu/tinydrm:c.mipi_dbi_init}{{11.3}{415}{MIPI DBI Compatible Controllers}{section*.1129}{}}
\newlabel{gpu/tinydrm:c.mipi_dbi_hw_reset}{{11.3}{416}{MIPI DBI Compatible Controllers}{section*.1130}{}}
\newlabel{gpu/tinydrm:c.mipi_dbi_display_is_on}{{11.3}{416}{MIPI DBI Compatible Controllers}{section*.1131}{}}
\newlabel{gpu/tinydrm:c.mipi_dbi_spi_cmd_max_speed}{{11.3}{416}{MIPI DBI Compatible Controllers}{section*.1132}{}}
\newlabel{gpu/tinydrm:c.mipi_dbi_spi_init}{{11.3}{416}{MIPI DBI Compatible Controllers}{section*.1133}{}}
\newlabel{gpu/tinydrm:c.mipi_dbi_debugfs_init}{{11.3}{417}{MIPI DBI Compatible Controllers}{section*.1134}{}}
\@writefile{toc}{\contentsline {chapter}{\numberline {12}drm/tve200 Faraday TV Encoder 200}{419}{chapter.12}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{loliteral-block}{\addvspace {10\p@ }}
\newlabel{gpu/tve200:drm-tve200-faraday-tv-encoder-200}{{12}{419}{drm/tve200 Faraday TV Encoder 200}{chapter.12}{}}
\newlabel{gpu/tve200::doc}{{12}{419}{drm/tve200 Faraday TV Encoder 200}{chapter.12}{}}
\@writefile{toc}{\contentsline {chapter}{\numberline {13}drm/vc4 Broadcom VC4 Graphics Driver}{421}{chapter.13}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{loliteral-block}{\addvspace {10\p@ }}
\newlabel{gpu/vc4:drm-vc4-broadcom-vc4-graphics-driver}{{13}{421}{drm/vc4 Broadcom VC4 Graphics Driver}{chapter.13}{}}
\newlabel{gpu/vc4::doc}{{13}{421}{drm/vc4 Broadcom VC4 Graphics Driver}{chapter.13}{}}
\@writefile{toc}{\contentsline {section}{\numberline {13.1}Display Hardware Handling}{421}{section.13.1}}
\newlabel{gpu/vc4:display-hardware-handling}{{13.1}{421}{Display Hardware Handling}{section.13.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {13.1.1}Pixel Valve (DRM CRTC)}{421}{subsection.13.1.1}}
\newlabel{gpu/vc4:pixel-valve-drm-crtc}{{13.1.1}{421}{Pixel Valve (DRM CRTC)}{subsection.13.1.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {13.1.2}HVS}{421}{subsection.13.1.2}}
\newlabel{gpu/vc4:hvs}{{13.1.2}{421}{HVS}{subsection.13.1.2}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {13.1.3}HVS planes}{422}{subsection.13.1.3}}
\newlabel{gpu/vc4:hvs-planes}{{13.1.3}{422}{HVS planes}{subsection.13.1.3}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {13.1.4}HDMI encoder}{422}{subsection.13.1.4}}
\newlabel{gpu/vc4:hdmi-encoder}{{13.1.4}{422}{HDMI encoder}{subsection.13.1.4}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {13.1.5}DSI encoder}{422}{subsection.13.1.5}}
\newlabel{gpu/vc4:dsi-encoder}{{13.1.5}{422}{DSI encoder}{subsection.13.1.5}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {13.1.6}DPI encoder}{422}{subsection.13.1.6}}
\newlabel{gpu/vc4:dpi-encoder}{{13.1.6}{422}{DPI encoder}{subsection.13.1.6}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {13.1.7}VEC (Composite TV out) encoder}{422}{subsection.13.1.7}}
\newlabel{gpu/vc4:vec-composite-tv-out-encoder}{{13.1.7}{422}{VEC (Composite TV out) encoder}{subsection.13.1.7}{}}
\@writefile{toc}{\contentsline {section}{\numberline {13.2}Memory Management and 3D Command Submission}{422}{section.13.2}}
\newlabel{gpu/vc4:memory-management-and-3d-command-submission}{{13.2}{422}{Memory Management and 3D Command Submission}{section.13.2}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {13.2.1}GPU buffer object (BO) management}{423}{subsection.13.2.1}}
\newlabel{gpu/vc4:gpu-buffer-object-bo-management}{{13.2.1}{423}{GPU buffer object (BO) management}{subsection.13.2.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {13.2.2}V3D binner command list (BCL) validation}{423}{subsection.13.2.2}}
\newlabel{gpu/vc4:v3d-binner-command-list-bcl-validation}{{13.2.2}{423}{V3D binner command list (BCL) validation}{subsection.13.2.2}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {13.2.3}V3D render command list (RCL) generation}{423}{subsection.13.2.3}}
\newlabel{gpu/vc4:v3d-render-command-list-rcl-generation}{{13.2.3}{423}{V3D render command list (RCL) generation}{subsection.13.2.3}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {13.2.4}Shader validator for VC4}{423}{subsection.13.2.4}}
\newlabel{gpu/vc4:shader-validator-for-vc4}{{13.2.4}{423}{Shader validator for VC4}{subsection.13.2.4}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {13.2.5}V3D Interrupts}{423}{subsection.13.2.5}}
\newlabel{gpu/vc4:v3d-interrupts}{{13.2.5}{423}{V3D Interrupts}{subsection.13.2.5}{}}
\@writefile{toc}{\contentsline {chapter}{\numberline {14}VGA Switcheroo}{425}{chapter.14}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{loliteral-block}{\addvspace {10\p@ }}
\newlabel{gpu/vga-switcheroo::doc}{{14}{425}{VGA Switcheroo}{chapter.14}{}}
\newlabel{gpu/vga-switcheroo:vga-switcheroo}{{14}{425}{VGA Switcheroo}{chapter.14}{}}
\newlabel{gpu/vga-switcheroo:id1}{{14}{425}{VGA Switcheroo}{chapter.14}{}}
\@writefile{toc}{\contentsline {section}{\numberline {14.1}Modes of Use}{425}{section.14.1}}
\newlabel{gpu/vga-switcheroo:modes-of-use}{{14.1}{425}{Modes of Use}{section.14.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {14.1.1}Manual switching and manual power control}{425}{subsection.14.1.1}}
\newlabel{gpu/vga-switcheroo:manual-switching-and-manual-power-control}{{14.1.1}{425}{Manual switching and manual power control}{subsection.14.1.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {14.1.2}Driver power control}{426}{subsection.14.1.2}}
\newlabel{gpu/vga-switcheroo:driver-power-control}{{14.1.2}{426}{Driver power control}{subsection.14.1.2}{}}
\@writefile{toc}{\contentsline {section}{\numberline {14.2}API}{426}{section.14.2}}
\newlabel{gpu/vga-switcheroo:api}{{14.2}{426}{API}{section.14.2}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {14.2.1}Public functions}{426}{subsection.14.2.1}}
\newlabel{gpu/vga-switcheroo:public-functions}{{14.2.1}{426}{Public functions}{subsection.14.2.1}{}}
\newlabel{gpu/vga-switcheroo:c.vga_switcheroo_register_handler}{{14.2.1}{426}{Public functions}{section*.1135}{}}
\newlabel{gpu/vga-switcheroo:c.vga_switcheroo_unregister_handler}{{14.2.1}{427}{Public functions}{section*.1136}{}}
\newlabel{gpu/vga-switcheroo:c.vga_switcheroo_handler_flags}{{14.2.1}{427}{Public functions}{section*.1137}{}}
\newlabel{gpu/vga-switcheroo:c.vga_switcheroo_register_client}{{14.2.1}{427}{Public functions}{section*.1138}{}}
\newlabel{gpu/vga-switcheroo:c.vga_switcheroo_register_audio_client}{{14.2.1}{427}{Public functions}{section*.1139}{}}
\newlabel{gpu/vga-switcheroo:c.vga_switcheroo_client_probe_defer}{{14.2.1}{428}{Public functions}{section*.1140}{}}
\newlabel{gpu/vga-switcheroo:c.vga_switcheroo_get_client_state}{{14.2.1}{428}{Public functions}{section*.1141}{}}
\newlabel{gpu/vga-switcheroo:c.vga_switcheroo_unregister_client}{{14.2.1}{428}{Public functions}{section*.1142}{}}
\newlabel{gpu/vga-switcheroo:c.vga_switcheroo_client_fb_set}{{14.2.1}{428}{Public functions}{section*.1143}{}}
\newlabel{gpu/vga-switcheroo:c.vga_switcheroo_lock_ddc}{{14.2.1}{428}{Public functions}{section*.1144}{}}
\newlabel{gpu/vga-switcheroo:c.vga_switcheroo_unlock_ddc}{{14.2.1}{429}{Public functions}{section*.1145}{}}
\newlabel{gpu/vga-switcheroo:c.vga_switcheroo_process_delayed_switch}{{14.2.1}{429}{Public functions}{section*.1146}{}}
\newlabel{gpu/vga-switcheroo:c.vga_switcheroo_set_dynamic_switch}{{14.2.1}{429}{Public functions}{section*.1147}{}}
\newlabel{gpu/vga-switcheroo:c.vga_switcheroo_init_domain_pm_ops}{{14.2.1}{429}{Public functions}{section*.1148}{}}
\newlabel{gpu/vga-switcheroo:c.vga_switcheroo_init_domain_pm_optimus_hdmi_audio}{{14.2.1}{430}{Public functions}{section*.1149}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {14.2.2}Public structures}{430}{subsection.14.2.2}}
\newlabel{gpu/vga-switcheroo:public-structures}{{14.2.2}{430}{Public structures}{subsection.14.2.2}{}}
\newlabel{gpu/vga-switcheroo:c.vga_switcheroo_handler}{{14.2.2}{430}{Public structures}{section*.1150}{}}
\newlabel{gpu/vga-switcheroo:c.vga_switcheroo_client_ops}{{14.2.2}{430}{Public structures}{section*.1151}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {14.2.3}Public constants}{431}{subsection.14.2.3}}
\newlabel{gpu/vga-switcheroo:public-constants}{{14.2.3}{431}{Public constants}{subsection.14.2.3}{}}
\newlabel{gpu/vga-switcheroo:c.vga_switcheroo_handler_flags_t}{{14.2.3}{431}{Public constants}{section*.1152}{}}
\newlabel{gpu/vga-switcheroo:c.vga_switcheroo_client_id}{{14.2.3}{431}{Public constants}{section*.1153}{}}
\newlabel{gpu/vga-switcheroo:c.vga_switcheroo_state}{{14.2.3}{431}{Public constants}{section*.1154}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {14.2.4}Private structures}{432}{subsection.14.2.4}}
\newlabel{gpu/vga-switcheroo:private-structures}{{14.2.4}{432}{Private structures}{subsection.14.2.4}{}}
\newlabel{gpu/vga-switcheroo:c.vgasr_priv}{{14.2.4}{432}{Private structures}{section*.1155}{}}
\newlabel{gpu/vga-switcheroo:c.vga_switcheroo_client}{{14.2.4}{432}{Private structures}{section*.1156}{}}
\@writefile{toc}{\contentsline {section}{\numberline {14.3}Handlers}{433}{section.14.3}}
\newlabel{gpu/vga-switcheroo:handlers}{{14.3}{433}{Handlers}{section.14.3}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {14.3.1}apple-gmux Handler}{433}{subsection.14.3.1}}
\newlabel{gpu/vga-switcheroo:apple-gmux-handler}{{14.3.1}{433}{apple-gmux Handler}{subsection.14.3.1}{}}
\@writefile{toc}{\contentsline {subsubsection}{Graphics mux}{433}{subsubsection*.1157}}
\newlabel{gpu/vga-switcheroo:graphics-mux}{{14.3.1}{433}{Graphics mux}{subsubsection*.1157}{}}
\@writefile{toc}{\contentsline {subsubsection}{Power control}{434}{subsubsection*.1158}}
\newlabel{gpu/vga-switcheroo:ti-ts3ds10224}{{14.3.1}{434}{Power control}{subsubsection*.1158}{}}
\newlabel{gpu/vga-switcheroo:power-control}{{14.3.1}{434}{Power control}{subsubsection*.1158}{}}
\@writefile{toc}{\contentsline {subsubsection}{Backlight control}{434}{subsubsection*.1159}}
\newlabel{gpu/vga-switcheroo:backlight-control}{{14.3.1}{434}{Backlight control}{subsubsection*.1159}{}}
\@writefile{toc}{\contentsline {subsubsection}{Public functions}{434}{subsubsection*.1160}}
\newlabel{gpu/vga-switcheroo:ti-lp8545}{{14.3.1}{434}{Public functions}{subsubsection*.1160}{}}
\newlabel{gpu/vga-switcheroo:id2}{{14.3.1}{434}{Public functions}{subsubsection*.1160}{}}
\newlabel{gpu/vga-switcheroo:c.apple_gmux_present}{{14.3.1}{434}{Public functions}{section*.1161}{}}
\@writefile{toc}{\contentsline {chapter}{\numberline {15}VGA Arbiter}{437}{chapter.15}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{loliteral-block}{\addvspace {10\p@ }}
\newlabel{gpu/vgaarbiter:vga-arbiter}{{15}{437}{VGA Arbiter}{chapter.15}{}}
\newlabel{gpu/vgaarbiter::doc}{{15}{437}{VGA Arbiter}{chapter.15}{}}
\@writefile{toc}{\contentsline {section}{\numberline {15.1}vgaarb kernel/userspace ABI}{437}{section.15.1}}
\newlabel{gpu/vgaarbiter:vgaarb-kernel-userspace-abi}{{15.1}{437}{vgaarb kernel/userspace ABI}{section.15.1}{}}
\@writefile{toc}{\contentsline {section}{\numberline {15.2}In-kernel interface}{438}{section.15.2}}
\newlabel{gpu/vgaarbiter:in-kernel-interface}{{15.2}{438}{In-kernel interface}{section.15.2}{}}
\newlabel{gpu/vgaarbiter:c.vga_set_legacy_decoding}{{15.2}{438}{In-kernel interface}{section*.1162}{}}
\newlabel{gpu/vgaarbiter:c.vga_get_interruptible}{{15.2}{438}{In-kernel interface}{section*.1163}{}}
\newlabel{gpu/vgaarbiter:c.vga_get_uninterruptible}{{15.2}{438}{In-kernel interface}{section*.1164}{}}
\newlabel{gpu/vgaarbiter:c.vga_default_device}{{15.2}{438}{In-kernel interface}{section*.1165}{}}
\newlabel{gpu/vgaarbiter:c.vga_get}{{15.2}{439}{In-kernel interface}{section*.1166}{}}
\newlabel{gpu/vgaarbiter:c.vga_tryget}{{15.2}{439}{In-kernel interface}{section*.1167}{}}
\newlabel{gpu/vgaarbiter:c.vga_put}{{15.2}{439}{In-kernel interface}{section*.1168}{}}
\newlabel{gpu/vgaarbiter:c.vga_client_register}{{15.2}{440}{In-kernel interface}{section*.1169}{}}
\@writefile{toc}{\contentsline {section}{\numberline {15.3}libpciaccess}{440}{section.15.3}}
\newlabel{gpu/vgaarbiter:libpciaccess}{{15.3}{440}{libpciaccess}{section.15.3}{}}
\@writefile{toc}{\contentsline {section}{\numberline {15.4}xf86VGAArbiter (X server implementation)}{441}{section.15.4}}
\newlabel{gpu/vgaarbiter:xf86vgaarbiter-x-server-implementation}{{15.4}{441}{xf86VGAArbiter (X server implementation)}{section.15.4}{}}
\@writefile{toc}{\contentsline {section}{\numberline {15.5}References}{441}{section.15.5}}
\newlabel{gpu/vgaarbiter:references}{{15.5}{441}{References}{section.15.5}{}}
\@writefile{toc}{\contentsline {chapter}{\numberline {16}drm/bridge/dw-hdmi Synopsys DesignWare HDMI Controller}{443}{chapter.16}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{loliteral-block}{\addvspace {10\p@ }}
\newlabel{gpu/bridge/dw-hdmi:drm-bridge-dw-hdmi-synopsys-designware-hdmi-controller}{{16}{443}{drm/bridge/dw-hdmi Synopsys DesignWare HDMI Controller}{chapter.16}{}}
\newlabel{gpu/bridge/dw-hdmi::doc}{{16}{443}{drm/bridge/dw-hdmi Synopsys DesignWare HDMI Controller}{chapter.16}{}}
\@writefile{toc}{\contentsline {section}{\numberline {16.1}Synopsys DesignWare HDMI Controller}{443}{section.16.1}}
\newlabel{gpu/bridge/dw-hdmi:synopsys-designware-hdmi-controller}{{16.1}{443}{Synopsys DesignWare HDMI Controller}{section.16.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {16.1.1}Supported Input Formats and Encodings}{443}{subsection.16.1.1}}
\newlabel{gpu/bridge/dw-hdmi:supported-input-formats-and-encodings}{{16.1.1}{443}{Supported Input Formats and Encodings}{subsection.16.1.1}{}}
\@writefile{toc}{\contentsline {chapter}{\numberline {17}TODO list}{445}{chapter.17}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{loliteral-block}{\addvspace {10\p@ }}
\newlabel{gpu/todo:todo}{{17}{445}{TODO list}{chapter.17}{}}
\newlabel{gpu/todo:todo-list}{{17}{445}{TODO list}{chapter.17}{}}
\newlabel{gpu/todo::doc}{{17}{445}{TODO list}{chapter.17}{}}
\@writefile{toc}{\contentsline {section}{\numberline {17.1}Subsystem-wide refactorings}{445}{section.17.1}}
\newlabel{gpu/todo:subsystem-wide-refactorings}{{17.1}{445}{Subsystem-wide refactorings}{section.17.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {17.1.1}De-midlayer drivers}{445}{subsection.17.1.1}}
\newlabel{gpu/todo:de-midlayer-drivers}{{17.1.1}{445}{De-midlayer drivers}{subsection.17.1.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {17.1.2}Switch from reference/unreference to get/put}{445}{subsection.17.1.2}}
\newlabel{gpu/todo:switch-from-reference-unreference-to-get-put}{{17.1.2}{445}{Switch from reference/unreference to get/put}{subsection.17.1.2}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {17.1.3}Convert existing KMS drivers to atomic modesetting}{445}{subsection.17.1.3}}
\newlabel{gpu/todo:convert-existing-kms-drivers-to-atomic-modesetting}{{17.1.3}{445}{Convert existing KMS drivers to atomic modesetting}{subsection.17.1.3}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {17.1.4}Clean up the clipped coordination confusion around planes}{446}{subsection.17.1.4}}
\newlabel{gpu/todo:clean-up-the-clipped-coordination-confusion-around-planes}{{17.1.4}{446}{Clean up the clipped coordination confusion around planes}{subsection.17.1.4}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {17.1.5}Convert early atomic drivers to async commit helpers}{446}{subsection.17.1.5}}
\newlabel{gpu/todo:convert-early-atomic-drivers-to-async-commit-helpers}{{17.1.5}{446}{Convert early atomic drivers to async commit helpers}{subsection.17.1.5}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {17.1.6}Better manual-upload support for atomic}{446}{subsection.17.1.6}}
\newlabel{gpu/todo:better-manual-upload-support-for-atomic}{{17.1.6}{446}{Better manual-upload support for atomic}{subsection.17.1.6}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {17.1.7}Fallout from atomic KMS}{446}{subsection.17.1.7}}
\newlabel{gpu/todo:fallout-from-atomic-kms}{{17.1.7}{446}{Fallout from atomic KMS}{subsection.17.1.7}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {17.1.8}Get rid of dev-\textgreater {}struct\_mutex from GEM drivers}{447}{subsection.17.1.8}}
\newlabel{gpu/todo:get-rid-of-dev-struct-mutex-from-gem-drivers}{{17.1.8}{447}{Get rid of dev-\textgreater {}struct\_mutex from GEM drivers}{subsection.17.1.8}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {17.1.9}Convert instances of dev\_info/dev\_err/dev\_warn to their DRM\_DEV\_* equivalent}{447}{subsection.17.1.9}}
\newlabel{gpu/todo:convert-instances-of-dev-info-dev-err-dev-warn-to-their-drm-dev-equivalent}{{17.1.9}{447}{Convert instances of dev\_info/dev\_err/dev\_warn to their DRM\_DEV\_* equivalent}{subsection.17.1.9}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {17.1.10}Convert drivers to use simple modeset suspend/resume}{447}{subsection.17.1.10}}
\newlabel{gpu/todo:convert-drivers-to-use-simple-modeset-suspend-resume}{{17.1.10}{447}{Convert drivers to use simple modeset suspend/resume}{subsection.17.1.10}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {17.1.11}Convert drivers to use drm\_fb\_helper\_fbdev\_setup/teardown()}{447}{subsection.17.1.11}}
\newlabel{gpu/todo:convert-drivers-to-use-drm-fb-helper-fbdev-setup-teardown}{{17.1.11}{447}{Convert drivers to use drm\_fb\_helper\_fbdev\_setup/teardown()}{subsection.17.1.11}{}}
\@writefile{toc}{\contentsline {section}{\numberline {17.2}Core refactorings}{448}{section.17.2}}
\newlabel{gpu/todo:core-refactorings}{{17.2}{448}{Core refactorings}{section.17.2}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {17.2.1}Clean up the DRM header mess}{448}{subsection.17.2.1}}
\newlabel{gpu/todo:clean-up-the-drm-header-mess}{{17.2.1}{448}{Clean up the DRM header mess}{subsection.17.2.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {17.2.2}Add missing kerneldoc for exported functions}{448}{subsection.17.2.2}}
\newlabel{gpu/todo:add-missing-kerneldoc-for-exported-functions}{{17.2.2}{448}{Add missing kerneldoc for exported functions}{subsection.17.2.2}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {17.2.3}Hide legacy cruft better}{448}{subsection.17.2.3}}
\newlabel{gpu/todo:hide-legacy-cruft-better}{{17.2.3}{448}{Hide legacy cruft better}{subsection.17.2.3}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {17.2.4}Make panic handling work}{448}{subsection.17.2.4}}
\newlabel{gpu/todo:make-panic-handling-work}{{17.2.4}{448}{Make panic handling work}{subsection.17.2.4}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {17.2.5}Clean up the debugfs support}{449}{subsection.17.2.5}}
\newlabel{gpu/todo:clean-up-the-debugfs-support}{{17.2.5}{449}{Clean up the debugfs support}{subsection.17.2.5}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {17.2.6}KMS cleanups}{449}{subsection.17.2.6}}
\newlabel{gpu/todo:kms-cleanups}{{17.2.6}{449}{KMS cleanups}{subsection.17.2.6}{}}
\@writefile{toc}{\contentsline {section}{\numberline {17.3}Better Testing}{450}{section.17.3}}
\newlabel{gpu/todo:better-testing}{{17.3}{450}{Better Testing}{section.17.3}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {17.3.1}Enable trinity for DRM}{450}{subsection.17.3.1}}
\newlabel{gpu/todo:enable-trinity-for-drm}{{17.3.1}{450}{Enable trinity for DRM}{subsection.17.3.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {17.3.2}Make KMS tests in i-g-t generic}{450}{subsection.17.3.2}}
\newlabel{gpu/todo:make-kms-tests-in-i-g-t-generic}{{17.3.2}{450}{Make KMS tests in i-g-t generic}{subsection.17.3.2}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {17.3.3}Create a virtual KMS driver for testing (vkms)}{450}{subsection.17.3.3}}
\newlabel{gpu/todo:create-a-virtual-kms-driver-for-testing-vkms}{{17.3.3}{450}{Create a virtual KMS driver for testing (vkms)}{subsection.17.3.3}{}}
\@writefile{toc}{\contentsline {section}{\numberline {17.4}Driver Specific}{450}{section.17.4}}
\newlabel{gpu/todo:driver-specific}{{17.4}{450}{Driver Specific}{section.17.4}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {17.4.1}tinydrm}{450}{subsection.17.4.1}}
\newlabel{gpu/todo:tinydrm}{{17.4.1}{450}{tinydrm}{subsection.17.4.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {17.4.2}AMD DC Display Driver}{451}{subsection.17.4.2}}
\newlabel{gpu/todo:amd-dc-display-driver}{{17.4.2}{451}{AMD DC Display Driver}{subsection.17.4.2}{}}
\@writefile{toc}{\contentsline {section}{\numberline {17.5}Outside DRM}{451}{section.17.5}}
\newlabel{gpu/todo:outside-drm}{{17.5}{451}{Outside DRM}{section.17.5}{}}
\@writefile{toc}{\contentsline {chapter}{Index}{453}{section*.1170}}
