##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_SBD_IntClock
		4.3::Critical Path Report for UART_Wind_IntClock
		4.4::Critical Path Report for clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clock:R vs. clock:R)
		5.2::Critical Path Report for (UART_SBD_IntClock:R vs. UART_SBD_IntClock:R)
		5.3::Critical Path Report for (UART_Wind_IntClock:R vs. UART_Wind_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. clock:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. UART_SBD_IntClock:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. UART_Wind_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CyBUS_CLK                  | Frequency: 54.35 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: UART_SBD_IntClock          | Frequency: 40.58 MHz  | Target: 0.46 MHz   | 
Clock: UART_Wind_IntClock         | Frequency: 43.60 MHz  | Target: 0.15 MHz   | 
Clock: clock                      | Frequency: 53.78 MHz  | Target: 3.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK           UART_SBD_IntClock   41666.7          23405       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           UART_Wind_IntClock  41666.7          23267       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           clock               41666.7          27657       N/A              N/A         N/A              N/A         N/A              N/A         
UART_SBD_IntClock   UART_SBD_IntClock   2.16667e+006     2142021     N/A              N/A         N/A              N/A         N/A              N/A         
UART_Wind_IntClock  UART_Wind_IntClock  6.5e+006         6477066     N/A              N/A         N/A              N/A         N/A              N/A         
clock               clock               333333           314741      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
SBD_Tx(0)_PAD     27937         UART_SBD_IntClock:R          
SCL_1(0)_PAD:out  21217         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out  20640         CyBUS_CLK(fixed-function):R  
Wind_Tx(0)_PAD    30691         UART_Wind_IntClock:R         
clockPin(0)_PAD   22647         clock:R                      
selectPin(0)_PAD  25152         clock:R                      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 54.35 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Wind:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23267p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -5210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13190
-------------------------------------   ----- 
End-of-path arrival time (ps)           13190
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                                iocell5         2685   2685  23267  RISE       1
\UART_Wind:BUART:rx_postpoll\/main_0         macrocell37     4926   7611  23267  RISE       1
\UART_Wind:BUART:rx_postpoll\/q              macrocell37     3350  10961  23267  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2229  13190  23267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_SBD_IntClock
***********************************************
Clock: UART_SBD_IntClock
Frequency: 40.58 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_1\/q
Path End       : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2142021p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                        -11520
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2155147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13125
-------------------------------------   ----- 
End-of-path arrival time (ps)           13125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_1\/q                      macrocell26     1250   1250  2142021  RISE       1
\UART_SBD:BUART:counter_load_not\/main_0           macrocell7      5617   6867  2142021  RISE       1
\UART_SBD:BUART:counter_load_not\/q                macrocell7      3350  10217  2142021  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2909  13125  2142021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_Wind_IntClock
************************************************
Clock: UART_Wind_IntClock
Frequency: 43.60 MHz | Target: 0.15 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_1\/q
Path End       : \UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 6477066p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                          -11520
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6488480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11414
-------------------------------------   ----- 
End-of-path arrival time (ps)           11414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_1\/q                      macrocell48     1250   1250  6477066  RISE       1
\UART_Wind:BUART:counter_load_not\/main_0           macrocell31     3895   5145  6477066  RISE       1
\UART_Wind:BUART:counter_load_not\/q                macrocell31     3350   8495  6477066  RISE       1
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2919  11414  6477066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell6       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for clock
***********************************
Clock: clock
Frequency: 53.78 MHz | Target: 3.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb
Path End       : \master:BSPIM:RxStsReg\/status_6
Capture Clock  : \master:BSPIM:RxStsReg\/clock
Path slack     : 314741p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -1570
----------------------------------------   ------ 
End-of-path required time (ps)             331763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17023
-------------------------------------   ----- 
End-of-path arrival time (ps)           17023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb  datapathcell7   5280   5280  314741  RISE       1
\master:BSPIM:rx_status_6\/main_5           macrocell58     4196   9476  314741  RISE       1
\master:BSPIM:rx_status_6\/q                macrocell58     3350  12826  314741  RISE       1
\master:BSPIM:RxStsReg\/status_6            statusicell5    4197  17023  314741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:RxStsReg\/clock                              statusicell5        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clock:R vs. clock:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb
Path End       : \master:BSPIM:RxStsReg\/status_6
Capture Clock  : \master:BSPIM:RxStsReg\/clock
Path slack     : 314741p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -1570
----------------------------------------   ------ 
End-of-path required time (ps)             331763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17023
-------------------------------------   ----- 
End-of-path arrival time (ps)           17023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb  datapathcell7   5280   5280  314741  RISE       1
\master:BSPIM:rx_status_6\/main_5           macrocell58     4196   9476  314741  RISE       1
\master:BSPIM:rx_status_6\/q                macrocell58     3350  12826  314741  RISE       1
\master:BSPIM:RxStsReg\/status_6            statusicell5    4197  17023  314741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:RxStsReg\/clock                              statusicell5        0      0  RISE       1


5.2::Critical Path Report for (UART_SBD_IntClock:R vs. UART_SBD_IntClock:R)
***************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_1\/q
Path End       : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2142021p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                        -11520
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2155147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13125
-------------------------------------   ----- 
End-of-path arrival time (ps)           13125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_1\/q                      macrocell26     1250   1250  2142021  RISE       1
\UART_SBD:BUART:counter_load_not\/main_0           macrocell7      5617   6867  2142021  RISE       1
\UART_SBD:BUART:counter_load_not\/q                macrocell7      3350  10217  2142021  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2909  13125  2142021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (UART_Wind_IntClock:R vs. UART_Wind_IntClock:R)
*****************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_1\/q
Path End       : \UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 6477066p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                          -11520
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6488480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11414
-------------------------------------   ----- 
End-of-path arrival time (ps)           11414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_1\/q                      macrocell48     1250   1250  6477066  RISE       1
\UART_Wind:BUART:counter_load_not\/main_0           macrocell31     3895   5145  6477066  RISE       1
\UART_Wind:BUART:counter_load_not\/q                macrocell31     3350   8495  6477066  RISE       1
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2919  11414  6477066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell6       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. clock:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : dataPin(0)/fb
Path End       : \master:BSPIM:sR16:Dp:u0\/route_si
Capture Clock  : \master:BSPIM:sR16:Dp:u0\/clock
Path slack     : 27657p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyBUS_CLK:R#8 vs. clock:R#2)   41667
- Setup time                                   -6780
--------------------------------------------   ----- 
End-of-path required time (ps)                 34887

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7230
-------------------------------------   ---- 
End-of-path arrival time (ps)           7230
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
dataPin(0)/in_clock                                         iocell8             0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
dataPin(0)/fb                       iocell8         2184   2184  27657  RISE       1
\master:BSPIM:sR16:Dp:u0\/route_si  datapathcell7   5046   7230  27657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. UART_SBD_IntClock:R)
*******************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_SBD:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23405p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -5210
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13052
-------------------------------------   ----- 
End-of-path arrival time (ps)           13052
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                                iocell1         1948   1948  23405  RISE       1
\UART_SBD:BUART:rx_postpoll\/main_1         macrocell15     5505   7453  23405  RISE       1
\UART_SBD:BUART:rx_postpoll\/q              macrocell15     3350  10803  23405  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2249  13052  23405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. UART_Wind_IntClock:R)
********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Wind:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23267p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -5210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13190
-------------------------------------   ----- 
End-of-path arrival time (ps)           13190
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                                iocell5         2685   2685  23267  RISE       1
\UART_Wind:BUART:rx_postpoll\/main_0         macrocell37     4926   7611  23267  RISE       1
\UART_Wind:BUART:rx_postpoll\/q              macrocell37     3350  10961  23267  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2229  13190  23267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Wind:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23267p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -5210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13190
-------------------------------------   ----- 
End-of-path arrival time (ps)           13190
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                                iocell5         2685   2685  23267  RISE       1
\UART_Wind:BUART:rx_postpoll\/main_0         macrocell37     4926   7611  23267  RISE       1
\UART_Wind:BUART:rx_postpoll\/q              macrocell37     3350  10961  23267  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2229  13190  23267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_SBD:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23405p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -5210
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13052
-------------------------------------   ----- 
End-of-path arrival time (ps)           13052
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                                iocell1         1948   1948  23405  RISE       1
\UART_SBD:BUART:rx_postpoll\/main_1         macrocell15     5505   7453  23405  RISE       1
\UART_SBD:BUART:rx_postpoll\/q              macrocell15     3350  10803  23405  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2249  13052  23405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : dataPin(0)/fb
Path End       : \master:BSPIM:sR16:Dp:u0\/route_si
Capture Clock  : \master:BSPIM:sR16:Dp:u0\/clock
Path slack     : 27657p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyBUS_CLK:R#8 vs. clock:R#2)   41667
- Setup time                                   -6780
--------------------------------------------   ----- 
End-of-path required time (ps)                 34887

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7230
-------------------------------------   ---- 
End-of-path arrival time (ps)           7230
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
dataPin(0)/in_clock                                         iocell8             0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
dataPin(0)/fb                       iocell8         2184   2184  27657  RISE       1
\master:BSPIM:sR16:Dp:u0\/route_si  datapathcell7   5046   7230  27657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:rx_state_0\/main_5
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 28901p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9255
-------------------------------------   ---- 
End-of-path arrival time (ps)           9255
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                        iocell5       2685   2685  23267  RISE       1
\UART_Wind:BUART:rx_state_0\/main_5  macrocell38   6570   9255  28901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:rx_state_2\/main_5
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 28901p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9255
-------------------------------------   ---- 
End-of-path arrival time (ps)           9255
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                        iocell5       2685   2685  23267  RISE       1
\UART_Wind:BUART:rx_state_2\/main_5  macrocell39   6570   9255  28901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:rx_last\/main_0
Capture Clock  : \UART_SBD:BUART:rx_last\/clock_0
Path slack     : 29222p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8934
-------------------------------------   ---- 
End-of-path arrival time (ps)           8934
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                     iocell1       1948   1948  23405  RISE       1
\UART_SBD:BUART:rx_last\/main_0  macrocell13   6986   8934  29222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_last\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:rx_state_2\/main_8
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 29400p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8757
-------------------------------------   ---- 
End-of-path arrival time (ps)           8757
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                        iocell1       1948   1948  23405  RISE       1
\UART_SBD:BUART:rx_state_2\/main_8  macrocell17   6809   8757  29400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:rx_status_3\/main_6
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 29400p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8757
-------------------------------------   ---- 
End-of-path arrival time (ps)           8757
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                         iocell1       1948   1948  23405  RISE       1
\UART_SBD:BUART:rx_status_3\/main_6  macrocell20   6809   8757  29400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 29798p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8359
-------------------------------------   ---- 
End-of-path arrival time (ps)           8359
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb    iocell5       2685   2685  23267  RISE       1
MODIN1_0/main_2  macrocell1    5674   8359  29798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 29798p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8359
-------------------------------------   ---- 
End-of-path arrival time (ps)           8359
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb    iocell5       2685   2685  23267  RISE       1
MODIN1_1/main_2  macrocell2    5674   8359  29798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:rx_state_0\/main_9
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 30133p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8024
-------------------------------------   ---- 
End-of-path arrival time (ps)           8024
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                        iocell1       1948   1948  23405  RISE       1
\UART_SBD:BUART:rx_state_0\/main_9  macrocell16   6076   8024  30133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:rx_last\/main_0
Capture Clock  : \UART_Wind:BUART:rx_last\/clock_0
Path slack     : 30546p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7611
-------------------------------------   ---- 
End-of-path arrival time (ps)           7611
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                     iocell5       2685   2685  23267  RISE       1
\UART_Wind:BUART:rx_last\/main_0  macrocell35   4926   7611  30546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_last\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:rx_status_3\/main_5
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 30546p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7611
-------------------------------------   ---- 
End-of-path arrival time (ps)           7611
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                         iocell5       2685   2685  23267  RISE       1
\UART_Wind:BUART:rx_status_3\/main_5  macrocell42   4926   7611  30546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:pollcount_0\/main_2
Capture Clock  : \UART_SBD:BUART:pollcount_0\/clock_0
Path slack     : 30703p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7453
-------------------------------------   ---- 
End-of-path arrival time (ps)           7453
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                         iocell1       1948   1948  23405  RISE       1
\UART_SBD:BUART:pollcount_0\/main_2  macrocell8    5505   7453  30703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell8          0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:pollcount_1\/main_3
Capture Clock  : \UART_SBD:BUART:pollcount_1\/clock_0
Path slack     : 30703p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7453
-------------------------------------   ---- 
End-of-path arrival time (ps)           7453
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                         iocell1       1948   1948  23405  RISE       1
\UART_SBD:BUART:pollcount_1\/main_3  macrocell9    5505   7453  30703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb
Path End       : \master:BSPIM:RxStsReg\/status_6
Capture Clock  : \master:BSPIM:RxStsReg\/clock
Path slack     : 314741p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -1570
----------------------------------------   ------ 
End-of-path required time (ps)             331763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17023
-------------------------------------   ----- 
End-of-path arrival time (ps)           17023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb  datapathcell7   5280   5280  314741  RISE       1
\master:BSPIM:rx_status_6\/main_5           macrocell58     4196   9476  314741  RISE       1
\master:BSPIM:rx_status_6\/q                macrocell58     3350  12826  314741  RISE       1
\master:BSPIM:RxStsReg\/status_6            statusicell5    4197  17023  314741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:RxStsReg\/clock                              statusicell5        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:TxStsReg\/status_0
Capture Clock  : \master:BSPIM:TxStsReg\/clock
Path slack     : 315371p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -1570
----------------------------------------   ------ 
End-of-path required time (ps)             331763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16392
-------------------------------------   ----- 
End-of-path arrival time (ps)           16392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q           macrocell59    1250   1250  315371  RISE       1
\master:BSPIM:tx_status_0\/main_2  macrocell62    6179   7429  315371  RISE       1
\master:BSPIM:tx_status_0\/q       macrocell62    3350  10779  315371  RISE       1
\master:BSPIM:TxStsReg\/status_0   statusicell6   5613  16392  315371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:TxStsReg\/clock                              statusicell6        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_1
Path End       : \master:BSPIM:sR16:Dp:u0\/f1_load
Capture Clock  : \master:BSPIM:sR16:Dp:u0\/clock
Path slack     : 316306p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -1850
----------------------------------------   ------ 
End-of-path required time (ps)             331483

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15178
-------------------------------------   ----- 
End-of-path arrival time (ps)           15178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_1   count7cell      2110   2110  316306  RISE       1
\master:BSPIM:load_rx_data\/main_3  macrocell56     2957   5067  316306  RISE       1
\master:BSPIM:load_rx_data\/q       macrocell56     3350   8417  316306  RISE       1
\master:BSPIM:sR16:Dp:u0\/f1_load   datapathcell7   6760  15178  316306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_1
Path End       : \master:BSPIM:sR16:Dp:u1\/f1_load
Capture Clock  : \master:BSPIM:sR16:Dp:u1\/clock
Path slack     : 316863p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -1850
----------------------------------------   ------ 
End-of-path required time (ps)             331483

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14620
-------------------------------------   ----- 
End-of-path arrival time (ps)           14620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_1   count7cell      2110   2110  316306  RISE       1
\master:BSPIM:load_rx_data\/main_3  macrocell56     2957   5067  316306  RISE       1
\master:BSPIM:load_rx_data\/q       macrocell56     3350   8417  316306  RISE       1
\master:BSPIM:sR16:Dp:u1\/f1_load   datapathcell8   6203  14620  316863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u1\/clock                            datapathcell8       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb
Path End       : \master:BSPIM:state_0\/main_3
Capture Clock  : \master:BSPIM:state_0\/clock_0
Path slack     : 317924p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11899
-------------------------------------   ----- 
End-of-path arrival time (ps)           11899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb  datapathcell7   5280   5280  317924  RISE       1
\master:BSPIM:state_0\/main_3               macrocell59     6619  11899  317924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb
Path End       : \master:BSPIM:state_1\/main_8
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 317954p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11869
-------------------------------------   ----- 
End-of-path arrival time (ps)           11869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb  datapathcell7   5280   5280  317924  RISE       1
\master:BSPIM:state_1\/main_8               macrocell60     6589  11869  317954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb
Path End       : \master:BSPIM:state_2\/main_8
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 317954p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11869
-------------------------------------   ----- 
End-of-path arrival time (ps)           11869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb  datapathcell7   5280   5280  317924  RISE       1
\master:BSPIM:state_2\/main_8               macrocell61     6589  11869  317954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_1
Path End       : \master:BSPIM:TxStsReg\/status_3
Capture Clock  : \master:BSPIM:TxStsReg\/clock
Path slack     : 318522p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -1570
----------------------------------------   ------ 
End-of-path required time (ps)             331763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13241
-------------------------------------   ----- 
End-of-path arrival time (ps)           13241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_1   count7cell     2110   2110  316306  RISE       1
\master:BSPIM:load_rx_data\/main_3  macrocell56    2957   5067  316306  RISE       1
\master:BSPIM:load_rx_data\/q       macrocell56    3350   8417  316306  RISE       1
\master:BSPIM:TxStsReg\/status_3    statusicell6   4824  13241  318522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:TxStsReg\/clock                              statusicell6        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:sR16:Dp:u0\/cs_addr_0
Capture Clock  : \master:BSPIM:sR16:Dp:u0\/clock
Path slack     : 319052p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -6300
----------------------------------------   ------ 
End-of-path required time (ps)             327033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7982
-------------------------------------   ---- 
End-of-path arrival time (ps)           7982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q             macrocell59     1250   1250  315371  RISE       1
\master:BSPIM:sR16:Dp:u0\/cs_addr_0  datapathcell7   6732   7982  319052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:sR16:Dp:u1\/cs_addr_0
Capture Clock  : \master:BSPIM:sR16:Dp:u1\/clock
Path slack     : 319053p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -6300
----------------------------------------   ------ 
End-of-path required time (ps)             327033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7980
-------------------------------------   ---- 
End-of-path arrival time (ps)           7980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q             macrocell59     1250   1250  315371  RISE       1
\master:BSPIM:sR16:Dp:u1\/cs_addr_0  datapathcell8   6730   7980  319053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u1\/clock                            datapathcell8       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u1\/so_comb
Path End       : \master:BSPIM:mosi_reg\/main_4
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 319220p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10603
-------------------------------------   ----- 
End-of-path arrival time (ps)           10603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u1\/clock                            datapathcell8       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u1\/so_comb  datapathcell8   8300   8300  319220  RISE       1
\master:BSPIM:mosi_reg\/main_4     macrocell57     2303  10603  319220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:sR16:Dp:u1\/cs_addr_2
Capture Clock  : \master:BSPIM:sR16:Dp:u1\/clock
Path slack     : 320234p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -6300
----------------------------------------   ------ 
End-of-path required time (ps)             327033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6799
-------------------------------------   ---- 
End-of-path arrival time (ps)           6799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q             macrocell61     1250   1250  316695  RISE       1
\master:BSPIM:sR16:Dp:u1\/cs_addr_2  datapathcell8   5549   6799  320234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u1\/clock                            datapathcell8       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:sR16:Dp:u0\/cs_addr_2
Capture Clock  : \master:BSPIM:sR16:Dp:u0\/clock
Path slack     : 320238p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -6300
----------------------------------------   ------ 
End-of-path required time (ps)             327033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6795
-------------------------------------   ---- 
End-of-path arrival time (ps)           6795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q             macrocell61     1250   1250  316695  RISE       1
\master:BSPIM:sR16:Dp:u0\/cs_addr_2  datapathcell7   5545   6795  320238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : Net_67/main_0
Capture Clock  : Net_67/clock_0
Path slack     : 321831p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7992
-------------------------------------   ---- 
End-of-path arrival time (ps)           7992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q  macrocell61   1250   1250  316695  RISE       1
Net_67/main_0             macrocell5    6742   7992  321831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_67/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:load_cond\/main_0
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 321831p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7992
-------------------------------------   ---- 
End-of-path arrival time (ps)           7992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q         macrocell61   1250   1250  316695  RISE       1
\master:BSPIM:load_cond\/main_0  macrocell55   6742   7992  321831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:sR16:Dp:u0\/cs_addr_1
Capture Clock  : \master:BSPIM:sR16:Dp:u0\/clock
Path slack     : 322250p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -6300
----------------------------------------   ------ 
End-of-path required time (ps)             327033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q             macrocell60     1250   1250  318156  RISE       1
\master:BSPIM:sR16:Dp:u0\/cs_addr_1  datapathcell7   3534   4784  322250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:sR16:Dp:u1\/cs_addr_1
Capture Clock  : \master:BSPIM:sR16:Dp:u1\/clock
Path slack     : 322252p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -6300
----------------------------------------   ------ 
End-of-path required time (ps)             327033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4781
-------------------------------------   ---- 
End-of-path arrival time (ps)           4781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q             macrocell60     1250   1250  318156  RISE       1
\master:BSPIM:sR16:Dp:u1\/cs_addr_1  datapathcell8   3531   4781  322252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u1\/clock                            datapathcell8       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:ld_ident\/main_2
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 322298p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7525
-------------------------------------   ---- 
End-of-path arrival time (ps)           7525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q        macrocell59   1250   1250  315371  RISE       1
\master:BSPIM:ld_ident\/main_2  macrocell54   6275   7525  322298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:state_1\/main_2
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 322298p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7525
-------------------------------------   ---- 
End-of-path arrival time (ps)           7525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q       macrocell59   1250   1250  315371  RISE       1
\master:BSPIM:state_1\/main_2  macrocell60   6275   7525  322298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:state_2\/main_2
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 322298p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7525
-------------------------------------   ---- 
End-of-path arrival time (ps)           7525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q       macrocell59   1250   1250  315371  RISE       1
\master:BSPIM:state_2\/main_2  macrocell61   6275   7525  322298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:cnt_enable\/main_0
Capture Clock  : \master:BSPIM:cnt_enable\/clock_0
Path slack     : 322391p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7432
-------------------------------------   ---- 
End-of-path arrival time (ps)           7432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q          macrocell61   1250   1250  316695  RISE       1
\master:BSPIM:cnt_enable\/main_0  macrocell53   6182   7432  322391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:state_0\/main_0
Capture Clock  : \master:BSPIM:state_0\/clock_0
Path slack     : 322391p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7432
-------------------------------------   ---- 
End-of-path arrival time (ps)           7432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q       macrocell61   1250   1250  316695  RISE       1
\master:BSPIM:state_0\/main_0  macrocell59   6182   7432  322391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : Net_68/main_2
Capture Clock  : Net_68/clock_0
Path slack     : 322394p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7429
-------------------------------------   ---- 
End-of-path arrival time (ps)           7429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q  macrocell59   1250   1250  315371  RISE       1
Net_68/main_2             macrocell6    6179   7429  322394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_68/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : Net_67/main_1
Capture Clock  : Net_67/clock_0
Path slack     : 322623p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7201
-------------------------------------   ---- 
End-of-path arrival time (ps)           7201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q  macrocell60   1250   1250  318156  RISE       1
Net_67/main_1             macrocell5    5951   7201  322623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_67/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:load_cond\/main_1
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 322623p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7201
-------------------------------------   ---- 
End-of-path arrival time (ps)           7201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q         macrocell60   1250   1250  318156  RISE       1
\master:BSPIM:load_cond\/main_1  macrocell55   5951   7201  322623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:mosi_reg\/main_3
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 322859p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6965
-------------------------------------   ---- 
End-of-path arrival time (ps)           6965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q        macrocell59   1250   1250  315371  RISE       1
\master:BSPIM:mosi_reg\/main_3  macrocell57   5715   6965  322859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:cnt_enable\/main_1
Capture Clock  : \master:BSPIM:cnt_enable\/clock_0
Path slack     : 323182p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6641
-------------------------------------   ---- 
End-of-path arrival time (ps)           6641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q          macrocell60   1250   1250  318156  RISE       1
\master:BSPIM:cnt_enable\/main_1  macrocell53   5391   6641  323182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:state_0\/main_1
Capture Clock  : \master:BSPIM:state_0\/clock_0
Path slack     : 323182p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6641
-------------------------------------   ---- 
End-of-path arrival time (ps)           6641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q       macrocell60   1250   1250  318156  RISE       1
\master:BSPIM:state_0\/main_1  macrocell59   5391   6641  323182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : Net_68/main_0
Capture Clock  : Net_68/clock_0
Path slack     : 323718p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6105
-------------------------------------   ---- 
End-of-path arrival time (ps)           6105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q  macrocell61   1250   1250  316695  RISE       1
Net_68/main_0             macrocell6    4855   6105  323718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_68/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_1
Path End       : \master:BSPIM:mosi_reg\/main_8
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 324007p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5816
-------------------------------------   ---- 
End-of-path arrival time (ps)           5816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_1  count7cell    2110   2110  316306  RISE       1
\master:BSPIM:mosi_reg\/main_8     macrocell57   3706   5816  324007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_1
Path End       : \master:BSPIM:ld_ident\/main_6
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 324018p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5806
-------------------------------------   ---- 
End-of-path arrival time (ps)           5806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_1  count7cell    2110   2110  316306  RISE       1
\master:BSPIM:ld_ident\/main_6     macrocell54   3696   5806  324018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_1
Path End       : \master:BSPIM:state_1\/main_6
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 324018p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5806
-------------------------------------   ---- 
End-of-path arrival time (ps)           5806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_1  count7cell    2110   2110  316306  RISE       1
\master:BSPIM:state_1\/main_6      macrocell60   3696   5806  324018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_1
Path End       : \master:BSPIM:state_2\/main_6
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 324018p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5806
-------------------------------------   ---- 
End-of-path arrival time (ps)           5806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_1  count7cell    2110   2110  316306  RISE       1
\master:BSPIM:state_2\/main_6      macrocell61   3696   5806  324018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_3
Path End       : \master:BSPIM:ld_ident\/main_4
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 324154p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5670
-------------------------------------   ---- 
End-of-path arrival time (ps)           5670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_3  count7cell    2110   2110  316612  RISE       1
\master:BSPIM:ld_ident\/main_4     macrocell54   3560   5670  324154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_3
Path End       : \master:BSPIM:state_1\/main_4
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 324154p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5670
-------------------------------------   ---- 
End-of-path arrival time (ps)           5670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_3  count7cell    2110   2110  316612  RISE       1
\master:BSPIM:state_1\/main_4      macrocell60   3560   5670  324154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_3
Path End       : \master:BSPIM:state_2\/main_4
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 324154p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5670
-------------------------------------   ---- 
End-of-path arrival time (ps)           5670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_3  count7cell    2110   2110  316612  RISE       1
\master:BSPIM:state_2\/main_4      macrocell61   3560   5670  324154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_4
Path End       : \master:BSPIM:ld_ident\/main_3
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 324169p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5654
-------------------------------------   ---- 
End-of-path arrival time (ps)           5654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_4  count7cell    2110   2110  316607  RISE       1
\master:BSPIM:ld_ident\/main_3     macrocell54   3544   5654  324169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_4
Path End       : \master:BSPIM:state_1\/main_3
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 324169p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5654
-------------------------------------   ---- 
End-of-path arrival time (ps)           5654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_4  count7cell    2110   2110  316607  RISE       1
\master:BSPIM:state_1\/main_3      macrocell60   3544   5654  324169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_4
Path End       : \master:BSPIM:state_2\/main_3
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 324169p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5654
-------------------------------------   ---- 
End-of-path arrival time (ps)           5654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_4  count7cell    2110   2110  316607  RISE       1
\master:BSPIM:state_2\/main_3      macrocell61   3544   5654  324169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_3
Path End       : \master:BSPIM:mosi_reg\/main_6
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 324170p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5654
-------------------------------------   ---- 
End-of-path arrival time (ps)           5654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_3  count7cell    2110   2110  316612  RISE       1
\master:BSPIM:mosi_reg\/main_6     macrocell57   3544   5654  324170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_0
Path End       : \master:BSPIM:ld_ident\/main_7
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 324202p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5622
-------------------------------------   ---- 
End-of-path arrival time (ps)           5622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_0  count7cell    2110   2110  316632  RISE       1
\master:BSPIM:ld_ident\/main_7     macrocell54   3512   5622  324202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_0
Path End       : \master:BSPIM:state_1\/main_7
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 324202p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5622
-------------------------------------   ---- 
End-of-path arrival time (ps)           5622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_0  count7cell    2110   2110  316632  RISE       1
\master:BSPIM:state_1\/main_7      macrocell60   3512   5622  324202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_0
Path End       : \master:BSPIM:state_2\/main_7
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 324202p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5622
-------------------------------------   ---- 
End-of-path arrival time (ps)           5622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_0  count7cell    2110   2110  316632  RISE       1
\master:BSPIM:state_2\/main_7      macrocell61   3512   5622  324202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_2
Path End       : \master:BSPIM:ld_ident\/main_5
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 324207p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5616
-------------------------------------   ---- 
End-of-path arrival time (ps)           5616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_2  count7cell    2110   2110  316638  RISE       1
\master:BSPIM:ld_ident\/main_5     macrocell54   3506   5616  324207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_2
Path End       : \master:BSPIM:state_1\/main_5
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 324207p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5616
-------------------------------------   ---- 
End-of-path arrival time (ps)           5616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_2  count7cell    2110   2110  316638  RISE       1
\master:BSPIM:state_1\/main_5      macrocell60   3506   5616  324207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_2
Path End       : \master:BSPIM:state_2\/main_5
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 324207p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5616
-------------------------------------   ---- 
End-of-path arrival time (ps)           5616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_2  count7cell    2110   2110  316638  RISE       1
\master:BSPIM:state_2\/main_5      macrocell61   3506   5616  324207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:mosi_reg\/main_1
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 324279p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5545
-------------------------------------   ---- 
End-of-path arrival time (ps)           5545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q        macrocell61   1250   1250  316695  RISE       1
\master:BSPIM:mosi_reg\/main_1  macrocell57   4295   5545  324279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_4
Path End       : \master:BSPIM:mosi_reg\/main_5
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 324329p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_4  count7cell    2110   2110  316607  RISE       1
\master:BSPIM:mosi_reg\/main_5     macrocell57   3385   5495  324329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_2
Path End       : \master:BSPIM:mosi_reg\/main_7
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 324338p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5485
-------------------------------------   ---- 
End-of-path arrival time (ps)           5485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_2  count7cell    2110   2110  316638  RISE       1
\master:BSPIM:mosi_reg\/main_7     macrocell57   3375   5485  324338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_0
Path End       : \master:BSPIM:mosi_reg\/main_9
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 324345p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5478
-------------------------------------   ---- 
End-of-path arrival time (ps)           5478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_0  count7cell    2110   2110  316632  RISE       1
\master:BSPIM:mosi_reg\/main_9     macrocell57   3368   5478  324345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_1
Path End       : \master:BSPIM:load_cond\/main_6
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 324756p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5067
-------------------------------------   ---- 
End-of-path arrival time (ps)           5067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_1  count7cell    2110   2110  316306  RISE       1
\master:BSPIM:load_cond\/main_6    macrocell55   2957   5067  324756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:ld_ident\/main_0
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 324976p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q        macrocell61   1250   1250  316695  RISE       1
\master:BSPIM:ld_ident\/main_0  macrocell54   3598   4848  324976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:state_1\/main_0
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 324976p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q       macrocell61   1250   1250  316695  RISE       1
\master:BSPIM:state_1\/main_0  macrocell60   3598   4848  324976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:state_2\/main_0
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 324976p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q       macrocell61   1250   1250  316695  RISE       1
\master:BSPIM:state_2\/main_0  macrocell61   3598   4848  324976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_67/q
Path End       : Net_67/main_3
Capture Clock  : Net_67/clock_0
Path slack     : 325052p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_67/clock_0                                             macrocell5          0      0  RISE       1

Data path
pin name       model name   delay     AT   slack  edge  Fanout
-------------  -----------  -----  -----  ------  ----  ------
Net_67/q       macrocell5    1250   1250  325052  RISE       1
Net_67/main_3  macrocell5    3521   4771  325052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_67/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:mosi_reg\/main_2
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 325056p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q        macrocell60   1250   1250  318156  RISE       1
\master:BSPIM:mosi_reg\/main_2  macrocell57   3517   4767  325056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_4
Path End       : \master:BSPIM:load_cond\/main_3
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 325057p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4766
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_4  count7cell    2110   2110  316607  RISE       1
\master:BSPIM:load_cond\/main_3    macrocell55   2656   4766  325057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_3
Path End       : \master:BSPIM:load_cond\/main_4
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 325063p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_3  count7cell    2110   2110  316612  RISE       1
\master:BSPIM:load_cond\/main_4    macrocell55   2651   4761  325063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_0
Path End       : \master:BSPIM:load_cond\/main_7
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 325083p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_0  count7cell    2110   2110  316632  RISE       1
\master:BSPIM:load_cond\/main_7    macrocell55   2631   4741  325083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_2
Path End       : \master:BSPIM:load_cond\/main_5
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 325089p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_2  count7cell    2110   2110  316638  RISE       1
\master:BSPIM:load_cond\/main_5    macrocell55   2624   4734  325089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u0\/sol_msb
Path End       : \master:BSPIM:sR16:Dp:u1\/sir
Capture Clock  : \master:BSPIM:sR16:Dp:u1\/clock
Path slack     : 325143p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -6540
----------------------------------------   ------ 
End-of-path required time (ps)             326793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1650
-------------------------------------   ---- 
End-of-path arrival time (ps)           1650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u0\/sol_msb  datapathcell7   1650   1650  325143  RISE       1
\master:BSPIM:sR16:Dp:u1\/sir      datapathcell8      0   1650  325143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u1\/clock                            datapathcell8       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : Net_68/main_1
Capture Clock  : Net_68/clock_0
Path slack     : 325179p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q  macrocell60   1250   1250  318156  RISE       1
Net_68/main_1             macrocell6    3395   4645  325179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_68/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:ld_ident\/main_1
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 325180p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q        macrocell60   1250   1250  318156  RISE       1
\master:BSPIM:ld_ident\/main_1  macrocell54   3393   4643  325180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:state_1\/main_1
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 325180p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q       macrocell60   1250   1250  318156  RISE       1
\master:BSPIM:state_1\/main_1  macrocell60   3393   4643  325180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:state_2\/main_1
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 325180p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q       macrocell60   1250   1250  318156  RISE       1
\master:BSPIM:state_2\/main_1  macrocell61   3393   4643  325180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_68/q
Path End       : Net_68/main_3
Capture Clock  : Net_68/clock_0
Path slack     : 325314p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_68/clock_0                                             macrocell6          0      0  RISE       1

Data path
pin name       model name   delay     AT   slack  edge  Fanout
-------------  -----------  -----  -----  ------  ----  ------
Net_68/q       macrocell6    1250   1250  325314  RISE       1
Net_68/main_3  macrocell6    3259   4509  325314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_68/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:ld_ident\/q
Path End       : \master:BSPIM:mosi_reg\/main_10
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 325769p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:ld_ident\/q        macrocell54   1250   1250  325769  RISE       1
\master:BSPIM:mosi_reg\/main_10  macrocell57   2804   4054  325769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:cnt_enable\/main_2
Capture Clock  : \master:BSPIM:cnt_enable\/clock_0
Path slack     : 325792p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q          macrocell59   1250   1250  315371  RISE       1
\master:BSPIM:cnt_enable\/main_2  macrocell53   2781   4031  325792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:state_0\/main_2
Capture Clock  : \master:BSPIM:state_0\/clock_0
Path slack     : 325792p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q       macrocell59   1250   1250  315371  RISE       1
\master:BSPIM:state_0\/main_2  macrocell59   2781   4031  325792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:ld_ident\/q
Path End       : \master:BSPIM:ld_ident\/main_8
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 325796p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:ld_ident\/q       macrocell54   1250   1250  325769  RISE       1
\master:BSPIM:ld_ident\/main_8  macrocell54   2777   4027  325796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:ld_ident\/q
Path End       : \master:BSPIM:state_1\/main_9
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 325796p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:ld_ident\/q      macrocell54   1250   1250  325769  RISE       1
\master:BSPIM:state_1\/main_9  macrocell60   2777   4027  325796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:ld_ident\/q
Path End       : \master:BSPIM:state_2\/main_9
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 325796p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:ld_ident\/q      macrocell54   1250   1250  325769  RISE       1
\master:BSPIM:state_2\/main_9  macrocell61   2777   4027  325796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:cnt_enable\/q
Path End       : \master:BSPIM:cnt_enable\/main_3
Capture Clock  : \master:BSPIM:cnt_enable\/clock_0
Path slack     : 325797p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:cnt_enable\/q       macrocell53   1250   1250  325797  RISE       1
\master:BSPIM:cnt_enable\/main_3  macrocell53   2776   4026  325797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : Net_67/main_2
Capture Clock  : Net_67/clock_0
Path slack     : 325811p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q  macrocell59   1250   1250  315371  RISE       1
Net_67/main_2             macrocell5    2763   4013  325811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_67/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:load_cond\/main_2
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 325811p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q         macrocell59   1250   1250  315371  RISE       1
\master:BSPIM:load_cond\/main_2  macrocell55   2763   4013  325811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:cnt_enable\/q
Path End       : \master:BSPIM:BitCounter\/enable
Capture Clock  : \master:BSPIM:BitCounter\/clock
Path slack     : 325959p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3340
----------------------------------------   ------ 
End-of-path required time (ps)             329993

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:cnt_enable\/q       macrocell53   1250   1250  325797  RISE       1
\master:BSPIM:BitCounter\/enable  count7cell    2785   4035  325959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:mosi_reg\/q
Path End       : \master:BSPIM:mosi_reg\/main_0
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 326281p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:mosi_reg\/q       macrocell57   1250   1250  326281  RISE       1
\master:BSPIM:mosi_reg\/main_0  macrocell57   2292   3542  326281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:load_cond\/q
Path End       : \master:BSPIM:load_cond\/main_8
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 326290p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:load_cond\/q       macrocell55   1250   1250  326290  RISE       1
\master:BSPIM:load_cond\/main_8  macrocell55   2284   3534  326290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_1\/q
Path End       : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2142021p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                        -11520
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2155147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13125
-------------------------------------   ----- 
End-of-path arrival time (ps)           13125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_1\/q                      macrocell26     1250   1250  2142021  RISE       1
\UART_SBD:BUART:counter_load_not\/main_0           macrocell7      5617   6867  2142021  RISE       1
\UART_SBD:BUART:counter_load_not\/q                macrocell7      3350  10217  2142021  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2909  13125  2142021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_SBD:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2146721p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -6290
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13656
-------------------------------------   ----- 
End-of-path arrival time (ps)           13656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  2146721  RISE       1
\UART_SBD:BUART:tx_bitclk_enable_pre\/main_0      macrocell24     2302   7982  2146721  RISE       1
\UART_SBD:BUART:tx_bitclk_enable_pre\/q           macrocell24     3350  11332  2146721  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell2   2324  13656  2146721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_SBD:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_SBD:BUART:sRX:RxSts\/clock
Path slack     : 2147065p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2165097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18032
-------------------------------------   ----- 
End-of-path arrival time (ps)           18032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  2147065  RISE       1
\UART_SBD:BUART:rx_status_4\/main_1                 macrocell21     3568   8848  2147065  RISE       1
\UART_SBD:BUART:rx_status_4\/q                      macrocell21     3350  12198  2147065  RISE       1
\UART_SBD:BUART:sRX:RxSts\/status_4                 statusicell1    5834  18032  2147065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_SBD:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_SBD:BUART:sTX:TxSts\/clock
Path slack     : 2150642p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2165097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14455
-------------------------------------   ----- 
End-of-path arrival time (ps)           14455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  2150642  RISE       1
\UART_SBD:BUART:tx_status_0\/main_2                 macrocell28     3502   8782  2150642  RISE       1
\UART_SBD:BUART:tx_status_0\/q                      macrocell28     3350  12132  2150642  RISE       1
\UART_SBD:BUART:sTX:TxSts\/status_0                 statusicell2    2323  14455  2150642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_2\/q
Path End       : \UART_SBD:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_SBD:BUART:sRX:RxBitCounter\/clock
Path slack     : 2151905p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -4220
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2162447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10542
-------------------------------------   ----- 
End-of-path arrival time (ps)           10542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_2\/q            macrocell17   1250   1250  2151905  RISE       1
\UART_SBD:BUART:rx_counter_load\/main_3  macrocell12   3628   4878  2151905  RISE       1
\UART_SBD:BUART:rx_counter_load\/q       macrocell12   3350   8228  2151905  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/load   count7cell    2313  10542  2151905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_SBD:BUART:txn\/main_3
Capture Clock  : \UART_SBD:BUART:txn\/clock_0
Path slack     : 2152236p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10921
-------------------------------------   ----- 
End-of-path arrival time (ps)           10921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   7280   7280  2152236  RISE       1
\UART_SBD:BUART:txn\/main_3                macrocell30     3641  10921  2152236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:txn\/clock_0                               macrocell30         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_1\/q
Path End       : \UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_SBD:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2153147p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -6290
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7230
-------------------------------------   ---- 
End-of-path arrival time (ps)           7230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_1\/q                macrocell26     1250   1250  2142021  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   5980   7230  2153147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_0\/q
Path End       : \UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_SBD:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154261p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -6290
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6115
-------------------------------------   ---- 
End-of-path arrival time (ps)           6115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_0\/q                macrocell25     1250   1250  2143636  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   4865   6115  2154261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_SBD:BUART:tx_state_0\/main_2
Capture Clock  : \UART_SBD:BUART:tx_state_0\/clock_0
Path slack     : 2154375p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8782
-------------------------------------   ---- 
End-of-path arrival time (ps)           8782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  2150642  RISE       1
\UART_SBD:BUART:tx_state_0\/main_2                  macrocell25     3502   8782  2154375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_2\/q
Path End       : \UART_SBD:BUART:tx_state_1\/main_2
Capture Clock  : \UART_SBD:BUART:tx_state_1\/clock_0
Path slack     : 2154724p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8433
-------------------------------------   ---- 
End-of-path arrival time (ps)           8433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_2\/q       macrocell27   1250   1250  2144454  RISE       1
\UART_SBD:BUART:tx_state_1\/main_2  macrocell26   7183   8433  2154724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_2\/q
Path End       : \UART_SBD:BUART:txn\/main_4
Capture Clock  : \UART_SBD:BUART:txn\/clock_0
Path slack     : 2154724p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8433
-------------------------------------   ---- 
End-of-path arrival time (ps)           8433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_2\/q  macrocell27   1250   1250  2144454  RISE       1
\UART_SBD:BUART:txn\/main_4    macrocell30   7183   8433  2154724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:txn\/clock_0                               macrocell30         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_SBD:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_SBD:BUART:tx_bitclk\/clock_0
Path slack     : 2155175p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7982
-------------------------------------   ---- 
End-of-path arrival time (ps)           7982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  2146721  RISE       1
\UART_SBD:BUART:tx_bitclk\/main_0                 macrocell23     2302   7982  2155175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_bitclk\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:pollcount_1\/q
Path End       : \UART_SBD:BUART:rx_status_3\/main_5
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 2155240p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7916
-------------------------------------   ---- 
End-of-path arrival time (ps)           7916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:pollcount_1\/q       macrocell9    1250   1250  2150330  RISE       1
\UART_SBD:BUART:rx_status_3\/main_5  macrocell20   6666   7916  2155240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:pollcount_1\/q
Path End       : \UART_SBD:BUART:rx_state_0\/main_8
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2155253p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7904
-------------------------------------   ---- 
End-of-path arrival time (ps)           7904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:pollcount_1\/q      macrocell9    1250   1250  2150330  RISE       1
\UART_SBD:BUART:rx_state_0\/main_8  macrocell16   6654   7904  2155253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_SBD:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155449p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4917
-------------------------------------   ---- 
End-of-path arrival time (ps)           4917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q       macrocell10     1250   1250  2152739  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   3667   4917  2155449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_SBD:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155456p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q                macrocell16     1250   1250  2152743  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   3661   4911  2155456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_1\/q
Path End       : \UART_SBD:BUART:tx_state_0\/main_0
Capture Clock  : \UART_SBD:BUART:tx_state_0\/clock_0
Path slack     : 2155938p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7219
-------------------------------------   ---- 
End-of-path arrival time (ps)           7219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_1\/q       macrocell26   1250   1250  2142021  RISE       1
\UART_SBD:BUART:tx_state_0\/main_0  macrocell25   5969   7219  2155938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_0\/q
Path End       : \UART_SBD:BUART:tx_state_1\/main_1
Capture Clock  : \UART_SBD:BUART:tx_state_1\/clock_0
Path slack     : 2155959p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7198
-------------------------------------   ---- 
End-of-path arrival time (ps)           7198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_0\/q       macrocell25   1250   1250  2143636  RISE       1
\UART_SBD:BUART:tx_state_1\/main_1  macrocell26   5948   7198  2155959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_0\/q
Path End       : \UART_SBD:BUART:txn\/main_2
Capture Clock  : \UART_SBD:BUART:txn\/clock_0
Path slack     : 2155959p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7198
-------------------------------------   ---- 
End-of-path arrival time (ps)           7198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_0\/q  macrocell25   1250   1250  2143636  RISE       1
\UART_SBD:BUART:txn\/main_2    macrocell30   5948   7198  2155959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:txn\/clock_0                               macrocell30         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_1\/q
Path End       : \UART_SBD:BUART:tx_state_2\/main_0
Capture Clock  : \UART_SBD:BUART:tx_state_2\/clock_0
Path slack     : 2156290p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6867
-------------------------------------   ---- 
End-of-path arrival time (ps)           6867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_1\/q       macrocell26   1250   1250  2142021  RISE       1
\UART_SBD:BUART:tx_state_2\/main_0  macrocell27   5617   6867  2156290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_bitclk_enable\/q
Path End       : \UART_SBD:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_SBD:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156584p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_bitclk_enable\/q          macrocell11     1250   1250  2156584  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   2533   3783  2156584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_bitclk\/q
Path End       : \UART_SBD:BUART:tx_state_1\/main_3
Capture Clock  : \UART_SBD:BUART:tx_state_1\/clock_0
Path slack     : 2156673p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6483
-------------------------------------   ---- 
End-of-path arrival time (ps)           6483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_bitclk\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_bitclk\/q        macrocell23   1250   1250  2143838  RISE       1
\UART_SBD:BUART:tx_state_1\/main_3  macrocell26   5233   6483  2156673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_bitclk\/q
Path End       : \UART_SBD:BUART:txn\/main_5
Capture Clock  : \UART_SBD:BUART:txn\/clock_0
Path slack     : 2156673p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6483
-------------------------------------   ---- 
End-of-path arrival time (ps)           6483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_bitclk\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_bitclk\/q  macrocell23   1250   1250  2143838  RISE       1
\UART_SBD:BUART:txn\/main_5   macrocell30   5233   6483  2156673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:txn\/clock_0                               macrocell30         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_2\/q
Path End       : \UART_SBD:BUART:tx_state_0\/main_3
Capture Clock  : \UART_SBD:BUART:tx_state_0\/clock_0
Path slack     : 2156771p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6386
-------------------------------------   ---- 
End-of-path arrival time (ps)           6386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_2\/q       macrocell27   1250   1250  2144454  RISE       1
\UART_SBD:BUART:tx_state_0\/main_3  macrocell25   5136   6386  2156771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:pollcount_1\/q
Path End       : \UART_SBD:BUART:pollcount_1\/main_2
Capture Clock  : \UART_SBD:BUART:pollcount_1\/clock_0
Path slack     : 2157629p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5528
-------------------------------------   ---- 
End-of-path arrival time (ps)           5528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:pollcount_1\/q       macrocell9    1250   1250  2150330  RISE       1
\UART_SBD:BUART:pollcount_1\/main_2  macrocell9    4278   5528  2157629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_2\/q
Path End       : \UART_SBD:BUART:rx_state_2\/main_4
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2157725p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_2\/q       macrocell17   1250   1250  2151905  RISE       1
\UART_SBD:BUART:rx_state_2\/main_4  macrocell17   4182   5432  2157725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_2\/q
Path End       : \UART_SBD:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_SBD:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157725p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_2\/q               macrocell17   1250   1250  2151905  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/main_3  macrocell19   4182   5432  2157725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/clock_0                macrocell19         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_2\/q
Path End       : \UART_SBD:BUART:rx_status_3\/main_4
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 2157725p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_2\/q        macrocell17   1250   1250  2151905  RISE       1
\UART_SBD:BUART:rx_status_3\/main_4  macrocell20   4182   5432  2157725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_0\/q
Path End       : \UART_SBD:BUART:tx_state_2\/main_1
Capture Clock  : \UART_SBD:BUART:tx_state_2\/clock_0
Path slack     : 2157904p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5252
-------------------------------------   ---- 
End-of-path arrival time (ps)           5252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_0\/q       macrocell25   1250   1250  2143636  RISE       1
\UART_SBD:BUART:tx_state_2\/main_1  macrocell27   4002   5252  2157904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_0\/q
Path End       : \UART_SBD:BUART:tx_state_0\/main_1
Capture Clock  : \UART_SBD:BUART:tx_state_0\/clock_0
Path slack     : 2158064p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5092
-------------------------------------   ---- 
End-of-path arrival time (ps)           5092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_0\/q       macrocell25   1250   1250  2143636  RISE       1
\UART_SBD:BUART:tx_state_0\/main_1  macrocell25   3842   5092  2158064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_bitclk\/q
Path End       : \UART_SBD:BUART:tx_state_2\/main_3
Capture Clock  : \UART_SBD:BUART:tx_state_2\/clock_0
Path slack     : 2158107p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5050
-------------------------------------   ---- 
End-of-path arrival time (ps)           5050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_bitclk\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_bitclk\/q        macrocell23   1250   1250  2143838  RISE       1
\UART_SBD:BUART:tx_state_2\/main_3  macrocell27   3800   5050  2158107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_SBD:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_SBD:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158144p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  2158144  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/main_2   macrocell11   2903   5013  2158144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_SBD:BUART:pollcount_0\/main_1
Capture Clock  : \UART_SBD:BUART:pollcount_0\/clock_0
Path slack     : 2158148p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5009
-------------------------------------   ---- 
End-of-path arrival time (ps)           5009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  2158148  RISE       1
\UART_SBD:BUART:pollcount_0\/main_1        macrocell8    2899   5009  2158148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell8          0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_SBD:BUART:pollcount_1\/main_1
Capture Clock  : \UART_SBD:BUART:pollcount_1\/clock_0
Path slack     : 2158148p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5009
-------------------------------------   ---- 
End-of-path arrival time (ps)           5009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  2158148  RISE       1
\UART_SBD:BUART:pollcount_1\/main_1        macrocell9    2899   5009  2158148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_SBD:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_SBD:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158148p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5009
-------------------------------------   ---- 
End-of-path arrival time (ps)           5009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  2158148  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/main_1   macrocell11   2899   5009  2158148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_SBD:BUART:pollcount_0\/main_0
Capture Clock  : \UART_SBD:BUART:pollcount_0\/clock_0
Path slack     : 2158149p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  2158149  RISE       1
\UART_SBD:BUART:pollcount_0\/main_0        macrocell8    2898   5008  2158149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell8          0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_SBD:BUART:pollcount_1\/main_0
Capture Clock  : \UART_SBD:BUART:pollcount_1\/clock_0
Path slack     : 2158149p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  2158149  RISE       1
\UART_SBD:BUART:pollcount_1\/main_0        macrocell9    2898   5008  2158149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_SBD:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_SBD:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158149p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  2158149  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/main_0   macrocell11   2898   5008  2158149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2158233p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2158233  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_6       macrocell14   2814   4924  2158233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SBD:BUART:rx_state_0\/main_6
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2158233p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2158233  RISE       1
\UART_SBD:BUART:rx_state_0\/main_6         macrocell16   2814   4924  2158233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SBD:BUART:rx_state_3\/main_6
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2158233p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2158233  RISE       1
\UART_SBD:BUART:rx_state_3\/main_6         macrocell18   2814   4924  2158233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2158245p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2158245  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_7       macrocell14   2802   4912  2158245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SBD:BUART:rx_state_0\/main_7
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2158245p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2158245  RISE       1
\UART_SBD:BUART:rx_state_0\/main_7         macrocell16   2802   4912  2158245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SBD:BUART:rx_state_3\/main_7
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2158245p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2158245  RISE       1
\UART_SBD:BUART:rx_state_3\/main_7         macrocell18   2802   4912  2158245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SBD:BUART:rx_state_2\/main_7
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2158257p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4900
-------------------------------------   ---- 
End-of-path arrival time (ps)           4900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2158245  RISE       1
\UART_SBD:BUART:rx_state_2\/main_7         macrocell17   2790   4900  2158257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SBD:BUART:rx_state_2\/main_6
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2158261p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2158233  RISE       1
\UART_SBD:BUART:rx_state_2\/main_6         macrocell17   2786   4896  2158261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_2\/q
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2158279p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4878
-------------------------------------   ---- 
End-of-path arrival time (ps)           4878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_2\/q         macrocell17   1250   1250  2151905  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_4  macrocell14   3628   4878  2158279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_2\/q
Path End       : \UART_SBD:BUART:rx_state_0\/main_4
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2158279p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4878
-------------------------------------   ---- 
End-of-path arrival time (ps)           4878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_2\/q       macrocell17   1250   1250  2151905  RISE       1
\UART_SBD:BUART:rx_state_0\/main_4  macrocell16   3628   4878  2158279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_2\/q
Path End       : \UART_SBD:BUART:rx_state_3\/main_4
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2158279p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4878
-------------------------------------   ---- 
End-of-path arrival time (ps)           4878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_2\/q       macrocell17   1250   1250  2151905  RISE       1
\UART_SBD:BUART:rx_state_3\/main_4  macrocell18   3628   4878  2158279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2158413p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2158413  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_5       macrocell14   2633   4743  2158413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SBD:BUART:rx_state_0\/main_5
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2158413p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2158413  RISE       1
\UART_SBD:BUART:rx_state_0\/main_5         macrocell16   2633   4743  2158413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SBD:BUART:rx_state_3\/main_5
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2158413p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2158413  RISE       1
\UART_SBD:BUART:rx_state_3\/main_5         macrocell18   2633   4743  2158413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SBD:BUART:rx_state_2\/main_5
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2158425p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2158413  RISE       1
\UART_SBD:BUART:rx_state_2\/main_5         macrocell17   2622   4732  2158425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_bitclk_enable\/q
Path End       : \UART_SBD:BUART:rx_state_2\/main_2
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2158444p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4713
-------------------------------------   ---- 
End-of-path arrival time (ps)           4713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_bitclk_enable\/q  macrocell11   1250   1250  2156584  RISE       1
\UART_SBD:BUART:rx_state_2\/main_2   macrocell17   3463   4713  2158444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_bitclk_enable\/q
Path End       : \UART_SBD:BUART:rx_status_3\/main_2
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 2158444p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4713
-------------------------------------   ---- 
End-of-path arrival time (ps)           4713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_bitclk_enable\/q  macrocell11   1250   1250  2156584  RISE       1
\UART_SBD:BUART:rx_status_3\/main_2  macrocell20   3463   4713  2158444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_bitclk_enable\/q
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2158463p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4693
-------------------------------------   ---- 
End-of-path arrival time (ps)           4693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_bitclk_enable\/q   macrocell11   1250   1250  2156584  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_2  macrocell14   3443   4693  2158463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_bitclk_enable\/q
Path End       : \UART_SBD:BUART:rx_state_0\/main_2
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2158463p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4693
-------------------------------------   ---- 
End-of-path arrival time (ps)           4693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_bitclk_enable\/q  macrocell11   1250   1250  2156584  RISE       1
\UART_SBD:BUART:rx_state_0\/main_2   macrocell16   3443   4693  2158463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_bitclk_enable\/q
Path End       : \UART_SBD:BUART:rx_state_3\/main_2
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2158463p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4693
-------------------------------------   ---- 
End-of-path arrival time (ps)           4693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_bitclk_enable\/q  macrocell11   1250   1250  2156584  RISE       1
\UART_SBD:BUART:rx_state_3\/main_2   macrocell18   3443   4693  2158463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:pollcount_0\/q
Path End       : \UART_SBD:BUART:rx_status_3\/main_7
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 2158576p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4581
-------------------------------------   ---- 
End-of-path arrival time (ps)           4581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell8          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:pollcount_0\/q       macrocell8    1250   1250  2152353  RISE       1
\UART_SBD:BUART:rx_status_3\/main_7  macrocell20   3331   4581  2158576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:pollcount_0\/q
Path End       : \UART_SBD:BUART:rx_state_0\/main_10
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2158596p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell8          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:pollcount_0\/q       macrocell8    1250   1250  2152353  RISE       1
\UART_SBD:BUART:rx_state_0\/main_10  macrocell16   3311   4561  2158596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_2\/q
Path End       : \UART_SBD:BUART:tx_state_2\/main_2
Capture Clock  : \UART_SBD:BUART:tx_state_2\/clock_0
Path slack     : 2158722p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4434
-------------------------------------   ---- 
End-of-path arrival time (ps)           4434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_2\/q       macrocell27   1250   1250  2144454  RISE       1
\UART_SBD:BUART:tx_state_2\/main_2  macrocell27   3184   4434  2158722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_bitclk\/q
Path End       : \UART_SBD:BUART:tx_state_0\/main_4
Capture Clock  : \UART_SBD:BUART:tx_state_0\/clock_0
Path slack     : 2158729p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4428
-------------------------------------   ---- 
End-of-path arrival time (ps)           4428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_bitclk\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_bitclk\/q        macrocell23   1250   1250  2143838  RISE       1
\UART_SBD:BUART:tx_state_0\/main_4  macrocell25   3178   4428  2158729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_last\/q
Path End       : \UART_SBD:BUART:rx_state_2\/main_9
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2159007p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_last\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_last\/q          macrocell13   1250   1250  2159007  RISE       1
\UART_SBD:BUART:rx_state_2\/main_9  macrocell17   2900   4150  2159007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2159113p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q  macrocell10   1250   1250  2152739  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_0    macrocell14   2794   4044  2159113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:rx_state_0\/main_0
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2159113p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q  macrocell10   1250   1250  2152739  RISE       1
\UART_SBD:BUART:rx_state_0\/main_0      macrocell16   2794   4044  2159113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:rx_state_3\/main_0
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2159113p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q  macrocell10   1250   1250  2152739  RISE       1
\UART_SBD:BUART:rx_state_3\/main_0      macrocell18   2794   4044  2159113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2159117p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q         macrocell16   1250   1250  2152743  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_1  macrocell14   2790   4040  2159117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:rx_state_0\/main_1
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2159117p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q       macrocell16   1250   1250  2152743  RISE       1
\UART_SBD:BUART:rx_state_0\/main_1  macrocell16   2790   4040  2159117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:rx_state_3\/main_1
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2159117p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q       macrocell16   1250   1250  2152743  RISE       1
\UART_SBD:BUART:rx_state_3\/main_1  macrocell18   2790   4040  2159117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:rx_state_2\/main_1
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2159118p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q       macrocell16   1250   1250  2152743  RISE       1
\UART_SBD:BUART:rx_state_2\/main_1  macrocell17   2789   4039  2159118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_SBD:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159118p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q               macrocell16   1250   1250  2152743  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/main_1  macrocell19   2789   4039  2159118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/clock_0                macrocell19         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:rx_status_3\/main_1
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 2159118p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q        macrocell16   1250   1250  2152743  RISE       1
\UART_SBD:BUART:rx_status_3\/main_1  macrocell20   2789   4039  2159118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:rx_state_2\/main_0
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2159121p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q  macrocell10   1250   1250  2152739  RISE       1
\UART_SBD:BUART:rx_state_2\/main_0      macrocell17   2785   4035  2159121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_SBD:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159121p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q      macrocell10   1250   1250  2152739  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/main_0  macrocell19   2785   4035  2159121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/clock_0                macrocell19         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:rx_status_3\/main_0
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 2159121p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q  macrocell10   1250   1250  2152739  RISE       1
\UART_SBD:BUART:rx_status_3\/main_0     macrocell20   2785   4035  2159121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:txn\/q
Path End       : \UART_SBD:BUART:txn\/main_0
Capture Clock  : \UART_SBD:BUART:txn\/clock_0
Path slack     : 2159224p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3933
-------------------------------------   ---- 
End-of-path arrival time (ps)           3933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:txn\/clock_0                               macrocell30         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:txn\/q       macrocell30   1250   1250  2159224  RISE       1
\UART_SBD:BUART:txn\/main_0  macrocell30   2683   3933  2159224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:txn\/clock_0                               macrocell30         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_3\/q
Path End       : \UART_SBD:BUART:rx_state_2\/main_3
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2159294p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_3\/q       macrocell18   1250   1250  2152927  RISE       1
\UART_SBD:BUART:rx_state_2\/main_3  macrocell17   2612   3862  2159294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_3\/q
Path End       : \UART_SBD:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_SBD:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159294p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_3\/q               macrocell18   1250   1250  2152927  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/main_2  macrocell19   2612   3862  2159294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/clock_0                macrocell19         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_3\/q
Path End       : \UART_SBD:BUART:rx_status_3\/main_3
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 2159294p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_3\/q        macrocell18   1250   1250  2152927  RISE       1
\UART_SBD:BUART:rx_status_3\/main_3  macrocell20   2612   3862  2159294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_3\/q
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2159300p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_3\/q         macrocell18   1250   1250  2152927  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_3  macrocell14   2607   3857  2159300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_3\/q
Path End       : \UART_SBD:BUART:rx_state_0\/main_3
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2159300p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_3\/q       macrocell18   1250   1250  2152927  RISE       1
\UART_SBD:BUART:rx_state_0\/main_3  macrocell16   2607   3857  2159300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_3\/q
Path End       : \UART_SBD:BUART:rx_state_3\/main_3
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2159300p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_3\/q       macrocell18   1250   1250  2152927  RISE       1
\UART_SBD:BUART:rx_state_3\/main_3  macrocell18   2607   3857  2159300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_1\/q
Path End       : \UART_SBD:BUART:tx_state_1\/main_0
Capture Clock  : \UART_SBD:BUART:tx_state_1\/clock_0
Path slack     : 2159376p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_1\/q       macrocell26   1250   1250  2142021  RISE       1
\UART_SBD:BUART:tx_state_1\/main_0  macrocell26   2530   3780  2159376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_1\/q
Path End       : \UART_SBD:BUART:txn\/main_1
Capture Clock  : \UART_SBD:BUART:txn\/clock_0
Path slack     : 2159376p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_1\/q  macrocell26   1250   1250  2142021  RISE       1
\UART_SBD:BUART:txn\/main_1    macrocell30   2530   3780  2159376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:txn\/clock_0                               macrocell30         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:pollcount_0\/q
Path End       : \UART_SBD:BUART:pollcount_0\/main_3
Capture Clock  : \UART_SBD:BUART:pollcount_0\/clock_0
Path slack     : 2159651p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell8          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:pollcount_0\/q       macrocell8    1250   1250  2152353  RISE       1
\UART_SBD:BUART:pollcount_0\/main_3  macrocell8    2256   3506  2159651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell8          0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:pollcount_0\/q
Path End       : \UART_SBD:BUART:pollcount_1\/main_4
Capture Clock  : \UART_SBD:BUART:pollcount_1\/clock_0
Path slack     : 2159651p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell8          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:pollcount_0\/q       macrocell8    1250   1250  2152353  RISE       1
\UART_SBD:BUART:pollcount_1\/main_4  macrocell9    2256   3506  2159651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_status_3\/q
Path End       : \UART_SBD:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_SBD:BUART:sRX:RxSts\/clock
Path slack     : 2160168p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2165097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4928
-------------------------------------   ---- 
End-of-path arrival time (ps)           4928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_status_3\/q       macrocell20    1250   1250  2160168  RISE       1
\UART_SBD:BUART:sRX:RxSts\/status_3  statusicell1   3678   4928  2160168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_load_fifo\/q
Path End       : \UART_SBD:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_SBD:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2160270p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -1930
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2164737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_load_fifo\/q            macrocell14     1250   1250  2151424  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   3217   4467  2160270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_1\/q
Path End       : \UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 6477066p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                          -11520
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6488480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11414
-------------------------------------   ----- 
End-of-path arrival time (ps)           11414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_1\/q                      macrocell48     1250   1250  6477066  RISE       1
\UART_Wind:BUART:counter_load_not\/main_0           macrocell31     3895   5145  6477066  RISE       1
\UART_Wind:BUART:counter_load_not\/q                macrocell31     3350   8495  6477066  RISE       1
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2919  11414  6477066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell6       0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_Wind:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Wind:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6480062p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -6290
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6493710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13648
-------------------------------------   ----- 
End-of-path arrival time (ps)           13648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell6   5680   5680  6480062  RISE       1
\UART_Wind:BUART:tx_bitclk_enable_pre\/main_0      macrocell46     2302   7982  6480062  RISE       1
\UART_Wind:BUART:tx_bitclk_enable_pre\/q           macrocell46     3350  11332  6480062  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell5   2316  13648  6480062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Wind:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_Wind:BUART:sRX:RxSts\/clock
Path slack     : 6481391p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -1570
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17039
-------------------------------------   ----- 
End-of-path arrival time (ps)           17039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  6481391  RISE       1
\UART_Wind:BUART:rx_status_4\/main_1                 macrocell43     2232   7512  6481391  RISE       1
\UART_Wind:BUART:rx_status_4\/q                      macrocell43     3350  10862  6481391  RISE       1
\UART_Wind:BUART:sRX:RxSts\/status_4                 statusicell3    6177  17039  6481391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxSts\/clock                          statusicell3        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Wind:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_Wind:BUART:sTX:TxSts\/clock
Path slack     : 6483619p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -1570
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14811
-------------------------------------   ----- 
End-of-path arrival time (ps)           14811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   5280   5280  6483619  RISE       1
\UART_Wind:BUART:tx_status_0\/main_2                 macrocell50     3856   9136  6483619  RISE       1
\UART_Wind:BUART:tx_status_0\/q                      macrocell50     3350  12486  6483619  RISE       1
\UART_Wind:BUART:sTX:TxSts\/status_0                 statusicell4    2325  14811  6483619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxSts\/clock                          statusicell4        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_3\/q
Path End       : \UART_Wind:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Wind:BUART:sRX:RxBitCounter\/clock
Path slack     : 6484997p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -4220
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6495780

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10783
-------------------------------------   ----- 
End-of-path arrival time (ps)           10783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_3\/q            macrocell40   1250   1250  6484997  RISE       1
\UART_Wind:BUART:rx_counter_load\/main_2  macrocell34   3870   5120  6484997  RISE       1
\UART_Wind:BUART:rx_counter_load\/q       macrocell34   3350   8470  6484997  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/load   count7cell    2313  10783  6484997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_Wind:BUART:txn\/main_3
Capture Clock  : \UART_Wind:BUART:txn\/clock_0
Path slack     : 6486291p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10199
-------------------------------------   ----- 
End-of-path arrival time (ps)           10199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sTX:TxShifter:u0\/so_comb  datapathcell5   7280   7280  6486291  RISE       1
\UART_Wind:BUART:txn\/main_3                macrocell52     2919  10199  6486291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:txn\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_bitclk_enable\/q
Path End       : \UART_Wind:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Wind:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6486762p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -6300
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6493700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6938
-------------------------------------   ---- 
End-of-path arrival time (ps)           6938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_bitclk_enable\/q          macrocell33     1250   1250  6486762  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   5688   6938  6486762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Wind:BUART:tx_state_0\/main_2
Capture Clock  : \UART_Wind:BUART:tx_state_0\/clock_0
Path slack     : 6487354p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9136
-------------------------------------   ---- 
End-of-path arrival time (ps)           9136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   5280   5280  6483619  RISE       1
\UART_Wind:BUART:tx_state_0\/main_2                  macrocell47     3856   9136  6487354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Wind:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6487461p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -6300
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6493700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6239
-------------------------------------   ---- 
End-of-path arrival time (ps)           6239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q                macrocell38     1250   1250  6486242  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   4989   6239  6487461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_0\/q
Path End       : \UART_Wind:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Wind:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6487611p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -6290
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6493710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6099
-------------------------------------   ---- 
End-of-path arrival time (ps)           6099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_0\/q                macrocell47     1250   1250  6477827  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell5   4849   6099  6487611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Wind:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6487677p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -6300
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6493700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6023
-------------------------------------   ---- 
End-of-path arrival time (ps)           6023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q       macrocell32     1250   1250  6486576  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   4773   6023  6487677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_last\/q
Path End       : \UART_Wind:BUART:rx_state_2\/main_6
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6488354p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8136
-------------------------------------   ---- 
End-of-path arrival time (ps)           8136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_last\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_last\/q          macrocell35   1250   1250  6488354  RISE       1
\UART_Wind:BUART:rx_state_2\/main_6  macrocell39   6886   8136  6488354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_Wind:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_Wind:BUART:tx_bitclk\/clock_0
Path slack     : 6488508p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7982
-------------------------------------   ---- 
End-of-path arrival time (ps)           7982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell6   5680   5680  6480062  RISE       1
\UART_Wind:BUART:tx_bitclk\/main_0                 macrocell45     2302   7982  6488508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_bitclk\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_bitclk_enable\/q
Path End       : \UART_Wind:BUART:rx_status_3\/main_2
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 6488577p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7913
-------------------------------------   ---- 
End-of-path arrival time (ps)           7913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  6486762  RISE       1
\UART_Wind:BUART:rx_status_3\/main_2  macrocell42   6663   7913  6488577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_Wind:BUART:rx_state_0\/main_6
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6488783p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7707
-------------------------------------   ---- 
End-of-path arrival time (ps)           7707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                           macrocell2    1250   1250  6482920  RISE       1
\UART_Wind:BUART:rx_state_0\/main_6  macrocell38   6457   7707  6488783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_3\/q
Path End       : \UART_Wind:BUART:rx_status_3\/main_3
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 6489325p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7165
-------------------------------------   ---- 
End-of-path arrival time (ps)           7165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_3\/q        macrocell40   1250   1250  6484997  RISE       1
\UART_Wind:BUART:rx_status_3\/main_3  macrocell42   5915   7165  6489325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_1\/q
Path End       : \UART_Wind:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Wind:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6489645p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -6290
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6493710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4065
-------------------------------------   ---- 
End-of-path arrival time (ps)           4065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_1\/q                macrocell48     1250   1250  6477066  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell5   2815   4065  6489645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6489684p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6806
-------------------------------------   ---- 
End-of-path arrival time (ps)           6806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell2    1250   1250  6482920  RISE       1
MODIN1_1/main_3  macrocell2    5556   6806  6489684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_2\/q
Path End       : \UART_Wind:BUART:rx_status_3\/main_4
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 6489698p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6792
-------------------------------------   ---- 
End-of-path arrival time (ps)           6792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_2\/q        macrocell39   1250   1250  6485669  RISE       1
\UART_Wind:BUART:rx_status_3\/main_4  macrocell42   5542   6792  6489698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:rx_status_3\/main_1
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 6489730p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6760
-------------------------------------   ---- 
End-of-path arrival time (ps)           6760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q        macrocell38   1250   1250  6486242  RISE       1
\UART_Wind:BUART:rx_status_3\/main_1  macrocell42   5510   6760  6489730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_0\/q
Path End       : \UART_Wind:BUART:tx_state_1\/main_1
Capture Clock  : \UART_Wind:BUART:tx_state_1\/clock_0
Path slack     : 6489808p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6682
-------------------------------------   ---- 
End-of-path arrival time (ps)           6682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_0\/q       macrocell47   1250   1250  6477827  RISE       1
\UART_Wind:BUART:tx_state_1\/main_1  macrocell48   5432   6682  6489808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_0\/q
Path End       : \UART_Wind:BUART:tx_state_2\/main_1
Capture Clock  : \UART_Wind:BUART:tx_state_2\/clock_0
Path slack     : 6489808p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6682
-------------------------------------   ---- 
End-of-path arrival time (ps)           6682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_0\/q       macrocell47   1250   1250  6477827  RISE       1
\UART_Wind:BUART:tx_state_2\/main_1  macrocell49   5432   6682  6489808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:rx_status_3\/main_0
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 6489925p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6565
-------------------------------------   ---- 
End-of-path arrival time (ps)           6565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q  macrocell32   1250   1250  6486576  RISE       1
\UART_Wind:BUART:rx_status_3\/main_0     macrocell42   5315   6565  6489925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_load_fifo\/q
Path End       : \UART_Wind:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_Wind:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6490044p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -1930
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6498070

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8026
-------------------------------------   ---- 
End-of-path arrival time (ps)           8026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_load_fifo\/q            macrocell36     1250   1250  6482205  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   6776   8026  6490044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_Wind:BUART:rx_status_3\/main_6
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 6490199p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6291
-------------------------------------   ---- 
End-of-path arrival time (ps)           6291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                            macrocell2    1250   1250  6482920  RISE       1
\UART_Wind:BUART:rx_status_3\/main_6  macrocell42   5041   6291  6490199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6491011p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5479
-------------------------------------   ---- 
End-of-path arrival time (ps)           5479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  6491011  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_5       macrocell36   3369   5479  6491011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Wind:BUART:rx_state_3\/main_5
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6491011p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5479
-------------------------------------   ---- 
End-of-path arrival time (ps)           5479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  6491011  RISE       1
\UART_Wind:BUART:rx_state_3\/main_5         macrocell40   3369   5479  6491011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6491015p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5475
-------------------------------------   ---- 
End-of-path arrival time (ps)           5475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  6491015  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_6       macrocell36   3365   5475  6491015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Wind:BUART:rx_state_3\/main_6
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6491015p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5475
-------------------------------------   ---- 
End-of-path arrival time (ps)           5475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  6491015  RISE       1
\UART_Wind:BUART:rx_state_3\/main_6         macrocell40   3365   5475  6491015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_2\/q
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6491129p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5361
-------------------------------------   ---- 
End-of-path arrival time (ps)           5361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_2\/q         macrocell39   1250   1250  6485669  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_4  macrocell36   4111   5361  6491129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_2\/q
Path End       : \UART_Wind:BUART:rx_state_3\/main_4
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6491129p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5361
-------------------------------------   ---- 
End-of-path arrival time (ps)           5361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_2\/q       macrocell39   1250   1250  6485669  RISE       1
\UART_Wind:BUART:rx_state_3\/main_4  macrocell40   4111   5361  6491129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_2\/q
Path End       : \UART_Wind:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_Wind:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6491129p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5361
-------------------------------------   ---- 
End-of-path arrival time (ps)           5361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_2\/q               macrocell39   1250   1250  6485669  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/main_3  macrocell41   4111   5361  6491129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/clock_0               macrocell41         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6491139p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5351
-------------------------------------   ---- 
End-of-path arrival time (ps)           5351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  6491139  RISE       1
MODIN1_0/main_0                             macrocell1    3241   5351  6491139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6491139p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5351
-------------------------------------   ---- 
End-of-path arrival time (ps)           5351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  6491139  RISE       1
MODIN1_1/main_0                             macrocell2    3241   5351  6491139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Wind:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_Wind:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6491149p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5341
-------------------------------------   ---- 
End-of-path arrival time (ps)           5341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  6491139  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/main_0   macrocell33   3231   5341  6491149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6491190p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5300
-------------------------------------   ---- 
End-of-path arrival time (ps)           5300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  6491190  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_7       macrocell36   3190   5300  6491190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Wind:BUART:rx_state_3\/main_7
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6491190p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5300
-------------------------------------   ---- 
End-of-path arrival time (ps)           5300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  6491190  RISE       1
\UART_Wind:BUART:rx_state_3\/main_7         macrocell40   3190   5300  6491190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_1\/q
Path End       : \UART_Wind:BUART:tx_state_0\/main_0
Capture Clock  : \UART_Wind:BUART:tx_state_0\/clock_0
Path slack     : 6491345p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5145
-------------------------------------   ---- 
End-of-path arrival time (ps)           5145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_1\/q       macrocell48   1250   1250  6477066  RISE       1
\UART_Wind:BUART:tx_state_0\/main_0  macrocell47   3895   5145  6491345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_1\/q
Path End       : \UART_Wind:BUART:txn\/main_1
Capture Clock  : \UART_Wind:BUART:txn\/clock_0
Path slack     : 6491353p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_1\/q  macrocell48   1250   1250  6477066  RISE       1
\UART_Wind:BUART:txn\/main_1    macrocell52   3887   5137  6491353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:txn\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_3\/q
Path End       : \UART_Wind:BUART:rx_state_0\/main_3
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6491370p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5120
-------------------------------------   ---- 
End-of-path arrival time (ps)           5120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_3\/q       macrocell40   1250   1250  6484997  RISE       1
\UART_Wind:BUART:rx_state_0\/main_3  macrocell38   3870   5120  6491370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_3\/q
Path End       : \UART_Wind:BUART:rx_state_2\/main_3
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6491370p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5120
-------------------------------------   ---- 
End-of-path arrival time (ps)           5120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_3\/q       macrocell40   1250   1250  6484997  RISE       1
\UART_Wind:BUART:rx_state_2\/main_3  macrocell39   3870   5120  6491370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6491456p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  6491456  RISE       1
MODIN1_0/main_1                             macrocell1    2924   5034  6491456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6491456p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  6491456  RISE       1
MODIN1_1/main_1                             macrocell2    2924   5034  6491456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Wind:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_Wind:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6491480p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  6491456  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/main_1   macrocell33   2900   5010  6491480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_Wind:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_Wind:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6491485p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  6491485  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/main_2   macrocell33   2895   5005  6491485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_2\/q
Path End       : \UART_Wind:BUART:tx_state_0\/main_3
Capture Clock  : \UART_Wind:BUART:tx_state_0\/clock_0
Path slack     : 6491669p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4821
-------------------------------------   ---- 
End-of-path arrival time (ps)           4821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell49         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_2\/q       macrocell49   1250   1250  6477389  RISE       1
\UART_Wind:BUART:tx_state_0\/main_3  macrocell47   3571   4821  6491669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_2\/q
Path End       : \UART_Wind:BUART:txn\/main_4
Capture Clock  : \UART_Wind:BUART:txn\/clock_0
Path slack     : 6491670p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4820
-------------------------------------   ---- 
End-of-path arrival time (ps)           4820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell49         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_2\/q  macrocell49   1250   1250  6477389  RISE       1
\UART_Wind:BUART:txn\/main_4    macrocell52   3570   4820  6491670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:txn\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_bitclk\/q
Path End       : \UART_Wind:BUART:txn\/main_5
Capture Clock  : \UART_Wind:BUART:txn\/clock_0
Path slack     : 6491674p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_bitclk\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_bitclk\/q  macrocell45   1250   1250  6477396  RISE       1
\UART_Wind:BUART:txn\/main_5   macrocell52   3566   4816  6491674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:txn\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_bitclk\/q
Path End       : \UART_Wind:BUART:tx_state_0\/main_4
Capture Clock  : \UART_Wind:BUART:tx_state_0\/clock_0
Path slack     : 6491676p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4814
-------------------------------------   ---- 
End-of-path arrival time (ps)           4814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_bitclk\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_bitclk\/q        macrocell45   1250   1250  6477396  RISE       1
\UART_Wind:BUART:tx_state_0\/main_4  macrocell47   3564   4814  6491676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Wind:BUART:rx_state_0\/main_9
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6491742p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4748
-------------------------------------   ---- 
End-of-path arrival time (ps)           4748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  6491015  RISE       1
\UART_Wind:BUART:rx_state_0\/main_9         macrocell38   2638   4748  6491742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Wind:BUART:rx_state_2\/main_8
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6491742p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4748
-------------------------------------   ---- 
End-of-path arrival time (ps)           4748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  6491015  RISE       1
\UART_Wind:BUART:rx_state_2\/main_8         macrocell39   2638   4748  6491742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Wind:BUART:rx_state_0\/main_8
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6491745p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  6491011  RISE       1
\UART_Wind:BUART:rx_state_0\/main_8         macrocell38   2635   4745  6491745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Wind:BUART:rx_state_2\/main_7
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6491745p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  6491011  RISE       1
\UART_Wind:BUART:rx_state_2\/main_7         macrocell39   2635   4745  6491745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_bitclk_enable\/q
Path End       : \UART_Wind:BUART:rx_state_0\/main_2
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6491818p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  6486762  RISE       1
\UART_Wind:BUART:rx_state_0\/main_2   macrocell38   3422   4672  6491818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_bitclk_enable\/q
Path End       : \UART_Wind:BUART:rx_state_2\/main_2
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6491818p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  6486762  RISE       1
\UART_Wind:BUART:rx_state_2\/main_2   macrocell39   3422   4672  6491818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6491846p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q         macrocell38   1250   1250  6486242  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_1  macrocell36   3394   4644  6491846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:rx_state_3\/main_1
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6491846p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q       macrocell38   1250   1250  6486242  RISE       1
\UART_Wind:BUART:rx_state_3\/main_1  macrocell40   3394   4644  6491846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_Wind:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6491846p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q               macrocell38   1250   1250  6486242  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/main_1  macrocell41   3394   4644  6491846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/clock_0               macrocell41         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_2\/q
Path End       : \UART_Wind:BUART:rx_state_0\/main_4
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6492042p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_2\/q       macrocell39   1250   1250  6485669  RISE       1
\UART_Wind:BUART:rx_state_0\/main_4  macrocell38   3198   4448  6492042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_2\/q
Path End       : \UART_Wind:BUART:rx_state_2\/main_4
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6492042p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_2\/q       macrocell39   1250   1250  6485669  RISE       1
\UART_Wind:BUART:rx_state_2\/main_4  macrocell39   3198   4448  6492042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6492048p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q  macrocell32   1250   1250  6486576  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_0    macrocell36   3192   4442  6492048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:rx_state_3\/main_0
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6492048p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q  macrocell32   1250   1250  6486576  RISE       1
\UART_Wind:BUART:rx_state_3\/main_0      macrocell40   3192   4442  6492048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_Wind:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6492048p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q      macrocell32   1250   1250  6486576  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/main_0  macrocell41   3192   4442  6492048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/clock_0               macrocell41         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_Wind:BUART:rx_state_0\/main_7
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6492053p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                           macrocell1    1250   1250  6484795  RISE       1
\UART_Wind:BUART:rx_state_0\/main_7  macrocell38   3187   4437  6492053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Wind:BUART:rx_state_0\/main_10
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6492054p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  6491190  RISE       1
\UART_Wind:BUART:rx_state_0\/main_10        macrocell38   2326   4436  6492054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Wind:BUART:rx_state_2\/main_9
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6492054p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  6491190  RISE       1
\UART_Wind:BUART:rx_state_2\/main_9         macrocell39   2326   4436  6492054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_Wind:BUART:rx_status_3\/main_7
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 6492074p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4416
-------------------------------------   ---- 
End-of-path arrival time (ps)           4416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                            macrocell1    1250   1250  6484795  RISE       1
\UART_Wind:BUART:rx_status_3\/main_7  macrocell42   3166   4416  6492074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_0\/q
Path End       : \UART_Wind:BUART:tx_state_0\/main_1
Capture Clock  : \UART_Wind:BUART:tx_state_0\/clock_0
Path slack     : 6492106p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4384
-------------------------------------   ---- 
End-of-path arrival time (ps)           4384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_0\/q       macrocell47   1250   1250  6477827  RISE       1
\UART_Wind:BUART:tx_state_0\/main_1  macrocell47   3134   4384  6492106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_0\/q
Path End       : \UART_Wind:BUART:txn\/main_2
Capture Clock  : \UART_Wind:BUART:txn\/clock_0
Path slack     : 6492107p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_0\/q  macrocell47   1250   1250  6477827  RISE       1
\UART_Wind:BUART:txn\/main_2    macrocell52   3133   4383  6492107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:txn\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_1\/q
Path End       : \UART_Wind:BUART:tx_state_1\/main_0
Capture Clock  : \UART_Wind:BUART:tx_state_1\/clock_0
Path slack     : 6492448p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_1\/q       macrocell48   1250   1250  6477066  RISE       1
\UART_Wind:BUART:tx_state_1\/main_0  macrocell48   2792   4042  6492448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_1\/q
Path End       : \UART_Wind:BUART:tx_state_2\/main_0
Capture Clock  : \UART_Wind:BUART:tx_state_2\/clock_0
Path slack     : 6492448p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_1\/q       macrocell48   1250   1250  6477066  RISE       1
\UART_Wind:BUART:tx_state_2\/main_0  macrocell49   2792   4042  6492448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_2\/q
Path End       : \UART_Wind:BUART:tx_state_1\/main_2
Capture Clock  : \UART_Wind:BUART:tx_state_1\/clock_0
Path slack     : 6492609p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell49         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_2\/q       macrocell49   1250   1250  6477389  RISE       1
\UART_Wind:BUART:tx_state_1\/main_2  macrocell48   2631   3881  6492609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_2\/q
Path End       : \UART_Wind:BUART:tx_state_2\/main_2
Capture Clock  : \UART_Wind:BUART:tx_state_2\/clock_0
Path slack     : 6492609p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell49         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_2\/q       macrocell49   1250   1250  6477389  RISE       1
\UART_Wind:BUART:tx_state_2\/main_2  macrocell49   2631   3881  6492609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_bitclk\/q
Path End       : \UART_Wind:BUART:tx_state_1\/main_3
Capture Clock  : \UART_Wind:BUART:tx_state_1\/clock_0
Path slack     : 6492610p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_bitclk\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_bitclk\/q        macrocell45   1250   1250  6477396  RISE       1
\UART_Wind:BUART:tx_state_1\/main_3  macrocell48   2630   3880  6492610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_bitclk\/q
Path End       : \UART_Wind:BUART:tx_state_2\/main_3
Capture Clock  : \UART_Wind:BUART:tx_state_2\/clock_0
Path slack     : 6492610p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_bitclk\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_bitclk\/q        macrocell45   1250   1250  6477396  RISE       1
\UART_Wind:BUART:tx_state_2\/main_3  macrocell49   2630   3880  6492610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:rx_state_0\/main_1
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6492615p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q       macrocell38   1250   1250  6486242  RISE       1
\UART_Wind:BUART:rx_state_0\/main_1  macrocell38   2625   3875  6492615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:rx_state_2\/main_1
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6492615p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q       macrocell38   1250   1250  6486242  RISE       1
\UART_Wind:BUART:rx_state_2\/main_1  macrocell39   2625   3875  6492615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_bitclk_enable\/q
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6492629p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_bitclk_enable\/q   macrocell33   1250   1250  6486762  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_2  macrocell36   2611   3861  6492629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_bitclk_enable\/q
Path End       : \UART_Wind:BUART:rx_state_3\/main_2
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6492629p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  6486762  RISE       1
\UART_Wind:BUART:rx_state_3\/main_2   macrocell40   2611   3861  6492629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_status_3\/q
Path End       : \UART_Wind:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_Wind:BUART:sRX:RxSts\/clock
Path slack     : 6492820p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -1570
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6498430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5610
-------------------------------------   ---- 
End-of-path arrival time (ps)           5610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_status_3\/q       macrocell42    1250   1250  6492820  RISE       1
\UART_Wind:BUART:sRX:RxSts\/status_3  statusicell3   4360   5610  6492820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxSts\/clock                          statusicell3        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_3\/q
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6492935p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_3\/q         macrocell40   1250   1250  6484997  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_3  macrocell36   2305   3555  6492935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_3\/q
Path End       : \UART_Wind:BUART:rx_state_3\/main_3
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6492935p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_3\/q       macrocell40   1250   1250  6484997  RISE       1
\UART_Wind:BUART:rx_state_3\/main_3  macrocell40   2305   3555  6492935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_3\/q
Path End       : \UART_Wind:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_Wind:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6492935p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_3\/q               macrocell40   1250   1250  6484997  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/main_2  macrocell41   2305   3555  6492935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/clock_0               macrocell41         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:txn\/q
Path End       : \UART_Wind:BUART:txn\/main_0
Capture Clock  : \UART_Wind:BUART:txn\/clock_0
Path slack     : 6492947p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:txn\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:txn\/q       macrocell52   1250   1250  6492947  RISE       1
\UART_Wind:BUART:txn\/main_0  macrocell52   2293   3543  6492947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:txn\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6492949p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  6484795  RISE       1
MODIN1_0/main_3  macrocell1    2291   3541  6492949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6492949p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  6484795  RISE       1
MODIN1_1/main_4  macrocell2    2291   3541  6492949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:rx_state_0\/main_0
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6492949p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q  macrocell32   1250   1250  6486576  RISE       1
\UART_Wind:BUART:rx_state_0\/main_0      macrocell38   2291   3541  6492949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:rx_state_2\/main_0
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6492949p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q  macrocell32   1250   1250  6486576  RISE       1
\UART_Wind:BUART:rx_state_2\/main_0      macrocell39   2291   3541  6492949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

