INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/ram_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_memory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/controlador_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sim_1/new/testbench_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_memory
