{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 15:53:12 2019 " "Info: Processing started: Mon May 06 15:53:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off lab3project -c lab3project " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off lab3project -c lab3project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "C:/altera/91sp2/quartus/lab3/last.vwf " "Info: Using vector source file \"C:/altera/91sp2/quartus/lab3/last.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_MACHINE_BIT_NOT_FOUND" "\|last\|newlcd:inst2\|LCD_Display:inst\|next_command.HOLD " "Warning: Can't display state machine states -- register holding state machine bit \"\|last\|newlcd:inst2\|LCD_Display:inst\|next_command.HOLD\" was synthesized away" {  } {  } 0 0 "Can't display state machine states -- register holding state machine bit \"%1!s!\" was synthesized away" 0 0 "" 0 -1}
{ "Warning" "WSIM_MACHINE_BIT_NOT_FOUND" "\|last\|newlcd:inst2\|LCD_Display:inst\|next_command.RESET1 " "Warning: Can't display state machine states -- register holding state machine bit \"\|last\|newlcd:inst2\|LCD_Display:inst\|next_command.RESET1\" was synthesized away" {  } {  } 0 0 "Can't display state machine states -- register holding state machine bit \"%1!s!\" was synthesized away" 0 0 "" 0 -1}
{ "Warning" "WSIM_MACHINE_BIT_NOT_FOUND" "\|last\|newlcd:inst2\|LCD_Display:inst\|next_command.DROP_LCD_E " "Warning: Can't display state machine states -- register holding state machine bit \"\|last\|newlcd:inst2\|LCD_Display:inst\|next_command.DROP_LCD_E\" was synthesized away" {  } {  } 0 0 "Can't display state machine states -- register holding state machine bit \"%1!s!\" was synthesized away" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "LA\[3\] " "Warning: Compiler packed, optimized or synthesized away node \"LA\[3\]\". Ignored vector source file node." {  } { { "C:/altera/91sp2/quartus/lab3/last.vwf" "" { Waveform "C:/altera/91sp2/quartus/lab3/last.vwf" "LA\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "LA\[2\] " "Warning: Compiler packed, optimized or synthesized away node \"LA\[2\]\". Ignored vector source file node." {  } { { "C:/altera/91sp2/quartus/lab3/last.vwf" "" { Waveform "C:/altera/91sp2/quartus/lab3/last.vwf" "LA\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "LA\[1\] " "Warning: Compiler packed, optimized or synthesized away node \"LA\[1\]\". Ignored vector source file node." {  } { { "C:/altera/91sp2/quartus/lab3/last.vwf" "" { Waveform "C:/altera/91sp2/quartus/lab3/last.vwf" "LA\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "LA\[0\] " "Warning: Compiler packed, optimized or synthesized away node \"LA\[0\]\". Ignored vector source file node." {  } { { "C:/altera/91sp2/quartus/lab3/last.vwf" "" { Waveform "C:/altera/91sp2/quartus/lab3/last.vwf" "LA\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "LB\[3\] " "Warning: Compiler packed, optimized or synthesized away node \"LB\[3\]\". Ignored vector source file node." {  } { { "C:/altera/91sp2/quartus/lab3/last.vwf" "" { Waveform "C:/altera/91sp2/quartus/lab3/last.vwf" "LB\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "LB\[2\] " "Warning: Compiler packed, optimized or synthesized away node \"LB\[2\]\". Ignored vector source file node." {  } { { "C:/altera/91sp2/quartus/lab3/last.vwf" "" { Waveform "C:/altera/91sp2/quartus/lab3/last.vwf" "LB\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "LB\[1\] " "Warning: Compiler packed, optimized or synthesized away node \"LB\[1\]\". Ignored vector source file node." {  } { { "C:/altera/91sp2/quartus/lab3/last.vwf" "" { Waveform "C:/altera/91sp2/quartus/lab3/last.vwf" "LB\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "LB\[0\] " "Warning: Compiler packed, optimized or synthesized away node \"LB\[0\]\". Ignored vector source file node." {  } { { "C:/altera/91sp2/quartus/lab3/last.vwf" "" { Waveform "C:/altera/91sp2/quartus/lab3/last.vwf" "LB\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "S1\[4\] " "Warning: Compiler packed, optimized or synthesized away node \"S1\[4\]\". Ignored vector source file node." {  } { { "C:/altera/91sp2/quartus/lab3/last.vwf" "" { Waveform "C:/altera/91sp2/quartus/lab3/last.vwf" "S1\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "S1\[3\] " "Warning: Compiler packed, optimized or synthesized away node \"S1\[3\]\". Ignored vector source file node." {  } { { "C:/altera/91sp2/quartus/lab3/last.vwf" "" { Waveform "C:/altera/91sp2/quartus/lab3/last.vwf" "S1\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "S1\[2\] " "Warning: Compiler packed, optimized or synthesized away node \"S1\[2\]\". Ignored vector source file node." {  } { { "C:/altera/91sp2/quartus/lab3/last.vwf" "" { Waveform "C:/altera/91sp2/quartus/lab3/last.vwf" "S1\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "S1\[1\] " "Warning: Compiler packed, optimized or synthesized away node \"S1\[1\]\". Ignored vector source file node." {  } { { "C:/altera/91sp2/quartus/lab3/last.vwf" "" { Waveform "C:/altera/91sp2/quartus/lab3/last.vwf" "S1\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|last\|CLK50 " "Warning: Can't find signal in vector source file for input pin \"\|last\|CLK50\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_FOUND" "" "Info: Inverted registers were found during simulation" { { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|last\|newlcd:inst2\|LCD_Display:inst\|LCD_E " "Info: Register: \|last\|newlcd:inst2\|LCD_Display:inst\|LCD_E" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|last\|newlcd:inst2\|LCD_Display:inst\|LCD_RW_INT " "Info: Register: \|last\|newlcd:inst2\|LCD_Display:inst\|LCD_RW_INT" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|last\|newlcd:inst2\|LCD_Display:inst\|DATA_BUS_VALUE\[5\] " "Info: Register: \|last\|newlcd:inst2\|LCD_Display:inst\|DATA_BUS_VALUE\[5\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|last\|newlcd:inst2\|LCD_Display:inst\|DATA_BUS_VALUE\[4\] " "Info: Register: \|last\|newlcd:inst2\|LCD_Display:inst\|DATA_BUS_VALUE\[4\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|last\|newlcd:inst2\|LCD_Display:inst\|DATA_BUS_VALUE\[3\] " "Info: Register: \|last\|newlcd:inst2\|LCD_Display:inst\|DATA_BUS_VALUE\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Inverted registers were found during simulation" 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     27.33 % " "Info: Simulation coverage is      27.33 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "834 " "Info: Number of transitions in simulation is 834" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 16 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 15:53:12 2019 " "Info: Processing ended: Mon May 06 15:53:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
