// Seed: 3907521615
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
endmodule
module module_1 #(
    parameter id_1 = 32'd35,
    parameter id_3 = 32'd51
);
  _id_1 :
  assert property (@(posedge 1 or -1'd0) id_1)
  else;
  wand id_2;
  ;
  assign id_2 = -1 ? -1'b0 : -1 && -1'd0;
  wire _id_3;
  wire [-1 'b0 /  -1 : -1  -  id_3  ?  id_3 : -1  |  (  1  )  ?  id_1 : id_1] id_4;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_4,
      id_4
  );
endmodule
