{
    "nl": "/Users/anorris/Documents/Github/tt/runs/wokwi/31-openroad-repairdesignpostgpl/tt_um_audio_player.nl.v",
    "pnl": "/Users/anorris/Documents/Github/tt/runs/wokwi/31-openroad-repairdesignpostgpl/tt_um_audio_player.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/Users/anorris/Documents/Github/tt/runs/wokwi/31-openroad-repairdesignpostgpl/tt_um_audio_player.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/Users/anorris/Documents/Github/tt/runs/wokwi/31-openroad-repairdesignpostgpl/tt_um_audio_player.odb",
    "sdc": "/Users/anorris/Documents/Github/tt/runs/wokwi/31-openroad-repairdesignpostgpl/tt_um_audio_player.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/Users/anorris/Documents/Github/tt/runs/wokwi/12-openroad-staprepnr/nom_tt_025C_1v80/tt_um_audio_player__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/Users/anorris/Documents/Github/tt/runs/wokwi/12-openroad-staprepnr/nom_ss_100C_1v60/tt_um_audio_player__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/Users/anorris/Documents/Github/tt/runs/wokwi/12-openroad-staprepnr/nom_ff_n40C_1v95/tt_um_audio_player__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/Users/anorris/Documents/Github/tt/runs/wokwi/05-yosys-jsonheader/tt_um_audio_player.h.json",
    "vh": "/Users/anorris/Documents/Github/tt/runs/wokwi/28-odb-writeverilogheader/tt_um_audio_player.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 9,
        "design__inferred_latch__count": 0,
        "design__instance__count": 1190,
        "design__instance__area": 8146.56,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 570,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 30,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 6,
        "power__internal__total": 2.78203e-06,
        "power__switching__total": 3.17669e-06,
        "power__leakage__total": 3.06573e-09,
        "power__total": 5.96178e-06,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.251379,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.251362,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.163813,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 1998.57,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 675,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 29,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 5,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.5130757075534803,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 1996.9225487301878,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 410,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 29,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 5,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": -0.0018048202332378801,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 1998.933214198998,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": -0.0018048202332378801,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": -0.0018048202332378801,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 1,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": -0.001805,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 1,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 570,
        "design__max_fanout_violation__count": 30,
        "design__max_cap_violation__count": 6,
        "clock__skew__worst_hold": -0.251379,
        "clock__skew__worst_setup": 0.251362,
        "timing__hold__ws": 0.163813,
        "timing__setup__ws": 1998.57,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 1000000000000000000000000000000,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 161.0 111.52",
        "design__core__bbox": "2.76 2.72 158.24 108.8",
        "flow__warnings__count": 33696,
        "flow__errors__count": 0,
        "design__io": 45,
        "design__die__area": 17954.7,
        "design__core__area": 16493.3,
        "design__instance__count__stdcell": 1190,
        "design__instance__area__stdcell": 8146.56,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.493931,
        "design__instance__utilization__stdcell": 0.493931,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 2268.07,
        "design__instance__displacement__mean": 1.788,
        "design__instance__displacement__max": 32.988,
        "route__wirelength__estimated": 35803.3,
        "design__violations": 0
    }
}