
../repos/coreutils/src/test:     file format elf32-littlearm


Disassembly of section .init:

00010be4 <.init>:
   10be4:	push	{r3, lr}
   10be8:	bl	10f74 <__lxstat64@plt+0x118>
   10bec:	pop	{r3, pc}

Disassembly of section .plt:

00010bf0 <calloc@plt-0x14>:
   10bf0:	push	{lr}		; (str lr, [sp, #-4]!)
   10bf4:	ldr	lr, [pc, #4]	; 10c00 <calloc@plt-0x4>
   10bf8:	add	lr, pc, lr
   10bfc:	ldr	pc, [lr, #8]!
   10c00:	andeq	r6, r1, r0, lsl #8

00010c04 <calloc@plt>:
   10c04:	add	ip, pc, #0, 12
   10c08:	add	ip, ip, #90112	; 0x16000
   10c0c:	ldr	pc, [ip, #1024]!	; 0x400

00010c10 <fputs_unlocked@plt>:
   10c10:	add	ip, pc, #0, 12
   10c14:	add	ip, ip, #90112	; 0x16000
   10c18:	ldr	pc, [ip, #1016]!	; 0x3f8

00010c1c <raise@plt>:
   10c1c:	add	ip, pc, #0, 12
   10c20:	add	ip, ip, #90112	; 0x16000
   10c24:	ldr	pc, [ip, #1008]!	; 0x3f0

00010c28 <strcmp@plt>:
   10c28:	add	ip, pc, #0, 12
   10c2c:	add	ip, ip, #90112	; 0x16000
   10c30:	ldr	pc, [ip, #1000]!	; 0x3e8

00010c34 <strtol@plt>:
   10c34:	add	ip, pc, #0, 12
   10c38:	add	ip, ip, #90112	; 0x16000
   10c3c:	ldr	pc, [ip, #992]!	; 0x3e0

00010c40 <fflush@plt>:
   10c40:	add	ip, pc, #0, 12
   10c44:	add	ip, ip, #90112	; 0x16000
   10c48:	ldr	pc, [ip, #984]!	; 0x3d8

00010c4c <free@plt>:
   10c4c:	add	ip, pc, #0, 12
   10c50:	add	ip, ip, #90112	; 0x16000
   10c54:	ldr	pc, [ip, #976]!	; 0x3d0

00010c58 <_exit@plt>:
   10c58:	add	ip, pc, #0, 12
   10c5c:	add	ip, ip, #90112	; 0x16000
   10c60:	ldr	pc, [ip, #968]!	; 0x3c8

00010c64 <memcpy@plt>:
   10c64:	add	ip, pc, #0, 12
   10c68:	add	ip, ip, #90112	; 0x16000
   10c6c:	ldr	pc, [ip, #960]!	; 0x3c0

00010c70 <mbsinit@plt>:
   10c70:	add	ip, pc, #0, 12
   10c74:	add	ip, ip, #90112	; 0x16000
   10c78:	ldr	pc, [ip, #952]!	; 0x3b8

00010c7c <memcmp@plt>:
   10c7c:	add	ip, pc, #0, 12
   10c80:	add	ip, ip, #90112	; 0x16000
   10c84:	ldr	pc, [ip, #944]!	; 0x3b0

00010c88 <dcgettext@plt>:
   10c88:	add	ip, pc, #0, 12
   10c8c:	add	ip, ip, #90112	; 0x16000
   10c90:	ldr	pc, [ip, #936]!	; 0x3a8

00010c94 <realloc@plt>:
   10c94:	add	ip, pc, #0, 12
   10c98:	add	ip, ip, #90112	; 0x16000
   10c9c:	ldr	pc, [ip, #928]!	; 0x3a0

00010ca0 <textdomain@plt>:
   10ca0:	add	ip, pc, #0, 12
   10ca4:	add	ip, ip, #90112	; 0x16000
   10ca8:	ldr	pc, [ip, #920]!	; 0x398

00010cac <geteuid@plt>:
   10cac:	add	ip, pc, #0, 12
   10cb0:	add	ip, ip, #90112	; 0x16000
   10cb4:	ldr	pc, [ip, #912]!	; 0x390

00010cb8 <iswprint@plt>:
   10cb8:	add	ip, pc, #0, 12
   10cbc:	add	ip, ip, #90112	; 0x16000
   10cc0:	ldr	pc, [ip, #904]!	; 0x388

00010cc4 <getegid@plt>:
   10cc4:	add	ip, pc, #0, 12
   10cc8:	add	ip, ip, #90112	; 0x16000
   10ccc:	ldr	pc, [ip, #896]!	; 0x380

00010cd0 <lseek64@plt>:
   10cd0:	add	ip, pc, #0, 12
   10cd4:	add	ip, ip, #90112	; 0x16000
   10cd8:	ldr	pc, [ip, #888]!	; 0x378

00010cdc <__ctype_get_mb_cur_max@plt>:
   10cdc:	add	ip, pc, #0, 12
   10ce0:	add	ip, ip, #90112	; 0x16000
   10ce4:	ldr	pc, [ip, #880]!	; 0x370

00010ce8 <__fpending@plt>:
   10ce8:	add	ip, pc, #0, 12
   10cec:	add	ip, ip, #90112	; 0x16000
   10cf0:	ldr	pc, [ip, #872]!	; 0x368

00010cf4 <ferror_unlocked@plt>:
   10cf4:	add	ip, pc, #0, 12
   10cf8:	add	ip, ip, #90112	; 0x16000
   10cfc:	ldr	pc, [ip, #864]!	; 0x360

00010d00 <mbrtowc@plt>:
   10d00:	add	ip, pc, #0, 12
   10d04:	add	ip, ip, #90112	; 0x16000
   10d08:	ldr	pc, [ip, #856]!	; 0x358

00010d0c <error@plt>:
   10d0c:	add	ip, pc, #0, 12
   10d10:	add	ip, ip, #90112	; 0x16000
   10d14:	ldr	pc, [ip, #848]!	; 0x350

00010d18 <malloc@plt>:
   10d18:	add	ip, pc, #0, 12
   10d1c:	add	ip, ip, #90112	; 0x16000
   10d20:	ldr	pc, [ip, #840]!	; 0x348

00010d24 <error_at_line@plt>:
   10d24:	add	ip, pc, #0, 12
   10d28:	add	ip, ip, #90112	; 0x16000
   10d2c:	ldr	pc, [ip, #832]!	; 0x340

00010d30 <__libc_start_main@plt>:
   10d30:	add	ip, pc, #0, 12
   10d34:	add	ip, ip, #90112	; 0x16000
   10d38:	ldr	pc, [ip, #824]!	; 0x338

00010d3c <__freading@plt>:
   10d3c:	add	ip, pc, #0, 12
   10d40:	add	ip, ip, #90112	; 0x16000
   10d44:	ldr	pc, [ip, #816]!	; 0x330

00010d48 <__gmon_start__@plt>:
   10d48:	add	ip, pc, #0, 12
   10d4c:	add	ip, ip, #90112	; 0x16000
   10d50:	ldr	pc, [ip, #808]!	; 0x328

00010d54 <__ctype_b_loc@plt>:
   10d54:	add	ip, pc, #0, 12
   10d58:	add	ip, ip, #90112	; 0x16000
   10d5c:	ldr	pc, [ip, #800]!	; 0x320

00010d60 <exit@plt>:
   10d60:	add	ip, pc, #0, 12
   10d64:	add	ip, ip, #90112	; 0x16000
   10d68:	ldr	pc, [ip, #792]!	; 0x318

00010d6c <strlen@plt>:
   10d6c:	add	ip, pc, #0, 12
   10d70:	add	ip, ip, #90112	; 0x16000
   10d74:	ldr	pc, [ip, #784]!	; 0x310

00010d78 <__errno_location@plt>:
   10d78:	add	ip, pc, #0, 12
   10d7c:	add	ip, ip, #90112	; 0x16000
   10d80:	ldr	pc, [ip, #776]!	; 0x308

00010d84 <__cxa_atexit@plt>:
   10d84:	add	ip, pc, #0, 12
   10d88:	add	ip, ip, #90112	; 0x16000
   10d8c:	ldr	pc, [ip, #768]!	; 0x300

00010d90 <__vasprintf_chk@plt>:
   10d90:	add	ip, pc, #0, 12
   10d94:	add	ip, ip, #90112	; 0x16000
   10d98:	ldr	pc, [ip, #760]!	; 0x2f8

00010d9c <memset@plt>:
   10d9c:	add	ip, pc, #0, 12
   10da0:	add	ip, ip, #90112	; 0x16000
   10da4:	ldr	pc, [ip, #752]!	; 0x2f0

00010da8 <__printf_chk@plt>:
   10da8:	add	ip, pc, #0, 12
   10dac:	add	ip, ip, #90112	; 0x16000
   10db0:	ldr	pc, [ip, #744]!	; 0x2e8

00010db4 <fileno@plt>:
   10db4:	add	ip, pc, #0, 12
   10db8:	add	ip, ip, #90112	; 0x16000
   10dbc:	ldr	pc, [ip, #736]!	; 0x2e0

00010dc0 <__fprintf_chk@plt>:
   10dc0:	add	ip, pc, #0, 12
   10dc4:	add	ip, ip, #90112	; 0x16000
   10dc8:	ldr	pc, [ip, #728]!	; 0x2d8

00010dcc <fclose@plt>:
   10dcc:	add	ip, pc, #0, 12
   10dd0:	add	ip, ip, #90112	; 0x16000
   10dd4:	ldr	pc, [ip, #720]!	; 0x2d0

00010dd8 <fseeko64@plt>:
   10dd8:	add	ip, pc, #0, 12
   10ddc:	add	ip, ip, #90112	; 0x16000
   10de0:	ldr	pc, [ip, #712]!	; 0x2c8

00010de4 <setlocale@plt>:
   10de4:	add	ip, pc, #0, 12
   10de8:	add	ip, ip, #90112	; 0x16000
   10dec:	ldr	pc, [ip, #704]!	; 0x2c0

00010df0 <strrchr@plt>:
   10df0:	add	ip, pc, #0, 12
   10df4:	add	ip, ip, #90112	; 0x16000
   10df8:	ldr	pc, [ip, #696]!	; 0x2b8

00010dfc <nl_langinfo@plt>:
   10dfc:	add	ip, pc, #0, 12
   10e00:	add	ip, ip, #90112	; 0x16000
   10e04:	ldr	pc, [ip, #688]!	; 0x2b0

00010e08 <euidaccess@plt>:
   10e08:	add	ip, pc, #0, 12
   10e0c:	add	ip, ip, #90112	; 0x16000
   10e10:	ldr	pc, [ip, #680]!	; 0x2a8

00010e14 <bindtextdomain@plt>:
   10e14:	add	ip, pc, #0, 12
   10e18:	add	ip, ip, #90112	; 0x16000
   10e1c:	ldr	pc, [ip, #672]!	; 0x2a0

00010e20 <__xstat64@plt>:
   10e20:	add	ip, pc, #0, 12
   10e24:	add	ip, ip, #90112	; 0x16000
   10e28:	ldr	pc, [ip, #664]!	; 0x298

00010e2c <isatty@plt>:
   10e2c:	add	ip, pc, #0, 12
   10e30:	add	ip, ip, #90112	; 0x16000
   10e34:	ldr	pc, [ip, #656]!	; 0x290

00010e38 <fputs@plt>:
   10e38:	add	ip, pc, #0, 12
   10e3c:	add	ip, ip, #90112	; 0x16000
   10e40:	ldr	pc, [ip, #648]!	; 0x288

00010e44 <strncmp@plt>:
   10e44:	add	ip, pc, #0, 12
   10e48:	add	ip, ip, #90112	; 0x16000
   10e4c:	ldr	pc, [ip, #640]!	; 0x280

00010e50 <abort@plt>:
   10e50:	add	ip, pc, #0, 12
   10e54:	add	ip, ip, #90112	; 0x16000
   10e58:	ldr	pc, [ip, #632]!	; 0x278

00010e5c <__lxstat64@plt>:
   10e5c:	add	ip, pc, #0, 12
   10e60:	add	ip, ip, #90112	; 0x16000
   10e64:	ldr	pc, [ip, #624]!	; 0x270

Disassembly of section .text:

00010e68 <.text>:
   10e68:	push	{r4, r5, r6, lr}
   10e6c:	mov	r5, r0
   10e70:	ldr	r0, [r1]
   10e74:	mov	r6, r1
   10e78:	bl	127ac <__lxstat64@plt+0x1950>
   10e7c:	ldr	r1, [pc, #152]	; 10f1c <__lxstat64@plt+0xc0>
   10e80:	mov	r0, #6
   10e84:	bl	10de4 <setlocale@plt>
   10e88:	ldr	r1, [pc, #144]	; 10f20 <__lxstat64@plt+0xc4>
   10e8c:	ldr	r0, [pc, #144]	; 10f24 <__lxstat64@plt+0xc8>
   10e90:	bl	10e14 <bindtextdomain@plt>
   10e94:	ldr	r0, [pc, #136]	; 10f24 <__lxstat64@plt+0xc8>
   10e98:	bl	10ca0 <textdomain@plt>
   10e9c:	ldr	r3, [pc, #132]	; 10f28 <__lxstat64@plt+0xcc>
   10ea0:	mov	r2, #2
   10ea4:	ldr	r0, [pc, #128]	; 10f2c <__lxstat64@plt+0xd0>
   10ea8:	ldr	r4, [pc, #128]	; 10f30 <__lxstat64@plt+0xd4>
   10eac:	str	r2, [r3]
   10eb0:	bl	15240 <__lxstat64@plt+0x43e4>
   10eb4:	mov	r0, #1
   10eb8:	cmp	r5, r0
   10ebc:	str	r6, [r4]
   10ec0:	str	r5, [r4, #8]
   10ec4:	str	r0, [r4, #4]
   10ec8:	pople	{r4, r5, r6, pc}
   10ecc:	sub	r0, r5, #1
   10ed0:	bl	11ef4 <__lxstat64@plt+0x1098>
   10ed4:	ldr	r5, [r4, #4]
   10ed8:	ldr	r3, [r4, #8]
   10edc:	cmp	r5, r3
   10ee0:	beq	10f10 <__lxstat64@plt+0xb4>
   10ee4:	ldr	r1, [pc, #72]	; 10f34 <__lxstat64@plt+0xd8>
   10ee8:	mov	r2, #5
   10eec:	mov	r0, #0
   10ef0:	bl	10c88 <dcgettext@plt>
   10ef4:	ldr	r3, [r4]
   10ef8:	mov	r6, r0
   10efc:	ldr	r0, [r3, r5, lsl #2]
   10f00:	bl	13ddc <__lxstat64@plt+0x2f80>
   10f04:	mov	r1, r0
   10f08:	mov	r0, r6
   10f0c:	bl	111f0 <__lxstat64@plt+0x394>
   10f10:	eor	r0, r0, #1
   10f14:	uxtb	r0, r0
   10f18:	pop	{r4, r5, r6, pc}
   10f1c:	andeq	r5, r1, ip, lsl #9
   10f20:	andeq	r6, r1, fp, ror #2
   10f24:	andeq	r6, r1, r8, asr #1
   10f28:	andeq	r7, r2, r4, ror #1
   10f2c:	andeq	r2, r1, r0, ror #12
   10f30:	andeq	r7, r2, ip, lsr r1
   10f34:	andeq	r6, r1, r3, lsl #3
   10f38:	mov	fp, #0
   10f3c:	mov	lr, #0
   10f40:	pop	{r1}		; (ldr r1, [sp], #4)
   10f44:	mov	r2, sp
   10f48:	push	{r2}		; (str r2, [sp, #-4]!)
   10f4c:	push	{r0}		; (str r0, [sp, #-4]!)
   10f50:	ldr	ip, [pc, #16]	; 10f68 <__lxstat64@plt+0x10c>
   10f54:	push	{ip}		; (str ip, [sp, #-4]!)
   10f58:	ldr	r0, [pc, #12]	; 10f6c <__lxstat64@plt+0x110>
   10f5c:	ldr	r3, [pc, #12]	; 10f70 <__lxstat64@plt+0x114>
   10f60:	bl	10d30 <__libc_start_main@plt>
   10f64:	bl	10e50 <abort@plt>
   10f68:	andeq	r5, r1, ip, lsr r2
   10f6c:	andeq	r0, r1, r8, ror #28
   10f70:	ldrdeq	r5, [r1], -ip
   10f74:	ldr	r3, [pc, #20]	; 10f90 <__lxstat64@plt+0x134>
   10f78:	ldr	r2, [pc, #20]	; 10f94 <__lxstat64@plt+0x138>
   10f7c:	add	r3, pc, r3
   10f80:	ldr	r2, [r3, r2]
   10f84:	cmp	r2, #0
   10f88:	bxeq	lr
   10f8c:	b	10d48 <__gmon_start__@plt>
   10f90:	andeq	r6, r1, ip, ror r0
   10f94:	ldrdeq	r0, [r0], -r8
   10f98:	ldr	r3, [pc, #28]	; 10fbc <__lxstat64@plt+0x160>
   10f9c:	ldr	r0, [pc, #28]	; 10fc0 <__lxstat64@plt+0x164>
   10fa0:	sub	r3, r3, r0
   10fa4:	cmp	r3, #6
   10fa8:	bxls	lr
   10fac:	ldr	r3, [pc, #16]	; 10fc4 <__lxstat64@plt+0x168>
   10fb0:	cmp	r3, #0
   10fb4:	bxeq	lr
   10fb8:	bx	r3
   10fbc:	andeq	r7, r2, fp, lsr #2
   10fc0:	andeq	r7, r2, r8, lsr #2
   10fc4:	andeq	r0, r0, r0
   10fc8:	ldr	r1, [pc, #36]	; 10ff4 <__lxstat64@plt+0x198>
   10fcc:	ldr	r0, [pc, #36]	; 10ff8 <__lxstat64@plt+0x19c>
   10fd0:	sub	r1, r1, r0
   10fd4:	asr	r1, r1, #2
   10fd8:	add	r1, r1, r1, lsr #31
   10fdc:	asrs	r1, r1, #1
   10fe0:	bxeq	lr
   10fe4:	ldr	r3, [pc, #16]	; 10ffc <__lxstat64@plt+0x1a0>
   10fe8:	cmp	r3, #0
   10fec:	bxeq	lr
   10ff0:	bx	r3
   10ff4:	andeq	r7, r2, r8, lsr #2
   10ff8:	andeq	r7, r2, r8, lsr #2
   10ffc:	andeq	r0, r0, r0
   11000:	push	{r4, lr}
   11004:	ldr	r4, [pc, #24]	; 11024 <__lxstat64@plt+0x1c8>
   11008:	ldrb	r3, [r4]
   1100c:	cmp	r3, #0
   11010:	popne	{r4, pc}
   11014:	bl	10f98 <__lxstat64@plt+0x13c>
   11018:	mov	r3, #1
   1101c:	strb	r3, [r4]
   11020:	pop	{r4, pc}
   11024:	andeq	r7, r2, r8, lsr r1
   11028:	ldr	r0, [pc, #40]	; 11058 <__lxstat64@plt+0x1fc>
   1102c:	ldr	r3, [r0]
   11030:	cmp	r3, #0
   11034:	bne	1103c <__lxstat64@plt+0x1e0>
   11038:	b	10fc8 <__lxstat64@plt+0x16c>
   1103c:	ldr	r3, [pc, #24]	; 1105c <__lxstat64@plt+0x200>
   11040:	cmp	r3, #0
   11044:	beq	11038 <__lxstat64@plt+0x1dc>
   11048:	push	{r4, lr}
   1104c:	blx	r3
   11050:	pop	{r4, lr}
   11054:	b	10fc8 <__lxstat64@plt+0x16c>
   11058:	andeq	r6, r2, r4, lsl pc
   1105c:	andeq	r0, r0, r0
   11060:	ldr	r3, [pc, #28]	; 11084 <__lxstat64@plt+0x228>
   11064:	ldm	r3, {r1, r2}
   11068:	add	r0, r2, #1
   1106c:	str	r0, [r3, #4]
   11070:	ldr	r3, [r1, r2, lsl #2]
   11074:	ldrb	r0, [r3]
   11078:	adds	r0, r0, #0
   1107c:	movne	r0, #1
   11080:	bx	lr
   11084:	andeq	r7, r2, ip, lsr r1
   11088:	push	{r4, lr}
   1108c:	mov	r4, r0
   11090:	ldr	r1, [pc, #240]	; 11188 <__lxstat64@plt+0x32c>
   11094:	bl	10c28 <strcmp@plt>
   11098:	cmp	r0, #0
   1109c:	beq	11180 <__lxstat64@plt+0x324>
   110a0:	ldr	r1, [pc, #228]	; 1118c <__lxstat64@plt+0x330>
   110a4:	mov	r0, r4
   110a8:	bl	10c28 <strcmp@plt>
   110ac:	cmp	r0, #0
   110b0:	beq	11180 <__lxstat64@plt+0x324>
   110b4:	ldr	r1, [pc, #212]	; 11190 <__lxstat64@plt+0x334>
   110b8:	mov	r0, r4
   110bc:	bl	10c28 <strcmp@plt>
   110c0:	cmp	r0, #0
   110c4:	beq	11180 <__lxstat64@plt+0x324>
   110c8:	ldr	r1, [pc, #196]	; 11194 <__lxstat64@plt+0x338>
   110cc:	mov	r0, r4
   110d0:	bl	10c28 <strcmp@plt>
   110d4:	cmp	r0, #0
   110d8:	beq	11180 <__lxstat64@plt+0x324>
   110dc:	ldr	r1, [pc, #180]	; 11198 <__lxstat64@plt+0x33c>
   110e0:	mov	r0, r4
   110e4:	bl	10c28 <strcmp@plt>
   110e8:	cmp	r0, #0
   110ec:	beq	11180 <__lxstat64@plt+0x324>
   110f0:	ldr	r1, [pc, #164]	; 1119c <__lxstat64@plt+0x340>
   110f4:	mov	r0, r4
   110f8:	bl	10c28 <strcmp@plt>
   110fc:	cmp	r0, #0
   11100:	beq	11180 <__lxstat64@plt+0x324>
   11104:	ldr	r1, [pc, #148]	; 111a0 <__lxstat64@plt+0x344>
   11108:	mov	r0, r4
   1110c:	bl	10c28 <strcmp@plt>
   11110:	cmp	r0, #0
   11114:	beq	11180 <__lxstat64@plt+0x324>
   11118:	ldr	r1, [pc, #132]	; 111a4 <__lxstat64@plt+0x348>
   1111c:	mov	r0, r4
   11120:	bl	10c28 <strcmp@plt>
   11124:	cmp	r0, #0
   11128:	beq	11180 <__lxstat64@plt+0x324>
   1112c:	ldr	r1, [pc, #116]	; 111a8 <__lxstat64@plt+0x34c>
   11130:	mov	r0, r4
   11134:	bl	10c28 <strcmp@plt>
   11138:	cmp	r0, #0
   1113c:	beq	11180 <__lxstat64@plt+0x324>
   11140:	ldr	r1, [pc, #100]	; 111ac <__lxstat64@plt+0x350>
   11144:	mov	r0, r4
   11148:	bl	10c28 <strcmp@plt>
   1114c:	cmp	r0, #0
   11150:	beq	11180 <__lxstat64@plt+0x324>
   11154:	ldr	r1, [pc, #84]	; 111b0 <__lxstat64@plt+0x354>
   11158:	mov	r0, r4
   1115c:	bl	10c28 <strcmp@plt>
   11160:	cmp	r0, #0
   11164:	beq	11180 <__lxstat64@plt+0x324>
   11168:	ldr	r1, [pc, #68]	; 111b4 <__lxstat64@plt+0x358>
   1116c:	mov	r0, r4
   11170:	bl	10c28 <strcmp@plt>
   11174:	clz	r0, r0
   11178:	lsr	r0, r0, #5
   1117c:	pop	{r4, pc}
   11180:	mov	r0, #1
   11184:	pop	{r4, pc}
   11188:			; <UNDEFINED> instruction: 0x000152bd
   1118c:			; <UNDEFINED> instruction: 0x000152bc
   11190:			; <UNDEFINED> instruction: 0x000152bf
   11194:	andeq	r5, r1, r2, asr #5
   11198:	andeq	r5, r1, r6, asr #5
   1119c:	andeq	r5, r1, sl, asr #5
   111a0:	andeq	r5, r1, lr, asr #5
   111a4:	ldrdeq	r5, [r1], -r2
   111a8:	ldrdeq	r5, [r1], -r6
   111ac:	ldrdeq	r5, [r1], -sl
   111b0:	ldrdeq	r5, [r1], -lr
   111b4:	andeq	r5, r1, r2, ror #5
   111b8:	push	{r4, lr}
   111bc:	sub	sp, sp, #104	; 0x68
   111c0:	mov	r4, r1
   111c4:	mov	r1, sp
   111c8:	bl	15258 <__lxstat64@plt+0x43fc>
   111cc:	cmp	r0, #0
   111d0:	moveq	r0, #1
   111d4:	ldreq	r3, [sp, #80]	; 0x50
   111d8:	movne	r0, #0
   111dc:	streq	r3, [r4]
   111e0:	ldreq	r3, [sp, #84]	; 0x54
   111e4:	streq	r3, [r4, #4]
   111e8:	add	sp, sp, #104	; 0x68
   111ec:	pop	{r4, pc}
   111f0:	push	{r0, r1, r2, r3}
   111f4:	push	{r0, r1, r2, lr}
   111f8:	mov	r1, #0
   111fc:	add	r3, sp, #20
   11200:	mov	r0, r1
   11204:	ldr	r2, [sp, #16]
   11208:	str	r3, [sp, #4]
   1120c:	bl	14120 <__lxstat64@plt+0x32c4>
   11210:	mov	r0, #2
   11214:	bl	10d60 <exit@plt>
   11218:	push	{r4, r5, r6, lr}
   1121c:	mov	r4, r0
   11220:	bl	10d54 <__ctype_b_loc@plt>
   11224:	mov	r3, r4
   11228:	ldr	ip, [r0]
   1122c:	ldrb	r2, [r3]
   11230:	mov	r0, r3
   11234:	add	r3, r3, #1
   11238:	lsl	r1, r2, #1
   1123c:	ldrh	r1, [ip, r1]
   11240:	tst	r1, #1
   11244:	bne	1122c <__lxstat64@plt+0x3d0>
   11248:	cmp	r2, #43	; 0x2b
   1124c:	moveq	r0, r3
   11250:	beq	11260 <__lxstat64@plt+0x404>
   11254:	cmp	r2, #45	; 0x2d
   11258:	movne	r3, r0
   1125c:	addeq	r3, r0, #1
   11260:	add	r2, r3, #1
   11264:	ldrb	r3, [r3]
   11268:	sub	r3, r3, #48	; 0x30
   1126c:	cmp	r3, #9
   11270:	bhi	112ac <__lxstat64@plt+0x450>
   11274:	mov	r3, r2
   11278:	add	r2, r2, #1
   1127c:	ldrb	r1, [r3]
   11280:	sub	r1, r1, #48	; 0x30
   11284:	cmp	r1, #9
   11288:	bls	11274 <__lxstat64@plt+0x418>
   1128c:	sub	r3, r3, #1
   11290:	ldrb	r2, [r3, #1]!
   11294:	lsl	r1, r2, #1
   11298:	ldrh	r1, [ip, r1]
   1129c:	tst	r1, #1
   112a0:	bne	11290 <__lxstat64@plt+0x434>
   112a4:	cmp	r2, #0
   112a8:	popeq	{r4, r5, r6, pc}
   112ac:	ldr	r1, [pc, #32]	; 112d4 <__lxstat64@plt+0x478>
   112b0:	mov	r2, #5
   112b4:	mov	r0, #0
   112b8:	bl	10c88 <dcgettext@plt>
   112bc:	mov	r5, r0
   112c0:	mov	r0, r4
   112c4:	bl	13ddc <__lxstat64@plt+0x2f80>
   112c8:	mov	r1, r0
   112cc:	mov	r0, r5
   112d0:	bl	111f0 <__lxstat64@plt+0x394>
   112d4:	andeq	r5, r1, r6, ror #5
   112d8:	push	{r4, lr}
   112dc:	mov	r2, #5
   112e0:	ldr	r1, [pc, #44]	; 11314 <__lxstat64@plt+0x4b8>
   112e4:	mov	r0, #0
   112e8:	bl	10c88 <dcgettext@plt>
   112ec:	ldr	r2, [pc, #36]	; 11318 <__lxstat64@plt+0x4bc>
   112f0:	ldr	r3, [r2, #8]
   112f4:	ldr	r2, [r2]
   112f8:	sub	r3, r3, #-1073741823	; 0xc0000001
   112fc:	mov	r4, r0
   11300:	ldr	r0, [r2, r3, lsl #2]
   11304:	bl	13ddc <__lxstat64@plt+0x2f80>
   11308:	mov	r1, r0
   1130c:	mov	r0, r4
   11310:	bl	111f0 <__lxstat64@plt+0x394>
   11314:	strdeq	r5, [r1], -r9
   11318:	andeq	r7, r2, ip, lsr r1
   1131c:	ldr	r2, [pc, #40]	; 1134c <__lxstat64@plt+0x4f0>
   11320:	cmp	r0, #0
   11324:	ldr	r3, [r2, #4]
   11328:	add	r3, r3, #1
   1132c:	str	r3, [r2, #4]
   11330:	beq	11348 <__lxstat64@plt+0x4ec>
   11334:	ldr	r2, [r2, #8]
   11338:	cmp	r3, r2
   1133c:	blt	11348 <__lxstat64@plt+0x4ec>
   11340:	push	{r4, lr}
   11344:	bl	112d8 <__lxstat64@plt+0x47c>
   11348:	bx	lr
   1134c:	andeq	r7, r2, ip, lsr r1
   11350:	push	{r4, lr}
   11354:	mov	r0, #1
   11358:	bl	1131c <__lxstat64@plt+0x4c0>
   1135c:	ldr	r2, [pc, #12]	; 11370 <__lxstat64@plt+0x514>
   11360:	ldr	r3, [r2, #4]
   11364:	add	r3, r3, #1
   11368:	str	r3, [r2, #4]
   1136c:	pop	{r4, pc}
   11370:	andeq	r7, r2, ip, lsr r1
   11374:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   11378:	subs	r9, r0, #0
   1137c:	sub	sp, sp, #208	; 0xd0
   11380:	beq	1138c <__lxstat64@plt+0x530>
   11384:	mov	r0, #0
   11388:	bl	1131c <__lxstat64@plt+0x4c0>
   1138c:	ldr	r4, [pc, #1092]	; 117d8 <__lxstat64@plt+0x97c>
   11390:	ldr	r5, [r4, #4]
   11394:	ldr	r3, [r4, #8]
   11398:	add	r5, r5, #1
   1139c:	sub	r3, r3, #2
   113a0:	cmp	r5, r3
   113a4:	bge	114bc <__lxstat64@plt+0x660>
   113a8:	ldr	r2, [r4]
   113ac:	add	r3, r5, #1
   113b0:	ldr	r1, [pc, #1060]	; 117dc <__lxstat64@plt+0x980>
   113b4:	ldr	r0, [r2, r3, lsl #2]
   113b8:	bl	10c28 <strcmp@plt>
   113bc:	cmp	r0, #0
   113c0:	bne	114bc <__lxstat64@plt+0x660>
   113c4:	bl	1131c <__lxstat64@plt+0x4c0>
   113c8:	mov	r8, #1
   113cc:	ldr	r7, [r4]
   113d0:	lsl	sl, r5, #2
   113d4:	ldr	r0, [r7, r5, lsl #2]
   113d8:	ldrb	r3, [r0]
   113dc:	cmp	r3, #45	; 0x2d
   113e0:	bne	11754 <__lxstat64@plt+0x8f8>
   113e4:	ldrb	r3, [r0, #1]
   113e8:	add	r6, r7, sl
   113ec:	cmp	r3, #103	; 0x67
   113f0:	cmpne	r3, #108	; 0x6c
   113f4:	bne	11408 <__lxstat64@plt+0x5ac>
   113f8:	ldrb	r2, [r0, #2]
   113fc:	cmp	r2, #116	; 0x74
   11400:	cmpne	r2, #101	; 0x65
   11404:	beq	1141c <__lxstat64@plt+0x5c0>
   11408:	cmp	r3, #101	; 0x65
   1140c:	bne	114c4 <__lxstat64@plt+0x668>
   11410:	ldrb	r2, [r0, #2]
   11414:	cmp	r2, #113	; 0x71
   11418:	bne	115e0 <__lxstat64@plt+0x784>
   1141c:	ldrb	r2, [r0, #3]
   11420:	cmp	r2, #0
   11424:	bne	115c8 <__lxstat64@plt+0x76c>
   11428:	cmp	r9, #0
   1142c:	ldr	r0, [r6, #-4]
   11430:	beq	11580 <__lxstat64@plt+0x724>
   11434:	bl	10d6c <strlen@plt>
   11438:	mov	r2, sp
   1143c:	mov	r1, #0
   11440:	bl	12744 <__lxstat64@plt+0x18e8>
   11444:	ldr	r3, [r4]
   11448:	cmp	r8, #0
   1144c:	mov	r6, r0
   11450:	add	r3, r3, sl
   11454:	beq	11588 <__lxstat64@plt+0x72c>
   11458:	ldr	r0, [r3, #8]
   1145c:	bl	10d6c <strlen@plt>
   11460:	add	r2, sp, #104	; 0x68
   11464:	mov	r1, #0
   11468:	bl	12744 <__lxstat64@plt+0x18e8>
   1146c:	mov	r1, r0
   11470:	mov	r0, r6
   11474:	bl	13ea4 <__lxstat64@plt+0x3048>
   11478:	ldr	r3, [r4]
   1147c:	ldr	r2, [r4, #4]
   11480:	ldr	r1, [r3, r5, lsl #2]
   11484:	add	r2, r2, #3
   11488:	str	r2, [r4, #4]
   1148c:	ldrb	r2, [r1, #1]
   11490:	ldrb	r3, [r1, #2]
   11494:	cmp	r2, #108	; 0x6c
   11498:	sub	r3, r3, #101	; 0x65
   1149c:	clz	r3, r3
   114a0:	lsr	r3, r3, #5
   114a4:	bne	11594 <__lxstat64@plt+0x738>
   114a8:	cmp	r0, r3
   114ac:	movge	r0, #0
   114b0:	movlt	r0, #1
   114b4:	add	sp, sp, #208	; 0xd0
   114b8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   114bc:	mov	r8, #0
   114c0:	b	113cc <__lxstat64@plt+0x570>
   114c4:	cmp	r3, #110	; 0x6e
   114c8:	bne	115d0 <__lxstat64@plt+0x774>
   114cc:	ldrb	r2, [r0, #2]
   114d0:	cmp	r2, #101	; 0x65
   114d4:	beq	1141c <__lxstat64@plt+0x5c0>
   114d8:	ldrb	r3, [r0, #2]
   114dc:	cmp	r3, #116	; 0x74
   114e0:	bne	1172c <__lxstat64@plt+0x8d0>
   114e4:	ldrb	r0, [r0, #3]
   114e8:	cmp	r0, #0
   114ec:	bne	1172c <__lxstat64@plt+0x8d0>
   114f0:	ldr	r3, [r4, #4]
   114f4:	add	r3, r3, #3
   114f8:	str	r3, [r4, #4]
   114fc:	orrs	r3, r8, r9
   11500:	movne	r2, #5
   11504:	ldrne	r1, [pc, #724]	; 117e0 <__lxstat64@plt+0x984>
   11508:	bne	11614 <__lxstat64@plt+0x7b8>
   1150c:	mov	r1, sp
   11510:	ldr	r0, [r6, #-4]
   11514:	bl	111b8 <__lxstat64@plt+0x35c>
   11518:	add	r1, sp, #104	; 0x68
   1151c:	mov	r4, r0
   11520:	ldr	r0, [r6, #4]
   11524:	bl	111b8 <__lxstat64@plt+0x35c>
   11528:	cmp	r4, #0
   1152c:	beq	11630 <__lxstat64@plt+0x7d4>
   11530:	cmp	r0, #0
   11534:	beq	11724 <__lxstat64@plt+0x8c8>
   11538:	ldm	sp, {r0, r2}
   1153c:	ldr	ip, [sp, #104]	; 0x68
   11540:	ldr	r1, [sp, #108]	; 0x6c
   11544:	cmp	ip, r0
   11548:	movle	r3, #0
   1154c:	movgt	r3, #1
   11550:	cmp	ip, r0
   11554:	rsbge	r3, r3, #0
   11558:	rsblt	r3, r3, #1
   1155c:	cmp	r1, r2
   11560:	movle	r0, #0
   11564:	movgt	r0, #1
   11568:	cmp	r1, r2
   1156c:	rsbge	r0, r0, #0
   11570:	rsblt	r0, r0, #1
   11574:	add	r0, r0, r3, lsl #1
   11578:	cmp	r0, #0
   1157c:	b	115a4 <__lxstat64@plt+0x748>
   11580:	bl	11218 <__lxstat64@plt+0x3bc>
   11584:	b	11444 <__lxstat64@plt+0x5e8>
   11588:	ldr	r0, [r3, #4]
   1158c:	bl	11218 <__lxstat64@plt+0x3bc>
   11590:	b	1146c <__lxstat64@plt+0x610>
   11594:	cmp	r2, #103	; 0x67
   11598:	bne	115b0 <__lxstat64@plt+0x754>
   1159c:	rsb	r3, r3, #0
   115a0:	cmp	r0, r3
   115a4:	movle	r0, #0
   115a8:	movgt	r0, #1
   115ac:	b	114b4 <__lxstat64@plt+0x658>
   115b0:	adds	r0, r0, #0
   115b4:	movne	r0, #1
   115b8:	sub	r0, r0, r3
   115bc:	clz	r0, r0
   115c0:	lsr	r0, r0, #5
   115c4:	b	114b4 <__lxstat64@plt+0x658>
   115c8:	cmp	r3, #110	; 0x6e
   115cc:	beq	114d8 <__lxstat64@plt+0x67c>
   115d0:	cmp	r3, #111	; 0x6f
   115d4:	beq	1167c <__lxstat64@plt+0x820>
   115d8:	cmp	r3, #101	; 0x65
   115dc:	bne	1172c <__lxstat64@plt+0x8d0>
   115e0:	ldrb	r3, [r0, #2]
   115e4:	cmp	r3, #102	; 0x66
   115e8:	bne	1172c <__lxstat64@plt+0x8d0>
   115ec:	ldrb	r0, [r0, #3]
   115f0:	cmp	r0, #0
   115f4:	bne	1172c <__lxstat64@plt+0x8d0>
   115f8:	ldr	r3, [r4, #4]
   115fc:	add	r3, r3, #3
   11600:	str	r3, [r4, #4]
   11604:	orrs	r3, r8, r9
   11608:	beq	1161c <__lxstat64@plt+0x7c0>
   1160c:	ldr	r1, [pc, #464]	; 117e4 <__lxstat64@plt+0x988>
   11610:	mov	r2, #5
   11614:	bl	10c88 <dcgettext@plt>
   11618:	bl	111f0 <__lxstat64@plt+0x394>
   1161c:	mov	r1, sp
   11620:	ldr	r0, [r6, #-4]
   11624:	bl	15258 <__lxstat64@plt+0x43fc>
   11628:	cmp	r0, #0
   1162c:	beq	11638 <__lxstat64@plt+0x7dc>
   11630:	mov	r0, #0
   11634:	b	114b4 <__lxstat64@plt+0x658>
   11638:	add	r1, sp, #104	; 0x68
   1163c:	ldr	r0, [r6, #4]
   11640:	bl	15258 <__lxstat64@plt+0x43fc>
   11644:	cmp	r0, #0
   11648:	bne	11630 <__lxstat64@plt+0x7d4>
   1164c:	ldrd	r2, [sp, #104]	; 0x68
   11650:	ldrd	r0, [sp]
   11654:	cmp	r1, r3
   11658:	cmpeq	r0, r2
   1165c:	bne	11630 <__lxstat64@plt+0x7d4>
   11660:	ldrd	r0, [sp, #96]	; 0x60
   11664:	ldrd	r2, [sp, #200]	; 0xc8
   11668:	cmp	r1, r3
   1166c:	cmpeq	r0, r2
   11670:	moveq	r0, #1
   11674:	movne	r0, #0
   11678:	b	114b4 <__lxstat64@plt+0x658>
   1167c:	ldrb	r3, [r0, #2]
   11680:	cmp	r3, #116	; 0x74
   11684:	bne	1172c <__lxstat64@plt+0x8d0>
   11688:	ldrb	r0, [r0, #3]
   1168c:	cmp	r0, #0
   11690:	bne	1172c <__lxstat64@plt+0x8d0>
   11694:	ldr	r3, [r4, #4]
   11698:	add	r3, r3, #3
   1169c:	str	r3, [r4, #4]
   116a0:	orrs	r3, r8, r9
   116a4:	movne	r2, #5
   116a8:	ldrne	r1, [pc, #312]	; 117e8 <__lxstat64@plt+0x98c>
   116ac:	bne	11614 <__lxstat64@plt+0x7b8>
   116b0:	mov	r1, sp
   116b4:	ldr	r0, [r6, #-4]
   116b8:	bl	111b8 <__lxstat64@plt+0x35c>
   116bc:	add	r1, sp, #104	; 0x68
   116c0:	mov	r4, r0
   116c4:	ldr	r0, [r6, #4]
   116c8:	bl	111b8 <__lxstat64@plt+0x35c>
   116cc:	cmp	r0, #0
   116d0:	beq	114b4 <__lxstat64@plt+0x658>
   116d4:	cmp	r4, #0
   116d8:	beq	11724 <__lxstat64@plt+0x8c8>
   116dc:	ldm	sp, {r0, r2}
   116e0:	ldr	ip, [sp, #104]	; 0x68
   116e4:	ldr	r1, [sp, #108]	; 0x6c
   116e8:	cmp	ip, r0
   116ec:	movle	r3, #0
   116f0:	movgt	r3, #1
   116f4:	cmp	ip, r0
   116f8:	rsbge	r3, r3, #0
   116fc:	rsblt	r3, r3, #1
   11700:	cmp	r1, r2
   11704:	movle	r0, #0
   11708:	movgt	r0, #1
   1170c:	cmp	r1, r2
   11710:	rsbge	r0, r0, #0
   11714:	rsblt	r0, r0, #1
   11718:	add	r0, r0, r3, lsl #1
   1171c:	lsr	r0, r0, #31
   11720:	b	114b4 <__lxstat64@plt+0x658>
   11724:	mov	r0, #1
   11728:	b	114b4 <__lxstat64@plt+0x658>
   1172c:	ldr	r1, [pc, #184]	; 117ec <__lxstat64@plt+0x990>
   11730:	mov	r2, #5
   11734:	mov	r0, #0
   11738:	bl	10c88 <dcgettext@plt>
   1173c:	mov	r4, r0
   11740:	ldr	r0, [r7, r5, lsl #2]
   11744:	bl	13ddc <__lxstat64@plt+0x2f80>
   11748:	mov	r1, r0
   1174c:	mov	r0, r4
   11750:	bl	111f0 <__lxstat64@plt+0x394>
   11754:	cmp	r3, #61	; 0x3d
   11758:	bne	117a4 <__lxstat64@plt+0x948>
   1175c:	ldrb	r3, [r0, #1]
   11760:	cmp	r3, #0
   11764:	beq	1177c <__lxstat64@plt+0x920>
   11768:	cmp	r3, #61	; 0x3d
   1176c:	bne	117a4 <__lxstat64@plt+0x948>
   11770:	ldrb	r3, [r0, #2]
   11774:	cmp	r3, #0
   11778:	bne	117a4 <__lxstat64@plt+0x948>
   1177c:	ldr	r5, [r4, #4]
   11780:	add	r3, r7, r5, lsl #2
   11784:	ldr	r0, [r7, r5, lsl #2]
   11788:	ldr	r1, [r3, #8]
   1178c:	bl	10c28 <strcmp@plt>
   11790:	clz	r0, r0
   11794:	lsr	r0, r0, #5
   11798:	add	r5, r5, #3
   1179c:	str	r5, [r4, #4]
   117a0:	b	114b4 <__lxstat64@plt+0x658>
   117a4:	ldr	r1, [pc, #68]	; 117f0 <__lxstat64@plt+0x994>
   117a8:	bl	10c28 <strcmp@plt>
   117ac:	cmp	r0, #0
   117b0:	bne	117d4 <__lxstat64@plt+0x978>
   117b4:	ldr	r5, [r4, #4]
   117b8:	add	r3, r7, r5, lsl #2
   117bc:	ldr	r0, [r7, r5, lsl #2]
   117c0:	ldr	r1, [r3, #8]
   117c4:	bl	10c28 <strcmp@plt>
   117c8:	adds	r0, r0, #0
   117cc:	movne	r0, #1
   117d0:	b	11798 <__lxstat64@plt+0x93c>
   117d4:	bl	10e50 <abort@plt>
   117d8:	andeq	r7, r2, ip, lsr r1
   117dc:	andeq	r5, r1, lr, lsr r3
   117e0:	andeq	r5, r1, r3, lsl r3
   117e4:	andeq	r5, r1, sl, lsr #6
   117e8:	andeq	r5, r1, r1, asr #6
   117ec:	andeq	r5, r1, r8, asr r3
   117f0:			; <UNDEFINED> instruction: 0x000152bc
   117f4:	push	{r4, r5, r6, lr}
   117f8:	sub	sp, sp, #104	; 0x68
   117fc:	ldr	r4, [pc, #1352]	; 11d4c <__lxstat64@plt+0xef0>
   11800:	ldm	r4, {r5, r6}
   11804:	ldr	r3, [r5, r6, lsl #2]
   11808:	ldrb	r3, [r3, #1]
   1180c:	sub	r3, r3, #71	; 0x47
   11810:	cmp	r3, #51	; 0x33
   11814:	ldrls	pc, [pc, r3, lsl #2]
   11818:	b	118ec <__lxstat64@plt+0xa90>
   1181c:	andeq	r1, r1, r8, asr sl
   11820:	andeq	r1, r1, ip, ror #17
   11824:	andeq	r1, r1, ip, ror #17
   11828:	andeq	r1, r1, ip, ror #17
   1182c:	andeq	r1, r1, ip, ror #17
   11830:	andeq	r1, r1, r4, lsl #24
   11834:	andeq	r1, r1, ip, ror #17
   11838:	andeq	r1, r1, ip, ror r9
   1183c:	strdeq	r1, [r1], -ip
   11840:	andeq	r1, r1, ip, ror #17
   11844:	andeq	r1, r1, ip, ror #17
   11848:	andeq	r1, r1, ip, ror #17
   1184c:	andeq	r1, r1, r4, asr #22
   11850:	andeq	r1, r1, ip, ror #17
   11854:	andeq	r1, r1, ip, ror #17
   11858:	andeq	r1, r1, ip, ror #17
   1185c:	andeq	r1, r1, ip, ror #17
   11860:	andeq	r1, r1, ip, ror #17
   11864:	andeq	r1, r1, ip, ror #17
   11868:	andeq	r1, r1, ip, ror #17
   1186c:	andeq	r1, r1, ip, ror #17
   11870:	andeq	r1, r1, ip, ror #17
   11874:	andeq	r1, r1, ip, ror #17
   11878:	andeq	r1, r1, ip, ror #17
   1187c:	andeq	r1, r1, ip, ror #17
   11880:	andeq	r1, r1, ip, ror #17
   11884:	andeq	r1, r1, ip, ror #17
   11888:	andeq	r1, r1, r4, lsr #23
   1188c:	andeq	r1, r1, r4, ror fp
   11890:	ldrdeq	r1, [r1], -ip
   11894:	andeq	r1, r1, r4, lsl r9
   11898:	andeq	r1, r1, r4, lsr #21
   1189c:	andeq	r1, r1, r4, ror #24
   118a0:	andeq	r1, r1, r4, lsl #24
   118a4:	andeq	r1, r1, ip, ror #17
   118a8:	andeq	r1, r1, ip, ror #17
   118ac:	muleq	r1, r0, ip
   118b0:	andeq	r1, r1, ip, ror #17
   118b4:	andeq	r1, r1, ip, ror #17
   118b8:	andeq	r1, r1, ip, lsl sp
   118bc:	andeq	r1, r1, ip, ror #17
   118c0:	ldrdeq	r1, [r1], -r4
   118c4:	andeq	r1, r1, ip, ror #17
   118c8:	andeq	r1, r1, r8, lsr r9
   118cc:	andeq	r1, r1, ip, lsl #22
   118d0:			; <UNDEFINED> instruction: 0x00011cbc
   118d4:	andeq	r1, r1, r4, lsr ip
   118d8:	andeq	r1, r1, ip, ror #17
   118dc:	andeq	r1, r1, r4, asr r9
   118e0:	andeq	r1, r1, r8, ror #18
   118e4:	andeq	r1, r1, ip, ror #17
   118e8:	andeq	r1, r1, r4, lsr sp
   118ec:	ldr	r1, [pc, #1116]	; 11d50 <__lxstat64@plt+0xef4>
   118f0:	mov	r2, #5
   118f4:	mov	r0, #0
   118f8:	bl	10c88 <dcgettext@plt>
   118fc:	mov	r4, r0
   11900:	ldr	r0, [r5, r6, lsl #2]
   11904:	bl	13ddc <__lxstat64@plt+0x2f80>
   11908:	mov	r1, r0
   1190c:	mov	r0, r4
   11910:	bl	111f0 <__lxstat64@plt+0x394>
   11914:	bl	11350 <__lxstat64@plt+0x4f4>
   11918:	ldr	r3, [r4, #4]
   1191c:	mov	r1, sp
   11920:	sub	r3, r3, #-1073741823	; 0xc0000001
   11924:	ldr	r0, [r5, r3, lsl #2]
   11928:	bl	15258 <__lxstat64@plt+0x43fc>
   1192c:	clz	r0, r0
   11930:	lsr	r0, r0, #5
   11934:	b	119f4 <__lxstat64@plt+0xb98>
   11938:	bl	11350 <__lxstat64@plt+0x4f4>
   1193c:	ldr	r3, [r4, #4]
   11940:	mov	r1, #4
   11944:	sub	r3, r3, #-1073741823	; 0xc0000001
   11948:	ldr	r0, [r5, r3, lsl #2]
   1194c:	bl	10e08 <euidaccess@plt>
   11950:	b	1192c <__lxstat64@plt+0xad0>
   11954:	bl	11350 <__lxstat64@plt+0x4f4>
   11958:	ldr	r3, [r4, #4]
   1195c:	mov	r1, #2
   11960:	sub	r3, r3, #-1073741823	; 0xc0000001
   11964:	b	11948 <__lxstat64@plt+0xaec>
   11968:	bl	11350 <__lxstat64@plt+0x4f4>
   1196c:	ldr	r3, [r4, #4]
   11970:	mov	r1, #1
   11974:	sub	r3, r3, #-1073741823	; 0xc0000001
   11978:	b	11948 <__lxstat64@plt+0xaec>
   1197c:	bl	11350 <__lxstat64@plt+0x4f4>
   11980:	ldr	r3, [r4, #4]
   11984:	mov	r1, sp
   11988:	sub	r3, r3, #-1073741823	; 0xc0000001
   1198c:	ldr	r0, [r5, r3, lsl #2]
   11990:	bl	15258 <__lxstat64@plt+0x43fc>
   11994:	cmp	r0, #0
   11998:	beq	119a4 <__lxstat64@plt+0xb48>
   1199c:	mov	r0, #0
   119a0:	b	119f4 <__lxstat64@plt+0xb98>
   119a4:	ldr	r0, [sp, #80]	; 0x50
   119a8:	ldr	ip, [sp, #72]	; 0x48
   119ac:	ldr	r1, [sp, #76]	; 0x4c
   119b0:	cmp	ip, r0
   119b4:	ldr	r2, [sp, #84]	; 0x54
   119b8:	movle	r3, #0
   119bc:	movgt	r3, #1
   119c0:	cmp	ip, r0
   119c4:	rsbge	r3, r3, #0
   119c8:	rsblt	r3, r3, #1
   119cc:	cmp	r1, r2
   119d0:	movle	r0, #0
   119d4:	movgt	r0, #1
   119d8:	cmp	r1, r2
   119dc:	rsbge	r0, r0, #0
   119e0:	rsblt	r0, r0, #1
   119e4:	add	r0, r0, r3, lsl #1
   119e8:	cmp	r0, #0
   119ec:	movle	r0, #0
   119f0:	movgt	r0, #1
   119f4:	add	sp, sp, #104	; 0x68
   119f8:	pop	{r4, r5, r6, pc}
   119fc:	bl	11350 <__lxstat64@plt+0x4f4>
   11a00:	ldr	r3, [r4, #4]
   11a04:	mov	r1, sp
   11a08:	sub	r3, r3, #-1073741823	; 0xc0000001
   11a0c:	ldr	r0, [r5, r3, lsl #2]
   11a10:	bl	15258 <__lxstat64@plt+0x43fc>
   11a14:	subs	r4, r0, #0
   11a18:	bne	1199c <__lxstat64@plt+0xb40>
   11a1c:	bl	10d78 <__errno_location@plt>
   11a20:	str	r4, [r0]
   11a24:	mov	r5, r0
   11a28:	bl	10cac <geteuid@plt>
   11a2c:	cmn	r0, #1
   11a30:	bne	11a40 <__lxstat64@plt+0xbe4>
   11a34:	ldr	r3, [r5]
   11a38:	cmp	r3, #0
   11a3c:	bne	11a50 <__lxstat64@plt+0xbf4>
   11a40:	ldr	r4, [sp, #24]
   11a44:	sub	r4, r4, r0
   11a48:	clz	r4, r4
   11a4c:	lsr	r4, r4, #5
   11a50:	and	r0, r4, #1
   11a54:	b	119f4 <__lxstat64@plt+0xb98>
   11a58:	bl	11350 <__lxstat64@plt+0x4f4>
   11a5c:	ldr	r3, [r4, #4]
   11a60:	mov	r1, sp
   11a64:	sub	r3, r3, #-1073741823	; 0xc0000001
   11a68:	ldr	r0, [r5, r3, lsl #2]
   11a6c:	bl	15258 <__lxstat64@plt+0x43fc>
   11a70:	subs	r4, r0, #0
   11a74:	bne	1199c <__lxstat64@plt+0xb40>
   11a78:	bl	10d78 <__errno_location@plt>
   11a7c:	str	r4, [r0]
   11a80:	mov	r5, r0
   11a84:	bl	10cc4 <getegid@plt>
   11a88:	cmn	r0, #1
   11a8c:	bne	11a9c <__lxstat64@plt+0xc40>
   11a90:	ldr	r3, [r5]
   11a94:	cmp	r3, #0
   11a98:	bne	11a50 <__lxstat64@plt+0xbf4>
   11a9c:	ldr	r4, [sp, #28]
   11aa0:	b	11a44 <__lxstat64@plt+0xbe8>
   11aa4:	bl	11350 <__lxstat64@plt+0x4f4>
   11aa8:	ldr	r3, [r4, #4]
   11aac:	mov	r1, sp
   11ab0:	sub	r3, r3, #-1073741823	; 0xc0000001
   11ab4:	ldr	r0, [r5, r3, lsl #2]
   11ab8:	bl	15258 <__lxstat64@plt+0x43fc>
   11abc:	cmp	r0, #0
   11ac0:	bne	1199c <__lxstat64@plt+0xb40>
   11ac4:	ldr	r0, [sp, #16]
   11ac8:	and	r0, r0, #61440	; 0xf000
   11acc:	cmp	r0, #32768	; 0x8000
   11ad0:	movne	r0, #0
   11ad4:	moveq	r0, #1
   11ad8:	b	119f4 <__lxstat64@plt+0xb98>
   11adc:	bl	11350 <__lxstat64@plt+0x4f4>
   11ae0:	ldr	r3, [r4, #4]
   11ae4:	mov	r1, sp
   11ae8:	sub	r3, r3, #-1073741823	; 0xc0000001
   11aec:	ldr	r0, [r5, r3, lsl #2]
   11af0:	bl	15258 <__lxstat64@plt+0x43fc>
   11af4:	cmp	r0, #0
   11af8:	bne	1199c <__lxstat64@plt+0xb40>
   11afc:	ldr	r0, [sp, #16]
   11b00:	and	r0, r0, #61440	; 0xf000
   11b04:	cmp	r0, #16384	; 0x4000
   11b08:	b	11ad0 <__lxstat64@plt+0xc74>
   11b0c:	bl	11350 <__lxstat64@plt+0x4f4>
   11b10:	ldr	r3, [r4, #4]
   11b14:	mov	r1, sp
   11b18:	sub	r3, r3, #-1073741823	; 0xc0000001
   11b1c:	ldr	r0, [r5, r3, lsl #2]
   11b20:	bl	15258 <__lxstat64@plt+0x43fc>
   11b24:	cmp	r0, #0
   11b28:	bne	1199c <__lxstat64@plt+0xb40>
   11b2c:	ldrd	r2, [sp, #48]	; 0x30
   11b30:	cmp	r2, #1
   11b34:	sbcs	r3, r3, #0
   11b38:	movge	r0, #1
   11b3c:	movlt	r0, #0
   11b40:	b	119f4 <__lxstat64@plt+0xb98>
   11b44:	bl	11350 <__lxstat64@plt+0x4f4>
   11b48:	ldr	r3, [r4, #4]
   11b4c:	mov	r1, sp
   11b50:	sub	r3, r3, #-1073741823	; 0xc0000001
   11b54:	ldr	r0, [r5, r3, lsl #2]
   11b58:	bl	15258 <__lxstat64@plt+0x43fc>
   11b5c:	cmp	r0, #0
   11b60:	bne	1199c <__lxstat64@plt+0xb40>
   11b64:	ldr	r0, [sp, #16]
   11b68:	and	r0, r0, #61440	; 0xf000
   11b6c:	cmp	r0, #49152	; 0xc000
   11b70:	b	11ad0 <__lxstat64@plt+0xc74>
   11b74:	bl	11350 <__lxstat64@plt+0x4f4>
   11b78:	ldr	r3, [r4, #4]
   11b7c:	mov	r1, sp
   11b80:	sub	r3, r3, #-1073741823	; 0xc0000001
   11b84:	ldr	r0, [r5, r3, lsl #2]
   11b88:	bl	15258 <__lxstat64@plt+0x43fc>
   11b8c:	cmp	r0, #0
   11b90:	bne	1199c <__lxstat64@plt+0xb40>
   11b94:	ldr	r0, [sp, #16]
   11b98:	and	r0, r0, #61440	; 0xf000
   11b9c:	cmp	r0, #8192	; 0x2000
   11ba0:	b	11ad0 <__lxstat64@plt+0xc74>
   11ba4:	bl	11350 <__lxstat64@plt+0x4f4>
   11ba8:	ldr	r3, [r4, #4]
   11bac:	mov	r1, sp
   11bb0:	sub	r3, r3, #-1073741823	; 0xc0000001
   11bb4:	ldr	r0, [r5, r3, lsl #2]
   11bb8:	bl	15258 <__lxstat64@plt+0x43fc>
   11bbc:	cmp	r0, #0
   11bc0:	bne	1199c <__lxstat64@plt+0xb40>
   11bc4:	ldr	r0, [sp, #16]
   11bc8:	and	r0, r0, #61440	; 0xf000
   11bcc:	cmp	r0, #24576	; 0x6000
   11bd0:	b	11ad0 <__lxstat64@plt+0xc74>
   11bd4:	bl	11350 <__lxstat64@plt+0x4f4>
   11bd8:	ldr	r3, [r4, #4]
   11bdc:	mov	r1, sp
   11be0:	sub	r3, r3, #-1073741823	; 0xc0000001
   11be4:	ldr	r0, [r5, r3, lsl #2]
   11be8:	bl	15258 <__lxstat64@plt+0x43fc>
   11bec:	cmp	r0, #0
   11bf0:	bne	1199c <__lxstat64@plt+0xb40>
   11bf4:	ldr	r0, [sp, #16]
   11bf8:	and	r0, r0, #61440	; 0xf000
   11bfc:	cmp	r0, #4096	; 0x1000
   11c00:	b	11ad0 <__lxstat64@plt+0xc74>
   11c04:	bl	11350 <__lxstat64@plt+0x4f4>
   11c08:	ldr	r3, [r4, #4]
   11c0c:	mov	r1, sp
   11c10:	sub	r3, r3, #-1073741823	; 0xc0000001
   11c14:	ldr	r0, [r5, r3, lsl #2]
   11c18:	bl	15268 <__lxstat64@plt+0x440c>
   11c1c:	cmp	r0, #0
   11c20:	bne	1199c <__lxstat64@plt+0xb40>
   11c24:	ldr	r0, [sp, #16]
   11c28:	and	r0, r0, #61440	; 0xf000
   11c2c:	cmp	r0, #40960	; 0xa000
   11c30:	b	11ad0 <__lxstat64@plt+0xc74>
   11c34:	bl	11350 <__lxstat64@plt+0x4f4>
   11c38:	ldr	r3, [r4, #4]
   11c3c:	mov	r1, sp
   11c40:	sub	r3, r3, #-1073741823	; 0xc0000001
   11c44:	ldr	r0, [r5, r3, lsl #2]
   11c48:	bl	15258 <__lxstat64@plt+0x43fc>
   11c4c:	cmp	r0, #0
   11c50:	ldreq	r0, [sp, #16]
   11c54:	lsreq	r0, r0, #11
   11c58:	bne	1199c <__lxstat64@plt+0xb40>
   11c5c:	and	r0, r0, #1
   11c60:	b	119f4 <__lxstat64@plt+0xb98>
   11c64:	bl	11350 <__lxstat64@plt+0x4f4>
   11c68:	ldr	r3, [r4, #4]
   11c6c:	mov	r1, sp
   11c70:	sub	r3, r3, #-1073741823	; 0xc0000001
   11c74:	ldr	r0, [r5, r3, lsl #2]
   11c78:	bl	15258 <__lxstat64@plt+0x43fc>
   11c7c:	cmp	r0, #0
   11c80:	ldreq	r0, [sp, #16]
   11c84:	lsreq	r0, r0, #10
   11c88:	beq	11c5c <__lxstat64@plt+0xe00>
   11c8c:	b	1199c <__lxstat64@plt+0xb40>
   11c90:	bl	11350 <__lxstat64@plt+0x4f4>
   11c94:	ldr	r3, [r4, #4]
   11c98:	mov	r1, sp
   11c9c:	sub	r3, r3, #-1073741823	; 0xc0000001
   11ca0:	ldr	r0, [r5, r3, lsl #2]
   11ca4:	bl	15258 <__lxstat64@plt+0x43fc>
   11ca8:	cmp	r0, #0
   11cac:	bne	1199c <__lxstat64@plt+0xb40>
   11cb0:	ldr	r0, [sp, #16]
   11cb4:	lsr	r0, r0, #9
   11cb8:	b	11c5c <__lxstat64@plt+0xe00>
   11cbc:	bl	11350 <__lxstat64@plt+0x4f4>
   11cc0:	ldr	r3, [r4, #4]
   11cc4:	sub	r3, r3, #-1073741823	; 0xc0000001
   11cc8:	ldr	r0, [r5, r3, lsl #2]
   11ccc:	bl	11218 <__lxstat64@plt+0x3bc>
   11cd0:	mov	r5, r0
   11cd4:	bl	10d78 <__errno_location@plt>
   11cd8:	mov	r1, #0
   11cdc:	mov	r2, #10
   11ce0:	mov	r4, r0
   11ce4:	str	r1, [r0]
   11ce8:	mov	r0, r5
   11cec:	bl	10c34 <strtol@plt>
   11cf0:	ldr	r3, [r4]
   11cf4:	subs	r3, r3, #34	; 0x22
   11cf8:	movne	r3, #1
   11cfc:	cmp	r0, #0
   11d00:	movlt	r3, #0
   11d04:	cmp	r3, #0
   11d08:	beq	1199c <__lxstat64@plt+0xb40>
   11d0c:	bl	10e2c <isatty@plt>
   11d10:	adds	r0, r0, #0
   11d14:	movne	r0, #1
   11d18:	b	119f4 <__lxstat64@plt+0xb98>
   11d1c:	bl	11350 <__lxstat64@plt+0x4f4>
   11d20:	ldr	r3, [r4, #4]
   11d24:	sub	r3, r3, #-1073741823	; 0xc0000001
   11d28:	ldr	r3, [r5, r3, lsl #2]
   11d2c:	ldrb	r0, [r3]
   11d30:	b	11d10 <__lxstat64@plt+0xeb4>
   11d34:	bl	11350 <__lxstat64@plt+0x4f4>
   11d38:	ldr	r3, [r4, #4]
   11d3c:	sub	r3, r3, #-1073741823	; 0xc0000001
   11d40:	ldr	r3, [r5, r3, lsl #2]
   11d44:	ldrb	r0, [r3]
   11d48:	b	1192c <__lxstat64@plt+0xad0>
   11d4c:	andeq	r7, r2, ip, lsr r1
   11d50:	andeq	r5, r1, r4, ror r3
   11d54:	ldr	r3, [pc, #100]	; 11dc0 <__lxstat64@plt+0xf64>
   11d58:	push	{r4, lr}
   11d5c:	ldr	r2, [r3, #4]
   11d60:	ldr	r3, [r3]
   11d64:	ldr	r1, [pc, #88]	; 11dc4 <__lxstat64@plt+0xf68>
   11d68:	ldr	r4, [r3, r2, lsl #2]
   11d6c:	mov	r0, r4
   11d70:	bl	10c28 <strcmp@plt>
   11d74:	cmp	r0, #0
   11d78:	beq	11dac <__lxstat64@plt+0xf50>
   11d7c:	ldrb	r3, [r4]
   11d80:	cmp	r3, #45	; 0x2d
   11d84:	bne	11da8 <__lxstat64@plt+0xf4c>
   11d88:	ldrb	r3, [r4, #1]
   11d8c:	cmp	r3, #0
   11d90:	beq	11da8 <__lxstat64@plt+0xf4c>
   11d94:	ldrb	r3, [r4, #2]
   11d98:	cmp	r3, #0
   11d9c:	bne	11da8 <__lxstat64@plt+0xf4c>
   11da0:	pop	{r4, lr}
   11da4:	b	117f4 <__lxstat64@plt+0x998>
   11da8:	bl	112d8 <__lxstat64@plt+0x47c>
   11dac:	bl	1131c <__lxstat64@plt+0x4c0>
   11db0:	bl	11060 <__lxstat64@plt+0x204>
   11db4:	eor	r0, r0, #1
   11db8:	uxtb	r0, r0
   11dbc:	pop	{r4, pc}
   11dc0:	andeq	r7, r2, ip, lsr r1
   11dc4:	muleq	r1, r0, r3
   11dc8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   11dcc:	ldr	r4, [pc, #260]	; 11ed8 <__lxstat64@plt+0x107c>
   11dd0:	ldm	r4, {r5, r8}
   11dd4:	add	r6, r8, #1
   11dd8:	ldr	r7, [r5, r6, lsl #2]
   11ddc:	add	r9, r5, r6, lsl #2
   11de0:	mov	r0, r7
   11de4:	bl	11088 <__lxstat64@plt+0x22c>
   11de8:	cmp	r0, #0
   11dec:	beq	11dfc <__lxstat64@plt+0xfa0>
   11df0:	mov	r0, #0
   11df4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   11df8:	b	11374 <__lxstat64@plt+0x518>
   11dfc:	ldr	sl, [r9, #-4]
   11e00:	ldr	r1, [pc, #212]	; 11edc <__lxstat64@plt+0x1080>
   11e04:	mov	r0, sl
   11e08:	bl	10c28 <strcmp@plt>
   11e0c:	cmp	r0, #0
   11e10:	bne	11e30 <__lxstat64@plt+0xfd4>
   11e14:	mov	r0, #1
   11e18:	bl	1131c <__lxstat64@plt+0x4c0>
   11e1c:	bl	11d54 <__lxstat64@plt+0xef8>
   11e20:	eor	r0, r0, #1
   11e24:	uxtb	r4, r0
   11e28:	mov	r0, r4
   11e2c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11e30:	ldr	r1, [pc, #168]	; 11ee0 <__lxstat64@plt+0x1084>
   11e34:	mov	r0, sl
   11e38:	bl	10c28 <strcmp@plt>
   11e3c:	cmp	r0, #0
   11e40:	bne	11e70 <__lxstat64@plt+0x1014>
   11e44:	ldr	r0, [r9, #4]
   11e48:	ldr	r1, [pc, #148]	; 11ee4 <__lxstat64@plt+0x1088>
   11e4c:	bl	10c28 <strcmp@plt>
   11e50:	subs	r9, r0, #0
   11e54:	bne	11e70 <__lxstat64@plt+0x1014>
   11e58:	bl	1131c <__lxstat64@plt+0x4c0>
   11e5c:	bl	11060 <__lxstat64@plt+0x204>
   11e60:	mov	r4, r0
   11e64:	mov	r0, r9
   11e68:	bl	1131c <__lxstat64@plt+0x4c0>
   11e6c:	b	11e28 <__lxstat64@plt+0xfcc>
   11e70:	ldr	r1, [pc, #112]	; 11ee8 <__lxstat64@plt+0x108c>
   11e74:	mov	r0, r7
   11e78:	bl	10c28 <strcmp@plt>
   11e7c:	cmp	r0, #0
   11e80:	beq	11e98 <__lxstat64@plt+0x103c>
   11e84:	ldr	r1, [pc, #96]	; 11eec <__lxstat64@plt+0x1090>
   11e88:	mov	r0, r7
   11e8c:	bl	10c28 <strcmp@plt>
   11e90:	cmp	r0, #0
   11e94:	bne	11eb0 <__lxstat64@plt+0x1054>
   11e98:	ldr	r3, [r4, #8]
   11e9c:	cmp	r8, r3
   11ea0:	blt	11ea8 <__lxstat64@plt+0x104c>
   11ea4:	bl	112d8 <__lxstat64@plt+0x47c>
   11ea8:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   11eac:	b	11ff0 <__lxstat64@plt+0x1194>
   11eb0:	ldr	r1, [pc, #56]	; 11ef0 <__lxstat64@plt+0x1094>
   11eb4:	mov	r2, #5
   11eb8:	mov	r0, #0
   11ebc:	bl	10c88 <dcgettext@plt>
   11ec0:	mov	r4, r0
   11ec4:	ldr	r0, [r5, r6, lsl #2]
   11ec8:	bl	13ddc <__lxstat64@plt+0x2f80>
   11ecc:	mov	r1, r0
   11ed0:	mov	r0, r4
   11ed4:	bl	111f0 <__lxstat64@plt+0x394>
   11ed8:	andeq	r7, r2, ip, lsr r1
   11edc:	muleq	r1, r0, r3
   11ee0:	muleq	r1, r2, r3
   11ee4:	muleq	r1, r4, r3
   11ee8:	muleq	r1, r6, r3
   11eec:	muleq	r1, r9, r3
   11ef0:	muleq	r1, ip, r3
   11ef4:	sub	r3, r0, #1
   11ef8:	push	{r4, r5, r6, lr}
   11efc:	cmp	r3, #3
   11f00:	ldrls	pc, [pc, r3, lsl #2]
   11f04:	b	11fb8 <__lxstat64@plt+0x115c>
   11f08:	andeq	r1, r1, r8, lsl pc
   11f0c:	andeq	r1, r1, r0, lsr #30
   11f10:	andeq	r1, r1, r8, lsr #30
   11f14:	andeq	r1, r1, r0, lsr pc
   11f18:	pop	{r4, r5, r6, lr}
   11f1c:	b	11060 <__lxstat64@plt+0x204>
   11f20:	pop	{r4, r5, r6, lr}
   11f24:	b	11d54 <__lxstat64@plt+0xef8>
   11f28:	pop	{r4, r5, r6, lr}
   11f2c:	b	11dc8 <__lxstat64@plt+0xf6c>
   11f30:	ldr	r3, [pc, #168]	; 11fe0 <__lxstat64@plt+0x1184>
   11f34:	ldr	r1, [pc, #168]	; 11fe4 <__lxstat64@plt+0x1188>
   11f38:	ldr	r4, [r3]
   11f3c:	ldr	r3, [r3, #4]
   11f40:	ldr	r5, [r4, r3, lsl #2]
   11f44:	lsl	r6, r3, #2
   11f48:	mov	r0, r5
   11f4c:	bl	10c28 <strcmp@plt>
   11f50:	cmp	r0, #0
   11f54:	bne	11f74 <__lxstat64@plt+0x1118>
   11f58:	mov	r0, #1
   11f5c:	bl	1131c <__lxstat64@plt+0x4c0>
   11f60:	bl	11dc8 <__lxstat64@plt+0xf6c>
   11f64:	eor	r0, r0, #1
   11f68:	uxtb	r4, r0
   11f6c:	mov	r0, r4
   11f70:	pop	{r4, r5, r6, pc}
   11f74:	ldr	r1, [pc, #108]	; 11fe8 <__lxstat64@plt+0x118c>
   11f78:	mov	r0, r5
   11f7c:	bl	10c28 <strcmp@plt>
   11f80:	cmp	r0, #0
   11f84:	bne	11fc4 <__lxstat64@plt+0x1168>
   11f88:	add	r4, r4, r6
   11f8c:	ldr	r1, [pc, #88]	; 11fec <__lxstat64@plt+0x1190>
   11f90:	ldr	r0, [r4, #12]
   11f94:	bl	10c28 <strcmp@plt>
   11f98:	subs	r5, r0, #0
   11f9c:	bne	11fc4 <__lxstat64@plt+0x1168>
   11fa0:	bl	1131c <__lxstat64@plt+0x4c0>
   11fa4:	bl	11d54 <__lxstat64@plt+0xef8>
   11fa8:	mov	r4, r0
   11fac:	mov	r0, r5
   11fb0:	bl	1131c <__lxstat64@plt+0x4c0>
   11fb4:	b	11f6c <__lxstat64@plt+0x1110>
   11fb8:	cmp	r0, #0
   11fbc:	bgt	11fc4 <__lxstat64@plt+0x1168>
   11fc0:	bl	10e50 <abort@plt>
   11fc4:	ldr	r3, [pc, #20]	; 11fe0 <__lxstat64@plt+0x1184>
   11fc8:	ldmib	r3, {r2, r3}
   11fcc:	cmp	r2, r3
   11fd0:	blt	11fd8 <__lxstat64@plt+0x117c>
   11fd4:	bl	112d8 <__lxstat64@plt+0x47c>
   11fd8:	pop	{r4, r5, r6, lr}
   11fdc:	b	11ff0 <__lxstat64@plt+0x1194>
   11fe0:	andeq	r7, r2, ip, lsr r1
   11fe4:	muleq	r1, r0, r3
   11fe8:	muleq	r1, r2, r3
   11fec:	muleq	r1, r4, r3
   11ff0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11ff4:	mov	r9, #1
   11ff8:	ldr	r8, [pc, #636]	; 1227c <__lxstat64@plt+0x1420>
   11ffc:	sub	sp, sp, #20
   12000:	mov	r5, r8
   12004:	mov	r3, #0
   12008:	str	r3, [sp, #8]
   1200c:	str	r9, [sp, #4]
   12010:	mov	fp, #0
   12014:	ldr	r6, [r8, #4]
   12018:	ldr	r3, [r8, #8]
   1201c:	cmp	r6, r3
   12020:	bge	121d0 <__lxstat64@plt+0x1374>
   12024:	ldr	r7, [r8]
   12028:	ldr	sl, [r7, r6, lsl #2]
   1202c:	ldrb	r4, [sl]
   12030:	cmp	r4, #33	; 0x21
   12034:	bne	121d4 <__lxstat64@plt+0x1378>
   12038:	ldrb	r1, [sl, #1]
   1203c:	cmp	r1, #0
   12040:	beq	120d8 <__lxstat64@plt+0x127c>
   12044:	sub	r3, r3, r6
   12048:	cmp	r3, #3
   1204c:	ble	12150 <__lxstat64@plt+0x12f4>
   12050:	ldr	r1, [pc, #552]	; 12280 <__lxstat64@plt+0x1424>
   12054:	mov	r0, sl
   12058:	bl	10c28 <strcmp@plt>
   1205c:	cmp	r0, #0
   12060:	bne	1207c <__lxstat64@plt+0x1220>
   12064:	add	r3, r6, #2
   12068:	ldr	r0, [r7, r3, lsl #2]
   1206c:	bl	11088 <__lxstat64@plt+0x22c>
   12070:	cmp	r0, #0
   12074:	movne	r0, r9
   12078:	bne	12094 <__lxstat64@plt+0x1238>
   1207c:	add	r6, r6, #1
   12080:	ldr	r0, [r7, r6, lsl #2]
   12084:	bl	11088 <__lxstat64@plt+0x22c>
   12088:	cmp	r0, #0
   1208c:	beq	12154 <__lxstat64@plt+0x12f8>
   12090:	mov	r0, #0
   12094:	bl	11374 <__lxstat64@plt+0x518>
   12098:	mov	r4, r0
   1209c:	ldr	r3, [sp, #4]
   120a0:	eor	r4, r4, fp
   120a4:	and	r3, r3, r4
   120a8:	ldmib	r5, {r4, r6}
   120ac:	str	r3, [sp, #4]
   120b0:	cmp	r4, r6
   120b4:	blt	12190 <__lxstat64@plt+0x1334>
   120b8:	ldmib	sp, {r2, r3}
   120bc:	cmp	r4, r6
   120c0:	orr	r3, r3, r2
   120c4:	str	r3, [sp, #8]
   120c8:	blt	121b0 <__lxstat64@plt+0x1354>
   120cc:	ldr	r0, [sp, #8]
   120d0:	add	sp, sp, #20
   120d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   120d8:	mov	r0, r9
   120dc:	bl	1131c <__lxstat64@plt+0x4c0>
   120e0:	eor	fp, fp, #1
   120e4:	b	12014 <__lxstat64@plt+0x11b8>
   120e8:	add	r4, r4, #1
   120ec:	b	12204 <__lxstat64@plt+0x13a8>
   120f0:	ldrb	r3, [r0]
   120f4:	cmp	r3, #41	; 0x29
   120f8:	bne	12108 <__lxstat64@plt+0x12ac>
   120fc:	ldrb	r0, [r0, #1]
   12100:	cmp	r0, #0
   12104:	beq	12188 <__lxstat64@plt+0x132c>
   12108:	mov	r2, #5
   1210c:	ldr	r1, [pc, #368]	; 12284 <__lxstat64@plt+0x1428>
   12110:	mov	r0, #0
   12114:	bl	10c88 <dcgettext@plt>
   12118:	ldr	r1, [pc, #360]	; 12288 <__lxstat64@plt+0x142c>
   1211c:	mov	r4, r0
   12120:	mov	r0, #0
   12124:	bl	13dd4 <__lxstat64@plt+0x2f78>
   12128:	ldr	r2, [r5, #4]
   1212c:	ldr	r3, [r5]
   12130:	ldr	r1, [r3, r2, lsl #2]
   12134:	mov	r6, r0
   12138:	mov	r0, #1
   1213c:	bl	13dd4 <__lxstat64@plt+0x2f78>
   12140:	mov	r1, r6
   12144:	mov	r2, r0
   12148:	mov	r0, r4
   1214c:	bl	111f0 <__lxstat64@plt+0x394>
   12150:	beq	1207c <__lxstat64@plt+0x1220>
   12154:	cmp	r4, #45	; 0x2d
   12158:	bne	1217c <__lxstat64@plt+0x1320>
   1215c:	ldrb	r3, [sl, #1]
   12160:	cmp	r3, #0
   12164:	beq	1217c <__lxstat64@plt+0x1320>
   12168:	ldrb	r3, [sl, #2]
   1216c:	cmp	r3, #0
   12170:	bne	1217c <__lxstat64@plt+0x1320>
   12174:	bl	117f4 <__lxstat64@plt+0x998>
   12178:	b	12098 <__lxstat64@plt+0x123c>
   1217c:	adds	r4, r4, #0
   12180:	movne	r4, #1
   12184:	mov	r0, #0
   12188:	bl	1131c <__lxstat64@plt+0x4c0>
   1218c:	b	1209c <__lxstat64@plt+0x1240>
   12190:	ldr	r3, [r5]
   12194:	ldr	r1, [pc, #240]	; 1228c <__lxstat64@plt+0x1430>
   12198:	ldr	r0, [r3, r4, lsl #2]
   1219c:	bl	10c28 <strcmp@plt>
   121a0:	cmp	r0, #0
   121a4:	bne	120b8 <__lxstat64@plt+0x125c>
   121a8:	bl	1131c <__lxstat64@plt+0x4c0>
   121ac:	b	12010 <__lxstat64@plt+0x11b4>
   121b0:	ldr	r3, [r5]
   121b4:	ldr	r1, [pc, #212]	; 12290 <__lxstat64@plt+0x1434>
   121b8:	ldr	r0, [r3, r4, lsl #2]
   121bc:	bl	10c28 <strcmp@plt>
   121c0:	cmp	r0, #0
   121c4:	bne	120cc <__lxstat64@plt+0x1270>
   121c8:	bl	1131c <__lxstat64@plt+0x4c0>
   121cc:	b	1200c <__lxstat64@plt+0x11b0>
   121d0:	bl	112d8 <__lxstat64@plt+0x47c>
   121d4:	cmp	r4, #40	; 0x28
   121d8:	bne	12044 <__lxstat64@plt+0x11e8>
   121dc:	ldrb	r1, [sl, #1]
   121e0:	cmp	r1, #0
   121e4:	bne	12044 <__lxstat64@plt+0x11e8>
   121e8:	mov	r0, r9
   121ec:	str	r3, [sp, #12]
   121f0:	bl	1131c <__lxstat64@plt+0x4c0>
   121f4:	ldr	r6, [r8, #4]
   121f8:	ldr	r3, [sp, #12]
   121fc:	mov	r4, #1
   12200:	add	r7, r7, r6, lsl #2
   12204:	add	r2, r6, r4
   12208:	cmp	r3, r2
   1220c:	str	r3, [sp, #12]
   12210:	ble	12238 <__lxstat64@plt+0x13dc>
   12214:	ldr	r1, [pc, #108]	; 12288 <__lxstat64@plt+0x142c>
   12218:	ldr	r0, [r7, r4, lsl #2]
   1221c:	bl	10c28 <strcmp@plt>
   12220:	ldr	r3, [sp, #12]
   12224:	cmp	r0, #0
   12228:	beq	12238 <__lxstat64@plt+0x13dc>
   1222c:	cmp	r4, #4
   12230:	bne	120e8 <__lxstat64@plt+0x128c>
   12234:	sub	r4, r3, r6
   12238:	mov	r0, r4
   1223c:	bl	11ef4 <__lxstat64@plt+0x1098>
   12240:	ldr	r2, [r5, #4]
   12244:	ldr	r3, [r5]
   12248:	mov	r4, r0
   1224c:	ldr	r0, [r3, r2, lsl #2]
   12250:	cmp	r0, #0
   12254:	bne	120f0 <__lxstat64@plt+0x1294>
   12258:	ldr	r1, [pc, #52]	; 12294 <__lxstat64@plt+0x1438>
   1225c:	mov	r2, #5
   12260:	bl	10c88 <dcgettext@plt>
   12264:	mov	r4, r0
   12268:	ldr	r0, [pc, #24]	; 12288 <__lxstat64@plt+0x142c>
   1226c:	bl	13ddc <__lxstat64@plt+0x2f80>
   12270:	mov	r1, r0
   12274:	mov	r0, r4
   12278:	bl	111f0 <__lxstat64@plt+0x394>
   1227c:	andeq	r7, r2, ip, lsr r1
   12280:	andeq	r5, r1, lr, lsr r3
   12284:	andeq	r5, r1, r5, asr #7
   12288:	muleq	r1, r4, r3
   1228c:	muleq	r1, r6, r3
   12290:	muleq	r1, r9, r3
   12294:			; <UNDEFINED> instruction: 0x000153b9
   12298:	subs	r4, r0, #0
   1229c:	push	{r7, lr}
   122a0:	sub	sp, sp, #56	; 0x38
   122a4:	beq	122e0 <__lxstat64@plt+0x1484>
   122a8:	ldr	r3, [pc, #780]	; 125bc <__lxstat64@plt+0x1760>
   122ac:	mov	r2, #5
   122b0:	ldr	r1, [pc, #776]	; 125c0 <__lxstat64@plt+0x1764>
   122b4:	mov	r0, #0
   122b8:	ldr	r5, [r3]
   122bc:	bl	10c88 <dcgettext@plt>
   122c0:	ldr	r3, [pc, #764]	; 125c4 <__lxstat64@plt+0x1768>
   122c4:	mov	r1, #1
   122c8:	ldr	r3, [r3]
   122cc:	mov	r2, r0
   122d0:	mov	r0, r5
   122d4:	bl	10dc0 <__fprintf_chk@plt>
   122d8:	mov	r0, r4
   122dc:	bl	10d60 <exit@plt>
   122e0:	ldr	r5, [pc, #736]	; 125c8 <__lxstat64@plt+0x176c>
   122e4:	mov	r2, #5
   122e8:	ldr	r1, [pc, #732]	; 125cc <__lxstat64@plt+0x1770>
   122ec:	bl	10c88 <dcgettext@plt>
   122f0:	ldr	r1, [r5]
   122f4:	bl	10c10 <fputs_unlocked@plt>
   122f8:	mov	r2, #5
   122fc:	ldr	r1, [pc, #716]	; 125d0 <__lxstat64@plt+0x1774>
   12300:	mov	r0, r4
   12304:	bl	10c88 <dcgettext@plt>
   12308:	ldr	r1, [r5]
   1230c:	bl	10c10 <fputs_unlocked@plt>
   12310:	mov	r2, #5
   12314:	ldr	r1, [pc, #696]	; 125d4 <__lxstat64@plt+0x1778>
   12318:	mov	r0, r4
   1231c:	bl	10c88 <dcgettext@plt>
   12320:	ldr	r1, [r5]
   12324:	bl	10c10 <fputs_unlocked@plt>
   12328:	mov	r2, #5
   1232c:	ldr	r1, [pc, #676]	; 125d8 <__lxstat64@plt+0x177c>
   12330:	mov	r0, r4
   12334:	bl	10c88 <dcgettext@plt>
   12338:	ldr	r1, [r5]
   1233c:	bl	10c10 <fputs_unlocked@plt>
   12340:	mov	r2, #5
   12344:	ldr	r1, [pc, #656]	; 125dc <__lxstat64@plt+0x1780>
   12348:	mov	r0, r4
   1234c:	bl	10c88 <dcgettext@plt>
   12350:	ldr	r1, [r5]
   12354:	bl	10c10 <fputs_unlocked@plt>
   12358:	mov	r2, #5
   1235c:	ldr	r1, [pc, #636]	; 125e0 <__lxstat64@plt+0x1784>
   12360:	mov	r0, r4
   12364:	bl	10c88 <dcgettext@plt>
   12368:	ldr	r1, [r5]
   1236c:	bl	10c10 <fputs_unlocked@plt>
   12370:	mov	r2, #5
   12374:	ldr	r1, [pc, #616]	; 125e4 <__lxstat64@plt+0x1788>
   12378:	mov	r0, r4
   1237c:	bl	10c88 <dcgettext@plt>
   12380:	ldr	r1, [r5]
   12384:	bl	10c10 <fputs_unlocked@plt>
   12388:	mov	r2, #5
   1238c:	ldr	r1, [pc, #596]	; 125e8 <__lxstat64@plt+0x178c>
   12390:	mov	r0, r4
   12394:	bl	10c88 <dcgettext@plt>
   12398:	ldr	r1, [r5]
   1239c:	bl	10c10 <fputs_unlocked@plt>
   123a0:	mov	r2, #5
   123a4:	ldr	r1, [pc, #576]	; 125ec <__lxstat64@plt+0x1790>
   123a8:	mov	r0, r4
   123ac:	bl	10c88 <dcgettext@plt>
   123b0:	ldr	r1, [r5]
   123b4:	bl	10c10 <fputs_unlocked@plt>
   123b8:	mov	r2, #5
   123bc:	ldr	r1, [pc, #556]	; 125f0 <__lxstat64@plt+0x1794>
   123c0:	mov	r0, r4
   123c4:	bl	10c88 <dcgettext@plt>
   123c8:	ldr	r1, [r5]
   123cc:	bl	10c10 <fputs_unlocked@plt>
   123d0:	mov	r2, #5
   123d4:	ldr	r1, [pc, #536]	; 125f4 <__lxstat64@plt+0x1798>
   123d8:	mov	r0, r4
   123dc:	bl	10c88 <dcgettext@plt>
   123e0:	ldr	r1, [r5]
   123e4:	bl	10c10 <fputs_unlocked@plt>
   123e8:	mov	r2, #5
   123ec:	ldr	r1, [pc, #516]	; 125f8 <__lxstat64@plt+0x179c>
   123f0:	mov	r0, r4
   123f4:	bl	10c88 <dcgettext@plt>
   123f8:	ldr	r1, [r5]
   123fc:	bl	10c10 <fputs_unlocked@plt>
   12400:	mov	r2, #5
   12404:	ldr	r1, [pc, #496]	; 125fc <__lxstat64@plt+0x17a0>
   12408:	mov	r0, r4
   1240c:	bl	10c88 <dcgettext@plt>
   12410:	ldr	r1, [r5]
   12414:	bl	10c10 <fputs_unlocked@plt>
   12418:	mov	r2, #5
   1241c:	ldr	r1, [pc, #476]	; 12600 <__lxstat64@plt+0x17a4>
   12420:	mov	r0, r4
   12424:	bl	10c88 <dcgettext@plt>
   12428:	ldr	r1, [r5]
   1242c:	bl	10c10 <fputs_unlocked@plt>
   12430:	mov	r2, #5
   12434:	ldr	r1, [pc, #456]	; 12604 <__lxstat64@plt+0x17a8>
   12438:	mov	r0, r4
   1243c:	bl	10c88 <dcgettext@plt>
   12440:	ldr	r1, [r5]
   12444:	bl	10c10 <fputs_unlocked@plt>
   12448:	mov	r2, #5
   1244c:	ldr	r1, [pc, #436]	; 12608 <__lxstat64@plt+0x17ac>
   12450:	mov	r0, r4
   12454:	bl	10c88 <dcgettext@plt>
   12458:	ldr	r1, [r5]
   1245c:	bl	10c10 <fputs_unlocked@plt>
   12460:	mov	r2, #5
   12464:	ldr	r1, [pc, #416]	; 1260c <__lxstat64@plt+0x17b0>
   12468:	mov	r0, r4
   1246c:	bl	10c88 <dcgettext@plt>
   12470:	mov	r2, #5
   12474:	ldr	r1, [pc, #404]	; 12610 <__lxstat64@plt+0x17b4>
   12478:	ldr	r8, [pc, #404]	; 12614 <__lxstat64@plt+0x17b8>
   1247c:	mov	r6, r0
   12480:	mov	r0, r4
   12484:	bl	10c88 <dcgettext@plt>
   12488:	mov	r1, r6
   1248c:	mov	r6, r4
   12490:	mov	r2, r0
   12494:	mov	r0, #1
   12498:	bl	10da8 <__printf_chk@plt>
   1249c:	ldr	lr, [pc, #372]	; 12618 <__lxstat64@plt+0x17bc>
   124a0:	mov	ip, sp
   124a4:	ldm	lr!, {r0, r1, r2, r3}
   124a8:	stmia	ip!, {r0, r1, r2, r3}
   124ac:	ldm	lr!, {r0, r1, r2, r3}
   124b0:	stmia	ip!, {r0, r1, r2, r3}
   124b4:	ldm	lr!, {r0, r1, r2, r3}
   124b8:	stmia	ip!, {r0, r1, r2, r3}
   124bc:	ldm	lr, {r0, r1}
   124c0:	stm	ip, {r0, r1}
   124c4:	ldr	r1, [sp, r6]
   124c8:	add	r7, sp, r6
   124cc:	cmp	r1, #0
   124d0:	bne	12574 <__lxstat64@plt+0x1718>
   124d4:	ldr	r6, [r7, #4]
   124d8:	ldr	r7, [pc, #308]	; 12614 <__lxstat64@plt+0x17b8>
   124dc:	cmp	r6, #0
   124e0:	mov	r2, #5
   124e4:	ldr	r1, [pc, #304]	; 1261c <__lxstat64@plt+0x17c0>
   124e8:	mov	r0, #0
   124ec:	moveq	r6, r7
   124f0:	bl	10c88 <dcgettext@plt>
   124f4:	ldr	r3, [pc, #292]	; 12620 <__lxstat64@plt+0x17c4>
   124f8:	ldr	r2, [pc, #292]	; 12624 <__lxstat64@plt+0x17c8>
   124fc:	mov	r1, r0
   12500:	mov	r0, #1
   12504:	bl	10da8 <__printf_chk@plt>
   12508:	mov	r1, #0
   1250c:	mov	r0, #5
   12510:	bl	10de4 <setlocale@plt>
   12514:	cmp	r0, #0
   12518:	bne	1258c <__lxstat64@plt+0x1730>
   1251c:	mov	r2, #5
   12520:	ldr	r1, [pc, #256]	; 12628 <__lxstat64@plt+0x17cc>
   12524:	mov	r0, #0
   12528:	bl	10c88 <dcgettext@plt>
   1252c:	ldr	r3, [pc, #224]	; 12614 <__lxstat64@plt+0x17b8>
   12530:	ldr	r2, [pc, #232]	; 12620 <__lxstat64@plt+0x17c4>
   12534:	mov	r1, r0
   12538:	mov	r0, #1
   1253c:	bl	10da8 <__printf_chk@plt>
   12540:	mov	r2, #5
   12544:	ldr	r1, [pc, #224]	; 1262c <__lxstat64@plt+0x17d0>
   12548:	mov	r0, #0
   1254c:	bl	10c88 <dcgettext@plt>
   12550:	ldr	r2, [pc, #216]	; 12630 <__lxstat64@plt+0x17d4>
   12554:	cmp	r6, r7
   12558:	ldr	r3, [pc, #212]	; 12634 <__lxstat64@plt+0x17d8>
   1255c:	moveq	r3, r2
   12560:	mov	r2, r6
   12564:	mov	r1, r0
   12568:	mov	r0, #1
   1256c:	bl	10da8 <__printf_chk@plt>
   12570:	b	122d8 <__lxstat64@plt+0x147c>
   12574:	mov	r0, r8
   12578:	bl	10c28 <strcmp@plt>
   1257c:	add	r6, r6, #8
   12580:	cmp	r0, #0
   12584:	bne	124c4 <__lxstat64@plt+0x1668>
   12588:	b	124d4 <__lxstat64@plt+0x1678>
   1258c:	mov	r2, #3
   12590:	ldr	r1, [pc, #160]	; 12638 <__lxstat64@plt+0x17dc>
   12594:	bl	10e44 <strncmp@plt>
   12598:	cmp	r0, #0
   1259c:	beq	1251c <__lxstat64@plt+0x16c0>
   125a0:	mov	r2, #5
   125a4:	ldr	r1, [pc, #144]	; 1263c <__lxstat64@plt+0x17e0>
   125a8:	mov	r0, #0
   125ac:	bl	10c88 <dcgettext@plt>
   125b0:	ldr	r1, [r5]
   125b4:	bl	10c10 <fputs_unlocked@plt>
   125b8:	b	1251c <__lxstat64@plt+0x16c0>
   125bc:	andeq	r7, r2, r0, lsr r1
   125c0:	andeq	r5, r1, r0, ror #7
   125c4:	andeq	r7, r2, r0, asr r1
   125c8:	andeq	r7, r2, r4, lsr r1
   125cc:	andeq	r5, r1, r7, lsl #8
   125d0:	andeq	r5, r1, ip, asr r4
   125d4:	andeq	r5, r1, sp, lsl #9
   125d8:			; <UNDEFINED> instruction: 0x000154ba
   125dc:	strdeq	r5, [r1], -r0
   125e0:	andeq	r5, r1, r8, ror #10
   125e4:	andeq	r5, r1, r1, ror #12
   125e8:	andeq	r5, r1, fp, asr r7
   125ec:	ldrdeq	r5, [r1], -r3
   125f0:	muleq	r1, r0, r9
   125f4:	andeq	r5, r1, fp, lsr sl
   125f8:	andeq	r5, r1, lr, asr #22
   125fc:			; <UNDEFINED> instruction: 0x00015cb6
   12600:	ldrdeq	r5, [r1], -r5	; <UNPREDICTABLE>
   12604:			; <UNDEFINED> instruction: 0x00015eb6
   12608:	andeq	r5, r1, r0, lsr pc
   1260c:			; <UNDEFINED> instruction: 0x00015fb8
   12610:	andeq	r6, r1, r7, ror r0
   12614:	ldrdeq	r5, [r1], -fp
   12618:	andeq	r5, r1, r4, lsl #5
   1261c:	andeq	r6, r1, r5, lsl #1
   12620:	muleq	r1, ip, r0
   12624:	andeq	r6, r1, r4, asr #1
   12628:	andeq	r6, r1, sp, lsl r1
   1262c:	andeq	r6, r1, r8, lsr r1
   12630:	andeq	r6, r1, pc, lsr #3
   12634:	andeq	r5, r1, ip, lsl #9
   12638:	ldrdeq	r6, [r1], -r2
   1263c:	ldrdeq	r6, [r1], -r6	; <UNPREDICTABLE>
   12640:	ldr	r3, [pc, #4]	; 1264c <__lxstat64@plt+0x17f0>
   12644:	str	r0, [r3]
   12648:	bx	lr
   1264c:	andeq	r7, r2, r8, asr #2
   12650:	ldr	r3, [pc, #4]	; 1265c <__lxstat64@plt+0x1800>
   12654:	strb	r0, [r3, #4]
   12658:	bx	lr
   1265c:	andeq	r7, r2, r8, asr #2
   12660:	ldr	r3, [pc, #192]	; 12728 <__lxstat64@plt+0x18cc>
   12664:	push	{r0, r1, r4, r5, r6, lr}
   12668:	ldr	r0, [r3]
   1266c:	bl	1481c <__lxstat64@plt+0x39c0>
   12670:	cmp	r0, #0
   12674:	beq	1270c <__lxstat64@plt+0x18b0>
   12678:	ldr	r3, [pc, #172]	; 1272c <__lxstat64@plt+0x18d0>
   1267c:	mov	r4, r3
   12680:	ldrb	r2, [r3, #4]
   12684:	cmp	r2, #0
   12688:	beq	1269c <__lxstat64@plt+0x1840>
   1268c:	bl	10d78 <__errno_location@plt>
   12690:	ldr	r3, [r0]
   12694:	cmp	r3, #32
   12698:	beq	1270c <__lxstat64@plt+0x18b0>
   1269c:	mov	r2, #5
   126a0:	ldr	r1, [pc, #136]	; 12730 <__lxstat64@plt+0x18d4>
   126a4:	mov	r0, #0
   126a8:	bl	10c88 <dcgettext@plt>
   126ac:	ldr	r4, [r4]
   126b0:	cmp	r4, #0
   126b4:	mov	r5, r0
   126b8:	beq	126f0 <__lxstat64@plt+0x1894>
   126bc:	bl	10d78 <__errno_location@plt>
   126c0:	ldr	r6, [r0]
   126c4:	mov	r0, r4
   126c8:	bl	13c8c <__lxstat64@plt+0x2e30>
   126cc:	str	r5, [sp]
   126d0:	ldr	r2, [pc, #92]	; 12734 <__lxstat64@plt+0x18d8>
   126d4:	mov	r1, r6
   126d8:	mov	r3, r0
   126dc:	mov	r0, #0
   126e0:	bl	10d0c <error@plt>
   126e4:	ldr	r3, [pc, #76]	; 12738 <__lxstat64@plt+0x18dc>
   126e8:	ldr	r0, [r3]
   126ec:	bl	10c58 <_exit@plt>
   126f0:	bl	10d78 <__errno_location@plt>
   126f4:	mov	r3, r5
   126f8:	ldr	r2, [pc, #60]	; 1273c <__lxstat64@plt+0x18e0>
   126fc:	ldr	r1, [r0]
   12700:	mov	r0, r4
   12704:	bl	10d0c <error@plt>
   12708:	b	126e4 <__lxstat64@plt+0x1888>
   1270c:	ldr	r3, [pc, #44]	; 12740 <__lxstat64@plt+0x18e4>
   12710:	ldr	r0, [r3]
   12714:	bl	1481c <__lxstat64@plt+0x39c0>
   12718:	cmp	r0, #0
   1271c:	bne	126e4 <__lxstat64@plt+0x1888>
   12720:	add	sp, sp, #8
   12724:	pop	{r4, r5, r6, pc}
   12728:	andeq	r7, r2, r4, lsr r1
   1272c:	andeq	r7, r2, r8, asr #2
   12730:	strdeq	r6, [r1], -r2
   12734:	strdeq	r6, [r1], -lr
   12738:	andeq	r7, r2, r4, ror #1
   1273c:	andeq	r6, r1, r2, lsl #4
   12740:	andeq	r7, r2, r0, lsr r1
   12744:	push	{r4, r5, r6, r8, r9, lr}
   12748:	mov	r4, r0
   1274c:	mov	r5, r1
   12750:	add	r6, r2, #20
   12754:	mov	r8, #10
   12758:	mov	r9, #0
   1275c:	mov	r3, #0
   12760:	strb	r3, [r2, #20]
   12764:	mov	r0, r4
   12768:	mov	r1, r5
   1276c:	mov	r2, r8
   12770:	mov	r3, r9
   12774:	bl	15068 <__lxstat64@plt+0x420c>
   12778:	mov	r3, r9
   1277c:	mov	r0, r4
   12780:	mov	r1, r5
   12784:	add	r2, r2, #48	; 0x30
   12788:	strb	r2, [r6, #-1]!
   1278c:	mov	r2, r8
   12790:	bl	15068 <__lxstat64@plt+0x420c>
   12794:	mov	r4, r0
   12798:	mov	r5, r1
   1279c:	orrs	r3, r4, r5
   127a0:	bne	12764 <__lxstat64@plt+0x1908>
   127a4:	mov	r0, r6
   127a8:	pop	{r4, r5, r6, r8, r9, pc}
   127ac:	push	{r4, r5, r6, lr}
   127b0:	subs	r5, r0, #0
   127b4:	bne	127cc <__lxstat64@plt+0x1970>
   127b8:	ldr	r3, [pc, #124]	; 1283c <__lxstat64@plt+0x19e0>
   127bc:	ldr	r0, [pc, #124]	; 12840 <__lxstat64@plt+0x19e4>
   127c0:	ldr	r1, [r3]
   127c4:	bl	10e38 <fputs@plt>
   127c8:	bl	10e50 <abort@plt>
   127cc:	mov	r1, #47	; 0x2f
   127d0:	bl	10df0 <strrchr@plt>
   127d4:	cmp	r0, #0
   127d8:	addne	r4, r0, #1
   127dc:	moveq	r4, r5
   127e0:	sub	r3, r4, r5
   127e4:	cmp	r3, #6
   127e8:	ble	12828 <__lxstat64@plt+0x19cc>
   127ec:	mov	r2, #7
   127f0:	ldr	r1, [pc, #76]	; 12844 <__lxstat64@plt+0x19e8>
   127f4:	sub	r0, r4, #7
   127f8:	bl	10e44 <strncmp@plt>
   127fc:	cmp	r0, #0
   12800:	bne	12828 <__lxstat64@plt+0x19cc>
   12804:	mov	r2, #3
   12808:	ldr	r1, [pc, #56]	; 12848 <__lxstat64@plt+0x19ec>
   1280c:	mov	r0, r4
   12810:	bl	10e44 <strncmp@plt>
   12814:	cmp	r0, #0
   12818:	movne	r5, r4
   1281c:	ldreq	r3, [pc, #40]	; 1284c <__lxstat64@plt+0x19f0>
   12820:	addeq	r5, r4, #3
   12824:	streq	r5, [r3]
   12828:	ldr	r3, [pc, #32]	; 12850 <__lxstat64@plt+0x19f4>
   1282c:	str	r5, [r3]
   12830:	ldr	r3, [pc, #28]	; 12854 <__lxstat64@plt+0x19f8>
   12834:	str	r5, [r3]
   12838:	pop	{r4, r5, r6, pc}
   1283c:	andeq	r7, r2, r0, lsr r1
   12840:	andeq	r6, r1, r5, lsl #4
   12844:	andeq	r6, r1, sp, lsr r2
   12848:	andeq	r6, r1, r5, asr #4
   1284c:	andeq	r7, r2, r8, lsr #2
   12850:	andeq	r7, r2, r0, asr r1
   12854:	andeq	r7, r2, ip, lsr #2
   12858:	push	{r4, r5, r6, lr}
   1285c:	mov	r2, #48	; 0x30
   12860:	mov	r5, r1
   12864:	mov	r1, #0
   12868:	mov	r4, r0
   1286c:	bl	10d9c <memset@plt>
   12870:	cmp	r5, #10
   12874:	bne	1287c <__lxstat64@plt+0x1a20>
   12878:	bl	10e50 <abort@plt>
   1287c:	str	r5, [r4]
   12880:	mov	r0, r4
   12884:	pop	{r4, r5, r6, pc}
   12888:	push	{r4, r5, r6, lr}
   1288c:	mov	r4, r0
   12890:	mov	r5, r1
   12894:	bl	14a6c <__lxstat64@plt+0x3c10>
   12898:	ldrb	r3, [r0]
   1289c:	bic	r3, r3, #32
   128a0:	cmp	r3, #85	; 0x55
   128a4:	bne	12914 <__lxstat64@plt+0x1ab8>
   128a8:	ldrb	r3, [r0, #1]
   128ac:	bic	r3, r3, #32
   128b0:	cmp	r3, #84	; 0x54
   128b4:	bne	128ec <__lxstat64@plt+0x1a90>
   128b8:	ldrb	r3, [r0, #2]
   128bc:	bic	r3, r3, #32
   128c0:	cmp	r3, #70	; 0x46
   128c4:	bne	128ec <__lxstat64@plt+0x1a90>
   128c8:	ldrb	r3, [r0, #3]
   128cc:	cmp	r3, #45	; 0x2d
   128d0:	bne	128ec <__lxstat64@plt+0x1a90>
   128d4:	ldrb	r3, [r0, #4]
   128d8:	cmp	r3, #56	; 0x38
   128dc:	bne	128ec <__lxstat64@plt+0x1a90>
   128e0:	ldrb	r3, [r0, #5]
   128e4:	cmp	r3, #0
   128e8:	beq	12900 <__lxstat64@plt+0x1aa4>
   128ec:	ldr	r1, [pc, #144]	; 12984 <__lxstat64@plt+0x1b28>
   128f0:	ldr	r0, [pc, #144]	; 12988 <__lxstat64@plt+0x1b2c>
   128f4:	cmp	r5, #9
   128f8:	movne	r0, r1
   128fc:	pop	{r4, r5, r6, pc}
   12900:	ldrb	r3, [r4]
   12904:	ldr	r1, [pc, #128]	; 1298c <__lxstat64@plt+0x1b30>
   12908:	ldr	r0, [pc, #128]	; 12990 <__lxstat64@plt+0x1b34>
   1290c:	cmp	r3, #96	; 0x60
   12910:	b	128f8 <__lxstat64@plt+0x1a9c>
   12914:	cmp	r3, #71	; 0x47
   12918:	bne	128ec <__lxstat64@plt+0x1a90>
   1291c:	ldrb	r3, [r0, #1]
   12920:	bic	r3, r3, #32
   12924:	cmp	r3, #66	; 0x42
   12928:	bne	128ec <__lxstat64@plt+0x1a90>
   1292c:	ldrb	r3, [r0, #2]
   12930:	cmp	r3, #49	; 0x31
   12934:	bne	128ec <__lxstat64@plt+0x1a90>
   12938:	ldrb	r3, [r0, #3]
   1293c:	cmp	r3, #56	; 0x38
   12940:	bne	128ec <__lxstat64@plt+0x1a90>
   12944:	ldrb	r3, [r0, #4]
   12948:	cmp	r3, #48	; 0x30
   1294c:	bne	128ec <__lxstat64@plt+0x1a90>
   12950:	ldrb	r3, [r0, #5]
   12954:	cmp	r3, #51	; 0x33
   12958:	bne	128ec <__lxstat64@plt+0x1a90>
   1295c:	ldrb	r3, [r0, #6]
   12960:	cmp	r3, #48	; 0x30
   12964:	bne	128ec <__lxstat64@plt+0x1a90>
   12968:	ldrb	r3, [r0, #7]
   1296c:	cmp	r3, #0
   12970:	bne	128ec <__lxstat64@plt+0x1a90>
   12974:	ldrb	r3, [r4]
   12978:	ldr	r1, [pc, #20]	; 12994 <__lxstat64@plt+0x1b38>
   1297c:	ldr	r0, [pc, #20]	; 12998 <__lxstat64@plt+0x1b3c>
   12980:	b	1290c <__lxstat64@plt+0x1ab0>
   12984:			; <UNDEFINED> instruction: 0x000162b1
   12988:	andeq	r6, r1, pc, lsr #5
   1298c:	andeq	r6, r1, r4, lsr #5
   12990:	andeq	r6, r1, r0, lsr #5
   12994:	andeq	r6, r1, ip, lsr #5
   12998:	andeq	r6, r1, r8, lsr #5
   1299c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   129a0:	sub	sp, sp, #108	; 0x6c
   129a4:	mov	r8, r0
   129a8:	str	r3, [sp, #36]	; 0x24
   129ac:	mov	r5, r1
   129b0:	str	r2, [sp, #44]	; 0x2c
   129b4:	ldr	sl, [sp, #144]	; 0x90
   129b8:	bl	10cdc <__ctype_get_mb_cur_max@plt>
   129bc:	ldr	r3, [sp, #148]	; 0x94
   129c0:	mov	r7, #0
   129c4:	str	r7, [sp, #48]	; 0x30
   129c8:	lsr	r6, r3, #1
   129cc:	and	r6, r6, #1
   129d0:	mov	r3, #1
   129d4:	str	r3, [sp, #72]	; 0x48
   129d8:	str	r7, [sp, #24]
   129dc:	str	r7, [sp, #32]
   129e0:	str	r7, [sp, #40]	; 0x28
   129e4:	str	r7, [sp, #60]	; 0x3c
   129e8:	str	r0, [sp, #76]	; 0x4c
   129ec:	cmp	sl, #10
   129f0:	ldrls	pc, [pc, sl, lsl #2]
   129f4:	b	12c30 <__lxstat64@plt+0x1dd4>
   129f8:	andeq	r2, r1, r4, lsr #20
   129fc:			; <UNDEFINED> instruction: 0x000136b8
   12a00:	strdeq	r2, [r1], -ip
   12a04:	andeq	r2, r1, r8, asr #24
   12a08:	ldrdeq	r2, [r1], -r8
   12a0c:	andeq	r2, r1, r0, lsr sl
   12a10:	muleq	r1, r8, r6
   12a14:	andeq	r2, r1, r4, lsr ip
   12a18:	andeq	r2, r1, r8, lsr #22
   12a1c:	andeq	r2, r1, r8, lsr #22
   12a20:	andeq	r2, r1, r8, lsr #22
   12a24:	mov	r6, #0
   12a28:	mov	r4, #0
   12a2c:	b	12a5c <__lxstat64@plt+0x1c00>
   12a30:	cmp	r6, #0
   12a34:	bne	12c58 <__lxstat64@plt+0x1dfc>
   12a38:	cmp	r5, #0
   12a3c:	movne	r3, #34	; 0x22
   12a40:	strbne	r3, [r8]
   12a44:	mov	r3, #1
   12a48:	str	r3, [sp, #24]
   12a4c:	str	r3, [sp, #32]
   12a50:	mov	r4, #1
   12a54:	ldr	r3, [pc, #3172]	; 136c0 <__lxstat64@plt+0x2864>
   12a58:	str	r3, [sp, #40]	; 0x28
   12a5c:	mov	r9, r5
   12a60:	mov	r3, #0
   12a64:	str	r7, [sp, #68]	; 0x44
   12a68:	str	r3, [sp, #28]
   12a6c:	ldr	r3, [sp, #36]	; 0x24
   12a70:	cmn	r3, #1
   12a74:	bne	13604 <__lxstat64@plt+0x27a8>
   12a78:	ldr	r3, [sp, #44]	; 0x2c
   12a7c:	ldr	r2, [sp, #28]
   12a80:	ldrb	r3, [r3, r2]
   12a84:	adds	r3, r3, #0
   12a88:	movne	r3, #1
   12a8c:	str	r3, [sp, #52]	; 0x34
   12a90:	ldr	r3, [sp, #52]	; 0x34
   12a94:	cmp	r3, #0
   12a98:	bne	12c80 <__lxstat64@plt+0x1e24>
   12a9c:	sub	r2, sl, #2
   12aa0:	clz	r2, r2
   12aa4:	lsr	r2, r2, #5
   12aa8:	and	r3, r6, r2
   12aac:	cmp	r4, #0
   12ab0:	movne	r3, #0
   12ab4:	andeq	r3, r3, #1
   12ab8:	cmp	r3, #0
   12abc:	bne	12e48 <__lxstat64@plt+0x1fec>
   12ac0:	eor	r3, r6, #1
   12ac4:	ands	r2, r2, r3
   12ac8:	beq	1363c <__lxstat64@plt+0x27e0>
   12acc:	ldr	r3, [sp, #68]	; 0x44
   12ad0:	cmp	r3, #0
   12ad4:	beq	13674 <__lxstat64@plt+0x2818>
   12ad8:	ldr	r3, [sp, #72]	; 0x48
   12adc:	cmp	r3, #0
   12ae0:	beq	13618 <__lxstat64@plt+0x27bc>
   12ae4:	ldr	r3, [sp, #160]	; 0xa0
   12ae8:	ldr	r2, [sp, #44]	; 0x2c
   12aec:	str	r3, [sp, #16]
   12af0:	ldr	r3, [sp, #156]	; 0x9c
   12af4:	ldr	r1, [sp, #60]	; 0x3c
   12af8:	str	r3, [sp, #12]
   12afc:	ldr	r3, [sp, #152]	; 0x98
   12b00:	str	r3, [sp, #8]
   12b04:	ldr	r3, [sp, #148]	; 0x94
   12b08:	str	r3, [sp, #4]
   12b0c:	mov	r3, #5
   12b10:	str	r3, [sp]
   12b14:	ldr	r3, [sp, #36]	; 0x24
   12b18:	mov	r0, r8
   12b1c:	bl	1299c <__lxstat64@plt+0x1b40>
   12b20:	mov	r4, r0
   12b24:	b	13668 <__lxstat64@plt+0x280c>
   12b28:	cmp	sl, #10
   12b2c:	beq	12b88 <__lxstat64@plt+0x1d2c>
   12b30:	ldr	r4, [pc, #2956]	; 136c4 <__lxstat64@plt+0x2868>
   12b34:	mov	r2, #5
   12b38:	mov	r1, r4
   12b3c:	mov	r0, #0
   12b40:	bl	10c88 <dcgettext@plt>
   12b44:	cmp	r0, r4
   12b48:	str	r0, [sp, #156]	; 0x9c
   12b4c:	bne	12b5c <__lxstat64@plt+0x1d00>
   12b50:	mov	r1, sl
   12b54:	bl	12888 <__lxstat64@plt+0x1a2c>
   12b58:	str	r0, [sp, #156]	; 0x9c
   12b5c:	ldr	r4, [pc, #2916]	; 136c8 <__lxstat64@plt+0x286c>
   12b60:	mov	r2, #5
   12b64:	mov	r1, r4
   12b68:	mov	r0, #0
   12b6c:	bl	10c88 <dcgettext@plt>
   12b70:	cmp	r0, r4
   12b74:	str	r0, [sp, #160]	; 0xa0
   12b78:	bne	12b88 <__lxstat64@plt+0x1d2c>
   12b7c:	mov	r1, sl
   12b80:	bl	12888 <__lxstat64@plt+0x1a2c>
   12b84:	str	r0, [sp, #160]	; 0xa0
   12b88:	cmp	r6, #0
   12b8c:	moveq	r4, r6
   12b90:	beq	12ba8 <__lxstat64@plt+0x1d4c>
   12b94:	mov	r4, #0
   12b98:	b	12bb8 <__lxstat64@plt+0x1d5c>
   12b9c:	cmp	r5, r4
   12ba0:	strbhi	r3, [r8, r4]
   12ba4:	add	r4, r4, #1
   12ba8:	ldr	r3, [sp, #156]	; 0x9c
   12bac:	ldrb	r3, [r3, r4]
   12bb0:	cmp	r3, #0
   12bb4:	bne	12b9c <__lxstat64@plt+0x1d40>
   12bb8:	ldr	r0, [sp, #160]	; 0xa0
   12bbc:	bl	10d6c <strlen@plt>
   12bc0:	ldr	r3, [sp, #160]	; 0xa0
   12bc4:	str	r3, [sp, #40]	; 0x28
   12bc8:	mov	r3, #1
   12bcc:	str	r3, [sp, #24]
   12bd0:	str	r0, [sp, #32]
   12bd4:	b	12a5c <__lxstat64@plt+0x1c00>
   12bd8:	mov	r3, #1
   12bdc:	cmp	r6, #0
   12be0:	streq	r3, [sp, #24]
   12be4:	beq	12c04 <__lxstat64@plt+0x1da8>
   12be8:	str	r3, [sp, #32]
   12bec:	ldr	r3, [pc, #2772]	; 136c8 <__lxstat64@plt+0x286c>
   12bf0:	mov	r4, #0
   12bf4:	str	r3, [sp, #40]	; 0x28
   12bf8:	b	12c28 <__lxstat64@plt+0x1dcc>
   12bfc:	cmp	r6, #0
   12c00:	bne	12c70 <__lxstat64@plt+0x1e14>
   12c04:	cmp	r5, #0
   12c08:	movne	r3, #39	; 0x27
   12c0c:	strbne	r3, [r8]
   12c10:	mov	r3, #1
   12c14:	str	r3, [sp, #32]
   12c18:	mov	r6, #0
   12c1c:	ldr	r3, [pc, #2724]	; 136c8 <__lxstat64@plt+0x286c>
   12c20:	mov	r4, #1
   12c24:	str	r3, [sp, #40]	; 0x28
   12c28:	mov	sl, #2
   12c2c:	b	12a5c <__lxstat64@plt+0x1c00>
   12c30:	bl	10e50 <abort@plt>
   12c34:	mov	r6, #0
   12c38:	mov	r3, #1
   12c3c:	str	r3, [sp, #24]
   12c40:	mov	r4, r6
   12c44:	b	12a5c <__lxstat64@plt+0x1c00>
   12c48:	mov	r6, #1
   12c4c:	str	r6, [sp, #24]
   12c50:	str	r6, [sp, #32]
   12c54:	b	12bec <__lxstat64@plt+0x1d90>
   12c58:	mov	r3, #1
   12c5c:	str	r3, [sp, #32]
   12c60:	ldr	r3, [pc, #2648]	; 136c0 <__lxstat64@plt+0x2864>
   12c64:	str	r6, [sp, #24]
   12c68:	str	r3, [sp, #40]	; 0x28
   12c6c:	b	12a28 <__lxstat64@plt+0x1bcc>
   12c70:	mov	r3, #1
   12c74:	str	r3, [sp, #32]
   12c78:	ldr	r3, [pc, #2632]	; 136c8 <__lxstat64@plt+0x286c>
   12c7c:	b	12c68 <__lxstat64@plt+0x1e0c>
   12c80:	ldr	r3, [sp, #32]
   12c84:	ldr	fp, [sp, #24]
   12c88:	cmp	sl, #2
   12c8c:	moveq	fp, #0
   12c90:	andne	fp, fp, #1
   12c94:	adds	r5, r3, #0
   12c98:	movne	r5, #1
   12c9c:	ands	r3, r5, fp
   12ca0:	str	r3, [sp, #64]	; 0x40
   12ca4:	beq	12d74 <__lxstat64@plt+0x1f18>
   12ca8:	ldr	r2, [sp, #32]
   12cac:	ldr	r3, [sp, #28]
   12cb0:	add	r7, r3, r2
   12cb4:	mov	r3, r2
   12cb8:	ldr	r2, [sp, #36]	; 0x24
   12cbc:	cmp	r3, #1
   12cc0:	movls	r3, #0
   12cc4:	movhi	r3, #1
   12cc8:	cmn	r2, #1
   12ccc:	movne	r3, #0
   12cd0:	cmp	r3, #0
   12cd4:	beq	12ce4 <__lxstat64@plt+0x1e88>
   12cd8:	ldr	r0, [sp, #44]	; 0x2c
   12cdc:	bl	10d6c <strlen@plt>
   12ce0:	str	r0, [sp, #36]	; 0x24
   12ce4:	ldr	r3, [sp, #36]	; 0x24
   12ce8:	cmp	r3, r7
   12cec:	bcc	12d6c <__lxstat64@plt+0x1f10>
   12cf0:	ldr	r3, [sp, #44]	; 0x2c
   12cf4:	ldr	r0, [sp, #28]
   12cf8:	ldr	r2, [sp, #32]
   12cfc:	ldr	r1, [sp, #40]	; 0x28
   12d00:	add	r0, r3, r0
   12d04:	bl	10c7c <memcmp@plt>
   12d08:	cmp	r0, #0
   12d0c:	bne	12d6c <__lxstat64@plt+0x1f10>
   12d10:	cmp	r6, #0
   12d14:	beq	12d74 <__lxstat64@plt+0x1f18>
   12d18:	str	r6, [sp, #24]
   12d1c:	ldr	r3, [sp, #24]
   12d20:	ldr	r2, [sp, #44]	; 0x2c
   12d24:	cmp	sl, #2
   12d28:	movne	r3, #0
   12d2c:	andeq	r3, r3, #1
   12d30:	cmp	r3, #0
   12d34:	ldr	r3, [sp, #160]	; 0xa0
   12d38:	movne	sl, #4
   12d3c:	str	r3, [sp, #16]
   12d40:	ldr	r3, [sp, #156]	; 0x9c
   12d44:	str	sl, [sp]
   12d48:	str	r3, [sp, #12]
   12d4c:	mov	r3, #0
   12d50:	str	r3, [sp, #8]
   12d54:	ldr	r3, [sp, #148]	; 0x94
   12d58:	mov	r1, r9
   12d5c:	bic	r3, r3, #2
   12d60:	str	r3, [sp, #4]
   12d64:	ldr	r3, [sp, #36]	; 0x24
   12d68:	b	12b18 <__lxstat64@plt+0x1cbc>
   12d6c:	mov	r3, #0
   12d70:	str	r3, [sp, #64]	; 0x40
   12d74:	ldr	r2, [sp, #28]
   12d78:	ldr	r3, [sp, #44]	; 0x2c
   12d7c:	add	r3, r3, r2
   12d80:	str	r3, [sp, #80]	; 0x50
   12d84:	ldr	r3, [sp, #44]	; 0x2c
   12d88:	ldrb	r7, [r3, r2]
   12d8c:	cmp	r7, #58	; 0x3a
   12d90:	bhi	12ef8 <__lxstat64@plt+0x209c>
   12d94:	cmp	r7, #43	; 0x2b
   12d98:	bcs	12f4c <__lxstat64@plt+0x20f0>
   12d9c:	cmp	r7, #32
   12da0:	beq	12fa4 <__lxstat64@plt+0x2148>
   12da4:	bhi	12e50 <__lxstat64@plt+0x1ff4>
   12da8:	cmp	r7, #9
   12dac:	beq	13258 <__lxstat64@plt+0x23fc>
   12db0:	bhi	12e14 <__lxstat64@plt+0x1fb8>
   12db4:	cmp	r7, #7
   12db8:	beq	13304 <__lxstat64@plt+0x24a8>
   12dbc:	bhi	12fc0 <__lxstat64@plt+0x2164>
   12dc0:	cmp	r7, #0
   12dc4:	beq	12fdc <__lxstat64@plt+0x2180>
   12dc8:	ldr	r3, [sp, #76]	; 0x4c
   12dcc:	cmp	r3, #1
   12dd0:	bne	13348 <__lxstat64@plt+0x24ec>
   12dd4:	bl	10d54 <__ctype_b_loc@plt>
   12dd8:	sxth	r3, r7
   12ddc:	lsl	r3, r3, #1
   12de0:	ldr	r2, [r0]
   12de4:	ldrh	r5, [r2, r3]
   12de8:	ldr	r3, [sp, #76]	; 0x4c
   12dec:	str	r3, [sp, #56]	; 0x38
   12df0:	lsr	r5, r5, #14
   12df4:	and	r5, r5, #1
   12df8:	ldr	r3, [sp, #24]
   12dfc:	eor	fp, r5, #1
   12e00:	and	fp, fp, r3
   12e04:	ands	fp, fp, #255	; 0xff
   12e08:	beq	13190 <__lxstat64@plt+0x2334>
   12e0c:	mov	r5, #0
   12e10:	b	133f4 <__lxstat64@plt+0x2598>
   12e14:	cmp	r7, #11
   12e18:	beq	13260 <__lxstat64@plt+0x2404>
   12e1c:	bcc	132fc <__lxstat64@plt+0x24a0>
   12e20:	cmp	r7, #12
   12e24:	beq	1330c <__lxstat64@plt+0x24b0>
   12e28:	cmp	r7, #13
   12e2c:	moveq	r3, #114	; 0x72
   12e30:	bne	12dc8 <__lxstat64@plt+0x1f6c>
   12e34:	cmp	sl, #2
   12e38:	movne	r2, #0
   12e3c:	andeq	r2, r6, #1
   12e40:	cmp	r2, #0
   12e44:	beq	12fc4 <__lxstat64@plt+0x2168>
   12e48:	mov	sl, #2
   12e4c:	b	12d1c <__lxstat64@plt+0x1ec0>
   12e50:	cmp	r7, #37	; 0x25
   12e54:	beq	12f4c <__lxstat64@plt+0x20f0>
   12e58:	bhi	12e6c <__lxstat64@plt+0x2010>
   12e5c:	cmp	r7, #35	; 0x23
   12e60:	beq	12f98 <__lxstat64@plt+0x213c>
   12e64:	mov	r5, #0
   12e68:	b	12fa8 <__lxstat64@plt+0x214c>
   12e6c:	cmp	r7, #39	; 0x27
   12e70:	bne	12e64 <__lxstat64@plt+0x2008>
   12e74:	cmp	sl, #2
   12e78:	ldrne	r5, [sp, #52]	; 0x34
   12e7c:	movne	r3, r5
   12e80:	strne	r3, [sp, #68]	; 0x44
   12e84:	bne	12f50 <__lxstat64@plt+0x20f4>
   12e88:	cmp	r6, #0
   12e8c:	bne	12d1c <__lxstat64@plt+0x1ec0>
   12e90:	ldr	r2, [sp, #60]	; 0x3c
   12e94:	adds	r3, r9, #0
   12e98:	movne	r3, #1
   12e9c:	cmp	r2, #0
   12ea0:	movne	r3, #0
   12ea4:	cmp	r3, #0
   12ea8:	strne	r9, [sp, #60]	; 0x3c
   12eac:	movne	r9, #0
   12eb0:	bne	12ec0 <__lxstat64@plt+0x2064>
   12eb4:	cmp	r9, r4
   12eb8:	movhi	r3, #39	; 0x27
   12ebc:	strbhi	r3, [r8, r4]
   12ec0:	add	r3, r4, #1
   12ec4:	cmp	r3, r9
   12ec8:	movcc	r2, #92	; 0x5c
   12ecc:	strbcc	r2, [r8, r3]
   12ed0:	add	r3, r4, #2
   12ed4:	cmp	r3, r9
   12ed8:	ldr	r5, [sp, #52]	; 0x34
   12edc:	movcc	r2, #39	; 0x27
   12ee0:	strbcc	r2, [r8, r3]
   12ee4:	add	r4, r4, #3
   12ee8:	mov	fp, r6
   12eec:	str	r5, [sp, #68]	; 0x44
   12ef0:	str	r6, [sp, #48]	; 0x30
   12ef4:	b	13190 <__lxstat64@plt+0x2334>
   12ef8:	cmp	r7, #94	; 0x5e
   12efc:	beq	12e64 <__lxstat64@plt+0x2008>
   12f00:	bhi	12f58 <__lxstat64@plt+0x20fc>
   12f04:	cmp	r7, #90	; 0x5a
   12f08:	bhi	12f40 <__lxstat64@plt+0x20e4>
   12f0c:	cmp	r7, #65	; 0x41
   12f10:	bcs	12f4c <__lxstat64@plt+0x20f0>
   12f14:	cmp	r7, #62	; 0x3e
   12f18:	bls	12e64 <__lxstat64@plt+0x2008>
   12f1c:	cmp	r7, #63	; 0x3f
   12f20:	bne	12dc8 <__lxstat64@plt+0x1f6c>
   12f24:	cmp	sl, #2
   12f28:	beq	130cc <__lxstat64@plt+0x2270>
   12f2c:	cmp	sl, #5
   12f30:	beq	130dc <__lxstat64@plt+0x2280>
   12f34:	mov	fp, #0
   12f38:	mov	r5, fp
   12f3c:	b	13190 <__lxstat64@plt+0x2334>
   12f40:	cmp	r7, #92	; 0x5c
   12f44:	beq	13268 <__lxstat64@plt+0x240c>
   12f48:	bls	12e64 <__lxstat64@plt+0x2008>
   12f4c:	ldr	r5, [sp, #52]	; 0x34
   12f50:	mov	fp, #0
   12f54:	b	13190 <__lxstat64@plt+0x2334>
   12f58:	cmp	r7, #122	; 0x7a
   12f5c:	bhi	12f7c <__lxstat64@plt+0x2120>
   12f60:	cmp	r7, #97	; 0x61
   12f64:	bcs	12f4c <__lxstat64@plt+0x20f0>
   12f68:	cmp	r7, #95	; 0x5f
   12f6c:	beq	12f4c <__lxstat64@plt+0x20f0>
   12f70:	cmp	r7, #96	; 0x60
   12f74:	bne	12dc8 <__lxstat64@plt+0x1f6c>
   12f78:	b	12e64 <__lxstat64@plt+0x2008>
   12f7c:	cmp	r7, #124	; 0x7c
   12f80:	beq	12e64 <__lxstat64@plt+0x2008>
   12f84:	bcc	13314 <__lxstat64@plt+0x24b8>
   12f88:	cmp	r7, #125	; 0x7d
   12f8c:	beq	13314 <__lxstat64@plt+0x24b8>
   12f90:	cmp	r7, #126	; 0x7e
   12f94:	bne	12dc8 <__lxstat64@plt+0x1f6c>
   12f98:	ldr	r3, [sp, #28]
   12f9c:	cmp	r3, #0
   12fa0:	bne	130d4 <__lxstat64@plt+0x2278>
   12fa4:	ldr	r5, [sp, #52]	; 0x34
   12fa8:	cmp	sl, #2
   12fac:	movne	fp, #0
   12fb0:	andeq	fp, r6, #1
   12fb4:	cmp	fp, #0
   12fb8:	beq	13190 <__lxstat64@plt+0x2334>
   12fbc:	b	12e48 <__lxstat64@plt+0x1fec>
   12fc0:	mov	r3, #98	; 0x62
   12fc4:	ldr	r2, [sp, #24]
   12fc8:	cmp	r2, #0
   12fcc:	beq	130d4 <__lxstat64@plt+0x2278>
   12fd0:	mov	r7, r3
   12fd4:	mov	r5, #0
   12fd8:	b	131e8 <__lxstat64@plt+0x238c>
   12fdc:	ldr	r3, [sp, #24]
   12fe0:	cmp	r3, #0
   12fe4:	beq	130b0 <__lxstat64@plt+0x2254>
   12fe8:	cmp	r6, #0
   12fec:	bne	12d18 <__lxstat64@plt+0x1ebc>
   12ff0:	ldr	r3, [sp, #48]	; 0x30
   12ff4:	eor	r2, r3, #1
   12ff8:	cmp	sl, #2
   12ffc:	movne	r2, #0
   13000:	andeq	r2, r2, #1
   13004:	cmp	r2, #0
   13008:	moveq	r3, r4
   1300c:	beq	13044 <__lxstat64@plt+0x21e8>
   13010:	cmp	r9, r4
   13014:	movhi	r3, #39	; 0x27
   13018:	strbhi	r3, [r8, r4]
   1301c:	add	r3, r4, #1
   13020:	cmp	r9, r3
   13024:	movhi	r1, #36	; 0x24
   13028:	strbhi	r1, [r8, r3]
   1302c:	add	r3, r4, #2
   13030:	cmp	r9, r3
   13034:	movhi	r1, #39	; 0x27
   13038:	strbhi	r1, [r8, r3]
   1303c:	add	r3, r4, #3
   13040:	str	r2, [sp, #48]	; 0x30
   13044:	cmp	r9, r3
   13048:	movhi	r2, #92	; 0x5c
   1304c:	strbhi	r2, [r8, r3]
   13050:	cmp	fp, #0
   13054:	add	r4, r3, #1
   13058:	beq	135e8 <__lxstat64@plt+0x278c>
   1305c:	ldr	r2, [sp, #28]
   13060:	ldr	r1, [sp, #36]	; 0x24
   13064:	add	r2, r2, #1
   13068:	cmp	r1, r2
   1306c:	bls	130a8 <__lxstat64@plt+0x224c>
   13070:	ldr	r1, [sp, #44]	; 0x2c
   13074:	mov	r7, #48	; 0x30
   13078:	ldrb	r2, [r1, r2]
   1307c:	sub	r2, r2, #48	; 0x30
   13080:	cmp	r2, #9
   13084:	movhi	r5, r6
   13088:	bhi	13190 <__lxstat64@plt+0x2334>
   1308c:	cmp	r9, r4
   13090:	add	r2, r3, #2
   13094:	strbhi	r7, [r8, r4]
   13098:	cmp	r9, r2
   1309c:	add	r4, r3, #3
   130a0:	movhi	r1, #48	; 0x30
   130a4:	strbhi	r1, [r8, r2]
   130a8:	mov	r5, r6
   130ac:	b	135f0 <__lxstat64@plt+0x2794>
   130b0:	ldr	r3, [sp, #148]	; 0x94
   130b4:	tst	r3, #1
   130b8:	ldreq	r5, [sp, #24]
   130bc:	beq	135fc <__lxstat64@plt+0x27a0>
   130c0:	ldr	r3, [sp, #28]
   130c4:	add	r3, r3, #1
   130c8:	b	12a68 <__lxstat64@plt+0x1c0c>
   130cc:	cmp	r6, #0
   130d0:	bne	12d1c <__lxstat64@plt+0x1ec0>
   130d4:	mov	r5, #0
   130d8:	b	12f50 <__lxstat64@plt+0x20f4>
   130dc:	ldr	r3, [sp, #148]	; 0x94
   130e0:	tst	r3, #4
   130e4:	beq	130d4 <__lxstat64@plt+0x2278>
   130e8:	ldr	r3, [sp, #28]
   130ec:	add	r2, r3, #2
   130f0:	ldr	r3, [sp, #36]	; 0x24
   130f4:	cmp	r3, r2
   130f8:	bls	130d4 <__lxstat64@plt+0x2278>
   130fc:	ldr	r3, [sp, #44]	; 0x2c
   13100:	ldr	r1, [sp, #28]
   13104:	add	r3, r3, r1
   13108:	ldrb	r0, [r3, #1]
   1310c:	cmp	r0, #63	; 0x3f
   13110:	bne	130d4 <__lxstat64@plt+0x2278>
   13114:	ldr	r3, [sp, #44]	; 0x2c
   13118:	ldrb	r1, [r3, r2]
   1311c:	sub	r3, r1, #33	; 0x21
   13120:	uxtb	r3, r3
   13124:	cmp	r3, #29
   13128:	bhi	135f8 <__lxstat64@plt+0x279c>
   1312c:	mov	ip, #1
   13130:	ldr	r5, [pc, #1428]	; 136cc <__lxstat64@plt+0x2870>
   13134:	ands	r5, r5, ip, lsl r3
   13138:	beq	12f50 <__lxstat64@plt+0x20f4>
   1313c:	cmp	r6, #0
   13140:	bne	12d1c <__lxstat64@plt+0x1ec0>
   13144:	add	r3, r4, #1
   13148:	cmp	r9, r4
   1314c:	strbhi	r0, [r8, r4]
   13150:	cmp	r9, r3
   13154:	movhi	r0, #34	; 0x22
   13158:	strbhi	r0, [r8, r3]
   1315c:	add	r3, r4, #2
   13160:	cmp	r9, r3
   13164:	movhi	r0, #34	; 0x22
   13168:	strbhi	r0, [r8, r3]
   1316c:	add	r3, r4, #3
   13170:	cmp	r9, r3
   13174:	add	r4, r4, #4
   13178:	mov	r5, r6
   1317c:	mov	fp, r6
   13180:	mov	r7, r1
   13184:	movhi	r0, #63	; 0x3f
   13188:	strbhi	r0, [r8, r3]
   1318c:	str	r2, [sp, #28]
   13190:	ldr	r3, [sp, #24]
   13194:	eor	r3, r3, #1
   13198:	cmp	sl, #2
   1319c:	orreq	r3, r3, #1
   131a0:	eor	r3, r3, #1
   131a4:	orr	r3, r6, r3
   131a8:	tst	r3, #255	; 0xff
   131ac:	beq	131dc <__lxstat64@plt+0x2380>
   131b0:	ldr	r3, [sp, #152]	; 0x98
   131b4:	cmp	r3, #0
   131b8:	beq	131dc <__lxstat64@plt+0x2380>
   131bc:	lsr	r2, r7, #5
   131c0:	ldr	r1, [sp, #152]	; 0x98
   131c4:	uxtb	r2, r2
   131c8:	and	r3, r7, #31
   131cc:	ldr	r2, [r1, r2, lsl #2]
   131d0:	lsr	r3, r2, r3
   131d4:	tst	r3, #1
   131d8:	bne	131e8 <__lxstat64@plt+0x238c>
   131dc:	ldr	r3, [sp, #64]	; 0x40
   131e0:	cmp	r3, #0
   131e4:	beq	13280 <__lxstat64@plt+0x2424>
   131e8:	cmp	r6, #0
   131ec:	bne	12d1c <__lxstat64@plt+0x1ec0>
   131f0:	ldr	r3, [sp, #48]	; 0x30
   131f4:	eor	r3, r3, #1
   131f8:	cmp	sl, #2
   131fc:	movne	r3, #0
   13200:	andeq	r3, r3, #1
   13204:	cmp	r3, #0
   13208:	beq	13240 <__lxstat64@plt+0x23e4>
   1320c:	cmp	r9, r4
   13210:	movhi	r2, #39	; 0x27
   13214:	strbhi	r2, [r8, r4]
   13218:	add	r2, r4, #1
   1321c:	cmp	r9, r2
   13220:	movhi	r1, #36	; 0x24
   13224:	strbhi	r1, [r8, r2]
   13228:	add	r2, r4, #2
   1322c:	cmp	r9, r2
   13230:	add	r4, r4, #3
   13234:	movhi	r1, #39	; 0x27
   13238:	strbhi	r1, [r8, r2]
   1323c:	str	r3, [sp, #48]	; 0x30
   13240:	cmp	r9, r4
   13244:	movhi	r3, #92	; 0x5c
   13248:	strbhi	r3, [r8, r4]
   1324c:	ldr	fp, [sp, #52]	; 0x34
   13250:	add	r4, r4, #1
   13254:	b	13280 <__lxstat64@plt+0x2424>
   13258:	mov	r3, #116	; 0x74
   1325c:	b	12e34 <__lxstat64@plt+0x1fd8>
   13260:	mov	r3, #118	; 0x76
   13264:	b	12fc4 <__lxstat64@plt+0x2168>
   13268:	cmp	sl, #2
   1326c:	bne	132dc <__lxstat64@plt+0x2480>
   13270:	cmp	r6, #0
   13274:	bne	12d1c <__lxstat64@plt+0x1ec0>
   13278:	mov	r5, r6
   1327c:	mov	fp, r6
   13280:	ldr	r3, [sp, #48]	; 0x30
   13284:	eor	fp, fp, #1
   13288:	and	fp, fp, r3
   1328c:	tst	fp, #255	; 0xff
   13290:	beq	132bc <__lxstat64@plt+0x2460>
   13294:	cmp	r9, r4
   13298:	movhi	r3, #39	; 0x27
   1329c:	strbhi	r3, [r8, r4]
   132a0:	add	r3, r4, #1
   132a4:	cmp	r9, r3
   132a8:	movhi	r2, #39	; 0x27
   132ac:	add	r4, r4, #2
   132b0:	strbhi	r2, [r8, r3]
   132b4:	mov	r3, #0
   132b8:	str	r3, [sp, #48]	; 0x30
   132bc:	cmp	r9, r4
   132c0:	strbhi	r7, [r8, r4]
   132c4:	ldr	r3, [sp, #72]	; 0x48
   132c8:	cmp	r5, #0
   132cc:	moveq	r3, #0
   132d0:	add	r4, r4, #1
   132d4:	str	r3, [sp, #72]	; 0x48
   132d8:	b	130c0 <__lxstat64@plt+0x2264>
   132dc:	ldr	r3, [sp, #24]
   132e0:	and	r3, r3, r6
   132e4:	tst	r5, r3
   132e8:	moveq	r3, r7
   132ec:	beq	12e34 <__lxstat64@plt+0x1fd8>
   132f0:	mov	fp, #0
   132f4:	mov	r5, fp
   132f8:	b	13280 <__lxstat64@plt+0x2424>
   132fc:	mov	r3, #110	; 0x6e
   13300:	b	12e34 <__lxstat64@plt+0x1fd8>
   13304:	mov	r3, #97	; 0x61
   13308:	b	12fc4 <__lxstat64@plt+0x2168>
   1330c:	mov	r3, #102	; 0x66
   13310:	b	12fc4 <__lxstat64@plt+0x2168>
   13314:	ldr	r3, [sp, #36]	; 0x24
   13318:	cmn	r3, #1
   1331c:	bne	1333c <__lxstat64@plt+0x24e0>
   13320:	ldr	r3, [sp, #44]	; 0x2c
   13324:	ldrb	r3, [r3, #1]
   13328:	adds	r3, r3, #0
   1332c:	movne	r3, #1
   13330:	cmp	r3, #0
   13334:	bne	130d4 <__lxstat64@plt+0x2278>
   13338:	b	12f98 <__lxstat64@plt+0x213c>
   1333c:	ldr	r3, [sp, #36]	; 0x24
   13340:	subs	r3, r3, #1
   13344:	b	1332c <__lxstat64@plt+0x24d0>
   13348:	mov	r3, #0
   1334c:	str	r3, [sp, #96]	; 0x60
   13350:	str	r3, [sp, #100]	; 0x64
   13354:	ldr	r3, [sp, #36]	; 0x24
   13358:	cmn	r3, #1
   1335c:	bne	1336c <__lxstat64@plt+0x2510>
   13360:	ldr	r0, [sp, #44]	; 0x2c
   13364:	bl	10d6c <strlen@plt>
   13368:	str	r0, [sp, #36]	; 0x24
   1336c:	ldr	r5, [sp, #52]	; 0x34
   13370:	mov	r3, #0
   13374:	str	r3, [sp, #56]	; 0x38
   13378:	ldr	r3, [sp, #28]
   1337c:	ldr	r2, [sp, #56]	; 0x38
   13380:	ldr	r1, [sp, #36]	; 0x24
   13384:	add	r2, r3, r2
   13388:	ldr	r3, [sp, #44]	; 0x2c
   1338c:	add	r0, sp, #92	; 0x5c
   13390:	add	fp, r3, r2
   13394:	sub	r2, r1, r2
   13398:	add	r3, sp, #96	; 0x60
   1339c:	mov	r1, fp
   133a0:	bl	14aa0 <__lxstat64@plt+0x3c44>
   133a4:	subs	r2, r0, #0
   133a8:	beq	133e8 <__lxstat64@plt+0x258c>
   133ac:	cmn	r2, #1
   133b0:	beq	135c0 <__lxstat64@plt+0x2764>
   133b4:	cmn	r2, #2
   133b8:	bne	13530 <__lxstat64@plt+0x26d4>
   133bc:	ldr	r2, [sp, #56]	; 0x38
   133c0:	ldr	r3, [sp, #28]
   133c4:	add	r3, r3, r2
   133c8:	ldr	r2, [sp, #36]	; 0x24
   133cc:	cmp	r2, r3
   133d0:	bls	135c0 <__lxstat64@plt+0x2764>
   133d4:	ldr	r3, [sp, #80]	; 0x50
   133d8:	ldr	r2, [sp, #56]	; 0x38
   133dc:	ldrb	r5, [r3, r2]
   133e0:	cmp	r5, #0
   133e4:	bne	13520 <__lxstat64@plt+0x26c4>
   133e8:	ldr	r3, [sp, #56]	; 0x38
   133ec:	cmp	r3, #1
   133f0:	bls	12df8 <__lxstat64@plt+0x1f9c>
   133f4:	ldr	r2, [sp, #56]	; 0x38
   133f8:	ldr	r3, [sp, #28]
   133fc:	mov	fp, #0
   13400:	add	r3, r3, r2
   13404:	ldr	r2, [sp, #24]
   13408:	str	r3, [sp, #52]	; 0x34
   1340c:	eor	r3, r5, #1
   13410:	and	r3, r3, r2
   13414:	mov	ip, #92	; 0x5c
   13418:	uxtb	r3, r3
   1341c:	mov	r2, #39	; 0x27
   13420:	cmp	r3, #0
   13424:	beq	135c8 <__lxstat64@plt+0x276c>
   13428:	cmp	r6, #0
   1342c:	bne	12d18 <__lxstat64@plt+0x1ebc>
   13430:	ldr	r1, [sp, #48]	; 0x30
   13434:	eor	r1, r1, #1
   13438:	cmp	sl, #2
   1343c:	movne	r1, #0
   13440:	andeq	r1, r1, #1
   13444:	cmp	r1, #0
   13448:	beq	13478 <__lxstat64@plt+0x261c>
   1344c:	add	r0, r4, #1
   13450:	cmp	r9, r4
   13454:	strbhi	r2, [r8, r4]
   13458:	cmp	r9, r0
   1345c:	movhi	lr, #36	; 0x24
   13460:	strbhi	lr, [r8, r0]
   13464:	add	r0, r4, #2
   13468:	add	r4, r4, #3
   1346c:	cmp	r9, r0
   13470:	strbhi	r2, [r8, r0]
   13474:	str	r1, [sp, #48]	; 0x30
   13478:	add	r0, r4, #1
   1347c:	cmp	r9, r4
   13480:	strbhi	ip, [r8, r4]
   13484:	cmp	r9, r0
   13488:	lsrhi	r1, r7, #6
   1348c:	addhi	r1, r1, #48	; 0x30
   13490:	strbhi	r1, [r8, r0]
   13494:	add	r0, r4, #2
   13498:	cmp	r9, r0
   1349c:	lsrhi	r1, r7, #3
   134a0:	and	r7, r7, #7
   134a4:	andhi	r1, r1, #7
   134a8:	add	r4, r4, #3
   134ac:	add	r7, r7, #48	; 0x30
   134b0:	mov	fp, r3
   134b4:	addhi	r1, r1, #48	; 0x30
   134b8:	strbhi	r1, [r8, r0]
   134bc:	ldr	r1, [sp, #28]
   134c0:	ldr	r0, [sp, #52]	; 0x34
   134c4:	add	r1, r1, #1
   134c8:	cmp	r0, r1
   134cc:	bls	13280 <__lxstat64@plt+0x2424>
   134d0:	ldr	lr, [sp, #48]	; 0x30
   134d4:	eor	r0, fp, #1
   134d8:	and	r0, r0, lr
   134dc:	tst	r0, #255	; 0xff
   134e0:	beq	13504 <__lxstat64@plt+0x26a8>
   134e4:	add	r0, r4, #1
   134e8:	cmp	r9, r4
   134ec:	strbhi	r2, [r8, r4]
   134f0:	cmp	r9, r0
   134f4:	add	r4, r4, #2
   134f8:	strbhi	r2, [r8, r0]
   134fc:	mov	r0, #0
   13500:	str	r0, [sp, #48]	; 0x30
   13504:	ldr	r0, [sp, #44]	; 0x2c
   13508:	cmp	r9, r4
   1350c:	strbhi	r7, [r8, r4]
   13510:	str	r1, [sp, #28]
   13514:	add	r4, r4, #1
   13518:	ldrb	r7, [r0, r1]
   1351c:	b	13420 <__lxstat64@plt+0x25c4>
   13520:	ldr	r3, [sp, #56]	; 0x38
   13524:	add	r3, r3, #1
   13528:	str	r3, [sp, #56]	; 0x38
   1352c:	b	133bc <__lxstat64@plt+0x2560>
   13530:	cmp	sl, #2
   13534:	movne	r3, #0
   13538:	andeq	r3, r6, #1
   1353c:	cmp	r3, #0
   13540:	movne	r1, #1
   13544:	bne	135a0 <__lxstat64@plt+0x2744>
   13548:	ldr	r0, [sp, #92]	; 0x5c
   1354c:	str	r2, [sp, #84]	; 0x54
   13550:	bl	10cb8 <iswprint@plt>
   13554:	ldr	r3, [sp, #56]	; 0x38
   13558:	ldr	r2, [sp, #84]	; 0x54
   1355c:	add	r3, r3, r2
   13560:	str	r3, [sp, #56]	; 0x38
   13564:	cmp	r0, #0
   13568:	add	r0, sp, #96	; 0x60
   1356c:	moveq	r5, #0
   13570:	bl	10c70 <mbsinit@plt>
   13574:	cmp	r0, #0
   13578:	beq	13378 <__lxstat64@plt+0x251c>
   1357c:	b	133e8 <__lxstat64@plt+0x258c>
   13580:	ldrb	r3, [fp, r1]
   13584:	cmp	r3, #94	; 0x5e
   13588:	beq	12e48 <__lxstat64@plt+0x1fec>
   1358c:	bhi	135ac <__lxstat64@plt+0x2750>
   13590:	sub	r3, r3, #91	; 0x5b
   13594:	cmp	r3, #1
   13598:	bls	12e48 <__lxstat64@plt+0x1fec>
   1359c:	add	r1, r1, #1
   135a0:	cmp	r1, r2
   135a4:	bne	13580 <__lxstat64@plt+0x2724>
   135a8:	b	13548 <__lxstat64@plt+0x26ec>
   135ac:	cmp	r3, #96	; 0x60
   135b0:	beq	12e48 <__lxstat64@plt+0x1fec>
   135b4:	cmp	r3, #124	; 0x7c
   135b8:	bne	1359c <__lxstat64@plt+0x2740>
   135bc:	b	12e48 <__lxstat64@plt+0x1fec>
   135c0:	mov	r5, #0
   135c4:	b	133e8 <__lxstat64@plt+0x258c>
   135c8:	ldr	r1, [sp, #64]	; 0x40
   135cc:	cmp	r1, #0
   135d0:	beq	134bc <__lxstat64@plt+0x2660>
   135d4:	cmp	r9, r4
   135d8:	strbhi	ip, [r8, r4]
   135dc:	str	r3, [sp, #64]	; 0x40
   135e0:	add	r4, r4, #1
   135e4:	b	134bc <__lxstat64@plt+0x2660>
   135e8:	mov	r5, fp
   135ec:	ldr	fp, [sp, #24]
   135f0:	mov	r7, #48	; 0x30
   135f4:	b	13190 <__lxstat64@plt+0x2334>
   135f8:	mov	r5, #0
   135fc:	mov	fp, r5
   13600:	b	13190 <__lxstat64@plt+0x2334>
   13604:	ldr	r3, [sp, #36]	; 0x24
   13608:	ldr	r2, [sp, #28]
   1360c:	subs	r3, r3, r2
   13610:	movne	r3, #1
   13614:	b	12a8c <__lxstat64@plt+0x1c30>
   13618:	ldr	r3, [sp, #60]	; 0x3c
   1361c:	clz	r7, r9
   13620:	cmp	r3, #0
   13624:	lsr	r7, r7, #5
   13628:	moveq	r7, #0
   1362c:	cmp	r7, #0
   13630:	mov	r5, r3
   13634:	bne	129ec <__lxstat64@plt+0x1b90>
   13638:	ldr	r3, [sp, #68]	; 0x44
   1363c:	ldr	r2, [sp, #40]	; 0x28
   13640:	cmp	r2, #0
   13644:	moveq	r3, #0
   13648:	andne	r3, r3, #1
   1364c:	cmp	r3, #0
   13650:	movne	r3, r2
   13654:	subne	r2, r3, #1
   13658:	bne	13688 <__lxstat64@plt+0x282c>
   1365c:	cmp	r9, r4
   13660:	movhi	r3, #0
   13664:	strbhi	r3, [r8, r4]
   13668:	mov	r0, r4
   1366c:	add	sp, sp, #108	; 0x6c
   13670:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13674:	mov	r3, r2
   13678:	b	1363c <__lxstat64@plt+0x27e0>
   1367c:	cmp	r9, r4
   13680:	strbhi	r3, [r8, r4]
   13684:	add	r4, r4, #1
   13688:	ldrb	r3, [r2, #1]!
   1368c:	cmp	r3, #0
   13690:	bne	1367c <__lxstat64@plt+0x2820>
   13694:	b	1365c <__lxstat64@plt+0x2800>
   13698:	ldr	r3, [pc, #32]	; 136c0 <__lxstat64@plt+0x2864>
   1369c:	mov	r6, #1
   136a0:	str	r6, [sp, #24]
   136a4:	str	r6, [sp, #32]
   136a8:	str	r3, [sp, #40]	; 0x28
   136ac:	mov	r4, #0
   136b0:	mov	sl, #5
   136b4:	b	12a5c <__lxstat64@plt+0x1c00>
   136b8:	mov	r6, #1
   136bc:	b	12c50 <__lxstat64@plt+0x1df4>
   136c0:	andeq	r6, r1, pc, lsr #5
   136c4:			; <UNDEFINED> instruction: 0x000162b3
   136c8:			; <UNDEFINED> instruction: 0x000162b1
   136cc:	stmdacc	r0, {r0, r6, r7, r8, ip, lr}
   136d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   136d4:	sub	sp, sp, #52	; 0x34
   136d8:	mov	r6, r0
   136dc:	mov	r5, r3
   136e0:	mov	r8, r1
   136e4:	mov	r9, r2
   136e8:	bl	10d78 <__errno_location@plt>
   136ec:	ldr	r7, [pc, #380]	; 13870 <__lxstat64@plt+0x2a14>
   136f0:	cmn	r6, #-2147483647	; 0x80000001
   136f4:	ldr	r4, [r7]
   136f8:	ldr	r3, [r0]
   136fc:	str	r0, [sp, #24]
   13700:	str	r3, [sp, #32]
   13704:	movne	r3, #0
   13708:	moveq	r3, #1
   1370c:	orrs	r3, r3, r6, lsr #31
   13710:	beq	13718 <__lxstat64@plt+0x28bc>
   13714:	bl	10e50 <abort@plt>
   13718:	ldr	r2, [r7, #4]
   1371c:	cmp	r6, r2
   13720:	blt	13790 <__lxstat64@plt+0x2934>
   13724:	add	r1, sp, #48	; 0x30
   13728:	add	sl, r7, #8
   1372c:	str	r2, [r1, #-4]!
   13730:	cmp	r4, sl
   13734:	mov	r3, #8
   13738:	sub	r2, r6, r2
   1373c:	movne	r0, r4
   13740:	str	r3, [sp]
   13744:	add	r2, r2, #1
   13748:	mvn	r3, #-2147483648	; 0x80000000
   1374c:	moveq	r0, #0
   13750:	bl	142ac <__lxstat64@plt+0x3450>
   13754:	cmp	r4, sl
   13758:	ldr	r2, [sp, #44]	; 0x2c
   1375c:	mov	fp, r0
   13760:	str	r0, [r7]
   13764:	ldmeq	r4, {r0, r1}
   13768:	mov	r4, fp
   1376c:	stmeq	fp, {r0, r1}
   13770:	ldr	r0, [r7, #4]
   13774:	mov	r1, #0
   13778:	sub	r2, r2, r0
   1377c:	add	r0, fp, r0, lsl #3
   13780:	lsl	r2, r2, #3
   13784:	bl	10d9c <memset@plt>
   13788:	ldr	r3, [sp, #44]	; 0x2c
   1378c:	str	r3, [r7, #4]
   13790:	ldr	r3, [r5, #4]
   13794:	add	sl, r4, r6, lsl #3
   13798:	orr	r3, r3, #1
   1379c:	str	r3, [sp, #28]
   137a0:	add	r3, r5, #8
   137a4:	str	r3, [sp, #36]	; 0x24
   137a8:	ldr	r3, [r5, #44]	; 0x2c
   137ac:	ldr	fp, [r4, r6, lsl #3]
   137b0:	ldr	r7, [sl, #4]
   137b4:	str	r3, [sp, #16]
   137b8:	ldr	r3, [r5, #40]	; 0x28
   137bc:	mov	r2, r8
   137c0:	str	r3, [sp, #12]
   137c4:	add	r3, r5, #8
   137c8:	str	r3, [sp, #8]
   137cc:	ldr	r3, [sp, #28]
   137d0:	mov	r1, fp
   137d4:	str	r3, [sp, #4]
   137d8:	ldr	r3, [r5]
   137dc:	mov	r0, r7
   137e0:	str	r3, [sp]
   137e4:	mov	r3, r9
   137e8:	bl	1299c <__lxstat64@plt+0x1b40>
   137ec:	cmp	fp, r0
   137f0:	bhi	13858 <__lxstat64@plt+0x29fc>
   137f4:	ldr	r3, [pc, #120]	; 13874 <__lxstat64@plt+0x2a18>
   137f8:	add	fp, r0, #1
   137fc:	cmp	r7, r3
   13800:	str	fp, [r4, r6, lsl #3]
   13804:	beq	13810 <__lxstat64@plt+0x29b4>
   13808:	mov	r0, r7
   1380c:	bl	14984 <__lxstat64@plt+0x3b28>
   13810:	mov	r0, fp
   13814:	bl	14164 <__lxstat64@plt+0x3308>
   13818:	ldr	r3, [r5, #44]	; 0x2c
   1381c:	mov	r2, r8
   13820:	mov	r1, fp
   13824:	str	r0, [sl, #4]
   13828:	str	r3, [sp, #16]
   1382c:	ldr	r3, [r5, #40]	; 0x28
   13830:	mov	r7, r0
   13834:	str	r3, [sp, #12]
   13838:	add	r3, r5, #8
   1383c:	str	r3, [sp, #8]
   13840:	ldr	r3, [sp, #28]
   13844:	str	r3, [sp, #4]
   13848:	ldr	r3, [r5]
   1384c:	str	r3, [sp]
   13850:	mov	r3, r9
   13854:	bl	1299c <__lxstat64@plt+0x1b40>
   13858:	ldr	r3, [sp, #24]
   1385c:	ldr	r2, [sp, #32]
   13860:	mov	r0, r7
   13864:	str	r2, [r3]
   13868:	add	sp, sp, #52	; 0x34
   1386c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13870:	andeq	r7, r2, r8, ror #1
   13874:	andeq	r7, r2, r4, asr r1
   13878:	push	{r4, r5, r6, lr}
   1387c:	mov	r5, r0
   13880:	bl	10d78 <__errno_location@plt>
   13884:	cmp	r5, #0
   13888:	mov	r1, #48	; 0x30
   1388c:	ldr	r6, [r0]
   13890:	mov	r4, r0
   13894:	ldr	r0, [pc, #12]	; 138a8 <__lxstat64@plt+0x2a4c>
   13898:	movne	r0, r5
   1389c:	bl	14540 <__lxstat64@plt+0x36e4>
   138a0:	str	r6, [r4]
   138a4:	pop	{r4, r5, r6, pc}
   138a8:	andeq	r7, r2, r4, asr r2
   138ac:	ldr	r3, [pc, #12]	; 138c0 <__lxstat64@plt+0x2a64>
   138b0:	cmp	r0, #0
   138b4:	moveq	r0, r3
   138b8:	ldr	r0, [r0]
   138bc:	bx	lr
   138c0:	andeq	r7, r2, r4, asr r2
   138c4:	ldr	r3, [pc, #12]	; 138d8 <__lxstat64@plt+0x2a7c>
   138c8:	cmp	r0, #0
   138cc:	moveq	r0, r3
   138d0:	str	r1, [r0]
   138d4:	bx	lr
   138d8:	andeq	r7, r2, r4, asr r2
   138dc:	ldr	r3, [pc, #52]	; 13918 <__lxstat64@plt+0x2abc>
   138e0:	cmp	r0, #0
   138e4:	moveq	r0, r3
   138e8:	add	r3, r0, #8
   138ec:	push	{lr}		; (str lr, [sp, #-4]!)
   138f0:	lsr	lr, r1, #5
   138f4:	and	r1, r1, #31
   138f8:	ldr	ip, [r3, lr, lsl #2]
   138fc:	lsr	r0, ip, r1
   13900:	eor	r2, r2, r0
   13904:	and	r2, r2, #1
   13908:	and	r0, r0, #1
   1390c:	eor	r1, ip, r2, lsl r1
   13910:	str	r1, [r3, lr, lsl #2]
   13914:	pop	{pc}		; (ldr pc, [sp], #4)
   13918:	andeq	r7, r2, r4, asr r2
   1391c:	ldr	r3, [pc, #16]	; 13934 <__lxstat64@plt+0x2ad8>
   13920:	cmp	r0, #0
   13924:	movne	r3, r0
   13928:	ldr	r0, [r3, #4]
   1392c:	str	r1, [r3, #4]
   13930:	bx	lr
   13934:	andeq	r7, r2, r4, asr r2
   13938:	ldr	r3, [pc, #44]	; 1396c <__lxstat64@plt+0x2b10>
   1393c:	cmp	r0, #0
   13940:	moveq	r0, r3
   13944:	mov	r3, #10
   13948:	cmp	r2, #0
   1394c:	cmpne	r1, #0
   13950:	str	r3, [r0]
   13954:	bne	13960 <__lxstat64@plt+0x2b04>
   13958:	push	{r4, lr}
   1395c:	bl	10e50 <abort@plt>
   13960:	str	r1, [r0, #40]	; 0x28
   13964:	str	r2, [r0, #44]	; 0x2c
   13968:	bx	lr
   1396c:	andeq	r7, r2, r4, asr r2
   13970:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13974:	sub	sp, sp, #24
   13978:	mov	sl, r3
   1397c:	ldr	r4, [sp, #56]	; 0x38
   13980:	ldr	r3, [pc, #100]	; 139ec <__lxstat64@plt+0x2b90>
   13984:	cmp	r4, #0
   13988:	moveq	r4, r3
   1398c:	mov	r7, r0
   13990:	mov	r8, r1
   13994:	mov	r9, r2
   13998:	bl	10d78 <__errno_location@plt>
   1399c:	ldr	r3, [r4, #44]	; 0x2c
   139a0:	mov	r2, r9
   139a4:	mov	r1, r8
   139a8:	ldr	r6, [r0]
   139ac:	str	r3, [sp, #16]
   139b0:	ldr	r3, [r4, #40]	; 0x28
   139b4:	mov	r5, r0
   139b8:	str	r3, [sp, #12]
   139bc:	add	r3, r4, #8
   139c0:	str	r3, [sp, #8]
   139c4:	ldr	r3, [r4, #4]
   139c8:	mov	r0, r7
   139cc:	str	r3, [sp, #4]
   139d0:	ldr	r3, [r4]
   139d4:	str	r3, [sp]
   139d8:	mov	r3, sl
   139dc:	bl	1299c <__lxstat64@plt+0x1b40>
   139e0:	str	r6, [r5]
   139e4:	add	sp, sp, #24
   139e8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   139ec:	andeq	r7, r2, r4, asr r2
   139f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   139f4:	cmp	r3, #0
   139f8:	sub	sp, sp, #44	; 0x2c
   139fc:	ldr	r4, [pc, #188]	; 13ac0 <__lxstat64@plt+0x2c64>
   13a00:	mov	r6, r2
   13a04:	movne	r4, r3
   13a08:	mov	sl, r1
   13a0c:	mov	r9, r0
   13a10:	bl	10d78 <__errno_location@plt>
   13a14:	ldr	r5, [r4, #4]
   13a18:	add	fp, r4, #8
   13a1c:	cmp	r6, #0
   13a20:	orreq	r5, r5, #1
   13a24:	mov	r1, #0
   13a28:	mov	r2, r9
   13a2c:	ldr	r3, [r0]
   13a30:	mov	r8, r0
   13a34:	str	r3, [sp, #28]
   13a38:	ldr	r3, [r4, #44]	; 0x2c
   13a3c:	mov	r0, r1
   13a40:	str	r3, [sp, #16]
   13a44:	ldr	r3, [r4, #40]	; 0x28
   13a48:	stmib	sp, {r5, fp}
   13a4c:	str	r3, [sp, #12]
   13a50:	ldr	r3, [r4]
   13a54:	str	r3, [sp]
   13a58:	mov	r3, sl
   13a5c:	bl	1299c <__lxstat64@plt+0x1b40>
   13a60:	add	r1, r0, #1
   13a64:	mov	r7, r0
   13a68:	mov	r0, r1
   13a6c:	str	r1, [sp, #36]	; 0x24
   13a70:	bl	14164 <__lxstat64@plt+0x3308>
   13a74:	ldr	r3, [r4, #44]	; 0x2c
   13a78:	mov	r2, r9
   13a7c:	str	r3, [sp, #16]
   13a80:	ldr	r3, [r4, #40]	; 0x28
   13a84:	stmib	sp, {r5, fp}
   13a88:	str	r3, [sp, #12]
   13a8c:	ldr	r3, [r4]
   13a90:	ldr	r1, [sp, #36]	; 0x24
   13a94:	str	r3, [sp]
   13a98:	mov	r3, sl
   13a9c:	str	r0, [sp, #32]
   13aa0:	bl	1299c <__lxstat64@plt+0x1b40>
   13aa4:	ldr	r3, [sp, #28]
   13aa8:	cmp	r6, #0
   13aac:	str	r3, [r8]
   13ab0:	ldr	r0, [sp, #32]
   13ab4:	strne	r7, [r6]
   13ab8:	add	sp, sp, #44	; 0x2c
   13abc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13ac0:	andeq	r7, r2, r4, asr r2
   13ac4:	mov	r3, r2
   13ac8:	mov	r2, #0
   13acc:	b	139f0 <__lxstat64@plt+0x2b94>
   13ad0:	push	{r4, r5, r6, r7, r8, lr}
   13ad4:	mov	r6, #1
   13ad8:	ldr	r4, [pc, #104]	; 13b48 <__lxstat64@plt+0x2cec>
   13adc:	ldr	r5, [r4]
   13ae0:	add	r7, r5, #12
   13ae4:	ldr	r3, [r4, #4]
   13ae8:	add	r7, r7, #8
   13aec:	cmp	r6, r3
   13af0:	blt	13b38 <__lxstat64@plt+0x2cdc>
   13af4:	ldr	r0, [r5, #4]
   13af8:	ldr	r6, [pc, #76]	; 13b4c <__lxstat64@plt+0x2cf0>
   13afc:	cmp	r0, r6
   13b00:	beq	13b14 <__lxstat64@plt+0x2cb8>
   13b04:	bl	14984 <__lxstat64@plt+0x3b28>
   13b08:	mov	r3, #256	; 0x100
   13b0c:	str	r3, [r4, #8]
   13b10:	str	r6, [r4, #12]
   13b14:	ldr	r6, [pc, #52]	; 13b50 <__lxstat64@plt+0x2cf4>
   13b18:	cmp	r5, r6
   13b1c:	beq	13b2c <__lxstat64@plt+0x2cd0>
   13b20:	mov	r0, r5
   13b24:	bl	14984 <__lxstat64@plt+0x3b28>
   13b28:	str	r6, [r4]
   13b2c:	mov	r3, #1
   13b30:	str	r3, [r4, #4]
   13b34:	pop	{r4, r5, r6, r7, r8, pc}
   13b38:	ldr	r0, [r7, #-8]
   13b3c:	bl	14984 <__lxstat64@plt+0x3b28>
   13b40:	add	r6, r6, #1
   13b44:	b	13ae4 <__lxstat64@plt+0x2c88>
   13b48:	andeq	r7, r2, r8, ror #1
   13b4c:	andeq	r7, r2, r4, asr r1
   13b50:	strdeq	r7, [r2], -r0
   13b54:	ldr	r3, [pc, #4]	; 13b60 <__lxstat64@plt+0x2d04>
   13b58:	mvn	r2, #0
   13b5c:	b	136d0 <__lxstat64@plt+0x2874>
   13b60:	andeq	r7, r2, r4, asr r2
   13b64:	ldr	r3, [pc]	; 13b6c <__lxstat64@plt+0x2d10>
   13b68:	b	136d0 <__lxstat64@plt+0x2874>
   13b6c:	andeq	r7, r2, r4, asr r2
   13b70:	mov	r1, r0
   13b74:	mov	r0, #0
   13b78:	b	13b54 <__lxstat64@plt+0x2cf8>
   13b7c:	mov	r2, r1
   13b80:	mov	r1, r0
   13b84:	mov	r0, #0
   13b88:	b	13b64 <__lxstat64@plt+0x2d08>
   13b8c:	push	{r4, r5, lr}
   13b90:	sub	sp, sp, #52	; 0x34
   13b94:	mov	r5, r2
   13b98:	mov	r4, r0
   13b9c:	mov	r0, sp
   13ba0:	bl	12858 <__lxstat64@plt+0x19fc>
   13ba4:	mov	r3, sp
   13ba8:	mvn	r2, #0
   13bac:	mov	r1, r5
   13bb0:	mov	r0, r4
   13bb4:	bl	136d0 <__lxstat64@plt+0x2874>
   13bb8:	add	sp, sp, #52	; 0x34
   13bbc:	pop	{r4, r5, pc}
   13bc0:	push	{r4, r5, r6, lr}
   13bc4:	sub	sp, sp, #48	; 0x30
   13bc8:	mov	r5, r2
   13bcc:	mov	r6, r3
   13bd0:	mov	r4, r0
   13bd4:	mov	r0, sp
   13bd8:	bl	12858 <__lxstat64@plt+0x19fc>
   13bdc:	mov	r3, sp
   13be0:	mov	r2, r6
   13be4:	mov	r1, r5
   13be8:	mov	r0, r4
   13bec:	bl	136d0 <__lxstat64@plt+0x2874>
   13bf0:	add	sp, sp, #48	; 0x30
   13bf4:	pop	{r4, r5, r6, pc}
   13bf8:	mov	r2, r1
   13bfc:	mov	r1, r0
   13c00:	mov	r0, #0
   13c04:	b	13b8c <__lxstat64@plt+0x2d30>
   13c08:	mov	r3, r2
   13c0c:	mov	r2, r1
   13c10:	mov	r1, r0
   13c14:	mov	r0, #0
   13c18:	b	13bc0 <__lxstat64@plt+0x2d64>
   13c1c:	push	{r4, r5, r6, lr}
   13c20:	mov	r4, r0
   13c24:	ldr	lr, [pc, #80]	; 13c7c <__lxstat64@plt+0x2e20>
   13c28:	mov	r5, r1
   13c2c:	mov	r6, r2
   13c30:	ldm	lr!, {r0, r1, r2, r3}
   13c34:	sub	sp, sp, #48	; 0x30
   13c38:	mov	ip, sp
   13c3c:	stmia	ip!, {r0, r1, r2, r3}
   13c40:	ldm	lr!, {r0, r1, r2, r3}
   13c44:	stmia	ip!, {r0, r1, r2, r3}
   13c48:	ldm	lr, {r0, r1, r2, r3}
   13c4c:	stm	ip, {r0, r1, r2, r3}
   13c50:	mov	r1, r6
   13c54:	mov	r2, #1
   13c58:	mov	r0, sp
   13c5c:	bl	138dc <__lxstat64@plt+0x2a80>
   13c60:	mov	r3, sp
   13c64:	mov	r2, r5
   13c68:	mov	r1, r4
   13c6c:	mov	r0, #0
   13c70:	bl	136d0 <__lxstat64@plt+0x2874>
   13c74:	add	sp, sp, #48	; 0x30
   13c78:	pop	{r4, r5, r6, pc}
   13c7c:	andeq	r7, r2, r4, asr r2
   13c80:	mov	r2, r1
   13c84:	mvn	r1, #0
   13c88:	b	13c1c <__lxstat64@plt+0x2dc0>
   13c8c:	mov	r1, #58	; 0x3a
   13c90:	b	13c80 <__lxstat64@plt+0x2e24>
   13c94:	mov	r2, #58	; 0x3a
   13c98:	b	13c1c <__lxstat64@plt+0x2dc0>
   13c9c:	push	{r4, r5, lr}
   13ca0:	sub	sp, sp, #100	; 0x64
   13ca4:	mov	r4, r0
   13ca8:	mov	r0, sp
   13cac:	mov	r5, r2
   13cb0:	bl	12858 <__lxstat64@plt+0x19fc>
   13cb4:	mov	ip, sp
   13cb8:	add	lr, sp, #48	; 0x30
   13cbc:	ldm	ip!, {r0, r1, r2, r3}
   13cc0:	stmia	lr!, {r0, r1, r2, r3}
   13cc4:	ldm	ip!, {r0, r1, r2, r3}
   13cc8:	stmia	lr!, {r0, r1, r2, r3}
   13ccc:	ldm	ip, {r0, r1, r2, r3}
   13cd0:	stm	lr, {r0, r1, r2, r3}
   13cd4:	mov	r2, #1
   13cd8:	mov	r1, #58	; 0x3a
   13cdc:	add	r0, sp, #48	; 0x30
   13ce0:	bl	138dc <__lxstat64@plt+0x2a80>
   13ce4:	add	r3, sp, #48	; 0x30
   13ce8:	mvn	r2, #0
   13cec:	mov	r1, r5
   13cf0:	mov	r0, r4
   13cf4:	bl	136d0 <__lxstat64@plt+0x2874>
   13cf8:	add	sp, sp, #100	; 0x64
   13cfc:	pop	{r4, r5, pc}
   13d00:	push	{r4, r5, r6, r7, lr}
   13d04:	mov	r4, r0
   13d08:	ldr	lr, [pc, #84]	; 13d64 <__lxstat64@plt+0x2f08>
   13d0c:	mov	r6, r1
   13d10:	mov	r7, r2
   13d14:	mov	r5, r3
   13d18:	ldm	lr!, {r0, r1, r2, r3}
   13d1c:	sub	sp, sp, #52	; 0x34
   13d20:	mov	ip, sp
   13d24:	stmia	ip!, {r0, r1, r2, r3}
   13d28:	ldm	lr!, {r0, r1, r2, r3}
   13d2c:	stmia	ip!, {r0, r1, r2, r3}
   13d30:	ldm	lr, {r0, r1, r2, r3}
   13d34:	stm	ip, {r0, r1, r2, r3}
   13d38:	mov	r2, r7
   13d3c:	mov	r1, r6
   13d40:	mov	r0, sp
   13d44:	bl	13938 <__lxstat64@plt+0x2adc>
   13d48:	mov	r3, sp
   13d4c:	ldr	r2, [sp, #72]	; 0x48
   13d50:	mov	r1, r5
   13d54:	mov	r0, r4
   13d58:	bl	136d0 <__lxstat64@plt+0x2874>
   13d5c:	add	sp, sp, #52	; 0x34
   13d60:	pop	{r4, r5, r6, r7, pc}
   13d64:	andeq	r7, r2, r4, asr r2
   13d68:	mvn	ip, #0
   13d6c:	push	{r0, r1, r2, lr}
   13d70:	str	ip, [sp]
   13d74:	bl	13d00 <__lxstat64@plt+0x2ea4>
   13d78:	add	sp, sp, #12
   13d7c:	pop	{pc}		; (ldr pc, [sp], #4)
   13d80:	mov	r3, r2
   13d84:	mov	r2, r1
   13d88:	mov	r1, r0
   13d8c:	mov	r0, #0
   13d90:	b	13d68 <__lxstat64@plt+0x2f0c>
   13d94:	push	{r0, r1, r2, lr}
   13d98:	str	r3, [sp]
   13d9c:	mov	r3, r2
   13da0:	mov	r2, r1
   13da4:	mov	r1, r0
   13da8:	mov	r0, #0
   13dac:	bl	13d00 <__lxstat64@plt+0x2ea4>
   13db0:	add	sp, sp, #12
   13db4:	pop	{pc}		; (ldr pc, [sp], #4)
   13db8:	ldr	r3, [pc]	; 13dc0 <__lxstat64@plt+0x2f64>
   13dbc:	b	136d0 <__lxstat64@plt+0x2874>
   13dc0:	strdeq	r7, [r2], -r8
   13dc4:	mov	r2, r1
   13dc8:	mov	r1, r0
   13dcc:	mov	r0, #0
   13dd0:	b	13db8 <__lxstat64@plt+0x2f5c>
   13dd4:	mvn	r2, #0
   13dd8:	b	13db8 <__lxstat64@plt+0x2f5c>
   13ddc:	mov	r1, r0
   13de0:	mov	r0, #0
   13de4:	b	13dd4 <__lxstat64@plt+0x2f78>
   13de8:	ldrb	ip, [r0]
   13dec:	ldrb	r3, [r1]
   13df0:	cmp	ip, r2
   13df4:	bne	13e94 <__lxstat64@plt+0x3038>
   13df8:	cmp	r3, ip
   13dfc:	addne	r0, r0, #1
   13e00:	bne	13e70 <__lxstat64@plt+0x3014>
   13e04:	ldrb	r3, [r0, #1]!
   13e08:	ldrb	r2, [r1, #1]!
   13e0c:	sub	ip, r3, #48	; 0x30
   13e10:	cmp	r3, r2
   13e14:	beq	13e34 <__lxstat64@plt+0x2fd8>
   13e18:	cmp	ip, #9
   13e1c:	sub	ip, r2, #48	; 0x30
   13e20:	bhi	13e44 <__lxstat64@plt+0x2fe8>
   13e24:	cmp	ip, #9
   13e28:	bhi	13e70 <__lxstat64@plt+0x3014>
   13e2c:	sub	r0, r3, r2
   13e30:	bx	lr
   13e34:	cmp	ip, #9
   13e38:	bls	13e04 <__lxstat64@plt+0x2fa8>
   13e3c:	mov	r0, #0
   13e40:	bx	lr
   13e44:	cmp	ip, #9
   13e48:	bhi	13e3c <__lxstat64@plt+0x2fe0>
   13e4c:	sub	r1, r1, #1
   13e50:	ldrb	r0, [r1, #1]!
   13e54:	cmp	r0, #48	; 0x30
   13e58:	beq	13e50 <__lxstat64@plt+0x2ff4>
   13e5c:	sub	r0, r0, #48	; 0x30
   13e60:	cmp	r0, #9
   13e64:	movhi	r0, #0
   13e68:	mvnls	r0, #0
   13e6c:	bx	lr
   13e70:	sub	r3, r0, #1
   13e74:	ldrb	r0, [r3, #1]!
   13e78:	cmp	r0, #48	; 0x30
   13e7c:	beq	13e74 <__lxstat64@plt+0x3018>
   13e80:	sub	r0, r0, #48	; 0x30
   13e84:	cmp	r0, #9
   13e88:	movhi	r0, #0
   13e8c:	movls	r0, #1
   13e90:	bx	lr
   13e94:	cmp	r3, r2
   13e98:	bne	13e3c <__lxstat64@plt+0x2fe0>
   13e9c:	add	r1, r1, #1
   13ea0:	b	13e4c <__lxstat64@plt+0x2ff0>
   13ea4:	push	{r4, lr}
   13ea8:	ldrb	r2, [r0]
   13eac:	ldrb	ip, [r1]
   13eb0:	cmp	r2, #45	; 0x2d
   13eb4:	bne	13f90 <__lxstat64@plt+0x3134>
   13eb8:	ldrb	r2, [r0, #1]!
   13ebc:	cmp	r2, #48	; 0x30
   13ec0:	beq	13eb8 <__lxstat64@plt+0x305c>
   13ec4:	cmp	ip, #45	; 0x2d
   13ec8:	beq	13f00 <__lxstat64@plt+0x30a4>
   13ecc:	sub	r0, r2, #48	; 0x30
   13ed0:	cmp	r0, #9
   13ed4:	bhi	13ee4 <__lxstat64@plt+0x3088>
   13ed8:	mvn	r0, #0
   13edc:	pop	{r4, pc}
   13ee0:	ldrb	ip, [r1, #1]!
   13ee4:	cmp	ip, #48	; 0x30
   13ee8:	beq	13ee0 <__lxstat64@plt+0x3084>
   13eec:	sub	r0, ip, #48	; 0x30
   13ef0:	cmp	r0, #9
   13ef4:	movhi	r0, #0
   13ef8:	mvnls	r0, #0
   13efc:	pop	{r4, pc}
   13f00:	ldrb	ip, [r1, #1]!
   13f04:	cmp	ip, #48	; 0x30
   13f08:	beq	13f00 <__lxstat64@plt+0x30a4>
   13f0c:	cmp	r2, ip
   13f10:	bne	13f20 <__lxstat64@plt+0x30c4>
   13f14:	sub	r3, r2, #48	; 0x30
   13f18:	cmp	r3, #9
   13f1c:	bls	13f64 <__lxstat64@plt+0x3108>
   13f20:	mov	lr, r2
   13f24:	mov	r4, r0
   13f28:	sub	lr, lr, #48	; 0x30
   13f2c:	cmp	lr, #9
   13f30:	sub	r3, r4, r0
   13f34:	bls	13f70 <__lxstat64@plt+0x3114>
   13f38:	mov	r0, ip
   13f3c:	mov	lr, r1
   13f40:	sub	r0, r0, #48	; 0x30
   13f44:	cmp	r0, #9
   13f48:	sub	r4, lr, r1
   13f4c:	bls	13f78 <__lxstat64@plt+0x311c>
   13f50:	cmp	r3, r4
   13f54:	beq	13f80 <__lxstat64@plt+0x3124>
   13f58:	bcs	13ed8 <__lxstat64@plt+0x307c>
   13f5c:	mov	r0, #1
   13f60:	pop	{r4, pc}
   13f64:	ldrb	r2, [r0, #1]!
   13f68:	ldrb	ip, [r1, #1]!
   13f6c:	b	13f0c <__lxstat64@plt+0x30b0>
   13f70:	ldrb	lr, [r4, #1]!
   13f74:	b	13f28 <__lxstat64@plt+0x30cc>
   13f78:	ldrb	r0, [lr, #1]!
   13f7c:	b	13f40 <__lxstat64@plt+0x30e4>
   13f80:	cmp	r3, #0
   13f84:	beq	1406c <__lxstat64@plt+0x3210>
   13f88:	sub	r0, ip, r2
   13f8c:	pop	{r4, pc}
   13f90:	cmp	ip, #45	; 0x2d
   13f94:	bne	13fd8 <__lxstat64@plt+0x317c>
   13f98:	ldrb	r3, [r1, #1]!
   13f9c:	cmp	r3, #48	; 0x30
   13fa0:	beq	13f98 <__lxstat64@plt+0x313c>
   13fa4:	sub	r3, r3, #48	; 0x30
   13fa8:	cmp	r3, #9
   13fac:	bls	13f5c <__lxstat64@plt+0x3100>
   13fb0:	cmp	r2, #48	; 0x30
   13fb4:	beq	13fcc <__lxstat64@plt+0x3170>
   13fb8:	sub	r0, r2, #48	; 0x30
   13fbc:	cmp	r0, #9
   13fc0:	movhi	r0, #0
   13fc4:	movls	r0, #1
   13fc8:	pop	{r4, pc}
   13fcc:	ldrb	r2, [r0, #1]!
   13fd0:	b	13fb0 <__lxstat64@plt+0x3154>
   13fd4:	ldrb	r2, [r0, #1]!
   13fd8:	cmp	r2, #48	; 0x30
   13fdc:	beq	13fd4 <__lxstat64@plt+0x3178>
   13fe0:	cmp	ip, #48	; 0x30
   13fe4:	bne	13ff8 <__lxstat64@plt+0x319c>
   13fe8:	ldrb	ip, [r1, #1]!
   13fec:	b	13fe0 <__lxstat64@plt+0x3184>
   13ff0:	ldrb	r2, [r0, #1]!
   13ff4:	ldrb	ip, [r1, #1]!
   13ff8:	cmp	r2, ip
   13ffc:	bne	1400c <__lxstat64@plt+0x31b0>
   14000:	sub	r3, r2, #48	; 0x30
   14004:	cmp	r3, #9
   14008:	bls	13ff0 <__lxstat64@plt+0x3194>
   1400c:	mov	lr, r2
   14010:	mov	r4, r0
   14014:	sub	lr, lr, #48	; 0x30
   14018:	cmp	lr, #9
   1401c:	sub	r3, r4, r0
   14020:	bls	1404c <__lxstat64@plt+0x31f0>
   14024:	mov	r0, ip
   14028:	mov	lr, r1
   1402c:	sub	r0, r0, #48	; 0x30
   14030:	cmp	r0, #9
   14034:	sub	r4, lr, r1
   14038:	bls	14054 <__lxstat64@plt+0x31f8>
   1403c:	cmp	r4, r3
   14040:	beq	1405c <__lxstat64@plt+0x3200>
   14044:	bls	13f5c <__lxstat64@plt+0x3100>
   14048:	b	13ed8 <__lxstat64@plt+0x307c>
   1404c:	ldrb	lr, [r4, #1]!
   14050:	b	14014 <__lxstat64@plt+0x31b8>
   14054:	ldrb	r0, [lr, #1]!
   14058:	b	1402c <__lxstat64@plt+0x31d0>
   1405c:	cmp	r3, #0
   14060:	beq	1406c <__lxstat64@plt+0x3210>
   14064:	sub	r0, r2, ip
   14068:	pop	{r4, pc}
   1406c:	mov	r0, r3
   14070:	pop	{r4, pc}
   14074:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   14078:	mov	r5, r0
   1407c:	mov	r6, r1
   14080:	ldr	r0, [sp, #32]
   14084:	ldr	r1, [sp, #36]	; 0x24
   14088:	mov	r7, r2
   1408c:	mov	r8, r3
   14090:	bl	146c0 <__lxstat64@plt+0x3864>
   14094:	subs	r4, r0, #0
   14098:	beq	140ec <__lxstat64@plt+0x3290>
   1409c:	cmp	r7, #0
   140a0:	beq	140d4 <__lxstat64@plt+0x3278>
   140a4:	ldr	r3, [pc, #108]	; 14118 <__lxstat64@plt+0x32bc>
   140a8:	str	r4, [sp, #4]
   140ac:	str	r3, [sp]
   140b0:	mov	r2, r7
   140b4:	mov	r3, r8
   140b8:	mov	r1, r6
   140bc:	mov	r0, r5
   140c0:	bl	10d24 <error_at_line@plt>
   140c4:	mov	r0, r4
   140c8:	add	sp, sp, #8
   140cc:	pop	{r4, r5, r6, r7, r8, lr}
   140d0:	b	14984 <__lxstat64@plt+0x3b28>
   140d4:	mov	r3, r4
   140d8:	ldr	r2, [pc, #56]	; 14118 <__lxstat64@plt+0x32bc>
   140dc:	mov	r1, r6
   140e0:	mov	r0, r5
   140e4:	bl	10d0c <error@plt>
   140e8:	b	140c4 <__lxstat64@plt+0x3268>
   140ec:	bl	10d78 <__errno_location@plt>
   140f0:	mov	r2, #5
   140f4:	ldr	r1, [pc, #32]	; 1411c <__lxstat64@plt+0x32c0>
   140f8:	ldr	r5, [r0]
   140fc:	mov	r0, r4
   14100:	bl	10c88 <dcgettext@plt>
   14104:	mov	r1, r5
   14108:	mov	r2, r0
   1410c:	mov	r0, r4
   14110:	bl	10d0c <error@plt>
   14114:	bl	10e50 <abort@plt>
   14118:	andeq	r6, r1, r2, lsl #4
   1411c:	andeq	r6, r1, r3, lsl #6
   14120:	push	{r0, r1, r2, lr}
   14124:	stm	sp, {r2, r3}
   14128:	mov	r3, #0
   1412c:	mov	r2, r3
   14130:	bl	14074 <__lxstat64@plt+0x3218>
   14134:	add	sp, sp, #12
   14138:	pop	{pc}		; (ldr pc, [sp], #4)
   1413c:	push	{r4, lr}
   14140:	bl	14780 <__lxstat64@plt+0x3924>
   14144:	cmp	r0, #0
   14148:	popne	{r4, pc}
   1414c:	bl	145d0 <__lxstat64@plt+0x3774>
   14150:	push	{r4, lr}
   14154:	bl	14780 <__lxstat64@plt+0x3924>
   14158:	cmp	r0, #0
   1415c:	popne	{r4, pc}
   14160:	bl	145d0 <__lxstat64@plt+0x3774>
   14164:	b	1413c <__lxstat64@plt+0x32e0>
   14168:	push	{r4, r5, r6, lr}
   1416c:	mov	r5, r0
   14170:	mov	r4, r1
   14174:	bl	147c0 <__lxstat64@plt+0x3964>
   14178:	cmp	r0, #0
   1417c:	popne	{r4, r5, r6, pc}
   14180:	adds	r4, r4, #0
   14184:	movne	r4, #1
   14188:	cmp	r5, #0
   1418c:	orreq	r4, r4, #1
   14190:	cmp	r4, #0
   14194:	popeq	{r4, r5, r6, pc}
   14198:	bl	145d0 <__lxstat64@plt+0x3774>
   1419c:	push	{r4, lr}
   141a0:	cmp	r1, #0
   141a4:	orreq	r1, r1, #1
   141a8:	bl	147c0 <__lxstat64@plt+0x3964>
   141ac:	cmp	r0, #0
   141b0:	popne	{r4, pc}
   141b4:	bl	145d0 <__lxstat64@plt+0x3774>
   141b8:	push	{r4, r5, r6, lr}
   141bc:	mov	r6, r0
   141c0:	mov	r5, r1
   141c4:	mov	r4, r2
   141c8:	bl	14af0 <__lxstat64@plt+0x3c94>
   141cc:	cmp	r0, #0
   141d0:	popne	{r4, r5, r6, pc}
   141d4:	cmp	r6, #0
   141d8:	beq	141e8 <__lxstat64@plt+0x338c>
   141dc:	cmp	r5, #0
   141e0:	cmpne	r4, #0
   141e4:	popeq	{r4, r5, r6, pc}
   141e8:	bl	145d0 <__lxstat64@plt+0x3774>
   141ec:	b	141b8 <__lxstat64@plt+0x335c>
   141f0:	cmp	r2, #0
   141f4:	cmpne	r1, #0
   141f8:	moveq	r2, #1
   141fc:	moveq	r1, r2
   14200:	push	{r4, lr}
   14204:	bl	14af0 <__lxstat64@plt+0x3c94>
   14208:	cmp	r0, #0
   1420c:	popne	{r4, pc}
   14210:	bl	145d0 <__lxstat64@plt+0x3774>
   14214:	mov	r2, r1
   14218:	mov	r1, r0
   1421c:	mov	r0, #0
   14220:	b	141b8 <__lxstat64@plt+0x335c>
   14224:	mov	r2, r1
   14228:	mov	r1, r0
   1422c:	mov	r0, #0
   14230:	b	141f0 <__lxstat64@plt+0x3394>
   14234:	push	{r4, r5, r6, r7, r8, lr}
   14238:	subs	r7, r0, #0
   1423c:	mov	r5, r1
   14240:	mov	r6, r2
   14244:	ldr	r4, [r1]
   14248:	bne	14284 <__lxstat64@plt+0x3428>
   1424c:	cmp	r4, #0
   14250:	bne	1426c <__lxstat64@plt+0x3410>
   14254:	mov	r1, r2
   14258:	mov	r0, #64	; 0x40
   1425c:	bl	14c1c <__lxstat64@plt+0x3dc0>
   14260:	cmp	r0, #0
   14264:	movne	r4, r0
   14268:	addeq	r4, r0, #1
   1426c:	mov	r2, r6
   14270:	mov	r1, r4
   14274:	mov	r0, r7
   14278:	bl	141b8 <__lxstat64@plt+0x335c>
   1427c:	str	r4, [r5]
   14280:	pop	{r4, r5, r6, r7, r8, pc}
   14284:	lsr	r2, r4, #1
   14288:	add	r3, r2, #1
   1428c:	mvn	r3, r3
   14290:	cmp	r4, r3
   14294:	addls	r4, r4, #1
   14298:	addls	r4, r4, r2
   1429c:	bls	1426c <__lxstat64@plt+0x3410>
   142a0:	bl	145d0 <__lxstat64@plt+0x3774>
   142a4:	mov	r2, #1
   142a8:	b	14234 <__lxstat64@plt+0x33d8>
   142ac:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   142b0:	mov	sl, r0
   142b4:	ldr	r8, [r1]
   142b8:	mov	fp, r1
   142bc:	mov	r5, r2
   142c0:	asrs	r4, r8, #1
   142c4:	mov	r9, r3
   142c8:	ldr	r7, [sp, #48]	; 0x30
   142cc:	bpl	14368 <__lxstat64@plt+0x350c>
   142d0:	rsb	r2, r4, #-2147483648	; 0x80000000
   142d4:	cmp	r8, r2
   142d8:	movge	r2, #0
   142dc:	movlt	r2, #1
   142e0:	mvn	r3, r9
   142e4:	cmp	r2, #0
   142e8:	lsr	r3, r3, #31
   142ec:	addeq	r4, r4, r8
   142f0:	mvnne	r4, #-2147483648	; 0x80000000
   142f4:	mov	r0, r3
   142f8:	cmp	r9, r4
   142fc:	movge	r0, #0
   14300:	andlt	r0, r0, #1
   14304:	cmp	r0, #0
   14308:	str	r3, [sp, #4]
   1430c:	bne	144dc <__lxstat64@plt+0x3680>
   14310:	cmp	r7, #0
   14314:	bge	14428 <__lxstat64@plt+0x35cc>
   14318:	cmp	r4, #0
   1431c:	bge	14380 <__lxstat64@plt+0x3524>
   14320:	mov	r1, r7
   14324:	mvn	r0, #-2147483648	; 0x80000000
   14328:	bl	14e28 <__lxstat64@plt+0x3fcc>
   1432c:	cmp	r0, r4
   14330:	movle	r0, #0
   14334:	movgt	r0, #1
   14338:	cmp	r0, #0
   1433c:	mvnne	r6, #-2147483648	; 0x80000000
   14340:	beq	14390 <__lxstat64@plt+0x3534>
   14344:	mov	r1, r7
   14348:	mov	r0, r6
   1434c:	bl	14e28 <__lxstat64@plt+0x3fcc>
   14350:	mov	r1, r7
   14354:	mov	r4, r0
   14358:	mov	r0, r6
   1435c:	bl	15048 <__lxstat64@plt+0x41ec>
   14360:	sub	r1, r6, r1
   14364:	b	143a0 <__lxstat64@plt+0x3544>
   14368:	mvn	r2, #-2147483648	; 0x80000000
   1436c:	sub	r2, r2, r4
   14370:	cmp	r8, r2
   14374:	movle	r2, #0
   14378:	movgt	r2, #1
   1437c:	b	142e0 <__lxstat64@plt+0x3484>
   14380:	cmn	r7, #1
   14384:	movne	r1, r7
   14388:	movne	r0, #-2147483648	; 0x80000000
   1438c:	bne	144f4 <__lxstat64@plt+0x3698>
   14390:	mul	r1, r7, r4
   14394:	cmp	r1, #63	; 0x3f
   14398:	movle	r6, #64	; 0x40
   1439c:	ble	14344 <__lxstat64@plt+0x34e8>
   143a0:	cmp	sl, #0
   143a4:	sub	r2, r4, r8
   143a8:	streq	sl, [fp]
   143ac:	cmp	r2, r5
   143b0:	bge	14484 <__lxstat64@plt+0x3628>
   143b4:	cmp	r5, #0
   143b8:	bge	14450 <__lxstat64@plt+0x35f4>
   143bc:	rsb	r2, r5, #-2147483648	; 0x80000000
   143c0:	cmp	r8, r2
   143c4:	movge	r2, #0
   143c8:	movlt	r2, #1
   143cc:	cmp	r2, #0
   143d0:	bne	14424 <__lxstat64@plt+0x35c8>
   143d4:	ldr	r0, [sp, #4]
   143d8:	add	r5, r8, r5
   143dc:	cmp	r9, r5
   143e0:	movge	r0, #0
   143e4:	andlt	r0, r0, #1
   143e8:	cmp	r0, #0
   143ec:	mov	r4, r5
   143f0:	bne	14424 <__lxstat64@plt+0x35c8>
   143f4:	cmp	r7, #0
   143f8:	bge	14498 <__lxstat64@plt+0x363c>
   143fc:	cmp	r5, #0
   14400:	bge	14470 <__lxstat64@plt+0x3614>
   14404:	mov	r1, r7
   14408:	mvn	r0, #-2147483648	; 0x80000000
   1440c:	bl	14e28 <__lxstat64@plt+0x3fcc>
   14410:	cmp	r5, r0
   14414:	movge	r0, #0
   14418:	movlt	r0, #1
   1441c:	cmp	r0, #0
   14420:	beq	14480 <__lxstat64@plt+0x3624>
   14424:	bl	145d0 <__lxstat64@plt+0x3774>
   14428:	beq	14390 <__lxstat64@plt+0x3534>
   1442c:	cmp	r4, #0
   14430:	bge	144ec <__lxstat64@plt+0x3690>
   14434:	cmn	r4, #1
   14438:	beq	14390 <__lxstat64@plt+0x3534>
   1443c:	mov	r1, r4
   14440:	mov	r0, #-2147483648	; 0x80000000
   14444:	bl	14e28 <__lxstat64@plt+0x3fcc>
   14448:	cmp	r7, r0
   1444c:	b	14330 <__lxstat64@plt+0x34d4>
   14450:	cmp	r8, #0
   14454:	blt	143d4 <__lxstat64@plt+0x3578>
   14458:	mvn	r2, #-2147483648	; 0x80000000
   1445c:	sub	r2, r2, r5
   14460:	cmp	r8, r2
   14464:	movle	r2, #0
   14468:	movgt	r2, #1
   1446c:	b	143cc <__lxstat64@plt+0x3570>
   14470:	cmn	r7, #1
   14474:	movne	r1, r7
   14478:	movne	r0, #-2147483648	; 0x80000000
   1447c:	bne	144d0 <__lxstat64@plt+0x3674>
   14480:	mul	r1, r5, r7
   14484:	mov	r0, sl
   14488:	bl	14168 <__lxstat64@plt+0x330c>
   1448c:	str	r4, [fp]
   14490:	add	sp, sp, #12
   14494:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14498:	beq	14480 <__lxstat64@plt+0x3624>
   1449c:	cmp	r5, #0
   144a0:	movge	r1, r7
   144a4:	mvnge	r0, #-2147483648	; 0x80000000
   144a8:	bge	144d0 <__lxstat64@plt+0x3674>
   144ac:	cmn	r5, #1
   144b0:	beq	14480 <__lxstat64@plt+0x3624>
   144b4:	mov	r1, r5
   144b8:	mov	r0, #-2147483648	; 0x80000000
   144bc:	bl	14e28 <__lxstat64@plt+0x3fcc>
   144c0:	cmp	r7, r0
   144c4:	movle	r0, #0
   144c8:	movgt	r0, #1
   144cc:	b	1441c <__lxstat64@plt+0x35c0>
   144d0:	bl	14e28 <__lxstat64@plt+0x3fcc>
   144d4:	cmp	r5, r0
   144d8:	b	144c4 <__lxstat64@plt+0x3668>
   144dc:	cmp	r7, #0
   144e0:	mov	r4, r9
   144e4:	blt	14380 <__lxstat64@plt+0x3524>
   144e8:	beq	14390 <__lxstat64@plt+0x3534>
   144ec:	mov	r1, r7
   144f0:	mvn	r0, #-2147483648	; 0x80000000
   144f4:	bl	14e28 <__lxstat64@plt+0x3fcc>
   144f8:	cmp	r0, r4
   144fc:	movge	r0, #0
   14500:	movlt	r0, #1
   14504:	b	14338 <__lxstat64@plt+0x34dc>
   14508:	push	{r4, lr}
   1450c:	bl	14738 <__lxstat64@plt+0x38dc>
   14510:	cmp	r0, #0
   14514:	popne	{r4, pc}
   14518:	bl	145d0 <__lxstat64@plt+0x3774>
   1451c:	mov	r1, #1
   14520:	b	14508 <__lxstat64@plt+0x36ac>
   14524:	push	{r4, lr}
   14528:	bl	14738 <__lxstat64@plt+0x38dc>
   1452c:	cmp	r0, #0
   14530:	popne	{r4, pc}
   14534:	bl	145d0 <__lxstat64@plt+0x3774>
   14538:	mov	r1, #1
   1453c:	b	14524 <__lxstat64@plt+0x36c8>
   14540:	push	{r4, r5, r6, lr}
   14544:	mov	r4, r1
   14548:	mov	r5, r0
   1454c:	mov	r0, r1
   14550:	bl	1413c <__lxstat64@plt+0x32e0>
   14554:	mov	r2, r4
   14558:	mov	r1, r5
   1455c:	pop	{r4, r5, r6, lr}
   14560:	b	10c64 <memcpy@plt>
   14564:	push	{r4, r5, r6, lr}
   14568:	mov	r4, r1
   1456c:	mov	r5, r0
   14570:	mov	r0, r1
   14574:	bl	14150 <__lxstat64@plt+0x32f4>
   14578:	mov	r2, r4
   1457c:	mov	r1, r5
   14580:	pop	{r4, r5, r6, lr}
   14584:	b	10c64 <memcpy@plt>
   14588:	push	{r4, r5, r6, lr}
   1458c:	mov	r5, r0
   14590:	add	r0, r1, #1
   14594:	mov	r4, r1
   14598:	bl	14150 <__lxstat64@plt+0x32f4>
   1459c:	mov	r2, #0
   145a0:	mov	r1, r5
   145a4:	strb	r2, [r0, r4]
   145a8:	mov	r2, r4
   145ac:	pop	{r4, r5, r6, lr}
   145b0:	b	10c64 <memcpy@plt>
   145b4:	push	{r4, lr}
   145b8:	mov	r4, r0
   145bc:	bl	10d6c <strlen@plt>
   145c0:	add	r1, r0, #1
   145c4:	mov	r0, r4
   145c8:	pop	{r4, lr}
   145cc:	b	14540 <__lxstat64@plt+0x36e4>
   145d0:	ldr	r3, [pc, #44]	; 14604 <__lxstat64@plt+0x37a8>
   145d4:	push	{r4, lr}
   145d8:	mov	r2, #5
   145dc:	ldr	r1, [pc, #36]	; 14608 <__lxstat64@plt+0x37ac>
   145e0:	mov	r0, #0
   145e4:	ldr	r4, [r3]
   145e8:	bl	10c88 <dcgettext@plt>
   145ec:	ldr	r2, [pc, #24]	; 1460c <__lxstat64@plt+0x37b0>
   145f0:	mov	r1, #0
   145f4:	mov	r3, r0
   145f8:	mov	r0, r4
   145fc:	bl	10d0c <error@plt>
   14600:	bl	10e50 <abort@plt>
   14604:	andeq	r7, r2, r4, ror #1
   14608:	andeq	r6, r1, r3, lsr #6
   1460c:	andeq	r6, r1, r2, lsl #4
   14610:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   14614:	mov	r6, r0
   14618:	mov	r7, r1
   1461c:	mov	r4, r0
   14620:	mov	r5, #0
   14624:	str	r1, [sp, #4]
   14628:	cmp	r4, #0
   1462c:	bne	14650 <__lxstat64@plt+0x37f4>
   14630:	cmp	r5, #0
   14634:	bge	14674 <__lxstat64@plt+0x3818>
   14638:	bl	10d78 <__errno_location@plt>
   1463c:	mov	r3, #75	; 0x4b
   14640:	str	r3, [r0]
   14644:	mov	r0, r4
   14648:	add	sp, sp, #12
   1464c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   14650:	ldr	r3, [sp, #4]
   14654:	sub	r4, r4, #1
   14658:	add	r2, r3, #4
   1465c:	str	r2, [sp, #4]
   14660:	ldr	r0, [r3]
   14664:	bl	10d6c <strlen@plt>
   14668:	adds	r5, r5, r0
   1466c:	mvncs	r5, #0
   14670:	b	14628 <__lxstat64@plt+0x37cc>
   14674:	add	r0, r5, #1
   14678:	bl	1413c <__lxstat64@plt+0x32e0>
   1467c:	sub	r7, r7, #4
   14680:	mov	r4, r0
   14684:	mov	r5, r0
   14688:	cmp	r6, #0
   1468c:	strbeq	r6, [r5]
   14690:	beq	14644 <__lxstat64@plt+0x37e8>
   14694:	ldr	r9, [r7, #4]!
   14698:	sub	r6, r6, #1
   1469c:	mov	r0, r9
   146a0:	bl	10d6c <strlen@plt>
   146a4:	mov	r1, r9
   146a8:	mov	r8, r0
   146ac:	mov	r2, r0
   146b0:	mov	r0, r5
   146b4:	bl	10c64 <memcpy@plt>
   146b8:	add	r5, r5, r8
   146bc:	b	14688 <__lxstat64@plt+0x382c>
   146c0:	push	{r0, r1, r2, lr}
   146c4:	add	ip, r0, #2
   146c8:	mov	r2, r0
   146cc:	mov	r0, #0
   146d0:	ldrb	r3, [ip, #-2]
   146d4:	cmp	r3, #0
   146d8:	bne	146e8 <__lxstat64@plt+0x388c>
   146dc:	bl	14610 <__lxstat64@plt+0x37b4>
   146e0:	add	sp, sp, #12
   146e4:	pop	{pc}		; (ldr pc, [sp], #4)
   146e8:	cmp	r3, #37	; 0x25
   146ec:	bne	14704 <__lxstat64@plt+0x38a8>
   146f0:	add	ip, ip, #2
   146f4:	ldrb	r3, [ip, #-3]
   146f8:	cmp	r3, #115	; 0x73
   146fc:	addeq	r0, r0, #1
   14700:	beq	146d0 <__lxstat64@plt+0x3874>
   14704:	mov	r3, r1
   14708:	add	r0, sp, #4
   1470c:	mov	r1, #1
   14710:	bl	10d90 <__vasprintf_chk@plt>
   14714:	cmp	r0, #0
   14718:	ldrge	r0, [sp, #4]
   1471c:	bge	146e0 <__lxstat64@plt+0x3884>
   14720:	bl	10d78 <__errno_location@plt>
   14724:	ldr	r3, [r0]
   14728:	cmp	r3, #12
   1472c:	movne	r0, #0
   14730:	bne	146e0 <__lxstat64@plt+0x3884>
   14734:	bl	145d0 <__lxstat64@plt+0x3774>
   14738:	cmp	r1, #0
   1473c:	cmpne	r0, #0
   14740:	moveq	r1, #1
   14744:	moveq	r0, r1
   14748:	umull	r2, r3, r0, r1
   1474c:	adds	r3, r3, #0
   14750:	movne	r3, #1
   14754:	cmp	r2, #0
   14758:	blt	14768 <__lxstat64@plt+0x390c>
   1475c:	cmp	r3, #0
   14760:	bne	14768 <__lxstat64@plt+0x390c>
   14764:	b	10c04 <calloc@plt>
   14768:	push	{r4, lr}
   1476c:	bl	10d78 <__errno_location@plt>
   14770:	mov	r3, #12
   14774:	str	r3, [r0]
   14778:	mov	r0, #0
   1477c:	pop	{r4, pc}
   14780:	cmp	r0, #0
   14784:	mov	r3, #0
   14788:	moveq	r0, #1
   1478c:	adds	r3, r3, #0
   14790:	movne	r3, #1
   14794:	cmp	r0, #0
   14798:	blt	147a8 <__lxstat64@plt+0x394c>
   1479c:	cmp	r3, #0
   147a0:	bne	147a8 <__lxstat64@plt+0x394c>
   147a4:	b	10d18 <malloc@plt>
   147a8:	push	{r4, lr}
   147ac:	bl	10d78 <__errno_location@plt>
   147b0:	mov	r3, #12
   147b4:	str	r3, [r0]
   147b8:	mov	r0, #0
   147bc:	pop	{r4, pc}
   147c0:	cmp	r0, #0
   147c4:	push	{r4, lr}
   147c8:	mov	r4, r1
   147cc:	bne	147dc <__lxstat64@plt+0x3980>
   147d0:	mov	r0, r1
   147d4:	pop	{r4, lr}
   147d8:	b	14780 <__lxstat64@plt+0x3924>
   147dc:	cmp	r1, #0
   147e0:	bne	147f0 <__lxstat64@plt+0x3994>
   147e4:	bl	14984 <__lxstat64@plt+0x3b28>
   147e8:	mov	r0, #0
   147ec:	pop	{r4, pc}
   147f0:	cmp	r1, #0
   147f4:	blt	14804 <__lxstat64@plt+0x39a8>
   147f8:	mov	r3, #0
   147fc:	cmp	r3, r3
   14800:	beq	14814 <__lxstat64@plt+0x39b8>
   14804:	bl	10d78 <__errno_location@plt>
   14808:	mov	r3, #12
   1480c:	str	r3, [r0]
   14810:	b	147e8 <__lxstat64@plt+0x398c>
   14814:	pop	{r4, lr}
   14818:	b	10c94 <realloc@plt>
   1481c:	push	{r4, r5, r6, lr}
   14820:	mov	r4, r0
   14824:	bl	10ce8 <__fpending@plt>
   14828:	mov	r5, r0
   1482c:	mov	r0, r4
   14830:	bl	10cf4 <ferror_unlocked@plt>
   14834:	mov	r6, r0
   14838:	mov	r0, r4
   1483c:	bl	1488c <__lxstat64@plt+0x3a30>
   14840:	cmp	r6, #0
   14844:	mov	r4, r0
   14848:	bne	14874 <__lxstat64@plt+0x3a18>
   1484c:	cmp	r0, #0
   14850:	beq	1486c <__lxstat64@plt+0x3a10>
   14854:	cmp	r5, #0
   14858:	bne	14884 <__lxstat64@plt+0x3a28>
   1485c:	bl	10d78 <__errno_location@plt>
   14860:	ldr	r4, [r0]
   14864:	subs	r4, r4, #9
   14868:	mvnne	r4, #0
   1486c:	mov	r0, r4
   14870:	pop	{r4, r5, r6, pc}
   14874:	cmp	r0, #0
   14878:	bne	14884 <__lxstat64@plt+0x3a28>
   1487c:	bl	10d78 <__errno_location@plt>
   14880:	str	r4, [r0]
   14884:	mvn	r4, #0
   14888:	b	1486c <__lxstat64@plt+0x3a10>
   1488c:	push	{r0, r1, r2, r4, r5, lr}
   14890:	mov	r4, r0
   14894:	bl	10db4 <fileno@plt>
   14898:	cmp	r0, #0
   1489c:	mov	r0, r4
   148a0:	bge	148b0 <__lxstat64@plt+0x3a54>
   148a4:	add	sp, sp, #12
   148a8:	pop	{r4, r5, lr}
   148ac:	b	10dcc <fclose@plt>
   148b0:	bl	10d3c <__freading@plt>
   148b4:	cmp	r0, #0
   148b8:	bne	148f4 <__lxstat64@plt+0x3a98>
   148bc:	mov	r0, r4
   148c0:	bl	14934 <__lxstat64@plt+0x3ad8>
   148c4:	cmp	r0, #0
   148c8:	bne	14928 <__lxstat64@plt+0x3acc>
   148cc:	mov	r5, #0
   148d0:	mov	r0, r4
   148d4:	bl	10dcc <fclose@plt>
   148d8:	cmp	r5, #0
   148dc:	beq	148ec <__lxstat64@plt+0x3a90>
   148e0:	bl	10d78 <__errno_location@plt>
   148e4:	str	r5, [r0]
   148e8:	mvn	r0, #0
   148ec:	add	sp, sp, #12
   148f0:	pop	{r4, r5, pc}
   148f4:	mov	r0, r4
   148f8:	bl	10db4 <fileno@plt>
   148fc:	mov	r3, #1
   14900:	str	r3, [sp]
   14904:	mov	r2, #0
   14908:	mov	r3, #0
   1490c:	bl	10cd0 <lseek64@plt>
   14910:	mvn	r3, #0
   14914:	mvn	r2, #0
   14918:	cmp	r1, r3
   1491c:	cmpeq	r0, r2
   14920:	bne	148bc <__lxstat64@plt+0x3a60>
   14924:	b	148cc <__lxstat64@plt+0x3a70>
   14928:	bl	10d78 <__errno_location@plt>
   1492c:	ldr	r5, [r0]
   14930:	b	148d0 <__lxstat64@plt+0x3a74>
   14934:	push	{r0, r1, r4, lr}
   14938:	subs	r4, r0, #0
   1493c:	bne	14950 <__lxstat64@plt+0x3af4>
   14940:	mov	r0, r4
   14944:	add	sp, sp, #8
   14948:	pop	{r4, lr}
   1494c:	b	10c40 <fflush@plt>
   14950:	bl	10d3c <__freading@plt>
   14954:	cmp	r0, #0
   14958:	beq	14940 <__lxstat64@plt+0x3ae4>
   1495c:	ldr	r3, [r4]
   14960:	tst	r3, #256	; 0x100
   14964:	beq	14940 <__lxstat64@plt+0x3ae4>
   14968:	mov	r3, #1
   1496c:	str	r3, [sp]
   14970:	mov	r2, #0
   14974:	mov	r3, #0
   14978:	mov	r0, r4
   1497c:	bl	149d8 <__lxstat64@plt+0x3b7c>
   14980:	b	14940 <__lxstat64@plt+0x3ae4>
   14984:	push	{r0, r1, r2, r4, r5, lr}
   14988:	mov	r5, r0
   1498c:	bl	10d78 <__errno_location@plt>
   14990:	ldr	r3, [r0]
   14994:	mov	r4, r0
   14998:	str	r3, [sp]
   1499c:	str	r3, [sp, #4]
   149a0:	mov	r3, #0
   149a4:	str	r3, [r0]
   149a8:	mov	r0, r5
   149ac:	bl	10c4c <free@plt>
   149b0:	ldr	r3, [r4]
   149b4:	add	r2, sp, #8
   149b8:	cmp	r3, #0
   149bc:	moveq	r3, #4
   149c0:	movne	r3, #0
   149c4:	add	r3, r2, r3
   149c8:	ldr	r3, [r3, #-8]
   149cc:	str	r3, [r4]
   149d0:	add	sp, sp, #12
   149d4:	pop	{r4, r5, pc}
   149d8:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   149dc:	mov	r4, r0
   149e0:	ldmib	r0, {ip, lr}
   149e4:	ldr	r8, [sp, #32]
   149e8:	cmp	lr, ip
   149ec:	bne	14a58 <__lxstat64@plt+0x3bfc>
   149f0:	ldr	lr, [r0, #20]
   149f4:	ldr	ip, [r0, #16]
   149f8:	cmp	lr, ip
   149fc:	bne	14a58 <__lxstat64@plt+0x3bfc>
   14a00:	ldr	r5, [r0, #36]	; 0x24
   14a04:	cmp	r5, #0
   14a08:	bne	14a58 <__lxstat64@plt+0x3bfc>
   14a0c:	mov	r6, r2
   14a10:	mov	r7, r3
   14a14:	bl	10db4 <fileno@plt>
   14a18:	mov	r2, r6
   14a1c:	mov	r3, r7
   14a20:	str	r8, [sp]
   14a24:	bl	10cd0 <lseek64@plt>
   14a28:	mvn	r3, #0
   14a2c:	mvn	r2, #0
   14a30:	cmp	r1, r3
   14a34:	cmpeq	r0, r2
   14a38:	mvneq	r0, #0
   14a3c:	ldrne	r3, [r4]
   14a40:	strdne	r0, [r4, #80]	; 0x50
   14a44:	movne	r0, r5
   14a48:	bicne	r3, r3, #16
   14a4c:	strne	r3, [r4]
   14a50:	add	sp, sp, #8
   14a54:	pop	{r4, r5, r6, r7, r8, pc}
   14a58:	str	r8, [sp, #32]
   14a5c:	mov	r0, r4
   14a60:	add	sp, sp, #8
   14a64:	pop	{r4, r5, r6, r7, r8, lr}
   14a68:	b	10dd8 <fseeko64@plt>
   14a6c:	push	{r4, lr}
   14a70:	mov	r0, #14
   14a74:	bl	10dfc <nl_langinfo@plt>
   14a78:	ldr	r3, [pc, #24]	; 14a98 <__lxstat64@plt+0x3c3c>
   14a7c:	cmp	r0, #0
   14a80:	moveq	r0, r3
   14a84:	ldr	r3, [pc, #16]	; 14a9c <__lxstat64@plt+0x3c40>
   14a88:	ldrb	r2, [r0]
   14a8c:	cmp	r2, #0
   14a90:	moveq	r0, r3
   14a94:	pop	{r4, pc}
   14a98:	andeq	r5, r1, ip, lsl #9
   14a9c:	andeq	r6, r1, r4, lsr r3
   14aa0:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   14aa4:	subs	r5, r0, #0
   14aa8:	addeq	r5, sp, #4
   14aac:	mov	r0, r5
   14ab0:	mov	r7, r2
   14ab4:	mov	r6, r1
   14ab8:	bl	10d00 <mbrtowc@plt>
   14abc:	cmp	r7, #0
   14ac0:	cmnne	r0, #3
   14ac4:	mov	r4, r0
   14ac8:	bls	14ae4 <__lxstat64@plt+0x3c88>
   14acc:	mov	r0, #0
   14ad0:	bl	14b3c <__lxstat64@plt+0x3ce0>
   14ad4:	cmp	r0, #0
   14ad8:	moveq	r4, #1
   14adc:	ldrbeq	r3, [r6]
   14ae0:	streq	r3, [r5]
   14ae4:	mov	r0, r4
   14ae8:	add	sp, sp, #12
   14aec:	pop	{r4, r5, r6, r7, pc}
   14af0:	push	{r4, r5, r6, lr}
   14af4:	subs	r4, r2, #0
   14af8:	mov	r6, r0
   14afc:	mov	r5, r1
   14b00:	beq	14b18 <__lxstat64@plt+0x3cbc>
   14b04:	mov	r1, r4
   14b08:	mvn	r0, #0
   14b0c:	bl	14c1c <__lxstat64@plt+0x3dc0>
   14b10:	cmp	r0, r5
   14b14:	bcc	14b28 <__lxstat64@plt+0x3ccc>
   14b18:	mul	r1, r5, r4
   14b1c:	mov	r0, r6
   14b20:	pop	{r4, r5, r6, lr}
   14b24:	b	147c0 <__lxstat64@plt+0x3964>
   14b28:	bl	10d78 <__errno_location@plt>
   14b2c:	mov	r3, #12
   14b30:	str	r3, [r0]
   14b34:	mov	r0, #0
   14b38:	pop	{r4, r5, r6, pc}
   14b3c:	push	{lr}		; (str lr, [sp, #-4]!)
   14b40:	sub	sp, sp, #268	; 0x10c
   14b44:	ldr	r2, [pc, #64]	; 14b8c <__lxstat64@plt+0x3d30>
   14b48:	add	r1, sp, #4
   14b4c:	bl	14b98 <__lxstat64@plt+0x3d3c>
   14b50:	cmp	r0, #0
   14b54:	movne	r0, #0
   14b58:	bne	14b84 <__lxstat64@plt+0x3d28>
   14b5c:	ldr	r1, [pc, #44]	; 14b90 <__lxstat64@plt+0x3d34>
   14b60:	add	r0, sp, #4
   14b64:	bl	10c28 <strcmp@plt>
   14b68:	cmp	r0, #0
   14b6c:	beq	14b84 <__lxstat64@plt+0x3d28>
   14b70:	ldr	r1, [pc, #28]	; 14b94 <__lxstat64@plt+0x3d38>
   14b74:	add	r0, sp, #4
   14b78:	bl	10c28 <strcmp@plt>
   14b7c:	adds	r0, r0, #0
   14b80:	movne	r0, #1
   14b84:	add	sp, sp, #268	; 0x10c
   14b88:	pop	{pc}		; (ldr pc, [sp], #4)
   14b8c:	andeq	r0, r0, r1, lsl #2
   14b90:	andeq	r6, r1, sl, lsr r3
   14b94:	andeq	r6, r1, ip, lsr r3
   14b98:	push	{r4, r5, r6, lr}
   14b9c:	mov	r5, r1
   14ba0:	mov	r1, #0
   14ba4:	mov	r4, r2
   14ba8:	bl	10de4 <setlocale@plt>
   14bac:	subs	r6, r0, #0
   14bb0:	bne	14bc4 <__lxstat64@plt+0x3d68>
   14bb4:	cmp	r4, #0
   14bb8:	strbne	r6, [r5]
   14bbc:	mov	r0, #22
   14bc0:	pop	{r4, r5, r6, pc}
   14bc4:	bl	10d6c <strlen@plt>
   14bc8:	cmp	r4, r0
   14bcc:	bls	14be8 <__lxstat64@plt+0x3d8c>
   14bd0:	add	r2, r0, #1
   14bd4:	mov	r1, r6
   14bd8:	mov	r0, r5
   14bdc:	bl	10c64 <memcpy@plt>
   14be0:	mov	r0, #0
   14be4:	pop	{r4, r5, r6, pc}
   14be8:	cmp	r4, #0
   14bec:	beq	14c0c <__lxstat64@plt+0x3db0>
   14bf0:	sub	r4, r4, #1
   14bf4:	mov	r2, r4
   14bf8:	mov	r1, r6
   14bfc:	mov	r0, r5
   14c00:	bl	10c64 <memcpy@plt>
   14c04:	mov	r3, #0
   14c08:	strb	r3, [r5, r4]
   14c0c:	mov	r0, #34	; 0x22
   14c10:	pop	{r4, r5, r6, pc}
   14c14:	mov	r1, #0
   14c18:	b	10de4 <setlocale@plt>
   14c1c:	subs	r2, r1, #1
   14c20:	bxeq	lr
   14c24:	bcc	14dfc <__lxstat64@plt+0x3fa0>
   14c28:	cmp	r0, r1
   14c2c:	bls	14de0 <__lxstat64@plt+0x3f84>
   14c30:	tst	r1, r2
   14c34:	beq	14dec <__lxstat64@plt+0x3f90>
   14c38:	clz	r3, r0
   14c3c:	clz	r2, r1
   14c40:	sub	r3, r2, r3
   14c44:	rsbs	r3, r3, #31
   14c48:	addne	r3, r3, r3, lsl #1
   14c4c:	mov	r2, #0
   14c50:	addne	pc, pc, r3, lsl #2
   14c54:	nop			; (mov r0, r0)
   14c58:	cmp	r0, r1, lsl #31
   14c5c:	adc	r2, r2, r2
   14c60:	subcs	r0, r0, r1, lsl #31
   14c64:	cmp	r0, r1, lsl #30
   14c68:	adc	r2, r2, r2
   14c6c:	subcs	r0, r0, r1, lsl #30
   14c70:	cmp	r0, r1, lsl #29
   14c74:	adc	r2, r2, r2
   14c78:	subcs	r0, r0, r1, lsl #29
   14c7c:	cmp	r0, r1, lsl #28
   14c80:	adc	r2, r2, r2
   14c84:	subcs	r0, r0, r1, lsl #28
   14c88:	cmp	r0, r1, lsl #27
   14c8c:	adc	r2, r2, r2
   14c90:	subcs	r0, r0, r1, lsl #27
   14c94:	cmp	r0, r1, lsl #26
   14c98:	adc	r2, r2, r2
   14c9c:	subcs	r0, r0, r1, lsl #26
   14ca0:	cmp	r0, r1, lsl #25
   14ca4:	adc	r2, r2, r2
   14ca8:	subcs	r0, r0, r1, lsl #25
   14cac:	cmp	r0, r1, lsl #24
   14cb0:	adc	r2, r2, r2
   14cb4:	subcs	r0, r0, r1, lsl #24
   14cb8:	cmp	r0, r1, lsl #23
   14cbc:	adc	r2, r2, r2
   14cc0:	subcs	r0, r0, r1, lsl #23
   14cc4:	cmp	r0, r1, lsl #22
   14cc8:	adc	r2, r2, r2
   14ccc:	subcs	r0, r0, r1, lsl #22
   14cd0:	cmp	r0, r1, lsl #21
   14cd4:	adc	r2, r2, r2
   14cd8:	subcs	r0, r0, r1, lsl #21
   14cdc:	cmp	r0, r1, lsl #20
   14ce0:	adc	r2, r2, r2
   14ce4:	subcs	r0, r0, r1, lsl #20
   14ce8:	cmp	r0, r1, lsl #19
   14cec:	adc	r2, r2, r2
   14cf0:	subcs	r0, r0, r1, lsl #19
   14cf4:	cmp	r0, r1, lsl #18
   14cf8:	adc	r2, r2, r2
   14cfc:	subcs	r0, r0, r1, lsl #18
   14d00:	cmp	r0, r1, lsl #17
   14d04:	adc	r2, r2, r2
   14d08:	subcs	r0, r0, r1, lsl #17
   14d0c:	cmp	r0, r1, lsl #16
   14d10:	adc	r2, r2, r2
   14d14:	subcs	r0, r0, r1, lsl #16
   14d18:	cmp	r0, r1, lsl #15
   14d1c:	adc	r2, r2, r2
   14d20:	subcs	r0, r0, r1, lsl #15
   14d24:	cmp	r0, r1, lsl #14
   14d28:	adc	r2, r2, r2
   14d2c:	subcs	r0, r0, r1, lsl #14
   14d30:	cmp	r0, r1, lsl #13
   14d34:	adc	r2, r2, r2
   14d38:	subcs	r0, r0, r1, lsl #13
   14d3c:	cmp	r0, r1, lsl #12
   14d40:	adc	r2, r2, r2
   14d44:	subcs	r0, r0, r1, lsl #12
   14d48:	cmp	r0, r1, lsl #11
   14d4c:	adc	r2, r2, r2
   14d50:	subcs	r0, r0, r1, lsl #11
   14d54:	cmp	r0, r1, lsl #10
   14d58:	adc	r2, r2, r2
   14d5c:	subcs	r0, r0, r1, lsl #10
   14d60:	cmp	r0, r1, lsl #9
   14d64:	adc	r2, r2, r2
   14d68:	subcs	r0, r0, r1, lsl #9
   14d6c:	cmp	r0, r1, lsl #8
   14d70:	adc	r2, r2, r2
   14d74:	subcs	r0, r0, r1, lsl #8
   14d78:	cmp	r0, r1, lsl #7
   14d7c:	adc	r2, r2, r2
   14d80:	subcs	r0, r0, r1, lsl #7
   14d84:	cmp	r0, r1, lsl #6
   14d88:	adc	r2, r2, r2
   14d8c:	subcs	r0, r0, r1, lsl #6
   14d90:	cmp	r0, r1, lsl #5
   14d94:	adc	r2, r2, r2
   14d98:	subcs	r0, r0, r1, lsl #5
   14d9c:	cmp	r0, r1, lsl #4
   14da0:	adc	r2, r2, r2
   14da4:	subcs	r0, r0, r1, lsl #4
   14da8:	cmp	r0, r1, lsl #3
   14dac:	adc	r2, r2, r2
   14db0:	subcs	r0, r0, r1, lsl #3
   14db4:	cmp	r0, r1, lsl #2
   14db8:	adc	r2, r2, r2
   14dbc:	subcs	r0, r0, r1, lsl #2
   14dc0:	cmp	r0, r1, lsl #1
   14dc4:	adc	r2, r2, r2
   14dc8:	subcs	r0, r0, r1, lsl #1
   14dcc:	cmp	r0, r1
   14dd0:	adc	r2, r2, r2
   14dd4:	subcs	r0, r0, r1
   14dd8:	mov	r0, r2
   14ddc:	bx	lr
   14de0:	moveq	r0, #1
   14de4:	movne	r0, #0
   14de8:	bx	lr
   14dec:	clz	r2, r1
   14df0:	rsb	r2, r2, #31
   14df4:	lsr	r0, r0, r2
   14df8:	bx	lr
   14dfc:	cmp	r0, #0
   14e00:	mvnne	r0, #0
   14e04:	b	150a4 <__lxstat64@plt+0x4248>
   14e08:	cmp	r1, #0
   14e0c:	beq	14dfc <__lxstat64@plt+0x3fa0>
   14e10:	push	{r0, r1, lr}
   14e14:	bl	14c1c <__lxstat64@plt+0x3dc0>
   14e18:	pop	{r1, r2, lr}
   14e1c:	mul	r3, r2, r0
   14e20:	sub	r1, r1, r3
   14e24:	bx	lr
   14e28:	cmp	r1, #0
   14e2c:	beq	15038 <__lxstat64@plt+0x41dc>
   14e30:	eor	ip, r0, r1
   14e34:	rsbmi	r1, r1, #0
   14e38:	subs	r2, r1, #1
   14e3c:	beq	15004 <__lxstat64@plt+0x41a8>
   14e40:	movs	r3, r0
   14e44:	rsbmi	r3, r0, #0
   14e48:	cmp	r3, r1
   14e4c:	bls	15010 <__lxstat64@plt+0x41b4>
   14e50:	tst	r1, r2
   14e54:	beq	15020 <__lxstat64@plt+0x41c4>
   14e58:	clz	r2, r3
   14e5c:	clz	r0, r1
   14e60:	sub	r2, r0, r2
   14e64:	rsbs	r2, r2, #31
   14e68:	addne	r2, r2, r2, lsl #1
   14e6c:	mov	r0, #0
   14e70:	addne	pc, pc, r2, lsl #2
   14e74:	nop			; (mov r0, r0)
   14e78:	cmp	r3, r1, lsl #31
   14e7c:	adc	r0, r0, r0
   14e80:	subcs	r3, r3, r1, lsl #31
   14e84:	cmp	r3, r1, lsl #30
   14e88:	adc	r0, r0, r0
   14e8c:	subcs	r3, r3, r1, lsl #30
   14e90:	cmp	r3, r1, lsl #29
   14e94:	adc	r0, r0, r0
   14e98:	subcs	r3, r3, r1, lsl #29
   14e9c:	cmp	r3, r1, lsl #28
   14ea0:	adc	r0, r0, r0
   14ea4:	subcs	r3, r3, r1, lsl #28
   14ea8:	cmp	r3, r1, lsl #27
   14eac:	adc	r0, r0, r0
   14eb0:	subcs	r3, r3, r1, lsl #27
   14eb4:	cmp	r3, r1, lsl #26
   14eb8:	adc	r0, r0, r0
   14ebc:	subcs	r3, r3, r1, lsl #26
   14ec0:	cmp	r3, r1, lsl #25
   14ec4:	adc	r0, r0, r0
   14ec8:	subcs	r3, r3, r1, lsl #25
   14ecc:	cmp	r3, r1, lsl #24
   14ed0:	adc	r0, r0, r0
   14ed4:	subcs	r3, r3, r1, lsl #24
   14ed8:	cmp	r3, r1, lsl #23
   14edc:	adc	r0, r0, r0
   14ee0:	subcs	r3, r3, r1, lsl #23
   14ee4:	cmp	r3, r1, lsl #22
   14ee8:	adc	r0, r0, r0
   14eec:	subcs	r3, r3, r1, lsl #22
   14ef0:	cmp	r3, r1, lsl #21
   14ef4:	adc	r0, r0, r0
   14ef8:	subcs	r3, r3, r1, lsl #21
   14efc:	cmp	r3, r1, lsl #20
   14f00:	adc	r0, r0, r0
   14f04:	subcs	r3, r3, r1, lsl #20
   14f08:	cmp	r3, r1, lsl #19
   14f0c:	adc	r0, r0, r0
   14f10:	subcs	r3, r3, r1, lsl #19
   14f14:	cmp	r3, r1, lsl #18
   14f18:	adc	r0, r0, r0
   14f1c:	subcs	r3, r3, r1, lsl #18
   14f20:	cmp	r3, r1, lsl #17
   14f24:	adc	r0, r0, r0
   14f28:	subcs	r3, r3, r1, lsl #17
   14f2c:	cmp	r3, r1, lsl #16
   14f30:	adc	r0, r0, r0
   14f34:	subcs	r3, r3, r1, lsl #16
   14f38:	cmp	r3, r1, lsl #15
   14f3c:	adc	r0, r0, r0
   14f40:	subcs	r3, r3, r1, lsl #15
   14f44:	cmp	r3, r1, lsl #14
   14f48:	adc	r0, r0, r0
   14f4c:	subcs	r3, r3, r1, lsl #14
   14f50:	cmp	r3, r1, lsl #13
   14f54:	adc	r0, r0, r0
   14f58:	subcs	r3, r3, r1, lsl #13
   14f5c:	cmp	r3, r1, lsl #12
   14f60:	adc	r0, r0, r0
   14f64:	subcs	r3, r3, r1, lsl #12
   14f68:	cmp	r3, r1, lsl #11
   14f6c:	adc	r0, r0, r0
   14f70:	subcs	r3, r3, r1, lsl #11
   14f74:	cmp	r3, r1, lsl #10
   14f78:	adc	r0, r0, r0
   14f7c:	subcs	r3, r3, r1, lsl #10
   14f80:	cmp	r3, r1, lsl #9
   14f84:	adc	r0, r0, r0
   14f88:	subcs	r3, r3, r1, lsl #9
   14f8c:	cmp	r3, r1, lsl #8
   14f90:	adc	r0, r0, r0
   14f94:	subcs	r3, r3, r1, lsl #8
   14f98:	cmp	r3, r1, lsl #7
   14f9c:	adc	r0, r0, r0
   14fa0:	subcs	r3, r3, r1, lsl #7
   14fa4:	cmp	r3, r1, lsl #6
   14fa8:	adc	r0, r0, r0
   14fac:	subcs	r3, r3, r1, lsl #6
   14fb0:	cmp	r3, r1, lsl #5
   14fb4:	adc	r0, r0, r0
   14fb8:	subcs	r3, r3, r1, lsl #5
   14fbc:	cmp	r3, r1, lsl #4
   14fc0:	adc	r0, r0, r0
   14fc4:	subcs	r3, r3, r1, lsl #4
   14fc8:	cmp	r3, r1, lsl #3
   14fcc:	adc	r0, r0, r0
   14fd0:	subcs	r3, r3, r1, lsl #3
   14fd4:	cmp	r3, r1, lsl #2
   14fd8:	adc	r0, r0, r0
   14fdc:	subcs	r3, r3, r1, lsl #2
   14fe0:	cmp	r3, r1, lsl #1
   14fe4:	adc	r0, r0, r0
   14fe8:	subcs	r3, r3, r1, lsl #1
   14fec:	cmp	r3, r1
   14ff0:	adc	r0, r0, r0
   14ff4:	subcs	r3, r3, r1
   14ff8:	cmp	ip, #0
   14ffc:	rsbmi	r0, r0, #0
   15000:	bx	lr
   15004:	teq	ip, r0
   15008:	rsbmi	r0, r0, #0
   1500c:	bx	lr
   15010:	movcc	r0, #0
   15014:	asreq	r0, ip, #31
   15018:	orreq	r0, r0, #1
   1501c:	bx	lr
   15020:	clz	r2, r1
   15024:	rsb	r2, r2, #31
   15028:	cmp	ip, #0
   1502c:	lsr	r0, r3, r2
   15030:	rsbmi	r0, r0, #0
   15034:	bx	lr
   15038:	cmp	r0, #0
   1503c:	mvngt	r0, #-2147483648	; 0x80000000
   15040:	movlt	r0, #-2147483648	; 0x80000000
   15044:	b	150a4 <__lxstat64@plt+0x4248>
   15048:	cmp	r1, #0
   1504c:	beq	15038 <__lxstat64@plt+0x41dc>
   15050:	push	{r0, r1, lr}
   15054:	bl	14e30 <__lxstat64@plt+0x3fd4>
   15058:	pop	{r1, r2, lr}
   1505c:	mul	r3, r2, r0
   15060:	sub	r1, r1, r3
   15064:	bx	lr
   15068:	cmp	r3, #0
   1506c:	cmpeq	r2, #0
   15070:	bne	15088 <__lxstat64@plt+0x422c>
   15074:	cmp	r1, #0
   15078:	cmpeq	r0, #0
   1507c:	mvnne	r1, #0
   15080:	mvnne	r0, #0
   15084:	b	150a4 <__lxstat64@plt+0x4248>
   15088:	sub	sp, sp, #8
   1508c:	push	{sp, lr}
   15090:	bl	150b4 <__lxstat64@plt+0x4258>
   15094:	ldr	lr, [sp, #4]
   15098:	add	sp, sp, #8
   1509c:	pop	{r2, r3}
   150a0:	bx	lr
   150a4:	push	{r1, lr}
   150a8:	mov	r0, #8
   150ac:	bl	10c1c <raise@plt>
   150b0:	pop	{r1, pc}
   150b4:	cmp	r1, r3
   150b8:	push	{r4, r5, r6, r7, r8, r9, lr}
   150bc:	cmpeq	r0, r2
   150c0:	mov	r4, r0
   150c4:	mov	r5, r1
   150c8:	ldr	r9, [sp, #28]
   150cc:	movcc	r0, #0
   150d0:	movcc	r1, #0
   150d4:	bcc	151cc <__lxstat64@plt+0x4370>
   150d8:	cmp	r3, #0
   150dc:	clzeq	ip, r2
   150e0:	clzne	ip, r3
   150e4:	addeq	ip, ip, #32
   150e8:	cmp	r5, #0
   150ec:	clzeq	r1, r4
   150f0:	addeq	r1, r1, #32
   150f4:	clzne	r1, r5
   150f8:	sub	ip, ip, r1
   150fc:	sub	lr, ip, #32
   15100:	lsl	r7, r3, ip
   15104:	rsb	r8, ip, #32
   15108:	orr	r7, r7, r2, lsl lr
   1510c:	orr	r7, r7, r2, lsr r8
   15110:	lsl	r6, r2, ip
   15114:	cmp	r5, r7
   15118:	cmpeq	r4, r6
   1511c:	movcc	r0, #0
   15120:	movcc	r1, #0
   15124:	bcc	15140 <__lxstat64@plt+0x42e4>
   15128:	mov	r3, #1
   1512c:	subs	r4, r4, r6
   15130:	lsl	r1, r3, lr
   15134:	lsl	r0, r3, ip
   15138:	orr	r1, r1, r3, lsr r8
   1513c:	sbc	r5, r5, r7
   15140:	cmp	ip, #0
   15144:	beq	151cc <__lxstat64@plt+0x4370>
   15148:	lsrs	r3, r7, #1
   1514c:	rrx	r2, r6
   15150:	mov	r6, ip
   15154:	b	15178 <__lxstat64@plt+0x431c>
   15158:	subs	r4, r4, r2
   1515c:	sbc	r5, r5, r3
   15160:	adds	r4, r4, r4
   15164:	adc	r5, r5, r5
   15168:	adds	r4, r4, #1
   1516c:	adc	r5, r5, #0
   15170:	subs	r6, r6, #1
   15174:	beq	15194 <__lxstat64@plt+0x4338>
   15178:	cmp	r5, r3
   1517c:	cmpeq	r4, r2
   15180:	bcs	15158 <__lxstat64@plt+0x42fc>
   15184:	adds	r4, r4, r4
   15188:	adc	r5, r5, r5
   1518c:	subs	r6, r6, #1
   15190:	bne	15178 <__lxstat64@plt+0x431c>
   15194:	lsr	r6, r4, ip
   15198:	lsr	r7, r5, ip
   1519c:	orr	r6, r6, r5, lsl r8
   151a0:	adds	r2, r0, r4
   151a4:	orr	r6, r6, r5, lsr lr
   151a8:	adc	r3, r1, r5
   151ac:	lsl	r1, r7, ip
   151b0:	orr	r1, r1, r6, lsl lr
   151b4:	lsl	r0, r6, ip
   151b8:	orr	r1, r1, r6, lsr r8
   151bc:	subs	r0, r2, r0
   151c0:	mov	r4, r6
   151c4:	mov	r5, r7
   151c8:	sbc	r1, r3, r1
   151cc:	cmp	r9, #0
   151d0:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   151d4:	strd	r4, [r9]
   151d8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   151dc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   151e0:	mov	r7, r0
   151e4:	ldr	r6, [pc, #72]	; 15234 <__lxstat64@plt+0x43d8>
   151e8:	ldr	r5, [pc, #72]	; 15238 <__lxstat64@plt+0x43dc>
   151ec:	add	r6, pc, r6
   151f0:	add	r5, pc, r5
   151f4:	sub	r6, r6, r5
   151f8:	mov	r8, r1
   151fc:	mov	r9, r2
   15200:	bl	10be4 <calloc@plt-0x20>
   15204:	asrs	r6, r6, #2
   15208:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1520c:	mov	r4, #0
   15210:	add	r4, r4, #1
   15214:	ldr	r3, [r5], #4
   15218:	mov	r2, r9
   1521c:	mov	r1, r8
   15220:	mov	r0, r7
   15224:	blx	r3
   15228:	cmp	r6, r4
   1522c:	bne	15210 <__lxstat64@plt+0x43b4>
   15230:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15234:	andeq	r1, r1, ip, lsl sp
   15238:	andeq	r1, r1, r4, lsl sp
   1523c:	bx	lr
   15240:	ldr	r3, [pc, #12]	; 15254 <__lxstat64@plt+0x43f8>
   15244:	mov	r1, #0
   15248:	add	r3, pc, r3
   1524c:	ldr	r2, [r3]
   15250:	b	10d84 <__cxa_atexit@plt>
   15254:	muleq	r1, r0, lr
   15258:	mov	r2, r1
   1525c:	mov	r1, r0
   15260:	mov	r0, #3
   15264:	b	10e20 <__xstat64@plt>
   15268:	mov	r2, r1
   1526c:	mov	r1, r0
   15270:	mov	r0, #3
   15274:	b	10e5c <__lxstat64@plt>

Disassembly of section .fini:

00015278 <.fini>:
   15278:	push	{r3, lr}
   1527c:	pop	{r3, pc}
