
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033951                       # Number of seconds simulated
sim_ticks                                 33950757645                       # Number of ticks simulated
final_tick                               605453680764                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 304916                       # Simulator instruction rate (inst/s)
host_op_rate                                   390349                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2231235                       # Simulator tick rate (ticks/s)
host_mem_usage                               16933544                       # Number of bytes of host memory used
host_seconds                                 15216.13                       # Real time elapsed on the host
sim_insts                                  4639634668                       # Number of instructions simulated
sim_ops                                    5939603213                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1845248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2277888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       531584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1134080                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5796608                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7808                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1786496                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1786496                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14416                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        17796                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4153                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         8860                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 45286                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13957                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13957                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        56552                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     54350716                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49012                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     67093878                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        75403                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     15657500                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        49012                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     33403673                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               170735748                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        56552                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49012                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        75403                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        49012                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             229980                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          52620210                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               52620210                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          52620210                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        56552                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     54350716                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49012                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     67093878                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        75403                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     15657500                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        49012                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     33403673                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              223355958                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                81416686                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28436809                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24865553                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1802307                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14198130                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13677579                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2043347                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56643                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33530378                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158217115                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28436809                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15720926                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32571938                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8850524                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4230891                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16527831                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       713823                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77371179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.353893                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.167740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44799241     57.90%     57.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1616259      2.09%     59.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2950968      3.81%     63.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2770346      3.58%     67.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4557347      5.89%     73.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4750468      6.14%     79.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1126439      1.46%     80.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          847035      1.09%     81.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13953076     18.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77371179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.349275                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.943301                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34586468                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4102172                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31524162                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125602                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7032765                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3094241                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5206                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177019251                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1372                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7032765                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36040069                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1650549                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       445855                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30183354                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2018578                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172362002                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        688914                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       817668                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228866485                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784504803                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784504803                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79970204                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20322                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9943                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5397295                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26511461                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5760256                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96207                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1840265                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163131530                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19865                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137690020                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       183203                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48951108                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134367415                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77371179                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.779603                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840916                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     27007137     34.91%     34.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14412813     18.63%     53.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12481775     16.13%     69.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7673465      9.92%     79.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8041145     10.39%     89.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4723329      6.10%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2092000      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556083      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       383432      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77371179                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541652     66.18%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175600     21.46%     87.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       101172     12.36%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107998954     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085172      0.79%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23696571     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4899402      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137690020                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.691177                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             818424                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005944                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353752841                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212102935                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133195302                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138508444                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338372                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7581384                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          915                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          432                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1406898                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7032765                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1053814                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        59653                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163151398                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190124                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26511461                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5760256                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9943                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30683                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          226                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          432                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       959063                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1062126                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2021189                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135115733                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22774848                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2574282                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27553864                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20419878                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4779016                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.659558                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133344627                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133195302                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81837529                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199729433                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.635971                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409742                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49540412                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1807067                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70338414                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.615214                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.316490                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32526083     46.24%     46.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14848177     21.11%     67.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8309040     11.81%     79.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2815857      4.00%     83.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2694764      3.83%     87.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1119117      1.59%     88.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3002476      4.27%     92.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       874936      1.24%     94.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4147964      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70338414                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4147964                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229342451                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333342584                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30629                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4045507                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.814167                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.814167                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.228250                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.228250                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       625000032                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174587186                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182455627                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                81416686                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        27979064                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22737740                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1911462                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11814679                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10915457                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2955323                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        80861                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28093914                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             155178185                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           27979064                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13870780                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34132289                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10270334                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6966428                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13760780                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       823325                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77508431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.473658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        43376142     55.96%     55.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3000536      3.87%     59.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2419790      3.12%     62.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5892885      7.60%     70.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1592428      2.05%     72.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2057574      2.65%     75.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1484929      1.92%     77.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          829774      1.07%     78.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16854373     21.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77508431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.343653                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.905975                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29390732                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6797480                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         32819105                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       223058                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8278051                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4780044                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        38057                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     185526739                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        73419                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8278051                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31544972                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1346313                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2275847                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30836842                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3226401                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     178953707                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        29857                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1336604                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1003653                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          969                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    250573253                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    835405758                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    835405758                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    153474116                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97099137                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37102                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21043                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8848207                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16693932                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8486625                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       131975                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2789844                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         169241537                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35752                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        134424782                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       263399                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58556127                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    178690820                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6024                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77508431                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.734325                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.883818                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27662984     35.69%     35.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16443696     21.22%     56.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10793023     13.92%     70.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7964679     10.28%     81.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6841597      8.83%     89.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3545605      4.57%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3038358      3.92%     98.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       571470      0.74%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       647019      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77508431                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         787505     71.19%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        159775     14.44%     85.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       158979     14.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112005915     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1912860      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14864      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13349338      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7141805      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     134424782                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.651072                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1106263                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008230                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    347727657                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    227833999                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    130998026                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     135531045                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       503746                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6594438                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2626                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          585                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2170706                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8278051                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         553507                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        73275                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    169277290                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       373073                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16693932                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8486625                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20888                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         65622                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          585                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1144372                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1072813                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2217185                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    132283581                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12517834                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2141201                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19472846                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18658261                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6955012                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.624772                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131085113                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            130998026                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85362910                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        240992028                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.608983                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354215                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     89908223                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    110414270                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     58863886                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29728                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1916440                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69230380                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.594882                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.130812                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27656445     39.95%     39.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18852099     27.23%     67.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7672538     11.08%     78.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4304846      6.22%     84.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3524902      5.09%     89.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1430996      2.07%     91.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1704361      2.46%     94.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       851741      1.23%     95.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3232452      4.67%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69230380                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     89908223                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     110414270                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16415413                       # Number of memory references committed
system.switch_cpus1.commit.loads             10099494                       # Number of loads committed
system.switch_cpus1.commit.membars              14864                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15864183                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         99487114                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2247595                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3232452                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           235276084                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          346839552                       # The number of ROB writes
system.switch_cpus1.timesIdled                  41693                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3908255                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           89908223                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            110414270                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     89908223                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.905553                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.905553                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.104297                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.104297                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       595112161                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      181078832                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      171182106                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29728                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                81416686                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30351186                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24767253                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2023672                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12669071                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11975259                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3133625                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89038                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31420417                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             164917348                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30351186                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15108884                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35754931                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10556176                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5450007                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15295802                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       778952                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     81141046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.512820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.331126                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        45386115     55.93%     55.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2922086      3.60%     59.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4408531      5.43%     64.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3045980      3.75%     68.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2140414      2.64%     71.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2086797      2.57%     73.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1247226      1.54%     75.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2694449      3.32%     78.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17209448     21.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     81141046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.372788                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.025596                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32319556                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5668797                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34137346                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       500087                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8515247                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5108593                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          742                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     197462249                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2437                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8515247                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34124446                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         474972                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2585467                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32795771                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2645132                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     191570812                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1107815                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       899222                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    268602377                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    891672353                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    891672353                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    165543211                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       103059132                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34565                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16487                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7866172                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17584442                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8998755                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       112171                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2399878                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         178597010                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32910                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142736841                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       285245                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     59477558                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    181853693                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     81141046                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.759120                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.919049                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29516929     36.38%     36.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16178350     19.94%     56.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11441654     14.10%     70.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7692083      9.48%     79.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7842835      9.67%     89.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3741961      4.61%     94.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3331831      4.11%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       636421      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       758982      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     81141046                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         775866     70.80%     70.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             6      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        154462     14.09%     84.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       165586     15.11%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119358335     83.62%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1807282      1.27%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16424      0.01%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14034022      9.83%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7520778      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142736841                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.753164                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1095920                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007678                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    367995888                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    238107922                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138790668                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143832761                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       448712                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6811908                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6087                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          449                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2154298                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           27                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8515247                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         245646                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        47100                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    178629922                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       620585                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17584442                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8998755                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16486                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         39961                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          449                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1229727                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1104698                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2334425                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140114087                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13121314                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2622749                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20454404                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19914502                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7333090                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.720951                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138850407                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138790668                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         89902368                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        255319301                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.704696                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352117                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     96278083                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    118672945                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     59957150                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32848                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2039735                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     72625799                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.634033                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.172635                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28235831     38.88%     38.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20584956     28.34%     67.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7788867     10.72%     77.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4363285      6.01%     83.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3665876      5.05%     89.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1642721      2.26%     91.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1565706      2.16%     93.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1079401      1.49%     94.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3699156      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     72625799                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     96278083                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     118672945                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17616988                       # Number of memory references committed
system.switch_cpus2.commit.loads             10772531                       # Number of loads committed
system.switch_cpus2.commit.membars              16424                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17212103                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        106836713                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2452089                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3699156                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           247556738                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          365781103                       # The number of ROB writes
system.switch_cpus2.timesIdled                  16336                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 275640                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           96278083                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            118672945                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     96278083                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.845641                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.845641                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.182535                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.182535                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       629331812                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192961053                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      181590296                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32848                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                81416686                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        29042771                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     23628128                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1941251                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12328072                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11448031                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2987818                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        85316                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     32121072                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             158628557                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           29042771                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14435849                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             33327276                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        9961997                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5584006                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         15694566                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       769854                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     79019769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.473074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.294425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        45692493     57.82%     57.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1792434      2.27%     60.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2333140      2.95%     63.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3537117      4.48%     67.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3430383      4.34%     71.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2605619      3.30%     75.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1548519      1.96%     77.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2329611      2.95%     80.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        15750453     19.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     79019769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.356718                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.948354                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        33186640                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5475059                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         32120089                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       250795                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       7987184                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4922284                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          266                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     189786595                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1288                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       7987184                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        34936154                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         938886                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1978498                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         30580175                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2598870                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     184280336                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          774                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1120379                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       817682                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           14                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    256772643                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    858252205                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    858252205                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    159654178                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        97118419                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38977                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22028                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7355106                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     17081108                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9050560                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       174502                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3000301                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         171278724                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        37141                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        137961104                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       253926                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     55695216                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    169420737                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5969                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     79019769                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.745906                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896345                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     27776997     35.15%     35.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     17258941     21.84%     56.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11164373     14.13%     71.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7584113      9.60%     80.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7114964      9.00%     89.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3791902      4.80%     94.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2795379      3.54%     98.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       835362      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       697738      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     79019769                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         677084     69.25%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        139142     14.23%     83.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       161510     16.52%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    114803376     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1949052      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15585      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13615939      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7577152      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     137961104                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.694507                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             977738                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007087                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    356173637                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    227011848                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    134085000                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     138938842                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       465682                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6545712                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2047                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          801                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2298243                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          500                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       7987184                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         551902                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        90693                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    171315865                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1126297                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     17081108                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9050560                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21555                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         68734                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          801                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1189720                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1090504                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2280224                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    135311538                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12812120                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2649562                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20219518                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18949554                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7407398                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.661963                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             134119935                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            134085000                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         86150596                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        241978405                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.646898                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356026                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     93503343                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    114918912                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     56397233                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        31172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1973293                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     71032585                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.617834                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.149191                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     27685508     38.98%     38.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     20268835     28.53%     67.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7466276     10.51%     78.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4274044      6.02%     84.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3568981      5.02%     89.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1767164      2.49%     91.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1741151      2.45%     94.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       748265      1.05%     95.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3512361      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     71032585                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     93503343                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     114918912                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17287703                       # Number of memory references committed
system.switch_cpus3.commit.loads             10535386                       # Number of loads committed
system.switch_cpus3.commit.membars              15586                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16482679                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        103583093                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2344839                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3512361                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           238836369                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          350623712                       # The number of ROB writes
system.switch_cpus3.timesIdled                  29874                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2396917                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           93503343                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            114918912                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     93503343                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.870736                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.870736                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.148454                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.148454                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       608916572                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      185203534                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      175276229                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         31172                       # number of misc regfile writes
system.l20.replacements                         14431                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          213191                       # Total number of references to valid blocks.
system.l20.sampled_refs                         22623                       # Sample count of references to valid blocks.
system.l20.avg_refs                          9.423640                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          185.250367                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     6.882533                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5140.536848                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2859.330253                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.022614                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000840                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.627507                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.349039                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35103                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35103                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9330                       # number of Writeback hits
system.l20.Writeback_hits::total                 9330                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35103                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35103                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35103                       # number of overall hits
system.l20.overall_hits::total                  35103                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        14416                       # number of ReadReq misses
system.l20.ReadReq_misses::total                14431                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        14416                       # number of demand (read+write) misses
system.l20.demand_misses::total                 14431                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        14416                       # number of overall misses
system.l20.overall_misses::total                14431                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3169795                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2307688237                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2310858032                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3169795                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2307688237                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2310858032                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3169795                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2307688237                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2310858032                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49519                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49534                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9330                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9330                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49519                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49534                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49519                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49534                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.291121                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.291335                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.291121                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.291335                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.291121                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.291335                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 211319.666667                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 160078.262833                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 160131.524634                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 211319.666667                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 160078.262833                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 160131.524634                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 211319.666667                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 160078.262833                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 160131.524634                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2287                       # number of writebacks
system.l20.writebacks::total                     2287                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        14416                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           14431                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        14416                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            14431                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        14416                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           14431                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2997049                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2143148317                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2146145366                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2997049                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2143148317                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2146145366                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2997049                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2143148317                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2146145366                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.291121                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.291335                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.291121                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.291335                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.291121                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.291335                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 199803.266667                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148664.561390                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 148717.716444                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 199803.266667                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 148664.561390                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 148717.716444                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 199803.266667                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 148664.561390                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 148717.716444                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         17809                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          758321                       # Total number of references to valid blocks.
system.l21.sampled_refs                         26001                       # Sample count of references to valid blocks.
system.l21.avg_refs                         29.165071                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          201.897434                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.481538                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3300.655329                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4680.965700                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024646                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001035                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.402912                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.571407                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        47358                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  47358                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           17671                       # number of Writeback hits
system.l21.Writeback_hits::total                17671                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        47358                       # number of demand (read+write) hits
system.l21.demand_hits::total                   47358                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        47358                       # number of overall hits
system.l21.overall_hits::total                  47358                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        17796                       # number of ReadReq misses
system.l21.ReadReq_misses::total                17809                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        17796                       # number of demand (read+write) misses
system.l21.demand_misses::total                 17809                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        17796                       # number of overall misses
system.l21.overall_misses::total                17809                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2632989                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3121324368                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3123957357                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2632989                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3121324368                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3123957357                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2632989                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3121324368                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3123957357                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        65154                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              65167                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        17671                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            17671                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        65154                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               65167                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        65154                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              65167                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.273137                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.273282                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.273137                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.273282                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.273137                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.273282                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 202537.615385                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 175394.716116                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 175414.529564                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 202537.615385                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 175394.716116                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 175414.529564                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 202537.615385                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 175394.716116                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 175414.529564                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3118                       # number of writebacks
system.l21.writebacks::total                     3118                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        17796                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           17809                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        17796                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            17809                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        17796                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           17809                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2483529                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2915919367                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2918402896                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2483529                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2915919367                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2918402896                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2483529                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2915919367                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2918402896                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.273137                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.273282                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.273137                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.273282                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.273137                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.273282                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 191040.692308                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 163852.515565                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 163872.362064                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 191040.692308                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 163852.515565                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 163872.362064                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 191040.692308                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 163852.515565                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 163872.362064                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4173                       # number of replacements
system.l22.tagsinuse                      8191.894898                       # Cycle average of tags in use
system.l22.total_refs                          339848                       # Total number of references to valid blocks.
system.l22.sampled_refs                         12365                       # Sample count of references to valid blocks.
system.l22.avg_refs                         27.484674                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          379.813849                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    16.451612                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1988.516886                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5807.112552                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.046364                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.002008                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.242739                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.708876                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999987                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        27820                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  27820                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9119                       # number of Writeback hits
system.l22.Writeback_hits::total                 9119                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        27820                       # number of demand (read+write) hits
system.l22.demand_hits::total                   27820                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        27820                       # number of overall hits
system.l22.overall_hits::total                  27820                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4134                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4154                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           19                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 19                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4153                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4173                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4153                       # number of overall misses
system.l22.overall_misses::total                 4173                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3309637                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    700888684                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      704198321                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      3703589                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      3703589                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3309637                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    704592273                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       707901910                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3309637                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    704592273                       # number of overall miss cycles
system.l22.overall_miss_latency::total      707901910                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           20                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        31954                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              31974                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9119                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9119                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           19                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               19                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           20                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        31973                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               31993                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           20                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        31973                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              31993                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.129373                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.129918                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.129891                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.130435                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.129891                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.130435                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 165481.850000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 169542.497339                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 169522.946798                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 194925.736842                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 194925.736842                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 165481.850000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 169658.625813                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 169638.607716                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 165481.850000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 169658.625813                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 169638.607716                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2674                       # number of writebacks
system.l22.writebacks::total                     2674                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4134                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4154                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           19                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            19                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4153                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4173                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4153                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4173                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3081090                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    653647036                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    656728126                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      3488304                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      3488304                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3081090                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    657135340                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    660216430                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3081090                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    657135340                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    660216430                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.129373                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.129918                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.129891                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.130435                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.129891                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.130435                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 154054.500000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 158114.909531                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 158095.360135                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 183594.947368                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 183594.947368                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 154054.500000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 158231.480857                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 158211.461778                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 154054.500000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 158231.480857                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 158211.461778                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          8875                       # number of replacements
system.l23.tagsinuse                      8191.991280                       # Cycle average of tags in use
system.l23.total_refs                          595081                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17067                       # Sample count of references to valid blocks.
system.l23.avg_refs                         34.867346                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          347.304863                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     9.070833                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  3792.319453                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          4043.296132                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.042396                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001107                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.462930                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.493566                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        39767                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  39767                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           23635                       # number of Writeback hits
system.l23.Writeback_hits::total                23635                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        39767                       # number of demand (read+write) hits
system.l23.demand_hits::total                   39767                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        39767                       # number of overall hits
system.l23.overall_hits::total                  39767                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         8859                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 8872                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         8860                       # number of demand (read+write) misses
system.l23.demand_misses::total                  8873                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         8860                       # number of overall misses
system.l23.overall_misses::total                 8873                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      1997628                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1334049670                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1336047298                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       160292                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       160292                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      1997628                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1334209962                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1336207590                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      1997628                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1334209962                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1336207590                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        48626                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              48639                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        23635                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            23635                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        48627                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               48640                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        48627                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              48640                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.182186                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.182405                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.182203                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.182422                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.182203                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.182422                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 153663.692308                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 150586.936449                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 150591.444770                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       160292                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       160292                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 153663.692308                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 150588.031828                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 150592.538037                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 153663.692308                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 150588.031828                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 150592.538037                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                5878                       # number of writebacks
system.l23.writebacks::total                     5878                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         8859                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            8872                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         8860                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             8873                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         8860                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            8873                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1848671                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1232914912                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1234763583                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       148962                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       148962                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1848671                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1233063874                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1234912545                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1848671                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1233063874                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1234912545                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.182186                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.182405                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.182203                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.182422                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.182203                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.182422                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 142205.461538                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 139170.889717                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 139175.336226                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       148962                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       148962                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 142205.461538                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 139171.994808                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 139176.439198                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 142205.461538                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 139171.994808                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 139176.439198                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.990497                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016559924                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875571.815498                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.990497                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024023                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868575                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16527810                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16527810                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16527810                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16527810                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16527810                       # number of overall hits
system.cpu0.icache.overall_hits::total       16527810                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           21                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           21                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           21                       # number of overall misses
system.cpu0.icache.overall_misses::total           21                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4826796                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4826796                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4826796                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4826796                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4826796                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4826796                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16527831                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16527831                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16527831                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16527831                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16527831                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16527831                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 229847.428571                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 229847.428571                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 229847.428571                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 229847.428571                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 229847.428571                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 229847.428571                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3201742                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3201742                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3201742                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3201742                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3201742                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3201742                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 213449.466667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 213449.466667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 213449.466667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 213449.466667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 213449.466667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 213449.466667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49519                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246456176                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49775                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4951.404842                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.617068                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.382932                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826629                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173371                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20673406                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20673406                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9940                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9940                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25006898                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25006898                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25006898                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25006898                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       159297                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       159297                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       159297                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        159297                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       159297                       # number of overall misses
system.cpu0.dcache.overall_misses::total       159297                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  15431971231                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15431971231                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  15431971231                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  15431971231                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  15431971231                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  15431971231                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20832703                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20832703                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25166195                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25166195                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25166195                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25166195                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007646                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007646                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006330                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006330                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006330                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006330                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 96875.466776                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 96875.466776                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 96875.466776                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 96875.466776                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 96875.466776                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 96875.466776                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9330                       # number of writebacks
system.cpu0.dcache.writebacks::total             9330                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       109778                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       109778                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       109778                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       109778                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       109778                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       109778                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49519                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49519                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49519                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49519                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49519                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49519                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2565160688                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2565160688                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2565160688                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2565160688                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2565160688                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2565160688                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002377                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002377                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001968                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001968                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001968                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001968                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 51801.544619                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 51801.544619                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 51801.544619                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 51801.544619                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 51801.544619                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 51801.544619                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996669                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100734173                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219222.122984                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996669                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13760759                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13760759                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13760759                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13760759                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13760759                       # number of overall hits
system.cpu1.icache.overall_hits::total       13760759                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.cpu1.icache.overall_misses::total           21                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3685581                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3685581                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3685581                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3685581                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3685581                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3685581                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13760780                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13760780                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13760780                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13760780                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13760780                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13760780                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 175503.857143                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 175503.857143                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 175503.857143                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 175503.857143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 175503.857143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 175503.857143                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2667659                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2667659                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2667659                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2667659                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2667659                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2667659                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 205204.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 205204.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 205204.538462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 205204.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 205204.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 205204.538462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65154                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192028922                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 65410                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2935.773154                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.108686                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.891314                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898862                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101138                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9506605                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9506605                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6286191                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6286191                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20578                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20578                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14864                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14864                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15792796                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15792796                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15792796                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15792796                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       142607                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       142607                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       142607                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        142607                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       142607                       # number of overall misses
system.cpu1.dcache.overall_misses::total       142607                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  10150466147                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10150466147                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  10150466147                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10150466147                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  10150466147                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10150466147                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9649212                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9649212                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6286191                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6286191                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14864                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14864                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15935403                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15935403                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15935403                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15935403                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014779                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014779                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008949                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008949                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008949                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008949                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 71177.895524                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 71177.895524                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 71177.895524                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 71177.895524                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 71177.895524                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 71177.895524                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17671                       # number of writebacks
system.cpu1.dcache.writebacks::total            17671                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        77453                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        77453                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        77453                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        77453                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        77453                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        77453                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65154                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65154                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65154                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65154                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65154                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65154                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3492120945                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3492120945                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3492120945                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3492120945                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3492120945                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3492120945                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006752                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006752                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004089                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004089                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004089                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004089                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53597.951699                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 53597.951699                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 53597.951699                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 53597.951699                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 53597.951699                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 53597.951699                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.770915                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1103237063                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2367461.508584                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    17.770915                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.028479                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.743223                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15295776                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15295776                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15295776                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15295776                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15295776                       # number of overall hits
system.cpu2.icache.overall_hits::total       15295776                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           26                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           26                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           26                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            26                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           26                       # number of overall misses
system.cpu2.icache.overall_misses::total           26                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4227808                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4227808                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4227808                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4227808                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4227808                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4227808                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15295802                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15295802                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15295802                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15295802                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15295802                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15295802                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst       162608                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       162608                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst       162608                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       162608                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst       162608                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       162608                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3333231                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3333231                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3333231                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3333231                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3333231                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3333231                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 166661.550000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 166661.550000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 166661.550000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 166661.550000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 166661.550000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 166661.550000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 31973                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               176421598                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 32229                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5474.001613                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.956581                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.043419                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902174                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097826                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9991853                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9991853                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6811193                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6811193                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16459                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16459                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16424                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16424                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16803046                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16803046                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16803046                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16803046                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        64355                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        64355                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          146                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          146                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        64501                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         64501                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        64501                       # number of overall misses
system.cpu2.dcache.overall_misses::total        64501                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2621030027                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2621030027                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     30160746                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     30160746                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2651190773                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2651190773                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2651190773                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2651190773                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10056208                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10056208                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6811339                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6811339                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16424                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16424                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16867547                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16867547                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16867547                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16867547                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006400                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006400                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003824                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003824                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003824                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003824                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 40727.682806                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 40727.682806                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 206580.452055                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 206580.452055                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 41103.095657                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 41103.095657                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 41103.095657                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 41103.095657                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       147199                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets       147199                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9119                       # number of writebacks
system.cpu2.dcache.writebacks::total             9119                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        32401                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        32401                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          127                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          127                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        32528                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        32528                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        32528                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        32528                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        31954                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        31954                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        31973                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        31973                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        31973                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        31973                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    919663835                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    919663835                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      3732241                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      3732241                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    923396076                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    923396076                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    923396076                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    923396076                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003178                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003178                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001896                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001896                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001896                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001896                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 28780.867341                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 28780.867341                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 196433.736842                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 196433.736842                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 28880.495293                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 28880.495293                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 28880.495293                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 28880.495293                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996998                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1100747740                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2219249.475806                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996998                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15694545                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15694545                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15694545                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15694545                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15694545                       # number of overall hits
system.cpu3.icache.overall_hits::total       15694545                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.cpu3.icache.overall_misses::total           21                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3192368                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3192368                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3192368                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3192368                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3192368                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3192368                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15694566                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15694566                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15694566                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15694566                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15694566                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15694566                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 152017.523810                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 152017.523810                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 152017.523810                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 152017.523810                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 152017.523810                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 152017.523810                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2010628                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2010628                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2010628                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2010628                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2010628                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2010628                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 154663.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 154663.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 154663.692308                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 154663.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 154663.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 154663.692308                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 48627                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185579183                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 48883                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3796.395127                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.572803                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.427197                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912394                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087606                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9749092                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9749092                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6716779                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6716779                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16547                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16547                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15586                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15586                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16465871                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16465871                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16465871                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16465871                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       122632                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       122632                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3470                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3470                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       126102                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        126102                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       126102                       # number of overall misses
system.cpu3.dcache.overall_misses::total       126102                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   7006799280                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   7006799280                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    446077226                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    446077226                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   7452876506                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   7452876506                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   7452876506                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   7452876506                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9871724                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9871724                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6720249                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6720249                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16547                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16547                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15586                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15586                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16591973                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16591973                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16591973                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16591973                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012423                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012423                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000516                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000516                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007600                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007600                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007600                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007600                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 57136.793659                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 57136.793659                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 128552.514697                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 128552.514697                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 59101.969089                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 59101.969089                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 59101.969089                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 59101.969089                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2320512                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             16                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       145032                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        23635                       # number of writebacks
system.cpu3.dcache.writebacks::total            23635                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        74006                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        74006                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3469                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3469                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        77475                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        77475                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        77475                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        77475                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        48626                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        48626                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        48627                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        48627                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        48627                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        48627                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1668888441                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1668888441                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       161292                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       161292                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1669049733                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1669049733                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1669049733                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1669049733                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004926                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004926                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002931                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002931                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002931                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002931                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 34320.907354                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 34320.907354                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       161292                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       161292                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 34323.518477                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 34323.518477                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 34323.518477                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 34323.518477                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
