TRACE::2022-09-17.14:20:54::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:20:54::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:20:54::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:20:54::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:20:54::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:20:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:20:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-09-17.14:20:57::SCWPlatform::Opened new HwDB with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:20:57::SCWWriter::formatted JSON is {
	"platformName":	"Sensors_ML_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Sensors_ML_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Sensors_ML_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-09-17.14:20:57::SCWWriter::formatted JSON is {
	"platformName":	"Sensors_ML_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Sensors_ML_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Sensors_ML_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Sensors_ML_wrapper",
	"systems":	[{
			"systemName":	"Sensors_ML_wrapper",
			"systemDesc":	"Sensors_ML_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Sensors_ML_wrapper"
		}]
}
TRACE::2022-09-17.14:20:57::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-09-17.14:20:57::SCWDomain::checking for install qemu data   : 
TRACE::2022-09-17.14:20:57::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-09-17.14:20:57::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-09-17.14:20:57::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:20:57::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:20:57::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:20:57::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:20:57::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:20:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:20:57::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:20:57::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:20:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:20:57::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:20:57::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:20:57::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:20:57::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:20:57::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:20:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:20:57::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:20:57::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:20:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:20:57::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:20:57::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:20:57::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:20:57::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:20:57::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:20:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:20:57::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:20:57::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:20:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:20:57::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2022-09-17.14:20:57::SCWPlatform::Generating the sources  .
TRACE::2022-09-17.14:20:57::SCWBDomain::Generating boot domain sources.
TRACE::2022-09-17.14:20:57::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2022-09-17.14:20:57::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:20:57::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:20:57::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:20:57::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:20:57::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:20:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:20:57::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:20:57::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:20:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:20:57::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:20:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-09-17.14:20:57::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:20:57::SCWMssOS::mss does not exists at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:20:57::SCWMssOS::Creating sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:20:57::SCWMssOS::Adding the swdes entry, created swdb C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:20:57::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:20:57::SCWMssOS::Writing mss at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:20:57::SCWMssOS::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-09-17.14:20:57::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-09-17.14:20:57::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-09-17.14:20:57::SCWBDomain::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-09-17.14:21:09::SCWPlatform::Generating sources Done.
TRACE::2022-09-17.14:21:09::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:09::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:09::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:09::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:09::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-09-17.14:21:09::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:09::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:09::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:09::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-09-17.14:21:09::SCWMssOS::updating the scw layer about changes
TRACE::2022-09-17.14:21:09::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:09::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-17.14:21:09::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-17.14:21:09::SCWMssOS::Commit changes completed.
TRACE::2022-09-17.14:21:09::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:09::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:09::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:09::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:09::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:09::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:09::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:09::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:09::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:09::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:09::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:09::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:09::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:09::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:09::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:09::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:09::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:09::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:09::SCWWriter::formatted JSON is {
	"platformName":	"Sensors_ML_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Sensors_ML_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Sensors_ML_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Sensors_ML_wrapper",
	"systems":	[{
			"systemName":	"Sensors_ML_wrapper",
			"systemDesc":	"Sensors_ML_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Sensors_ML_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9a4fa7fc65aa1be97456f9b448d0ca30",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-09-17.14:21:09::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-17.14:21:09::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-17.14:21:09::SCWMssOS::Commit changes completed.
TRACE::2022-09-17.14:21:09::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:09::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:09::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:09::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:09::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:09::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:09::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:09::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:09::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:09::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:09::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:09::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:09::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:09::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:09::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:09::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:09::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:09::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:09::SCWWriter::formatted JSON is {
	"platformName":	"Sensors_ML_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Sensors_ML_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Sensors_ML_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Sensors_ML_wrapper",
	"systems":	[{
			"systemName":	"Sensors_ML_wrapper",
			"systemDesc":	"Sensors_ML_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Sensors_ML_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9a4fa7fc65aa1be97456f9b448d0ca30",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-09-17.14:21:09::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:09::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:09::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:09::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:09::SCWDomain::checking for install qemu data   : 
TRACE::2022-09-17.14:21:09::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-09-17.14:21:09::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-09-17.14:21:09::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:09::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:09::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:09::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:09::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:09::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:09::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:09::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:09::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:09::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:09::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:09::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:09::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:09::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:09::SCWMssOS::mss does not exists at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:09::SCWMssOS::Creating sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:09::SCWMssOS::Adding the swdes entry, created swdb C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:09::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:09::SCWMssOS::Writing mss at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:09::SCWMssOS::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-09-17.14:21:09::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-09-17.14:21:09::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-09-17.14:21:09::SCWMssOS::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-09-17.14:21:09::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-09-17.14:21:15::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-17.14:21:15::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-17.14:21:15::SCWMssOS::Commit changes completed.
TRACE::2022-09-17.14:21:15::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-09-17.14:21:15::SCWMssOS::Writing the mss file completed C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::Commit changes completed.
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:15::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:15::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:15::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:15::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:15::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:15::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:15::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:15::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:15::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:15::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:15::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:15::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:15::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:15::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:15::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:15::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:15::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:15::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWWriter::formatted JSON is {
	"platformName":	"Sensors_ML_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Sensors_ML_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Sensors_ML_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Sensors_ML_wrapper",
	"systems":	[{
			"systemName":	"Sensors_ML_wrapper",
			"systemDesc":	"Sensors_ML_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Sensors_ML_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9a4fa7fc65aa1be97456f9b448d0ca30",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"8dc57b1e46291a45c0399a0e3852bfff",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-09-17.14:21:15::SCWPlatform::Started generating the artifacts platform Sensors_ML_wrapper
TRACE::2022-09-17.14:21:15::SCWPlatform::Sanity checking of platform is completed
LOG::2022-09-17.14:21:15::SCWPlatform::Started generating the artifacts for system configuration Sensors_ML_wrapper
LOG::2022-09-17.14:21:15::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-09-17.14:21:15::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-09-17.14:21:15::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-09-17.14:21:15::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-09-17.14:21:15::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-09-17.14:21:15::SCWSystem::Not a boot domain 
LOG::2022-09-17.14:21:15::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-09-17.14:21:15::SCWDomain::Generating domain artifcats
TRACE::2022-09-17.14:21:15::SCWMssOS::Generating standalone artifcats
TRACE::2022-09-17.14:21:15::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/sw/Sensors_ML_wrapper/qemu/
TRACE::2022-09-17.14:21:15::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/sw/Sensors_ML_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-09-17.14:21:15::SCWMssOS:: Copying the user libraries. 
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:15::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:15::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:15::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-09-17.14:21:15::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-09-17.14:21:15::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-09-17.14:21:15::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2022-09-17.14:21:15::SCWMssOS::skipping the bsp build ... 
TRACE::2022-09-17.14:21:15::SCWMssOS::Copying to export directory.
TRACE::2022-09-17.14:21:15::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-09-17.14:21:15::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-09-17.14:21:15::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-09-17.14:21:15::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-09-17.14:21:15::SCWSystem::Completed Processing the sysconfig Sensors_ML_wrapper
LOG::2022-09-17.14:21:15::SCWPlatform::Completed generating the artifacts for system configuration Sensors_ML_wrapper
TRACE::2022-09-17.14:21:15::SCWPlatform::Started preparing the platform 
TRACE::2022-09-17.14:21:15::SCWSystem::Writing the bif file for system config Sensors_ML_wrapper
TRACE::2022-09-17.14:21:15::SCWSystem::dir created 
TRACE::2022-09-17.14:21:15::SCWSystem::Writing the bif 
TRACE::2022-09-17.14:21:15::SCWPlatform::Started writing the spfm file 
TRACE::2022-09-17.14:21:15::SCWPlatform::Started writing the xpfm file 
TRACE::2022-09-17.14:21:15::SCWPlatform::Completed generating the platform
TRACE::2022-09-17.14:21:15::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-17.14:21:15::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-17.14:21:15::SCWMssOS::Commit changes completed.
TRACE::2022-09-17.14:21:15::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-17.14:21:15::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-17.14:21:15::SCWMssOS::Commit changes completed.
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:15::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:15::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:15::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:15::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:15::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:15::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:15::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:15::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:15::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:15::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:15::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:15::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:15::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:15::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:15::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:15::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:15::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:15::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWWriter::formatted JSON is {
	"platformName":	"Sensors_ML_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Sensors_ML_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Sensors_ML_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Sensors_ML_wrapper",
	"systems":	[{
			"systemName":	"Sensors_ML_wrapper",
			"systemDesc":	"Sensors_ML_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Sensors_ML_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9a4fa7fc65aa1be97456f9b448d0ca30",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"8dc57b1e46291a45c0399a0e3852bfff",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-09-17.14:21:15::SCWPlatform::updated the xpfm file.
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:15::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:15::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:15::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-17.14:21:15::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-17.14:21:15::SCWMssOS::Commit changes completed.
TRACE::2022-09-17.14:21:15::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-17.14:21:15::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-17.14:21:15::SCWMssOS::Commit changes completed.
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:15::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:15::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:15::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:15::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:15::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:15::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:15::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:15::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:15::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:15::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:15::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:15::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:15::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:15::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:15::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:15::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:15::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:15::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWWriter::formatted JSON is {
	"platformName":	"Sensors_ML_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Sensors_ML_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Sensors_ML_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Sensors_ML_wrapper",
	"systems":	[{
			"systemName":	"Sensors_ML_wrapper",
			"systemDesc":	"Sensors_ML_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Sensors_ML_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9a4fa7fc65aa1be97456f9b448d0ca30",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"8dc57b1e46291a45c0399a0e3852bfff",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:15::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:15::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:15::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:15::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:15::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:15::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-17.14:21:15::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-17.14:21:15::SCWMssOS::Commit changes completed.
TRACE::2022-09-17.14:21:15::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-17.14:21:15::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-17.14:21:15::SCWMssOS::Commit changes completed.
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:15::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:15::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:15::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:15::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:15::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:15::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:15::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:15::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:15::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:15::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:15::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:15::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:15::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:15::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:15::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:15::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:15::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:15::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:15::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:15::SCWWriter::formatted JSON is {
	"platformName":	"Sensors_ML_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Sensors_ML_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Sensors_ML_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Sensors_ML_wrapper",
	"systems":	[{
			"systemName":	"Sensors_ML_wrapper",
			"systemDesc":	"Sensors_ML_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Sensors_ML_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9a4fa7fc65aa1be97456f9b448d0ca30",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"8dc57b1e46291a45c0399a0e3852bfff",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-09-17.14:21:16::SCWPlatform::Started generating the artifacts platform Sensors_ML_wrapper
TRACE::2022-09-17.14:21:16::SCWPlatform::Sanity checking of platform is completed
LOG::2022-09-17.14:21:16::SCWPlatform::Started generating the artifacts for system configuration Sensors_ML_wrapper
LOG::2022-09-17.14:21:16::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-09-17.14:21:16::SCWDomain::Generating domain artifcats
TRACE::2022-09-17.14:21:16::SCWMssOS::Generating standalone artifcats
TRACE::2022-09-17.14:21:16::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/sw/Sensors_ML_wrapper/qemu/
TRACE::2022-09-17.14:21:16::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/sw/Sensors_ML_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-09-17.14:21:16::SCWMssOS:: Copying the user libraries. 
TRACE::2022-09-17.14:21:16::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:16::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:16::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:16::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:16::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:16::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:16::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:16::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:16::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:16::SCWMssOS::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-09-17.14:21:16::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:16::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-09-17.14:21:16::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-09-17.14:21:16::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-09-17.14:21:16::SCWMssOS::skipping the bsp build ... 
TRACE::2022-09-17.14:21:16::SCWMssOS::Copying to export directory.
TRACE::2022-09-17.14:21:16::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-09-17.14:21:16::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-09-17.14:21:16::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-09-17.14:21:16::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-09-17.14:21:16::SCWSystem::Completed Processing the sysconfig Sensors_ML_wrapper
LOG::2022-09-17.14:21:16::SCWPlatform::Completed generating the artifacts for system configuration Sensors_ML_wrapper
TRACE::2022-09-17.14:21:16::SCWPlatform::Started preparing the platform 
TRACE::2022-09-17.14:21:16::SCWSystem::Writing the bif file for system config Sensors_ML_wrapper
TRACE::2022-09-17.14:21:16::SCWSystem::dir created 
TRACE::2022-09-17.14:21:16::SCWSystem::Writing the bif 
TRACE::2022-09-17.14:21:16::SCWPlatform::Started writing the spfm file 
TRACE::2022-09-17.14:21:16::SCWPlatform::Started writing the xpfm file 
TRACE::2022-09-17.14:21:16::SCWPlatform::Completed generating the platform
TRACE::2022-09-17.14:21:16::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-17.14:21:16::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-17.14:21:16::SCWMssOS::Commit changes completed.
TRACE::2022-09-17.14:21:16::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-17.14:21:16::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-17.14:21:16::SCWMssOS::Commit changes completed.
TRACE::2022-09-17.14:21:16::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:16::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:16::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:16::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:16::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:16::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:16::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:16::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:16::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:16::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:16::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:16::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:16::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:16::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:16::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:16::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:16::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:16::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:16::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:16::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:16::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:16::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:16::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:16::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:16::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:16::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:16::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:21:16::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:16::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:16::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:16::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:16::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:16::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:16::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:16::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:16::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:16::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:16::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:16::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:16::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:16::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:16::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:16::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:16::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:16::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:16::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:16::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:16::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:16::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:21:16::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:21:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:21:16::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:16::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:21:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:21:16::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:21:16::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:21:16::SCWWriter::formatted JSON is {
	"platformName":	"Sensors_ML_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Sensors_ML_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Sensors_ML_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Sensors_ML_wrapper",
	"systems":	[{
			"systemName":	"Sensors_ML_wrapper",
			"systemDesc":	"Sensors_ML_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Sensors_ML_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9a4fa7fc65aa1be97456f9b448d0ca30",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"8dc57b1e46291a45c0399a0e3852bfff",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-09-17.14:21:16::SCWPlatform::updated the xpfm file.
LOG::2022-09-17.14:22:58::SCWPlatform::Started generating the artifacts platform Sensors_ML_wrapper
TRACE::2022-09-17.14:22:58::SCWPlatform::Sanity checking of platform is completed
LOG::2022-09-17.14:22:58::SCWPlatform::Started generating the artifacts for system configuration Sensors_ML_wrapper
LOG::2022-09-17.14:22:58::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-09-17.14:22:58::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-09-17.14:22:58::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-09-17.14:22:58::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-09-17.14:22:58::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:22:58::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:22:58::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:22:58::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:22:58::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:22:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:22:58::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:22:58::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:22:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:22:58::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:22:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:22:58::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:22:58::SCWBDomain::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-09-17.14:22:58::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-09-17.14:22:58::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-09-17.14:22:58::SCWBDomain::System Command Ran  C:&  cd  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2022-09-17.14:22:58::SCWBDomain::make: Entering directory 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2022-09-17.14:22:58::SCWBDomain::bsp'

TRACE::2022-09-17.14:22:58::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-09-17.14:22:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-09-17.14:22:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-09-17.14:22:58::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-09-17.14:22:58::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:22:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-09-17.14:22:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-09-17.14:22:58::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-09-17.14:22:58::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:22:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-09-17.14:22:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-17.14:22:58::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-17.14:22:58::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:22:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-09-17.14:22:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-17.14:22:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-17.14:22:58::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:22:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-09-17.14:22:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-17.14:22:58::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-17.14:22:58::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:22:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-09-17.14:22:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-17.14:22:58::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-17.14:22:58::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:22:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-09-17.14:22:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-17.14:22:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-17.14:22:58::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:22:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-09-17.14:22:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-17.14:22:58::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-17.14:22:58::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:22:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src"

TRACE::2022-09-17.14:22:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-17.14:22:59::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-17.14:22:59::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:22:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src"

TRACE::2022-09-17.14:22:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-17.14:22:59::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-17.14:22:59::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:22:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-09-17.14:22:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-17.14:22:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-17.14:22:59::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:22:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-09-17.14:22:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-17.14:22:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-17.14:22:59::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:22:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-09-17.14:22:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-17.14:22:59::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-17.14:22:59::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:22:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-09-17.14:22:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-17.14:22:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-17.14:22:59::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:22:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-09-17.14:22:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-17.14:22:59::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-17.14:22:59::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:22:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-09-17.14:22:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-09-17.14:22:59::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-09-17.14:22:59::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:00::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-09-17.14:23:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-17.14:23:00::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-17.14:23:00::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:00::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-09-17.14:23:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-17.14:23:00::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-17.14:23:00::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:00::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-09-17.14:23:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-17.14:23:00::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-17.14:23:00::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:00::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-09-17.14:23:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-17.14:23:00::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-17.14:23:00::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:00::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-09-17.14:23:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-17.14:23:00::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-17.14:23:00::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src"

TRACE::2022-09-17.14:23:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-17.14:23:00::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-17.14:23:00::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:00::SCWBDomain::"Compiling PmodAD2"

TRACE::2022-09-17.14:23:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src"

TRACE::2022-09-17.14:23:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-17.14:23:02::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-17.14:23:02::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:02::SCWBDomain::"Compiling PmodTMP3"

TRACE::2022-09-17.14:23:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-09-17.14:23:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-17.14:23:04::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-17.14:23:04::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:04::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2022-09-17.14:23:04::SCWBDomain::make -j 6 --no-print-directory par_libs

TRACE::2022-09-17.14:23:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-09-17.14:23:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-09-17.14:23:04::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-09-17.14:23:04::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-09-17.14:23:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-09-17.14:23:04::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-09-17.14:23:04::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-09-17.14:23:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-17.14:23:04::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-17.14:23:04::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-09-17.14:23:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-17.14:23:04::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-17.14:23:04::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-09-17.14:23:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-17.14:23:04::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-17.14:23:04::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-09-17.14:23:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-17.14:23:04::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-17.14:23:04::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-09-17.14:23:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-17.14:23:04::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-17.14:23:04::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-09-17.14:23:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-17.14:23:04::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-17.14:23:04::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src"

TRACE::2022-09-17.14:23:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-17.14:23:04::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-17.14:23:04::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src"

TRACE::2022-09-17.14:23:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-17.14:23:04::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-17.14:23:04::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-09-17.14:23:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-17.14:23:04::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-17.14:23:04::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-09-17.14:23:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-17.14:23:04::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-17.14:23:04::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-09-17.14:23:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-17.14:23:04::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-17.14:23:04::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-09-17.14:23:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-17.14:23:04::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-17.14:23:04::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-09-17.14:23:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-17.14:23:04::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-17.14:23:04::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-09-17.14:23:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-09-17.14:23:05::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-09-17.14:23:05::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-09-17.14:23:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-17.14:23:05::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-17.14:23:05::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-09-17.14:23:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-17.14:23:05::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-17.14:23:05::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-09-17.14:23:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-17.14:23:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-17.14:23:05::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-09-17.14:23:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-17.14:23:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-17.14:23:05::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-09-17.14:23:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-17.14:23:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-17.14:23:05::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-09-17.14:23:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-09-17.14:23:05::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-09-17.14:23:05::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-09-17.14:23:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-09-17.14:23:05::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-09-17.14:23:05::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-09-17.14:23:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-17.14:23:05::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-17.14:23:05::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-09-17.14:23:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-17.14:23:05::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-17.14:23:05::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-09-17.14:23:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-17.14:23:05::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-17.14:23:05::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-09-17.14:23:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-17.14:23:05::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-17.14:23:05::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-09-17.14:23:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-17.14:23:05::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-17.14:23:05::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-09-17.14:23:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-09-17.14:23:05::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-09-17.14:23:05::SCWBDomain::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-09-17.14:23:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-17.14:23:05::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-17.14:23:05::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-09-17.14:23:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-17.14:23:06::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-17.14:23:06::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-09-17.14:23:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-17.14:23:06::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-17.14:23:06::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-09-17.14:23:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-17.14:23:06::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-17.14:23:06::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-09-17.14:23:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-17.14:23:06::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-17.14:23:06::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-09-17.14:23:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-17.14:23:07::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-17.14:23:07::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-09-17.14:23:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-17.14:23:07::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-17.14:23:07::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-09-17.14:23:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-17.14:23:07::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-17.14:23:07::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-09-17.14:23:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-17.14:23:07::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-17.14:23:07::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-09-17.14:23:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-17.14:23:07::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-17.14:23:07::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:09::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2022-09-17.14:23:09::SCWBDomain::make --no-print-directory archive

TRACE::2022-09-17.14:23:10::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-09-17.14:23:10::SCWBDomain::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortex
TRACE::2022-09-17.14:23:10::SCWBDomain::a9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o p
TRACE::2022-09-17.14:23:10::SCWBDomain::s7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib
TRACE::2022-09-17.14:23:10::SCWBDomain::/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0
TRACE::2022-09-17.14:23:10::SCWBDomain::/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_
TRACE::2022-09-17.14:23:10::SCWBDomain::cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/
TRACE::2022-09-17.14:23:10::SCWBDomain::lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa
TRACE::2022-09-17.14:23:10::SCWBDomain::9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/li
TRACE::2022-09-17.14:23:10::SCWBDomain::b/kill.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/li
TRACE::2022-09-17.14:23:10::SCWBDomain::b/xuartps_g.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xl2cc_cou
TRACE::2022-09-17.14:23:10::SCWBDomain::nter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.
TRACE::2022-09-17.14:23:10::SCWBDomain::o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutime
TRACE::2022-09-17.14:23:10::SCWBDomain::r.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacp
TRACE::2022-09-17.14:23:10::SCWBDomain::s_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xu
TRACE::2022-09-17.14:23:10::SCWBDomain::sbps_g.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9
TRACE::2022-09-17.14:23:10::SCWBDomain::_0/lib/xgpio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/l
TRACE::2022-09-17.14:23:10::SCWBDomain::ib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_corte
TRACE::2022-09-17.14:23:10::SCWBDomain::xa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_
TRACE::2022-09-17.14:23:10::SCWBDomain::0/lib/_open.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xdevcfg.o ps7_
TRACE::2022-09-17.14:23:10::SCWBDomain::cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_corte
TRACE::2022-09-17.14:23:10::SCWBDomain::xa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7
TRACE::2022-09-17.14:23:10::SCWBDomain::_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortex
TRACE::2022-09-17.14:23:10::SCWBDomain::a9_0/lib/cpu_init.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa
TRACE::2022-09-17.14:23:10::SCWBDomain::9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_selftest.o 
TRACE::2022-09-17.14:23:10::SCWBDomain::ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps
TRACE::2022-09-17.14:23:10::SCWBDomain::7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cort
TRACE::2022-09-17.14:23:10::SCWBDomain::exa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib
TRACE::2022-09-17.14:23:10::SCWBDomain::/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_
TRACE::2022-09-17.14:23:10::SCWBDomain::0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/isatty.o ps7_cor
TRACE::2022-09-17.14:23:10::SCWBDomain::texa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_
TRACE::2022-09-17.14:23:10::SCWBDomain::0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xgpio_selftest.o

TRACE::2022-09-17.14:23:10::SCWBDomain::'Finished building libraries'

TRACE::2022-09-17.14:23:10::SCWBDomain::make: Leaving directory 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_b
TRACE::2022-09-17.14:23:10::SCWBDomain::sp'

TRACE::2022-09-17.14:23:10::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2022-09-17.14:23:10::SCWBDomain::exa9_0/include -I.

TRACE::2022-09-17.14:23:10::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-09-17.14:23:10::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-09-17.14:23:10::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-09-17.14:23:10::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-09-17.14:23:10::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2022-09-17.14:23:10::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-09-17.14:23:10::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-09-17.14:23:10::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-09-17.14:23:11::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2022-09-17.14:23:11::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-09-17.14:23:11::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-09-17.14:23:11::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-09-17.14:23:11::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-09-17.14:23:11::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-09-17.14:23:11::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-09-17.14:23:11::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-09-17.14:23:11::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2022-09-17.14:23:11::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2022-09-17.14:23:11::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-09-17.14:23:11::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-09-17.14:23:12::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2022-09-17.14:23:12::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-09-17.14:23:12::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2022-09-17.14:23:12::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2022-09-17.14:23:12::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2022-09-17.14:23:12::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                       -Wl,--gc-sections -Lzynq_fsbl_b
TRACE::2022-09-17.14:23:12::SCWBDomain::sp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2022-09-17.14:23:12::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-09-17.14:23:12::SCWSystem::Not a boot domain 
LOG::2022-09-17.14:23:12::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-09-17.14:23:12::SCWDomain::Generating domain artifcats
TRACE::2022-09-17.14:23:12::SCWMssOS::Generating standalone artifcats
TRACE::2022-09-17.14:23:12::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/sw/Sensors_ML_wrapper/qemu/
TRACE::2022-09-17.14:23:12::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/sw/Sensors_ML_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-09-17.14:23:12::SCWMssOS:: Copying the user libraries. 
TRACE::2022-09-17.14:23:12::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:23:12::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:23:12::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:23:12::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:23:12::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:23:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:23:12::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:23:12::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:23:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:23:12::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:23:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:23:12::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:23:12::SCWMssOS::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-09-17.14:23:12::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:23:12::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-09-17.14:23:12::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-09-17.14:23:12::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-09-17.14:23:12::SCWMssOS::doing bsp build ... 
TRACE::2022-09-17.14:23:12::SCWMssOS::System Command Ran  C: & cd  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2022-09-17.14:23:12::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-09-17.14:23:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-09-17.14:23:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-09-17.14:23:12::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-09-17.14:23:12::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-09-17.14:23:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-09-17.14:23:12::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-09-17.14:23:12::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-09-17.14:23:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-17.14:23:12::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-17.14:23:12::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-09-17.14:23:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-17.14:23:12::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-17.14:23:12::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-09-17.14:23:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-17.14:23:13::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-17.14:23:13::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-09-17.14:23:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-17.14:23:13::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-17.14:23:13::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-09-17.14:23:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-17.14:23:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-17.14:23:13::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-09-17.14:23:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-17.14:23:13::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-17.14:23:13::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src"

TRACE::2022-09-17.14:23:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-17.14:23:13::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-17.14:23:13::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src"

TRACE::2022-09-17.14:23:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-17.14:23:13::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-17.14:23:13::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-09-17.14:23:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-17.14:23:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-17.14:23:13::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-09-17.14:23:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-17.14:23:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-17.14:23:13::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-09-17.14:23:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-17.14:23:13::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-17.14:23:13::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-09-17.14:23:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-17.14:23:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-17.14:23:13::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-09-17.14:23:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-17.14:23:13::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-17.14:23:13::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-09-17.14:23:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-09-17.14:23:14::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-09-17.14:23:14::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-09-17.14:23:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-17.14:23:14::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-17.14:23:14::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-09-17.14:23:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-17.14:23:14::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-17.14:23:14::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-09-17.14:23:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-17.14:23:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-17.14:23:15::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src"

TRACE::2022-09-17.14:23:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-17.14:23:15::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-17.14:23:15::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:15::SCWMssOS::"Compiling PmodAD2"

TRACE::2022-09-17.14:23:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src"

TRACE::2022-09-17.14:23:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-17.14:23:16::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-17.14:23:16::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:16::SCWMssOS::"Compiling PmodTMP3"

TRACE::2022-09-17.14:23:18::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-09-17.14:23:18::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2022-09-17.14:23:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-09-17.14:23:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-09-17.14:23:18::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-09-17.14:23:18::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-09-17.14:23:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-09-17.14:23:18::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-09-17.14:23:18::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-09-17.14:23:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-17.14:23:18::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-17.14:23:18::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-09-17.14:23:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-17.14:23:18::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-17.14:23:18::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-09-17.14:23:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-17.14:23:18::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-17.14:23:18::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-09-17.14:23:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-17.14:23:18::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-17.14:23:18::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-09-17.14:23:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-17.14:23:18::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-17.14:23:18::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-09-17.14:23:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-17.14:23:18::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-17.14:23:18::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src"

TRACE::2022-09-17.14:23:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-17.14:23:18::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-17.14:23:18::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src"

TRACE::2022-09-17.14:23:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-17.14:23:18::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-17.14:23:18::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-09-17.14:23:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-17.14:23:18::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-17.14:23:18::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-09-17.14:23:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-17.14:23:18::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-17.14:23:18::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-09-17.14:23:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-17.14:23:19::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-17.14:23:19::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-09-17.14:23:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-17.14:23:19::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-17.14:23:19::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-09-17.14:23:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-17.14:23:19::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-17.14:23:19::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-09-17.14:23:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-09-17.14:23:19::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-09-17.14:23:19::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-09-17.14:23:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-17.14:23:19::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-17.14:23:19::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-09-17.14:23:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-17.14:23:19::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-17.14:23:19::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-09-17.14:23:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-17.14:23:19::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-17.14:23:19::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-09-17.14:23:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-09-17.14:23:19::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-09-17.14:23:19::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-09-17.14:23:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-09-17.14:23:19::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-09-17.14:23:19::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-09-17.14:23:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-17.14:23:19::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-17.14:23:19::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-09-17.14:23:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-17.14:23:19::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-17.14:23:19::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-09-17.14:23:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-17.14:23:19::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-17.14:23:19::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-09-17.14:23:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-17.14:23:19::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-17.14:23:19::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-09-17.14:23:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-17.14:23:19::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-17.14:23:19::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-09-17.14:23:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-09-17.14:23:19::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-09-17.14:23:19::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-09-17.14:23:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-17.14:23:19::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-17.14:23:19::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-09-17.14:23:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-17.14:23:20::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-17.14:23:20::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-09-17.14:23:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-17.14:23:20::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-17.14:23:20::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-09-17.14:23:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-17.14:23:21::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-17.14:23:21::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-09-17.14:23:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-17.14:23:21::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-17.14:23:21::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-09-17.14:23:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-17.14:23:21::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-17.14:23:21::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-09-17.14:23:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-17.14:23:21::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-17.14:23:21::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-09-17.14:23:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-17.14:23:22::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-17.14:23:22::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-09-17.14:23:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-17.14:23:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-17.14:23:22::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-17.14:23:24::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-09-17.14:23:24::SCWMssOS::make --no-print-directory archive

TRACE::2022-09-17.14:23:24::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-09-17.14:23:24::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortex
TRACE::2022-09-17.14:23:24::SCWMssOS::a9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o p
TRACE::2022-09-17.14:23:24::SCWMssOS::s7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib
TRACE::2022-09-17.14:23:24::SCWMssOS::/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0
TRACE::2022-09-17.14:23:24::SCWMssOS::/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_
TRACE::2022-09-17.14:23:24::SCWMssOS::cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9
TRACE::2022-09-17.14:23:24::SCWMssOS::_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpio_g.o ps7_co
TRACE::2022-09-17.14:23:24::SCWMssOS::rtexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/
TRACE::2022-09-17.14:23:24::SCWMssOS::lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xu
TRACE::2022-09-17.14:23:24::SCWMssOS::artps_selftest.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xgpi
TRACE::2022-09-17.14:23:24::SCWMssOS::ops.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscugic
TRACE::2022-09-17.14:23:24::SCWMssOS::_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xd
TRACE::2022-09-17.14:23:24::SCWMssOS::maps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib
TRACE::2022-09-17.14:23:24::SCWMssOS::/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbp
TRACE::2022-09-17.14:23:24::SCWMssOS::s_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_
TRACE::2022-09-17.14:23:24::SCWMssOS::0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cort
TRACE::2022-09-17.14:23:24::SCWMssOS::exa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9
TRACE::2022-09-17.14:23:24::SCWMssOS::_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0
TRACE::2022-09-17.14:23:24::SCWMssOS::/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o
TRACE::2022-09-17.14:23:24::SCWMssOS:: ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_co
TRACE::2022-09-17.14:23:24::SCWMssOS::rtexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cort
TRACE::2022-09-17.14:23:24::SCWMssOS::exa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9
TRACE::2022-09-17.14:23:24::SCWMssOS::_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cort
TRACE::2022-09-17.14:23:24::SCWMssOS::exa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_selftest.o 
TRACE::2022-09-17.14:23:24::SCWMssOS::ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps
TRACE::2022-09-17.14:23:24::SCWMssOS::7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cort
TRACE::2022-09-17.14:23:24::SCWMssOS::exa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib
TRACE::2022-09-17.14:23:24::SCWMssOS::/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_
TRACE::2022-09-17.14:23:24::SCWMssOS::0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/isatty.o ps7_cor
TRACE::2022-09-17.14:23:24::SCWMssOS::texa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_
TRACE::2022-09-17.14:23:24::SCWMssOS::0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xgpio_selftest.o

TRACE::2022-09-17.14:23:24::SCWMssOS::'Finished building libraries'

TRACE::2022-09-17.14:23:26::SCWMssOS::Copying to export directory.
TRACE::2022-09-17.14:23:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-09-17.14:23:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-09-17.14:23:28::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-09-17.14:23:28::SCWSystem::Completed Processing the sysconfig Sensors_ML_wrapper
LOG::2022-09-17.14:23:28::SCWPlatform::Completed generating the artifacts for system configuration Sensors_ML_wrapper
TRACE::2022-09-17.14:23:28::SCWPlatform::Started preparing the platform 
TRACE::2022-09-17.14:23:28::SCWSystem::Writing the bif file for system config Sensors_ML_wrapper
TRACE::2022-09-17.14:23:28::SCWSystem::dir created 
TRACE::2022-09-17.14:23:28::SCWSystem::Writing the bif 
TRACE::2022-09-17.14:23:28::SCWPlatform::Started writing the spfm file 
TRACE::2022-09-17.14:23:28::SCWPlatform::Started writing the xpfm file 
TRACE::2022-09-17.14:23:28::SCWPlatform::Completed generating the platform
TRACE::2022-09-17.14:23:28::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:23:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-17.14:23:28::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-17.14:23:28::SCWMssOS::Commit changes completed.
TRACE::2022-09-17.14:23:28::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:23:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-17.14:23:28::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-17.14:23:28::SCWMssOS::Commit changes completed.
TRACE::2022-09-17.14:23:28::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:23:28::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:23:28::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:23:28::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:23:28::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:23:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:23:28::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:23:28::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:23:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:23:28::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:23:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:23:28::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:23:28::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:23:28::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:23:28::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:23:28::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:23:28::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:23:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:23:28::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:23:28::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:23:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:23:28::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:23:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:23:28::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:23:28::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:23:28::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:23:28::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:23:28::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:23:28::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:23:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:23:28::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:23:28::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:23:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:23:28::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:23:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:23:28::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-17.14:23:28::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:23:28::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:23:28::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:23:28::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:23:28::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:23:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:23:28::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:23:28::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:23:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:23:28::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:23:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:23:28::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:23:28::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:23:28::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:23:28::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:23:28::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:23:28::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:23:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:23:28::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:23:28::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:23:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:23:28::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:23:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:23:28::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:23:28::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:23:28::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:23:28::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:23:28::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:23:28::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:23:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:23:28::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:23:28::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:23:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:23:28::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:23:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:23:29::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:23:29::SCWWriter::formatted JSON is {
	"platformName":	"Sensors_ML_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Sensors_ML_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Sensors_ML_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Sensors_ML_wrapper",
	"systems":	[{
			"systemName":	"Sensors_ML_wrapper",
			"systemDesc":	"Sensors_ML_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Sensors_ML_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9a4fa7fc65aa1be97456f9b448d0ca30",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"8dc57b1e46291a45c0399a0e3852bfff",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-09-17.14:23:29::SCWPlatform::updated the xpfm file.
TRACE::2022-09-17.14:23:29::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:23:29::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:23:29::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:23:29::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-17.14:23:29::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-17.14:23:29::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-17.14:23:29::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-17.14:23:29::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-17.14:23:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-17.14:23:29::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-17.14:23:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-17.14:23:29::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:00:27::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:27::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:27::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:27::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:00:27::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:27::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:00:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-09-19.17:00:31::SCWPlatform::Opened new HwDB with name Sensors_ML_wrapper
TRACE::2022-09-19.17:00:31::SCWReader::Active system found as  Sensors_ML_wrapper
TRACE::2022-09-19.17:00:31::SCWReader::Handling sysconfig Sensors_ML_wrapper
TRACE::2022-09-19.17:00:31::SCWDomain::checking for install qemu data   : 
TRACE::2022-09-19.17:00:31::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-09-19.17:00:31::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-09-19.17:00:31::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:00:31::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:00:31::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper
TRACE::2022-09-19.17:00:31::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper
TRACE::2022-09-19.17:00:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:00:31::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:00:31::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:00:31::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper
TRACE::2022-09-19.17:00:31::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper
TRACE::2022-09-19.17:00:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:00:31::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:00:31::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:00:31::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper
TRACE::2022-09-19.17:00:31::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper
TRACE::2022-09-19.17:00:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:00:31::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-09-19.17:00:31::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:00:31::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:00:31::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper
TRACE::2022-09-19.17:00:31::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper
TRACE::2022-09-19.17:00:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:00:31::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:00:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-09-19.17:00:31::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:00:31::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:00:31::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:00:31::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-09-19.17:00:31::SCWMssOS::updating the scw layer about changes
TRACE::2022-09-19.17:00:31::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:00:31::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:00:31::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:00:31::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper
TRACE::2022-09-19.17:00:31::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper
TRACE::2022-09-19.17:00:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:00:31::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:00:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-19.17:00:31::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:00:31::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-09-19.17:00:31::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:00:31::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:00:31::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper
TRACE::2022-09-19.17:00:31::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper
TRACE::2022-09-19.17:00:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:00:31::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:00:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-19.17:00:31::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:00:31::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-09-19.17:00:31::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:00:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-19.17:00:31::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-19.17:00:31::SCWMssOS::Commit changes completed.
TRACE::2022-09-19.17:00:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-09-19.17:00:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-09-19.17:00:31::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:00:31::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:00:31::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper
TRACE::2022-09-19.17:00:31::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper
TRACE::2022-09-19.17:00:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:00:31::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:00:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-19.17:00:31::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:00:31::SCWReader::No isolation master present  
TRACE::2022-09-19.17:00:31::SCWDomain::checking for install qemu data   : 
TRACE::2022-09-19.17:00:31::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-09-19.17:00:31::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-09-19.17:00:31::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:00:31::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:00:31::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper
TRACE::2022-09-19.17:00:31::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper
TRACE::2022-09-19.17:00:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:00:31::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:00:31::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:00:31::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper
TRACE::2022-09-19.17:00:31::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper
TRACE::2022-09-19.17:00:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:00:31::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:00:31::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:00:31::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper
TRACE::2022-09-19.17:00:31::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper
TRACE::2022-09-19.17:00:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:00:31::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:00:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-19.17:00:31::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:00:31::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:00:31::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:00:31::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-09-19.17:00:31::SCWMssOS::updating the scw layer about changes
TRACE::2022-09-19.17:00:31::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:00:31::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:00:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-19.17:00:31::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-19.17:00:31::SCWMssOS::Commit changes completed.
TRACE::2022-09-19.17:00:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-09-19.17:00:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-09-19.17:00:31::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:00:31::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:00:31::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper
TRACE::2022-09-19.17:00:31::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper
TRACE::2022-09-19.17:00:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:00:31::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:00:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-19.17:00:31::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:00:31::SCWReader::No isolation master present  
LOG::2022-09-19.17:00:31::SCWPlatform::Started generating the artifacts platform Sensors_ML_wrapper
TRACE::2022-09-19.17:00:31::SCWPlatform::Sanity checking of platform is completed
LOG::2022-09-19.17:00:31::SCWPlatform::Started generating the artifacts for system configuration Sensors_ML_wrapper
LOG::2022-09-19.17:00:31::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-09-19.17:00:31::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-09-19.17:00:31::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-09-19.17:00:31::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-09-19.17:00:31::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:00:31::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:00:31::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper
TRACE::2022-09-19.17:00:31::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper
TRACE::2022-09-19.17:00:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:00:31::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:00:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-19.17:00:31::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:00:31::SCWBDomain::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-09-19.17:00:31::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-09-19.17:00:31::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-09-19.17:00:31::SCWBDomain::System Command Ran  C:&  cd  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2022-09-19.17:00:31::SCWBDomain::make: Entering directory 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2022-09-19.17:00:31::SCWBDomain::bsp'

TRACE::2022-09-19.17:00:31::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-09-19.17:00:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-09-19.17:00:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-09-19.17:00:31::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-09-19.17:00:31::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-09-19.17:00:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-09-19.17:00:31::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-09-19.17:00:31::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-09-19.17:00:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-19.17:00:31::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-19.17:00:31::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-09-19.17:00:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-19.17:00:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-19.17:00:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-09-19.17:00:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-19.17:00:32::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-19.17:00:32::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-09-19.17:00:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-19.17:00:32::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-19.17:00:32::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-09-19.17:00:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-19.17:00:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-19.17:00:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-09-19.17:00:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-19.17:00:32::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-19.17:00:32::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src"

TRACE::2022-09-19.17:00:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-19.17:00:32::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-19.17:00:32::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src"

TRACE::2022-09-19.17:00:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-19.17:00:33::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-19.17:00:33::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-09-19.17:00:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-19.17:00:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-19.17:00:33::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-09-19.17:00:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-19.17:00:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-19.17:00:33::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-09-19.17:00:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-19.17:00:33::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-19.17:00:33::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-09-19.17:00:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-19.17:00:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-19.17:00:33::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-09-19.17:00:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-19.17:00:33::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-19.17:00:33::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-09-19.17:00:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-09-19.17:00:34::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-09-19.17:00:34::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-09-19.17:00:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-19.17:00:34::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-19.17:00:34::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-09-19.17:00:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-19.17:00:35::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-19.17:00:35::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-09-19.17:00:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-19.17:00:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-19.17:00:35::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-09-19.17:00:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-19.17:00:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-19.17:00:35::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-09-19.17:00:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-19.17:00:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-19.17:00:35::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src"

TRACE::2022-09-19.17:00:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-19.17:00:35::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-19.17:00:35::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:35::SCWBDomain::"Compiling PmodAD2"

TRACE::2022-09-19.17:00:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src"

TRACE::2022-09-19.17:00:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-19.17:00:38::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-19.17:00:38::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:38::SCWBDomain::"Compiling PmodTMP3"

TRACE::2022-09-19.17:00:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-09-19.17:00:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-19.17:00:40::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-19.17:00:40::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:40::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2022-09-19.17:00:40::SCWBDomain::make -j 6 --no-print-directory par_libs

TRACE::2022-09-19.17:00:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-09-19.17:00:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-09-19.17:00:40::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-09-19.17:00:40::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-09-19.17:00:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-09-19.17:00:40::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-09-19.17:00:40::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-09-19.17:00:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-19.17:00:40::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-19.17:00:40::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-09-19.17:00:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-19.17:00:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-19.17:00:40::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-09-19.17:00:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-19.17:00:40::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-19.17:00:40::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-09-19.17:00:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-19.17:00:41::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-19.17:00:41::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-09-19.17:00:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-19.17:00:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-19.17:00:41::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-09-19.17:00:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-19.17:00:41::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-19.17:00:41::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src"

TRACE::2022-09-19.17:00:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-19.17:00:41::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-19.17:00:41::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src"

TRACE::2022-09-19.17:00:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-19.17:00:41::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-19.17:00:41::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-09-19.17:00:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-19.17:00:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-19.17:00:41::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-09-19.17:00:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-19.17:00:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-19.17:00:41::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-09-19.17:00:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-19.17:00:41::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-19.17:00:41::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-09-19.17:00:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-19.17:00:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-19.17:00:41::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-09-19.17:00:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-19.17:00:41::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-19.17:00:41::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-09-19.17:00:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-09-19.17:00:41::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-09-19.17:00:41::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-09-19.17:00:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-19.17:00:41::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-19.17:00:41::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-09-19.17:00:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-19.17:00:41::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-19.17:00:41::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-09-19.17:00:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-19.17:00:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-19.17:00:41::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-09-19.17:00:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-19.17:00:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-19.17:00:41::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-09-19.17:00:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-19.17:00:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-19.17:00:41::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-09-19.17:00:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-09-19.17:00:41::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-09-19.17:00:41::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-09-19.17:00:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-09-19.17:00:41::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-09-19.17:00:41::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-09-19.17:00:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-19.17:00:41::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-19.17:00:41::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-09-19.17:00:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-19.17:00:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-19.17:00:41::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-09-19.17:00:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-19.17:00:41::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-19.17:00:41::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-09-19.17:00:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-19.17:00:41::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-19.17:00:41::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-09-19.17:00:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-19.17:00:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-19.17:00:41::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-09-19.17:00:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-09-19.17:00:41::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-09-19.17:00:41::SCWBDomain::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-09-19.17:00:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-19.17:00:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-19.17:00:41::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-09-19.17:00:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-19.17:00:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-19.17:00:41::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-09-19.17:00:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-19.17:00:41::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-19.17:00:41::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-09-19.17:00:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-19.17:00:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-19.17:00:41::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-09-19.17:00:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-19.17:00:42::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-19.17:00:42::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-09-19.17:00:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-19.17:00:42::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-19.17:00:42::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-09-19.17:00:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-19.17:00:42::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-19.17:00:42::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-09-19.17:00:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-19.17:00:42::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-19.17:00:42::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-09-19.17:00:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-19.17:00:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-19.17:00:42::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-09-19.17:00:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-19.17:00:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-19.17:00:42::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:42::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2022-09-19.17:00:42::SCWBDomain::make --no-print-directory archive

TRACE::2022-09-19.17:00:42::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-09-19.17:00:42::SCWBDomain::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortex
TRACE::2022-09-19.17:00:42::SCWBDomain::a9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o p
TRACE::2022-09-19.17:00:42::SCWBDomain::s7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib
TRACE::2022-09-19.17:00:42::SCWBDomain::/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0
TRACE::2022-09-19.17:00:42::SCWBDomain::/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_
TRACE::2022-09-19.17:00:42::SCWBDomain::cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/
TRACE::2022-09-19.17:00:42::SCWBDomain::lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa
TRACE::2022-09-19.17:00:42::SCWBDomain::9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/li
TRACE::2022-09-19.17:00:42::SCWBDomain::b/kill.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/li
TRACE::2022-09-19.17:00:42::SCWBDomain::b/xuartps_g.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xl2cc_cou
TRACE::2022-09-19.17:00:42::SCWBDomain::nter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.
TRACE::2022-09-19.17:00:42::SCWBDomain::o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutime
TRACE::2022-09-19.17:00:42::SCWBDomain::r.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacp
TRACE::2022-09-19.17:00:42::SCWBDomain::s_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xu
TRACE::2022-09-19.17:00:42::SCWBDomain::sbps_g.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9
TRACE::2022-09-19.17:00:42::SCWBDomain::_0/lib/xgpio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/l
TRACE::2022-09-19.17:00:42::SCWBDomain::ib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_corte
TRACE::2022-09-19.17:00:42::SCWBDomain::xa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_
TRACE::2022-09-19.17:00:42::SCWBDomain::0/lib/_open.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xdevcfg.o ps7_
TRACE::2022-09-19.17:00:42::SCWBDomain::cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_corte
TRACE::2022-09-19.17:00:42::SCWBDomain::xa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7
TRACE::2022-09-19.17:00:42::SCWBDomain::_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortex
TRACE::2022-09-19.17:00:42::SCWBDomain::a9_0/lib/cpu_init.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa
TRACE::2022-09-19.17:00:42::SCWBDomain::9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_selftest.o 
TRACE::2022-09-19.17:00:42::SCWBDomain::ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps
TRACE::2022-09-19.17:00:42::SCWBDomain::7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cort
TRACE::2022-09-19.17:00:42::SCWBDomain::exa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib
TRACE::2022-09-19.17:00:42::SCWBDomain::/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_
TRACE::2022-09-19.17:00:42::SCWBDomain::0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/isatty.o ps7_cor
TRACE::2022-09-19.17:00:42::SCWBDomain::texa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_
TRACE::2022-09-19.17:00:42::SCWBDomain::0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xgpio_selftest.o

TRACE::2022-09-19.17:00:43::SCWBDomain::'Finished building libraries'

TRACE::2022-09-19.17:00:43::SCWBDomain::make: Leaving directory 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_b
TRACE::2022-09-19.17:00:43::SCWBDomain::sp'

TRACE::2022-09-19.17:00:43::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2022-09-19.17:00:43::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2022-09-19.17:00:43::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2022-09-19.17:00:43::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                       -Wl,--gc-sections -Lzynq_fsbl_b
TRACE::2022-09-19.17:00:43::SCWBDomain::sp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2022-09-19.17:00:44::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-09-19.17:00:44::SCWSystem::Not a boot domain 
LOG::2022-09-19.17:00:44::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-09-19.17:00:44::SCWDomain::Generating domain artifcats
TRACE::2022-09-19.17:00:44::SCWMssOS::Generating standalone artifcats
TRACE::2022-09-19.17:00:44::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/sw/Sensors_ML_wrapper/qemu/
TRACE::2022-09-19.17:00:44::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/sw/Sensors_ML_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-09-19.17:00:44::SCWMssOS:: Copying the user libraries. 
TRACE::2022-09-19.17:00:44::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:44::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:44::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:44::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:00:44::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:00:44::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper
TRACE::2022-09-19.17:00:44::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper
TRACE::2022-09-19.17:00:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:00:44::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:00:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-19.17:00:44::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:00:44::SCWMssOS::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-09-19.17:00:44::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:00:44::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-09-19.17:00:44::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-09-19.17:00:44::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-09-19.17:00:44::SCWMssOS::doing bsp build ... 
TRACE::2022-09-19.17:00:44::SCWMssOS::System Command Ran  C: & cd  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2022-09-19.17:00:44::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-09-19.17:00:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-09-19.17:00:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-09-19.17:00:44::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-09-19.17:00:44::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-09-19.17:00:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-09-19.17:00:44::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-09-19.17:00:44::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-09-19.17:00:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-19.17:00:44::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-19.17:00:44::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-09-19.17:00:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-19.17:00:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-19.17:00:44::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-09-19.17:00:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-19.17:00:44::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-19.17:00:44::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-09-19.17:00:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-19.17:00:44::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-19.17:00:44::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-09-19.17:00:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-19.17:00:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-19.17:00:44::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-09-19.17:00:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-19.17:00:45::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-19.17:00:45::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src"

TRACE::2022-09-19.17:00:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-19.17:00:45::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-19.17:00:45::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src"

TRACE::2022-09-19.17:00:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-19.17:00:45::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-19.17:00:45::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-09-19.17:00:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-19.17:00:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-19.17:00:45::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-09-19.17:00:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-19.17:00:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-19.17:00:45::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-09-19.17:00:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-19.17:00:45::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-19.17:00:45::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-09-19.17:00:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-19.17:00:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-19.17:00:45::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-09-19.17:00:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-19.17:00:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-19.17:00:45::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-09-19.17:00:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-09-19.17:00:45::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-09-19.17:00:45::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-09-19.17:00:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-19.17:00:46::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-19.17:00:46::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-09-19.17:00:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-19.17:00:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-19.17:00:46::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-09-19.17:00:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-19.17:00:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-19.17:00:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src"

TRACE::2022-09-19.17:00:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-19.17:00:46::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-19.17:00:46::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:46::SCWMssOS::"Compiling PmodAD2"

TRACE::2022-09-19.17:00:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src"

TRACE::2022-09-19.17:00:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-19.17:00:48::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-19.17:00:48::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:48::SCWMssOS::"Compiling PmodTMP3"

TRACE::2022-09-19.17:00:50::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-09-19.17:00:50::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2022-09-19.17:00:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-09-19.17:00:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-09-19.17:00:50::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-09-19.17:00:50::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-09-19.17:00:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-09-19.17:00:50::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-09-19.17:00:50::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-09-19.17:00:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-19.17:00:50::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-19.17:00:50::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-09-19.17:00:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-19.17:00:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-19.17:00:50::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-09-19.17:00:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-19.17:00:50::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-19.17:00:50::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-09-19.17:00:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-19.17:00:50::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-19.17:00:50::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-09-19.17:00:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-19.17:00:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-19.17:00:50::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-09-19.17:00:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-19.17:00:51::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-19.17:00:51::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src"

TRACE::2022-09-19.17:00:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-19.17:00:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-19.17:00:51::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src"

TRACE::2022-09-19.17:00:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-19.17:00:51::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-19.17:00:51::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-09-19.17:00:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-19.17:00:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-19.17:00:51::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-09-19.17:00:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-19.17:00:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-19.17:00:51::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-09-19.17:00:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-19.17:00:51::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-19.17:00:51::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-09-19.17:00:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-19.17:00:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-19.17:00:51::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-09-19.17:00:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-19.17:00:51::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-19.17:00:51::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-09-19.17:00:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-09-19.17:00:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-09-19.17:00:51::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-09-19.17:00:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-19.17:00:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-19.17:00:51::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-09-19.17:00:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-19.17:00:51::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-19.17:00:51::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-09-19.17:00:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-19.17:00:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-19.17:00:51::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-09-19.17:00:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-09-19.17:00:51::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-09-19.17:00:51::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-09-19.17:00:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-09-19.17:00:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-09-19.17:00:51::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-09-19.17:00:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-19.17:00:51::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-19.17:00:51::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-09-19.17:00:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-19.17:00:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-19.17:00:51::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-09-19.17:00:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-19.17:00:51::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-19.17:00:51::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-09-19.17:00:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-19.17:00:51::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-19.17:00:51::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-09-19.17:00:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-19.17:00:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-19.17:00:51::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-09-19.17:00:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-09-19.17:00:51::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-09-19.17:00:51::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-09-19.17:00:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-19.17:00:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-19.17:00:51::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-09-19.17:00:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-19.17:00:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-19.17:00:51::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-09-19.17:00:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-19.17:00:51::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-19.17:00:51::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-09-19.17:00:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-19.17:00:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-19.17:00:51::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-09-19.17:00:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-19.17:00:51::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-19.17:00:51::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-09-19.17:00:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-19.17:00:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-19.17:00:51::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-09-19.17:00:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-19.17:00:51::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-19.17:00:51::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-09-19.17:00:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-19.17:00:51::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-19.17:00:51::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-09-19.17:00:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-19.17:00:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-19.17:00:52::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-19.17:00:52::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-09-19.17:00:52::SCWMssOS::make --no-print-directory archive

TRACE::2022-09-19.17:00:52::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-09-19.17:00:52::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortex
TRACE::2022-09-19.17:00:52::SCWMssOS::a9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o p
TRACE::2022-09-19.17:00:52::SCWMssOS::s7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib
TRACE::2022-09-19.17:00:52::SCWMssOS::/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0
TRACE::2022-09-19.17:00:52::SCWMssOS::/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_
TRACE::2022-09-19.17:00:52::SCWMssOS::cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9
TRACE::2022-09-19.17:00:52::SCWMssOS::_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpio_g.o ps7_co
TRACE::2022-09-19.17:00:52::SCWMssOS::rtexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/
TRACE::2022-09-19.17:00:52::SCWMssOS::lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xu
TRACE::2022-09-19.17:00:52::SCWMssOS::artps_selftest.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xgpi
TRACE::2022-09-19.17:00:52::SCWMssOS::ops.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscugic
TRACE::2022-09-19.17:00:52::SCWMssOS::_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xd
TRACE::2022-09-19.17:00:52::SCWMssOS::maps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib
TRACE::2022-09-19.17:00:52::SCWMssOS::/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbp
TRACE::2022-09-19.17:00:52::SCWMssOS::s_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_
TRACE::2022-09-19.17:00:52::SCWMssOS::0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cort
TRACE::2022-09-19.17:00:52::SCWMssOS::exa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9
TRACE::2022-09-19.17:00:52::SCWMssOS::_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0
TRACE::2022-09-19.17:00:52::SCWMssOS::/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o
TRACE::2022-09-19.17:00:52::SCWMssOS:: ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_co
TRACE::2022-09-19.17:00:52::SCWMssOS::rtexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cort
TRACE::2022-09-19.17:00:52::SCWMssOS::exa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9
TRACE::2022-09-19.17:00:52::SCWMssOS::_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cort
TRACE::2022-09-19.17:00:52::SCWMssOS::exa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_selftest.o 
TRACE::2022-09-19.17:00:52::SCWMssOS::ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps
TRACE::2022-09-19.17:00:52::SCWMssOS::7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cort
TRACE::2022-09-19.17:00:52::SCWMssOS::exa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib
TRACE::2022-09-19.17:00:52::SCWMssOS::/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_
TRACE::2022-09-19.17:00:52::SCWMssOS::0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/isatty.o ps7_cor
TRACE::2022-09-19.17:00:52::SCWMssOS::texa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_
TRACE::2022-09-19.17:00:52::SCWMssOS::0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xgpio_selftest.o

TRACE::2022-09-19.17:00:53::SCWMssOS::'Finished building libraries'

TRACE::2022-09-19.17:00:53::SCWMssOS::Copying to export directory.
TRACE::2022-09-19.17:00:54::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-09-19.17:00:54::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-09-19.17:00:54::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-09-19.17:00:54::SCWSystem::Completed Processing the sysconfig Sensors_ML_wrapper
LOG::2022-09-19.17:00:54::SCWPlatform::Completed generating the artifacts for system configuration Sensors_ML_wrapper
TRACE::2022-09-19.17:00:54::SCWPlatform::Started preparing the platform 
TRACE::2022-09-19.17:00:54::SCWSystem::Writing the bif file for system config Sensors_ML_wrapper
TRACE::2022-09-19.17:00:54::SCWSystem::dir created 
TRACE::2022-09-19.17:00:54::SCWSystem::Writing the bif 
TRACE::2022-09-19.17:00:54::SCWPlatform::Started writing the spfm file 
TRACE::2022-09-19.17:00:54::SCWPlatform::Started writing the xpfm file 
TRACE::2022-09-19.17:00:54::SCWPlatform::Completed generating the platform
TRACE::2022-09-19.17:00:54::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:00:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-19.17:00:54::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-19.17:00:54::SCWMssOS::Commit changes completed.
TRACE::2022-09-19.17:00:54::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:00:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-19.17:00:54::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-19.17:00:54::SCWMssOS::Commit changes completed.
TRACE::2022-09-19.17:00:54::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:54::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:54::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:54::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:00:54::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:00:54::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper
TRACE::2022-09-19.17:00:54::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper
TRACE::2022-09-19.17:00:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:00:54::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:00:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-19.17:00:54::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:00:54::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:54::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:54::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:54::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:00:54::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:00:54::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper
TRACE::2022-09-19.17:00:54::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper
TRACE::2022-09-19.17:00:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:00:54::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:00:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-19.17:00:54::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:00:54::SCWWriter::formatted JSON is {
	"platformName":	"Sensors_ML_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Sensors_ML_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Sensors_ML_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Sensors_ML_wrapper",
	"systems":	[{
			"systemName":	"Sensors_ML_wrapper",
			"systemDesc":	"Sensors_ML_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Sensors_ML_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9a4fa7fc65aa1be97456f9b448d0ca30",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"8dc57b1e46291a45c0399a0e3852bfff",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-09-19.17:00:54::SCWPlatform::updated the xpfm file.
TRACE::2022-09-19.17:00:54::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:54::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:54::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:54::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:00:54::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:00:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:00:54::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper
TRACE::2022-09-19.17:00:54::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper
TRACE::2022-09-19.17:00:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:00:54::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:00:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-19.17:00:54::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:01:16::SCWPlatform::Clearing the existing platform
TRACE::2022-09-19.17:01:16::SCWSystem::Clearing the existing sysconfig
TRACE::2022-09-19.17:01:16::SCWBDomain::clearing the fsbl build
TRACE::2022-09-19.17:01:16::SCWMssOS::Removing the swdes entry for  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:01:16::SCWMssOS::Removing the swdes entry for  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:01:16::SCWSystem::Clearing the domains completed.
TRACE::2022-09-19.17:01:16::SCWPlatform::Clearing the opened hw db.
TRACE::2022-09-19.17:01:16::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:16::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:16::SCWPlatform:: Platform location is C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:01:16::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:01:16::SCWPlatform::Removing the HwDB with name C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:16::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:16::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:16::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:16::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:01:17::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:01:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-09-19.17:01:19::SCWPlatform::Opened new HwDB with name Sensors_ML_wrapper_0
TRACE::2022-09-19.17:01:19::SCWReader::Active system found as  Sensors_ML_wrapper
TRACE::2022-09-19.17:01:19::SCWReader::Handling sysconfig Sensors_ML_wrapper
TRACE::2022-09-19.17:01:19::SCWDomain::checking for install qemu data   : 
TRACE::2022-09-19.17:01:19::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-09-19.17:01:19::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-09-19.17:01:19::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:01:19::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:01:19::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-19.17:01:19::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-19.17:01:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:01:19::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:01:19::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:01:19::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-19.17:01:19::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-19.17:01:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:01:19::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:01:19::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:01:19::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-19.17:01:19::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-19.17:01:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:01:19::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-09-19.17:01:19::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:01:19::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:01:19::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-19.17:01:19::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-19.17:01:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:01:19::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:01:19::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-09-19.17:01:19::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:01:19::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:01:19::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:01:19::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-09-19.17:01:19::SCWMssOS::updating the scw layer about changes
TRACE::2022-09-19.17:01:19::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:01:19::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:01:19::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:01:19::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-19.17:01:19::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-19.17:01:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:01:19::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:01:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-19.17:01:19::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:01:19::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-09-19.17:01:19::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:01:19::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:01:19::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-19.17:01:19::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-19.17:01:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:01:19::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:01:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-19.17:01:19::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:01:19::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-09-19.17:01:19::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:01:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-19.17:01:19::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-19.17:01:19::SCWMssOS::Commit changes completed.
TRACE::2022-09-19.17:01:19::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-09-19.17:01:19::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-09-19.17:01:19::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:01:19::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:01:19::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-19.17:01:19::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-19.17:01:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:01:19::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:01:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-19.17:01:19::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:01:19::SCWReader::No isolation master present  
TRACE::2022-09-19.17:01:19::SCWDomain::checking for install qemu data   : 
TRACE::2022-09-19.17:01:19::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-09-19.17:01:19::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-09-19.17:01:19::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:01:19::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:01:19::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-19.17:01:19::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-19.17:01:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:01:19::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:01:19::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:01:19::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-19.17:01:19::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-19.17:01:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:01:19::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:01:19::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:01:19::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-19.17:01:19::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-19.17:01:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:01:19::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:01:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-19.17:01:19::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:01:19::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:01:19::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:01:19::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-09-19.17:01:19::SCWMssOS::updating the scw layer about changes
TRACE::2022-09-19.17:01:19::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:01:19::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:01:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-19.17:01:19::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-19.17:01:19::SCWMssOS::Commit changes completed.
TRACE::2022-09-19.17:01:19::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-09-19.17:01:19::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-09-19.17:01:19::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:01:19::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:01:19::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-19.17:01:19::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-19.17:01:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:01:19::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:01:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-19.17:01:19::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:01:19::SCWReader::No isolation master present  
TRACE::2022-09-19.17:01:23::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:23::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:23::SCWPlatform:: Platform location is C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa
TRACE::2022-09-19.17:01:23::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:01:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:01:26::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-09-19.17:01:26::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:26::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:26::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:26::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:01:26::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:01:26::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-19.17:01:26::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-19.17:01:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:01:26::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:26::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:26::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:26::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:01:26::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:01:26::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-19.17:01:26::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-19.17:01:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:01:26::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:01:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-19.17:01:26::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:01:26::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:26::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:26::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:26::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa
TRACE::2022-09-19.17:01:26::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:01:26::SCWPlatform::update - Opened existing hwdb Sensors_ML_wrapper_1
TRACE::2022-09-19.17:01:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:01:26::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-09-19.17:01:26::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:26::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:26::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:26::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:01:26::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:01:26::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-19.17:01:26::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-19.17:01:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:01:26::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:26::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:26::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:26::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:01:26::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:01:26::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_0
TRACE::2022-09-19.17:01:26::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_0
TRACE::2022-09-19.17:01:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:01:26::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:01:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-19.17:01:26::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:01:26::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:26::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:26::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:26::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa
TRACE::2022-09-19.17:01:26::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:01:26::SCWPlatform::update - Opened existing hwdb Sensors_ML_wrapper_1
TRACE::2022-09-19.17:01:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:01:26::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:01:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-19.17:01:26::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-19.17:01:26::SCWMssOS::Commit changes completed.
TRACE::2022-09-19.17:01:26::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-09-19.17:01:26::SCWMssOS::Removing the swdes entry for  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:01:26::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:01:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-19.17:01:26::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-19.17:01:26::SCWMssOS::Commit changes completed.
TRACE::2022-09-19.17:01:26::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-09-19.17:01:26::SCWMssOS::Removing the swdes entry for  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:01:26::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:26::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:26::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:26::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:01:26::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:01:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-09-19.17:01:29::SCWPlatform::Opened new HwDB with name Sensors_ML_wrapper_2
TRACE::2022-09-19.17:01:29::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:01:29::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-09-19.17:01:29::SCWMssOS::Writing the mss file completed C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:01:29::SCWMssOS::Commit changes completed.
TRACE::2022-09-19.17:01:29::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:01:29::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-09-19.17:01:29::SCWMssOS::Writing the mss file completed C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:01:29::SCWMssOS::Commit changes completed.
TRACE::2022-09-19.17:01:29::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:29::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:29::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:29::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:01:29::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:29::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:01:29::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_2
TRACE::2022-09-19.17:01:29::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_2
TRACE::2022-09-19.17:01:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:01:29::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:01:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-19.17:01:29::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:01:29::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:29::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:29::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:29::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:01:29::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:29::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:01:29::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_2
TRACE::2022-09-19.17:01:29::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_2
TRACE::2022-09-19.17:01:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:01:29::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:01:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-19.17:01:29::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:01:29::SCWWriter::formatted JSON is {
	"platformName":	"Sensors_ML_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Sensors_ML_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Sensors_ML_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Sensors_ML_wrapper",
	"systems":	[{
			"systemName":	"Sensors_ML_wrapper",
			"systemDesc":	"Sensors_ML_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Sensors_ML_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9a4fa7fc65aa1be97456f9b448d0ca30",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"8dc57b1e46291a45c0399a0e3852bfff",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-09-19.17:01:50::SCWPlatform::Started generating the artifacts platform Sensors_ML_wrapper
TRACE::2022-09-19.17:01:50::SCWPlatform::Sanity checking of platform is completed
LOG::2022-09-19.17:01:50::SCWPlatform::Started generating the artifacts for system configuration Sensors_ML_wrapper
LOG::2022-09-19.17:01:50::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-09-19.17:01:50::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-09-19.17:01:50::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-09-19.17:01:50::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-09-19.17:01:50::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-09-19.17:01:50::SCWSystem::Not a boot domain 
LOG::2022-09-19.17:01:50::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-09-19.17:01:50::SCWDomain::Generating domain artifcats
TRACE::2022-09-19.17:01:50::SCWMssOS::Generating standalone artifcats
TRACE::2022-09-19.17:01:50::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/sw/Sensors_ML_wrapper/qemu/
TRACE::2022-09-19.17:01:50::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/sw/Sensors_ML_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-09-19.17:01:50::SCWMssOS:: Copying the user libraries. 
TRACE::2022-09-19.17:01:50::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:50::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:50::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:50::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:01:50::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:01:50::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_2
TRACE::2022-09-19.17:01:50::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_2
TRACE::2022-09-19.17:01:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:01:50::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:01:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-19.17:01:50::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:01:50::SCWMssOS::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-09-19.17:01:50::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:01:50::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-09-19.17:01:50::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-09-19.17:01:50::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2022-09-19.17:01:50::SCWMssOS::skipping the bsp build ... 
TRACE::2022-09-19.17:01:50::SCWMssOS::Copying to export directory.
TRACE::2022-09-19.17:01:51::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-09-19.17:01:51::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-09-19.17:01:51::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-09-19.17:01:51::SCWSystem::Completed Processing the sysconfig Sensors_ML_wrapper
LOG::2022-09-19.17:01:51::SCWPlatform::Completed generating the artifacts for system configuration Sensors_ML_wrapper
TRACE::2022-09-19.17:01:51::SCWPlatform::Started preparing the platform 
TRACE::2022-09-19.17:01:51::SCWSystem::Writing the bif file for system config Sensors_ML_wrapper
TRACE::2022-09-19.17:01:51::SCWSystem::dir created 
TRACE::2022-09-19.17:01:51::SCWSystem::Writing the bif 
TRACE::2022-09-19.17:01:51::SCWPlatform::Started writing the spfm file 
TRACE::2022-09-19.17:01:51::SCWPlatform::Started writing the xpfm file 
TRACE::2022-09-19.17:01:51::SCWPlatform::Completed generating the platform
TRACE::2022-09-19.17:01:51::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:01:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-19.17:01:51::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-19.17:01:51::SCWMssOS::Commit changes completed.
TRACE::2022-09-19.17:01:51::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:01:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-19.17:01:51::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-19.17:01:51::SCWMssOS::Commit changes completed.
TRACE::2022-09-19.17:01:51::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:51::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:51::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:51::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:01:51::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:01:51::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_2
TRACE::2022-09-19.17:01:51::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_2
TRACE::2022-09-19.17:01:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:01:51::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:01:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-19.17:01:51::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-19.17:01:51::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:51::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:51::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:51::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:01:51::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:01:51::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_2
TRACE::2022-09-19.17:01:51::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_2
TRACE::2022-09-19.17:01:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:01:51::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:01:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-19.17:01:51::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:01:51::SCWWriter::formatted JSON is {
	"platformName":	"Sensors_ML_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Sensors_ML_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Sensors_ML_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Sensors_ML_wrapper",
	"systems":	[{
			"systemName":	"Sensors_ML_wrapper",
			"systemDesc":	"Sensors_ML_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Sensors_ML_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9a4fa7fc65aa1be97456f9b448d0ca30",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"8dc57b1e46291a45c0399a0e3852bfff",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-09-19.17:01:51::SCWPlatform::updated the xpfm file.
TRACE::2022-09-19.17:01:51::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:51::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:51::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:51::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-19.17:01:51::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-19.17:01:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-19.17:01:51::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_2
TRACE::2022-09-19.17:01:51::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_2
TRACE::2022-09-19.17:01:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-19.17:01:51::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-19.17:01:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-19.17:01:51::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-24.23:24:49::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:49::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:49::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:49::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-24.23:24:49::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-24.23:24:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-09-24.23:24:52::SCWPlatform::Opened new HwDB with name Sensors_ML_wrapper_3
TRACE::2022-09-24.23:24:52::SCWReader::Active system found as  Sensors_ML_wrapper
TRACE::2022-09-24.23:24:52::SCWReader::Handling sysconfig Sensors_ML_wrapper
TRACE::2022-09-24.23:24:52::SCWDomain::checking for install qemu data   : 
TRACE::2022-09-24.23:24:52::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-09-24.23:24:52::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-09-24.23:24:52::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-24.23:24:52::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-24.23:24:52::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_3
TRACE::2022-09-24.23:24:52::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_3
TRACE::2022-09-24.23:24:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.23:24:52::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-24.23:24:52::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-24.23:24:52::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_3
TRACE::2022-09-24.23:24:52::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_3
TRACE::2022-09-24.23:24:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.23:24:52::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-24.23:24:52::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-24.23:24:52::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_3
TRACE::2022-09-24.23:24:52::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_3
TRACE::2022-09-24.23:24:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.23:24:52::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-09-24.23:24:52::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-24.23:24:52::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-24.23:24:52::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_3
TRACE::2022-09-24.23:24:52::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_3
TRACE::2022-09-24.23:24:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.23:24:52::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-24.23:24:52::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-09-24.23:24:52::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-24.23:24:52::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-24.23:24:52::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-24.23:24:52::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-09-24.23:24:52::SCWMssOS::updating the scw layer about changes
TRACE::2022-09-24.23:24:52::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-24.23:24:52::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-24.23:24:52::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-24.23:24:52::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_3
TRACE::2022-09-24.23:24:52::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_3
TRACE::2022-09-24.23:24:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.23:24:52::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-24.23:24:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-24.23:24:52::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-24.23:24:52::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-09-24.23:24:52::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-24.23:24:52::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-24.23:24:52::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_3
TRACE::2022-09-24.23:24:52::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_3
TRACE::2022-09-24.23:24:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.23:24:52::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-24.23:24:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-24.23:24:52::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-24.23:24:52::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-09-24.23:24:52::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-24.23:24:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-24.23:24:52::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-24.23:24:52::SCWMssOS::Commit changes completed.
TRACE::2022-09-24.23:24:52::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-09-24.23:24:52::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-09-24.23:24:52::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-24.23:24:52::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-24.23:24:52::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_3
TRACE::2022-09-24.23:24:52::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_3
TRACE::2022-09-24.23:24:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.23:24:52::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-24.23:24:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-24.23:24:52::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-24.23:24:52::SCWReader::No isolation master present  
TRACE::2022-09-24.23:24:52::SCWDomain::checking for install qemu data   : 
TRACE::2022-09-24.23:24:52::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-09-24.23:24:52::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-09-24.23:24:52::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-24.23:24:52::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-24.23:24:52::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_3
TRACE::2022-09-24.23:24:52::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_3
TRACE::2022-09-24.23:24:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.23:24:52::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-24.23:24:52::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-24.23:24:52::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_3
TRACE::2022-09-24.23:24:52::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_3
TRACE::2022-09-24.23:24:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.23:24:52::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-24.23:24:52::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-24.23:24:52::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_3
TRACE::2022-09-24.23:24:52::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_3
TRACE::2022-09-24.23:24:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.23:24:52::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-24.23:24:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-24.23:24:52::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-24.23:24:52::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-24.23:24:52::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-24.23:24:52::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-09-24.23:24:52::SCWMssOS::updating the scw layer about changes
TRACE::2022-09-24.23:24:52::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-24.23:24:52::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-24.23:24:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-24.23:24:52::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-24.23:24:52::SCWMssOS::Commit changes completed.
TRACE::2022-09-24.23:24:52::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-09-24.23:24:52::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-09-24.23:24:52::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-24.23:24:52::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-24.23:24:52::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_3
TRACE::2022-09-24.23:24:52::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_3
TRACE::2022-09-24.23:24:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.23:24:52::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-24.23:24:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-24.23:24:52::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-24.23:24:52::SCWReader::No isolation master present  
LOG::2022-09-24.23:24:52::SCWPlatform::Started generating the artifacts platform Sensors_ML_wrapper
TRACE::2022-09-24.23:24:52::SCWPlatform::Sanity checking of platform is completed
LOG::2022-09-24.23:24:52::SCWPlatform::Started generating the artifacts for system configuration Sensors_ML_wrapper
LOG::2022-09-24.23:24:52::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-09-24.23:24:52::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-09-24.23:24:52::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-09-24.23:24:52::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-09-24.23:24:52::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-24.23:24:52::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:24:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-24.23:24:52::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_3
TRACE::2022-09-24.23:24:52::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_3
TRACE::2022-09-24.23:24:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.23:24:52::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-24.23:24:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-24.23:24:52::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-24.23:24:52::SCWBDomain::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-09-24.23:24:52::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-09-24.23:24:52::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-09-24.23:24:52::SCWBDomain::System Command Ran  C:&  cd  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2022-09-24.23:24:52::SCWBDomain::make: Entering directory 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2022-09-24.23:24:52::SCWBDomain::bsp'

TRACE::2022-09-24.23:24:52::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-09-24.23:24:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-09-24.23:24:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-09-24.23:24:52::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-09-24.23:24:52::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:24:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-09-24.23:24:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-09-24.23:24:53::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-09-24.23:24:53::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:24:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-09-24.23:24:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-24.23:24:53::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-24.23:24:53::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:24:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-09-24.23:24:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-24.23:24:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-24.23:24:53::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:24:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-09-24.23:24:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-24.23:24:53::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-24.23:24:53::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:24:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-09-24.23:24:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-24.23:24:53::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-24.23:24:53::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:24:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-09-24.23:24:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-24.23:24:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-24.23:24:53::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:24:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-09-24.23:24:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-24.23:24:53::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-24.23:24:53::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:24:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src"

TRACE::2022-09-24.23:24:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-24.23:24:53::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-24.23:24:53::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:24:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src"

TRACE::2022-09-24.23:24:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-24.23:24:54::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-24.23:24:54::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:24:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-09-24.23:24:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-24.23:24:54::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-24.23:24:54::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:24:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-09-24.23:24:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-24.23:24:54::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-24.23:24:54::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:24:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-09-24.23:24:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-24.23:24:54::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-24.23:24:54::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:24:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-09-24.23:24:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-24.23:24:54::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-24.23:24:54::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:24:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-09-24.23:24:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-24.23:24:54::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-24.23:24:54::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:24:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-09-24.23:24:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-09-24.23:24:54::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-09-24.23:24:54::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:24:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-09-24.23:24:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-24.23:24:55::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-24.23:24:55::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:24:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-09-24.23:24:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-24.23:24:55::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-24.23:24:55::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:24:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-09-24.23:24:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-24.23:24:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-24.23:24:55::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:24:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-09-24.23:24:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-24.23:24:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-24.23:24:55::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:24:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-09-24.23:24:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-24.23:24:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-24.23:24:56::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:24:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src"

TRACE::2022-09-24.23:24:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-24.23:24:56::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-24.23:24:56::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:24:56::SCWBDomain::"Compiling PmodAD2"

TRACE::2022-09-24.23:24:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src"

TRACE::2022-09-24.23:24:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-24.23:24:59::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-24.23:24:59::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:24:59::SCWBDomain::"Compiling PmodTMP3"

TRACE::2022-09-24.23:25:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-09-24.23:25:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-24.23:25:00::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-24.23:25:00::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:01::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2022-09-24.23:25:01::SCWBDomain::make -j 6 --no-print-directory par_libs

TRACE::2022-09-24.23:25:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-09-24.23:25:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-09-24.23:25:01::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-09-24.23:25:01::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-09-24.23:25:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-09-24.23:25:01::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-09-24.23:25:01::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-09-24.23:25:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-24.23:25:01::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-24.23:25:01::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-09-24.23:25:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-24.23:25:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-24.23:25:01::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-09-24.23:25:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-24.23:25:01::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-24.23:25:01::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-09-24.23:25:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-24.23:25:01::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-24.23:25:01::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-09-24.23:25:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-24.23:25:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-24.23:25:01::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-09-24.23:25:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-24.23:25:01::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-24.23:25:01::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src"

TRACE::2022-09-24.23:25:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-24.23:25:01::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-24.23:25:01::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src"

TRACE::2022-09-24.23:25:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-24.23:25:01::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-24.23:25:01::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-09-24.23:25:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-24.23:25:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-24.23:25:01::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-09-24.23:25:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-24.23:25:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-24.23:25:01::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-09-24.23:25:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-24.23:25:01::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-24.23:25:01::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-09-24.23:25:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-24.23:25:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-24.23:25:01::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-09-24.23:25:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-24.23:25:01::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-24.23:25:01::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-09-24.23:25:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-09-24.23:25:01::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-09-24.23:25:01::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-09-24.23:25:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-24.23:25:01::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-24.23:25:01::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-09-24.23:25:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-24.23:25:01::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-24.23:25:01::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-09-24.23:25:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-24.23:25:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-24.23:25:01::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-09-24.23:25:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-24.23:25:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-24.23:25:01::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-09-24.23:25:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-24.23:25:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-24.23:25:01::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-09-24.23:25:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-09-24.23:25:01::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-09-24.23:25:01::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-09-24.23:25:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-09-24.23:25:01::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-09-24.23:25:01::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-09-24.23:25:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-24.23:25:01::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-24.23:25:01::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-09-24.23:25:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-24.23:25:01::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-24.23:25:01::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-09-24.23:25:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-24.23:25:01::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-24.23:25:01::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-09-24.23:25:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-24.23:25:01::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-24.23:25:01::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-09-24.23:25:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-24.23:25:01::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-24.23:25:01::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-09-24.23:25:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-09-24.23:25:01::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-09-24.23:25:01::SCWBDomain::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-09-24.23:25:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-24.23:25:01::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-24.23:25:01::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-09-24.23:25:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-24.23:25:02::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-24.23:25:02::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-09-24.23:25:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-24.23:25:02::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-24.23:25:02::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-09-24.23:25:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-24.23:25:02::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-24.23:25:02::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-09-24.23:25:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-24.23:25:02::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-24.23:25:02::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-09-24.23:25:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-24.23:25:02::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-24.23:25:02::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-09-24.23:25:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-24.23:25:02::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-24.23:25:02::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-09-24.23:25:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-24.23:25:02::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-24.23:25:02::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-09-24.23:25:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-24.23:25:02::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-24.23:25:02::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-09-24.23:25:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-24.23:25:02::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-24.23:25:02::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:02::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2022-09-24.23:25:02::SCWBDomain::make --no-print-directory archive

TRACE::2022-09-24.23:25:02::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-09-24.23:25:02::SCWBDomain::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortex
TRACE::2022-09-24.23:25:02::SCWBDomain::a9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o p
TRACE::2022-09-24.23:25:02::SCWBDomain::s7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib
TRACE::2022-09-24.23:25:02::SCWBDomain::/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0
TRACE::2022-09-24.23:25:02::SCWBDomain::/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_
TRACE::2022-09-24.23:25:02::SCWBDomain::cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/
TRACE::2022-09-24.23:25:02::SCWBDomain::lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa
TRACE::2022-09-24.23:25:02::SCWBDomain::9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/li
TRACE::2022-09-24.23:25:02::SCWBDomain::b/kill.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/li
TRACE::2022-09-24.23:25:02::SCWBDomain::b/xuartps_g.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xl2cc_cou
TRACE::2022-09-24.23:25:02::SCWBDomain::nter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.
TRACE::2022-09-24.23:25:02::SCWBDomain::o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutime
TRACE::2022-09-24.23:25:02::SCWBDomain::r.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacp
TRACE::2022-09-24.23:25:02::SCWBDomain::s_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xu
TRACE::2022-09-24.23:25:02::SCWBDomain::sbps_g.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9
TRACE::2022-09-24.23:25:02::SCWBDomain::_0/lib/xgpio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/l
TRACE::2022-09-24.23:25:02::SCWBDomain::ib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_corte
TRACE::2022-09-24.23:25:02::SCWBDomain::xa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_
TRACE::2022-09-24.23:25:02::SCWBDomain::0/lib/_open.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xdevcfg.o ps7_
TRACE::2022-09-24.23:25:02::SCWBDomain::cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_corte
TRACE::2022-09-24.23:25:02::SCWBDomain::xa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7
TRACE::2022-09-24.23:25:02::SCWBDomain::_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortex
TRACE::2022-09-24.23:25:02::SCWBDomain::a9_0/lib/cpu_init.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa
TRACE::2022-09-24.23:25:02::SCWBDomain::9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_selftest.o 
TRACE::2022-09-24.23:25:02::SCWBDomain::ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps
TRACE::2022-09-24.23:25:02::SCWBDomain::7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cort
TRACE::2022-09-24.23:25:02::SCWBDomain::exa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib
TRACE::2022-09-24.23:25:02::SCWBDomain::/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_
TRACE::2022-09-24.23:25:02::SCWBDomain::0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/isatty.o ps7_cor
TRACE::2022-09-24.23:25:02::SCWBDomain::texa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_
TRACE::2022-09-24.23:25:02::SCWBDomain::0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xgpio_selftest.o

TRACE::2022-09-24.23:25:03::SCWBDomain::'Finished building libraries'

TRACE::2022-09-24.23:25:03::SCWBDomain::make: Leaving directory 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_b
TRACE::2022-09-24.23:25:03::SCWBDomain::sp'

TRACE::2022-09-24.23:25:03::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2022-09-24.23:25:03::SCWBDomain::exa9_0/include -I.

TRACE::2022-09-24.23:25:03::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-09-24.23:25:03::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-09-24.23:25:03::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2022-09-24.23:25:03::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-09-24.23:25:03::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2022-09-24.23:25:03::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-09-24.23:25:03::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-09-24.23:25:03::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-09-24.23:25:04::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-09-24.23:25:04::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-09-24.23:25:04::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-09-24.23:25:04::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-09-24.23:25:04::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2022-09-24.23:25:04::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2022-09-24.23:25:04::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-09-24.23:25:04::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-09-24.23:25:04::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2022-09-24.23:25:04::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2022-09-24.23:25:04::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2022-09-24.23:25:04::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                       -Wl,--gc-sections -Lzynq_fsbl_b
TRACE::2022-09-24.23:25:04::SCWBDomain::sp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2022-09-24.23:25:05::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-09-24.23:25:05::SCWSystem::Not a boot domain 
LOG::2022-09-24.23:25:05::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-09-24.23:25:05::SCWDomain::Generating domain artifcats
TRACE::2022-09-24.23:25:05::SCWMssOS::Generating standalone artifcats
TRACE::2022-09-24.23:25:05::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/sw/Sensors_ML_wrapper/qemu/
TRACE::2022-09-24.23:25:05::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/sw/Sensors_ML_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-09-24.23:25:05::SCWMssOS:: Copying the user libraries. 
TRACE::2022-09-24.23:25:05::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:25:05::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:25:05::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:25:05::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-24.23:25:05::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:25:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-24.23:25:05::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_3
TRACE::2022-09-24.23:25:05::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_3
TRACE::2022-09-24.23:25:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.23:25:05::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-24.23:25:05::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-24.23:25:05::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-24.23:25:05::SCWMssOS::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-09-24.23:25:05::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-24.23:25:05::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-09-24.23:25:05::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-09-24.23:25:05::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-09-24.23:25:05::SCWMssOS::doing bsp build ... 
TRACE::2022-09-24.23:25:05::SCWMssOS::System Command Ran  C: & cd  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2022-09-24.23:25:05::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-09-24.23:25:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-09-24.23:25:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-09-24.23:25:05::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-09-24.23:25:05::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-09-24.23:25:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-09-24.23:25:05::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-09-24.23:25:05::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-09-24.23:25:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-24.23:25:05::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-24.23:25:05::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-09-24.23:25:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-24.23:25:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-24.23:25:05::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-09-24.23:25:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-24.23:25:05::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-24.23:25:05::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-09-24.23:25:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-24.23:25:05::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-24.23:25:05::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-09-24.23:25:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-24.23:25:06::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-24.23:25:06::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-09-24.23:25:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-24.23:25:06::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-24.23:25:06::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src"

TRACE::2022-09-24.23:25:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-24.23:25:06::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-24.23:25:06::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src"

TRACE::2022-09-24.23:25:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-24.23:25:06::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-24.23:25:06::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-09-24.23:25:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-24.23:25:06::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-24.23:25:06::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-09-24.23:25:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-24.23:25:06::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-24.23:25:06::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-09-24.23:25:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-24.23:25:06::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-24.23:25:06::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-09-24.23:25:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-24.23:25:06::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-24.23:25:06::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-09-24.23:25:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-24.23:25:06::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-24.23:25:06::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:07::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-09-24.23:25:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-09-24.23:25:07::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-09-24.23:25:07::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:07::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-09-24.23:25:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-24.23:25:07::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-24.23:25:07::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:07::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-09-24.23:25:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-24.23:25:07::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-24.23:25:07::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:07::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-09-24.23:25:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-24.23:25:07::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-24.23:25:07::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src"

TRACE::2022-09-24.23:25:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-24.23:25:07::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-24.23:25:07::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:07::SCWMssOS::"Compiling PmodAD2"

TRACE::2022-09-24.23:25:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src"

TRACE::2022-09-24.23:25:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-24.23:25:09::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-24.23:25:09::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:09::SCWMssOS::"Compiling PmodTMP3"

TRACE::2022-09-24.23:25:11::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-09-24.23:25:11::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2022-09-24.23:25:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-09-24.23:25:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-09-24.23:25:11::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-09-24.23:25:11::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-09-24.23:25:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-09-24.23:25:11::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-09-24.23:25:11::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-09-24.23:25:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-24.23:25:11::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-24.23:25:11::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-09-24.23:25:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-24.23:25:11::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-24.23:25:11::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-09-24.23:25:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-24.23:25:11::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-24.23:25:11::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-09-24.23:25:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-24.23:25:11::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-24.23:25:11::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-09-24.23:25:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-09-24.23:25:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-24.23:25:11::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-24.23:25:11::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-24.23:25:11::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-24.23:25:11::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src"

TRACE::2022-09-24.23:25:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/PmodAD2_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-24.23:25:11::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-24.23:25:11::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src"

TRACE::2022-09-24.23:25:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/PmodTMP3_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-24.23:25:11::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-24.23:25:11::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-09-24.23:25:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-24.23:25:11::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-24.23:25:11::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-09-24.23:25:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-24.23:25:11::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-24.23:25:11::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-09-24.23:25:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-09-24.23:25:11::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-09-24.23:25:11::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-09-24.23:25:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-24.23:25:11::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-24.23:25:11::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-09-24.23:25:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-24.23:25:11::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-24.23:25:11::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-09-24.23:25:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-09-24.23:25:11::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-09-24.23:25:11::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-09-24.23:25:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-24.23:25:11::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-24.23:25:11::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-09-24.23:25:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-24.23:25:12::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-24.23:25:12::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-09-24.23:25:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-09-24.23:25:12::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-09-24.23:25:12::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-09-24.23:25:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-09-24.23:25:12::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-09-24.23:25:12::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-09-24.23:25:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-09-24.23:25:12::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-09-24.23:25:12::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-09-24.23:25:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-24.23:25:12::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-24.23:25:12::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-09-24.23:25:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-24.23:25:12::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-24.23:25:12::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-09-24.23:25:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-24.23:25:12::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-24.23:25:12::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-09-24.23:25:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-24.23:25:12::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-24.23:25:12::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-09-24.23:25:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-24.23:25:12::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-24.23:25:12::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-09-24.23:25:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-09-24.23:25:12::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-09-24.23:25:12::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-09-24.23:25:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-24.23:25:12::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-24.23:25:12::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-09-24.23:25:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-24.23:25:12::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-24.23:25:12::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-09-24.23:25:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-09-24.23:25:12::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-09-24.23:25:12::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-09-24.23:25:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-24.23:25:12::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-24.23:25:12::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_13/src"

TRACE::2022-09-24.23:25:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-24.23:25:12::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-24.23:25:12::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-09-24.23:25:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-09-24.23:25:12::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-09-24.23:25:12::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-09-24.23:25:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-09-24.23:25:12::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-09-24.23:25:12::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-09-24.23:25:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-09-24.23:25:12::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-09-24.23:25:12::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-09-24.23:25:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-09-24.23:25:12::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-09-24.23:25:12::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-09-24.23:25:12::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-09-24.23:25:12::SCWMssOS::make --no-print-directory archive

TRACE::2022-09-24.23:25:12::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-09-24.23:25:12::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortex
TRACE::2022-09-24.23:25:12::SCWMssOS::a9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o p
TRACE::2022-09-24.23:25:12::SCWMssOS::s7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib
TRACE::2022-09-24.23:25:12::SCWMssOS::/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0
TRACE::2022-09-24.23:25:12::SCWMssOS::/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_
TRACE::2022-09-24.23:25:12::SCWMssOS::cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9
TRACE::2022-09-24.23:25:12::SCWMssOS::_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpio_g.o ps7_co
TRACE::2022-09-24.23:25:12::SCWMssOS::rtexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/
TRACE::2022-09-24.23:25:12::SCWMssOS::lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xu
TRACE::2022-09-24.23:25:12::SCWMssOS::artps_selftest.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xgpi
TRACE::2022-09-24.23:25:12::SCWMssOS::ops.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscugic
TRACE::2022-09-24.23:25:12::SCWMssOS::_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xd
TRACE::2022-09-24.23:25:12::SCWMssOS::maps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib
TRACE::2022-09-24.23:25:12::SCWMssOS::/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbp
TRACE::2022-09-24.23:25:12::SCWMssOS::s_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_
TRACE::2022-09-24.23:25:12::SCWMssOS::0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cort
TRACE::2022-09-24.23:25:12::SCWMssOS::exa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9
TRACE::2022-09-24.23:25:12::SCWMssOS::_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0
TRACE::2022-09-24.23:25:12::SCWMssOS::/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o
TRACE::2022-09-24.23:25:12::SCWMssOS:: ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_co
TRACE::2022-09-24.23:25:12::SCWMssOS::rtexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cort
TRACE::2022-09-24.23:25:12::SCWMssOS::exa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9
TRACE::2022-09-24.23:25:12::SCWMssOS::_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cort
TRACE::2022-09-24.23:25:12::SCWMssOS::exa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_selftest.o 
TRACE::2022-09-24.23:25:12::SCWMssOS::ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps
TRACE::2022-09-24.23:25:12::SCWMssOS::7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cort
TRACE::2022-09-24.23:25:12::SCWMssOS::exa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib
TRACE::2022-09-24.23:25:12::SCWMssOS::/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_
TRACE::2022-09-24.23:25:12::SCWMssOS::0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/isatty.o ps7_cor
TRACE::2022-09-24.23:25:12::SCWMssOS::texa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_
TRACE::2022-09-24.23:25:12::SCWMssOS::0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xgpio_selftest.o

TRACE::2022-09-24.23:25:13::SCWMssOS::'Finished building libraries'

TRACE::2022-09-24.23:25:14::SCWMssOS::Copying to export directory.
TRACE::2022-09-24.23:25:15::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-09-24.23:25:15::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-09-24.23:25:15::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-09-24.23:25:15::SCWSystem::Completed Processing the sysconfig Sensors_ML_wrapper
LOG::2022-09-24.23:25:15::SCWPlatform::Completed generating the artifacts for system configuration Sensors_ML_wrapper
TRACE::2022-09-24.23:25:15::SCWPlatform::Started preparing the platform 
TRACE::2022-09-24.23:25:15::SCWSystem::Writing the bif file for system config Sensors_ML_wrapper
TRACE::2022-09-24.23:25:15::SCWSystem::dir created 
TRACE::2022-09-24.23:25:15::SCWSystem::Writing the bif 
TRACE::2022-09-24.23:25:15::SCWPlatform::Started writing the spfm file 
TRACE::2022-09-24.23:25:15::SCWPlatform::Started writing the xpfm file 
TRACE::2022-09-24.23:25:15::SCWPlatform::Completed generating the platform
TRACE::2022-09-24.23:25:15::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-24.23:25:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-24.23:25:15::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-24.23:25:15::SCWMssOS::Commit changes completed.
TRACE::2022-09-24.23:25:15::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-24.23:25:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-24.23:25:15::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-24.23:25:15::SCWMssOS::Commit changes completed.
TRACE::2022-09-24.23:25:15::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:25:15::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:25:15::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:25:15::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-24.23:25:15::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:25:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-24.23:25:15::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_3
TRACE::2022-09-24.23:25:15::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_3
TRACE::2022-09-24.23:25:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.23:25:15::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-24.23:25:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-24.23:25:15::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-24.23:25:15::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:25:15::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:25:15::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:25:15::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-24.23:25:15::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:25:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-24.23:25:15::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_3
TRACE::2022-09-24.23:25:15::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_3
TRACE::2022-09-24.23:25:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.23:25:15::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-24.23:25:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-24.23:25:15::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-24.23:25:15::SCWWriter::formatted JSON is {
	"platformName":	"Sensors_ML_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Sensors_ML_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Sensors_ML_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Sensors_ML_wrapper",
	"systems":	[{
			"systemName":	"Sensors_ML_wrapper",
			"systemDesc":	"Sensors_ML_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Sensors_ML_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9a4fa7fc65aa1be97456f9b448d0ca30",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"8dc57b1e46291a45c0399a0e3852bfff",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-09-24.23:25:15::SCWPlatform::updated the xpfm file.
TRACE::2022-09-24.23:25:15::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:25:15::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:25:15::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:25:15::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-24.23:25:15::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-24.23:25:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-24.23:25:15::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_3
TRACE::2022-09-24.23:25:15::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_3
TRACE::2022-09-24.23:25:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-24.23:25:15::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-24.23:25:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-24.23:25:15::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:27:30::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:30::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:30::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:30::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:27:30::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:27:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-09-25.14:27:33::SCWPlatform::Opened new HwDB with name Sensors_ML_wrapper_4
TRACE::2022-09-25.14:27:33::SCWReader::Active system found as  Sensors_ML_wrapper
TRACE::2022-09-25.14:27:33::SCWReader::Handling sysconfig Sensors_ML_wrapper
TRACE::2022-09-25.14:27:33::SCWDomain::checking for install qemu data   : 
TRACE::2022-09-25.14:27:33::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-09-25.14:27:33::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-09-25.14:27:33::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:27:33::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:27:33::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_4
TRACE::2022-09-25.14:27:33::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_4
TRACE::2022-09-25.14:27:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:27:33::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:27:33::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:27:33::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_4
TRACE::2022-09-25.14:27:33::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_4
TRACE::2022-09-25.14:27:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:27:33::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:27:33::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:27:33::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_4
TRACE::2022-09-25.14:27:33::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_4
TRACE::2022-09-25.14:27:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:27:33::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-09-25.14:27:33::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:27:33::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:27:33::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_4
TRACE::2022-09-25.14:27:33::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_4
TRACE::2022-09-25.14:27:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:27:33::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:27:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-09-25.14:27:33::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:27:33::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:27:33::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:27:33::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-09-25.14:27:33::SCWMssOS::updating the scw layer about changes
TRACE::2022-09-25.14:27:33::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:27:33::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:27:33::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:27:33::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_4
TRACE::2022-09-25.14:27:33::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_4
TRACE::2022-09-25.14:27:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:27:33::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:27:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:27:33::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:27:33::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-09-25.14:27:33::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:27:33::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:27:33::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_4
TRACE::2022-09-25.14:27:33::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_4
TRACE::2022-09-25.14:27:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:27:33::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:27:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:27:33::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:27:33::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-09-25.14:27:33::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:27:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-25.14:27:33::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-25.14:27:33::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.14:27:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-09-25.14:27:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-09-25.14:27:33::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:27:33::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:27:33::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_4
TRACE::2022-09-25.14:27:33::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_4
TRACE::2022-09-25.14:27:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:27:33::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:27:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:27:33::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:27:33::SCWReader::No isolation master present  
TRACE::2022-09-25.14:27:33::SCWDomain::checking for install qemu data   : 
TRACE::2022-09-25.14:27:33::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-09-25.14:27:33::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-09-25.14:27:33::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:27:33::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:27:33::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_4
TRACE::2022-09-25.14:27:33::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_4
TRACE::2022-09-25.14:27:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:27:33::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:27:33::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:27:33::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_4
TRACE::2022-09-25.14:27:33::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_4
TRACE::2022-09-25.14:27:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:27:33::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:27:33::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:27:33::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_4
TRACE::2022-09-25.14:27:33::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_4
TRACE::2022-09-25.14:27:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:27:33::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:27:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:27:33::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:27:33::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:27:33::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:27:33::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-09-25.14:27:33::SCWMssOS::updating the scw layer about changes
TRACE::2022-09-25.14:27:33::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:27:33::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:27:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-25.14:27:33::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-25.14:27:33::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.14:27:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-09-25.14:27:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-09-25.14:27:33::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:27:33::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:27:33::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_4
TRACE::2022-09-25.14:27:33::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_4
TRACE::2022-09-25.14:27:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:27:33::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:27:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:27:33::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:27:33::SCWReader::No isolation master present  
TRACE::2022-09-25.14:27:38::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:38::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:38::SCWPlatform:: Platform location is C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa
TRACE::2022-09-25.14:27:38::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:27:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:27:41::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-09-25.14:27:41::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:41::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:41::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:41::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:27:41::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:27:41::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_4
TRACE::2022-09-25.14:27:41::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_4
TRACE::2022-09-25.14:27:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:27:41::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:41::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:41::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:41::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:27:41::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:27:41::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_4
TRACE::2022-09-25.14:27:41::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_4
TRACE::2022-09-25.14:27:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:27:41::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:27:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:27:41::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:27:41::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:41::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:41::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:41::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa
TRACE::2022-09-25.14:27:41::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:27:41::SCWPlatform::update - Opened existing hwdb Sensors_ML_wrapper_5
TRACE::2022-09-25.14:27:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:27:41::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-09-25.14:27:41::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:41::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:41::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:41::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:27:41::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:27:41::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_4
TRACE::2022-09-25.14:27:41::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_4
TRACE::2022-09-25.14:27:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:27:41::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:41::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:41::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:41::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:27:41::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:27:41::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_4
TRACE::2022-09-25.14:27:41::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_4
TRACE::2022-09-25.14:27:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:27:41::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:27:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:27:41::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:27:41::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:41::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:41::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:41::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa
TRACE::2022-09-25.14:27:41::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:27:41::SCWPlatform::update - Opened existing hwdb Sensors_ML_wrapper_5
TRACE::2022-09-25.14:27:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:27:41::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:27:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-25.14:27:41::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-25.14:27:41::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.14:27:41::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-09-25.14:27:41::SCWMssOS::Removing the swdes entry for  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:27:41::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:27:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-25.14:27:41::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-25.14:27:41::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.14:27:41::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-09-25.14:27:41::SCWMssOS::Removing the swdes entry for  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:27:41::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:41::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:41::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:41::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:27:41::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:27:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-09-25.14:27:44::SCWPlatform::Opened new HwDB with name Sensors_ML_wrapper_6
TRACE::2022-09-25.14:27:44::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:27:44::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-09-25.14:27:44::SCWMssOS::Writing the mss file completed C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:27:44::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.14:27:44::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:27:44::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-09-25.14:27:44::SCWMssOS::Writing the mss file completed C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:27:44::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.14:27:44::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:44::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:44::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:44::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:27:44::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:27:44::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_6
TRACE::2022-09-25.14:27:44::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_6
TRACE::2022-09-25.14:27:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:27:44::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:27:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:27:44::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:27:44::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:44::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:44::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:44::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:27:44::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:27:44::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_6
TRACE::2022-09-25.14:27:44::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_6
TRACE::2022-09-25.14:27:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:27:44::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:27:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:27:44::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:27:44::SCWWriter::formatted JSON is {
	"platformName":	"Sensors_ML_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Sensors_ML_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Sensors_ML_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Sensors_ML_wrapper",
	"systems":	[{
			"systemName":	"Sensors_ML_wrapper",
			"systemDesc":	"Sensors_ML_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Sensors_ML_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9a4fa7fc65aa1be97456f9b448d0ca30",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"8dc57b1e46291a45c0399a0e3852bfff",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-09-25.14:27:56::SCWPlatform::Started generating the artifacts platform Sensors_ML_wrapper
TRACE::2022-09-25.14:27:56::SCWPlatform::Sanity checking of platform is completed
LOG::2022-09-25.14:27:56::SCWPlatform::Started generating the artifacts for system configuration Sensors_ML_wrapper
LOG::2022-09-25.14:27:56::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-09-25.14:27:56::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-09-25.14:27:56::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-09-25.14:27:56::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-09-25.14:27:56::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-09-25.14:27:56::SCWSystem::Not a boot domain 
LOG::2022-09-25.14:27:56::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-09-25.14:27:56::SCWDomain::Generating domain artifcats
TRACE::2022-09-25.14:27:56::SCWMssOS::Generating standalone artifcats
TRACE::2022-09-25.14:27:56::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/sw/Sensors_ML_wrapper/qemu/
TRACE::2022-09-25.14:27:56::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/sw/Sensors_ML_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-09-25.14:27:56::SCWMssOS:: Copying the user libraries. 
TRACE::2022-09-25.14:27:56::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:56::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:56::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:56::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:27:56::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:27:56::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_6
TRACE::2022-09-25.14:27:56::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_6
TRACE::2022-09-25.14:27:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:27:56::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:27:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:27:56::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:27:56::SCWMssOS::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-09-25.14:27:56::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:27:56::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-09-25.14:27:56::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-09-25.14:27:56::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2022-09-25.14:27:56::SCWMssOS::skipping the bsp build ... 
TRACE::2022-09-25.14:27:56::SCWMssOS::Copying to export directory.
TRACE::2022-09-25.14:27:57::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-09-25.14:27:57::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-09-25.14:27:57::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-09-25.14:27:57::SCWSystem::Completed Processing the sysconfig Sensors_ML_wrapper
LOG::2022-09-25.14:27:57::SCWPlatform::Completed generating the artifacts for system configuration Sensors_ML_wrapper
TRACE::2022-09-25.14:27:57::SCWPlatform::Started preparing the platform 
TRACE::2022-09-25.14:27:57::SCWSystem::Writing the bif file for system config Sensors_ML_wrapper
TRACE::2022-09-25.14:27:57::SCWSystem::dir created 
TRACE::2022-09-25.14:27:57::SCWSystem::Writing the bif 
TRACE::2022-09-25.14:27:57::SCWPlatform::Started writing the spfm file 
TRACE::2022-09-25.14:27:57::SCWPlatform::Started writing the xpfm file 
TRACE::2022-09-25.14:27:57::SCWPlatform::Completed generating the platform
TRACE::2022-09-25.14:27:57::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:27:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-25.14:27:57::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-25.14:27:57::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.14:27:57::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:27:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-25.14:27:57::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-25.14:27:57::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.14:27:57::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:57::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:57::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:57::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:27:57::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:27:57::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_6
TRACE::2022-09-25.14:27:57::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_6
TRACE::2022-09-25.14:27:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:27:57::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:27:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:27:57::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:27:57::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:57::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:57::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:57::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:27:57::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:27:57::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_6
TRACE::2022-09-25.14:27:57::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_6
TRACE::2022-09-25.14:27:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:27:57::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:27:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:27:57::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:27:57::SCWWriter::formatted JSON is {
	"platformName":	"Sensors_ML_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Sensors_ML_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Sensors_ML_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Sensors_ML_wrapper",
	"systems":	[{
			"systemName":	"Sensors_ML_wrapper",
			"systemDesc":	"Sensors_ML_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Sensors_ML_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9a4fa7fc65aa1be97456f9b448d0ca30",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"8dc57b1e46291a45c0399a0e3852bfff",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-09-25.14:27:57::SCWPlatform::updated the xpfm file.
TRACE::2022-09-25.14:27:57::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:57::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:57::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:57::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:27:57::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:27:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:27:57::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_6
TRACE::2022-09-25.14:27:57::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_6
TRACE::2022-09-25.14:27:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:27:57::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:27:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:27:57::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:38:43::SCWPlatform::Clearing the existing platform
TRACE::2022-09-25.14:38:43::SCWSystem::Clearing the existing sysconfig
TRACE::2022-09-25.14:38:43::SCWBDomain::clearing the fsbl build
TRACE::2022-09-25.14:38:43::SCWMssOS::Removing the swdes entry for  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:38:43::SCWMssOS::Removing the swdes entry for  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:38:43::SCWSystem::Clearing the domains completed.
TRACE::2022-09-25.14:38:43::SCWPlatform::Clearing the opened hw db.
TRACE::2022-09-25.14:38:43::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:43::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:43::SCWPlatform:: Platform location is C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:38:43::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:38:43::SCWPlatform::Removing the HwDB with name C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:43::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:43::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:43::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:43::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:38:43::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:38:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-09-25.14:38:46::SCWPlatform::Opened new HwDB with name Sensors_ML_wrapper_8
TRACE::2022-09-25.14:38:46::SCWReader::Active system found as  Sensors_ML_wrapper
TRACE::2022-09-25.14:38:46::SCWReader::Handling sysconfig Sensors_ML_wrapper
TRACE::2022-09-25.14:38:46::SCWDomain::checking for install qemu data   : 
TRACE::2022-09-25.14:38:46::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-09-25.14:38:46::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-09-25.14:38:46::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:38:46::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:38:46::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_8
TRACE::2022-09-25.14:38:46::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_8
TRACE::2022-09-25.14:38:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:38:46::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:38:46::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:38:46::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_8
TRACE::2022-09-25.14:38:46::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_8
TRACE::2022-09-25.14:38:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:38:46::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:38:46::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:38:46::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_8
TRACE::2022-09-25.14:38:46::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_8
TRACE::2022-09-25.14:38:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:38:46::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-09-25.14:38:46::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:38:46::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:38:46::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_8
TRACE::2022-09-25.14:38:46::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_8
TRACE::2022-09-25.14:38:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:38:46::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:38:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-09-25.14:38:46::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:38:46::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:38:46::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:38:46::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-09-25.14:38:46::SCWMssOS::updating the scw layer about changes
TRACE::2022-09-25.14:38:46::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:38:46::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:38:46::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:38:46::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_8
TRACE::2022-09-25.14:38:46::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_8
TRACE::2022-09-25.14:38:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:38:46::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:38:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:38:46::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:38:46::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-09-25.14:38:46::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:38:46::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:38:46::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_8
TRACE::2022-09-25.14:38:46::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_8
TRACE::2022-09-25.14:38:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:38:46::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:38:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:38:46::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:38:46::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-09-25.14:38:46::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:38:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-25.14:38:46::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-25.14:38:46::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.14:38:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-09-25.14:38:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-09-25.14:38:46::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:38:46::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:38:46::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_8
TRACE::2022-09-25.14:38:46::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_8
TRACE::2022-09-25.14:38:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:38:46::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:38:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:38:46::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:38:46::SCWReader::No isolation master present  
TRACE::2022-09-25.14:38:46::SCWDomain::checking for install qemu data   : 
TRACE::2022-09-25.14:38:46::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-09-25.14:38:46::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-09-25.14:38:46::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:38:46::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:38:46::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_8
TRACE::2022-09-25.14:38:46::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_8
TRACE::2022-09-25.14:38:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:38:46::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:38:46::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:38:46::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_8
TRACE::2022-09-25.14:38:46::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_8
TRACE::2022-09-25.14:38:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:38:46::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:38:46::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:38:46::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_8
TRACE::2022-09-25.14:38:46::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_8
TRACE::2022-09-25.14:38:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:38:46::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:38:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:38:46::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:38:46::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:38:46::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:38:46::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-09-25.14:38:46::SCWMssOS::updating the scw layer about changes
TRACE::2022-09-25.14:38:46::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:38:46::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:38:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-25.14:38:46::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-25.14:38:46::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.14:38:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-09-25.14:38:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-09-25.14:38:46::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:38:46::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:38:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:38:46::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_8
TRACE::2022-09-25.14:38:46::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_8
TRACE::2022-09-25.14:38:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:38:46::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:38:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:38:46::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:38:46::SCWReader::No isolation master present  
TRACE::2022-09-25.14:39:00::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:00::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:00::SCWPlatform:: Platform location is C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa
TRACE::2022-09-25.14:39:00::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:00::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:39:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:39:04::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-09-25.14:39:04::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:04::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:04::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:04::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:39:04::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:39:04::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_8
TRACE::2022-09-25.14:39:04::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_8
TRACE::2022-09-25.14:39:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:39:04::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:04::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:04::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:04::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:39:04::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:39:04::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_8
TRACE::2022-09-25.14:39:04::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_8
TRACE::2022-09-25.14:39:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:39:04::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:39:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:39:04::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:39:04::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:04::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:04::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:04::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa
TRACE::2022-09-25.14:39:04::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:39:04::SCWPlatform::update - Opened existing hwdb Sensors_ML_wrapper_9
TRACE::2022-09-25.14:39:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:39:04::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-09-25.14:39:04::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:04::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:04::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:04::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:39:04::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:39:04::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_8
TRACE::2022-09-25.14:39:04::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_8
TRACE::2022-09-25.14:39:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:39:04::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:04::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:04::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:04::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:39:04::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:39:04::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_8
TRACE::2022-09-25.14:39:04::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_8
TRACE::2022-09-25.14:39:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:39:04::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:39:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:39:04::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:39:04::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:04::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:04::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:04::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa
TRACE::2022-09-25.14:39:04::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:39:04::SCWPlatform::update - Opened existing hwdb Sensors_ML_wrapper_9
TRACE::2022-09-25.14:39:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:39:04::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:39:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-25.14:39:04::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-25.14:39:04::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.14:39:04::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-09-25.14:39:04::SCWMssOS::Removing the swdes entry for  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:39:04::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:39:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-25.14:39:04::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-25.14:39:04::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.14:39:04::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-09-25.14:39:04::SCWMssOS::Removing the swdes entry for  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:39:04::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:04::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:04::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:04::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:39:04::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:39:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-09-25.14:39:06::SCWPlatform::Opened new HwDB with name Sensors_ML_wrapper_10
TRACE::2022-09-25.14:39:06::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:39:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-09-25.14:39:06::SCWMssOS::Writing the mss file completed C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:39:06::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.14:39:06::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:39:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-09-25.14:39:06::SCWMssOS::Writing the mss file completed C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:39:06::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.14:39:06::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:06::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:06::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:06::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:39:06::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:06::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:39:06::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_10
TRACE::2022-09-25.14:39:06::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_10
TRACE::2022-09-25.14:39:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:39:06::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:39:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:39:06::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:39:06::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:06::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:06::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:06::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:39:06::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:06::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:39:06::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_10
TRACE::2022-09-25.14:39:06::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_10
TRACE::2022-09-25.14:39:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:39:06::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:39:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:39:06::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:39:06::SCWWriter::formatted JSON is {
	"platformName":	"Sensors_ML_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Sensors_ML_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Sensors_ML_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Sensors_ML_wrapper",
	"systems":	[{
			"systemName":	"Sensors_ML_wrapper",
			"systemDesc":	"Sensors_ML_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Sensors_ML_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9a4fa7fc65aa1be97456f9b448d0ca30",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"8dc57b1e46291a45c0399a0e3852bfff",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-09-25.14:39:16::SCWPlatform::Started generating the artifacts platform Sensors_ML_wrapper
TRACE::2022-09-25.14:39:16::SCWPlatform::Sanity checking of platform is completed
LOG::2022-09-25.14:39:16::SCWPlatform::Started generating the artifacts for system configuration Sensors_ML_wrapper
LOG::2022-09-25.14:39:16::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-09-25.14:39:16::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-09-25.14:39:16::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-09-25.14:39:16::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-09-25.14:39:16::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-09-25.14:39:16::SCWSystem::Not a boot domain 
LOG::2022-09-25.14:39:16::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-09-25.14:39:16::SCWDomain::Generating domain artifcats
TRACE::2022-09-25.14:39:16::SCWMssOS::Generating standalone artifcats
TRACE::2022-09-25.14:39:16::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/sw/Sensors_ML_wrapper/qemu/
TRACE::2022-09-25.14:39:16::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/sw/Sensors_ML_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-09-25.14:39:16::SCWMssOS:: Copying the user libraries. 
TRACE::2022-09-25.14:39:16::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:16::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:16::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:16::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:39:16::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:39:16::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_10
TRACE::2022-09-25.14:39:16::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_10
TRACE::2022-09-25.14:39:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:39:16::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:39:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:39:16::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:39:16::SCWMssOS::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-09-25.14:39:16::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:39:16::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-09-25.14:39:16::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-09-25.14:39:16::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2022-09-25.14:39:16::SCWMssOS::skipping the bsp build ... 
TRACE::2022-09-25.14:39:16::SCWMssOS::Copying to export directory.
TRACE::2022-09-25.14:39:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-09-25.14:39:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-09-25.14:39:17::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-09-25.14:39:17::SCWSystem::Completed Processing the sysconfig Sensors_ML_wrapper
LOG::2022-09-25.14:39:17::SCWPlatform::Completed generating the artifacts for system configuration Sensors_ML_wrapper
TRACE::2022-09-25.14:39:17::SCWPlatform::Started preparing the platform 
TRACE::2022-09-25.14:39:17::SCWSystem::Writing the bif file for system config Sensors_ML_wrapper
TRACE::2022-09-25.14:39:17::SCWSystem::dir created 
TRACE::2022-09-25.14:39:17::SCWSystem::Writing the bif 
TRACE::2022-09-25.14:39:17::SCWPlatform::Started writing the spfm file 
TRACE::2022-09-25.14:39:17::SCWPlatform::Started writing the xpfm file 
TRACE::2022-09-25.14:39:17::SCWPlatform::Completed generating the platform
TRACE::2022-09-25.14:39:17::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:39:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-25.14:39:17::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-25.14:39:17::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.14:39:17::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:39:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-25.14:39:17::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-25.14:39:17::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.14:39:17::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:17::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:17::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:17::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:39:17::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:39:17::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_10
TRACE::2022-09-25.14:39:17::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_10
TRACE::2022-09-25.14:39:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:39:17::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:39:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:39:17::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:39:17::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:17::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:17::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:17::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:39:17::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:39:17::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_10
TRACE::2022-09-25.14:39:17::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_10
TRACE::2022-09-25.14:39:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:39:17::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:39:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:39:17::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:39:17::SCWWriter::formatted JSON is {
	"platformName":	"Sensors_ML_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Sensors_ML_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Sensors_ML_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Sensors_ML_wrapper",
	"systems":	[{
			"systemName":	"Sensors_ML_wrapper",
			"systemDesc":	"Sensors_ML_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Sensors_ML_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9a4fa7fc65aa1be97456f9b448d0ca30",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"8dc57b1e46291a45c0399a0e3852bfff",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-09-25.14:39:17::SCWPlatform::updated the xpfm file.
TRACE::2022-09-25.14:39:17::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:17::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:17::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:17::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:39:17::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:39:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:39:17::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_10
TRACE::2022-09-25.14:39:17::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_10
TRACE::2022-09-25.14:39:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:39:17::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:39:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:39:17::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:52:30::SCWPlatform::Clearing the existing platform
TRACE::2022-09-25.14:52:30::SCWSystem::Clearing the existing sysconfig
TRACE::2022-09-25.14:52:30::SCWBDomain::clearing the fsbl build
TRACE::2022-09-25.14:52:30::SCWMssOS::Removing the swdes entry for  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:52:30::SCWMssOS::Removing the swdes entry for  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:52:30::SCWSystem::Clearing the domains completed.
TRACE::2022-09-25.14:52:30::SCWPlatform::Clearing the opened hw db.
TRACE::2022-09-25.14:52:30::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:30::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:30::SCWPlatform:: Platform location is C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:52:30::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:52:30::SCWPlatform::Removing the HwDB with name C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:30::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:30::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:30::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:30::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:52:30::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:52:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-09-25.14:52:33::SCWPlatform::Opened new HwDB with name Sensors_ML_wrapper_12
TRACE::2022-09-25.14:52:33::SCWReader::Active system found as  Sensors_ML_wrapper
TRACE::2022-09-25.14:52:33::SCWReader::Handling sysconfig Sensors_ML_wrapper
TRACE::2022-09-25.14:52:33::SCWDomain::checking for install qemu data   : 
TRACE::2022-09-25.14:52:33::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-09-25.14:52:33::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-09-25.14:52:33::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:52:33::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:52:33::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_12
TRACE::2022-09-25.14:52:33::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_12
TRACE::2022-09-25.14:52:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:52:33::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:52:33::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:52:33::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_12
TRACE::2022-09-25.14:52:33::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_12
TRACE::2022-09-25.14:52:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:52:33::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:52:33::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:52:33::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_12
TRACE::2022-09-25.14:52:33::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_12
TRACE::2022-09-25.14:52:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:52:33::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-09-25.14:52:33::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:52:33::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:52:33::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_12
TRACE::2022-09-25.14:52:33::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_12
TRACE::2022-09-25.14:52:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:52:33::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:52:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-09-25.14:52:33::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:52:33::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:52:33::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:52:33::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-09-25.14:52:33::SCWMssOS::updating the scw layer about changes
TRACE::2022-09-25.14:52:33::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:52:33::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:52:33::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:52:33::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_12
TRACE::2022-09-25.14:52:33::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_12
TRACE::2022-09-25.14:52:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:52:33::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:52:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:52:33::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:52:33::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-09-25.14:52:33::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:52:33::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:52:33::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_12
TRACE::2022-09-25.14:52:33::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_12
TRACE::2022-09-25.14:52:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:52:33::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:52:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:52:33::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:52:33::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-09-25.14:52:33::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:52:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-25.14:52:33::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-25.14:52:33::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.14:52:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-09-25.14:52:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-09-25.14:52:33::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:52:33::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:52:33::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_12
TRACE::2022-09-25.14:52:33::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_12
TRACE::2022-09-25.14:52:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:52:33::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:52:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:52:33::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:52:33::SCWReader::No isolation master present  
TRACE::2022-09-25.14:52:33::SCWDomain::checking for install qemu data   : 
TRACE::2022-09-25.14:52:33::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-09-25.14:52:33::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-09-25.14:52:33::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:52:33::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:52:33::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_12
TRACE::2022-09-25.14:52:33::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_12
TRACE::2022-09-25.14:52:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:52:33::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:52:33::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:52:33::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_12
TRACE::2022-09-25.14:52:33::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_12
TRACE::2022-09-25.14:52:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:52:33::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:52:33::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:52:33::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_12
TRACE::2022-09-25.14:52:33::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_12
TRACE::2022-09-25.14:52:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:52:33::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:52:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:52:33::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:52:33::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:52:33::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:52:33::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-09-25.14:52:33::SCWMssOS::updating the scw layer about changes
TRACE::2022-09-25.14:52:34::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:52:34::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:52:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-25.14:52:34::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-25.14:52:34::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.14:52:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-09-25.14:52:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-09-25.14:52:34::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:34::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:34::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:34::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:52:34::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:52:34::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_12
TRACE::2022-09-25.14:52:34::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_12
TRACE::2022-09-25.14:52:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:52:34::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:52:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:52:34::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:52:34::SCWReader::No isolation master present  
TRACE::2022-09-25.14:52:37::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:37::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:37::SCWPlatform:: Platform location is C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa
TRACE::2022-09-25.14:52:37::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:52:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:52:40::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-09-25.14:52:40::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:40::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:40::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:40::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:52:40::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:52:40::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_12
TRACE::2022-09-25.14:52:40::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_12
TRACE::2022-09-25.14:52:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:52:40::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:40::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:40::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:40::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:52:40::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:52:40::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_12
TRACE::2022-09-25.14:52:40::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_12
TRACE::2022-09-25.14:52:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:52:40::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:52:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:52:40::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:52:40::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:40::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:40::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:40::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa
TRACE::2022-09-25.14:52:40::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:52:40::SCWPlatform::update - Opened existing hwdb Sensors_ML_wrapper_13
TRACE::2022-09-25.14:52:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:52:40::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-09-25.14:52:40::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:40::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:40::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:40::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:52:40::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:52:40::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_12
TRACE::2022-09-25.14:52:40::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_12
TRACE::2022-09-25.14:52:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:52:40::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:40::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:40::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:40::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:52:40::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:52:40::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_12
TRACE::2022-09-25.14:52:40::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_12
TRACE::2022-09-25.14:52:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:52:40::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:52:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:52:40::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:52:40::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:40::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:40::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:40::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa
TRACE::2022-09-25.14:52:40::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:52:40::SCWPlatform::update - Opened existing hwdb Sensors_ML_wrapper_13
TRACE::2022-09-25.14:52:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:52:40::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:52:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-25.14:52:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-25.14:52:40::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.14:52:40::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-09-25.14:52:40::SCWMssOS::Removing the swdes entry for  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:52:40::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:52:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-25.14:52:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-25.14:52:40::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.14:52:40::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-09-25.14:52:40::SCWMssOS::Removing the swdes entry for  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:52:40::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:40::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:40::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:40::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:52:40::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:52:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-09-25.14:52:43::SCWPlatform::Opened new HwDB with name Sensors_ML_wrapper_14
TRACE::2022-09-25.14:52:43::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:52:43::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-09-25.14:52:43::SCWMssOS::Writing the mss file completed C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:52:43::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.14:52:43::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:52:43::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-09-25.14:52:43::SCWMssOS::Writing the mss file completed C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:52:43::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.14:52:43::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:43::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:43::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:43::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:52:43::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:52:43::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_14
TRACE::2022-09-25.14:52:43::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_14
TRACE::2022-09-25.14:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:52:43::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:52:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:52:43::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:52:43::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:43::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:43::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:43::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:52:43::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:52:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:52:43::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_14
TRACE::2022-09-25.14:52:43::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_14
TRACE::2022-09-25.14:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:52:43::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:52:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:52:43::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:52:43::SCWWriter::formatted JSON is {
	"platformName":	"Sensors_ML_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Sensors_ML_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Sensors_ML_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Sensors_ML_wrapper",
	"systems":	[{
			"systemName":	"Sensors_ML_wrapper",
			"systemDesc":	"Sensors_ML_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Sensors_ML_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9a4fa7fc65aa1be97456f9b448d0ca30",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"8dc57b1e46291a45c0399a0e3852bfff",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-09-25.14:53:00::SCWPlatform::Started generating the artifacts platform Sensors_ML_wrapper
TRACE::2022-09-25.14:53:00::SCWPlatform::Sanity checking of platform is completed
LOG::2022-09-25.14:53:00::SCWPlatform::Started generating the artifacts for system configuration Sensors_ML_wrapper
LOG::2022-09-25.14:53:00::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-09-25.14:53:00::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-09-25.14:53:00::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-09-25.14:53:00::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-09-25.14:53:00::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-09-25.14:53:00::SCWSystem::Not a boot domain 
LOG::2022-09-25.14:53:00::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-09-25.14:53:00::SCWDomain::Generating domain artifcats
TRACE::2022-09-25.14:53:00::SCWMssOS::Generating standalone artifcats
TRACE::2022-09-25.14:53:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/sw/Sensors_ML_wrapper/qemu/
TRACE::2022-09-25.14:53:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/sw/Sensors_ML_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-09-25.14:53:00::SCWMssOS:: Copying the user libraries. 
TRACE::2022-09-25.14:53:00::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:53:00::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:53:00::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:53:00::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:53:00::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:53:00::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:53:00::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_14
TRACE::2022-09-25.14:53:00::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_14
TRACE::2022-09-25.14:53:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:53:00::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:53:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:53:00::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:53:00::SCWMssOS::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-09-25.14:53:00::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:53:00::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-09-25.14:53:00::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-09-25.14:53:00::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2022-09-25.14:53:00::SCWMssOS::skipping the bsp build ... 
TRACE::2022-09-25.14:53:00::SCWMssOS::Copying to export directory.
TRACE::2022-09-25.14:53:01::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-09-25.14:53:01::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-09-25.14:53:01::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-09-25.14:53:01::SCWSystem::Completed Processing the sysconfig Sensors_ML_wrapper
LOG::2022-09-25.14:53:01::SCWPlatform::Completed generating the artifacts for system configuration Sensors_ML_wrapper
TRACE::2022-09-25.14:53:01::SCWPlatform::Started preparing the platform 
TRACE::2022-09-25.14:53:01::SCWSystem::Writing the bif file for system config Sensors_ML_wrapper
TRACE::2022-09-25.14:53:01::SCWSystem::dir created 
TRACE::2022-09-25.14:53:01::SCWSystem::Writing the bif 
TRACE::2022-09-25.14:53:01::SCWPlatform::Started writing the spfm file 
TRACE::2022-09-25.14:53:01::SCWPlatform::Started writing the xpfm file 
TRACE::2022-09-25.14:53:01::SCWPlatform::Completed generating the platform
TRACE::2022-09-25.14:53:01::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:53:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-25.14:53:01::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-25.14:53:01::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.14:53:01::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:53:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-25.14:53:01::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-25.14:53:01::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.14:53:01::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:53:01::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:53:01::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:53:01::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:53:01::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:53:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:53:01::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_14
TRACE::2022-09-25.14:53:01::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_14
TRACE::2022-09-25.14:53:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:53:01::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:53:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:53:01::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.14:53:01::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:53:01::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:53:01::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:53:01::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:53:01::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:53:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:53:01::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_14
TRACE::2022-09-25.14:53:01::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_14
TRACE::2022-09-25.14:53:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:53:01::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:53:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:53:01::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:53:01::SCWWriter::formatted JSON is {
	"platformName":	"Sensors_ML_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Sensors_ML_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Sensors_ML_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Sensors_ML_wrapper",
	"systems":	[{
			"systemName":	"Sensors_ML_wrapper",
			"systemDesc":	"Sensors_ML_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Sensors_ML_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9a4fa7fc65aa1be97456f9b448d0ca30",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"8dc57b1e46291a45c0399a0e3852bfff",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-09-25.14:53:01::SCWPlatform::updated the xpfm file.
TRACE::2022-09-25.14:53:01::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:53:01::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:53:01::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:53:01::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.14:53:01::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.14:53:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.14:53:01::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_14
TRACE::2022-09-25.14:53:01::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_14
TRACE::2022-09-25.14:53:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.14:53:01::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.14:53:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.14:53:01::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:07:47::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:47::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:47::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:47::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:07:47::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:07:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-09-25.15:07:50::SCWPlatform::Opened new HwDB with name Sensors_ML_wrapper_1
TRACE::2022-09-25.15:07:50::SCWReader::Active system found as  Sensors_ML_wrapper
TRACE::2022-09-25.15:07:50::SCWReader::Handling sysconfig Sensors_ML_wrapper
TRACE::2022-09-25.15:07:50::SCWDomain::checking for install qemu data   : 
TRACE::2022-09-25.15:07:50::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-09-25.15:07:50::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-09-25.15:07:50::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:07:50::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:07:50::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_1
TRACE::2022-09-25.15:07:50::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_1
TRACE::2022-09-25.15:07:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:07:50::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:07:50::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:07:50::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_1
TRACE::2022-09-25.15:07:50::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_1
TRACE::2022-09-25.15:07:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:07:50::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:07:50::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:07:50::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_1
TRACE::2022-09-25.15:07:50::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_1
TRACE::2022-09-25.15:07:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:07:50::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-09-25.15:07:50::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:07:50::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:07:50::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_1
TRACE::2022-09-25.15:07:50::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_1
TRACE::2022-09-25.15:07:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:07:50::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:07:50::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-09-25.15:07:50::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:07:50::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:07:50::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:07:50::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-09-25.15:07:50::SCWMssOS::updating the scw layer about changes
TRACE::2022-09-25.15:07:50::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:07:50::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:07:50::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:07:50::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_1
TRACE::2022-09-25.15:07:50::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_1
TRACE::2022-09-25.15:07:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:07:50::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:07:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.15:07:50::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:07:50::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-09-25.15:07:50::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:07:50::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:07:50::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_1
TRACE::2022-09-25.15:07:50::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_1
TRACE::2022-09-25.15:07:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:07:50::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:07:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.15:07:50::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:07:50::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-09-25.15:07:50::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:07:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-25.15:07:50::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-25.15:07:50::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.15:07:50::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-09-25.15:07:50::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-09-25.15:07:50::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:07:50::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:07:50::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_1
TRACE::2022-09-25.15:07:50::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_1
TRACE::2022-09-25.15:07:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:07:50::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:07:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.15:07:50::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:07:50::SCWReader::No isolation master present  
TRACE::2022-09-25.15:07:50::SCWDomain::checking for install qemu data   : 
TRACE::2022-09-25.15:07:50::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-09-25.15:07:50::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-09-25.15:07:50::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:07:50::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:07:50::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_1
TRACE::2022-09-25.15:07:50::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_1
TRACE::2022-09-25.15:07:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:07:50::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:07:50::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:07:50::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_1
TRACE::2022-09-25.15:07:50::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_1
TRACE::2022-09-25.15:07:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:07:50::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:07:50::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:07:50::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_1
TRACE::2022-09-25.15:07:50::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_1
TRACE::2022-09-25.15:07:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:07:50::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:07:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.15:07:50::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:07:50::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:07:50::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:07:50::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-09-25.15:07:50::SCWMssOS::updating the scw layer about changes
TRACE::2022-09-25.15:07:51::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:07:51::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:07:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-25.15:07:51::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-25.15:07:51::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.15:07:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-09-25.15:07:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-09-25.15:07:51::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:51::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:51::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:51::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:07:51::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:07:51::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_1
TRACE::2022-09-25.15:07:51::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_1
TRACE::2022-09-25.15:07:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:07:51::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:07:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.15:07:51::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:07:51::SCWReader::No isolation master present  
TRACE::2022-09-25.15:07:55::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:55::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:55::SCWPlatform:: Platform location is C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa
TRACE::2022-09-25.15:07:55::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:07:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:07:58::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-09-25.15:07:58::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:58::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:58::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:58::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:07:58::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:07:58::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_1
TRACE::2022-09-25.15:07:58::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_1
TRACE::2022-09-25.15:07:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:07:58::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:58::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:58::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:58::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:07:58::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:07:58::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_1
TRACE::2022-09-25.15:07:58::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_1
TRACE::2022-09-25.15:07:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:07:58::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:07:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.15:07:58::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:07:58::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:58::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:58::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:58::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa
TRACE::2022-09-25.15:07:58::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:07:58::SCWPlatform::update - Opened existing hwdb Sensors_ML_wrapper_2
TRACE::2022-09-25.15:07:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:07:58::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-09-25.15:07:58::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:58::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:58::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:58::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:07:58::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:07:58::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_1
TRACE::2022-09-25.15:07:58::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_1
TRACE::2022-09-25.15:07:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:07:58::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:58::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:58::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:58::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:07:58::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:07:58::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_1
TRACE::2022-09-25.15:07:58::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_1
TRACE::2022-09-25.15:07:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:07:58::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:07:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.15:07:58::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:07:58::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:58::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:58::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:58::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa
TRACE::2022-09-25.15:07:58::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:07:58::SCWPlatform::update - Opened existing hwdb Sensors_ML_wrapper_2
TRACE::2022-09-25.15:07:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:07:58::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:07:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-25.15:07:58::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-25.15:07:58::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.15:07:58::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-09-25.15:07:58::SCWMssOS::Removing the swdes entry for  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:07:58::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:07:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-25.15:07:58::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-25.15:07:58::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.15:07:58::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-09-25.15:07:58::SCWMssOS::Removing the swdes entry for  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:07:58::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:58::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:58::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:58::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:07:58::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:07:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:07:58::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-09-25.15:08:01::SCWPlatform::Opened new HwDB with name Sensors_ML_wrapper_3
TRACE::2022-09-25.15:08:01::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:08:01::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-09-25.15:08:01::SCWMssOS::Writing the mss file completed C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:08:01::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.15:08:01::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:08:01::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-09-25.15:08:01::SCWMssOS::Writing the mss file completed C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:08:01::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.15:08:01::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:08:01::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:08:01::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:08:01::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:08:01::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:08:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:08:01::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_3
TRACE::2022-09-25.15:08:01::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_3
TRACE::2022-09-25.15:08:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:08:01::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:08:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.15:08:01::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:08:01::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:08:01::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:08:01::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:08:01::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:08:01::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:08:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:08:01::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_3
TRACE::2022-09-25.15:08:01::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_3
TRACE::2022-09-25.15:08:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:08:01::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:08:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.15:08:01::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:08:01::SCWWriter::formatted JSON is {
	"platformName":	"Sensors_ML_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Sensors_ML_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Sensors_ML_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Sensors_ML_wrapper",
	"systems":	[{
			"systemName":	"Sensors_ML_wrapper",
			"systemDesc":	"Sensors_ML_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Sensors_ML_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9a4fa7fc65aa1be97456f9b448d0ca30",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"8dc57b1e46291a45c0399a0e3852bfff",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-09-25.15:08:14::SCWPlatform::Started generating the artifacts platform Sensors_ML_wrapper
TRACE::2022-09-25.15:08:14::SCWPlatform::Sanity checking of platform is completed
LOG::2022-09-25.15:08:14::SCWPlatform::Started generating the artifacts for system configuration Sensors_ML_wrapper
LOG::2022-09-25.15:08:14::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-09-25.15:08:14::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-09-25.15:08:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-09-25.15:08:14::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-09-25.15:08:14::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-09-25.15:08:14::SCWSystem::Not a boot domain 
LOG::2022-09-25.15:08:14::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-09-25.15:08:14::SCWDomain::Generating domain artifcats
TRACE::2022-09-25.15:08:14::SCWMssOS::Generating standalone artifcats
TRACE::2022-09-25.15:08:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/sw/Sensors_ML_wrapper/qemu/
TRACE::2022-09-25.15:08:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/sw/Sensors_ML_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-09-25.15:08:14::SCWMssOS:: Copying the user libraries. 
TRACE::2022-09-25.15:08:14::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:08:14::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:08:14::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:08:14::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:08:14::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:08:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:08:14::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_3
TRACE::2022-09-25.15:08:14::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_3
TRACE::2022-09-25.15:08:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:08:14::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:08:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.15:08:14::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:08:14::SCWMssOS::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-09-25.15:08:14::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:08:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-09-25.15:08:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-09-25.15:08:14::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2022-09-25.15:08:14::SCWMssOS::skipping the bsp build ... 
TRACE::2022-09-25.15:08:14::SCWMssOS::Copying to export directory.
TRACE::2022-09-25.15:08:15::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-09-25.15:08:15::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-09-25.15:08:15::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-09-25.15:08:15::SCWSystem::Completed Processing the sysconfig Sensors_ML_wrapper
LOG::2022-09-25.15:08:15::SCWPlatform::Completed generating the artifacts for system configuration Sensors_ML_wrapper
TRACE::2022-09-25.15:08:15::SCWPlatform::Started preparing the platform 
TRACE::2022-09-25.15:08:15::SCWSystem::Writing the bif file for system config Sensors_ML_wrapper
TRACE::2022-09-25.15:08:15::SCWSystem::dir created 
TRACE::2022-09-25.15:08:15::SCWSystem::Writing the bif 
TRACE::2022-09-25.15:08:15::SCWPlatform::Started writing the spfm file 
TRACE::2022-09-25.15:08:15::SCWPlatform::Started writing the xpfm file 
TRACE::2022-09-25.15:08:15::SCWPlatform::Completed generating the platform
TRACE::2022-09-25.15:08:15::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:08:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-25.15:08:15::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-25.15:08:15::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.15:08:15::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:08:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-25.15:08:15::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-25.15:08:15::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.15:08:15::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:08:15::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:08:15::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:08:15::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:08:15::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:08:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:08:15::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_3
TRACE::2022-09-25.15:08:15::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_3
TRACE::2022-09-25.15:08:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:08:15::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:08:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.15:08:15::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:08:15::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:08:15::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:08:15::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:08:15::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:08:15::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:08:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:08:15::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_3
TRACE::2022-09-25.15:08:15::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_3
TRACE::2022-09-25.15:08:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:08:15::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:08:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.15:08:15::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:08:15::SCWWriter::formatted JSON is {
	"platformName":	"Sensors_ML_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Sensors_ML_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Sensors_ML_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Sensors_ML_wrapper",
	"systems":	[{
			"systemName":	"Sensors_ML_wrapper",
			"systemDesc":	"Sensors_ML_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Sensors_ML_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9a4fa7fc65aa1be97456f9b448d0ca30",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"8dc57b1e46291a45c0399a0e3852bfff",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-09-25.15:08:15::SCWPlatform::updated the xpfm file.
TRACE::2022-09-25.15:08:15::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:08:15::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:08:15::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:08:15::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:08:15::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:08:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:08:15::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_3
TRACE::2022-09-25.15:08:15::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_3
TRACE::2022-09-25.15:08:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:08:15::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:08:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.15:08:15::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:24:37::SCWPlatform::Clearing the existing platform
TRACE::2022-09-25.15:24:37::SCWSystem::Clearing the existing sysconfig
TRACE::2022-09-25.15:24:37::SCWBDomain::clearing the fsbl build
TRACE::2022-09-25.15:24:37::SCWMssOS::Removing the swdes entry for  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:24:37::SCWMssOS::Removing the swdes entry for  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:24:37::SCWSystem::Clearing the domains completed.
TRACE::2022-09-25.15:24:37::SCWPlatform::Clearing the opened hw db.
TRACE::2022-09-25.15:24:37::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:37::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:37::SCWPlatform:: Platform location is C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:24:37::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:24:37::SCWPlatform::Removing the HwDB with name C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:37::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:37::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:37::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:37::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:24:37::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:24:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-09-25.15:24:40::SCWPlatform::Opened new HwDB with name Sensors_ML_wrapper_5
TRACE::2022-09-25.15:24:40::SCWReader::Active system found as  Sensors_ML_wrapper
TRACE::2022-09-25.15:24:40::SCWReader::Handling sysconfig Sensors_ML_wrapper
TRACE::2022-09-25.15:24:40::SCWDomain::checking for install qemu data   : 
TRACE::2022-09-25.15:24:40::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-09-25.15:24:40::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-09-25.15:24:40::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:24:40::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:24:40::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_5
TRACE::2022-09-25.15:24:40::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_5
TRACE::2022-09-25.15:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:24:40::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:24:40::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:24:40::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_5
TRACE::2022-09-25.15:24:40::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_5
TRACE::2022-09-25.15:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:24:40::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:24:40::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:24:40::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_5
TRACE::2022-09-25.15:24:40::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_5
TRACE::2022-09-25.15:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:24:40::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-09-25.15:24:40::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:24:40::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:24:40::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_5
TRACE::2022-09-25.15:24:40::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_5
TRACE::2022-09-25.15:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:24:40::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:24:40::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-09-25.15:24:40::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:24:40::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:24:40::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:24:40::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-09-25.15:24:40::SCWMssOS::updating the scw layer about changes
TRACE::2022-09-25.15:24:40::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:24:40::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:24:40::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:24:40::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_5
TRACE::2022-09-25.15:24:40::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_5
TRACE::2022-09-25.15:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:24:40::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:24:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.15:24:40::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:24:40::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-09-25.15:24:40::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:24:40::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:24:40::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_5
TRACE::2022-09-25.15:24:40::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_5
TRACE::2022-09-25.15:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:24:40::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:24:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.15:24:40::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:24:40::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-09-25.15:24:40::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:24:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-25.15:24:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-25.15:24:40::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.15:24:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-09-25.15:24:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-09-25.15:24:40::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:24:40::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:24:40::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_5
TRACE::2022-09-25.15:24:40::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_5
TRACE::2022-09-25.15:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:24:40::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:24:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.15:24:40::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:24:40::SCWReader::No isolation master present  
TRACE::2022-09-25.15:24:40::SCWDomain::checking for install qemu data   : 
TRACE::2022-09-25.15:24:40::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-09-25.15:24:40::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-09-25.15:24:40::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:24:40::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:24:40::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_5
TRACE::2022-09-25.15:24:40::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_5
TRACE::2022-09-25.15:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:24:40::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:24:40::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:24:40::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_5
TRACE::2022-09-25.15:24:40::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_5
TRACE::2022-09-25.15:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:24:40::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:24:40::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:24:40::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_5
TRACE::2022-09-25.15:24:40::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_5
TRACE::2022-09-25.15:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:24:40::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:24:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.15:24:40::SCWMssOS::No sw design opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:24:40::SCWMssOS::mss exists loading the mss file  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:24:40::SCWMssOS::Opened the sw design from mss  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:24:40::SCWMssOS::Adding the swdes entry C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-09-25.15:24:40::SCWMssOS::updating the scw layer about changes
TRACE::2022-09-25.15:24:40::SCWMssOS::Opened the sw design.  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:24:40::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:24:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-25.15:24:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-25.15:24:40::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.15:24:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-09-25.15:24:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-09-25.15:24:40::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:24:40::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:24:40::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_5
TRACE::2022-09-25.15:24:40::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_5
TRACE::2022-09-25.15:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:24:40::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:24:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.15:24:40::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:24:40::SCWReader::No isolation master present  
TRACE::2022-09-25.15:24:45::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:45::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:45::SCWPlatform:: Platform location is C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa
TRACE::2022-09-25.15:24:45::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:24:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:24:49::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-09-25.15:24:49::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:49::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:49::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:49::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:24:49::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:24:49::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_5
TRACE::2022-09-25.15:24:49::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_5
TRACE::2022-09-25.15:24:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:24:49::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:49::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:49::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:49::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:24:49::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:24:49::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_5
TRACE::2022-09-25.15:24:49::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_5
TRACE::2022-09-25.15:24:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:24:49::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:24:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.15:24:49::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:24:49::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:49::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:49::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:49::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa
TRACE::2022-09-25.15:24:49::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:24:49::SCWPlatform::update - Opened existing hwdb Sensors_ML_wrapper_6
TRACE::2022-09-25.15:24:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:24:49::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-09-25.15:24:49::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:49::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:49::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:49::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:24:49::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:24:49::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_5
TRACE::2022-09-25.15:24:49::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_5
TRACE::2022-09-25.15:24:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:24:49::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:49::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:49::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:49::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:24:49::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:24:49::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_5
TRACE::2022-09-25.15:24:49::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_5
TRACE::2022-09-25.15:24:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:24:49::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:24:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.15:24:49::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:24:49::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:49::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:49::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:49::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa
TRACE::2022-09-25.15:24:49::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/tempdsa/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:24:49::SCWPlatform::update - Opened existing hwdb Sensors_ML_wrapper_6
TRACE::2022-09-25.15:24:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:24:49::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:24:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-25.15:24:49::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-25.15:24:49::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.15:24:49::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-09-25.15:24:49::SCWMssOS::Removing the swdes entry for  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:24:49::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:24:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-25.15:24:49::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-25.15:24:49::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.15:24:49::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-09-25.15:24:49::SCWMssOS::Removing the swdes entry for  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:24:49::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:49::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:49::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:49::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:24:49::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:24:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-09-25.15:24:54::SCWPlatform::Opened new HwDB with name Sensors_ML_wrapper_7
TRACE::2022-09-25.15:24:54::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:24:54::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-09-25.15:24:54::SCWMssOS::Writing the mss file completed C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:24:54::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.15:24:54::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:24:54::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-09-25.15:24:54::SCWMssOS::Writing the mss file completed C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:24:54::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.15:24:54::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:54::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:54::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:54::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:24:54::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:24:54::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_7
TRACE::2022-09-25.15:24:54::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_7
TRACE::2022-09-25.15:24:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:24:54::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:24:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.15:24:54::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:24:54::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:54::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:54::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:54::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:24:54::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:24:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:24:54::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_7
TRACE::2022-09-25.15:24:54::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_7
TRACE::2022-09-25.15:24:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:24:54::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:24:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.15:24:54::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:24:54::SCWWriter::formatted JSON is {
	"platformName":	"Sensors_ML_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Sensors_ML_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Sensors_ML_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Sensors_ML_wrapper",
	"systems":	[{
			"systemName":	"Sensors_ML_wrapper",
			"systemDesc":	"Sensors_ML_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Sensors_ML_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9a4fa7fc65aa1be97456f9b448d0ca30",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"8dc57b1e46291a45c0399a0e3852bfff",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-09-25.15:25:11::SCWPlatform::Started generating the artifacts platform Sensors_ML_wrapper
TRACE::2022-09-25.15:25:11::SCWPlatform::Sanity checking of platform is completed
LOG::2022-09-25.15:25:11::SCWPlatform::Started generating the artifacts for system configuration Sensors_ML_wrapper
LOG::2022-09-25.15:25:11::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-09-25.15:25:11::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-09-25.15:25:11::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-09-25.15:25:11::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-09-25.15:25:11::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-09-25.15:25:11::SCWSystem::Not a boot domain 
LOG::2022-09-25.15:25:11::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-09-25.15:25:11::SCWDomain::Generating domain artifcats
TRACE::2022-09-25.15:25:11::SCWMssOS::Generating standalone artifcats
TRACE::2022-09-25.15:25:11::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/sw/Sensors_ML_wrapper/qemu/
TRACE::2022-09-25.15:25:11::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/export/Sensors_ML_wrapper/sw/Sensors_ML_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-09-25.15:25:11::SCWMssOS:: Copying the user libraries. 
TRACE::2022-09-25.15:25:11::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:25:11::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:25:11::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:25:11::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:25:11::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:25:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:25:11::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_7
TRACE::2022-09-25.15:25:11::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_7
TRACE::2022-09-25.15:25:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:25:11::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:25:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.15:25:11::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:25:11::SCWMssOS::Completed writing the mss file at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-09-25.15:25:11::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:25:11::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-09-25.15:25:11::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-09-25.15:25:11::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2022-09-25.15:25:11::SCWMssOS::skipping the bsp build ... 
TRACE::2022-09-25.15:25:11::SCWMssOS::Copying to export directory.
TRACE::2022-09-25.15:25:12::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-09-25.15:25:12::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-09-25.15:25:12::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-09-25.15:25:12::SCWSystem::Completed Processing the sysconfig Sensors_ML_wrapper
LOG::2022-09-25.15:25:12::SCWPlatform::Completed generating the artifacts for system configuration Sensors_ML_wrapper
TRACE::2022-09-25.15:25:12::SCWPlatform::Started preparing the platform 
TRACE::2022-09-25.15:25:12::SCWSystem::Writing the bif file for system config Sensors_ML_wrapper
TRACE::2022-09-25.15:25:12::SCWSystem::dir created 
TRACE::2022-09-25.15:25:12::SCWSystem::Writing the bif 
TRACE::2022-09-25.15:25:12::SCWPlatform::Started writing the spfm file 
TRACE::2022-09-25.15:25:12::SCWPlatform::Started writing the xpfm file 
TRACE::2022-09-25.15:25:12::SCWPlatform::Completed generating the platform
TRACE::2022-09-25.15:25:12::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:25:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-25.15:25:12::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-25.15:25:12::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.15:25:12::SCWMssOS::Saving the mss changes C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:25:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-09-25.15:25:12::SCWMssOS::Completed writemss as part of save.
TRACE::2022-09-25.15:25:12::SCWMssOS::Commit changes completed.
TRACE::2022-09-25.15:25:12::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:25:12::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:25:12::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:25:12::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:25:12::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:25:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:25:12::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_7
TRACE::2022-09-25.15:25:12::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_7
TRACE::2022-09-25.15:25:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:25:12::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:25:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.15:25:12::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-09-25.15:25:12::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:25:12::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:25:12::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:25:12::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:25:12::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:25:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:25:12::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_7
TRACE::2022-09-25.15:25:12::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_7
TRACE::2022-09-25.15:25:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:25:12::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:25:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.15:25:12::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:25:12::SCWWriter::formatted JSON is {
	"platformName":	"Sensors_ML_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Sensors_ML_wrapper",
	"platHandOff":	"C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Sensors_ML_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Sensors_ML_wrapper",
	"systems":	[{
			"systemName":	"Sensors_ML_wrapper",
			"systemDesc":	"Sensors_ML_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Sensors_ML_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9a4fa7fc65aa1be97456f9b448d0ca30",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"8dc57b1e46291a45c0399a0e3852bfff",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-09-25.15:25:12::SCWPlatform::updated the xpfm file.
TRACE::2022-09-25.15:25:12::SCWPlatform::Trying to open the hw design at C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:25:12::SCWPlatform::DSA given C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:25:12::SCWPlatform::DSA absoulate path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:25:12::SCWPlatform::DSA directory C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw
TRACE::2022-09-25.15:25:12::SCWPlatform:: Platform Path C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/hw/Sensors_ML_wrapper.xsa
TRACE::2022-09-25.15:25:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-09-25.15:25:12::SCWPlatform::Trying to set the existing hwdb with name Sensors_ML_wrapper_7
TRACE::2022-09-25.15:25:12::SCWPlatform::Opened existing hwdb Sensors_ML_wrapper_7
TRACE::2022-09-25.15:25:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-09-25.15:25:12::SCWMssOS::Checking the sw design at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-09-25.15:25:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-09-25.15:25:12::SCWMssOS::Sw design exists and opened at  C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Sensors_ML/Sensors_ML_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
