INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_clk
INFO: [VRFC 10-311] analyzing module joystick
INFO: [VRFC 10-311] analyzing module showdata
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_cnt
INFO: [VRFC 10-311] analyzing module test_wait_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bentch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_register
INFO: [VRFC 10-311] analyzing module joy_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
