#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 13 22:48:12 2020
# Process ID: 7170
# Current directory: /home/gsaied/Desktop/old_rtl/fire4_5_expand3
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/old_rtl/fire4_5_expand3/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/fire4_5_expand3/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# read_verilog -sv [ glob *.sv ] 
# create_fileset -constrset constr
# add_files -fileset constr temp.xdc
# synth_design -top [lindex [find_top] 0] -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Command: synth_design -top fire4_5_expand_3 -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7181 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1426.996 ; gain = 30.000 ; free physical = 3465 ; free virtual = 6355
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fire4_5_expand_3' [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/fire4_5_expand3.sv:11]
	Parameter WOUT bound to: 32 - type: integer 
	Parameter DSP_NO bound to: 128 - type: integer 
	Parameter W_IN bound to: 32 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN bound to: 32 - type: integer 
	Parameter KERNEL_DIM bound to: 3 - type: integer 
	Parameter CHOUT bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/mac.sv:1]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/fire4_5_expand3.sv:219]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/fire4_5_expand3.sv:220]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire4_expand3' [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/biasing_fire4_expand3.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire4_expand3' (2#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/biasing_fire4_expand3.sv:2]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire5_expand3' [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/biasing_fire5_expand3.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire5_expand3' (3#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/biasing_fire5_expand3.sv:2]
INFO: [Synth 8-6157] synthesizing module 'wrapper_rom_fire4' [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/wrapper_rom_fire4.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 9 - type: integer 
	Parameter NUM bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rom_fire4_expand3' [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 8 - type: integer 
	Parameter NUM bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:16]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:19]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:22]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:25]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:28]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:31]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:34]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:37]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:40]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:43]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:46]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:49]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:52]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:55]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:58]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:61]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:64]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:67]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:70]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:73]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:76]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:79]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:82]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:85]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:88]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:91]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:94]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:97]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:100]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:103]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:106]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:109]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:112]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:115]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:118]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:121]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:124]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:127]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:130]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:133]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:136]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:139]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:142]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:145]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:148]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:151]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:154]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:157]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:160]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:163]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:166]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:169]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:172]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:175]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:178]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:181]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:184]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:187]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:190]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:193]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:196]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:199]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:202]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:205]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:208]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:211]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:214]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:217]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:220]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:223]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:226]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:229]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:232]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:235]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:238]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:241]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:244]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:247]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:250]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:253]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:256]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:259]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:262]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:265]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:268]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:271]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:274]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:277]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:280]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:283]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:286]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:289]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:292]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:295]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:298]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:301]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:304]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:307]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:399]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:400]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:401]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:402]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:403]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:404]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:405]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:406]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:407]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:408]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:409]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:410]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:411]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:412]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:413]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:414]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_17.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:415]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:416]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_19.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:417]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:418]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_21.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:419]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:420]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_23.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:421]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:422]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_25.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:423]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:424]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_27.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:425]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:426]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_29.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:427]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:428]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_31.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:429]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:430]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_33.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:431]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_34.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:432]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_35.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:433]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_36.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:434]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_37.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:435]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_38.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:436]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_39.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:437]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_40.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:438]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_41.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:439]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_42.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:440]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_43.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:441]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_44.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:442]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_45.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:443]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_46.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:444]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_47.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:445]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_48.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:446]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_49.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:447]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_50.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:448]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_51.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:449]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_52.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:450]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_53.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:451]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_54.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:452]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_55.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:453]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_56.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:454]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_57.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:455]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_58.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:456]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_59.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:457]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_60.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:458]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_61.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:459]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_62.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:460]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_63.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:461]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_64.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:462]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_65.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:463]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_66.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:464]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_67.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:465]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_68.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:466]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_69.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:467]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_70.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:468]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_71.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:469]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_72.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:470]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_73.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:471]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_74.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:472]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_75.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:473]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_76.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:474]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_77.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:475]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_78.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:476]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_79.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:477]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_80.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:478]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_81.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:479]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_82.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:480]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_83.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:481]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_84.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:482]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_85.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:483]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_86.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:484]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_87.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:485]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_88.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:486]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_89.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:487]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_90.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:488]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_91.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:489]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_92.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:490]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_93.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:491]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_94.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:492]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_95.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:493]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_96.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:494]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_97.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:495]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_98.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:496]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_99.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:497]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_100.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:498]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'rom_fire4_expand3' (4#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rom2_fire4_expand3' [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom2_fire4_expand3.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 5 - type: integer 
	Parameter NUM bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rom2_fire4_expand3' (5#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom2_fire4_expand3.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_rom_fire4' (6#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/wrapper_rom_fire4.sv:3]
INFO: [Synth 8-6157] synthesizing module 'wrapper_rom_fire5' [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/wrapper_rom_fire5.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 9 - type: integer 
	Parameter NUM bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rom_fire5_expand3' [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire5_expand3.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 8 - type: integer 
	Parameter NUM bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rom_fire5_expand3' (7#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire5_expand3.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rom2_fire5_expand3' [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom2_fire5_expand3.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 5 - type: integer 
	Parameter NUM bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rom2_fire5_expand3' (8#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom2_fire5_expand3.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_rom_fire5' (9#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/wrapper_rom_fire5.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fire4_5_expand_3' (10#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/fire4_5_expand3.sv:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1574.746 ; gain = 177.750 ; free physical = 3358 ; free virtual = 6270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1574.746 ; gain = 177.750 ; free physical = 3395 ; free virtual = 6295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1574.746 ; gain = 177.750 ; free physical = 3395 ; free virtual = 6295
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/temp.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2096.973 ; gain = 0.000 ; free physical = 2904 ; free virtual = 5804
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2097.973 ; gain = 0.000 ; free physical = 2901 ; free virtual = 5801
Constraint Validation Runtime : Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2097.973 ; gain = 1.000 ; free physical = 2901 ; free virtual = 5801
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 2097.973 ; gain = 700.977 ; free physical = 3043 ; free virtual = 5940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 2097.973 ; gain = 700.977 ; free physical = 3043 ; free virtual = 5940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 2097.973 ; gain = 700.977 ; free physical = 3038 ; free virtual = 5940
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:56 ; elapsed = 00:01:10 . Memory (MB): peak = 2097.973 ; gain = 700.977 ; free physical = 2995 ; free virtual = 5895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |fire4_5_expand_3__GB0 |           1|     25712|
|2     |fire4_5_expand_3__GB1 |           1|     20624|
|3     |fire4_5_expand_3__GB2 |           1|      8818|
|4     |fire4_5_expand_3__GB3 |           1|     20014|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 128   
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 128   
	               16 Bit    Registers := 384   
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 128   
	   2 Input     16 Bit        Muxes := 385   
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fire4_5_expand_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 128   
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 384   
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 128   
	   2 Input     16 Bit        Muxes := 129   
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mac__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__64 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__65 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__66 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__67 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__68 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__69 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__70 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__71 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__72 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__73 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__74 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__75 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__76 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__77 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__78 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__79 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__80 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__81 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__82 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__83 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__84 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__85 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__86 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__87 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__88 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module wrapper_rom_fire4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 128   
Module mac__89 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__90 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__91 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__92 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__93 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__94 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__95 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__96 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__97 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__98 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__99 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__100 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__101 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__102 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__103 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__104 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__105 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__106 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__107 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__108 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__109 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__110 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__111 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__112 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__113 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__114 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__115 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__116 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__117 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__118 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__119 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__120 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__121 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__122 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__123 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__124 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__125 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__126 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__127 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module wrapper_rom_fire5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 128   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP genblk1[122].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[122] is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: register genblk1[122].mac_i/mul_out_reg is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: operator genblk1[122].mac_i/intermed is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: operator genblk1[122].mac_i/intermed0 is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[120].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[120].mac_i/mul_out_reg is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: operator genblk1[120].mac_i/intermed is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: operator genblk1[120].mac_i/intermed0 is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[123].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[123].mac_i/mul_out_reg is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: operator genblk1[123].mac_i/intermed is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: operator genblk1[123].mac_i/intermed0 is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[119].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[119].mac_i/mul_out_reg is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: operator genblk1[119].mac_i/intermed is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: operator genblk1[119].mac_i/intermed0 is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[124].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[124] is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: register genblk1[124].mac_i/mul_out_reg is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: operator genblk1[124].mac_i/intermed is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: operator genblk1[124].mac_i/intermed0 is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[118].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[118] is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: register genblk1[118].mac_i/mul_out_reg is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: operator genblk1[118].mac_i/intermed is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: operator genblk1[118].mac_i/intermed0 is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[125].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[125] is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: register genblk1[125].mac_i/mul_out_reg is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: operator genblk1[125].mac_i/intermed is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: operator genblk1[125].mac_i/intermed0 is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[117].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[117] is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: register genblk1[117].mac_i/mul_out_reg is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: operator genblk1[117].mac_i/intermed is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: operator genblk1[117].mac_i/intermed0 is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[126].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[126] is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: register genblk1[126].mac_i/mul_out_reg is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: operator genblk1[126].mac_i/intermed is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: operator genblk1[126].mac_i/intermed0 is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[76].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[76] is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: register genblk1[76].mac_i/mul_out_reg is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: operator genblk1[76].mac_i/intermed is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: operator genblk1[76].mac_i/intermed0 is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[116].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[116] is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: register genblk1[116].mac_i/mul_out_reg is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: operator genblk1[116].mac_i/intermed is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: operator genblk1[116].mac_i/intermed0 is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[127].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[127] is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: register genblk1[127].mac_i/mul_out_reg is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: operator genblk1[127].mac_i/intermed is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: operator genblk1[127].mac_i/intermed0 is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[114].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[114] is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: register genblk1[114].mac_i/mul_out_reg is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: operator genblk1[114].mac_i/intermed is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: operator genblk1[114].mac_i/intermed0 is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[113].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[113].mac_i/mul_out_reg is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: operator genblk1[113].mac_i/intermed is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: operator genblk1[113].mac_i/intermed0 is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[112].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[112].mac_i/mul_out_reg is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: operator genblk1[112].mac_i/intermed is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: operator genblk1[112].mac_i/intermed0 is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[77].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[77] is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: register genblk1[77].mac_i/mul_out_reg is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: operator genblk1[77].mac_i/intermed is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: operator genblk1[77].mac_i/intermed0 is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[72].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[72] is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: register genblk1[72].mac_i/mul_out_reg is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: operator genblk1[72].mac_i/intermed is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: operator genblk1[72].mac_i/intermed0 is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[110].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[110] is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: register genblk1[110].mac_i/mul_out_reg is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: operator genblk1[110].mac_i/intermed is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: operator genblk1[110].mac_i/intermed0 is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[71].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[71] is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: register genblk1[71].mac_i/mul_out_reg is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: operator genblk1[71].mac_i/intermed is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: operator genblk1[71].mac_i/intermed0 is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[109].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[109] is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: register genblk1[109].mac_i/mul_out_reg is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: operator genblk1[109].mac_i/intermed is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: operator genblk1[109].mac_i/intermed0 is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[108].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[108] is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: register genblk1[108].mac_i/mul_out_reg is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: operator genblk1[108].mac_i/intermed is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: operator genblk1[108].mac_i/intermed0 is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[107].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[107].mac_i/mul_out_reg is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: operator genblk1[107].mac_i/intermed is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: operator genblk1[107].mac_i/intermed0 is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[106].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[106] is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: register genblk1[106].mac_i/mul_out_reg is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: operator genblk1[106].mac_i/intermed is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: operator genblk1[106].mac_i/intermed0 is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[78].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[78] is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: register genblk1[78].mac_i/mul_out_reg is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: operator genblk1[78].mac_i/intermed is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: operator genblk1[78].mac_i/intermed0 is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[31].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[31].mac_i/mul_out_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed0 is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[33].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[33].mac_i/mul_out_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed0 is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[70].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[70] is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: register genblk1[70].mac_i/mul_out_reg is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: operator genblk1[70].mac_i/intermed is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: operator genblk1[70].mac_i/intermed0 is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[105].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[105] is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: register genblk1[105].mac_i/mul_out_reg is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: operator genblk1[105].mac_i/intermed is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: operator genblk1[105].mac_i/intermed0 is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[35].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[35].mac_i/mul_out_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed0 is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[36].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[36].mac_i/mul_out_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed0 is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[104].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[104] is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: register genblk1[104].mac_i/mul_out_reg is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: operator genblk1[104].mac_i/intermed is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: operator genblk1[104].mac_i/intermed0 is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[37].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[37].mac_i/mul_out_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed0 is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[38].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[38].mac_i/mul_out_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed0 is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[69].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[69].mac_i/mul_out_reg is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: operator genblk1[69].mac_i/intermed is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: operator genblk1[69].mac_i/intermed0 is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[39].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[39].mac_i/mul_out_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed0 is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[103].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[103] is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: register genblk1[103].mac_i/mul_out_reg is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: operator genblk1[103].mac_i/intermed is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: operator genblk1[103].mac_i/intermed0 is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[102].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[102] is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: register genblk1[102].mac_i/mul_out_reg is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: operator genblk1[102].mac_i/intermed is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: operator genblk1[102].mac_i/intermed0 is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[40].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[40].mac_i/mul_out_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed0 is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[101].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[101].mac_i/mul_out_reg is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: operator genblk1[101].mac_i/intermed is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: operator genblk1[101].mac_i/intermed0 is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[52].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[52] is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register genblk1[52].mac_i/mul_out_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed0 is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[53].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[53].mac_i/mul_out_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed0 is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[54].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[54] is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register genblk1[54].mac_i/mul_out_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed0 is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[55].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[55] is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register genblk1[55].mac_i/mul_out_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed0 is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[100].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[100] is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: register genblk1[100].mac_i/mul_out_reg is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: operator genblk1[100].mac_i/intermed is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: operator genblk1[100].mac_i/intermed0 is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[99].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[99].mac_i/mul_out_reg is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: operator genblk1[99].mac_i/intermed is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: operator genblk1[99].mac_i/intermed0 is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[68].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[68] is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: register genblk1[68].mac_i/mul_out_reg is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: operator genblk1[68].mac_i/intermed is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: operator genblk1[68].mac_i/intermed0 is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[98].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[98] is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: register genblk1[98].mac_i/mul_out_reg is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: operator genblk1[98].mac_i/intermed is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: operator genblk1[98].mac_i/intermed0 is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[97].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[97] is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: register genblk1[97].mac_i/mul_out_reg is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: operator genblk1[97].mac_i/intermed is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: operator genblk1[97].mac_i/intermed0 is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[96].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[96] is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: register genblk1[96].mac_i/mul_out_reg is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: operator genblk1[96].mac_i/intermed is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: operator genblk1[96].mac_i/intermed0 is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[79].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[79].mac_i/mul_out_reg is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: operator genblk1[79].mac_i/intermed is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: operator genblk1[79].mac_i/intermed0 is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[67].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[67] is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: register genblk1[67].mac_i/mul_out_reg is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: operator genblk1[67].mac_i/intermed is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: operator genblk1[67].mac_i/intermed0 is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[95].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[95] is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: register genblk1[95].mac_i/mul_out_reg is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: operator genblk1[95].mac_i/intermed is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: operator genblk1[95].mac_i/intermed0 is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[80].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[80].mac_i/mul_out_reg is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: operator genblk1[80].mac_i/intermed is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: operator genblk1[80].mac_i/intermed0 is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[94].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[94] is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: register genblk1[94].mac_i/mul_out_reg is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: operator genblk1[94].mac_i/intermed is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: operator genblk1[94].mac_i/intermed0 is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[93].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[93].mac_i/mul_out_reg is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: operator genblk1[93].mac_i/intermed is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: operator genblk1[93].mac_i/intermed0 is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[66].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[66] is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: register genblk1[66].mac_i/mul_out_reg is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: operator genblk1[66].mac_i/intermed is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: operator genblk1[66].mac_i/intermed0 is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[92].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[92] is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: register genblk1[92].mac_i/mul_out_reg is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: operator genblk1[92].mac_i/intermed is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: operator genblk1[92].mac_i/intermed0 is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[29].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[29] is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register genblk1[29].mac_i/mul_out_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed0 is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[81].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[81] is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: register genblk1[81].mac_i/mul_out_reg is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: operator genblk1[81].mac_i/intermed is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: operator genblk1[81].mac_i/intermed0 is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[30].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[30].mac_i/mul_out_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed0 is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[91].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[91] is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: register genblk1[91].mac_i/mul_out_reg is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: operator genblk1[91].mac_i/intermed is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: operator genblk1[91].mac_i/intermed0 is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[82].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[82] is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: register genblk1[82].mac_i/mul_out_reg is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: operator genblk1[82].mac_i/intermed is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: operator genblk1[82].mac_i/intermed0 is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[83].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[83] is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: register genblk1[83].mac_i/mul_out_reg is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: operator genblk1[83].mac_i/intermed is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: operator genblk1[83].mac_i/intermed0 is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[84].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[84].mac_i/mul_out_reg is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: operator genblk1[84].mac_i/intermed is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: operator genblk1[84].mac_i/intermed0 is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[90].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[90] is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: register genblk1[90].mac_i/mul_out_reg is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: operator genblk1[90].mac_i/intermed is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: operator genblk1[90].mac_i/intermed0 is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[41].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[41].mac_i/mul_out_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed0 is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[42].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[42].mac_i/mul_out_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed0 is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[85].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[85].mac_i/mul_out_reg is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: operator genblk1[85].mac_i/intermed is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: operator genblk1[85].mac_i/intermed0 is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[44].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[44].mac_i/mul_out_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed0 is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[86].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[86] is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: register genblk1[86].mac_i/mul_out_reg is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: operator genblk1[86].mac_i/intermed is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: operator genblk1[86].mac_i/intermed0 is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[87].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[87] is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: register genblk1[87].mac_i/mul_out_reg is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: operator genblk1[87].mac_i/intermed is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: operator genblk1[87].mac_i/intermed0 is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[45].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[45] is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register genblk1[45].mac_i/mul_out_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed0 is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[65].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[65] is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: register genblk1[65].mac_i/mul_out_reg is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: operator genblk1[65].mac_i/intermed is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: operator genblk1[65].mac_i/intermed0 is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[46].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[46] is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register genblk1[46].mac_i/mul_out_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed0 is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[47].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[47] is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register genblk1[47].mac_i/mul_out_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed0 is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[48].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[48] is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register genblk1[48].mac_i/mul_out_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed0 is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[49].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[49].mac_i/mul_out_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed0 is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[64].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[64] is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: register genblk1[64].mac_i/mul_out_reg is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: operator genblk1[64].mac_i/intermed is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: operator genblk1[64].mac_i/intermed0 is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[89].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[89].mac_i/mul_out_reg is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: operator genblk1[89].mac_i/intermed is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: operator genblk1[89].mac_i/intermed0 is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[63].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[63] is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register genblk1[63].mac_i/mul_out_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed0 is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[88].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[88].mac_i/mul_out_reg is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: operator genblk1[88].mac_i/intermed is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: operator genblk1[88].mac_i/intermed0 is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[51].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[51] is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register genblk1[51].mac_i/mul_out_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed0 is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[62].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[62] is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register genblk1[62].mac_i/mul_out_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed0 is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[56].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[56] is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register genblk1[56].mac_i/mul_out_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed0 is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[61].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[61] is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register genblk1[61].mac_i/mul_out_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed0 is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[57].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[57] is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register genblk1[57].mac_i/mul_out_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed0 is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[59].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[59] is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register genblk1[59].mac_i/mul_out_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed0 is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[60].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[60] is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register genblk1[60].mac_i/mul_out_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed0 is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[74].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[74] is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: register genblk1[74].mac_i/mul_out_reg is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: operator genblk1[74].mac_i/intermed is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: operator genblk1[74].mac_i/intermed0 is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[73].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[73] is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: register genblk1[73].mac_i/mul_out_reg is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: operator genblk1[73].mac_i/intermed is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: operator genblk1[73].mac_i/intermed0 is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[75].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[75] is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: register genblk1[75].mac_i/mul_out_reg is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: operator genblk1[75].mac_i/intermed is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: operator genblk1[75].mac_i/intermed0 is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[121].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[121] is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: register genblk1[121].mac_i/mul_out_reg is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: operator genblk1[121].mac_i/intermed is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: operator genblk1[121].mac_i/intermed0 is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[115].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[115] is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: register genblk1[115].mac_i/mul_out_reg is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: operator genblk1[115].mac_i/intermed is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: operator genblk1[115].mac_i/intermed0 is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[111].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[111] is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: register genblk1[111].mac_i/mul_out_reg is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: operator genblk1[111].mac_i/intermed is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: operator genblk1[111].mac_i/intermed0 is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[58].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[58] is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register genblk1[58].mac_i/mul_out_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed0 is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[50].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[50] is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register genblk1[50].mac_i/mul_out_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed0 is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[43].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[43] is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register genblk1[43].mac_i/mul_out_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed0 is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[34].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[34] is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register genblk1[34].mac_i/mul_out_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed0 is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[32].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[32] is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register genblk1[32].mac_i/mul_out_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed0 is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[28].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[28] is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register genblk1[28].mac_i/mul_out_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed0 is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[27].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[27] is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register genblk1[27].mac_i/mul_out_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed0 is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[26].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[26] is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register genblk1[26].mac_i/mul_out_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed0 is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[25].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[25] is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register genblk1[25].mac_i/mul_out_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed0 is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[24].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[24] is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register genblk1[24].mac_i/mul_out_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed0 is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[23].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[23] is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register genblk1[23].mac_i/mul_out_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed0 is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[22].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[22] is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register genblk1[22].mac_i/mul_out_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed0 is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[21].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[21] is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register genblk1[21].mac_i/mul_out_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed0 is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[20].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[20] is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register genblk1[20].mac_i/mul_out_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed0 is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[19].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[19] is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register genblk1[19].mac_i/mul_out_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed0 is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[18].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[18] is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register genblk1[18].mac_i/mul_out_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed0 is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[17].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[17] is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register genblk1[17].mac_i/mul_out_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed0 is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[16].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[16] is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register genblk1[16].mac_i/mul_out_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed0 is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[15].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register genblk1[15].mac_i/mul_out_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed0 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[14].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register genblk1[14].mac_i/mul_out_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed0 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[13].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register genblk1[13].mac_i/mul_out_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed0 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[12].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register genblk1[12].mac_i/mul_out_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed0 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[11].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register genblk1[11].mac_i/mul_out_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed0 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[10].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register genblk1[10].mac_i/mul_out_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed0 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[9].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register genblk1[9].mac_i/mul_out_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed0 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[8].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register genblk1[8].mac_i/mul_out_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed0 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[7].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register genblk1[7].mac_i/mul_out_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed0 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[6].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register genblk1[6].mac_i/mul_out_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed0 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[5].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register genblk1[5].mac_i/mul_out_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed0 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[4].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register genblk1[4].mac_i/mul_out_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed0 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[3].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register genblk1[3].mac_i/mul_out_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed0 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[2].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register genblk1[2].mac_i/mul_out_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed0 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[1].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register genblk1[1].mac_i/mul_out_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed0 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[0].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register genblk1[0].mac_i/mul_out_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed0 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[123][13]' (FD) to 'i_1/kernel_regs_reg[123][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[123][14]' (FD) to 'i_1/kernel_regs_reg[123][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[120][13]' (FD) to 'i_1/kernel_regs_reg[120][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[120][14]' (FD) to 'i_1/kernel_regs_reg[120][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[119][12]' (FD) to 'i_1/kernel_regs_reg[119][13]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[119][13]' (FD) to 'i_1/kernel_regs_reg[119][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[119][14]' (FD) to 'i_1/kernel_regs_reg[119][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[113][13]' (FD) to 'i_1/kernel_regs_reg[113][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[112][13]' (FD) to 'i_1/kernel_regs_reg[112][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[112][14]' (FD) to 'i_1/kernel_regs_reg[112][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[107][13]' (FD) to 'i_1/kernel_regs_reg[107][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[107][14]' (FD) to 'i_1/kernel_regs_reg[107][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[101][12]' (FD) to 'i_1/kernel_regs_reg[101][13]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[101][13]' (FD) to 'i_1/kernel_regs_reg[101][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[101][14]' (FD) to 'i_1/kernel_regs_reg[101][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[99][12]' (FD) to 'i_1/kernel_regs_reg[99][13]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[99][13]' (FD) to 'i_1/kernel_regs_reg[99][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[93][12]' (FD) to 'i_1/kernel_regs_reg[93][13]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[93][13]' (FD) to 'i_1/kernel_regs_reg[93][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[93][14]' (FD) to 'i_1/kernel_regs_reg[93][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[89][12]' (FD) to 'i_1/kernel_regs_reg[89][13]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[89][13]' (FD) to 'i_1/kernel_regs_reg[89][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[89][14]' (FD) to 'i_1/kernel_regs_reg[89][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[88][13]' (FD) to 'i_1/kernel_regs_reg[88][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[88][14]' (FD) to 'i_1/kernel_regs_reg[88][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[85][12]' (FD) to 'i_1/kernel_regs_reg[85][13]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[85][13]' (FD) to 'i_1/kernel_regs_reg[85][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[85][14]' (FD) to 'i_1/kernel_regs_reg[85][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[84][12]' (FD) to 'i_1/kernel_regs_reg[84][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[84][14]' (FD) to 'i_1/kernel_regs_reg[84][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[80][12]' (FD) to 'i_1/kernel_regs_reg[80][13]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[80][13]' (FD) to 'i_1/kernel_regs_reg[80][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[80][14]' (FD) to 'i_1/kernel_regs_reg[80][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[79][12]' (FD) to 'i_1/kernel_regs_reg[79][13]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[79][13]' (FD) to 'i_1/kernel_regs_reg[79][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[79][14]' (FD) to 'i_1/kernel_regs_reg[79][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[69][13]' (FD) to 'i_1/kernel_regs_reg[69][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[69][14]' (FD) to 'i_1/kernel_regs_reg[69][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[53][12]' (FD) to 'i_1/kernel_regs_reg[53][13]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[53][13]' (FD) to 'i_1/kernel_regs_reg[53][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[53][14]' (FD) to 'i_1/kernel_regs_reg[53][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[49][13]' (FD) to 'i_1/kernel_regs_reg[49][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[49][14]' (FD) to 'i_1/kernel_regs_reg[49][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[44][12]' (FD) to 'i_1/kernel_regs_reg[44][13]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[44][13]' (FD) to 'i_1/kernel_regs_reg[44][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[44][14]' (FD) to 'i_1/kernel_regs_reg[44][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[42][13]' (FD) to 'i_1/kernel_regs_reg[42][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[42][14]' (FD) to 'i_1/kernel_regs_reg[42][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[41][12]' (FD) to 'i_1/kernel_regs_reg[41][13]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[41][13]' (FD) to 'i_1/kernel_regs_reg[41][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[41][14]' (FD) to 'i_1/kernel_regs_reg[41][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[40][13]' (FD) to 'i_1/kernel_regs_reg[40][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[40][14]' (FD) to 'i_1/kernel_regs_reg[40][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[39][13]' (FD) to 'i_1/kernel_regs_reg[39][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[39][14]' (FD) to 'i_1/kernel_regs_reg[39][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[38][12]' (FD) to 'i_1/kernel_regs_reg[38][13]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[38][13]' (FD) to 'i_1/kernel_regs_reg[38][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[38][14]' (FD) to 'i_1/kernel_regs_reg[38][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[37][12]' (FD) to 'i_1/kernel_regs_reg[37][13]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[37][13]' (FD) to 'i_1/kernel_regs_reg[37][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[36][12]' (FD) to 'i_1/kernel_regs_reg[36][13]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[36][13]' (FD) to 'i_1/kernel_regs_reg[36][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[36][14]' (FD) to 'i_1/kernel_regs_reg[36][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[35][12]' (FD) to 'i_1/kernel_regs_reg[35][13]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[35][13]' (FD) to 'i_1/kernel_regs_reg[35][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[35][14]' (FD) to 'i_1/kernel_regs_reg[35][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[33][12]' (FD) to 'i_1/kernel_regs_reg[33][13]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[33][13]' (FD) to 'i_1/kernel_regs_reg[33][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[31][13]' (FD) to 'i_1/kernel_regs_reg[31][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[31][14]' (FD) to 'i_1/kernel_regs_reg[31][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[30][13]' (FD) to 'i_1/kernel_regs_reg[30][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[30][14]' (FD) to 'i_1/kernel_regs_reg[30][15]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:17:41 ; elapsed = 00:18:22 . Memory (MB): peak = 2792.051 ; gain = 1395.055 ; free physical = 2682 ; free virtual = 5660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------+------------+---------------+----------------+
|Module Name        | RTL Object | Depth x Width | Implemented As | 
+-------------------+------------+---------------+----------------+
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
+-------------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |fire4_5_expand_3__GB0 |           1|      7446|
|2     |fire4_5_expand_3__GB1 |           1|     22911|
|3     |fire4_5_expand_3__GB2 |           1|      4900|
|4     |fire4_5_expand_3__GB3 |           1|     21068|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:17:54 ; elapsed = 00:18:35 . Memory (MB): peak = 2792.051 ; gain = 1395.055 ; free physical = 2549 ; free virtual = 5534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:19:14 ; elapsed = 00:19:59 . Memory (MB): peak = 2812.316 ; gain = 1415.320 ; free physical = 2548 ; free virtual = 5526
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |fire4_5_expand_3__GB0 |           1|      7446|
|2     |fire4_5_expand_3_GT0  |           1|     28733|
|3     |wrapper_rom_fire5     |           1|     20146|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[37][14]' (FD) to 'kernel_regs_reg[37][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[33][14]' (FD) to 'kernel_regs_reg[33][15]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:19:33 ; elapsed = 00:20:19 . Memory (MB): peak = 2812.316 ; gain = 1415.320 ; free physical = 2607 ; free virtual = 5586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:19:37 ; elapsed = 00:20:22 . Memory (MB): peak = 2812.316 ; gain = 1415.320 ; free physical = 2604 ; free virtual = 5584
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:19:37 ; elapsed = 00:20:23 . Memory (MB): peak = 2812.316 ; gain = 1415.320 ; free physical = 2604 ; free virtual = 5584
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:19:45 ; elapsed = 00:20:31 . Memory (MB): peak = 2812.316 ; gain = 1415.320 ; free physical = 2601 ; free virtual = 5580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:19:48 ; elapsed = 00:20:34 . Memory (MB): peak = 2812.316 ; gain = 1415.320 ; free physical = 2601 ; free virtual = 5581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:19:52 ; elapsed = 00:20:38 . Memory (MB): peak = 2812.316 ; gain = 1415.320 ; free physical = 2601 ; free virtual = 5581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:19:53 ; elapsed = 00:20:38 . Memory (MB): peak = 2812.316 ; gain = 1415.320 ; free physical = 2601 ; free virtual = 5581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |  1024|
|2     |DSP48E1 |   128|
|3     |LUT1    |   908|
|4     |LUT2    |  1804|
|5     |LUT3    |  1254|
|6     |LUT4    |    68|
|7     |LUT5    |  6097|
|8     |LUT6    | 13489|
|9     |MUXF7   |  5687|
|10    |MUXF8   |   763|
|11    |FDRE    |  4195|
|12    |FDSE    |     1|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------+------------------+------+
|      |Instance               |Module            |Cells |
+------+-----------------------+------------------+------+
|1     |top                    |                  | 35418|
|2     |  \genblk1[0].mac_i    |mac               |   100|
|3     |  \genblk1[100].mac_i  |mac_0             |    75|
|4     |  \genblk1[101].mac_i  |mac_1             |    74|
|5     |  \genblk1[102].mac_i  |mac_2             |    73|
|6     |  \genblk1[103].mac_i  |mac_3             |    50|
|7     |  \genblk1[104].mac_i  |mac_4             |   104|
|8     |  \genblk1[105].mac_i  |mac_5             |    76|
|9     |  \genblk1[106].mac_i  |mac_6             |    73|
|10    |  \genblk1[107].mac_i  |mac_7             |   104|
|11    |  \genblk1[108].mac_i  |mac_8             |   101|
|12    |  \genblk1[109].mac_i  |mac_9             |   104|
|13    |  \genblk1[10].mac_i   |mac_10            |   104|
|14    |  \genblk1[110].mac_i  |mac_11            |   133|
|15    |  \genblk1[111].mac_i  |mac_12            |   177|
|16    |  \genblk1[112].mac_i  |mac_13            |    78|
|17    |  \genblk1[113].mac_i  |mac_14            |    55|
|18    |  \genblk1[114].mac_i  |mac_15            |    82|
|19    |  \genblk1[115].mac_i  |mac_16            |   103|
|20    |  \genblk1[116].mac_i  |mac_17            |    76|
|21    |  \genblk1[117].mac_i  |mac_18            |    98|
|22    |  \genblk1[118].mac_i  |mac_19            |    74|
|23    |  \genblk1[119].mac_i  |mac_20            |    75|
|24    |  \genblk1[11].mac_i   |mac_21            |    75|
|25    |  \genblk1[120].mac_i  |mac_22            |   101|
|26    |  \genblk1[121].mac_i  |mac_23            |    99|
|27    |  \genblk1[122].mac_i  |mac_24            |   103|
|28    |  \genblk1[123].mac_i  |mac_25            |   100|
|29    |  \genblk1[124].mac_i  |mac_26            |    76|
|30    |  \genblk1[125].mac_i  |mac_27            |    76|
|31    |  \genblk1[126].mac_i  |mac_28            |    75|
|32    |  \genblk1[127].mac_i  |mac_29            |   101|
|33    |  \genblk1[12].mac_i   |mac_30            |    99|
|34    |  \genblk1[13].mac_i   |mac_31            |    99|
|35    |  \genblk1[14].mac_i   |mac_32            |   100|
|36    |  \genblk1[15].mac_i   |mac_33            |   102|
|37    |  \genblk1[16].mac_i   |mac_34            |    77|
|38    |  \genblk1[17].mac_i   |mac_35            |   102|
|39    |  \genblk1[18].mac_i   |mac_36            |    75|
|40    |  \genblk1[19].mac_i   |mac_37            |    73|
|41    |  \genblk1[1].mac_i    |mac_38            |    91|
|42    |  \genblk1[20].mac_i   |mac_39            |   103|
|43    |  \genblk1[21].mac_i   |mac_40            |   100|
|44    |  \genblk1[22].mac_i   |mac_41            |   101|
|45    |  \genblk1[23].mac_i   |mac_42            |    71|
|46    |  \genblk1[24].mac_i   |mac_43            |   101|
|47    |  \genblk1[25].mac_i   |mac_44            |    97|
|48    |  \genblk1[26].mac_i   |mac_45            |   105|
|49    |  \genblk1[27].mac_i   |mac_46            |    27|
|50    |  \genblk1[28].mac_i   |mac_47            |   102|
|51    |  \genblk1[29].mac_i   |mac_48            |   100|
|52    |  \genblk1[2].mac_i    |mac_49            |   100|
|53    |  \genblk1[30].mac_i   |mac_50            |   104|
|54    |  \genblk1[31].mac_i   |mac_51            |   103|
|55    |  \genblk1[32].mac_i   |mac_52            |   103|
|56    |  \genblk1[33].mac_i   |mac_53            |   179|
|57    |  \genblk1[34].mac_i   |mac_54            |   102|
|58    |  \genblk1[35].mac_i   |mac_55            |    76|
|59    |  \genblk1[36].mac_i   |mac_56            |   102|
|60    |  \genblk1[37].mac_i   |mac_57            |   153|
|61    |  \genblk1[38].mac_i   |mac_58            |    77|
|62    |  \genblk1[39].mac_i   |mac_59            |   104|
|63    |  \genblk1[3].mac_i    |mac_60            |    75|
|64    |  \genblk1[40].mac_i   |mac_61            |    77|
|65    |  \genblk1[41].mac_i   |mac_62            |   103|
|66    |  \genblk1[42].mac_i   |mac_63            |   101|
|67    |  \genblk1[43].mac_i   |mac_64            |    76|
|68    |  \genblk1[44].mac_i   |mac_65            |   104|
|69    |  \genblk1[45].mac_i   |mac_66            |   103|
|70    |  \genblk1[46].mac_i   |mac_67            |    75|
|71    |  \genblk1[47].mac_i   |mac_68            |    77|
|72    |  \genblk1[48].mac_i   |mac_69            |   108|
|73    |  \genblk1[49].mac_i   |mac_70            |   100|
|74    |  \genblk1[4].mac_i    |mac_71            |    75|
|75    |  \genblk1[50].mac_i   |mac_72            |   105|
|76    |  \genblk1[51].mac_i   |mac_73            |    76|
|77    |  \genblk1[52].mac_i   |mac_74            |    74|
|78    |  \genblk1[53].mac_i   |mac_75            |   104|
|79    |  \genblk1[54].mac_i   |mac_76            |    76|
|80    |  \genblk1[55].mac_i   |mac_77            |    73|
|81    |  \genblk1[56].mac_i   |mac_78            |   102|
|82    |  \genblk1[57].mac_i   |mac_79            |   102|
|83    |  \genblk1[58].mac_i   |mac_80            |    76|
|84    |  \genblk1[59].mac_i   |mac_81            |   102|
|85    |  \genblk1[5].mac_i    |mac_82            |   102|
|86    |  \genblk1[60].mac_i   |mac_83            |   105|
|87    |  \genblk1[61].mac_i   |mac_84            |   102|
|88    |  \genblk1[62].mac_i   |mac_85            |   101|
|89    |  \genblk1[63].mac_i   |mac_86            |   104|
|90    |  \genblk1[64].mac_i   |mac_87            |   103|
|91    |  \genblk1[65].mac_i   |mac_88            |   125|
|92    |  \genblk1[66].mac_i   |mac_89            |    76|
|93    |  \genblk1[67].mac_i   |mac_90            |    74|
|94    |  \genblk1[68].mac_i   |mac_91            |   100|
|95    |  \genblk1[69].mac_i   |mac_92            |    77|
|96    |  \genblk1[6].mac_i    |mac_93            |    99|
|97    |  \genblk1[70].mac_i   |mac_94            |   105|
|98    |  \genblk1[71].mac_i   |mac_95            |    74|
|99    |  \genblk1[72].mac_i   |mac_96            |    51|
|100   |  \genblk1[73].mac_i   |mac_97            |   102|
|101   |  \genblk1[74].mac_i   |mac_98            |   100|
|102   |  \genblk1[75].mac_i   |mac_99            |   180|
|103   |  \genblk1[76].mac_i   |mac_100           |    97|
|104   |  \genblk1[77].mac_i   |mac_101           |   100|
|105   |  \genblk1[78].mac_i   |mac_102           |    75|
|106   |  \genblk1[79].mac_i   |mac_103           |   103|
|107   |  \genblk1[7].mac_i    |mac_104           |    51|
|108   |  \genblk1[80].mac_i   |mac_105           |   103|
|109   |  \genblk1[81].mac_i   |mac_106           |    73|
|110   |  \genblk1[82].mac_i   |mac_107           |   101|
|111   |  \genblk1[83].mac_i   |mac_108           |   102|
|112   |  \genblk1[84].mac_i   |mac_109           |    99|
|113   |  \genblk1[85].mac_i   |mac_110           |   103|
|114   |  \genblk1[86].mac_i   |mac_111           |    75|
|115   |  \genblk1[87].mac_i   |mac_112           |   100|
|116   |  \genblk1[88].mac_i   |mac_113           |   101|
|117   |  \genblk1[89].mac_i   |mac_114           |   104|
|118   |  \genblk1[8].mac_i    |mac_115           |    99|
|119   |  \genblk1[90].mac_i   |mac_116           |   106|
|120   |  \genblk1[91].mac_i   |mac_117           |   101|
|121   |  \genblk1[92].mac_i   |mac_118           |    76|
|122   |  \genblk1[93].mac_i   |mac_119           |   106|
|123   |  \genblk1[94].mac_i   |mac_120           |   109|
|124   |  \genblk1[95].mac_i   |mac_121           |    77|
|125   |  \genblk1[96].mac_i   |mac_122           |   102|
|126   |  \genblk1[97].mac_i   |mac_123           |    77|
|127   |  \genblk1[98].mac_i   |mac_124           |    76|
|128   |  \genblk1[99].mac_i   |mac_125           |    53|
|129   |  \genblk1[9].mac_i    |mac_126           |   102|
|130   |  u_2                  |wrapper_rom_fire4 |  6271|
|131   |    u1                 |rom_fire4_expand3 |  6271|
|132   |  u_3                  |wrapper_rom_fire5 | 12357|
|133   |    u1                 |rom_fire5_expand3 |  2986|
+------+-----------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:19:53 ; elapsed = 00:20:38 . Memory (MB): peak = 2812.316 ; gain = 1415.320 ; free physical = 2601 ; free virtual = 5581
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:19:33 ; elapsed = 00:20:18 . Memory (MB): peak = 2812.316 ; gain = 892.094 ; free physical = 2667 ; free virtual = 5646
Synthesis Optimization Complete : Time (s): cpu = 00:19:53 ; elapsed = 00:20:39 . Memory (MB): peak = 2812.324 ; gain = 1415.320 ; free physical = 2667 ; free virtual = 5646
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7602 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/temp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2812.324 ; gain = 0.000 ; free physical = 2603 ; free virtual = 5583
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
309 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:20:06 ; elapsed = 00:20:50 . Memory (MB): peak = 2812.324 ; gain = 1423.320 ; free physical = 2705 ; free virtual = 5684
# report_utilization -file utiliziation.rpt
# report_utilization -hierarchical -file hierarchical_utilization.rpt
# report_timing -file post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2957.805 ; gain = 145.480 ; free physical = 2191 ; free virtual = 5170
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
# puts "Found setup timing violations => running physical optimization"
# report_timing -file slack.rpt
# #phys_opt_design -directive AggressiveExplore
# }
# write_checkpoint -force post_synth.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2957.805 ; gain = 0.000 ; free physical = 2191 ; free virtual = 5171
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2989.820 ; gain = 0.000 ; free physical = 2159 ; free virtual = 5160
INFO: [Common 17-1381] The checkpoint '/home/gsaied/Desktop/old_rtl/fire4_5_expand3/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2989.820 ; gain = 32.016 ; free physical = 2176 ; free virtual = 5163
# place_design -no_fanout_opt -directive ExtraTimingOpt
Command: place_design -no_fanout_opt -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2991.367 ; gain = 0.000 ; free physical = 2172 ; free virtual = 5159
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5e71e31a

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2991.367 ; gain = 0.000 ; free physical = 2172 ; free virtual = 5159
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2991.367 ; gain = 0.000 ; free physical = 2218 ; free virtual = 5204

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c1be7f39

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2991.367 ; gain = 0.000 ; free physical = 2175 ; free virtual = 5162

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b6d3edac

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3010.383 ; gain = 19.016 ; free physical = 2121 ; free virtual = 5108

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b6d3edac

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3010.383 ; gain = 19.016 ; free physical = 2121 ; free virtual = 5108
Phase 1 Placer Initialization | Checksum: 1b6d3edac

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3010.383 ; gain = 19.016 ; free physical = 2121 ; free virtual = 5108

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18136e797

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 3010.383 ; gain = 19.016 ; free physical = 2093 ; free virtual = 5080
Phase 2 Global Placement | Checksum: 18c9ba119

Time (s): cpu = 00:04:42 ; elapsed = 00:02:32 . Memory (MB): peak = 3010.383 ; gain = 19.016 ; free physical = 2049 ; free virtual = 5034

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18c9ba119

Time (s): cpu = 00:04:43 ; elapsed = 00:02:33 . Memory (MB): peak = 3010.383 ; gain = 19.016 ; free physical = 2040 ; free virtual = 5035

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bfd1c10a

Time (s): cpu = 00:05:01 ; elapsed = 00:02:48 . Memory (MB): peak = 3010.383 ; gain = 19.016 ; free physical = 2038 ; free virtual = 5028

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1538ba6f6

Time (s): cpu = 00:05:02 ; elapsed = 00:02:49 . Memory (MB): peak = 3010.383 ; gain = 19.016 ; free physical = 2037 ; free virtual = 5027

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a32da282

Time (s): cpu = 00:05:02 ; elapsed = 00:02:49 . Memory (MB): peak = 3010.383 ; gain = 19.016 ; free physical = 2037 ; free virtual = 5027

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1a5d2af87

Time (s): cpu = 00:06:20 ; elapsed = 00:04:04 . Memory (MB): peak = 3010.383 ; gain = 19.016 ; free physical = 2040 ; free virtual = 5026

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2225e7cc0

Time (s): cpu = 00:06:31 ; elapsed = 00:04:14 . Memory (MB): peak = 3010.383 ; gain = 19.016 ; free physical = 2010 ; free virtual = 4996

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2814e4046

Time (s): cpu = 00:06:33 ; elapsed = 00:04:16 . Memory (MB): peak = 3010.383 ; gain = 19.016 ; free physical = 2008 ; free virtual = 4998

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 22fe444d2

Time (s): cpu = 00:06:33 ; elapsed = 00:04:16 . Memory (MB): peak = 3010.383 ; gain = 19.016 ; free physical = 2008 ; free virtual = 4998

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 108d1d2a8

Time (s): cpu = 00:08:02 ; elapsed = 00:05:42 . Memory (MB): peak = 3010.383 ; gain = 19.016 ; free physical = 2011 ; free virtual = 4997
Phase 3 Detail Placement | Checksum: 108d1d2a8

Time (s): cpu = 00:08:03 ; elapsed = 00:05:43 . Memory (MB): peak = 3010.383 ; gain = 19.016 ; free physical = 2007 ; free virtual = 4997

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1be3bd575

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1be3bd575

Time (s): cpu = 00:08:24 ; elapsed = 00:05:56 . Memory (MB): peak = 3011.387 ; gain = 20.020 ; free physical = 2001 ; free virtual = 4991
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.157. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 221752138

Time (s): cpu = 00:11:25 ; elapsed = 00:08:53 . Memory (MB): peak = 3011.387 ; gain = 20.020 ; free physical = 1992 ; free virtual = 4982
Phase 4.1 Post Commit Optimization | Checksum: 221752138

Time (s): cpu = 00:11:25 ; elapsed = 00:08:54 . Memory (MB): peak = 3011.387 ; gain = 20.020 ; free physical = 1992 ; free virtual = 4982
Post Placement Optimization Initialization | Checksum: 1d86d4677
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.157. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1898558da

Time (s): cpu = 00:13:53 ; elapsed = 00:11:07 . Memory (MB): peak = 3035.059 ; gain = 43.691 ; free physical = 2015 ; free virtual = 5005

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1898558da

Time (s): cpu = 00:13:53 ; elapsed = 00:11:07 . Memory (MB): peak = 3035.059 ; gain = 43.691 ; free physical = 2015 ; free virtual = 5005

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3035.059 ; gain = 0.000 ; free physical = 2015 ; free virtual = 5005
Phase 4.4 Final Placement Cleanup | Checksum: 145272421

Time (s): cpu = 00:13:54 ; elapsed = 00:11:07 . Memory (MB): peak = 3035.059 ; gain = 43.691 ; free physical = 2015 ; free virtual = 5005
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 145272421

Time (s): cpu = 00:13:54 ; elapsed = 00:11:08 . Memory (MB): peak = 3035.059 ; gain = 43.691 ; free physical = 2015 ; free virtual = 5005
Ending Placer Task | Checksum: 125ece0b4

Time (s): cpu = 00:13:54 ; elapsed = 00:11:08 . Memory (MB): peak = 3035.059 ; gain = 43.691 ; free physical = 2099 ; free virtual = 5089
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:14:00 ; elapsed = 00:11:11 . Memory (MB): peak = 3035.059 ; gain = 45.238 ; free physical = 2099 ; free virtual = 5089
report_timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Mar 13 23:21:43 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : fire4_5_expand_3
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.157ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            genblk1[79].mac_i/mul_out_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.535ns (14.002%)  route 3.286ns (85.998%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.483 - 3.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4323, unset)         0.508     0.508    clk
    SLICE_X53Y62         FDRE                                         r  weight_rom_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  weight_rom_address_reg[1]/Q
                         net (fo=15880, estimated)    1.768     2.492    genblk1[79].mac_i/Q[1]
    SLICE_X98Y39         LUT6 (Prop_lut6_I1_O)        0.043     2.535 r  genblk1[79].mac_i/g0_b5__75/O
                         net (fo=1, routed)           0.000     2.535    u_2/u1/p_0_out_inferred__78/mul_out_reg_i_28_0
    SLICE_X98Y39         MUXF7 (Prop_muxf7_I0_O)      0.112     2.647 r  u_2/u1/p_0_out_inferred__78/mul_out_reg_i_64/O
                         net (fo=1, routed)           0.000     2.647    u_2/u1/p_0_out_inferred__78/mul_out_reg_i_64_n_0
    SLICE_X98Y39         MUXF8 (Prop_muxf8_I0_O)      0.044     2.691 r  u_2/u1/p_0_out_inferred__78/mul_out_reg_i_28/O
                         net (fo=1, estimated)        0.930     3.621    u_2/u1/rom1_wire[79]_55[5]
    SLICE_X124Y24        LUT5 (Prop_lut5_I1_O)        0.120     3.741 r  u_2/u1/mul_out_reg_i_8__111/O
                         net (fo=1, estimated)        0.588     4.329    genblk1[79].mac_i/B[5]
    DSP48_X7Y9           DSP48E1                                      r  genblk1[79].mac_i/mul_out_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=4323, unset)         0.483     3.483    genblk1[79].mac_i/clk
    DSP48_X7Y9           DSP48E1                                      r  genblk1[79].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     3.483    
                         clock uncertainty           -0.035     3.447    
    DSP48_X7Y9           DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.275     3.172    genblk1[79].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          3.172    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                 -1.157    




report_timing: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3035.059 ; gain = 0.000 ; free physical = 2062 ; free virtual = 5053
phys_opt_design -directive AggressiveExplore
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 2062 ; free virtual = 5052

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.157 | TNS=-2064.197 |
Phase 1 Physical Synthesis Initialization | Checksum: 13f951688

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 2034 ; free virtual = 5025
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.157 | TNS=-2064.197 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 18 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[1]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[5]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[6]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[0]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[4]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[2]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[3]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net genblk1[60].mac_i/I549. Replicated 4 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[7]_rep__8_n_0. Replicated 8 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[7]_rep__17_n_0. Replicated 9 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[7]_rep__19_n_0. Replicated 10 times.
INFO: [Physopt 32-81] Processed net clr_pulse_reg_rep_n_0. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[7]_rep__14_n_0. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[7]_rep__21_n_0. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[8]_rep__5_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[8]_rep__14_n_0. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[8]_rep__16_n_0. Replicated 8 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[8]_rep__13_n_0. Replicated 10 times.
INFO: [Physopt 32-232] Optimized 18 nets. Created 161 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 18 nets or cells. Created 161 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.122 | TNS=-1111.624 |
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 2029 ; free virtual = 5019
Phase 2 Fanout Optimization | Checksum: ac34e0a0

Time (s): cpu = 00:16:53 ; elapsed = 00:08:43 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 2029 ; free virtual = 5019

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[0].  Did not re-place instance weight_rom_address_reg[0]
INFO: [Physopt 32-662] Processed net genblk1[68].mac_i/weight_rom_address_reg[0]_35.  Did not re-place instance genblk1[68].mac_i/g3_b0__65
INFO: [Physopt 32-663] Processed net u_2/u1/fire4_expand_3_en_21[0].  Re-placed instance u_2/u1/mul_out_reg_i_13__24
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[68][0].  Did not re-place instance u_2/u1/mul_out_reg_i_38__43
INFO: [Physopt 32-662] Processed net genblk1[68].mac_i/weight_rom_address_reg[0]_23.  Did not re-place instance genblk1[68].mac_i/g2_b0__65
INFO: [Physopt 32-663] Processed net u_2/u1/fire4_expand_3_en_36[3].  Re-placed instance u_2/u1/mul_out_reg_i_10__48
INFO: [Physopt 32-662] Processed net u_3/g2_b3__61_n_0.  Did not re-place instance u_3/g2_b3__61
INFO: [Physopt 32-662] Processed net u_3/kernels_5[64][3].  Did not re-place instance u_3/mul_out_reg_i_33__42
INFO: [Physopt 32-662] Processed net genblk1[67].mac_i/weight_rom_address_reg[0]_11.  Did not re-place instance genblk1[67].mac_i/g1_b0__64
INFO: [Physopt 32-663] Processed net u_2/u1/fire4_expand_3_en_24[0].  Re-placed instance u_2/u1/mul_out_reg_i_13__28
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[67][0].  Did not re-place instance u_2/u1/mul_out_reg_i_38__42
INFO: [Physopt 32-662] Processed net u_3/g3_b3__61_n_0.  Did not re-place instance u_3/g3_b3__61
INFO: [Physopt 32-662] Processed net genblk1[58].mac_i/weight_rom_address_reg[0]_4.  Did not re-place instance genblk1[58].mac_i/g0_b5__55
INFO: [Physopt 32-663] Processed net u_2/u1/weight_rom_address_reg[8]_rep__8[5].  Re-placed instance u_2/u1/mul_out_reg_i_8__105
INFO: [Physopt 32-663] Processed net weight_rom_address_reg__0[1].  Re-placed instance weight_rom_address_reg[1]
INFO: [Physopt 32-663] Processed net u_3/g2_b15__89_n_0.  Re-placed instance u_3/g2_b15__89
INFO: [Physopt 32-662] Processed net u_3/u1/rom1_wire[93]_73[0].  Did not re-place instance u_3/u1/p_0_out_inferred__92/mul_out_reg_i_16
INFO: [Physopt 32-663] Processed net u_3/weight_rom_address_reg[8]_rep__14[0].  Re-placed instance u_3/mul_out_reg_i_2__67
INFO: [Physopt 32-662] Processed net genblk1[67].mac_i/weight_rom_address_reg[0].  Did not re-place instance genblk1[67].mac_i/g0_b0__64
INFO: [Physopt 32-663] Processed net weight_rom_address_reg__0[2].  Re-placed instance weight_rom_address_reg[2]
INFO: [Physopt 32-663] Processed net u_3/weight_rom_address_reg[8]_rep__9_0[1].  Re-placed instance u_3/mul_out_reg_i_1__60
INFO: [Physopt 32-663] Processed net u_3/g2_b15__65_n_0.  Re-placed instance u_3/g2_b15__65
INFO: [Physopt 32-662] Processed net u_3/u1/rom1_wire[68]_53[1].  Did not re-place instance u_3/u1/p_0_out_inferred__67/mul_out_reg_i_14
INFO: [Physopt 32-662] Processed net genblk1[58].mac_i/weight_rom_address_reg[0]_17.  Did not re-place instance genblk1[58].mac_i/g1_b5__55
INFO: [Physopt 32-663] Processed net u_2/u1/fire4_expand_3_en_37[12].  Re-placed instance u_2/u1/mul_out_reg_i_1__3
INFO: [Physopt 32-662] Processed net genblk1[125].mac_i/weight_rom_address_reg[0]_44.  Did not re-place instance genblk1[125].mac_i/g3_b9__117
INFO: [Physopt 32-663] Processed net u_2/u1/fire4_expand_3_en_3[9].  Re-placed instance u_2/u1/mul_out_reg_i_4__0
INFO: [Physopt 32-663] Processed net u_2/u1/kernels_4[125][9].  Re-placed instance u_2/u1/mul_out_reg_i_20__65
INFO: [Physopt 32-662] Processed net u_3/g3_b15__60_n_0.  Did not re-place instance u_3/g3_b15__60
INFO: [Physopt 32-663] Processed net u_3/kernels_5[63][12].  Re-placed instance u_3/mul_out_reg_i_15__10
INFO: [Physopt 32-663] Processed net genblk1[67].mac_i/out[7].  Re-placed instance genblk1[67].mac_i/g0_b7__187
INFO: [Physopt 32-662] Processed net u_2/u1/fire4_expand_3_en_24[7].  Did not re-place instance u_2/u1/mul_out_reg_i_6__30
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[67][7].  Did not re-place instance u_2/u1/mul_out_reg_i_24__48
INFO: [Physopt 32-663] Processed net u_2/u1/weight_rom_address_reg[8]_rep__14[3].  Re-placed instance u_2/u1/mul_out_reg_i_10__117
INFO: [Physopt 32-663] Processed net u_3/g0_b3__186_n_0.  Re-placed instance u_3/g0_b3__186
INFO: [Physopt 32-662] Processed net u_3/g1_b3__89_n_0.  Did not re-place instance u_3/g1_b3__89
INFO: [Physopt 32-663] Processed net u_3/kernels_5[93][3].  Re-placed instance u_3/mul_out_reg_i_33__65
INFO: [Physopt 32-662] Processed net genblk1[125].mac_i/weight_rom_address_reg[0]_32.  Did not re-place instance genblk1[125].mac_i/g2_b9__117
INFO: [Physopt 32-662] Processed net u_3/g2_b15__60_n_0.  Did not re-place instance u_3/g2_b15__60
INFO: [Physopt 32-662] Processed net genblk1[62].mac_i/weight_rom_address_reg[0]_42.  Did not re-place instance genblk1[62].mac_i/g3_b6__59
INFO: [Physopt 32-663] Processed net u_2/u1/fire4_expand_3_en_38[6].  Re-placed instance u_2/u1/mul_out_reg_i_9__51
INFO: [Physopt 32-663] Processed net u_2/u1/kernels_4[62][6].  Re-placed instance u_2/u1/mul_out_reg_i_29__94
INFO: [Physopt 32-663] Processed net u_2/u1/weight_rom_address_reg[8]_rep__14[7].  Re-placed instance u_2/u1/mul_out_reg_i_6__117
INFO: [Physopt 32-662] Processed net u_3/g0_b3__89_n_0.  Did not re-place instance u_3/g0_b3__89
INFO: [Physopt 32-662] Processed net u_3/g3_b7__89_n_0.  Did not re-place instance u_3/g3_b7__89
INFO: [Physopt 32-662] Processed net u_3/kernels_5[93][7].  Did not re-place instance u_3/mul_out_reg_i_25__65
INFO: [Physopt 32-662] Processed net genblk1[62].mac_i/weight_rom_address_reg[0]_30.  Did not re-place instance genblk1[62].mac_i/g2_b6__59
INFO: [Physopt 32-662] Processed net u_3/g2_b7__89_n_0.  Did not re-place instance u_3/g2_b7__89
INFO: [Physopt 32-663] Processed net u_2/u1/weight_rom_address_reg[8]_rep__7_0[12].  Re-placed instance u_2/u1/mul_out_reg_i_1__90
INFO: [Physopt 32-662] Processed net u_3/weight_rom_address_reg[8]_rep__13[1].  Did not re-place instance u_3/mul_out_reg_i_1__69
INFO: [Physopt 32-662] Processed net u_3/g3_b15__53_n_0.  Did not re-place instance u_3/g3_b15__53
INFO: [Physopt 32-663] Processed net u_3/g3_b15__85_n_0.  Re-placed instance u_3/g3_b15__85
INFO: [Physopt 32-663] Processed net u_3/kernels_5[56][12].  Re-placed instance u_3/mul_out_reg_i_15__9
INFO: [Physopt 32-662] Processed net u_3/u1/rom1_wire[89]_69[1].  Did not re-place instance u_3/u1/p_0_out_inferred__88/mul_out_reg_i_14
INFO: [Physopt 32-662] Processed net genblk1[60].mac_i/weight_rom_address_reg[0]_15.  Did not re-place instance genblk1[60].mac_i/g1_b4__57
INFO: [Physopt 32-662] Processed net u_2/u1/fire4_expand_3_en_42[4].  Did not re-place instance u_2/u1/mul_out_reg_i_9__56
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[60][4].  Did not re-place instance u_2/u1/mul_out_reg_i_30__43
INFO: [Physopt 32-662] Processed net genblk1[60].mac_i/weight_rom_address_reg[0]_3.  Did not re-place instance genblk1[60].mac_i/g0_b4__57
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[55][15].  Did not re-place instance u_2/u1/mul_out_reg_i_15__21
INFO: [Physopt 32-662] Processed net genblk1[55].mac_i/weight_rom_address_reg[0]_46.  Did not re-place instance genblk1[55].mac_i/g3_b15__52
INFO: [Physopt 32-663] Processed net u_2/u1/fire4_expand_3_en_20[12].  Re-placed instance u_2/u1/mul_out_reg_i_2__1
INFO: [Physopt 32-662] Processed net u_3/g2_b15__53_n_0.  Did not re-place instance u_3/g2_b15__53
INFO: [Physopt 32-662] Processed net genblk1[55].mac_i/weight_rom_address_reg[0]_34.  Did not re-place instance genblk1[55].mac_i/g2_b15__52
INFO: [Physopt 32-662] Processed net u_2/u1/fire4_expand_3_en_36[6].  Did not re-place instance u_2/u1/mul_out_reg_i_7__48
INFO: [Physopt 32-662] Processed net u_3/g1_b6__61_n_0.  Did not re-place instance u_3/g1_b6__61
INFO: [Physopt 32-662] Processed net u_3/kernels_5[64][6].  Did not re-place instance u_3/mul_out_reg_i_27__42
INFO: [Physopt 32-662] Processed net u_3/g3_b15__52_n_0.  Did not re-place instance u_3/g3_b15__52
INFO: [Physopt 32-662] Processed net u_3/kernels_5[55][12].  Did not re-place instance u_3/mul_out_reg_i_17__2
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[0]_repN_6.  Did not re-place instance weight_rom_address_reg[0]_replica_6
INFO: [Physopt 32-663] Processed net genblk1[111].mac_i/kernels_5[111][4].  Re-placed instance genblk1[111].mac_i/mul_out_reg_i_28__29
INFO: [Physopt 32-663] Processed net u_2/u1/weight_rom_address_reg[8]_rep__11_1[4].  Re-placed instance u_2/u1/mul_out_reg_i_8__120
INFO: [Physopt 32-662] Processed net u_3/g0_b6__61_n_0.  Did not re-place instance u_3/g0_b6__61
INFO: [Physopt 32-663] Processed net u_3/weight_rom_address_reg[0]_3[4].  Re-placed instance u_3/g0_b4__233
INFO: [Physopt 32-662] Processed net genblk1[64].mac_i/weight_rom_address_reg[0]_31.  Did not re-place instance genblk1[64].mac_i/g2_b6__61
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[64][6].  Did not re-place instance u_2/u1/mul_out_reg_i_26__46
INFO: [Physopt 32-662] Processed net u_3/g2_b15__52_n_0.  Did not re-place instance u_3/g2_b15__52
INFO: [Physopt 32-662] Processed net genblk1[64].mac_i/weight_rom_address_reg[0]_43.  Did not re-place instance genblk1[64].mac_i/g3_b6__61
INFO: [Physopt 32-662] Processed net genblk1[68].mac_i/weight_rom_address_reg[0]_21.  Did not re-place instance genblk1[68].mac_i/g1_b10__61
INFO: [Physopt 32-662] Processed net u_2/u1/fire4_expand_3_en_21[10].  Did not re-place instance u_2/u1/mul_out_reg_i_3__19
INFO: [Physopt 32-663] Processed net u_2/u1/kernels_4[68][10].  Re-placed instance u_2/u1/mul_out_reg_i_18__19
INFO: [Physopt 32-662] Processed net genblk1[68].mac_i/weight_rom_address_reg[0]_9.  Did not re-place instance genblk1[68].mac_i/g0_b10__59
INFO: [Physopt 32-663] Processed net genblk1[55].mac_i/out[9].  Re-placed instance genblk1[55].mac_i/g0_b9__175
INFO: [Physopt 32-662] Processed net u_2/u1/fire4_expand_3_en_20[9].  Did not re-place instance u_2/u1/mul_out_reg_i_5__24
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[55][9].  Did not re-place instance u_2/u1/mul_out_reg_i_21__89
INFO: [Physopt 32-663] Processed net u_2/u1/weight_rom_address_reg[8]_rep__9[5].  Re-placed instance u_2/u1/mul_out_reg_i_8__44
INFO: [Physopt 32-662] Processed net u_3/g2_b5__62_n_0.  Did not re-place instance u_3/g2_b5__62
INFO: [Physopt 32-663] Processed net u_3/kernels_5[65][5].  Re-placed instance u_3/mul_out_reg_i_29__43
INFO: [Physopt 32-663] Processed net u_2/u1/weight_rom_address_reg[8]_rep__9[0].  Re-placed instance u_2/u1/mul_out_reg_i_13__41
INFO: [Physopt 32-663] Processed net u_3/g0_b0__187_n_0.  Re-placed instance u_3/g0_b0__187
INFO: [Physopt 32-662] Processed net u_3/kernels_5[65][0].  Did not re-place instance u_3/mul_out_reg_i_39__43
INFO: [Physopt 32-663] Processed net u_2/u1/weight_rom_address_reg[8]_rep__10_1[3].  Re-placed instance u_2/u1/mul_out_reg_i_11__109
INFO: [Physopt 32-662] Processed net u_3/g1_b3__71_n_0.  Did not re-place instance u_3/g1_b3__71
INFO: [Physopt 32-663] Processed net u_3/g3_b11__43_n_0.  Re-placed instance u_3/g3_b11__43
INFO: [Physopt 32-663] Processed net u_3/kernels_5[74][3].  Re-placed instance u_3/mul_out_reg_i_35__49
INFO: [Physopt 32-662] Processed net genblk1[55].mac_i/weight_rom_address_reg[0]_22.  Did not re-place instance genblk1[55].mac_i/g1_b15__52
INFO: [Physopt 32-662] Processed net u_3/g0_b3__71_n_0.  Did not re-place instance u_3/g0_b3__71
INFO: [Physopt 32-662] Processed net u_3/g3_b5__62_n_0.  Did not re-place instance u_3/g3_b5__62
INFO: [Physopt 32-662] Processed net genblk1[55].mac_i/weight_rom_address_reg[0]_10.  Did not re-place instance genblk1[55].mac_i/g0_b15__52
INFO: [Physopt 32-663] Processed net genblk1[64].mac_i/out[7].  Re-placed instance genblk1[64].mac_i/g0_b7__184
INFO: [Physopt 32-663] Processed net u_2/u1/fire4_expand_3_en_36[7].  Re-placed instance u_2/u1/mul_out_reg_i_6__48
INFO: [Physopt 32-663] Processed net u_2/u1/kernels_4[64][7].  Re-placed instance u_2/u1/mul_out_reg_i_24__46
INFO: [Physopt 32-662] Processed net u_3/g2_b5__55_n_0.  Did not re-place instance u_3/g2_b5__55
INFO: [Physopt 32-663] Processed net u_3/kernels_5[58][5].  Re-placed instance u_3/mul_out_reg_i_29__37
INFO: [Physopt 32-663] Processed net u_2/u1/fire4_expand_3_en_36[10].  Re-placed instance u_2/u1/mul_out_reg_i_3__30
INFO: [Physopt 32-663] Processed net u_3/g0_b10__169_n_0.  Re-placed instance u_3/g0_b10__169
INFO: [Physopt 32-663] Processed net u_3/kernels_5[64][10].  Re-placed instance u_3/mul_out_reg_i_19__25
INFO: [Physopt 32-663] Processed net genblk1[64].mac_i/out[3].  Re-placed instance genblk1[64].mac_i/g0_b3__184
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[64][3].  Did not re-place instance u_2/u1/mul_out_reg_i_32__46
INFO: [Physopt 32-663] Processed net u_2/u1/weight_rom_address_reg[8]_rep__18_1[3].  Re-placed instance u_2/u1/mul_out_reg_i_11__125
INFO: [Physopt 32-662] Processed net u_3/g2_b3__115_n_0.  Did not re-place instance u_3/g2_b3__115
INFO: [Physopt 32-662] Processed net u_3/g3_b4__57_n_0.  Did not re-place instance u_3/g3_b4__57
INFO: [Physopt 32-662] Processed net u_3/kernels_5[121][3].  Did not re-place instance u_3/mul_out_reg_i_34__32
INFO: [Physopt 32-662] Processed net u_3/kernels_5[60][4].  Did not re-place instance u_3/mul_out_reg_i_31__39
INFO: [Physopt 32-662] Processed net u_3/g1_b5__55_n_0.  Did not re-place instance u_3/g1_b5__55
INFO: [Physopt 32-662] Processed net u_3/g2_b4__57_n_0.  Did not re-place instance u_3/g2_b4__57
INFO: [Physopt 32-663] Processed net genblk1[62].mac_i/weight_rom_address_reg[0]_47.  Re-placed instance genblk1[62].mac_i/g3_b15__59
INFO: [Physopt 32-663] Processed net u_2/u1/rom1_wire[62]_7[0].  Re-placed instance u_2/u1/p_0_out_inferred__61/mul_out_reg_i_19
INFO: [Physopt 32-662] Processed net u_3/g3_b5__55_n_0.  Did not re-place instance u_3/g3_b5__55
INFO: [Physopt 32-662] Processed net u_3/weight_rom_address_reg[8]_rep__8_4[0].  Did not re-place instance u_3/mul_out_reg_i_4__118
INFO: [Physopt 32-663] Processed net u_2/u1/B[0].  Re-placed instance u_2/u1/mul_out_reg_i_13__56
INFO: [Physopt 32-662] Processed net u_3/g1_b10__60_n_0.  Did not re-place instance u_3/g1_b10__60
INFO: [Physopt 32-662] Processed net u_3/g3_b0_n_0.  Did not re-place instance u_3/g3_b0
INFO: [Physopt 32-663] Processed net u_3/kernels_5[0][0].  Re-placed instance u_3/mul_out_reg_i_39
INFO: [Physopt 32-662] Processed net u_3/g0_b5__55_n_0.  Did not re-place instance u_3/g0_b5__55
INFO: [Physopt 32-662] Processed net u_3/g3_b3__115_n_0.  Did not re-place instance u_3/g3_b3__115
INFO: [Physopt 32-662] Processed net u_3/g0_b10__57_n_0.  Did not re-place instance u_3/g0_b10__57
INFO: [Physopt 32-663] Processed net u_2/u1/weight_rom_address_reg[8]_rep__7_0[11].  Re-placed instance u_2/u1/mul_out_reg_i_2__85
INFO: [Physopt 32-662] Processed net u_3/g2_b0_n_0.  Did not re-place instance u_3/g2_b0
INFO: [Physopt 32-663] Processed net u_3/kernels_5[56][11].  Re-placed instance u_3/mul_out_reg_i_17__3
INFO: [Physopt 32-663] Processed net u_2/u1/weight_rom_address_reg[8]_rep__6[6].  Re-placed instance u_2/u1/mul_out_reg_i_8__102
INFO: [Physopt 32-662] Processed net u_3/g3_b6__46_n_0.  Did not re-place instance u_3/g3_b6__46
INFO: [Physopt 32-662] Processed net u_3/kernels_5[49][6].  Did not re-place instance u_3/mul_out_reg_i_29__29
INFO: [Physopt 32-663] Processed net weight_rom_address_reg__0[1]_repN_5.  Re-placed instance weight_rom_address_reg[1]_replica_5
INFO: [Physopt 32-663] Processed net u_2/u1/B[1].  Re-placed instance u_2/u1/mul_out_reg_i_12__57
INFO: [Physopt 32-662] Processed net u_3/kernels_5[0][1].  Did not re-place instance u_3/mul_out_reg_i_37
INFO: [Physopt 32-663] Processed net u_3/p_0_out[1].  Re-placed instance u_3/g0_b1__122
INFO: [Physopt 32-662] Processed net u_3/g2_b6__46_n_0.  Did not re-place instance u_3/g2_b6__46
INFO: [Physopt 32-662] Processed net genblk1[64].mac_i/weight_rom_address_reg[0]_5.  Did not re-place instance genblk1[64].mac_i/g0_b6__61
INFO: [Physopt 32-662] Processed net genblk1[67].mac_i/weight_rom_address_reg[0]_43.  Did not re-place instance genblk1[67].mac_i/g3_b7__64
INFO: [Physopt 32-663] Processed net weight_rom_address_reg__0[5]_repN_3.  Re-placed instance weight_rom_address_reg[5]_replica_3
INFO: [Physopt 32-662] Processed net genblk1[55].mac_i/weight_rom_address_reg[0]_43.  Did not re-place instance genblk1[55].mac_i/g3_b8__52
INFO: [Physopt 32-662] Processed net genblk1[67].mac_i/weight_rom_address_reg[0]_30.  Did not re-place instance genblk1[67].mac_i/g2_b7__64
INFO: [Physopt 32-663] Processed net u_2/u1/fire4_expand_3_en_20[8].  Re-placed instance u_2/u1/mul_out_reg_i_6__24
INFO: [Physopt 32-663] Processed net u_2/u1/fire4_expand_3_en_9[9].  Re-placed instance u_2/u1/mul_out_reg_i_4__9
INFO: [Physopt 32-663] Processed net u_2/u1/kernels_4[55][8].  Re-placed instance u_2/u1/mul_out_reg_i_23__93
INFO: [Physopt 32-662] Processed net u_3/g3_b9__68_n_0.  Did not re-place instance u_3/g3_b9__68
INFO: [Physopt 32-662] Processed net u_3/kernels_5[71][9].  Did not re-place instance u_3/mul_out_reg_i_21__42
INFO: [Physopt 32-662] Processed net u_3/g1_b6__46_n_0.  Did not re-place instance u_3/g1_b6__46
INFO: [Physopt 32-662] Processed net genblk1[64].mac_i/weight_rom_address_reg[0]_18.  Did not re-place instance genblk1[64].mac_i/g1_b6__61
INFO: [Physopt 32-662] Processed net u_3/g2_b9__68_n_0.  Did not re-place instance u_3/g2_b9__68
INFO: [Physopt 32-662] Processed net u_3/g0_b6__46_n_0.  Did not re-place instance u_3/g0_b6__46
INFO: [Physopt 32-662] Processed net genblk1[55].mac_i/weight_rom_address_reg[0]_31.  Did not re-place instance genblk1[55].mac_i/g2_b8__52
INFO: [Physopt 32-663] Processed net genblk1[58].mac_i/out[4].  Re-placed instance genblk1[58].mac_i/g0_b4__178
INFO: [Physopt 32-663] Processed net u_2/u1/weight_rom_address_reg[8]_rep__8[4].  Re-placed instance u_2/u1/mul_out_reg_i_9__105
INFO: [Physopt 32-663] Processed net weight_rom_address_reg__0[2]_repN_3.  Re-placed instance weight_rom_address_reg[2]_replica_3
INFO: [Physopt 32-662] Processed net u_2/u1/fire4_expand_3_en_36[0].  Did not re-place instance u_2/u1/mul_out_reg_i_13__45
INFO: [Physopt 32-662] Processed net u_3/g3_b0__61_n_0.  Did not re-place instance u_3/g3_b0__61
INFO: [Physopt 32-662] Processed net u_3/kernels_5[64][0].  Did not re-place instance u_3/mul_out_reg_i_39__42
INFO: [Physopt 32-663] Processed net u_2/u1/fire4_expand_3_en_29[1].  Re-placed instance u_2/u1/mul_out_reg_i_12__38
INFO: [Physopt 32-662] Processed net u_3/g2_b1__78_n_0.  Did not re-place instance u_3/g2_b1__78
INFO: [Physopt 32-663] Processed net u_3/kernels_5[82][1].  Re-placed instance u_3/mul_out_reg_i_37__55
INFO: [Physopt 32-662] Processed net genblk1[68].mac_i/weight_rom_address_reg[0]_42.  Did not re-place instance genblk1[68].mac_i/g3_b7__65
INFO: [Physopt 32-663] Processed net u_2/u1/fire4_expand_3_en_21[7].  Re-placed instance u_2/u1/mul_out_reg_i_6__26
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[68][7].  Did not re-place instance u_2/u1/mul_out_reg_i_24__49
INFO: [Physopt 32-662] Processed net genblk1[62].mac_i/weight_rom_address_reg[0]_5.  Did not re-place instance genblk1[62].mac_i/g0_b6__59
INFO: [Physopt 32-662] Processed net u_3/g1_b15__52_n_0.  Did not re-place instance u_3/g1_b15__52
INFO: [Physopt 32-662] Processed net u_3/g2_b0__61_n_0.  Did not re-place instance u_3/g2_b0__61
INFO: [Physopt 32-662] Processed net u_3/g3_b1__78_n_0.  Did not re-place instance u_3/g3_b1__78
INFO: [Physopt 32-662] Processed net genblk1[68].mac_i/weight_rom_address_reg[0]_30.  Did not re-place instance genblk1[68].mac_i/g2_b7__65
INFO: [Physopt 32-663] Processed net u_2/u1/weight_rom_address_reg[8]_1[5].  Re-placed instance u_2/u1/mul_out_reg_i_9__60
INFO: [Physopt 32-663] Processed net u_3/g1_b11__44_n_0.  Re-placed instance u_3/g1_b11__44
INFO: [Physopt 32-662] Processed net u_3/g3_b5__2_n_0.  Did not re-place instance u_3/g3_b5__2
INFO: [Physopt 32-663] Processed net u_3/kernels_5[3][5].  Re-placed instance u_3/mul_out_reg_i_30__0
INFO: [Physopt 32-663] Processed net weight_rom_address_reg__0[4].  Re-placed instance weight_rom_address_reg[4]
INFO: [Physopt 32-662] Processed net u_3/g0_b15__52_n_0.  Did not re-place instance u_3/g0_b15__52
INFO: [Physopt 32-663] Processed net genblk1[62].mac_i/out[6].  Re-placed instance genblk1[62].mac_i/g0_b6__182
INFO: [Physopt 32-662] Processed net genblk1[62].mac_i/weight_rom_address_reg[0]_18.  Did not re-place instance genblk1[62].mac_i/g1_b6__59
INFO: [Physopt 32-662] Processed net u_3/g3_b7__64_n_0.  Did not re-place instance u_3/g3_b7__64
INFO: [Physopt 32-662] Processed net u_3/kernels_5[67][7].  Did not re-place instance u_3/mul_out_reg_i_25__44
INFO: [Physopt 32-662] Processed net genblk1[56].mac_i/weight_rom_address_reg[0]_48.  Did not re-place instance genblk1[56].mac_i/g3_b15__53
INFO: [Physopt 32-663] Processed net u_2/u1/rom1_wire[56]_47[15].  Re-placed instance u_2/u1/p_0_out_inferred__55/mul_out_reg_i_14
INFO: [Physopt 32-663] Processed net u_2/u1/weight_rom_address_reg[8]_rep__16[10].  Re-placed instance u_2/u1/mul_out_reg_i_4__104
INFO: [Physopt 32-662] Processed net u_3/g1_b10__101_n_0.  Did not re-place instance u_3/g1_b10__101
INFO: [Physopt 32-663] Processed net u_3/kernels_5[107][10].  Re-placed instance u_3/mul_out_reg_i_21__72
INFO: [Physopt 32-663] Processed net u_3/weight_rom_address_reg[8]_rep__14[1].  Re-placed instance u_3/mul_out_reg_i_1__70
INFO: [Physopt 32-662] Processed net u_3/weight_rom_address_reg[8]_rep__17_0[1].  Did not re-place instance u_3/mul_out_reg_i_1__79
INFO: [Physopt 32-663] Processed net genblk1[93].mac_i/weight_rom_address_reg[0]_47.  Re-placed instance genblk1[93].mac_i/g3_b15__89
INFO: [Physopt 32-663] Processed net u_3/g2_b15__109_n_0.  Re-placed instance u_3/g2_b15__109
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__18_1[1].  Did not re-place instance u_2/u1/p_0_out_inferred__92/mul_out_reg_i_15
INFO: [Physopt 32-662] Processed net u_3/u1/rom1_wire[115]_91[1].  Did not re-place instance u_3/u1/p_0_out_inferred__114/mul_out_reg_i_14
INFO: [Physopt 32-662] Processed net u_2/u1/fire4_expand_3_en_20[13].  Did not re-place instance u_2/u1/mul_out_reg_i_1__1
INFO: [Physopt 32-663] Processed net genblk1[64].mac_i/out[6].  Re-placed instance genblk1[64].mac_i/g0_b6__184
INFO: [Physopt 32-662] Processed net u_3/g2_b5__2_n_0.  Did not re-place instance u_3/g2_b5__2
INFO: [Physopt 32-663] Processed net weight_rom_address_reg__0[3]_repN_2.  Re-placed instance weight_rom_address_reg[3]_replica_2
INFO: [Physopt 32-662] Processed net u_3/g0_b10__99_n_0.  Did not re-place instance u_3/g0_b10__99
INFO: [Physopt 32-662] Processed net u_3/g1_b15__60_n_0.  Did not re-place instance u_3/g1_b15__60
INFO: [Physopt 32-662] Processed net u_3/g2_b7__64_n_0.  Did not re-place instance u_3/g2_b7__64
INFO: [Physopt 32-662] Processed net u_3/g3_b6__61_n_0.  Did not re-place instance u_3/g3_b6__61
INFO: [Physopt 32-663] Processed net u_3/weight_rom_address_reg[8]_rep__8_4[3].  Re-placed instance u_3/mul_out_reg_i_1__94
INFO: [Physopt 32-662] Processed net u_3/mul_out_reg_i_17__4_n_0.  Did not re-place instance u_3/mul_out_reg_i_17__4
INFO: [Physopt 32-663] Processed net u_3/g2_b15__59_n_0.  Re-placed instance u_3/g2_b15__59
INFO: [Physopt 32-662] Processed net u_3/kernels_5[55][13].  Did not re-place instance u_3/mul_out_reg_i_16__4
INFO: [Physopt 32-662] Processed net u_3/g3_b10__57_n_0.  Did not re-place instance u_3/g3_b10__57
INFO: [Physopt 32-663] Processed net u_2/u1/weight_rom_address_reg[8]_rep__11[8].  Re-placed instance u_2/u1/mul_out_reg_i_5__111
INFO: [Physopt 32-662] Processed net u_3/g1_b8__75_n_0.  Did not re-place instance u_3/g1_b8__75
INFO: [Physopt 32-662] Processed net u_3/kernels_5[79][8].  Did not re-place instance u_3/mul_out_reg_i_23__52
INFO: [Physopt 32-662] Processed net u_3/g1_b4__57_n_0.  Did not re-place instance u_3/g1_b4__57
INFO: [Physopt 32-662] Processed net u_3/g0_b15__60_n_0.  Did not re-place instance u_3/g0_b15__60
INFO: [Physopt 32-662] Processed net u_3/g2_b10__59_n_0.  Did not re-place instance u_3/g2_b10__59
INFO: [Physopt 32-662] Processed net u_3/g2_b6__61_n_0.  Did not re-place instance u_3/g2_b6__61
INFO: [Physopt 32-663] Processed net u_2/u1/fire4_expand_3_en_29[10].  Re-placed instance u_2/u1/mul_out_reg_i_3__26
INFO: [Physopt 32-662] Processed net u_3/g0_b4__57_n_0.  Did not re-place instance u_3/g0_b4__57
INFO: [Physopt 32-662] Processed net u_3/g0_b8__75_n_0.  Did not re-place instance u_3/g0_b8__75
INFO: [Physopt 32-662] Processed net u_3/g3_b10__74_n_0.  Did not re-place instance u_3/g3_b10__74
INFO: [Physopt 32-662] Processed net u_3/g3_b8__75_n_0.  Did not re-place instance u_3/g3_b8__75
INFO: [Physopt 32-663] Processed net u_3/kernels_5[82][10].  Re-placed instance u_3/mul_out_reg_i_19__36
INFO: [Physopt 32-663] Processed net u_2/u1/fire4_expand_3_en_3[1].  Re-placed instance u_2/u1/mul_out_reg_i_12__2
INFO: [Physopt 32-662] Processed net u_3/g3_b1__119_n_0.  Did not re-place instance u_3/g3_b1__119
INFO: [Physopt 32-662] Processed net u_3/kernels_5[125][1].  Did not re-place instance u_3/mul_out_reg_i_37__88
INFO: [Physopt 32-663] Processed net genblk1[60].mac_i/out[4].  Re-placed instance genblk1[60].mac_i/g0_b4__180
INFO: [Physopt 32-662] Processed net genblk1[58].mac_i/weight_rom_address_reg[0]_44.  Did not re-place instance genblk1[58].mac_i/g3_b7__55
INFO: [Physopt 32-663] Processed net u_2/u1/weight_rom_address_reg[8]_rep__8[7].  Re-placed instance u_2/u1/mul_out_reg_i_6__105
INFO: [Physopt 32-662] Processed net u_3/g2_b10__76_n_0.  Did not re-place instance u_3/g2_b10__76
INFO: [Physopt 32-662] Processed net u_3/g2_b8__75_n_0.  Did not re-place instance u_3/g2_b8__75
INFO: [Physopt 32-662] Processed net genblk1[58].mac_i/weight_rom_address_reg[0]_31.  Did not re-place instance genblk1[58].mac_i/g2_b7__55
INFO: [Physopt 32-662] Processed net genblk1[55].mac_i/weight_rom_address_reg[0]_45.  Did not re-place instance genblk1[55].mac_i/g3_b10__51
INFO: [Physopt 32-662] Processed net u_2/u1/fire4_expand_3_en_20[10].  Did not re-place instance u_2/u1/mul_out_reg_i_4__20
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[55][10].  Did not re-place instance u_2/u1/mul_out_reg_i_19__65
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[8]_rep__8[3].  Did not re-place instance u_2/u1/mul_out_reg_i_10__105
INFO: [Physopt 32-662] Processed net u_3/g0_b3__55_n_0.  Did not re-place instance u_3/g0_b3__55
INFO: [Physopt 32-662] Processed net u_3/kernels_5[58][3].  Did not re-place instance u_3/mul_out_reg_i_33__37
INFO: [Physopt 32-662] Processed net genblk1[55].mac_i/weight_rom_address_reg[0]_33.  Did not re-place instance genblk1[55].mac_i/g2_b10__48
INFO: [Physopt 32-662] Processed net u_3/g1_b3__55_n_0.  Did not re-place instance u_3/g1_b3__55
INFO: [Physopt 32-662] Processed net u_3/weight_rom_address_reg[8]_rep__9[1].  Did not re-place instance u_3/mul_out_reg_i_1__59
INFO: [Physopt 32-662] Processed net genblk1[64].mac_i/weight_rom_address_reg[0]_48.  Did not re-place instance genblk1[64].mac_i/g3_b15__61
INFO: [Physopt 32-663] Processed net genblk1[67].mac_i/out[9].  Re-placed instance genblk1[67].mac_i/g0_b9__187
INFO: [Physopt 32-663] Processed net u_2/u1/fire4_expand_3_en_24[9].  Re-placed instance u_2/u1/mul_out_reg_i_4__25
INFO: [Physopt 32-663] Processed net u_2/u1/kernels_4[67][9].  Re-placed instance u_2/u1/mul_out_reg_i_20__39
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__12_0[1].  Did not re-place instance u_2/u1/mul_out_reg_i_15__23
INFO: [Physopt 32-663] Processed net u_2/u1/weight_rom_address_reg[8]_rep__0_0[7].  Re-placed instance u_2/u1/mul_out_reg_i_6__71
INFO: [Physopt 32-662] Processed net u_3/g3_b7__12_n_0.  Did not re-place instance u_3/g3_b7__12
INFO: [Physopt 32-662] Processed net u_3/kernels_5[13][7].  Did not re-place instance u_3/mul_out_reg_i_24__3
INFO: [Physopt 32-663] Processed net genblk1[63].mac_i/out[11].  Re-placed instance genblk1[63].mac_i/g0_b15__183
INFO: [Physopt 32-662] Processed net genblk1[64].mac_i/weight_rom_address_reg[0]_36.  Did not re-place instance genblk1[64].mac_i/g2_b15__61
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[63][15].  Did not re-place instance u_2/u1/mul_out_reg_i_14__21
INFO: [Physopt 32-662] Processed net u_3/g2_b7__12_n_0.  Did not re-place instance u_3/g2_b7__12
INFO: [Physopt 32-662] Processed net u_3/g2_b10__50_n_0.  Did not re-place instance u_3/g2_b10__50
INFO: [Physopt 32-663] Processed net u_3/kernels_5[55][10].  Re-placed instance u_3/mul_out_reg_i_20__15
INFO: [Physopt 32-663] Processed net u_3/g1_b15__85_n_0.  Re-placed instance u_3/g1_b15__85
INFO: [Physopt 32-663] Processed net u_3/weight_rom_address_reg[8]_rep__8_4[2].  Re-placed instance u_3/mul_out_reg_i_2__89
INFO: [Physopt 32-661] Optimized 95 nets.  Re-placed 95 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 95 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 95 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.105 | TNS=-1087.595 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 2027 ; free virtual = 5017
Phase 3 Placement Based Optimization | Checksum: 11ff3a4f9

Time (s): cpu = 00:20:11 ; elapsed = 00:10:06 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 2027 ; free virtual = 5017

Phase 4 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[67][0].  Did not re-place instance u_2/u1/mul_out_reg_i_38__42/O
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[60][4].  Did not re-place instance u_2/u1/mul_out_reg_i_30__43/O
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[64][6].  Did not re-place instance u_2/u1/mul_out_reg_i_26__46/O
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[68][0].  Did not re-place instance u_2/u1/mul_out_reg_i_38__43/O
INFO: [Physopt 32-662] Processed net u_3/kernels_5[58][5].  Did not re-place instance u_3/mul_out_reg_i_29__37/O
INFO: [Physopt 32-662] Processed net u_3/kernels_5[64][0].  Did not re-place instance u_3/mul_out_reg_i_39__42/O
INFO: [Physopt 32-662] Processed net u_3/kernels_5[64][3].  Did not re-place instance u_3/mul_out_reg_i_33__42/O
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[55][15].  Did not re-place instance u_2/u1/mul_out_reg_i_15__21/O
INFO: [Physopt 32-663] Processed net u_3/kernels_5[56][12].  Re-placed instance u_3/mul_out_reg_i_15__9/O
INFO: [Physopt 32-662] Processed net u_3/kernels_5[64][6].  Did not re-place instance u_3/mul_out_reg_i_27__42/O
INFO: [Physopt 32-662] Processed net u_3/kernels_5[55][13].  Did not re-place instance u_3/mul_out_reg_i_16__4/O
INFO: [Physopt 32-662] Processed net u_3/kernels_5[60][4].  Did not re-place instance u_3/mul_out_reg_i_31__39/O
INFO: [Physopt 32-663] Processed net u_2/u1/kernels_4[68][7].  Re-placed instance u_2/u1/mul_out_reg_i_24__49/O
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[55][10].  Did not re-place instance u_2/u1/mul_out_reg_i_19__65/O
INFO: [Physopt 32-663] Processed net u_3/kernels_5[58][3].  Re-placed instance u_3/mul_out_reg_i_33__37/O
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[68][10].  Did not re-place instance u_2/u1/mul_out_reg_i_18__19/O
INFO: [Physopt 32-663] Processed net genblk1[58].mac_i/out[5].  Re-placed instance genblk1[58].mac_i/g0_b5__178/O
INFO: [Physopt 32-662] Processed net u_3/kernels_5[121][3].  Did not re-place instance u_3/mul_out_reg_i_34__32/O
INFO: [Physopt 32-663] Processed net u_3/kernels_5[64][10].  Re-placed instance u_3/mul_out_reg_i_19__25/O
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net u_2/u1/rom1_wire[62]_7[1].  Did not re-place instance u_2/u1/p_0_out_inferred__61/mul_out_reg_i_16/O
INFO: [Physopt 32-662] Processed net genblk1[62].mac_i/weight_rom_address_reg[0]_23.  Did not re-place instance genblk1[62].mac_i/g1_b15__59/O
INFO: [Physopt 32-662] Processed net genblk1[62].mac_i/weight_rom_address_reg[0]_47.  Did not re-place instance genblk1[62].mac_i/g3_b15__59/O
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[64][3].  Did not re-place instance u_2/u1/mul_out_reg_i_32__46/O
INFO: [Physopt 32-662] Processed net u_3/kernels_5[55][10].  Did not re-place instance u_3/mul_out_reg_i_20__15/O
INFO: [Physopt 32-662] Processed net u_3/kernels_5[93][7].  Did not re-place instance u_3/mul_out_reg_i_25__65/O
INFO: [Physopt 32-662] Processed net u_3/g3_b15__1_n_0.  Did not re-place instance u_3/g3_b15__1/O
INFO: [Physopt 32-662] Processed net genblk1[62].mac_i/weight_rom_address_reg[0]_35.  Did not re-place instance genblk1[62].mac_i/g2_b15__59/O
INFO: [Physopt 32-662] Processed net u_3/kernels_5[63][12].  Did not re-place instance u_3/mul_out_reg_i_15__10/O
INFO: [Physopt 32-662] Processed net u_3/kernels_5[64][1].  Did not re-place instance u_3/mul_out_reg_i_37__42/O
INFO: [Physopt 32-662] Processed net u_3/g0_b10__191_n_0.  Did not re-place instance u_3/g0_b10__191/O
INFO: [Physopt 32-662] Processed net u_3/g0_b15__218_n_0.  Did not re-place instance u_3/g0_b15__218/O
INFO: [Physopt 32-662] Processed net genblk1[125].mac_i/out[9].  Did not re-place instance genblk1[125].mac_i/g0_b9__244/O
INFO: [Physopt 32-662] Processed net u_2/u1/rom1_wire[62]_7[0].  Did not re-place instance u_2/u1/p_0_out_inferred__61/mul_out_reg_i_19/O
INFO: [Physopt 32-662] Processed net u_3/kernels_5[55][11].  Did not re-place instance u_3/mul_out_reg_i_18__6/O
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[63][15].  Did not re-place instance u_2/u1/mul_out_reg_i_14__21/O
INFO: [Physopt 32-661] Optimized 26 nets.  Re-placed 52 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 26 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 52 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.105 | TNS=-1080.111 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1934 ; free virtual = 4929
Phase 4 MultiInst Placement Optimization | Checksum: 1130b58fe

Time (s): cpu = 00:21:46 ; elapsed = 00:10:43 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1939 ; free virtual = 4929

Phase 5 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1939 ; free virtual = 4929
Phase 5 Rewire | Checksum: 1130b58fe

Time (s): cpu = 00:21:46 ; elapsed = 00:10:44 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1938 ; free virtual = 4928

Phase 6 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 28 candidate nets for critical-cell optimization.
INFO: [Physopt 32-601] Processed net genblk1[62].mac_i/weight_rom_address_reg[0]_23. Net driver genblk1[62].mac_i/g1_b15__59 was replaced.
INFO: [Physopt 32-572] Net genblk1[62].mac_i/weight_rom_address_reg[0]_47 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_2/u1/fire4_expand_3_en_20[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_2/u1/kernels_4[55][15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_2/u1/weight_rom_address_reg[8]_rep__7_0[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net genblk1[62].mac_i/weight_rom_address_reg[0]_35. Net driver genblk1[62].mac_i/g2_b15__59 was replaced.
INFO: [Physopt 32-572] Net u_3/weight_rom_address_reg[8]_rep__8_4[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_2/u1/rom1_wire[62]_7[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_2/u1/fire4_expand_3_en_37[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_3/g0_b15__59_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net u_3/weight_rom_address_reg[8]_rep__9[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_3/g1_b15__59_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net u_3/mul_out_reg_i_17__4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_3/weight_rom_address_reg[8]_rep__19[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net genblk1[125].mac_i/weight_rom_address_reg[0]_34. Net driver genblk1[125].mac_i/g2_b15__117 was replaced.
INFO: [Physopt 32-81] Processed net genblk1[64].mac_i/out[11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_3/g3_b15__1_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net u_3/weight_rom_address_reg[8]_rep__17_0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_3/g2_b15__109_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_2/u1/weight_rom_address_reg[8]_rep_4[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net u_3/weight_rom_address_reg[8]_rep__15_1[1]. Net driver u_3/mul_out_reg_i_1__74 was replaced.
INFO: [Physopt 32-601] Processed net u_2/u1/weight_rom_address_reg[8]_rep__19_0[12]. Net driver u_2/u1/mul_out_reg_i_1__126 was replaced.
INFO: [Physopt 32-572] Net u_3/weight_rom_address_reg[8]_rep__14[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net u_3/weight_rom_address_reg[8]_rep__9_1[1]. Net driver u_3/mul_out_reg_i_1__95 was replaced.
INFO: [Physopt 32-81] Processed net u_3/g0_b15__187_n_0. Replicated 1 times.
INFO: [Physopt 32-601] Processed net u_3/weight_rom_address_reg[8]_rep__13[1]. Net driver u_3/mul_out_reg_i_1__69 was replaced.
INFO: [Physopt 32-81] Processed net u_3/g2_b15__119_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net genblk1[67].mac_i/weight_rom_address_reg[0]_47. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 14 nets. Created 7 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 14 nets or cells. Created 7 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.105 | TNS=-1070.512 |
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1626 ; free virtual = 4616
Phase 6 Critical Cell Optimization | Checksum: 1c5b581a1

Time (s): cpu = 00:23:11 ; elapsed = 00:11:33 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1626 ; free virtual = 4616

Phase 7 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 27 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[0]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[1]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[0]_repN_6. Replicated 9 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[1]_repN_5. Replicated 9 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[5]_repN_3. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[2]_repN_3. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[0]_repN_5. Replicated 9 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[3]_repN_2. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[6]_repN_2. Replicated 9 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[1]_repN. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[2]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[3]_repN_6. Replicated 9 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[6]_repN_1. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[4]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[4]_repN. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[4]_repN_5. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[1]_repN_6. Replicated 8 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[3]_repN. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[2]_repN_4. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[5]_repN_4. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[3]_repN_1. Replicated 9 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[1]_repN_1. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[1]_repN_7. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[2]_repN_1. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[7]_rep__7_n_0. Replicated 8 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[5]_repN_6. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[8]_rep__10_n_0. Replicated 10 times.
INFO: [Physopt 32-232] Optimized 27 nets. Created 260 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 27 nets or cells. Created 260 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.904 | TNS=-625.819 |
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1640 ; free virtual = 4630
Phase 7 Fanout Optimization | Checksum: 884b4e44

Time (s): cpu = 00:31:47 ; elapsed = 00:16:03 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1640 ; free virtual = 4630

Phase 8 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net genblk1[62].mac_i/weight_rom_address_reg[0]_47.  Did not re-place instance genblk1[62].mac_i/g3_b15__59
INFO: [Physopt 32-662] Processed net u_3/weight_rom_address_reg[8]_rep__13_1[0].  Did not re-place instance u_3/mul_out_reg_i_2__102
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[0]_repN_19.  Did not re-place instance weight_rom_address_reg[0]_replica_19
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[8]_rep__18_1[3].  Did not re-place instance u_2/u1/mul_out_reg_i_11__125
INFO: [Physopt 32-662] Processed net u_3/g2_b3__115_n_0.  Did not re-place instance u_3/g2_b3__115
INFO: [Physopt 32-662] Processed net u_3/kernels_5[121][3].  Did not re-place instance u_3/mul_out_reg_i_34__32
INFO: [Physopt 32-662] Processed net u_3/g3_b3__115_n_0.  Did not re-place instance u_3/g3_b3__115
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[8]_1[1].  Did not re-place instance u_2/u1/mul_out_reg_i_13__59
INFO: [Physopt 32-662] Processed net u_3/g2_b1__2_n_0.  Did not re-place instance u_3/g2_b1__2
INFO: [Physopt 32-662] Processed net u_3/g3_b1__2_n_0.  Did not re-place instance u_3/g3_b1__2
INFO: [Physopt 32-662] Processed net u_3/g3_b4__2_n_0.  Did not re-place instance u_3/g3_b4__2
INFO: [Physopt 32-662] Processed net u_3/kernels_5[3][4].  Did not re-place instance u_3/mul_out_reg_i_32__0
INFO: [Physopt 32-662] Processed net u_3/g2_b4__2_n_0.  Did not re-place instance u_3/g2_b4__2
INFO: [Physopt 32-662] Processed net u_3/weight_rom_address_reg[8]_rep__8_4[3].  Did not re-place instance u_3/mul_out_reg_i_1__94
INFO: [Physopt 32-662] Processed net u_2/u1/rom1_wire[62]_7[1].  Did not re-place instance u_2/u1/p_0_out_inferred__61/mul_out_reg_i_16
INFO: [Physopt 32-662] Processed net genblk1[82].mac_i/weight_rom_address_reg[0]_42.  Did not re-place instance genblk1[82].mac_i/g3_b6__78
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[82][6].  Did not re-place instance u_2/u1/mul_out_reg_i_26__55
INFO: [Physopt 32-662] Processed net u_3/g0_b8__68_n_0.  Did not re-place instance u_3/g0_b8__68
INFO: [Physopt 32-662] Processed net u_3/kernels_5[71][8].  Did not re-place instance u_3/mul_out_reg_i_23__47
INFO: [Physopt 32-662] Processed net genblk1[82].mac_i/weight_rom_address_reg[0]_29.  Did not re-place instance genblk1[82].mac_i/g2_b6__78
INFO: [Physopt 32-662] Processed net u_3/g3_b4__97_n_0.  Did not re-place instance u_3/g3_b4__97
INFO: [Physopt 32-662] Processed net u_3/kernels_5[101][4].  Did not re-place instance u_3/mul_out_reg_i_31__72
INFO: [Physopt 32-662] Processed net u_3/g3_b10__74_n_0.  Did not re-place instance u_3/g3_b10__74
INFO: [Physopt 32-662] Processed net u_3/g1_b8__68_n_0.  Did not re-place instance u_3/g1_b8__68
INFO: [Physopt 32-662] Processed net u_3/g2_b4__97_n_0.  Did not re-place instance u_3/g2_b4__97
INFO: [Physopt 32-662] Processed net u_3/g2_b10__76_n_0.  Did not re-place instance u_3/g2_b10__76
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[8]_rep__6[5].  Did not re-place instance u_2/u1/mul_out_reg_i_9__102
INFO: [Physopt 32-662] Processed net u_3/g1_b5__46_n_0.  Did not re-place instance u_3/g1_b5__46
INFO: [Physopt 32-662] Processed net u_2/u1/fire4_expand_3_en_20[9].  Did not re-place instance u_2/u1/mul_out_reg_i_5__24
INFO: [Physopt 32-662] Processed net u_3/g1_b9__52_n_0.  Did not re-place instance u_3/g1_b9__52
INFO: [Physopt 32-662] Processed net u_3/g0_b5__46_n_0.  Did not re-place instance u_3/g0_b5__46
INFO: [Physopt 32-662] Processed net u_3/g0_b9__52_n_0.  Did not re-place instance u_3/g0_b9__52
INFO: [Physopt 32-662] Processed net u_3/mul_out_reg_i_17__4_n_0.  Did not re-place instance u_3/mul_out_reg_i_17__4
INFO: [Physopt 32-662] Processed net u_3/u1/weight_rom_address_reg[6]_1365.  Did not re-place instance u_3/u1/p_0_out_inferred__61/mul_out_reg_i_43
INFO: [Physopt 32-662] Processed net u_3/weight_rom_address_reg[8]_rep__8_4[2].  Did not re-place instance u_3/mul_out_reg_i_2__89
INFO: [Physopt 32-662] Processed net u_3/rom1_wire[62]_1[12].  Did not re-place instance u_3/mul_out_reg_i_18__43
INFO: [Physopt 32-662] Processed net u_3/weight_rom_address_reg[8]_rep__8_4[1].  Did not re-place instance u_3/mul_out_reg_i_3__110
INFO: [Physopt 32-662] Processed net genblk1[71].mac_i/weight_rom_address_reg[0]_6.  Did not re-place instance genblk1[71].mac_i/g0_b7__68
INFO: [Physopt 32-662] Processed net u_2/u1/fire4_expand_3_en_9[7].  Did not re-place instance u_2/u1/mul_out_reg_i_6__12
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[71][7].  Did not re-place instance u_2/u1/mul_out_reg_i_24__51
INFO: [Physopt 32-662] Processed net genblk1[71].mac_i/weight_rom_address_reg[0]_18.  Did not re-place instance genblk1[71].mac_i/g1_b7__68
INFO: [Physopt 32-662] Processed net genblk1[91].mac_i/weight_rom_address_reg[0]_37.  Did not re-place instance genblk1[91].mac_i/g3_b2__87
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[91][2].  Did not re-place instance u_2/u1/mul_out_reg_i_34__60
INFO: [Physopt 32-662] Processed net genblk1[91].mac_i/weight_rom_address_reg[0]_25.  Did not re-place instance genblk1[91].mac_i/g2_b2__87
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[8]_rep__10_1[3].  Did not re-place instance u_2/u1/mul_out_reg_i_11__109
INFO: [Physopt 32-662] Processed net u_3/g1_b3__71_n_0.  Did not re-place instance u_3/g1_b3__71
INFO: [Physopt 32-662] Processed net u_3/kernels_5[74][3].  Did not re-place instance u_3/mul_out_reg_i_35__49
INFO: [Physopt 32-662] Processed net u_3/g1_b4__97_n_0.  Did not re-place instance u_3/g1_b4__97
INFO: [Physopt 32-662] Processed net u_3/g0_b4__97_n_0.  Did not re-place instance u_3/g0_b4__97
INFO: [Physopt 32-662] Processed net u_3/g2_b3__94_n_0.  Did not re-place instance u_3/g2_b3__94
INFO: [Physopt 32-662] Processed net u_3/g0_b3__71_n_0.  Did not re-place instance u_3/g0_b3__71
INFO: [Physopt 32-662] Processed net u_3/g3_b3__94_n_0.  Did not re-place instance u_3/g3_b3__94
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[3]_repN_21.  Did not re-place instance weight_rom_address_reg[3]_replica_21
INFO: [Physopt 32-662] Processed net u_3/g3_b10__14_n_0.  Did not re-place instance u_3/g3_b10__14
INFO: [Physopt 32-662] Processed net u_3/kernels_5[115][10].  Did not re-place instance u_3/mul_out_reg_i_19__56
INFO: [Physopt 32-662] Processed net u_3/g2_b10__14_n_0.  Did not re-place instance u_3/g2_b10__14
INFO: [Physopt 32-662] Processed net genblk1[98].mac_i/weight_rom_address_reg[0]_45.  Did not re-place instance genblk1[98].mac_i/g3_b7__94
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[98][7].  Did not re-place instance u_2/u1/mul_out_reg_i_24__65
INFO: [Physopt 32-662] Processed net genblk1[98].mac_i/weight_rom_address_reg[0]_32.  Did not re-place instance genblk1[98].mac_i/g2_b7__94
INFO: [Physopt 32-662] Processed net u_3/kernels_5[101][9].  Did not re-place instance u_3/mul_out_reg_i_21__67
INFO: [Physopt 32-662] Processed net u_3/u1/rom1_wire[67]_52[1].  Did not re-place instance u_3/u1/p_0_out_inferred__66/mul_out_reg_i_15
INFO: [Physopt 32-662] Processed net u_3/g2_b1__78_n_0.  Did not re-place instance u_3/g2_b1__78
INFO: [Physopt 32-662] Processed net u_3/kernels_5[82][1].  Did not re-place instance u_3/mul_out_reg_i_37__55
INFO: [Physopt 32-662] Processed net u_3/g3_b10__59_n_0.  Did not re-place instance u_3/g3_b10__59
INFO: [Physopt 32-662] Processed net u_3/g2_b10__61_n_0.  Did not re-place instance u_3/g2_b10__61
INFO: [Physopt 32-662] Processed net u_3/g2_b9__91_n_0.  Did not re-place instance u_3/g2_b9__91
INFO: [Physopt 32-662] Processed net genblk1[98].mac_i/weight_rom_address_reg[0]_41.  Did not re-place instance genblk1[98].mac_i/g3_b3__94
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[8]_rep__9[5].  Did not re-place instance u_2/u1/mul_out_reg_i_8__44
INFO: [Physopt 32-662] Processed net u_3/g2_b5__62_n_0.  Did not re-place instance u_3/g2_b5__62
INFO: [Physopt 32-662] Processed net u_3/g3_b1__78_n_0.  Did not re-place instance u_3/g3_b1__78
INFO: [Physopt 32-662] Processed net u_3/kernels_5[65][5].  Did not re-place instance u_3/mul_out_reg_i_29__43
INFO: [Physopt 32-662] Processed net genblk1[98].mac_i/weight_rom_address_reg[0]_28.  Did not re-place instance genblk1[98].mac_i/g2_b3__94
INFO: [Physopt 32-662] Processed net u_3/g3_b9__91_n_0.  Did not re-place instance u_3/g3_b9__91
INFO: [Physopt 32-662] Processed net u_3/g1_b0__40_n_0.  Did not re-place instance u_3/g1_b0__40
INFO: [Physopt 32-662] Processed net u_3/g3_b6__13_n_0.  Did not re-place instance u_3/g3_b6__13
INFO: [Physopt 32-662] Processed net u_3/kernels_5[43][0].  Did not re-place instance u_3/mul_out_reg_i_39__25
INFO: [Physopt 32-662] Processed net u_3/g3_b5__62_n_0.  Did not re-place instance u_3/g3_b5__62
INFO: [Physopt 32-662] Processed net u_3/g1_b5__97_n_0.  Did not re-place instance u_3/g1_b5__97
INFO: [Physopt 32-662] Processed net u_3/g0_b5__97_n_0.  Did not re-place instance u_3/g0_b5__97
INFO: [Physopt 32-662] Processed net u_3/g2_b6__13_n_0.  Did not re-place instance u_3/g2_b6__13
INFO: [Physopt 32-662] Processed net u_3/g0_b0__40_n_0.  Did not re-place instance u_3/g0_b0__40
INFO: [Physopt 32-662] Processed net u_3/g1_b10__62_n_0.  Did not re-place instance u_3/g1_b10__62
INFO: [Physopt 32-662] Processed net u_3/g2_b6__10_n_0.  Did not re-place instance u_3/g2_b6__10
INFO: [Physopt 32-662] Processed net u_3/kernels_5[11][6].  Did not re-place instance u_3/mul_out_reg_i_24__2
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[8]_1[5].  Did not re-place instance u_2/u1/mul_out_reg_i_9__60
INFO: [Physopt 32-662] Processed net u_3/g3_b6__10_n_0.  Did not re-place instance u_3/g3_b6__10
INFO: [Physopt 32-662] Processed net u_3/kernels_5[3][5].  Did not re-place instance u_3/mul_out_reg_i_30__0
INFO: [Physopt 32-662] Processed net u_3/g1_b0__97_n_0.  Did not re-place instance u_3/g1_b0__97
INFO: [Physopt 32-662] Processed net u_3/kernels_5[101][0].  Did not re-place instance u_3/mul_out_reg_i_39__72
INFO: [Physopt 32-662] Processed net u_3/g0_b10__59_n_0.  Did not re-place instance u_3/g0_b10__59
INFO: [Physopt 32-662] Processed net u_3/g2_b8__9_n_0.  Did not re-place instance u_3/g2_b8__9
INFO: [Physopt 32-662] Processed net u_3/kernels_5[10][8].  Did not re-place instance u_3/mul_out_reg_i_23__6
INFO: [Physopt 32-662] Processed net u_3/g3_b8__14_n_0.  Did not re-place instance u_3/g3_b8__14
INFO: [Physopt 32-662] Processed net u_3/g3_b8__9_n_0.  Did not re-place instance u_3/g3_b8__9
INFO: [Physopt 32-662] Processed net u_3/g3_b9__97_n_0.  Did not re-place instance u_3/g3_b9__97
INFO: [Physopt 32-662] Processed net u_3/g2_b9__97_n_0.  Did not re-place instance u_3/g2_b9__97
INFO: [Physopt 32-662] Processed net u_3/g3_b10__93_n_0.  Did not re-place instance u_3/g3_b10__93
INFO: [Physopt 32-662] Processed net u_3/kernels_5[101][10].  Did not re-place instance u_3/mul_out_reg_i_19__48
INFO: [Physopt 32-662] Processed net u_3/g1_b10__15_n_0.  Did not re-place instance u_3/g1_b10__15
INFO: [Physopt 32-662] Processed net u_3/g1_b6__13_n_0.  Did not re-place instance u_3/g1_b6__13
INFO: [Physopt 32-662] Processed net u_3/g2_b8__14_n_0.  Did not re-place instance u_3/g2_b8__14
INFO: [Physopt 32-662] Processed net genblk1[98].mac_i/weight_rom_address_reg[0]_43.  Did not re-place instance genblk1[98].mac_i/g3_b5__94
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[98][5].  Did not re-place instance u_2/u1/mul_out_reg_i_28__65
INFO: [Physopt 32-662] Processed net u_3/g0_b6__13_n_0.  Did not re-place instance u_3/g0_b6__13
INFO: [Physopt 32-662] Processed net genblk1[98].mac_i/weight_rom_address_reg[0]_30.  Did not re-place instance genblk1[98].mac_i/g2_b5__94
INFO: [Physopt 32-662] Processed net u_3/g3_b0__2_n_0.  Did not re-place instance u_3/g3_b0__2
INFO: [Physopt 32-662] Processed net u_3/kernels_5[3][0].  Did not re-place instance u_3/mul_out_reg_i_40__0
INFO: [Physopt 32-662] Processed net u_2/u1/fire4_expand_3_en_9[9].  Did not re-place instance u_2/u1/mul_out_reg_i_4__9
INFO: [Physopt 32-662] Processed net u_3/g0_b10__14_n_0.  Did not re-place instance u_3/g0_b10__14
INFO: [Physopt 32-662] Processed net u_3/g3_b9__68_n_0.  Did not re-place instance u_3/g3_b9__68
INFO: [Physopt 32-662] Processed net u_3/kernels_5[71][9].  Did not re-place instance u_3/mul_out_reg_i_21__42
INFO: [Physopt 32-662] Processed net u_3/g2_b10__95_n_0.  Did not re-place instance u_3/g2_b10__95
INFO: [Physopt 32-662] Processed net u_3/g2_b0__2_n_0.  Did not re-place instance u_3/g2_b0__2
INFO: [Physopt 32-662] Processed net u_3/g2_b9__68_n_0.  Did not re-place instance u_3/g2_b9__68
INFO: [Physopt 32-662] Processed net u_3/g3_b0__40_n_0.  Did not re-place instance u_3/g3_b0__40
INFO: [Physopt 32-662] Processed net genblk1[62].mac_i/weight_rom_address_reg[0]_5.  Did not re-place instance genblk1[62].mac_i/g0_b6__59
INFO: [Physopt 32-662] Processed net u_2/u1/fire4_expand_3_en_38[6].  Did not re-place instance u_2/u1/mul_out_reg_i_9__51
INFO: [Physopt 32-662] Processed net u_3/g2_b0__40_n_0.  Did not re-place instance u_3/g2_b0__40
INFO: [Physopt 32-662] Processed net u_3/g0_b0__97_n_0.  Did not re-place instance u_3/g0_b0__97
INFO: [Physopt 32-662] Processed net genblk1[62].mac_i/weight_rom_address_reg[0]_18.  Did not re-place instance genblk1[62].mac_i/g1_b6__59
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[1]_repN_42.  Did not re-place instance weight_rom_address_reg[1]_replica_42
INFO: [Physopt 32-662] Processed net u_3/g1_b7__94_n_0.  Did not re-place instance u_3/g1_b7__94
INFO: [Physopt 32-662] Processed net u_3/g2_b8__71_n_0.  Did not re-place instance u_3/g2_b8__71
INFO: [Physopt 32-662] Processed net u_3/kernels_5[74][8].  Did not re-place instance u_3/mul_out_reg_i_25__49
INFO: [Physopt 32-662] Processed net u_3/kernels_5[98][7].  Did not re-place instance u_3/mul_out_reg_i_25__69
INFO: [Physopt 32-662] Processed net genblk1[78].mac_i/weight_rom_address_reg[0]_40.  Did not re-place instance genblk1[78].mac_i/g3_b3__74
INFO: [Physopt 32-662] Processed net u_3/g3_b3__39_n_0.  Did not re-place instance u_3/g3_b3__39
INFO: [Physopt 32-662] Processed net u_3/kernels_5[42][3].  Did not re-place instance u_3/mul_out_reg_i_35__24
INFO: [Physopt 32-662] Processed net genblk1[78].mac_i/weight_rom_address_reg[0]_27.  Did not re-place instance genblk1[78].mac_i/g2_b3__74
INFO: [Physopt 32-662] Processed net u_3/g0_b7__94_n_0.  Did not re-place instance u_3/g0_b7__94
INFO: [Physopt 32-662] Processed net u_3/g3_b8__71_n_0.  Did not re-place instance u_3/g3_b8__71
INFO: [Physopt 32-662] Processed net u_3/g2_b3__39_n_0.  Did not re-place instance u_3/g2_b3__39
INFO: [Physopt 32-662] Processed net u_3/kernels_5[96][12].  Did not re-place instance u_3/mul_out_reg_i_16__7
INFO: [Physopt 32-662] Processed net u_3/g1_b5__94_n_0.  Did not re-place instance u_3/g1_b5__94
INFO: [Physopt 32-662] Processed net u_3/kernels_5[98][5].  Did not re-place instance u_3/mul_out_reg_i_29__69
INFO: [Physopt 32-662] Processed net u_3/g0_b5__94_n_0.  Did not re-place instance u_3/g0_b5__94
INFO: [Physopt 32-662] Processed net u_3/g1_b0__2_n_0.  Did not re-place instance u_3/g1_b0__2
INFO: [Physopt 32-662] Processed net u_3/g2_b7__10_n_0.  Did not re-place instance u_3/g2_b7__10
INFO: [Physopt 32-662] Processed net u_3/kernels_5[11][7].  Did not re-place instance u_3/mul_out_reg_i_22__2
INFO: [Physopt 32-662] Processed net u_3/g0_b0__2_n_0.  Did not re-place instance u_3/g0_b0__2
INFO: [Physopt 32-662] Processed net u_3/g3_b8__65_n_0.  Did not re-place instance u_3/g3_b8__65
INFO: [Physopt 32-662] Processed net u_3/g3_b0__97_n_0.  Did not re-place instance u_3/g3_b0__97
INFO: [Physopt 32-662] Processed net u_3/g3_b7__10_n_0.  Did not re-place instance u_3/g3_b7__10
INFO: [Physopt 32-662] Processed net u_3/g2_b8__65_n_0.  Did not re-place instance u_3/g2_b8__65
INFO: [Physopt 32-662] Processed net u_3/g2_b0__97_n_0.  Did not re-place instance u_3/g2_b0__97
INFO: [Physopt 32-662] Processed net u_3/g1_b3__39_n_0.  Did not re-place instance u_3/g1_b3__39
INFO: [Physopt 32-662] Processed net genblk1[71].mac_i/weight_rom_address_reg[0]_35.  Did not re-place instance genblk1[71].mac_i/g3_b0__68
INFO: [Physopt 32-662] Processed net u_2/u1/fire4_expand_3_en_9[0].  Did not re-place instance u_2/u1/mul_out_reg_i_13__10
INFO: [Physopt 32-662] Processed net u_2/u1/rom1_wire[90]_16[0].  Did not re-place instance u_2/u1/p_0_out_inferred__89/mul_out_reg_i_16
INFO: [Physopt 32-662] Processed net u_3/g0_b3__39_n_0.  Did not re-place instance u_3/g0_b3__39
INFO: [Physopt 32-662] Processed net u_3/g3_b1__103_n_0.  Did not re-place instance u_3/g3_b1__103
INFO: [Physopt 32-662] Processed net u_3/kernels_5[11][11].  Did not re-place instance u_3/mul_out_reg_i_14__18
INFO: [Physopt 32-662] Processed net genblk1[71].mac_i/weight_rom_address_reg[0]_23.  Did not re-place instance genblk1[71].mac_i/g2_b0__68
INFO: [Physopt 32-662] Processed net genblk1[90].mac_i/weight_rom_address_reg[0]_13.  Did not re-place instance genblk1[90].mac_i/g1_b1__86
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[90][1].  Did not re-place instance u_2/u1/mul_out_reg_i_36__59
INFO: [Physopt 32-662] Processed net genblk1[90].mac_i/weight_rom_address_reg[0]_0.  Did not re-place instance genblk1[90].mac_i/g0_b1__86
INFO: [Physopt 32-661] Optimized 94 nets.  Re-placed 94 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 94 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 94 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.887 | TNS=-614.336 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1672 ; free virtual = 4663
Phase 8 Placement Based Optimization | Checksum: 14869b93b

Time (s): cpu = 00:34:04 ; elapsed = 00:16:56 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1672 ; free virtual = 4663

Phase 9 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net u_3/kernels_5[121][3].  Did not re-place instance u_3/mul_out_reg_i_34__32/O
INFO: [Physopt 32-662] Processed net u_3/kernels_5[3][1].  Did not re-place instance u_3/mul_out_reg_i_38__0/O
INFO: [Physopt 32-662] Processed net u_2/u1/rom1_wire[62]_7[1].  Did not re-place instance u_2/u1/p_0_out_inferred__61/mul_out_reg_i_16/O
INFO: [Physopt 32-662] Processed net genblk1[62].mac_i/weight_rom_address_reg[0]_47.  Did not re-place instance genblk1[62].mac_i/g3_b15__59/O
INFO: [Physopt 32-662] Processed net u_3/g0_b15__163_n_0.  Did not re-place instance u_3/g0_b15__163/O
INFO: [Physopt 32-662] Processed net u_3/kernels_5[74][3].  Did not re-place instance u_3/mul_out_reg_i_35__49/O
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[97][1].  Did not re-place instance u_2/u1/mul_out_reg_i_36__64/O
INFO: [Physopt 32-662] Processed net u_3/g0_b15__161_n_0.  Did not re-place instance u_3/g0_b15__161/O
INFO: [Physopt 32-662] Processed net u_3/kernels_5[65][5].  Did not re-place instance u_3/mul_out_reg_i_29__43/O
INFO: [Physopt 32-662] Processed net genblk1[67].mac_i/out[8].  Did not re-place instance genblk1[67].mac_i/g0_b8__187/O
INFO: [Physopt 32-662] Processed net u_3/kernels_5[3][4].  Did not re-place instance u_3/mul_out_reg_i_32__0/O
INFO: [Physopt 32-662] Processed net u_3/kernels_5[3][0].  Did not re-place instance u_3/mul_out_reg_i_40__0/O
INFO: [Physopt 32-662] Processed net u_3/kernels_5[82][1].  Did not re-place instance u_3/mul_out_reg_i_37__55/O
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[82][6].  Did not re-place instance u_2/u1/mul_out_reg_i_26__55/O
INFO: [Physopt 32-662] Processed net genblk1[67].mac_i/weight_rom_address_reg[0]_47.  Did not re-place instance genblk1[67].mac_i/g3_b15__64/O
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[3]_repN_21.  Did not re-place instance weight_rom_address_reg[3]_replica_21/Q
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[67][10].  Did not re-place instance u_2/u1/mul_out_reg_i_18__18/O
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[62][6].  Did not re-place instance u_2/u1/mul_out_reg_i_29__94/O
INFO: [Physopt 32-662] Processed net genblk1[67].mac_i/weight_rom_address_reg[0]_47_repN.  Did not re-place instance genblk1[67].mac_i/g3_b15__64_replica/O
INFO: [Physopt 32-662] Processed net u_2/u1/rom1_wire[67]_8[1].  Did not re-place instance u_2/u1/p_0_out_inferred__66/mul_out_reg_i_14/O
INFO: [Physopt 32-662] Processed net u_2/u1/rom1_wire[62]_7[0].  Did not re-place instance u_2/u1/p_0_out_inferred__61/mul_out_reg_i_19/O
INFO: [Physopt 32-662] Processed net u_3/u1/rom1_wire[67]_52[0].  Did not re-place instance u_3/u1/p_0_out_inferred__66/mul_out_reg_i_17/O
INFO: [Physopt 32-662] Processed net u_3/g0_b7__223_n_0.  Did not re-place instance u_3/g0_b7__223/O
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__13_2[1].  Did not re-place instance u_2/u1/mul_out_reg_i_15__24/O
INFO: [Physopt 32-662] Processed net u_3/g0_b15__124_n_0.  Did not re-place instance u_3/g0_b15__124/O
INFO: [Physopt 32-662] Processed net u_3/kernels_5[49][6].  Did not re-place instance u_3/mul_out_reg_i_29__29/O
INFO: [Physopt 32-662] Processed net u_3/g0_b10__208_n_0.  Did not re-place instance u_3/g0_b10__208/O
INFO: [Physopt 32-662] Processed net u_3/kernels_5[115][10].  Did not re-place instance u_3/mul_out_reg_i_19__56/O
INFO: [Physopt 32-661] Optimized 22 nets.  Re-placed 45 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 22 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 45 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.887 | TNS=-612.639 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1920 ; free virtual = 4916
Phase 9 MultiInst Placement Optimization | Checksum: c828b586

Time (s): cpu = 00:35:35 ; elapsed = 00:17:35 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1920 ; free virtual = 4916

Phase 10 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1920 ; free virtual = 4916
Phase 10 Rewire | Checksum: c828b586

Time (s): cpu = 00:35:36 ; elapsed = 00:17:35 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1925 ; free virtual = 4916

Phase 11 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 9 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net u_3/weight_rom_address_reg[8]_rep__8_4[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_2/u1/rom1_wire[62]_7[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net genblk1[62].mac_i/weight_rom_address_reg[0]_47 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net u_3/g0_b15__163_n_0. Net driver u_3/g0_b15__163 was replaced.
INFO: [Physopt 32-601] Processed net u_3/weight_rom_address_reg[8]_rep__4_2[2]. Net driver u_3/mul_out_reg_i_1__48 was replaced.
INFO: [Physopt 32-572] Net u_3/g0_b15__161_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net u_3/weight_rom_address_reg[8]_rep__5_0[1]. Net driver u_3/mul_out_reg_i_1__50 was replaced.
INFO: [Physopt 32-601] Processed net u_3/weight_rom_address_reg[8]_rep__9_3[1]. Net driver u_3/mul_out_reg_i_1__97 was replaced.
INFO: [Physopt 32-572] Net u_3/g1_b15__64_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 4 nets. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.887 | TNS=-603.898 |
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1927 ; free virtual = 4918
Phase 11 Critical Cell Optimization | Checksum: f971f994

Time (s): cpu = 00:35:47 ; elapsed = 00:17:40 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1927 ; free virtual = 4918

Phase 12 Slr Crossing Optimization
Phase 12 Slr Crossing Optimization | Checksum: f971f994

Time (s): cpu = 00:35:47 ; elapsed = 00:17:40 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1927 ; free virtual = 4918

Phase 13 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 69 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[0]_repN_19. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[1]_repN_20. Replicated 9 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[2]_repN_9. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[0]_repN_9. Replicated 7 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[1]_repN_19. Replicated 2 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[4]_repN_20. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[1]_repN_29. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[0]_repN_1. Replicated 8 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[3]_repN_21. Replicated 1 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[6]_repN_15. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[5]_repN_7. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[2]_repN_23. Replicated 4 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[0]_repN_29. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[5]_repN_22. Replicated 4 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[1]_repN_42. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[0]_repN_8. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[2]_repN_42. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[4]_repN_11. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[4]_repN_29. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[3]_repN_8. Replicated 8 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[0]_repN_2. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[3]_repN_14. Replicated 6 times.
INFO: [Physopt 32-81] Processed net weight_rom_address0. Replicated 8 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[0]_repN_30. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[2]_repN_7. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[0]_repN_21. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[4]_repN_13. Replicated 4 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[3]_repN_43. Replicated 9 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[0]_repN_28. Replicated 6 times.
INFO: [Physopt 32-81] Processed net clr_pulse_reg_rep__1_n_0. Replicated 8 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[1]_repN_4. Replicated 9 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[1]_repN_35. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[3]_repN_32. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[7]_rep__20_n_0. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[3]_repN_24. Replicated 7 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[3]_repN_40. Replicated 6 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[7]_rep_n_0. Replicated 8 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[0]_repN_4. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[2]_repN_32. Replicated 9 times.
INFO: [Physopt 32-572] Net weight_rom_address_reg__0[0]_repN_7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[1]_repN_8. Replicated 8 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[5]_repN_33. Replicated 6 times.
INFO: [Physopt 32-81] Processed net weight_rom_address[8]_i_3_n_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[1]_repN_3. Replicated 8 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[2]_repN_26. Replicated 8 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[1]_repN_36. Replicated 8 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[3]_repN_12. Replicated 8 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[2]_repN_33. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[4]_repN_7. Replicated 8 times.
INFO: [Common 17-14] Message 'Physopt 32-81' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-232] Optimized 68 nets. Created 552 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 68 nets or cells. Created 552 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.745 | TNS=-291.628 |
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1926 ; free virtual = 4917
Phase 13 Fanout Optimization | Checksum: 14a480402

Time (s): cpu = 00:44:33 ; elapsed = 00:21:43 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1926 ; free virtual = 4917

Phase 14 Placement Based Optimization
INFO: [Physopt 32-660] Identified 210 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[0]_repN_47.  Did not re-place instance weight_rom_address_reg[0]_replica_47
INFO: [Physopt 32-662] Processed net u_2/u1/rom1_wire[62]_7[1].  Did not re-place instance u_2/u1/p_0_out_inferred__61/mul_out_reg_i_16
INFO: [Physopt 32-662] Processed net genblk1[62].mac_i/weight_rom_address_reg[0]_47.  Did not re-place instance genblk1[62].mac_i/g3_b15__59
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[1]_repN_75.  Did not re-place instance weight_rom_address_reg[1]_replica_75
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[8]_rep__18_1[3].  Did not re-place instance u_2/u1/mul_out_reg_i_11__125
INFO: [Physopt 32-662] Processed net u_3/g3_b3__115_n_0.  Did not re-place instance u_3/g3_b3__115
INFO: [Physopt 32-662] Processed net u_3/kernels_5[121][3].  Did not re-place instance u_3/mul_out_reg_i_34__32
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[1]_repN_67.  Did not re-place instance weight_rom_address_reg[1]_replica_67
INFO: [Physopt 32-662] Processed net u_3/g2_b3__115_n_0.  Did not re-place instance u_3/g2_b3__115
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[0]_repN_37.  Did not re-place instance weight_rom_address_reg[0]_replica_37
INFO: [Physopt 32-662] Processed net u_2/u1/fire4_expand_3_en_29[1].  Did not re-place instance u_2/u1/mul_out_reg_i_12__38
INFO: [Physopt 32-662] Processed net u_3/g2_b1__78_n_0.  Did not re-place instance u_3/g2_b1__78
INFO: [Physopt 32-662] Processed net u_3/kernels_5[82][1].  Did not re-place instance u_3/mul_out_reg_i_37__55
INFO: [Physopt 32-662] Processed net u_3/g3_b1__78_n_0.  Did not re-place instance u_3/g3_b1__78
INFO: [Physopt 32-662] Processed net u_3/weight_rom_address_reg[8]_rep__8_4[2].  Did not re-place instance u_3/mul_out_reg_i_2__89
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[3]_repN_21.  Did not re-place instance weight_rom_address_reg[3]_replica_21
INFO: [Physopt 32-662] Processed net u_2/u1/fire4_expand_3_en_29[10].  Did not re-place instance u_2/u1/mul_out_reg_i_3__26
INFO: [Physopt 32-662] Processed net u_3/g3_b10__74_n_0.  Did not re-place instance u_3/g3_b10__74
INFO: [Physopt 32-662] Processed net u_3/g3_b9__81_n_0.  Did not re-place instance u_3/g3_b9__81
INFO: [Physopt 32-662] Processed net u_3/kernels_5[82][10].  Did not re-place instance u_3/mul_out_reg_i_19__36
INFO: [Physopt 32-662] Processed net u_3/g2_b10__76_n_0.  Did not re-place instance u_3/g2_b10__76
INFO: [Physopt 32-662] Processed net u_3/g2_b9__81_n_0.  Did not re-place instance u_3/g2_b9__81
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[4]_repN_39.  Did not re-place instance weight_rom_address_reg[4]_replica_39
INFO: [Physopt 32-662] Processed net u_3/mul_out_reg_i_17__4_n_0.  Did not re-place instance u_3/mul_out_reg_i_17__4
INFO: [Physopt 32-662] Processed net u_3/u1/weight_rom_address_reg[6]_1365.  Did not re-place instance u_3/u1/p_0_out_inferred__61/mul_out_reg_i_43
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[8]_rep__6[5].  Did not re-place instance u_2/u1/mul_out_reg_i_9__102
INFO: [Physopt 32-662] Processed net u_3/g1_b5__46_n_0.  Did not re-place instance u_3/g1_b5__46
INFO: [Physopt 32-662] Processed net u_3/kernels_5[49][5].  Did not re-place instance u_3/mul_out_reg_i_31__29
INFO: [Physopt 32-662] Processed net u_3/g0_b5__46_n_0.  Did not re-place instance u_3/g0_b5__46
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[1]_repN_66.  Did not re-place instance weight_rom_address_reg[1]_replica_66
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[0]_repN_39.  Did not re-place instance weight_rom_address_reg[0]_replica_39
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[8]_1[1].  Did not re-place instance u_2/u1/mul_out_reg_i_13__59
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[8]_rep__6[6].  Did not re-place instance u_2/u1/mul_out_reg_i_8__102
INFO: [Physopt 32-662] Processed net u_3/g1_b6__46_n_0.  Did not re-place instance u_3/g1_b6__46
INFO: [Physopt 32-662] Processed net u_3/g2_b1__2_n_0.  Did not re-place instance u_3/g2_b1__2
INFO: [Physopt 32-662] Processed net u_3/kernels_5[3][1].  Did not re-place instance u_3/mul_out_reg_i_38__0
INFO: [Physopt 32-662] Processed net u_3/kernels_5[49][6].  Did not re-place instance u_3/mul_out_reg_i_29__29
INFO: [Physopt 32-662] Processed net u_3/g3_b1__2_n_0.  Did not re-place instance u_3/g3_b1__2
INFO: [Physopt 32-662] Processed net u_3/weight_rom_address_reg[8]_rep__8_4[0].  Did not re-place instance u_3/mul_out_reg_i_4__118
INFO: [Physopt 32-662] Processed net u_3/g0_b6__46_n_0.  Did not re-place instance u_3/g0_b6__46
INFO: [Physopt 32-662] Processed net u_2/u1/rom1_wire[62]_7[0].  Did not re-place instance u_2/u1/p_0_out_inferred__61/mul_out_reg_i_19
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[0]_repN_38.  Did not re-place instance weight_rom_address_reg[0]_replica_38
INFO: [Physopt 32-662] Processed net genblk1[91].mac_i/weight_rom_address_reg[0]_37.  Did not re-place instance genblk1[91].mac_i/g3_b2__87
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[91][2].  Did not re-place instance u_2/u1/mul_out_reg_i_34__60
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[8]_rep__13_2[2].  Did not re-place instance u_2/u1/mul_out_reg_i_11__37
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[5]_repN_50.  Did not re-place instance weight_rom_address_reg[5]_replica_50
INFO: [Physopt 32-662] Processed net genblk1[62].mac_i/weight_rom_address_reg[0]_5.  Did not re-place instance genblk1[62].mac_i/g0_b6__59
INFO: [Physopt 32-662] Processed net u_2/u1/fire4_expand_3_en_38[6].  Did not re-place instance u_2/u1/mul_out_reg_i_9__51
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[62][6].  Did not re-place instance u_2/u1/mul_out_reg_i_29__94
INFO: [Physopt 32-662] Processed net genblk1[91].mac_i/weight_rom_address_reg[0]_25.  Did not re-place instance genblk1[91].mac_i/g2_b2__87
INFO: [Physopt 32-662] Processed net genblk1[82].mac_i/weight_rom_address_reg[0]_42.  Did not re-place instance genblk1[82].mac_i/g3_b6__78
INFO: [Physopt 32-662] Processed net u_2/u1/fire4_expand_3_en_29[6].  Did not re-place instance u_2/u1/mul_out_reg_i_7__38
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[82][6].  Did not re-place instance u_2/u1/mul_out_reg_i_26__55
INFO: [Physopt 32-662] Processed net genblk1[82].mac_i/weight_rom_address_reg[0]_29.  Did not re-place instance genblk1[82].mac_i/g2_b6__78
INFO: [Physopt 32-662] Processed net u_3/g1_b8__97_n_0.  Did not re-place instance u_3/g1_b8__97
INFO: [Physopt 32-662] Processed net u_3/kernels_5[101][8].  Did not re-place instance u_3/mul_out_reg_i_23__72
INFO: [Physopt 32-662] Processed net u_3/g0_b8__97_n_0.  Did not re-place instance u_3/g0_b8__97
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[8]_rep__9[5].  Did not re-place instance u_2/u1/mul_out_reg_i_8__44
INFO: [Physopt 32-662] Processed net u_3/g2_b5__62_n_0.  Did not re-place instance u_3/g2_b5__62
INFO: [Physopt 32-662] Processed net u_3/kernels_5[65][5].  Did not re-place instance u_3/mul_out_reg_i_29__43
INFO: [Physopt 32-662] Processed net u_3/g3_b5__62_n_0.  Did not re-place instance u_3/g3_b5__62
INFO: [Physopt 32-662] Processed net u_3/g3_b6__46_n_0.  Did not re-place instance u_3/g3_b6__46
INFO: [Physopt 32-662] Processed net u_3/weight_rom_address_reg[8]_rep__8_4[1].  Did not re-place instance u_3/mul_out_reg_i_3__110
INFO: [Physopt 32-662] Processed net u_3/g2_b6__46_n_0.  Did not re-place instance u_3/g2_b6__46
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[8]_rep__10_1[3].  Did not re-place instance u_2/u1/mul_out_reg_i_11__109
INFO: [Physopt 32-662] Processed net u_3/g0_b3__71_n_0.  Did not re-place instance u_3/g0_b3__71
INFO: [Physopt 32-662] Processed net u_3/kernels_5[74][3].  Did not re-place instance u_3/mul_out_reg_i_35__49
INFO: [Physopt 32-662] Processed net u_3/g3_b6__97_n_0.  Did not re-place instance u_3/g3_b6__97
INFO: [Physopt 32-662] Processed net u_3/kernels_5[101][6].  Did not re-place instance u_3/mul_out_reg_i_27__72
INFO: [Physopt 32-662] Processed net u_3/g1_b3__71_n_0.  Did not re-place instance u_3/g1_b3__71
INFO: [Physopt 32-662] Processed net u_3/g2_b6__97_n_0.  Did not re-place instance u_3/g2_b6__97
INFO: [Physopt 32-662] Processed net u_3/rom1_wire[62]_1[12].  Did not re-place instance u_3/mul_out_reg_i_18__43
INFO: [Physopt 32-662] Processed net u_2/u1/fire4_expand_3_en_9[8].  Did not re-place instance u_2/u1/mul_out_reg_i_5__12
INFO: [Physopt 32-662] Processed net u_3/g0_b8__68_n_0.  Did not re-place instance u_3/g0_b8__68
INFO: [Physopt 32-662] Processed net genblk1[62].mac_i/weight_rom_address_reg[0]_18.  Did not re-place instance genblk1[62].mac_i/g1_b6__59
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[6]_repN_29.  Did not re-place instance weight_rom_address_reg[6]_replica_29
INFO: [Physopt 32-662] Processed net fire4_expand_3_end_reg_n_0.  Did not re-place instance fire4_expand_3_end_reg
INFO: [Physopt 32-662] Processed net u_3/weight_rom_address_reg[8]_rep__8_0[1].  Did not re-place instance u_3/mul_out_reg_i_1__57
INFO: [Physopt 32-662] Processed net u_2/u1/fire4_expand_3_en_36[6].  Did not re-place instance u_2/u1/mul_out_reg_i_7__48
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[64][6].  Did not re-place instance u_2/u1/mul_out_reg_i_26__46
INFO: [Physopt 32-662] Processed net u_3/u1/rom1_wire[58]_45[1].  Did not re-place instance u_3/u1/p_0_out_inferred__57/mul_out_reg_i_14
INFO: [Physopt 32-662] Processed net u_2/u1/rom1_wire[67]_8[1].  Did not re-place instance u_2/u1/p_0_out_inferred__66/mul_out_reg_i_14
INFO: [Physopt 32-662] Processed net u_3/g0_b15__59_n_0.  Did not re-place instance u_3/g0_b15__59
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[1]_repN_69.  Did not re-place instance weight_rom_address_reg[1]_replica_69
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[1]_repN_90.  Did not re-place instance weight_rom_address_reg[1]_replica_90
INFO: [Physopt 32-662] Processed net u_3/g1_b2__109_n_0.  Did not re-place instance u_3/g1_b2__109
INFO: [Physopt 32-662] Processed net u_3/weight_rom_address_reg[8]_rep__13_1[0].  Did not re-place instance u_3/mul_out_reg_i_2__102
INFO: [Physopt 32-662] Processed net u_3/weight_rom_address_reg[8]_rep__17_0[1].  Did not re-place instance u_3/mul_out_reg_i_1__79
INFO: [Physopt 32-662] Processed net u_3/g0_b2__109_n_0.  Did not re-place instance u_3/g0_b2__109
INFO: [Physopt 32-662] Processed net u_3/g3_b10__61_n_0.  Did not re-place instance u_3/g3_b10__61
INFO: [Physopt 32-662] Processed net u_3/kernels_5[68][10].  Did not re-place instance u_3/mul_out_reg_i_19__28
INFO: [Physopt 32-662] Processed net u_3/u1/rom1_wire[115]_91[1].  Did not re-place instance u_3/u1/p_0_out_inferred__114/mul_out_reg_i_14
INFO: [Physopt 32-662] Processed net u_3/g2_b10__63_n_0.  Did not re-place instance u_3/g2_b10__63
INFO: [Physopt 32-662] Processed net u_2/u1/fire4_expand_3_en_20[9].  Did not re-place instance u_2/u1/mul_out_reg_i_5__24
INFO: [Physopt 32-662] Processed net u_3/g1_b9__52_n_0.  Did not re-place instance u_3/g1_b9__52
INFO: [Physopt 32-662] Processed net u_3/g2_b8__97_n_0.  Did not re-place instance u_3/g2_b8__97
INFO: [Physopt 32-662] Processed net u_3/kernels_5[55][9].  Did not re-place instance u_3/mul_out_reg_i_22__18
INFO: [Physopt 32-662] Processed net u_3/weight_rom_address_reg[8]_0[3].  Did not re-place instance u_3/mul_out_reg_i_1__21
INFO: [Physopt 32-662] Processed net u_3/u1/rom1_wire[2]_4[3].  Did not re-place instance u_3/u1/p_0_out_inferred__1/mul_out_reg_i_15
INFO: [Physopt 32-662] Processed net u_3/g0_b9__52_n_0.  Did not re-place instance u_3/g0_b9__52
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[0]_repN_64.  Did not re-place instance weight_rom_address_reg[0]_replica_64
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[0]_repN_112.  Did not re-place instance weight_rom_address_reg[0]_replica_112
INFO: [Physopt 32-662] Processed net genblk1[78].mac_i/weight_rom_address_reg[0]_13.  Did not re-place instance genblk1[78].mac_i/g1_b1__74
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[78][1].  Did not re-place instance u_2/u1/mul_out_reg_i_36__53
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[8]_rep__10_1[10].  Did not re-place instance u_2/u1/mul_out_reg_i_4__94
INFO: [Physopt 32-662] Processed net u_3/g3_b8__97_n_0.  Did not re-place instance u_3/g3_b8__97
INFO: [Physopt 32-662] Processed net u_3/kernels_5[101][3].  Did not re-place instance u_3/mul_out_reg_i_33__72
INFO: [Physopt 32-662] Processed net genblk1[78].mac_i/weight_rom_address_reg[0]_0.  Did not re-place instance genblk1[78].mac_i/g0_b1__74
INFO: [Physopt 32-662] Processed net u_3/g1_b8__46_n_0.  Did not re-place instance u_3/g1_b8__46
INFO: [Physopt 32-662] Processed net u_3/kernels_5[49][8].  Did not re-place instance u_3/mul_out_reg_i_25__29
INFO: [Physopt 32-662] Processed net u_3/g0_b8__46_n_0.  Did not re-place instance u_3/g0_b8__46
INFO: [Physopt 32-662] Processed net u_3/g1_b7__46_n_0.  Did not re-place instance u_3/g1_b7__46
INFO: [Physopt 32-662] Processed net u_3/kernels_5[49][7].  Did not re-place instance u_3/mul_out_reg_i_27__29
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[3]_repN_48.  Did not re-place instance weight_rom_address_reg[3]_replica_48
INFO: [Physopt 32-662] Processed net u_3/g0_b7__46_n_0.  Did not re-place instance u_3/g0_b7__46
INFO: [Physopt 32-662] Processed net genblk1[98].mac_i/weight_rom_address_reg[0]_14.  Did not re-place instance genblk1[98].mac_i/g1_b2__94
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[98][2].  Did not re-place instance u_2/u1/mul_out_reg_i_34__65
INFO: [Physopt 32-662] Processed net genblk1[98].mac_i/weight_rom_address_reg[0]_1.  Did not re-place instance genblk1[98].mac_i/g0_b2__94
INFO: [Physopt 32-662] Processed net u_3/g1_b4__78_n_0.  Did not re-place instance u_3/g1_b4__78
INFO: [Physopt 32-662] Processed net u_3/kernels_5[82][4].  Did not re-place instance u_3/mul_out_reg_i_31__55
INFO: [Physopt 32-662] Processed net genblk1[78].mac_i/weight_rom_address_reg[0]_12.  Did not re-place instance genblk1[78].mac_i/g1_b0__74
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[78][0].  Did not re-place instance u_2/u1/mul_out_reg_i_38__47
INFO: [Physopt 32-662] Processed net u_3/g3_b2__109_n_0.  Did not re-place instance u_3/g3_b2__109
INFO: [Physopt 32-662] Processed net u_3/g0_b4__78_n_0.  Did not re-place instance u_3/g0_b4__78
INFO: [Physopt 32-662] Processed net genblk1[78].mac_i/weight_rom_address_reg[0].  Did not re-place instance genblk1[78].mac_i/g0_b0__74
INFO: [Physopt 32-662] Processed net u_3/g2_b2__109_n_0.  Did not re-place instance u_3/g2_b2__109
INFO: [Physopt 32-662] Processed net u_3/u1/rom1_wire[49]_39[2].  Did not re-place instance u_3/u1/p_0_out_inferred__48/mul_out_reg_i_15
INFO: [Physopt 32-662] Processed net u_3/g3_b6__109_n_0.  Did not re-place instance u_3/g3_b6__109
INFO: [Physopt 32-662] Processed net u_3/g2_b6__109_n_0.  Did not re-place instance u_3/g2_b6__109
INFO: [Physopt 32-662] Processed net genblk1[71].mac_i/weight_rom_address_reg[0]_6.  Did not re-place instance genblk1[71].mac_i/g0_b7__68
INFO: [Physopt 32-662] Processed net genblk1[78].mac_i/weight_rom_address_reg[0]_38.  Did not re-place instance genblk1[78].mac_i/g3_b1__74
INFO: [Physopt 32-662] Processed net u_2/u1/fire4_expand_3_en_9[7].  Did not re-place instance u_2/u1/mul_out_reg_i_6__12
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[1]_repN_81.  Did not re-place instance weight_rom_address_reg[1]_replica_81
INFO: [Physopt 32-662] Processed net genblk1[78].mac_i/weight_rom_address_reg[0]_39.  Did not re-place instance genblk1[78].mac_i/g3_b2__74
INFO: [Physopt 32-662] Processed net u_2/u1/fire4_expand_3_en_13[2].  Did not re-place instance u_2/u1/mul_out_reg_i_11__16
INFO: [Physopt 32-662] Processed net genblk1[78].mac_i/weight_rom_address_reg[0]_25.  Did not re-place instance genblk1[78].mac_i/g2_b1__74
INFO: [Physopt 32-662] Processed net u_3/kernels_5[67][8].  Did not re-place instance u_3/mul_out_reg_i_23__44
INFO: [Physopt 32-662] Processed net genblk1[71].mac_i/weight_rom_address_reg[0]_18.  Did not re-place instance genblk1[71].mac_i/g1_b7__68
INFO: [Physopt 32-662] Processed net genblk1[78].mac_i/weight_rom_address_reg[0]_26.  Did not re-place instance genblk1[78].mac_i/g2_b2__74
INFO: [Physopt 32-661] Optimized 71 nets.  Re-placed 71 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 71 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 71 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.714 | TNS=-291.543 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1929 ; free virtual = 4916
Phase 14 Placement Based Optimization | Checksum: 10dcebc6a

Time (s): cpu = 00:45:24 ; elapsed = 00:22:03 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1926 ; free virtual = 4917

Phase 15 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[0]_repN_47.  Did not re-place instance weight_rom_address_reg[0]_replica_47/Q
INFO: [Physopt 32-662] Processed net u_2/u1/rom1_wire[62]_7[1].  Did not re-place instance u_2/u1/p_0_out_inferred__61/mul_out_reg_i_16/O
INFO: [Physopt 32-662] Processed net genblk1[62].mac_i/weight_rom_address_reg[0]_47.  Did not re-place instance genblk1[62].mac_i/g3_b15__59/O
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[0]_repN_37.  Did not re-place instance weight_rom_address_reg[0]_replica_37/Q
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[1]_repN_75.  Did not re-place instance weight_rom_address_reg[1]_replica_75/Q
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[3]_repN_21.  Did not re-place instance weight_rom_address_reg[3]_replica_21/Q
INFO: [Physopt 32-662] Processed net u_3/kernels_5[82][10].  Did not re-place instance u_3/mul_out_reg_i_19__36/O
INFO: [Physopt 32-662] Processed net u_3/mul_out_reg_i_17__4_n_0.  Did not re-place instance u_3/mul_out_reg_i_17__4/O
INFO: [Physopt 32-662] Processed net u_3/u1/weight_rom_address_reg[6]_1365.  Did not re-place instance u_3/u1/p_0_out_inferred__61/mul_out_reg_i_43/O
INFO: [Physopt 32-662] Processed net u_3/kernels_5[49][5].  Did not re-place instance u_3/mul_out_reg_i_31__29/O
INFO: [Physopt 32-662] Processed net u_3/g3_b15__59_n_0.  Did not re-place instance u_3/g3_b15__59/O
INFO: [Physopt 32-662] Processed net u_3/kernels_5[3][1].  Did not re-place instance u_3/mul_out_reg_i_38__0/O
INFO: [Physopt 32-662] Processed net u_2/u1/rom1_wire[62]_7[0].  Did not re-place instance u_2/u1/p_0_out_inferred__61/mul_out_reg_i_19/O
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[0]_repN_38.  Did not re-place instance weight_rom_address_reg[0]_replica_38/Q
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[91][2].  Did not re-place instance u_2/u1/mul_out_reg_i_34__60/O
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[62][6].  Did not re-place instance u_2/u1/mul_out_reg_i_29__94/O
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[82][6].  Did not re-place instance u_2/u1/mul_out_reg_i_26__55/O
INFO: [Physopt 32-662] Processed net u_3/kernels_5[65][5].  Did not re-place instance u_3/mul_out_reg_i_29__43/O
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[5]_repN_50.  Did not re-place instance weight_rom_address_reg[5]_replica_50/Q
INFO: [Physopt 32-662] Processed net u_3/u1/rom1_wire[62]_1[0].  Did not re-place instance u_3/u1/p_0_out_inferred__61/mul_out_reg_i_20/O
INFO: [Physopt 32-662] Processed net u_3/kernels_5[74][3].  Did not re-place instance u_3/mul_out_reg_i_35__49/O
INFO: [Physopt 32-662] Processed net u_3/rom1_wire[62]_1[12].  Did not re-place instance u_3/mul_out_reg_i_18__43/O
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[0].  Did not re-place instance weight_rom_address_reg[0]/Q
INFO: [Physopt 32-662] Processed net u_3/kernels_5[71][9].  Did not re-place instance u_3/mul_out_reg_i_21__42/O
INFO: [Physopt 32-662] Processed net u_3/g2_b15__55_n_0.  Did not re-place instance u_3/g2_b15__55/O
INFO: [Physopt 32-662] Processed net u_3/u1/rom1_wire[58]_45[1].  Did not re-place instance u_3/u1/p_0_out_inferred__57/mul_out_reg_i_14/O
INFO: [Physopt 32-662] Processed net genblk1[64].mac_i/out[6].  Did not re-place instance genblk1[64].mac_i/g0_b6__184/O
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[64][6].  Did not re-place instance u_2/u1/mul_out_reg_i_26__46/O
INFO: [Physopt 32-662] Processed net fire4_expand_3_end_reg_n_0.  Did not re-place instance fire4_expand_3_end_reg/Q
INFO: [Physopt 32-662] Processed net genblk1[90].mac_i/weight_rom_address_reg[0]_36.  Did not re-place instance genblk1[90].mac_i/g2_b11__39/O
INFO: [Physopt 32-662] Processed net u_2/u1/rom1_wire[90]_16[0].  Did not re-place instance u_2/u1/p_0_out_inferred__89/mul_out_reg_i_16/O
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[1]_repN_140.  Did not re-place instance weight_rom_address_reg[1]_replica_140/Q
INFO: [Physopt 32-662] Processed net u_3/g0_b15__59_n_0.  Did not re-place instance u_3/g0_b15__59/O
INFO: [Physopt 32-662] Processed net u_3/kernels_5[55][9].  Did not re-place instance u_3/mul_out_reg_i_22__18/O
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[3]_repN_48.  Did not re-place instance weight_rom_address_reg[3]_replica_48/Q
INFO: [Physopt 32-662] Processed net u_3/g2_b15__1_n_0.  Did not re-place instance u_3/g2_b15__1/O
INFO: [Physopt 32-662] Processed net u_3/u1/rom1_wire[2]_4[3].  Did not re-place instance u_3/u1/p_0_out_inferred__1/mul_out_reg_i_15/O
INFO: [Physopt 32-662] Processed net u_3/g3_b15__109_n_0.  Did not re-place instance u_3/g3_b15__109/O
INFO: [Physopt 32-662] Processed net u_3/u1/rom1_wire[115]_91[1].  Did not re-place instance u_3/u1/p_0_out_inferred__114/mul_out_reg_i_14/O
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[4]_repN_22.  Did not re-place instance weight_rom_address_reg[4]_replica_22/Q
INFO: [Physopt 32-662] Processed net genblk1[67].mac_i/weight_rom_address_reg[0]_47_repN.  Did not re-place instance genblk1[67].mac_i/g3_b15__64_replica/O
INFO: [Physopt 32-662] Processed net u_2/u1/rom1_wire[67]_8[1].  Did not re-place instance u_2/u1/p_0_out_inferred__66/mul_out_reg_i_14/O
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[0]_repN_50.  Did not re-place instance weight_rom_address_reg[0]_replica_50/Q
INFO: [Physopt 32-662] Processed net u_2/u1/kernels_4[68][10].  Did not re-place instance u_2/u1/mul_out_reg_i_18__19/O
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[3]_repN_54.  Did not re-place instance weight_rom_address_reg[3]_replica_54/Q
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[2]_repN_50.  Did not re-place instance weight_rom_address_reg[2]_replica_50/Q
INFO: [Physopt 32-662] Processed net weight_rom_address_reg[7]_rep__8_n_0_repN_2.  Did not re-place instance weight_rom_address_reg[7]_rep__8_replica_2/Q
INFO: [Physopt 32-661] Optimized 17 nets.  Re-placed 38 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 17 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 38 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.714 | TNS=-289.890 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1925 ; free virtual = 4916
Phase 15 MultiInst Placement Optimization | Checksum: 139ebdf69

Time (s): cpu = 00:46:16 ; elapsed = 00:22:24 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1925 ; free virtual = 4916

Phase 16 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-134] Processed net genblk1[60].mac_i/fire4_expand_3_end_reg. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1917 ; free virtual = 4908
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1917 ; free virtual = 4908
Phase 16 Rewire | Checksum: 19016a0e6

Time (s): cpu = 00:46:17 ; elapsed = 00:22:24 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1917 ; free virtual = 4908

Phase 17 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 18 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net u_3/weight_rom_address_reg[8]_rep__8_4[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_2/u1/rom1_wire[62]_7[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net genblk1[62].mac_i/weight_rom_address_reg[0]_47 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_3/mul_out_reg_i_17__4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_3/g0_b15__59_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_3/weight_rom_address_reg[8]_rep__17_0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net u_3/g1_b15__109_n_0. Net driver u_3/g1_b15__109 was replaced.
INFO: [Physopt 32-572] Net fire4_expand_3_end_reg_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 11 nets. Created 14 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 14 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.714 | TNS=-283.464 |
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1918 ; free virtual = 4909
Phase 17 Critical Cell Optimization | Checksum: 1c7caf91b

Time (s): cpu = 00:46:42 ; elapsed = 00:22:35 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1918 ; free virtual = 4909

Phase 18 DSP Register Optimization
INFO: [Physopt 32-457] Pass 1. Identified 100 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell genblk1[62].mac_i/mul_out_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[121].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[82].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[49].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[103].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[3].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[91].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[65].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[74].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[115].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[64].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[90].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[58].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[55].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[67].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[43].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[71].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[123].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[117].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[14].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[0].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[125].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[116].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[45].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[78].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[101].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[37].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[2].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[105].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[16].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[54].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[111].mac_i/mul_out_reg. 12 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[53].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[85].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[15].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[13].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[18].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[75].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[86].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[106].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[11].mac_i/mul_out_reg. 12 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[12].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[109].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[77].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[96].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[83].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[63].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[81].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[36].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[68].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[79].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[89].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[98].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[5].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[92].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[41].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[93].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[66].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[127].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[44].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[76].mac_i/mul_out_reg. 12 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[9].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[80].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[84].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[112].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[108].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[29].mac_i/mul_out_reg. 12 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[46].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[99].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[120].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[107].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[31].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[70].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[19].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[95].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[47].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[4].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[33].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[88].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[10].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[104].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[42].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[94].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[60].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[97].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[35].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[100].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[118].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[51].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[52].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[7].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[34].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[61].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[122].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[32].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[73].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[48].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[22].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[119].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[27].mac_i/mul_out_reg. 15 registers were pushed out.
INFO: [Common 17-14] Message 'Physopt 32-665' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-775] End 1 Pass. Optimized 100 nets or cells. Created 1338 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.469 | TNS=-64.651 |
Netlist sorting complete. Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1914 ; free virtual = 4905
Phase 18 DSP Register Optimization | Checksum: 1640b60ed

Time (s): cpu = 00:49:19 ; elapsed = 00:23:45 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1914 ; free virtual = 4905

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 BRAM Register Optimization | Checksum: 1640b60ed

Time (s): cpu = 00:49:19 ; elapsed = 00:23:45 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1914 ; free virtual = 4905

Phase 20 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 URAM Register Optimization | Checksum: 1640b60ed

Time (s): cpu = 00:49:19 ; elapsed = 00:23:46 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1914 ; free virtual = 4905

Phase 21 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 Shift Register Optimization | Checksum: 1640b60ed

Time (s): cpu = 00:49:20 ; elapsed = 00:23:46 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1914 ; free virtual = 4905

Phase 22 DSP Register Optimization
INFO: [Physopt 32-457] Pass 1. Identified 100 candidate cells for DSP register optimization.
INFO: [Physopt 32-457] Pass 1. Identified 28 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell genblk1[82].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[109].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[67].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[78].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[64].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[101].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[43].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[3].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[79].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[0].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[47].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[55].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[85].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[103].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[93].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[96].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[16].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[81].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[107].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[53].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[14].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[118].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[63].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[11].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[18].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[37].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[99].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[115].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[83].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[116].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[45].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[7].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[106].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[122].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[105].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[125].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[121].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[117].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[27].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[5].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[19].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[49].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[51].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[13].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[119].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[36].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[22].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[127].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[80].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[10].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[33].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[4].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[62].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[97].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[68].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[111].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[60].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[15].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[75].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[76].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[123].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[32].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[92].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[54].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[41].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[52].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[95].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[42].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[120].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[58].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[9].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[74].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[46].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[66].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[29].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[108].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[90].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[84].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[98].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[31].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[44].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[73].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[100].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[77].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[104].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[94].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[88].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[61].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[89].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[12].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[34].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[35].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[91].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[48].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[86].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[2].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[65].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[71].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[112].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[70].mac_i/mul_out_reg. No change.
INFO: [Common 17-14] Message 'Physopt 32-666' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-775] End 1 Pass. Optimized 25 nets or cells. Created 336 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.469 | TNS=-61.584 |
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1850 ; free virtual = 4902
Phase 22 DSP Register Optimization | Checksum: 2247b31fe

Time (s): cpu = 00:51:19 ; elapsed = 00:25:20 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1850 ; free virtual = 4902

Phase 23 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 BRAM Register Optimization | Checksum: 2247b31fe

Time (s): cpu = 00:51:19 ; elapsed = 00:25:20 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1850 ; free virtual = 4902

Phase 24 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 URAM Register Optimization | Checksum: 2247b31fe

Time (s): cpu = 00:51:19 ; elapsed = 00:25:20 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1850 ; free virtual = 4902

Phase 25 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 Shift Register Optimization | Checksum: 2247b31fe

Time (s): cpu = 00:51:19 ; elapsed = 00:25:20 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1850 ; free virtual = 4902

Phase 26 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 6 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 2 nets.  Swapped 18 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 18 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.469 | TNS=-60.509 |
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1850 ; free virtual = 4902
Phase 26 Critical Pin Optimization | Checksum: 2247b31fe

Time (s): cpu = 00:51:19 ; elapsed = 00:25:21 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1850 ; free virtual = 4902

Phase 27 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 100 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net weight_rom_address_reg__0[5]_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net weight_rom_address_reg__0[0]_repN_7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net weight_rom_address_reg__0[4]_repN_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net weight_rom_address_reg__0[3]_repN_7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net weight_rom_address_reg__0[1]_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net weight_rom_address_reg__0[5]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net weight_rom_address_reg__0[4]_repN_7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net weight_rom_address_reg__0[0]_repN_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net weight_rom_address_reg__0[2]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net weight_rom_address_reg__0[4]_repN_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net weight_rom_address_reg__0[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net weight_rom_address_reg__0[4]_repN_30 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net weight_rom_address_reg__0[3]_repN_41 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net weight_rom_address_reg__0[5]_repN_32 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 21 nets. Created 48 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 21 nets or cells. Created 48 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.469 | TNS=-60.532 |
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1847 ; free virtual = 4900
Phase 27 Very High Fanout Optimization | Checksum: 102775f5d

Time (s): cpu = 00:54:20 ; elapsed = 00:26:39 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1847 ; free virtual = 4900

Phase 28 Placement Based Optimization
INFO: [Physopt 32-660] Identified 213 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net genblk1[60].mac_i/fire4_expand_3_end_reg.  Did not re-place instance genblk1[60].mac_i/mul_out_reg_i_32__79
INFO: [Physopt 32-662] Processed net fire4_expand_3_end_reg_n_0.  Did not re-place instance fire4_expand_3_end_reg
INFO: [Physopt 32-662] Processed net genblk1[60].mac_i/I549_repN.  Did not re-place instance genblk1[60].mac_i/mul_out_reg_i_1__18_replica
INFO: [Physopt 32-662] Processed net genblk1[60].mac_i/fire4_expand_3_end_reg_repN.  Did not re-place instance genblk1[60].mac_i/mul_out_reg_i_32__79_replica
INFO: [Physopt 32-662] Processed net genblk1[60].mac_i/I549_repN_1.  Did not re-place instance genblk1[60].mac_i/mul_out_reg_i_1__18_replica_1
INFO: [Physopt 32-662] Processed net weight_rom_address[7]_rep_i_1__16_n_0.  Did not re-place instance weight_rom_address[7]_rep_i_1__16
INFO: [Physopt 32-662] Processed net weight_rom_address[8]_i_3_n_0_repN.  Did not re-place instance weight_rom_address[8]_i_3_replica
INFO: [Physopt 32-662] Processed net weight_rom_address0_repN_2.  Did not re-place instance weight_rom_address[8]_i_1_replica_2
INFO: [Physopt 32-662] Processed net genblk1[98].mac_i/ofm_4[98][2]_i_7_n_0.  Did not re-place instance genblk1[98].mac_i/ofm_4[98][2]_i_7
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[0]_repN_38.  Did not re-place instance weight_rom_address_reg[0]_replica_38
INFO: [Physopt 32-662] Processed net u_2/u1/psdsp_n_64.  Did not re-place instance u_2/u1/psdsp_64
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[8]_1[1].  Did not re-place instance u_2/u1/mul_out_reg_i_13__59
INFO: [Physopt 32-662] Processed net u_3/g2_b1__2_n_0.  Did not re-place instance u_3/g2_b1__2
INFO: [Physopt 32-662] Processed net u_3/kernels_5[3][1].  Did not re-place instance u_3/mul_out_reg_i_38__0
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[0]_repN_47.  Did not re-place instance weight_rom_address_reg[0]_replica_47
INFO: [Physopt 32-662] Processed net ofm_5[125][15]_i_1_n_0.  Did not re-place instance ofm_5[125][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[62].mac_i/weight_rom_address_reg[0]_47.  Did not re-place instance genblk1[62].mac_i/g3_b15__59
INFO: [Physopt 32-662] Processed net u_2/u1/rom1_wire[62]_7[0].  Did not re-place instance u_2/u1/p_0_out_inferred__61/mul_out_reg_i_19
INFO: [Physopt 32-662] Processed net u_3/psdsp_n_3.  Did not re-place instance u_3/psdsp_3
INFO: [Physopt 32-662] Processed net u_3/weight_rom_address_reg[8]_rep__8_4[0].  Did not re-place instance u_3/mul_out_reg_i_4__118
INFO: [Physopt 32-662] Processed net u_3/g3_b1__2_n_0.  Did not re-place instance u_3/g3_b1__2
INFO: [Physopt 32-662] Processed net ofm_5[98][11].  Did not re-place instance ofm_5_reg[98][11]
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[1]_repN_75.  Did not re-place instance weight_rom_address_reg[1]_replica_75
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[1]_repN_66.  Did not re-place instance weight_rom_address_reg[1]_replica_66
INFO: [Physopt 32-662] Processed net u_2/u1/psdsp_n_95.  Did not re-place instance u_2/u1/psdsp_95
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[8]_rep__10_1[3].  Did not re-place instance u_2/u1/mul_out_reg_i_11__109
INFO: [Physopt 32-662] Processed net u_3/g0_b3__71_n_0.  Did not re-place instance u_3/g0_b3__71
INFO: [Physopt 32-662] Processed net u_3/kernels_5[74][3].  Did not re-place instance u_3/mul_out_reg_i_35__49
INFO: [Physopt 32-662] Processed net u_3/g1_b3__71_n_0.  Did not re-place instance u_3/g1_b3__71
INFO: [Physopt 32-662] Processed net genblk1[98].mac_i/ofm_4[98][2]_i_5_n_0.  Did not re-place instance genblk1[98].mac_i/ofm_4[98][2]_i_5
INFO: [Physopt 32-662] Processed net u_3/u1/rom1_wire[62]_1[0].  Did not re-place instance u_3/u1/p_0_out_inferred__61/mul_out_reg_i_20
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[1]_repN_87.  Did not re-place instance weight_rom_address_reg[1]_replica_87
INFO: [Physopt 32-662] Processed net ofm_4[125][6].  Did not re-place instance ofm_4_reg[125][6]
INFO: [Physopt 32-662] Processed net ofm_4[125][7].  Did not re-place instance ofm_4_reg[125][7]
INFO: [Physopt 32-662] Processed net ofm_4[125][8].  Did not re-place instance ofm_4_reg[125][8]
INFO: [Physopt 32-662] Processed net ofm_4[125][9].  Did not re-place instance ofm_4_reg[125][9]
INFO: [Physopt 32-662] Processed net genblk1[70].mac_i/ofm_4[70][3]_i_22_n_0.  Did not re-place instance genblk1[70].mac_i/ofm_4[70][3]_i_22
INFO: [Physopt 32-662] Processed net u_3/g2_b6__39_n_0.  Did not re-place instance u_3/g2_b6__39
INFO: [Physopt 32-662] Processed net u_3/g3_b15__59_n_0.  Did not re-place instance u_3/g3_b15__59
INFO: [Physopt 32-662] Processed net u_2/u1/psdsp_n_17.  Did not re-place instance u_2/u1/psdsp_17
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[8]_rep__18_1[3].  Did not re-place instance u_2/u1/mul_out_reg_i_11__125
INFO: [Physopt 32-662] Processed net u_3/g3_b3__115_n_0.  Did not re-place instance u_3/g3_b3__115
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[2]_repN_24.  Did not re-place instance weight_rom_address_reg[2]_replica_24
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[4]_repN_15.  Did not re-place instance weight_rom_address_reg[4]_replica_15
INFO: [Physopt 32-662] Processed net ofm_4[125][2].  Did not re-place instance ofm_4_reg[125][2]
INFO: [Physopt 32-662] Processed net ofm_4[125][3].  Did not re-place instance ofm_4_reg[125][3]
INFO: [Physopt 32-662] Processed net ofm_4[125][4].  Did not re-place instance ofm_4_reg[125][4]
INFO: [Physopt 32-662] Processed net ofm_4[125][5].  Did not re-place instance ofm_4_reg[125][5]
INFO: [Physopt 32-662] Processed net weight_rom_address0.  Did not re-place instance weight_rom_address[8]_i_1
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[1]_repN_67.  Did not re-place instance weight_rom_address_reg[1]_replica_67
INFO: [Physopt 32-662] Processed net u_3/g2_b3__115_n_0.  Did not re-place instance u_3/g2_b3__115
INFO: [Physopt 32-662] Processed net genblk1[98].mac_i/ofm_4[98][2]_i_6_n_0.  Did not re-place instance genblk1[98].mac_i/ofm_4[98][2]_i_6
INFO: [Physopt 32-662] Processed net weight_rom_address0_repN_4.  Did not re-place instance weight_rom_address[8]_i_1_replica_4
INFO: [Physopt 32-662] Processed net genblk1[70].mac_i/ofm_4[70][3]_i_19_n_0.  Did not re-place instance genblk1[70].mac_i/ofm_4[70][3]_i_19
INFO: [Physopt 32-662] Processed net ofm_5[125][15]_i_2_n_0.  Did not re-place instance ofm_5[125][15]_i_2
INFO: [Physopt 32-662] Processed net weight_rom_address_reg[7]_rep__12_n_0.  Did not re-place instance weight_rom_address_reg[7]_rep__12
INFO: [Physopt 32-662] Processed net u_2/u1/rom1_wire[62]_7[1].  Did not re-place instance u_2/u1/p_0_out_inferred__61/mul_out_reg_i_16
INFO: [Physopt 32-662] Processed net u_3/psdsp_n_1.  Did not re-place instance u_3/psdsp_1
INFO: [Physopt 32-662] Processed net u_3/weight_rom_address_reg[8]_rep__8_4[2].  Did not re-place instance u_3/mul_out_reg_i_2__89
INFO: [Physopt 32-661] Optimized 154 nets.  Re-placed 154 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 154 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 154 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.370 | TNS=-19.917 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1846 ; free virtual = 4899
Phase 28 Placement Based Optimization | Checksum: 190271c18

Time (s): cpu = 00:55:51 ; elapsed = 00:27:14 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1846 ; free virtual = 4899

Phase 29 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net fire4_expand_3_end_reg_n_0.  Did not re-place instance fire4_expand_3_end_reg/Q
INFO: [Physopt 32-662] Processed net genblk1[60].mac_i/fire4_expand_3_end_reg_repN.  Did not re-place instance genblk1[60].mac_i/mul_out_reg_i_32__79_replica/O
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[8]_1[1].  Did not re-place instance u_2/u1/mul_out_reg_i_13__59/O
INFO: [Physopt 32-662] Processed net u_3/kernels_5[3][1].  Did not re-place instance u_3/mul_out_reg_i_38__0/O
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[0]_repN_47.  Did not re-place instance weight_rom_address_reg[0]_replica_47/Q
INFO: [Physopt 32-662] Processed net genblk1[62].mac_i/weight_rom_address_reg[0]_47.  Did not re-place instance genblk1[62].mac_i/g3_b15__59/O
INFO: [Physopt 32-662] Processed net u_2/u1/rom1_wire[62]_7[0].  Did not re-place instance u_2/u1/p_0_out_inferred__61/mul_out_reg_i_19/O
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[1]_repN_75.  Did not re-place instance weight_rom_address_reg[1]_replica_75/Q
INFO: [Physopt 32-662] Processed net u_3/kernels_5[121][3].  Did not re-place instance u_3/mul_out_reg_i_34__32/O
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[8]_rep__10_1[3].  Did not re-place instance u_2/u1/mul_out_reg_i_11__109/O
INFO: [Physopt 32-662] Processed net u_3/kernels_5[74][3].  Did not re-place instance u_3/mul_out_reg_i_35__49/O
INFO: [Physopt 32-662] Processed net weight_rom_address_reg[7]_rep__16_n_0_repN.  Did not re-place instance weight_rom_address_reg[7]_rep__16_replica/Q
INFO: [Physopt 32-662] Processed net u_2/u1/rom1_wire[62]_7[1].  Did not re-place instance u_2/u1/p_0_out_inferred__61/mul_out_reg_i_16/O
INFO: [Physopt 32-662] Processed net u_3/kernels_5[55][9].  Did not re-place instance u_3/mul_out_reg_i_22__18/O
INFO: [Physopt 32-662] Processed net u_3/weight_rom_address_reg[8]_rep__8_4[2].  Did not re-place instance u_3/mul_out_reg_i_2__89/O
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[1]_repN_30.  Did not re-place instance weight_rom_address_reg[1]_replica_30/Q
INFO: [Physopt 32-662] Processed net clr_pulse_reg_rep_n_0_repN_2.  Did not re-place instance clr_pulse_reg_rep_replica_2/Q
INFO: [Physopt 32-662] Processed net weight_rom_address0_repN_2.  Did not re-place instance weight_rom_address[8]_i_1_replica_2/O
INFO: [Physopt 32-661] Optimized 12 nets.  Re-placed 24 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 24 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.370 | TNS=-18.982 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1847 ; free virtual = 4899
Phase 29 MultiInst Placement Optimization | Checksum: 1b0ebf0c5

Time (s): cpu = 00:56:49 ; elapsed = 00:27:38 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1847 ; free virtual = 4899

Phase 30 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.370 | TNS=-18.982 |
INFO: [Physopt 32-702] Processed net genblk1[53].mac_i/mul_out_reg_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net fire4_expand_3_end_reg_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.322 | TNS=-24.002 |
INFO: [Physopt 32-702] Processed net genblk1[83].mac_i/mul_out_reg_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fire4_expand_3_end_reg_n_0.  Did not re-place instance fire4_expand_3_end_reg
INFO: [Physopt 32-735] Processed net fire4_expand_3_end_reg_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.313 | TNS=-18.155 |
INFO: [Physopt 32-662] Processed net fire4_expand_3_end_reg_n_0.  Did not re-place instance fire4_expand_3_end_reg
INFO: [Physopt 32-735] Processed net fire4_expand_3_end_reg_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.281 | TNS=-27.828 |
INFO: [Physopt 32-662] Processed net fire4_expand_3_end_reg_n_0.  Did not re-place instance fire4_expand_3_end_reg
INFO: [Physopt 32-735] Processed net fire4_expand_3_end_reg_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.275 | TNS=-17.243 |
INFO: [Physopt 32-662] Processed net u_2/u1/psdsp_n_64.  Did not re-place instance u_2/u1/psdsp_64
INFO: [Physopt 32-702] Processed net u_2/u1/psdsp_n_64. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net weight_rom_address_reg__0[0]_repN_38. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.275 | TNS=-17.243 |
INFO: [Physopt 32-735] Processed net weight_rom_address_reg__0[0]_repN_38. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.270 | TNS=-17.169 |
INFO: [Physopt 32-662] Processed net fire4_expand_3_end_reg_n_0.  Did not re-place instance fire4_expand_3_end_reg
INFO: [Physopt 32-662] Processed net fire4_expand_3_end_reg_n_0.  Did not re-place instance fire4_expand_3_end_reg/Q
INFO: [Physopt 32-572] Net fire4_expand_3_end_reg_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net fire4_expand_3_end_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net genblk1[60].mac_i/fire4_expand_3_end_reg_repN.  Did not re-place instance genblk1[60].mac_i/mul_out_reg_i_32__79_replica
INFO: [Physopt 32-662] Processed net genblk1[60].mac_i/fire4_expand_3_end_reg_repN.  Did not re-place instance genblk1[60].mac_i/mul_out_reg_i_32__79_replica/O
INFO: [Physopt 32-134] Processed net genblk1[60].mac_i/fire4_expand_3_end_reg_repN. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net genblk1[60].mac_i/fire4_expand_3_end_reg_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net genblk1[60].mac_i/fire4_expand_3_end_reg_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net genblk1[60].mac_i/I549_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net genblk1[60].mac_i/I549_repN.  Did not re-place instance genblk1[60].mac_i/mul_out_reg_i_1__18_replica
INFO: [Physopt 32-572] Net genblk1[60].mac_i/I549_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net genblk1[60].mac_i/I549_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[53].mac_i/mul_out_reg_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fire4_expand_3_end_reg_n_0.  Did not re-place instance fire4_expand_3_end_reg
INFO: [Physopt 32-662] Processed net fire4_expand_3_end_reg_n_0.  Did not re-place instance fire4_expand_3_end_reg/Q
INFO: [Physopt 32-702] Processed net fire4_expand_3_end_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net genblk1[60].mac_i/fire4_expand_3_end_reg_repN.  Did not re-place instance genblk1[60].mac_i/mul_out_reg_i_32__79_replica
INFO: [Physopt 32-662] Processed net genblk1[60].mac_i/fire4_expand_3_end_reg_repN.  Did not re-place instance genblk1[60].mac_i/mul_out_reg_i_32__79_replica/O
INFO: [Physopt 32-702] Processed net genblk1[60].mac_i/fire4_expand_3_end_reg_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net genblk1[60].mac_i/I549_repN.  Did not re-place instance genblk1[60].mac_i/mul_out_reg_i_1__18_replica
INFO: [Physopt 32-702] Processed net genblk1[60].mac_i/I549_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.270 | TNS=-17.169 |
Phase 30 Critical Path Optimization | Checksum: 1410b3e82

Time (s): cpu = 00:57:18 ; elapsed = 00:27:50 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1846 ; free virtual = 4899

Phase 31 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.270 | TNS=-17.169 |
INFO: [Physopt 32-702] Processed net genblk1[53].mac_i/mul_out_reg_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fire4_expand_3_end_reg_n_0.  Did not re-place instance fire4_expand_3_end_reg
INFO: [Physopt 32-662] Processed net fire4_expand_3_end_reg_n_0.  Did not re-place instance fire4_expand_3_end_reg/Q
INFO: [Physopt 32-572] Net fire4_expand_3_end_reg_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net fire4_expand_3_end_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net genblk1[60].mac_i/fire4_expand_3_end_reg_repN.  Did not re-place instance genblk1[60].mac_i/mul_out_reg_i_32__79_replica
INFO: [Physopt 32-662] Processed net genblk1[60].mac_i/fire4_expand_3_end_reg_repN.  Did not re-place instance genblk1[60].mac_i/mul_out_reg_i_32__79_replica/O
INFO: [Physopt 32-134] Processed net genblk1[60].mac_i/fire4_expand_3_end_reg_repN. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net genblk1[60].mac_i/fire4_expand_3_end_reg_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net genblk1[60].mac_i/fire4_expand_3_end_reg_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net genblk1[60].mac_i/I549_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net genblk1[60].mac_i/I549_repN.  Did not re-place instance genblk1[60].mac_i/mul_out_reg_i_1__18_replica
INFO: [Physopt 32-572] Net genblk1[60].mac_i/I549_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net genblk1[60].mac_i/I549_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[53].mac_i/mul_out_reg_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fire4_expand_3_end_reg_n_0.  Did not re-place instance fire4_expand_3_end_reg
INFO: [Physopt 32-662] Processed net fire4_expand_3_end_reg_n_0.  Did not re-place instance fire4_expand_3_end_reg/Q
INFO: [Physopt 32-702] Processed net fire4_expand_3_end_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net genblk1[60].mac_i/fire4_expand_3_end_reg_repN.  Did not re-place instance genblk1[60].mac_i/mul_out_reg_i_32__79_replica
INFO: [Physopt 32-662] Processed net genblk1[60].mac_i/fire4_expand_3_end_reg_repN.  Did not re-place instance genblk1[60].mac_i/mul_out_reg_i_32__79_replica/O
INFO: [Physopt 32-702] Processed net genblk1[60].mac_i/fire4_expand_3_end_reg_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net genblk1[60].mac_i/I549_repN.  Did not re-place instance genblk1[60].mac_i/mul_out_reg_i_1__18_replica
INFO: [Physopt 32-702] Processed net genblk1[60].mac_i/I549_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.270 | TNS=-17.169 |
Phase 31 Critical Path Optimization | Checksum: 1e011f093

Time (s): cpu = 00:57:42 ; elapsed = 00:27:58 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1846 ; free virtual = 4899

Phase 32 BRAM Enable Optimization
Phase 32 BRAM Enable Optimization | Checksum: 1e011f093

Time (s): cpu = 00:57:43 ; elapsed = 00:28:00 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1846 ; free virtual = 4899
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1847 ; free virtual = 4899
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.270 | TNS=-17.169 | WHS=0.000 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization          |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                |          0.378  |       1709.537  |          973  |              0  |                   113  |           0  |           3  |  00:16:59  |
|  Placement Based       |          0.164  |         76.212  |            0  |              0  |                   414  |           0  |           4  |  00:03:10  |
|  MultiInst Placement   |          0.000  |         11.769  |            0  |              0  |                    77  |           0  |           4  |  00:02:01  |
|  Rewire                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:01  |
|  Critical Cell         |          0.000  |         24.766  |           21  |              0  |                    29  |           0  |           3  |  00:01:04  |
|  Slr Crossing          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register          |          0.245  |        221.880  |         1674  |              0  |                   125  |           0  |           2  |  00:02:43  |
|  BRAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin          |          0.000  |          1.075  |            0  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  Very High Fanout      |          0.000  |         -0.023  |           48  |              0  |                    21  |           0  |           1  |  00:01:18  |
|  BRAM Enable           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Critical Path         |          0.100  |          1.813  |            4  |              0  |                     6  |           0  |           2  |  00:00:20  |
|  Total                 |          0.887  |       2047.029  |         2720  |              0  |                   787  |           0  |          31  |  00:27:37  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1847 ; free virtual = 4899
Ending Physical Synthesis Task | Checksum: 1cf829a12

Time (s): cpu = 00:57:43 ; elapsed = 00:28:00 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1848 ; free virtual = 4900
INFO: [Common 17-83] Releasing license: Implementation
1260 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:57:45 ; elapsed = 00:28:02 . Memory (MB): peak = 3035.062 ; gain = 0.004 ; free physical = 1886 ; free virtual = 4939
report_it
invalid command name "report_it"
report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Mar 13 23:52:02 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization
| Design       : fire4_5_expand_3
| Device       : 7vx690tffg1157-3
| Design State : Fully Placed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+-------+-------+-----------+-------+
|        Site Type        |  Used | Fixed | Available | Util% |
+-------------------------+-------+-------+-----------+-------+
| Slice LUTs              | 22100 |     0 |    433200 |  5.10 |
|   LUT as Logic          | 22100 |     0 |    433200 |  5.10 |
|   LUT as Memory         |     0 |     0 |    174200 |  0.00 |
| Slice Registers         |  6891 |     0 |    866400 |  0.80 |
|   Register as Flip Flop |  6891 |     0 |    866400 |  0.80 |
|   Register as Latch     |     0 |     0 |    866400 |  0.00 |
| F7 Muxes                |  5687 |     0 |    216600 |  2.63 |
| F8 Muxes                |   763 |     0 |    108300 |  0.70 |
+-------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 6890  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| Slice                                      |  8683 |     0 |    108300 |  8.02 |
|   SLICEL                                   |  5394 |     0 |           |       |
|   SLICEM                                   |  3289 |     0 |           |       |
| LUT as Logic                               | 22100 |     0 |    433200 |  5.10 |
|   using O5 output only                     |    17 |       |           |       |
|   using O6 output only                     | 20538 |       |           |       |
|   using O5 and O6                          |  1545 |       |           |       |
| LUT as Memory                              |     0 |     0 |    174200 |  0.00 |
|   LUT as Distributed RAM                   |     0 |     0 |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| Slice Registers                            |  6891 |     0 |    866400 |  0.80 |
|   Register driven from within the Slice    |  2171 |       |           |       |
|   Register driven from outside the Slice   |  4720 |       |           |       |
|     LUT in front of the register is unused |  2845 |       |           |       |
|     LUT in front of the register is used   |  1875 |       |           |       |
| Unique Control Sets                        |   271 |       |    108300 |  0.25 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      1470 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      1470 |  0.00 |
|   RAMB18       |    0 |     0 |      2940 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  128 |     0 |      3600 |  3.56 |
|   DSP48E1 only |  128 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       600 |  0.00 |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| LUT6     | 13495 |                 LUT |
| FDRE     |  6890 |        Flop & Latch |
| LUT5     |  6103 |                 LUT |
| MUXF7    |  5687 |               MuxFx |
| LUT2     |  1817 |                 LUT |
| LUT3     |  1254 |                 LUT |
| CARRY4   |  1024 |          CarryLogic |
| LUT1     |   908 |                 LUT |
| MUXF8    |   763 |               MuxFx |
| DSP48E1  |   128 |    Block Arithmetic |
| LUT4     |    68 |                 LUT |
| FDSE     |     1 |        Flop & Latch |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


vi utiliziation.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi utiliziation.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1171 ; free virtual = 4325

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1cf829a12

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1171 ; free virtual = 4325

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e0eb4ca0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1193 ; free virtual = 4347
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d7c59a09

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1193 ; free virtual = 4347
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1445d76ee

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1185 ; free virtual = 4337
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1445d76ee

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1181 ; free virtual = 4337
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X12Y56. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X44Y18. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X76Y73. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X104Y108. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X44Y93. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X102Y14. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X73Y99. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X74Y84. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X65Y133. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X69Y114. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X77Y119. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X44Y85. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X110Y34. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X111Y36. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X56Y33. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X66Y36. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X72Y53. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X110Y66. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X64Y48. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X54Y32. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X57Y143. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X35Y34. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X14Y40. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X58Y33. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X9Y62. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X13Y109. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X44Y123. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X44Y104. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X111Y99. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X118Y69. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X126Y88. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X111Y113. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X118Y53. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X118Y23. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X13Y45. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X35Y21. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X44Y36. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X34Y108. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X43Y50. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X54Y15. Reason: Routing contention at pips element DOUTMUX
ERROR: [Constraints 18-608] We cannot route the nets within the site SLICE_X56Y4. Reason: Routing contention at pips element DOUTMUX
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[100].mac_i/ofm_4_reg[100][2]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[100].mac_i/ofm_4_reg[100][2]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[100].mac_i/ofm_4_reg[100][2]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[100].mac_i/ofm_4_reg[100][2]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[101].mac_i/ofm_4_reg[101][3]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[101].mac_i/ofm_4_reg[101][3]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[101].mac_i/ofm_4_reg[101][3]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[101].mac_i/ofm_4_reg[101][3]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[102].mac_i/ofm_4_reg[102][2]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[102].mac_i/ofm_4_reg[102][2]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[102].mac_i/ofm_4_reg[102][2]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[102].mac_i/ofm_4_reg[102][2]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[102].mac_i/ofm_4_reg[102][2]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[102].mac_i/ofm_4_reg[102][2]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[103].mac_i/ofm_4_reg[103][1]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[103].mac_i/ofm_4_reg[103][1]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[103].mac_i/ofm_4_reg[103][1]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[103].mac_i/ofm_4_reg[103][1]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[107].mac_i/ofm_4_reg[107][1]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[107].mac_i/ofm_4_reg[107][1]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[107].mac_i/ofm_4_reg[107][1]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[107].mac_i/ofm_4_reg[107][1]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[111].mac_i/ofm_4_reg[111][0]_i_7. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[111].mac_i/ofm_4_reg[111][0]_i_7. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[111].mac_i/ofm_4_reg[111][0]_i_7. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[111].mac_i/ofm_4_reg[111][0]_i_7. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[113].mac_i/ofm_4_reg[113][1]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[113].mac_i/ofm_4_reg[113][1]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[113].mac_i/ofm_4_reg[113][1]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[113].mac_i/ofm_4_reg[113][1]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[113].mac_i/ofm_4_reg[113][1]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[114].mac_i/ofm_4_reg[114][1]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[114].mac_i/ofm_4_reg[114][1]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[114].mac_i/ofm_4_reg[114][1]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[114].mac_i/ofm_4_reg[114][1]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[114].mac_i/ofm_4_reg[114][1]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[114].mac_i/ofm_4_reg[114][1]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[117].mac_i/ofm_4_reg[117][1]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[117].mac_i/ofm_4_reg[117][1]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[117].mac_i/ofm_4_reg[117][1]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[117].mac_i/ofm_4_reg[117][1]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[118].mac_i/ofm_4_reg[118][1]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[118].mac_i/ofm_4_reg[118][1]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[118].mac_i/ofm_4_reg[118][1]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[118].mac_i/ofm_4_reg[118][1]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[118].mac_i/ofm_4_reg[118][1]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[119].mac_i/ofm_4_reg[119][2]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[119].mac_i/ofm_4_reg[119][2]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[119].mac_i/ofm_4_reg[119][2]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[119].mac_i/ofm_4_reg[119][2]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[119].mac_i/ofm_4_reg[119][2]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[119].mac_i/ofm_4_reg[119][2]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[126].mac_i/ofm_4_reg[126][1]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[126].mac_i/ofm_4_reg[126][1]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[126].mac_i/ofm_4_reg[126][1]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[126].mac_i/ofm_4_reg[126][1]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[126].mac_i/ofm_4_reg[126][1]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[18].mac_i/ofm_4_reg[18][0]_i_3. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[18].mac_i/ofm_4_reg[18][0]_i_3. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[18].mac_i/ofm_4_reg[18][0]_i_3. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[18].mac_i/ofm_4_reg[18][0]_i_3. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[18].mac_i/ofm_4_reg[18][0]_i_3. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[18].mac_i/ofm_4_reg[18][0]_i_3. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[19].mac_i/ofm_4_reg[19][2]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[19].mac_i/ofm_4_reg[19][2]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[19].mac_i/ofm_4_reg[19][2]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[19].mac_i/ofm_4_reg[19][2]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[1].mac_i/ofm_4_reg[1][2]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[1].mac_i/ofm_4_reg[1][2]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[1].mac_i/ofm_4_reg[1][2]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[1].mac_i/ofm_4_reg[1][2]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[21].mac_i/ofm_4_reg[21][1]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[21].mac_i/ofm_4_reg[21][1]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[21].mac_i/ofm_4_reg[21][1]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[21].mac_i/ofm_4_reg[21][1]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[23].mac_i/ofm_4_reg[23][2]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[23].mac_i/ofm_4_reg[23][2]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[23].mac_i/ofm_4_reg[23][2]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[23].mac_i/ofm_4_reg[23][2]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[23].mac_i/ofm_4_reg[23][2]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[23].mac_i/ofm_4_reg[23][2]_i_4. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[25].mac_i/ofm_4_reg[25][2]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[25].mac_i/ofm_4_reg[25][2]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[25].mac_i/ofm_4_reg[25][2]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[25].mac_i/ofm_4_reg[25][2]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[28].mac_i/ofm_4_reg[28][1]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[28].mac_i/ofm_4_reg[28][1]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[28].mac_i/ofm_4_reg[28][1]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[28].mac_i/ofm_4_reg[28][1]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[28].mac_i/ofm_4_reg[28][1]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[28].mac_i/ofm_4_reg[28][1]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[2].mac_i/ofm_4_reg[2][1]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[2].mac_i/ofm_4_reg[2][1]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[2].mac_i/ofm_4_reg[2][1]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[2].mac_i/ofm_4_reg[2][1]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[2].mac_i/ofm_4_reg[2][1]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[2].mac_i/ofm_4_reg[2][1]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[36].mac_i/ofm_4_reg[36][2]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[36].mac_i/ofm_4_reg[36][2]_i_12. Routing contention at pips element DOUTMUX.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create CARRY shape for instance genblk1[36].mac_i/ofm_4_reg[36][2]_i_12. Routing contention at pips element DOUTMUX.
INFO: [Common 17-14] Message 'Shape Builder 18-119' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 5 Shift Register Optimization | Checksum: 24a7066d7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1188 ; free virtual = 4339
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 24a7066d7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1184 ; free virtual = 4340
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              2  |
|  Constant propagation         |               0  |               1  |                                              2  |
|  Sweep                        |               0  |               0  |                                              4  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1184 ; free virtual = 4340
Ending Logic Optimization Task | Checksum: 24a7066d7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1184 ; free virtual = 4340
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 100 Critical Warnings and 41 Errors encountered.
opt_design failed
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3035.062 ; gain = 0.000 ; free physical = 1184 ; free virtual = 4340
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.
vi synth.tcl 
WARNING: [Common 17-259] Unknown Tcl command 'vi synth.tcl' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
route_design -directive NoTimingRelaxation
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: f00d22fa ConstDB: 0 ShapeSum: b753e7de RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "fire4_expand_3_en" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire4_expand_3_en". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback_5" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback_5". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback_4" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback_4". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fire5_expand_3_en" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire5_expand_3_en". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[111].mac_i/ofm_4_reg[111][4]_i_1/CO[3], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[111].mac_i/ofm_4_reg[111][4]_i_1_n_0
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[103].mac_i/ofm_4_reg[103][1]_i_1/CO[3], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[103].mac_i/ofm_4_reg[103][1]_i_1_n_0
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[111].mac_i/ofm_4_reg[111][4]_i_1/O[0], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[111].mac_i/D[1]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[111].mac_i/ofm_4_reg[111][4]_i_1/O[1], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[111].mac_i/D[2]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[111].mac_i/ofm_4_reg[111][4]_i_1/O[2], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[111].mac_i/D[3]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[111].mac_i/ofm_4_reg[111][4]_i_1/O[3], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[111].mac_i/D[4]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[103].mac_i/ofm_4_reg[103][1]_i_1/O[2], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[103].mac_i/D[0]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[103].mac_i/ofm_4_reg[103][1]_i_1/O[3], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[103].mac_i/D[1]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[74].mac_i/ofm_4_reg[74][2]_i_1/O[1], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[74].mac_i/D[0]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[74].mac_i/ofm_4_reg[74][2]_i_1/O[2], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[74].mac_i/D[1]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[74].mac_i/ofm_4_reg[74][2]_i_1/O[3], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[74].mac_i/D[2]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[18].mac_i/ofm_4_reg[18][12]_i_1/CO[3], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[18].mac_i/ofm_4_reg[18][12]_i_1_n_0
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[25].mac_i/ofm_4_reg[25][2]_i_1/CO[3], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[25].mac_i/ofm_4_reg[25][2]_i_1_n_0
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[70].mac_i/ofm_4_reg[70][7]_i_1/CO[3], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[70].mac_i/ofm_4_reg[70][7]_i_1_n_0
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[74].mac_i/ofm_4_reg[74][2]_i_1/CO[3], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[74].mac_i/ofm_4_reg[74][2]_i_1_n_0
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[18].mac_i/ofm_4_reg[18][12]_i_1/O[1], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[18].mac_i/D[10]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[18].mac_i/ofm_4_reg[18][12]_i_1/O[2], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[18].mac_i/D[11]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[18].mac_i/ofm_4_reg[18][12]_i_1/O[0], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[18].mac_i/D[9]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[19].mac_i/ofm_4_reg[19][2]_i_1/CO[3], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[19].mac_i/ofm_4_reg[19][2]_i_1_n_0
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[25].mac_i/ofm_4_reg[25][2]_i_1/O[1], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[25].mac_i/D[0]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[25].mac_i/ofm_4_reg[25][2]_i_1/O[2], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[25].mac_i/D[1]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[25].mac_i/ofm_4_reg[25][2]_i_1/O[3], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[25].mac_i/D[2]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[18].mac_i/ofm_4_reg[18][12]_i_1/O[3], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[18].mac_i/D[12]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[70].mac_i/ofm_4_reg[70][7]_i_1/O[0], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[70].mac_i/D[4]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[70].mac_i/ofm_4_reg[70][7]_i_1/O[1], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[70].mac_i/D[5]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[70].mac_i/ofm_4_reg[70][7]_i_1/O[2], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[70].mac_i/D[6]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[70].mac_i/ofm_4_reg[70][7]_i_1/O[3], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[70].mac_i/D[7]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[19].mac_i/ofm_4_reg[19][2]_i_1/O[1], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[19].mac_i/D[0]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[19].mac_i/ofm_4_reg[19][2]_i_1/O[2], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[19].mac_i/D[1]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[19].mac_i/ofm_4_reg[19][2]_i_1/O[3], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[19].mac_i/D[2]
WARNING: [Route 35-198] Port "ifm_4[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[78].mac_i/ofm_4_reg[78][13]_i_1/CO[3], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[78].mac_i/ofm_4_reg[78][13]_i_1_n_0
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[76].mac_i/ofm_4_reg[76][2]_i_1/CO[3], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[76].mac_i/ofm_4_reg[76][2]_i_1_n_0
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[71].mac_i/ofm_4_reg[71][5]_i_1/CO[3], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[71].mac_i/ofm_4_reg[71][5]_i_1_n_0
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[78].mac_i/ofm_4_reg[78][13]_i_1/O[0], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[78].mac_i/D[10]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[78].mac_i/ofm_4_reg[78][13]_i_1/O[1], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[78].mac_i/D[11]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[78].mac_i/ofm_4_reg[78][13]_i_1/O[2], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[78].mac_i/D[12]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[78].mac_i/ofm_4_reg[78][13]_i_1/O[3], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[78].mac_i/D[13]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[76].mac_i/ofm_4_reg[76][2]_i_1/O[1], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[76].mac_i/D[0]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[76].mac_i/ofm_4_reg[76][2]_i_1/O[2], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[76].mac_i/D[1]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[76].mac_i/ofm_4_reg[76][2]_i_1/O[3], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[76].mac_i/D[2]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[71].mac_i/ofm_4_reg[71][5]_i_1/O[3], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[71].mac_i/D[5]
WARNING: [Route 35-198] Port "ifm_4[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[71].mac_i/ofm_4_reg[71][5]_i_1/O[0], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[71].mac_i/D[2]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[71].mac_i/ofm_4_reg[71][5]_i_1/O[1], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[71].mac_i/D[3]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[71].mac_i/ofm_4_reg[71][5]_i_1/O[2], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[71].mac_i/D[4]
WARNING: [Route 35-198] Port "ifm_4[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[73].mac_i/ofm_4_reg[73][2]_i_1/CO[3], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[73].mac_i/ofm_4_reg[73][2]_i_1_n_0
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[73].mac_i/ofm_4_reg[73][2]_i_1/O[1], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[73].mac_i/D[0]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[73].mac_i/ofm_4_reg[73][2]_i_1/O[2], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[73].mac_i/D[1]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[73].mac_i/ofm_4_reg[73][2]_i_1/O[3], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[73].mac_i/D[2]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[100].mac_i/ofm_4_reg[100][2]_i_1/CO[3], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[100].mac_i/ofm_4_reg[100][2]_i_1_n_0
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[55].mac_i/ofm_4_reg[55][5]_i_1/CO[3], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[55].mac_i/ofm_4_reg[55][5]_i_1_n_0
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[81].mac_i/ofm_4_reg[81][10]_i_1/CO[3], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[81].mac_i/ofm_4_reg[81][10]_i_1_n_0
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[100].mac_i/ofm_4_reg[100][2]_i_1/O[1], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[100].mac_i/D[0]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[100].mac_i/ofm_4_reg[100][2]_i_1/O[2], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[100].mac_i/D[1]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[100].mac_i/ofm_4_reg[100][2]_i_1/O[3], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[100].mac_i/D[2]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[55].mac_i/ofm_4_reg[55][5]_i_1/O[0], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[55].mac_i/D[2]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[55].mac_i/ofm_4_reg[55][5]_i_1/O[1], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[55].mac_i/D[3]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[55].mac_i/ofm_4_reg[55][5]_i_1/O[2], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[55].mac_i/D[4]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[55].mac_i/ofm_4_reg[55][5]_i_1/O[3], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[55].mac_i/D[5]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[47].mac_i/ofm_4_reg[47][10]_i_1/CO[3], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[47].mac_i/ofm_4_reg[47][10]_i_1_n_0
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[47].mac_i/ofm_4_reg[47][10]_i_1/O[3], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[47].mac_i/D[10]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[47].mac_i/ofm_4_reg[47][10]_i_1/O[0], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[47].mac_i/D[7]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[47].mac_i/ofm_4_reg[47][10]_i_1/O[1], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[47].mac_i/D[8]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[47].mac_i/ofm_4_reg[47][10]_i_1/O[2], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[47].mac_i/D[9]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[81].mac_i/ofm_4_reg[81][10]_i_1/O[3], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[81].mac_i/D[10]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[81].mac_i/ofm_4_reg[81][10]_i_1/O[0], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[81].mac_i/D[7]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[81].mac_i/ofm_4_reg[81][10]_i_1/O[1], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[81].mac_i/D[8]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[81].mac_i/ofm_4_reg[81][10]_i_1/O[2], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[81].mac_i/D[9]
WARNING: [Route 35-198] Port "ifm_4[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[89].mac_i/ofm_4_reg[89][1]_i_1/CO[3], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[89].mac_i/ofm_4_reg[89][1]_i_1_n_0
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[86].mac_i/ofm_4_reg[86][2]_i_1/O[1], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[86].mac_i/D[0]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[86].mac_i/ofm_4_reg[86][2]_i_1/O[2], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[86].mac_i/D[1]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[86].mac_i/ofm_4_reg[86][2]_i_1/O[3], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[86].mac_i/D[2]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[46].mac_i/ofm_4_reg[46][5]_i_1/O[0], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[46].mac_i/D[2]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[46].mac_i/ofm_4_reg[46][5]_i_1/O[1], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[46].mac_i/D[3]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[46].mac_i/ofm_4_reg[46][5]_i_1/O[2], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[46].mac_i/D[4]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[46].mac_i/ofm_4_reg[46][5]_i_1/O[3], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[46].mac_i/D[5]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[89].mac_i/ofm_4_reg[89][1]_i_1/O[2], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[89].mac_i/D[0]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[89].mac_i/ofm_4_reg[89][1]_i_1/O[3], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[89].mac_i/D[1]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[86].mac_i/ofm_4_reg[86][2]_i_1/CO[3], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[86].mac_i/ofm_4_reg[86][2]_i_1_n_0
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[46].mac_i/ofm_4_reg[46][5]_i_1/CO[3], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[46].mac_i/ofm_4_reg[46][5]_i_1_n_0
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[97].mac_i/ofm_4_reg[97][5]_i_1/O[2], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[97].mac_i/D[4]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[97].mac_i/ofm_4_reg[97][5]_i_1/O[3], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[97].mac_i/D[5]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[97].mac_i/ofm_4_reg[97][5]_i_1/O[0], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[97].mac_i/D[2]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[97].mac_i/ofm_4_reg[97][5]_i_1/O[1], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[97].mac_i/D[3]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[97].mac_i/ofm_4_reg[97][5]_i_1/CO[3], cell type CARRY4, site type SLICEL). Design will not pass DRC check. Router will skip net genblk1[97].mac_i/ofm_4_reg[97][5]_i_1_n_0
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[67].mac_i/ofm_4_reg[67][5]_i_1/CO[3], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[67].mac_i/ofm_4_reg[67][5]_i_1_n_0
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[58].mac_i/ofm_4_reg[58][5]_i_1/CO[3], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[58].mac_i/ofm_4_reg[58][5]_i_1_n_0
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[101].mac_i/ofm_4_reg[101][3]_i_1/CO[3], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[101].mac_i/ofm_4_reg[101][3]_i_1_n_0
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[87].mac_i/ofm_4_reg[87][1]_i_1/CO[3], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[87].mac_i/ofm_4_reg[87][1]_i_1_n_0
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[126].mac_i/ofm_4_reg[126][5]_i_1/CO[3], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[126].mac_i/ofm_4_reg[126][5]_i_1_n_0
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[107].mac_i/ofm_4_reg[107][1]_i_1/CO[3], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[107].mac_i/ofm_4_reg[107][1]_i_1_n_0
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[67].mac_i/ofm_4_reg[67][5]_i_1/O[0], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[67].mac_i/D[2]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[67].mac_i/ofm_4_reg[67][5]_i_1/O[1], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[67].mac_i/D[3]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[67].mac_i/ofm_4_reg[67][5]_i_1/O[2], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[67].mac_i/D[4]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[67].mac_i/ofm_4_reg[67][5]_i_1/O[3], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[67].mac_i/D[5]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[58].mac_i/ofm_4_reg[58][5]_i_1/O[0], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[58].mac_i/D[2]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[58].mac_i/ofm_4_reg[58][5]_i_1/O[1], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[58].mac_i/D[3]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[58].mac_i/ofm_4_reg[58][5]_i_1/O[2], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[58].mac_i/D[4]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[58].mac_i/ofm_4_reg[58][5]_i_1/O[3], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[58].mac_i/D[5]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[87].mac_i/ofm_4_reg[87][1]_i_1/O[2], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[87].mac_i/D[0]
CRITICAL WARNING: [Route 35-19] Driver is not a routable pin (driver inst term genblk1[87].mac_i/ofm_4_reg[87][1]_i_1/O[3], cell type CARRY4, site type SLICEM). Design will not pass DRC check. Router will skip net genblk1[87].mac_i/D[1]
INFO: [Common 17-14] Message 'Route 35-19' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Route 35-198] Port "ifm_4[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 164923835

Time (s): cpu = 00:02:04 ; elapsed = 00:01:13 . Memory (MB): peak = 3390.648 ; gain = 355.586 ; free physical = 503 ; free virtual = 3694
Post Restoration Checksum: NetGraph: 97017bec NumContArr: cd90bc49 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Create Timer | Checksum: 164923835

Time (s): cpu = 00:02:11 ; elapsed = 00:01:18 . Memory (MB): peak = 3486.645 ; gain = 451.582 ; free physical = 385 ; free virtual = 3580

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 164923835

Time (s): cpu = 00:02:12 ; elapsed = 00:01:18 . Memory (MB): peak = 3517.895 ; gain = 482.832 ; free physical = 340 ; free virtual = 3544

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 164923835

Time (s): cpu = 00:02:12 ; elapsed = 00:01:18 . Memory (MB): peak = 3517.895 ; gain = 482.832 ; free physical = 340 ; free virtual = 3544
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 228edbc60

Time (s): cpu = 00:02:29 ; elapsed = 00:01:26 . Memory (MB): peak = 3564.473 ; gain = 529.410 ; free physical = 287 ; free virtual = 3534
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.347 | TNS=-31.856| WHS=0.059  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1c7c4f044

Time (s): cpu = 00:02:37 ; elapsed = 00:01:29 . Memory (MB): peak = 3564.473 ; gain = 529.410 ; free physical = 277 ; free virtual = 3525

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: ee3900cd

Time (s): cpu = 00:03:07 ; elapsed = 00:01:41 . Memory (MB): peak = 3587.191 ; gain = 552.129 ; free physical = 297 ; free virtual = 3508

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 15129
 Number of Nodes with overlaps = 4040
 Number of Nodes with overlaps = 1053
 Number of Nodes with overlaps = 203
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.388 | TNS=-65.403| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2119626c8

Time (s): cpu = 00:05:53 ; elapsed = 00:02:47 . Memory (MB): peak = 3587.191 ; gain = 552.129 ; free physical = 163 ; free virtual = 3375

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.388 | TNS=-65.403| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1232bef4a

Time (s): cpu = 00:05:54 ; elapsed = 00:02:49 . Memory (MB): peak = 3587.191 ; gain = 552.129 ; free physical = 164 ; free virtual = 3375
Phase 4 Rip-up And Reroute | Checksum: 1232bef4a

Time (s): cpu = 00:05:55 ; elapsed = 00:02:49 . Memory (MB): peak = 3587.191 ; gain = 552.129 ; free physical = 164 ; free virtual = 3375

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1232bef4a

Time (s): cpu = 00:05:57 ; elapsed = 00:02:50 . Memory (MB): peak = 3587.191 ; gain = 552.129 ; free physical = 164 ; free virtual = 3375
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.388 | TNS=-65.403| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 111a0b333

Time (s): cpu = 00:05:58 ; elapsed = 00:02:50 . Memory (MB): peak = 3587.191 ; gain = 552.129 ; free physical = 157 ; free virtual = 3368

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 111a0b333

Time (s): cpu = 00:05:58 ; elapsed = 00:02:51 . Memory (MB): peak = 3587.191 ; gain = 552.129 ; free physical = 157 ; free virtual = 3368
Phase 5 Delay and Skew Optimization | Checksum: 111a0b333

Time (s): cpu = 00:05:58 ; elapsed = 00:02:51 . Memory (MB): peak = 3587.191 ; gain = 552.129 ; free physical = 157 ; free virtual = 3368

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10cb77c62

Time (s): cpu = 00:06:01 ; elapsed = 00:02:52 . Memory (MB): peak = 3587.191 ; gain = 552.129 ; free physical = 157 ; free virtual = 3369
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.386 | TNS=-58.530| WHS=0.116  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 10cb77c62

Time (s): cpu = 00:06:01 ; elapsed = 00:02:52 . Memory (MB): peak = 3587.191 ; gain = 552.129 ; free physical = 157 ; free virtual = 3368
Phase 6 Post Hold Fix | Checksum: 10cb77c62

Time (s): cpu = 00:06:01 ; elapsed = 00:02:52 . Memory (MB): peak = 3587.191 ; gain = 552.129 ; free physical = 157 ; free virtual = 3369

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 12d355cd7

Time (s): cpu = 00:06:07 ; elapsed = 00:02:54 . Memory (MB): peak = 3587.191 ; gain = 552.129 ; free physical = 165 ; free virtual = 3367
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.386 | TNS=-58.530| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 12d355cd7

Time (s): cpu = 00:06:07 ; elapsed = 00:02:54 . Memory (MB): peak = 3587.191 ; gain = 552.129 ; free physical = 156 ; free virtual = 3367

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.24061 %
  Global Horizontal Routing Utilization  = 1.21611 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 72.973%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 70.2703%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 12d355cd7

Time (s): cpu = 00:06:09 ; elapsed = 00:02:55 . Memory (MB): peak = 3587.191 ; gain = 552.129 ; free physical = 151 ; free virtual = 3363

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 12d355cd7

Time (s): cpu = 00:06:09 ; elapsed = 00:02:55 . Memory (MB): peak = 3587.191 ; gain = 552.129 ; free physical = 151 ; free virtual = 3363

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1bf5da399

Time (s): cpu = 00:06:12 ; elapsed = 00:02:58 . Memory (MB): peak = 3587.191 ; gain = 552.129 ; free physical = 158 ; free virtual = 3360

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3587.191 ; gain = 0.000 ; free physical = 186 ; free virtual = 3394
ERROR: [Shape Builder 18-150] Failed to create CARRY shape for instance genblk1[100].mac_i/ofm_4_reg[100][2]_i_4. Reason: Routing contention at pips element DOUTMUX.
Ending IncrPlace Task | Checksum: c536c7b7

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3587.191 ; gain = 0.000 ; free physical = 204 ; free virtual = 3413
Phase 11 Incr Placement Change | Checksum: 1bf5da399

Time (s): cpu = 00:06:13 ; elapsed = 00:03:00 . Memory (MB): peak = 3587.191 ; gain = 552.129 ; free physical = 204 ; free virtual = 3413
ERROR: [Route 35-465] Router encountered an unexpected condition and will exit.
INFO: [Route 35-17] Router encountered errors. Please check the log file for details

Time (s): cpu = 00:06:14 ; elapsed = 00:03:00 . Memory (MB): peak = 3587.191 ; gain = 552.129 ; free physical = 448 ; free virtual = 3657
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 37 Warnings, 100 Critical Warnings and 2 Errors encountered.
route_design failed
route_design: Time (s): cpu = 00:06:23 ; elapsed = 00:03:04 . Memory (MB): peak = 3587.191 ; gain = 552.129 ; free physical = 448 ; free virtual = 3657
ERROR: [Common 17-39] 'route_design' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 13 23:57:43 2020...
