=====
SETUP
0.437
17.526
17.963
u_z80/u_cz80/mcycle_1_s0
6.375
6.607
u_z80/n189_s2
9.073
9.628
u_z80/u_cz80/n1550_s9
10.619
11.072
u_z80/n279_s16
11.473
12.043
u_z80/n279_s8
12.045
12.594
u_z80/n279_s4
12.766
13.219
d_7_s9
13.934
14.489
u_ppi/u_ppi_0/ff_port_c_7_s4
15.796
16.167
u_ppi/u_ppi_0/ff_port_c_6_s3
16.360
16.909
u_ppi/u_ppi_0/ff_port_c_6_s1
17.526
=====
SETUP
0.909
17.053
17.963
u_z80/u_cz80/mcycle_1_s0
6.375
6.607
u_z80/n189_s2
9.073
9.628
u_z80/u_cz80/n1550_s9
10.619
11.072
u_z80/n279_s16
11.473
12.043
u_z80/n279_s8
12.045
12.594
u_z80/n279_s4
12.766
13.219
d_7_s9
13.934
14.489
u_ppi/u_ppi_0/ff_port_c_7_s4
15.796
16.167
u_ppi/u_ppi_0/ff_port_c_4_s3
16.360
16.909
u_ppi/u_ppi_0/ff_port_c_4_s1
17.053
=====
SETUP
0.909
17.053
17.963
u_z80/u_cz80/mcycle_1_s0
6.375
6.607
u_z80/n189_s2
9.073
9.628
u_z80/u_cz80/n1550_s9
10.619
11.072
u_z80/n279_s16
11.473
12.043
u_z80/n279_s8
12.045
12.594
u_z80/n279_s4
12.766
13.219
d_7_s9
13.934
14.489
u_ppi/u_ppi_0/ff_port_c_7_s4
15.796
16.167
u_ppi/u_ppi_0/ff_port_c_5_s3
16.360
16.909
u_ppi/u_ppi_0/ff_port_c_5_s1
17.053
=====
SETUP
0.910
17.053
17.963
u_z80/u_cz80/mcycle_1_s0
6.375
6.607
u_z80/n189_s2
9.073
9.628
u_z80/u_cz80/n1550_s9
10.619
11.072
u_z80/n279_s16
11.473
12.043
u_z80/n279_s8
12.045
12.594
u_z80/n279_s4
12.766
13.219
d_7_s9
13.934
14.489
u_ppi/u_ppi_0/ff_port_c_7_s4
15.796
16.167
u_ppi/u_ppi_0/ff_port_c_7_s3
16.176
16.725
u_ppi/u_ppi_0/ff_port_c_7_s1
17.053
=====
SETUP
0.951
17.011
17.963
u_z80/u_cz80/mcycle_1_s0
6.375
6.607
u_z80/n189_s2
9.073
9.628
u_z80/u_cz80/n1550_s9
10.619
11.072
u_z80/n279_s16
11.473
12.043
u_z80/n279_s8
12.045
12.594
u_z80/n279_s4
12.766
13.219
u_ppi/u_ppi_0/n82_s2
13.673
14.190
u_ppi/u_ppi_0/ff_port_c_3_s5
15.647
16.100
u_ppi/u_ppi_0/ff_port_c_1_s3
16.113
16.683
u_ppi/u_ppi_0/ff_port_c_1_s1
17.011
=====
SETUP
1.135
16.827
17.963
u_z80/u_cz80/mcycle_1_s0
6.375
6.607
u_z80/n189_s2
9.073
9.628
u_z80/u_cz80/n1550_s9
10.619
11.072
u_z80/n279_s16
11.473
12.043
u_z80/n279_s8
12.045
12.594
u_z80/n279_s4
12.766
13.219
u_ppi/u_ppi_0/n82_s2
13.673
14.190
u_ppi/u_ppi_0/ff_port_c_3_s5
15.647
16.100
u_ppi/u_ppi_0/ff_port_c_3_s3
16.113
16.683
u_ppi/u_ppi_0/ff_port_c_3_s1
16.827
=====
SETUP
1.135
16.827
17.963
u_z80/u_cz80/mcycle_1_s0
6.375
6.607
u_z80/n189_s2
9.073
9.628
u_z80/u_cz80/n1550_s9
10.619
11.072
u_z80/n279_s16
11.473
12.043
u_z80/n279_s8
12.045
12.594
u_z80/n279_s4
12.766
13.219
u_ppi/u_ppi_0/n82_s2
13.673
14.190
u_ppi/u_ppi_0/ff_port_c_3_s5
15.647
16.100
u_ppi/u_ppi_0/ff_port_c_2_s3
16.113
16.683
u_ppi/u_ppi_0/ff_port_c_2_s1
16.827
=====
SETUP
1.202
16.760
17.963
u_z80/u_cz80/mcycle_1_s0
6.375
6.607
u_z80/n189_s2
9.073
9.628
u_z80/u_cz80/n1550_s9
10.619
11.072
u_z80/n279_s16
11.473
12.043
u_z80/n279_s8
12.045
12.594
u_z80/n279_s4
12.766
13.219
d_2_s7
14.165
14.682
u_ppi/u_ppi_0/ff_port_a_2_s0
16.760
=====
SETUP
1.370
16.592
17.963
u_z80/u_cz80/mcycle_1_s0
6.375
6.607
u_z80/n189_s2
9.073
9.628
u_z80/u_cz80/n1550_s9
10.619
11.072
u_z80/n279_s16
11.473
12.043
u_z80/n279_s8
12.045
12.594
u_z80/n279_s4
12.766
13.219
d_6_s7
14.178
14.733
u_ppi/u_ppi_0/n68_s1
16.022
16.592
u_ppi/u_ppi_0/ff_port_c_6_s1
16.592
=====
SETUP
1.396
16.567
17.963
u_z80/u_cz80/mcycle_1_s0
6.375
6.607
u_z80/n189_s2
9.073
9.628
u_z80/u_cz80/n1550_s9
10.619
11.072
u_z80/n279_s16
11.473
12.043
u_z80/n279_s8
12.045
12.594
u_z80/n279_s4
12.766
13.219
d_5_s7
14.178
14.733
u_ppi/u_ppi_0/n69_s1
16.105
16.567
u_ppi/u_ppi_0/ff_port_c_5_s1
16.567
=====
SETUP
1.412
16.551
17.963
u_z80/u_cz80/mcycle_1_s0
6.375
6.607
u_z80/n189_s2
9.073
9.628
u_z80/u_cz80/n1550_s9
10.619
11.072
u_z80/n279_s16
11.473
12.043
u_z80/n279_s8
12.045
12.594
u_z80/n279_s4
12.766
13.219
d_5_s7
14.178
14.733
w_sdram_d_5_s0
15.981
16.551
u_sdram/ff_wdata_5_s0
16.551
=====
SETUP
1.445
16.518
17.963
u_z80/u_cz80/mcycle_1_s0
6.375
6.607
u_z80/n189_s2
9.073
9.628
u_z80/u_cz80/n1550_s9
10.619
11.072
u_z80/n279_s16
11.473
12.043
u_z80/n279_s8
12.045
12.594
u_z80/n279_s4
12.766
13.219
d_2_s7
14.165
14.682
u_ppi/u_ppi_0/n72_s1
16.147
16.518
u_ppi/u_ppi_0/ff_port_c_2_s1
16.518
=====
SETUP
1.487
16.476
17.963
u_z80/u_cz80/mcycle_1_s0
6.375
6.607
u_z80/n189_s2
9.073
9.628
u_z80/u_cz80/n1550_s9
10.619
11.072
u_z80/n279_s16
11.473
12.043
u_z80/n279_s8
12.045
12.594
u_z80/n279_s4
12.766
13.219
d_5_s7
14.178
14.733
u_ppi/u_ppi_0/ff_port_a_5_s0
16.476
=====
SETUP
1.492
16.470
17.963
u_z80/u_cz80/mcycle_1_s0
6.375
6.607
u_z80/n189_s2
9.073
9.628
u_z80/u_cz80/n1550_s9
10.619
11.072
u_z80/n279_s16
11.473
12.043
u_z80/n279_s8
12.045
12.594
u_z80/n279_s4
12.766
13.219
d_6_s7
14.178
14.733
u_ppi/u_ppi_0/ff_port_a_6_s0
16.470
=====
SETUP
1.521
16.441
17.963
u_z80/u_cz80/mcycle_1_s0
6.375
6.607
u_z80/n189_s2
9.073
9.628
u_z80/u_cz80/n1550_s9
10.619
11.072
u_z80/n279_s16
11.473
12.043
u_z80/n279_s8
12.045
12.594
u_z80/n279_s4
12.766
13.219
u_system_control/n14_s1
14.165
14.682
u_ppi/u_ppi_0/n82_s1
15.835
16.297
u_ppi/u_ppi_0/ff_port_c_0_s0
16.441
=====
SETUP
1.562
16.401
17.963
u_z80/u_cz80/mcycle_1_s0
6.375
6.607
u_z80/n189_s2
9.073
9.628
u_z80/u_cz80/n1550_s9
10.619
11.072
u_z80/n279_s16
11.473
12.043
u_z80/n279_s8
12.045
12.594
u_z80/n279_s4
12.766
13.219
d_4_s7
14.040
14.595
u_ppi/u_ppi_0/n70_s1
15.852
16.401
u_ppi/u_ppi_0/ff_port_c_4_s1
16.401
=====
SETUP
1.593
16.369
17.963
u_z80/u_cz80/mcycle_1_s0
6.375
6.607
u_z80/n189_s2
9.073
9.628
u_z80/u_cz80/n1550_s9
10.619
11.072
u_z80/n279_s16
11.473
12.043
u_z80/n279_s8
12.045
12.594
u_z80/n279_s4
12.766
13.219
d_6_s7
14.178
14.733
w_sdram_d_6_s0
15.998
16.369
u_sdram/ff_wdata_6_s0
16.369
=====
SETUP
1.624
16.339
17.963
u_z80/u_cz80/mcycle_1_s0
6.375
6.607
u_z80/n189_s2
9.073
9.628
u_z80/u_cz80/n1550_s9
10.619
11.072
u_z80/n279_s16
11.473
12.043
u_z80/n279_s8
12.045
12.594
u_z80/n279_s4
12.766
13.219
d_0_s7
14.040
14.595
u_ppi/u_ppi_0/n71_s1
15.877
16.339
u_ppi/u_ppi_0/ff_port_c_3_s1
16.339
=====
SETUP
1.637
16.326
17.963
u_z80/u_cz80/mcycle_1_s0
6.375
6.607
u_z80/n189_s2
9.073
9.628
u_z80/u_cz80/n1550_s9
10.619
11.072
u_z80/n279_s16
11.473
12.043
u_z80/n279_s8
12.045
12.594
u_z80/n279_s4
12.766
13.219
u_z80/d_Z_7_s
13.934
14.305
u_ppi/u_ppi_0/n67_s1
15.756
16.326
u_ppi/u_ppi_0/ff_port_c_7_s1
16.326
=====
SETUP
1.684
16.279
17.963
u_z80/u_cz80/mcycle_1_s0
6.375
6.607
u_z80/n189_s2
9.073
9.628
u_z80/u_cz80/n1550_s9
10.619
11.072
u_z80/n279_s16
11.473
12.043
u_z80/n279_s8
12.045
12.594
u_z80/n279_s4
12.766
13.219
d_0_s7
14.040
14.595
u_ppi/u_ppi_0/n73_s1
15.709
16.279
u_ppi/u_ppi_0/ff_port_c_1_s1
16.279
=====
SETUP
1.726
16.236
17.963
u_z80/u_cz80/mcycle_1_s0
6.375
6.607
u_z80/n189_s2
9.073
9.628
u_z80/u_cz80/n1550_s9
10.619
11.072
u_z80/n279_s16
11.473
12.043
u_z80/n279_s8
12.045
12.594
u_z80/n279_s4
12.766
13.219
d_0_s7
14.040
14.595
u_ppi/u_ppi_0/ff_port_a_0_s0
16.236
=====
SETUP
1.745
16.217
17.963
u_z80/u_cz80/mcycle_1_s0
6.375
6.607
u_z80/n189_s2
9.073
9.628
u_z80/u_cz80/n1550_s9
10.619
11.072
u_z80/n279_s16
11.473
12.043
u_z80/n279_s8
12.045
12.594
u_z80/n279_s4
12.766
13.219
d_2_s7
14.165
14.682
w_sdram_d_2_s0
15.755
16.217
u_sdram/ff_wdata_2_s0
16.217
=====
SETUP
1.708
16.277
17.985
u_z80/u_cz80/mcycle_1_s0
6.375
6.607
u_z80/n189_s2
9.073
9.628
u_z80/u_cz80/n1550_s9
10.619
11.072
u_z80/n279_s16
11.473
12.043
u_z80/n279_s8
12.045
12.594
u_z80/n279_s4
12.766
13.219
d_4_s7
14.040
14.595
u_z80/ff_dinst_4_s0
16.277
=====
SETUP
1.736
16.249
17.985
u_z80/u_cz80/mcycle_1_s0
6.375
6.607
u_z80/n189_s2
9.073
9.628
u_z80/u_cz80/n1550_s9
10.619
11.072
u_z80/n279_s16
11.473
12.043
u_z80/n279_s8
12.045
12.594
u_z80/n279_s4
12.766
13.219
d_5_s7
14.178
14.733
u_z80/ff_di_reg_5_s0
16.249
=====
SETUP
1.744
16.240
17.985
u_z80/u_cz80/mcycle_1_s0
6.375
6.607
u_z80/n189_s2
9.073
9.628
u_z80/u_cz80/n1550_s9
10.619
11.072
u_z80/n279_s16
11.473
12.043
u_z80/n279_s8
12.045
12.594
u_z80/n279_s4
12.766
13.219
d_0_s7
14.040
14.595
u_z80/ff_di_reg_0_s0
16.240
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_7_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_6_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_5_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_4_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_3_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_2_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_1_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_video_out/i182/u_double_buffer/u_buf_odd/ff_we_s0
5.615
5.816
u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_video_out/i182/u_double_buffer/u_buf_even/ff_we_s0
5.615
5.816
u_video_out/i182/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.074
5.937
5.864
u_video_out/i182/u_double_buffer/u_buf_odd/ff_d_7_s0
5.615
5.816
u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.937
=====
HOLD
0.074
5.937
5.864
u_video_out/i182/u_double_buffer/u_buf_even/ff_d_1_s0
5.615
5.816
u_video_out/i182/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.937
=====
HOLD
0.076
5.940
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_3_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.940
=====
HOLD
0.198
6.062
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_2_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.062
=====
HOLD
0.198
6.062
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_0_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.062
=====
HOLD
0.201
6.065
5.864
u_video_out/i182/u_double_buffer/u_buf_even/ff_d_17_s0
5.615
5.817
u_video_out/i182/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
6.065
=====
HOLD
0.202
6.066
5.864
u_video_out/i182/u_double_buffer/u_buf_even/ff_d_2_s0
5.615
5.817
u_video_out/i182/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
6.066
=====
HOLD
0.202
6.066
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_7_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.066
=====
HOLD
0.202
6.066
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_6_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.066
=====
HOLD
0.202
6.066
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_0_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.066
=====
HOLD
0.205
5.937
5.733
u_video_out/i182/u_double_buffer/u_buf_odd/ff_address_6_s0
5.615
5.816
u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.937
=====
HOLD
0.205
5.937
5.733
u_video_out/i182/u_double_buffer/u_buf_odd/ff_address_5_s0
5.615
5.816
u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.937
=====
HOLD
0.206
6.069
5.864
u_opll/u_ikaopll/u_EG/cyc19r_start_attack_s0
5.615
5.817
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s
6.069
