# <p align = center> Vectors and Arrays </p>

---


## Vectors in SystemVerilog

### Definition
A vector in SystemVerilog is a one-dimensional array of bits. It can represent a collection of bits as a single entity, making it ideal for modeling data buses, registers, or any bit-level operations in digital design.

### Characteristics of Vectors
- **Bit Width**: Vectors can be declared with a specified width (number of bits). They can be declared as signed or unsigned based on the application.
- **4-State Values**: Vectors can hold values of `0`, `1`, `x` (unknown), and `z` (high impedance) if declared as `logic`.
- **Indexing**: Vectors are indexed using square brackets. The index ranges can be specified to determine the most and least significant bits.

### Syntax
```systemverilog
data_type [msb:lsb] vector_name; // Example: logic [3:0] my_vector;
```

### Example of a Vector
Here’s an example that demonstrates how to declare, initialize, and manipulate a vector in SystemVerilog:

```systemverilog
module vector_example;

    // Declare an 8-bit vector
    logic [7:0] data_bus;

    // Initialize the vector
    initial begin
        data_bus = 8'b10101010; // Assign a binary value to the vector
        $display("Data Bus Value: %b", data_bus); // Display binary value
    end

    // Example of manipulating the vector
    always @(*) begin
        // Bitwise NOT operation
        logic [7:0] inverted_bus;
        inverted_bus = ~data_bus;
        $display("Inverted Data Bus Value: %b", inverted_bus);
    end

endmodule
```

### Usage of Vectors
- **Modeling Buses**: Vectors are commonly used to represent data buses, control signals, or any group of bits in digital systems.
- **Registers**: Vectors can be used to define registers that hold multi-bit values and can participate in various operations.

---

## Arrays in SystemVerilog

### Definition
An array in SystemVerilog is a collection of elements of the same data type. Arrays can be one-dimensional (like vectors) or multi-dimensional, allowing for complex data structures.

### Types of Arrays
1. **Packed Arrays**: These are arrays that occupy contiguous memory space. They are treated as single entities in bitwise operations.
2. **Unpacked Arrays**: These arrays can have different storage locations for each element and are accessed using multiple indices.

### Characteristics of Arrays
- **Indexing**: Elements of an array can be accessed using indices. The indices start from zero by default.
- **Element Types**: Arrays can hold any data type, including user-defined types.

### Syntax for Packed Arrays
```systemverilog
data_type [msb:lsb] array_name [size]; // Example: logic [3:0] my_array [4];
```

### Syntax for Unpacked Arrays
```systemverilog
data_type array_name [size1][size2]; // Example: logic my_array [4][3];
```

### Example of a Packed Array
Here’s an example demonstrating a packed array:

```systemverilog
module packed_array_example;

    // Declare a packed array of 4 elements, each 4 bits wide
    logic [3:0] my_array [4];

    // Initialize the packed array
    initial begin
        my_array[0] = 4'b0001; // First element
        my_array[1] = 4'b0010; // Second element
        my_array[2] = 4'b0011; // Third element
        my_array[3] = 4'b0100; // Fourth element

        // Display the values of the packed array
        for (int i = 0; i < 4; i++) begin
            $display("my_array[%0d]: %b", i, my_array[i]);
        end
    end

endmodule
```

### Example of an Unpacked Array
Here’s an example demonstrating an unpacked array:

```systemverilog
module unpacked_array_example;

    // Declare an unpacked array with 4 rows and 3 columns
    logic my_array [4][3]; 

    // Initialize the unpacked array
    initial begin
        my_array[0][0] = 1; my_array[0][1] = 0; my_array[0][2] = 1;
        my_array[1][0] = 0; my_array[1][1] = 1; my_array[1][2] = 0;
        my_array[2][0] = 1; my_array[2][1] = 1; my_array[2][2] = 0;
        my_array[3][0] = 0; my_array[3][1] = 0; my_array[3][2] = 1;

        // Display the values of the unpacked array
        for (int i = 0; i < 4; i++) begin
            for (int j = 0; j < 3; j++) begin
                $display("my_array[%0d][%0d]: %b", i, j, my_array[i][j]);
            end
        end
    end

endmodule
```

### Usage of Arrays
- **Data Storage**: Arrays are used to store collections of data, such as pixel values in images or multiple values from simulations.
- **Matrices and Tables**: Unpacked arrays can represent matrices, grids, or tables for mathematical computations.
- **Testbenches**: Arrays are extensively used in verification environments to store sequences of transactions or results.

---

## Summary

### Vectors
- **Purpose**: Vectors represent collections of bits; useful for buses, registers, and multi-bit data representations.
- **Types**: Can be single or multi-bit vectors, declared with a specific bit width.
- **Operations**: Vectors can participate in arithmetic, logical, and bitwise operations.

### Arrays
- **Purpose**: Arrays store collections of data of the same type; can be single-dimensional (packed) or multi-dimensional (unpacked).
- **Types**: Packed arrays are contiguous, while unpacked arrays allow independent storage for each element.
- **Operations**: Arrays facilitate data organization, indexing, and element access, making them useful for complex data structures.

Understanding vectors and arrays in SystemVerilog is crucial for designing efficient hardware systems and writing effective verification code. They provide the flexibility to manage data in various forms, which is essential for both hardware design and simulation.

---
## <p align = center> 2D PACKED ARRAYS </p>
In SystemVerilog, a 2D packed array is typically used when you want to create a multi-dimensional array where each dimension is "packed" tightly together, often for representing bit-level data. Packed arrays can be useful for representing fixed-width bit fields in RTL design.

Here’s an example of a 2D packed array in SystemVerilog:

```systemverilog
module example;

  // Declare a 2D packed array
  logic [3:0][7:0] data;

  initial begin
    // Assign values to the packed array
    data = '{8'hA5, 8'h3C, 8'hF0, 8'h1B};

    // Display the values
    $display("data[0]: %h", data[0]);
    $display("data[1]: %h", data[1]);
    $display("data[2]: %h", data[2]);
    $display("data[3]: %h", data[3]);
  end

endmodule
```

### Explanation
- `logic [3:0][7:0] data;` declares a 2D packed array named `data` with dimensions `[3:0][7:0]`.
  - `[3:0]` is the first dimension (4 elements).
  - `[7:0]` is the second dimension (8-bit elements).
- Each element in the array `data[i]` is an 8-bit value.
- `data = '{8'hA5, 8'h3C, 8'hF0, 8'h1B};` initializes the array with hexadecimal values for each element.
- `$display` statements print each element in the array.

This packed array can be used to model data buses, registers, or other fixed-width data fields where tight packing of bits is required.
