//
//Written by GowinSynthesis
//Tool Version "V1.9.9"
//Sun Oct 27 19:56:00 2024

//Source file index table:
//file0 "\/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v"
//file1 "\/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v"
`timescale 100 ps/100 ps
module InstructionCache (
  main_crg_clkout0,
  iBus_cmd_ready,
  n26687_5,
  IBusCachedPlugin_iBusRsp_stages_2_input_ready,
  _zz_iBus_rsp_valid,
  _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1,
  n18009_7,
  CsrPlugin_pipelineLiberator_pcValids_0_7,
  _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid,
  when_IBusCachedPlugin_l256_11,
  IBusCachedPlugin_fetchPc_pc,
  iBusWishbone_DAT_MISO_regNext,
  IBusCachedPlugin_fetchPc_pcReg,
  _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload,
  lineLoader_cmdSent,
  _zz_when_InstructionCache_l342,
  decodeStage_hit_valid,
  lineLoader_write_tag_0_valid_5,
  lineLoader_flushPending_9,
  lineLoader_valid,
  lineLoader_flushPending,
  lineLoader_address,
  IBusCachedPlugin_cache_io_cpu_decode_data,
  lineLoader_flushCounter,
  IBusCachedPlugin_cache_io_cpu_fetch_data
)
;
input main_crg_clkout0;
input iBus_cmd_ready;
input n26687_5;
input IBusCachedPlugin_iBusRsp_stages_2_input_ready;
input _zz_iBus_rsp_valid;
input _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1;
input n18009_7;
input CsrPlugin_pipelineLiberator_pcValids_0_7;
input _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid;
input when_IBusCachedPlugin_l256_11;
input [11:2] IBusCachedPlugin_fetchPc_pc;
input [31:0] iBusWishbone_DAT_MISO_regNext;
input [31:12] IBusCachedPlugin_fetchPc_pcReg;
input [31:5] _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload;
output lineLoader_cmdSent;
output _zz_when_InstructionCache_l342;
output decodeStage_hit_valid;
output lineLoader_write_tag_0_valid_5;
output lineLoader_flushPending_9;
output lineLoader_valid;
output lineLoader_flushPending;
output [31:5] lineLoader_address;
output [31:0] IBusCachedPlugin_cache_io_cpu_decode_data;
output [7:7] lineLoader_flushCounter;
output [24:15] IBusCachedPlugin_cache_io_cpu_fetch_data;
wire when_InstructionCache_l351;
wire lineLoader_write_tag_0_valid;
wire n702_3;
wire n703_3;
wire n704_4;
wire n1144_3;
wire lineLoader_flushPending_10;
wire n747_5;
wire n746_5;
wire n745_5;
wire n744_5;
wire n743_5;
wire n742_5;
wire n741_5;
wire n740_5;
wire n739_5;
wire n738_5;
wire n737_5;
wire n736_5;
wire n735_5;
wire n734_5;
wire n733_5;
wire n732_5;
wire n731_5;
wire n730_5;
wire n729_5;
wire n728_5;
wire n727_5;
wire n726_5;
wire n725_5;
wire n724_5;
wire n723_5;
wire n722_5;
wire n721_5;
wire n761_8;
wire n693_11;
wire n693_13;
wire fetchStage_hit_hits_0;
wire n760_1;
wire n760_2;
wire n759_1;
wire n759_2;
wire n758_1;
wire n758_2;
wire n757_1;
wire n757_2;
wire n756_1;
wire n756_2;
wire n755_1;
wire n755_2;
wire n754_1;
wire n754_0_COUT;
wire n457_1_SUM;
wire n457_3;
wire n458_1_SUM;
wire n458_3;
wire n459_1_SUM;
wire n459_3;
wire n460_1_SUM;
wire n460_3;
wire n461_1_SUM;
wire n461_3;
wire n462_1_SUM;
wire n462_3;
wire n463_1_SUM;
wire n463_3;
wire n464_1_SUM;
wire n464_3;
wire n465_1_SUM;
wire n465_3;
wire n466_1_SUM;
wire n466_3;
wire n467_1_SUM;
wire n467_3;
wire n468_1_SUM;
wire n468_3;
wire n469_1_SUM;
wire n469_3;
wire n470_1_SUM;
wire n470_3;
wire n471_1_SUM;
wire n471_3;
wire n472_1_SUM;
wire n472_3;
wire n473_1_SUM;
wire n473_3;
wire n474_1_SUM;
wire n474_3;
wire n475_1_SUM;
wire n475_3;
wire lineLoader_flushCounter_6_9;
wire [6:0] lineLoader_write_tag_0_payload_address;
wire [2:0] lineLoader_wordIndex;
wire [6:0] lineLoader_flushCounter_0;
wire [31:0] IBusCachedPlugin_cache_io_cpu_fetch_data_0;
wire [21:0] _zz_ways_0_tags_port1;
wire [31:16] DO;
wire [31:16] DO_0;
wire [31:21] DO_1;
wire VCC;
wire GND;
  LUT3 when_InstructionCache_l351_s0 (
    .F(when_InstructionCache_l351),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1),
    .I1(lineLoader_valid),
    .I2(lineLoader_flushPending) 
);
defparam when_InstructionCache_l351_s0.INIT=8'h10;
  LUT2 lineLoader_write_tag_0_valid_s1 (
    .F(lineLoader_write_tag_0_valid),
    .I0(lineLoader_write_tag_0_valid_5),
    .I1(lineLoader_flushCounter[7]) 
);
defparam lineLoader_write_tag_0_valid_s1.INIT=4'hB;
  LUT3 lineLoader_write_tag_0_payload_address_6_s2 (
    .F(lineLoader_write_tag_0_payload_address[6]),
    .I0(lineLoader_flushCounter_0[6]),
    .I1(lineLoader_address[11]),
    .I2(lineLoader_flushCounter[7]) 
);
defparam lineLoader_write_tag_0_payload_address_6_s2.INIT=8'hCA;
  LUT3 lineLoader_write_tag_0_payload_address_5_s2 (
    .F(lineLoader_write_tag_0_payload_address[5]),
    .I0(lineLoader_flushCounter_0[5]),
    .I1(lineLoader_address[10]),
    .I2(lineLoader_flushCounter[7]) 
);
defparam lineLoader_write_tag_0_payload_address_5_s2.INIT=8'hCA;
  LUT3 lineLoader_write_tag_0_payload_address_4_s2 (
    .F(lineLoader_write_tag_0_payload_address[4]),
    .I0(lineLoader_flushCounter_0[4]),
    .I1(lineLoader_address[9]),
    .I2(lineLoader_flushCounter[7]) 
);
defparam lineLoader_write_tag_0_payload_address_4_s2.INIT=8'hCA;
  LUT3 lineLoader_write_tag_0_payload_address_3_s2 (
    .F(lineLoader_write_tag_0_payload_address[3]),
    .I0(lineLoader_flushCounter_0[3]),
    .I1(lineLoader_address[8]),
    .I2(lineLoader_flushCounter[7]) 
);
defparam lineLoader_write_tag_0_payload_address_3_s2.INIT=8'hCA;
  LUT3 lineLoader_write_tag_0_payload_address_2_s2 (
    .F(lineLoader_write_tag_0_payload_address[2]),
    .I0(lineLoader_flushCounter_0[2]),
    .I1(lineLoader_address[7]),
    .I2(lineLoader_flushCounter[7]) 
);
defparam lineLoader_write_tag_0_payload_address_2_s2.INIT=8'hCA;
  LUT3 lineLoader_write_tag_0_payload_address_1_s2 (
    .F(lineLoader_write_tag_0_payload_address[1]),
    .I0(lineLoader_flushCounter_0[1]),
    .I1(lineLoader_address[6]),
    .I2(lineLoader_flushCounter[7]) 
);
defparam lineLoader_write_tag_0_payload_address_1_s2.INIT=8'hCA;
  LUT3 lineLoader_write_tag_0_payload_address_0_s2 (
    .F(lineLoader_write_tag_0_payload_address[0]),
    .I0(lineLoader_flushCounter_0[0]),
    .I1(lineLoader_address[5]),
    .I2(lineLoader_flushCounter[7]) 
);
defparam lineLoader_write_tag_0_payload_address_0_s2.INIT=8'hCA;
  LUT4 n702_s0 (
    .F(n702_3),
    .I0(lineLoader_wordIndex[0]),
    .I1(lineLoader_wordIndex[1]),
    .I2(_zz_iBus_rsp_valid),
    .I3(lineLoader_wordIndex[2]) 
);
defparam n702_s0.INIT=16'h7F80;
  LUT3 n703_s0 (
    .F(n703_3),
    .I0(lineLoader_wordIndex[0]),
    .I1(_zz_iBus_rsp_valid),
    .I2(lineLoader_wordIndex[1]) 
);
defparam n703_s0.INIT=8'h78;
  LUT2 n704_s1 (
    .F(n704_4),
    .I0(lineLoader_wordIndex[0]),
    .I1(_zz_iBus_rsp_valid) 
);
defparam n704_s1.INIT=4'h6;
  LUT2 n1144_s0 (
    .F(n1144_3),
    .I0(lineLoader_write_tag_0_valid_5),
    .I1(n18009_7) 
);
defparam n1144_s0.INIT=4'hB;
  LUT4 lineLoader_write_tag_0_valid_s2 (
    .F(lineLoader_write_tag_0_valid_5),
    .I0(lineLoader_wordIndex[0]),
    .I1(lineLoader_wordIndex[1]),
    .I2(lineLoader_wordIndex[2]),
    .I3(_zz_iBus_rsp_valid) 
);
defparam lineLoader_write_tag_0_valid_s2.INIT=16'h8000;
  LUT4 lineLoader_flushPending_s4 (
    .F(lineLoader_flushPending_9),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I2(lineLoader_flushPending_10),
    .I3(CsrPlugin_pipelineLiberator_pcValids_0_7) 
);
defparam lineLoader_flushPending_s4.INIT=16'h4000;
  LUT2 lineLoader_flushPending_s5 (
    .F(lineLoader_flushPending_10),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]) 
);
defparam lineLoader_flushPending_s5.INIT=4'h4;
  LUT4 n747_s1 (
    .F(n747_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[5]),
    .I1(lineLoader_address[5]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n747_s1.INIT=16'hCACC;
  LUT4 n746_s1 (
    .F(n746_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[6]),
    .I1(lineLoader_address[6]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n746_s1.INIT=16'hCACC;
  LUT4 n745_s1 (
    .F(n745_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[7]),
    .I1(lineLoader_address[7]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n745_s1.INIT=16'hCACC;
  LUT4 n744_s1 (
    .F(n744_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[8]),
    .I1(lineLoader_address[8]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n744_s1.INIT=16'hCACC;
  LUT4 n743_s1 (
    .F(n743_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[9]),
    .I1(lineLoader_address[9]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n743_s1.INIT=16'hCACC;
  LUT4 n742_s1 (
    .F(n742_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[10]),
    .I1(lineLoader_address[10]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n742_s1.INIT=16'hCACC;
  LUT4 n741_s1 (
    .F(n741_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[11]),
    .I1(lineLoader_address[11]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n741_s1.INIT=16'hCACC;
  LUT4 n740_s1 (
    .F(n740_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[12]),
    .I1(lineLoader_address[12]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n740_s1.INIT=16'hCACC;
  LUT4 n739_s1 (
    .F(n739_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[13]),
    .I1(lineLoader_address[13]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n739_s1.INIT=16'hCACC;
  LUT4 n738_s1 (
    .F(n738_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[14]),
    .I1(lineLoader_address[14]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n738_s1.INIT=16'hCACC;
  LUT4 n737_s1 (
    .F(n737_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[15]),
    .I1(lineLoader_address[15]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n737_s1.INIT=16'hCACC;
  LUT4 n736_s1 (
    .F(n736_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[16]),
    .I1(lineLoader_address[16]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n736_s1.INIT=16'hCACC;
  LUT4 n735_s1 (
    .F(n735_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[17]),
    .I1(lineLoader_address[17]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n735_s1.INIT=16'hCACC;
  LUT4 n734_s1 (
    .F(n734_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[18]),
    .I1(lineLoader_address[18]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n734_s1.INIT=16'hCACC;
  LUT4 n733_s1 (
    .F(n733_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[19]),
    .I1(lineLoader_address[19]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n733_s1.INIT=16'hCACC;
  LUT4 n732_s1 (
    .F(n732_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[20]),
    .I1(lineLoader_address[20]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n732_s1.INIT=16'hCACC;
  LUT4 n731_s1 (
    .F(n731_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[21]),
    .I1(lineLoader_address[21]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n731_s1.INIT=16'hCACC;
  LUT4 n730_s1 (
    .F(n730_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[22]),
    .I1(lineLoader_address[22]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n730_s1.INIT=16'hCACC;
  LUT4 n729_s1 (
    .F(n729_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[23]),
    .I1(lineLoader_address[23]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n729_s1.INIT=16'hCACC;
  LUT4 n728_s1 (
    .F(n728_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[24]),
    .I1(lineLoader_address[24]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n728_s1.INIT=16'hCACC;
  LUT4 n727_s1 (
    .F(n727_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[25]),
    .I1(lineLoader_address[25]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n727_s1.INIT=16'hCACC;
  LUT4 n726_s1 (
    .F(n726_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[26]),
    .I1(lineLoader_address[26]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n726_s1.INIT=16'hCACC;
  LUT4 n725_s1 (
    .F(n725_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[27]),
    .I1(lineLoader_address[27]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n725_s1.INIT=16'hCACC;
  LUT4 n724_s1 (
    .F(n724_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[28]),
    .I1(lineLoader_address[28]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n724_s1.INIT=16'hCACC;
  LUT4 n723_s1 (
    .F(n723_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[29]),
    .I1(lineLoader_address[29]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n723_s1.INIT=16'hCACC;
  LUT4 n722_s1 (
    .F(n722_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[30]),
    .I1(lineLoader_address[30]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n722_s1.INIT=16'hCACC;
  LUT4 n721_s1 (
    .F(n721_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31]),
    .I1(lineLoader_address[31]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n721_s1.INIT=16'hCACC;
  LUT2 n761_s3 (
    .F(n761_8),
    .I0(lineLoader_flushCounter_0[0]),
    .I1(lineLoader_flushCounter[7]) 
);
defparam n761_s3.INIT=4'h9;
  LUT3 n693_s5 (
    .F(n693_11),
    .I0(n693_13),
    .I1(lineLoader_flushPending),
    .I2(lineLoader_flushPending_9) 
);
defparam n693_s5.INIT=8'hA8;
  LUT3 n693_s6 (
    .F(n693_13),
    .I0(lineLoader_valid),
    .I1(lineLoader_flushPending),
    .I2(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1) 
);
defparam n693_s6.INIT=8'hFB;
  LUT4 fetchStage_hit_hits_0_s1 (
    .F(fetchStage_hit_hits_0),
    .I0(_zz_ways_0_tags_port1[21]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[31]),
    .I2(n475_3),
    .I3(_zz_ways_0_tags_port1[0]) 
);
defparam fetchStage_hit_hits_0_s1.INIT=16'h0900;
  DFFRE lineLoader_cmdSent_s0 (
    .Q(lineLoader_cmdSent),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n1144_3),
    .CE(iBus_cmd_ready) 
);
  DFFRE lineLoader_wordIndex_2_s1 (
    .Q(lineLoader_wordIndex[2]),
    .D(n702_3),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(VCC) 
);
  DFFRE lineLoader_wordIndex_1_s1 (
    .Q(lineLoader_wordIndex[1]),
    .D(n703_3),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(VCC) 
);
  DFFRE lineLoader_wordIndex_0_s1 (
    .Q(lineLoader_wordIndex[0]),
    .D(n704_4),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(VCC) 
);
  DFFRE lineLoader_address_31_s1 (
    .Q(lineLoader_address[31]),
    .D(n721_5),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_30_s1 (
    .Q(lineLoader_address[30]),
    .D(n722_5),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_29_s1 (
    .Q(lineLoader_address[29]),
    .D(n723_5),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_28_s1 (
    .Q(lineLoader_address[28]),
    .D(n724_5),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_27_s1 (
    .Q(lineLoader_address[27]),
    .D(n725_5),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_26_s1 (
    .Q(lineLoader_address[26]),
    .D(n726_5),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_25_s1 (
    .Q(lineLoader_address[25]),
    .D(n727_5),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_24_s1 (
    .Q(lineLoader_address[24]),
    .D(n728_5),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_23_s1 (
    .Q(lineLoader_address[23]),
    .D(n729_5),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_22_s1 (
    .Q(lineLoader_address[22]),
    .D(n730_5),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_21_s1 (
    .Q(lineLoader_address[21]),
    .D(n731_5),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_20_s1 (
    .Q(lineLoader_address[20]),
    .D(n732_5),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_19_s1 (
    .Q(lineLoader_address[19]),
    .D(n733_5),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_18_s1 (
    .Q(lineLoader_address[18]),
    .D(n734_5),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_17_s1 (
    .Q(lineLoader_address[17]),
    .D(n735_5),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_16_s1 (
    .Q(lineLoader_address[16]),
    .D(n736_5),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_15_s1 (
    .Q(lineLoader_address[15]),
    .D(n737_5),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_14_s1 (
    .Q(lineLoader_address[14]),
    .D(n738_5),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_13_s1 (
    .Q(lineLoader_address[13]),
    .D(n739_5),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_12_s1 (
    .Q(lineLoader_address[12]),
    .D(n740_5),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_11_s1 (
    .Q(lineLoader_address[11]),
    .D(n741_5),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_10_s1 (
    .Q(lineLoader_address[10]),
    .D(n742_5),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_9_s1 (
    .Q(lineLoader_address[9]),
    .D(n743_5),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_8_s1 (
    .Q(lineLoader_address[8]),
    .D(n744_5),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_7_s1 (
    .Q(lineLoader_address[7]),
    .D(n745_5),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_6_s1 (
    .Q(lineLoader_address[6]),
    .D(n746_5),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_5_s1 (
    .Q(lineLoader_address[5]),
    .D(n747_5),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_flushCounter_6_s0 (
    .Q(lineLoader_flushCounter_0[6]),
    .D(n755_1),
    .CLK(main_crg_clkout0),
    .RESET(when_InstructionCache_l351),
    .CE(lineLoader_flushCounter_6_9) 
);
  DFFRE lineLoader_flushCounter_5_s0 (
    .Q(lineLoader_flushCounter_0[5]),
    .D(n756_1),
    .CLK(main_crg_clkout0),
    .RESET(when_InstructionCache_l351),
    .CE(lineLoader_flushCounter_6_9) 
);
  DFFRE lineLoader_flushCounter_4_s0 (
    .Q(lineLoader_flushCounter_0[4]),
    .D(n757_1),
    .CLK(main_crg_clkout0),
    .RESET(when_InstructionCache_l351),
    .CE(lineLoader_flushCounter_6_9) 
);
  DFFRE lineLoader_flushCounter_3_s0 (
    .Q(lineLoader_flushCounter_0[3]),
    .D(n758_1),
    .CLK(main_crg_clkout0),
    .RESET(when_InstructionCache_l351),
    .CE(lineLoader_flushCounter_6_9) 
);
  DFFRE lineLoader_flushCounter_2_s0 (
    .Q(lineLoader_flushCounter_0[2]),
    .D(n759_1),
    .CLK(main_crg_clkout0),
    .RESET(when_InstructionCache_l351),
    .CE(lineLoader_flushCounter_6_9) 
);
  DFFRE lineLoader_flushCounter_1_s0 (
    .Q(lineLoader_flushCounter_0[1]),
    .D(n760_1),
    .CLK(main_crg_clkout0),
    .RESET(when_InstructionCache_l351),
    .CE(lineLoader_flushCounter_6_9) 
);
  DFFRE _zz_when_InstructionCache_l342_s0 (
    .Q(_zz_when_InstructionCache_l342),
    .D(lineLoader_flushCounter[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_31_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[31]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_30_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[30]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_29_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_28_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[28]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_27_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[27]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_26_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[26]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_25_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[25]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_24_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[24]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_23_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[23]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_22_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[22]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_21_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[21]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_20_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[20]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_19_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[19]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_18_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[18]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_17_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[17]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_16_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[16]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_15_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[15]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_14_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_13_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_12_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_11_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[11]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_10_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[10]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_9_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[9]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_8_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[8]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_7_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[7]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_6_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_5_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_4_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_3_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_2_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_1_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[1]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_0_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[0]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE decodeStage_hit_valid_s0 (
    .Q(decodeStage_hit_valid),
    .D(fetchStage_hit_hits_0),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE lineLoader_flushCounter_7_s1 (
    .Q(lineLoader_flushCounter[7]),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(when_InstructionCache_l351),
    .CE(n754_1) 
);
defparam lineLoader_flushCounter_7_s1.INIT=1'b0;
  DFFRE lineLoader_flushCounter_0_s2 (
    .Q(lineLoader_flushCounter_0[0]),
    .D(n761_8),
    .CLK(main_crg_clkout0),
    .RESET(when_InstructionCache_l351),
    .CE(VCC) 
);
defparam lineLoader_flushCounter_0_s2.INIT=1'b0;
  DFFRE lineLoader_valid_s5 (
    .Q(lineLoader_valid),
    .D(when_IBusCachedPlugin_l256_11),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(VCC) 
);
defparam lineLoader_valid_s5.INIT=1'b0;
  DFFSE lineLoader_flushPending_s7 (
    .Q(lineLoader_flushPending),
    .D(n693_11),
    .CLK(main_crg_clkout0),
    .SET(n26687_5),
    .CE(VCC) 
);
defparam lineLoader_flushPending_s7.INIT=1'b1;
  SDPB banks_0_banks_0_0_0_s (
    .DO({DO[31:16],IBusCachedPlugin_cache_io_cpu_fetch_data[15],IBusCachedPlugin_cache_io_cpu_fetch_data_0[14:0]}),
    .CLKA(main_crg_clkout0),
    .CEA(_zz_iBus_rsp_valid),
    .CLKB(main_crg_clkout0),
    .CEB(IBusCachedPlugin_iBusRsp_stages_2_input_ready),
    .OCE(GND),
    .RESET(GND),
    .ADA({lineLoader_address[11:5],lineLoader_wordIndex[2:0],GND,GND,VCC,VCC}),
    .ADB({IBusCachedPlugin_fetchPc_pc[11:2],GND,GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,iBusWishbone_DAT_MISO_regNext[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam banks_0_banks_0_0_0_s.BIT_WIDTH_0=16;
defparam banks_0_banks_0_0_0_s.BIT_WIDTH_1=16;
defparam banks_0_banks_0_0_0_s.READ_MODE=1'b0;
defparam banks_0_banks_0_0_0_s.RESET_MODE="SYNC";
defparam banks_0_banks_0_0_0_s.BLK_SEL_0=3'b000;
defparam banks_0_banks_0_0_0_s.BLK_SEL_1=3'b000;
  SDPB banks_0_banks_0_0_1_s (
    .DO({DO_0[31:16],IBusCachedPlugin_cache_io_cpu_fetch_data_0[31:25],IBusCachedPlugin_cache_io_cpu_fetch_data[24:16]}),
    .CLKA(main_crg_clkout0),
    .CEA(_zz_iBus_rsp_valid),
    .CLKB(main_crg_clkout0),
    .CEB(IBusCachedPlugin_iBusRsp_stages_2_input_ready),
    .OCE(GND),
    .RESET(GND),
    .ADA({lineLoader_address[11:5],lineLoader_wordIndex[2:0],GND,GND,VCC,VCC}),
    .ADB({IBusCachedPlugin_fetchPc_pc[11:2],GND,GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,iBusWishbone_DAT_MISO_regNext[31:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam banks_0_banks_0_0_1_s.BIT_WIDTH_0=16;
defparam banks_0_banks_0_0_1_s.BIT_WIDTH_1=16;
defparam banks_0_banks_0_0_1_s.READ_MODE=1'b0;
defparam banks_0_banks_0_0_1_s.RESET_MODE="SYNC";
defparam banks_0_banks_0_0_1_s.BLK_SEL_0=3'b000;
defparam banks_0_banks_0_0_1_s.BLK_SEL_1=3'b000;
  SDPB ways_0_tags_ways_0_tags_0_0_s (
    .DO({DO_1[31:21],_zz_ways_0_tags_port1[21:2],_zz_ways_0_tags_port1[0]}),
    .CLKA(main_crg_clkout0),
    .CEA(lineLoader_write_tag_0_valid),
    .CLKB(main_crg_clkout0),
    .CEB(IBusCachedPlugin_iBusRsp_stages_2_input_ready),
    .OCE(GND),
    .RESET(GND),
    .ADA({GND,GND,lineLoader_write_tag_0_payload_address[6:0],GND,VCC,VCC,VCC,VCC}),
    .ADB({GND,GND,IBusCachedPlugin_fetchPc_pc[11:5],GND,GND,GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,lineLoader_address[31:12],lineLoader_flushCounter[7]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam ways_0_tags_ways_0_tags_0_0_s.BIT_WIDTH_0=32;
defparam ways_0_tags_ways_0_tags_0_0_s.BIT_WIDTH_1=32;
defparam ways_0_tags_ways_0_tags_0_0_s.READ_MODE=1'b0;
defparam ways_0_tags_ways_0_tags_0_0_s.RESET_MODE="SYNC";
defparam ways_0_tags_ways_0_tags_0_0_s.BLK_SEL_0=3'b000;
defparam ways_0_tags_ways_0_tags_0_0_s.BLK_SEL_1=3'b000;
  ALU n760_s (
    .SUM(n760_1),
    .COUT(n760_2),
    .I0(lineLoader_flushCounter_0[1]),
    .I1(lineLoader_flushCounter_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n760_s.ALU_MODE=0;
  ALU n759_s (
    .SUM(n759_1),
    .COUT(n759_2),
    .I0(lineLoader_flushCounter_0[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n760_2) 
);
defparam n759_s.ALU_MODE=0;
  ALU n758_s (
    .SUM(n758_1),
    .COUT(n758_2),
    .I0(lineLoader_flushCounter_0[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n759_2) 
);
defparam n758_s.ALU_MODE=0;
  ALU n757_s (
    .SUM(n757_1),
    .COUT(n757_2),
    .I0(lineLoader_flushCounter_0[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n758_2) 
);
defparam n757_s.ALU_MODE=0;
  ALU n756_s (
    .SUM(n756_1),
    .COUT(n756_2),
    .I0(lineLoader_flushCounter_0[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n757_2) 
);
defparam n756_s.ALU_MODE=0;
  ALU n755_s (
    .SUM(n755_1),
    .COUT(n755_2),
    .I0(lineLoader_flushCounter_0[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n756_2) 
);
defparam n755_s.ALU_MODE=0;
  ALU n754_s (
    .SUM(n754_1),
    .COUT(n754_0_COUT),
    .I0(lineLoader_flushCounter[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n755_2) 
);
defparam n754_s.ALU_MODE=0;
  ALU n457_s0 (
    .SUM(n457_1_SUM),
    .COUT(n457_3),
    .I0(_zz_ways_0_tags_port1[2]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[12]),
    .I3(GND),
    .CIN(GND) 
);
defparam n457_s0.ALU_MODE=3;
  ALU n458_s0 (
    .SUM(n458_1_SUM),
    .COUT(n458_3),
    .I0(_zz_ways_0_tags_port1[3]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[13]),
    .I3(GND),
    .CIN(n457_3) 
);
defparam n458_s0.ALU_MODE=3;
  ALU n459_s0 (
    .SUM(n459_1_SUM),
    .COUT(n459_3),
    .I0(_zz_ways_0_tags_port1[4]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[14]),
    .I3(GND),
    .CIN(n458_3) 
);
defparam n459_s0.ALU_MODE=3;
  ALU n460_s0 (
    .SUM(n460_1_SUM),
    .COUT(n460_3),
    .I0(_zz_ways_0_tags_port1[5]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[15]),
    .I3(GND),
    .CIN(n459_3) 
);
defparam n460_s0.ALU_MODE=3;
  ALU n461_s0 (
    .SUM(n461_1_SUM),
    .COUT(n461_3),
    .I0(_zz_ways_0_tags_port1[6]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[16]),
    .I3(GND),
    .CIN(n460_3) 
);
defparam n461_s0.ALU_MODE=3;
  ALU n462_s0 (
    .SUM(n462_1_SUM),
    .COUT(n462_3),
    .I0(_zz_ways_0_tags_port1[7]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[17]),
    .I3(GND),
    .CIN(n461_3) 
);
defparam n462_s0.ALU_MODE=3;
  ALU n463_s0 (
    .SUM(n463_1_SUM),
    .COUT(n463_3),
    .I0(_zz_ways_0_tags_port1[8]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[18]),
    .I3(GND),
    .CIN(n462_3) 
);
defparam n463_s0.ALU_MODE=3;
  ALU n464_s0 (
    .SUM(n464_1_SUM),
    .COUT(n464_3),
    .I0(_zz_ways_0_tags_port1[9]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[19]),
    .I3(GND),
    .CIN(n463_3) 
);
defparam n464_s0.ALU_MODE=3;
  ALU n465_s0 (
    .SUM(n465_1_SUM),
    .COUT(n465_3),
    .I0(_zz_ways_0_tags_port1[10]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[20]),
    .I3(GND),
    .CIN(n464_3) 
);
defparam n465_s0.ALU_MODE=3;
  ALU n466_s0 (
    .SUM(n466_1_SUM),
    .COUT(n466_3),
    .I0(_zz_ways_0_tags_port1[11]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[21]),
    .I3(GND),
    .CIN(n465_3) 
);
defparam n466_s0.ALU_MODE=3;
  ALU n467_s0 (
    .SUM(n467_1_SUM),
    .COUT(n467_3),
    .I0(_zz_ways_0_tags_port1[12]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[22]),
    .I3(GND),
    .CIN(n466_3) 
);
defparam n467_s0.ALU_MODE=3;
  ALU n468_s0 (
    .SUM(n468_1_SUM),
    .COUT(n468_3),
    .I0(_zz_ways_0_tags_port1[13]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[23]),
    .I3(GND),
    .CIN(n467_3) 
);
defparam n468_s0.ALU_MODE=3;
  ALU n469_s0 (
    .SUM(n469_1_SUM),
    .COUT(n469_3),
    .I0(_zz_ways_0_tags_port1[14]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[24]),
    .I3(GND),
    .CIN(n468_3) 
);
defparam n469_s0.ALU_MODE=3;
  ALU n470_s0 (
    .SUM(n470_1_SUM),
    .COUT(n470_3),
    .I0(_zz_ways_0_tags_port1[15]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[25]),
    .I3(GND),
    .CIN(n469_3) 
);
defparam n470_s0.ALU_MODE=3;
  ALU n471_s0 (
    .SUM(n471_1_SUM),
    .COUT(n471_3),
    .I0(_zz_ways_0_tags_port1[16]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[26]),
    .I3(GND),
    .CIN(n470_3) 
);
defparam n471_s0.ALU_MODE=3;
  ALU n472_s0 (
    .SUM(n472_1_SUM),
    .COUT(n472_3),
    .I0(_zz_ways_0_tags_port1[17]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[27]),
    .I3(GND),
    .CIN(n471_3) 
);
defparam n472_s0.ALU_MODE=3;
  ALU n473_s0 (
    .SUM(n473_1_SUM),
    .COUT(n473_3),
    .I0(_zz_ways_0_tags_port1[18]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[28]),
    .I3(GND),
    .CIN(n472_3) 
);
defparam n473_s0.ALU_MODE=3;
  ALU n474_s0 (
    .SUM(n474_1_SUM),
    .COUT(n474_3),
    .I0(_zz_ways_0_tags_port1[19]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[29]),
    .I3(GND),
    .CIN(n473_3) 
);
defparam n474_s0.ALU_MODE=3;
  ALU n475_s0 (
    .SUM(n475_1_SUM),
    .COUT(n475_3),
    .I0(_zz_ways_0_tags_port1[20]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[30]),
    .I3(GND),
    .CIN(n474_3) 
);
defparam n475_s0.ALU_MODE=3;
  INV lineLoader_flushCounter_6_s4 (
    .O(lineLoader_flushCounter_6_9),
    .I(lineLoader_flushCounter[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* InstructionCache */
module DataCache (
  main_crg_clkout0,
  n19216_6,
  execute_to_memory_MEMORY_WR,
  memory_to_writeBack_INSTRUCTION_29_6,
  n26687_5,
  execute_arbitration_isValid,
  decode_to_execute_MEMORY_ENABLE,
  toplevel_dataCache_1_io_mem_cmd_rValidN,
  n18009_7,
  toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6,
  _zz_execute_SRC1_0_10,
  decode_to_execute_SRC2_FORCE_ZERO,
  _zz_decode_RS2_2_12_6,
  _zz_dBus_rsp_valid,
  decode_to_execute_MEMORY_MANAGMENT,
  IBusCachedPlugin_fetchPc_pc_8_12,
  _zz_execute_SRC1_1_9,
  memory_to_writeBack_INSTRUCTION_29_8,
  execute_to_memory_MEMORY_ENABLE,
  memory_arbitration_isValid,
  memory_to_writeBack_MEMORY_ENABLE,
  writeBack_arbitration_isValid,
  execute_to_memory_INSTRUCTION,
  execute_to_memory_REGFILE_WRITE_DATA,
  execute_SrcPlugin_addSub,
  execute_RS1,
  decode_to_execute_INSTRUCTION_12,
  decode_to_execute_INSTRUCTION_13,
  decode_to_execute_INSTRUCTION_15,
  decode_to_execute_INSTRUCTION_16,
  decode_to_execute_INSTRUCTION_17,
  decode_to_execute_INSTRUCTION_18,
  decode_to_execute_INSTRUCTION_19,
  _zz_execute_SrcPlugin_addSub,
  iBusWishbone_DAT_MISO_regNext,
  dataCache_1_io_mem_cmd_payload_data,
  stageB_request_wr,
  stageB_unaligned,
  loader_valid_regNext,
  dataCache_1_io_cpu_execute_refilling,
  stageB_flusher_waitDone,
  n1546_5,
  io_mem_cmd_payload_address_4_5,
  n4_6,
  n1248_6,
  stage0_mask_3_3,
  dataCache_1_io_mem_cmd_valid,
  io_mem_cmd_payload_size_2_7,
  stageB_request_size,
  dataCache_1_io_mem_cmd_payload_address,
  stageB_mmuRsp_physicalAddress,
  stageB_dataColisions,
  stageB_waysHitsBeforeInvalidate,
  dataCache_1_io_mem_cmd_payload_mask,
  stageB_flusher_counter,
  stageB_dataReadRsp_0
)
;
input main_crg_clkout0;
input n19216_6;
input execute_to_memory_MEMORY_WR;
input memory_to_writeBack_INSTRUCTION_29_6;
input n26687_5;
input execute_arbitration_isValid;
input decode_to_execute_MEMORY_ENABLE;
input toplevel_dataCache_1_io_mem_cmd_rValidN;
input n18009_7;
input toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6;
input _zz_execute_SRC1_0_10;
input decode_to_execute_SRC2_FORCE_ZERO;
input _zz_decode_RS2_2_12_6;
input _zz_dBus_rsp_valid;
input decode_to_execute_MEMORY_MANAGMENT;
input IBusCachedPlugin_fetchPc_pc_8_12;
input _zz_execute_SRC1_1_9;
input memory_to_writeBack_INSTRUCTION_29_8;
input execute_to_memory_MEMORY_ENABLE;
input memory_arbitration_isValid;
input memory_to_writeBack_MEMORY_ENABLE;
input writeBack_arbitration_isValid;
input [13:12] execute_to_memory_INSTRUCTION;
input [31:0] execute_to_memory_REGFILE_WRITE_DATA;
input [11:2] execute_SrcPlugin_addSub;
input [11:5] execute_RS1;
input decode_to_execute_INSTRUCTION_12;
input decode_to_execute_INSTRUCTION_13;
input decode_to_execute_INSTRUCTION_15;
input decode_to_execute_INSTRUCTION_16;
input decode_to_execute_INSTRUCTION_17;
input decode_to_execute_INSTRUCTION_18;
input decode_to_execute_INSTRUCTION_19;
input [1:0] _zz_execute_SrcPlugin_addSub;
input [31:0] iBusWishbone_DAT_MISO_regNext;
input [31:0] dataCache_1_io_mem_cmd_payload_data;
output stageB_request_wr;
output stageB_unaligned;
output loader_valid_regNext;
output dataCache_1_io_cpu_execute_refilling;
output stageB_flusher_waitDone;
output n1546_5;
output io_mem_cmd_payload_address_4_5;
output n4_6;
output n1248_6;
output stage0_mask_3_3;
output dataCache_1_io_mem_cmd_valid;
output io_mem_cmd_payload_size_2_7;
output [1:0] stageB_request_size;
output [31:5] dataCache_1_io_mem_cmd_payload_address;
output [4:2] stageB_mmuRsp_physicalAddress;
output [0:0] stageB_dataColisions;
output [0:0] stageB_waysHitsBeforeInvalidate;
output [3:0] dataCache_1_io_mem_cmd_payload_mask;
output [7:7] stageB_flusher_counter;
output [31:0] stageB_dataReadRsp_0;
wire when_DataCache_l667;
wire io_mem_cmd_fire;
wire when_DataCache_l829;
wire loader_counter_willOverflow;
wire n1230_3;
wire n1231_3;
wire n1232_3;
wire n1233_3;
wire n1234_3;
wire n1235_3;
wire n1236_3;
wire n1248_4;
wire n1571_3;
wire n1572_3;
wire n1052_5;
wire n1277_4;
wire stageB_flusher_waitDone_8;
wire stageB_flusher_counter_6_8;
wire n1220_5;
wire tagsWriteCmd_valid;
wire n3_7;
wire n919_4;
wire dataWriteCmd_payload_address_2_12;
wire stage0_dataColisions_0_4;
wire stageA_dataColisions_0_4;
wire n1230_4;
wire n1230_5;
wire n1231_4;
wire n1232_4;
wire n1233_4;
wire n1234_4;
wire n1235_4;
wire dataCache_1_io_mem_cmd_valid_4;
wire n1220_6;
wire stage0_dataColisions_0_7;
wire stage0_dataColisions_0_8;
wire stageA_dataColisions_0_5;
wire n1230_6;
wire n1230_7;
wire n1248_7;
wire stageA_dataColisions_0_6;
wire stageA_dataColisions_0_7;
wire \o[1]_8 ;
wire stageB_loaderValid;
wire stage0_dataColisions_0_11;
wire stage0_dataColisions_0_13;
wire stage0_dataColisions_0_15;
wire n920_6;
wire n921_6;
wire ways_0_data_symbol3_7;
wire ways_0_data_symbol2_7;
wire ways_0_data_symbol1_7;
wire ways_0_data_symbol0_7;
wire n1248_9;
wire memCmdSent;
wire stageB_flusher_start;
wire n490_1_SUM;
wire n490_3;
wire n491_1_SUM;
wire n491_3;
wire n492_1_SUM;
wire n492_3;
wire n493_1_SUM;
wire n493_3;
wire n494_1_SUM;
wire n494_3;
wire n495_1_SUM;
wire n495_3;
wire n496_1_SUM;
wire n496_3;
wire n497_1_SUM;
wire n497_3;
wire n498_1_SUM;
wire n498_3;
wire n499_1_SUM;
wire n499_3;
wire n515_1_SUM;
wire n515_3;
wire n516_1_SUM;
wire n516_3;
wire n517_1_SUM;
wire n517_3;
wire n518_1_SUM;
wire n518_3;
wire n519_1_SUM;
wire n519_3;
wire n520_1_SUM;
wire n520_3;
wire n521_1_SUM;
wire n521_3;
wire n522_1_SUM;
wire n522_3;
wire n523_1_SUM;
wire n523_3;
wire n524_1_SUM;
wire n524_3;
wire n525_1_SUM;
wire n525_3;
wire n526_1_SUM;
wire n526_3;
wire n527_1_SUM;
wire n527_3;
wire n528_1_SUM;
wire n528_3;
wire n529_1_SUM;
wire n529_3;
wire n530_1_SUM;
wire n530_3;
wire n531_1_SUM;
wire n531_3;
wire n532_1_SUM;
wire n532_3;
wire n533_1_SUM;
wire n533_3;
wire n540_1_SUM;
wire n540_3;
wire n541_1_SUM;
wire n541_3;
wire n542_1_SUM;
wire n542_3;
wire n543_1_SUM;
wire n543_3;
wire n544_1_SUM;
wire n544_3;
wire n545_1_SUM;
wire n545_3;
wire n546_1_SUM;
wire n546_3;
wire n547_1_SUM;
wire n547_3;
wire n548_1_SUM;
wire n548_3;
wire n549_1_SUM;
wire n549_3;
wire [6:0] tagsWriteCmd_payload_address;
wire [0:0] stage0_dataColisions;
wire [0:0] stageA_dataColisions;
wire [3:2] stage0_mask;
wire [31:0] dataWriteCmd_payload_data;
wire [2:0] dataWriteCmd_payload_address;
wire [0:0] stageA_wayHits;
wire [3:0] stageA_mask;
wire [0:0] stage0_dataColisions_regNextWhen;
wire [2:0] loader_counter_value;
wire [6:0] stageB_flusher_counter_0;
wire [21:0] _zz_ways_0_tags_port0;
wire [31:8] DO;
wire [31:8] DO_0;
wire [31:8] DO_1;
wire [31:8] DO_2;
wire [31:21] DO_3;
wire VCC;
wire GND;
  LUT3 tagsWriteCmd_payload_address_6_s2 (
    .F(tagsWriteCmd_payload_address[6]),
    .I0(stageB_flusher_counter_0[6]),
    .I1(dataCache_1_io_mem_cmd_payload_address[11]),
    .I2(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_payload_address_6_s2.INIT=8'hCA;
  LUT3 tagsWriteCmd_payload_address_5_s2 (
    .F(tagsWriteCmd_payload_address[5]),
    .I0(stageB_flusher_counter_0[5]),
    .I1(dataCache_1_io_mem_cmd_payload_address[10]),
    .I2(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_payload_address_5_s2.INIT=8'hCA;
  LUT3 tagsWriteCmd_payload_address_4_s2 (
    .F(tagsWriteCmd_payload_address[4]),
    .I0(stageB_flusher_counter_0[4]),
    .I1(dataCache_1_io_mem_cmd_payload_address[9]),
    .I2(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_payload_address_4_s2.INIT=8'hCA;
  LUT3 tagsWriteCmd_payload_address_3_s2 (
    .F(tagsWriteCmd_payload_address[3]),
    .I0(stageB_flusher_counter_0[3]),
    .I1(dataCache_1_io_mem_cmd_payload_address[8]),
    .I2(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_payload_address_3_s2.INIT=8'hCA;
  LUT3 tagsWriteCmd_payload_address_2_s2 (
    .F(tagsWriteCmd_payload_address[2]),
    .I0(stageB_flusher_counter_0[2]),
    .I1(dataCache_1_io_mem_cmd_payload_address[7]),
    .I2(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_payload_address_2_s2.INIT=8'hCA;
  LUT3 tagsWriteCmd_payload_address_1_s2 (
    .F(tagsWriteCmd_payload_address[1]),
    .I0(stageB_flusher_counter_0[1]),
    .I1(dataCache_1_io_mem_cmd_payload_address[6]),
    .I2(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_payload_address_1_s2.INIT=8'hCA;
  LUT3 tagsWriteCmd_payload_address_0_s2 (
    .F(tagsWriteCmd_payload_address[0]),
    .I0(stageB_flusher_counter_0[0]),
    .I1(dataCache_1_io_mem_cmd_payload_address[5]),
    .I2(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_payload_address_0_s2.INIT=8'hCA;
  LUT3 when_DataCache_l667_s1 (
    .F(when_DataCache_l667),
    .I0(execute_arbitration_isValid),
    .I1(decode_to_execute_MEMORY_ENABLE),
    .I2(n19216_6) 
);
defparam when_DataCache_l667_s1.INIT=8'h80;
  LUT2 io_mem_cmd_fire_s0 (
    .F(io_mem_cmd_fire),
    .I0(toplevel_dataCache_1_io_mem_cmd_rValidN),
    .I1(dataCache_1_io_mem_cmd_valid) 
);
defparam io_mem_cmd_fire_s0.INIT=4'h8;
  LUT4 stage0_dataColisions_0_s0 (
    .F(stage0_dataColisions[0]),
    .I0(stage0_dataColisions_0_4),
    .I1(stage0_dataColisions_0_15),
    .I2(stage0_dataColisions_0_13),
    .I3(n499_3) 
);
defparam stage0_dataColisions_0_s0.INIT=16'h000D;
  LUT4 stageA_dataColisions_0_s0 (
    .F(stageA_dataColisions[0]),
    .I0(stageA_dataColisions_0_4),
    .I1(n549_3),
    .I2(stage0_dataColisions_0_13),
    .I3(stage0_dataColisions_regNextWhen[0]) 
);
defparam stageA_dataColisions_0_s0.INIT=16'hFF01;
  LUT2 when_DataCache_l829_s1 (
    .F(when_DataCache_l829),
    .I0(dataCache_1_io_cpu_execute_refilling),
    .I1(memory_to_writeBack_INSTRUCTION_29_6) 
);
defparam when_DataCache_l829_s1.INIT=4'h4;
  LUT3 n1546_s2 (
    .F(n1546_5),
    .I0(dataCache_1_io_mem_cmd_payload_address[31]),
    .I1(stageB_request_wr),
    .I2(stageB_waysHitsBeforeInvalidate[0]) 
);
defparam n1546_s2.INIT=8'h01;
  LUT4 loader_counter_willOverflow_s0 (
    .F(loader_counter_willOverflow),
    .I0(loader_counter_value[2]),
    .I1(loader_counter_value[1]),
    .I2(loader_counter_value[0]),
    .I3(dataWriteCmd_payload_address_2_12) 
);
defparam loader_counter_willOverflow_s0.INIT=16'h8000;
  LUT4 n1230_s0 (
    .F(n1230_3),
    .I0(execute_RS1[11]),
    .I1(n1230_4),
    .I2(n1230_5),
    .I3(stageB_flusher_start) 
);
defparam n1230_s0.INIT=16'h880F;
  LUT4 n1231_s0 (
    .F(n1231_3),
    .I0(execute_RS1[10]),
    .I1(n1230_4),
    .I2(n1231_4),
    .I3(stageB_flusher_start) 
);
defparam n1231_s0.INIT=16'h880F;
  LUT4 n1232_s0 (
    .F(n1232_3),
    .I0(execute_RS1[9]),
    .I1(n1230_4),
    .I2(n1232_4),
    .I3(stageB_flusher_start) 
);
defparam n1232_s0.INIT=16'h880F;
  LUT4 n1233_s0 (
    .F(n1233_3),
    .I0(execute_RS1[8]),
    .I1(n1230_4),
    .I2(n1233_4),
    .I3(stageB_flusher_start) 
);
defparam n1233_s0.INIT=16'h880F;
  LUT4 n1234_s0 (
    .F(n1234_3),
    .I0(execute_RS1[7]),
    .I1(n1230_4),
    .I2(n1234_4),
    .I3(stageB_flusher_start) 
);
defparam n1234_s0.INIT=16'h880F;
  LUT4 n1235_s0 (
    .F(n1235_3),
    .I0(execute_RS1[6]),
    .I1(n1230_4),
    .I2(n1235_4),
    .I3(stageB_flusher_start) 
);
defparam n1235_s0.INIT=16'h880F;
  LUT4 n1236_s0 (
    .F(n1236_3),
    .I0(execute_RS1[5]),
    .I1(n1230_4),
    .I2(stageB_flusher_counter_0[0]),
    .I3(stageB_flusher_start) 
);
defparam n1236_s0.INIT=16'h880F;
  LUT4 n1248_s1 (
    .F(n1248_4),
    .I0(decode_to_execute_MEMORY_ENABLE),
    .I1(execute_arbitration_isValid),
    .I2(n1248_9),
    .I3(n1248_6) 
);
defparam n1248_s1.INIT=16'h4000;
  LUT2 n1571_s0 (
    .F(n1571_3),
    .I0(stageB_flusher_start),
    .I1(n18009_7) 
);
defparam n1571_s0.INIT=4'hB;
  LUT2 n1572_s0 (
    .F(n1572_3),
    .I0(loader_counter_willOverflow),
    .I1(n18009_7) 
);
defparam n1572_s0.INIT=4'hB;
  LUT3 stage0_mask_3_s (
    .F(stage0_mask[3]),
    .I0(n3_7),
    .I1(decode_to_execute_INSTRUCTION_13),
    .I2(stage0_mask_3_3) 
);
defparam stage0_mask_3_s.INIT=8'hAC;
  LUT4 stage0_mask_2_s (
    .F(stage0_mask[2]),
    .I0(decode_to_execute_INSTRUCTION_12),
    .I1(n4_6),
    .I2(decode_to_execute_INSTRUCTION_13),
    .I3(stage0_mask_3_3) 
);
defparam stage0_mask_2_s.INIT=16'hCCD2;
  LUT4 n1052_s1 (
    .F(n1052_5),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[1]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[0]),
    .I2(execute_to_memory_INSTRUCTION[13]),
    .I3(execute_to_memory_INSTRUCTION[12]) 
);
defparam n1052_s1.INIT=16'h0CE0;
  LUT2 io_mem_cmd_payload_wr_s3 (
    .F(io_mem_cmd_payload_address_4_5),
    .I0(toplevel_dataCache_1_io_mem_cmd_rValidN),
    .I1(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6) 
);
defparam io_mem_cmd_payload_wr_s3.INIT=4'h8;
  LUT2 n1277_s1 (
    .F(n1277_4),
    .I0(memory_to_writeBack_INSTRUCTION_29_6),
    .I1(n18009_7) 
);
defparam n1277_s1.INIT=4'hB;
  LUT3 stageB_flusher_waitDone_s3 (
    .F(stageB_flusher_waitDone_8),
    .I0(stageB_flusher_waitDone),
    .I1(stageB_flusher_counter[7]),
    .I2(stageB_flusher_start) 
);
defparam stageB_flusher_waitDone_s3.INIT=8'hF8;
  LUT2 stageB_flusher_counter_6_s3 (
    .F(stageB_flusher_counter_6_8),
    .I0(stageB_flusher_start),
    .I1(stageB_flusher_counter[7]) 
);
defparam stageB_flusher_counter_6_s3.INIT=4'hB;
  LUT3 n4_s2 (
    .F(n4_6),
    .I0(_zz_execute_SrcPlugin_addSub[0]),
    .I1(_zz_execute_SRC1_0_10),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam n4_s2.INIT=8'h35;
  LUT3 n1220_s1 (
    .F(n1220_5),
    .I0(n1230_4),
    .I1(stageB_flusher_counter[7]),
    .I2(n1220_6) 
);
defparam n1220_s1.INIT=8'hBE;
  LUT4 tagsWriteCmd_valid_s1 (
    .F(tagsWriteCmd_valid),
    .I0(stageB_unaligned),
    .I1(_zz_decode_RS2_2_12_6),
    .I2(stageB_flusher_counter[7]),
    .I3(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_valid_s1.INIT=16'hFF07;
  LUT3 n3_s2 (
    .F(n3_7),
    .I0(decode_to_execute_INSTRUCTION_12),
    .I1(decode_to_execute_INSTRUCTION_13),
    .I2(n4_6) 
);
defparam n3_s2.INIT=8'h6F;
  LUT4 n919_s0 (
    .F(n919_4),
    .I0(loader_counter_value[1]),
    .I1(loader_counter_value[0]),
    .I2(dataWriteCmd_payload_address_2_12),
    .I3(loader_counter_value[2]) 
);
defparam n919_s0.INIT=16'h7F80;
  LUT2 dataWriteCmd_payload_address_2_s9 (
    .F(dataWriteCmd_payload_address_2_12),
    .I0(dataCache_1_io_cpu_execute_refilling),
    .I1(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_address_2_s9.INIT=4'h8;
  LUT4 stage0_dataColisions_0_s1 (
    .F(stage0_dataColisions_0_4),
    .I0(dataCache_1_io_mem_cmd_payload_mask[3]),
    .I1(dataWriteCmd_payload_address_2_12),
    .I2(stage0_mask[3]),
    .I3(stage0_dataColisions_0_7) 
);
defparam stage0_dataColisions_0_s1.INIT=16'h001F;
  LUT4 stageA_dataColisions_0_s1 (
    .F(stageA_dataColisions_0_4),
    .I0(dataCache_1_io_mem_cmd_payload_mask[0]),
    .I1(dataWriteCmd_payload_address_2_12),
    .I2(stageA_mask[0]),
    .I3(stageA_dataColisions_0_5) 
);
defparam stageA_dataColisions_0_s1.INIT=16'h1F00;
  LUT4 n1230_s1 (
    .F(n1230_4),
    .I0(decode_to_execute_INSTRUCTION_18),
    .I1(n1230_6),
    .I2(decode_to_execute_MEMORY_MANAGMENT),
    .I3(execute_arbitration_isValid) 
);
defparam n1230_s1.INIT=16'hB000;
  LUT4 n1230_s2 (
    .F(n1230_5),
    .I0(stageB_flusher_counter_0[5]),
    .I1(stageB_flusher_counter_0[4]),
    .I2(n1230_7),
    .I3(stageB_flusher_counter_0[6]) 
);
defparam n1230_s2.INIT=16'h807F;
  LUT3 n1231_s1 (
    .F(n1231_4),
    .I0(stageB_flusher_counter_0[4]),
    .I1(n1230_7),
    .I2(stageB_flusher_counter_0[5]) 
);
defparam n1231_s1.INIT=8'h87;
  LUT2 n1232_s1 (
    .F(n1232_4),
    .I0(stageB_flusher_counter_0[4]),
    .I1(n1230_7) 
);
defparam n1232_s1.INIT=4'h9;
  LUT4 n1233_s1 (
    .F(n1233_4),
    .I0(stageB_flusher_counter_0[2]),
    .I1(stageB_flusher_counter_0[1]),
    .I2(stageB_flusher_counter_0[0]),
    .I3(stageB_flusher_counter_0[3]) 
);
defparam n1233_s1.INIT=16'h807F;
  LUT3 n1234_s1 (
    .F(n1234_4),
    .I0(stageB_flusher_counter_0[1]),
    .I1(stageB_flusher_counter_0[0]),
    .I2(stageB_flusher_counter_0[2]) 
);
defparam n1234_s1.INIT=8'h87;
  LUT2 n1235_s1 (
    .F(n1235_4),
    .I0(stageB_flusher_counter_0[1]),
    .I1(stageB_flusher_counter_0[0]) 
);
defparam n1235_s1.INIT=4'h9;
  LUT4 n1248_s3 (
    .F(n1248_6),
    .I0(_zz_decode_RS2_2_12_6),
    .I1(IBusCachedPlugin_fetchPc_pc_8_12),
    .I2(loader_valid_regNext),
    .I3(dataCache_1_io_cpu_execute_refilling) 
);
defparam n1248_s3.INIT=16'h7077;
  LUT3 stage0_mask_3_s0 (
    .F(stage0_mask_3_3),
    .I0(_zz_execute_SrcPlugin_addSub[1]),
    .I1(_zz_execute_SRC1_1_9),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam stage0_mask_3_s0.INIT=8'hCA;
  LUT4 dataCache_1_io_mem_cmd_valid_s0 (
    .F(dataCache_1_io_mem_cmd_valid_4),
    .I0(stageB_waysHitsBeforeInvalidate[0]),
    .I1(memCmdSent),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(stageB_request_wr) 
);
defparam dataCache_1_io_mem_cmd_valid_s0.INIT=16'hC0CE;
  LUT4 n1220_s2 (
    .F(n1220_6),
    .I0(stageB_flusher_counter_0[6]),
    .I1(stageB_flusher_counter_0[5]),
    .I2(stageB_flusher_counter_0[4]),
    .I3(n1230_7) 
);
defparam n1220_s2.INIT=16'h8000;
  LUT4 stage0_dataColisions_0_s4 (
    .F(stage0_dataColisions_0_7),
    .I0(n3_7),
    .I1(dataCache_1_io_mem_cmd_payload_mask[1]),
    .I2(stage0_dataColisions_0_11),
    .I3(stage0_mask_3_3) 
);
defparam stage0_dataColisions_0_s4.INIT=16'h008F;
  LUT4 stage0_dataColisions_0_s5 (
    .F(stage0_dataColisions_0_8),
    .I0(dataCache_1_io_mem_cmd_payload_address[31]),
    .I1(stageB_request_wr),
    .I2(stageB_waysHitsBeforeInvalidate[0]),
    .I3(memory_to_writeBack_INSTRUCTION_29_8) 
);
defparam stage0_dataColisions_0_s5.INIT=16'h4000;
  LUT4 stageA_dataColisions_0_s2 (
    .F(stageA_dataColisions_0_5),
    .I0(dataCache_1_io_mem_cmd_payload_mask[2]),
    .I1(dataWriteCmd_payload_address_2_12),
    .I2(stageA_mask[2]),
    .I3(stageA_dataColisions_0_6) 
);
defparam stageA_dataColisions_0_s2.INIT=16'h001F;
  LUT4 n1230_s3 (
    .F(n1230_6),
    .I0(decode_to_execute_INSTRUCTION_15),
    .I1(decode_to_execute_INSTRUCTION_16),
    .I2(decode_to_execute_INSTRUCTION_17),
    .I3(decode_to_execute_INSTRUCTION_19) 
);
defparam n1230_s3.INIT=16'h0001;
  LUT4 n1230_s4 (
    .F(n1230_7),
    .I0(stageB_flusher_counter_0[3]),
    .I1(stageB_flusher_counter_0[2]),
    .I2(stageB_flusher_counter_0[1]),
    .I3(stageB_flusher_counter_0[0]) 
);
defparam n1230_s4.INIT=16'h8000;
  LUT4 n1248_s4 (
    .F(n1248_7),
    .I0(execute_to_memory_MEMORY_ENABLE),
    .I1(memory_arbitration_isValid),
    .I2(stageB_flusher_waitDone),
    .I3(stageB_flusher_start) 
);
defparam n1248_s4.INIT=16'h0007;
  LUT4 stageA_dataColisions_0_s3 (
    .F(stageA_dataColisions_0_6),
    .I0(stageA_mask[3]),
    .I1(dataWriteCmd_payload_address_2_12),
    .I2(dataCache_1_io_mem_cmd_payload_mask[1]),
    .I3(stageA_dataColisions_0_7) 
);
defparam stageA_dataColisions_0_s3.INIT=16'hFC8A;
  LUT4 stageA_dataColisions_0_s4 (
    .F(stageA_dataColisions_0_7),
    .I0(stageA_mask[1]),
    .I1(dataCache_1_io_mem_cmd_payload_mask[1]),
    .I2(stageA_mask[3]),
    .I3(dataCache_1_io_mem_cmd_payload_mask[3]) 
);
defparam stageA_dataColisions_0_s4.INIT=16'hCABA;
  LUT4 dataCache_1_io_mem_cmd_valid_s1 (
    .F(dataCache_1_io_mem_cmd_valid),
    .I0(dataCache_1_io_mem_cmd_valid_4),
    .I1(stageB_unaligned),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(writeBack_arbitration_isValid) 
);
defparam dataCache_1_io_mem_cmd_valid_s1.INIT=16'h1000;
  LUT4 \o[1]_s5  (
    .F(\o[1]_8 ),
    .I0(_zz_execute_SrcPlugin_addSub[1]),
    .I1(_zz_execute_SRC1_1_9),
    .I2(decode_to_execute_SRC2_FORCE_ZERO),
    .I3(n19216_6) 
);
defparam \o[1]_s5 .INIT=16'hCA00;
  LUT3 stageB_loaderValid_s4 (
    .F(stageB_loaderValid),
    .I0(stageB_unaligned),
    .I1(toplevel_dataCache_1_io_mem_cmd_rValidN),
    .I2(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6) 
);
defparam stageB_loaderValid_s4.INIT=8'h40;
  LUT4 stage0_dataColisions_0_s7 (
    .F(stage0_dataColisions_0_11),
    .I0(n4_6),
    .I1(dataCache_1_io_mem_cmd_payload_mask[0]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam stage0_dataColisions_0_s7.INIT=16'h0777;
  LUT3 stage0_dataColisions_0_s8 (
    .F(stage0_dataColisions_0_13),
    .I0(stage0_dataColisions_0_8),
    .I1(dataCache_1_io_cpu_execute_refilling),
    .I2(_zz_dBus_rsp_valid) 
);
defparam stage0_dataColisions_0_s8.INIT=8'h15;
  LUT4 stage0_dataColisions_0_s9 (
    .F(stage0_dataColisions_0_15),
    .I0(dataCache_1_io_cpu_execute_refilling),
    .I1(_zz_dBus_rsp_valid),
    .I2(dataCache_1_io_mem_cmd_payload_mask[2]),
    .I3(stage0_mask[2]) 
);
defparam stage0_dataColisions_0_s9.INIT=16'hF800;
  LUT4 n920_s1 (
    .F(n920_6),
    .I0(loader_counter_value[0]),
    .I1(dataCache_1_io_cpu_execute_refilling),
    .I2(_zz_dBus_rsp_valid),
    .I3(loader_counter_value[1]) 
);
defparam n920_s1.INIT=16'h7F80;
  LUT3 n921_s1 (
    .F(n921_6),
    .I0(loader_counter_value[0]),
    .I1(dataCache_1_io_cpu_execute_refilling),
    .I2(_zz_dBus_rsp_valid) 
);
defparam n921_s1.INIT=8'h6A;
  LUT4 ways_0_data_symbol3_s4 (
    .F(ways_0_data_symbol3_7),
    .I0(dataCache_1_io_cpu_execute_refilling),
    .I1(_zz_dBus_rsp_valid),
    .I2(dataCache_1_io_mem_cmd_payload_mask[3]),
    .I3(stage0_dataColisions_0_13) 
);
defparam ways_0_data_symbol3_s4.INIT=16'h00F8;
  LUT4 ways_0_data_symbol2_s4 (
    .F(ways_0_data_symbol2_7),
    .I0(dataCache_1_io_cpu_execute_refilling),
    .I1(_zz_dBus_rsp_valid),
    .I2(dataCache_1_io_mem_cmd_payload_mask[2]),
    .I3(stage0_dataColisions_0_13) 
);
defparam ways_0_data_symbol2_s4.INIT=16'h00F8;
  LUT4 ways_0_data_symbol1_s4 (
    .F(ways_0_data_symbol1_7),
    .I0(dataCache_1_io_cpu_execute_refilling),
    .I1(_zz_dBus_rsp_valid),
    .I2(dataCache_1_io_mem_cmd_payload_mask[1]),
    .I3(stage0_dataColisions_0_13) 
);
defparam ways_0_data_symbol1_s4.INIT=16'h00F8;
  LUT4 ways_0_data_symbol0_s4 (
    .F(ways_0_data_symbol0_7),
    .I0(dataCache_1_io_cpu_execute_refilling),
    .I1(_zz_dBus_rsp_valid),
    .I2(dataCache_1_io_mem_cmd_payload_mask[0]),
    .I3(stage0_dataColisions_0_13) 
);
defparam ways_0_data_symbol0_s4.INIT=16'h00F8;
  LUT4 dataWriteCmd_payload_data_0_s1 (
    .F(dataWriteCmd_payload_data[0]),
    .I0(iBusWishbone_DAT_MISO_regNext[0]),
    .I1(dataCache_1_io_mem_cmd_payload_data[0]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_0_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_1_s1 (
    .F(dataWriteCmd_payload_data[1]),
    .I0(iBusWishbone_DAT_MISO_regNext[1]),
    .I1(dataCache_1_io_mem_cmd_payload_data[1]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_1_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_2_s1 (
    .F(dataWriteCmd_payload_data[2]),
    .I0(iBusWishbone_DAT_MISO_regNext[2]),
    .I1(dataCache_1_io_mem_cmd_payload_data[2]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_2_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_3_s1 (
    .F(dataWriteCmd_payload_data[3]),
    .I0(iBusWishbone_DAT_MISO_regNext[3]),
    .I1(dataCache_1_io_mem_cmd_payload_data[3]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_3_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_4_s1 (
    .F(dataWriteCmd_payload_data[4]),
    .I0(iBusWishbone_DAT_MISO_regNext[4]),
    .I1(dataCache_1_io_mem_cmd_payload_data[4]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_4_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_5_s1 (
    .F(dataWriteCmd_payload_data[5]),
    .I0(iBusWishbone_DAT_MISO_regNext[5]),
    .I1(dataCache_1_io_mem_cmd_payload_data[5]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_5_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_6_s1 (
    .F(dataWriteCmd_payload_data[6]),
    .I0(iBusWishbone_DAT_MISO_regNext[6]),
    .I1(dataCache_1_io_mem_cmd_payload_data[6]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_6_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_7_s1 (
    .F(dataWriteCmd_payload_data[7]),
    .I0(iBusWishbone_DAT_MISO_regNext[7]),
    .I1(dataCache_1_io_mem_cmd_payload_data[7]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_7_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_8_s1 (
    .F(dataWriteCmd_payload_data[8]),
    .I0(iBusWishbone_DAT_MISO_regNext[8]),
    .I1(dataCache_1_io_mem_cmd_payload_data[8]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_8_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_9_s1 (
    .F(dataWriteCmd_payload_data[9]),
    .I0(iBusWishbone_DAT_MISO_regNext[9]),
    .I1(dataCache_1_io_mem_cmd_payload_data[9]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_9_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_10_s1 (
    .F(dataWriteCmd_payload_data[10]),
    .I0(iBusWishbone_DAT_MISO_regNext[10]),
    .I1(dataCache_1_io_mem_cmd_payload_data[10]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_10_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_11_s1 (
    .F(dataWriteCmd_payload_data[11]),
    .I0(iBusWishbone_DAT_MISO_regNext[11]),
    .I1(dataCache_1_io_mem_cmd_payload_data[11]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_11_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_12_s1 (
    .F(dataWriteCmd_payload_data[12]),
    .I0(iBusWishbone_DAT_MISO_regNext[12]),
    .I1(dataCache_1_io_mem_cmd_payload_data[12]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_12_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_13_s1 (
    .F(dataWriteCmd_payload_data[13]),
    .I0(iBusWishbone_DAT_MISO_regNext[13]),
    .I1(dataCache_1_io_mem_cmd_payload_data[13]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_13_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_14_s1 (
    .F(dataWriteCmd_payload_data[14]),
    .I0(iBusWishbone_DAT_MISO_regNext[14]),
    .I1(dataCache_1_io_mem_cmd_payload_data[14]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_14_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_15_s1 (
    .F(dataWriteCmd_payload_data[15]),
    .I0(iBusWishbone_DAT_MISO_regNext[15]),
    .I1(dataCache_1_io_mem_cmd_payload_data[15]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_15_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_16_s1 (
    .F(dataWriteCmd_payload_data[16]),
    .I0(iBusWishbone_DAT_MISO_regNext[16]),
    .I1(dataCache_1_io_mem_cmd_payload_data[16]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_16_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_17_s1 (
    .F(dataWriteCmd_payload_data[17]),
    .I0(iBusWishbone_DAT_MISO_regNext[17]),
    .I1(dataCache_1_io_mem_cmd_payload_data[17]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_17_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_18_s1 (
    .F(dataWriteCmd_payload_data[18]),
    .I0(iBusWishbone_DAT_MISO_regNext[18]),
    .I1(dataCache_1_io_mem_cmd_payload_data[18]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_18_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_19_s1 (
    .F(dataWriteCmd_payload_data[19]),
    .I0(iBusWishbone_DAT_MISO_regNext[19]),
    .I1(dataCache_1_io_mem_cmd_payload_data[19]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_19_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_20_s1 (
    .F(dataWriteCmd_payload_data[20]),
    .I0(iBusWishbone_DAT_MISO_regNext[20]),
    .I1(dataCache_1_io_mem_cmd_payload_data[20]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_20_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_21_s1 (
    .F(dataWriteCmd_payload_data[21]),
    .I0(iBusWishbone_DAT_MISO_regNext[21]),
    .I1(dataCache_1_io_mem_cmd_payload_data[21]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_21_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_22_s1 (
    .F(dataWriteCmd_payload_data[22]),
    .I0(iBusWishbone_DAT_MISO_regNext[22]),
    .I1(dataCache_1_io_mem_cmd_payload_data[22]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_22_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_23_s1 (
    .F(dataWriteCmd_payload_data[23]),
    .I0(iBusWishbone_DAT_MISO_regNext[23]),
    .I1(dataCache_1_io_mem_cmd_payload_data[23]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_23_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_24_s1 (
    .F(dataWriteCmd_payload_data[24]),
    .I0(iBusWishbone_DAT_MISO_regNext[24]),
    .I1(dataCache_1_io_mem_cmd_payload_data[24]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_24_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_25_s1 (
    .F(dataWriteCmd_payload_data[25]),
    .I0(iBusWishbone_DAT_MISO_regNext[25]),
    .I1(dataCache_1_io_mem_cmd_payload_data[25]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_25_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_26_s1 (
    .F(dataWriteCmd_payload_data[26]),
    .I0(iBusWishbone_DAT_MISO_regNext[26]),
    .I1(dataCache_1_io_mem_cmd_payload_data[26]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_26_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_27_s1 (
    .F(dataWriteCmd_payload_data[27]),
    .I0(iBusWishbone_DAT_MISO_regNext[27]),
    .I1(dataCache_1_io_mem_cmd_payload_data[27]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_27_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_28_s1 (
    .F(dataWriteCmd_payload_data[28]),
    .I0(iBusWishbone_DAT_MISO_regNext[28]),
    .I1(dataCache_1_io_mem_cmd_payload_data[28]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_28_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_29_s1 (
    .F(dataWriteCmd_payload_data[29]),
    .I0(iBusWishbone_DAT_MISO_regNext[29]),
    .I1(dataCache_1_io_mem_cmd_payload_data[29]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_29_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_30_s1 (
    .F(dataWriteCmd_payload_data[30]),
    .I0(iBusWishbone_DAT_MISO_regNext[30]),
    .I1(dataCache_1_io_mem_cmd_payload_data[30]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_30_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_31_s1 (
    .F(dataWriteCmd_payload_data[31]),
    .I0(iBusWishbone_DAT_MISO_regNext[31]),
    .I1(dataCache_1_io_mem_cmd_payload_data[31]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_31_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_address_0_s9 (
    .F(dataWriteCmd_payload_address[0]),
    .I0(loader_counter_value[0]),
    .I1(stageB_mmuRsp_physicalAddress[2]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_address_0_s9.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_address_1_s9 (
    .F(dataWriteCmd_payload_address[1]),
    .I0(loader_counter_value[1]),
    .I1(stageB_mmuRsp_physicalAddress[3]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_address_1_s9.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_address_2_s10 (
    .F(dataWriteCmd_payload_address[2]),
    .I0(loader_counter_value[2]),
    .I1(stageB_mmuRsp_physicalAddress[4]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_address_2_s10.INIT=16'hACCC;
  LUT4 n1248_s5 (
    .F(n1248_9),
    .I0(writeBack_arbitration_isValid),
    .I1(memory_to_writeBack_MEMORY_ENABLE),
    .I2(decode_to_execute_MEMORY_MANAGMENT),
    .I3(n1248_7) 
);
defparam n1248_s5.INIT=16'h7000;
  LUT3 io_mem_cmd_payload_size_2_s4 (
    .F(io_mem_cmd_payload_size_2_7),
    .I0(writeBack_arbitration_isValid),
    .I1(memory_to_writeBack_MEMORY_ENABLE),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam io_mem_cmd_payload_size_2_s4.INIT=8'h70;
  LUT4 stageA_wayHits_0_s1 (
    .F(stageA_wayHits[0]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[31]),
    .I1(_zz_ways_0_tags_port0[21]),
    .I2(n533_3),
    .I3(_zz_ways_0_tags_port0[0]) 
);
defparam stageA_wayHits_0_s1.INIT=16'h0900;
  DFFRE stageA_mask_3_s0 (
    .Q(stageA_mask[3]),
    .D(stage0_mask[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE stageA_mask_2_s0 (
    .Q(stageA_mask[2]),
    .D(stage0_mask[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE stageA_mask_1_s0 (
    .Q(stageA_mask[1]),
    .D(n3_7),
    .CLK(main_crg_clkout0),
    .RESET(\o[1]_8 ),
    .CE(n19216_6) 
);
  DFFRE stageA_mask_0_s0 (
    .Q(stageA_mask[0]),
    .D(n4_6),
    .CLK(main_crg_clkout0),
    .RESET(\o[1]_8 ),
    .CE(n19216_6) 
);
  DFFRE stage0_dataColisions_regNextWhen_0_s0 (
    .Q(stage0_dataColisions_regNextWhen[0]),
    .D(stage0_dataColisions[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE stageB_request_wr_s0 (
    .Q(stageB_request_wr),
    .D(execute_to_memory_MEMORY_WR),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE stageB_request_size_1_s0 (
    .Q(stageB_request_size[1]),
    .D(execute_to_memory_INSTRUCTION[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE stageB_request_size_0_s0 (
    .Q(stageB_request_size[0]),
    .D(execute_to_memory_INSTRUCTION[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE stageB_mmuRsp_physicalAddress_31_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[31]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[31]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_30_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[30]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[30]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_29_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[29]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_28_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[28]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[28]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_27_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[27]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[27]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_26_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[26]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[26]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_25_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[25]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[25]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_24_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[24]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[24]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_23_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[23]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[23]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_22_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[22]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[22]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_21_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[21]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[21]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_20_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[20]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[20]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_19_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[19]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[19]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_18_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[18]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[18]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_17_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[17]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[17]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_16_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[16]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[16]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_15_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[15]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[15]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_14_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[14]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_13_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[13]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_12_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[12]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_11_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[11]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_10_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[10]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_9_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[9]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_8_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[8]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_7_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[7]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_6_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[6]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_5_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[5]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_4_s0 (
    .Q(stageB_mmuRsp_physicalAddress[4]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_3_s0 (
    .Q(stageB_mmuRsp_physicalAddress[3]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_2_s0 (
    .Q(stageB_mmuRsp_physicalAddress[2]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_dataColisions_0_s0 (
    .Q(stageB_dataColisions[0]),
    .D(stageA_dataColisions[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE stageB_unaligned_s0 (
    .Q(stageB_unaligned),
    .D(n1052_5),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE stageB_waysHitsBeforeInvalidate_0_s0 (
    .Q(stageB_waysHitsBeforeInvalidate[0]),
    .D(stageA_wayHits[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE stageB_mask_3_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_mask[3]),
    .D(stageA_mask[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE stageB_mask_2_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_mask[2]),
    .D(stageA_mask[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE stageB_mask_1_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_mask[1]),
    .D(stageA_mask[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE stageB_mask_0_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_mask[0]),
    .D(stageA_mask[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE loader_valid_regNext_s0 (
    .Q(loader_valid_regNext),
    .D(dataCache_1_io_cpu_execute_refilling),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE memCmdSent_s0 (
    .Q(memCmdSent),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n1277_4),
    .CE(io_mem_cmd_fire) 
);
  DFFSE stageB_flusher_start_s0 (
    .Q(stageB_flusher_start),
    .D(n1248_4),
    .CLK(main_crg_clkout0),
    .SET(n26687_5),
    .CE(VCC) 
);
  DFFRE loader_valid_s0 (
    .Q(dataCache_1_io_cpu_execute_refilling),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n1572_3),
    .CE(stageB_loaderValid) 
);
  DFFRE loader_counter_value_2_s0 (
    .Q(loader_counter_value[2]),
    .D(n919_4),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(VCC) 
);
  DFFRE loader_counter_value_1_s0 (
    .Q(loader_counter_value[1]),
    .D(n920_6),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(VCC) 
);
  DFFRE loader_counter_value_0_s0 (
    .Q(loader_counter_value[0]),
    .D(n921_6),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(VCC) 
);
  DFFRE stageB_flusher_waitDone_s1 (
    .Q(stageB_flusher_waitDone),
    .D(stageB_flusher_start),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(stageB_flusher_waitDone_8) 
);
defparam stageB_flusher_waitDone_s1.INIT=1'b0;
  DFFRE stageB_flusher_counter_7_s1 (
    .Q(stageB_flusher_counter[7]),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n1571_3),
    .CE(n1220_5) 
);
defparam stageB_flusher_counter_7_s1.INIT=1'b0;
  DFFRE stageB_flusher_counter_6_s1 (
    .Q(stageB_flusher_counter_0[6]),
    .D(n1230_3),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(stageB_flusher_counter_6_8) 
);
defparam stageB_flusher_counter_6_s1.INIT=1'b0;
  DFFRE stageB_flusher_counter_5_s1 (
    .Q(stageB_flusher_counter_0[5]),
    .D(n1231_3),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(stageB_flusher_counter_6_8) 
);
defparam stageB_flusher_counter_5_s1.INIT=1'b0;
  DFFRE stageB_flusher_counter_4_s1 (
    .Q(stageB_flusher_counter_0[4]),
    .D(n1232_3),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(stageB_flusher_counter_6_8) 
);
defparam stageB_flusher_counter_4_s1.INIT=1'b0;
  DFFRE stageB_flusher_counter_3_s1 (
    .Q(stageB_flusher_counter_0[3]),
    .D(n1233_3),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(stageB_flusher_counter_6_8) 
);
defparam stageB_flusher_counter_3_s1.INIT=1'b0;
  DFFRE stageB_flusher_counter_2_s1 (
    .Q(stageB_flusher_counter_0[2]),
    .D(n1234_3),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(stageB_flusher_counter_6_8) 
);
defparam stageB_flusher_counter_2_s1.INIT=1'b0;
  DFFRE stageB_flusher_counter_1_s1 (
    .Q(stageB_flusher_counter_0[1]),
    .D(n1235_3),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(stageB_flusher_counter_6_8) 
);
defparam stageB_flusher_counter_1_s1.INIT=1'b0;
  DFFRE stageB_flusher_counter_0_s1 (
    .Q(stageB_flusher_counter_0[0]),
    .D(n1236_3),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(stageB_flusher_counter_6_8) 
);
defparam stageB_flusher_counter_0_s1.INIT=1'b0;
  SDPB ways_0_data_symbol0_ways_0_data_symbol0_0_0_s (
    .DO({DO[31:8],stageB_dataReadRsp_0[7:0]}),
    .CLKA(main_crg_clkout0),
    .CEA(ways_0_data_symbol0_7),
    .CLKB(main_crg_clkout0),
    .CEB(when_DataCache_l667),
    .OCE(memory_to_writeBack_INSTRUCTION_29_6),
    .RESET(GND),
    .ADA({GND,dataCache_1_io_mem_cmd_payload_address[11:5],dataWriteCmd_payload_address[2:0],GND,GND,GND}),
    .ADB({GND,execute_SrcPlugin_addSub[11:2],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,dataWriteCmd_payload_data[7:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_0_s.BIT_WIDTH_0=8;
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_0_s.BIT_WIDTH_1=8;
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_0_s.READ_MODE=1'b1;
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_0_s.RESET_MODE="SYNC";
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_0_s.BLK_SEL_0=3'b000;
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_0_s.BLK_SEL_1=3'b000;
  SDPB ways_0_data_symbol1_ways_0_data_symbol1_0_0_s (
    .DO({DO_0[31:8],stageB_dataReadRsp_0[15:8]}),
    .CLKA(main_crg_clkout0),
    .CEA(ways_0_data_symbol1_7),
    .CLKB(main_crg_clkout0),
    .CEB(when_DataCache_l667),
    .OCE(memory_to_writeBack_INSTRUCTION_29_6),
    .RESET(GND),
    .ADA({GND,dataCache_1_io_mem_cmd_payload_address[11:5],dataWriteCmd_payload_address[2:0],GND,GND,GND}),
    .ADB({GND,execute_SrcPlugin_addSub[11:2],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,dataWriteCmd_payload_data[15:8]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_0_s.BIT_WIDTH_0=8;
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_0_s.BIT_WIDTH_1=8;
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_0_s.READ_MODE=1'b1;
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_0_s.RESET_MODE="SYNC";
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_0_s.BLK_SEL_0=3'b000;
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_0_s.BLK_SEL_1=3'b000;
  SDPB ways_0_data_symbol2_ways_0_data_symbol2_0_0_s (
    .DO({DO_1[31:8],stageB_dataReadRsp_0[23:16]}),
    .CLKA(main_crg_clkout0),
    .CEA(ways_0_data_symbol2_7),
    .CLKB(main_crg_clkout0),
    .CEB(when_DataCache_l667),
    .OCE(memory_to_writeBack_INSTRUCTION_29_6),
    .RESET(GND),
    .ADA({GND,dataCache_1_io_mem_cmd_payload_address[11:5],dataWriteCmd_payload_address[2:0],GND,GND,GND}),
    .ADB({GND,execute_SrcPlugin_addSub[11:2],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,dataWriteCmd_payload_data[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_0_s.BIT_WIDTH_0=8;
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_0_s.BIT_WIDTH_1=8;
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_0_s.READ_MODE=1'b1;
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_0_s.RESET_MODE="SYNC";
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_0_s.BLK_SEL_0=3'b000;
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_0_s.BLK_SEL_1=3'b000;
  SDPB ways_0_data_symbol3_ways_0_data_symbol3_0_0_s (
    .DO({DO_2[31:8],stageB_dataReadRsp_0[31:24]}),
    .CLKA(main_crg_clkout0),
    .CEA(ways_0_data_symbol3_7),
    .CLKB(main_crg_clkout0),
    .CEB(when_DataCache_l667),
    .OCE(memory_to_writeBack_INSTRUCTION_29_6),
    .RESET(GND),
    .ADA({GND,dataCache_1_io_mem_cmd_payload_address[11:5],dataWriteCmd_payload_address[2:0],GND,GND,GND}),
    .ADB({GND,execute_SrcPlugin_addSub[11:2],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,dataWriteCmd_payload_data[31:24]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_0_s.BIT_WIDTH_0=8;
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_0_s.BIT_WIDTH_1=8;
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_0_s.READ_MODE=1'b1;
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_0_s.RESET_MODE="SYNC";
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_0_s.BLK_SEL_0=3'b000;
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_0_s.BLK_SEL_1=3'b000;
  SDPB ways_0_tags_ways_0_tags_0_0_s (
    .DO({DO_3[31:21],_zz_ways_0_tags_port0[21:2],_zz_ways_0_tags_port0[0]}),
    .CLKA(main_crg_clkout0),
    .CEA(tagsWriteCmd_valid),
    .CLKB(main_crg_clkout0),
    .CEB(when_DataCache_l667),
    .OCE(GND),
    .RESET(GND),
    .ADA({GND,GND,tagsWriteCmd_payload_address[6:0],GND,VCC,VCC,VCC,VCC}),
    .ADB({GND,GND,execute_SrcPlugin_addSub[11:5],GND,GND,GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,dataCache_1_io_mem_cmd_payload_address[31:12],loader_counter_willOverflow}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam ways_0_tags_ways_0_tags_0_0_s.BIT_WIDTH_0=32;
defparam ways_0_tags_ways_0_tags_0_0_s.BIT_WIDTH_1=32;
defparam ways_0_tags_ways_0_tags_0_0_s.READ_MODE=1'b0;
defparam ways_0_tags_ways_0_tags_0_0_s.RESET_MODE="SYNC";
defparam ways_0_tags_ways_0_tags_0_0_s.BLK_SEL_0=3'b000;
defparam ways_0_tags_ways_0_tags_0_0_s.BLK_SEL_1=3'b000;
  ALU n490_s0 (
    .SUM(n490_1_SUM),
    .COUT(n490_3),
    .I0(dataWriteCmd_payload_address[0]),
    .I1(execute_SrcPlugin_addSub[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n490_s0.ALU_MODE=3;
  ALU n491_s0 (
    .SUM(n491_1_SUM),
    .COUT(n491_3),
    .I0(dataWriteCmd_payload_address[1]),
    .I1(execute_SrcPlugin_addSub[3]),
    .I3(GND),
    .CIN(n490_3) 
);
defparam n491_s0.ALU_MODE=3;
  ALU n492_s0 (
    .SUM(n492_1_SUM),
    .COUT(n492_3),
    .I0(dataWriteCmd_payload_address[2]),
    .I1(execute_SrcPlugin_addSub[4]),
    .I3(GND),
    .CIN(n491_3) 
);
defparam n492_s0.ALU_MODE=3;
  ALU n493_s0 (
    .SUM(n493_1_SUM),
    .COUT(n493_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[5]),
    .I1(execute_SrcPlugin_addSub[5]),
    .I3(GND),
    .CIN(n492_3) 
);
defparam n493_s0.ALU_MODE=3;
  ALU n494_s0 (
    .SUM(n494_1_SUM),
    .COUT(n494_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[6]),
    .I1(execute_SrcPlugin_addSub[6]),
    .I3(GND),
    .CIN(n493_3) 
);
defparam n494_s0.ALU_MODE=3;
  ALU n495_s0 (
    .SUM(n495_1_SUM),
    .COUT(n495_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[7]),
    .I1(execute_SrcPlugin_addSub[7]),
    .I3(GND),
    .CIN(n494_3) 
);
defparam n495_s0.ALU_MODE=3;
  ALU n496_s0 (
    .SUM(n496_1_SUM),
    .COUT(n496_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[8]),
    .I1(execute_SrcPlugin_addSub[8]),
    .I3(GND),
    .CIN(n495_3) 
);
defparam n496_s0.ALU_MODE=3;
  ALU n497_s0 (
    .SUM(n497_1_SUM),
    .COUT(n497_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[9]),
    .I1(execute_SrcPlugin_addSub[9]),
    .I3(GND),
    .CIN(n496_3) 
);
defparam n497_s0.ALU_MODE=3;
  ALU n498_s0 (
    .SUM(n498_1_SUM),
    .COUT(n498_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[10]),
    .I1(execute_SrcPlugin_addSub[10]),
    .I3(GND),
    .CIN(n497_3) 
);
defparam n498_s0.ALU_MODE=3;
  ALU n499_s0 (
    .SUM(n499_1_SUM),
    .COUT(n499_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[11]),
    .I1(execute_SrcPlugin_addSub[11]),
    .I3(GND),
    .CIN(n498_3) 
);
defparam n499_s0.ALU_MODE=3;
  ALU n515_s0 (
    .SUM(n515_1_SUM),
    .COUT(n515_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[12]),
    .I1(_zz_ways_0_tags_port0[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n515_s0.ALU_MODE=3;
  ALU n516_s0 (
    .SUM(n516_1_SUM),
    .COUT(n516_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[13]),
    .I1(_zz_ways_0_tags_port0[3]),
    .I3(GND),
    .CIN(n515_3) 
);
defparam n516_s0.ALU_MODE=3;
  ALU n517_s0 (
    .SUM(n517_1_SUM),
    .COUT(n517_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[14]),
    .I1(_zz_ways_0_tags_port0[4]),
    .I3(GND),
    .CIN(n516_3) 
);
defparam n517_s0.ALU_MODE=3;
  ALU n518_s0 (
    .SUM(n518_1_SUM),
    .COUT(n518_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[15]),
    .I1(_zz_ways_0_tags_port0[5]),
    .I3(GND),
    .CIN(n517_3) 
);
defparam n518_s0.ALU_MODE=3;
  ALU n519_s0 (
    .SUM(n519_1_SUM),
    .COUT(n519_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[16]),
    .I1(_zz_ways_0_tags_port0[6]),
    .I3(GND),
    .CIN(n518_3) 
);
defparam n519_s0.ALU_MODE=3;
  ALU n520_s0 (
    .SUM(n520_1_SUM),
    .COUT(n520_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[17]),
    .I1(_zz_ways_0_tags_port0[7]),
    .I3(GND),
    .CIN(n519_3) 
);
defparam n520_s0.ALU_MODE=3;
  ALU n521_s0 (
    .SUM(n521_1_SUM),
    .COUT(n521_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[18]),
    .I1(_zz_ways_0_tags_port0[8]),
    .I3(GND),
    .CIN(n520_3) 
);
defparam n521_s0.ALU_MODE=3;
  ALU n522_s0 (
    .SUM(n522_1_SUM),
    .COUT(n522_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[19]),
    .I1(_zz_ways_0_tags_port0[9]),
    .I3(GND),
    .CIN(n521_3) 
);
defparam n522_s0.ALU_MODE=3;
  ALU n523_s0 (
    .SUM(n523_1_SUM),
    .COUT(n523_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[20]),
    .I1(_zz_ways_0_tags_port0[10]),
    .I3(GND),
    .CIN(n522_3) 
);
defparam n523_s0.ALU_MODE=3;
  ALU n524_s0 (
    .SUM(n524_1_SUM),
    .COUT(n524_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[21]),
    .I1(_zz_ways_0_tags_port0[11]),
    .I3(GND),
    .CIN(n523_3) 
);
defparam n524_s0.ALU_MODE=3;
  ALU n525_s0 (
    .SUM(n525_1_SUM),
    .COUT(n525_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[22]),
    .I1(_zz_ways_0_tags_port0[12]),
    .I3(GND),
    .CIN(n524_3) 
);
defparam n525_s0.ALU_MODE=3;
  ALU n526_s0 (
    .SUM(n526_1_SUM),
    .COUT(n526_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[23]),
    .I1(_zz_ways_0_tags_port0[13]),
    .I3(GND),
    .CIN(n525_3) 
);
defparam n526_s0.ALU_MODE=3;
  ALU n527_s0 (
    .SUM(n527_1_SUM),
    .COUT(n527_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[24]),
    .I1(_zz_ways_0_tags_port0[14]),
    .I3(GND),
    .CIN(n526_3) 
);
defparam n527_s0.ALU_MODE=3;
  ALU n528_s0 (
    .SUM(n528_1_SUM),
    .COUT(n528_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[25]),
    .I1(_zz_ways_0_tags_port0[15]),
    .I3(GND),
    .CIN(n527_3) 
);
defparam n528_s0.ALU_MODE=3;
  ALU n529_s0 (
    .SUM(n529_1_SUM),
    .COUT(n529_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[26]),
    .I1(_zz_ways_0_tags_port0[16]),
    .I3(GND),
    .CIN(n528_3) 
);
defparam n529_s0.ALU_MODE=3;
  ALU n530_s0 (
    .SUM(n530_1_SUM),
    .COUT(n530_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[27]),
    .I1(_zz_ways_0_tags_port0[17]),
    .I3(GND),
    .CIN(n529_3) 
);
defparam n530_s0.ALU_MODE=3;
  ALU n531_s0 (
    .SUM(n531_1_SUM),
    .COUT(n531_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[28]),
    .I1(_zz_ways_0_tags_port0[18]),
    .I3(GND),
    .CIN(n530_3) 
);
defparam n531_s0.ALU_MODE=3;
  ALU n532_s0 (
    .SUM(n532_1_SUM),
    .COUT(n532_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[29]),
    .I1(_zz_ways_0_tags_port0[19]),
    .I3(GND),
    .CIN(n531_3) 
);
defparam n532_s0.ALU_MODE=3;
  ALU n533_s0 (
    .SUM(n533_1_SUM),
    .COUT(n533_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[30]),
    .I1(_zz_ways_0_tags_port0[20]),
    .I3(GND),
    .CIN(n532_3) 
);
defparam n533_s0.ALU_MODE=3;
  ALU n540_s0 (
    .SUM(n540_1_SUM),
    .COUT(n540_3),
    .I0(dataWriteCmd_payload_address[0]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n540_s0.ALU_MODE=3;
  ALU n541_s0 (
    .SUM(n541_1_SUM),
    .COUT(n541_3),
    .I0(dataWriteCmd_payload_address[1]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[3]),
    .I3(GND),
    .CIN(n540_3) 
);
defparam n541_s0.ALU_MODE=3;
  ALU n542_s0 (
    .SUM(n542_1_SUM),
    .COUT(n542_3),
    .I0(dataWriteCmd_payload_address[2]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[4]),
    .I3(GND),
    .CIN(n541_3) 
);
defparam n542_s0.ALU_MODE=3;
  ALU n543_s0 (
    .SUM(n543_1_SUM),
    .COUT(n543_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[5]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[5]),
    .I3(GND),
    .CIN(n542_3) 
);
defparam n543_s0.ALU_MODE=3;
  ALU n544_s0 (
    .SUM(n544_1_SUM),
    .COUT(n544_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[6]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[6]),
    .I3(GND),
    .CIN(n543_3) 
);
defparam n544_s0.ALU_MODE=3;
  ALU n545_s0 (
    .SUM(n545_1_SUM),
    .COUT(n545_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[7]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[7]),
    .I3(GND),
    .CIN(n544_3) 
);
defparam n545_s0.ALU_MODE=3;
  ALU n546_s0 (
    .SUM(n546_1_SUM),
    .COUT(n546_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[8]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[8]),
    .I3(GND),
    .CIN(n545_3) 
);
defparam n546_s0.ALU_MODE=3;
  ALU n547_s0 (
    .SUM(n547_1_SUM),
    .COUT(n547_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[9]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[9]),
    .I3(GND),
    .CIN(n546_3) 
);
defparam n547_s0.ALU_MODE=3;
  ALU n548_s0 (
    .SUM(n548_1_SUM),
    .COUT(n548_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[10]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[10]),
    .I3(GND),
    .CIN(n547_3) 
);
defparam n548_s0.ALU_MODE=3;
  ALU n549_s0 (
    .SUM(n549_1_SUM),
    .COUT(n549_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[11]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[11]),
    .I3(GND),
    .CIN(n548_3) 
);
defparam n549_s0.ALU_MODE=3;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DataCache */
module VexRiscv (
  main_crg_clkout0,
  n26687_5,
  main_basesoc_reset,
  sys_rst,
  main_basesoc_timer_enable_storage,
  n1613_3,
  n1612_3,
  n1196_3,
  builder_done,
  n1195_3,
  n1194_3,
  n1193_3,
  n1192_3,
  n1191_3,
  n1190_3,
  n1189_3,
  n1188_3,
  n1187_3,
  n1186_3,
  n1185_3,
  n1184_3,
  n1183_3,
  n1182_3,
  n1181_3,
  n1180_3,
  n1179_3,
  n1178_3,
  n1177_3,
  n1176_3,
  n1175_3,
  n1174_3,
  n1173_3,
  n1172_3,
  n1171_3,
  n1170_3,
  n1169_3,
  n1168_3,
  n1167_3,
  n1166_3,
  n1165_3,
  builder_grant,
  main_basesoc_aborted,
  builder_litedramwishbone2native_state_1_10,
  main_basesoc_aborted_13,
  main_basesoc_basesoc_ram_bus_ack,
  main_basesoc_ram_bus_ram_bus_ack,
  n1165_10,
  main_basesoc_reset_re,
  n16062_4,
  main_basesoc_timer_zero_pending,
  main_basesoc_reset_storage,
  main_basesoc_dbus_stb,
  main_basesoc_dbus_we,
  iBus_cmd_ready_4,
  n17969_8,
  lineLoader_cmdSent,
  lineLoader_valid,
  main_basesoc_ibus_adr,
  _zz_dBusWishbone_ADR,
  main_basesoc_dbus_adr,
  toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address,
  main_basesoc_dbus_dat_w,
  toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask,
  lineLoader_address
)
;
input main_crg_clkout0;
input n26687_5;
input main_basesoc_reset;
input sys_rst;
input main_basesoc_timer_enable_storage;
input n1613_3;
input n1612_3;
input n1196_3;
input builder_done;
input n1195_3;
input n1194_3;
input n1193_3;
input n1192_3;
input n1191_3;
input n1190_3;
input n1189_3;
input n1188_3;
input n1187_3;
input n1186_3;
input n1185_3;
input n1184_3;
input n1183_3;
input n1182_3;
input n1181_3;
input n1180_3;
input n1179_3;
input n1178_3;
input n1177_3;
input n1176_3;
input n1175_3;
input n1174_3;
input n1173_3;
input n1172_3;
input n1171_3;
input n1170_3;
input n1169_3;
input n1168_3;
input n1167_3;
input n1166_3;
input n1165_3;
input builder_grant;
input main_basesoc_aborted;
input builder_litedramwishbone2native_state_1_10;
input main_basesoc_aborted_13;
input main_basesoc_basesoc_ram_bus_ack;
input main_basesoc_ram_bus_ram_bus_ack;
input n1165_10;
input main_basesoc_reset_re;
input n16062_4;
input main_basesoc_timer_zero_pending;
input [1:0] main_basesoc_reset_storage;
output main_basesoc_dbus_stb;
output main_basesoc_dbus_we;
output iBus_cmd_ready_4;
output n17969_8;
output lineLoader_cmdSent;
output lineLoader_valid;
output [2:0] main_basesoc_ibus_adr;
output [2:0] _zz_dBusWishbone_ADR;
output [29:3] main_basesoc_dbus_adr;
output [4:2] toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address;
output [31:0] main_basesoc_dbus_dat_w;
output [3:0] toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask;
output [31:5] lineLoader_address;
wire n11_4;
wire n21_3;
wire n12_3;
wire n20_3;
wire n13_3;
wire n19_3;
wire n14_3;
wire n18_3;
wire n15_3;
wire n17_3;
wire n30_3;
wire n2_101;
wire n3_5;
wire n29_3;
wire n4_3;
wire n28_3;
wire n5_3;
wire n27_3;
wire n6_3;
wire n26_3;
wire n7_3;
wire n25_3;
wire n8_3;
wire n24_3;
wire n9_3;
wire n23_3;
wire n10_3;
wire n22_3;
wire _zz_execute_SRC2_4_4_6;
wire _zz_execute_SRC2_4_4_7;
wire _zz_execute_SRC2_4_3_6;
wire _zz_execute_SRC2_4_3_7;
wire _zz_execute_SRC2_4_2_6;
wire _zz_execute_SRC2_4_2_7;
wire _zz__zz_decode_IS_RS2_SIGNED_4;
wire _zz__zz_decode_IS_RS2_SIGNED_55;
wire _zz__zz_decode_IS_RS2_SIGNED_110;
wire execute_BRANCH_DO;
wire decode_SRC2_FORCE_ZERO;
wire n17460_4;
wire when_Fetcher_l160;
wire n12955_3;
wire n13040_3;
wire n13041_3;
wire n13042_3;
wire n13043_3;
wire n13044_3;
wire n13045_3;
wire n13046_3;
wire n13047_3;
wire n13048_3;
wire n13049_3;
wire n13050_3;
wire n13051_3;
wire toplevel_dataCache_1_io_mem_cmd_s2mPipe_valid;
wire toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_wr;
wire HazardSimplePlugin_writeBackWrites_valid;
wire n24913_3;
wire when_MulDivIterativePlugin_l126;
wire iBus_cmd_ready;
wire _zz_dBus_cmd_ready;
wire n17810_3;
wire n17813_3;
wire n17815_4;
wire n24444_3;
wire n17857_5;
wire n17858_4;
wire n24471_3;
wire n24474_3;
wire n24511_3;
wire n24516_3;
wire n24517_3;
wire n24521_3;
wire n24524_3;
wire n18807_4;
wire n18808_4;
wire n18809_4;
wire n18810_4;
wire n18811_4;
wire n18812_4;
wire n18813_4;
wire n18814_4;
wire n18815_4;
wire n18816_4;
wire n18817_4;
wire n18818_4;
wire n18819_4;
wire n18820_4;
wire n18821_4;
wire n18822_4;
wire n18823_4;
wire n18824_4;
wire n18825_4;
wire n18826_4;
wire n18827_4;
wire n18828_4;
wire n18829_4;
wire n18830_4;
wire n18831_4;
wire n18832_4;
wire n18833_4;
wire n18834_4;
wire n18835_4;
wire n18836_4;
wire n18837_4;
wire n18877_5;
wire n18910_4;
wire n19151_3;
wire n19152_3;
wire n19153_3;
wire n19154_3;
wire n19155_3;
wire n19156_3;
wire n19157_3;
wire n19158_3;
wire n19159_3;
wire n19160_3;
wire n19161_3;
wire n19162_3;
wire n19163_3;
wire n19164_3;
wire n19165_3;
wire n19166_3;
wire n19167_3;
wire n19168_3;
wire n19169_3;
wire n19170_3;
wire n19171_3;
wire n19172_3;
wire n19173_3;
wire n19174_3;
wire n19175_3;
wire n19176_3;
wire n19177_3;
wire n19178_3;
wire n19179_3;
wire n19180_3;
wire n19345_3;
wire n19346_3;
wire n19347_3;
wire n19348_3;
wire n19349_3;
wire n19350_3;
wire n19351_3;
wire n19352_3;
wire n19353_3;
wire n19354_3;
wire n19355_3;
wire n19356_3;
wire n19357_3;
wire n19358_3;
wire n19359_3;
wire n19360_3;
wire n19361_3;
wire n19362_3;
wire n19363_3;
wire n19364_3;
wire n19365_3;
wire n19366_3;
wire n19367_3;
wire n19368_3;
wire n19369_3;
wire n19370_3;
wire n19371_3;
wire n19372_3;
wire n19373_3;
wire n19374_3;
wire n19375_3;
wire n19376_3;
wire n24749_4;
wire n19646_3;
wire n20599_5;
wire n20605_7;
wire n20610_6;
wire n20616_7;
wire n20622_7;
wire n20628_7;
wire n20635_8;
wire n20650_9;
wire n24846_3;
wire _zz_execute_SRC2_4_31_8;
wire _zz_execute_SRC2_4_30_8;
wire _zz_execute_SRC2_4_29_8;
wire _zz_execute_SRC2_4_28_8;
wire _zz_execute_SRC2_4_27_8;
wire _zz_execute_SRC2_4_26_8;
wire _zz_execute_SRC2_4_25_8;
wire _zz_execute_SRC2_4_24_8;
wire _zz_execute_SRC2_4_23_8;
wire _zz_execute_SRC2_4_22_8;
wire _zz_execute_SRC2_4_21_8;
wire _zz_execute_SRC2_4_20_8;
wire _zz_execute_SRC2_4_19_8;
wire _zz_execute_SRC2_4_18_8;
wire _zz_execute_SRC2_4_17_8;
wire _zz_execute_SRC2_4_16_8;
wire _zz_execute_SRC2_4_15_8;
wire _zz_execute_SRC2_4_14_8;
wire _zz_execute_SRC2_4_13_8;
wire _zz_execute_SRC2_4_12_8;
wire _zz_execute_SRC2_4_11_8;
wire _zz_execute_SRC2_4_10_8;
wire _zz_execute_SRC2_4_9_8;
wire _zz_execute_SRC2_4_8_8;
wire _zz_execute_SRC2_4_7_8;
wire _zz_execute_SRC2_4_6_8;
wire _zz_execute_SRC2_4_5_9;
wire _zz__zz_decode_IS_RS2_SIGNED_86;
wire _zz__zz_decode_IS_RS2_SIGNED_125;
wire n14757_38;
wire n18221_4;
wire n18225_4;
wire n20653_4;
wire n18959_4;
wire decode_to_execute_PC_31_6;
wire memory_to_writeBack_INSTRUCTION_29_6;
wire n20089_4;
wire IBusCachedPlugin_decodePrediction_cmd_hadBranch_7;
wire n20176_4;
wire _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_8;
wire memory_arbitration_isValid_8;
wire writeBack_arbitration_isValid_8;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_8;
wire CsrPlugin_interrupt_code_3_6;
wire n19634_7;
wire n19633_7;
wire n19632_7;
wire n19630_7;
wire n19626_7;
wire n19624_7;
wire n19623_7;
wire n19622_7;
wire n19621_7;
wire n19620_7;
wire n19618_7;
wire n19617_7;
wire n19615_7;
wire n19614_7;
wire n19612_7;
wire n19611_7;
wire n19609_7;
wire n19608_7;
wire n19607_7;
wire n19606_5;
wire _zz_memory_DivPlugin_div_result_3_0_8;
wire execute_FullBarrelShifterPlugin_reversed_0_578;
wire n19181_5;
wire n19182_5;
wire n17865_5;
wire n17863_5;
wire n17861_5;
wire n17462_5;
wire _zz_execute_SRC1_0_10;
wire _zz_execute_SRC1_1_9;
wire _zz_execute_SRC1_3_9;
wire _zz_execute_SRC1_4_9;
wire n17968_6;
wire n17967_6;
wire CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack;
wire CsrPlugin_exceptionPortCtrl_exceptionValids_decode;
wire n17845_6;
wire toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready;
wire lastStageRegFileWrite_valid;
wire n18879_8;
wire n18880_8;
wire n18881_8;
wire n18882_8;
wire n18883_8;
wire n18884_8;
wire n18885_8;
wire n18886_8;
wire n18887_8;
wire n18888_8;
wire n18889_8;
wire n18890_8;
wire n18891_8;
wire n18892_8;
wire n18893_8;
wire n18894_8;
wire n18895_8;
wire n18896_8;
wire n18897_8;
wire n18898_8;
wire n18899_8;
wire n18900_8;
wire n18901_8;
wire n18902_8;
wire n18903_8;
wire n18904_8;
wire n18905_8;
wire n18906_8;
wire n18907_8;
wire n18908_8;
wire n18909_8;
wire n17953_4;
wire n17952_4;
wire _zz__zz_decode_IS_RS2_SIGNED_3_0_6;
wire _zz__zz_decode_IS_RS2_SIGNED_15_7;
wire _zz__zz_decode_IS_RS2_SIGNED_42_12_4;
wire _zz__zz_decode_IS_RS2_SIGNED_55_4;
wire _zz__zz_decode_IS_RS2_SIGNED_92_0_6;
wire _zz__zz_decode_IS_RS2_SIGNED_113_0_4;
wire execute_BRANCH_DO_4;
wire execute_BRANCH_DO_5;
wire _zz_decode_RS2_31_4;
wire _zz_decode_RS2_31_5;
wire _zz_decode_RS2_31_6;
wire _zz_decode_RS2_30_4;
wire _zz_decode_RS2_30_5;
wire _zz_decode_RS2_29_4;
wire _zz_decode_RS2_29_5;
wire _zz_decode_RS2_28_4;
wire _zz_decode_RS2_28_5;
wire _zz_decode_RS2_27_4;
wire _zz_decode_RS2_27_5;
wire _zz_decode_RS2_26_4;
wire _zz_decode_RS2_26_5;
wire _zz_decode_RS2_25_4;
wire _zz_decode_RS2_25_5;
wire _zz_decode_RS2_24_4;
wire _zz_decode_RS2_24_5;
wire _zz_decode_RS2_23_4;
wire _zz_decode_RS2_23_5;
wire _zz_decode_RS2_22_4;
wire _zz_decode_RS2_22_5;
wire _zz_decode_RS2_21_4;
wire _zz_decode_RS2_21_5;
wire _zz_decode_RS2_20_4;
wire _zz_decode_RS2_20_5;
wire _zz_decode_RS2_19_4;
wire _zz_decode_RS2_19_5;
wire _zz_decode_RS2_18_4;
wire _zz_decode_RS2_18_5;
wire _zz_decode_RS2_17_4;
wire _zz_decode_RS2_17_5;
wire _zz_decode_RS2_16_4;
wire _zz_decode_RS2_16_5;
wire _zz_decode_RS2_15_4;
wire _zz_decode_RS2_15_5;
wire _zz_decode_RS2_14_4;
wire _zz_decode_RS2_14_5;
wire _zz_decode_RS2_13_4;
wire _zz_decode_RS2_13_5;
wire _zz_decode_RS2_12_4;
wire _zz_decode_RS2_12_5;
wire _zz_decode_RS2_11_4;
wire _zz_decode_RS2_11_5;
wire _zz_decode_RS2_10_4;
wire _zz_decode_RS2_10_5;
wire _zz_decode_RS2_9_4;
wire _zz_decode_RS2_9_5;
wire _zz_decode_RS2_8_4;
wire _zz_decode_RS2_8_5;
wire _zz_decode_RS2_7_4;
wire _zz_decode_RS2_7_5;
wire _zz_decode_RS2_6_4;
wire _zz_decode_RS2_6_5;
wire _zz_decode_RS2_5_4;
wire _zz_decode_RS2_5_5;
wire _zz_decode_RS2_4_4;
wire _zz_decode_RS2_4_5;
wire _zz_decode_RS2_3_4;
wire _zz_decode_RS2_3_5;
wire _zz_decode_RS2_2_4;
wire _zz_decode_RS2_2_5;
wire _zz_decode_RS2_1_4;
wire _zz_decode_RS2_1_5;
wire _zz_decode_RS2_0_4;
wire _zz_decode_RS2_0_5;
wire decode_RS2_31_5;
wire decode_RS2_31_6;
wire decode_RS2_31_7;
wire decode_RS2_30_5;
wire decode_RS2_30_6;
wire decode_RS2_29_5;
wire decode_RS2_29_6;
wire decode_RS2_28_5;
wire decode_RS2_28_6;
wire decode_RS2_27_5;
wire decode_RS2_27_6;
wire decode_RS2_26_5;
wire decode_RS2_26_6;
wire decode_RS2_25_5;
wire decode_RS2_25_6;
wire decode_RS2_24_5;
wire decode_RS2_24_6;
wire decode_RS2_23_5;
wire decode_RS2_23_6;
wire decode_RS2_22_5;
wire decode_RS2_22_6;
wire decode_RS2_21_5;
wire decode_RS2_21_6;
wire decode_RS2_20_5;
wire decode_RS2_20_6;
wire decode_RS2_19_5;
wire decode_RS2_19_6;
wire decode_RS2_18_5;
wire decode_RS2_18_6;
wire decode_RS2_17_5;
wire decode_RS2_17_6;
wire decode_RS2_16_5;
wire decode_RS2_16_6;
wire decode_RS2_15_5;
wire decode_RS2_15_6;
wire decode_RS2_14_5;
wire decode_RS2_14_6;
wire decode_RS2_13_5;
wire decode_RS2_13_6;
wire decode_RS2_13_7;
wire decode_RS2_12_5;
wire decode_RS2_12_6;
wire decode_RS2_11_5;
wire decode_RS2_11_6;
wire decode_RS2_10_5;
wire decode_RS2_10_6;
wire decode_RS2_10_7;
wire decode_RS2_9_5;
wire decode_RS2_8_5;
wire decode_RS2_8_6;
wire decode_RS2_7_5;
wire decode_RS2_7_6;
wire decode_RS2_6_5;
wire decode_RS2_6_6;
wire decode_RS2_5_5;
wire decode_RS2_4_6;
wire decode_RS2_3_6;
wire decode_RS2_2_6;
wire decode_RS2_1_5;
wire decode_RS2_0_5;
wire decode_RS1_31_5;
wire decode_RS1_31_6;
wire decode_RS1_31_7;
wire decode_RS1_30_5;
wire decode_RS1_30_6;
wire decode_RS1_29_5;
wire decode_RS1_29_6;
wire decode_RS1_28_5;
wire decode_RS1_28_6;
wire decode_RS1_27_5;
wire decode_RS1_27_6;
wire decode_RS1_26_5;
wire decode_RS1_26_6;
wire decode_RS1_25_5;
wire decode_RS1_25_6;
wire decode_RS1_24_5;
wire decode_RS1_24_6;
wire decode_RS1_23_5;
wire decode_RS1_23_6;
wire decode_RS1_22_5;
wire decode_RS1_22_6;
wire decode_RS1_21_5;
wire decode_RS1_21_6;
wire decode_RS1_20_5;
wire decode_RS1_20_6;
wire decode_RS1_19_5;
wire decode_RS1_19_6;
wire decode_RS1_18_5;
wire decode_RS1_18_6;
wire decode_RS1_17_5;
wire decode_RS1_17_6;
wire decode_RS1_16_5;
wire decode_RS1_16_6;
wire decode_RS1_15_5;
wire decode_RS1_15_6;
wire decode_RS1_14_5;
wire decode_RS1_14_6;
wire decode_RS1_13_5;
wire decode_RS1_12_5;
wire decode_RS1_12_6;
wire decode_RS1_11_5;
wire decode_RS1_11_6;
wire decode_RS1_10_5;
wire decode_RS1_9_5;
wire decode_RS1_8_5;
wire decode_RS1_8_6;
wire decode_RS1_7_5;
wire decode_RS1_7_6;
wire decode_RS1_6_6;
wire decode_RS1_5_5;
wire decode_RS1_4_5;
wire decode_RS1_4_6;
wire decode_RS1_3_6;
wire decode_RS1_2_6;
wire decode_RS1_1_5;
wire decode_RS1_0_5;
wire _zz_decode_RS2_1_31_4;
wire _zz_decode_RS2_1_30_4;
wire _zz_decode_RS2_1_29_4;
wire _zz_decode_RS2_1_28_4;
wire _zz_decode_RS2_1_27_4;
wire _zz_decode_RS2_1_26_4;
wire _zz_decode_RS2_1_25_4;
wire _zz_decode_RS2_1_24_4;
wire _zz_decode_RS2_1_23_4;
wire _zz_decode_RS2_1_22_4;
wire _zz_decode_RS2_1_21_4;
wire _zz_decode_RS2_1_20_4;
wire _zz_decode_RS2_1_19_4;
wire _zz_decode_RS2_1_18_4;
wire _zz_decode_RS2_1_17_4;
wire _zz_decode_RS2_1_16_4;
wire _zz_decode_RS2_1_15_4;
wire _zz_decode_RS2_1_14_4;
wire _zz_decode_RS2_1_13_4;
wire _zz_decode_RS2_1_12_4;
wire _zz_decode_RS2_1_11_4;
wire _zz_decode_RS2_1_10_4;
wire _zz_decode_RS2_1_9_4;
wire _zz_decode_RS2_1_8_4;
wire _zz_decode_RS2_1_7_4;
wire _zz_decode_RS2_1_6_4;
wire _zz_decode_RS2_1_5_4;
wire _zz_decode_RS2_1_4_4;
wire _zz_decode_RS2_1_3_4;
wire _zz_decode_RS2_1_2_4;
wire _zz_decode_RS2_1_1_4;
wire _zz_decode_RS2_1_0_4;
wire decode_INSTRUCTION_ANTICIPATED_24_6;
wire _zz_decode_RS2_2_31_4;
wire _zz_decode_RS2_2_31_5;
wire _zz_decode_RS2_2_30_5;
wire _zz_decode_RS2_2_30_7;
wire _zz_decode_RS2_2_29_4;
wire _zz_decode_RS2_2_29_6;
wire _zz_decode_RS2_2_28_4;
wire _zz_decode_RS2_2_28_6;
wire _zz_decode_RS2_2_27_4;
wire _zz_decode_RS2_2_27_6;
wire _zz_decode_RS2_2_26_4;
wire _zz_decode_RS2_2_26_6;
wire _zz_decode_RS2_2_25_4;
wire _zz_decode_RS2_2_25_6;
wire _zz_decode_RS2_2_24_4;
wire _zz_decode_RS2_2_24_5;
wire _zz_decode_RS2_2_23_4;
wire _zz_decode_RS2_2_23_5;
wire _zz_decode_RS2_2_22_4;
wire _zz_decode_RS2_2_22_6;
wire _zz_decode_RS2_2_21_4;
wire _zz_decode_RS2_2_21_6;
wire _zz_decode_RS2_2_20_4;
wire _zz_decode_RS2_2_20_6;
wire _zz_decode_RS2_2_19_4;
wire _zz_decode_RS2_2_19_6;
wire _zz_decode_RS2_2_18_4;
wire _zz_decode_RS2_2_18_6;
wire _zz_decode_RS2_2_17_4;
wire _zz_decode_RS2_2_17_6;
wire _zz_decode_RS2_2_16_4;
wire _zz_decode_RS2_2_16_5;
wire _zz_decode_RS2_2_15_6;
wire _zz_decode_RS2_2_14_4;
wire _zz_decode_RS2_2_14_6;
wire _zz_decode_RS2_2_12_5;
wire _zz_decode_RS2_2_12_6;
wire _zz_decode_RS2_2_11_4;
wire _zz_decode_RS2_2_11_5;
wire _zz_decode_RS2_2_9_4;
wire _zz_decode_RS2_2_8_4;
wire _zz_decode_RS2_2_8_5;
wire _zz_decode_RS2_2_5_4;
wire _zz_decode_RS2_2_5_5;
wire _zz_decode_RS2_2_4_4;
wire _zz_decode_RS2_2_4_5;
wire _zz_decode_RS2_2_3_4;
wire _zz_decode_RS2_2_3_5;
wire _zz_decode_RS2_2_2_4;
wire _zz_decode_RS2_2_2_5;
wire _zz_decode_RS2_2_1_4;
wire _zz_decode_RS2_2_0_4;
wire IBusCachedPlugin_fetchPc_output_fire_4;
wire IBusCachedPlugin_fetchPc_output_fire_5;
wire IBusCachedPlugin_fetchPc_pc_31_4;
wire IBusCachedPlugin_fetchPc_pc_31_5;
wire IBusCachedPlugin_fetchPc_pc_30_4;
wire IBusCachedPlugin_fetchPc_pc_30_5;
wire IBusCachedPlugin_fetchPc_pc_29_4;
wire IBusCachedPlugin_fetchPc_pc_29_5;
wire IBusCachedPlugin_fetchPc_pc_29_6;
wire IBusCachedPlugin_fetchPc_pc_28_4;
wire IBusCachedPlugin_fetchPc_pc_28_5;
wire IBusCachedPlugin_fetchPc_pc_27_4;
wire IBusCachedPlugin_fetchPc_pc_27_5;
wire IBusCachedPlugin_fetchPc_pc_26_4;
wire IBusCachedPlugin_fetchPc_pc_26_5;
wire IBusCachedPlugin_fetchPc_pc_26_6;
wire IBusCachedPlugin_fetchPc_pc_25_4;
wire IBusCachedPlugin_fetchPc_pc_25_5;
wire IBusCachedPlugin_fetchPc_pc_24_4;
wire IBusCachedPlugin_fetchPc_pc_24_5;
wire IBusCachedPlugin_fetchPc_pc_23_4;
wire IBusCachedPlugin_fetchPc_pc_23_5;
wire IBusCachedPlugin_fetchPc_pc_22_4;
wire IBusCachedPlugin_fetchPc_pc_22_5;
wire IBusCachedPlugin_fetchPc_pc_22_6;
wire IBusCachedPlugin_fetchPc_pc_21_4;
wire IBusCachedPlugin_fetchPc_pc_21_5;
wire IBusCachedPlugin_fetchPc_pc_21_6;
wire IBusCachedPlugin_fetchPc_pc_20_4;
wire IBusCachedPlugin_fetchPc_pc_20_5;
wire IBusCachedPlugin_fetchPc_pc_20_6;
wire IBusCachedPlugin_fetchPc_pc_19_4;
wire IBusCachedPlugin_fetchPc_pc_19_5;
wire IBusCachedPlugin_fetchPc_pc_19_6;
wire IBusCachedPlugin_fetchPc_pc_18_4;
wire IBusCachedPlugin_fetchPc_pc_18_5;
wire IBusCachedPlugin_fetchPc_pc_18_6;
wire IBusCachedPlugin_fetchPc_pc_17_4;
wire IBusCachedPlugin_fetchPc_pc_17_5;
wire IBusCachedPlugin_fetchPc_pc_16_4;
wire IBusCachedPlugin_fetchPc_pc_16_5;
wire IBusCachedPlugin_fetchPc_pc_15_4;
wire IBusCachedPlugin_fetchPc_pc_15_5;
wire IBusCachedPlugin_fetchPc_pc_14_4;
wire IBusCachedPlugin_fetchPc_pc_14_5;
wire IBusCachedPlugin_fetchPc_pc_13_4;
wire IBusCachedPlugin_fetchPc_pc_13_5;
wire IBusCachedPlugin_fetchPc_pc_12_4;
wire IBusCachedPlugin_fetchPc_pc_12_5;
wire IBusCachedPlugin_fetchPc_pc_11_8;
wire IBusCachedPlugin_fetchPc_pc_11_9;
wire IBusCachedPlugin_fetchPc_pc_10_8;
wire IBusCachedPlugin_fetchPc_pc_10_9;
wire IBusCachedPlugin_fetchPc_pc_10_10;
wire IBusCachedPlugin_fetchPc_pc_9_8;
wire IBusCachedPlugin_fetchPc_pc_9_9;
wire IBusCachedPlugin_fetchPc_pc_8_8;
wire IBusCachedPlugin_fetchPc_pc_8_9;
wire IBusCachedPlugin_fetchPc_pc_8_10;
wire IBusCachedPlugin_fetchPc_pc_7_8;
wire IBusCachedPlugin_fetchPc_pc_7_9;
wire IBusCachedPlugin_fetchPc_pc_6_8;
wire IBusCachedPlugin_fetchPc_pc_6_9;
wire IBusCachedPlugin_fetchPc_pc_5_8;
wire IBusCachedPlugin_fetchPc_pc_5_9;
wire IBusCachedPlugin_fetchPc_pc_5_10;
wire IBusCachedPlugin_fetchPc_pc_4_6;
wire IBusCachedPlugin_fetchPc_pc_4_7;
wire IBusCachedPlugin_fetchPc_pc_3_6;
wire IBusCachedPlugin_fetchPc_pc_3_7;
wire IBusCachedPlugin_fetchPc_pc_2_6;
wire IBusCachedPlugin_fetchPc_pc_2_7;
wire n13040_4;
wire HazardSimplePlugin_writeBackWrites_valid_4;
wire execute_BranchPlugin_branch_src2_19_4;
wire execute_BranchPlugin_branch_src2_19_5;
wire execute_BranchPlugin_branch_src2_11_4;
wire execute_BranchPlugin_branch_src2_4_4;
wire execute_BranchPlugin_branch_src2_4_5;
wire execute_BranchPlugin_branch_src2_2_4;
wire when_CsrPlugin_l1390_4;
wire n24913_4;
wire when_MulDivIterativePlugin_l126_5;
wire n17810_4;
wire n17813_4;
wire n17857_6;
wire n24524_4;
wire n24524_5;
wire n18807_5;
wire n18910_5;
wire n19151_4;
wire n19347_4;
wire n19348_4;
wire n19349_4;
wire n19351_4;
wire n19354_4;
wire n19357_4;
wire n19358_4;
wire n19359_4;
wire n19360_4;
wire n19363_4;
wire n19364_4;
wire n19365_4;
wire n19366_4;
wire n19367_4;
wire n19369_4;
wire n19370_4;
wire n19371_4;
wire n19372_4;
wire n19374_4;
wire n19646_4;
wire n19646_5;
wire n19646_6;
wire n20595_8;
wire n20595_9;
wire n20599_6;
wire n20605_8;
wire n20605_9;
wire n20642_9;
wire _zz_execute_SHIFT_RIGHT_1_6_3;
wire _zz_execute_SHIFT_RIGHT_1_6_4;
wire _zz_execute_SHIFT_RIGHT_1_7_3;
wire _zz_execute_SHIFT_RIGHT_1_7_4;
wire _zz_execute_SHIFT_RIGHT_1_8_3;
wire _zz_execute_SHIFT_RIGHT_1_8_4;
wire _zz_execute_SHIFT_RIGHT_1_9_3;
wire _zz_execute_SHIFT_RIGHT_1_9_4;
wire _zz_execute_SHIFT_RIGHT_1_9_5;
wire _zz_execute_SHIFT_RIGHT_1_10_3;
wire _zz_execute_SHIFT_RIGHT_1_10_4;
wire _zz_execute_SHIFT_RIGHT_1_11_3;
wire _zz_execute_SHIFT_RIGHT_1_11_4;
wire _zz_execute_SHIFT_RIGHT_1_12_3;
wire _zz_execute_SHIFT_RIGHT_1_12_4;
wire _zz_execute_SHIFT_RIGHT_1_13_3;
wire _zz_execute_SHIFT_RIGHT_1_13_4;
wire _zz_execute_SHIFT_RIGHT_1_14_3;
wire _zz_execute_SHIFT_RIGHT_1_14_4;
wire _zz_execute_SHIFT_RIGHT_1_15_3;
wire _zz_execute_SHIFT_RIGHT_1_15_4;
wire _zz_execute_SHIFT_RIGHT_1_16_3;
wire _zz_execute_SHIFT_RIGHT_1_17_3;
wire _zz_execute_SHIFT_RIGHT_1_18_3;
wire _zz_execute_SHIFT_RIGHT_1_19_3;
wire _zz_execute_SHIFT_RIGHT_1_20_3;
wire _zz_execute_SHIFT_RIGHT_1_21_3;
wire _zz_execute_SHIFT_RIGHT_1_24_3;
wire _zz_execute_SHIFT_RIGHT_1_27_3;
wire _zz_execute_SHIFT_RIGHT_1_28_3;
wire _zz_execute_SHIFT_RIGHT_1_29_3;
wire _zz_execute_SHIFT_RIGHT_1_30_3;
wire _zz_execute_SRC2_4_31_9;
wire _zz_execute_SRC2_4_30_9;
wire _zz_execute_SRC2_4_29_9;
wire _zz_execute_SRC2_4_28_9;
wire _zz_execute_SRC2_4_27_9;
wire _zz_execute_SRC2_4_26_9;
wire _zz_execute_SRC2_4_25_9;
wire _zz_execute_SRC2_4_24_9;
wire _zz_execute_SRC2_4_23_9;
wire _zz_execute_SRC2_4_22_9;
wire _zz_execute_SRC2_4_21_9;
wire _zz_execute_SRC2_4_20_9;
wire _zz_execute_SRC2_4_19_9;
wire _zz_execute_SRC2_4_18_9;
wire _zz_execute_SRC2_4_17_9;
wire _zz_execute_SRC2_4_16_9;
wire _zz_execute_SRC2_4_15_9;
wire _zz_execute_SRC2_4_14_9;
wire _zz_execute_SRC2_4_13_9;
wire _zz_execute_SRC2_4_12_9;
wire _zz_execute_SRC2_4_11_9;
wire _zz_execute_SRC2_4_10_9;
wire _zz_execute_SRC2_4_9_9;
wire _zz_execute_SRC2_4_8_9;
wire _zz_execute_SRC2_4_7_9;
wire _zz_execute_SRC2_4_6_9;
wire _zz_execute_SRC2_4_5_10;
wire _zz_execute_SRC2_4_1_12;
wire _zz_execute_SRC2_4_0_12;
wire _zz__zz_decode_IS_RS2_SIGNED_18_0_6;
wire CsrPlugin_pipelineLiberator_pcValids_0_7;
wire decode_to_execute_PC_31_7;
wire memory_to_writeBack_INSTRUCTION_29_7;
wire memory_to_writeBack_INSTRUCTION_29_8;
wire decode_REGFILE_WRITE_VALID_6;
wire n20176_5;
wire _zz_execute_MEMORY_STORE_DATA_RF_31_12;
wire _zz_execute_MEMORY_STORE_DATA_RF_30_12;
wire _zz_execute_MEMORY_STORE_DATA_RF_29_12;
wire _zz_execute_MEMORY_STORE_DATA_RF_28_12;
wire _zz_execute_MEMORY_STORE_DATA_RF_27_12;
wire _zz_execute_MEMORY_STORE_DATA_RF_26_12;
wire _zz_execute_MEMORY_STORE_DATA_RF_25_12;
wire _zz_execute_MEMORY_STORE_DATA_RF_24_12;
wire n19635_8;
wire n19633_8;
wire n19629_8;
wire n19628_8;
wire n19627_8;
wire n19625_8;
wire n19623_8;
wire n19619_8;
wire n19614_8;
wire n19613_8;
wire n19610_8;
wire n19606_6;
wire _zz_memory_DivPlugin_div_result_3_1_9;
wire _zz_memory_DivPlugin_div_result_3_2_9;
wire _zz_memory_DivPlugin_div_result_3_3_9;
wire _zz_memory_DivPlugin_div_result_3_3_10;
wire _zz_memory_DivPlugin_div_result_3_4_9;
wire _zz_memory_DivPlugin_div_result_3_4_10;
wire _zz_memory_DivPlugin_div_result_3_5_10;
wire _zz_memory_DivPlugin_div_result_3_6_10;
wire _zz_memory_DivPlugin_div_result_3_7_9;
wire _zz_memory_DivPlugin_div_result_3_7_10;
wire _zz_memory_DivPlugin_div_result_3_8_9;
wire _zz_memory_DivPlugin_div_result_3_8_10;
wire _zz_memory_DivPlugin_div_result_3_9_9;
wire _zz_memory_DivPlugin_div_result_3_10_9;
wire _zz_memory_DivPlugin_div_result_3_10_10;
wire _zz_memory_DivPlugin_div_result_3_11_9;
wire _zz_memory_DivPlugin_div_result_3_12_9;
wire _zz_memory_DivPlugin_div_result_3_13_9;
wire _zz_memory_DivPlugin_div_result_3_13_10;
wire _zz_memory_DivPlugin_div_result_3_14_9;
wire _zz_memory_DivPlugin_div_result_3_15_9;
wire _zz_memory_DivPlugin_div_result_3_16_9;
wire _zz_memory_DivPlugin_div_result_3_16_10;
wire _zz_memory_DivPlugin_div_result_3_17_9;
wire _zz_memory_DivPlugin_div_result_3_18_9;
wire _zz_memory_DivPlugin_div_result_3_18_10;
wire _zz_memory_DivPlugin_div_result_3_19_9;
wire _zz_memory_DivPlugin_div_result_3_19_10;
wire _zz_memory_DivPlugin_div_result_3_20_9;
wire _zz_memory_DivPlugin_div_result_3_21_9;
wire _zz_memory_DivPlugin_div_result_3_22_9;
wire _zz_memory_DivPlugin_div_result_3_22_10;
wire _zz_memory_DivPlugin_div_result_3_23_9;
wire _zz_memory_DivPlugin_div_result_3_24_9;
wire _zz_memory_DivPlugin_div_result_3_25_9;
wire _zz_memory_DivPlugin_div_result_3_25_10;
wire _zz_memory_DivPlugin_div_result_3_26_9;
wire _zz_memory_DivPlugin_div_result_3_27_9;
wire _zz_memory_DivPlugin_div_result_3_27_10;
wire _zz_memory_DivPlugin_div_result_3_28_10;
wire _zz_memory_DivPlugin_div_result_3_29_9;
wire _zz_memory_DivPlugin_div_result_3_30_9;
wire _zz_memory_DivPlugin_div_result_3_30_10;
wire _zz_memory_DivPlugin_div_result_3_31_7;
wire _zz_memory_DivPlugin_div_result_3_31_8;
wire execute_FullBarrelShifterPlugin_reversed_0_579;
wire execute_FullBarrelShifterPlugin_reversed_0_580;
wire execute_FullBarrelShifterPlugin_reversed_0_581;
wire execute_FullBarrelShifterPlugin_reversed_0_582;
wire n17845_7;
wire toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready_7;
wire _zz_execute_SHIFT_RIGHT_1_1_9;
wire _zz_execute_SHIFT_RIGHT_1_2_9;
wire _zz_execute_SHIFT_RIGHT_1_3_9;
wire _zz_execute_SHIFT_RIGHT_1_4_9;
wire _zz_execute_SHIFT_RIGHT_1_4_10;
wire _zz_execute_SHIFT_RIGHT_1_5_9;
wire _zz__zz_decode_IS_RS2_SIGNED_55_5;
wire execute_BRANCH_DO_6;
wire _zz_decode_RS2_31_7;
wire _zz_decode_RS2_31_8;
wire _zz_decode_RS2_31_9;
wire _zz_decode_RS2_31_10;
wire _zz_decode_RS2_30_6;
wire _zz_decode_RS2_30_7;
wire _zz_decode_RS2_30_8;
wire _zz_decode_RS2_29_6;
wire _zz_decode_RS2_29_7;
wire _zz_decode_RS2_29_8;
wire _zz_decode_RS2_28_6;
wire _zz_decode_RS2_28_7;
wire _zz_decode_RS2_28_8;
wire _zz_decode_RS2_27_6;
wire _zz_decode_RS2_27_7;
wire _zz_decode_RS2_27_8;
wire _zz_decode_RS2_26_6;
wire _zz_decode_RS2_26_7;
wire _zz_decode_RS2_26_8;
wire _zz_decode_RS2_25_6;
wire _zz_decode_RS2_25_7;
wire _zz_decode_RS2_25_8;
wire _zz_decode_RS2_24_6;
wire _zz_decode_RS2_24_7;
wire _zz_decode_RS2_24_8;
wire _zz_decode_RS2_23_6;
wire _zz_decode_RS2_23_7;
wire _zz_decode_RS2_23_8;
wire _zz_decode_RS2_22_6;
wire _zz_decode_RS2_22_7;
wire _zz_decode_RS2_22_8;
wire _zz_decode_RS2_21_6;
wire _zz_decode_RS2_21_7;
wire _zz_decode_RS2_21_8;
wire _zz_decode_RS2_20_6;
wire _zz_decode_RS2_20_7;
wire _zz_decode_RS2_20_8;
wire _zz_decode_RS2_19_6;
wire _zz_decode_RS2_19_7;
wire _zz_decode_RS2_19_8;
wire _zz_decode_RS2_18_6;
wire _zz_decode_RS2_18_7;
wire _zz_decode_RS2_18_8;
wire _zz_decode_RS2_17_6;
wire _zz_decode_RS2_17_7;
wire _zz_decode_RS2_17_8;
wire _zz_decode_RS2_16_6;
wire _zz_decode_RS2_16_7;
wire _zz_decode_RS2_16_8;
wire _zz_decode_RS2_15_6;
wire _zz_decode_RS2_15_7;
wire _zz_decode_RS2_15_8;
wire _zz_decode_RS2_14_6;
wire _zz_decode_RS2_14_7;
wire _zz_decode_RS2_14_8;
wire _zz_decode_RS2_13_6;
wire _zz_decode_RS2_13_7;
wire _zz_decode_RS2_13_8;
wire _zz_decode_RS2_12_6;
wire _zz_decode_RS2_12_7;
wire _zz_decode_RS2_12_8;
wire _zz_decode_RS2_11_6;
wire _zz_decode_RS2_11_7;
wire _zz_decode_RS2_11_8;
wire _zz_decode_RS2_11_9;
wire _zz_decode_RS2_10_6;
wire _zz_decode_RS2_10_7;
wire _zz_decode_RS2_9_6;
wire _zz_decode_RS2_9_7;
wire _zz_decode_RS2_8_6;
wire _zz_decode_RS2_8_7;
wire _zz_decode_RS2_7_6;
wire _zz_decode_RS2_7_7;
wire _zz_decode_RS2_7_8;
wire _zz_decode_RS2_6_6;
wire _zz_decode_RS2_6_7;
wire _zz_decode_RS2_5_6;
wire _zz_decode_RS2_5_7;
wire _zz_decode_RS2_4_6;
wire _zz_decode_RS2_4_7;
wire _zz_decode_RS2_3_6;
wire _zz_decode_RS2_3_7;
wire _zz_decode_RS2_2_6;
wire _zz_decode_RS2_2_7;
wire _zz_decode_RS2_2_8;
wire _zz_decode_RS2_1_6;
wire _zz_decode_RS2_1_7;
wire _zz_decode_RS2_1_8;
wire _zz_decode_RS2_0_6;
wire _zz_decode_RS2_0_7;
wire _zz_decode_RS2_0_8;
wire decode_RS2_31_9;
wire decode_RS2_31_11;
wire decode_RS2_30_7;
wire decode_RS2_14_7;
wire decode_RS2_13_8;
wire decode_RS2_13_10;
wire decode_RS2_10_9;
wire decode_RS2_9_6;
wire decode_RS2_5_6;
wire decode_RS2_1_6;
wire decode_RS2_0_6;
wire decode_RS1_31_10;
wire decode_RS1_31_11;
wire decode_RS1_30_7;
wire decode_RS1_14_7;
wire decode_RS1_13_6;
wire decode_RS1_10_6;
wire decode_RS1_9_6;
wire decode_RS1_5_6;
wire decode_RS1_1_6;
wire decode_RS1_0_6;
wire _zz_decode_RS2_1_31_5;
wire _zz_decode_RS2_1_30_5;
wire _zz_decode_RS2_1_29_5;
wire _zz_decode_RS2_1_28_5;
wire _zz_decode_RS2_1_27_5;
wire _zz_decode_RS2_1_26_5;
wire _zz_decode_RS2_1_25_5;
wire _zz_decode_RS2_1_24_5;
wire _zz_decode_RS2_1_23_5;
wire _zz_decode_RS2_1_22_5;
wire _zz_decode_RS2_1_21_5;
wire _zz_decode_RS2_1_20_5;
wire _zz_decode_RS2_1_19_5;
wire _zz_decode_RS2_1_18_5;
wire _zz_decode_RS2_1_17_5;
wire _zz_decode_RS2_1_16_5;
wire _zz_decode_RS2_1_15_5;
wire _zz_decode_RS2_1_14_5;
wire _zz_decode_RS2_1_13_5;
wire _zz_decode_RS2_1_12_5;
wire _zz_decode_RS2_1_11_5;
wire _zz_decode_RS2_1_10_5;
wire _zz_decode_RS2_1_9_5;
wire _zz_decode_RS2_1_8_5;
wire _zz_decode_RS2_1_7_5;
wire _zz_decode_RS2_1_6_5;
wire _zz_decode_RS2_1_5_5;
wire _zz_decode_RS2_1_4_5;
wire _zz_decode_RS2_1_3_5;
wire _zz_decode_RS2_1_2_5;
wire _zz_decode_RS2_1_1_5;
wire _zz_decode_RS2_1_0_5;
wire decode_INSTRUCTION_ANTICIPATED_24_7;
wire decode_INSTRUCTION_ANTICIPATED_24_8;
wire _zz_decode_RS2_2_31_6;
wire _zz_decode_RS2_2_30_8;
wire _zz_decode_RS2_2_30_9;
wire _zz_decode_RS2_2_30_10;
wire _zz_decode_RS2_2_29_7;
wire _zz_decode_RS2_2_28_7;
wire _zz_decode_RS2_2_27_7;
wire _zz_decode_RS2_2_26_7;
wire _zz_decode_RS2_2_25_7;
wire _zz_decode_RS2_2_24_6;
wire _zz_decode_RS2_2_23_6;
wire _zz_decode_RS2_2_22_7;
wire _zz_decode_RS2_2_21_7;
wire _zz_decode_RS2_2_20_7;
wire _zz_decode_RS2_2_19_7;
wire _zz_decode_RS2_2_18_7;
wire _zz_decode_RS2_2_17_7;
wire _zz_decode_RS2_2_16_6;
wire _zz_decode_RS2_2_15_7;
wire _zz_decode_RS2_2_14_7;
wire _zz_decode_RS2_2_12_7;
wire _zz_decode_RS2_2_11_6;
wire _zz_decode_RS2_2_9_6;
wire _zz_decode_RS2_2_6_6;
wire _zz_decode_RS2_2_5_7;
wire _zz_decode_RS2_2_5_8;
wire _zz_decode_RS2_2_5_9;
wire _zz_decode_RS2_2_4_7;
wire _zz_decode_RS2_2_3_7;
wire _zz_decode_RS2_2_3_8;
wire _zz_decode_RS2_2_2_7;
wire _zz_decode_RS2_2_2_8;
wire _zz_decode_RS2_2_1_6;
wire _zz_decode_RS2_2_1_7;
wire _zz_decode_RS2_2_1_8;
wire _zz_decode_RS2_2_0_6;
wire _zz_decode_RS2_2_0_7;
wire IBusCachedPlugin_fetchPc_output_fire_6;
wire IBusCachedPlugin_fetchPc_pc_31_8;
wire IBusCachedPlugin_fetchPc_pc_31_9;
wire IBusCachedPlugin_fetchPc_pc_31_10;
wire IBusCachedPlugin_fetchPc_pc_31_11;
wire IBusCachedPlugin_fetchPc_pc_30_6;
wire IBusCachedPlugin_fetchPc_pc_30_7;
wire IBusCachedPlugin_fetchPc_pc_29_10;
wire IBusCachedPlugin_fetchPc_pc_28_6;
wire IBusCachedPlugin_fetchPc_pc_28_7;
wire IBusCachedPlugin_fetchPc_pc_28_8;
wire IBusCachedPlugin_fetchPc_pc_27_6;
wire IBusCachedPlugin_fetchPc_pc_27_7;
wire IBusCachedPlugin_fetchPc_pc_26_7;
wire IBusCachedPlugin_fetchPc_pc_26_8;
wire IBusCachedPlugin_fetchPc_pc_25_7;
wire IBusCachedPlugin_fetchPc_pc_24_7;
wire IBusCachedPlugin_fetchPc_pc_23_6;
wire IBusCachedPlugin_fetchPc_pc_23_7;
wire IBusCachedPlugin_fetchPc_pc_22_7;
wire IBusCachedPlugin_fetchPc_pc_22_8;
wire IBusCachedPlugin_fetchPc_pc_21_7;
wire IBusCachedPlugin_fetchPc_pc_21_8;
wire IBusCachedPlugin_fetchPc_pc_20_7;
wire IBusCachedPlugin_fetchPc_pc_20_8;
wire IBusCachedPlugin_fetchPc_pc_19_7;
wire IBusCachedPlugin_fetchPc_pc_19_8;
wire IBusCachedPlugin_fetchPc_pc_18_7;
wire IBusCachedPlugin_fetchPc_pc_18_8;
wire IBusCachedPlugin_fetchPc_pc_17_6;
wire IBusCachedPlugin_fetchPc_pc_17_7;
wire IBusCachedPlugin_fetchPc_pc_17_8;
wire IBusCachedPlugin_fetchPc_pc_16_6;
wire IBusCachedPlugin_fetchPc_pc_16_7;
wire IBusCachedPlugin_fetchPc_pc_16_8;
wire IBusCachedPlugin_fetchPc_pc_15_6;
wire IBusCachedPlugin_fetchPc_pc_15_7;
wire IBusCachedPlugin_fetchPc_pc_14_6;
wire IBusCachedPlugin_fetchPc_pc_14_7;
wire IBusCachedPlugin_fetchPc_pc_13_6;
wire IBusCachedPlugin_fetchPc_pc_13_7;
wire IBusCachedPlugin_fetchPc_pc_13_8;
wire IBusCachedPlugin_fetchPc_pc_12_6;
wire IBusCachedPlugin_fetchPc_pc_12_7;
wire IBusCachedPlugin_fetchPc_pc_11_10;
wire IBusCachedPlugin_fetchPc_pc_11_11;
wire IBusCachedPlugin_fetchPc_pc_10_11;
wire IBusCachedPlugin_fetchPc_pc_10_12;
wire IBusCachedPlugin_fetchPc_pc_9_10;
wire IBusCachedPlugin_fetchPc_pc_9_11;
wire IBusCachedPlugin_fetchPc_pc_9_12;
wire IBusCachedPlugin_fetchPc_pc_8_11;
wire IBusCachedPlugin_fetchPc_pc_8_12;
wire IBusCachedPlugin_fetchPc_pc_7_10;
wire IBusCachedPlugin_fetchPc_pc_7_11;
wire IBusCachedPlugin_fetchPc_pc_7_12;
wire IBusCachedPlugin_fetchPc_pc_6_10;
wire IBusCachedPlugin_fetchPc_pc_5_11;
wire IBusCachedPlugin_fetchPc_pc_5_12;
wire IBusCachedPlugin_fetchPc_pc_4_8;
wire IBusCachedPlugin_fetchPc_pc_4_9;
wire IBusCachedPlugin_fetchPc_pc_3_8;
wire IBusCachedPlugin_fetchPc_pc_3_9;
wire IBusCachedPlugin_fetchPc_pc_2_8;
wire IBusCachedPlugin_fetchPc_pc_2_9;
wire when_CsrPlugin_l1390_5;
wire iBus_cmd_ready_5;
wire n24524_7;
wire n24524_8;
wire n24524_9;
wire n19347_5;
wire n19349_5;
wire n19349_6;
wire n19354_5;
wire n19358_5;
wire n19361_5;
wire n19363_5;
wire n19365_5;
wire n19368_5;
wire n19369_5;
wire n19371_5;
wire n19646_7;
wire n19646_8;
wire n19646_9;
wire n19646_10;
wire n20595_10;
wire _zz_execute_SHIFT_RIGHT_1_6_5;
wire _zz_execute_SHIFT_RIGHT_1_6_7;
wire _zz_execute_SHIFT_RIGHT_1_6_8;
wire _zz_execute_SHIFT_RIGHT_1_7_5;
wire _zz_execute_SHIFT_RIGHT_1_7_6;
wire _zz_execute_SHIFT_RIGHT_1_7_7;
wire _zz_execute_SHIFT_RIGHT_1_7_8;
wire _zz_execute_SHIFT_RIGHT_1_8_5;
wire _zz_execute_SHIFT_RIGHT_1_8_6;
wire _zz_execute_SHIFT_RIGHT_1_8_7;
wire _zz_execute_SHIFT_RIGHT_1_9_6;
wire _zz_execute_SHIFT_RIGHT_1_9_7;
wire _zz_execute_SHIFT_RIGHT_1_9_8;
wire _zz_execute_SHIFT_RIGHT_1_10_5;
wire _zz_execute_SHIFT_RIGHT_1_10_6;
wire _zz_execute_SHIFT_RIGHT_1_10_7;
wire _zz_execute_SHIFT_RIGHT_1_11_5;
wire _zz_execute_SHIFT_RIGHT_1_11_6;
wire _zz_execute_SHIFT_RIGHT_1_12_5;
wire _zz_execute_SHIFT_RIGHT_1_12_6;
wire _zz_execute_SHIFT_RIGHT_1_13_5;
wire _zz_execute_SHIFT_RIGHT_1_13_6;
wire _zz_execute_SHIFT_RIGHT_1_14_5;
wire _zz_execute_SHIFT_RIGHT_1_15_5;
wire _zz_execute_SHIFT_RIGHT_1_21_4;
wire _zz_execute_SHIFT_RIGHT_1_24_5;
wire _zz_execute_SHIFT_RIGHT_1_27_4;
wire _zz_execute_SHIFT_RIGHT_1_27_5;
wire _zz_execute_SHIFT_RIGHT_1_29_4;
wire decode_to_execute_PC_31_8;
wire decode_REGFILE_WRITE_VALID_7;
wire n20176_6;
wire n19631_9;
wire n19619_9;
wire n19616_9;
wire _zz_memory_DivPlugin_div_result_3_10_11;
wire _zz_memory_DivPlugin_div_result_3_13_11;
wire _zz_memory_DivPlugin_div_result_3_19_11;
wire _zz_memory_DivPlugin_div_result_3_22_11;
wire execute_FullBarrelShifterPlugin_reversed_0_583;
wire execute_FullBarrelShifterPlugin_reversed_0_584;
wire execute_FullBarrelShifterPlugin_reversed_0_585;
wire execute_FullBarrelShifterPlugin_reversed_0_586;
wire execute_FullBarrelShifterPlugin_reversed_0_587;
wire execute_FullBarrelShifterPlugin_reversed_0_588;
wire execute_FullBarrelShifterPlugin_reversed_0_589;
wire execute_FullBarrelShifterPlugin_reversed_0_590;
wire execute_FullBarrelShifterPlugin_reversed_0_591;
wire execute_FullBarrelShifterPlugin_reversed_0_592;
wire execute_FullBarrelShifterPlugin_reversed_0_593;
wire execute_FullBarrelShifterPlugin_reversed_0_594;
wire execute_FullBarrelShifterPlugin_reversed_0_595;
wire execute_FullBarrelShifterPlugin_reversed_0_596;
wire toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready_8;
wire _zz_execute_SHIFT_RIGHT_1_1_10;
wire _zz_execute_SHIFT_RIGHT_1_2_10;
wire _zz_execute_SHIFT_RIGHT_1_3_10;
wire _zz_execute_SHIFT_RIGHT_1_4_11;
wire _zz_execute_SHIFT_RIGHT_1_5_10;
wire execute_BRANCH_DO_7;
wire execute_BRANCH_DO_8;
wire _zz_decode_RS2_12_9;
wire _zz_decode_RS2_3_8;
wire _zz_decode_RS2_3_9;
wire _zz_decode_RS2_0_9;
wire _zz_decode_RS2_1_31_6;
wire _zz_decode_RS2_1_30_6;
wire _zz_decode_RS2_1_29_6;
wire _zz_decode_RS2_1_28_6;
wire _zz_decode_RS2_1_27_6;
wire _zz_decode_RS2_1_26_6;
wire _zz_decode_RS2_1_25_6;
wire _zz_decode_RS2_1_24_6;
wire _zz_decode_RS2_1_23_6;
wire _zz_decode_RS2_1_22_6;
wire _zz_decode_RS2_1_21_6;
wire _zz_decode_RS2_1_20_6;
wire _zz_decode_RS2_1_19_6;
wire _zz_decode_RS2_1_18_6;
wire _zz_decode_RS2_1_17_6;
wire _zz_decode_RS2_1_16_6;
wire _zz_decode_RS2_1_15_6;
wire _zz_decode_RS2_1_14_6;
wire _zz_decode_RS2_1_13_6;
wire _zz_decode_RS2_1_12_6;
wire _zz_decode_RS2_1_11_6;
wire _zz_decode_RS2_1_10_6;
wire _zz_decode_RS2_1_9_6;
wire _zz_decode_RS2_1_8_6;
wire _zz_decode_RS2_1_7_6;
wire _zz_decode_RS2_1_6_6;
wire _zz_decode_RS2_1_5_6;
wire _zz_decode_RS2_1_4_6;
wire _zz_decode_RS2_1_3_6;
wire _zz_decode_RS2_1_2_6;
wire _zz_decode_RS2_1_1_6;
wire _zz_decode_RS2_1_0_6;
wire decode_INSTRUCTION_ANTICIPATED_24_9;
wire decode_INSTRUCTION_ANTICIPATED_24_10;
wire decode_INSTRUCTION_ANTICIPATED_24_11;
wire decode_INSTRUCTION_ANTICIPATED_24_12;
wire _zz_decode_RS2_2_31_8;
wire _zz_decode_RS2_2_30_11;
wire _zz_decode_RS2_2_24_8;
wire _zz_decode_RS2_2_23_8;
wire _zz_decode_RS2_2_16_8;
wire _zz_decode_RS2_2_15_8;
wire _zz_decode_RS2_2_14_8;
wire _zz_decode_RS2_2_12_9;
wire _zz_decode_RS2_2_9_7;
wire _zz_decode_RS2_2_6_7;
wire _zz_decode_RS2_2_5_10;
wire _zz_decode_RS2_2_3_9;
wire _zz_decode_RS2_2_2_9;
wire _zz_decode_RS2_2_1_9;
wire _zz_decode_RS2_2_0_8;
wire _zz_decode_RS2_2_0_9;
wire IBusCachedPlugin_fetchPc_pc_31_13;
wire IBusCachedPlugin_fetchPc_pc_31_14;
wire IBusCachedPlugin_fetchPc_pc_31_16;
wire IBusCachedPlugin_fetchPc_pc_30_8;
wire IBusCachedPlugin_fetchPc_pc_27_8;
wire IBusCachedPlugin_fetchPc_pc_26_9;
wire IBusCachedPlugin_fetchPc_pc_26_10;
wire IBusCachedPlugin_fetchPc_pc_25_8;
wire IBusCachedPlugin_fetchPc_pc_24_8;
wire IBusCachedPlugin_fetchPc_pc_23_8;
wire IBusCachedPlugin_fetchPc_pc_22_9;
wire IBusCachedPlugin_fetchPc_pc_15_8;
wire IBusCachedPlugin_fetchPc_pc_14_8;
wire IBusCachedPlugin_fetchPc_pc_14_9;
wire IBusCachedPlugin_fetchPc_pc_14_10;
wire IBusCachedPlugin_fetchPc_pc_13_9;
wire IBusCachedPlugin_fetchPc_pc_12_8;
wire IBusCachedPlugin_fetchPc_pc_11_12;
wire IBusCachedPlugin_fetchPc_pc_8_13;
wire IBusCachedPlugin_fetchPc_pc_6_11;
wire IBusCachedPlugin_fetchPc_pc_4_10;
wire IBusCachedPlugin_fetchPc_pc_3_10;
wire n24524_11;
wire n24524_12;
wire n24524_14;
wire n24524_15;
wire n24524_16;
wire n24524_17;
wire n19347_6;
wire n19347_7;
wire n19349_7;
wire n19354_6;
wire n19361_6;
wire n19368_6;
wire n19646_11;
wire n19646_12;
wire n19646_13;
wire _zz_execute_SHIFT_RIGHT_1_6_9;
wire _zz_execute_SHIFT_RIGHT_1_6_10;
wire _zz_execute_SHIFT_RIGHT_1_6_11;
wire _zz_execute_SHIFT_RIGHT_1_7_9;
wire _zz_execute_SHIFT_RIGHT_1_7_10;
wire _zz_execute_SHIFT_RIGHT_1_7_11;
wire _zz_execute_SHIFT_RIGHT_1_7_12;
wire _zz_execute_SHIFT_RIGHT_1_8_8;
wire _zz_execute_SHIFT_RIGHT_1_8_9;
wire _zz_execute_SHIFT_RIGHT_1_8_10;
wire _zz_execute_SHIFT_RIGHT_1_9_9;
wire _zz_execute_SHIFT_RIGHT_1_9_10;
wire _zz_execute_SHIFT_RIGHT_1_10_8;
wire _zz_execute_SHIFT_RIGHT_1_10_9;
wire _zz_execute_SHIFT_RIGHT_1_11_7;
wire _zz_execute_SHIFT_RIGHT_1_13_7;
wire _zz_execute_SHIFT_RIGHT_1_13_8;
wire execute_FullBarrelShifterPlugin_reversed_0_597;
wire execute_FullBarrelShifterPlugin_reversed_0_599;
wire execute_FullBarrelShifterPlugin_reversed_0_600;
wire execute_FullBarrelShifterPlugin_reversed_0_602;
wire execute_FullBarrelShifterPlugin_reversed_0_604;
wire execute_FullBarrelShifterPlugin_reversed_0_605;
wire execute_FullBarrelShifterPlugin_reversed_0_607;
wire execute_FullBarrelShifterPlugin_reversed_0_608;
wire execute_FullBarrelShifterPlugin_reversed_0_609;
wire execute_FullBarrelShifterPlugin_reversed_0_610;
wire execute_FullBarrelShifterPlugin_reversed_0_611;
wire execute_FullBarrelShifterPlugin_reversed_0_612;
wire execute_FullBarrelShifterPlugin_reversed_0_613;
wire execute_FullBarrelShifterPlugin_reversed_0_614;
wire execute_FullBarrelShifterPlugin_reversed_0_615;
wire execute_FullBarrelShifterPlugin_reversed_0_616;
wire execute_FullBarrelShifterPlugin_reversed_0_617;
wire execute_FullBarrelShifterPlugin_reversed_0_618;
wire execute_FullBarrelShifterPlugin_reversed_0_619;
wire execute_FullBarrelShifterPlugin_reversed_0_620;
wire _zz_execute_SHIFT_RIGHT_1_1_11;
wire _zz_execute_SHIFT_RIGHT_1_2_11;
wire _zz_execute_SHIFT_RIGHT_1_3_11;
wire _zz_execute_SHIFT_RIGHT_1_5_11;
wire _zz_decode_RS2_3_10;
wire decode_INSTRUCTION_ANTICIPATED_24_13;
wire decode_INSTRUCTION_ANTICIPATED_24_14;
wire decode_INSTRUCTION_ANTICIPATED_24_15;
wire decode_INSTRUCTION_ANTICIPATED_24_16;
wire _zz_decode_RS2_2_30_12;
wire _zz_decode_RS2_2_6_8;
wire IBusCachedPlugin_fetchPc_pc_22_10;
wire IBusCachedPlugin_fetchPc_pc_6_12;
wire n24524_18;
wire n24524_19;
wire n24524_21;
wire n24524_23;
wire n24524_24;
wire n24524_25;
wire n24524_26;
wire n24524_27;
wire n24524_28;
wire n19354_7;
wire n19361_7;
wire execute_FullBarrelShifterPlugin_reversed_0_621;
wire execute_FullBarrelShifterPlugin_reversed_0_622;
wire execute_FullBarrelShifterPlugin_reversed_0_623;
wire execute_FullBarrelShifterPlugin_reversed_0_625;
wire execute_FullBarrelShifterPlugin_reversed_0_627;
wire execute_FullBarrelShifterPlugin_reversed_0_628;
wire n24524_29;
wire n24524_30;
wire n24524_31;
wire n24524_32;
wire _zz__zz_decode_IS_RS2_SIGNED_2;
wire _zz_execute_SHIFT_RIGHT_1_20_6;
wire _zz_memory_DivPlugin_div_result_3_28_12;
wire toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6;
wire n19346_6;
wire n19345_7;
wire n20595_12;
wire n20599_9;
wire n24813_5;
wire n18009_7;
wire IBusCachedPlugin_fetchPc_output_fire_9;
wire when_Pipeline_l124_2;
wire IBusCachedPlugin_fetchPc_pc_24_10;
wire IBusCachedPlugin_fetchPc_pc_25_10;
wire IBusCachedPlugin_fetchPc_pc_29_13;
wire decode_RS1_2_9;
wire decode_RS2_2_9;
wire decode_RS1_3_9;
wire decode_RS2_3_9;
wire decode_RS2_4_9;
wire decode_RS1_6_9;
wire _zz_execute_SHIFT_RIGHT_1_6_13;
wire _zz_memory_DivPlugin_div_result_3_5_12;
wire execute_FullBarrelShifterPlugin_reversed_0_630;
wire n19356_6;
wire n19355_6;
wire n19616_11;
wire n20642_11;
wire n24524_34;
wire n24524_36;
wire n24524_38;
wire _zz__zz_decode_IS_RS2_SIGNED_68_0_7;
wire _zz__zz_decode_IS_RS2_SIGNED_97;
wire n17975_5;
wire n19362_6;
wire n19361_9;
wire n19373_6;
wire n19353_6;
wire n19352_6;
wire n19350_6;
wire n19631_11;
wire n19635_10;
wire execute_FullBarrelShifterPlugin_reversed_0_632;
wire execute_FullBarrelShifterPlugin_reversed_0_634;
wire _zz_execute_SHIFT_RIGHT_1_28_6;
wire n17969_10;
wire CsrPlugin_mepc_31_10;
wire CsrPlugin_mstatus_MPP_1_10;
wire n24524_40;
wire IBusCachedPlugin_fetchPc_pc_31_18;
wire n24524_42;
wire CsrPlugin_pipelineLiberator_pcValids_2_8;
wire CsrPlugin_pipelineLiberator_pcValids_0_9;
wire IBusCachedPlugin_fetchPc_pc_2_12;
wire IBusCachedPlugin_fetchPc_pc_17_11;
wire IBusCachedPlugin_fetchPc_pc_31_20;
wire IBusCachedPlugin_fetchPc_pc_29_15;
wire n18877_8;
wire IBusCachedPlugin_fetchPc_pc_31_22;
wire decode_RS1_0_9;
wire decode_RS1_1_9;
wire decode_RS1_5_9;
wire decode_RS1_9_9;
wire decode_RS1_10_9;
wire decode_RS1_13_9;
wire decode_RS1_14_10;
wire decode_RS1_2_11;
wire decode_RS1_3_11;
wire decode_RS1_6_11;
wire decode_RS1_8_9;
wire decode_RS1_11_9;
wire decode_RS1_15_9;
wire decode_RS1_16_9;
wire decode_RS1_23_9;
wire decode_RS1_24_9;
wire decode_RS1_31_13;
wire decode_RS2_0_9;
wire decode_RS2_1_9;
wire decode_RS2_5_9;
wire decode_RS2_9_9;
wire decode_RS2_10_12;
wire decode_RS2_13_13;
wire decode_RS2_14_10;
wire decode_RS2_2_11;
wire decode_RS2_3_11;
wire decode_RS2_4_11;
wire decode_RS2_8_9;
wire decode_RS2_11_9;
wire decode_RS2_15_9;
wire decode_RS2_16_9;
wire decode_RS2_23_9;
wire decode_RS2_24_9;
wire decode_RS2_31_13;
wire n19607_10;
wire n19608_10;
wire n19611_10;
wire n19617_10;
wire n19621_10;
wire n19622_10;
wire n19610_10;
wire n19613_10;
wire n19616_13;
wire n19619_11;
wire n19625_10;
wire n19627_10;
wire n19628_10;
wire n19629_10;
wire n19631_13;
wire n19636_9;
wire decode_RS1_30_10;
wire decode_RS1_31_15;
wire decode_RS2_30_10;
wire decode_RS2_31_15;
wire n19375_6;
wire n19368_8;
wire n17810_7;
wire n18875_9;
wire memory_DivPlugin_rs1_31_10;
wire n19216_6;
wire CsrPlugin_pipelineLiberator_pcValids_1_8;
wire IBusCachedPlugin_fetchPc_pc_31_24;
wire _zz_decode_RS2_2_8_9;
wire _zz_decode_RS2_2_8_11;
wire _zz_decode_RS2_2_12_11;
wire decode_RS2_10_14;
wire decode_RS2_13_15;
wire _zz_decode_RS2_2_0_11;
wire _zz_decode_RS2_2_1_11;
wire _zz_decode_RS2_2_2_11;
wire _zz_decode_RS2_2_3_11;
wire _zz_decode_RS2_2_4_9;
wire _zz_decode_RS2_2_5_12;
wire _zz_decode_RS2_2_6_10;
wire _zz_decode_RS2_2_7_7;
wire _zz_decode_RS2_2_9_9;
wire _zz_decode_RS2_2_12_13;
wire _zz_decode_RS2_2_14_10;
wire _zz_decode_RS2_2_15_10;
wire _zz_decode_RS2_2_30_14;
wire execute_FullBarrelShifterPlugin_reversed_0_636;
wire execute_FullBarrelShifterPlugin_reversed_0_638;
wire execute_FullBarrelShifterPlugin_reversed_0_640;
wire _zz_execute_SHIFT_RIGHT_1_31_5;
wire n11_8;
wire n11_10;
wire n21_7;
wire n21_9;
wire n12_6;
wire n20_6;
wire n13_6;
wire n19_6;
wire n14_6;
wire n18_6;
wire n30_6;
wire n2_105;
wire n2_107;
wire n3_8;
wire n29_6;
wire n4_6;
wire n28_6;
wire n5_6;
wire n27_6;
wire n6_6;
wire n26_6;
wire n7_6;
wire n25_6;
wire n8_6;
wire n24_6;
wire n9_6;
wire n23_6;
wire _zz_decode_RS2_2_15_12;
wire _zz_decode_RS2_2_17_9;
wire _zz_decode_RS2_2_18_9;
wire _zz_decode_RS2_2_19_9;
wire _zz_decode_RS2_2_20_9;
wire _zz_decode_RS2_2_21_9;
wire _zz_decode_RS2_2_22_9;
wire _zz_decode_RS2_2_25_9;
wire _zz_decode_RS2_2_26_9;
wire _zz_decode_RS2_2_27_9;
wire _zz_decode_RS2_2_28_9;
wire _zz_decode_RS2_2_29_9;
wire _zz_decode_RS2_2_30_16;
wire _zz_decode_RS2_2_16_10;
wire _zz_decode_RS2_2_23_10;
wire _zz_decode_RS2_2_24_10;
wire _zz_decode_RS2_2_31_10;
wire _zz_decode_RS2_2_6_14;
wire _zz_decode_RS2_2_7_11;
wire DBusCachedPlugin_exceptionBus_valid;
wire n17462_8;
wire IBusCachedPlugin_fetchPc_inc_10;
wire IBusCachedPlugin_iBusRsp_stages_2_input_ready;
wire execute_arbitration_isValid_10;
wire decode_REGFILE_WRITE_VALID_9;
wire n24506_5;
wire n19146_7;
wire when_CsrPlugin_l1390;
wire when_IBusCachedPlugin_l256;
wire CsrPlugin_trapCause_0_13;
wire CsrPlugin_trapCause_1_13;
wire CsrPlugin_trapCause_2_12;
wire CsrPlugin_mstatus_MIE_10;
wire _zz__zz_decode_IS_RS2_SIGNED_15;
wire _zz_memory_DivPlugin_div_result_3_6_12;
wire n17954_12;
wire n18909_11;
wire _zz_execute_SHIFT_RIGHT_1_30_6;
wire IBusCachedPlugin_fetchPc_pc_29_17;
wire IBusCachedPlugin_fetchPc_pc_29_19;
wire when_IBusCachedPlugin_l256_11;
wire IBusCachedPlugin_fetchPc_booted;
wire toplevel_dataCache_1_io_mem_cmd_rValidN;
wire _zz_10;
wire HazardSimplePlugin_writeBackBuffer_valid;
wire CsrPlugin_mie_MEIE;
wire CsrPlugin_mie_MTIE;
wire CsrPlugin_mie_MSIE;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack;
wire CsrPlugin_interrupt_valid;
wire CsrPlugin_pipelineLiberator_pcValids_0;
wire CsrPlugin_pipelineLiberator_pcValids_1;
wire CsrPlugin_pipelineLiberator_pcValids_2;
wire CsrPlugin_hadException;
wire _zz_iBus_rsp_valid;
wire _zz_dBus_rsp_valid;
wire toplevel_dataCache_1_io_mem_cmd_rData_wr;
wire CsrPlugin_mip_MEIP;
wire CsrPlugin_mip_MSIP;
wire memory_DivPlugin_div_done;
wire memory_DivPlugin_div_needRevert;
wire decode_to_execute_SRC_USE_SUB_LESS;
wire decode_to_execute_MEMORY_ENABLE;
wire execute_to_memory_MEMORY_ENABLE;
wire memory_to_writeBack_MEMORY_ENABLE;
wire decode_to_execute_REGFILE_WRITE_VALID;
wire execute_to_memory_REGFILE_WRITE_VALID;
wire memory_to_writeBack_REGFILE_WRITE_VALID;
wire decode_to_execute_BYPASSABLE_EXECUTE_STAGE;
wire decode_to_execute_BYPASSABLE_MEMORY_STAGE;
wire execute_to_memory_BYPASSABLE_MEMORY_STAGE;
wire execute_to_memory_MEMORY_WR;
wire decode_to_execute_MEMORY_MANAGMENT;
wire decode_to_execute_SRC_LESS_UNSIGNED;
wire decode_to_execute_IS_CSR;
wire decode_to_execute_IS_MUL;
wire execute_to_memory_IS_MUL;
wire memory_to_writeBack_IS_MUL;
wire decode_to_execute_IS_DIV;
wire execute_to_memory_IS_DIV;
wire decode_to_execute_IS_RS1_SIGNED;
wire decode_to_execute_SRC2_FORCE_ZERO;
wire decode_to_execute_PREDICTION_HAD_BRANCHED2;
wire decode_to_execute_CSR_WRITE_OPCODE;
wire execute_to_memory_BRANCH_DO;
wire execute_CsrPlugin_csr_3264;
wire execute_CsrPlugin_csr_768;
wire execute_CsrPlugin_csr_836;
wire execute_CsrPlugin_csr_772;
wire execute_CsrPlugin_csr_773;
wire execute_CsrPlugin_csr_833;
wire execute_CsrPlugin_csr_834;
wire execute_CsrPlugin_csr_835;
wire execute_CsrPlugin_csr_3008;
wire execute_CsrPlugin_csr_4032;
wire IBusCachedPlugin_fetchPc_inc;
wire _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1;
wire _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid;
wire CsrPlugin_mstatus_MIE;
wire CsrPlugin_mstatus_MPIE;
wire execute_arbitration_isValid;
wire memory_arbitration_isValid;
wire writeBack_arbitration_isValid;
wire CsrPlugin_mcause_interrupt;
wire _zz_execute_SrcPlugin_addSub_0_2;
wire _zz_execute_SrcPlugin_addSub_1_2;
wire _zz_execute_SrcPlugin_addSub_2_2;
wire _zz_execute_SrcPlugin_addSub_3_2;
wire _zz_execute_SrcPlugin_addSub_4_2;
wire _zz_execute_SrcPlugin_addSub_5_2;
wire _zz_execute_SrcPlugin_addSub_6_2;
wire _zz_execute_SrcPlugin_addSub_7_2;
wire _zz_execute_SrcPlugin_addSub_8_2;
wire _zz_execute_SrcPlugin_addSub_9_2;
wire _zz_execute_SrcPlugin_addSub_10_2;
wire _zz_execute_SrcPlugin_addSub_11_2;
wire _zz_execute_SrcPlugin_addSub_12_2;
wire _zz_execute_SrcPlugin_addSub_13_2;
wire _zz_execute_SrcPlugin_addSub_14_2;
wire _zz_execute_SrcPlugin_addSub_15_2;
wire _zz_execute_SrcPlugin_addSub_16_2;
wire _zz_execute_SrcPlugin_addSub_17_2;
wire _zz_execute_SrcPlugin_addSub_18_2;
wire _zz_execute_SrcPlugin_addSub_19_2;
wire _zz_execute_SrcPlugin_addSub_20_2;
wire _zz_execute_SrcPlugin_addSub_21_2;
wire _zz_execute_SrcPlugin_addSub_22_2;
wire _zz_execute_SrcPlugin_addSub_23_2;
wire _zz_execute_SrcPlugin_addSub_24_2;
wire _zz_execute_SrcPlugin_addSub_25_2;
wire _zz_execute_SrcPlugin_addSub_26_2;
wire _zz_execute_SrcPlugin_addSub_27_2;
wire _zz_execute_SrcPlugin_addSub_28_2;
wire _zz_execute_SrcPlugin_addSub_29_2;
wire _zz_execute_SrcPlugin_addSub_30_2;
wire _zz_execute_SrcPlugin_addSub_31_0_COUT;
wire IBusCachedPlugin_predictionJumpInterface_payload_2_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_3_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_4_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_5_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_6_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_7_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_8_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_9_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_10_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_11_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_12_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_13_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_14_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_15_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_16_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_17_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_18_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_19_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_20_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_21_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_22_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_23_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_24_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_25_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_26_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_27_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_28_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_29_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_30_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_31_1_COUT;
wire execute_BranchPlugin_branchAdder_0_2;
wire execute_BranchPlugin_branchAdder_1_2;
wire execute_BranchPlugin_branchAdder_2_2;
wire execute_BranchPlugin_branchAdder_3_2;
wire execute_BranchPlugin_branchAdder_4_2;
wire execute_BranchPlugin_branchAdder_5_2;
wire execute_BranchPlugin_branchAdder_6_2;
wire execute_BranchPlugin_branchAdder_7_2;
wire execute_BranchPlugin_branchAdder_8_2;
wire execute_BranchPlugin_branchAdder_9_2;
wire execute_BranchPlugin_branchAdder_10_2;
wire execute_BranchPlugin_branchAdder_11_2;
wire execute_BranchPlugin_branchAdder_12_2;
wire execute_BranchPlugin_branchAdder_13_2;
wire execute_BranchPlugin_branchAdder_14_2;
wire execute_BranchPlugin_branchAdder_15_2;
wire execute_BranchPlugin_branchAdder_16_2;
wire execute_BranchPlugin_branchAdder_17_2;
wire execute_BranchPlugin_branchAdder_18_2;
wire execute_BranchPlugin_branchAdder_19_2;
wire execute_BranchPlugin_branchAdder_20_2;
wire execute_BranchPlugin_branchAdder_21_2;
wire execute_BranchPlugin_branchAdder_22_2;
wire execute_BranchPlugin_branchAdder_23_2;
wire execute_BranchPlugin_branchAdder_24_2;
wire execute_BranchPlugin_branchAdder_25_2;
wire execute_BranchPlugin_branchAdder_26_2;
wire execute_BranchPlugin_branchAdder_27_2;
wire execute_BranchPlugin_branchAdder_28_2;
wire execute_BranchPlugin_branchAdder_29_2;
wire execute_BranchPlugin_branchAdder_30_2;
wire execute_BranchPlugin_branchAdder_31_0_COUT;
wire n16069_1;
wire n16069_2;
wire n16068_1;
wire n16068_2;
wire n16067_1;
wire n16067_2;
wire n16066_1;
wire n16066_2;
wire n16065_1;
wire n16065_2;
wire n16064_1;
wire n16064_0_COUT;
wire memory_MUL_LOW_16_1;
wire memory_MUL_LOW_16_2;
wire memory_MUL_LOW_17_1;
wire memory_MUL_LOW_17_2;
wire memory_MUL_LOW_18_1;
wire memory_MUL_LOW_18_2;
wire memory_MUL_LOW_19_1;
wire memory_MUL_LOW_19_2;
wire memory_MUL_LOW_20_1;
wire memory_MUL_LOW_20_2;
wire memory_MUL_LOW_21_1;
wire memory_MUL_LOW_21_2;
wire memory_MUL_LOW_22_1;
wire memory_MUL_LOW_22_2;
wire memory_MUL_LOW_23_1;
wire memory_MUL_LOW_23_2;
wire memory_MUL_LOW_24_1;
wire memory_MUL_LOW_24_2;
wire memory_MUL_LOW_25_1;
wire memory_MUL_LOW_25_2;
wire memory_MUL_LOW_26_1;
wire memory_MUL_LOW_26_2;
wire memory_MUL_LOW_27_1;
wire memory_MUL_LOW_27_2;
wire memory_MUL_LOW_28_1;
wire memory_MUL_LOW_28_2;
wire memory_MUL_LOW_29_1;
wire memory_MUL_LOW_29_2;
wire memory_MUL_LOW_30_1;
wire memory_MUL_LOW_30_2;
wire memory_MUL_LOW_31_1;
wire memory_MUL_LOW_31_2;
wire memory_MUL_LOW_32_1;
wire memory_MUL_LOW_32_2;
wire memory_MUL_LOW_33_1;
wire memory_MUL_LOW_33_2;
wire memory_MUL_LOW_34_1;
wire memory_MUL_LOW_34_2;
wire memory_MUL_LOW_35_1;
wire memory_MUL_LOW_35_2;
wire memory_MUL_LOW_36_1;
wire memory_MUL_LOW_36_2;
wire memory_MUL_LOW_37_1;
wire memory_MUL_LOW_37_2;
wire memory_MUL_LOW_38_1;
wire memory_MUL_LOW_38_2;
wire memory_MUL_LOW_39_1;
wire memory_MUL_LOW_39_2;
wire memory_MUL_LOW_40_1;
wire memory_MUL_LOW_40_2;
wire memory_MUL_LOW_41_1;
wire memory_MUL_LOW_41_2;
wire memory_MUL_LOW_42_1;
wire memory_MUL_LOW_42_2;
wire memory_MUL_LOW_43_1;
wire memory_MUL_LOW_43_2;
wire memory_MUL_LOW_44_1;
wire memory_MUL_LOW_44_2;
wire memory_MUL_LOW_45_1;
wire memory_MUL_LOW_45_2;
wire memory_MUL_LOW_46_1;
wire memory_MUL_LOW_46_2;
wire memory_MUL_LOW_47_1;
wire memory_MUL_LOW_47_2;
wire memory_MUL_LOW_48_1;
wire memory_MUL_LOW_48_2;
wire memory_MUL_LOW_49_1;
wire memory_MUL_LOW_49_2;
wire memory_MUL_LOW_50_1;
wire memory_MUL_LOW_50_2;
wire memory_MUL_LOW_51_1;
wire memory_MUL_LOW_51_0_COUT;
wire memory_MUL_LOW_16_4;
wire memory_MUL_LOW_17_4;
wire memory_MUL_LOW_18_4;
wire memory_MUL_LOW_19_4;
wire memory_MUL_LOW_20_4;
wire memory_MUL_LOW_21_4;
wire memory_MUL_LOW_22_4;
wire memory_MUL_LOW_23_4;
wire memory_MUL_LOW_24_4;
wire memory_MUL_LOW_25_4;
wire memory_MUL_LOW_26_4;
wire memory_MUL_LOW_27_4;
wire memory_MUL_LOW_28_4;
wire memory_MUL_LOW_29_4;
wire memory_MUL_LOW_30_4;
wire memory_MUL_LOW_31_4;
wire memory_MUL_LOW_32_4;
wire memory_MUL_LOW_33_4;
wire memory_MUL_LOW_34_4;
wire memory_MUL_LOW_35_4;
wire memory_MUL_LOW_36_4;
wire memory_MUL_LOW_37_4;
wire memory_MUL_LOW_38_4;
wire memory_MUL_LOW_39_4;
wire memory_MUL_LOW_40_4;
wire memory_MUL_LOW_41_4;
wire memory_MUL_LOW_42_4;
wire memory_MUL_LOW_43_4;
wire memory_MUL_LOW_44_4;
wire memory_MUL_LOW_45_4;
wire memory_MUL_LOW_46_4;
wire memory_MUL_LOW_47_4;
wire memory_MUL_LOW_48_4;
wire memory_MUL_LOW_49_4;
wire memory_MUL_LOW_50_4;
wire memory_MUL_LOW_51_1_COUT;
wire writeBack_MulPlugin_result_32_3;
wire writeBack_MulPlugin_result_33_3;
wire writeBack_MulPlugin_result_34_3;
wire writeBack_MulPlugin_result_35_3;
wire writeBack_MulPlugin_result_36_3;
wire writeBack_MulPlugin_result_37_3;
wire writeBack_MulPlugin_result_38_3;
wire writeBack_MulPlugin_result_39_3;
wire writeBack_MulPlugin_result_40_3;
wire writeBack_MulPlugin_result_41_3;
wire writeBack_MulPlugin_result_42_3;
wire writeBack_MulPlugin_result_43_3;
wire writeBack_MulPlugin_result_44_3;
wire writeBack_MulPlugin_result_45_3;
wire writeBack_MulPlugin_result_46_3;
wire writeBack_MulPlugin_result_47_3;
wire writeBack_MulPlugin_result_48_3;
wire writeBack_MulPlugin_result_49_3;
wire writeBack_MulPlugin_result_50_3;
wire writeBack_MulPlugin_result_51_3;
wire writeBack_MulPlugin_result_52_3;
wire writeBack_MulPlugin_result_53_3;
wire writeBack_MulPlugin_result_54_3;
wire writeBack_MulPlugin_result_55_3;
wire writeBack_MulPlugin_result_56_3;
wire writeBack_MulPlugin_result_57_3;
wire writeBack_MulPlugin_result_58_3;
wire writeBack_MulPlugin_result_59_3;
wire writeBack_MulPlugin_result_60_3;
wire writeBack_MulPlugin_result_61_3;
wire writeBack_MulPlugin_result_62_3;
wire writeBack_MulPlugin_result_63_0_COUT;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_0_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_1_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_2_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_3_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_4_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_5_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_6_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_7_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_8_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_9_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_10_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_11_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_12_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_13_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_14_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_15_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_16_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_17_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_18_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_19_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_20_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_21_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_22_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_23_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_24_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_25_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_26_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_27_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_28_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_29_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_30_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_31_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_32_0_COUT;
wire n14880_1_SUM;
wire n14880_3;
wire n14881_1_SUM;
wire n14881_3;
wire n14882_1_SUM;
wire n14882_3;
wire n14883_1_SUM;
wire n14883_3;
wire n14884_1_SUM;
wire n14884_3;
wire n14886_1_SUM;
wire n14886_3;
wire n14887_1_SUM;
wire n14887_3;
wire n14888_1_SUM;
wire n14888_3;
wire n14889_1_SUM;
wire n14889_3;
wire n14890_1_SUM;
wire n14890_3;
wire n14893_1_SUM;
wire n14893_3;
wire n14894_1_SUM;
wire n14894_3;
wire n14895_1_SUM;
wire n14895_3;
wire n14896_1_SUM;
wire n14896_3;
wire n14897_1_SUM;
wire n14897_3;
wire n14899_1_SUM;
wire n14899_3;
wire n14900_1_SUM;
wire n14900_3;
wire n14901_1_SUM;
wire n14901_3;
wire n14902_1_SUM;
wire n14902_3;
wire n14903_1_SUM;
wire n14903_3;
wire n14908_1_SUM;
wire n14908_3;
wire n14909_1_SUM;
wire n14909_3;
wire n14910_1_SUM;
wire n14910_3;
wire n14911_1_SUM;
wire n14911_3;
wire n14912_1_SUM;
wire n14912_3;
wire n14914_1_SUM;
wire n14914_3;
wire n14915_1_SUM;
wire n14915_3;
wire n14916_1_SUM;
wire n14916_3;
wire n14917_1_SUM;
wire n14917_3;
wire n14918_1_SUM;
wire n14918_3;
wire n14923_1_SUM;
wire n14923_3;
wire n14924_1_SUM;
wire n14924_3;
wire n14925_1_SUM;
wire n14925_3;
wire n14926_1_SUM;
wire n14926_3;
wire n14927_1_SUM;
wire n14927_3;
wire n14929_1_SUM;
wire n14929_3;
wire n14930_1_SUM;
wire n14930_3;
wire n14931_1_SUM;
wire n14931_3;
wire n14932_1_SUM;
wire n14932_3;
wire n14933_1_SUM;
wire n14933_3;
wire n14471_1_SUM;
wire n14471_3;
wire n14472_1_SUM;
wire n14472_3;
wire n14473_1_SUM;
wire n14473_3;
wire n14474_1_SUM;
wire n14474_3;
wire n14475_1_SUM;
wire n14475_3;
wire n14476_1_SUM;
wire n14476_3;
wire n14477_1_SUM;
wire n14477_3;
wire n14478_1_SUM;
wire n14478_3;
wire n14479_1_SUM;
wire n14479_3;
wire n14480_1_SUM;
wire n14480_3;
wire n14481_1_SUM;
wire n14481_3;
wire n14482_1_SUM;
wire n14482_3;
wire n14483_1_SUM;
wire n14483_3;
wire n14484_1_SUM;
wire n14484_3;
wire n14485_1_SUM;
wire n14485_3;
wire n14486_1_SUM;
wire n14486_3;
wire n14487_1_SUM;
wire n14487_3;
wire n14488_1_SUM;
wire n14488_3;
wire n14489_1_SUM;
wire n14489_3;
wire n14490_1_SUM;
wire n14490_3;
wire n14491_1_SUM;
wire n14491_3;
wire n14492_1_SUM;
wire n14492_3;
wire n14493_1_SUM;
wire n14493_3;
wire n14494_1_SUM;
wire n14494_3;
wire n14495_1_SUM;
wire n14495_3;
wire n14496_1_SUM;
wire n14496_3;
wire n14497_1_SUM;
wire n14497_3;
wire n14498_1_SUM;
wire n14498_3;
wire n14499_1_SUM;
wire n14499_3;
wire n14500_1_SUM;
wire n14500_3;
wire n14501_1_SUM;
wire n14501_3;
wire n14502_1_SUM;
wire n14502_3;
wire n18879_6;
wire n18880_6;
wire n18881_6;
wire n18882_6;
wire n18883_6;
wire n18884_6;
wire n18885_6;
wire n18886_6;
wire n18887_6;
wire n18888_6;
wire n18889_6;
wire n18890_6;
wire n18891_6;
wire n18892_6;
wire n18893_6;
wire n18894_6;
wire n18895_6;
wire n18896_6;
wire n18897_6;
wire n18898_6;
wire n18899_6;
wire n18900_6;
wire n18901_6;
wire n18902_6;
wire n18903_6;
wire n18904_6;
wire n18905_6;
wire n18906_6;
wire n18907_6;
wire n18908_6;
wire n18909_6;
wire externalInterruptArray_regNext_1_7;
wire n20108_5;
wire _zz_when_InstructionCache_l342;
wire decodeStage_hit_valid;
wire lineLoader_write_tag_0_valid_5;
wire lineLoader_flushPending_9;
wire lineLoader_flushPending;
wire stageB_request_wr;
wire stageB_unaligned;
wire loader_valid_regNext;
wire dataCache_1_io_cpu_execute_refilling;
wire stageB_flusher_waitDone;
wire n1546_5;
wire io_mem_cmd_payload_address_4_5;
wire n4_6_0;
wire n1248_6;
wire stage0_mask_3_3;
wire dataCache_1_io_mem_cmd_valid;
wire io_mem_cmd_payload_size_2_7;
wire [31:0] _zz_execute_SrcPlugin_addSub_3;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_3;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_13;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_31;
wire [12:12] _zz__zz_decode_IS_RS2_SIGNED_42;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_68;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_113;
wire [31:0] decode_RS2;
wire [31:0] decode_RS1;
wire [31:0] _zz_decode_RS2_1;
wire [24:15] decode_INSTRUCTION_ANTICIPATED;
wire [31:0] _zz_decode_RS2_2;
wire [31:2] IBusCachedPlugin_fetchPc_pc;
wire [31:2] toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address;
wire [31:0] toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data;
wire [3:0] toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask;
wire [2:0] toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size;
wire [31:8] _zz_execute_MEMORY_STORE_DATA_RF;
wire [29:29] _zz_decode_IS_RS2_SIGNED;
wire [11:2] execute_SrcPlugin_addSub;
wire [31:0] execute_BranchPlugin_branch_src1;
wire [31:0] execute_BranchPlugin_branch_src2;
wire [3:3] CsrPlugin_trapCause;
wire [31:0] _zz_CsrPlugin_csrMapping_writeDataSignal;
wire [16:16] execute_MulPlugin_aHigh;
wire [16:16] execute_MulPlugin_bHigh;
wire [31:0] memory_DivPlugin_div_stage_0_outRemainder;
wire [1:0] _zz_externalInterrupt;
wire [31:1] _zz_execute_SHIFT_RIGHT_1;
wire [31:2] _zz_execute_SRC1;
wire [4:0] _zz_execute_SRC2_4;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_6;
wire [24:24] _zz__zz_decode_IS_RS2_SIGNED_9;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_18;
wire [17:17] _zz__zz_decode_IS_RS2_SIGNED_28;
wire [9:9] _zz__zz_decode_IS_RS2_SIGNED_82;
wire [2:2] _zz__zz_decode_IS_RS2_SIGNED_121;
wire [31:1] _zz_memory_DivPlugin_div_result_3;
wire [31:0] lastStageRegFileWrite_payload_data;
wire [4:0] lastStageRegFileWrite_payload_address;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_92;
wire [31:0] _zz_decode_RS2;
wire [30:15] execute_FullBarrelShifterPlugin_reversed;
wire [31:2] IBusCachedPlugin_fetchPc_pcReg;
wire [5:0] memory_DivPlugin_div_counter_value;
wire [31:0] _zz_CsrPlugin_csrMapping_readDataInit;
wire [31:2] _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload;
wire [31:2] toplevel_dataCache_1_io_mem_cmd_rData_address;
wire [31:0] toplevel_dataCache_1_io_mem_cmd_rData_data;
wire [3:0] toplevel_dataCache_1_io_mem_cmd_rData_mask;
wire [2:0] toplevel_dataCache_1_io_mem_cmd_rData_size;
wire [2:0] toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size;
wire [4:0] HazardSimplePlugin_writeBackBuffer_payload_address;
wire [31:0] HazardSimplePlugin_writeBackBuffer_payload_data;
wire [3:3] CsrPlugin_interrupt_code;
wire [3:0] CsrPlugin_mcause_exceptionCode;
wire [31:0] CsrPlugin_mtval;
wire [31:0] memory_DivPlugin_accumulator;
wire [31:0] memory_DivPlugin_div_result;
wire [31:0] memory_DivPlugin_rs2;
wire [1:0] externalInterruptArray_regNext;
wire [31:2] decode_to_execute_PC;
wire [31:2] execute_to_memory_PC;
wire [31:2] memory_to_writeBack_PC;
wire [31:0] decode_to_execute_INSTRUCTION;
wire [29:7] execute_to_memory_INSTRUCTION;
wire [29:7] memory_to_writeBack_INSTRUCTION;
wire [1:0] decode_to_execute_SRC1_CTRL;
wire [1:0] decode_to_execute_ALU_CTRL;
wire [1:0] decode_to_execute_SRC2_CTRL;
wire [0:0] decode_to_execute_ALU_BITWISE_CTRL;
wire [1:0] decode_to_execute_SHIFT_CTRL;
wire [1:0] execute_to_memory_SHIFT_CTRL;
wire [1:0] decode_to_execute_BRANCH_CTRL;
wire [1:0] decode_to_execute_ENV_CTRL;
wire [1:0] execute_to_memory_ENV_CTRL;
wire [1:0] memory_to_writeBack_ENV_CTRL;
wire [31:0] execute_RS1;
wire [31:0] execute_RS2;
wire [31:1] execute_to_memory_MEMORY_STORE_DATA_RF;
wire [31:0] dataCache_1_io_mem_cmd_payload_data;
wire [31:0] execute_to_memory_REGFILE_WRITE_DATA;
wire [31:0] memory_to_writeBack_REGFILE_WRITE_DATA;
wire [31:0] execute_to_memory_SHIFT_RIGHT;
wire [31:1] execute_to_memory_BRANCH_CALC;
wire [51:0] memory_to_writeBack_MUL_LOW;
wire [29:0] CsrPlugin_mtvec_base;
wire [31:0] iBusWishbone_DAT_MISO_regNext;
wire [1:1] CsrPlugin_mstatus_MPP;
wire [3:1] CsrPlugin_exceptionPortCtrl_exceptionContext_code;
wire [31:0] CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr;
wire [31:0] CsrPlugin_mepc;
wire [31:0] memory_DivPlugin_rs1;
wire [31:0] _zz_RegFilePlugin_regFile_port1;
wire [31:0] _zz_RegFilePlugin_regFile_port0;
wire [33:0] execute_to_memory_MUL_HL;
wire [33:0] execute_to_memory_MUL_LH;
wire [31:0] execute_to_memory_MUL_LL;
wire [31:0] memory_to_writeBack_MUL_HH;
wire [31:0] _zz_execute_SrcPlugin_addSub;
wire [31:2] IBusCachedPlugin_predictionJumpInterface_payload;
wire [31:0] execute_BranchPlugin_branchAdder;
wire [51:16] memory_MUL_LOW;
wire [63:32] writeBack_MulPlugin_result;
wire [32:0] memory_DivPlugin_div_stage_0_remainderMinusDenominator;
wire [31:0] IBusCachedPlugin_cache_io_cpu_decode_data;
wire [7:7] lineLoader_flushCounter;
wire [24:15] IBusCachedPlugin_cache_io_cpu_fetch_data;
wire [1:0] stageB_request_size;
wire [31:5] dataCache_1_io_mem_cmd_payload_address;
wire [4:2] stageB_mmuRsp_physicalAddress;
wire [0:0] stageB_dataColisions;
wire [0:0] stageB_waysHitsBeforeInvalidate;
wire [3:0] dataCache_1_io_mem_cmd_payload_mask;
wire [7:7] stageB_flusher_counter;
wire [31:0] stageB_dataReadRsp_0;
wire [47:34] DOUT;
wire [47:0] CASO;
wire [26:0] SOA;
wire [47:34] DOUT_0;
wire [47:0] CASO_0;
wire [26:0] SOA_0;
wire [47:32] DOUT_1;
wire [47:0] CASO_1;
wire [26:0] SOA_1;
wire [47:32] DOUT_2;
wire [47:0] CASO_2;
wire [26:0] SOA_2;
wire VCC;
wire GND;
  LUT3 n11_s0 (
    .F(n11_4),
    .I0(n11_8),
    .I1(n11_10),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n11_s0.INIT=8'h35;
  LUT3 n21_s0 (
    .F(n21_3),
    .I0(n21_7),
    .I1(n21_9),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n21_s0.INIT=8'h35;
  LUT3 n12_s0 (
    .F(n12_3),
    .I0(n11_10),
    .I1(n12_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n12_s0.INIT=8'h35;
  LUT3 n20_s0 (
    .F(n20_3),
    .I0(n21_7),
    .I1(n20_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n20_s0.INIT=8'h53;
  LUT3 n13_s0 (
    .F(n13_3),
    .I0(n12_6),
    .I1(n13_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n13_s0.INIT=8'h35;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(n20_6),
    .I1(n19_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n19_s0.INIT=8'h53;
  LUT3 n14_s0 (
    .F(n14_3),
    .I0(n13_6),
    .I1(n14_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n14_s0.INIT=8'h35;
  LUT3 n18_s0 (
    .F(n18_3),
    .I0(n19_6),
    .I1(n18_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n18_s0.INIT=8'h53;
  LUT3 n15_s0 (
    .F(n15_3),
    .I0(n14_6),
    .I1(execute_FullBarrelShifterPlugin_reversed[15]),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n15_s0.INIT=8'hC5;
  LUT3 n17_s0 (
    .F(n17_3),
    .I0(n18_6),
    .I1(execute_FullBarrelShifterPlugin_reversed[16]),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n17_s0.INIT=8'h5C;
  LUT3 n30_s0 (
    .F(n30_3),
    .I0(n30_6),
    .I1(execute_FullBarrelShifterPlugin_reversed[30]),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n30_s0.INIT=8'hC5;
  LUT3 n2_s97 (
    .F(n2_101),
    .I0(n2_105),
    .I1(n2_107),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n2_s97.INIT=8'h5C;
  LUT3 n3_s1 (
    .F(n3_5),
    .I0(n2_105),
    .I1(n3_8),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n3_s1.INIT=8'h35;
  LUT3 n29_s0 (
    .F(n29_3),
    .I0(n30_6),
    .I1(n29_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n29_s0.INIT=8'h53;
  LUT3 n4_s0 (
    .F(n4_3),
    .I0(n3_8),
    .I1(n4_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n4_s0.INIT=8'h35;
  LUT3 n28_s0 (
    .F(n28_3),
    .I0(n29_6),
    .I1(n28_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n28_s0.INIT=8'h53;
  LUT3 n5_s0 (
    .F(n5_3),
    .I0(n4_6),
    .I1(n5_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n5_s0.INIT=8'h35;
  LUT3 n27_s0 (
    .F(n27_3),
    .I0(n28_6),
    .I1(n27_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n27_s0.INIT=8'h53;
  LUT3 n6_s0 (
    .F(n6_3),
    .I0(n5_6),
    .I1(n6_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n6_s0.INIT=8'h35;
  LUT3 n26_s0 (
    .F(n26_3),
    .I0(n27_6),
    .I1(n26_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n26_s0.INIT=8'h53;
  LUT3 n7_s0 (
    .F(n7_3),
    .I0(n6_6),
    .I1(n7_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n7_s0.INIT=8'h35;
  LUT3 n25_s0 (
    .F(n25_3),
    .I0(n26_6),
    .I1(n25_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n25_s0.INIT=8'h53;
  LUT3 n8_s0 (
    .F(n8_3),
    .I0(n7_6),
    .I1(n8_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n8_s0.INIT=8'h35;
  LUT3 n24_s0 (
    .F(n24_3),
    .I0(n25_6),
    .I1(n24_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n24_s0.INIT=8'h53;
  LUT3 n9_s0 (
    .F(n9_3),
    .I0(n8_6),
    .I1(n9_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n9_s0.INIT=8'h35;
  LUT3 n23_s0 (
    .F(n23_3),
    .I0(n24_6),
    .I1(n23_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n23_s0.INIT=8'h53;
  LUT3 n10_s0 (
    .F(n10_3),
    .I0(n11_8),
    .I1(n9_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n10_s0.INIT=8'h53;
  LUT3 n22_s0 (
    .F(n22_3),
    .I0(n21_9),
    .I1(n23_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n22_s0.INIT=8'h35;
  LUT3 _zz_execute_SRC2_4_4_s6 (
    .F(_zz_execute_SRC2_4_4_6),
    .I0(execute_RS2[4]),
    .I1(decode_to_execute_INSTRUCTION[24]),
    .I2(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_4_s6.INIT=8'hCA;
  LUT3 _zz_execute_SRC2_4_4_s7 (
    .F(_zz_execute_SRC2_4_4_7),
    .I0(decode_to_execute_INSTRUCTION[11]),
    .I1(decode_to_execute_PC[4]),
    .I2(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_4_s7.INIT=8'hCA;
  LUT3 _zz_execute_SRC2_4_3_s6 (
    .F(_zz_execute_SRC2_4_3_6),
    .I0(execute_RS2[3]),
    .I1(decode_to_execute_INSTRUCTION[23]),
    .I2(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_3_s6.INIT=8'hCA;
  LUT3 _zz_execute_SRC2_4_3_s7 (
    .F(_zz_execute_SRC2_4_3_7),
    .I0(decode_to_execute_INSTRUCTION[10]),
    .I1(decode_to_execute_PC[3]),
    .I2(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_3_s7.INIT=8'hCA;
  LUT3 _zz_execute_SRC2_4_2_s6 (
    .F(_zz_execute_SRC2_4_2_6),
    .I0(execute_RS2[2]),
    .I1(decode_to_execute_INSTRUCTION[22]),
    .I2(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_2_s6.INIT=8'hCA;
  LUT3 _zz_execute_SRC2_4_2_s7 (
    .F(_zz_execute_SRC2_4_2_7),
    .I0(decode_to_execute_INSTRUCTION[9]),
    .I1(decode_to_execute_PC[2]),
    .I2(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_2_s7.INIT=8'hCA;
  LUT2 _zz_execute_SrcPlugin_addSub_3_31_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[31]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_31_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_31_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_30_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[30]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_30_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_30_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_29_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[29]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_29_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_29_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_28_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[28]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_28_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_28_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_27_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[27]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_27_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_27_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_26_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[26]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_26_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_26_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_25_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[25]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_25_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_25_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_24_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[24]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_24_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_24_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_23_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[23]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_23_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_23_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_22_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[22]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_22_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_22_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_21_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[21]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_21_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_21_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_20_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[20]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_20_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_20_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_19_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[19]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_19_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_19_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_18_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[18]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_18_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_18_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_17_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[17]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_17_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_17_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_16_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[16]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_16_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_16_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_15_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[15]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_15_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_15_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_14_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[14]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_14_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_14_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_13_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[13]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_13_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_13_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_12_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[12]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_12_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_12_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_11_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[11]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_11_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_11_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_10_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[10]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_10_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_10_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_9_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[9]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_9_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_9_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_8_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[8]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_8_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_8_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_7_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[7]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_7_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_7_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_6_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[6]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_6_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_6_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_5_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[5]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_5_9) 
);
defparam _zz_execute_SrcPlugin_addSub_3_5_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_4_s1 (
    .F(_zz_execute_SrcPlugin_addSub_3[4]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_4_s1.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_3_s1 (
    .F(_zz_execute_SrcPlugin_addSub_3[3]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_3_s1.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_2_s1 (
    .F(_zz_execute_SrcPlugin_addSub_3[2]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_2_s1.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_1_s1 (
    .F(_zz_execute_SrcPlugin_addSub_3[1]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_1_s1.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_0_s1 (
    .F(_zz_execute_SrcPlugin_addSub_3[0]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4[0]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_0_s1.INIT=4'h6;
  LUT3 _zz__zz_decode_IS_RS2_SIGNED_3_0_s2 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_3[0]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I2(_zz__zz_decode_IS_RS2_SIGNED_3_0_6) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_3_0_s2.INIT=8'h40;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_4_s3 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_4),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I3(_zz__zz_decode_IS_RS2_SIGNED_3_0_6) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_4_s3.INIT=16'h4000;
  LUT3 _zz__zz_decode_IS_RS2_SIGNED_13_0_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_13[0]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_13_0_s1.INIT=8'h10;
  LUT3 _zz__zz_decode_IS_RS2_SIGNED_31_0_s2 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_31[0]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[14]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_31_0_s2.INIT=8'h40;
  LUT3 _zz__zz_decode_IS_RS2_SIGNED_42_12_s0 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_42[12]),
    .I0(_zz__zz_decode_IS_RS2_SIGNED_42_12_4),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_42_12_s0.INIT=8'hFE;
  LUT2 _zz__zz_decode_IS_RS2_SIGNED_55_s0 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_55),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I1(_zz__zz_decode_IS_RS2_SIGNED_55_4) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_55_s0.INIT=4'hB;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_68_0_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_68[0]),
    .I0(_zz__zz_decode_IS_RS2_SIGNED_86),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I2(_zz__zz_decode_IS_RS2_SIGNED_68_0_7),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[3]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_68_0_s1.INIT=16'hFCFA;
  LUT3 _zz__zz_decode_IS_RS2_SIGNED_110_s0 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_110),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_110_s0.INIT=8'h01;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_113_0_s0 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_113[0]),
    .I0(_zz__zz_decode_IS_RS2_SIGNED_113_0_4),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[2]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_113_0_s0.INIT=16'h00F4;
  LUT4 execute_BRANCH_DO_s0 (
    .F(execute_BRANCH_DO),
    .I0(execute_BRANCH_DO_4),
    .I1(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I2(execute_BRANCH_DO_5),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BRANCH_DO_s0.INIT=16'h77F0;
  LUT3 decode_SRC2_FORCE_ZERO_s0 (
    .F(decode_SRC2_FORCE_ZERO),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[2]) 
);
defparam decode_SRC2_FORCE_ZERO_s0.INIT=8'h40;
  LUT4 decode_RS2_31_s1 (
    .F(decode_RS2[31]),
    .I0(decode_RS2_31_5),
    .I1(decode_RS2_31_6),
    .I2(_zz_decode_RS2[31]),
    .I3(decode_RS2_31_7) 
);
defparam decode_RS2_31_s1.INIT=16'hF0BB;
  LUT4 decode_RS2_30_s1 (
    .F(decode_RS2[30]),
    .I0(decode_RS2_30_5),
    .I1(decode_RS2_30_6),
    .I2(_zz_decode_RS2[30]),
    .I3(decode_RS2_31_7) 
);
defparam decode_RS2_30_s1.INIT=16'hF0BB;
  LUT4 decode_RS2_29_s1 (
    .F(decode_RS2[29]),
    .I0(decode_RS2_29_5),
    .I1(decode_RS2_29_6),
    .I2(_zz_decode_RS2[29]),
    .I3(decode_RS2_31_7) 
);
defparam decode_RS2_29_s1.INIT=16'hF0BB;
  LUT4 decode_RS2_28_s1 (
    .F(decode_RS2[28]),
    .I0(decode_RS2_28_5),
    .I1(decode_RS2_28_6),
    .I2(_zz_decode_RS2[28]),
    .I3(decode_RS2_31_7) 
);
defparam decode_RS2_28_s1.INIT=16'hF0BB;
  LUT4 decode_RS2_27_s1 (
    .F(decode_RS2[27]),
    .I0(decode_RS2_27_5),
    .I1(decode_RS2_27_6),
    .I2(_zz_decode_RS2[27]),
    .I3(decode_RS2_31_7) 
);
defparam decode_RS2_27_s1.INIT=16'hF0BB;
  LUT4 decode_RS2_26_s1 (
    .F(decode_RS2[26]),
    .I0(decode_RS2_26_5),
    .I1(decode_RS2_26_6),
    .I2(_zz_decode_RS2[26]),
    .I3(decode_RS2_31_7) 
);
defparam decode_RS2_26_s1.INIT=16'hF0BB;
  LUT4 decode_RS2_25_s1 (
    .F(decode_RS2[25]),
    .I0(decode_RS2_25_5),
    .I1(decode_RS2_25_6),
    .I2(_zz_decode_RS2[25]),
    .I3(decode_RS2_31_7) 
);
defparam decode_RS2_25_s1.INIT=16'hF0BB;
  LUT4 decode_RS2_24_s1 (
    .F(decode_RS2[24]),
    .I0(decode_RS2_24_5),
    .I1(decode_RS2_24_6),
    .I2(_zz_decode_RS2[24]),
    .I3(decode_RS2_31_7) 
);
defparam decode_RS2_24_s1.INIT=16'hF0BB;
  LUT4 decode_RS2_23_s1 (
    .F(decode_RS2[23]),
    .I0(decode_RS2_23_5),
    .I1(decode_RS2_23_6),
    .I2(_zz_decode_RS2[23]),
    .I3(decode_RS2_31_7) 
);
defparam decode_RS2_23_s1.INIT=16'hF0BB;
  LUT4 decode_RS2_22_s1 (
    .F(decode_RS2[22]),
    .I0(decode_RS2_22_5),
    .I1(decode_RS2_22_6),
    .I2(_zz_decode_RS2[22]),
    .I3(decode_RS2_31_7) 
);
defparam decode_RS2_22_s1.INIT=16'hF0BB;
  LUT4 decode_RS2_21_s1 (
    .F(decode_RS2[21]),
    .I0(decode_RS2_21_5),
    .I1(decode_RS2_21_6),
    .I2(_zz_decode_RS2[21]),
    .I3(decode_RS2_31_7) 
);
defparam decode_RS2_21_s1.INIT=16'hF0BB;
  LUT4 decode_RS2_20_s1 (
    .F(decode_RS2[20]),
    .I0(decode_RS2_20_5),
    .I1(decode_RS2_20_6),
    .I2(_zz_decode_RS2[20]),
    .I3(decode_RS2_31_7) 
);
defparam decode_RS2_20_s1.INIT=16'hF0BB;
  LUT4 decode_RS2_19_s1 (
    .F(decode_RS2[19]),
    .I0(decode_RS2_19_5),
    .I1(decode_RS2_19_6),
    .I2(_zz_decode_RS2[19]),
    .I3(decode_RS2_31_7) 
);
defparam decode_RS2_19_s1.INIT=16'hF0BB;
  LUT4 decode_RS2_18_s1 (
    .F(decode_RS2[18]),
    .I0(decode_RS2_18_5),
    .I1(decode_RS2_18_6),
    .I2(_zz_decode_RS2[18]),
    .I3(decode_RS2_31_7) 
);
defparam decode_RS2_18_s1.INIT=16'hF0BB;
  LUT4 decode_RS2_17_s1 (
    .F(decode_RS2[17]),
    .I0(decode_RS2_17_5),
    .I1(decode_RS2_17_6),
    .I2(_zz_decode_RS2[17]),
    .I3(decode_RS2_31_7) 
);
defparam decode_RS2_17_s1.INIT=16'hF0BB;
  LUT4 decode_RS2_16_s1 (
    .F(decode_RS2[16]),
    .I0(decode_RS2_16_5),
    .I1(decode_RS2_16_6),
    .I2(_zz_decode_RS2[16]),
    .I3(decode_RS2_31_7) 
);
defparam decode_RS2_16_s1.INIT=16'hF0BB;
  LUT4 decode_RS2_15_s1 (
    .F(decode_RS2[15]),
    .I0(decode_RS2_15_5),
    .I1(decode_RS2_15_6),
    .I2(_zz_decode_RS2[15]),
    .I3(decode_RS2_31_7) 
);
defparam decode_RS2_15_s1.INIT=16'hF0BB;
  LUT4 decode_RS2_13_s1 (
    .F(decode_RS2[13]),
    .I0(decode_RS2_13_5),
    .I1(decode_RS2_13_6),
    .I2(decode_RS2_14_5),
    .I3(decode_RS2_13_7) 
);
defparam decode_RS2_13_s1.INIT=16'hEF00;
  LUT4 decode_RS2_12_s1 (
    .F(decode_RS2[12]),
    .I0(decode_RS2_12_5),
    .I1(decode_RS2_12_6),
    .I2(_zz_decode_RS2[12]),
    .I3(decode_RS2_31_7) 
);
defparam decode_RS2_12_s1.INIT=16'hF0BB;
  LUT4 decode_RS2_11_s1 (
    .F(decode_RS2[11]),
    .I0(decode_RS2_11_5),
    .I1(decode_RS2_11_6),
    .I2(_zz_decode_RS2[11]),
    .I3(decode_RS2_31_7) 
);
defparam decode_RS2_11_s1.INIT=16'hF044;
  LUT4 decode_RS2_10_s1 (
    .F(decode_RS2[10]),
    .I0(decode_RS2_10_5),
    .I1(decode_RS2_10_6),
    .I2(decode_RS2_14_5),
    .I3(decode_RS2_10_7) 
);
defparam decode_RS2_10_s1.INIT=16'hEF00;
  LUT4 decode_RS2_8_s1 (
    .F(decode_RS2[8]),
    .I0(decode_RS2_8_5),
    .I1(decode_RS2_8_6),
    .I2(_zz_decode_RS2[8]),
    .I3(decode_RS2_31_7) 
);
defparam decode_RS2_8_s1.INIT=16'hF0BB;
  LUT4 decode_RS2_7_s1 (
    .F(decode_RS2[7]),
    .I0(decode_RS2_7_5),
    .I1(decode_RS2_7_6),
    .I2(_zz_decode_RS2[7]),
    .I3(decode_RS2_31_7) 
);
defparam decode_RS2_7_s1.INIT=16'hF0BB;
  LUT4 decode_RS2_6_s1 (
    .F(decode_RS2[6]),
    .I0(decode_RS2_6_5),
    .I1(decode_RS2_6_6),
    .I2(_zz_decode_RS2[6]),
    .I3(decode_RS2_31_7) 
);
defparam decode_RS2_6_s1.INIT=16'hF0BB;
  LUT3 decode_RS2_5_s1 (
    .F(decode_RS2[5]),
    .I0(decode_RS2_5_5),
    .I1(_zz_decode_RS2[5]),
    .I2(decode_RS2_31_7) 
);
defparam decode_RS2_5_s1.INIT=8'hC5;
  LUT4 decode_RS2_4_s1 (
    .F(decode_RS2[4]),
    .I0(decode_RS2_4_9),
    .I1(decode_RS2_4_6),
    .I2(_zz_decode_RS2[4]),
    .I3(decode_RS2_31_7) 
);
defparam decode_RS2_4_s1.INIT=16'hF0EE;
  LUT4 decode_RS2_3_s1 (
    .F(decode_RS2[3]),
    .I0(decode_RS2_3_9),
    .I1(decode_RS2_3_6),
    .I2(_zz_decode_RS2[3]),
    .I3(decode_RS2_31_7) 
);
defparam decode_RS2_3_s1.INIT=16'hF0EE;
  LUT4 decode_RS2_2_s1 (
    .F(decode_RS2[2]),
    .I0(decode_RS2_2_9),
    .I1(decode_RS2_2_6),
    .I2(_zz_decode_RS2[2]),
    .I3(decode_RS2_31_7) 
);
defparam decode_RS2_2_s1.INIT=16'hF0EE;
  LUT3 decode_RS2_1_s1 (
    .F(decode_RS2[1]),
    .I0(_zz_decode_RS2[1]),
    .I1(decode_RS2_1_5),
    .I2(decode_RS2_31_7) 
);
defparam decode_RS2_1_s1.INIT=8'hA3;
  LUT3 decode_RS2_0_s1 (
    .F(decode_RS2[0]),
    .I0(_zz_decode_RS2[0]),
    .I1(decode_RS2_0_5),
    .I2(decode_RS2_31_7) 
);
defparam decode_RS2_0_s1.INIT=8'hA3;
  LUT4 decode_RS1_31_s1 (
    .F(decode_RS1[31]),
    .I0(decode_RS1_31_5),
    .I1(decode_RS1_31_6),
    .I2(_zz_decode_RS2[31]),
    .I3(decode_RS1_31_7) 
);
defparam decode_RS1_31_s1.INIT=16'hF0BB;
  LUT4 decode_RS1_30_s1 (
    .F(decode_RS1[30]),
    .I0(decode_RS1_30_5),
    .I1(decode_RS1_30_6),
    .I2(_zz_decode_RS2[30]),
    .I3(decode_RS1_31_7) 
);
defparam decode_RS1_30_s1.INIT=16'hF0BB;
  LUT4 decode_RS1_29_s1 (
    .F(decode_RS1[29]),
    .I0(decode_RS1_29_5),
    .I1(decode_RS1_29_6),
    .I2(_zz_decode_RS2[29]),
    .I3(decode_RS1_31_7) 
);
defparam decode_RS1_29_s1.INIT=16'hF0BB;
  LUT4 decode_RS1_28_s1 (
    .F(decode_RS1[28]),
    .I0(decode_RS1_28_5),
    .I1(decode_RS1_28_6),
    .I2(_zz_decode_RS2[28]),
    .I3(decode_RS1_31_7) 
);
defparam decode_RS1_28_s1.INIT=16'hF0BB;
  LUT4 decode_RS1_27_s1 (
    .F(decode_RS1[27]),
    .I0(decode_RS1_27_5),
    .I1(decode_RS1_27_6),
    .I2(_zz_decode_RS2[27]),
    .I3(decode_RS1_31_7) 
);
defparam decode_RS1_27_s1.INIT=16'hF0BB;
  LUT4 decode_RS1_26_s1 (
    .F(decode_RS1[26]),
    .I0(decode_RS1_26_5),
    .I1(decode_RS1_26_6),
    .I2(_zz_decode_RS2[26]),
    .I3(decode_RS1_31_7) 
);
defparam decode_RS1_26_s1.INIT=16'hF0BB;
  LUT4 decode_RS1_25_s1 (
    .F(decode_RS1[25]),
    .I0(decode_RS1_25_5),
    .I1(decode_RS1_25_6),
    .I2(_zz_decode_RS2[25]),
    .I3(decode_RS1_31_7) 
);
defparam decode_RS1_25_s1.INIT=16'hF0BB;
  LUT4 decode_RS1_24_s1 (
    .F(decode_RS1[24]),
    .I0(decode_RS1_24_5),
    .I1(decode_RS1_24_6),
    .I2(_zz_decode_RS2[24]),
    .I3(decode_RS1_31_7) 
);
defparam decode_RS1_24_s1.INIT=16'hF0BB;
  LUT4 decode_RS1_23_s1 (
    .F(decode_RS1[23]),
    .I0(decode_RS1_23_5),
    .I1(decode_RS1_23_6),
    .I2(_zz_decode_RS2[23]),
    .I3(decode_RS1_31_7) 
);
defparam decode_RS1_23_s1.INIT=16'hF0BB;
  LUT4 decode_RS1_22_s1 (
    .F(decode_RS1[22]),
    .I0(decode_RS1_22_5),
    .I1(decode_RS1_22_6),
    .I2(_zz_decode_RS2[22]),
    .I3(decode_RS1_31_7) 
);
defparam decode_RS1_22_s1.INIT=16'hF0BB;
  LUT4 decode_RS1_21_s1 (
    .F(decode_RS1[21]),
    .I0(decode_RS1_21_5),
    .I1(decode_RS1_21_6),
    .I2(_zz_decode_RS2[21]),
    .I3(decode_RS1_31_7) 
);
defparam decode_RS1_21_s1.INIT=16'hF0BB;
  LUT4 decode_RS1_20_s1 (
    .F(decode_RS1[20]),
    .I0(decode_RS1_20_5),
    .I1(decode_RS1_20_6),
    .I2(_zz_decode_RS2[20]),
    .I3(decode_RS1_31_7) 
);
defparam decode_RS1_20_s1.INIT=16'hF0BB;
  LUT4 decode_RS1_19_s1 (
    .F(decode_RS1[19]),
    .I0(decode_RS1_19_5),
    .I1(decode_RS1_19_6),
    .I2(_zz_decode_RS2[19]),
    .I3(decode_RS1_31_7) 
);
defparam decode_RS1_19_s1.INIT=16'hF0BB;
  LUT4 decode_RS1_18_s1 (
    .F(decode_RS1[18]),
    .I0(decode_RS1_18_5),
    .I1(decode_RS1_18_6),
    .I2(_zz_decode_RS2[18]),
    .I3(decode_RS1_31_7) 
);
defparam decode_RS1_18_s1.INIT=16'hF0BB;
  LUT4 decode_RS1_17_s1 (
    .F(decode_RS1[17]),
    .I0(decode_RS1_17_5),
    .I1(decode_RS1_17_6),
    .I2(_zz_decode_RS2[17]),
    .I3(decode_RS1_31_7) 
);
defparam decode_RS1_17_s1.INIT=16'hF0BB;
  LUT4 decode_RS1_16_s1 (
    .F(decode_RS1[16]),
    .I0(decode_RS1_16_5),
    .I1(decode_RS1_16_6),
    .I2(_zz_decode_RS2[16]),
    .I3(decode_RS1_31_7) 
);
defparam decode_RS1_16_s1.INIT=16'hF0BB;
  LUT4 decode_RS1_15_s1 (
    .F(decode_RS1[15]),
    .I0(decode_RS1_15_5),
    .I1(decode_RS1_15_6),
    .I2(_zz_decode_RS2[15]),
    .I3(decode_RS1_31_7) 
);
defparam decode_RS1_15_s1.INIT=16'hF0BB;
  LUT4 decode_RS1_13_s1 (
    .F(decode_RS1[13]),
    .I0(decode_RS2_13_5),
    .I1(decode_RS2_13_6),
    .I2(decode_RS1_14_5),
    .I3(decode_RS1_13_5) 
);
defparam decode_RS1_13_s1.INIT=16'hEF00;
  LUT4 decode_RS1_12_s1 (
    .F(decode_RS1[12]),
    .I0(decode_RS1_12_5),
    .I1(decode_RS1_12_6),
    .I2(_zz_decode_RS2[12]),
    .I3(decode_RS1_31_7) 
);
defparam decode_RS1_12_s1.INIT=16'hF0BB;
  LUT4 decode_RS1_11_s1 (
    .F(decode_RS1[11]),
    .I0(decode_RS1_11_5),
    .I1(decode_RS1_11_6),
    .I2(_zz_decode_RS2[11]),
    .I3(decode_RS1_31_7) 
);
defparam decode_RS1_11_s1.INIT=16'hF044;
  LUT4 decode_RS1_10_s1 (
    .F(decode_RS1[10]),
    .I0(decode_RS2_10_5),
    .I1(decode_RS2_10_6),
    .I2(decode_RS1_14_5),
    .I3(decode_RS1_10_5) 
);
defparam decode_RS1_10_s1.INIT=16'hEF00;
  LUT4 decode_RS1_8_s1 (
    .F(decode_RS1[8]),
    .I0(decode_RS1_8_5),
    .I1(decode_RS1_8_6),
    .I2(_zz_decode_RS2[8]),
    .I3(decode_RS1_31_7) 
);
defparam decode_RS1_8_s1.INIT=16'hF0BB;
  LUT4 decode_RS1_7_s1 (
    .F(decode_RS1[7]),
    .I0(decode_RS1_7_5),
    .I1(decode_RS1_7_6),
    .I2(_zz_decode_RS2[7]),
    .I3(decode_RS1_31_7) 
);
defparam decode_RS1_7_s1.INIT=16'hF0BB;
  LUT4 decode_RS1_6_s1 (
    .F(decode_RS1[6]),
    .I0(decode_RS1_6_9),
    .I1(decode_RS1_6_6),
    .I2(_zz_decode_RS2[6]),
    .I3(decode_RS1_31_7) 
);
defparam decode_RS1_6_s1.INIT=16'hF0EE;
  LUT3 decode_RS1_5_s1 (
    .F(decode_RS1[5]),
    .I0(decode_RS1_5_5),
    .I1(_zz_decode_RS2[5]),
    .I2(decode_RS1_31_7) 
);
defparam decode_RS1_5_s1.INIT=8'hC5;
  LUT4 decode_RS1_4_s1 (
    .F(decode_RS1[4]),
    .I0(decode_RS1_4_5),
    .I1(decode_RS1_4_6),
    .I2(_zz_decode_RS2[4]),
    .I3(decode_RS1_31_7) 
);
defparam decode_RS1_4_s1.INIT=16'hF0BB;
  LUT4 decode_RS1_3_s1 (
    .F(decode_RS1[3]),
    .I0(decode_RS1_3_9),
    .I1(decode_RS1_3_6),
    .I2(_zz_decode_RS2[3]),
    .I3(decode_RS1_31_7) 
);
defparam decode_RS1_3_s1.INIT=16'hF0EE;
  LUT4 decode_RS1_2_s1 (
    .F(decode_RS1[2]),
    .I0(decode_RS1_2_9),
    .I1(decode_RS1_2_6),
    .I2(_zz_decode_RS2[2]),
    .I3(decode_RS1_31_7) 
);
defparam decode_RS1_2_s1.INIT=16'hF0EE;
  LUT3 decode_RS1_1_s1 (
    .F(decode_RS1[1]),
    .I0(_zz_decode_RS2[1]),
    .I1(decode_RS1_1_5),
    .I2(decode_RS1_31_7) 
);
defparam decode_RS1_1_s1.INIT=8'hA3;
  LUT3 decode_RS1_0_s1 (
    .F(decode_RS1[0]),
    .I0(_zz_decode_RS2[0]),
    .I1(decode_RS1_0_5),
    .I2(decode_RS1_31_7) 
);
defparam decode_RS1_0_s1.INIT=8'hA3;
  LUT3 _zz_decode_RS2_1_31_s0 (
    .F(_zz_decode_RS2_1[31]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[31]),
    .I1(_zz_decode_RS2_1_31_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_31_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_30_s0 (
    .F(_zz_decode_RS2_1[30]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[30]),
    .I1(_zz_decode_RS2_1_30_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_30_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_29_s0 (
    .F(_zz_decode_RS2_1[29]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[29]),
    .I1(_zz_decode_RS2_1_29_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_29_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_28_s0 (
    .F(_zz_decode_RS2_1[28]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[28]),
    .I1(_zz_decode_RS2_1_28_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_28_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_27_s0 (
    .F(_zz_decode_RS2_1[27]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[27]),
    .I1(_zz_decode_RS2_1_27_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_27_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_26_s0 (
    .F(_zz_decode_RS2_1[26]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[26]),
    .I1(_zz_decode_RS2_1_26_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_26_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_25_s0 (
    .F(_zz_decode_RS2_1[25]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[25]),
    .I1(_zz_decode_RS2_1_25_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_25_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_24_s0 (
    .F(_zz_decode_RS2_1[24]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[24]),
    .I1(_zz_decode_RS2_1_24_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_24_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_23_s0 (
    .F(_zz_decode_RS2_1[23]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[23]),
    .I1(_zz_decode_RS2_1_23_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_23_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_22_s0 (
    .F(_zz_decode_RS2_1[22]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[22]),
    .I1(_zz_decode_RS2_1_22_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_22_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_21_s0 (
    .F(_zz_decode_RS2_1[21]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[21]),
    .I1(_zz_decode_RS2_1_21_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_21_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_20_s0 (
    .F(_zz_decode_RS2_1[20]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[20]),
    .I1(_zz_decode_RS2_1_20_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_20_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_19_s0 (
    .F(_zz_decode_RS2_1[19]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[19]),
    .I1(_zz_decode_RS2_1_19_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_19_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_18_s0 (
    .F(_zz_decode_RS2_1[18]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[18]),
    .I1(_zz_decode_RS2_1_18_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_18_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_17_s0 (
    .F(_zz_decode_RS2_1[17]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[17]),
    .I1(_zz_decode_RS2_1_17_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_17_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_16_s0 (
    .F(_zz_decode_RS2_1[16]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[16]),
    .I1(_zz_decode_RS2_1_16_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_16_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_15_s0 (
    .F(_zz_decode_RS2_1[15]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[15]),
    .I1(_zz_decode_RS2_1_15_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_15_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_14_s0 (
    .F(_zz_decode_RS2_1[14]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[14]),
    .I1(_zz_decode_RS2_1_14_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_14_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_13_s0 (
    .F(_zz_decode_RS2_1[13]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[13]),
    .I1(_zz_decode_RS2_1_13_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_13_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_12_s0 (
    .F(_zz_decode_RS2_1[12]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[12]),
    .I1(_zz_decode_RS2_1_12_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_12_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_11_s0 (
    .F(_zz_decode_RS2_1[11]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[11]),
    .I1(_zz_decode_RS2_1_11_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_11_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_10_s0 (
    .F(_zz_decode_RS2_1[10]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[10]),
    .I1(_zz_decode_RS2_1_10_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_10_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_9_s0 (
    .F(_zz_decode_RS2_1[9]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[9]),
    .I1(_zz_decode_RS2_1_9_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_9_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_8_s0 (
    .F(_zz_decode_RS2_1[8]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[8]),
    .I1(_zz_decode_RS2_1_8_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_8_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_7_s0 (
    .F(_zz_decode_RS2_1[7]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[7]),
    .I1(_zz_decode_RS2_1_7_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_7_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_6_s0 (
    .F(_zz_decode_RS2_1[6]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[6]),
    .I1(_zz_decode_RS2_1_6_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_6_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_5_s0 (
    .F(_zz_decode_RS2_1[5]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[5]),
    .I1(_zz_decode_RS2_1_5_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_5_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_4_s0 (
    .F(_zz_decode_RS2_1[4]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[4]),
    .I1(_zz_decode_RS2_1_4_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_4_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_3_s0 (
    .F(_zz_decode_RS2_1[3]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[3]),
    .I1(_zz_decode_RS2_1_3_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_3_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_2_s0 (
    .F(_zz_decode_RS2_1[2]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[2]),
    .I1(_zz_decode_RS2_1_2_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_2_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_1_s0 (
    .F(_zz_decode_RS2_1[1]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[1]),
    .I1(_zz_decode_RS2_1_1_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_1_s0.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_0_s0 (
    .F(_zz_decode_RS2_1[0]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[0]),
    .I1(_zz_decode_RS2_1_0_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_0_s0.INIT=8'h3A;
  LUT3 decode_INSTRUCTION_ANTICIPATED_24_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[24]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[24]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_23_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[23]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[23]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_23_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_22_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[22]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[22]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_22_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_21_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[21]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[21]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_21_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_20_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[20]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[20]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_20_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_19_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[19]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[19]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_19_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_18_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[18]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[18]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_18_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_17_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[17]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[17]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_17_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_16_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[16]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[16]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_16_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_15_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[15]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[15]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_15_s2.INIT=8'hAC;
  LUT2 _zz_decode_RS2_2_31_s0 (
    .F(_zz_decode_RS2_2[31]),
    .I0(_zz_decode_RS2_2_31_4),
    .I1(_zz_decode_RS2_2_31_5) 
);
defparam _zz_decode_RS2_2_31_s0.INIT=4'h1;
  LUT4 _zz_decode_RS2_2_30_s0 (
    .F(_zz_decode_RS2_2[30]),
    .I0(_zz_decode_RS2_2_30_14),
    .I1(_zz_decode_RS2_2_30_5),
    .I2(_zz_decode_RS2_2_30_16),
    .I3(_zz_decode_RS2_2_30_7) 
);
defparam _zz_decode_RS2_2_30_s0.INIT=16'hFFB0;
  LUT4 _zz_decode_RS2_2_29_s0 (
    .F(_zz_decode_RS2_2[29]),
    .I0(_zz_decode_RS2_2_30_14),
    .I1(_zz_decode_RS2_2_29_4),
    .I2(_zz_decode_RS2_2_29_9),
    .I3(_zz_decode_RS2_2_29_6) 
);
defparam _zz_decode_RS2_2_29_s0.INIT=16'hFFB0;
  LUT4 _zz_decode_RS2_2_28_s0 (
    .F(_zz_decode_RS2_2[28]),
    .I0(_zz_decode_RS2_2_30_14),
    .I1(_zz_decode_RS2_2_28_4),
    .I2(_zz_decode_RS2_2_28_9),
    .I3(_zz_decode_RS2_2_28_6) 
);
defparam _zz_decode_RS2_2_28_s0.INIT=16'hFFB0;
  LUT4 _zz_decode_RS2_2_27_s0 (
    .F(_zz_decode_RS2_2[27]),
    .I0(_zz_decode_RS2_2_30_14),
    .I1(_zz_decode_RS2_2_27_4),
    .I2(_zz_decode_RS2_2_27_9),
    .I3(_zz_decode_RS2_2_27_6) 
);
defparam _zz_decode_RS2_2_27_s0.INIT=16'hFFB0;
  LUT4 _zz_decode_RS2_2_26_s0 (
    .F(_zz_decode_RS2_2[26]),
    .I0(_zz_decode_RS2_2_30_14),
    .I1(_zz_decode_RS2_2_26_4),
    .I2(_zz_decode_RS2_2_26_9),
    .I3(_zz_decode_RS2_2_26_6) 
);
defparam _zz_decode_RS2_2_26_s0.INIT=16'hFFB0;
  LUT4 _zz_decode_RS2_2_25_s0 (
    .F(_zz_decode_RS2_2[25]),
    .I0(_zz_decode_RS2_2_30_14),
    .I1(_zz_decode_RS2_2_25_4),
    .I2(_zz_decode_RS2_2_25_9),
    .I3(_zz_decode_RS2_2_25_6) 
);
defparam _zz_decode_RS2_2_25_s0.INIT=16'hFFB0;
  LUT2 _zz_decode_RS2_2_24_s0 (
    .F(_zz_decode_RS2_2[24]),
    .I0(_zz_decode_RS2_2_24_4),
    .I1(_zz_decode_RS2_2_24_5) 
);
defparam _zz_decode_RS2_2_24_s0.INIT=4'h1;
  LUT2 _zz_decode_RS2_2_23_s0 (
    .F(_zz_decode_RS2_2[23]),
    .I0(_zz_decode_RS2_2_23_4),
    .I1(_zz_decode_RS2_2_23_5) 
);
defparam _zz_decode_RS2_2_23_s0.INIT=4'h1;
  LUT4 _zz_decode_RS2_2_22_s0 (
    .F(_zz_decode_RS2_2[22]),
    .I0(_zz_decode_RS2_2_30_14),
    .I1(_zz_decode_RS2_2_22_4),
    .I2(_zz_decode_RS2_2_22_9),
    .I3(_zz_decode_RS2_2_22_6) 
);
defparam _zz_decode_RS2_2_22_s0.INIT=16'hFFB0;
  LUT4 _zz_decode_RS2_2_21_s0 (
    .F(_zz_decode_RS2_2[21]),
    .I0(_zz_decode_RS2_2_30_14),
    .I1(_zz_decode_RS2_2_21_4),
    .I2(_zz_decode_RS2_2_21_9),
    .I3(_zz_decode_RS2_2_21_6) 
);
defparam _zz_decode_RS2_2_21_s0.INIT=16'hFFB0;
  LUT4 _zz_decode_RS2_2_20_s0 (
    .F(_zz_decode_RS2_2[20]),
    .I0(_zz_decode_RS2_2_30_14),
    .I1(_zz_decode_RS2_2_20_4),
    .I2(_zz_decode_RS2_2_20_9),
    .I3(_zz_decode_RS2_2_20_6) 
);
defparam _zz_decode_RS2_2_20_s0.INIT=16'hFFB0;
  LUT4 _zz_decode_RS2_2_19_s0 (
    .F(_zz_decode_RS2_2[19]),
    .I0(_zz_decode_RS2_2_30_14),
    .I1(_zz_decode_RS2_2_19_4),
    .I2(_zz_decode_RS2_2_19_9),
    .I3(_zz_decode_RS2_2_19_6) 
);
defparam _zz_decode_RS2_2_19_s0.INIT=16'hFFB0;
  LUT4 _zz_decode_RS2_2_18_s0 (
    .F(_zz_decode_RS2_2[18]),
    .I0(_zz_decode_RS2_2_30_14),
    .I1(_zz_decode_RS2_2_18_4),
    .I2(_zz_decode_RS2_2_18_9),
    .I3(_zz_decode_RS2_2_18_6) 
);
defparam _zz_decode_RS2_2_18_s0.INIT=16'hFFB0;
  LUT4 _zz_decode_RS2_2_17_s0 (
    .F(_zz_decode_RS2_2[17]),
    .I0(_zz_decode_RS2_2_30_14),
    .I1(_zz_decode_RS2_2_17_4),
    .I2(_zz_decode_RS2_2_17_9),
    .I3(_zz_decode_RS2_2_17_6) 
);
defparam _zz_decode_RS2_2_17_s0.INIT=16'hFFB0;
  LUT2 _zz_decode_RS2_2_16_s0 (
    .F(_zz_decode_RS2_2[16]),
    .I0(_zz_decode_RS2_2_16_4),
    .I1(_zz_decode_RS2_2_16_5) 
);
defparam _zz_decode_RS2_2_16_s0.INIT=4'h1;
  LUT4 _zz_decode_RS2_2_15_s0 (
    .F(_zz_decode_RS2_2[15]),
    .I0(_zz_decode_RS2_2_30_14),
    .I1(_zz_decode_RS2_2_15_10),
    .I2(_zz_decode_RS2_2_15_12),
    .I3(_zz_decode_RS2_2_15_6) 
);
defparam _zz_decode_RS2_2_15_s0.INIT=16'hFFB0;
  LUT2 _zz_decode_RS2_2_13_s0 (
    .F(_zz_decode_RS2_2[13]),
    .I0(decode_RS2_13_5),
    .I1(decode_RS2_13_6) 
);
defparam _zz_decode_RS2_2_13_s0.INIT=4'hE;
  LUT4 _zz_decode_RS2_2_12_s0 (
    .F(_zz_decode_RS2_2[12]),
    .I0(_zz_decode_RS2_2_12_13),
    .I1(_zz_decode_RS2_2_30_14),
    .I2(_zz_decode_RS2_2_12_5),
    .I3(_zz_decode_RS2_2_12_6) 
);
defparam _zz_decode_RS2_2_12_s0.INIT=16'hD00F;
  LUT2 _zz_decode_RS2_2_11_s0 (
    .F(_zz_decode_RS2_2[11]),
    .I0(_zz_decode_RS2_2_11_4),
    .I1(_zz_decode_RS2_2_11_5) 
);
defparam _zz_decode_RS2_2_11_s0.INIT=4'hE;
  LUT2 _zz_decode_RS2_2_10_s0 (
    .F(_zz_decode_RS2_2[10]),
    .I0(decode_RS2_10_5),
    .I1(decode_RS2_10_6) 
);
defparam _zz_decode_RS2_2_10_s0.INIT=4'hE;
  LUT2 _zz_decode_RS2_2_8_s0 (
    .F(_zz_decode_RS2_2[8]),
    .I0(_zz_decode_RS2_2_8_4),
    .I1(_zz_decode_RS2_2_8_5) 
);
defparam _zz_decode_RS2_2_8_s0.INIT=4'h4;
  LUT4 _zz_decode_RS2_2_5_s0 (
    .F(_zz_decode_RS2_2[5]),
    .I0(_zz_decode_RS2_2_5_4),
    .I1(_zz_decode_RS2_2_5_5),
    .I2(_zz_decode_RS2_2_5_12),
    .I3(_zz_decode_RS2_2_14_6) 
);
defparam _zz_decode_RS2_2_5_s0.INIT=16'hF044;
  LUT4 _zz_decode_RS2_2_4_s0 (
    .F(_zz_decode_RS2_2[4]),
    .I0(_zz_decode_RS2_2_4_4),
    .I1(_zz_decode_RS2_2_4_5),
    .I2(_zz_decode_RS2_2_4_9),
    .I3(_zz_decode_RS2_2_14_6) 
);
defparam _zz_decode_RS2_2_4_s0.INIT=16'hF044;
  LUT4 _zz_decode_RS2_2_3_s0 (
    .F(_zz_decode_RS2_2[3]),
    .I0(_zz_decode_RS2_2_3_4),
    .I1(_zz_decode_RS2_2_3_5),
    .I2(_zz_decode_RS2_2_3_11),
    .I3(_zz_decode_RS2_2_14_6) 
);
defparam _zz_decode_RS2_2_3_s0.INIT=16'hF044;
  LUT4 _zz_decode_RS2_2_2_s0 (
    .F(_zz_decode_RS2_2[2]),
    .I0(_zz_decode_RS2_2_2_4),
    .I1(_zz_decode_RS2_2_2_5),
    .I2(_zz_decode_RS2_2_2_11),
    .I3(_zz_decode_RS2_2_14_6) 
);
defparam _zz_decode_RS2_2_2_s0.INIT=16'hF044;
  LUT3 IBusCachedPlugin_fetchPc_output_fire_s0 (
    .F(n17460_4),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionValids_decode),
    .I1(IBusCachedPlugin_fetchPc_output_fire_4),
    .I2(IBusCachedPlugin_fetchPc_output_fire_5) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s0.INIT=8'h40;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[31]),
    .I0(IBusCachedPlugin_fetchPc_pc_31_4),
    .I1(IBusCachedPlugin_fetchPc_pc_31_5),
    .I2(IBusCachedPlugin_fetchPc_pc_31_24),
    .I3(IBusCachedPlugin_fetchPc_pc_31_22) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s0.INIT=16'h5CCC;
  LUT4 IBusCachedPlugin_fetchPc_pc_30_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[30]),
    .I0(IBusCachedPlugin_fetchPc_pc_30_4),
    .I1(IBusCachedPlugin_fetchPc_pc_30_5),
    .I2(IBusCachedPlugin_fetchPc_pc_31_24),
    .I3(IBusCachedPlugin_fetchPc_pc_31_22) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s0.INIT=16'h5333;
  LUT4 IBusCachedPlugin_fetchPc_pc_29_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[29]),
    .I0(IBusCachedPlugin_fetchPc_pc_29_4),
    .I1(IBusCachedPlugin_fetchPc_pc_29_5),
    .I2(IBusCachedPlugin_fetchPc_pc_29_6),
    .I3(IBusCachedPlugin_fetchPc_pc_29_17) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s0.INIT=16'h0FBB;
  LUT3 IBusCachedPlugin_fetchPc_pc_28_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[28]),
    .I0(IBusCachedPlugin_fetchPc_pc_28_4),
    .I1(IBusCachedPlugin_fetchPc_pc_28_5),
    .I2(IBusCachedPlugin_fetchPc_pc_29_17) 
);
defparam IBusCachedPlugin_fetchPc_pc_28_s0.INIT=8'h3A;
  LUT4 IBusCachedPlugin_fetchPc_pc_27_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[27]),
    .I0(IBusCachedPlugin_fetchPc_pc_27_4),
    .I1(IBusCachedPlugin_fetchPc_pc_27_5),
    .I2(IBusCachedPlugin_fetchPc_pc_31_22),
    .I3(IBusCachedPlugin_fetchPc_pc_31_24) 
);
defparam IBusCachedPlugin_fetchPc_pc_27_s0.INIT=16'h5C33;
  LUT4 IBusCachedPlugin_fetchPc_pc_26_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[26]),
    .I0(IBusCachedPlugin_fetchPc_pc_26_4),
    .I1(IBusCachedPlugin_fetchPc_pc_26_5),
    .I2(IBusCachedPlugin_fetchPc_pc_26_6),
    .I3(IBusCachedPlugin_fetchPc_pc_29_17) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s0.INIT=16'h0FBB;
  LUT4 IBusCachedPlugin_fetchPc_pc_25_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[25]),
    .I0(IBusCachedPlugin_fetchPc_pc_25_4),
    .I1(IBusCachedPlugin_fetchPc_pc_25_5),
    .I2(IBusCachedPlugin_fetchPc_pc_31_22),
    .I3(IBusCachedPlugin_fetchPc_pc_31_24) 
);
defparam IBusCachedPlugin_fetchPc_pc_25_s0.INIT=16'h5C33;
  LUT4 IBusCachedPlugin_fetchPc_pc_24_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[24]),
    .I0(IBusCachedPlugin_fetchPc_pc_24_4),
    .I1(IBusCachedPlugin_fetchPc_pc_24_5),
    .I2(IBusCachedPlugin_fetchPc_pc_31_24),
    .I3(IBusCachedPlugin_fetchPc_pc_31_22) 
);
defparam IBusCachedPlugin_fetchPc_pc_24_s0.INIT=16'h5333;
  LUT3 IBusCachedPlugin_fetchPc_pc_23_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[23]),
    .I0(IBusCachedPlugin_fetchPc_pc_23_4),
    .I1(IBusCachedPlugin_fetchPc_pc_23_5),
    .I2(IBusCachedPlugin_fetchPc_pc_29_17) 
);
defparam IBusCachedPlugin_fetchPc_pc_23_s0.INIT=8'hCA;
  LUT4 IBusCachedPlugin_fetchPc_pc_22_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[22]),
    .I0(IBusCachedPlugin_fetchPc_pc_22_4),
    .I1(IBusCachedPlugin_fetchPc_pc_22_5),
    .I2(IBusCachedPlugin_fetchPc_pc_22_6),
    .I3(IBusCachedPlugin_fetchPc_pc_29_17) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s0.INIT=16'h0FBB;
  LUT4 IBusCachedPlugin_fetchPc_pc_21_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[21]),
    .I0(IBusCachedPlugin_fetchPc_pc_21_4),
    .I1(IBusCachedPlugin_fetchPc_pc_21_5),
    .I2(IBusCachedPlugin_fetchPc_pc_21_6),
    .I3(IBusCachedPlugin_fetchPc_pc_29_17) 
);
defparam IBusCachedPlugin_fetchPc_pc_21_s0.INIT=16'h0FBB;
  LUT4 IBusCachedPlugin_fetchPc_pc_20_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[20]),
    .I0(IBusCachedPlugin_fetchPc_pc_20_4),
    .I1(IBusCachedPlugin_fetchPc_pc_20_5),
    .I2(IBusCachedPlugin_fetchPc_pc_20_6),
    .I3(IBusCachedPlugin_fetchPc_pc_29_17) 
);
defparam IBusCachedPlugin_fetchPc_pc_20_s0.INIT=16'h0FBB;
  LUT4 IBusCachedPlugin_fetchPc_pc_19_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[19]),
    .I0(IBusCachedPlugin_fetchPc_pc_19_4),
    .I1(IBusCachedPlugin_fetchPc_pc_19_5),
    .I2(IBusCachedPlugin_fetchPc_pc_19_6),
    .I3(IBusCachedPlugin_fetchPc_pc_29_17) 
);
defparam IBusCachedPlugin_fetchPc_pc_19_s0.INIT=16'h0FBB;
  LUT4 IBusCachedPlugin_fetchPc_pc_18_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[18]),
    .I0(IBusCachedPlugin_fetchPc_pc_18_4),
    .I1(IBusCachedPlugin_fetchPc_pc_18_5),
    .I2(IBusCachedPlugin_fetchPc_pc_18_6),
    .I3(IBusCachedPlugin_fetchPc_pc_29_17) 
);
defparam IBusCachedPlugin_fetchPc_pc_18_s0.INIT=16'h0FEE;
  LUT3 IBusCachedPlugin_fetchPc_pc_17_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[17]),
    .I0(IBusCachedPlugin_fetchPc_pc_17_4),
    .I1(IBusCachedPlugin_fetchPc_pc_17_5),
    .I2(IBusCachedPlugin_fetchPc_pc_29_17) 
);
defparam IBusCachedPlugin_fetchPc_pc_17_s0.INIT=8'hCA;
  LUT3 IBusCachedPlugin_fetchPc_pc_16_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[16]),
    .I0(IBusCachedPlugin_fetchPc_pc_16_4),
    .I1(IBusCachedPlugin_fetchPc_pc_16_5),
    .I2(IBusCachedPlugin_fetchPc_pc_29_17) 
);
defparam IBusCachedPlugin_fetchPc_pc_16_s0.INIT=8'h3A;
  LUT4 IBusCachedPlugin_fetchPc_pc_15_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[15]),
    .I0(IBusCachedPlugin_fetchPc_pc_15_4),
    .I1(IBusCachedPlugin_fetchPc_pc_15_5),
    .I2(IBusCachedPlugin_fetchPc_pc_31_24),
    .I3(IBusCachedPlugin_fetchPc_pc_31_22) 
);
defparam IBusCachedPlugin_fetchPc_pc_15_s0.INIT=16'h5333;
  LUT3 IBusCachedPlugin_fetchPc_pc_14_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[14]),
    .I0(IBusCachedPlugin_fetchPc_pc_14_4),
    .I1(IBusCachedPlugin_fetchPc_pc_14_5),
    .I2(IBusCachedPlugin_fetchPc_pc_29_17) 
);
defparam IBusCachedPlugin_fetchPc_pc_14_s0.INIT=8'hCA;
  LUT3 IBusCachedPlugin_fetchPc_pc_13_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[13]),
    .I0(IBusCachedPlugin_fetchPc_pc_13_4),
    .I1(IBusCachedPlugin_fetchPc_pc_13_5),
    .I2(IBusCachedPlugin_fetchPc_pc_29_17) 
);
defparam IBusCachedPlugin_fetchPc_pc_13_s0.INIT=8'hCA;
  LUT4 IBusCachedPlugin_fetchPc_pc_12_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[12]),
    .I0(IBusCachedPlugin_fetchPc_pc_12_4),
    .I1(IBusCachedPlugin_fetchPc_pc_12_5),
    .I2(IBusCachedPlugin_fetchPc_pc_31_24),
    .I3(IBusCachedPlugin_fetchPc_pc_31_22) 
);
defparam IBusCachedPlugin_fetchPc_pc_12_s0.INIT=16'h5333;
  LUT3 IBusCachedPlugin_fetchPc_pc_11_s4 (
    .F(IBusCachedPlugin_fetchPc_pc[11]),
    .I0(IBusCachedPlugin_fetchPc_pc_11_8),
    .I1(IBusCachedPlugin_fetchPc_pc_11_9),
    .I2(IBusCachedPlugin_fetchPc_pc_29_17) 
);
defparam IBusCachedPlugin_fetchPc_pc_11_s4.INIT=8'hCA;
  LUT4 IBusCachedPlugin_fetchPc_pc_10_s4 (
    .F(IBusCachedPlugin_fetchPc_pc[10]),
    .I0(IBusCachedPlugin_fetchPc_pc_10_8),
    .I1(IBusCachedPlugin_fetchPc_pc_10_9),
    .I2(IBusCachedPlugin_fetchPc_pc_10_10),
    .I3(IBusCachedPlugin_fetchPc_pc_29_17) 
);
defparam IBusCachedPlugin_fetchPc_pc_10_s4.INIT=16'h0FBB;
  LUT3 IBusCachedPlugin_fetchPc_pc_9_s4 (
    .F(IBusCachedPlugin_fetchPc_pc[9]),
    .I0(IBusCachedPlugin_fetchPc_pc_9_8),
    .I1(IBusCachedPlugin_fetchPc_pc_9_9),
    .I2(IBusCachedPlugin_fetchPc_pc_29_17) 
);
defparam IBusCachedPlugin_fetchPc_pc_9_s4.INIT=8'h3A;
  LUT4 IBusCachedPlugin_fetchPc_pc_8_s4 (
    .F(IBusCachedPlugin_fetchPc_pc[8]),
    .I0(IBusCachedPlugin_fetchPc_pc_8_8),
    .I1(IBusCachedPlugin_fetchPc_pc_8_9),
    .I2(memory_to_writeBack_PC[8]),
    .I3(IBusCachedPlugin_fetchPc_pc_8_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_8_s4.INIT=16'hF0EE;
  LUT3 IBusCachedPlugin_fetchPc_pc_7_s4 (
    .F(IBusCachedPlugin_fetchPc_pc[7]),
    .I0(IBusCachedPlugin_fetchPc_pc_7_8),
    .I1(IBusCachedPlugin_fetchPc_pc_7_9),
    .I2(IBusCachedPlugin_fetchPc_pc_29_17) 
);
defparam IBusCachedPlugin_fetchPc_pc_7_s4.INIT=8'h3A;
  LUT4 IBusCachedPlugin_fetchPc_pc_6_s4 (
    .F(IBusCachedPlugin_fetchPc_pc[6]),
    .I0(IBusCachedPlugin_fetchPc_pc_6_8),
    .I1(IBusCachedPlugin_fetchPc_pc_6_9),
    .I2(memory_to_writeBack_PC[6]),
    .I3(IBusCachedPlugin_fetchPc_pc_8_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_6_s4.INIT=16'hF0EE;
  LUT4 IBusCachedPlugin_fetchPc_pc_5_s4 (
    .F(IBusCachedPlugin_fetchPc_pc[5]),
    .I0(IBusCachedPlugin_fetchPc_pc_5_8),
    .I1(IBusCachedPlugin_fetchPc_pc_29_17),
    .I2(IBusCachedPlugin_fetchPc_pc_5_9),
    .I3(IBusCachedPlugin_fetchPc_pc_5_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_5_s4.INIT=16'hF4FF;
  LUT4 IBusCachedPlugin_fetchPc_pc_4_s2 (
    .F(IBusCachedPlugin_fetchPc_pc[4]),
    .I0(IBusCachedPlugin_fetchPc_pc_4_6),
    .I1(IBusCachedPlugin_fetchPc_pc_4_7),
    .I2(IBusCachedPlugin_fetchPc_pc_31_24),
    .I3(IBusCachedPlugin_fetchPc_pc_31_22) 
);
defparam IBusCachedPlugin_fetchPc_pc_4_s2.INIT=16'h5333;
  LUT4 IBusCachedPlugin_fetchPc_pc_3_s2 (
    .F(IBusCachedPlugin_fetchPc_pc[3]),
    .I0(IBusCachedPlugin_fetchPc_pc_3_6),
    .I1(IBusCachedPlugin_fetchPc_pc_3_7),
    .I2(IBusCachedPlugin_fetchPc_pc_31_24),
    .I3(IBusCachedPlugin_fetchPc_pc_31_22) 
);
defparam IBusCachedPlugin_fetchPc_pc_3_s2.INIT=16'h5333;
  LUT3 IBusCachedPlugin_fetchPc_pc_2_s2 (
    .F(IBusCachedPlugin_fetchPc_pc[2]),
    .I0(IBusCachedPlugin_fetchPc_pc_2_6),
    .I1(IBusCachedPlugin_fetchPc_pc_2_7),
    .I2(IBusCachedPlugin_fetchPc_pc_29_17) 
);
defparam IBusCachedPlugin_fetchPc_pc_2_s2.INIT=8'hC5;
  LUT2 when_Fetcher_l160_s0 (
    .F(when_Fetcher_l160),
    .I0(IBusCachedPlugin_fetchPc_booted),
    .I1(IBusCachedPlugin_fetchPc_inc_10) 
);
defparam when_Fetcher_l160_s0.INIT=4'h8;
  LUT3 n12955_s0 (
    .F(n12955_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I1(_zz__zz_decode_IS_RS2_SIGNED_9[24]),
    .I2(_zz__zz_decode_IS_RS2_SIGNED_13[0]) 
);
defparam n12955_s0.INIT=8'h2C;
  LUT3 n13040_s0 (
    .F(n13040_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I2(n13040_4) 
);
defparam n13040_s0.INIT=8'hCA;
  LUT3 n13041_s0 (
    .F(n13041_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I2(n13040_4) 
);
defparam n13041_s0.INIT=8'hCA;
  LUT3 n13042_s0 (
    .F(n13042_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I2(n13040_4) 
);
defparam n13042_s0.INIT=8'hCA;
  LUT3 n13043_s0 (
    .F(n13043_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I2(n13040_4) 
);
defparam n13043_s0.INIT=8'hCA;
  LUT3 n13044_s0 (
    .F(n13044_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I2(n13040_4) 
);
defparam n13044_s0.INIT=8'hCA;
  LUT3 n13045_s0 (
    .F(n13045_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I2(n13040_4) 
);
defparam n13045_s0.INIT=8'hAC;
  LUT3 n13046_s0 (
    .F(n13046_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I2(n13040_4) 
);
defparam n13046_s0.INIT=8'hAC;
  LUT3 n13047_s0 (
    .F(n13047_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I2(n13040_4) 
);
defparam n13047_s0.INIT=8'hAC;
  LUT3 n13048_s0 (
    .F(n13048_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I2(n13040_4) 
);
defparam n13048_s0.INIT=8'hAC;
  LUT3 n13049_s0 (
    .F(n13049_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[11]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I2(n13040_4) 
);
defparam n13049_s0.INIT=8'hAC;
  LUT3 n13050_s0 (
    .F(n13050_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I2(n13040_4) 
);
defparam n13050_s0.INIT=8'hAC;
  LUT3 n13051_s0 (
    .F(n13051_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I2(n13040_4) 
);
defparam n13051_s0.INIT=8'hAC;
  LUT2 toplevel_dataCache_1_io_mem_cmd_s2mPipe_valid_s1 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_valid),
    .I0(dataCache_1_io_mem_cmd_valid),
    .I1(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_valid_s1.INIT=4'hB;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_wr_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_wr),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_wr),
    .I1(stageB_request_wr),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_wr_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_31_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[31]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[31]),
    .I1(dataCache_1_io_mem_cmd_payload_address[31]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_31_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_30_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[30]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[30]),
    .I1(dataCache_1_io_mem_cmd_payload_address[30]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_30_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_29_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[29]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[29]),
    .I1(dataCache_1_io_mem_cmd_payload_address[29]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_29_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_28_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[28]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[28]),
    .I1(dataCache_1_io_mem_cmd_payload_address[28]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_28_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_27_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[27]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[27]),
    .I1(dataCache_1_io_mem_cmd_payload_address[27]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_27_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_26_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[26]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[26]),
    .I1(dataCache_1_io_mem_cmd_payload_address[26]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_26_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_25_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[25]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[25]),
    .I1(dataCache_1_io_mem_cmd_payload_address[25]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_25_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_24_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[24]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[24]),
    .I1(dataCache_1_io_mem_cmd_payload_address[24]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_24_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_23_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[23]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[23]),
    .I1(dataCache_1_io_mem_cmd_payload_address[23]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_23_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_22_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[22]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[22]),
    .I1(dataCache_1_io_mem_cmd_payload_address[22]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_22_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_21_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[21]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[21]),
    .I1(dataCache_1_io_mem_cmd_payload_address[21]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_21_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_20_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[20]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[20]),
    .I1(dataCache_1_io_mem_cmd_payload_address[20]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_20_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_19_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[19]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[19]),
    .I1(dataCache_1_io_mem_cmd_payload_address[19]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_19_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_18_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[18]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[18]),
    .I1(dataCache_1_io_mem_cmd_payload_address[18]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_18_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_17_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[17]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[17]),
    .I1(dataCache_1_io_mem_cmd_payload_address[17]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_17_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_16_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[16]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[16]),
    .I1(dataCache_1_io_mem_cmd_payload_address[16]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_16_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_15_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[15]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[15]),
    .I1(dataCache_1_io_mem_cmd_payload_address[15]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_15_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_14_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[14]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[14]),
    .I1(dataCache_1_io_mem_cmd_payload_address[14]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_14_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_13_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[13]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[13]),
    .I1(dataCache_1_io_mem_cmd_payload_address[13]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_13_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_12_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[12]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[12]),
    .I1(dataCache_1_io_mem_cmd_payload_address[12]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_12_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_11_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[11]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[11]),
    .I1(dataCache_1_io_mem_cmd_payload_address[11]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_11_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_10_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[10]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[10]),
    .I1(dataCache_1_io_mem_cmd_payload_address[10]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_10_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_9_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[9]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[9]),
    .I1(dataCache_1_io_mem_cmd_payload_address[9]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_9_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_8_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[8]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[8]),
    .I1(dataCache_1_io_mem_cmd_payload_address[8]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_8_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_7_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[7]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[7]),
    .I1(dataCache_1_io_mem_cmd_payload_address[7]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_7_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_6_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[6]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[6]),
    .I1(dataCache_1_io_mem_cmd_payload_address[6]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_6_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_5_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[5]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[5]),
    .I1(dataCache_1_io_mem_cmd_payload_address[5]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_5_s0.INIT=8'hCA;
  LUT4 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[4]),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6),
    .I1(stageB_mmuRsp_physicalAddress[4]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rData_address[4]),
    .I3(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_s0.INIT=16'h44F0;
  LUT4 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_3_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[3]),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6),
    .I1(stageB_mmuRsp_physicalAddress[3]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rData_address[3]),
    .I3(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_3_s0.INIT=16'h44F0;
  LUT4 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_2_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[2]),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6),
    .I1(stageB_mmuRsp_physicalAddress[2]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rData_address[2]),
    .I3(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_2_s0.INIT=16'h44F0;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_31_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[31]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[31]),
    .I1(dataCache_1_io_mem_cmd_payload_data[31]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_31_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_30_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[30]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[30]),
    .I1(dataCache_1_io_mem_cmd_payload_data[30]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_30_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_29_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[29]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[29]),
    .I1(dataCache_1_io_mem_cmd_payload_data[29]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_29_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_28_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[28]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[28]),
    .I1(dataCache_1_io_mem_cmd_payload_data[28]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_28_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_27_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[27]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[27]),
    .I1(dataCache_1_io_mem_cmd_payload_data[27]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_27_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_26_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[26]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[26]),
    .I1(dataCache_1_io_mem_cmd_payload_data[26]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_26_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_25_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[25]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[25]),
    .I1(dataCache_1_io_mem_cmd_payload_data[25]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_25_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_24_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[24]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[24]),
    .I1(dataCache_1_io_mem_cmd_payload_data[24]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_24_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_23_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[23]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[23]),
    .I1(dataCache_1_io_mem_cmd_payload_data[23]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_23_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_22_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[22]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[22]),
    .I1(dataCache_1_io_mem_cmd_payload_data[22]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_22_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_21_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[21]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[21]),
    .I1(dataCache_1_io_mem_cmd_payload_data[21]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_21_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_20_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[20]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[20]),
    .I1(dataCache_1_io_mem_cmd_payload_data[20]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_20_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_19_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[19]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[19]),
    .I1(dataCache_1_io_mem_cmd_payload_data[19]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_19_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_18_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[18]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[18]),
    .I1(dataCache_1_io_mem_cmd_payload_data[18]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_18_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_17_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[17]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[17]),
    .I1(dataCache_1_io_mem_cmd_payload_data[17]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_17_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_16_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[16]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[16]),
    .I1(dataCache_1_io_mem_cmd_payload_data[16]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_16_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_15_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[15]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[15]),
    .I1(dataCache_1_io_mem_cmd_payload_data[15]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_15_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_14_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[14]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[14]),
    .I1(dataCache_1_io_mem_cmd_payload_data[14]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_14_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_13_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[13]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[13]),
    .I1(dataCache_1_io_mem_cmd_payload_data[13]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_13_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_12_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[12]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[12]),
    .I1(dataCache_1_io_mem_cmd_payload_data[12]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_12_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_11_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[11]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[11]),
    .I1(dataCache_1_io_mem_cmd_payload_data[11]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_11_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_10_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[10]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[10]),
    .I1(dataCache_1_io_mem_cmd_payload_data[10]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_10_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_9_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[9]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[9]),
    .I1(dataCache_1_io_mem_cmd_payload_data[9]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_9_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_8_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[8]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[8]),
    .I1(dataCache_1_io_mem_cmd_payload_data[8]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_8_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_7_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[7]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[7]),
    .I1(dataCache_1_io_mem_cmd_payload_data[7]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_7_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_6_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[6]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[6]),
    .I1(dataCache_1_io_mem_cmd_payload_data[6]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_6_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_5_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[5]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[5]),
    .I1(dataCache_1_io_mem_cmd_payload_data[5]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_5_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_4_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[4]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[4]),
    .I1(dataCache_1_io_mem_cmd_payload_data[4]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_4_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_3_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[3]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[3]),
    .I1(dataCache_1_io_mem_cmd_payload_data[3]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_3_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_2_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[2]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[2]),
    .I1(dataCache_1_io_mem_cmd_payload_data[2]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_2_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_1_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[1]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[1]),
    .I1(dataCache_1_io_mem_cmd_payload_data[1]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_1_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_0_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[0]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[0]),
    .I1(dataCache_1_io_mem_cmd_payload_data[0]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_0_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_3_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[3]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_mask[3]),
    .I1(dataCache_1_io_mem_cmd_payload_mask[3]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_3_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_2_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[2]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_mask[2]),
    .I1(dataCache_1_io_mem_cmd_payload_mask[2]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_2_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_1_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[1]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_mask[1]),
    .I1(dataCache_1_io_mem_cmd_payload_mask[1]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_1_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_0_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[0]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_mask[0]),
    .I1(dataCache_1_io_mem_cmd_payload_mask[0]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_0_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size_2_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size[2]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_size[2]),
    .I1(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size_2_s0.INIT=8'hCA;
  LUT4 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size_1_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size[1]),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6),
    .I1(stageB_request_size[1]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rData_size[1]),
    .I3(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size_1_s0.INIT=16'h44F0;
  LUT4 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size_0_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size[0]),
    .I0(stageB_request_size[0]),
    .I1(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6),
    .I2(toplevel_dataCache_1_io_mem_cmd_rData_size[0]),
    .I3(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size_0_s0.INIT=16'hEEF0;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_23_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[23]),
    .I0(execute_RS2[7]),
    .I1(execute_RS2[23]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_23_s0.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_22_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[22]),
    .I0(execute_RS2[6]),
    .I1(execute_RS2[22]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_22_s0.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_21_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[21]),
    .I0(execute_RS2[5]),
    .I1(execute_RS2[21]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_21_s0.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_20_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[20]),
    .I0(execute_RS2[4]),
    .I1(execute_RS2[20]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_20_s0.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_19_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[19]),
    .I0(execute_RS2[3]),
    .I1(execute_RS2[19]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_19_s0.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_18_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[18]),
    .I0(execute_RS2[2]),
    .I1(execute_RS2[18]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_18_s0.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_17_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[17]),
    .I0(execute_RS2[1]),
    .I1(execute_RS2[17]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_17_s0.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_16_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[16]),
    .I0(execute_RS2[0]),
    .I1(execute_RS2[16]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_16_s0.INIT=8'hCA;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_15_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[15]),
    .I0(execute_RS2[7]),
    .I1(execute_RS2[15]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_15_s0.INIT=16'hCCCA;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_14_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[14]),
    .I0(execute_RS2[6]),
    .I1(execute_RS2[14]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_14_s0.INIT=16'hCCCA;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_13_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[13]),
    .I0(execute_RS2[5]),
    .I1(execute_RS2[13]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_13_s0.INIT=16'hCCCA;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_12_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[12]),
    .I0(execute_RS2[4]),
    .I1(execute_RS2[12]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_12_s0.INIT=16'hCCCA;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_11_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[11]),
    .I0(execute_RS2[3]),
    .I1(execute_RS2[11]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_11_s0.INIT=16'hCCCA;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_10_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[10]),
    .I0(execute_RS2[2]),
    .I1(execute_RS2[10]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_10_s0.INIT=16'hCCCA;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_9_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[9]),
    .I0(execute_RS2[1]),
    .I1(execute_RS2[9]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_9_s0.INIT=16'hCCCA;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_8_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[8]),
    .I0(execute_RS2[0]),
    .I1(execute_RS2[8]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_8_s0.INIT=16'hCCCA;
  LUT4 _zz_decode_IS_RS2_SIGNED_29_s3 (
    .F(_zz_decode_IS_RS2_SIGNED[29]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(_zz__zz_decode_IS_RS2_SIGNED_86),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[14]) 
);
defparam _zz_decode_IS_RS2_SIGNED_29_s3.INIT=16'h1000;
  LUT4 HazardSimplePlugin_writeBackWrites_valid_s0 (
    .F(HazardSimplePlugin_writeBackWrites_valid),
    .I0(DBusCachedPlugin_exceptionBus_valid),
    .I1(writeBack_arbitration_isValid),
    .I2(memory_to_writeBack_REGFILE_WRITE_VALID),
    .I3(HazardSimplePlugin_writeBackWrites_valid_4) 
);
defparam HazardSimplePlugin_writeBackWrites_valid_s0.INIT=16'h4000;
  LUT3 execute_SrcPlugin_addSub_11_s10 (
    .F(execute_SrcPlugin_addSub[11]),
    .I0(_zz_execute_SrcPlugin_addSub[11]),
    .I1(_zz_execute_SRC1[11]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_11_s10.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_10_s10 (
    .F(execute_SrcPlugin_addSub[10]),
    .I0(_zz_execute_SrcPlugin_addSub[10]),
    .I1(_zz_execute_SRC1[10]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_10_s10.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_9_s10 (
    .F(execute_SrcPlugin_addSub[9]),
    .I0(_zz_execute_SrcPlugin_addSub[9]),
    .I1(_zz_execute_SRC1[9]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_9_s10.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_8_s10 (
    .F(execute_SrcPlugin_addSub[8]),
    .I0(_zz_execute_SrcPlugin_addSub[8]),
    .I1(_zz_execute_SRC1[8]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_8_s10.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_7_s10 (
    .F(execute_SrcPlugin_addSub[7]),
    .I0(_zz_execute_SrcPlugin_addSub[7]),
    .I1(_zz_execute_SRC1[7]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_7_s10.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_6_s10 (
    .F(execute_SrcPlugin_addSub[6]),
    .I0(_zz_execute_SrcPlugin_addSub[6]),
    .I1(_zz_execute_SRC1[6]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_6_s10.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_5_s10 (
    .F(execute_SrcPlugin_addSub[5]),
    .I0(_zz_execute_SrcPlugin_addSub[5]),
    .I1(_zz_execute_SRC1[5]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_5_s10.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_4_s8 (
    .F(execute_SrcPlugin_addSub[4]),
    .I0(_zz_execute_SrcPlugin_addSub[4]),
    .I1(_zz_execute_SRC1_4_9),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_4_s8.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_3_s8 (
    .F(execute_SrcPlugin_addSub[3]),
    .I0(_zz_execute_SrcPlugin_addSub[3]),
    .I1(_zz_execute_SRC1_3_9),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_3_s8.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_2_s8 (
    .F(execute_SrcPlugin_addSub[2]),
    .I0(_zz_execute_SrcPlugin_addSub[2]),
    .I1(_zz_execute_SRC1[2]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_2_s8.INIT=8'hCA;
  LUT4 execute_BranchPlugin_branch_src1_31_s0 (
    .F(execute_BranchPlugin_branch_src1[31]),
    .I0(execute_RS1[31]),
    .I1(decode_to_execute_PC[31]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_31_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_30_s0 (
    .F(execute_BranchPlugin_branch_src1[30]),
    .I0(execute_RS1[30]),
    .I1(decode_to_execute_PC[30]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_30_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_29_s0 (
    .F(execute_BranchPlugin_branch_src1[29]),
    .I0(execute_RS1[29]),
    .I1(decode_to_execute_PC[29]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_29_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_28_s0 (
    .F(execute_BranchPlugin_branch_src1[28]),
    .I0(execute_RS1[28]),
    .I1(decode_to_execute_PC[28]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_28_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_27_s0 (
    .F(execute_BranchPlugin_branch_src1[27]),
    .I0(execute_RS1[27]),
    .I1(decode_to_execute_PC[27]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_27_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_26_s0 (
    .F(execute_BranchPlugin_branch_src1[26]),
    .I0(execute_RS1[26]),
    .I1(decode_to_execute_PC[26]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_26_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_25_s0 (
    .F(execute_BranchPlugin_branch_src1[25]),
    .I0(execute_RS1[25]),
    .I1(decode_to_execute_PC[25]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_25_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_24_s0 (
    .F(execute_BranchPlugin_branch_src1[24]),
    .I0(execute_RS1[24]),
    .I1(decode_to_execute_PC[24]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_24_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_23_s0 (
    .F(execute_BranchPlugin_branch_src1[23]),
    .I0(execute_RS1[23]),
    .I1(decode_to_execute_PC[23]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_23_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_22_s0 (
    .F(execute_BranchPlugin_branch_src1[22]),
    .I0(execute_RS1[22]),
    .I1(decode_to_execute_PC[22]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_22_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_21_s0 (
    .F(execute_BranchPlugin_branch_src1[21]),
    .I0(execute_RS1[21]),
    .I1(decode_to_execute_PC[21]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_21_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_20_s0 (
    .F(execute_BranchPlugin_branch_src1[20]),
    .I0(execute_RS1[20]),
    .I1(decode_to_execute_PC[20]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_20_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_19_s0 (
    .F(execute_BranchPlugin_branch_src1[19]),
    .I0(execute_RS1[19]),
    .I1(decode_to_execute_PC[19]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_19_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_18_s0 (
    .F(execute_BranchPlugin_branch_src1[18]),
    .I0(execute_RS1[18]),
    .I1(decode_to_execute_PC[18]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_18_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_17_s0 (
    .F(execute_BranchPlugin_branch_src1[17]),
    .I0(execute_RS1[17]),
    .I1(decode_to_execute_PC[17]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_17_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_16_s0 (
    .F(execute_BranchPlugin_branch_src1[16]),
    .I0(execute_RS1[16]),
    .I1(decode_to_execute_PC[16]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_16_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_15_s0 (
    .F(execute_BranchPlugin_branch_src1[15]),
    .I0(execute_RS1[15]),
    .I1(decode_to_execute_PC[15]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_15_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_14_s0 (
    .F(execute_BranchPlugin_branch_src1[14]),
    .I0(execute_RS1[14]),
    .I1(decode_to_execute_PC[14]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_14_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_13_s0 (
    .F(execute_BranchPlugin_branch_src1[13]),
    .I0(execute_RS1[13]),
    .I1(decode_to_execute_PC[13]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_13_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_12_s0 (
    .F(execute_BranchPlugin_branch_src1[12]),
    .I0(execute_RS1[12]),
    .I1(decode_to_execute_PC[12]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_12_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_11_s0 (
    .F(execute_BranchPlugin_branch_src1[11]),
    .I0(execute_RS1[11]),
    .I1(decode_to_execute_PC[11]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_11_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_10_s0 (
    .F(execute_BranchPlugin_branch_src1[10]),
    .I0(execute_RS1[10]),
    .I1(decode_to_execute_PC[10]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_10_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_9_s0 (
    .F(execute_BranchPlugin_branch_src1[9]),
    .I0(execute_RS1[9]),
    .I1(decode_to_execute_PC[9]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_9_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_8_s0 (
    .F(execute_BranchPlugin_branch_src1[8]),
    .I0(execute_RS1[8]),
    .I1(decode_to_execute_PC[8]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_8_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_7_s0 (
    .F(execute_BranchPlugin_branch_src1[7]),
    .I0(execute_RS1[7]),
    .I1(decode_to_execute_PC[7]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_7_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_6_s0 (
    .F(execute_BranchPlugin_branch_src1[6]),
    .I0(execute_RS1[6]),
    .I1(decode_to_execute_PC[6]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_6_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_5_s0 (
    .F(execute_BranchPlugin_branch_src1[5]),
    .I0(execute_RS1[5]),
    .I1(decode_to_execute_PC[5]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_5_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_4_s0 (
    .F(execute_BranchPlugin_branch_src1[4]),
    .I0(execute_RS1[4]),
    .I1(decode_to_execute_PC[4]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_4_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_3_s0 (
    .F(execute_BranchPlugin_branch_src1[3]),
    .I0(execute_RS1[3]),
    .I1(decode_to_execute_PC[3]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_3_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_2_s0 (
    .F(execute_BranchPlugin_branch_src1[2]),
    .I0(execute_RS1[2]),
    .I1(decode_to_execute_PC[2]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_2_s0.INIT=16'hACCC;
  LUT3 execute_BranchPlugin_branch_src2_19_s0 (
    .F(execute_BranchPlugin_branch_src2[19]),
    .I0(execute_BranchPlugin_branch_src2_19_4),
    .I1(decode_to_execute_INSTRUCTION[19]),
    .I2(execute_BranchPlugin_branch_src2_19_5) 
);
defparam execute_BranchPlugin_branch_src2_19_s0.INIT=8'hF8;
  LUT3 execute_BranchPlugin_branch_src2_18_s0 (
    .F(execute_BranchPlugin_branch_src2[18]),
    .I0(execute_BranchPlugin_branch_src2_19_4),
    .I1(decode_to_execute_INSTRUCTION[18]),
    .I2(execute_BranchPlugin_branch_src2_19_5) 
);
defparam execute_BranchPlugin_branch_src2_18_s0.INIT=8'hF8;
  LUT3 execute_BranchPlugin_branch_src2_17_s0 (
    .F(execute_BranchPlugin_branch_src2[17]),
    .I0(execute_BranchPlugin_branch_src2_19_4),
    .I1(decode_to_execute_INSTRUCTION[17]),
    .I2(execute_BranchPlugin_branch_src2_19_5) 
);
defparam execute_BranchPlugin_branch_src2_17_s0.INIT=8'hF8;
  LUT3 execute_BranchPlugin_branch_src2_16_s0 (
    .F(execute_BranchPlugin_branch_src2[16]),
    .I0(execute_BranchPlugin_branch_src2_19_4),
    .I1(decode_to_execute_INSTRUCTION[16]),
    .I2(execute_BranchPlugin_branch_src2_19_5) 
);
defparam execute_BranchPlugin_branch_src2_16_s0.INIT=8'hF8;
  LUT3 execute_BranchPlugin_branch_src2_15_s0 (
    .F(execute_BranchPlugin_branch_src2[15]),
    .I0(execute_BranchPlugin_branch_src2_19_4),
    .I1(decode_to_execute_INSTRUCTION[15]),
    .I2(execute_BranchPlugin_branch_src2_19_5) 
);
defparam execute_BranchPlugin_branch_src2_15_s0.INIT=8'hF8;
  LUT3 execute_BranchPlugin_branch_src2_14_s0 (
    .F(execute_BranchPlugin_branch_src2[14]),
    .I0(execute_BranchPlugin_branch_src2_19_4),
    .I1(decode_to_execute_INSTRUCTION[14]),
    .I2(execute_BranchPlugin_branch_src2_19_5) 
);
defparam execute_BranchPlugin_branch_src2_14_s0.INIT=8'hF8;
  LUT3 execute_BranchPlugin_branch_src2_13_s0 (
    .F(execute_BranchPlugin_branch_src2[13]),
    .I0(execute_BranchPlugin_branch_src2_19_4),
    .I1(decode_to_execute_INSTRUCTION[13]),
    .I2(execute_BranchPlugin_branch_src2_19_5) 
);
defparam execute_BranchPlugin_branch_src2_13_s0.INIT=8'hF8;
  LUT3 execute_BranchPlugin_branch_src2_12_s0 (
    .F(execute_BranchPlugin_branch_src2[12]),
    .I0(execute_BranchPlugin_branch_src2_19_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(execute_BranchPlugin_branch_src2_19_5) 
);
defparam execute_BranchPlugin_branch_src2_12_s0.INIT=8'hF8;
  LUT4 execute_BranchPlugin_branch_src2_11_s0 (
    .F(execute_BranchPlugin_branch_src2[11]),
    .I0(decode_to_execute_INSTRUCTION[31]),
    .I1(execute_BranchPlugin_branch_src2_11_4),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src2_11_s0.INIT=16'hAC33;
  LUT4 execute_BranchPlugin_branch_src2_4_s0 (
    .F(execute_BranchPlugin_branch_src2[4]),
    .I0(execute_BranchPlugin_branch_src2_4_4),
    .I1(decode_to_execute_INSTRUCTION[11]),
    .I2(decode_to_execute_INSTRUCTION[24]),
    .I3(execute_BranchPlugin_branch_src2_4_5) 
);
defparam execute_BranchPlugin_branch_src2_4_s0.INIT=16'hF888;
  LUT4 execute_BranchPlugin_branch_src2_3_s0 (
    .F(execute_BranchPlugin_branch_src2[3]),
    .I0(execute_BranchPlugin_branch_src2_4_4),
    .I1(decode_to_execute_INSTRUCTION[10]),
    .I2(decode_to_execute_INSTRUCTION[23]),
    .I3(execute_BranchPlugin_branch_src2_4_5) 
);
defparam execute_BranchPlugin_branch_src2_3_s0.INIT=16'hF888;
  LUT4 execute_BranchPlugin_branch_src2_2_s0 (
    .F(execute_BranchPlugin_branch_src2[2]),
    .I0(execute_BranchPlugin_branch_src2_2_4),
    .I1(decode_to_execute_INSTRUCTION[22]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src2_2_s0.INIT=16'hDCF5;
  LUT4 execute_BranchPlugin_branch_src2_1_s0 (
    .F(execute_BranchPlugin_branch_src2[1]),
    .I0(execute_BranchPlugin_branch_src2_4_4),
    .I1(decode_to_execute_INSTRUCTION[8]),
    .I2(decode_to_execute_INSTRUCTION[21]),
    .I3(execute_BranchPlugin_branch_src2_4_5) 
);
defparam execute_BranchPlugin_branch_src2_1_s0.INIT=16'hF888;
  LUT3 CsrPlugin_trapCause_3_s0 (
    .F(CsrPlugin_trapCause[3]),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]),
    .I1(CsrPlugin_interrupt_code[3]),
    .I2(CsrPlugin_hadException) 
);
defparam CsrPlugin_trapCause_3_s0.INIT=8'hAC;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_31_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
    .I0(_zz_decode_RS2_31_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[31]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_31_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_30_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[30]),
    .I0(_zz_decode_RS2_30_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[30]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_30_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_29_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[29]),
    .I0(_zz_decode_RS2_29_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[29]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_29_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_28_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[28]),
    .I0(_zz_decode_RS2_28_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[28]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_28_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_27_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[27]),
    .I0(_zz_decode_RS2_27_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[27]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_27_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_26_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[26]),
    .I0(_zz_decode_RS2_26_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[26]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_26_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_25_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[25]),
    .I0(_zz_decode_RS2_25_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[25]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_25_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_24_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[24]),
    .I0(_zz_decode_RS2_24_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[24]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_24_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_23_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[23]),
    .I0(_zz_decode_RS2_23_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[23]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_23_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_22_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[22]),
    .I0(_zz_decode_RS2_22_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[22]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_22_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_21_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[21]),
    .I0(_zz_decode_RS2_21_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[21]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_21_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_20_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[20]),
    .I0(_zz_decode_RS2_20_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[20]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_20_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_19_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[19]),
    .I0(_zz_decode_RS2_19_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[19]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_19_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_18_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[18]),
    .I0(_zz_decode_RS2_18_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[18]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_18_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_17_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[17]),
    .I0(_zz_decode_RS2_17_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[17]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_17_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_16_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[16]),
    .I0(_zz_decode_RS2_16_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[16]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_16_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_15_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[15]),
    .I0(_zz_decode_RS2_15_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[15]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_15_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_14_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[14]),
    .I0(_zz_decode_RS2_14_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[14]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_14_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_13_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[13]),
    .I0(_zz_decode_RS2_13_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[13]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_13_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_12_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .I0(_zz_decode_RS2_12_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[12]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_12_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_11_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .I0(_zz_decode_RS2_11_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[11]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_11_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_10_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[10]),
    .I0(_zz_decode_RS2_10_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[10]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_10_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_9_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
    .I0(_zz_decode_RS2_9_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[9]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_9_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_8_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
    .I0(_zz_decode_RS2_8_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[8]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_8_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_7_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .I0(_zz_decode_RS2_7_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[7]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_7_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_6_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[6]),
    .I0(_zz_decode_RS2_6_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[6]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_6_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_5_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .I0(_zz_decode_RS2_5_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[5]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_5_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_4_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[4]),
    .I0(_zz_decode_RS2_4_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_4_9) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_4_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_3_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .I0(_zz_decode_RS2_3_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_3_9) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_3_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_2_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
    .I0(_zz_decode_RS2_2_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[2]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_2_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_1_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
    .I0(_zz_decode_RS2_1_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_1_9) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_1_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_0_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[0]),
    .I0(_zz_decode_RS2_0_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_0_10) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_0_s0.INIT=16'h3F50;
  LUT3 execute_MulPlugin_aHigh_16_s0 (
    .F(execute_MulPlugin_aHigh[16]),
    .I0(decode_to_execute_INSTRUCTION[12]),
    .I1(decode_to_execute_INSTRUCTION[13]),
    .I2(execute_RS1[31]) 
);
defparam execute_MulPlugin_aHigh_16_s0.INIT=8'h60;
  LUT3 execute_MulPlugin_bHigh_16_s1 (
    .F(execute_MulPlugin_bHigh[16]),
    .I0(decode_to_execute_INSTRUCTION[13]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(execute_RS2[31]) 
);
defparam execute_MulPlugin_bHigh_16_s1.INIT=8'h40;
  LUT4 n24913_s0 (
    .F(n24913_3),
    .I0(memory_to_writeBack_INSTRUCTION_29_6),
    .I1(n24913_4),
    .I2(n24749_4),
    .I3(n18009_7) 
);
defparam n24913_s0.INIT=16'hCAFF;
  LUT3 when_MulDivIterativePlugin_l126_s1 (
    .F(when_MulDivIterativePlugin_l126),
    .I0(memory_DivPlugin_div_counter_value[0]),
    .I1(memory_DivPlugin_div_counter_value[1]),
    .I2(when_MulDivIterativePlugin_l126_5) 
);
defparam when_MulDivIterativePlugin_l126_s1.INIT=8'h10;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_31_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[31]),
    .I0(memory_DivPlugin_accumulator[30]),
    .I1(memory_DivPlugin_div_stage_0_remainderMinusDenominator[31]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_31_s0.INIT=8'hAC;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_30_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[30]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[30]),
    .I1(memory_DivPlugin_accumulator[29]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_30_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_29_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[29]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[29]),
    .I1(memory_DivPlugin_accumulator[28]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_29_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_28_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[28]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[28]),
    .I1(memory_DivPlugin_accumulator[27]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_28_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_27_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[27]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[27]),
    .I1(memory_DivPlugin_accumulator[26]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_27_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_26_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[26]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[26]),
    .I1(memory_DivPlugin_accumulator[25]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_26_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_25_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[25]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[25]),
    .I1(memory_DivPlugin_accumulator[24]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_25_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_24_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[24]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[24]),
    .I1(memory_DivPlugin_accumulator[23]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_24_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_23_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[23]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[23]),
    .I1(memory_DivPlugin_accumulator[22]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_23_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_22_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[22]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[22]),
    .I1(memory_DivPlugin_accumulator[21]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_22_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_21_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[21]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[21]),
    .I1(memory_DivPlugin_accumulator[20]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_21_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_20_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[20]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[20]),
    .I1(memory_DivPlugin_accumulator[19]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_20_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_19_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[19]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[19]),
    .I1(memory_DivPlugin_accumulator[18]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_19_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_18_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[18]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[18]),
    .I1(memory_DivPlugin_accumulator[17]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_18_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_17_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[17]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[17]),
    .I1(memory_DivPlugin_accumulator[16]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_17_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_16_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[16]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[16]),
    .I1(memory_DivPlugin_accumulator[15]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_16_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_15_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[15]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[15]),
    .I1(memory_DivPlugin_accumulator[14]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_15_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_14_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[14]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[14]),
    .I1(memory_DivPlugin_accumulator[13]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_14_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_13_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[13]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[13]),
    .I1(memory_DivPlugin_accumulator[12]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_13_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_12_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[12]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[12]),
    .I1(memory_DivPlugin_accumulator[11]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_12_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_11_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[11]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[11]),
    .I1(memory_DivPlugin_accumulator[10]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_11_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_10_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[10]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[10]),
    .I1(memory_DivPlugin_accumulator[9]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_10_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_9_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[9]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[9]),
    .I1(memory_DivPlugin_accumulator[8]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_9_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_8_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[8]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[8]),
    .I1(memory_DivPlugin_accumulator[7]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_8_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_7_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[7]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[7]),
    .I1(memory_DivPlugin_accumulator[6]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_7_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_6_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[6]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[6]),
    .I1(memory_DivPlugin_accumulator[5]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_6_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_5_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[5]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[5]),
    .I1(memory_DivPlugin_accumulator[4]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_5_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_4_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[4]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[4]),
    .I1(memory_DivPlugin_accumulator[3]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_4_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_3_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[3]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[3]),
    .I1(memory_DivPlugin_accumulator[2]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_3_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_2_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[2]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[2]),
    .I1(memory_DivPlugin_accumulator[1]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_2_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_1_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[1]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[1]),
    .I1(memory_DivPlugin_accumulator[0]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_1_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_0_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[0]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[0]),
    .I1(memory_DivPlugin_rs1[31]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_0_s0.INIT=8'hCA;
  LUT2 _zz_externalInterrupt_0_s0 (
    .F(_zz_externalInterrupt[0]),
    .I0(_zz_CsrPlugin_csrMapping_readDataInit[0]),
    .I1(externalInterruptArray_regNext[0]) 
);
defparam _zz_externalInterrupt_0_s0.INIT=4'h8;
  LUT2 _zz_externalInterrupt_1_s0 (
    .F(_zz_externalInterrupt[1]),
    .I0(_zz_CsrPlugin_csrMapping_readDataInit[1]),
    .I1(externalInterruptArray_regNext[1]) 
);
defparam _zz_externalInterrupt_1_s0.INIT=4'h8;
  LUT4 iBus_cmd_ready_s0 (
    .F(iBus_cmd_ready),
    .I0(builder_grant),
    .I1(lineLoader_cmdSent),
    .I2(iBus_cmd_ready_4),
    .I3(lineLoader_valid) 
);
defparam iBus_cmd_ready_s0.INIT=16'h0100;
  LUT3 _zz_dBus_cmd_ready_s0 (
    .F(_zz_dBus_cmd_ready),
    .I0(iBus_cmd_ready_4),
    .I1(main_basesoc_dbus_stb),
    .I2(builder_grant) 
);
defparam _zz_dBus_cmd_ready_s0.INIT=8'h40;
  LUT4 n17810_s0 (
    .F(n17810_3),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionValids_decode),
    .I1(decode_INSTRUCTION_ANTICIPATED_24_6),
    .I2(decode_to_execute_PC_31_6),
    .I3(n17810_4) 
);
defparam n17810_s0.INIT=16'h8F88;
  LUT4 n17813_s0 (
    .F(n17813_3),
    .I0(n17810_4),
    .I1(decode_to_execute_PC_31_6),
    .I2(n19216_6),
    .I3(n17813_4) 
);
defparam n17813_s0.INIT=16'h8F88;
  LUT2 n17815_s1 (
    .F(n17815_4),
    .I0(n19216_6),
    .I1(n17813_4) 
);
defparam n17815_s1.INIT=4'h8;
  LUT4 n24444_s0 (
    .F(n24444_3),
    .I0(CsrPlugin_mip_MEIP),
    .I1(CsrPlugin_mie_MEIE),
    .I2(CsrPlugin_mip_MSIP),
    .I3(CsrPlugin_mie_MSIE) 
);
defparam n24444_s0.INIT=16'hF888;
  LUT4 n17857_s2 (
    .F(n17857_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .I1(n17857_6),
    .I2(n17845_6),
    .I3(CsrPlugin_mstatus_MPIE) 
);
defparam n17857_s2.INIT=16'h8F88;
  LUT4 n17858_s1 (
    .F(n17858_4),
    .I0(CsrPlugin_mstatus_MIE),
    .I1(n17845_6),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .I3(n17857_6) 
);
defparam n17858_s1.INIT=16'hF0BB;
  LUT4 n24471_s0 (
    .F(n24471_3),
    .I0(decode_to_execute_CSR_WRITE_OPCODE),
    .I1(execute_CsrPlugin_csr_772),
    .I2(_zz_decode_RS2_31_6),
    .I3(decode_to_execute_PC_31_6) 
);
defparam n24471_s0.INIT=16'h8000;
  LUT4 n24474_s0 (
    .F(n24474_3),
    .I0(decode_to_execute_CSR_WRITE_OPCODE),
    .I1(execute_CsrPlugin_csr_3008),
    .I2(_zz_decode_RS2_31_6),
    .I3(decode_to_execute_PC_31_6) 
);
defparam n24474_s0.INIT=16'h8000;
  LUT4 n24511_s0 (
    .F(n24511_3),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionValids_decode),
    .I1(IBusCachedPlugin_fetchPc_output_fire_5),
    .I2(IBusCachedPlugin_fetchPc_output_fire_4),
    .I3(n18009_7) 
);
defparam n24511_s0.INIT=16'hB0FF;
  LUT2 n24516_s0 (
    .F(n24516_3),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready),
    .I1(n18009_7) 
);
defparam n24516_s0.INIT=4'hB;
  LUT4 n24517_s0 (
    .F(n24517_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .I2(n17857_6),
    .I3(n18009_7) 
);
defparam n24517_s0.INIT=16'h80FF;
  LUT2 n24521_s0 (
    .F(n24521_3),
    .I0(n18009_7),
    .I1(memory_to_writeBack_INSTRUCTION_29_6) 
);
defparam n24521_s0.INIT=4'h7;
  LUT4 n24524_s0 (
    .F(n24524_3),
    .I0(n24524_4),
    .I1(CsrPlugin_interrupt_valid),
    .I2(n24524_5),
    .I3(n24524_42) 
);
defparam n24524_s0.INIT=16'hBFFF;
  LUT3 n18879_s8 (
    .F(n18807_4),
    .I0(decode_to_execute_INSTRUCTION[31]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I2(n18807_5) 
);
defparam n18879_s8.INIT=8'hAC;
  LUT3 n18880_s7 (
    .F(n18808_4),
    .I0(decode_to_execute_INSTRUCTION[30]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I2(n18807_5) 
);
defparam n18880_s7.INIT=8'hAC;
  LUT3 n18881_s7 (
    .F(n18809_4),
    .I0(decode_to_execute_INSTRUCTION[29]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .I2(n18807_5) 
);
defparam n18881_s7.INIT=8'hAC;
  LUT3 n18882_s7 (
    .F(n18810_4),
    .I0(decode_to_execute_INSTRUCTION[28]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .I2(n18807_5) 
);
defparam n18882_s7.INIT=8'hAC;
  LUT3 n18883_s7 (
    .F(n18811_4),
    .I0(decode_to_execute_INSTRUCTION[27]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .I2(n18807_5) 
);
defparam n18883_s7.INIT=8'hAC;
  LUT3 n18884_s7 (
    .F(n18812_4),
    .I0(decode_to_execute_INSTRUCTION[26]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I2(n18807_5) 
);
defparam n18884_s7.INIT=8'hAC;
  LUT3 n18885_s7 (
    .F(n18813_4),
    .I0(decode_to_execute_INSTRUCTION[25]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I2(n18807_5) 
);
defparam n18885_s7.INIT=8'hAC;
  LUT3 n18886_s7 (
    .F(n18814_4),
    .I0(decode_to_execute_INSTRUCTION[24]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I2(n18807_5) 
);
defparam n18886_s7.INIT=8'hAC;
  LUT3 n18887_s7 (
    .F(n18815_4),
    .I0(decode_to_execute_INSTRUCTION[23]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I2(n18807_5) 
);
defparam n18887_s7.INIT=8'hAC;
  LUT3 n18888_s7 (
    .F(n18816_4),
    .I0(decode_to_execute_INSTRUCTION[22]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I2(n18807_5) 
);
defparam n18888_s7.INIT=8'hAC;
  LUT3 n18889_s7 (
    .F(n18817_4),
    .I0(decode_to_execute_INSTRUCTION[21]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I2(n18807_5) 
);
defparam n18889_s7.INIT=8'hAC;
  LUT3 n18890_s7 (
    .F(n18818_4),
    .I0(decode_to_execute_INSTRUCTION[20]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I2(n18807_5) 
);
defparam n18890_s7.INIT=8'hAC;
  LUT3 n18891_s7 (
    .F(n18819_4),
    .I0(decode_to_execute_INSTRUCTION[19]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .I2(n18807_5) 
);
defparam n18891_s7.INIT=8'hAC;
  LUT3 n18892_s7 (
    .F(n18820_4),
    .I0(decode_to_execute_INSTRUCTION[18]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .I2(n18807_5) 
);
defparam n18892_s7.INIT=8'hAC;
  LUT3 n18893_s7 (
    .F(n18821_4),
    .I0(decode_to_execute_INSTRUCTION[17]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I2(n18807_5) 
);
defparam n18893_s7.INIT=8'hAC;
  LUT3 n18894_s7 (
    .F(n18822_4),
    .I0(decode_to_execute_INSTRUCTION[16]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I2(n18807_5) 
);
defparam n18894_s7.INIT=8'hAC;
  LUT3 n18895_s7 (
    .F(n18823_4),
    .I0(decode_to_execute_INSTRUCTION[15]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I2(n18807_5) 
);
defparam n18895_s7.INIT=8'hAC;
  LUT3 n18896_s7 (
    .F(n18824_4),
    .I0(decode_to_execute_INSTRUCTION[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I2(n18807_5) 
);
defparam n18896_s7.INIT=8'hAC;
  LUT3 n18897_s7 (
    .F(n18825_4),
    .I0(decode_to_execute_INSTRUCTION[13]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I2(n18807_5) 
);
defparam n18897_s7.INIT=8'hAC;
  LUT3 n18898_s7 (
    .F(n18826_4),
    .I0(decode_to_execute_INSTRUCTION[12]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I2(n18807_5) 
);
defparam n18898_s7.INIT=8'hAC;
  LUT3 n18899_s7 (
    .F(n18827_4),
    .I0(decode_to_execute_INSTRUCTION[11]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[11]),
    .I2(n18807_5) 
);
defparam n18899_s7.INIT=8'hAC;
  LUT3 n18900_s7 (
    .F(n18828_4),
    .I0(decode_to_execute_INSTRUCTION[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[10]),
    .I2(n18807_5) 
);
defparam n18900_s7.INIT=8'hAC;
  LUT3 n18901_s7 (
    .F(n18829_4),
    .I0(decode_to_execute_INSTRUCTION[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[9]),
    .I2(n18807_5) 
);
defparam n18901_s7.INIT=8'hAC;
  LUT3 n18902_s7 (
    .F(n18830_4),
    .I0(decode_to_execute_INSTRUCTION[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[8]),
    .I2(n18807_5) 
);
defparam n18902_s7.INIT=8'hAC;
  LUT3 n18903_s7 (
    .F(n18831_4),
    .I0(decode_to_execute_INSTRUCTION[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[7]),
    .I2(n18807_5) 
);
defparam n18903_s7.INIT=8'hAC;
  LUT3 n18904_s7 (
    .F(n18832_4),
    .I0(decode_to_execute_INSTRUCTION[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I2(n18807_5) 
);
defparam n18904_s7.INIT=8'hAC;
  LUT3 n18905_s7 (
    .F(n18833_4),
    .I0(decode_to_execute_INSTRUCTION[5]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I2(n18807_5) 
);
defparam n18905_s7.INIT=8'hAC;
  LUT3 n18906_s7 (
    .F(n18834_4),
    .I0(decode_to_execute_INSTRUCTION[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I2(n18807_5) 
);
defparam n18906_s7.INIT=8'hAC;
  LUT3 n18907_s7 (
    .F(n18835_4),
    .I0(decode_to_execute_INSTRUCTION[3]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I2(n18807_5) 
);
defparam n18907_s7.INIT=8'hAC;
  LUT3 n18908_s7 (
    .F(n18836_4),
    .I0(decode_to_execute_INSTRUCTION[2]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I2(n18807_5) 
);
defparam n18908_s7.INIT=8'hAC;
  LUT3 n18909_s8 (
    .F(n18837_4),
    .I0(decode_to_execute_INSTRUCTION[1]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[1]),
    .I2(n18807_5) 
);
defparam n18909_s8.INIT=8'hAC;
  LUT3 n18877_s2 (
    .F(n18877_5),
    .I0(n18877_8),
    .I1(stageB_request_wr),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18877_s2.INIT=8'hC5;
  LUT4 n18910_s1 (
    .F(n18910_4),
    .I0(n18877_8),
    .I1(n18910_5),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18910_s1.INIT=16'hF011;
  LUT3 n19151_s0 (
    .F(n19151_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
    .I1(memory_to_writeBack_PC[31]),
    .I2(n19151_4) 
);
defparam n19151_s0.INIT=8'hAC;
  LUT3 n19152_s0 (
    .F(n19152_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[30]),
    .I1(memory_to_writeBack_PC[30]),
    .I2(n19151_4) 
);
defparam n19152_s0.INIT=8'hAC;
  LUT3 n19153_s0 (
    .F(n19153_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[29]),
    .I1(memory_to_writeBack_PC[29]),
    .I2(n19151_4) 
);
defparam n19153_s0.INIT=8'hAC;
  LUT3 n19154_s0 (
    .F(n19154_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[28]),
    .I1(memory_to_writeBack_PC[28]),
    .I2(n19151_4) 
);
defparam n19154_s0.INIT=8'hAC;
  LUT3 n19155_s0 (
    .F(n19155_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[27]),
    .I1(memory_to_writeBack_PC[27]),
    .I2(n19151_4) 
);
defparam n19155_s0.INIT=8'hAC;
  LUT3 n19156_s0 (
    .F(n19156_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[26]),
    .I1(memory_to_writeBack_PC[26]),
    .I2(n19151_4) 
);
defparam n19156_s0.INIT=8'hAC;
  LUT3 n19157_s0 (
    .F(n19157_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[25]),
    .I1(memory_to_writeBack_PC[25]),
    .I2(n19151_4) 
);
defparam n19157_s0.INIT=8'hAC;
  LUT3 n19158_s0 (
    .F(n19158_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[24]),
    .I1(memory_to_writeBack_PC[24]),
    .I2(n19151_4) 
);
defparam n19158_s0.INIT=8'hAC;
  LUT3 n19159_s0 (
    .F(n19159_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[23]),
    .I1(memory_to_writeBack_PC[23]),
    .I2(n19151_4) 
);
defparam n19159_s0.INIT=8'hAC;
  LUT3 n19160_s0 (
    .F(n19160_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[22]),
    .I1(memory_to_writeBack_PC[22]),
    .I2(n19151_4) 
);
defparam n19160_s0.INIT=8'hAC;
  LUT3 n19161_s0 (
    .F(n19161_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[21]),
    .I1(memory_to_writeBack_PC[21]),
    .I2(n19151_4) 
);
defparam n19161_s0.INIT=8'hAC;
  LUT3 n19162_s0 (
    .F(n19162_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[20]),
    .I1(memory_to_writeBack_PC[20]),
    .I2(n19151_4) 
);
defparam n19162_s0.INIT=8'hAC;
  LUT3 n19163_s0 (
    .F(n19163_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[19]),
    .I1(memory_to_writeBack_PC[19]),
    .I2(n19151_4) 
);
defparam n19163_s0.INIT=8'hAC;
  LUT3 n19164_s0 (
    .F(n19164_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[18]),
    .I1(memory_to_writeBack_PC[18]),
    .I2(n19151_4) 
);
defparam n19164_s0.INIT=8'hAC;
  LUT3 n19165_s0 (
    .F(n19165_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[17]),
    .I1(memory_to_writeBack_PC[17]),
    .I2(n19151_4) 
);
defparam n19165_s0.INIT=8'hAC;
  LUT3 n19166_s0 (
    .F(n19166_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[16]),
    .I1(memory_to_writeBack_PC[16]),
    .I2(n19151_4) 
);
defparam n19166_s0.INIT=8'hAC;
  LUT3 n19167_s0 (
    .F(n19167_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[15]),
    .I1(memory_to_writeBack_PC[15]),
    .I2(n19151_4) 
);
defparam n19167_s0.INIT=8'hAC;
  LUT3 n19168_s0 (
    .F(n19168_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[14]),
    .I1(memory_to_writeBack_PC[14]),
    .I2(n19151_4) 
);
defparam n19168_s0.INIT=8'hAC;
  LUT3 n19169_s0 (
    .F(n19169_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[13]),
    .I1(memory_to_writeBack_PC[13]),
    .I2(n19151_4) 
);
defparam n19169_s0.INIT=8'hAC;
  LUT3 n19170_s0 (
    .F(n19170_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .I1(memory_to_writeBack_PC[12]),
    .I2(n19151_4) 
);
defparam n19170_s0.INIT=8'hAC;
  LUT3 n19171_s0 (
    .F(n19171_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .I1(memory_to_writeBack_PC[11]),
    .I2(n19151_4) 
);
defparam n19171_s0.INIT=8'hAC;
  LUT3 n19172_s0 (
    .F(n19172_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[10]),
    .I1(memory_to_writeBack_PC[10]),
    .I2(n19151_4) 
);
defparam n19172_s0.INIT=8'hAC;
  LUT3 n19173_s0 (
    .F(n19173_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
    .I1(memory_to_writeBack_PC[9]),
    .I2(n19151_4) 
);
defparam n19173_s0.INIT=8'hAC;
  LUT3 n19174_s0 (
    .F(n19174_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
    .I1(memory_to_writeBack_PC[8]),
    .I2(n19151_4) 
);
defparam n19174_s0.INIT=8'hAC;
  LUT3 n19175_s0 (
    .F(n19175_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .I1(memory_to_writeBack_PC[7]),
    .I2(n19151_4) 
);
defparam n19175_s0.INIT=8'hAC;
  LUT3 n19176_s0 (
    .F(n19176_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[6]),
    .I1(memory_to_writeBack_PC[6]),
    .I2(n19151_4) 
);
defparam n19176_s0.INIT=8'hAC;
  LUT3 n19177_s0 (
    .F(n19177_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .I1(memory_to_writeBack_PC[5]),
    .I2(n19151_4) 
);
defparam n19177_s0.INIT=8'hAC;
  LUT3 n19178_s0 (
    .F(n19178_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[4]),
    .I1(memory_to_writeBack_PC[4]),
    .I2(n19151_4) 
);
defparam n19178_s0.INIT=8'hAC;
  LUT3 n19179_s0 (
    .F(n19179_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .I1(memory_to_writeBack_PC[3]),
    .I2(n19151_4) 
);
defparam n19179_s0.INIT=8'hAC;
  LUT3 n19180_s0 (
    .F(n19180_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
    .I1(memory_to_writeBack_PC[2]),
    .I2(n19151_4) 
);
defparam n19180_s0.INIT=8'hAC;
  LUT4 n19345_s0 (
    .F(n19345_3),
    .I0(n19345_7),
    .I1(execute_RS1[31]),
    .I2(memory_DivPlugin_rs1[30]),
    .I3(n19216_6) 
);
defparam n19345_s0.INIT=16'h44F0;
  LUT3 n19346_s0 (
    .F(n19346_3),
    .I0(memory_DivPlugin_rs1[29]),
    .I1(n19346_6),
    .I2(n19216_6) 
);
defparam n19346_s0.INIT=8'h3A;
  LUT3 n19347_s0 (
    .F(n19347_3),
    .I0(memory_DivPlugin_rs1[28]),
    .I1(n19347_4),
    .I2(n19216_6) 
);
defparam n19347_s0.INIT=8'h3A;
  LUT4 n19348_s0 (
    .F(n19348_3),
    .I0(memory_DivPlugin_rs1[27]),
    .I1(execute_RS1[28]),
    .I2(n19348_4),
    .I3(n19216_6) 
);
defparam n19348_s0.INIT=16'h3CAA;
  LUT4 n19349_s0 (
    .F(n19349_3),
    .I0(memory_DivPlugin_rs1[26]),
    .I1(execute_RS1[27]),
    .I2(n19349_4),
    .I3(n19216_6) 
);
defparam n19349_s0.INIT=16'h3CAA;
  LUT4 n19350_s0 (
    .F(n19350_3),
    .I0(memory_DivPlugin_rs1[25]),
    .I1(n19350_6),
    .I2(execute_RS1[26]),
    .I3(n19216_6) 
);
defparam n19350_s0.INIT=16'h3CAA;
  LUT4 n19351_s0 (
    .F(n19351_3),
    .I0(memory_DivPlugin_rs1[24]),
    .I1(n19351_4),
    .I2(execute_RS1[25]),
    .I3(n19216_6) 
);
defparam n19351_s0.INIT=16'h3CAA;
  LUT4 n19352_s0 (
    .F(n19352_3),
    .I0(memory_DivPlugin_rs1[23]),
    .I1(n19352_6),
    .I2(execute_RS1[24]),
    .I3(n19216_6) 
);
defparam n19352_s0.INIT=16'h3CAA;
  LUT3 n19353_s0 (
    .F(n19353_3),
    .I0(memory_DivPlugin_rs1[22]),
    .I1(n19353_6),
    .I2(n19216_6) 
);
defparam n19353_s0.INIT=8'h3A;
  LUT4 n19354_s0 (
    .F(n19354_3),
    .I0(memory_DivPlugin_rs1[21]),
    .I1(n19354_4),
    .I2(execute_RS1[22]),
    .I3(n19216_6) 
);
defparam n19354_s0.INIT=16'h3CAA;
  LUT4 n19355_s0 (
    .F(n19355_3),
    .I0(memory_DivPlugin_rs1[20]),
    .I1(execute_RS1[21]),
    .I2(n19355_6),
    .I3(n19216_6) 
);
defparam n19355_s0.INIT=16'h3CAA;
  LUT4 n19356_s0 (
    .F(n19356_3),
    .I0(memory_DivPlugin_rs1[19]),
    .I1(n19356_6),
    .I2(execute_RS1[20]),
    .I3(n19216_6) 
);
defparam n19356_s0.INIT=16'h3CAA;
  LUT4 n19357_s0 (
    .F(n19357_3),
    .I0(memory_DivPlugin_rs1[18]),
    .I1(n19357_4),
    .I2(execute_RS1[19]),
    .I3(n19216_6) 
);
defparam n19357_s0.INIT=16'h3CAA;
  LUT4 n19358_s0 (
    .F(n19358_3),
    .I0(memory_DivPlugin_rs1[17]),
    .I1(execute_RS1[18]),
    .I2(n19358_4),
    .I3(n19216_6) 
);
defparam n19358_s0.INIT=16'h3CAA;
  LUT3 n19359_s0 (
    .F(n19359_3),
    .I0(memory_DivPlugin_rs1[16]),
    .I1(n19359_4),
    .I2(n19216_6) 
);
defparam n19359_s0.INIT=8'h3A;
  LUT4 n19360_s0 (
    .F(n19360_3),
    .I0(memory_DivPlugin_rs1[15]),
    .I1(execute_RS1[16]),
    .I2(n19360_4),
    .I3(n19216_6) 
);
defparam n19360_s0.INIT=16'hC3AA;
  LUT4 n19361_s0 (
    .F(n19361_3),
    .I0(memory_DivPlugin_rs1[14]),
    .I1(execute_RS1[15]),
    .I2(n19361_9),
    .I3(n19216_6) 
);
defparam n19361_s0.INIT=16'h3CAA;
  LUT3 n19362_s0 (
    .F(n19362_3),
    .I0(memory_DivPlugin_rs1[13]),
    .I1(n19362_6),
    .I2(n19216_6) 
);
defparam n19362_s0.INIT=8'h3A;
  LUT4 n19363_s0 (
    .F(n19363_3),
    .I0(memory_DivPlugin_rs1[12]),
    .I1(execute_RS1[13]),
    .I2(n19363_4),
    .I3(n19216_6) 
);
defparam n19363_s0.INIT=16'h3CAA;
  LUT3 n19364_s0 (
    .F(n19364_3),
    .I0(memory_DivPlugin_rs1[11]),
    .I1(n19364_4),
    .I2(n19216_6) 
);
defparam n19364_s0.INIT=8'h3A;
  LUT4 n19365_s0 (
    .F(n19365_3),
    .I0(memory_DivPlugin_rs1[10]),
    .I1(n19365_4),
    .I2(execute_RS1[11]),
    .I3(n19216_6) 
);
defparam n19365_s0.INIT=16'h3CAA;
  LUT4 n19366_s0 (
    .F(n19366_3),
    .I0(memory_DivPlugin_rs1[9]),
    .I1(execute_RS1[10]),
    .I2(n19366_4),
    .I3(n19216_6) 
);
defparam n19366_s0.INIT=16'h3CAA;
  LUT3 n19367_s0 (
    .F(n19367_3),
    .I0(memory_DivPlugin_rs1[8]),
    .I1(n19367_4),
    .I2(n19216_6) 
);
defparam n19367_s0.INIT=8'h3A;
  LUT4 n19368_s0 (
    .F(n19368_3),
    .I0(memory_DivPlugin_rs1[7]),
    .I1(n19368_8),
    .I2(execute_RS1[8]),
    .I3(n19216_6) 
);
defparam n19368_s0.INIT=16'h3CAA;
  LUT3 n19369_s0 (
    .F(n19369_3),
    .I0(memory_DivPlugin_rs1[6]),
    .I1(n19369_4),
    .I2(n19216_6) 
);
defparam n19369_s0.INIT=8'h3A;
  LUT3 n19370_s0 (
    .F(n19370_3),
    .I0(memory_DivPlugin_rs1[5]),
    .I1(n19370_4),
    .I2(n19216_6) 
);
defparam n19370_s0.INIT=8'h3A;
  LUT4 n19371_s0 (
    .F(n19371_3),
    .I0(memory_DivPlugin_rs1[4]),
    .I1(execute_RS1[5]),
    .I2(n19371_4),
    .I3(n19216_6) 
);
defparam n19371_s0.INIT=16'h3CAA;
  LUT4 n19372_s0 (
    .F(n19372_3),
    .I0(memory_DivPlugin_rs1[3]),
    .I1(n19372_4),
    .I2(execute_RS1[4]),
    .I3(n19216_6) 
);
defparam n19372_s0.INIT=16'h3CAA;
  LUT4 n19373_s0 (
    .F(n19373_3),
    .I0(memory_DivPlugin_rs1[2]),
    .I1(n19373_6),
    .I2(execute_RS1[3]),
    .I3(n19216_6) 
);
defparam n19373_s0.INIT=16'h3CAA;
  LUT4 n19374_s0 (
    .F(n19374_3),
    .I0(memory_DivPlugin_rs1[1]),
    .I1(n19374_4),
    .I2(execute_RS1[2]),
    .I3(n19216_6) 
);
defparam n19374_s0.INIT=16'h3CAA;
  LUT4 n19375_s0 (
    .F(n19375_3),
    .I0(memory_DivPlugin_rs1[0]),
    .I1(n19375_6),
    .I2(execute_RS1[1]),
    .I3(n19216_6) 
);
defparam n19375_s0.INIT=16'h3CAA;
  LUT3 n19376_s0 (
    .F(n19376_3),
    .I0(execute_RS1[0]),
    .I1(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
    .I2(n19216_6) 
);
defparam n19376_s0.INIT=8'hA3;
  LUT3 n24749_s1 (
    .F(n24749_4),
    .I0(memory_DivPlugin_div_done),
    .I1(execute_to_memory_IS_DIV),
    .I2(memory_arbitration_isValid) 
);
defparam n24749_s1.INIT=8'h40;
  LUT4 n19646_s0 (
    .F(n19646_3),
    .I0(decode_to_execute_INSTRUCTION[13]),
    .I1(n19646_4),
    .I2(n19646_5),
    .I3(n19646_6) 
);
defparam n19646_s0.INIT=16'h0B04;
  LUT4 n20599_s2 (
    .F(n20599_5),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I2(n20599_6),
    .I3(n20599_9) 
);
defparam n20599_s2.INIT=16'h1000;
  LUT4 n20605_s4 (
    .F(n20605_7),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I2(n20605_8),
    .I3(n20605_9) 
);
defparam n20605_s4.INIT=16'h1000;
  LUT4 n20610_s3 (
    .F(n20610_6),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I2(n20605_8),
    .I3(n20599_9) 
);
defparam n20610_s3.INIT=16'h1000;
  LUT4 n20616_s4 (
    .F(n20616_7),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I2(n20605_8),
    .I3(n20599_9) 
);
defparam n20616_s4.INIT=16'h4000;
  LUT4 n20622_s4 (
    .F(n20622_7),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I2(n20599_6),
    .I3(n20605_9) 
);
defparam n20622_s4.INIT=16'h4000;
  LUT4 n20628_s4 (
    .F(n20628_7),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I2(n20599_6),
    .I3(n20605_9) 
);
defparam n20628_s4.INIT=16'h4000;
  LUT4 n20635_s5 (
    .F(n20635_8),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I2(n20599_6),
    .I3(n20605_9) 
);
defparam n20635_s5.INIT=16'h8000;
  LUT4 n20650_s6 (
    .F(n20650_9),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I3(n20595_9) 
);
defparam n20650_s6.INIT=16'h8000;
  LUT4 n24846_s0 (
    .F(n24846_3),
    .I0(decode_to_execute_CSR_WRITE_OPCODE),
    .I1(execute_CsrPlugin_csr_773),
    .I2(_zz_decode_RS2_31_6),
    .I3(decode_to_execute_PC_31_6) 
);
defparam n24846_s0.INIT=16'h8000;
  LUT3 _zz_execute_SHIFT_RIGHT_1_6_s (
    .F(_zz_execute_SHIFT_RIGHT_1[6]),
    .I0(_zz_execute_SHIFT_RIGHT_1_6_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_6_4),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_7_s (
    .F(_zz_execute_SHIFT_RIGHT_1[7]),
    .I0(_zz_execute_SHIFT_RIGHT_1_7_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_7_4),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s.INIT=8'hA3;
  LUT3 _zz_execute_SHIFT_RIGHT_1_8_s (
    .F(_zz_execute_SHIFT_RIGHT_1[8]),
    .I0(_zz_execute_SRC2_4[3]),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SHIFT_RIGHT_1_8_4) 
);
defparam _zz_execute_SHIFT_RIGHT_1_8_s.INIT=8'hE0;
  LUT4 _zz_execute_SHIFT_RIGHT_1_9_s (
    .F(_zz_execute_SHIFT_RIGHT_1[9]),
    .I0(_zz_execute_SHIFT_RIGHT_1_9_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I2(_zz_execute_SRC2_4[4]),
    .I3(_zz_execute_SHIFT_RIGHT_1_9_5) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s.INIT=16'hCFA0;
  LUT4 _zz_execute_SHIFT_RIGHT_1_10_s (
    .F(_zz_execute_SHIFT_RIGHT_1[10]),
    .I0(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I1(_zz_execute_SHIFT_RIGHT_1_10_3),
    .I2(_zz_execute_SRC2_4[4]),
    .I3(_zz_execute_SHIFT_RIGHT_1_10_4) 
);
defparam _zz_execute_SHIFT_RIGHT_1_10_s.INIT=16'hA0CF;
  LUT4 _zz_execute_SHIFT_RIGHT_1_11_s (
    .F(_zz_execute_SHIFT_RIGHT_1[11]),
    .I0(_zz_execute_SHIFT_RIGHT_1_11_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SHIFT_RIGHT_1_11_4) 
);
defparam _zz_execute_SHIFT_RIGHT_1_11_s.INIT=16'hCF50;
  LUT3 _zz_execute_SHIFT_RIGHT_1_12_s (
    .F(_zz_execute_SHIFT_RIGHT_1[12]),
    .I0(_zz_execute_SHIFT_RIGHT_1_12_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_12_4),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_12_s.INIT=8'hA3;
  LUT3 _zz_execute_SHIFT_RIGHT_1_13_s (
    .F(_zz_execute_SHIFT_RIGHT_1[13]),
    .I0(_zz_execute_SHIFT_RIGHT_1_13_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_13_4),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_13_s.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_14_s (
    .F(_zz_execute_SHIFT_RIGHT_1[14]),
    .I0(_zz_execute_SHIFT_RIGHT_1_14_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_14_4),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_14_s.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_15_s (
    .F(_zz_execute_SHIFT_RIGHT_1[15]),
    .I0(_zz_execute_SHIFT_RIGHT_1_15_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_15_4),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_15_s.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_16_s (
    .F(_zz_execute_SHIFT_RIGHT_1[16]),
    .I0(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I1(_zz_execute_SHIFT_RIGHT_1_16_3),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_16_s.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_17_s (
    .F(_zz_execute_SHIFT_RIGHT_1[17]),
    .I0(_zz_execute_SHIFT_RIGHT_1_17_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_17_s.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_18_s (
    .F(_zz_execute_SHIFT_RIGHT_1[18]),
    .I0(_zz_execute_SHIFT_RIGHT_1_18_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_18_s.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_19_s (
    .F(_zz_execute_SHIFT_RIGHT_1[19]),
    .I0(_zz_execute_SHIFT_RIGHT_1_19_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_19_s.INIT=8'hC5;
  LUT4 _zz_execute_SHIFT_RIGHT_1_20_s (
    .F(_zz_execute_SHIFT_RIGHT_1[20]),
    .I0(_zz_execute_SHIFT_RIGHT_1_20_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_20_6),
    .I2(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I3(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_20_s.INIT=16'hF011;
  LUT3 _zz_execute_SHIFT_RIGHT_1_21_s (
    .F(_zz_execute_SHIFT_RIGHT_1[21]),
    .I0(_zz_execute_SHIFT_RIGHT_1_21_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_21_s.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_22_s (
    .F(_zz_execute_SHIFT_RIGHT_1[22]),
    .I0(_zz_execute_SHIFT_RIGHT_1_6_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_22_s.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_23_s (
    .F(_zz_execute_SHIFT_RIGHT_1[23]),
    .I0(_zz_execute_SHIFT_RIGHT_1_7_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_23_s.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_28_s (
    .F(_zz_execute_SHIFT_RIGHT_1[28]),
    .I0(_zz_execute_SHIFT_RIGHT_1_28_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I2(_zz_execute_SHIFT_RIGHT_1_28_6) 
);
defparam _zz_execute_SHIFT_RIGHT_1_28_s.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_29_s (
    .F(_zz_execute_SHIFT_RIGHT_1[29]),
    .I0(_zz_execute_SHIFT_RIGHT_1_29_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I2(_zz_execute_SHIFT_RIGHT_1_28_6) 
);
defparam _zz_execute_SHIFT_RIGHT_1_29_s.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_30_s (
    .F(_zz_execute_SHIFT_RIGHT_1[30]),
    .I0(_zz_execute_SHIFT_RIGHT_1_30_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I2(_zz_execute_SHIFT_RIGHT_1_30_6) 
);
defparam _zz_execute_SHIFT_RIGHT_1_30_s.INIT=8'hAC;
  LUT4 _zz_execute_SHIFT_RIGHT_1_31_s (
    .F(_zz_execute_SHIFT_RIGHT_1[31]),
    .I0(_zz_execute_SHIFT_RIGHT_1_31_5),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I2(_zz_execute_SRC2_4[0]),
    .I3(_zz_execute_SHIFT_RIGHT_1_30_6) 
);
defparam _zz_execute_SHIFT_RIGHT_1_31_s.INIT=16'hCACC;
  LUT4 _zz_execute_SRC1_2_s7 (
    .F(_zz_execute_SRC1[2]),
    .I0(execute_RS1[2]),
    .I1(decode_to_execute_INSTRUCTION[17]),
    .I2(decode_to_execute_SRC1_CTRL[0]),
    .I3(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_2_s7.INIT=16'hCF0A;
  LUT4 _zz_execute_SRC2_4_31_s4 (
    .F(_zz_execute_SRC2_4_31_8),
    .I0(_zz_execute_SRC2_4_31_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_31_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_30_s4 (
    .F(_zz_execute_SRC2_4_30_8),
    .I0(_zz_execute_SRC2_4_30_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_30_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_29_s4 (
    .F(_zz_execute_SRC2_4_29_8),
    .I0(_zz_execute_SRC2_4_29_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_29_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_28_s4 (
    .F(_zz_execute_SRC2_4_28_8),
    .I0(_zz_execute_SRC2_4_28_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_28_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_27_s4 (
    .F(_zz_execute_SRC2_4_27_8),
    .I0(_zz_execute_SRC2_4_27_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_27_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_26_s4 (
    .F(_zz_execute_SRC2_4_26_8),
    .I0(_zz_execute_SRC2_4_26_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_26_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_25_s4 (
    .F(_zz_execute_SRC2_4_25_8),
    .I0(_zz_execute_SRC2_4_25_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_25_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_24_s4 (
    .F(_zz_execute_SRC2_4_24_8),
    .I0(_zz_execute_SRC2_4_24_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_24_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_23_s4 (
    .F(_zz_execute_SRC2_4_23_8),
    .I0(_zz_execute_SRC2_4_23_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_23_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_22_s4 (
    .F(_zz_execute_SRC2_4_22_8),
    .I0(_zz_execute_SRC2_4_22_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_22_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_21_s4 (
    .F(_zz_execute_SRC2_4_21_8),
    .I0(_zz_execute_SRC2_4_21_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_21_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_20_s4 (
    .F(_zz_execute_SRC2_4_20_8),
    .I0(_zz_execute_SRC2_4_20_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_20_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_19_s4 (
    .F(_zz_execute_SRC2_4_19_8),
    .I0(_zz_execute_SRC2_4_19_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_19_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_18_s4 (
    .F(_zz_execute_SRC2_4_18_8),
    .I0(_zz_execute_SRC2_4_18_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_18_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_17_s4 (
    .F(_zz_execute_SRC2_4_17_8),
    .I0(_zz_execute_SRC2_4_17_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_17_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_16_s4 (
    .F(_zz_execute_SRC2_4_16_8),
    .I0(_zz_execute_SRC2_4_16_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_16_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_15_s4 (
    .F(_zz_execute_SRC2_4_15_8),
    .I0(_zz_execute_SRC2_4_15_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_15_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_14_s4 (
    .F(_zz_execute_SRC2_4_14_8),
    .I0(_zz_execute_SRC2_4_14_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_14_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_13_s4 (
    .F(_zz_execute_SRC2_4_13_8),
    .I0(_zz_execute_SRC2_4_13_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_13_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_12_s4 (
    .F(_zz_execute_SRC2_4_12_8),
    .I0(_zz_execute_SRC2_4_12_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_12_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_11_s4 (
    .F(_zz_execute_SRC2_4_11_8),
    .I0(_zz_execute_SRC2_4_11_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_11_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_10_s4 (
    .F(_zz_execute_SRC2_4_10_8),
    .I0(_zz_execute_SRC2_4_10_9),
    .I1(decode_to_execute_INSTRUCTION[30]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_10_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_9_s4 (
    .F(_zz_execute_SRC2_4_9_8),
    .I0(_zz_execute_SRC2_4_9_9),
    .I1(decode_to_execute_INSTRUCTION[29]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_9_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_8_s4 (
    .F(_zz_execute_SRC2_4_8_8),
    .I0(_zz_execute_SRC2_4_8_9),
    .I1(decode_to_execute_INSTRUCTION[28]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_8_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_7_s4 (
    .F(_zz_execute_SRC2_4_7_8),
    .I0(_zz_execute_SRC2_4_7_9),
    .I1(decode_to_execute_INSTRUCTION[27]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_7_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_6_s4 (
    .F(_zz_execute_SRC2_4_6_8),
    .I0(_zz_execute_SRC2_4_6_9),
    .I1(decode_to_execute_INSTRUCTION[26]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_6_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_5_s5 (
    .F(_zz_execute_SRC2_4_5_9),
    .I0(_zz_execute_SRC2_4_5_10),
    .I1(decode_to_execute_INSTRUCTION[25]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_5_s5.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_1_s6 (
    .F(_zz_execute_SRC2_4[1]),
    .I0(decode_to_execute_INSTRUCTION[8]),
    .I1(_zz_execute_SRC2_4_1_12),
    .I2(decode_to_execute_SRC2_CTRL[0]),
    .I3(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_1_s6.INIT=16'h0AC3;
  LUT4 _zz_execute_SRC2_4_0_s6 (
    .F(_zz_execute_SRC2_4[0]),
    .I0(decode_to_execute_INSTRUCTION[7]),
    .I1(_zz_execute_SRC2_4_0_12),
    .I2(decode_to_execute_SRC2_CTRL[0]),
    .I3(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_0_s6.INIT=16'h0AC3;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_6_0_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_6[0]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_6_0_s1.INIT=16'hE000;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_9_24_s2 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_9[24]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[3]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_9_24_s2.INIT=16'hF044;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_18_0_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_18[0]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I2(_zz__zz_decode_IS_RS2_SIGNED_18_0_6),
    .I3(_zz__zz_decode_IS_RS2_SIGNED_92_0_6) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_18_0_s1.INIT=16'h1000;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_28_17_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_28[17]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[13]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_28_17_s1.INIT=16'h4F44;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_82_9_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_82[9]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[2]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_82_9_s1.INIT=16'hFF10;
  LUT2 _zz__zz_decode_IS_RS2_SIGNED_86_s2 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_86),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[5]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_86_s2.INIT=4'hB;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_121_2_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_121[2]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[4]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_121_2_s1.INIT=16'h88F0;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_125_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_125),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_125_s1.INIT=16'h88F0;
  LUT2 n14757_s34 (
    .F(n14757_38),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam n14757_s34.INIT=4'hB;
  LUT2 n18221_s1 (
    .F(n18221_4),
    .I0(decode_INSTRUCTION_ANTICIPATED_24_6),
    .I1(n18009_7) 
);
defparam n18221_s1.INIT=4'hB;
  LUT3 n18225_s1 (
    .F(n18225_4),
    .I0(when_CsrPlugin_l1390_4),
    .I1(n18009_7),
    .I2(CsrPlugin_mstatus_MIE) 
);
defparam n18225_s1.INIT=8'hBF;
  LUT4 n20653_s1 (
    .F(n20653_4),
    .I0(decode_to_execute_CSR_WRITE_OPCODE),
    .I1(execute_CsrPlugin_csr_836),
    .I2(_zz_decode_RS2_31_6),
    .I3(decode_to_execute_PC_31_6) 
);
defparam n20653_s1.INIT=16'h7FFF;
  LUT3 n18959_s1 (
    .F(n18959_4),
    .I0(CsrPlugin_mip_MEIP),
    .I1(CsrPlugin_mie_MEIE),
    .I2(CsrPlugin_mstatus_MIE) 
);
defparam n18959_s1.INIT=8'h80;
  LUT3 decode_to_execute_PC_31_s2 (
    .F(decode_to_execute_PC_31_6),
    .I0(decode_to_execute_PC_31_7),
    .I1(n19216_6),
    .I2(stageB_flusher_counter[7]) 
);
defparam decode_to_execute_PC_31_s2.INIT=8'h40;
  LUT4 memory_to_writeBack_INSTRUCTION_29_s2 (
    .F(memory_to_writeBack_INSTRUCTION_29_6),
    .I0(toplevel_dataCache_1_io_mem_cmd_rValidN),
    .I1(memory_to_writeBack_INSTRUCTION_29_7),
    .I2(stageB_request_wr),
    .I3(memory_to_writeBack_INSTRUCTION_29_8) 
);
defparam memory_to_writeBack_INSTRUCTION_29_s2.INIT=16'hACFF;
  LUT2 n20089_s1 (
    .F(n20089_4),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[13]) 
);
defparam n20089_s1.INIT=4'h4;
  LUT4 IBusCachedPlugin_decodePrediction_cmd_hadBranch_s3 (
    .F(IBusCachedPlugin_decodePrediction_cmd_hadBranch_7),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I2(n13040_4),
    .I3(decode_to_execute_PC_31_6) 
);
defparam IBusCachedPlugin_decodePrediction_cmd_hadBranch_s3.INIT=16'hAC00;
  LUT2 n20176_s1 (
    .F(n20176_4),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I1(n20176_5) 
);
defparam n20176_s1.INIT=4'h7;
  LUT4 _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s3 (
    .F(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_8),
    .I0(decode_INSTRUCTION_ANTICIPATED_24_6),
    .I1(n24524_4),
    .I2(when_IBusCachedPlugin_l256),
    .I3(n24524_5) 
);
defparam _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s3.INIT=16'hFEFF;
  LUT3 memory_arbitration_isValid_s3 (
    .F(memory_arbitration_isValid_8),
    .I0(n19216_6),
    .I1(IBusCachedPlugin_fetchPc_pc_31_24),
    .I2(n18909_11) 
);
defparam memory_arbitration_isValid_s3.INIT=8'hBF;
  LUT2 writeBack_arbitration_isValid_s3 (
    .F(writeBack_arbitration_isValid_8),
    .I0(memory_to_writeBack_INSTRUCTION_29_6),
    .I1(n1248_6) 
);
defparam writeBack_arbitration_isValid_s3.INIT=4'hB;
  LUT3 CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_s3 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8),
    .I0(n18807_5),
    .I1(n24524_4),
    .I2(n18909_11) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_s3.INIT=8'hEF;
  LUT3 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s3 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_8),
    .I0(n18807_5),
    .I1(n24524_4),
    .I2(n18877_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s3.INIT=8'hFE;
  LUT3 CsrPlugin_interrupt_code_3_s2 (
    .F(CsrPlugin_interrupt_code_3_6),
    .I0(CsrPlugin_mip_MSIP),
    .I1(CsrPlugin_mie_MSIE),
    .I2(CsrPlugin_mstatus_MIE) 
);
defparam CsrPlugin_interrupt_code_3_s2.INIT=8'h80;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_31_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[31]),
    .I0(execute_RS2[31]),
    .I1(_zz_execute_MEMORY_STORE_DATA_RF_31_12),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_31_s7.INIT=8'hA3;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_30_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[30]),
    .I0(execute_RS2[30]),
    .I1(_zz_execute_MEMORY_STORE_DATA_RF_30_12),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_30_s7.INIT=8'hA3;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_29_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[29]),
    .I0(execute_RS2[29]),
    .I1(_zz_execute_MEMORY_STORE_DATA_RF_29_12),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_29_s7.INIT=8'hA3;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_28_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[28]),
    .I0(execute_RS2[28]),
    .I1(_zz_execute_MEMORY_STORE_DATA_RF_28_12),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_28_s7.INIT=8'hA3;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_27_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[27]),
    .I0(execute_RS2[27]),
    .I1(_zz_execute_MEMORY_STORE_DATA_RF_27_12),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_27_s7.INIT=8'hA3;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_26_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[26]),
    .I0(execute_RS2[26]),
    .I1(_zz_execute_MEMORY_STORE_DATA_RF_26_12),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_26_s7.INIT=8'hA3;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_25_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[25]),
    .I0(execute_RS2[25]),
    .I1(_zz_execute_MEMORY_STORE_DATA_RF_25_12),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_25_s7.INIT=8'hA3;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_24_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[24]),
    .I0(execute_RS2[24]),
    .I1(_zz_execute_MEMORY_STORE_DATA_RF_24_12),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_24_s7.INIT=8'hA3;
  LUT4 n19634_s3 (
    .F(n19634_7),
    .I0(execute_RS2[2]),
    .I1(n19635_8),
    .I2(n19646_4),
    .I3(execute_RS2[3]) 
);
defparam n19634_s3.INIT=16'h4FB0;
  LUT2 n19633_s3 (
    .F(n19633_7),
    .I0(execute_RS2[4]),
    .I1(n19633_8) 
);
defparam n19633_s3.INIT=4'h6;
  LUT4 n19632_s3 (
    .F(n19632_7),
    .I0(execute_RS2[4]),
    .I1(n19633_8),
    .I2(n19646_4),
    .I3(execute_RS2[5]) 
);
defparam n19632_s3.INIT=16'h1FE0;
  LUT4 n19630_s3 (
    .F(n19630_7),
    .I0(execute_RS2[6]),
    .I1(n19631_11),
    .I2(execute_RS2[7]),
    .I3(n19646_4) 
);
defparam n19630_s3.INIT=16'h4BB4;
  LUT4 n19626_s3 (
    .F(n19626_7),
    .I0(execute_RS2[10]),
    .I1(n19646_4),
    .I2(execute_RS2[11]),
    .I3(n19627_8) 
);
defparam n19626_s3.INIT=16'h5A3C;
  LUT4 n19624_s3 (
    .F(n19624_7),
    .I0(execute_RS2[12]),
    .I1(n19646_4),
    .I2(execute_RS2[13]),
    .I3(n19625_8) 
);
defparam n19624_s3.INIT=16'h5A3C;
  LUT4 n19623_s3 (
    .F(n19623_7),
    .I0(n19623_8),
    .I1(n19627_8),
    .I2(execute_RS2[14]),
    .I3(n19646_4) 
);
defparam n19623_s3.INIT=16'h8778;
  LUT4 n19622_s3 (
    .F(n19622_7),
    .I0(execute_RS2[14]),
    .I1(n19623_8),
    .I2(n19627_8),
    .I3(n19622_10) 
);
defparam n19622_s3.INIT=16'h40BF;
  LUT2 n19621_s3 (
    .F(n19621_7),
    .I0(execute_RS2[16]),
    .I1(n19621_10) 
);
defparam n19621_s3.INIT=4'h6;
  LUT4 n19620_s3 (
    .F(n19620_7),
    .I0(execute_RS2[16]),
    .I1(n19646_4),
    .I2(n19621_10),
    .I3(execute_RS2[17]) 
);
defparam n19620_s3.INIT=16'h07F8;
  LUT4 n19618_s3 (
    .F(n19618_7),
    .I0(execute_RS2[18]),
    .I1(n19619_8),
    .I2(execute_RS2[19]),
    .I3(n19646_4) 
);
defparam n19618_s3.INIT=16'h4BB4;
  LUT4 n19617_s3 (
    .F(n19617_7),
    .I0(execute_RS2[19]),
    .I1(execute_RS2[18]),
    .I2(n19619_8),
    .I3(n19617_10) 
);
defparam n19617_s3.INIT=16'h10EF;
  LUT4 n19615_s3 (
    .F(n19615_7),
    .I0(execute_RS2[21]),
    .I1(n19616_11),
    .I2(execute_RS2[22]),
    .I3(n19646_4) 
);
defparam n19615_s3.INIT=16'h4BB4;
  LUT4 n19614_s3 (
    .F(n19614_7),
    .I0(n19614_8),
    .I1(n19616_11),
    .I2(execute_RS2[23]),
    .I3(n19646_4) 
);
defparam n19614_s3.INIT=16'h8778;
  LUT4 n19612_s3 (
    .F(n19612_7),
    .I0(execute_RS2[24]),
    .I1(n19646_4),
    .I2(execute_RS2[25]),
    .I3(n19613_8) 
);
defparam n19612_s3.INIT=16'h5A3C;
  LUT4 n19611_s3 (
    .F(n19611_7),
    .I0(execute_RS2[25]),
    .I1(execute_RS2[24]),
    .I2(n19613_8),
    .I3(n19611_10) 
);
defparam n19611_s3.INIT=16'h10EF;
  LUT4 n19609_s3 (
    .F(n19609_7),
    .I0(execute_RS2[27]),
    .I1(n19610_8),
    .I2(execute_RS2[28]),
    .I3(n19646_4) 
);
defparam n19609_s3.INIT=16'h4BB4;
  LUT4 n19608_s3 (
    .F(n19608_7),
    .I0(n19608_10),
    .I1(n19610_8),
    .I2(execute_RS2[29]),
    .I3(n19646_4) 
);
defparam n19608_s3.INIT=16'h4BB4;
  LUT4 n19607_s3 (
    .F(n19607_7),
    .I0(execute_RS2[29]),
    .I1(n19608_10),
    .I2(n19610_8),
    .I3(n19607_10) 
);
defparam n19607_s3.INIT=16'h10EF;
  LUT4 n19606_s2 (
    .F(n19606_5),
    .I0(n19610_8),
    .I1(n19606_6),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(execute_RS2[31]) 
);
defparam n19606_s2.INIT=16'h8F88;
  LUT3 _zz_memory_DivPlugin_div_result_3_0_s3 (
    .F(_zz_memory_DivPlugin_div_result_3_0_8),
    .I0(memory_DivPlugin_rs1[0]),
    .I1(memory_DivPlugin_accumulator[0]),
    .I2(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_0_s3.INIT=8'hCA;
  LUT3 _zz_memory_DivPlugin_div_result_3_1_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[1]),
    .I0(memory_DivPlugin_div_needRevert),
    .I1(_zz_memory_DivPlugin_div_result_3_0_8),
    .I2(_zz_memory_DivPlugin_div_result_3_1_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_1_s3.INIT=8'h87;
  LUT4 _zz_memory_DivPlugin_div_result_3_2_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[2]),
    .I0(_zz_memory_DivPlugin_div_result_3_0_8),
    .I1(_zz_memory_DivPlugin_div_result_3_1_9),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(_zz_memory_DivPlugin_div_result_3_2_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_2_s3.INIT=16'hB04F;
  LUT2 _zz_memory_DivPlugin_div_result_3_3_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[3]),
    .I0(_zz_memory_DivPlugin_div_result_3_3_9),
    .I1(_zz_memory_DivPlugin_div_result_3_3_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_3_s3.INIT=4'h9;
  LUT2 _zz_memory_DivPlugin_div_result_3_6_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[6]),
    .I0(_zz_memory_DivPlugin_div_result_3_6_12),
    .I1(_zz_memory_DivPlugin_div_result_3_6_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_6_s3.INIT=4'h9;
  LUT2 _zz_memory_DivPlugin_div_result_3_7_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[7]),
    .I0(_zz_memory_DivPlugin_div_result_3_7_9),
    .I1(_zz_memory_DivPlugin_div_result_3_7_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_7_s3.INIT=4'h9;
  LUT2 _zz_memory_DivPlugin_div_result_3_8_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[8]),
    .I0(_zz_memory_DivPlugin_div_result_3_8_9),
    .I1(_zz_memory_DivPlugin_div_result_3_8_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_8_s3.INIT=4'h9;
  LUT3 _zz_memory_DivPlugin_div_result_3_9_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[9]),
    .I0(_zz_memory_DivPlugin_div_result_3_8_9),
    .I1(_zz_memory_DivPlugin_div_result_3_8_10),
    .I2(_zz_memory_DivPlugin_div_result_3_9_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_9_s3.INIT=8'h4B;
  LUT2 _zz_memory_DivPlugin_div_result_3_10_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[10]),
    .I0(_zz_memory_DivPlugin_div_result_3_10_9),
    .I1(_zz_memory_DivPlugin_div_result_3_10_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_10_s3.INIT=4'h9;
  LUT3 _zz_memory_DivPlugin_div_result_3_11_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[11]),
    .I0(_zz_memory_DivPlugin_div_result_3_10_9),
    .I1(_zz_memory_DivPlugin_div_result_3_10_10),
    .I2(_zz_memory_DivPlugin_div_result_3_11_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_11_s3.INIT=8'h2D;
  LUT4 _zz_memory_DivPlugin_div_result_3_12_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[12]),
    .I0(_zz_memory_DivPlugin_div_result_3_10_9),
    .I1(_zz_memory_DivPlugin_div_result_3_10_10),
    .I2(_zz_memory_DivPlugin_div_result_3_11_9),
    .I3(_zz_memory_DivPlugin_div_result_3_12_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_12_s3.INIT=16'h02FD;
  LUT2 _zz_memory_DivPlugin_div_result_3_13_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[13]),
    .I0(_zz_memory_DivPlugin_div_result_3_13_9),
    .I1(_zz_memory_DivPlugin_div_result_3_13_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_13_s3.INIT=4'h9;
  LUT3 _zz_memory_DivPlugin_div_result_3_14_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[14]),
    .I0(_zz_memory_DivPlugin_div_result_3_13_9),
    .I1(_zz_memory_DivPlugin_div_result_3_13_10),
    .I2(_zz_memory_DivPlugin_div_result_3_14_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_14_s3.INIT=8'h4B;
  LUT4 _zz_memory_DivPlugin_div_result_3_15_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[15]),
    .I0(_zz_memory_DivPlugin_div_result_3_13_9),
    .I1(_zz_memory_DivPlugin_div_result_3_13_10),
    .I2(_zz_memory_DivPlugin_div_result_3_14_9),
    .I3(_zz_memory_DivPlugin_div_result_3_15_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_15_s3.INIT=16'h04FB;
  LUT3 _zz_memory_DivPlugin_div_result_3_16_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[16]),
    .I0(_zz_memory_DivPlugin_div_result_3_13_10),
    .I1(_zz_memory_DivPlugin_div_result_3_16_9),
    .I2(_zz_memory_DivPlugin_div_result_3_16_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_16_s3.INIT=8'h87;
  LUT4 _zz_memory_DivPlugin_div_result_3_17_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[17]),
    .I0(_zz_memory_DivPlugin_div_result_3_13_10),
    .I1(_zz_memory_DivPlugin_div_result_3_16_9),
    .I2(_zz_memory_DivPlugin_div_result_3_16_10),
    .I3(_zz_memory_DivPlugin_div_result_3_17_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_17_s3.INIT=16'h08F7;
  LUT2 _zz_memory_DivPlugin_div_result_3_18_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[18]),
    .I0(_zz_memory_DivPlugin_div_result_3_18_9),
    .I1(_zz_memory_DivPlugin_div_result_3_18_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_18_s3.INIT=4'h9;
  LUT4 _zz_memory_DivPlugin_div_result_3_21_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[21]),
    .I0(_zz_memory_DivPlugin_div_result_3_19_9),
    .I1(_zz_memory_DivPlugin_div_result_3_19_10),
    .I2(_zz_memory_DivPlugin_div_result_3_20_9),
    .I3(_zz_memory_DivPlugin_div_result_3_21_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_21_s3.INIT=16'h04FB;
  LUT2 _zz_memory_DivPlugin_div_result_3_22_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[22]),
    .I0(_zz_memory_DivPlugin_div_result_3_22_9),
    .I1(_zz_memory_DivPlugin_div_result_3_22_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_22_s3.INIT=4'h9;
  LUT3 _zz_memory_DivPlugin_div_result_3_23_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[23]),
    .I0(_zz_memory_DivPlugin_div_result_3_22_9),
    .I1(_zz_memory_DivPlugin_div_result_3_22_10),
    .I2(_zz_memory_DivPlugin_div_result_3_23_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_23_s3.INIT=8'h4B;
  LUT4 _zz_memory_DivPlugin_div_result_3_24_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[24]),
    .I0(_zz_memory_DivPlugin_div_result_3_22_9),
    .I1(_zz_memory_DivPlugin_div_result_3_22_10),
    .I2(_zz_memory_DivPlugin_div_result_3_23_9),
    .I3(_zz_memory_DivPlugin_div_result_3_24_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_24_s3.INIT=16'h04FB;
  LUT3 _zz_memory_DivPlugin_div_result_3_25_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[25]),
    .I0(_zz_memory_DivPlugin_div_result_3_22_10),
    .I1(_zz_memory_DivPlugin_div_result_3_25_9),
    .I2(_zz_memory_DivPlugin_div_result_3_25_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_25_s3.INIT=8'h87;
  LUT4 _zz_memory_DivPlugin_div_result_3_26_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[26]),
    .I0(_zz_memory_DivPlugin_div_result_3_22_10),
    .I1(_zz_memory_DivPlugin_div_result_3_25_9),
    .I2(_zz_memory_DivPlugin_div_result_3_25_10),
    .I3(_zz_memory_DivPlugin_div_result_3_26_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_26_s3.INIT=16'h08F7;
  LUT4 _zz_memory_DivPlugin_div_result_3_27_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[27]),
    .I0(_zz_memory_DivPlugin_div_result_3_22_10),
    .I1(_zz_memory_DivPlugin_div_result_3_25_9),
    .I2(_zz_memory_DivPlugin_div_result_3_27_9),
    .I3(_zz_memory_DivPlugin_div_result_3_27_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_27_s3.INIT=16'h807F;
  LUT3 _zz_memory_DivPlugin_div_result_3_28_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[28]),
    .I0(_zz_memory_DivPlugin_div_result_3_22_10),
    .I1(_zz_memory_DivPlugin_div_result_3_28_12),
    .I2(_zz_memory_DivPlugin_div_result_3_28_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_28_s3.INIT=8'h87;
  LUT4 _zz_memory_DivPlugin_div_result_3_29_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[29]),
    .I0(_zz_memory_DivPlugin_div_result_3_22_10),
    .I1(_zz_memory_DivPlugin_div_result_3_28_12),
    .I2(_zz_memory_DivPlugin_div_result_3_28_10),
    .I3(_zz_memory_DivPlugin_div_result_3_29_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_29_s3.INIT=16'h08F7;
  LUT3 _zz_memory_DivPlugin_div_result_3_30_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[30]),
    .I0(_zz_memory_DivPlugin_div_result_3_22_10),
    .I1(_zz_memory_DivPlugin_div_result_3_30_9),
    .I2(_zz_memory_DivPlugin_div_result_3_30_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_30_s3.INIT=8'h87;
  LUT4 _zz_memory_DivPlugin_div_result_3_31_s2 (
    .F(_zz_memory_DivPlugin_div_result_3[31]),
    .I0(_zz_memory_DivPlugin_div_result_3_31_7),
    .I1(_zz_memory_DivPlugin_div_result_3_22_10),
    .I2(_zz_memory_DivPlugin_div_result_3_28_12),
    .I3(_zz_memory_DivPlugin_div_result_3_31_8) 
);
defparam _zz_memory_DivPlugin_div_result_3_31_s2.INIT=16'h807F;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s480 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_578),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_579),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_580),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_581),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_582) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s480.INIT=16'h7FFF;
  LUT2 n19181_s1 (
    .F(n19181_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
    .I1(n19151_4) 
);
defparam n19181_s1.INIT=4'h8;
  LUT2 n19182_s1 (
    .F(n19182_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[0]),
    .I1(n19151_4) 
);
defparam n19182_s1.INIT=4'h8;
  LUT3 execute_BranchPlugin_branch_src1_1_s2 (
    .F(execute_BranchPlugin_branch_src1[1]),
    .I0(execute_RS1[1]),
    .I1(decode_to_execute_BRANCH_CTRL[0]),
    .I2(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_1_s2.INIT=8'h80;
  LUT3 execute_BranchPlugin_branch_src1_0_s2 (
    .F(execute_BranchPlugin_branch_src1[0]),
    .I0(execute_RS1[0]),
    .I1(decode_to_execute_BRANCH_CTRL[0]),
    .I2(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_0_s2.INIT=8'h80;
  LUT4 n17865_s1 (
    .F(n17865_5),
    .I0(memory_arbitration_isValid),
    .I1(n19216_6),
    .I2(IBusCachedPlugin_fetchPc_pc_31_24),
    .I3(n18909_11) 
);
defparam n17865_s1.INIT=16'h8000;
  LUT3 n17863_s1 (
    .F(n17863_5),
    .I0(execute_arbitration_isValid),
    .I1(decode_to_execute_PC_31_6),
    .I2(n24524_5) 
);
defparam n17863_s1.INIT=8'h80;
  LUT4 n17861_s1 (
    .F(n17861_5),
    .I0(n24524_4),
    .I1(decode_INSTRUCTION_ANTICIPATED_24_6),
    .I2(n24524_5),
    .I3(CsrPlugin_pipelineLiberator_pcValids_0_7) 
);
defparam n17861_s1.INIT=16'h4000;
  LUT4 n17462_s1 (
    .F(n17462_5),
    .I0(n24524_4),
    .I1(decode_INSTRUCTION_ANTICIPATED_24_6),
    .I2(n24524_5),
    .I3(n17462_8) 
);
defparam n17462_s1.INIT=16'h4000;
  LUT4 _zz_execute_SRC1_0_s5 (
    .F(_zz_execute_SRC1_0_10),
    .I0(execute_RS1[0]),
    .I1(decode_to_execute_INSTRUCTION[15]),
    .I2(decode_to_execute_SRC1_CTRL[0]),
    .I3(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_0_s5.INIT=16'hC00A;
  LUT4 _zz_execute_SRC1_1_s4 (
    .F(_zz_execute_SRC1_1_9),
    .I0(execute_RS1[1]),
    .I1(decode_to_execute_INSTRUCTION[16]),
    .I2(decode_to_execute_SRC1_CTRL[0]),
    .I3(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_1_s4.INIT=16'hC00A;
  LUT4 _zz_execute_SRC1_3_s4 (
    .F(_zz_execute_SRC1_3_9),
    .I0(execute_RS1[3]),
    .I1(decode_to_execute_INSTRUCTION[18]),
    .I2(decode_to_execute_SRC1_CTRL[0]),
    .I3(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_3_s4.INIT=16'hC00A;
  LUT4 _zz_execute_SRC1_4_s4 (
    .F(_zz_execute_SRC1_4_9),
    .I0(execute_RS1[4]),
    .I1(decode_to_execute_INSTRUCTION[19]),
    .I2(decode_to_execute_SRC1_CTRL[0]),
    .I3(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_4_s4.INIT=16'hC00A;
  LUT4 execute_BranchPlugin_branch_src2_31_s2 (
    .F(execute_BranchPlugin_branch_src2[31]),
    .I0(decode_to_execute_BRANCH_CTRL[0]),
    .I1(decode_to_execute_BRANCH_CTRL[1]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I3(decode_to_execute_INSTRUCTION[31]) 
);
defparam execute_BranchPlugin_branch_src2_31_s2.INIT=16'h8F00;
  LUT3 execute_BranchPlugin_branch_src2_0_s2 (
    .F(execute_BranchPlugin_branch_src2[0]),
    .I0(decode_to_execute_INSTRUCTION[20]),
    .I1(decode_to_execute_BRANCH_CTRL[0]),
    .I2(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src2_0_s2.INIT=8'h80;
  LUT4 _zz_execute_SRC1_12_s5 (
    .F(_zz_execute_SRC1[12]),
    .I0(execute_RS1[12]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_12_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_13_s5 (
    .F(_zz_execute_SRC1[13]),
    .I0(execute_RS1[13]),
    .I1(decode_to_execute_INSTRUCTION[13]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_13_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_14_s5 (
    .F(_zz_execute_SRC1[14]),
    .I0(execute_RS1[14]),
    .I1(decode_to_execute_INSTRUCTION[14]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_14_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_15_s5 (
    .F(_zz_execute_SRC1[15]),
    .I0(execute_RS1[15]),
    .I1(decode_to_execute_INSTRUCTION[15]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_15_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_16_s5 (
    .F(_zz_execute_SRC1[16]),
    .I0(execute_RS1[16]),
    .I1(decode_to_execute_INSTRUCTION[16]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_16_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_17_s5 (
    .F(_zz_execute_SRC1[17]),
    .I0(execute_RS1[17]),
    .I1(decode_to_execute_INSTRUCTION[17]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_17_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_18_s5 (
    .F(_zz_execute_SRC1[18]),
    .I0(execute_RS1[18]),
    .I1(decode_to_execute_INSTRUCTION[18]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_18_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_19_s5 (
    .F(_zz_execute_SRC1[19]),
    .I0(execute_RS1[19]),
    .I1(decode_to_execute_INSTRUCTION[19]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_19_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_20_s5 (
    .F(_zz_execute_SRC1[20]),
    .I0(decode_to_execute_INSTRUCTION[20]),
    .I1(execute_RS1[20]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_20_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_21_s5 (
    .F(_zz_execute_SRC1[21]),
    .I0(execute_RS1[21]),
    .I1(decode_to_execute_INSTRUCTION[21]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_21_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_22_s5 (
    .F(_zz_execute_SRC1[22]),
    .I0(decode_to_execute_INSTRUCTION[22]),
    .I1(execute_RS1[22]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_22_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_23_s5 (
    .F(_zz_execute_SRC1[23]),
    .I0(decode_to_execute_INSTRUCTION[23]),
    .I1(execute_RS1[23]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_23_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_24_s5 (
    .F(_zz_execute_SRC1[24]),
    .I0(decode_to_execute_INSTRUCTION[24]),
    .I1(execute_RS1[24]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_24_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_25_s5 (
    .F(_zz_execute_SRC1[25]),
    .I0(decode_to_execute_INSTRUCTION[25]),
    .I1(execute_RS1[25]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_25_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_26_s5 (
    .F(_zz_execute_SRC1[26]),
    .I0(decode_to_execute_INSTRUCTION[26]),
    .I1(execute_RS1[26]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_26_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_27_s5 (
    .F(_zz_execute_SRC1[27]),
    .I0(decode_to_execute_INSTRUCTION[27]),
    .I1(execute_RS1[27]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_27_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_28_s5 (
    .F(_zz_execute_SRC1[28]),
    .I0(decode_to_execute_INSTRUCTION[28]),
    .I1(execute_RS1[28]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_28_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_29_s5 (
    .F(_zz_execute_SRC1[29]),
    .I0(decode_to_execute_INSTRUCTION[29]),
    .I1(execute_RS1[29]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_29_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_30_s5 (
    .F(_zz_execute_SRC1[30]),
    .I0(decode_to_execute_INSTRUCTION[30]),
    .I1(execute_RS1[30]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_30_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_31_s5 (
    .F(_zz_execute_SRC1[31]),
    .I0(decode_to_execute_INSTRUCTION[31]),
    .I1(execute_RS1[31]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_31_s5.INIT=16'h0A0C;
  LUT4 execute_BranchPlugin_branch_src2_5_s2 (
    .F(execute_BranchPlugin_branch_src2[5]),
    .I0(decode_to_execute_BRANCH_CTRL[0]),
    .I1(decode_to_execute_BRANCH_CTRL[1]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I3(decode_to_execute_INSTRUCTION[25]) 
);
defparam execute_BranchPlugin_branch_src2_5_s2.INIT=16'h8F00;
  LUT4 execute_BranchPlugin_branch_src2_6_s2 (
    .F(execute_BranchPlugin_branch_src2[6]),
    .I0(decode_to_execute_BRANCH_CTRL[0]),
    .I1(decode_to_execute_BRANCH_CTRL[1]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I3(decode_to_execute_INSTRUCTION[26]) 
);
defparam execute_BranchPlugin_branch_src2_6_s2.INIT=16'h8F00;
  LUT4 execute_BranchPlugin_branch_src2_7_s2 (
    .F(execute_BranchPlugin_branch_src2[7]),
    .I0(decode_to_execute_BRANCH_CTRL[0]),
    .I1(decode_to_execute_BRANCH_CTRL[1]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I3(decode_to_execute_INSTRUCTION[27]) 
);
defparam execute_BranchPlugin_branch_src2_7_s2.INIT=16'h8F00;
  LUT4 execute_BranchPlugin_branch_src2_8_s2 (
    .F(execute_BranchPlugin_branch_src2[8]),
    .I0(decode_to_execute_BRANCH_CTRL[0]),
    .I1(decode_to_execute_BRANCH_CTRL[1]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I3(decode_to_execute_INSTRUCTION[28]) 
);
defparam execute_BranchPlugin_branch_src2_8_s2.INIT=16'h8F00;
  LUT4 execute_BranchPlugin_branch_src2_9_s2 (
    .F(execute_BranchPlugin_branch_src2[9]),
    .I0(decode_to_execute_BRANCH_CTRL[0]),
    .I1(decode_to_execute_BRANCH_CTRL[1]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I3(decode_to_execute_INSTRUCTION[29]) 
);
defparam execute_BranchPlugin_branch_src2_9_s2.INIT=16'h8F00;
  LUT4 execute_BranchPlugin_branch_src2_10_s4 (
    .F(execute_BranchPlugin_branch_src2[10]),
    .I0(decode_to_execute_BRANCH_CTRL[0]),
    .I1(decode_to_execute_BRANCH_CTRL[1]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I3(decode_to_execute_INSTRUCTION[30]) 
);
defparam execute_BranchPlugin_branch_src2_10_s4.INIT=16'h8F00;
  LUT3 n17968_s2 (
    .F(n17968_6),
    .I0(_zz_dBusWishbone_ADR[0]),
    .I1(_zz_dBusWishbone_ADR[1]),
    .I2(n17969_8) 
);
defparam n17968_s2.INIT=8'h60;
  LUT4 n17967_s2 (
    .F(n17967_6),
    .I0(_zz_dBusWishbone_ADR[0]),
    .I1(_zz_dBusWishbone_ADR[1]),
    .I2(_zz_dBusWishbone_ADR[2]),
    .I3(n17969_8) 
);
defparam n17967_s2.INIT=16'h7800;
  LUT3 CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_s1 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack),
    .I0(DBusCachedPlugin_exceptionBus_valid),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack),
    .I2(IBusCachedPlugin_fetchPc_pc_8_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_s1.INIT=8'h0E;
  LUT3 CsrPlugin_exceptionPortCtrl_exceptionValids_decode_s1 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionValids_decode),
    .I0(n24524_4),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode),
    .I2(n24524_5) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionValids_decode_s1.INIT=8'hE0;
  LUT2 lastStageRegFileWrite_payload_data_0_s2 (
    .F(lastStageRegFileWrite_payload_data[0]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[0]) 
);
defparam lastStageRegFileWrite_payload_data_0_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_1_s2 (
    .F(lastStageRegFileWrite_payload_data[1]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[1]) 
);
defparam lastStageRegFileWrite_payload_data_1_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_2_s2 (
    .F(lastStageRegFileWrite_payload_data[2]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[2]) 
);
defparam lastStageRegFileWrite_payload_data_2_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_3_s2 (
    .F(lastStageRegFileWrite_payload_data[3]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[3]) 
);
defparam lastStageRegFileWrite_payload_data_3_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_4_s2 (
    .F(lastStageRegFileWrite_payload_data[4]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[4]) 
);
defparam lastStageRegFileWrite_payload_data_4_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_5_s2 (
    .F(lastStageRegFileWrite_payload_data[5]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[5]) 
);
defparam lastStageRegFileWrite_payload_data_5_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_6_s2 (
    .F(lastStageRegFileWrite_payload_data[6]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[6]) 
);
defparam lastStageRegFileWrite_payload_data_6_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_7_s2 (
    .F(lastStageRegFileWrite_payload_data[7]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[7]) 
);
defparam lastStageRegFileWrite_payload_data_7_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_9_s2 (
    .F(lastStageRegFileWrite_payload_data[9]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[9]) 
);
defparam lastStageRegFileWrite_payload_data_9_s2.INIT=4'h4;
  LUT3 lastStageRegFileWrite_payload_data_10_s2 (
    .F(lastStageRegFileWrite_payload_data[10]),
    .I0(decode_RS2_10_6),
    .I1(decode_RS2_10_5),
    .I2(_zz_10) 
);
defparam lastStageRegFileWrite_payload_data_10_s2.INIT=8'h0E;
  LUT2 lastStageRegFileWrite_payload_data_12_s2 (
    .F(lastStageRegFileWrite_payload_data[12]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[12]) 
);
defparam lastStageRegFileWrite_payload_data_12_s2.INIT=4'h4;
  LUT3 lastStageRegFileWrite_payload_data_13_s2 (
    .F(lastStageRegFileWrite_payload_data[13]),
    .I0(decode_RS2_13_6),
    .I1(decode_RS2_13_5),
    .I2(_zz_10) 
);
defparam lastStageRegFileWrite_payload_data_13_s2.INIT=8'h0E;
  LUT2 lastStageRegFileWrite_payload_data_14_s2 (
    .F(lastStageRegFileWrite_payload_data[14]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[14]) 
);
defparam lastStageRegFileWrite_payload_data_14_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_15_s2 (
    .F(lastStageRegFileWrite_payload_data[15]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[15]) 
);
defparam lastStageRegFileWrite_payload_data_15_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_17_s2 (
    .F(lastStageRegFileWrite_payload_data[17]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[17]) 
);
defparam lastStageRegFileWrite_payload_data_17_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_18_s2 (
    .F(lastStageRegFileWrite_payload_data[18]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[18]) 
);
defparam lastStageRegFileWrite_payload_data_18_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_19_s2 (
    .F(lastStageRegFileWrite_payload_data[19]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[19]) 
);
defparam lastStageRegFileWrite_payload_data_19_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_20_s2 (
    .F(lastStageRegFileWrite_payload_data[20]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[20]) 
);
defparam lastStageRegFileWrite_payload_data_20_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_21_s2 (
    .F(lastStageRegFileWrite_payload_data[21]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[21]) 
);
defparam lastStageRegFileWrite_payload_data_21_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_22_s2 (
    .F(lastStageRegFileWrite_payload_data[22]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[22]) 
);
defparam lastStageRegFileWrite_payload_data_22_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_25_s2 (
    .F(lastStageRegFileWrite_payload_data[25]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[25]) 
);
defparam lastStageRegFileWrite_payload_data_25_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_26_s2 (
    .F(lastStageRegFileWrite_payload_data[26]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[26]) 
);
defparam lastStageRegFileWrite_payload_data_26_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_27_s2 (
    .F(lastStageRegFileWrite_payload_data[27]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[27]) 
);
defparam lastStageRegFileWrite_payload_data_27_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_28_s2 (
    .F(lastStageRegFileWrite_payload_data[28]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[28]) 
);
defparam lastStageRegFileWrite_payload_data_28_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_29_s2 (
    .F(lastStageRegFileWrite_payload_data[29]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[29]) 
);
defparam lastStageRegFileWrite_payload_data_29_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_30_s2 (
    .F(lastStageRegFileWrite_payload_data[30]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[30]) 
);
defparam lastStageRegFileWrite_payload_data_30_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_address_0_s6 (
    .F(lastStageRegFileWrite_payload_address[0]),
    .I0(_zz_10),
    .I1(memory_to_writeBack_INSTRUCTION[7]) 
);
defparam lastStageRegFileWrite_payload_address_0_s6.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_address_1_s6 (
    .F(lastStageRegFileWrite_payload_address[1]),
    .I0(_zz_10),
    .I1(memory_to_writeBack_INSTRUCTION[8]) 
);
defparam lastStageRegFileWrite_payload_address_1_s6.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_address_2_s6 (
    .F(lastStageRegFileWrite_payload_address[2]),
    .I0(_zz_10),
    .I1(memory_to_writeBack_INSTRUCTION[9]) 
);
defparam lastStageRegFileWrite_payload_address_2_s6.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_address_3_s6 (
    .F(lastStageRegFileWrite_payload_address[3]),
    .I0(_zz_10),
    .I1(memory_to_writeBack_INSTRUCTION[10]) 
);
defparam lastStageRegFileWrite_payload_address_3_s6.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_address_4_s6 (
    .F(lastStageRegFileWrite_payload_address[4]),
    .I0(_zz_10),
    .I1(memory_to_writeBack_INSTRUCTION[11]) 
);
defparam lastStageRegFileWrite_payload_address_4_s6.INIT=4'h4;
  LUT3 n17845_s2 (
    .F(n17845_6),
    .I0(memory_to_writeBack_INSTRUCTION[28]),
    .I1(memory_to_writeBack_INSTRUCTION[29]),
    .I2(n17845_7) 
);
defparam n17845_s2.INIT=8'h7F;
  LUT4 toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready_s2 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready),
    .I0(iBus_cmd_ready_4),
    .I1(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready_7),
    .I2(builder_grant),
    .I3(main_basesoc_dbus_stb) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready_s2.INIT=16'h10FF;
  LUT2 lastStageRegFileWrite_valid_s1 (
    .F(lastStageRegFileWrite_valid),
    .I0(_zz_10),
    .I1(HazardSimplePlugin_writeBackWrites_valid) 
);
defparam lastStageRegFileWrite_valid_s1.INIT=4'hE;
  LUT3 _zz_execute_SHIFT_RIGHT_1_1_s (
    .F(_zz_execute_SHIFT_RIGHT_1[1]),
    .I0(_zz_execute_SHIFT_RIGHT_1_17_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_1_9),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_1_s.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_2_s (
    .F(_zz_execute_SHIFT_RIGHT_1[2]),
    .I0(_zz_execute_SHIFT_RIGHT_1_18_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_2_9),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_2_s.INIT=8'hA3;
  LUT3 _zz_execute_SHIFT_RIGHT_1_3_s (
    .F(_zz_execute_SHIFT_RIGHT_1[3]),
    .I0(_zz_execute_SHIFT_RIGHT_1_19_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_3_9),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_3_s.INIT=8'h5C;
  LUT3 _zz_execute_SHIFT_RIGHT_1_4_s (
    .F(_zz_execute_SHIFT_RIGHT_1[4]),
    .I0(_zz_execute_SHIFT_RIGHT_1_28_6),
    .I1(_zz_execute_SHIFT_RIGHT_1_4_9),
    .I2(_zz_execute_SHIFT_RIGHT_1_4_10) 
);
defparam _zz_execute_SHIFT_RIGHT_1_4_s.INIT=8'h0D;
  LUT3 _zz_execute_SHIFT_RIGHT_1_5_s (
    .F(_zz_execute_SHIFT_RIGHT_1[5]),
    .I0(_zz_execute_SHIFT_RIGHT_1_21_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_5_9),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_5_s.INIT=8'hA3;
  LUT3 n18879_s7 (
    .F(n18879_8),
    .I0(execute_to_memory_BRANCH_CALC[31]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[31]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18879_s7.INIT=8'hCA;
  LUT3 n18880_s6 (
    .F(n18880_8),
    .I0(execute_to_memory_BRANCH_CALC[30]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[30]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18880_s6.INIT=8'hCA;
  LUT3 n18881_s6 (
    .F(n18881_8),
    .I0(execute_to_memory_BRANCH_CALC[29]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[29]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18881_s6.INIT=8'hCA;
  LUT3 n18882_s6 (
    .F(n18882_8),
    .I0(execute_to_memory_BRANCH_CALC[28]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[28]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18882_s6.INIT=8'hCA;
  LUT3 n18883_s6 (
    .F(n18883_8),
    .I0(execute_to_memory_BRANCH_CALC[27]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[27]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18883_s6.INIT=8'hCA;
  LUT3 n18884_s6 (
    .F(n18884_8),
    .I0(execute_to_memory_BRANCH_CALC[26]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[26]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18884_s6.INIT=8'hCA;
  LUT3 n18885_s6 (
    .F(n18885_8),
    .I0(execute_to_memory_BRANCH_CALC[25]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[25]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18885_s6.INIT=8'hCA;
  LUT3 n18886_s6 (
    .F(n18886_8),
    .I0(execute_to_memory_BRANCH_CALC[24]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[24]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18886_s6.INIT=8'hCA;
  LUT3 n18887_s6 (
    .F(n18887_8),
    .I0(execute_to_memory_BRANCH_CALC[23]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[23]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18887_s6.INIT=8'hCA;
  LUT3 n18888_s6 (
    .F(n18888_8),
    .I0(execute_to_memory_BRANCH_CALC[22]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[22]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18888_s6.INIT=8'hCA;
  LUT3 n18889_s6 (
    .F(n18889_8),
    .I0(execute_to_memory_BRANCH_CALC[21]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[21]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18889_s6.INIT=8'hCA;
  LUT3 n18890_s6 (
    .F(n18890_8),
    .I0(execute_to_memory_BRANCH_CALC[20]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[20]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18890_s6.INIT=8'hCA;
  LUT3 n18891_s6 (
    .F(n18891_8),
    .I0(execute_to_memory_BRANCH_CALC[19]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[19]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18891_s6.INIT=8'hCA;
  LUT3 n18892_s6 (
    .F(n18892_8),
    .I0(execute_to_memory_BRANCH_CALC[18]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[18]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18892_s6.INIT=8'hCA;
  LUT3 n18893_s6 (
    .F(n18893_8),
    .I0(execute_to_memory_BRANCH_CALC[17]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[17]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18893_s6.INIT=8'hCA;
  LUT3 n18894_s6 (
    .F(n18894_8),
    .I0(execute_to_memory_BRANCH_CALC[16]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[16]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18894_s6.INIT=8'hCA;
  LUT3 n18895_s6 (
    .F(n18895_8),
    .I0(execute_to_memory_BRANCH_CALC[15]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[15]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18895_s6.INIT=8'hCA;
  LUT3 n18896_s6 (
    .F(n18896_8),
    .I0(execute_to_memory_BRANCH_CALC[14]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[14]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18896_s6.INIT=8'hCA;
  LUT3 n18897_s6 (
    .F(n18897_8),
    .I0(execute_to_memory_BRANCH_CALC[13]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[13]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18897_s6.INIT=8'hCA;
  LUT3 n18898_s6 (
    .F(n18898_8),
    .I0(execute_to_memory_BRANCH_CALC[12]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[12]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18898_s6.INIT=8'hCA;
  LUT3 n18899_s6 (
    .F(n18899_8),
    .I0(execute_to_memory_BRANCH_CALC[11]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[11]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18899_s6.INIT=8'hCA;
  LUT3 n18900_s6 (
    .F(n18900_8),
    .I0(execute_to_memory_BRANCH_CALC[10]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[10]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18900_s6.INIT=8'hCA;
  LUT3 n18901_s6 (
    .F(n18901_8),
    .I0(execute_to_memory_BRANCH_CALC[9]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[9]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18901_s6.INIT=8'hCA;
  LUT3 n18902_s6 (
    .F(n18902_8),
    .I0(execute_to_memory_BRANCH_CALC[8]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[8]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18902_s6.INIT=8'hCA;
  LUT3 n18903_s6 (
    .F(n18903_8),
    .I0(execute_to_memory_BRANCH_CALC[7]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[7]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18903_s6.INIT=8'hCA;
  LUT3 n18904_s6 (
    .F(n18904_8),
    .I0(execute_to_memory_BRANCH_CALC[6]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[6]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18904_s6.INIT=8'hCA;
  LUT3 n18905_s6 (
    .F(n18905_8),
    .I0(execute_to_memory_BRANCH_CALC[5]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[5]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18905_s6.INIT=8'hCA;
  LUT3 n18906_s6 (
    .F(n18906_8),
    .I0(execute_to_memory_BRANCH_CALC[4]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[4]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18906_s6.INIT=8'hCA;
  LUT3 n18907_s6 (
    .F(n18907_8),
    .I0(execute_to_memory_BRANCH_CALC[3]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[3]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18907_s6.INIT=8'hCA;
  LUT3 n18908_s6 (
    .F(n18908_8),
    .I0(execute_to_memory_BRANCH_CALC[2]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[2]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18908_s6.INIT=8'hCA;
  LUT3 n18909_s7 (
    .F(n18909_8),
    .I0(execute_to_memory_BRANCH_CALC[1]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18909_s7.INIT=8'hCA;
  LUT2 n17953_s0 (
    .F(n17953_4),
    .I0(main_basesoc_ibus_adr[1]),
    .I1(main_basesoc_ibus_adr[0]) 
);
defparam n17953_s0.INIT=4'h6;
  LUT3 n17952_s0 (
    .F(n17952_4),
    .I0(main_basesoc_ibus_adr[1]),
    .I1(main_basesoc_ibus_adr[0]),
    .I2(main_basesoc_ibus_adr[2]) 
);
defparam n17952_s0.INIT=8'h78;
  LUT3 _zz__zz_decode_IS_RS2_SIGNED_3_0_s3 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_3_0_6),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_3_0_s3.INIT=8'h10;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_15_s4 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_15_7),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[12]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_15_s4.INIT=16'h0100;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_42_12_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_42_12_4),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[5]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_42_12_s1.INIT=16'hBBF0;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_55_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_55_4),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I2(_zz__zz_decode_IS_RS2_SIGNED_55_5),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[5]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_55_s1.INIT=16'hFA3F;
  LUT2 _zz__zz_decode_IS_RS2_SIGNED_92_0_s3 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_92_0_6),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_92_0_s3.INIT=4'h4;
  LUT3 _zz__zz_decode_IS_RS2_SIGNED_113_0_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_113_0_4),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[13]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_113_0_s1.INIT=8'h07;
  LUT3 execute_BRANCH_DO_s1 (
    .F(execute_BRANCH_DO_4),
    .I0(execute_RS1[1]),
    .I1(decode_to_execute_BRANCH_CTRL[0]),
    .I2(decode_to_execute_INSTRUCTION[21]) 
);
defparam execute_BRANCH_DO_s1.INIT=8'h87;
  LUT4 execute_BRANCH_DO_s2 (
    .F(execute_BRANCH_DO_5),
    .I0(decode_to_execute_INSTRUCTION[8]),
    .I1(decode_to_execute_BRANCH_CTRL[0]),
    .I2(execute_BRANCH_DO_6),
    .I3(decode_to_execute_PREDICTION_HAD_BRANCHED2) 
);
defparam execute_BRANCH_DO_s2.INIT=16'hBFC0;
  LUT4 _zz_decode_RS2_31_s1 (
    .F(_zz_decode_RS2_31_4),
    .I0(_zz_decode_RS2_31_7),
    .I1(_zz_decode_RS2_31_8),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_31_s1.INIT=16'h35F3;
  LUT4 _zz_decode_RS2_31_s2 (
    .F(_zz_decode_RS2_31_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[31]),
    .I2(_zz_decode_RS2_31_9),
    .I3(_zz_decode_RS2_31_10) 
);
defparam _zz_decode_RS2_31_s2.INIT=16'h0700;
  LUT2 _zz_decode_RS2_31_s3 (
    .F(_zz_decode_RS2_31_6),
    .I0(execute_arbitration_isValid),
    .I1(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_31_s3.INIT=4'h8;
  LUT4 _zz_decode_RS2_30_s1 (
    .F(_zz_decode_RS2_30_4),
    .I0(_zz_decode_RS2_30_6),
    .I1(_zz_decode_RS2_30_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_30_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_30_s2 (
    .F(_zz_decode_RS2_30_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[30]),
    .I2(_zz_decode_RS2_30_8) 
);
defparam _zz_decode_RS2_30_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_29_s1 (
    .F(_zz_decode_RS2_29_4),
    .I0(_zz_decode_RS2_29_6),
    .I1(_zz_decode_RS2_29_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_29_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_29_s2 (
    .F(_zz_decode_RS2_29_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[29]),
    .I2(_zz_decode_RS2_29_8) 
);
defparam _zz_decode_RS2_29_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_28_s1 (
    .F(_zz_decode_RS2_28_4),
    .I0(_zz_decode_RS2_28_6),
    .I1(_zz_decode_RS2_28_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_28_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_28_s2 (
    .F(_zz_decode_RS2_28_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[28]),
    .I2(_zz_decode_RS2_28_8) 
);
defparam _zz_decode_RS2_28_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_27_s1 (
    .F(_zz_decode_RS2_27_4),
    .I0(_zz_decode_RS2_27_6),
    .I1(_zz_decode_RS2_27_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_27_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_27_s2 (
    .F(_zz_decode_RS2_27_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[27]),
    .I2(_zz_decode_RS2_27_8) 
);
defparam _zz_decode_RS2_27_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_26_s1 (
    .F(_zz_decode_RS2_26_4),
    .I0(_zz_decode_RS2_26_6),
    .I1(_zz_decode_RS2_26_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_26_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_26_s2 (
    .F(_zz_decode_RS2_26_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[26]),
    .I2(_zz_decode_RS2_26_8) 
);
defparam _zz_decode_RS2_26_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_25_s1 (
    .F(_zz_decode_RS2_25_4),
    .I0(_zz_decode_RS2_25_6),
    .I1(_zz_decode_RS2_25_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_25_s1.INIT=16'hC5FC;
  LUT4 _zz_decode_RS2_25_s2 (
    .F(_zz_decode_RS2_25_5),
    .I0(_zz_CsrPlugin_csrMapping_readDataInit[25]),
    .I1(execute_CsrPlugin_csr_3008),
    .I2(execute_CsrPlugin_csr_3264),
    .I3(_zz_decode_RS2_25_8) 
);
defparam _zz_decode_RS2_25_s2.INIT=16'h0700;
  LUT4 _zz_decode_RS2_24_s1 (
    .F(_zz_decode_RS2_24_4),
    .I0(_zz_decode_RS2_24_6),
    .I1(_zz_decode_RS2_24_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_24_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_24_s2 (
    .F(_zz_decode_RS2_24_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[24]),
    .I2(_zz_decode_RS2_24_8) 
);
defparam _zz_decode_RS2_24_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_23_s1 (
    .F(_zz_decode_RS2_23_4),
    .I0(_zz_decode_RS2_23_6),
    .I1(_zz_decode_RS2_23_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_23_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_23_s2 (
    .F(_zz_decode_RS2_23_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[23]),
    .I2(_zz_decode_RS2_23_8) 
);
defparam _zz_decode_RS2_23_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_22_s1 (
    .F(_zz_decode_RS2_22_4),
    .I0(_zz_decode_RS2_22_6),
    .I1(_zz_decode_RS2_22_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_22_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_22_s2 (
    .F(_zz_decode_RS2_22_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[22]),
    .I2(_zz_decode_RS2_22_8) 
);
defparam _zz_decode_RS2_22_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_21_s1 (
    .F(_zz_decode_RS2_21_4),
    .I0(_zz_decode_RS2_21_6),
    .I1(_zz_decode_RS2_21_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_21_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_21_s2 (
    .F(_zz_decode_RS2_21_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[21]),
    .I2(_zz_decode_RS2_21_8) 
);
defparam _zz_decode_RS2_21_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_20_s1 (
    .F(_zz_decode_RS2_20_4),
    .I0(_zz_decode_RS2_20_6),
    .I1(_zz_decode_RS2_20_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_20_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_20_s2 (
    .F(_zz_decode_RS2_20_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[20]),
    .I2(_zz_decode_RS2_20_8) 
);
defparam _zz_decode_RS2_20_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_19_s1 (
    .F(_zz_decode_RS2_19_4),
    .I0(_zz_decode_RS2_19_6),
    .I1(_zz_decode_RS2_19_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_19_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_19_s2 (
    .F(_zz_decode_RS2_19_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[19]),
    .I2(_zz_decode_RS2_19_8) 
);
defparam _zz_decode_RS2_19_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_18_s1 (
    .F(_zz_decode_RS2_18_4),
    .I0(_zz_decode_RS2_18_6),
    .I1(_zz_decode_RS2_18_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_18_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_18_s2 (
    .F(_zz_decode_RS2_18_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[18]),
    .I2(_zz_decode_RS2_18_8) 
);
defparam _zz_decode_RS2_18_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_17_s1 (
    .F(_zz_decode_RS2_17_4),
    .I0(_zz_decode_RS2_17_6),
    .I1(_zz_decode_RS2_17_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_17_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_17_s2 (
    .F(_zz_decode_RS2_17_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[17]),
    .I2(_zz_decode_RS2_17_8) 
);
defparam _zz_decode_RS2_17_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_16_s1 (
    .F(_zz_decode_RS2_16_4),
    .I0(_zz_decode_RS2_16_6),
    .I1(_zz_decode_RS2_16_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_16_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_16_s2 (
    .F(_zz_decode_RS2_16_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[16]),
    .I2(_zz_decode_RS2_16_8) 
);
defparam _zz_decode_RS2_16_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_15_s1 (
    .F(_zz_decode_RS2_15_4),
    .I0(_zz_decode_RS2_15_6),
    .I1(_zz_decode_RS2_15_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_15_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_15_s2 (
    .F(_zz_decode_RS2_15_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[15]),
    .I2(_zz_decode_RS2_15_8) 
);
defparam _zz_decode_RS2_15_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_14_s1 (
    .F(_zz_decode_RS2_14_4),
    .I0(_zz_decode_RS2_14_6),
    .I1(_zz_decode_RS2_14_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_14_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_14_s2 (
    .F(_zz_decode_RS2_14_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[14]),
    .I2(_zz_decode_RS2_14_8) 
);
defparam _zz_decode_RS2_14_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_13_s1 (
    .F(_zz_decode_RS2_13_4),
    .I0(_zz_decode_RS2_13_6),
    .I1(_zz_decode_RS2_13_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_13_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_13_s2 (
    .F(_zz_decode_RS2_13_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[13]),
    .I2(_zz_decode_RS2_13_8) 
);
defparam _zz_decode_RS2_13_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_12_s1 (
    .F(_zz_decode_RS2_12_4),
    .I0(_zz_decode_RS2_12_6),
    .I1(_zz_decode_RS2_12_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_12_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_12_s2 (
    .F(_zz_decode_RS2_12_5),
    .I0(_zz_CsrPlugin_csrMapping_readDataInit[12]),
    .I1(execute_CsrPlugin_csr_3008),
    .I2(_zz_decode_RS2_12_8) 
);
defparam _zz_decode_RS2_12_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_11_s1 (
    .F(_zz_decode_RS2_11_4),
    .I0(_zz_decode_RS2_11_6),
    .I1(execute_SrcPlugin_addSub[11]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_11_s1.INIT=16'h35F3;
  LUT3 _zz_decode_RS2_11_s2 (
    .F(_zz_decode_RS2_11_5),
    .I0(_zz_decode_RS2_11_7),
    .I1(_zz_decode_RS2_11_8),
    .I2(_zz_decode_RS2_11_9) 
);
defparam _zz_decode_RS2_11_s2.INIT=8'h80;
  LUT4 _zz_decode_RS2_10_s1 (
    .F(_zz_decode_RS2_10_4),
    .I0(_zz_decode_RS2_10_6),
    .I1(execute_SrcPlugin_addSub[10]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_10_s1.INIT=16'h35F3;
  LUT3 _zz_decode_RS2_10_s2 (
    .F(_zz_decode_RS2_10_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[10]),
    .I2(_zz_decode_RS2_10_7) 
);
defparam _zz_decode_RS2_10_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_9_s1 (
    .F(_zz_decode_RS2_9_4),
    .I0(_zz_decode_RS2_9_6),
    .I1(execute_SrcPlugin_addSub[9]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_9_s1.INIT=16'h35F3;
  LUT3 _zz_decode_RS2_9_s2 (
    .F(_zz_decode_RS2_9_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[9]),
    .I2(_zz_decode_RS2_9_7) 
);
defparam _zz_decode_RS2_9_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_8_s1 (
    .F(_zz_decode_RS2_8_4),
    .I0(_zz_decode_RS2_8_6),
    .I1(execute_SrcPlugin_addSub[8]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_8_s1.INIT=16'h35F3;
  LUT3 _zz_decode_RS2_8_s2 (
    .F(_zz_decode_RS2_8_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[8]),
    .I2(_zz_decode_RS2_8_7) 
);
defparam _zz_decode_RS2_8_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_7_s1 (
    .F(_zz_decode_RS2_7_4),
    .I0(_zz_decode_RS2_7_6),
    .I1(execute_SrcPlugin_addSub[7]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_7_s1.INIT=16'h35F3;
  LUT4 _zz_decode_RS2_7_s2 (
    .F(_zz_decode_RS2_7_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[7]),
    .I2(_zz_decode_RS2_7_7),
    .I3(_zz_decode_RS2_7_8) 
);
defparam _zz_decode_RS2_7_s2.INIT=16'h7000;
  LUT4 _zz_decode_RS2_6_s1 (
    .F(_zz_decode_RS2_6_4),
    .I0(_zz_decode_RS2_6_6),
    .I1(execute_SrcPlugin_addSub[6]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_6_s1.INIT=16'h35F3;
  LUT3 _zz_decode_RS2_6_s2 (
    .F(_zz_decode_RS2_6_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[6]),
    .I2(_zz_decode_RS2_6_7) 
);
defparam _zz_decode_RS2_6_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_5_s1 (
    .F(_zz_decode_RS2_5_4),
    .I0(_zz_decode_RS2_5_6),
    .I1(execute_SrcPlugin_addSub[5]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_5_s1.INIT=16'h35F3;
  LUT3 _zz_decode_RS2_5_s2 (
    .F(_zz_decode_RS2_5_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[5]),
    .I2(_zz_decode_RS2_5_7) 
);
defparam _zz_decode_RS2_5_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_4_s1 (
    .F(_zz_decode_RS2_4_4),
    .I0(_zz_decode_RS2_4_6),
    .I1(execute_SrcPlugin_addSub[4]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_4_s1.INIT=16'h35F3;
  LUT3 _zz_decode_RS2_4_s2 (
    .F(_zz_decode_RS2_4_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[4]),
    .I2(_zz_decode_RS2_4_7) 
);
defparam _zz_decode_RS2_4_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_3_s1 (
    .F(_zz_decode_RS2_3_4),
    .I0(_zz_decode_RS2_3_6),
    .I1(execute_SrcPlugin_addSub[3]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_3_s1.INIT=16'h35F3;
  LUT3 _zz_decode_RS2_3_s2 (
    .F(_zz_decode_RS2_3_5),
    .I0(execute_CsrPlugin_csr_772),
    .I1(CsrPlugin_mie_MSIE),
    .I2(_zz_decode_RS2_3_7) 
);
defparam _zz_decode_RS2_3_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_2_s1 (
    .F(_zz_decode_RS2_2_4),
    .I0(_zz_decode_RS2_2_6),
    .I1(execute_SrcPlugin_addSub[2]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_2_s1.INIT=16'h35F3;
  LUT4 _zz_decode_RS2_2_s2 (
    .F(_zz_decode_RS2_2_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[2]),
    .I2(_zz_decode_RS2_2_7),
    .I3(_zz_decode_RS2_2_8) 
);
defparam _zz_decode_RS2_2_s2.INIT=16'h0700;
  LUT4 _zz_decode_RS2_1_s1 (
    .F(_zz_decode_RS2_1_4),
    .I0(_zz_decode_RS2_1_6),
    .I1(stage0_mask_3_3),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_1_s1.INIT=16'h35F3;
  LUT4 _zz_decode_RS2_1_s2 (
    .F(_zz_decode_RS2_1_5),
    .I0(CsrPlugin_mtval[1]),
    .I1(execute_CsrPlugin_csr_835),
    .I2(_zz_decode_RS2_1_7),
    .I3(_zz_decode_RS2_1_8) 
);
defparam _zz_decode_RS2_1_s2.INIT=16'h0700;
  LUT4 _zz_decode_RS2_0_s1 (
    .F(_zz_decode_RS2_0_4),
    .I0(_zz_decode_RS2_0_6),
    .I1(n4_6_0),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_0_s1.INIT=16'hC55C;
  LUT4 _zz_decode_RS2_0_s2 (
    .F(_zz_decode_RS2_0_5),
    .I0(CsrPlugin_mtval[0]),
    .I1(execute_CsrPlugin_csr_835),
    .I2(_zz_decode_RS2_0_7),
    .I3(_zz_decode_RS2_0_8) 
);
defparam _zz_decode_RS2_0_s2.INIT=16'h0700;
  LUT3 decode_RS2_31_s2 (
    .F(decode_RS2_31_5),
    .I0(_zz_decode_RS2_2_31_4),
    .I1(_zz_decode_RS2_2_31_5),
    .I2(decode_RS2_31_15) 
);
defparam decode_RS2_31_s2.INIT=8'h10;
  LUT4 decode_RS2_31_s3 (
    .F(decode_RS2_31_6),
    .I0(decode_RS2_31_9),
    .I1(decode_RS2_31_13),
    .I2(_zz_decode_RS2_1[31]),
    .I3(decode_RS2_31_11) 
);
defparam decode_RS2_31_s3.INIT=16'h0FEE;
  LUT4 decode_RS2_31_s4 (
    .F(decode_RS2_31_7),
    .I0(n14933_3),
    .I1(execute_arbitration_isValid),
    .I2(decode_to_execute_REGFILE_WRITE_VALID),
    .I3(decode_to_execute_BYPASSABLE_EXECUTE_STAGE) 
);
defparam decode_RS2_31_s4.INIT=16'h4000;
  LUT4 decode_RS2_30_s2 (
    .F(decode_RS2_30_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[30]),
    .I1(_zz_RegFilePlugin_regFile_port1[30]),
    .I2(decode_RS2_30_7),
    .I3(decode_RS2_30_10) 
);
defparam decode_RS2_30_s2.INIT=16'hAC00;
  LUT4 decode_RS2_30_s3 (
    .F(decode_RS2_30_6),
    .I0(decode_RS2_31_9),
    .I1(_zz_decode_RS2_2[30]),
    .I2(_zz_decode_RS2_1[30]),
    .I3(decode_RS2_31_11) 
);
defparam decode_RS2_30_s3.INIT=16'h0F77;
  LUT4 decode_RS2_29_s2 (
    .F(decode_RS2_29_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[29]),
    .I1(_zz_RegFilePlugin_regFile_port1[29]),
    .I2(decode_RS2_30_7),
    .I3(decode_RS2_30_10) 
);
defparam decode_RS2_29_s2.INIT=16'hAC00;
  LUT4 decode_RS2_29_s3 (
    .F(decode_RS2_29_6),
    .I0(decode_RS2_31_9),
    .I1(_zz_decode_RS2_2[29]),
    .I2(_zz_decode_RS2_1[29]),
    .I3(decode_RS2_31_11) 
);
defparam decode_RS2_29_s3.INIT=16'h0F77;
  LUT4 decode_RS2_28_s2 (
    .F(decode_RS2_28_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[28]),
    .I1(_zz_RegFilePlugin_regFile_port1[28]),
    .I2(decode_RS2_30_7),
    .I3(decode_RS2_30_10) 
);
defparam decode_RS2_28_s2.INIT=16'hAC00;
  LUT4 decode_RS2_28_s3 (
    .F(decode_RS2_28_6),
    .I0(decode_RS2_31_9),
    .I1(_zz_decode_RS2_2[28]),
    .I2(_zz_decode_RS2_1[28]),
    .I3(decode_RS2_31_11) 
);
defparam decode_RS2_28_s3.INIT=16'h0F77;
  LUT4 decode_RS2_27_s2 (
    .F(decode_RS2_27_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[27]),
    .I1(_zz_RegFilePlugin_regFile_port1[27]),
    .I2(decode_RS2_30_7),
    .I3(decode_RS2_30_10) 
);
defparam decode_RS2_27_s2.INIT=16'hAC00;
  LUT4 decode_RS2_27_s3 (
    .F(decode_RS2_27_6),
    .I0(decode_RS2_31_9),
    .I1(_zz_decode_RS2_2[27]),
    .I2(_zz_decode_RS2_1[27]),
    .I3(decode_RS2_31_11) 
);
defparam decode_RS2_27_s3.INIT=16'h0F77;
  LUT4 decode_RS2_26_s2 (
    .F(decode_RS2_26_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[26]),
    .I1(_zz_RegFilePlugin_regFile_port1[26]),
    .I2(decode_RS2_30_7),
    .I3(decode_RS2_30_10) 
);
defparam decode_RS2_26_s2.INIT=16'hAC00;
  LUT4 decode_RS2_26_s3 (
    .F(decode_RS2_26_6),
    .I0(decode_RS2_31_9),
    .I1(_zz_decode_RS2_2[26]),
    .I2(_zz_decode_RS2_1[26]),
    .I3(decode_RS2_31_11) 
);
defparam decode_RS2_26_s3.INIT=16'h0F77;
  LUT4 decode_RS2_25_s2 (
    .F(decode_RS2_25_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[25]),
    .I1(_zz_RegFilePlugin_regFile_port1[25]),
    .I2(decode_RS2_30_7),
    .I3(decode_RS2_30_10) 
);
defparam decode_RS2_25_s2.INIT=16'hAC00;
  LUT4 decode_RS2_25_s3 (
    .F(decode_RS2_25_6),
    .I0(decode_RS2_31_9),
    .I1(_zz_decode_RS2_2[25]),
    .I2(_zz_decode_RS2_1[25]),
    .I3(decode_RS2_31_11) 
);
defparam decode_RS2_25_s3.INIT=16'h0F77;
  LUT3 decode_RS2_24_s2 (
    .F(decode_RS2_24_5),
    .I0(_zz_decode_RS2_2_24_4),
    .I1(_zz_decode_RS2_2_24_5),
    .I2(decode_RS2_31_15) 
);
defparam decode_RS2_24_s2.INIT=8'h10;
  LUT4 decode_RS2_24_s3 (
    .F(decode_RS2_24_6),
    .I0(decode_RS2_31_9),
    .I1(decode_RS2_24_9),
    .I2(_zz_decode_RS2_1[24]),
    .I3(decode_RS2_31_11) 
);
defparam decode_RS2_24_s3.INIT=16'h0FEE;
  LUT3 decode_RS2_23_s2 (
    .F(decode_RS2_23_5),
    .I0(_zz_decode_RS2_2_23_4),
    .I1(_zz_decode_RS2_2_23_5),
    .I2(decode_RS2_31_15) 
);
defparam decode_RS2_23_s2.INIT=8'h10;
  LUT4 decode_RS2_23_s3 (
    .F(decode_RS2_23_6),
    .I0(decode_RS2_31_9),
    .I1(decode_RS2_23_9),
    .I2(_zz_decode_RS2_1[23]),
    .I3(decode_RS2_31_11) 
);
defparam decode_RS2_23_s3.INIT=16'h0FEE;
  LUT4 decode_RS2_22_s2 (
    .F(decode_RS2_22_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[22]),
    .I1(_zz_RegFilePlugin_regFile_port1[22]),
    .I2(decode_RS2_30_7),
    .I3(decode_RS2_30_10) 
);
defparam decode_RS2_22_s2.INIT=16'hAC00;
  LUT4 decode_RS2_22_s3 (
    .F(decode_RS2_22_6),
    .I0(decode_RS2_31_9),
    .I1(_zz_decode_RS2_2[22]),
    .I2(_zz_decode_RS2_1[22]),
    .I3(decode_RS2_31_11) 
);
defparam decode_RS2_22_s3.INIT=16'h0F77;
  LUT4 decode_RS2_21_s2 (
    .F(decode_RS2_21_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[21]),
    .I1(_zz_RegFilePlugin_regFile_port1[21]),
    .I2(decode_RS2_30_7),
    .I3(decode_RS2_30_10) 
);
defparam decode_RS2_21_s2.INIT=16'hAC00;
  LUT4 decode_RS2_21_s3 (
    .F(decode_RS2_21_6),
    .I0(decode_RS2_31_9),
    .I1(_zz_decode_RS2_2[21]),
    .I2(_zz_decode_RS2_1[21]),
    .I3(decode_RS2_31_11) 
);
defparam decode_RS2_21_s3.INIT=16'h0F77;
  LUT4 decode_RS2_20_s2 (
    .F(decode_RS2_20_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[20]),
    .I1(_zz_RegFilePlugin_regFile_port1[20]),
    .I2(decode_RS2_30_7),
    .I3(decode_RS2_30_10) 
);
defparam decode_RS2_20_s2.INIT=16'hAC00;
  LUT4 decode_RS2_20_s3 (
    .F(decode_RS2_20_6),
    .I0(decode_RS2_31_9),
    .I1(_zz_decode_RS2_2[20]),
    .I2(_zz_decode_RS2_1[20]),
    .I3(decode_RS2_31_11) 
);
defparam decode_RS2_20_s3.INIT=16'h0F77;
  LUT4 decode_RS2_19_s2 (
    .F(decode_RS2_19_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[19]),
    .I1(_zz_RegFilePlugin_regFile_port1[19]),
    .I2(decode_RS2_30_7),
    .I3(decode_RS2_30_10) 
);
defparam decode_RS2_19_s2.INIT=16'hAC00;
  LUT4 decode_RS2_19_s3 (
    .F(decode_RS2_19_6),
    .I0(decode_RS2_31_9),
    .I1(_zz_decode_RS2_2[19]),
    .I2(_zz_decode_RS2_1[19]),
    .I3(decode_RS2_31_11) 
);
defparam decode_RS2_19_s3.INIT=16'h0F77;
  LUT4 decode_RS2_18_s2 (
    .F(decode_RS2_18_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[18]),
    .I1(_zz_RegFilePlugin_regFile_port1[18]),
    .I2(decode_RS2_30_7),
    .I3(decode_RS2_30_10) 
);
defparam decode_RS2_18_s2.INIT=16'hAC00;
  LUT4 decode_RS2_18_s3 (
    .F(decode_RS2_18_6),
    .I0(decode_RS2_31_9),
    .I1(_zz_decode_RS2_2[18]),
    .I2(_zz_decode_RS2_1[18]),
    .I3(decode_RS2_31_11) 
);
defparam decode_RS2_18_s3.INIT=16'h0F77;
  LUT4 decode_RS2_17_s2 (
    .F(decode_RS2_17_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[17]),
    .I1(_zz_RegFilePlugin_regFile_port1[17]),
    .I2(decode_RS2_30_7),
    .I3(decode_RS2_30_10) 
);
defparam decode_RS2_17_s2.INIT=16'hAC00;
  LUT4 decode_RS2_17_s3 (
    .F(decode_RS2_17_6),
    .I0(decode_RS2_31_9),
    .I1(_zz_decode_RS2_2[17]),
    .I2(_zz_decode_RS2_1[17]),
    .I3(decode_RS2_31_11) 
);
defparam decode_RS2_17_s3.INIT=16'h0F77;
  LUT3 decode_RS2_16_s2 (
    .F(decode_RS2_16_5),
    .I0(_zz_decode_RS2_2_16_4),
    .I1(_zz_decode_RS2_2_16_5),
    .I2(decode_RS2_31_15) 
);
defparam decode_RS2_16_s2.INIT=8'h10;
  LUT4 decode_RS2_16_s3 (
    .F(decode_RS2_16_6),
    .I0(decode_RS2_31_9),
    .I1(decode_RS2_16_9),
    .I2(_zz_decode_RS2_1[16]),
    .I3(decode_RS2_31_11) 
);
defparam decode_RS2_16_s3.INIT=16'h0FEE;
  LUT2 decode_RS2_15_s2 (
    .F(decode_RS2_15_5),
    .I0(decode_RS2_31_15),
    .I1(_zz_decode_RS2_2[15]) 
);
defparam decode_RS2_15_s2.INIT=4'h8;
  LUT4 decode_RS2_15_s3 (
    .F(decode_RS2_15_6),
    .I0(decode_RS2_31_9),
    .I1(decode_RS2_15_9),
    .I2(_zz_decode_RS2_1[15]),
    .I3(decode_RS2_31_11) 
);
defparam decode_RS2_15_s3.INIT=16'h0FEE;
  LUT2 decode_RS2_14_s2 (
    .F(decode_RS2_14_5),
    .I0(decode_RS2_31_7),
    .I1(decode_RS2_31_15) 
);
defparam decode_RS2_14_s2.INIT=4'h4;
  LUT3 decode_RS2_14_s3 (
    .F(decode_RS2_14_6),
    .I0(decode_RS2_14_7),
    .I1(_zz_decode_RS2[14]),
    .I2(decode_RS2_31_7) 
);
defparam decode_RS2_14_s3.INIT=8'hCA;
  LUT4 decode_RS2_13_s2 (
    .F(decode_RS2_13_5),
    .I0(writeBack_MulPlugin_result[45]),
    .I1(memory_to_writeBack_MUL_LOW[13]),
    .I2(decode_RS2_13_8),
    .I3(_zz_decode_RS2_2_14_6) 
);
defparam decode_RS2_13_s2.INIT=16'hCA00;
  LUT4 decode_RS2_13_s3 (
    .F(decode_RS2_13_6),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[13]),
    .I1(decode_RS2_13_15),
    .I2(_zz_decode_RS2_2_14_6),
    .I3(_zz_decode_RS2_2_12_6) 
);
defparam decode_RS2_13_s3.INIT=16'h030A;
  LUT3 decode_RS2_13_s4 (
    .F(decode_RS2_13_7),
    .I0(decode_RS2_13_10),
    .I1(_zz_decode_RS2[13]),
    .I2(decode_RS2_31_7) 
);
defparam decode_RS2_13_s4.INIT=8'hCA;
  LUT4 decode_RS2_12_s2 (
    .F(decode_RS2_12_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[12]),
    .I1(_zz_RegFilePlugin_regFile_port1[12]),
    .I2(decode_RS2_30_7),
    .I3(decode_RS2_30_10) 
);
defparam decode_RS2_12_s2.INIT=16'hAC00;
  LUT4 decode_RS2_12_s3 (
    .F(decode_RS2_12_6),
    .I0(decode_RS2_31_9),
    .I1(_zz_decode_RS2_2[12]),
    .I2(_zz_decode_RS2_1[12]),
    .I3(decode_RS2_31_11) 
);
defparam decode_RS2_12_s3.INIT=16'h0F77;
  LUT3 decode_RS2_11_s2 (
    .F(decode_RS2_11_5),
    .I0(_zz_decode_RS2_2_11_4),
    .I1(_zz_decode_RS2_2_11_5),
    .I2(decode_RS2_31_15) 
);
defparam decode_RS2_11_s2.INIT=8'h10;
  LUT4 decode_RS2_11_s3 (
    .F(decode_RS2_11_6),
    .I0(decode_RS2_31_9),
    .I1(decode_RS2_11_9),
    .I2(_zz_decode_RS2_1[11]),
    .I3(decode_RS2_31_11) 
);
defparam decode_RS2_11_s3.INIT=16'hF0BB;
  LUT4 decode_RS2_10_s2 (
    .F(decode_RS2_10_5),
    .I0(writeBack_MulPlugin_result[42]),
    .I1(memory_to_writeBack_MUL_LOW[10]),
    .I2(decode_RS2_13_8),
    .I3(_zz_decode_RS2_2_14_6) 
);
defparam decode_RS2_10_s2.INIT=16'hCA00;
  LUT4 decode_RS2_10_s3 (
    .F(decode_RS2_10_6),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[10]),
    .I1(decode_RS2_10_14),
    .I2(_zz_decode_RS2_2_14_6),
    .I3(_zz_decode_RS2_2_12_6) 
);
defparam decode_RS2_10_s3.INIT=16'h030A;
  LUT3 decode_RS2_10_s4 (
    .F(decode_RS2_10_7),
    .I0(decode_RS2_10_9),
    .I1(_zz_decode_RS2[10]),
    .I2(decode_RS2_31_7) 
);
defparam decode_RS2_10_s4.INIT=8'hCA;
  LUT3 decode_RS2_9_s2 (
    .F(decode_RS2_9_5),
    .I0(decode_RS2_9_6),
    .I1(_zz_decode_RS2[9]),
    .I2(decode_RS2_31_7) 
);
defparam decode_RS2_9_s2.INIT=8'hCA;
  LUT3 decode_RS2_8_s2 (
    .F(decode_RS2_8_5),
    .I0(_zz_decode_RS2_2_8_4),
    .I1(_zz_decode_RS2_2_8_5),
    .I2(decode_RS2_31_15) 
);
defparam decode_RS2_8_s2.INIT=8'h40;
  LUT4 decode_RS2_8_s3 (
    .F(decode_RS2_8_6),
    .I0(decode_RS2_31_9),
    .I1(decode_RS2_8_9),
    .I2(_zz_decode_RS2_1[8]),
    .I3(decode_RS2_31_11) 
);
defparam decode_RS2_8_s3.INIT=16'h0FEE;
  LUT4 decode_RS2_7_s2 (
    .F(decode_RS2_7_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[7]),
    .I1(_zz_RegFilePlugin_regFile_port1[7]),
    .I2(decode_RS2_30_7),
    .I3(decode_RS2_30_10) 
);
defparam decode_RS2_7_s2.INIT=16'hAC00;
  LUT4 decode_RS2_7_s3 (
    .F(decode_RS2_7_6),
    .I0(decode_RS2_31_9),
    .I1(_zz_decode_RS2_2[7]),
    .I2(_zz_decode_RS2_1[7]),
    .I3(decode_RS2_31_11) 
);
defparam decode_RS2_7_s3.INIT=16'h0F77;
  LUT4 decode_RS2_6_s2 (
    .F(decode_RS2_6_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[6]),
    .I1(_zz_RegFilePlugin_regFile_port1[6]),
    .I2(decode_RS2_30_7),
    .I3(decode_RS2_30_10) 
);
defparam decode_RS2_6_s2.INIT=16'hAC00;
  LUT4 decode_RS2_6_s3 (
    .F(decode_RS2_6_6),
    .I0(decode_RS2_31_9),
    .I1(_zz_decode_RS2_2[6]),
    .I2(_zz_decode_RS2_1[6]),
    .I3(decode_RS2_31_11) 
);
defparam decode_RS2_6_s3.INIT=16'h0F77;
  LUT3 decode_RS2_5_s2 (
    .F(decode_RS2_5_5),
    .I0(_zz_decode_RS2_1[5]),
    .I1(decode_RS2_5_6),
    .I2(decode_RS2_31_11) 
);
defparam decode_RS2_5_s2.INIT=8'h5C;
  LUT4 decode_RS2_4_s3 (
    .F(decode_RS2_4_6),
    .I0(_zz_decode_RS2_2[4]),
    .I1(decode_RS2_4_11),
    .I2(decode_RS2_31_11),
    .I3(decode_RS2_31_9) 
);
defparam decode_RS2_4_s3.INIT=16'h0A03;
  LUT4 decode_RS2_3_s3 (
    .F(decode_RS2_3_6),
    .I0(_zz_decode_RS2_2[3]),
    .I1(decode_RS2_3_11),
    .I2(decode_RS2_31_11),
    .I3(decode_RS2_31_9) 
);
defparam decode_RS2_3_s3.INIT=16'h0A03;
  LUT4 decode_RS2_2_s3 (
    .F(decode_RS2_2_6),
    .I0(_zz_decode_RS2_2[2]),
    .I1(decode_RS2_2_11),
    .I2(decode_RS2_31_11),
    .I3(decode_RS2_31_9) 
);
defparam decode_RS2_2_s3.INIT=16'h0A03;
  LUT3 decode_RS2_1_s2 (
    .F(decode_RS2_1_5),
    .I0(decode_RS2_1_6),
    .I1(_zz_decode_RS2_1[1]),
    .I2(decode_RS2_31_11) 
);
defparam decode_RS2_1_s2.INIT=8'h3A;
  LUT3 decode_RS2_0_s2 (
    .F(decode_RS2_0_5),
    .I0(decode_RS2_0_6),
    .I1(_zz_decode_RS2_1[0]),
    .I2(decode_RS2_31_11) 
);
defparam decode_RS2_0_s2.INIT=8'h3A;
  LUT3 decode_RS1_31_s2 (
    .F(decode_RS1_31_5),
    .I0(_zz_decode_RS2_2_31_4),
    .I1(_zz_decode_RS2_2_31_5),
    .I2(decode_RS1_31_15) 
);
defparam decode_RS1_31_s2.INIT=8'h10;
  LUT4 decode_RS1_31_s3 (
    .F(decode_RS1_31_6),
    .I0(decode_RS1_31_13),
    .I1(decode_RS1_31_10),
    .I2(_zz_decode_RS2_1[31]),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_31_s3.INIT=16'h0FDD;
  LUT4 decode_RS1_31_s4 (
    .F(decode_RS1_31_7),
    .I0(n14927_3),
    .I1(execute_arbitration_isValid),
    .I2(decode_to_execute_REGFILE_WRITE_VALID),
    .I3(decode_to_execute_BYPASSABLE_EXECUTE_STAGE) 
);
defparam decode_RS1_31_s4.INIT=16'h4000;
  LUT4 decode_RS1_30_s2 (
    .F(decode_RS1_30_5),
    .I0(_zz_RegFilePlugin_regFile_port0[30]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[30]),
    .I2(decode_RS1_30_7),
    .I3(decode_RS1_30_10) 
);
defparam decode_RS1_30_s2.INIT=16'hCA00;
  LUT4 decode_RS1_30_s3 (
    .F(decode_RS1_30_6),
    .I0(_zz_decode_RS2_2[30]),
    .I1(decode_RS1_31_10),
    .I2(_zz_decode_RS2_1[30]),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_30_s3.INIT=16'h0F77;
  LUT4 decode_RS1_29_s2 (
    .F(decode_RS1_29_5),
    .I0(_zz_RegFilePlugin_regFile_port0[29]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[29]),
    .I2(decode_RS1_30_7),
    .I3(decode_RS1_30_10) 
);
defparam decode_RS1_29_s2.INIT=16'hCA00;
  LUT4 decode_RS1_29_s3 (
    .F(decode_RS1_29_6),
    .I0(_zz_decode_RS2_2[29]),
    .I1(decode_RS1_31_10),
    .I2(_zz_decode_RS2_1[29]),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_29_s3.INIT=16'h0F77;
  LUT4 decode_RS1_28_s2 (
    .F(decode_RS1_28_5),
    .I0(_zz_RegFilePlugin_regFile_port0[28]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[28]),
    .I2(decode_RS1_30_7),
    .I3(decode_RS1_30_10) 
);
defparam decode_RS1_28_s2.INIT=16'hCA00;
  LUT4 decode_RS1_28_s3 (
    .F(decode_RS1_28_6),
    .I0(_zz_decode_RS2_2[28]),
    .I1(decode_RS1_31_10),
    .I2(_zz_decode_RS2_1[28]),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_28_s3.INIT=16'h0F77;
  LUT4 decode_RS1_27_s2 (
    .F(decode_RS1_27_5),
    .I0(_zz_RegFilePlugin_regFile_port0[27]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[27]),
    .I2(decode_RS1_30_7),
    .I3(decode_RS1_30_10) 
);
defparam decode_RS1_27_s2.INIT=16'hCA00;
  LUT4 decode_RS1_27_s3 (
    .F(decode_RS1_27_6),
    .I0(_zz_decode_RS2_2[27]),
    .I1(decode_RS1_31_10),
    .I2(_zz_decode_RS2_1[27]),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_27_s3.INIT=16'h0F77;
  LUT4 decode_RS1_26_s2 (
    .F(decode_RS1_26_5),
    .I0(_zz_RegFilePlugin_regFile_port0[26]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[26]),
    .I2(decode_RS1_30_7),
    .I3(decode_RS1_30_10) 
);
defparam decode_RS1_26_s2.INIT=16'hCA00;
  LUT4 decode_RS1_26_s3 (
    .F(decode_RS1_26_6),
    .I0(_zz_decode_RS2_2[26]),
    .I1(decode_RS1_31_10),
    .I2(_zz_decode_RS2_1[26]),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_26_s3.INIT=16'h0F77;
  LUT4 decode_RS1_25_s2 (
    .F(decode_RS1_25_5),
    .I0(_zz_RegFilePlugin_regFile_port0[25]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[25]),
    .I2(decode_RS1_30_7),
    .I3(decode_RS1_30_10) 
);
defparam decode_RS1_25_s2.INIT=16'hCA00;
  LUT4 decode_RS1_25_s3 (
    .F(decode_RS1_25_6),
    .I0(_zz_decode_RS2_2[25]),
    .I1(decode_RS1_31_10),
    .I2(_zz_decode_RS2_1[25]),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_25_s3.INIT=16'h0F77;
  LUT3 decode_RS1_24_s2 (
    .F(decode_RS1_24_5),
    .I0(_zz_decode_RS2_2_24_4),
    .I1(_zz_decode_RS2_2_24_5),
    .I2(decode_RS1_31_15) 
);
defparam decode_RS1_24_s2.INIT=8'h10;
  LUT4 decode_RS1_24_s3 (
    .F(decode_RS1_24_6),
    .I0(decode_RS1_24_9),
    .I1(decode_RS1_31_10),
    .I2(_zz_decode_RS2_1[24]),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_24_s3.INIT=16'h0FDD;
  LUT3 decode_RS1_23_s2 (
    .F(decode_RS1_23_5),
    .I0(_zz_decode_RS2_2_23_4),
    .I1(_zz_decode_RS2_2_23_5),
    .I2(decode_RS1_31_15) 
);
defparam decode_RS1_23_s2.INIT=8'h10;
  LUT4 decode_RS1_23_s3 (
    .F(decode_RS1_23_6),
    .I0(decode_RS1_23_9),
    .I1(decode_RS1_31_10),
    .I2(_zz_decode_RS2_1[23]),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_23_s3.INIT=16'h0FDD;
  LUT4 decode_RS1_22_s2 (
    .F(decode_RS1_22_5),
    .I0(_zz_RegFilePlugin_regFile_port0[22]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[22]),
    .I2(decode_RS1_30_7),
    .I3(decode_RS1_30_10) 
);
defparam decode_RS1_22_s2.INIT=16'hCA00;
  LUT4 decode_RS1_22_s3 (
    .F(decode_RS1_22_6),
    .I0(_zz_decode_RS2_2[22]),
    .I1(decode_RS1_31_10),
    .I2(_zz_decode_RS2_1[22]),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_22_s3.INIT=16'h0F77;
  LUT4 decode_RS1_21_s2 (
    .F(decode_RS1_21_5),
    .I0(_zz_RegFilePlugin_regFile_port0[21]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[21]),
    .I2(decode_RS1_30_7),
    .I3(decode_RS1_30_10) 
);
defparam decode_RS1_21_s2.INIT=16'hCA00;
  LUT4 decode_RS1_21_s3 (
    .F(decode_RS1_21_6),
    .I0(_zz_decode_RS2_2[21]),
    .I1(decode_RS1_31_10),
    .I2(_zz_decode_RS2_1[21]),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_21_s3.INIT=16'h0F77;
  LUT4 decode_RS1_20_s2 (
    .F(decode_RS1_20_5),
    .I0(_zz_RegFilePlugin_regFile_port0[20]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[20]),
    .I2(decode_RS1_30_7),
    .I3(decode_RS1_30_10) 
);
defparam decode_RS1_20_s2.INIT=16'hCA00;
  LUT4 decode_RS1_20_s3 (
    .F(decode_RS1_20_6),
    .I0(_zz_decode_RS2_2[20]),
    .I1(decode_RS1_31_10),
    .I2(_zz_decode_RS2_1[20]),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_20_s3.INIT=16'h0F77;
  LUT4 decode_RS1_19_s2 (
    .F(decode_RS1_19_5),
    .I0(_zz_RegFilePlugin_regFile_port0[19]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[19]),
    .I2(decode_RS1_30_7),
    .I3(decode_RS1_30_10) 
);
defparam decode_RS1_19_s2.INIT=16'hCA00;
  LUT4 decode_RS1_19_s3 (
    .F(decode_RS1_19_6),
    .I0(_zz_decode_RS2_2[19]),
    .I1(decode_RS1_31_10),
    .I2(_zz_decode_RS2_1[19]),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_19_s3.INIT=16'h0F77;
  LUT4 decode_RS1_18_s2 (
    .F(decode_RS1_18_5),
    .I0(_zz_RegFilePlugin_regFile_port0[18]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[18]),
    .I2(decode_RS1_30_7),
    .I3(decode_RS1_30_10) 
);
defparam decode_RS1_18_s2.INIT=16'hCA00;
  LUT4 decode_RS1_18_s3 (
    .F(decode_RS1_18_6),
    .I0(_zz_decode_RS2_2[18]),
    .I1(decode_RS1_31_10),
    .I2(_zz_decode_RS2_1[18]),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_18_s3.INIT=16'h0F77;
  LUT4 decode_RS1_17_s2 (
    .F(decode_RS1_17_5),
    .I0(_zz_RegFilePlugin_regFile_port0[17]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[17]),
    .I2(decode_RS1_30_7),
    .I3(decode_RS1_30_10) 
);
defparam decode_RS1_17_s2.INIT=16'hCA00;
  LUT4 decode_RS1_17_s3 (
    .F(decode_RS1_17_6),
    .I0(_zz_decode_RS2_2[17]),
    .I1(decode_RS1_31_10),
    .I2(_zz_decode_RS2_1[17]),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_17_s3.INIT=16'h0F77;
  LUT3 decode_RS1_16_s2 (
    .F(decode_RS1_16_5),
    .I0(_zz_decode_RS2_2_16_4),
    .I1(_zz_decode_RS2_2_16_5),
    .I2(decode_RS1_31_15) 
);
defparam decode_RS1_16_s2.INIT=8'h10;
  LUT4 decode_RS1_16_s3 (
    .F(decode_RS1_16_6),
    .I0(decode_RS1_16_9),
    .I1(decode_RS1_31_10),
    .I2(_zz_decode_RS2_1[16]),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_16_s3.INIT=16'h0FDD;
  LUT2 decode_RS1_15_s2 (
    .F(decode_RS1_15_5),
    .I0(_zz_decode_RS2_2[15]),
    .I1(decode_RS1_31_15) 
);
defparam decode_RS1_15_s2.INIT=4'h8;
  LUT4 decode_RS1_15_s3 (
    .F(decode_RS1_15_6),
    .I0(decode_RS1_15_9),
    .I1(decode_RS1_31_10),
    .I2(_zz_decode_RS2_1[15]),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_15_s3.INIT=16'h0FDD;
  LUT2 decode_RS1_14_s2 (
    .F(decode_RS1_14_5),
    .I0(decode_RS1_31_7),
    .I1(decode_RS1_31_15) 
);
defparam decode_RS1_14_s2.INIT=4'h4;
  LUT3 decode_RS1_14_s3 (
    .F(decode_RS1_14_6),
    .I0(decode_RS1_14_7),
    .I1(_zz_decode_RS2[14]),
    .I2(decode_RS1_31_7) 
);
defparam decode_RS1_14_s3.INIT=8'hCA;
  LUT3 decode_RS1_13_s2 (
    .F(decode_RS1_13_5),
    .I0(decode_RS1_13_6),
    .I1(_zz_decode_RS2[13]),
    .I2(decode_RS1_31_7) 
);
defparam decode_RS1_13_s2.INIT=8'hCA;
  LUT4 decode_RS1_12_s2 (
    .F(decode_RS1_12_5),
    .I0(_zz_RegFilePlugin_regFile_port0[12]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[12]),
    .I2(decode_RS1_30_7),
    .I3(decode_RS1_30_10) 
);
defparam decode_RS1_12_s2.INIT=16'hCA00;
  LUT4 decode_RS1_12_s3 (
    .F(decode_RS1_12_6),
    .I0(_zz_decode_RS2_2[12]),
    .I1(decode_RS1_31_10),
    .I2(_zz_decode_RS2_1[12]),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_12_s3.INIT=16'h0F77;
  LUT3 decode_RS1_11_s2 (
    .F(decode_RS1_11_5),
    .I0(_zz_decode_RS2_2_11_4),
    .I1(_zz_decode_RS2_2_11_5),
    .I2(decode_RS1_31_15) 
);
defparam decode_RS1_11_s2.INIT=8'h10;
  LUT4 decode_RS1_11_s3 (
    .F(decode_RS1_11_6),
    .I0(decode_RS1_31_10),
    .I1(decode_RS1_11_9),
    .I2(_zz_decode_RS2_1[11]),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_11_s3.INIT=16'hF0EE;
  LUT3 decode_RS1_10_s2 (
    .F(decode_RS1_10_5),
    .I0(decode_RS1_10_6),
    .I1(_zz_decode_RS2[10]),
    .I2(decode_RS1_31_7) 
);
defparam decode_RS1_10_s2.INIT=8'hCA;
  LUT3 decode_RS1_9_s2 (
    .F(decode_RS1_9_5),
    .I0(decode_RS1_9_6),
    .I1(_zz_decode_RS2[9]),
    .I2(decode_RS1_31_7) 
);
defparam decode_RS1_9_s2.INIT=8'hCA;
  LUT3 decode_RS1_8_s2 (
    .F(decode_RS1_8_5),
    .I0(_zz_decode_RS2_2_8_4),
    .I1(_zz_decode_RS2_2_8_5),
    .I2(decode_RS1_31_15) 
);
defparam decode_RS1_8_s2.INIT=8'h40;
  LUT4 decode_RS1_8_s3 (
    .F(decode_RS1_8_6),
    .I0(decode_RS1_8_9),
    .I1(decode_RS1_31_10),
    .I2(_zz_decode_RS2_1[8]),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_8_s3.INIT=16'h0FDD;
  LUT4 decode_RS1_7_s2 (
    .F(decode_RS1_7_5),
    .I0(_zz_RegFilePlugin_regFile_port0[7]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[7]),
    .I2(decode_RS1_30_7),
    .I3(decode_RS1_30_10) 
);
defparam decode_RS1_7_s2.INIT=16'hCA00;
  LUT4 decode_RS1_7_s3 (
    .F(decode_RS1_7_6),
    .I0(_zz_decode_RS2_2[7]),
    .I1(decode_RS1_31_10),
    .I2(_zz_decode_RS2_1[7]),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_7_s3.INIT=16'h0F77;
  LUT4 decode_RS1_6_s3 (
    .F(decode_RS1_6_6),
    .I0(_zz_decode_RS2_2[6]),
    .I1(decode_RS1_6_11),
    .I2(decode_RS1_31_11),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_6_s3.INIT=16'h0A0C;
  LUT3 decode_RS1_5_s2 (
    .F(decode_RS1_5_5),
    .I0(_zz_decode_RS2_1[5]),
    .I1(decode_RS1_5_6),
    .I2(decode_RS1_31_11) 
);
defparam decode_RS1_5_s2.INIT=8'h5C;
  LUT4 decode_RS1_4_s2 (
    .F(decode_RS1_4_5),
    .I0(_zz_RegFilePlugin_regFile_port0[4]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[4]),
    .I2(decode_RS1_30_7),
    .I3(decode_RS1_30_10) 
);
defparam decode_RS1_4_s2.INIT=16'hCA00;
  LUT4 decode_RS1_4_s3 (
    .F(decode_RS1_4_6),
    .I0(_zz_decode_RS2_2[4]),
    .I1(decode_RS1_31_10),
    .I2(_zz_decode_RS2_1[4]),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_4_s3.INIT=16'h0F77;
  LUT4 decode_RS1_3_s3 (
    .F(decode_RS1_3_6),
    .I0(_zz_decode_RS2_2[3]),
    .I1(decode_RS1_3_11),
    .I2(decode_RS1_31_11),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_3_s3.INIT=16'h0A0C;
  LUT4 decode_RS1_2_s3 (
    .F(decode_RS1_2_6),
    .I0(_zz_decode_RS2_2[2]),
    .I1(decode_RS1_2_11),
    .I2(decode_RS1_31_11),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_2_s3.INIT=16'h0A0C;
  LUT3 decode_RS1_1_s2 (
    .F(decode_RS1_1_5),
    .I0(decode_RS1_1_6),
    .I1(_zz_decode_RS2_1[1]),
    .I2(decode_RS1_31_11) 
);
defparam decode_RS1_1_s2.INIT=8'h3A;
  LUT3 decode_RS1_0_s2 (
    .F(decode_RS1_0_5),
    .I0(decode_RS1_0_6),
    .I1(_zz_decode_RS2_1[0]),
    .I2(decode_RS1_31_11) 
);
defparam decode_RS1_0_s2.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_31_s1 (
    .F(_zz_decode_RS2_1_31_4),
    .I0(_zz_decode_RS2_1_31_5),
    .I1(memory_DivPlugin_div_result[31]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_31_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_30_s1 (
    .F(_zz_decode_RS2_1_30_4),
    .I0(_zz_decode_RS2_1_30_5),
    .I1(memory_DivPlugin_div_result[30]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_30_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_29_s1 (
    .F(_zz_decode_RS2_1_29_4),
    .I0(_zz_decode_RS2_1_29_5),
    .I1(memory_DivPlugin_div_result[29]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_29_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_28_s1 (
    .F(_zz_decode_RS2_1_28_4),
    .I0(_zz_decode_RS2_1_28_5),
    .I1(memory_DivPlugin_div_result[28]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_28_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_27_s1 (
    .F(_zz_decode_RS2_1_27_4),
    .I0(_zz_decode_RS2_1_27_5),
    .I1(memory_DivPlugin_div_result[27]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_27_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_26_s1 (
    .F(_zz_decode_RS2_1_26_4),
    .I0(_zz_decode_RS2_1_26_5),
    .I1(memory_DivPlugin_div_result[26]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_26_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_25_s1 (
    .F(_zz_decode_RS2_1_25_4),
    .I0(_zz_decode_RS2_1_25_5),
    .I1(memory_DivPlugin_div_result[25]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_25_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_24_s1 (
    .F(_zz_decode_RS2_1_24_4),
    .I0(_zz_decode_RS2_1_24_5),
    .I1(memory_DivPlugin_div_result[24]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_24_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_23_s1 (
    .F(_zz_decode_RS2_1_23_4),
    .I0(_zz_decode_RS2_1_23_5),
    .I1(memory_DivPlugin_div_result[23]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_23_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_22_s1 (
    .F(_zz_decode_RS2_1_22_4),
    .I0(_zz_decode_RS2_1_22_5),
    .I1(memory_DivPlugin_div_result[22]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_22_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_21_s1 (
    .F(_zz_decode_RS2_1_21_4),
    .I0(_zz_decode_RS2_1_21_5),
    .I1(memory_DivPlugin_div_result[21]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_21_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_20_s1 (
    .F(_zz_decode_RS2_1_20_4),
    .I0(_zz_decode_RS2_1_20_5),
    .I1(memory_DivPlugin_div_result[20]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_20_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_19_s1 (
    .F(_zz_decode_RS2_1_19_4),
    .I0(_zz_decode_RS2_1_19_5),
    .I1(memory_DivPlugin_div_result[19]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_19_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_18_s1 (
    .F(_zz_decode_RS2_1_18_4),
    .I0(_zz_decode_RS2_1_18_5),
    .I1(memory_DivPlugin_div_result[18]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_18_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_17_s1 (
    .F(_zz_decode_RS2_1_17_4),
    .I0(_zz_decode_RS2_1_17_5),
    .I1(memory_DivPlugin_div_result[17]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_17_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_16_s1 (
    .F(_zz_decode_RS2_1_16_4),
    .I0(_zz_decode_RS2_1_16_5),
    .I1(memory_DivPlugin_div_result[16]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_16_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_15_s1 (
    .F(_zz_decode_RS2_1_15_4),
    .I0(_zz_decode_RS2_1_15_5),
    .I1(memory_DivPlugin_div_result[15]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_15_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_14_s1 (
    .F(_zz_decode_RS2_1_14_4),
    .I0(_zz_decode_RS2_1_14_5),
    .I1(memory_DivPlugin_div_result[14]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_14_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_13_s1 (
    .F(_zz_decode_RS2_1_13_4),
    .I0(_zz_decode_RS2_1_13_5),
    .I1(memory_DivPlugin_div_result[13]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_13_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_12_s1 (
    .F(_zz_decode_RS2_1_12_4),
    .I0(_zz_decode_RS2_1_12_5),
    .I1(memory_DivPlugin_div_result[12]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_12_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_11_s1 (
    .F(_zz_decode_RS2_1_11_4),
    .I0(_zz_decode_RS2_1_11_5),
    .I1(memory_DivPlugin_div_result[11]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_11_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_10_s1 (
    .F(_zz_decode_RS2_1_10_4),
    .I0(_zz_decode_RS2_1_10_5),
    .I1(memory_DivPlugin_div_result[10]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_10_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_9_s1 (
    .F(_zz_decode_RS2_1_9_4),
    .I0(_zz_decode_RS2_1_9_5),
    .I1(memory_DivPlugin_div_result[9]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_9_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_8_s1 (
    .F(_zz_decode_RS2_1_8_4),
    .I0(_zz_decode_RS2_1_8_5),
    .I1(memory_DivPlugin_div_result[8]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_8_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_7_s1 (
    .F(_zz_decode_RS2_1_7_4),
    .I0(_zz_decode_RS2_1_7_5),
    .I1(memory_DivPlugin_div_result[7]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_7_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_6_s1 (
    .F(_zz_decode_RS2_1_6_4),
    .I0(_zz_decode_RS2_1_6_5),
    .I1(memory_DivPlugin_div_result[6]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_6_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_5_s1 (
    .F(_zz_decode_RS2_1_5_4),
    .I0(_zz_decode_RS2_1_5_5),
    .I1(memory_DivPlugin_div_result[5]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_5_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_4_s1 (
    .F(_zz_decode_RS2_1_4_4),
    .I0(_zz_decode_RS2_1_4_5),
    .I1(memory_DivPlugin_div_result[4]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_4_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_3_s1 (
    .F(_zz_decode_RS2_1_3_4),
    .I0(_zz_decode_RS2_1_3_5),
    .I1(memory_DivPlugin_div_result[3]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_3_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_2_s1 (
    .F(_zz_decode_RS2_1_2_4),
    .I0(_zz_decode_RS2_1_2_5),
    .I1(memory_DivPlugin_div_result[2]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_2_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_1_s1 (
    .F(_zz_decode_RS2_1_1_4),
    .I0(_zz_decode_RS2_1_1_5),
    .I1(memory_DivPlugin_div_result[1]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_1_s1.INIT=8'h3A;
  LUT3 _zz_decode_RS2_1_0_s1 (
    .F(_zz_decode_RS2_1_0_4),
    .I0(_zz_decode_RS2_1_0_5),
    .I1(memory_DivPlugin_div_result[0]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_0_s1.INIT=8'h3A;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s3 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_6),
    .I0(decode_INSTRUCTION_ANTICIPATED_24_7),
    .I1(CsrPlugin_pipelineLiberator_pcValids_0_7),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_8),
    .I3(decode_to_execute_PC_31_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s3.INIT=16'hB000;
  LUT4 _zz_decode_RS2_2_31_s1 (
    .F(_zz_decode_RS2_2_31_4),
    .I0(writeBack_MulPlugin_result[63]),
    .I1(memory_to_writeBack_MUL_LOW[31]),
    .I2(decode_RS2_13_8),
    .I3(_zz_decode_RS2_2_14_6) 
);
defparam _zz_decode_RS2_2_31_s1.INIT=16'h3500;
  LUT4 _zz_decode_RS2_2_31_s2 (
    .F(_zz_decode_RS2_2_31_5),
    .I0(_zz_decode_RS2_2_30_14),
    .I1(_zz_decode_RS2_2_31_6),
    .I2(_zz_decode_RS2_2_31_10),
    .I3(_zz_decode_RS2_2_14_6) 
);
defparam _zz_decode_RS2_2_31_s2.INIT=16'h00F4;
  LUT4 _zz_decode_RS2_2_30_s2 (
    .F(_zz_decode_RS2_2_30_5),
    .I0(_zz_decode_RS2_2_30_9),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_30_10),
    .I3(_zz_decode_RS2_2_12_6) 
);
defparam _zz_decode_RS2_2_30_s2.INIT=16'h0B00;
  LUT4 _zz_decode_RS2_2_30_s4 (
    .F(_zz_decode_RS2_2_30_7),
    .I0(writeBack_MulPlugin_result[62]),
    .I1(memory_to_writeBack_MUL_LOW[30]),
    .I2(decode_RS2_13_8),
    .I3(_zz_decode_RS2_2_14_6) 
);
defparam _zz_decode_RS2_2_30_s4.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_29_s1 (
    .F(_zz_decode_RS2_2_29_4),
    .I0(stageB_request_size[1]),
    .I1(_zz_decode_RS2_2_29_7),
    .I2(_zz_decode_RS2_2_30_10),
    .I3(_zz_decode_RS2_2_12_6) 
);
defparam _zz_decode_RS2_2_29_s1.INIT=16'h0700;
  LUT4 _zz_decode_RS2_2_29_s3 (
    .F(_zz_decode_RS2_2_29_6),
    .I0(writeBack_MulPlugin_result[61]),
    .I1(memory_to_writeBack_MUL_LOW[29]),
    .I2(decode_RS2_13_8),
    .I3(_zz_decode_RS2_2_14_6) 
);
defparam _zz_decode_RS2_2_29_s3.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_28_s1 (
    .F(_zz_decode_RS2_2_28_4),
    .I0(stageB_request_size[1]),
    .I1(_zz_decode_RS2_2_28_7),
    .I2(_zz_decode_RS2_2_30_10),
    .I3(_zz_decode_RS2_2_12_6) 
);
defparam _zz_decode_RS2_2_28_s1.INIT=16'h0700;
  LUT4 _zz_decode_RS2_2_28_s3 (
    .F(_zz_decode_RS2_2_28_6),
    .I0(writeBack_MulPlugin_result[60]),
    .I1(memory_to_writeBack_MUL_LOW[28]),
    .I2(decode_RS2_13_8),
    .I3(_zz_decode_RS2_2_14_6) 
);
defparam _zz_decode_RS2_2_28_s3.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_27_s1 (
    .F(_zz_decode_RS2_2_27_4),
    .I0(stageB_request_size[1]),
    .I1(_zz_decode_RS2_2_27_7),
    .I2(_zz_decode_RS2_2_30_10),
    .I3(_zz_decode_RS2_2_12_6) 
);
defparam _zz_decode_RS2_2_27_s1.INIT=16'h0700;
  LUT4 _zz_decode_RS2_2_27_s3 (
    .F(_zz_decode_RS2_2_27_6),
    .I0(writeBack_MulPlugin_result[59]),
    .I1(memory_to_writeBack_MUL_LOW[27]),
    .I2(decode_RS2_13_8),
    .I3(_zz_decode_RS2_2_14_6) 
);
defparam _zz_decode_RS2_2_27_s3.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_26_s1 (
    .F(_zz_decode_RS2_2_26_4),
    .I0(stageB_request_size[1]),
    .I1(_zz_decode_RS2_2_26_7),
    .I2(_zz_decode_RS2_2_30_10),
    .I3(_zz_decode_RS2_2_12_6) 
);
defparam _zz_decode_RS2_2_26_s1.INIT=16'h0700;
  LUT4 _zz_decode_RS2_2_26_s3 (
    .F(_zz_decode_RS2_2_26_6),
    .I0(writeBack_MulPlugin_result[58]),
    .I1(memory_to_writeBack_MUL_LOW[26]),
    .I2(decode_RS2_13_8),
    .I3(_zz_decode_RS2_2_14_6) 
);
defparam _zz_decode_RS2_2_26_s3.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_25_s1 (
    .F(_zz_decode_RS2_2_25_4),
    .I0(_zz_decode_RS2_2_25_7),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_30_10),
    .I3(_zz_decode_RS2_2_12_6) 
);
defparam _zz_decode_RS2_2_25_s1.INIT=16'h0B00;
  LUT4 _zz_decode_RS2_2_25_s3 (
    .F(_zz_decode_RS2_2_25_6),
    .I0(writeBack_MulPlugin_result[57]),
    .I1(memory_to_writeBack_MUL_LOW[25]),
    .I2(decode_RS2_13_8),
    .I3(_zz_decode_RS2_2_14_6) 
);
defparam _zz_decode_RS2_2_25_s3.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_24_s1 (
    .F(_zz_decode_RS2_2_24_4),
    .I0(writeBack_MulPlugin_result[56]),
    .I1(memory_to_writeBack_MUL_LOW[24]),
    .I2(decode_RS2_13_8),
    .I3(_zz_decode_RS2_2_14_6) 
);
defparam _zz_decode_RS2_2_24_s1.INIT=16'h3500;
  LUT4 _zz_decode_RS2_2_24_s2 (
    .F(_zz_decode_RS2_2_24_5),
    .I0(_zz_decode_RS2_2_30_14),
    .I1(_zz_decode_RS2_2_24_6),
    .I2(_zz_decode_RS2_2_24_10),
    .I3(_zz_decode_RS2_2_14_6) 
);
defparam _zz_decode_RS2_2_24_s2.INIT=16'h00F4;
  LUT4 _zz_decode_RS2_2_23_s1 (
    .F(_zz_decode_RS2_2_23_4),
    .I0(writeBack_MulPlugin_result[55]),
    .I1(memory_to_writeBack_MUL_LOW[23]),
    .I2(decode_RS2_13_8),
    .I3(_zz_decode_RS2_2_14_6) 
);
defparam _zz_decode_RS2_2_23_s1.INIT=16'h3500;
  LUT4 _zz_decode_RS2_2_23_s2 (
    .F(_zz_decode_RS2_2_23_5),
    .I0(_zz_decode_RS2_2_30_14),
    .I1(_zz_decode_RS2_2_23_6),
    .I2(_zz_decode_RS2_2_23_10),
    .I3(_zz_decode_RS2_2_14_6) 
);
defparam _zz_decode_RS2_2_23_s2.INIT=16'h00F4;
  LUT4 _zz_decode_RS2_2_22_s1 (
    .F(_zz_decode_RS2_2_22_4),
    .I0(_zz_decode_RS2_2_22_7),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_30_10),
    .I3(_zz_decode_RS2_2_12_6) 
);
defparam _zz_decode_RS2_2_22_s1.INIT=16'h0B00;
  LUT4 _zz_decode_RS2_2_22_s3 (
    .F(_zz_decode_RS2_2_22_6),
    .I0(writeBack_MulPlugin_result[54]),
    .I1(memory_to_writeBack_MUL_LOW[22]),
    .I2(decode_RS2_13_8),
    .I3(_zz_decode_RS2_2_14_6) 
);
defparam _zz_decode_RS2_2_22_s3.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_21_s1 (
    .F(_zz_decode_RS2_2_21_4),
    .I0(_zz_decode_RS2_2_21_7),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_30_10),
    .I3(_zz_decode_RS2_2_12_6) 
);
defparam _zz_decode_RS2_2_21_s1.INIT=16'h0B00;
  LUT4 _zz_decode_RS2_2_21_s3 (
    .F(_zz_decode_RS2_2_21_6),
    .I0(writeBack_MulPlugin_result[53]),
    .I1(memory_to_writeBack_MUL_LOW[21]),
    .I2(decode_RS2_13_8),
    .I3(_zz_decode_RS2_2_14_6) 
);
defparam _zz_decode_RS2_2_21_s3.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_20_s1 (
    .F(_zz_decode_RS2_2_20_4),
    .I0(_zz_decode_RS2_2_20_7),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_30_10),
    .I3(_zz_decode_RS2_2_12_6) 
);
defparam _zz_decode_RS2_2_20_s1.INIT=16'h0B00;
  LUT4 _zz_decode_RS2_2_20_s3 (
    .F(_zz_decode_RS2_2_20_6),
    .I0(writeBack_MulPlugin_result[52]),
    .I1(memory_to_writeBack_MUL_LOW[20]),
    .I2(decode_RS2_13_8),
    .I3(_zz_decode_RS2_2_14_6) 
);
defparam _zz_decode_RS2_2_20_s3.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_19_s1 (
    .F(_zz_decode_RS2_2_19_4),
    .I0(_zz_decode_RS2_2_19_7),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_30_10),
    .I3(_zz_decode_RS2_2_12_6) 
);
defparam _zz_decode_RS2_2_19_s1.INIT=16'h0B00;
  LUT4 _zz_decode_RS2_2_19_s3 (
    .F(_zz_decode_RS2_2_19_6),
    .I0(writeBack_MulPlugin_result[51]),
    .I1(memory_to_writeBack_MUL_LOW[19]),
    .I2(decode_RS2_13_8),
    .I3(_zz_decode_RS2_2_14_6) 
);
defparam _zz_decode_RS2_2_19_s3.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_18_s1 (
    .F(_zz_decode_RS2_2_18_4),
    .I0(_zz_decode_RS2_2_18_7),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_30_10),
    .I3(_zz_decode_RS2_2_12_6) 
);
defparam _zz_decode_RS2_2_18_s1.INIT=16'h0B00;
  LUT4 _zz_decode_RS2_2_18_s3 (
    .F(_zz_decode_RS2_2_18_6),
    .I0(writeBack_MulPlugin_result[50]),
    .I1(memory_to_writeBack_MUL_LOW[18]),
    .I2(decode_RS2_13_8),
    .I3(_zz_decode_RS2_2_14_6) 
);
defparam _zz_decode_RS2_2_18_s3.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_17_s1 (
    .F(_zz_decode_RS2_2_17_4),
    .I0(stageB_request_size[1]),
    .I1(_zz_decode_RS2_2_17_7),
    .I2(_zz_decode_RS2_2_30_10),
    .I3(_zz_decode_RS2_2_12_6) 
);
defparam _zz_decode_RS2_2_17_s1.INIT=16'h0700;
  LUT4 _zz_decode_RS2_2_17_s3 (
    .F(_zz_decode_RS2_2_17_6),
    .I0(writeBack_MulPlugin_result[49]),
    .I1(memory_to_writeBack_MUL_LOW[17]),
    .I2(decode_RS2_13_8),
    .I3(_zz_decode_RS2_2_14_6) 
);
defparam _zz_decode_RS2_2_17_s3.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_16_s1 (
    .F(_zz_decode_RS2_2_16_4),
    .I0(writeBack_MulPlugin_result[48]),
    .I1(memory_to_writeBack_MUL_LOW[16]),
    .I2(decode_RS2_13_8),
    .I3(_zz_decode_RS2_2_14_6) 
);
defparam _zz_decode_RS2_2_16_s1.INIT=16'h3500;
  LUT4 _zz_decode_RS2_2_16_s2 (
    .F(_zz_decode_RS2_2_16_5),
    .I0(_zz_decode_RS2_2_30_14),
    .I1(_zz_decode_RS2_2_16_6),
    .I2(_zz_decode_RS2_2_16_10),
    .I3(_zz_decode_RS2_2_14_6) 
);
defparam _zz_decode_RS2_2_16_s2.INIT=16'h00F4;
  LUT4 _zz_decode_RS2_2_15_s3 (
    .F(_zz_decode_RS2_2_15_6),
    .I0(writeBack_MulPlugin_result[47]),
    .I1(memory_to_writeBack_MUL_LOW[15]),
    .I2(decode_RS2_13_8),
    .I3(_zz_decode_RS2_2_14_6) 
);
defparam _zz_decode_RS2_2_15_s3.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_14_s1 (
    .F(_zz_decode_RS2_2_14_4),
    .I0(_zz_decode_RS2_2_14_7),
    .I1(_zz_decode_RS2_2_30_14),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[14]),
    .I3(_zz_decode_RS2_2_12_6) 
);
defparam _zz_decode_RS2_2_14_s1.INIT=16'hEEF0;
  LUT2 _zz_decode_RS2_2_14_s3 (
    .F(_zz_decode_RS2_2_14_6),
    .I0(writeBack_arbitration_isValid),
    .I1(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_14_s3.INIT=4'h8;
  LUT4 _zz_decode_RS2_2_12_s2 (
    .F(_zz_decode_RS2_2_12_5),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[12]),
    .I1(_zz_decode_RS2_2_12_11),
    .I2(_zz_decode_RS2_2_12_6),
    .I3(_zz_decode_RS2_2_14_6) 
);
defparam _zz_decode_RS2_2_12_s2.INIT=16'h3CF5;
  LUT2 _zz_decode_RS2_2_12_s3 (
    .F(_zz_decode_RS2_2_12_6),
    .I0(writeBack_arbitration_isValid),
    .I1(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam _zz_decode_RS2_2_12_s3.INIT=4'h8;
  LUT4 _zz_decode_RS2_2_11_s1 (
    .F(_zz_decode_RS2_2_11_4),
    .I0(writeBack_MulPlugin_result[43]),
    .I1(memory_to_writeBack_MUL_LOW[11]),
    .I2(decode_RS2_13_8),
    .I3(_zz_decode_RS2_2_14_6) 
);
defparam _zz_decode_RS2_2_11_s1.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_11_s2 (
    .F(_zz_decode_RS2_2_11_5),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[11]),
    .I1(_zz_decode_RS2_2_11_6),
    .I2(_zz_decode_RS2_2_14_6),
    .I3(_zz_decode_RS2_2_12_6) 
);
defparam _zz_decode_RS2_2_11_s2.INIT=16'h030A;
  LUT4 _zz_decode_RS2_2_9_s1 (
    .F(_zz_decode_RS2_2_9_4),
    .I0(_zz_decode_RS2_2_9_6),
    .I1(_zz_decode_RS2_2_30_14),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[9]),
    .I3(_zz_decode_RS2_2_12_6) 
);
defparam _zz_decode_RS2_2_9_s1.INIT=16'hEEF0;
  LUT4 _zz_decode_RS2_2_8_s1 (
    .F(_zz_decode_RS2_2_8_4),
    .I0(_zz_decode_RS2_2_8_11),
    .I1(_zz_decode_RS2_2_30_14),
    .I2(_zz_decode_RS2_2_14_6),
    .I3(_zz_decode_RS2_2_12_6) 
);
defparam _zz_decode_RS2_2_8_s1.INIT=16'h0100;
  LUT4 _zz_decode_RS2_2_8_s2 (
    .F(_zz_decode_RS2_2_8_5),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[8]),
    .I1(_zz_decode_RS2_2_12_6),
    .I2(_zz_decode_RS2_2_8_9),
    .I3(_zz_decode_RS2_2_14_6) 
);
defparam _zz_decode_RS2_2_8_s2.INIT=16'hF0EE;
  LUT4 _zz_decode_RS2_2_5_s1 (
    .F(_zz_decode_RS2_2_5_4),
    .I0(_zz_decode_RS2_2_21_7),
    .I1(_zz_decode_RS2_2_5_7),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(_zz_decode_RS2_2_5_8) 
);
defparam _zz_decode_RS2_2_5_s1.INIT=16'hA300;
  LUT4 _zz_decode_RS2_2_5_s2 (
    .F(_zz_decode_RS2_2_5_5),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I1(_zz_decode_RS2_2_5_9),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[5]),
    .I3(_zz_decode_RS2_2_12_6) 
);
defparam _zz_decode_RS2_2_5_s2.INIT=16'hDDF0;
  LUT4 _zz_decode_RS2_2_4_s1 (
    .F(_zz_decode_RS2_2_4_4),
    .I0(_zz_decode_RS2_2_20_7),
    .I1(_zz_decode_RS2_2_4_7),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(_zz_decode_RS2_2_5_8) 
);
defparam _zz_decode_RS2_2_4_s1.INIT=16'hA300;
  LUT4 _zz_decode_RS2_2_4_s2 (
    .F(_zz_decode_RS2_2_4_5),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I1(_zz_decode_RS2_2_12_7),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[4]),
    .I3(_zz_decode_RS2_2_12_6) 
);
defparam _zz_decode_RS2_2_4_s2.INIT=16'hDDF0;
  LUT4 _zz_decode_RS2_2_3_s1 (
    .F(_zz_decode_RS2_2_3_4),
    .I0(_zz_decode_RS2_2_19_7),
    .I1(_zz_decode_RS2_2_3_7),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(_zz_decode_RS2_2_5_8) 
);
defparam _zz_decode_RS2_2_3_s1.INIT=16'hA300;
  LUT4 _zz_decode_RS2_2_3_s2 (
    .F(_zz_decode_RS2_2_3_5),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I1(_zz_decode_RS2_2_3_8),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[3]),
    .I3(_zz_decode_RS2_2_12_6) 
);
defparam _zz_decode_RS2_2_3_s2.INIT=16'hDDF0;
  LUT4 _zz_decode_RS2_2_2_s1 (
    .F(_zz_decode_RS2_2_2_4),
    .I0(_zz_decode_RS2_2_18_7),
    .I1(_zz_decode_RS2_2_2_7),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(_zz_decode_RS2_2_5_8) 
);
defparam _zz_decode_RS2_2_2_s1.INIT=16'hA300;
  LUT4 _zz_decode_RS2_2_2_s2 (
    .F(_zz_decode_RS2_2_2_5),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I1(_zz_decode_RS2_2_2_8),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[2]),
    .I3(_zz_decode_RS2_2_12_6) 
);
defparam _zz_decode_RS2_2_2_s2.INIT=16'hDDF0;
  LUT3 _zz_decode_RS2_2_1_s1 (
    .F(_zz_decode_RS2_2_1_4),
    .I0(_zz_decode_RS2_2_1_6),
    .I1(_zz_decode_RS2_2_1_7),
    .I2(_zz_decode_RS2_2_1_8) 
);
defparam _zz_decode_RS2_2_1_s1.INIT=8'h5C;
  LUT4 _zz_decode_RS2_2_0_s1 (
    .F(_zz_decode_RS2_2_0_4),
    .I0(_zz_decode_RS2_2_0_6),
    .I1(_zz_decode_RS2_2_0_7),
    .I2(_zz_decode_RS2_2_12_6),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[0]) 
);
defparam _zz_decode_RS2_2_0_s1.INIT=16'hAFC0;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s1 (
    .F(IBusCachedPlugin_fetchPc_output_fire_4),
    .I0(IBusCachedPlugin_fetchPc_output_fire_6),
    .I1(_zz_when_InstructionCache_l342),
    .I2(lineLoader_flushCounter[7]),
    .I3(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s1.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s2 (
    .F(IBusCachedPlugin_fetchPc_output_fire_5),
    .I0(n17810_4),
    .I1(n17813_4),
    .I2(IBusCachedPlugin_fetchPc_output_fire_9),
    .I3(IBusCachedPlugin_fetchPc_booted) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s2.INIT=16'h1000;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_31_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_8),
    .I2(IBusCachedPlugin_fetchPc_pcReg[31]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s1.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_31_5),
    .I0(execute_to_memory_BRANCH_CALC[31]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_9),
    .I2(IBusCachedPlugin_fetchPc_pc_31_24),
    .I3(IBusCachedPlugin_predictionJumpInterface_payload[31]) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s2.INIT=16'hE323;
  LUT4 IBusCachedPlugin_fetchPc_pc_30_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_30_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[30]),
    .I1(IBusCachedPlugin_fetchPc_pc_30_6),
    .I2(IBusCachedPlugin_fetchPc_pcReg[30]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s1.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_30_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_30_5),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[30]),
    .I1(IBusCachedPlugin_fetchPc_pc_30_7),
    .I2(IBusCachedPlugin_fetchPc_pc_31_24),
    .I3(execute_to_memory_BRANCH_CALC[30]) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s2.INIT=16'h4C7C;
  LUT4 IBusCachedPlugin_fetchPc_pc_29_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_29_4),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[29]),
    .I1(execute_to_memory_BRANCH_CALC[29]),
    .I2(IBusCachedPlugin_fetchPc_pc_29_15),
    .I3(IBusCachedPlugin_fetchPc_pc_29_19) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s1.INIT=16'hAC00;
  LUT4 IBusCachedPlugin_fetchPc_pc_29_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_29_5),
    .I0(IBusCachedPlugin_fetchPc_pc_31_10),
    .I1(IBusCachedPlugin_fetchPc_pc_29_10),
    .I2(memory_to_writeBack_PC[29]),
    .I3(IBusCachedPlugin_fetchPc_pc_8_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s2.INIT=16'h0FEE;
  LUT4 IBusCachedPlugin_fetchPc_pc_29_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_29_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[29]),
    .I1(IBusCachedPlugin_fetchPc_pc_29_13),
    .I2(IBusCachedPlugin_fetchPc_pcReg[29]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s3.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_28_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_28_4),
    .I0(IBusCachedPlugin_fetchPc_pc_28_6),
    .I1(IBusCachedPlugin_fetchPc_pc_28_7),
    .I2(memory_to_writeBack_PC[28]),
    .I3(IBusCachedPlugin_fetchPc_pc_8_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_28_s1.INIT=16'hF0EE;
  LUT4 IBusCachedPlugin_fetchPc_pc_28_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_28_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[28]),
    .I1(IBusCachedPlugin_fetchPc_pc_28_8),
    .I2(IBusCachedPlugin_fetchPc_pcReg[28]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_28_s2.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_27_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_27_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[27]),
    .I1(IBusCachedPlugin_fetchPc_pc_27_6),
    .I2(IBusCachedPlugin_fetchPc_pcReg[27]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_27_s1.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_27_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_27_5),
    .I0(execute_to_memory_BRANCH_CALC[27]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_24),
    .I2(IBusCachedPlugin_fetchPc_pc_27_7),
    .I3(IBusCachedPlugin_predictionJumpInterface_payload[27]) 
);
defparam IBusCachedPlugin_fetchPc_pc_27_s2.INIT=16'hF838;
  LUT4 IBusCachedPlugin_fetchPc_pc_26_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_26_4),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[26]),
    .I1(execute_to_memory_BRANCH_CALC[26]),
    .I2(IBusCachedPlugin_fetchPc_pc_29_15),
    .I3(IBusCachedPlugin_fetchPc_pc_29_19) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s1.INIT=16'hAC00;
  LUT4 IBusCachedPlugin_fetchPc_pc_26_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_26_5),
    .I0(IBusCachedPlugin_fetchPc_pc_31_10),
    .I1(IBusCachedPlugin_fetchPc_pc_26_7),
    .I2(memory_to_writeBack_PC[26]),
    .I3(IBusCachedPlugin_fetchPc_pc_8_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s2.INIT=16'h0FEE;
  LUT4 IBusCachedPlugin_fetchPc_pc_26_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_26_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[26]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[26]),
    .I2(IBusCachedPlugin_fetchPc_pc_26_8),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s3.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_25_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_25_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[25]),
    .I1(IBusCachedPlugin_fetchPc_pc_25_10),
    .I2(IBusCachedPlugin_fetchPc_pcReg[25]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_25_s1.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_25_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_25_5),
    .I0(execute_to_memory_BRANCH_CALC[25]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_24),
    .I2(IBusCachedPlugin_fetchPc_pc_25_7),
    .I3(IBusCachedPlugin_predictionJumpInterface_payload[25]) 
);
defparam IBusCachedPlugin_fetchPc_pc_25_s2.INIT=16'hF838;
  LUT4 IBusCachedPlugin_fetchPc_pc_24_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_24_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[24]),
    .I1(IBusCachedPlugin_fetchPc_pc_24_10),
    .I2(IBusCachedPlugin_fetchPc_pcReg[24]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_24_s1.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_24_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_24_5),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[24]),
    .I1(IBusCachedPlugin_fetchPc_pc_24_7),
    .I2(IBusCachedPlugin_fetchPc_pc_31_24),
    .I3(execute_to_memory_BRANCH_CALC[24]) 
);
defparam IBusCachedPlugin_fetchPc_pc_24_s2.INIT=16'h4C7C;
  LUT4 IBusCachedPlugin_fetchPc_pc_23_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_23_4),
    .I0(execute_to_memory_BRANCH_CALC[23]),
    .I1(IBusCachedPlugin_predictionJumpInterface_payload[23]),
    .I2(IBusCachedPlugin_fetchPc_pc_29_19),
    .I3(IBusCachedPlugin_fetchPc_pc_23_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_23_s1.INIT=16'hC0AF;
  LUT4 IBusCachedPlugin_fetchPc_pc_23_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_23_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[23]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[23]),
    .I2(IBusCachedPlugin_fetchPc_pc_23_7),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_23_s2.INIT=16'hAA3C;
  LUT4 IBusCachedPlugin_fetchPc_pc_22_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_22_4),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[22]),
    .I1(execute_to_memory_BRANCH_CALC[22]),
    .I2(IBusCachedPlugin_fetchPc_pc_29_15),
    .I3(IBusCachedPlugin_fetchPc_pc_29_19) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s1.INIT=16'hAC00;
  LUT4 IBusCachedPlugin_fetchPc_pc_22_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_22_5),
    .I0(IBusCachedPlugin_fetchPc_pc_31_10),
    .I1(IBusCachedPlugin_fetchPc_pc_22_7),
    .I2(memory_to_writeBack_PC[22]),
    .I3(IBusCachedPlugin_fetchPc_pc_8_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s2.INIT=16'h0FEE;
  LUT4 IBusCachedPlugin_fetchPc_pc_22_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_22_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[22]),
    .I1(IBusCachedPlugin_fetchPc_pc_22_8),
    .I2(IBusCachedPlugin_fetchPc_pcReg[22]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s3.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_21_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_21_4),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[21]),
    .I1(execute_to_memory_BRANCH_CALC[21]),
    .I2(IBusCachedPlugin_fetchPc_pc_29_15),
    .I3(IBusCachedPlugin_fetchPc_pc_29_19) 
);
defparam IBusCachedPlugin_fetchPc_pc_21_s1.INIT=16'hAC00;
  LUT4 IBusCachedPlugin_fetchPc_pc_21_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_21_5),
    .I0(IBusCachedPlugin_fetchPc_pc_31_10),
    .I1(IBusCachedPlugin_fetchPc_pc_21_7),
    .I2(memory_to_writeBack_PC[21]),
    .I3(IBusCachedPlugin_fetchPc_pc_8_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_21_s2.INIT=16'h0FEE;
  LUT4 IBusCachedPlugin_fetchPc_pc_21_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_21_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[21]),
    .I1(IBusCachedPlugin_fetchPc_pc_21_8),
    .I2(IBusCachedPlugin_fetchPc_pcReg[21]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_21_s3.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_20_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_20_4),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[20]),
    .I1(execute_to_memory_BRANCH_CALC[20]),
    .I2(IBusCachedPlugin_fetchPc_pc_29_15),
    .I3(IBusCachedPlugin_fetchPc_pc_29_19) 
);
defparam IBusCachedPlugin_fetchPc_pc_20_s1.INIT=16'hAC00;
  LUT4 IBusCachedPlugin_fetchPc_pc_20_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_20_5),
    .I0(IBusCachedPlugin_fetchPc_pc_31_10),
    .I1(IBusCachedPlugin_fetchPc_pc_20_7),
    .I2(memory_to_writeBack_PC[20]),
    .I3(IBusCachedPlugin_fetchPc_pc_8_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_20_s2.INIT=16'h0FEE;
  LUT4 IBusCachedPlugin_fetchPc_pc_20_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_20_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[20]),
    .I1(IBusCachedPlugin_fetchPc_pc_20_8),
    .I2(IBusCachedPlugin_fetchPc_pcReg[20]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_20_s3.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_19_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_19_4),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[19]),
    .I1(execute_to_memory_BRANCH_CALC[19]),
    .I2(IBusCachedPlugin_fetchPc_pc_29_15),
    .I3(IBusCachedPlugin_fetchPc_pc_29_19) 
);
defparam IBusCachedPlugin_fetchPc_pc_19_s1.INIT=16'hAC00;
  LUT4 IBusCachedPlugin_fetchPc_pc_19_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_19_5),
    .I0(IBusCachedPlugin_fetchPc_pc_31_10),
    .I1(IBusCachedPlugin_fetchPc_pc_19_7),
    .I2(memory_to_writeBack_PC[19]),
    .I3(IBusCachedPlugin_fetchPc_pc_8_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_19_s2.INIT=16'h0FEE;
  LUT4 IBusCachedPlugin_fetchPc_pc_19_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_19_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[19]),
    .I1(IBusCachedPlugin_fetchPc_pc_19_8),
    .I2(IBusCachedPlugin_fetchPc_pcReg[19]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_19_s3.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_18_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_18_4),
    .I0(execute_to_memory_BRANCH_CALC[18]),
    .I1(memory_to_writeBack_PC[18]),
    .I2(IBusCachedPlugin_fetchPc_pc_29_15),
    .I3(IBusCachedPlugin_fetchPc_pc_29_19) 
);
defparam IBusCachedPlugin_fetchPc_pc_18_s1.INIT=16'h0A0C;
  LUT4 IBusCachedPlugin_fetchPc_pc_18_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_18_5),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[18]),
    .I1(IBusCachedPlugin_fetchPc_pc_18_7),
    .I2(IBusCachedPlugin_fetchPc_pc_29_19),
    .I3(IBusCachedPlugin_fetchPc_pc_29_15) 
);
defparam IBusCachedPlugin_fetchPc_pc_18_s2.INIT=16'hA300;
  LUT4 IBusCachedPlugin_fetchPc_pc_18_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_18_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[18]),
    .I1(IBusCachedPlugin_fetchPc_pc_18_8),
    .I2(IBusCachedPlugin_fetchPc_pcReg[18]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_18_s3.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_17_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_17_4),
    .I0(IBusCachedPlugin_fetchPc_pc_17_6),
    .I1(IBusCachedPlugin_predictionJumpInterface_payload[17]),
    .I2(IBusCachedPlugin_fetchPc_pc_29_15),
    .I3(IBusCachedPlugin_fetchPc_pc_17_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_17_s1.INIT=16'h5FC0;
  LUT4 IBusCachedPlugin_fetchPc_pc_17_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_17_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[17]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[17]),
    .I2(IBusCachedPlugin_fetchPc_pc_17_8),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_17_s2.INIT=16'hAA3C;
  LUT4 IBusCachedPlugin_fetchPc_pc_16_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_16_4),
    .I0(IBusCachedPlugin_fetchPc_pc_16_6),
    .I1(IBusCachedPlugin_fetchPc_pc_16_7),
    .I2(memory_to_writeBack_PC[16]),
    .I3(IBusCachedPlugin_fetchPc_pc_8_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_16_s1.INIT=16'hF0EE;
  LUT4 IBusCachedPlugin_fetchPc_pc_16_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_16_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[16]),
    .I1(IBusCachedPlugin_fetchPc_pc_16_8),
    .I2(IBusCachedPlugin_fetchPc_pcReg[16]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_16_s2.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_15_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_15_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[15]),
    .I1(IBusCachedPlugin_fetchPc_pc_15_6),
    .I2(IBusCachedPlugin_fetchPc_pcReg[15]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_15_s1.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_15_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_15_5),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[15]),
    .I1(IBusCachedPlugin_fetchPc_pc_15_7),
    .I2(IBusCachedPlugin_fetchPc_pc_31_24),
    .I3(execute_to_memory_BRANCH_CALC[15]) 
);
defparam IBusCachedPlugin_fetchPc_pc_15_s2.INIT=16'h4C7C;
  LUT4 IBusCachedPlugin_fetchPc_pc_14_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_14_4),
    .I0(execute_to_memory_BRANCH_CALC[14]),
    .I1(IBusCachedPlugin_predictionJumpInterface_payload[14]),
    .I2(IBusCachedPlugin_fetchPc_pc_29_19),
    .I3(IBusCachedPlugin_fetchPc_pc_14_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_14_s1.INIT=16'hC0AF;
  LUT4 IBusCachedPlugin_fetchPc_pc_14_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_14_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[14]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[14]),
    .I2(IBusCachedPlugin_fetchPc_pc_14_7),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_14_s2.INIT=16'hAA3C;
  LUT4 IBusCachedPlugin_fetchPc_pc_13_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_13_4),
    .I0(IBusCachedPlugin_fetchPc_pc_13_6),
    .I1(IBusCachedPlugin_fetchPc_pc_13_7),
    .I2(memory_to_writeBack_PC[13]),
    .I3(IBusCachedPlugin_fetchPc_pc_8_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_13_s1.INIT=16'hF0EE;
  LUT4 IBusCachedPlugin_fetchPc_pc_13_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_13_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[13]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[13]),
    .I2(IBusCachedPlugin_fetchPc_pc_13_8),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_13_s2.INIT=16'hAA3C;
  LUT4 IBusCachedPlugin_fetchPc_pc_12_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_12_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[12]),
    .I1(IBusCachedPlugin_fetchPc_pc_12_6),
    .I2(IBusCachedPlugin_fetchPc_pcReg[12]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_12_s1.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_12_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_12_5),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[12]),
    .I1(IBusCachedPlugin_fetchPc_pc_12_7),
    .I2(IBusCachedPlugin_fetchPc_pc_31_24),
    .I3(execute_to_memory_BRANCH_CALC[12]) 
);
defparam IBusCachedPlugin_fetchPc_pc_12_s2.INIT=16'h4C7C;
  LUT4 IBusCachedPlugin_fetchPc_pc_11_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_11_8),
    .I0(execute_to_memory_BRANCH_CALC[11]),
    .I1(IBusCachedPlugin_predictionJumpInterface_payload[11]),
    .I2(IBusCachedPlugin_fetchPc_pc_29_19),
    .I3(IBusCachedPlugin_fetchPc_pc_11_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_11_s5.INIT=16'hC0AF;
  LUT4 IBusCachedPlugin_fetchPc_pc_11_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_11_9),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[11]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[11]),
    .I2(IBusCachedPlugin_fetchPc_pc_11_11),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_11_s6.INIT=16'hAA3C;
  LUT4 IBusCachedPlugin_fetchPc_pc_10_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_10_8),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[10]),
    .I1(execute_to_memory_BRANCH_CALC[10]),
    .I2(IBusCachedPlugin_fetchPc_pc_29_15),
    .I3(IBusCachedPlugin_fetchPc_pc_29_19) 
);
defparam IBusCachedPlugin_fetchPc_pc_10_s5.INIT=16'hAC00;
  LUT4 IBusCachedPlugin_fetchPc_pc_10_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_10_9),
    .I0(IBusCachedPlugin_fetchPc_pc_31_10),
    .I1(IBusCachedPlugin_fetchPc_pc_10_11),
    .I2(memory_to_writeBack_PC[10]),
    .I3(IBusCachedPlugin_fetchPc_pc_8_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_10_s6.INIT=16'h0FEE;
  LUT4 IBusCachedPlugin_fetchPc_pc_10_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_10_10),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[10]),
    .I1(IBusCachedPlugin_fetchPc_pc_10_12),
    .I2(IBusCachedPlugin_fetchPc_pcReg[10]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_10_s7.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_9_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_9_8),
    .I0(IBusCachedPlugin_fetchPc_pc_9_10),
    .I1(IBusCachedPlugin_fetchPc_pc_9_11),
    .I2(memory_to_writeBack_PC[9]),
    .I3(IBusCachedPlugin_fetchPc_pc_8_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_9_s5.INIT=16'hF0EE;
  LUT4 IBusCachedPlugin_fetchPc_pc_9_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_9_9),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[9]),
    .I1(IBusCachedPlugin_fetchPc_pc_9_12),
    .I2(IBusCachedPlugin_fetchPc_pcReg[9]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_9_s6.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_8_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_8_8),
    .I0(CsrPlugin_mepc[8]),
    .I1(CsrPlugin_mtvec_base[6]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_10),
    .I3(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_8_s5.INIT=16'h0C0A;
  LUT4 IBusCachedPlugin_fetchPc_pc_8_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_8_9),
    .I0(IBusCachedPlugin_fetchPc_pc_8_11),
    .I1(execute_to_memory_BRANCH_CALC[8]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_11),
    .I3(IBusCachedPlugin_fetchPc_pc_31_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_8_s6.INIT=16'hC500;
  LUT4 IBusCachedPlugin_fetchPc_pc_8_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_8_10),
    .I0(loader_valid_regNext),
    .I1(dataCache_1_io_cpu_execute_refilling),
    .I2(IBusCachedPlugin_fetchPc_pc_8_12),
    .I3(_zz_decode_RS2_2_12_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_8_s7.INIT=16'hF400;
  LUT4 IBusCachedPlugin_fetchPc_pc_7_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_7_8),
    .I0(IBusCachedPlugin_fetchPc_pc_7_10),
    .I1(IBusCachedPlugin_fetchPc_pc_7_11),
    .I2(memory_to_writeBack_PC[7]),
    .I3(IBusCachedPlugin_fetchPc_pc_8_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_7_s5.INIT=16'hF0EE;
  LUT4 IBusCachedPlugin_fetchPc_pc_7_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_7_9),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[7]),
    .I1(IBusCachedPlugin_fetchPc_pc_7_12),
    .I2(IBusCachedPlugin_fetchPc_pcReg[7]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_7_s6.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_6_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_6_8),
    .I0(CsrPlugin_mepc[6]),
    .I1(CsrPlugin_mtvec_base[4]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_10),
    .I3(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_6_s5.INIT=16'h0C0A;
  LUT4 IBusCachedPlugin_fetchPc_pc_6_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_6_9),
    .I0(execute_to_memory_BRANCH_CALC[6]),
    .I1(IBusCachedPlugin_fetchPc_pc_6_10),
    .I2(IBusCachedPlugin_fetchPc_pc_31_11),
    .I3(IBusCachedPlugin_fetchPc_pc_31_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_6_s6.INIT=16'hA300;
  LUT4 IBusCachedPlugin_fetchPc_pc_5_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_5_8),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[5]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[5]),
    .I2(IBusCachedPlugin_fetchPc_pc_5_11),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_5_s5.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_5_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_5_9),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[5]),
    .I1(execute_to_memory_BRANCH_CALC[5]),
    .I2(IBusCachedPlugin_fetchPc_pc_29_15),
    .I3(IBusCachedPlugin_fetchPc_pc_29_19) 
);
defparam IBusCachedPlugin_fetchPc_pc_5_s6.INIT=16'hAC00;
  LUT4 IBusCachedPlugin_fetchPc_pc_5_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_5_10),
    .I0(IBusCachedPlugin_fetchPc_pc_31_10),
    .I1(IBusCachedPlugin_fetchPc_pc_5_12),
    .I2(memory_to_writeBack_PC[5]),
    .I3(IBusCachedPlugin_fetchPc_pc_8_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_5_s7.INIT=16'h0FEE;
  LUT4 IBusCachedPlugin_fetchPc_pc_4_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_4_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[4]),
    .I1(IBusCachedPlugin_fetchPc_pc_4_8),
    .I2(IBusCachedPlugin_fetchPc_pcReg[4]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_4_s3.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_4_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_4_7),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[4]),
    .I1(IBusCachedPlugin_fetchPc_pc_4_9),
    .I2(IBusCachedPlugin_fetchPc_pc_31_24),
    .I3(execute_to_memory_BRANCH_CALC[4]) 
);
defparam IBusCachedPlugin_fetchPc_pc_4_s4.INIT=16'h4C7C;
  LUT4 IBusCachedPlugin_fetchPc_pc_3_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_3_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[3]),
    .I1(IBusCachedPlugin_fetchPc_pc_3_8),
    .I2(IBusCachedPlugin_fetchPc_pcReg[3]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_3_s3.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_3_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_3_7),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[3]),
    .I1(IBusCachedPlugin_fetchPc_pc_3_9),
    .I2(IBusCachedPlugin_fetchPc_pc_31_24),
    .I3(execute_to_memory_BRANCH_CALC[3]) 
);
defparam IBusCachedPlugin_fetchPc_pc_3_s4.INIT=16'h4C7C;
  LUT4 IBusCachedPlugin_fetchPc_pc_2_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_2_6),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[2]),
    .I1(IBusCachedPlugin_fetchPc_pc_2_8),
    .I2(IBusCachedPlugin_fetchPc_pc_29_15),
    .I3(IBusCachedPlugin_fetchPc_pc_2_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_2_s3.INIT=16'hC05F;
  LUT4 IBusCachedPlugin_fetchPc_pc_2_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_2_7),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[2]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[2]),
    .I2(IBusCachedPlugin_fetchPc_inc),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_2_s4.INIT=16'hAA3C;
  LUT4 n13040_s1 (
    .F(n13040_4),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam n13040_s1.INIT=16'h0FFB;
  LUT2 HazardSimplePlugin_writeBackWrites_valid_s1 (
    .F(HazardSimplePlugin_writeBackWrites_valid_4),
    .I0(IBusCachedPlugin_fetchPc_pc_8_10),
    .I1(memory_to_writeBack_INSTRUCTION_29_6) 
);
defparam HazardSimplePlugin_writeBackWrites_valid_s1.INIT=4'h4;
  LUT3 execute_BranchPlugin_branch_src2_19_s1 (
    .F(execute_BranchPlugin_branch_src2_19_4),
    .I0(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I1(decode_to_execute_BRANCH_CTRL[0]),
    .I2(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src2_19_s1.INIT=8'h10;
  LUT4 execute_BranchPlugin_branch_src2_19_s2 (
    .F(execute_BranchPlugin_branch_src2_19_5),
    .I0(decode_to_execute_BRANCH_CTRL[0]),
    .I1(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I2(decode_to_execute_BRANCH_CTRL[1]),
    .I3(decode_to_execute_INSTRUCTION[31]) 
);
defparam execute_BranchPlugin_branch_src2_19_s2.INIT=16'hA300;
  LUT4 execute_BranchPlugin_branch_src2_11_s1 (
    .F(execute_BranchPlugin_branch_src2_11_4),
    .I0(decode_to_execute_INSTRUCTION[7]),
    .I1(decode_to_execute_INSTRUCTION[20]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src2_11_s1.INIT=16'h0CF5;
  LUT2 execute_BranchPlugin_branch_src2_4_s1 (
    .F(execute_BranchPlugin_branch_src2_4_4),
    .I0(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I1(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src2_4_s1.INIT=4'h1;
  LUT3 execute_BranchPlugin_branch_src2_4_s2 (
    .F(execute_BranchPlugin_branch_src2_4_5),
    .I0(decode_to_execute_BRANCH_CTRL[0]),
    .I1(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I2(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src2_4_s2.INIT=8'hB0;
  LUT3 execute_BranchPlugin_branch_src2_2_s1 (
    .F(execute_BranchPlugin_branch_src2_2_4),
    .I0(decode_to_execute_INSTRUCTION[9]),
    .I1(decode_to_execute_BRANCH_CTRL[0]),
    .I2(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src2_2_s1.INIT=8'hC5;
  LUT4 when_CsrPlugin_l1390_s1 (
    .F(when_CsrPlugin_l1390_4),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory),
    .I2(when_CsrPlugin_l1390_5),
    .I3(CsrPlugin_interrupt_valid) 
);
defparam when_CsrPlugin_l1390_s1.INIT=16'h1000;
  LUT3 n24913_s1 (
    .F(n24913_4),
    .I0(memory_DivPlugin_div_counter_value[1]),
    .I1(memory_DivPlugin_div_counter_value[0]),
    .I2(when_MulDivIterativePlugin_l126_5) 
);
defparam n24913_s1.INIT=8'h40;
  LUT4 when_MulDivIterativePlugin_l126_s2 (
    .F(when_MulDivIterativePlugin_l126_5),
    .I0(memory_DivPlugin_div_counter_value[2]),
    .I1(memory_DivPlugin_div_counter_value[3]),
    .I2(memory_DivPlugin_div_counter_value[4]),
    .I3(memory_DivPlugin_div_counter_value[5]) 
);
defparam when_MulDivIterativePlugin_l126_s2.INIT=16'h0100;
  LUT4 iBus_cmd_ready_s1 (
    .F(iBus_cmd_ready_4),
    .I0(main_basesoc_aborted),
    .I1(builder_litedramwishbone2native_state_1_10),
    .I2(main_basesoc_aborted_13),
    .I3(iBus_cmd_ready_5) 
);
defparam iBus_cmd_ready_s1.INIT=16'hEF00;
  LUT4 n17810_s1 (
    .F(n17810_4),
    .I0(n17810_7),
    .I1(DBusCachedPlugin_exceptionBus_valid),
    .I2(IBusCachedPlugin_fetchPc_pc_31_11),
    .I3(IBusCachedPlugin_fetchPc_pc_31_24) 
);
defparam n17810_s1.INIT=16'h0100;
  LUT4 n17813_s1 (
    .F(n17813_4),
    .I0(n18877_8),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory),
    .I2(DBusCachedPlugin_exceptionBus_valid),
    .I3(IBusCachedPlugin_fetchPc_pc_31_24) 
);
defparam n17813_s1.INIT=16'h0E00;
  LUT4 n17857_s3 (
    .F(n17857_6),
    .I0(decode_to_execute_CSR_WRITE_OPCODE),
    .I1(execute_CsrPlugin_csr_768),
    .I2(_zz_decode_RS2_31_6),
    .I3(decode_to_execute_PC_31_6) 
);
defparam n17857_s3.INIT=16'h8000;
  LUT4 n24524_s1 (
    .F(n24524_4),
    .I0(n24524_7),
    .I1(n24524_8),
    .I2(n24524_9),
    .I3(n24524_40) 
);
defparam n24524_s1.INIT=16'h0700;
  LUT4 n24524_s2 (
    .F(n24524_5),
    .I0(n18807_5),
    .I1(DBusCachedPlugin_exceptionBus_valid),
    .I2(IBusCachedPlugin_fetchPc_pc_31_11),
    .I3(IBusCachedPlugin_fetchPc_pc_31_24) 
);
defparam n24524_s2.INIT=16'h0100;
  LUT3 n18807_s2 (
    .F(n18807_5),
    .I0(decode_to_execute_ENV_CTRL[0]),
    .I1(execute_arbitration_isValid),
    .I2(decode_to_execute_ENV_CTRL[1]) 
);
defparam n18807_s2.INIT=8'h40;
  LUT3 n18910_s2 (
    .F(n18910_5),
    .I0(decode_to_execute_INSTRUCTION[0]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[0]),
    .I2(n18807_5) 
);
defparam n18910_s2.INIT=8'h53;
  LUT4 n19151_s1 (
    .F(n19151_4),
    .I0(decode_to_execute_CSR_WRITE_OPCODE),
    .I1(execute_CsrPlugin_csr_833),
    .I2(_zz_decode_RS2_31_6),
    .I3(decode_to_execute_PC_31_6) 
);
defparam n19151_s1.INIT=16'h8000;
  LUT3 n19347_s1 (
    .F(n19347_4),
    .I0(execute_RS1[29]),
    .I1(n19646_6),
    .I2(n19347_5) 
);
defparam n19347_s1.INIT=8'h69;
  LUT3 n19348_s1 (
    .F(n19348_4),
    .I0(execute_RS1[27]),
    .I1(n19646_6),
    .I2(n19349_4) 
);
defparam n19348_s1.INIT=8'hC8;
  LUT4 n19349_s1 (
    .F(n19349_4),
    .I0(execute_RS1[26]),
    .I1(n19646_6),
    .I2(n19349_5),
    .I3(n19349_6) 
);
defparam n19349_s1.INIT=16'hACCC;
  LUT4 n19351_s1 (
    .F(n19351_4),
    .I0(execute_RS1[23]),
    .I1(execute_RS1[24]),
    .I2(n19349_6),
    .I3(n19646_6) 
);
defparam n19351_s1.INIT=16'hEF00;
  LUT4 n19354_s1 (
    .F(n19354_4),
    .I0(execute_RS1[20]),
    .I1(execute_RS1[21]),
    .I2(n19354_5),
    .I3(n19646_6) 
);
defparam n19354_s1.INIT=16'hEF00;
  LUT3 n19357_s1 (
    .F(n19357_4),
    .I0(n19358_4),
    .I1(execute_RS1[18]),
    .I2(n19646_6) 
);
defparam n19357_s1.INIT=8'hE0;
  LUT3 n19358_s1 (
    .F(n19358_4),
    .I0(n19358_5),
    .I1(execute_RS1[17]),
    .I2(n19646_6) 
);
defparam n19358_s1.INIT=8'hD0;
  LUT3 n19359_s1 (
    .F(n19359_4),
    .I0(execute_RS1[17]),
    .I1(n19646_6),
    .I2(n19358_5) 
);
defparam n19359_s1.INIT=8'h69;
  LUT3 n19360_s1 (
    .F(n19360_4),
    .I0(n19646_6),
    .I1(execute_RS1[15]),
    .I2(n19361_9) 
);
defparam n19360_s1.INIT=8'h07;
  LUT3 n19363_s1 (
    .F(n19363_4),
    .I0(n19646_6),
    .I1(execute_RS1[12]),
    .I2(n19363_5) 
);
defparam n19363_s1.INIT=8'hCA;
  LUT3 n19364_s1 (
    .F(n19364_4),
    .I0(execute_RS1[12]),
    .I1(n19646_6),
    .I2(n19363_5) 
);
defparam n19364_s1.INIT=8'h69;
  LUT4 n19365_s1 (
    .F(n19365_4),
    .I0(execute_RS1[9]),
    .I1(execute_RS1[10]),
    .I2(n19365_5),
    .I3(n19646_6) 
);
defparam n19365_s1.INIT=16'hEF00;
  LUT3 n19366_s1 (
    .F(n19366_4),
    .I0(n19646_6),
    .I1(execute_RS1[9]),
    .I2(n19365_5) 
);
defparam n19366_s1.INIT=8'hCA;
  LUT3 n19367_s1 (
    .F(n19367_4),
    .I0(execute_RS1[9]),
    .I1(n19646_6),
    .I2(n19365_5) 
);
defparam n19367_s1.INIT=8'h69;
  LUT4 n19369_s1 (
    .F(n19369_4),
    .I0(execute_RS1[6]),
    .I1(n19369_5),
    .I2(execute_RS1[7]),
    .I3(n19646_6) 
);
defparam n19369_s1.INIT=16'hB44B;
  LUT3 n19370_s1 (
    .F(n19370_4),
    .I0(execute_RS1[6]),
    .I1(n19646_6),
    .I2(n19369_5) 
);
defparam n19370_s1.INIT=8'h69;
  LUT4 n19371_s1 (
    .F(n19371_4),
    .I0(execute_RS1[3]),
    .I1(execute_RS1[4]),
    .I2(n19371_5),
    .I3(n19646_6) 
);
defparam n19371_s1.INIT=16'hEF00;
  LUT3 n19372_s1 (
    .F(n19372_4),
    .I0(n19371_5),
    .I1(execute_RS1[3]),
    .I2(n19646_6) 
);
defparam n19372_s1.INIT=8'hD0;
  LUT3 n19374_s1 (
    .F(n19374_4),
    .I0(execute_RS1[0]),
    .I1(execute_RS1[1]),
    .I2(n19646_6) 
);
defparam n19374_s1.INIT=8'hE0;
  LUT2 n19646_s1 (
    .F(n19646_4),
    .I0(execute_RS2[31]),
    .I1(decode_to_execute_IS_RS1_SIGNED) 
);
defparam n19646_s1.INIT=4'h8;
  LUT4 n19646_s2 (
    .F(n19646_5),
    .I0(n19646_7),
    .I1(n19646_8),
    .I2(n19646_9),
    .I3(n19646_10) 
);
defparam n19646_s2.INIT=16'h8000;
  LUT3 n19646_s3 (
    .F(n19646_6),
    .I0(execute_RS1[31]),
    .I1(decode_to_execute_IS_RS1_SIGNED),
    .I2(decode_to_execute_IS_DIV) 
);
defparam n19646_s3.INIT=8'h80;
  LUT2 n20595_s5 (
    .F(n20595_8),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[29]) 
);
defparam n20595_s5.INIT=4'h1;
  LUT4 n20595_s6 (
    .F(n20595_9),
    .I0(n20595_10),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .I3(n20599_6) 
);
defparam n20595_s6.INIT=16'h8000;
  LUT4 n20599_s3 (
    .F(n20599_6),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[25]) 
);
defparam n20599_s3.INIT=16'h0001;
  LUT4 n20605_s5 (
    .F(n20605_8),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[22]) 
);
defparam n20605_s5.INIT=16'h0100;
  LUT4 n20605_s6 (
    .F(n20605_9),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I3(n20642_9) 
);
defparam n20605_s6.INIT=16'h1000;
  LUT3 n20642_s6 (
    .F(n20642_9),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[28]) 
);
defparam n20642_s6.INIT=8'h40;
  LUT3 _zz_execute_SHIFT_RIGHT_1_6_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_6_5),
    .I1(_zz_execute_SHIFT_RIGHT_1_6_13),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s0.INIT=8'h3A;
  LUT3 _zz_execute_SHIFT_RIGHT_1_6_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_6_7),
    .I1(_zz_execute_SHIFT_RIGHT_1_6_8),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s1.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_7_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_7_5),
    .I1(_zz_execute_SHIFT_RIGHT_1_7_6),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s0.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_7_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_7_7),
    .I1(_zz_execute_SHIFT_RIGHT_1_7_8),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s1.INIT=8'hC5;
  LUT4 _zz_execute_SHIFT_RIGHT_1_8_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I0(_zz_execute_SRC2_4[2]),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_5),
    .I2(_zz_execute_SHIFT_RIGHT_1_24_3),
    .I3(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_8_s0.INIT=16'hF0BB;
  LUT4 _zz_execute_SHIFT_RIGHT_1_8_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_8_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_6),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SHIFT_RIGHT_1_8_7) 
);
defparam _zz_execute_SHIFT_RIGHT_1_8_s1.INIT=16'h30AF;
  LUT3 _zz_execute_SHIFT_RIGHT_1_9_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_9_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_29_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_6),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s0.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_9_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I0(decode_to_execute_SHIFT_CTRL[0]),
    .I1(decode_to_execute_SHIFT_CTRL[1]),
    .I2(_zz_execute_SRC1[31]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s1.INIT=8'h80;
  LUT4 _zz_execute_SHIFT_RIGHT_1_9_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_9_5),
    .I0(_zz_execute_SHIFT_RIGHT_1_9_7),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_8),
    .I2(_zz_execute_SRC2_4[4]),
    .I3(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s2.INIT=16'hFA0C;
  LUT4 _zz_execute_SHIFT_RIGHT_1_10_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_10_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_30_3),
    .I1(n27_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_10_5) 
);
defparam _zz_execute_SHIFT_RIGHT_1_10_s0.INIT=16'hFA0C;
  LUT4 _zz_execute_SHIFT_RIGHT_1_10_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_10_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_10_6),
    .I1(_zz_execute_SHIFT_RIGHT_1_10_7),
    .I2(_zz_execute_SRC2_4[4]),
    .I3(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_10_s1.INIT=16'hFA0C;
  LUT4 _zz_execute_SHIFT_RIGHT_1_11_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_11_3),
    .I0(n20_3),
    .I1(n24_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_11_5) 
);
defparam _zz_execute_SHIFT_RIGHT_1_11_s0.INIT=16'h03F5;
  LUT4 _zz_execute_SHIFT_RIGHT_1_11_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_11_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_27_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_11_6),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_11_s1.INIT=16'hFA0C;
  LUT4 _zz_execute_SHIFT_RIGHT_1_12_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_12_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_28_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_12_s0.INIT=16'hCCCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_12_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_12_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_12_5),
    .I1(_zz_execute_SHIFT_RIGHT_1_12_6),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_12_s1.INIT=8'hCA;
  LUT4 _zz_execute_SHIFT_RIGHT_1_13_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_13_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_29_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_13_s0.INIT=16'hCCCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_13_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_13_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_13_5),
    .I1(_zz_execute_SHIFT_RIGHT_1_13_6),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_13_s1.INIT=8'hC5;
  LUT4 _zz_execute_SHIFT_RIGHT_1_14_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_14_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_30_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SHIFT_RIGHT_1_14_5) 
);
defparam _zz_execute_SHIFT_RIGHT_1_14_s0.INIT=16'hCACC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_14_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_14_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_6_8),
    .I1(_zz_execute_SHIFT_RIGHT_1_6_5),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_14_s1.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_15_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_15_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I1(_zz_execute_SHIFT_RIGHT_1_31_5),
    .I2(_zz_execute_SHIFT_RIGHT_1_15_5) 
);
defparam _zz_execute_SHIFT_RIGHT_1_15_s0.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_15_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_15_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_7_8),
    .I1(_zz_execute_SHIFT_RIGHT_1_7_5),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_15_s1.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_16_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_16_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_6),
    .I1(_zz_execute_SHIFT_RIGHT_1_24_3),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_16_s0.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_17_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_17_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_9_7),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_3),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_17_s0.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_18_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_18_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_10_6),
    .I1(_zz_execute_SHIFT_RIGHT_1_10_3),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_18_s0.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_19_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_19_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_11_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_27_3),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_19_s0.INIT=8'h3A;
  LUT4 _zz_execute_SHIFT_RIGHT_1_20_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_20_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_28_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_20_s0.INIT=16'h3500;
  LUT3 _zz_execute_SHIFT_RIGHT_1_21_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_21_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_13_6),
    .I1(_zz_execute_SHIFT_RIGHT_1_21_4),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_21_s0.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_24_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_24_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_24_5),
    .I1(_zz_execute_SHIFT_RIGHT_1_28_3),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_24_s0.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_27_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_27_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_27_4),
    .I1(_zz_execute_SHIFT_RIGHT_1_27_5),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_27_s0.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_28_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_28_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_30_3),
    .I1(n29_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_28_s0.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_29_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_29_3),
    .I0(n30_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_29_4),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_29_s0.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_30_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_30_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_31_5),
    .I1(execute_FullBarrelShifterPlugin_reversed[30]),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_30_s0.INIT=8'hAC;
  LUT3 _zz_execute_SRC2_4_31_s5 (
    .F(_zz_execute_SRC2_4_31_9),
    .I0(execute_RS2[31]),
    .I1(decode_to_execute_PC[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_31_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_30_s5 (
    .F(_zz_execute_SRC2_4_30_9),
    .I0(execute_RS2[30]),
    .I1(decode_to_execute_PC[30]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_30_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_29_s5 (
    .F(_zz_execute_SRC2_4_29_9),
    .I0(execute_RS2[29]),
    .I1(decode_to_execute_PC[29]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_29_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_28_s5 (
    .F(_zz_execute_SRC2_4_28_9),
    .I0(execute_RS2[28]),
    .I1(decode_to_execute_PC[28]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_28_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_27_s5 (
    .F(_zz_execute_SRC2_4_27_9),
    .I0(execute_RS2[27]),
    .I1(decode_to_execute_PC[27]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_27_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_26_s5 (
    .F(_zz_execute_SRC2_4_26_9),
    .I0(execute_RS2[26]),
    .I1(decode_to_execute_PC[26]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_26_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_25_s5 (
    .F(_zz_execute_SRC2_4_25_9),
    .I0(execute_RS2[25]),
    .I1(decode_to_execute_PC[25]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_25_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_24_s5 (
    .F(_zz_execute_SRC2_4_24_9),
    .I0(execute_RS2[24]),
    .I1(decode_to_execute_PC[24]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_24_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_23_s5 (
    .F(_zz_execute_SRC2_4_23_9),
    .I0(execute_RS2[23]),
    .I1(decode_to_execute_PC[23]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_23_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_22_s5 (
    .F(_zz_execute_SRC2_4_22_9),
    .I0(execute_RS2[22]),
    .I1(decode_to_execute_PC[22]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_22_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_21_s5 (
    .F(_zz_execute_SRC2_4_21_9),
    .I0(execute_RS2[21]),
    .I1(decode_to_execute_PC[21]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_21_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_20_s5 (
    .F(_zz_execute_SRC2_4_20_9),
    .I0(execute_RS2[20]),
    .I1(decode_to_execute_PC[20]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_20_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_19_s5 (
    .F(_zz_execute_SRC2_4_19_9),
    .I0(execute_RS2[19]),
    .I1(decode_to_execute_PC[19]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_19_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_18_s5 (
    .F(_zz_execute_SRC2_4_18_9),
    .I0(execute_RS2[18]),
    .I1(decode_to_execute_PC[18]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_18_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_17_s5 (
    .F(_zz_execute_SRC2_4_17_9),
    .I0(execute_RS2[17]),
    .I1(decode_to_execute_PC[17]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_17_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_16_s5 (
    .F(_zz_execute_SRC2_4_16_9),
    .I0(execute_RS2[16]),
    .I1(decode_to_execute_PC[16]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_16_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_15_s5 (
    .F(_zz_execute_SRC2_4_15_9),
    .I0(execute_RS2[15]),
    .I1(decode_to_execute_PC[15]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_15_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_14_s5 (
    .F(_zz_execute_SRC2_4_14_9),
    .I0(execute_RS2[14]),
    .I1(decode_to_execute_PC[14]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_14_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_13_s5 (
    .F(_zz_execute_SRC2_4_13_9),
    .I0(execute_RS2[13]),
    .I1(decode_to_execute_PC[13]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_13_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_12_s5 (
    .F(_zz_execute_SRC2_4_12_9),
    .I0(execute_RS2[12]),
    .I1(decode_to_execute_PC[12]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_12_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_11_s5 (
    .F(_zz_execute_SRC2_4_11_9),
    .I0(execute_RS2[11]),
    .I1(decode_to_execute_PC[11]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_11_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_10_s5 (
    .F(_zz_execute_SRC2_4_10_9),
    .I0(execute_RS2[10]),
    .I1(decode_to_execute_PC[10]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_10_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_9_s5 (
    .F(_zz_execute_SRC2_4_9_9),
    .I0(execute_RS2[9]),
    .I1(decode_to_execute_PC[9]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_9_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_8_s5 (
    .F(_zz_execute_SRC2_4_8_9),
    .I0(execute_RS2[8]),
    .I1(decode_to_execute_PC[8]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_8_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_7_s5 (
    .F(_zz_execute_SRC2_4_7_9),
    .I0(execute_RS2[7]),
    .I1(decode_to_execute_PC[7]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_7_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_6_s5 (
    .F(_zz_execute_SRC2_4_6_9),
    .I0(execute_RS2[6]),
    .I1(decode_to_execute_PC[6]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_6_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_5_s6 (
    .F(_zz_execute_SRC2_4_5_10),
    .I0(execute_RS2[5]),
    .I1(decode_to_execute_PC[5]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_5_s6.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_1_s7 (
    .F(_zz_execute_SRC2_4_1_12),
    .I0(execute_RS2[1]),
    .I1(decode_to_execute_INSTRUCTION[21]),
    .I2(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_1_s7.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_0_s7 (
    .F(_zz_execute_SRC2_4_0_12),
    .I0(execute_RS2[0]),
    .I1(decode_to_execute_INSTRUCTION[20]),
    .I2(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_0_s7.INIT=8'hC5;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_18_0_s2 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_18_0_6),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[12]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_18_0_s2.INIT=16'hF100;
  LUT2 CsrPlugin_pipelineLiberator_pcValids_0_s3 (
    .F(CsrPlugin_pipelineLiberator_pcValids_0_7),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I1(decodeStage_hit_valid) 
);
defparam CsrPlugin_pipelineLiberator_pcValids_0_s3.INIT=4'h8;
  LUT4 decode_to_execute_PC_31_s3 (
    .F(decode_to_execute_PC_31_7),
    .I0(stageB_flusher_waitDone),
    .I1(decode_to_execute_MEMORY_MANAGMENT),
    .I2(decode_to_execute_PC_31_8),
    .I3(execute_arbitration_isValid) 
);
defparam decode_to_execute_PC_31_s3.INIT=16'h4F00;
  LUT3 memory_to_writeBack_INSTRUCTION_29_s3 (
    .F(memory_to_writeBack_INSTRUCTION_29_7),
    .I0(stageB_waysHitsBeforeInvalidate[0]),
    .I1(_zz_dBus_rsp_valid),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam memory_to_writeBack_INSTRUCTION_29_s3.INIT=8'hCA;
  LUT3 memory_to_writeBack_INSTRUCTION_29_s4 (
    .F(memory_to_writeBack_INSTRUCTION_29_8),
    .I0(stageB_unaligned),
    .I1(memory_to_writeBack_MEMORY_ENABLE),
    .I2(writeBack_arbitration_isValid) 
);
defparam memory_to_writeBack_INSTRUCTION_29_s4.INIT=8'h40;
  LUT4 decode_REGFILE_WRITE_VALID_s3 (
    .F(decode_REGFILE_WRITE_VALID_6),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[8]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[9]),
    .I3(decode_REGFILE_WRITE_VALID_7) 
);
defparam decode_REGFILE_WRITE_VALID_s3.INIT=16'h0100;
  LUT4 n20176_s2 (
    .F(n20176_5),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I3(n20176_6) 
);
defparam n20176_s2.INIT=16'h0100;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_31_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_31_12),
    .I0(execute_RS2[15]),
    .I1(execute_RS2[7]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_31_s8.INIT=8'h53;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_30_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_30_12),
    .I0(execute_RS2[14]),
    .I1(execute_RS2[6]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_30_s8.INIT=8'h53;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_29_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_29_12),
    .I0(execute_RS2[13]),
    .I1(execute_RS2[5]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_29_s8.INIT=8'h53;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_28_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_28_12),
    .I0(execute_RS2[12]),
    .I1(execute_RS2[4]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_28_s8.INIT=8'h53;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_27_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_27_12),
    .I0(execute_RS2[11]),
    .I1(execute_RS2[3]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_27_s8.INIT=8'h53;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_26_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_26_12),
    .I0(execute_RS2[10]),
    .I1(execute_RS2[2]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_26_s8.INIT=8'h53;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_25_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_25_12),
    .I0(execute_RS2[9]),
    .I1(execute_RS2[1]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_25_s8.INIT=8'h53;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_24_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_24_12),
    .I0(execute_RS2[8]),
    .I1(execute_RS2[0]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_24_s8.INIT=8'h53;
  LUT2 n19635_s4 (
    .F(n19635_8),
    .I0(execute_RS2[1]),
    .I1(execute_RS2[0]) 
);
defparam n19635_s4.INIT=4'h1;
  LUT4 n19633_s4 (
    .F(n19633_8),
    .I0(execute_RS2[2]),
    .I1(execute_RS2[3]),
    .I2(n19635_8),
    .I3(n19646_4) 
);
defparam n19633_s4.INIT=16'hEF00;
  LUT3 n19629_s4 (
    .F(n19629_8),
    .I0(execute_RS2[7]),
    .I1(execute_RS2[6]),
    .I2(n19631_11) 
);
defparam n19629_s4.INIT=8'h10;
  LUT4 n19628_s4 (
    .F(n19628_8),
    .I0(execute_RS2[7]),
    .I1(execute_RS2[6]),
    .I2(execute_RS2[8]),
    .I3(n19631_11) 
);
defparam n19628_s4.INIT=16'h0100;
  LUT3 n19627_s4 (
    .F(n19627_8),
    .I0(execute_RS2[9]),
    .I1(execute_RS2[8]),
    .I2(n19629_8) 
);
defparam n19627_s4.INIT=8'h10;
  LUT3 n19625_s4 (
    .F(n19625_8),
    .I0(execute_RS2[11]),
    .I1(execute_RS2[10]),
    .I2(n19627_8) 
);
defparam n19625_s4.INIT=8'h10;
  LUT4 n19623_s4 (
    .F(n19623_8),
    .I0(execute_RS2[13]),
    .I1(execute_RS2[12]),
    .I2(execute_RS2[11]),
    .I3(execute_RS2[10]) 
);
defparam n19623_s4.INIT=16'h0001;
  LUT4 n19619_s4 (
    .F(n19619_8),
    .I0(execute_RS2[17]),
    .I1(execute_RS2[16]),
    .I2(n19619_9),
    .I3(n19628_8) 
);
defparam n19619_s4.INIT=16'h1000;
  LUT2 n19614_s4 (
    .F(n19614_8),
    .I0(execute_RS2[22]),
    .I1(execute_RS2[21]) 
);
defparam n19614_s4.INIT=4'h1;
  LUT4 n19613_s4 (
    .F(n19613_8),
    .I0(execute_RS2[23]),
    .I1(n19614_8),
    .I2(n19616_9),
    .I3(n19619_8) 
);
defparam n19613_s4.INIT=16'h4000;
  LUT4 n19610_s4 (
    .F(n19610_8),
    .I0(execute_RS2[26]),
    .I1(execute_RS2[25]),
    .I2(execute_RS2[24]),
    .I3(n19613_8) 
);
defparam n19610_s4.INIT=16'h0100;
  LUT3 n19606_s3 (
    .F(n19606_6),
    .I0(execute_RS2[30]),
    .I1(execute_RS2[29]),
    .I2(n19608_10) 
);
defparam n19606_s3.INIT=8'h01;
  LUT3 _zz_memory_DivPlugin_div_result_3_1_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_1_9),
    .I0(memory_DivPlugin_rs1[1]),
    .I1(memory_DivPlugin_accumulator[1]),
    .I2(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_1_s4.INIT=8'h35;
  LUT3 _zz_memory_DivPlugin_div_result_3_2_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_2_9),
    .I0(memory_DivPlugin_rs1[2]),
    .I1(memory_DivPlugin_accumulator[2]),
    .I2(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_2_s4.INIT=8'h35;
  LUT4 _zz_memory_DivPlugin_div_result_3_3_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_3_9),
    .I0(_zz_memory_DivPlugin_div_result_3_0_8),
    .I1(_zz_memory_DivPlugin_div_result_3_1_9),
    .I2(_zz_memory_DivPlugin_div_result_3_2_9),
    .I3(memory_DivPlugin_div_needRevert) 
);
defparam _zz_memory_DivPlugin_div_result_3_3_s4.INIT=16'h4000;
  LUT4 _zz_memory_DivPlugin_div_result_3_3_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_3_10),
    .I0(memory_DivPlugin_accumulator[3]),
    .I1(memory_DivPlugin_rs1[3]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_3_s5.INIT=16'hA5C3;
  LUT2 _zz_memory_DivPlugin_div_result_3_4_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_4_9),
    .I0(_zz_memory_DivPlugin_div_result_3_3_9),
    .I1(_zz_memory_DivPlugin_div_result_3_3_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_4_s4.INIT=4'h2;
  LUT4 _zz_memory_DivPlugin_div_result_3_4_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_4_10),
    .I0(memory_DivPlugin_accumulator[4]),
    .I1(memory_DivPlugin_rs1[4]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_4_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_5_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_5_10),
    .I0(memory_DivPlugin_accumulator[5]),
    .I1(memory_DivPlugin_rs1[5]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_5_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_6_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_6_10),
    .I0(memory_DivPlugin_accumulator[6]),
    .I1(memory_DivPlugin_rs1[6]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_6_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_7_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_7_9),
    .I0(memory_DivPlugin_accumulator[7]),
    .I1(memory_DivPlugin_rs1[7]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_7_s4.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_7_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_7_10),
    .I0(_zz_memory_DivPlugin_div_result_3_4_9),
    .I1(_zz_memory_DivPlugin_div_result_3_4_10),
    .I2(_zz_memory_DivPlugin_div_result_3_5_10),
    .I3(_zz_memory_DivPlugin_div_result_3_6_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_7_s5.INIT=16'h0002;
  LUT4 _zz_memory_DivPlugin_div_result_3_8_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_8_9),
    .I0(memory_DivPlugin_accumulator[8]),
    .I1(memory_DivPlugin_rs1[8]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_8_s4.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_8_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_8_10),
    .I0(_zz_memory_DivPlugin_div_result_3_5_12),
    .I1(_zz_memory_DivPlugin_div_result_3_5_10),
    .I2(_zz_memory_DivPlugin_div_result_3_6_10),
    .I3(_zz_memory_DivPlugin_div_result_3_7_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_8_s5.INIT=16'h0002;
  LUT4 _zz_memory_DivPlugin_div_result_3_9_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_9_9),
    .I0(memory_DivPlugin_accumulator[9]),
    .I1(memory_DivPlugin_rs1[9]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_9_s4.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_10_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_10_9),
    .I0(_zz_memory_DivPlugin_div_result_3_10_11),
    .I1(_zz_memory_DivPlugin_div_result_3_6_12),
    .I2(_zz_memory_DivPlugin_div_result_3_6_10),
    .I3(_zz_memory_DivPlugin_div_result_3_7_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_10_s4.INIT=16'h0008;
  LUT4 _zz_memory_DivPlugin_div_result_3_10_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_10_10),
    .I0(memory_DivPlugin_accumulator[10]),
    .I1(memory_DivPlugin_rs1[10]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_10_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_11_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_11_9),
    .I0(memory_DivPlugin_accumulator[11]),
    .I1(memory_DivPlugin_rs1[11]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_11_s4.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_12_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_12_9),
    .I0(memory_DivPlugin_accumulator[12]),
    .I1(memory_DivPlugin_rs1[12]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_12_s4.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_13_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_13_9),
    .I0(memory_DivPlugin_accumulator[13]),
    .I1(memory_DivPlugin_rs1[13]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_13_s4.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_13_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_13_10),
    .I0(_zz_memory_DivPlugin_div_result_3_13_11),
    .I1(_zz_memory_DivPlugin_div_result_3_7_9),
    .I2(_zz_memory_DivPlugin_div_result_3_7_10),
    .I3(_zz_memory_DivPlugin_div_result_3_8_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_13_s5.INIT=16'h0020;
  LUT4 _zz_memory_DivPlugin_div_result_3_14_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_14_9),
    .I0(memory_DivPlugin_accumulator[14]),
    .I1(memory_DivPlugin_rs1[14]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_14_s4.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_15_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_15_9),
    .I0(memory_DivPlugin_accumulator[15]),
    .I1(memory_DivPlugin_rs1[15]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_15_s4.INIT=16'hA5C3;
  LUT3 _zz_memory_DivPlugin_div_result_3_16_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_16_9),
    .I0(_zz_memory_DivPlugin_div_result_3_13_9),
    .I1(_zz_memory_DivPlugin_div_result_3_14_9),
    .I2(_zz_memory_DivPlugin_div_result_3_15_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_16_s4.INIT=8'h01;
  LUT4 _zz_memory_DivPlugin_div_result_3_16_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_16_10),
    .I0(memory_DivPlugin_accumulator[16]),
    .I1(memory_DivPlugin_rs1[16]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_16_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_17_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_17_9),
    .I0(memory_DivPlugin_accumulator[17]),
    .I1(memory_DivPlugin_rs1[17]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_17_s4.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_18_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_18_9),
    .I0(_zz_memory_DivPlugin_div_result_3_13_10),
    .I1(_zz_memory_DivPlugin_div_result_3_16_9),
    .I2(_zz_memory_DivPlugin_div_result_3_16_10),
    .I3(_zz_memory_DivPlugin_div_result_3_17_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_18_s4.INIT=16'h0008;
  LUT4 _zz_memory_DivPlugin_div_result_3_18_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_18_10),
    .I0(memory_DivPlugin_accumulator[18]),
    .I1(memory_DivPlugin_rs1[18]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_18_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_19_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_19_9),
    .I0(memory_DivPlugin_accumulator[19]),
    .I1(memory_DivPlugin_rs1[19]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_19_s4.INIT=16'hA5C3;
  LUT2 _zz_memory_DivPlugin_div_result_3_19_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_19_10),
    .I0(_zz_memory_DivPlugin_div_result_3_13_10),
    .I1(_zz_memory_DivPlugin_div_result_3_19_11) 
);
defparam _zz_memory_DivPlugin_div_result_3_19_s5.INIT=4'h8;
  LUT4 _zz_memory_DivPlugin_div_result_3_20_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_20_9),
    .I0(memory_DivPlugin_accumulator[20]),
    .I1(memory_DivPlugin_rs1[20]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_20_s4.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_21_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_21_9),
    .I0(memory_DivPlugin_accumulator[21]),
    .I1(memory_DivPlugin_rs1[21]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_21_s4.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_22_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_22_9),
    .I0(memory_DivPlugin_accumulator[22]),
    .I1(memory_DivPlugin_rs1[22]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_22_s4.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_22_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_22_10),
    .I0(_zz_memory_DivPlugin_div_result_3_22_11),
    .I1(_zz_memory_DivPlugin_div_result_3_13_10),
    .I2(_zz_memory_DivPlugin_div_result_3_19_9),
    .I3(_zz_memory_DivPlugin_div_result_3_19_11) 
);
defparam _zz_memory_DivPlugin_div_result_3_22_s5.INIT=16'h0800;
  LUT4 _zz_memory_DivPlugin_div_result_3_23_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_23_9),
    .I0(memory_DivPlugin_accumulator[23]),
    .I1(memory_DivPlugin_rs1[23]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_23_s4.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_24_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_24_9),
    .I0(memory_DivPlugin_accumulator[24]),
    .I1(memory_DivPlugin_rs1[24]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_24_s4.INIT=16'hA5C3;
  LUT3 _zz_memory_DivPlugin_div_result_3_25_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_25_9),
    .I0(_zz_memory_DivPlugin_div_result_3_22_9),
    .I1(_zz_memory_DivPlugin_div_result_3_23_9),
    .I2(_zz_memory_DivPlugin_div_result_3_24_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_25_s4.INIT=8'h01;
  LUT4 _zz_memory_DivPlugin_div_result_3_25_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_25_10),
    .I0(memory_DivPlugin_accumulator[25]),
    .I1(memory_DivPlugin_rs1[25]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_25_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_26_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_26_9),
    .I0(memory_DivPlugin_accumulator[26]),
    .I1(memory_DivPlugin_rs1[26]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_26_s4.INIT=16'hA5C3;
  LUT2 _zz_memory_DivPlugin_div_result_3_27_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_27_9),
    .I0(_zz_memory_DivPlugin_div_result_3_25_10),
    .I1(_zz_memory_DivPlugin_div_result_3_26_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_27_s4.INIT=4'h1;
  LUT4 _zz_memory_DivPlugin_div_result_3_27_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_27_10),
    .I0(memory_DivPlugin_accumulator[27]),
    .I1(memory_DivPlugin_rs1[27]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_27_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_28_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_28_10),
    .I0(memory_DivPlugin_accumulator[28]),
    .I1(memory_DivPlugin_rs1[28]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_28_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_29_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_29_9),
    .I0(memory_DivPlugin_accumulator[29]),
    .I1(memory_DivPlugin_rs1[29]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_29_s4.INIT=16'hA5C3;
  LUT3 _zz_memory_DivPlugin_div_result_3_30_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_30_9),
    .I0(_zz_memory_DivPlugin_div_result_3_28_12),
    .I1(_zz_memory_DivPlugin_div_result_3_28_10),
    .I2(_zz_memory_DivPlugin_div_result_3_29_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_30_s4.INIT=8'h02;
  LUT4 _zz_memory_DivPlugin_div_result_3_30_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_30_10),
    .I0(memory_DivPlugin_accumulator[30]),
    .I1(memory_DivPlugin_rs1[30]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_30_s5.INIT=16'hA5C3;
  LUT3 _zz_memory_DivPlugin_div_result_3_31_s3 (
    .F(_zz_memory_DivPlugin_div_result_3_31_7),
    .I0(_zz_memory_DivPlugin_div_result_3_28_10),
    .I1(_zz_memory_DivPlugin_div_result_3_29_9),
    .I2(_zz_memory_DivPlugin_div_result_3_30_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_31_s3.INIT=8'h01;
  LUT4 _zz_memory_DivPlugin_div_result_3_31_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_31_8),
    .I0(memory_DivPlugin_rs1[31]),
    .I1(memory_DivPlugin_accumulator[31]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_31_s4.INIT=16'hC3A5;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s481 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_579),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_583),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_584),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_585),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_586) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s481.INIT=16'hF400;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s482 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_580),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_587),
    .I1(_zz_execute_SRC1_1_9),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_588),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_589) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s482.INIT=16'hB0BB;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s483 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_581),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_590),
    .I1(_zz_execute_SRC1_0_10),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_591),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_592) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s483.INIT=16'h0B00;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s484 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_582),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_593),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_594),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_595),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_596) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s484.INIT=16'h1000;
  LUT3 n17969_s4 (
    .F(n17969_8),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[1]),
    .I1(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[0]),
    .I2(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[2]) 
);
defparam n17969_s4.INIT=8'h40;
  LUT3 n17845_s3 (
    .F(n17845_7),
    .I0(memory_to_writeBack_ENV_CTRL[1]),
    .I1(memory_to_writeBack_ENV_CTRL[0]),
    .I2(writeBack_arbitration_isValid) 
);
defparam n17845_s3.INIT=8'h40;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready_s3 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready_7),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready_8),
    .I1(main_basesoc_dbus_we),
    .I2(n17969_8) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready_s3.INIT=8'h10;
  LUT3 _zz_execute_SHIFT_RIGHT_1_1_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_1_9),
    .I0(_zz_execute_SHIFT_RIGHT_1_1_10),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_8),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_1_s0.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_2_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_2_9),
    .I0(_zz_execute_SHIFT_RIGHT_1_2_10),
    .I1(_zz_execute_SHIFT_RIGHT_1_10_7),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_2_s0.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_3_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_3_9),
    .I0(_zz_execute_SHIFT_RIGHT_1_3_10),
    .I1(_zz_execute_SHIFT_RIGHT_1_11_6),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_3_s0.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_4_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_4_9),
    .I0(n7_3),
    .I1(n5_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_4_s0.INIT=8'hAC;
  LUT4 _zz_execute_SHIFT_RIGHT_1_4_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_4_10),
    .I0(_zz_execute_SHIFT_RIGHT_1_20_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_20_6),
    .I2(_zz_execute_SHIFT_RIGHT_1_4_11),
    .I3(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_4_s1.INIT=16'hEE0F;
  LUT3 _zz_execute_SHIFT_RIGHT_1_5_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_5_9),
    .I0(_zz_execute_SHIFT_RIGHT_1_5_10),
    .I1(_zz_execute_SHIFT_RIGHT_1_13_5),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_5_s0.INIT=8'hC5;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_55_s2 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_55_5),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[5]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_55_s2.INIT=16'hACF3;
  LUT4 execute_BRANCH_DO_s3 (
    .F(execute_BRANCH_DO_6),
    .I0(decode_to_execute_INSTRUCTION[13]),
    .I1(execute_BRANCH_DO_7),
    .I2(decode_to_execute_INSTRUCTION[14]),
    .I3(execute_BRANCH_DO_8) 
);
defparam execute_BRANCH_DO_s3.INIT=16'h3EC4;
  LUT4 _zz_decode_RS2_31_s4 (
    .F(_zz_decode_RS2_31_7),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_31_8),
    .I3(_zz_execute_SRC1[31]) 
);
defparam _zz_decode_RS2_31_s4.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_31_s5 (
    .F(_zz_decode_RS2_31_8),
    .I0(_zz_execute_SrcPlugin_addSub[31]),
    .I1(decode_to_execute_SRC2_FORCE_ZERO),
    .I2(_zz_execute_SRC1[31]) 
);
defparam _zz_decode_RS2_31_s5.INIT=8'hE2;
  LUT2 _zz_decode_RS2_31_s6 (
    .F(_zz_decode_RS2_31_9),
    .I0(execute_CsrPlugin_csr_834),
    .I1(CsrPlugin_mcause_interrupt) 
);
defparam _zz_decode_RS2_31_s6.INIT=4'h8;
  LUT4 _zz_decode_RS2_31_s7 (
    .F(_zz_decode_RS2_31_10),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[31]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[31]) 
);
defparam _zz_decode_RS2_31_s7.INIT=16'h0777;
  LUT4 _zz_decode_RS2_30_s3 (
    .F(_zz_decode_RS2_30_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_30_8),
    .I3(_zz_execute_SRC1[30]) 
);
defparam _zz_decode_RS2_30_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_30_s4 (
    .F(_zz_decode_RS2_30_7),
    .I0(_zz_execute_SrcPlugin_addSub[30]),
    .I1(_zz_execute_SRC1[30]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_30_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_30_s5 (
    .F(_zz_decode_RS2_30_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[30]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[30]) 
);
defparam _zz_decode_RS2_30_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_29_s3 (
    .F(_zz_decode_RS2_29_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_29_8),
    .I3(_zz_execute_SRC1[29]) 
);
defparam _zz_decode_RS2_29_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_29_s4 (
    .F(_zz_decode_RS2_29_7),
    .I0(_zz_execute_SrcPlugin_addSub[29]),
    .I1(_zz_execute_SRC1[29]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_29_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_29_s5 (
    .F(_zz_decode_RS2_29_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[29]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[29]) 
);
defparam _zz_decode_RS2_29_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_28_s3 (
    .F(_zz_decode_RS2_28_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_28_8),
    .I3(_zz_execute_SRC1[28]) 
);
defparam _zz_decode_RS2_28_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_28_s4 (
    .F(_zz_decode_RS2_28_7),
    .I0(_zz_execute_SrcPlugin_addSub[28]),
    .I1(_zz_execute_SRC1[28]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_28_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_28_s5 (
    .F(_zz_decode_RS2_28_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[28]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[28]) 
);
defparam _zz_decode_RS2_28_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_27_s3 (
    .F(_zz_decode_RS2_27_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_27_8),
    .I3(_zz_execute_SRC1[27]) 
);
defparam _zz_decode_RS2_27_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_27_s4 (
    .F(_zz_decode_RS2_27_7),
    .I0(_zz_execute_SrcPlugin_addSub[27]),
    .I1(_zz_execute_SRC1[27]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_27_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_27_s5 (
    .F(_zz_decode_RS2_27_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[27]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[27]) 
);
defparam _zz_decode_RS2_27_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_26_s3 (
    .F(_zz_decode_RS2_26_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_26_8),
    .I3(_zz_execute_SRC1[26]) 
);
defparam _zz_decode_RS2_26_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_26_s4 (
    .F(_zz_decode_RS2_26_7),
    .I0(_zz_execute_SrcPlugin_addSub[26]),
    .I1(_zz_execute_SRC1[26]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_26_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_26_s5 (
    .F(_zz_decode_RS2_26_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[26]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[26]) 
);
defparam _zz_decode_RS2_26_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_25_s3 (
    .F(_zz_decode_RS2_25_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_25_8),
    .I3(_zz_execute_SRC1[25]) 
);
defparam _zz_decode_RS2_25_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_25_s4 (
    .F(_zz_decode_RS2_25_7),
    .I0(_zz_execute_SrcPlugin_addSub[25]),
    .I1(_zz_execute_SRC1[25]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_25_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_25_s5 (
    .F(_zz_decode_RS2_25_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[25]),
    .I2(CsrPlugin_mepc[25]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_25_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_24_s3 (
    .F(_zz_decode_RS2_24_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_24_8),
    .I3(_zz_execute_SRC1[24]) 
);
defparam _zz_decode_RS2_24_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_24_s4 (
    .F(_zz_decode_RS2_24_7),
    .I0(_zz_execute_SrcPlugin_addSub[24]),
    .I1(_zz_execute_SRC1[24]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_24_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_24_s5 (
    .F(_zz_decode_RS2_24_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[24]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[24]) 
);
defparam _zz_decode_RS2_24_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_23_s3 (
    .F(_zz_decode_RS2_23_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_23_8),
    .I3(_zz_execute_SRC1[23]) 
);
defparam _zz_decode_RS2_23_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_23_s4 (
    .F(_zz_decode_RS2_23_7),
    .I0(_zz_execute_SrcPlugin_addSub[23]),
    .I1(_zz_execute_SRC1[23]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_23_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_23_s5 (
    .F(_zz_decode_RS2_23_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[23]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[23]) 
);
defparam _zz_decode_RS2_23_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_22_s3 (
    .F(_zz_decode_RS2_22_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_22_8),
    .I3(_zz_execute_SRC1[22]) 
);
defparam _zz_decode_RS2_22_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_22_s4 (
    .F(_zz_decode_RS2_22_7),
    .I0(_zz_execute_SrcPlugin_addSub[22]),
    .I1(_zz_execute_SRC1[22]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_22_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_22_s5 (
    .F(_zz_decode_RS2_22_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[22]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[22]) 
);
defparam _zz_decode_RS2_22_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_21_s3 (
    .F(_zz_decode_RS2_21_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_21_8),
    .I3(_zz_execute_SRC1[21]) 
);
defparam _zz_decode_RS2_21_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_21_s4 (
    .F(_zz_decode_RS2_21_7),
    .I0(_zz_execute_SrcPlugin_addSub[21]),
    .I1(_zz_execute_SRC1[21]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_21_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_21_s5 (
    .F(_zz_decode_RS2_21_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[21]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[21]) 
);
defparam _zz_decode_RS2_21_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_20_s3 (
    .F(_zz_decode_RS2_20_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_20_8),
    .I3(_zz_execute_SRC1[20]) 
);
defparam _zz_decode_RS2_20_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_20_s4 (
    .F(_zz_decode_RS2_20_7),
    .I0(_zz_execute_SrcPlugin_addSub[20]),
    .I1(_zz_execute_SRC1[20]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_20_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_20_s5 (
    .F(_zz_decode_RS2_20_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[20]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[20]) 
);
defparam _zz_decode_RS2_20_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_19_s3 (
    .F(_zz_decode_RS2_19_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_19_8),
    .I3(_zz_execute_SRC1[19]) 
);
defparam _zz_decode_RS2_19_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_19_s4 (
    .F(_zz_decode_RS2_19_7),
    .I0(_zz_execute_SrcPlugin_addSub[19]),
    .I1(_zz_execute_SRC1[19]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_19_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_19_s5 (
    .F(_zz_decode_RS2_19_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[19]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[19]) 
);
defparam _zz_decode_RS2_19_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_18_s3 (
    .F(_zz_decode_RS2_18_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_18_8),
    .I3(_zz_execute_SRC1[18]) 
);
defparam _zz_decode_RS2_18_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_18_s4 (
    .F(_zz_decode_RS2_18_7),
    .I0(_zz_execute_SrcPlugin_addSub[18]),
    .I1(_zz_execute_SRC1[18]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_18_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_18_s5 (
    .F(_zz_decode_RS2_18_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[18]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[18]) 
);
defparam _zz_decode_RS2_18_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_17_s3 (
    .F(_zz_decode_RS2_17_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_17_8),
    .I3(_zz_execute_SRC1[17]) 
);
defparam _zz_decode_RS2_17_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_17_s4 (
    .F(_zz_decode_RS2_17_7),
    .I0(_zz_execute_SrcPlugin_addSub[17]),
    .I1(_zz_execute_SRC1[17]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_17_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_17_s5 (
    .F(_zz_decode_RS2_17_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[17]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[17]) 
);
defparam _zz_decode_RS2_17_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_16_s3 (
    .F(_zz_decode_RS2_16_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_16_8),
    .I3(_zz_execute_SRC1[16]) 
);
defparam _zz_decode_RS2_16_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_16_s4 (
    .F(_zz_decode_RS2_16_7),
    .I0(_zz_execute_SrcPlugin_addSub[16]),
    .I1(_zz_execute_SRC1[16]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_16_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_16_s5 (
    .F(_zz_decode_RS2_16_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[16]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[16]) 
);
defparam _zz_decode_RS2_16_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_15_s3 (
    .F(_zz_decode_RS2_15_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_15_8),
    .I3(_zz_execute_SRC1[15]) 
);
defparam _zz_decode_RS2_15_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_15_s4 (
    .F(_zz_decode_RS2_15_7),
    .I0(_zz_execute_SrcPlugin_addSub[15]),
    .I1(_zz_execute_SRC1[15]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_15_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_15_s5 (
    .F(_zz_decode_RS2_15_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[15]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[15]) 
);
defparam _zz_decode_RS2_15_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_14_s3 (
    .F(_zz_decode_RS2_14_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_14_8),
    .I3(_zz_execute_SRC1[14]) 
);
defparam _zz_decode_RS2_14_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_14_s4 (
    .F(_zz_decode_RS2_14_7),
    .I0(_zz_execute_SrcPlugin_addSub[14]),
    .I1(_zz_execute_SRC1[14]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_14_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_14_s5 (
    .F(_zz_decode_RS2_14_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[14]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[14]) 
);
defparam _zz_decode_RS2_14_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_13_s3 (
    .F(_zz_decode_RS2_13_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_13_8),
    .I3(_zz_execute_SRC1[13]) 
);
defparam _zz_decode_RS2_13_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_13_s4 (
    .F(_zz_decode_RS2_13_7),
    .I0(_zz_execute_SrcPlugin_addSub[13]),
    .I1(_zz_execute_SRC1[13]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_13_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_13_s5 (
    .F(_zz_decode_RS2_13_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[13]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[13]) 
);
defparam _zz_decode_RS2_13_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_12_s3 (
    .F(_zz_decode_RS2_12_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_12_8),
    .I3(_zz_execute_SRC1[12]) 
);
defparam _zz_decode_RS2_12_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_12_s4 (
    .F(_zz_decode_RS2_12_7),
    .I0(_zz_execute_SrcPlugin_addSub[12]),
    .I1(_zz_execute_SRC1[12]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_12_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_12_s5 (
    .F(_zz_decode_RS2_12_8),
    .I0(CsrPlugin_mstatus_MPP[1]),
    .I1(execute_CsrPlugin_csr_768),
    .I2(execute_CsrPlugin_csr_3264),
    .I3(_zz_decode_RS2_12_9) 
);
defparam _zz_decode_RS2_12_s5.INIT=16'h0700;
  LUT4 _zz_decode_RS2_11_s3 (
    .F(_zz_decode_RS2_11_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_11_8),
    .I3(_zz_execute_SRC1[11]) 
);
defparam _zz_decode_RS2_11_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_11_s4 (
    .F(_zz_decode_RS2_11_7),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[11]),
    .I2(CsrPlugin_mepc[11]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_11_s4.INIT=16'h0777;
  LUT4 _zz_decode_RS2_11_s5 (
    .F(_zz_decode_RS2_11_8),
    .I0(execute_CsrPlugin_csr_768),
    .I1(CsrPlugin_mstatus_MPP[1]),
    .I2(CsrPlugin_mip_MEIP),
    .I3(execute_CsrPlugin_csr_836) 
);
defparam _zz_decode_RS2_11_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_11_s6 (
    .F(_zz_decode_RS2_11_9),
    .I0(execute_CsrPlugin_csr_3008),
    .I1(_zz_CsrPlugin_csrMapping_readDataInit[11]),
    .I2(CsrPlugin_mie_MEIE),
    .I3(execute_CsrPlugin_csr_772) 
);
defparam _zz_decode_RS2_11_s6.INIT=16'h0777;
  LUT4 _zz_decode_RS2_10_s3 (
    .F(_zz_decode_RS2_10_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_10_8),
    .I3(_zz_execute_SRC1[10]) 
);
defparam _zz_decode_RS2_10_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_10_s4 (
    .F(_zz_decode_RS2_10_7),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[10]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[10]) 
);
defparam _zz_decode_RS2_10_s4.INIT=16'h0777;
  LUT4 _zz_decode_RS2_9_s3 (
    .F(_zz_decode_RS2_9_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_9_8),
    .I3(_zz_execute_SRC1[9]) 
);
defparam _zz_decode_RS2_9_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_9_s4 (
    .F(_zz_decode_RS2_9_7),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[9]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[9]) 
);
defparam _zz_decode_RS2_9_s4.INIT=16'h0777;
  LUT4 _zz_decode_RS2_8_s3 (
    .F(_zz_decode_RS2_8_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_8_8),
    .I3(_zz_execute_SRC1[8]) 
);
defparam _zz_decode_RS2_8_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_8_s4 (
    .F(_zz_decode_RS2_8_7),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[8]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[8]) 
);
defparam _zz_decode_RS2_8_s4.INIT=16'h0777;
  LUT4 _zz_decode_RS2_7_s3 (
    .F(_zz_decode_RS2_7_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_7_8),
    .I3(_zz_execute_SRC1[7]) 
);
defparam _zz_decode_RS2_7_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_7_s4 (
    .F(_zz_decode_RS2_7_7),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[7]),
    .I2(execute_CsrPlugin_csr_768),
    .I3(CsrPlugin_mstatus_MPIE) 
);
defparam _zz_decode_RS2_7_s4.INIT=16'h0777;
  LUT4 _zz_decode_RS2_7_s5 (
    .F(_zz_decode_RS2_7_8),
    .I0(_zz_CsrPlugin_csrMapping_readDataInit[7]),
    .I1(execute_CsrPlugin_csr_3008),
    .I2(execute_CsrPlugin_csr_772),
    .I3(CsrPlugin_mie_MTIE) 
);
defparam _zz_decode_RS2_7_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_6_s3 (
    .F(_zz_decode_RS2_6_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_6_8),
    .I3(_zz_execute_SRC1[6]) 
);
defparam _zz_decode_RS2_6_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_6_s4 (
    .F(_zz_decode_RS2_6_7),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[6]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[6]) 
);
defparam _zz_decode_RS2_6_s4.INIT=16'h0777;
  LUT4 _zz_decode_RS2_5_s3 (
    .F(_zz_decode_RS2_5_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_5_9),
    .I3(_zz_execute_SRC1[5]) 
);
defparam _zz_decode_RS2_5_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_5_s4 (
    .F(_zz_decode_RS2_5_7),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[5]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[5]) 
);
defparam _zz_decode_RS2_5_s4.INIT=16'h0777;
  LUT4 _zz_decode_RS2_4_s3 (
    .F(_zz_decode_RS2_4_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4[4]),
    .I3(_zz_execute_SRC1_4_9) 
);
defparam _zz_decode_RS2_4_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_4_s4 (
    .F(_zz_decode_RS2_4_7),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[4]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[4]) 
);
defparam _zz_decode_RS2_4_s4.INIT=16'h0777;
  LUT4 _zz_decode_RS2_3_s3 (
    .F(_zz_decode_RS2_3_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SRC1_3_9) 
);
defparam _zz_decode_RS2_3_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_3_s4 (
    .F(_zz_decode_RS2_3_7),
    .I0(execute_CsrPlugin_csr_836),
    .I1(CsrPlugin_mip_MSIP),
    .I2(_zz_decode_RS2_3_8),
    .I3(_zz_decode_RS2_3_9) 
);
defparam _zz_decode_RS2_3_s4.INIT=16'h7000;
  LUT4 _zz_decode_RS2_2_s3 (
    .F(_zz_decode_RS2_2_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(_zz_execute_SRC1[2]) 
);
defparam _zz_decode_RS2_2_s3.INIT=16'h6BB0;
  LUT2 _zz_decode_RS2_2_s4 (
    .F(_zz_decode_RS2_2_7),
    .I0(execute_CsrPlugin_csr_834),
    .I1(CsrPlugin_mcause_exceptionCode[2]) 
);
defparam _zz_decode_RS2_2_s4.INIT=4'h8;
  LUT4 _zz_decode_RS2_2_s5 (
    .F(_zz_decode_RS2_2_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[2]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[2]) 
);
defparam _zz_decode_RS2_2_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_1_s3 (
    .F(_zz_decode_RS2_1_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC1_1_9) 
);
defparam _zz_decode_RS2_1_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_1_s4 (
    .F(_zz_decode_RS2_1_7),
    .I0(externalInterruptArray_regNext[1]),
    .I1(execute_CsrPlugin_csr_4032),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[1]) 
);
defparam _zz_decode_RS2_1_s4.INIT=16'hF800;
  LUT4 _zz_decode_RS2_1_s5 (
    .F(_zz_decode_RS2_1_8),
    .I0(CsrPlugin_mcause_exceptionCode[1]),
    .I1(execute_CsrPlugin_csr_834),
    .I2(execute_CsrPlugin_csr_833),
    .I3(CsrPlugin_mepc[1]) 
);
defparam _zz_decode_RS2_1_s5.INIT=16'h0777;
  LUT3 _zz_decode_RS2_0_s3 (
    .F(_zz_decode_RS2_0_6),
    .I0(_zz_decode_RS2_0_9),
    .I1(execute_BRANCH_DO_8),
    .I2(decode_to_execute_ALU_CTRL[0]) 
);
defparam _zz_decode_RS2_0_s3.INIT=8'hCA;
  LUT4 _zz_decode_RS2_0_s4 (
    .F(_zz_decode_RS2_0_7),
    .I0(externalInterruptArray_regNext[0]),
    .I1(execute_CsrPlugin_csr_4032),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[0]) 
);
defparam _zz_decode_RS2_0_s4.INIT=16'hF800;
  LUT4 _zz_decode_RS2_0_s5 (
    .F(_zz_decode_RS2_0_8),
    .I0(CsrPlugin_mcause_exceptionCode[0]),
    .I1(execute_CsrPlugin_csr_834),
    .I2(execute_CsrPlugin_csr_833),
    .I3(CsrPlugin_mepc[0]) 
);
defparam _zz_decode_RS2_0_s5.INIT=16'h0777;
  LUT3 decode_RS2_31_s6 (
    .F(decode_RS2_31_9),
    .I0(n14903_3),
    .I1(memory_to_writeBack_REGFILE_WRITE_VALID),
    .I2(writeBack_arbitration_isValid) 
);
defparam decode_RS2_31_s6.INIT=8'h40;
  LUT4 decode_RS2_31_s8 (
    .F(decode_RS2_31_11),
    .I0(n14918_3),
    .I1(memory_arbitration_isValid),
    .I2(execute_to_memory_REGFILE_WRITE_VALID),
    .I3(execute_to_memory_BYPASSABLE_MEMORY_STAGE) 
);
defparam decode_RS2_31_s8.INIT=16'h4000;
  LUT2 decode_RS2_30_s4 (
    .F(decode_RS2_30_7),
    .I0(n14890_3),
    .I1(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_30_s4.INIT=4'h4;
  LUT4 decode_RS2_14_s4 (
    .F(decode_RS2_14_7),
    .I0(decode_RS2_31_9),
    .I1(decode_RS2_14_10),
    .I2(_zz_decode_RS2_1[14]),
    .I3(decode_RS2_31_11) 
);
defparam decode_RS2_14_s4.INIT=16'hF0BB;
  LUT2 decode_RS2_13_s5 (
    .F(decode_RS2_13_8),
    .I0(stageB_request_size[0]),
    .I1(stageB_request_size[1]) 
);
defparam decode_RS2_13_s5.INIT=4'h1;
  LUT4 decode_RS2_13_s7 (
    .F(decode_RS2_13_10),
    .I0(decode_RS2_31_9),
    .I1(decode_RS2_13_13),
    .I2(_zz_decode_RS2_1[13]),
    .I3(decode_RS2_31_11) 
);
defparam decode_RS2_13_s7.INIT=16'hF0BB;
  LUT4 decode_RS2_10_s6 (
    .F(decode_RS2_10_9),
    .I0(decode_RS2_31_9),
    .I1(decode_RS2_10_12),
    .I2(_zz_decode_RS2_1[10]),
    .I3(decode_RS2_31_11) 
);
defparam decode_RS2_10_s6.INIT=16'hF0BB;
  LUT4 decode_RS2_9_s3 (
    .F(decode_RS2_9_6),
    .I0(decode_RS2_31_9),
    .I1(decode_RS2_9_9),
    .I2(_zz_decode_RS2_1[9]),
    .I3(decode_RS2_31_11) 
);
defparam decode_RS2_9_s3.INIT=16'hF0BB;
  LUT3 decode_RS2_5_s3 (
    .F(decode_RS2_5_6),
    .I0(decode_RS2_5_9),
    .I1(_zz_decode_RS2_2[5]),
    .I2(decode_RS2_31_9) 
);
defparam decode_RS2_5_s3.INIT=8'h3A;
  LUT3 decode_RS2_1_s3 (
    .F(decode_RS2_1_6),
    .I0(_zz_decode_RS2_2[1]),
    .I1(decode_RS2_1_9),
    .I2(decode_RS2_31_9) 
);
defparam decode_RS2_1_s3.INIT=8'h5C;
  LUT3 decode_RS2_0_s3 (
    .F(decode_RS2_0_6),
    .I0(_zz_decode_RS2_2[0]),
    .I1(decode_RS2_0_9),
    .I2(decode_RS2_31_9) 
);
defparam decode_RS2_0_s3.INIT=8'h5C;
  LUT3 decode_RS1_31_s7 (
    .F(decode_RS1_31_10),
    .I0(n14897_3),
    .I1(memory_to_writeBack_REGFILE_WRITE_VALID),
    .I2(writeBack_arbitration_isValid) 
);
defparam decode_RS1_31_s7.INIT=8'h40;
  LUT4 decode_RS1_31_s8 (
    .F(decode_RS1_31_11),
    .I0(n14912_3),
    .I1(memory_arbitration_isValid),
    .I2(execute_to_memory_REGFILE_WRITE_VALID),
    .I3(execute_to_memory_BYPASSABLE_MEMORY_STAGE) 
);
defparam decode_RS1_31_s8.INIT=16'h4000;
  LUT2 decode_RS1_30_s4 (
    .F(decode_RS1_30_7),
    .I0(n14884_3),
    .I1(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_30_s4.INIT=4'h4;
  LUT4 decode_RS1_14_s4 (
    .F(decode_RS1_14_7),
    .I0(decode_RS1_31_10),
    .I1(decode_RS1_14_10),
    .I2(_zz_decode_RS2_1[14]),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_14_s4.INIT=16'hF0EE;
  LUT4 decode_RS1_13_s3 (
    .F(decode_RS1_13_6),
    .I0(decode_RS1_31_10),
    .I1(decode_RS1_13_9),
    .I2(_zz_decode_RS2_1[13]),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_13_s3.INIT=16'hF0EE;
  LUT4 decode_RS1_10_s3 (
    .F(decode_RS1_10_6),
    .I0(decode_RS1_31_10),
    .I1(decode_RS1_10_9),
    .I2(_zz_decode_RS2_1[10]),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_10_s3.INIT=16'hF0EE;
  LUT4 decode_RS1_9_s3 (
    .F(decode_RS1_9_6),
    .I0(decode_RS1_31_10),
    .I1(decode_RS1_9_9),
    .I2(_zz_decode_RS2_1[9]),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_9_s3.INIT=16'hF0EE;
  LUT3 decode_RS1_5_s3 (
    .F(decode_RS1_5_6),
    .I0(decode_RS1_5_9),
    .I1(_zz_decode_RS2_2[5]),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_5_s3.INIT=8'h3A;
  LUT3 decode_RS1_1_s3 (
    .F(decode_RS1_1_6),
    .I0(_zz_decode_RS2_2[1]),
    .I1(decode_RS1_1_9),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_1_s3.INIT=8'h53;
  LUT3 decode_RS1_0_s3 (
    .F(decode_RS1_0_6),
    .I0(_zz_decode_RS2_2[0]),
    .I1(decode_RS1_0_9),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_0_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_31_s2 (
    .F(_zz_decode_RS2_1_31_5),
    .I0(execute_to_memory_SHIFT_RIGHT[31]),
    .I1(_zz_decode_RS2_1_31_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_31_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_30_s2 (
    .F(_zz_decode_RS2_1_30_5),
    .I0(execute_to_memory_SHIFT_RIGHT[30]),
    .I1(_zz_decode_RS2_1_30_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_30_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_29_s2 (
    .F(_zz_decode_RS2_1_29_5),
    .I0(execute_to_memory_SHIFT_RIGHT[29]),
    .I1(_zz_decode_RS2_1_29_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_29_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_28_s2 (
    .F(_zz_decode_RS2_1_28_5),
    .I0(execute_to_memory_SHIFT_RIGHT[28]),
    .I1(_zz_decode_RS2_1_28_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_28_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_27_s2 (
    .F(_zz_decode_RS2_1_27_5),
    .I0(execute_to_memory_SHIFT_RIGHT[27]),
    .I1(_zz_decode_RS2_1_27_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_27_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_26_s2 (
    .F(_zz_decode_RS2_1_26_5),
    .I0(execute_to_memory_SHIFT_RIGHT[26]),
    .I1(_zz_decode_RS2_1_26_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_26_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_25_s2 (
    .F(_zz_decode_RS2_1_25_5),
    .I0(execute_to_memory_SHIFT_RIGHT[25]),
    .I1(_zz_decode_RS2_1_25_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_25_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_24_s2 (
    .F(_zz_decode_RS2_1_24_5),
    .I0(execute_to_memory_SHIFT_RIGHT[24]),
    .I1(_zz_decode_RS2_1_24_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_24_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_23_s2 (
    .F(_zz_decode_RS2_1_23_5),
    .I0(execute_to_memory_SHIFT_RIGHT[23]),
    .I1(_zz_decode_RS2_1_23_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_23_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_22_s2 (
    .F(_zz_decode_RS2_1_22_5),
    .I0(execute_to_memory_SHIFT_RIGHT[22]),
    .I1(_zz_decode_RS2_1_22_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_22_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_21_s2 (
    .F(_zz_decode_RS2_1_21_5),
    .I0(execute_to_memory_SHIFT_RIGHT[21]),
    .I1(_zz_decode_RS2_1_21_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_21_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_20_s2 (
    .F(_zz_decode_RS2_1_20_5),
    .I0(execute_to_memory_SHIFT_RIGHT[20]),
    .I1(_zz_decode_RS2_1_20_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_20_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_19_s2 (
    .F(_zz_decode_RS2_1_19_5),
    .I0(execute_to_memory_SHIFT_RIGHT[19]),
    .I1(_zz_decode_RS2_1_19_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_19_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_18_s2 (
    .F(_zz_decode_RS2_1_18_5),
    .I0(execute_to_memory_SHIFT_RIGHT[18]),
    .I1(_zz_decode_RS2_1_18_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_18_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_17_s2 (
    .F(_zz_decode_RS2_1_17_5),
    .I0(execute_to_memory_SHIFT_RIGHT[17]),
    .I1(_zz_decode_RS2_1_17_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_17_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_16_s2 (
    .F(_zz_decode_RS2_1_16_5),
    .I0(execute_to_memory_SHIFT_RIGHT[16]),
    .I1(_zz_decode_RS2_1_16_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_16_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_15_s2 (
    .F(_zz_decode_RS2_1_15_5),
    .I0(execute_to_memory_SHIFT_RIGHT[15]),
    .I1(_zz_decode_RS2_1_15_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_15_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_14_s2 (
    .F(_zz_decode_RS2_1_14_5),
    .I0(execute_to_memory_SHIFT_RIGHT[14]),
    .I1(_zz_decode_RS2_1_14_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_14_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_13_s2 (
    .F(_zz_decode_RS2_1_13_5),
    .I0(execute_to_memory_SHIFT_RIGHT[13]),
    .I1(_zz_decode_RS2_1_13_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_13_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_12_s2 (
    .F(_zz_decode_RS2_1_12_5),
    .I0(execute_to_memory_SHIFT_RIGHT[12]),
    .I1(_zz_decode_RS2_1_12_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_12_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_11_s2 (
    .F(_zz_decode_RS2_1_11_5),
    .I0(execute_to_memory_SHIFT_RIGHT[11]),
    .I1(_zz_decode_RS2_1_11_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_11_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_10_s2 (
    .F(_zz_decode_RS2_1_10_5),
    .I0(execute_to_memory_SHIFT_RIGHT[10]),
    .I1(_zz_decode_RS2_1_10_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_10_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_9_s2 (
    .F(_zz_decode_RS2_1_9_5),
    .I0(execute_to_memory_SHIFT_RIGHT[9]),
    .I1(_zz_decode_RS2_1_9_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_9_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_8_s2 (
    .F(_zz_decode_RS2_1_8_5),
    .I0(execute_to_memory_SHIFT_RIGHT[8]),
    .I1(_zz_decode_RS2_1_8_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_8_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_7_s2 (
    .F(_zz_decode_RS2_1_7_5),
    .I0(execute_to_memory_SHIFT_RIGHT[7]),
    .I1(_zz_decode_RS2_1_7_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_7_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_6_s2 (
    .F(_zz_decode_RS2_1_6_5),
    .I0(execute_to_memory_SHIFT_RIGHT[6]),
    .I1(_zz_decode_RS2_1_6_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_6_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_5_s2 (
    .F(_zz_decode_RS2_1_5_5),
    .I0(execute_to_memory_SHIFT_RIGHT[5]),
    .I1(_zz_decode_RS2_1_5_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_5_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_4_s2 (
    .F(_zz_decode_RS2_1_4_5),
    .I0(execute_to_memory_SHIFT_RIGHT[4]),
    .I1(_zz_decode_RS2_1_4_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_4_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_3_s2 (
    .F(_zz_decode_RS2_1_3_5),
    .I0(execute_to_memory_SHIFT_RIGHT[3]),
    .I1(_zz_decode_RS2_1_3_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_3_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_2_s2 (
    .F(_zz_decode_RS2_1_2_5),
    .I0(execute_to_memory_SHIFT_RIGHT[2]),
    .I1(_zz_decode_RS2_1_2_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_2_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_1_s2 (
    .F(_zz_decode_RS2_1_1_5),
    .I0(execute_to_memory_SHIFT_RIGHT[1]),
    .I1(_zz_decode_RS2_1_1_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_1_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_0_s2 (
    .F(_zz_decode_RS2_1_0_5),
    .I0(execute_to_memory_SHIFT_RIGHT[0]),
    .I1(_zz_decode_RS2_1_0_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_0_s2.INIT=8'h5C;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s4 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_7),
    .I0(decode_INSTRUCTION_ANTICIPATED_24_9),
    .I1(decode_INSTRUCTION_ANTICIPATED_24_10),
    .I2(CsrPlugin_interrupt_valid),
    .I3(decode_INSTRUCTION_ANTICIPATED_24_11) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s4.INIT=16'h000E;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s5 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_8),
    .I0(execute_to_memory_ENV_CTRL[1]),
    .I1(execute_to_memory_ENV_CTRL[0]),
    .I2(memory_arbitration_isValid),
    .I3(decode_INSTRUCTION_ANTICIPATED_24_12) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s5.INIT=16'hBF00;
  LUT4 _zz_decode_RS2_2_31_s3 (
    .F(_zz_decode_RS2_2_31_6),
    .I0(_zz_decode_RS2_2_31_8),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_30_10),
    .I3(_zz_decode_RS2_2_12_6) 
);
defparam _zz_decode_RS2_2_31_s3.INIT=16'h0B00;
  LUT3 _zz_decode_RS2_2_30_s5 (
    .F(_zz_decode_RS2_2_30_8),
    .I0(_zz_decode_RS2_2_30_11),
    .I1(_zz_decode_RS2_2_15_7),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]) 
);
defparam _zz_decode_RS2_2_30_s5.INIT=8'hCA;
  LUT3 _zz_decode_RS2_2_30_s6 (
    .F(_zz_decode_RS2_2_30_9),
    .I0(stageB_dataReadRsp_0[30]),
    .I1(iBusWishbone_DAT_MISO_regNext[30]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_30_s6.INIT=8'h35;
  LUT4 _zz_decode_RS2_2_30_s7 (
    .F(_zz_decode_RS2_2_30_10),
    .I0(memory_to_writeBack_INSTRUCTION[14]),
    .I1(stageB_request_size[1]),
    .I2(stageB_request_size[0]),
    .I3(_zz_decode_RS2_2_15_7) 
);
defparam _zz_decode_RS2_2_30_s7.INIT=16'h0010;
  LUT3 _zz_decode_RS2_2_29_s4 (
    .F(_zz_decode_RS2_2_29_7),
    .I0(stageB_dataReadRsp_0[29]),
    .I1(iBusWishbone_DAT_MISO_regNext[29]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_29_s4.INIT=8'hCA;
  LUT3 _zz_decode_RS2_2_28_s4 (
    .F(_zz_decode_RS2_2_28_7),
    .I0(stageB_dataReadRsp_0[28]),
    .I1(iBusWishbone_DAT_MISO_regNext[28]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_28_s4.INIT=8'hCA;
  LUT3 _zz_decode_RS2_2_27_s4 (
    .F(_zz_decode_RS2_2_27_7),
    .I0(stageB_dataReadRsp_0[27]),
    .I1(iBusWishbone_DAT_MISO_regNext[27]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_27_s4.INIT=8'hCA;
  LUT3 _zz_decode_RS2_2_26_s4 (
    .F(_zz_decode_RS2_2_26_7),
    .I0(stageB_dataReadRsp_0[26]),
    .I1(iBusWishbone_DAT_MISO_regNext[26]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_26_s4.INIT=8'hCA;
  LUT3 _zz_decode_RS2_2_25_s4 (
    .F(_zz_decode_RS2_2_25_7),
    .I0(stageB_dataReadRsp_0[25]),
    .I1(iBusWishbone_DAT_MISO_regNext[25]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_25_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_2_24_s3 (
    .F(_zz_decode_RS2_2_24_6),
    .I0(_zz_decode_RS2_2_24_8),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_30_10),
    .I3(_zz_decode_RS2_2_12_6) 
);
defparam _zz_decode_RS2_2_24_s3.INIT=16'h0B00;
  LUT4 _zz_decode_RS2_2_23_s3 (
    .F(_zz_decode_RS2_2_23_6),
    .I0(_zz_decode_RS2_2_23_8),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_30_10),
    .I3(_zz_decode_RS2_2_12_6) 
);
defparam _zz_decode_RS2_2_23_s3.INIT=16'h0B00;
  LUT3 _zz_decode_RS2_2_22_s4 (
    .F(_zz_decode_RS2_2_22_7),
    .I0(stageB_dataReadRsp_0[22]),
    .I1(iBusWishbone_DAT_MISO_regNext[22]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_22_s4.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_21_s4 (
    .F(_zz_decode_RS2_2_21_7),
    .I0(stageB_dataReadRsp_0[21]),
    .I1(iBusWishbone_DAT_MISO_regNext[21]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_21_s4.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_20_s4 (
    .F(_zz_decode_RS2_2_20_7),
    .I0(stageB_dataReadRsp_0[20]),
    .I1(iBusWishbone_DAT_MISO_regNext[20]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_20_s4.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_19_s4 (
    .F(_zz_decode_RS2_2_19_7),
    .I0(stageB_dataReadRsp_0[19]),
    .I1(iBusWishbone_DAT_MISO_regNext[19]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_19_s4.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_18_s4 (
    .F(_zz_decode_RS2_2_18_7),
    .I0(stageB_dataReadRsp_0[18]),
    .I1(iBusWishbone_DAT_MISO_regNext[18]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_18_s4.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_17_s4 (
    .F(_zz_decode_RS2_2_17_7),
    .I0(stageB_dataReadRsp_0[17]),
    .I1(iBusWishbone_DAT_MISO_regNext[17]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_17_s4.INIT=8'hCA;
  LUT4 _zz_decode_RS2_2_16_s3 (
    .F(_zz_decode_RS2_2_16_6),
    .I0(_zz_decode_RS2_2_16_8),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_30_10),
    .I3(_zz_decode_RS2_2_12_6) 
);
defparam _zz_decode_RS2_2_16_s3.INIT=16'h0B00;
  LUT4 _zz_decode_RS2_2_15_s4 (
    .F(_zz_decode_RS2_2_15_7),
    .I0(stageB_dataReadRsp_0[31]),
    .I1(iBusWishbone_DAT_MISO_regNext[31]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(_zz_decode_RS2_2_15_8) 
);
defparam _zz_decode_RS2_2_15_s4.INIT=16'h305F;
  LUT4 _zz_decode_RS2_2_14_s4 (
    .F(_zz_decode_RS2_2_14_7),
    .I0(_zz_decode_RS2_2_14_8),
    .I1(_zz_decode_RS2_2_30_9),
    .I2(decode_RS2_13_8),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_14_s4.INIT=16'h0305;
  LUT4 _zz_decode_RS2_2_12_s4 (
    .F(_zz_decode_RS2_2_12_7),
    .I0(iBusWishbone_DAT_MISO_regNext[28]),
    .I1(stageB_dataReadRsp_0[28]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(_zz_decode_RS2_2_12_9) 
);
defparam _zz_decode_RS2_2_12_s4.INIT=16'hAFC0;
  LUT4 _zz_decode_RS2_2_11_s3 (
    .F(_zz_decode_RS2_2_11_6),
    .I0(memory_to_writeBack_INSTRUCTION[14]),
    .I1(_zz_decode_RS2_2_30_8),
    .I2(_zz_decode_RS2_2_3_8),
    .I3(decode_RS2_13_8) 
);
defparam _zz_decode_RS2_2_11_s3.INIT=16'hEE0F;
  LUT4 _zz_decode_RS2_2_9_s3 (
    .F(_zz_decode_RS2_2_9_6),
    .I0(_zz_decode_RS2_2_9_7),
    .I1(_zz_decode_RS2_2_25_7),
    .I2(decode_RS2_13_8),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_9_s3.INIT=16'h0305;
  LUT4 _zz_decode_RS2_2_6_s3 (
    .F(_zz_decode_RS2_2_6_6),
    .I0(_zz_decode_RS2_2_14_8),
    .I1(_zz_decode_RS2_2_30_9),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(_zz_decode_RS2_2_6_7) 
);
defparam _zz_decode_RS2_2_6_s3.INIT=16'h305F;
  LUT3 _zz_decode_RS2_2_5_s4 (
    .F(_zz_decode_RS2_2_5_7),
    .I0(stageB_dataReadRsp_0[5]),
    .I1(iBusWishbone_DAT_MISO_regNext[5]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_5_s4.INIT=8'hCA;
  LUT3 _zz_decode_RS2_2_5_s5 (
    .F(_zz_decode_RS2_2_5_8),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I1(writeBack_arbitration_isValid),
    .I2(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam _zz_decode_RS2_2_5_s5.INIT=8'h40;
  LUT4 _zz_decode_RS2_2_5_s6 (
    .F(_zz_decode_RS2_2_5_9),
    .I0(stageB_dataReadRsp_0[29]),
    .I1(iBusWishbone_DAT_MISO_regNext[29]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(_zz_decode_RS2_2_5_10) 
);
defparam _zz_decode_RS2_2_5_s6.INIT=16'hC0AF;
  LUT3 _zz_decode_RS2_2_4_s4 (
    .F(_zz_decode_RS2_2_4_7),
    .I0(stageB_dataReadRsp_0[4]),
    .I1(iBusWishbone_DAT_MISO_regNext[4]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_4_s4.INIT=8'hCA;
  LUT3 _zz_decode_RS2_2_3_s4 (
    .F(_zz_decode_RS2_2_3_7),
    .I0(stageB_dataReadRsp_0[3]),
    .I1(iBusWishbone_DAT_MISO_regNext[3]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_3_s4.INIT=8'hCA;
  LUT4 _zz_decode_RS2_2_3_s5 (
    .F(_zz_decode_RS2_2_3_8),
    .I0(iBusWishbone_DAT_MISO_regNext[27]),
    .I1(stageB_dataReadRsp_0[27]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(_zz_decode_RS2_2_3_9) 
);
defparam _zz_decode_RS2_2_3_s5.INIT=16'hAFC0;
  LUT3 _zz_decode_RS2_2_2_s4 (
    .F(_zz_decode_RS2_2_2_7),
    .I0(stageB_dataReadRsp_0[2]),
    .I1(iBusWishbone_DAT_MISO_regNext[2]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_2_s4.INIT=8'hCA;
  LUT4 _zz_decode_RS2_2_2_s5 (
    .F(_zz_decode_RS2_2_2_8),
    .I0(stageB_dataReadRsp_0[26]),
    .I1(iBusWishbone_DAT_MISO_regNext[26]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(_zz_decode_RS2_2_2_9) 
);
defparam _zz_decode_RS2_2_2_s5.INIT=16'hC0AF;
  LUT4 _zz_decode_RS2_2_1_s3 (
    .F(_zz_decode_RS2_2_1_6),
    .I0(stageB_dataReadRsp_0[1]),
    .I1(iBusWishbone_DAT_MISO_regNext[1]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(_zz_decode_RS2_2_5_8) 
);
defparam _zz_decode_RS2_2_1_s3.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_1_s4 (
    .F(_zz_decode_RS2_2_1_7),
    .I0(stageB_dataReadRsp_0[17]),
    .I1(iBusWishbone_DAT_MISO_regNext[17]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(_zz_decode_RS2_2_5_8) 
);
defparam _zz_decode_RS2_2_1_s4.INIT=16'h3500;
  LUT4 _zz_decode_RS2_2_1_s5 (
    .F(_zz_decode_RS2_2_1_8),
    .I0(_zz_decode_RS2_2_9_7),
    .I1(_zz_decode_RS2_2_25_7),
    .I2(_zz_decode_RS2_2_1_9),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_1_s5.INIT=16'hC0AF;
  LUT4 _zz_decode_RS2_2_0_s3 (
    .F(_zz_decode_RS2_2_0_6),
    .I0(iBusWishbone_DAT_MISO_regNext[24]),
    .I1(stageB_dataReadRsp_0[24]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(_zz_decode_RS2_2_0_8) 
);
defparam _zz_decode_RS2_2_0_s3.INIT=16'hAFC0;
  LUT4 _zz_decode_RS2_2_0_s4 (
    .F(_zz_decode_RS2_2_0_7),
    .I0(iBusWishbone_DAT_MISO_regNext[16]),
    .I1(stageB_dataReadRsp_0[16]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(_zz_decode_RS2_2_0_9) 
);
defparam _zz_decode_RS2_2_0_s4.INIT=16'hAFC0;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s3 (
    .F(IBusCachedPlugin_fetchPc_output_fire_6),
    .I0(lineLoader_valid),
    .I1(lineLoader_flushPending),
    .I2(when_IBusCachedPlugin_l256),
    .I3(lineLoader_flushPending_9) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s3.INIT=16'h0001;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_31_8),
    .I0(IBusCachedPlugin_fetchPc_pcReg[29]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[30]),
    .I2(IBusCachedPlugin_fetchPc_pc_26_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_13) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s5.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_31_9),
    .I0(IBusCachedPlugin_fetchPc_pc_31_14),
    .I1(IBusCachedPlugin_fetchPc_pc_31_20),
    .I2(memory_to_writeBack_PC[31]),
    .I3(IBusCachedPlugin_fetchPc_pc_8_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s6.INIT=16'h0FEE;
  LUT3 IBusCachedPlugin_fetchPc_pc_31_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_31_10),
    .I0(CsrPlugin_hadException),
    .I1(n17845_7),
    .I2(when_CsrPlugin_l1390_4) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s7.INIT=8'h01;
  LUT2 IBusCachedPlugin_fetchPc_pc_31_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_31_11),
    .I0(memory_arbitration_isValid),
    .I1(execute_to_memory_BRANCH_DO) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s8.INIT=4'h8;
  LUT3 IBusCachedPlugin_fetchPc_pc_30_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_30_6),
    .I0(IBusCachedPlugin_fetchPc_pcReg[29]),
    .I1(IBusCachedPlugin_fetchPc_pc_26_8),
    .I2(IBusCachedPlugin_fetchPc_pc_31_13) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s3.INIT=8'h80;
  LUT4 IBusCachedPlugin_fetchPc_pc_30_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_30_7),
    .I0(IBusCachedPlugin_fetchPc_pc_30_8),
    .I1(IBusCachedPlugin_fetchPc_pc_31_20),
    .I2(memory_to_writeBack_PC[30]),
    .I3(IBusCachedPlugin_fetchPc_pc_8_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s4.INIT=16'h0FEE;
  LUT3 IBusCachedPlugin_fetchPc_pc_29_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_29_10),
    .I0(CsrPlugin_mepc[29]),
    .I1(CsrPlugin_mtvec_base[27]),
    .I2(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s7.INIT=8'h35;
  LUT4 IBusCachedPlugin_fetchPc_pc_28_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_28_6),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[28]),
    .I1(execute_to_memory_BRANCH_CALC[28]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_11),
    .I3(IBusCachedPlugin_fetchPc_pc_31_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_28_s3.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_28_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_28_7),
    .I0(CsrPlugin_mepc[28]),
    .I1(CsrPlugin_mtvec_base[26]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_10),
    .I3(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_28_s4.INIT=16'h0C0A;
  LUT3 IBusCachedPlugin_fetchPc_pc_28_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_28_8),
    .I0(IBusCachedPlugin_fetchPc_pcReg[26]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[27]),
    .I2(IBusCachedPlugin_fetchPc_pc_26_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_28_s5.INIT=8'h80;
  LUT2 IBusCachedPlugin_fetchPc_pc_27_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_27_6),
    .I0(IBusCachedPlugin_fetchPc_pcReg[26]),
    .I1(IBusCachedPlugin_fetchPc_pc_26_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_27_s3.INIT=4'h8;
  LUT4 IBusCachedPlugin_fetchPc_pc_27_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_27_7),
    .I0(IBusCachedPlugin_fetchPc_pc_27_8),
    .I1(IBusCachedPlugin_fetchPc_pc_31_20),
    .I2(memory_to_writeBack_PC[27]),
    .I3(IBusCachedPlugin_fetchPc_pc_8_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_27_s4.INIT=16'h0FEE;
  LUT3 IBusCachedPlugin_fetchPc_pc_26_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_26_7),
    .I0(CsrPlugin_mepc[26]),
    .I1(CsrPlugin_mtvec_base[24]),
    .I2(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s4.INIT=8'h35;
  LUT4 IBusCachedPlugin_fetchPc_pc_26_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_26_8),
    .I0(IBusCachedPlugin_fetchPc_pc_26_9),
    .I1(IBusCachedPlugin_fetchPc_pcReg[13]),
    .I2(IBusCachedPlugin_fetchPc_pc_13_8),
    .I3(IBusCachedPlugin_fetchPc_pc_26_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s5.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_25_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_25_7),
    .I0(IBusCachedPlugin_fetchPc_pc_25_8),
    .I1(IBusCachedPlugin_fetchPc_pc_31_20),
    .I2(memory_to_writeBack_PC[25]),
    .I3(IBusCachedPlugin_fetchPc_pc_8_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_25_s4.INIT=16'h0FEE;
  LUT4 IBusCachedPlugin_fetchPc_pc_24_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_24_7),
    .I0(IBusCachedPlugin_fetchPc_pc_24_8),
    .I1(IBusCachedPlugin_fetchPc_pc_31_20),
    .I2(memory_to_writeBack_PC[24]),
    .I3(IBusCachedPlugin_fetchPc_pc_8_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_24_s4.INIT=16'h0FEE;
  LUT4 IBusCachedPlugin_fetchPc_pc_23_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_23_6),
    .I0(IBusCachedPlugin_fetchPc_pc_23_8),
    .I1(IBusCachedPlugin_fetchPc_pc_31_20),
    .I2(memory_to_writeBack_PC[23]),
    .I3(IBusCachedPlugin_fetchPc_pc_8_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_23_s3.INIT=16'h0FEE;
  LUT2 IBusCachedPlugin_fetchPc_pc_23_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_23_7),
    .I0(IBusCachedPlugin_fetchPc_pc_26_10),
    .I1(IBusCachedPlugin_fetchPc_pc_14_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_23_s4.INIT=4'h8;
  LUT3 IBusCachedPlugin_fetchPc_pc_22_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_22_7),
    .I0(CsrPlugin_mepc[22]),
    .I1(CsrPlugin_mtvec_base[20]),
    .I2(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s4.INIT=8'h35;
  LUT4 IBusCachedPlugin_fetchPc_pc_22_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_22_8),
    .I0(IBusCachedPlugin_fetchPc_pcReg[20]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[21]),
    .I2(IBusCachedPlugin_fetchPc_pc_22_9),
    .I3(IBusCachedPlugin_fetchPc_pc_14_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s5.INIT=16'h8000;
  LUT3 IBusCachedPlugin_fetchPc_pc_21_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_21_7),
    .I0(CsrPlugin_mepc[21]),
    .I1(CsrPlugin_mtvec_base[19]),
    .I2(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_21_s4.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_21_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_21_8),
    .I0(IBusCachedPlugin_fetchPc_pcReg[20]),
    .I1(IBusCachedPlugin_fetchPc_pc_22_9),
    .I2(IBusCachedPlugin_fetchPc_pc_14_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_21_s5.INIT=8'h80;
  LUT3 IBusCachedPlugin_fetchPc_pc_20_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_20_7),
    .I0(CsrPlugin_mepc[20]),
    .I1(CsrPlugin_mtvec_base[18]),
    .I2(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_20_s4.INIT=8'h35;
  LUT2 IBusCachedPlugin_fetchPc_pc_20_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_20_8),
    .I0(IBusCachedPlugin_fetchPc_pc_22_9),
    .I1(IBusCachedPlugin_fetchPc_pc_14_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_20_s5.INIT=4'h8;
  LUT3 IBusCachedPlugin_fetchPc_pc_19_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_19_7),
    .I0(CsrPlugin_mepc[19]),
    .I1(CsrPlugin_mtvec_base[17]),
    .I2(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_19_s4.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_19_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_19_8),
    .I0(IBusCachedPlugin_fetchPc_pcReg[17]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[18]),
    .I2(IBusCachedPlugin_fetchPc_pc_17_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_19_s5.INIT=8'h80;
  LUT3 IBusCachedPlugin_fetchPc_pc_18_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_18_7),
    .I0(CsrPlugin_mepc[18]),
    .I1(CsrPlugin_mtvec_base[16]),
    .I2(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_18_s4.INIT=8'h35;
  LUT2 IBusCachedPlugin_fetchPc_pc_18_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_18_8),
    .I0(IBusCachedPlugin_fetchPc_pcReg[17]),
    .I1(IBusCachedPlugin_fetchPc_pc_17_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_18_s5.INIT=4'h8;
  LUT3 IBusCachedPlugin_fetchPc_pc_17_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_17_6),
    .I0(CsrPlugin_mepc[17]),
    .I1(CsrPlugin_mtvec_base[15]),
    .I2(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_17_s3.INIT=8'h35;
  LUT4 IBusCachedPlugin_fetchPc_pc_17_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_17_7),
    .I0(IBusCachedPlugin_fetchPc_pc_17_11),
    .I1(IBusCachedPlugin_fetchPc_pc_31_10),
    .I2(memory_to_writeBack_PC[17]),
    .I3(IBusCachedPlugin_fetchPc_pc_8_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_17_s4.INIT=16'hF0BB;
  LUT4 IBusCachedPlugin_fetchPc_pc_17_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_17_8),
    .I0(IBusCachedPlugin_fetchPc_pcReg[14]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[15]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[16]),
    .I3(IBusCachedPlugin_fetchPc_pc_14_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_17_s5.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_16_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_16_6),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[16]),
    .I1(execute_to_memory_BRANCH_CALC[16]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_11),
    .I3(IBusCachedPlugin_fetchPc_pc_31_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_16_s3.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_16_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_16_7),
    .I0(CsrPlugin_mepc[16]),
    .I1(CsrPlugin_mtvec_base[14]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_10),
    .I3(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_16_s4.INIT=16'h0C0A;
  LUT3 IBusCachedPlugin_fetchPc_pc_16_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_16_8),
    .I0(IBusCachedPlugin_fetchPc_pcReg[14]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[15]),
    .I2(IBusCachedPlugin_fetchPc_pc_14_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_16_s5.INIT=8'h80;
  LUT2 IBusCachedPlugin_fetchPc_pc_15_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_15_6),
    .I0(IBusCachedPlugin_fetchPc_pcReg[14]),
    .I1(IBusCachedPlugin_fetchPc_pc_14_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_15_s3.INIT=4'h8;
  LUT4 IBusCachedPlugin_fetchPc_pc_15_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_15_7),
    .I0(IBusCachedPlugin_fetchPc_pc_15_8),
    .I1(IBusCachedPlugin_fetchPc_pc_31_20),
    .I2(memory_to_writeBack_PC[15]),
    .I3(IBusCachedPlugin_fetchPc_pc_8_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_15_s4.INIT=16'h0FEE;
  LUT4 IBusCachedPlugin_fetchPc_pc_14_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_14_6),
    .I0(IBusCachedPlugin_fetchPc_pc_14_8),
    .I1(IBusCachedPlugin_fetchPc_pc_31_20),
    .I2(memory_to_writeBack_PC[14]),
    .I3(IBusCachedPlugin_fetchPc_pc_8_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_14_s3.INIT=16'h0FEE;
  LUT4 IBusCachedPlugin_fetchPc_pc_14_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_14_7),
    .I0(IBusCachedPlugin_fetchPc_pc_14_9),
    .I1(IBusCachedPlugin_fetchPc_pcReg[8]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[9]),
    .I3(IBusCachedPlugin_fetchPc_pc_14_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_14_s4.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_13_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_13_6),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[13]),
    .I1(execute_to_memory_BRANCH_CALC[13]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_11),
    .I3(IBusCachedPlugin_fetchPc_pc_31_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_13_s3.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_13_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_13_7),
    .I0(CsrPlugin_mepc[13]),
    .I1(CsrPlugin_mtvec_base[11]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_10),
    .I3(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_13_s4.INIT=16'h0C0A;
  LUT4 IBusCachedPlugin_fetchPc_pc_13_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_13_8),
    .I0(IBusCachedPlugin_fetchPc_pc_13_9),
    .I1(IBusCachedPlugin_fetchPc_pcReg[8]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[9]),
    .I3(IBusCachedPlugin_fetchPc_pc_14_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_13_s5.INIT=16'h8000;
  LUT2 IBusCachedPlugin_fetchPc_pc_12_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_12_6),
    .I0(IBusCachedPlugin_fetchPc_pcReg[11]),
    .I1(IBusCachedPlugin_fetchPc_pc_11_11) 
);
defparam IBusCachedPlugin_fetchPc_pc_12_s3.INIT=4'h8;
  LUT4 IBusCachedPlugin_fetchPc_pc_12_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_12_7),
    .I0(IBusCachedPlugin_fetchPc_pc_12_8),
    .I1(IBusCachedPlugin_fetchPc_pc_31_20),
    .I2(memory_to_writeBack_PC[12]),
    .I3(IBusCachedPlugin_fetchPc_pc_8_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_12_s4.INIT=16'h0FEE;
  LUT4 IBusCachedPlugin_fetchPc_pc_11_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_11_10),
    .I0(IBusCachedPlugin_fetchPc_pc_11_12),
    .I1(IBusCachedPlugin_fetchPc_pc_31_20),
    .I2(memory_to_writeBack_PC[11]),
    .I3(IBusCachedPlugin_fetchPc_pc_8_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_11_s7.INIT=16'h0FEE;
  LUT4 IBusCachedPlugin_fetchPc_pc_11_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_11_11),
    .I0(IBusCachedPlugin_fetchPc_pcReg[8]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[9]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[10]),
    .I3(IBusCachedPlugin_fetchPc_pc_14_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_11_s8.INIT=16'h8000;
  LUT3 IBusCachedPlugin_fetchPc_pc_10_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_10_11),
    .I0(CsrPlugin_mepc[10]),
    .I1(CsrPlugin_mtvec_base[8]),
    .I2(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_10_s8.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_10_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_10_12),
    .I0(IBusCachedPlugin_fetchPc_pcReg[8]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[9]),
    .I2(IBusCachedPlugin_fetchPc_pc_14_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_10_s9.INIT=8'h80;
  LUT4 IBusCachedPlugin_fetchPc_pc_9_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_9_10),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[9]),
    .I1(execute_to_memory_BRANCH_CALC[9]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_11),
    .I3(IBusCachedPlugin_fetchPc_pc_31_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_9_s7.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_9_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_9_11),
    .I0(CsrPlugin_mepc[9]),
    .I1(CsrPlugin_mtvec_base[7]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_10),
    .I3(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_9_s8.INIT=16'h0C0A;
  LUT2 IBusCachedPlugin_fetchPc_pc_9_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_9_12),
    .I0(IBusCachedPlugin_fetchPc_pcReg[8]),
    .I1(IBusCachedPlugin_fetchPc_pc_14_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_9_s9.INIT=4'h8;
  LUT3 IBusCachedPlugin_fetchPc_pc_8_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_8_11),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[8]),
    .I1(IBusCachedPlugin_fetchPc_pc_8_13),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_8_s8.INIT=8'h53;
  LUT4 IBusCachedPlugin_fetchPc_pc_8_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_8_12),
    .I0(dataCache_1_io_mem_cmd_payload_address[31]),
    .I1(stageB_request_wr),
    .I2(stageB_waysHitsBeforeInvalidate[0]),
    .I3(stageB_dataColisions[0]) 
);
defparam IBusCachedPlugin_fetchPc_pc_8_s9.INIT=16'h1000;
  LUT4 IBusCachedPlugin_fetchPc_pc_7_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_7_10),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[7]),
    .I1(execute_to_memory_BRANCH_CALC[7]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_11),
    .I3(IBusCachedPlugin_fetchPc_pc_31_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_7_s7.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_7_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_7_11),
    .I0(CsrPlugin_mepc[7]),
    .I1(CsrPlugin_mtvec_base[5]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_10),
    .I3(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_7_s8.INIT=16'h0C0A;
  LUT3 IBusCachedPlugin_fetchPc_pc_7_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_7_12),
    .I0(IBusCachedPlugin_fetchPc_pcReg[5]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[6]),
    .I2(IBusCachedPlugin_fetchPc_pc_5_11) 
);
defparam IBusCachedPlugin_fetchPc_pc_7_s9.INIT=8'h80;
  LUT3 IBusCachedPlugin_fetchPc_pc_6_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_6_10),
    .I0(IBusCachedPlugin_fetchPc_pc_6_11),
    .I1(IBusCachedPlugin_predictionJumpInterface_payload[6]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_6_s7.INIT=8'h3A;
  LUT4 IBusCachedPlugin_fetchPc_pc_5_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_5_11),
    .I0(IBusCachedPlugin_fetchPc_pcReg[2]),
    .I1(IBusCachedPlugin_fetchPc_inc),
    .I2(IBusCachedPlugin_fetchPc_pcReg[3]),
    .I3(IBusCachedPlugin_fetchPc_pcReg[4]) 
);
defparam IBusCachedPlugin_fetchPc_pc_5_s8.INIT=16'h8000;
  LUT3 IBusCachedPlugin_fetchPc_pc_5_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_5_12),
    .I0(CsrPlugin_mepc[5]),
    .I1(CsrPlugin_mtvec_base[3]),
    .I2(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_5_s9.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_4_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_4_8),
    .I0(IBusCachedPlugin_fetchPc_pcReg[2]),
    .I1(IBusCachedPlugin_fetchPc_inc),
    .I2(IBusCachedPlugin_fetchPc_pcReg[3]) 
);
defparam IBusCachedPlugin_fetchPc_pc_4_s5.INIT=8'h80;
  LUT4 IBusCachedPlugin_fetchPc_pc_4_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_4_9),
    .I0(IBusCachedPlugin_fetchPc_pc_4_10),
    .I1(IBusCachedPlugin_fetchPc_pc_31_20),
    .I2(memory_to_writeBack_PC[4]),
    .I3(IBusCachedPlugin_fetchPc_pc_8_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_4_s6.INIT=16'h0FEE;
  LUT2 IBusCachedPlugin_fetchPc_pc_3_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_3_8),
    .I0(IBusCachedPlugin_fetchPc_pcReg[2]),
    .I1(IBusCachedPlugin_fetchPc_inc) 
);
defparam IBusCachedPlugin_fetchPc_pc_3_s5.INIT=4'h8;
  LUT4 IBusCachedPlugin_fetchPc_pc_3_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_3_9),
    .I0(IBusCachedPlugin_fetchPc_pc_3_10),
    .I1(IBusCachedPlugin_fetchPc_pc_31_20),
    .I2(memory_to_writeBack_PC[3]),
    .I3(IBusCachedPlugin_fetchPc_pc_8_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_3_s6.INIT=16'h0FEE;
  LUT3 IBusCachedPlugin_fetchPc_pc_2_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_2_8),
    .I0(CsrPlugin_mepc[2]),
    .I1(CsrPlugin_mtvec_base[0]),
    .I2(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_2_s5.INIT=8'h35;
  LUT4 IBusCachedPlugin_fetchPc_pc_2_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_2_9),
    .I0(IBusCachedPlugin_fetchPc_pc_2_12),
    .I1(IBusCachedPlugin_fetchPc_pc_31_10),
    .I2(memory_to_writeBack_PC[2]),
    .I3(IBusCachedPlugin_fetchPc_pc_8_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_2_s6.INIT=16'hF0BB;
  LUT3 when_CsrPlugin_l1390_s2 (
    .F(when_CsrPlugin_l1390_5),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack),
    .I1(CsrPlugin_hadException),
    .I2(CsrPlugin_pipelineLiberator_pcValids_2) 
);
defparam when_CsrPlugin_l1390_s2.INIT=8'h10;
  LUT4 iBus_cmd_ready_s2 (
    .F(iBus_cmd_ready_5),
    .I0(main_basesoc_basesoc_ram_bus_ack),
    .I1(main_basesoc_ram_bus_ram_bus_ack),
    .I2(n1165_10),
    .I3(builder_done) 
);
defparam iBus_cmd_ready_s2.INIT=16'h0001;
  LUT4 n24524_s4 (
    .F(n24524_7),
    .I0(n24524_11),
    .I1(n20595_8),
    .I2(n24524_12),
    .I3(n24524_34) 
);
defparam n24524_s4.INIT=16'hF800;
  LUT3 n24524_s5 (
    .F(n24524_8),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[31]) 
);
defparam n24524_s5.INIT=8'h01;
  LUT4 n24524_s6 (
    .F(n24524_9),
    .I0(n24524_14),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I2(n24524_15),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[14]) 
);
defparam n24524_s6.INIT=16'hA031;
  LUT4 n19347_s2 (
    .F(n19347_5),
    .I0(execute_RS1[28]),
    .I1(n19347_6),
    .I2(n19347_7),
    .I3(n19361_5) 
);
defparam n19347_s2.INIT=16'h4000;
  LUT3 n19349_s2 (
    .F(n19349_5),
    .I0(execute_RS1[25]),
    .I1(execute_RS1[24]),
    .I2(execute_RS1[23]) 
);
defparam n19349_s2.INIT=8'h01;
  LUT2 n19349_s3 (
    .F(n19349_6),
    .I0(n19347_7),
    .I1(n19349_7) 
);
defparam n19349_s3.INIT=4'h8;
  LUT2 n19354_s2 (
    .F(n19354_5),
    .I0(n19354_6),
    .I1(n19349_7) 
);
defparam n19354_s2.INIT=4'h8;
  LUT4 n19358_s2 (
    .F(n19358_5),
    .I0(execute_RS1[16]),
    .I1(execute_RS1[15]),
    .I2(execute_RS1[14]),
    .I3(n19361_5) 
);
defparam n19358_s2.INIT=16'h0100;
  LUT2 n19361_s2 (
    .F(n19361_5),
    .I0(n19361_6),
    .I1(n19368_5) 
);
defparam n19361_s2.INIT=4'h8;
  LUT4 n19363_s2 (
    .F(n19363_5),
    .I0(execute_RS1[11]),
    .I1(execute_RS1[10]),
    .I2(execute_RS1[9]),
    .I3(n19365_5) 
);
defparam n19363_s2.INIT=16'h0100;
  LUT4 n19365_s2 (
    .F(n19365_5),
    .I0(execute_RS1[8]),
    .I1(execute_RS1[7]),
    .I2(execute_RS1[6]),
    .I3(n19369_5) 
);
defparam n19365_s2.INIT=16'h0100;
  LUT4 n19368_s2 (
    .F(n19368_5),
    .I0(execute_RS1[7]),
    .I1(n19368_6),
    .I2(n19646_6),
    .I3(n19371_5) 
);
defparam n19368_s2.INIT=16'h4000;
  LUT3 n19369_s2 (
    .F(n19369_5),
    .I0(execute_RS1[5]),
    .I1(n19371_4),
    .I2(n19646_6) 
);
defparam n19369_s2.INIT=8'h10;
  LUT3 n19371_s2 (
    .F(n19371_5),
    .I0(execute_RS1[1]),
    .I1(execute_RS1[2]),
    .I2(execute_RS1[0]) 
);
defparam n19371_s2.INIT=8'h01;
  LUT4 n19646_s4 (
    .F(n19646_7),
    .I0(execute_RS2[23]),
    .I1(execute_RS2[7]),
    .I2(n19614_8),
    .I3(n19646_11) 
);
defparam n19646_s4.INIT=16'h1000;
  LUT3 n19646_s5 (
    .F(n19646_8),
    .I0(execute_RS2[15]),
    .I1(execute_RS2[14]),
    .I2(n19623_8) 
);
defparam n19646_s5.INIT=8'h10;
  LUT4 n19646_s6 (
    .F(n19646_9),
    .I0(execute_RS2[6]),
    .I1(execute_RS2[9]),
    .I2(n19646_12),
    .I3(n19635_8) 
);
defparam n19646_s6.INIT=16'h1000;
  LUT4 n19646_s7 (
    .F(n19646_10),
    .I0(execute_RS2[31]),
    .I1(n19646_13),
    .I2(n19616_9),
    .I3(n19631_9) 
);
defparam n19646_s7.INIT=16'h4000;
  LUT3 n20595_s7 (
    .F(n20595_10),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[31]) 
);
defparam n20595_s7.INIT=8'h10;
  LUT4 _zz_execute_SHIFT_RIGHT_1_6_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_5),
    .I0(n23_3),
    .I1(n27_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_6_9) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s2.INIT=16'h0CFA;
  LUT4 _zz_execute_SHIFT_RIGHT_1_6_s4 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_7),
    .I0(n11_4),
    .I1(n7_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_6_10) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s4.INIT=16'hF503;
  LUT4 _zz_execute_SHIFT_RIGHT_1_6_s5 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_8),
    .I0(n15_3),
    .I1(n19_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_6_11) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s5.INIT=16'h0CFA;
  LUT4 _zz_execute_SHIFT_RIGHT_1_7_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_5),
    .I0(n24_3),
    .I1(n28_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_7_9) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s2.INIT=16'h0CFA;
  LUT4 _zz_execute_SHIFT_RIGHT_1_7_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_6),
    .I0(_zz_execute_SHIFT_RIGHT_1_31_5),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I2(_zz_execute_SRC2_4[0]),
    .I3(_zz_execute_SHIFT_RIGHT_1_14_5) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s3.INIT=16'hCACC;
  LUT4 _zz_execute_SHIFT_RIGHT_1_7_s4 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_7),
    .I0(n12_3),
    .I1(n8_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_7_10) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s4.INIT=16'hFA0C;
  LUT4 _zz_execute_SHIFT_RIGHT_1_7_s5 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_8),
    .I0(_zz_execute_SHIFT_RIGHT_1_7_11),
    .I1(n20_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_7_12) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s5.INIT=16'h03FA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_8_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_8_5),
    .I0(n11_4),
    .I1(n9_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_8_s2.INIT=8'h53;
  LUT3 _zz_execute_SHIFT_RIGHT_1_8_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1_8_6),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_8),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_9),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_8_s3.INIT=8'hCA;
  LUT4 _zz_execute_SHIFT_RIGHT_1_8_s4 (
    .F(_zz_execute_SHIFT_RIGHT_1_8_7),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_10),
    .I1(_zz_execute_SRC2_4[2]),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_8_s4.INIT=16'h00F8;
  LUT3 _zz_execute_SHIFT_RIGHT_1_9_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1_9_6),
    .I0(n28_3),
    .I1(n26_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s3.INIT=8'hAC;
  LUT4 _zz_execute_SHIFT_RIGHT_1_9_s4 (
    .F(_zz_execute_SHIFT_RIGHT_1_9_7),
    .I0(n22_3),
    .I1(n18_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_9_9) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s4.INIT=16'hFA0C;
  LUT4 _zz_execute_SHIFT_RIGHT_1_9_s5 (
    .F(_zz_execute_SHIFT_RIGHT_1_9_8),
    .I0(n14_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_7_11),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(_zz_execute_SHIFT_RIGHT_1_9_10) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s5.INIT=16'hAF30;
  LUT4 _zz_execute_SHIFT_RIGHT_1_10_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_10_5),
    .I0(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I1(n29_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_10_s2.INIT=16'hAFC0;
  LUT4 _zz_execute_SHIFT_RIGHT_1_10_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1_10_6),
    .I0(n19_3),
    .I1(n23_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_10_8) 
);
defparam _zz_execute_SHIFT_RIGHT_1_10_s3.INIT=16'h03F5;
  LUT4 _zz_execute_SHIFT_RIGHT_1_10_s4 (
    .F(_zz_execute_SHIFT_RIGHT_1_10_7),
    .I0(n11_4),
    .I1(n15_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_10_9) 
);
defparam _zz_execute_SHIFT_RIGHT_1_10_s4.INIT=16'h03F5;
  LUT4 _zz_execute_SHIFT_RIGHT_1_11_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_11_5),
    .I0(n26_3),
    .I1(n22_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_11_s2.INIT=16'hAFC0;
  LUT4 _zz_execute_SHIFT_RIGHT_1_11_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1_11_6),
    .I0(_zz_execute_SHIFT_RIGHT_1_7_11),
    .I1(n12_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_11_7) 
);
defparam _zz_execute_SHIFT_RIGHT_1_11_s3.INIT=16'hF50C;
  LUT3 _zz_execute_SHIFT_RIGHT_1_12_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_12_5),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_10),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_8),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_12_s2.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_12_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1_12_6),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_9),
    .I1(_zz_execute_SHIFT_RIGHT_1_24_5),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_12_s3.INIT=8'hCA;
  LUT4 _zz_execute_SHIFT_RIGHT_1_13_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_13_5),
    .I0(_zz_execute_SHIFT_RIGHT_1_7_11),
    .I1(n14_3),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(_zz_execute_SHIFT_RIGHT_1_13_7) 
);
defparam _zz_execute_SHIFT_RIGHT_1_13_s2.INIT=16'h03FA;
  LUT4 _zz_execute_SHIFT_RIGHT_1_13_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1_13_6),
    .I0(n26_3),
    .I1(n22_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_13_8) 
);
defparam _zz_execute_SHIFT_RIGHT_1_13_s3.INIT=16'hFA0C;
  LUT2 _zz_execute_SHIFT_RIGHT_1_14_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_14_5),
    .I0(_zz_execute_SRC2_4[2]),
    .I1(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_14_s2.INIT=4'h1;
  LUT4 _zz_execute_SHIFT_RIGHT_1_15_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_15_5),
    .I0(_zz_execute_SRC2_4[3]),
    .I1(_zz_execute_SRC2_4[2]),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_15_s2.INIT=16'h0001;
  LUT3 _zz_execute_SHIFT_RIGHT_1_21_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_21_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_29_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_21_s1.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_24_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_24_5),
    .I0(n27_3),
    .I1(n25_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_24_s2.INIT=8'h53;
  LUT4 _zz_execute_SHIFT_RIGHT_1_27_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_27_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_31_5),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_27_s1.INIT=16'hCCCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_27_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_27_5),
    .I0(n30_3),
    .I1(n28_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_27_s2.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_29_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_29_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_31_5),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_29_s1.INIT=8'hCA;
  LUT4 decode_to_execute_PC_31_s4 (
    .F(decode_to_execute_PC_31_8),
    .I0(writeBack_arbitration_isValid),
    .I1(memory_arbitration_isValid),
    .I2(decode_to_execute_IS_CSR),
    .I3(dataCache_1_io_cpu_execute_refilling) 
);
defparam decode_to_execute_PC_31_s4.INIT=16'h001F;
  LUT2 decode_REGFILE_WRITE_VALID_s4 (
    .F(decode_REGFILE_WRITE_VALID_7),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[11]) 
);
defparam decode_REGFILE_WRITE_VALID_s4.INIT=4'h1;
  LUT2 n20176_s3 (
    .F(n20176_6),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[19]) 
);
defparam n20176_s3.INIT=4'h1;
  LUT4 n19631_s5 (
    .F(n19631_9),
    .I0(execute_RS2[5]),
    .I1(execute_RS2[4]),
    .I2(execute_RS2[3]),
    .I3(execute_RS2[2]) 
);
defparam n19631_s5.INIT=16'h0001;
  LUT4 n19619_s5 (
    .F(n19619_9),
    .I0(execute_RS2[15]),
    .I1(execute_RS2[14]),
    .I2(execute_RS2[9]),
    .I3(n19623_8) 
);
defparam n19619_s5.INIT=16'h0100;
  LUT3 n19616_s5 (
    .F(n19616_9),
    .I0(execute_RS2[20]),
    .I1(execute_RS2[19]),
    .I2(execute_RS2[18]) 
);
defparam n19616_s5.INIT=8'h01;
  LUT2 _zz_memory_DivPlugin_div_result_3_10_s6 (
    .F(_zz_memory_DivPlugin_div_result_3_10_11),
    .I0(_zz_memory_DivPlugin_div_result_3_8_9),
    .I1(_zz_memory_DivPlugin_div_result_3_9_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_10_s6.INIT=4'h1;
  LUT4 _zz_memory_DivPlugin_div_result_3_13_s6 (
    .F(_zz_memory_DivPlugin_div_result_3_13_11),
    .I0(_zz_memory_DivPlugin_div_result_3_9_9),
    .I1(_zz_memory_DivPlugin_div_result_3_10_10),
    .I2(_zz_memory_DivPlugin_div_result_3_11_9),
    .I3(_zz_memory_DivPlugin_div_result_3_12_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_13_s6.INIT=16'h0001;
  LUT4 _zz_memory_DivPlugin_div_result_3_19_s6 (
    .F(_zz_memory_DivPlugin_div_result_3_19_11),
    .I0(_zz_memory_DivPlugin_div_result_3_16_9),
    .I1(_zz_memory_DivPlugin_div_result_3_16_10),
    .I2(_zz_memory_DivPlugin_div_result_3_17_9),
    .I3(_zz_memory_DivPlugin_div_result_3_18_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_19_s6.INIT=16'h0002;
  LUT2 _zz_memory_DivPlugin_div_result_3_22_s6 (
    .F(_zz_memory_DivPlugin_div_result_3_22_11),
    .I0(_zz_memory_DivPlugin_div_result_3_20_9),
    .I1(_zz_memory_DivPlugin_div_result_3_21_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_22_s6.INIT=4'h1;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s485 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_583),
    .I0(_zz_execute_SRC1[14]),
    .I1(_zz_execute_SRC1[17]),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_597),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_640) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s485.INIT=16'h0A0C;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s486 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_584),
    .I0(_zz_execute_SRC2_4[4]),
    .I1(_zz_execute_SRC2_4[3]),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_599) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s486.INIT=16'hFDBF;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s487 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_585),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_600),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(_zz_execute_SRC2_4[1]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s487.INIT=16'h0D70;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s488 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_586),
    .I0(_zz_execute_SRC2_4[2]),
    .I1(_zz_execute_SRC2_4[1]),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_634),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_602) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s488.INIT=16'h007F;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s489 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_587),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_630),
    .I1(_zz_execute_SHIFT_RIGHT_1_30_6),
    .I2(_zz_execute_SRC2_4[0]),
    .I3(n14757_38) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s489.INIT=16'h3FF5;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s490 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_588),
    .I0(_zz_execute_SRC2_4[4]),
    .I1(_zz_execute_SRC2_4[2]),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SRC2_4[1]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s490.INIT=16'hEFF7;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s491 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_589),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_604),
    .I1(_zz_execute_SRC2_4[2]),
    .I2(_zz_execute_SRC2_4[0]),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_605) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s491.INIT=16'h2BE8;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s492 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_590),
    .I0(_zz_execute_SHIFT_RIGHT_1_30_6),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_630),
    .I2(_zz_execute_SRC2_4[0]),
    .I3(n14757_38) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s492.INIT=16'hF53F;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s493 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_591),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_638),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_607),
    .I2(_zz_execute_SRC2_4[0]),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_608) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s493.INIT=16'h00F8;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s494 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_592),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_609),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_610),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_611),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_612) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s494.INIT=16'h00F1;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s495 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_593),
    .I0(_zz_execute_SRC1[2]),
    .I1(_zz_execute_SRC1[29]),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_613),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_640) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s495.INIT=16'h0A0C;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s496 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_594),
    .I0(_zz_execute_SHIFT_RIGHT_1_30_6),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_630),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_614),
    .I3(n14757_38) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s496.INIT=16'hC0A0;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s497 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_595),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_615),
    .I1(_zz_execute_SRC1_4_9),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_616),
    .I3(_zz_execute_SRC1[27]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s497.INIT=16'hB0BB;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s498 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_596),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_617),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_618),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_619),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_620) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s498.INIT=16'h00FD;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready_s4 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready_8),
    .I0(_zz_dBusWishbone_ADR[0]),
    .I1(_zz_dBusWishbone_ADR[1]),
    .I2(_zz_dBusWishbone_ADR[2]) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready_s4.INIT=8'h80;
  LUT4 _zz_execute_SHIFT_RIGHT_1_1_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_1_10),
    .I0(n6_3),
    .I1(n2_101),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_1_11) 
);
defparam _zz_execute_SHIFT_RIGHT_1_1_s1.INIT=16'hF503;
  LUT4 _zz_execute_SHIFT_RIGHT_1_2_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_2_10),
    .I0(n3_5),
    .I1(n7_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_2_11) 
);
defparam _zz_execute_SHIFT_RIGHT_1_2_s1.INIT=16'h0CFA;
  LUT4 _zz_execute_SHIFT_RIGHT_1_3_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_3_10),
    .I0(n8_3),
    .I1(n4_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_3_11) 
);
defparam _zz_execute_SHIFT_RIGHT_1_3_s1.INIT=16'hF503;
  LUT4 _zz_execute_SHIFT_RIGHT_1_4_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_4_11),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_5),
    .I1(_zz_execute_SRC2_4[2]),
    .I2(_zz_execute_SHIFT_RIGHT_1_12_5),
    .I3(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_4_s2.INIT=16'h0F77;
  LUT4 _zz_execute_SHIFT_RIGHT_1_5_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_5_10),
    .I0(n10_3),
    .I1(n6_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_5_11) 
);
defparam _zz_execute_SHIFT_RIGHT_1_5_s1.INIT=16'hFA0C;
  LUT3 execute_BRANCH_DO_s4 (
    .F(execute_BRANCH_DO_7),
    .I0(decode_to_execute_INSTRUCTION[14]),
    .I1(n14502_3),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam execute_BRANCH_DO_s4.INIT=8'hE1;
  LUT4 execute_BRANCH_DO_s5 (
    .F(execute_BRANCH_DO_8),
    .I0(decode_to_execute_SRC_LESS_UNSIGNED),
    .I1(_zz_decode_RS2_31_8),
    .I2(_zz_execute_SRC1[31]),
    .I3(_zz_execute_SRC2_4_31_8) 
);
defparam execute_BRANCH_DO_s5.INIT=16'hCA5C;
  LUT4 _zz_decode_RS2_12_s6 (
    .F(_zz_decode_RS2_12_9),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[12]),
    .I2(CsrPlugin_mepc[12]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_12_s6.INIT=16'h0777;
  LUT4 _zz_decode_RS2_3_s5 (
    .F(_zz_decode_RS2_3_8),
    .I0(execute_CsrPlugin_csr_768),
    .I1(CsrPlugin_mstatus_MIE),
    .I2(CsrPlugin_mepc[3]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_3_s5.INIT=16'h0777;
  LUT3 _zz_decode_RS2_3_s6 (
    .F(_zz_decode_RS2_3_9),
    .I0(_zz_CsrPlugin_csrMapping_readDataInit[3]),
    .I1(execute_CsrPlugin_csr_3008),
    .I2(_zz_decode_RS2_3_10) 
);
defparam _zz_decode_RS2_3_s6.INIT=8'h70;
  LUT4 _zz_decode_RS2_0_s6 (
    .F(_zz_decode_RS2_0_9),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4[0]),
    .I3(_zz_execute_SRC1_0_10) 
);
defparam _zz_decode_RS2_0_s6.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_1_31_s3 (
    .F(_zz_decode_RS2_1_31_6),
    .I0(execute_to_memory_SHIFT_RIGHT[0]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[31]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_31_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_30_s3 (
    .F(_zz_decode_RS2_1_30_6),
    .I0(execute_to_memory_SHIFT_RIGHT[1]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[30]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_30_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_29_s3 (
    .F(_zz_decode_RS2_1_29_6),
    .I0(execute_to_memory_SHIFT_RIGHT[2]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[29]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_29_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_28_s3 (
    .F(_zz_decode_RS2_1_28_6),
    .I0(execute_to_memory_SHIFT_RIGHT[3]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[28]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_28_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_27_s3 (
    .F(_zz_decode_RS2_1_27_6),
    .I0(execute_to_memory_SHIFT_RIGHT[4]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[27]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_27_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_26_s3 (
    .F(_zz_decode_RS2_1_26_6),
    .I0(execute_to_memory_SHIFT_RIGHT[5]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[26]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_26_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_25_s3 (
    .F(_zz_decode_RS2_1_25_6),
    .I0(execute_to_memory_SHIFT_RIGHT[6]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[25]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_25_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_24_s3 (
    .F(_zz_decode_RS2_1_24_6),
    .I0(execute_to_memory_SHIFT_RIGHT[7]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[24]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_24_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_23_s3 (
    .F(_zz_decode_RS2_1_23_6),
    .I0(execute_to_memory_SHIFT_RIGHT[8]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[23]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_23_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_22_s3 (
    .F(_zz_decode_RS2_1_22_6),
    .I0(execute_to_memory_SHIFT_RIGHT[9]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[22]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_22_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_21_s3 (
    .F(_zz_decode_RS2_1_21_6),
    .I0(execute_to_memory_SHIFT_RIGHT[10]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[21]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_21_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_20_s3 (
    .F(_zz_decode_RS2_1_20_6),
    .I0(execute_to_memory_SHIFT_RIGHT[11]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[20]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_20_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_19_s3 (
    .F(_zz_decode_RS2_1_19_6),
    .I0(execute_to_memory_SHIFT_RIGHT[12]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[19]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_19_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_18_s3 (
    .F(_zz_decode_RS2_1_18_6),
    .I0(execute_to_memory_SHIFT_RIGHT[13]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[18]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_18_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_17_s3 (
    .F(_zz_decode_RS2_1_17_6),
    .I0(execute_to_memory_SHIFT_RIGHT[14]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[17]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_17_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_16_s3 (
    .F(_zz_decode_RS2_1_16_6),
    .I0(execute_to_memory_SHIFT_RIGHT[15]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[16]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_16_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_15_s3 (
    .F(_zz_decode_RS2_1_15_6),
    .I0(execute_to_memory_SHIFT_RIGHT[16]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[15]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_15_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_14_s3 (
    .F(_zz_decode_RS2_1_14_6),
    .I0(execute_to_memory_SHIFT_RIGHT[17]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[14]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_14_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_13_s3 (
    .F(_zz_decode_RS2_1_13_6),
    .I0(execute_to_memory_SHIFT_RIGHT[18]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[13]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_13_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_12_s3 (
    .F(_zz_decode_RS2_1_12_6),
    .I0(execute_to_memory_SHIFT_RIGHT[19]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[12]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_12_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_11_s3 (
    .F(_zz_decode_RS2_1_11_6),
    .I0(execute_to_memory_SHIFT_RIGHT[20]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[11]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_11_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_10_s3 (
    .F(_zz_decode_RS2_1_10_6),
    .I0(execute_to_memory_SHIFT_RIGHT[21]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[10]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_10_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_9_s3 (
    .F(_zz_decode_RS2_1_9_6),
    .I0(execute_to_memory_SHIFT_RIGHT[22]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[9]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_9_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_8_s3 (
    .F(_zz_decode_RS2_1_8_6),
    .I0(execute_to_memory_SHIFT_RIGHT[23]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[8]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_8_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_7_s3 (
    .F(_zz_decode_RS2_1_7_6),
    .I0(execute_to_memory_SHIFT_RIGHT[24]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[7]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_7_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_6_s3 (
    .F(_zz_decode_RS2_1_6_6),
    .I0(execute_to_memory_SHIFT_RIGHT[25]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[6]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_6_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_5_s3 (
    .F(_zz_decode_RS2_1_5_6),
    .I0(execute_to_memory_SHIFT_RIGHT[26]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[5]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_5_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_4_s3 (
    .F(_zz_decode_RS2_1_4_6),
    .I0(execute_to_memory_SHIFT_RIGHT[27]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[4]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_4_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_3_s3 (
    .F(_zz_decode_RS2_1_3_6),
    .I0(execute_to_memory_SHIFT_RIGHT[28]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[3]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_3_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_2_s3 (
    .F(_zz_decode_RS2_1_2_6),
    .I0(execute_to_memory_SHIFT_RIGHT[29]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[2]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_2_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_1_s3 (
    .F(_zz_decode_RS2_1_1_6),
    .I0(execute_to_memory_SHIFT_RIGHT[30]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[1]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_1_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_0_s3 (
    .F(_zz_decode_RS2_1_0_6),
    .I0(execute_to_memory_SHIFT_RIGHT[31]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[0]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_0_s3.INIT=8'h53;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s6 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_9),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I2(_zz__zz_decode_IS_RS2_SIGNED_3_0_6),
    .I3(decode_INSTRUCTION_ANTICIPATED_24_13) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s6.INIT=16'hE0EE;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s7 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_10),
    .I0(n14927_3),
    .I1(decode_INSTRUCTION_ANTICIPATED_24_14),
    .I2(n14912_3),
    .I3(decode_INSTRUCTION_ANTICIPATED_24_15) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s7.INIT=16'hB0BB;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s8 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_11),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_16),
    .I3(_zz__zz_decode_IS_RS2_SIGNED_86) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s8.INIT=16'h0007;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s9 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_12),
    .I0(decode_to_execute_ENV_CTRL[1]),
    .I1(decode_to_execute_ENV_CTRL[0]),
    .I2(execute_arbitration_isValid),
    .I3(n17845_7) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s9.INIT=16'h00BF;
  LUT3 _zz_decode_RS2_2_31_s5 (
    .F(_zz_decode_RS2_2_31_8),
    .I0(stageB_dataReadRsp_0[31]),
    .I1(iBusWishbone_DAT_MISO_regNext[31]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_31_s5.INIT=8'h35;
  LUT4 _zz_decode_RS2_2_30_s8 (
    .F(_zz_decode_RS2_2_30_11),
    .I0(iBusWishbone_DAT_MISO_regNext[23]),
    .I1(stageB_dataReadRsp_0[23]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(_zz_decode_RS2_2_30_12) 
);
defparam _zz_decode_RS2_2_30_s8.INIT=16'h5F30;
  LUT3 _zz_decode_RS2_2_24_s5 (
    .F(_zz_decode_RS2_2_24_8),
    .I0(stageB_dataReadRsp_0[24]),
    .I1(iBusWishbone_DAT_MISO_regNext[24]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_24_s5.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_23_s5 (
    .F(_zz_decode_RS2_2_23_8),
    .I0(stageB_dataReadRsp_0[23]),
    .I1(iBusWishbone_DAT_MISO_regNext[23]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_23_s5.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_16_s5 (
    .F(_zz_decode_RS2_2_16_8),
    .I0(stageB_dataReadRsp_0[16]),
    .I1(iBusWishbone_DAT_MISO_regNext[16]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_16_s5.INIT=8'h35;
  LUT4 _zz_decode_RS2_2_15_s5 (
    .F(_zz_decode_RS2_2_15_8),
    .I0(iBusWishbone_DAT_MISO_regNext[15]),
    .I1(stageB_dataReadRsp_0[15]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_15_s5.INIT=16'hFA0C;
  LUT3 _zz_decode_RS2_2_14_s5 (
    .F(_zz_decode_RS2_2_14_8),
    .I0(stageB_dataReadRsp_0[14]),
    .I1(iBusWishbone_DAT_MISO_regNext[14]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_14_s5.INIT=8'h35;
  LUT4 _zz_decode_RS2_2_12_s6 (
    .F(_zz_decode_RS2_2_12_9),
    .I0(iBusWishbone_DAT_MISO_regNext[12]),
    .I1(stageB_dataReadRsp_0[12]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_12_s6.INIT=16'hFA0C;
  LUT3 _zz_decode_RS2_2_9_s4 (
    .F(_zz_decode_RS2_2_9_7),
    .I0(stageB_dataReadRsp_0[9]),
    .I1(iBusWishbone_DAT_MISO_regNext[9]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_9_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_2_6_s4 (
    .F(_zz_decode_RS2_2_6_7),
    .I0(_zz_decode_RS2_2_22_7),
    .I1(_zz_decode_RS2_2_6_8),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_6_s4.INIT=16'hFA0C;
  LUT4 _zz_decode_RS2_2_5_s7 (
    .F(_zz_decode_RS2_2_5_10),
    .I0(iBusWishbone_DAT_MISO_regNext[13]),
    .I1(stageB_dataReadRsp_0[13]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_5_s7.INIT=16'hF503;
  LUT4 _zz_decode_RS2_2_3_s6 (
    .F(_zz_decode_RS2_2_3_9),
    .I0(iBusWishbone_DAT_MISO_regNext[11]),
    .I1(stageB_dataReadRsp_0[11]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_3_s6.INIT=16'hFA0C;
  LUT4 _zz_decode_RS2_2_2_s6 (
    .F(_zz_decode_RS2_2_2_9),
    .I0(iBusWishbone_DAT_MISO_regNext[10]),
    .I1(stageB_dataReadRsp_0[10]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_2_s6.INIT=16'hF503;
  LUT3 _zz_decode_RS2_2_1_s6 (
    .F(_zz_decode_RS2_2_1_9),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I1(writeBack_arbitration_isValid),
    .I2(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam _zz_decode_RS2_2_1_s6.INIT=8'h80;
  LUT4 _zz_decode_RS2_2_0_s5 (
    .F(_zz_decode_RS2_2_0_8),
    .I0(iBusWishbone_DAT_MISO_regNext[8]),
    .I1(stageB_dataReadRsp_0[8]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_0_s5.INIT=16'hFA0C;
  LUT4 _zz_decode_RS2_2_0_s6 (
    .F(_zz_decode_RS2_2_0_9),
    .I0(iBusWishbone_DAT_MISO_regNext[0]),
    .I1(stageB_dataReadRsp_0[0]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_0_s6.INIT=16'hFA0C;
  LUT3 IBusCachedPlugin_fetchPc_pc_31_s10 (
    .F(IBusCachedPlugin_fetchPc_pc_31_13),
    .I0(IBusCachedPlugin_fetchPc_pcReg[26]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[27]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[28]) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s10.INIT=8'h80;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s11 (
    .F(IBusCachedPlugin_fetchPc_pc_31_14),
    .I0(CsrPlugin_mepc[31]),
    .I1(CsrPlugin_mtvec_base[29]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_10),
    .I3(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s11.INIT=16'h0305;
  LUT3 IBusCachedPlugin_fetchPc_pc_31_s13 (
    .F(IBusCachedPlugin_fetchPc_pc_31_16),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I2(n13040_4) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s13.INIT=8'h53;
  LUT4 IBusCachedPlugin_fetchPc_pc_30_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_30_8),
    .I0(CsrPlugin_mepc[30]),
    .I1(CsrPlugin_mtvec_base[28]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_10),
    .I3(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s5.INIT=16'h0305;
  LUT4 IBusCachedPlugin_fetchPc_pc_27_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_27_8),
    .I0(CsrPlugin_mepc[27]),
    .I1(CsrPlugin_mtvec_base[25]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_10),
    .I3(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_27_s5.INIT=16'h0305;
  LUT3 IBusCachedPlugin_fetchPc_pc_26_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_26_9),
    .I0(IBusCachedPlugin_fetchPc_pcReg[23]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[24]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[25]) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s6.INIT=8'h80;
  LUT4 IBusCachedPlugin_fetchPc_pc_26_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_26_10),
    .I0(IBusCachedPlugin_fetchPc_pcReg[20]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[21]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[22]),
    .I3(IBusCachedPlugin_fetchPc_pc_22_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s7.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_25_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_25_8),
    .I0(CsrPlugin_mepc[25]),
    .I1(CsrPlugin_mtvec_base[23]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_10),
    .I3(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_25_s5.INIT=16'h0305;
  LUT4 IBusCachedPlugin_fetchPc_pc_24_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_24_8),
    .I0(CsrPlugin_mepc[24]),
    .I1(CsrPlugin_mtvec_base[22]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_10),
    .I3(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_24_s5.INIT=16'h0305;
  LUT4 IBusCachedPlugin_fetchPc_pc_23_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_23_8),
    .I0(CsrPlugin_mepc[23]),
    .I1(CsrPlugin_mtvec_base[21]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_10),
    .I3(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_23_s5.INIT=16'h0305;
  LUT4 IBusCachedPlugin_fetchPc_pc_22_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_22_9),
    .I0(IBusCachedPlugin_fetchPc_pc_22_10),
    .I1(IBusCachedPlugin_fetchPc_pcReg[14]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[15]),
    .I3(IBusCachedPlugin_fetchPc_pcReg[16]) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s6.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_15_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_15_8),
    .I0(CsrPlugin_mepc[15]),
    .I1(CsrPlugin_mtvec_base[13]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_10),
    .I3(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_15_s5.INIT=16'h0305;
  LUT4 IBusCachedPlugin_fetchPc_pc_14_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_14_8),
    .I0(CsrPlugin_mepc[14]),
    .I1(CsrPlugin_mtvec_base[12]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_10),
    .I3(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_14_s5.INIT=16'h0305;
  LUT4 IBusCachedPlugin_fetchPc_pc_14_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_14_9),
    .I0(IBusCachedPlugin_fetchPc_pcReg[10]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[11]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[12]),
    .I3(IBusCachedPlugin_fetchPc_pcReg[13]) 
);
defparam IBusCachedPlugin_fetchPc_pc_14_s6.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_14_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_14_10),
    .I0(IBusCachedPlugin_fetchPc_pcReg[5]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[6]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[7]),
    .I3(IBusCachedPlugin_fetchPc_pc_5_11) 
);
defparam IBusCachedPlugin_fetchPc_pc_14_s7.INIT=16'h8000;
  LUT3 IBusCachedPlugin_fetchPc_pc_13_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_13_9),
    .I0(IBusCachedPlugin_fetchPc_pcReg[10]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[11]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[12]) 
);
defparam IBusCachedPlugin_fetchPc_pc_13_s6.INIT=8'h80;
  LUT4 IBusCachedPlugin_fetchPc_pc_12_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_12_8),
    .I0(CsrPlugin_mepc[12]),
    .I1(CsrPlugin_mtvec_base[10]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_10),
    .I3(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_12_s5.INIT=16'h0305;
  LUT4 IBusCachedPlugin_fetchPc_pc_11_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_11_12),
    .I0(CsrPlugin_mepc[11]),
    .I1(CsrPlugin_mtvec_base[9]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_10),
    .I3(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_11_s9.INIT=16'h0305;
  LUT4 IBusCachedPlugin_fetchPc_pc_8_s10 (
    .F(IBusCachedPlugin_fetchPc_pc_8_13),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[8]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[8]),
    .I2(IBusCachedPlugin_fetchPc_pc_14_10),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_8_s10.INIT=16'hAA3C;
  LUT4 IBusCachedPlugin_fetchPc_pc_6_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_6_11),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[6]),
    .I1(IBusCachedPlugin_fetchPc_pc_6_12),
    .I2(IBusCachedPlugin_fetchPc_pcReg[6]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_6_s8.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_4_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_4_10),
    .I0(CsrPlugin_mepc[4]),
    .I1(CsrPlugin_mtvec_base[2]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_10),
    .I3(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_4_s7.INIT=16'h0305;
  LUT4 IBusCachedPlugin_fetchPc_pc_3_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_3_10),
    .I0(CsrPlugin_mepc[3]),
    .I1(CsrPlugin_mtvec_base[1]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_10),
    .I3(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_3_s7.INIT=16'h0305;
  LUT4 n24524_s8 (
    .F(n24524_11),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(_zz__zz_decode_IS_RS2_SIGNED_15_7),
    .I2(n24524_18),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[30]) 
);
defparam n24524_s8.INIT=16'h8FFC;
  LUT4 n24524_s9 (
    .F(n24524_12),
    .I0(n24524_19),
    .I1(n20176_5),
    .I2(decode_REGFILE_WRITE_VALID_6),
    .I3(n24524_38) 
);
defparam n24524_s9.INIT=16'h4000;
  LUT4 n24524_s11 (
    .F(n24524_14),
    .I0(n24524_21),
    .I1(n24524_36),
    .I2(n24524_23),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[14]) 
);
defparam n24524_s11.INIT=16'hF077;
  LUT4 n24524_s12 (
    .F(n24524_15),
    .I0(n24524_24),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[0]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[1]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[2]) 
);
defparam n24524_s12.INIT=16'h8000;
  LUT4 n24524_s13 (
    .F(n24524_16),
    .I0(n24524_25),
    .I1(n24524_26),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I3(n24524_21) 
);
defparam n24524_s13.INIT=16'h3A00;
  LUT4 n24524_s14 (
    .F(n24524_17),
    .I0(n24524_27),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[0]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[1]),
    .I3(n24524_28) 
);
defparam n24524_s14.INIT=16'h8000;
  LUT3 n19347_s3 (
    .F(n19347_6),
    .I0(execute_RS1[27]),
    .I1(execute_RS1[26]),
    .I2(n19349_5) 
);
defparam n19347_s3.INIT=8'h10;
  LUT4 n19347_s4 (
    .F(n19347_7),
    .I0(execute_RS1[22]),
    .I1(execute_RS1[21]),
    .I2(execute_RS1[20]),
    .I3(n19354_6) 
);
defparam n19347_s4.INIT=16'h0100;
  LUT4 n19349_s4 (
    .F(n19349_7),
    .I0(execute_RS1[7]),
    .I1(execute_RS1[6]),
    .I2(n19361_6),
    .I3(n19369_5) 
);
defparam n19349_s4.INIT=16'h1000;
  LUT4 n19354_s3 (
    .F(n19354_6),
    .I0(execute_RS1[19]),
    .I1(execute_RS1[18]),
    .I2(execute_RS1[17]),
    .I3(n19354_7) 
);
defparam n19354_s3.INIT=16'h0100;
  LUT4 n19361_s3 (
    .F(n19361_6),
    .I0(execute_RS1[13]),
    .I1(execute_RS1[12]),
    .I2(execute_RS1[11]),
    .I3(n19361_7) 
);
defparam n19361_s3.INIT=16'h0100;
  LUT4 n19368_s3 (
    .F(n19368_6),
    .I0(execute_RS1[6]),
    .I1(execute_RS1[5]),
    .I2(execute_RS1[4]),
    .I3(execute_RS1[3]) 
);
defparam n19368_s3.INIT=16'h0001;
  LUT4 n19646_s8 (
    .F(n19646_11),
    .I0(execute_RS2[17]),
    .I1(execute_RS2[16]),
    .I2(execute_RS2[25]),
    .I3(execute_RS2[24]) 
);
defparam n19646_s8.INIT=16'h0001;
  LUT4 n19646_s9 (
    .F(n19646_12),
    .I0(execute_RS2[8]),
    .I1(decode_to_execute_INSTRUCTION[13]),
    .I2(execute_RS2[28]),
    .I3(execute_RS2[27]) 
);
defparam n19646_s9.INIT=16'h0001;
  LUT3 n19646_s10 (
    .F(n19646_13),
    .I0(execute_RS2[30]),
    .I1(execute_RS2[29]),
    .I2(execute_RS2[26]) 
);
defparam n19646_s10.INIT=8'h01;
  LUT4 _zz_execute_SHIFT_RIGHT_1_6_s6 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_9),
    .I0(n29_3),
    .I1(n25_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s6.INIT=16'h5F30;
  LUT4 _zz_execute_SHIFT_RIGHT_1_6_s7 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_10),
    .I0(n13_3),
    .I1(n9_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s7.INIT=16'h5F30;
  LUT4 _zz_execute_SHIFT_RIGHT_1_6_s8 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_11),
    .I0(n21_3),
    .I1(n17_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s8.INIT=16'h5F30;
  LUT4 _zz_execute_SHIFT_RIGHT_1_7_s6 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_9),
    .I0(n30_3),
    .I1(n26_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s6.INIT=16'h5F30;
  LUT4 _zz_execute_SHIFT_RIGHT_1_7_s7 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_10),
    .I0(n14_3),
    .I1(n10_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s7.INIT=16'hAFC0;
  LUT3 _zz_execute_SHIFT_RIGHT_1_7_s8 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_11),
    .I0(execute_FullBarrelShifterPlugin_reversed[16]),
    .I1(execute_FullBarrelShifterPlugin_reversed[15]),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s8.INIT=8'h53;
  LUT4 _zz_execute_SHIFT_RIGHT_1_7_s9 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_12),
    .I0(n22_3),
    .I1(n18_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s9.INIT=16'hAFC0;
  LUT3 _zz_execute_SHIFT_RIGHT_1_8_s5 (
    .F(_zz_execute_SHIFT_RIGHT_1_8_8),
    .I0(n19_3),
    .I1(n17_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_8_s5.INIT=8'h53;
  LUT3 _zz_execute_SHIFT_RIGHT_1_8_s6 (
    .F(_zz_execute_SHIFT_RIGHT_1_8_9),
    .I0(n23_3),
    .I1(n21_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_8_s6.INIT=8'h53;
  LUT3 _zz_execute_SHIFT_RIGHT_1_8_s7 (
    .F(_zz_execute_SHIFT_RIGHT_1_8_10),
    .I0(n15_3),
    .I1(n13_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_8_s7.INIT=8'h53;
  LUT4 _zz_execute_SHIFT_RIGHT_1_9_s6 (
    .F(_zz_execute_SHIFT_RIGHT_1_9_9),
    .I0(n24_3),
    .I1(n20_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s6.INIT=16'hAFC0;
  LUT4 _zz_execute_SHIFT_RIGHT_1_9_s7 (
    .F(_zz_execute_SHIFT_RIGHT_1_9_10),
    .I0(n10_3),
    .I1(n12_3),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s7.INIT=16'h0CFA;
  LUT4 _zz_execute_SHIFT_RIGHT_1_10_s5 (
    .F(_zz_execute_SHIFT_RIGHT_1_10_8),
    .I0(n25_3),
    .I1(n21_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_10_s5.INIT=16'hAFC0;
  LUT4 _zz_execute_SHIFT_RIGHT_1_10_s6 (
    .F(_zz_execute_SHIFT_RIGHT_1_10_9),
    .I0(n17_3),
    .I1(n13_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_10_s6.INIT=16'hAFC0;
  LUT4 _zz_execute_SHIFT_RIGHT_1_11_s4 (
    .F(_zz_execute_SHIFT_RIGHT_1_11_7),
    .I0(n18_3),
    .I1(n14_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_11_s4.INIT=16'hAFC0;
  LUT4 _zz_execute_SHIFT_RIGHT_1_13_s4 (
    .F(_zz_execute_SHIFT_RIGHT_1_13_7),
    .I0(n18_3),
    .I1(n20_3),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_13_s4.INIT=16'hC0AF;
  LUT4 _zz_execute_SHIFT_RIGHT_1_13_s5 (
    .F(_zz_execute_SHIFT_RIGHT_1_13_8),
    .I0(n28_3),
    .I1(n24_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_13_s5.INIT=16'hAFC0;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s499 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_597),
    .I0(_zz_execute_SRC2_4[4]),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(_zz_execute_SRC2_4[3]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s499.INIT=16'hEFF7;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s501 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_599),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(_zz_execute_SRC2_4[1]),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_621) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s501.INIT=8'h5C;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s502 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_600),
    .I0(_zz_execute_SRC1[18]),
    .I1(_zz_execute_SRC1[13]),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(n14757_38) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s502.INIT=16'hCAAC;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s504 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_602),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_623),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_632),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_625),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s504.INIT=16'hC0A0;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s506 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_604),
    .I0(_zz_execute_SRC1[20]),
    .I1(_zz_execute_SRC1[11]),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(n14757_38) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s506.INIT=16'hACCA;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s507 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_605),
    .I0(_zz_execute_SRC1[21]),
    .I1(_zz_execute_SRC1[10]),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(n14757_38) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s507.INIT=16'h5C3A;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s509 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_607),
    .I0(_zz_execute_SRC2_4[4]),
    .I1(_zz_execute_SRC2_4[3]),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s509.INIT=8'h80;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s510 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_608),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_636),
    .I1(_zz_execute_SHIFT_RIGHT_1_28_6),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s510.INIT=16'h7FF0;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s511 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_609),
    .I0(_zz_execute_SRC1[9]),
    .I1(_zz_execute_SRC1[22]),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_640),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_617) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s511.INIT=16'h00CA;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s512 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_610),
    .I0(_zz_execute_SRC1[8]),
    .I1(_zz_execute_SRC1[23]),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_617),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_640) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s512.INIT=16'hA0C0;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s513 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_611),
    .I0(_zz_execute_SRC2_4[4]),
    .I1(_zz_execute_SRC2_4[2]),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[3]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s513.INIT=16'hFE7F;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s514 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_612),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_627),
    .I1(_zz_execute_SRC2_4[2]),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_628),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s514.INIT=16'h2008;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s515 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_613),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_607),
    .I1(_zz_execute_SHIFT_RIGHT_1_28_6),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s515.INIT=16'hF53F;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s516 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_614),
    .I0(_zz_execute_SRC1[30]),
    .I1(_zz_execute_SRC1[31]),
    .I2(n14757_38),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s516.INIT=16'hCAAC;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s517 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_615),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_632),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_623),
    .I2(_zz_execute_SRC2_4[0]),
    .I3(n14757_38) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s517.INIT=16'hF53F;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s518 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_616),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_632),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_623),
    .I2(n14757_38),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s518.INIT=16'h3FF5;
  LUT2 execute_FullBarrelShifterPlugin_reversed_0_s519 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_617),
    .I0(_zz_execute_SRC2_4[1]),
    .I1(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s519.INIT=4'h9;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s520 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_618),
    .I0(_zz_execute_SRC2_4[4]),
    .I1(_zz_execute_SRC2_4[1]),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(_zz_execute_SRC2_4[3]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s520.INIT=16'hEFF7;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s521 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_619),
    .I0(_zz_execute_SRC1[19]),
    .I1(_zz_execute_SRC1[12]),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(n14757_38) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s521.INIT=16'h5335;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s522 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_620),
    .I0(_zz_execute_SRC2_4[2]),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_628),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_622) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s522.INIT=16'h0010;
  LUT4 _zz_execute_SHIFT_RIGHT_1_1_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_1_11),
    .I0(n8_3),
    .I1(n4_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_1_s2.INIT=16'h5F30;
  LUT4 _zz_execute_SHIFT_RIGHT_1_2_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_2_11),
    .I0(n9_3),
    .I1(n5_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_2_s2.INIT=16'h5F30;
  LUT4 _zz_execute_SHIFT_RIGHT_1_3_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_3_11),
    .I0(n10_3),
    .I1(n6_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_3_s2.INIT=16'h5F30;
  LUT4 _zz_execute_SHIFT_RIGHT_1_5_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_5_11),
    .I0(n12_3),
    .I1(n8_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_5_s2.INIT=16'hAFC0;
  LUT4 _zz_decode_RS2_3_s7 (
    .F(_zz_decode_RS2_3_10),
    .I0(execute_CsrPlugin_csr_834),
    .I1(CsrPlugin_mcause_exceptionCode[3]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(CsrPlugin_mtval[3]) 
);
defparam _zz_decode_RS2_3_s7.INIT=16'h0777;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s10 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_13),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[14]) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s10.INIT=16'h0733;
  LUT3 decode_INSTRUCTION_ANTICIPATED_24_s11 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_14),
    .I0(decode_to_execute_BYPASSABLE_EXECUTE_STAGE),
    .I1(execute_arbitration_isValid),
    .I2(decode_to_execute_REGFILE_WRITE_VALID) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s11.INIT=8'h40;
  LUT3 decode_INSTRUCTION_ANTICIPATED_24_s12 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_15),
    .I0(execute_to_memory_BYPASSABLE_MEMORY_STAGE),
    .I1(memory_arbitration_isValid),
    .I2(execute_to_memory_REGFILE_WRITE_VALID) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s12.INIT=8'h40;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s13 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_16),
    .I0(n14933_3),
    .I1(decode_INSTRUCTION_ANTICIPATED_24_14),
    .I2(n14918_3),
    .I3(decode_INSTRUCTION_ANTICIPATED_24_15) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s13.INIT=16'hB0BB;
  LUT4 _zz_decode_RS2_2_30_s9 (
    .F(_zz_decode_RS2_2_30_12),
    .I0(iBusWishbone_DAT_MISO_regNext[7]),
    .I1(stageB_dataReadRsp_0[7]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_30_s9.INIT=16'hF503;
  LUT3 _zz_decode_RS2_2_6_s5 (
    .F(_zz_decode_RS2_2_6_8),
    .I0(stageB_dataReadRsp_0[6]),
    .I1(iBusWishbone_DAT_MISO_regNext[6]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_6_s5.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_22_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_22_10),
    .I0(IBusCachedPlugin_fetchPc_pcReg[17]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[18]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[19]) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s7.INIT=8'h80;
  LUT2 IBusCachedPlugin_fetchPc_pc_6_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_6_12),
    .I0(IBusCachedPlugin_fetchPc_pcReg[5]),
    .I1(IBusCachedPlugin_fetchPc_pc_5_11) 
);
defparam IBusCachedPlugin_fetchPc_pc_6_s9.INIT=4'h8;
  LUT4 n24524_s15 (
    .F(n24524_18),
    .I0(n24524_29),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[30]) 
);
defparam n24524_s15.INIT=16'hDF30;
  LUT4 n24524_s16 (
    .F(n24524_19),
    .I0(n20599_6),
    .I1(n20605_8),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I3(n24524_30) 
);
defparam n24524_s16.INIT=16'hF53F;
  LUT3 n24524_s18 (
    .F(n24524_21),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[1]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[0]) 
);
defparam n24524_s18.INIT=8'h40;
  LUT4 n24524_s20 (
    .F(n24524_23),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I3(n24524_31) 
);
defparam n24524_s20.INIT=16'h1000;
  LUT4 n24524_s21 (
    .F(n24524_24),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[3]) 
);
defparam n24524_s21.INIT=16'h0100;
  LUT4 n24524_s22 (
    .F(n24524_25),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I2(n24524_32),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[13]) 
);
defparam n24524_s22.INIT=16'h0130;
  LUT4 n24524_s23 (
    .F(n24524_26),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I2(_zz__zz_decode_IS_RS2_SIGNED_55_5),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam n24524_s23.INIT=16'hBF45;
  LUT4 n24524_s24 (
    .F(n24524_27),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[2]) 
);
defparam n24524_s24.INIT=16'h3002;
  LUT2 n24524_s25 (
    .F(n24524_28),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam n24524_s25.INIT=4'h8;
  LUT3 n19354_s4 (
    .F(n19354_7),
    .I0(execute_RS1[16]),
    .I1(execute_RS1[15]),
    .I2(execute_RS1[14]) 
);
defparam n19354_s4.INIT=8'h01;
  LUT3 n19361_s4 (
    .F(n19361_7),
    .I0(execute_RS1[10]),
    .I1(execute_RS1[9]),
    .I2(execute_RS1[8]) 
);
defparam n19361_s4.INIT=8'h01;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s523 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_621),
    .I0(_zz_execute_SRC1[16]),
    .I1(_zz_execute_SRC1[15]),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(n14757_38) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s523.INIT=16'hCAAC;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s524 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_622),
    .I0(_zz_execute_SRC1[24]),
    .I1(_zz_execute_SRC1[7]),
    .I2(_zz_execute_SRC2_4[0]),
    .I3(n14757_38) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s524.INIT=16'hC5A3;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s525 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_623),
    .I0(_zz_execute_SRC2_4[2]),
    .I1(_zz_execute_SRC2_4[3]),
    .I2(_zz_execute_SRC2_4[4]),
    .I3(_zz_execute_SRC2_4[1]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s525.INIT=16'h4000;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s527 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_625),
    .I0(_zz_execute_SRC1[26]),
    .I1(_zz_execute_SRC1[5]),
    .I2(_zz_execute_SRC2_4[0]),
    .I3(n14757_38) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s527.INIT=16'hCAAC;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s529 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_627),
    .I0(_zz_execute_SRC1[25]),
    .I1(_zz_execute_SRC1[6]),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(n14757_38) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s529.INIT=16'hCAAC;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s530 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_628),
    .I0(_zz_execute_SRC2_4[4]),
    .I1(_zz_execute_SRC2_4[3]),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s530.INIT=16'hEF08;
  LUT4 n24524_s26 (
    .F(n24524_29),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[25]) 
);
defparam n24524_s26.INIT=16'h0001;
  LUT4 n24524_s27 (
    .F(n24524_30),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[21]) 
);
defparam n24524_s27.INIT=16'hFA8B;
  LUT4 n24524_s28 (
    .F(n24524_31),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[24]) 
);
defparam n24524_s28.INIT=16'h0001;
  LUT4 n24524_s29 (
    .F(n24524_32),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[13]) 
);
defparam n24524_s29.INIT=16'hFA47;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_2_s4 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_2),
    .I0(_zz__zz_decode_IS_RS2_SIGNED_42_12_4),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[4]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_2_s4.INIT=16'h0100;
  LUT3 lastStageRegFileWrite_payload_data_11_s3 (
    .F(lastStageRegFileWrite_payload_data[11]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2_11_4),
    .I2(_zz_decode_RS2_2_11_5) 
);
defparam lastStageRegFileWrite_payload_data_11_s3.INIT=8'h54;
  LUT3 lastStageRegFileWrite_payload_data_16_s3 (
    .F(lastStageRegFileWrite_payload_data[16]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2_16_4),
    .I2(_zz_decode_RS2_2_16_5) 
);
defparam lastStageRegFileWrite_payload_data_16_s3.INIT=8'h01;
  LUT3 lastStageRegFileWrite_payload_data_23_s3 (
    .F(lastStageRegFileWrite_payload_data[23]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2_23_4),
    .I2(_zz_decode_RS2_2_23_5) 
);
defparam lastStageRegFileWrite_payload_data_23_s3.INIT=8'h01;
  LUT3 lastStageRegFileWrite_payload_data_24_s3 (
    .F(lastStageRegFileWrite_payload_data[24]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2_24_4),
    .I2(_zz_decode_RS2_2_24_5) 
);
defparam lastStageRegFileWrite_payload_data_24_s3.INIT=8'h01;
  LUT3 lastStageRegFileWrite_payload_data_31_s3 (
    .F(lastStageRegFileWrite_payload_data[31]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2_31_4),
    .I2(_zz_decode_RS2_2_31_5) 
);
defparam lastStageRegFileWrite_payload_data_31_s3.INIT=8'h01;
  LUT3 lastStageRegFileWrite_payload_data_8_s3 (
    .F(lastStageRegFileWrite_payload_data[8]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2_8_4),
    .I2(_zz_decode_RS2_2_8_5) 
);
defparam lastStageRegFileWrite_payload_data_8_s3.INIT=8'h10;
  LUT4 _zz_execute_SHIFT_RIGHT_1_20_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_20_6),
    .I0(_zz_execute_SRC2_4[3]),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_9),
    .I2(_zz_execute_SHIFT_RIGHT_1_24_5),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_20_s2.INIT=16'h5044;
  LUT4 _zz_memory_DivPlugin_div_result_3_28_s6 (
    .F(_zz_memory_DivPlugin_div_result_3_28_12),
    .I0(_zz_memory_DivPlugin_div_result_3_25_9),
    .I1(_zz_memory_DivPlugin_div_result_3_25_10),
    .I2(_zz_memory_DivPlugin_div_result_3_26_9),
    .I3(_zz_memory_DivPlugin_div_result_3_27_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_28_s6.INIT=16'h0002;
  LUT4 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_s2 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6),
    .I0(_zz_decode_RS2_2_12_6),
    .I1(dataCache_1_io_mem_cmd_payload_address[31]),
    .I2(stageB_request_wr),
    .I3(stageB_waysHitsBeforeInvalidate[0]) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_s2.INIT=16'h0002;
  LUT4 n19346_s2 (
    .F(n19346_6),
    .I0(execute_RS1[30]),
    .I1(n19646_6),
    .I2(execute_RS1[29]),
    .I3(n19347_5) 
);
defparam n19346_s2.INIT=16'h9699;
  LUT4 n19345_s3 (
    .F(n19345_7),
    .I0(execute_RS1[29]),
    .I1(n19347_5),
    .I2(execute_RS1[30]),
    .I3(n19646_6) 
);
defparam n19345_s3.INIT=16'hFB00;
  LUT4 n20595_s8 (
    .F(n20595_12),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .I3(n20595_9) 
);
defparam n20595_s8.INIT=16'h0200;
  LUT4 n20599_s5 (
    .F(n20599_9),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(n20642_9) 
);
defparam n20599_s5.INIT=16'h0100;
  LUT4 n24813_s1 (
    .F(n24813_5),
    .I0(n24749_4),
    .I1(memory_DivPlugin_div_counter_value[0]),
    .I2(memory_DivPlugin_div_counter_value[1]),
    .I3(when_MulDivIterativePlugin_l126_5) 
);
defparam n24813_s1.INIT=16'h0200;
  LUT4 n18009_s2 (
    .F(n18009_7),
    .I0(sys_rst),
    .I1(main_basesoc_reset_storage[0]),
    .I2(main_basesoc_reset_re),
    .I3(main_basesoc_reset_storage[1]) 
);
defparam n18009_s2.INIT=16'h0015;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s5 (
    .F(IBusCachedPlugin_fetchPc_output_fire_9),
    .I0(DBusCachedPlugin_exceptionBus_valid),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack),
    .I2(IBusCachedPlugin_fetchPc_pc_8_10),
    .I3(IBusCachedPlugin_fetchPc_pc_31_10) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s5.INIT=16'hF100;
  LUT4 when_Pipeline_l124_2_s2 (
    .F(when_Pipeline_l124_2),
    .I0(DBusCachedPlugin_exceptionBus_valid),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack),
    .I2(IBusCachedPlugin_fetchPc_pc_8_10),
    .I3(memory_to_writeBack_INSTRUCTION_29_6) 
);
defparam when_Pipeline_l124_2_s2.INIT=16'hF100;
  LUT3 IBusCachedPlugin_fetchPc_pc_24_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_24_10),
    .I0(IBusCachedPlugin_fetchPc_pcReg[23]),
    .I1(IBusCachedPlugin_fetchPc_pc_26_10),
    .I2(IBusCachedPlugin_fetchPc_pc_14_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_24_s6.INIT=8'h80;
  LUT4 IBusCachedPlugin_fetchPc_pc_25_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_25_10),
    .I0(IBusCachedPlugin_fetchPc_pcReg[23]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[24]),
    .I2(IBusCachedPlugin_fetchPc_pc_26_10),
    .I3(IBusCachedPlugin_fetchPc_pc_14_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_25_s6.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_29_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_29_13),
    .I0(IBusCachedPlugin_fetchPc_pc_26_8),
    .I1(IBusCachedPlugin_fetchPc_pcReg[26]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[27]),
    .I3(IBusCachedPlugin_fetchPc_pcReg[28]) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s9.INIT=16'h8000;
  LUT4 decode_RS1_2_s5 (
    .F(decode_RS1_2_9),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[2]),
    .I1(_zz_decode_RS2_1_2_4),
    .I2(memory_arbitration_isValid),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_2_s5.INIT=16'h3A00;
  LUT4 decode_RS2_2_s5 (
    .F(decode_RS2_2_9),
    .I0(decode_RS2_31_11),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[2]),
    .I2(_zz_decode_RS2_1_2_4),
    .I3(memory_arbitration_isValid) 
);
defparam decode_RS2_2_s5.INIT=16'h0A88;
  LUT4 decode_RS1_3_s5 (
    .F(decode_RS1_3_9),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[3]),
    .I1(_zz_decode_RS2_1_3_4),
    .I2(memory_arbitration_isValid),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_3_s5.INIT=16'h3A00;
  LUT4 decode_RS2_3_s5 (
    .F(decode_RS2_3_9),
    .I0(decode_RS2_31_11),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[3]),
    .I2(_zz_decode_RS2_1_3_4),
    .I3(memory_arbitration_isValid) 
);
defparam decode_RS2_3_s5.INIT=16'h0A88;
  LUT4 decode_RS2_4_s5 (
    .F(decode_RS2_4_9),
    .I0(decode_RS2_31_11),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[4]),
    .I2(_zz_decode_RS2_1_4_4),
    .I3(memory_arbitration_isValid) 
);
defparam decode_RS2_4_s5.INIT=16'h0A88;
  LUT4 decode_RS1_6_s5 (
    .F(decode_RS1_6_9),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[6]),
    .I1(_zz_decode_RS2_1_6_4),
    .I2(memory_arbitration_isValid),
    .I3(decode_RS1_31_11) 
);
defparam decode_RS1_6_s5.INIT=16'h3A00;
  LUT4 _zz_execute_SHIFT_RIGHT_1_6_s9 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_13),
    .I0(_zz_execute_SHIFT_RIGHT_1_30_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s9.INIT=16'h3335;
  LUT4 _zz_memory_DivPlugin_div_result_3_20_s5 (
    .F(_zz_memory_DivPlugin_div_result_3[20]),
    .I0(_zz_memory_DivPlugin_div_result_3_19_9),
    .I1(_zz_memory_DivPlugin_div_result_3_13_10),
    .I2(_zz_memory_DivPlugin_div_result_3_19_11),
    .I3(_zz_memory_DivPlugin_div_result_3_20_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_20_s5.INIT=16'h40BF;
  LUT3 _zz_memory_DivPlugin_div_result_3_19_s7 (
    .F(_zz_memory_DivPlugin_div_result_3[19]),
    .I0(_zz_memory_DivPlugin_div_result_3_19_9),
    .I1(_zz_memory_DivPlugin_div_result_3_13_10),
    .I2(_zz_memory_DivPlugin_div_result_3_19_11) 
);
defparam _zz_memory_DivPlugin_div_result_3_19_s7.INIT=8'h95;
  LUT3 _zz_memory_DivPlugin_div_result_3_5_s6 (
    .F(_zz_memory_DivPlugin_div_result_3_5_12),
    .I0(_zz_memory_DivPlugin_div_result_3_3_9),
    .I1(_zz_memory_DivPlugin_div_result_3_3_10),
    .I2(_zz_memory_DivPlugin_div_result_3_4_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_5_s6.INIT=8'h02;
  LUT3 _zz_memory_DivPlugin_div_result_3_4_s6 (
    .F(_zz_memory_DivPlugin_div_result_3[4]),
    .I0(_zz_memory_DivPlugin_div_result_3_3_9),
    .I1(_zz_memory_DivPlugin_div_result_3_3_10),
    .I2(_zz_memory_DivPlugin_div_result_3_4_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_4_s6.INIT=8'h2D;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s531 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_630),
    .I0(_zz_execute_SRC2_4[1]),
    .I1(_zz_execute_SRC2_4[4]),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s531.INIT=16'h8000;
  LUT3 n19356_s2 (
    .F(n19356_6),
    .I0(n19354_6),
    .I1(n19349_7),
    .I2(n19646_6) 
);
defparam n19356_s2.INIT=8'h70;
  LUT4 n19355_s2 (
    .F(n19355_6),
    .I0(n19646_6),
    .I1(execute_RS1[20]),
    .I2(n19354_6),
    .I3(n19349_7) 
);
defparam n19355_s2.INIT=16'hCAAA;
  LUT4 n19616_s6 (
    .F(n19616_11),
    .I0(execute_RS2[20]),
    .I1(execute_RS2[19]),
    .I2(execute_RS2[18]),
    .I3(n19619_8) 
);
defparam n19616_s6.INIT=16'h0100;
  LUT4 n20642_s7 (
    .F(n20642_11),
    .I0(n20595_9),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[28]) 
);
defparam n20642_s7.INIT=16'h2000;
  LUT4 n24524_s30 (
    .F(n24524_34),
    .I0(_zz__zz_decode_IS_RS2_SIGNED_92_0_6),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[1]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[0]) 
);
defparam n24524_s30.INIT=16'h2000;
  LUT4 n24524_s31 (
    .F(n24524_36),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam n24524_s31.INIT=16'h1000;
  LUT4 n24524_s32 (
    .F(n24524_38),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam n24524_s32.INIT=16'h1000;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_68_0_s3 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_68_0_7),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[4]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_68_0_s3.INIT=16'hEF00;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_97_s3 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_97),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[4]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_97_s3.INIT=16'h0400;
  LUT3 _zz__zz_decode_IS_RS2_SIGNED_92_0_s4 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_92[0]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[4]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_92_0_s4.INIT=8'h20;
  LUT4 n17975_s1 (
    .F(n17975_5),
    .I0(main_basesoc_dbus_we),
    .I1(iBus_cmd_ready_4),
    .I2(main_basesoc_dbus_stb),
    .I3(builder_grant) 
);
defparam n17975_s1.INIT=16'h1000;
  LUT4 n19362_s2 (
    .F(n19362_6),
    .I0(execute_RS1[14]),
    .I1(n19646_6),
    .I2(n19361_6),
    .I3(n19368_5) 
);
defparam n19362_s2.INIT=16'h6999;
  LUT4 n19361_s5 (
    .F(n19361_9),
    .I0(n19361_6),
    .I1(n19368_5),
    .I2(execute_RS1[14]),
    .I3(n19646_6) 
);
defparam n19361_s5.INIT=16'hF700;
  LUT4 n19373_s2 (
    .F(n19373_6),
    .I0(execute_RS1[1]),
    .I1(execute_RS1[2]),
    .I2(execute_RS1[0]),
    .I3(n19646_6) 
);
defparam n19373_s2.INIT=16'hFE00;
  LUT4 n19353_s2 (
    .F(n19353_6),
    .I0(execute_RS1[23]),
    .I1(n19646_6),
    .I2(n19347_7),
    .I3(n19349_7) 
);
defparam n19353_s2.INIT=16'h6999;
  LUT4 n19352_s2 (
    .F(n19352_6),
    .I0(n19347_7),
    .I1(n19349_7),
    .I2(execute_RS1[23]),
    .I3(n19646_6) 
);
defparam n19352_s2.INIT=16'hF700;
  LUT4 n19350_s2 (
    .F(n19350_6),
    .I0(n19347_7),
    .I1(n19349_7),
    .I2(n19349_5),
    .I3(n19646_6) 
);
defparam n19350_s2.INIT=16'h7F00;
  LUT4 n19631_s6 (
    .F(n19631_11),
    .I0(n19646_4),
    .I1(execute_RS2[1]),
    .I2(execute_RS2[0]),
    .I3(n19631_9) 
);
defparam n19631_s6.INIT=16'h0200;
  LUT4 n19635_s5 (
    .F(n19635_10),
    .I0(execute_RS2[1]),
    .I1(execute_RS2[0]),
    .I2(n19646_4),
    .I3(execute_RS2[2]) 
);
defparam n19635_s5.INIT=16'h1FE0;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s532 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_632),
    .I0(_zz_execute_SRC2_4[1]),
    .I1(_zz_execute_SRC2_4[2]),
    .I2(_zz_execute_SRC2_4[4]),
    .I3(_zz_execute_SRC2_4[3]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s532.INIT=16'h0004;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s533 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_634),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_622),
    .I1(_zz_execute_SRC2_4[4]),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s533.INIT=16'h0200;
  LUT3 _zz_execute_SHIFT_RIGHT_1_28_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_28_6),
    .I0(_zz_execute_SRC2_4[2]),
    .I1(_zz_execute_SRC2_4[4]),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_28_s2.INIT=8'h01;
  LUT4 _zz_execute_SHIFT_RIGHT_1_27_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1[27]),
    .I0(_zz_execute_SHIFT_RIGHT_1_27_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I2(_zz_execute_SRC2_4[4]),
    .I3(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_27_s3.INIT=16'hCCCA;
  LUT4 _zz_execute_SHIFT_RIGHT_1_26_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1[26]),
    .I0(_zz_execute_SHIFT_RIGHT_1_10_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I2(_zz_execute_SRC2_4[4]),
    .I3(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_26_s0.INIT=16'hCCCA;
  LUT4 _zz_execute_SHIFT_RIGHT_1_25_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1[25]),
    .I0(_zz_execute_SHIFT_RIGHT_1_9_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I2(_zz_execute_SRC2_4[4]),
    .I3(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_25_s0.INIT=16'hCCCA;
  LUT4 _zz_execute_SHIFT_RIGHT_1_24_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1[24]),
    .I0(_zz_execute_SHIFT_RIGHT_1_24_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I2(_zz_execute_SRC2_4[4]),
    .I3(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_24_s3.INIT=16'hCCCA;
  LUT3 _zz_execute_SRC1_11_s8 (
    .F(_zz_execute_SRC1[11]),
    .I0(execute_RS1[11]),
    .I1(decode_to_execute_SRC1_CTRL[0]),
    .I2(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_11_s8.INIT=8'h02;
  LUT3 _zz_execute_SRC1_10_s8 (
    .F(_zz_execute_SRC1[10]),
    .I0(execute_RS1[10]),
    .I1(decode_to_execute_SRC1_CTRL[0]),
    .I2(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_10_s8.INIT=8'h02;
  LUT3 _zz_execute_SRC1_9_s8 (
    .F(_zz_execute_SRC1[9]),
    .I0(execute_RS1[9]),
    .I1(decode_to_execute_SRC1_CTRL[0]),
    .I2(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_9_s8.INIT=8'h02;
  LUT3 _zz_execute_SRC1_8_s8 (
    .F(_zz_execute_SRC1[8]),
    .I0(execute_RS1[8]),
    .I1(decode_to_execute_SRC1_CTRL[0]),
    .I2(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_8_s8.INIT=8'h02;
  LUT3 _zz_execute_SRC1_7_s8 (
    .F(_zz_execute_SRC1[7]),
    .I0(execute_RS1[7]),
    .I1(decode_to_execute_SRC1_CTRL[0]),
    .I2(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_7_s8.INIT=8'h02;
  LUT3 _zz_execute_SRC1_6_s8 (
    .F(_zz_execute_SRC1[6]),
    .I0(execute_RS1[6]),
    .I1(decode_to_execute_SRC1_CTRL[0]),
    .I2(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_6_s8.INIT=8'h02;
  LUT3 _zz_execute_SRC1_5_s9 (
    .F(_zz_execute_SRC1[5]),
    .I0(execute_RS1[5]),
    .I1(decode_to_execute_SRC1_CTRL[0]),
    .I2(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_5_s9.INIT=8'h02;
  LUT4 n17969_s5 (
    .F(n17969_10),
    .I0(_zz_dBusWishbone_ADR[0]),
    .I1(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[1]),
    .I2(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[0]),
    .I3(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[2]) 
);
defparam n17969_s5.INIT=16'h1000;
  LUT3 CsrPlugin_mepc_31_s4 (
    .F(CsrPlugin_mepc_31_10),
    .I0(CsrPlugin_hadException),
    .I1(when_CsrPlugin_l1390_4),
    .I2(n19151_4) 
);
defparam CsrPlugin_mepc_31_s4.INIT=8'hFE;
  LUT3 CsrPlugin_mstatus_MPP_1_s4 (
    .F(CsrPlugin_mstatus_MPP_1_10),
    .I0(CsrPlugin_hadException),
    .I1(when_CsrPlugin_l1390_4),
    .I2(n17845_6) 
);
defparam CsrPlugin_mstatus_MPP_1_s4.INIT=8'hEF;
  LUT4 n24524_s33 (
    .F(n24524_40),
    .I0(n24524_16),
    .I1(n24524_17),
    .I2(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I3(decodeStage_hit_valid) 
);
defparam n24524_s33.INIT=16'h1000;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s14 (
    .F(IBusCachedPlugin_fetchPc_pc_31_18),
    .I0(IBusCachedPlugin_fetchPc_pc_31_16),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I2(decodeStage_hit_valid),
    .I3(n12955_3) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s14.INIT=16'h8000;
  LUT3 n24524_s34 (
    .F(n24524_42),
    .I0(n18009_7),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I2(decodeStage_hit_valid) 
);
defparam n24524_s34.INIT=8'h80;
  LUT4 CsrPlugin_pipelineLiberator_pcValids_2_s3 (
    .F(CsrPlugin_pipelineLiberator_pcValids_2_8),
    .I0(CsrPlugin_interrupt_valid),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I2(decodeStage_hit_valid),
    .I3(memory_to_writeBack_INSTRUCTION_29_6) 
);
defparam CsrPlugin_pipelineLiberator_pcValids_2_s3.INIT=16'h8000;
  LUT4 CsrPlugin_pipelineLiberator_pcValids_0_s4 (
    .F(CsrPlugin_pipelineLiberator_pcValids_0_9),
    .I0(CsrPlugin_interrupt_valid),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I2(decodeStage_hit_valid),
    .I3(decode_to_execute_PC_31_6) 
);
defparam CsrPlugin_pipelineLiberator_pcValids_0_s4.INIT=16'h8000;
  LUT3 IBusCachedPlugin_fetchPc_pc_2_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_2_12),
    .I0(execute_to_memory_BRANCH_CALC[2]),
    .I1(memory_arbitration_isValid),
    .I2(execute_to_memory_BRANCH_DO) 
);
defparam IBusCachedPlugin_fetchPc_pc_2_s8.INIT=8'h80;
  LUT3 IBusCachedPlugin_fetchPc_pc_17_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_17_11),
    .I0(execute_to_memory_BRANCH_CALC[17]),
    .I1(memory_arbitration_isValid),
    .I2(execute_to_memory_BRANCH_DO) 
);
defparam IBusCachedPlugin_fetchPc_pc_17_s7.INIT=8'h80;
  LUT3 IBusCachedPlugin_fetchPc_pc_31_s15 (
    .F(IBusCachedPlugin_fetchPc_pc_31_20),
    .I0(memory_arbitration_isValid),
    .I1(execute_to_memory_BRANCH_DO),
    .I2(IBusCachedPlugin_fetchPc_pc_31_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s15.INIT=8'h70;
  LUT4 IBusCachedPlugin_fetchPc_pc_29_s10 (
    .F(IBusCachedPlugin_fetchPc_pc_29_15),
    .I0(IBusCachedPlugin_fetchPc_pc_31_10),
    .I1(memory_arbitration_isValid),
    .I2(execute_to_memory_BRANCH_DO),
    .I3(IBusCachedPlugin_fetchPc_pc_8_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s10.INIT=16'h007F;
  LUT3 n18877_s4 (
    .F(n18877_8),
    .I0(execute_to_memory_BRANCH_CALC[1]),
    .I1(memory_arbitration_isValid),
    .I2(execute_to_memory_BRANCH_DO) 
);
defparam n18877_s4.INIT=8'h80;
  LUT3 IBusCachedPlugin_fetchPc_pc_31_s16 (
    .F(IBusCachedPlugin_fetchPc_pc_31_22),
    .I0(memory_arbitration_isValid),
    .I1(execute_to_memory_BRANCH_DO),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s16.INIT=8'h07;
  LUT4 decode_RS1_0_s5 (
    .F(decode_RS1_0_9),
    .I0(_zz_RegFilePlugin_regFile_port0[0]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[0]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_0_s5.INIT=16'hACAA;
  LUT4 decode_RS1_1_s5 (
    .F(decode_RS1_1_9),
    .I0(_zz_RegFilePlugin_regFile_port0[1]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[1]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_1_s5.INIT=16'hACAA;
  LUT4 decode_RS1_5_s5 (
    .F(decode_RS1_5_9),
    .I0(_zz_RegFilePlugin_regFile_port0[5]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[5]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_5_s5.INIT=16'h5355;
  LUT4 decode_RS1_9_s5 (
    .F(decode_RS1_9_9),
    .I0(_zz_RegFilePlugin_regFile_port0[9]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[9]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_9_s5.INIT=16'hACAA;
  LUT4 decode_RS1_10_s5 (
    .F(decode_RS1_10_9),
    .I0(_zz_RegFilePlugin_regFile_port0[10]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[10]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_10_s5.INIT=16'hACAA;
  LUT4 decode_RS1_13_s5 (
    .F(decode_RS1_13_9),
    .I0(_zz_RegFilePlugin_regFile_port0[13]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[13]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_13_s5.INIT=16'hACAA;
  LUT4 decode_RS1_14_s6 (
    .F(decode_RS1_14_10),
    .I0(_zz_RegFilePlugin_regFile_port0[14]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[14]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_14_s6.INIT=16'hACAA;
  LUT4 decode_RS1_2_s6 (
    .F(decode_RS1_2_11),
    .I0(_zz_RegFilePlugin_regFile_port0[2]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[2]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_2_s6.INIT=16'hACAA;
  LUT4 decode_RS1_3_s6 (
    .F(decode_RS1_3_11),
    .I0(_zz_RegFilePlugin_regFile_port0[3]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[3]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_3_s6.INIT=16'hACAA;
  LUT4 decode_RS1_6_s6 (
    .F(decode_RS1_6_11),
    .I0(_zz_RegFilePlugin_regFile_port0[6]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[6]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_6_s6.INIT=16'hACAA;
  LUT4 decode_RS1_8_s5 (
    .F(decode_RS1_8_9),
    .I0(_zz_RegFilePlugin_regFile_port0[8]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[8]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_8_s5.INIT=16'hACAA;
  LUT4 decode_RS1_11_s5 (
    .F(decode_RS1_11_9),
    .I0(_zz_RegFilePlugin_regFile_port0[11]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[11]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_11_s5.INIT=16'hACAA;
  LUT4 decode_RS1_15_s5 (
    .F(decode_RS1_15_9),
    .I0(_zz_RegFilePlugin_regFile_port0[15]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[15]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_15_s5.INIT=16'hACAA;
  LUT4 decode_RS1_16_s5 (
    .F(decode_RS1_16_9),
    .I0(_zz_RegFilePlugin_regFile_port0[16]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[16]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_16_s5.INIT=16'hACAA;
  LUT4 decode_RS1_23_s5 (
    .F(decode_RS1_23_9),
    .I0(_zz_RegFilePlugin_regFile_port0[23]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[23]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_23_s5.INIT=16'hACAA;
  LUT4 decode_RS1_24_s5 (
    .F(decode_RS1_24_9),
    .I0(_zz_RegFilePlugin_regFile_port0[24]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[24]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_24_s5.INIT=16'hACAA;
  LUT4 decode_RS1_31_s9 (
    .F(decode_RS1_31_13),
    .I0(_zz_RegFilePlugin_regFile_port0[31]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[31]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_31_s9.INIT=16'hACAA;
  LUT4 decode_RS2_0_s5 (
    .F(decode_RS2_0_9),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[0]),
    .I1(_zz_RegFilePlugin_regFile_port1[0]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_0_s5.INIT=16'h3533;
  LUT4 decode_RS2_1_s5 (
    .F(decode_RS2_1_9),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[1]),
    .I1(_zz_RegFilePlugin_regFile_port1[1]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_1_s5.INIT=16'h3533;
  LUT4 decode_RS2_5_s5 (
    .F(decode_RS2_5_9),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[5]),
    .I1(_zz_RegFilePlugin_regFile_port1[5]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_5_s5.INIT=16'h3533;
  LUT4 decode_RS2_9_s5 (
    .F(decode_RS2_9_9),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[9]),
    .I1(_zz_RegFilePlugin_regFile_port1[9]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_9_s5.INIT=16'h3533;
  LUT4 decode_RS2_10_s8 (
    .F(decode_RS2_10_12),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[10]),
    .I1(_zz_RegFilePlugin_regFile_port1[10]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_10_s8.INIT=16'h3533;
  LUT4 decode_RS2_13_s9 (
    .F(decode_RS2_13_13),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[13]),
    .I1(_zz_RegFilePlugin_regFile_port1[13]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_13_s9.INIT=16'h3533;
  LUT4 decode_RS2_14_s6 (
    .F(decode_RS2_14_10),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[14]),
    .I1(_zz_RegFilePlugin_regFile_port1[14]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_14_s6.INIT=16'h3533;
  LUT4 decode_RS2_2_s6 (
    .F(decode_RS2_2_11),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[2]),
    .I1(_zz_RegFilePlugin_regFile_port1[2]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_2_s6.INIT=16'h3533;
  LUT4 decode_RS2_3_s6 (
    .F(decode_RS2_3_11),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[3]),
    .I1(_zz_RegFilePlugin_regFile_port1[3]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_3_s6.INIT=16'h3533;
  LUT4 decode_RS2_4_s6 (
    .F(decode_RS2_4_11),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[4]),
    .I1(_zz_RegFilePlugin_regFile_port1[4]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_4_s6.INIT=16'h3533;
  LUT4 decode_RS2_8_s5 (
    .F(decode_RS2_8_9),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[8]),
    .I1(_zz_RegFilePlugin_regFile_port1[8]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_8_s5.INIT=16'h3533;
  LUT4 decode_RS2_11_s5 (
    .F(decode_RS2_11_9),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[11]),
    .I1(_zz_RegFilePlugin_regFile_port1[11]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_11_s5.INIT=16'h3533;
  LUT4 decode_RS2_15_s5 (
    .F(decode_RS2_15_9),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[15]),
    .I1(_zz_RegFilePlugin_regFile_port1[15]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_15_s5.INIT=16'h3533;
  LUT4 decode_RS2_16_s5 (
    .F(decode_RS2_16_9),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[16]),
    .I1(_zz_RegFilePlugin_regFile_port1[16]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_16_s5.INIT=16'h3533;
  LUT4 decode_RS2_23_s5 (
    .F(decode_RS2_23_9),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[23]),
    .I1(_zz_RegFilePlugin_regFile_port1[23]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_23_s5.INIT=16'h3533;
  LUT4 decode_RS2_24_s5 (
    .F(decode_RS2_24_9),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[24]),
    .I1(_zz_RegFilePlugin_regFile_port1[24]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_24_s5.INIT=16'h3533;
  LUT4 decode_RS2_31_s9 (
    .F(decode_RS2_31_13),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[31]),
    .I1(_zz_RegFilePlugin_regFile_port1[31]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_31_s9.INIT=16'h3533;
  LUT3 n19607_s5 (
    .F(n19607_10),
    .I0(execute_RS2[30]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED) 
);
defparam n19607_s5.INIT=8'h95;
  LUT4 n19608_s5 (
    .F(n19608_10),
    .I0(execute_RS2[28]),
    .I1(execute_RS2[27]),
    .I2(execute_RS2[31]),
    .I3(decode_to_execute_IS_RS1_SIGNED) 
);
defparam n19608_s5.INIT=16'hE777;
  LUT3 n19611_s5 (
    .F(n19611_10),
    .I0(execute_RS2[26]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED) 
);
defparam n19611_s5.INIT=8'h95;
  LUT3 n19617_s5 (
    .F(n19617_10),
    .I0(execute_RS2[20]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED) 
);
defparam n19617_s5.INIT=8'h95;
  LUT4 n19621_s5 (
    .F(n19621_10),
    .I0(n19627_8),
    .I1(n19646_8),
    .I2(execute_RS2[31]),
    .I3(decode_to_execute_IS_RS1_SIGNED) 
);
defparam n19621_s5.INIT=16'h7000;
  LUT3 n19622_s5 (
    .F(n19622_10),
    .I0(execute_RS2[15]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED) 
);
defparam n19622_s5.INIT=8'h95;
  LUT4 n19610_s5 (
    .F(n19610_10),
    .I0(execute_RS2[27]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n19610_8) 
);
defparam n19610_s5.INIT=16'h956A;
  LUT4 n19613_s5 (
    .F(n19613_10),
    .I0(execute_RS2[24]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n19613_8) 
);
defparam n19613_s5.INIT=16'h956A;
  LUT4 n19616_s7 (
    .F(n19616_13),
    .I0(execute_RS2[21]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n19616_11) 
);
defparam n19616_s7.INIT=16'h956A;
  LUT4 n19619_s6 (
    .F(n19619_11),
    .I0(execute_RS2[18]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n19619_8) 
);
defparam n19619_s6.INIT=16'h956A;
  LUT4 n19625_s5 (
    .F(n19625_10),
    .I0(execute_RS2[12]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n19625_8) 
);
defparam n19625_s5.INIT=16'h956A;
  LUT4 n19627_s5 (
    .F(n19627_10),
    .I0(execute_RS2[10]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n19627_8) 
);
defparam n19627_s5.INIT=16'h956A;
  LUT4 n19628_s5 (
    .F(n19628_10),
    .I0(execute_RS2[9]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n19628_8) 
);
defparam n19628_s5.INIT=16'h956A;
  LUT4 n19629_s5 (
    .F(n19629_10),
    .I0(execute_RS2[8]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n19629_8) 
);
defparam n19629_s5.INIT=16'h956A;
  LUT4 n19631_s7 (
    .F(n19631_13),
    .I0(n19631_11),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(execute_RS2[6]) 
);
defparam n19631_s7.INIT=16'hBF40;
  LUT4 n19636_s4 (
    .F(n19636_9),
    .I0(execute_RS2[0]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(execute_RS2[1]) 
);
defparam n19636_s4.INIT=16'h7F80;
  LUT4 decode_RS1_30_s6 (
    .F(decode_RS1_30_10),
    .I0(decode_RS1_31_11),
    .I1(n14897_3),
    .I2(memory_to_writeBack_REGFILE_WRITE_VALID),
    .I3(writeBack_arbitration_isValid) 
);
defparam decode_RS1_30_s6.INIT=16'h4555;
  LUT4 decode_RS1_31_s10 (
    .F(decode_RS1_31_15),
    .I0(decode_RS1_31_11),
    .I1(n14897_3),
    .I2(memory_to_writeBack_REGFILE_WRITE_VALID),
    .I3(writeBack_arbitration_isValid) 
);
defparam decode_RS1_31_s10.INIT=16'h1000;
  LUT4 decode_RS2_30_s6 (
    .F(decode_RS2_30_10),
    .I0(decode_RS2_31_11),
    .I1(n14903_3),
    .I2(memory_to_writeBack_REGFILE_WRITE_VALID),
    .I3(writeBack_arbitration_isValid) 
);
defparam decode_RS2_30_s6.INIT=16'h4555;
  LUT4 decode_RS2_31_s10 (
    .F(decode_RS2_31_15),
    .I0(decode_RS2_31_11),
    .I1(n14903_3),
    .I2(memory_to_writeBack_REGFILE_WRITE_VALID),
    .I3(writeBack_arbitration_isValid) 
);
defparam decode_RS2_31_s10.INIT=16'h1000;
  LUT4 n19375_s2 (
    .F(n19375_6),
    .I0(execute_RS1[0]),
    .I1(execute_RS1[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(decode_to_execute_IS_DIV) 
);
defparam n19375_s2.INIT=16'h8000;
  LUT4 n19368_s4 (
    .F(n19368_8),
    .I0(n19368_5),
    .I1(execute_RS1[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(decode_to_execute_IS_DIV) 
);
defparam n19368_s4.INIT=16'h4000;
  LUT4 n17810_s3 (
    .F(n17810_7),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute),
    .I1(decode_to_execute_ENV_CTRL[0]),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_ENV_CTRL[1]) 
);
defparam n17810_s3.INIT=16'h4555;
  LUT4 n18875_s4 (
    .F(n18875_9),
    .I0(decode_to_execute_ENV_CTRL[0]),
    .I1(execute_arbitration_isValid),
    .I2(decode_to_execute_ENV_CTRL[1]),
    .I3(n18909_11) 
);
defparam n18875_s4.INIT=16'h4000;
  LUT4 _zz_decode_RS2_0_s7 (
    .F(_zz_decode_RS2[0]),
    .I0(_zz_decode_RS2_0_4),
    .I1(_zz_decode_RS2_0_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_0_s7.INIT=16'h3555;
  LUT4 _zz_decode_RS2_1_s6 (
    .F(_zz_decode_RS2[1]),
    .I0(_zz_decode_RS2_1_4),
    .I1(_zz_decode_RS2_1_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_1_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_2_s6 (
    .F(_zz_decode_RS2[2]),
    .I0(_zz_decode_RS2_2_4),
    .I1(_zz_decode_RS2_2_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_2_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_3_s8 (
    .F(_zz_decode_RS2[3]),
    .I0(_zz_decode_RS2_3_4),
    .I1(_zz_decode_RS2_3_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_3_s8.INIT=16'h3555;
  LUT4 _zz_decode_RS2_4_s5 (
    .F(_zz_decode_RS2[4]),
    .I0(_zz_decode_RS2_4_4),
    .I1(_zz_decode_RS2_4_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_4_s5.INIT=16'h3555;
  LUT4 _zz_decode_RS2_5_s5 (
    .F(_zz_decode_RS2[5]),
    .I0(_zz_decode_RS2_5_4),
    .I1(_zz_decode_RS2_5_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_5_s5.INIT=16'h3555;
  LUT4 _zz_decode_RS2_6_s5 (
    .F(_zz_decode_RS2[6]),
    .I0(_zz_decode_RS2_6_4),
    .I1(_zz_decode_RS2_6_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_6_s5.INIT=16'h3555;
  LUT4 _zz_decode_RS2_7_s6 (
    .F(_zz_decode_RS2[7]),
    .I0(_zz_decode_RS2_7_4),
    .I1(_zz_decode_RS2_7_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_7_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_8_s5 (
    .F(_zz_decode_RS2[8]),
    .I0(_zz_decode_RS2_8_4),
    .I1(_zz_decode_RS2_8_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_8_s5.INIT=16'h3555;
  LUT4 _zz_decode_RS2_9_s5 (
    .F(_zz_decode_RS2[9]),
    .I0(_zz_decode_RS2_9_4),
    .I1(_zz_decode_RS2_9_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_9_s5.INIT=16'h3555;
  LUT4 _zz_decode_RS2_10_s5 (
    .F(_zz_decode_RS2[10]),
    .I0(_zz_decode_RS2_10_4),
    .I1(_zz_decode_RS2_10_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_10_s5.INIT=16'h3555;
  LUT4 _zz_decode_RS2_11_s7 (
    .F(_zz_decode_RS2[11]),
    .I0(_zz_decode_RS2_11_4),
    .I1(_zz_decode_RS2_11_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_11_s7.INIT=16'h3555;
  LUT4 _zz_decode_RS2_12_s7 (
    .F(_zz_decode_RS2[12]),
    .I0(_zz_decode_RS2_12_4),
    .I1(_zz_decode_RS2_12_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_12_s7.INIT=16'h3555;
  LUT4 _zz_decode_RS2_13_s6 (
    .F(_zz_decode_RS2[13]),
    .I0(_zz_decode_RS2_13_4),
    .I1(_zz_decode_RS2_13_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_13_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_14_s6 (
    .F(_zz_decode_RS2[14]),
    .I0(_zz_decode_RS2_14_4),
    .I1(_zz_decode_RS2_14_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_14_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_15_s6 (
    .F(_zz_decode_RS2[15]),
    .I0(_zz_decode_RS2_15_4),
    .I1(_zz_decode_RS2_15_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_15_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_16_s6 (
    .F(_zz_decode_RS2[16]),
    .I0(_zz_decode_RS2_16_4),
    .I1(_zz_decode_RS2_16_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_16_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_17_s6 (
    .F(_zz_decode_RS2[17]),
    .I0(_zz_decode_RS2_17_4),
    .I1(_zz_decode_RS2_17_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_17_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_18_s6 (
    .F(_zz_decode_RS2[18]),
    .I0(_zz_decode_RS2_18_4),
    .I1(_zz_decode_RS2_18_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_18_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_19_s6 (
    .F(_zz_decode_RS2[19]),
    .I0(_zz_decode_RS2_19_4),
    .I1(_zz_decode_RS2_19_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_19_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_20_s6 (
    .F(_zz_decode_RS2[20]),
    .I0(_zz_decode_RS2_20_4),
    .I1(_zz_decode_RS2_20_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_20_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_21_s6 (
    .F(_zz_decode_RS2[21]),
    .I0(_zz_decode_RS2_21_4),
    .I1(_zz_decode_RS2_21_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_21_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_22_s6 (
    .F(_zz_decode_RS2[22]),
    .I0(_zz_decode_RS2_22_4),
    .I1(_zz_decode_RS2_22_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_22_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_23_s6 (
    .F(_zz_decode_RS2[23]),
    .I0(_zz_decode_RS2_23_4),
    .I1(_zz_decode_RS2_23_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_23_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_24_s6 (
    .F(_zz_decode_RS2[24]),
    .I0(_zz_decode_RS2_24_4),
    .I1(_zz_decode_RS2_24_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_24_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_25_s6 (
    .F(_zz_decode_RS2[25]),
    .I0(_zz_decode_RS2_25_4),
    .I1(_zz_decode_RS2_25_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_25_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_26_s6 (
    .F(_zz_decode_RS2[26]),
    .I0(_zz_decode_RS2_26_4),
    .I1(_zz_decode_RS2_26_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_26_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_27_s6 (
    .F(_zz_decode_RS2[27]),
    .I0(_zz_decode_RS2_27_4),
    .I1(_zz_decode_RS2_27_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_27_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_28_s6 (
    .F(_zz_decode_RS2[28]),
    .I0(_zz_decode_RS2_28_4),
    .I1(_zz_decode_RS2_28_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_28_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_29_s6 (
    .F(_zz_decode_RS2[29]),
    .I0(_zz_decode_RS2_29_4),
    .I1(_zz_decode_RS2_29_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_29_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_30_s6 (
    .F(_zz_decode_RS2[30]),
    .I0(_zz_decode_RS2_30_4),
    .I1(_zz_decode_RS2_30_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_30_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_31_s8 (
    .F(_zz_decode_RS2[31]),
    .I0(_zz_decode_RS2_31_4),
    .I1(_zz_decode_RS2_31_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_31_s8.INIT=16'h3555;
  LUT4 memory_DivPlugin_rs1_31_s4 (
    .F(memory_DivPlugin_rs1_31_10),
    .I0(memory_DivPlugin_div_done),
    .I1(execute_to_memory_IS_DIV),
    .I2(memory_arbitration_isValid),
    .I3(memory_to_writeBack_INSTRUCTION_29_6) 
);
defparam memory_DivPlugin_rs1_31_s4.INIT=16'hFF40;
  LUT4 n19216_s2 (
    .F(n19216_6),
    .I0(memory_DivPlugin_div_done),
    .I1(execute_to_memory_IS_DIV),
    .I2(memory_arbitration_isValid),
    .I3(memory_to_writeBack_INSTRUCTION_29_6) 
);
defparam n19216_s2.INIT=16'hBF00;
  LUT4 CsrPlugin_pipelineLiberator_pcValids_1_s3 (
    .F(CsrPlugin_pipelineLiberator_pcValids_1_8),
    .I0(memory_DivPlugin_div_done),
    .I1(execute_to_memory_IS_DIV),
    .I2(memory_arbitration_isValid),
    .I3(CsrPlugin_pipelineLiberator_pcValids_2_8) 
);
defparam CsrPlugin_pipelineLiberator_pcValids_1_s3.INIT=16'hBF00;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s17 (
    .F(IBusCachedPlugin_fetchPc_pc_31_24),
    .I0(IBusCachedPlugin_fetchPc_pc_8_10),
    .I1(CsrPlugin_hadException),
    .I2(n17845_7),
    .I3(when_CsrPlugin_l1390_4) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s17.INIT=16'h0001;
  LUT4 _zz_decode_RS2_2_8_s5 (
    .F(_zz_decode_RS2_2_8_9),
    .I0(writeBack_MulPlugin_result[40]),
    .I1(memory_to_writeBack_MUL_LOW[8]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_8_s5.INIT=16'hAAAC;
  LUT3 _zz_decode_RS2_2_8_s6 (
    .F(_zz_decode_RS2_2_8_11),
    .I0(stageB_request_size[0]),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_0_6) 
);
defparam _zz_decode_RS2_2_8_s6.INIT=8'hE0;
  LUT4 _zz_decode_RS2_2_12_s7 (
    .F(_zz_decode_RS2_2_12_11),
    .I0(writeBack_MulPlugin_result[44]),
    .I1(memory_to_writeBack_MUL_LOW[12]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_12_s7.INIT=16'h5553;
  LUT4 decode_RS2_10_s9 (
    .F(decode_RS2_10_14),
    .I0(_zz_decode_RS2_2_2_8),
    .I1(stageB_request_size[0]),
    .I2(stageB_request_size[1]),
    .I3(_zz_decode_RS2_2_30_14) 
);
defparam decode_RS2_10_s9.INIT=16'h0057;
  LUT4 decode_RS2_13_s10 (
    .F(decode_RS2_13_15),
    .I0(_zz_decode_RS2_2_5_9),
    .I1(stageB_request_size[0]),
    .I2(stageB_request_size[1]),
    .I3(_zz_decode_RS2_2_30_14) 
);
defparam decode_RS2_13_s10.INIT=16'h0057;
  LUT4 _zz_decode_RS2_2_0_s7 (
    .F(_zz_decode_RS2_2_0_11),
    .I0(writeBack_MulPlugin_result[32]),
    .I1(memory_to_writeBack_MUL_LOW[0]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_0_s7.INIT=16'hAAAC;
  LUT4 _zz_decode_RS2_2_1_s7 (
    .F(_zz_decode_RS2_2_1_11),
    .I0(writeBack_MulPlugin_result[33]),
    .I1(memory_to_writeBack_MUL_LOW[1]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_1_s7.INIT=16'hAAAC;
  LUT4 _zz_decode_RS2_2_2_s7 (
    .F(_zz_decode_RS2_2_2_11),
    .I0(writeBack_MulPlugin_result[34]),
    .I1(memory_to_writeBack_MUL_LOW[2]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_2_s7.INIT=16'hAAAC;
  LUT4 _zz_decode_RS2_2_3_s7 (
    .F(_zz_decode_RS2_2_3_11),
    .I0(writeBack_MulPlugin_result[35]),
    .I1(memory_to_writeBack_MUL_LOW[3]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_3_s7.INIT=16'hAAAC;
  LUT4 _zz_decode_RS2_2_4_s5 (
    .F(_zz_decode_RS2_2_4_9),
    .I0(writeBack_MulPlugin_result[36]),
    .I1(memory_to_writeBack_MUL_LOW[4]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_4_s5.INIT=16'hAAAC;
  LUT4 _zz_decode_RS2_2_5_s8 (
    .F(_zz_decode_RS2_2_5_12),
    .I0(writeBack_MulPlugin_result[37]),
    .I1(memory_to_writeBack_MUL_LOW[5]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_5_s8.INIT=16'hAAAC;
  LUT4 _zz_decode_RS2_2_6_s6 (
    .F(_zz_decode_RS2_2_6_10),
    .I0(writeBack_MulPlugin_result[38]),
    .I1(memory_to_writeBack_MUL_LOW[6]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_6_s6.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_7_s3 (
    .F(_zz_decode_RS2_2_7_7),
    .I0(writeBack_MulPlugin_result[39]),
    .I1(memory_to_writeBack_MUL_LOW[7]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_7_s3.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_9_s5 (
    .F(_zz_decode_RS2_2_9_9),
    .I0(writeBack_MulPlugin_result[41]),
    .I1(memory_to_writeBack_MUL_LOW[9]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_9_s5.INIT=16'hAAAC;
  LUT4 _zz_decode_RS2_2_12_s8 (
    .F(_zz_decode_RS2_2_12_13),
    .I0(_zz_decode_RS2_2_12_7),
    .I1(stageB_request_size[0]),
    .I2(stageB_request_size[1]),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_12_s8.INIT=16'h0057;
  LUT4 _zz_decode_RS2_2_14_s6 (
    .F(_zz_decode_RS2_2_14_10),
    .I0(writeBack_MulPlugin_result[46]),
    .I1(memory_to_writeBack_MUL_LOW[14]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_14_s6.INIT=16'hAAAC;
  LUT4 _zz_decode_RS2_2_15_s6 (
    .F(_zz_decode_RS2_2_15_10),
    .I0(stageB_request_size[0]),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_15_7),
    .I3(_zz_decode_RS2_2_12_6) 
);
defparam _zz_decode_RS2_2_15_s6.INIT=16'hF100;
  LUT4 _zz_decode_RS2_2_30_s10 (
    .F(_zz_decode_RS2_2_30_14),
    .I0(memory_to_writeBack_INSTRUCTION[14]),
    .I1(_zz_decode_RS2_2_30_8),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_30_s10.INIT=16'h0001;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s534 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_636),
    .I0(_zz_execute_SRC1_3_9),
    .I1(_zz_execute_SRC1[28]),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s534.INIT=16'hACAA;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s535 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_638),
    .I0(_zz_execute_SRC1_3_9),
    .I1(_zz_execute_SRC1[28]),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s535.INIT=16'hCACC;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s536 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_640),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(decode_to_execute_SHIFT_CTRL[1]),
    .I2(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s536.INIT=8'h65;
  LUT4 _zz_execute_SHIFT_RIGHT_1_31_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_31_5),
    .I0(_zz_execute_SRC1_0_10),
    .I1(_zz_execute_SRC1[31]),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_31_s1.INIT=16'hCACC;
  LUT4 execute_FullBarrelShifterPlugin_reversed_15_s1 (
    .F(execute_FullBarrelShifterPlugin_reversed[15]),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[16]),
    .I3(_zz_execute_SRC1[15]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_15_s1.INIT=16'hFB40;
  LUT4 execute_FullBarrelShifterPlugin_reversed_16_s1 (
    .F(execute_FullBarrelShifterPlugin_reversed[16]),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[16]),
    .I3(_zz_execute_SRC1[15]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_16_s1.INIT=16'hF4B0;
  LUT4 execute_FullBarrelShifterPlugin_reversed_30_s1 (
    .F(execute_FullBarrelShifterPlugin_reversed[30]),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1_1_9),
    .I3(_zz_execute_SRC1[30]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_30_s1.INIT=16'hFB40;
  LUT4 n11_s3 (
    .F(n11_8),
    .I0(_zz_execute_SRC1[21]),
    .I1(_zz_execute_SRC1[10]),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam n11_s3.INIT=16'h3533;
  LUT4 n11_s4 (
    .F(n11_10),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[20]),
    .I3(_zz_execute_SRC1[11]) 
);
defparam n11_s4.INIT=16'h04BF;
  LUT4 n21_s3 (
    .F(n21_7),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[20]),
    .I3(_zz_execute_SRC1[11]) 
);
defparam n21_s3.INIT=16'h0B4F;
  LUT4 n21_s4 (
    .F(n21_9),
    .I0(_zz_execute_SRC1[21]),
    .I1(_zz_execute_SRC1[10]),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam n21_s4.INIT=16'h5355;
  LUT4 n12_s2 (
    .F(n12_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[19]),
    .I3(_zz_execute_SRC1[12]) 
);
defparam n12_s2.INIT=16'h04BF;
  LUT4 n20_s2 (
    .F(n20_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[19]),
    .I3(_zz_execute_SRC1[12]) 
);
defparam n20_s2.INIT=16'h0B4F;
  LUT4 n13_s2 (
    .F(n13_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[18]),
    .I3(_zz_execute_SRC1[13]) 
);
defparam n13_s2.INIT=16'h04BF;
  LUT4 n19_s2 (
    .F(n19_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[18]),
    .I3(_zz_execute_SRC1[13]) 
);
defparam n19_s2.INIT=16'h0B4F;
  LUT4 n14_s2 (
    .F(n14_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[17]),
    .I3(_zz_execute_SRC1[14]) 
);
defparam n14_s2.INIT=16'h04BF;
  LUT4 n18_s2 (
    .F(n18_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[17]),
    .I3(_zz_execute_SRC1[14]) 
);
defparam n18_s2.INIT=16'h0B4F;
  LUT4 n30_s2 (
    .F(n30_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[2]),
    .I3(_zz_execute_SRC1[29]) 
);
defparam n30_s2.INIT=16'h04BF;
  LUT4 n2_s100 (
    .F(n2_105),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[2]),
    .I3(_zz_execute_SRC1[29]) 
);
defparam n2_s100.INIT=16'h0B4F;
  LUT4 n2_s101 (
    .F(n2_107),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1_1_9),
    .I3(_zz_execute_SRC1[30]) 
);
defparam n2_s101.INIT=16'hF4B0;
  LUT4 n3_s3 (
    .F(n3_8),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[28]),
    .I3(_zz_execute_SRC1_3_9) 
);
defparam n3_s3.INIT=16'h04BF;
  LUT4 n29_s2 (
    .F(n29_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[28]),
    .I3(_zz_execute_SRC1_3_9) 
);
defparam n29_s2.INIT=16'h0B4F;
  LUT4 n4_s2 (
    .F(n4_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[27]),
    .I3(_zz_execute_SRC1_4_9) 
);
defparam n4_s2.INIT=16'h04BF;
  LUT4 n28_s2 (
    .F(n28_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[27]),
    .I3(_zz_execute_SRC1_4_9) 
);
defparam n28_s2.INIT=16'h0B4F;
  LUT4 n5_s2 (
    .F(n5_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[26]),
    .I3(_zz_execute_SRC1[5]) 
);
defparam n5_s2.INIT=16'h04BF;
  LUT4 n27_s2 (
    .F(n27_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[26]),
    .I3(_zz_execute_SRC1[5]) 
);
defparam n27_s2.INIT=16'h0B4F;
  LUT4 n6_s2 (
    .F(n6_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[25]),
    .I3(_zz_execute_SRC1[6]) 
);
defparam n6_s2.INIT=16'h04BF;
  LUT4 n26_s2 (
    .F(n26_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[25]),
    .I3(_zz_execute_SRC1[6]) 
);
defparam n26_s2.INIT=16'h0B4F;
  LUT4 n7_s2 (
    .F(n7_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[24]),
    .I3(_zz_execute_SRC1[7]) 
);
defparam n7_s2.INIT=16'h04BF;
  LUT4 n25_s2 (
    .F(n25_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[24]),
    .I3(_zz_execute_SRC1[7]) 
);
defparam n25_s2.INIT=16'h0B4F;
  LUT4 n8_s2 (
    .F(n8_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[23]),
    .I3(_zz_execute_SRC1[8]) 
);
defparam n8_s2.INIT=16'h04BF;
  LUT4 n24_s2 (
    .F(n24_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[23]),
    .I3(_zz_execute_SRC1[8]) 
);
defparam n24_s2.INIT=16'h0B4F;
  LUT4 n9_s2 (
    .F(n9_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[22]),
    .I3(_zz_execute_SRC1[9]) 
);
defparam n9_s2.INIT=16'h04BF;
  LUT4 n23_s2 (
    .F(n23_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[22]),
    .I3(_zz_execute_SRC1[9]) 
);
defparam n23_s2.INIT=16'h0B4F;
  LUT4 _zz_decode_RS2_2_15_s7 (
    .F(_zz_decode_RS2_2_15_12),
    .I0(_zz_decode_RS2_2_12_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[15]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_15_s7.INIT=16'h0EEE;
  LUT4 _zz_decode_RS2_2_17_s5 (
    .F(_zz_decode_RS2_2_17_9),
    .I0(_zz_decode_RS2_2_12_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[17]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_17_s5.INIT=16'h0EEE;
  LUT4 _zz_decode_RS2_2_18_s5 (
    .F(_zz_decode_RS2_2_18_9),
    .I0(_zz_decode_RS2_2_12_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[18]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_18_s5.INIT=16'h0EEE;
  LUT4 _zz_decode_RS2_2_19_s5 (
    .F(_zz_decode_RS2_2_19_9),
    .I0(_zz_decode_RS2_2_12_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[19]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_19_s5.INIT=16'h0EEE;
  LUT4 _zz_decode_RS2_2_20_s5 (
    .F(_zz_decode_RS2_2_20_9),
    .I0(_zz_decode_RS2_2_12_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[20]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_20_s5.INIT=16'h0EEE;
  LUT4 _zz_decode_RS2_2_21_s5 (
    .F(_zz_decode_RS2_2_21_9),
    .I0(_zz_decode_RS2_2_12_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[21]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_21_s5.INIT=16'h0EEE;
  LUT4 _zz_decode_RS2_2_22_s5 (
    .F(_zz_decode_RS2_2_22_9),
    .I0(_zz_decode_RS2_2_12_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[22]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_22_s5.INIT=16'h0EEE;
  LUT4 _zz_decode_RS2_2_25_s5 (
    .F(_zz_decode_RS2_2_25_9),
    .I0(_zz_decode_RS2_2_12_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[25]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_25_s5.INIT=16'h0EEE;
  LUT4 _zz_decode_RS2_2_26_s5 (
    .F(_zz_decode_RS2_2_26_9),
    .I0(_zz_decode_RS2_2_12_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[26]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_26_s5.INIT=16'h0EEE;
  LUT4 _zz_decode_RS2_2_27_s5 (
    .F(_zz_decode_RS2_2_27_9),
    .I0(_zz_decode_RS2_2_12_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[27]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_27_s5.INIT=16'h0EEE;
  LUT4 _zz_decode_RS2_2_28_s5 (
    .F(_zz_decode_RS2_2_28_9),
    .I0(_zz_decode_RS2_2_12_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[28]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_28_s5.INIT=16'h0EEE;
  LUT4 _zz_decode_RS2_2_29_s5 (
    .F(_zz_decode_RS2_2_29_9),
    .I0(_zz_decode_RS2_2_12_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[29]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_29_s5.INIT=16'h0EEE;
  LUT4 _zz_decode_RS2_2_30_s11 (
    .F(_zz_decode_RS2_2_30_16),
    .I0(_zz_decode_RS2_2_12_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[30]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_30_s11.INIT=16'h0EEE;
  LUT4 _zz_decode_RS2_2_0_s8 (
    .F(_zz_decode_RS2_2[0]),
    .I0(_zz_decode_RS2_2_0_4),
    .I1(_zz_decode_RS2_2_0_11),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_0_s8.INIT=16'hCAAA;
  LUT4 _zz_decode_RS2_2_1_s8 (
    .F(_zz_decode_RS2_2[1]),
    .I0(_zz_decode_RS2_2_1_4),
    .I1(_zz_decode_RS2_2_1_11),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_1_s8.INIT=16'hC555;
  LUT4 _zz_decode_RS2_2_6_s7 (
    .F(_zz_decode_RS2_2[6]),
    .I0(_zz_decode_RS2_2_6_10),
    .I1(_zz_decode_RS2_2_6_14),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_6_s7.INIT=16'h5333;
  LUT4 _zz_decode_RS2_2_7_s4 (
    .F(_zz_decode_RS2_2[7]),
    .I0(_zz_decode_RS2_2_7_7),
    .I1(_zz_decode_RS2_2_7_11),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_7_s4.INIT=16'h5333;
  LUT4 _zz_decode_RS2_2_9_s6 (
    .F(_zz_decode_RS2_2[9]),
    .I0(_zz_decode_RS2_2_9_4),
    .I1(_zz_decode_RS2_2_9_9),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_9_s6.INIT=16'hCAAA;
  LUT4 _zz_decode_RS2_2_14_s7 (
    .F(_zz_decode_RS2_2[14]),
    .I0(_zz_decode_RS2_2_14_4),
    .I1(_zz_decode_RS2_2_14_10),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_14_s7.INIT=16'hCAAA;
  LUT3 _zz_decode_RS2_2_16_s6 (
    .F(_zz_decode_RS2_2_16_10),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[16]),
    .I1(writeBack_arbitration_isValid),
    .I2(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam _zz_decode_RS2_2_16_s6.INIT=8'h15;
  LUT3 _zz_decode_RS2_2_23_s6 (
    .F(_zz_decode_RS2_2_23_10),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[23]),
    .I1(writeBack_arbitration_isValid),
    .I2(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam _zz_decode_RS2_2_23_s6.INIT=8'h15;
  LUT3 _zz_decode_RS2_2_24_s6 (
    .F(_zz_decode_RS2_2_24_10),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[24]),
    .I1(writeBack_arbitration_isValid),
    .I2(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam _zz_decode_RS2_2_24_s6.INIT=8'h15;
  LUT3 _zz_decode_RS2_2_31_s6 (
    .F(_zz_decode_RS2_2_31_10),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[31]),
    .I1(writeBack_arbitration_isValid),
    .I2(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam _zz_decode_RS2_2_31_s6.INIT=8'h15;
  LUT4 _zz_decode_RS2_2_6_s8 (
    .F(_zz_decode_RS2_2_6_14),
    .I0(_zz_decode_RS2_2_6_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[6]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam _zz_decode_RS2_2_6_s8.INIT=16'h5333;
  LUT4 _zz_decode_RS2_2_7_s5 (
    .F(_zz_decode_RS2_2_7_11),
    .I0(_zz_decode_RS2_2_30_8),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[7]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam _zz_decode_RS2_2_7_s5.INIT=16'hA333;
  LUT4 DBusCachedPlugin_exceptionBus_valid_s2 (
    .F(DBusCachedPlugin_exceptionBus_valid),
    .I0(stageB_unaligned),
    .I1(writeBack_arbitration_isValid),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(n1248_6) 
);
defparam DBusCachedPlugin_exceptionBus_valid_s2.INIT=16'h8000;
  LUT4 n17462_s3 (
    .F(n17462_8),
    .I0(decodeStage_hit_valid),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1) 
);
defparam n17462_s3.INIT=16'h0B00;
  LUT4 IBusCachedPlugin_fetchPc_inc_s4 (
    .F(IBusCachedPlugin_fetchPc_inc_10),
    .I0(decode_INSTRUCTION_ANTICIPATED_24_6),
    .I1(decodeStage_hit_valid),
    .I2(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I3(IBusCachedPlugin_fetchPc_pc_29_17) 
);
defparam IBusCachedPlugin_fetchPc_inc_s4.INIT=16'hBAFF;
  LUT3 IBusCachedPlugin_iBusRsp_stages_2_input_ready_s3 (
    .F(IBusCachedPlugin_iBusRsp_stages_2_input_ready),
    .I0(decodeStage_hit_valid),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam IBusCachedPlugin_iBusRsp_stages_2_input_ready_s3.INIT=8'hB0;
  LUT4 execute_arbitration_isValid_s4 (
    .F(execute_arbitration_isValid_10),
    .I0(decode_to_execute_PC_31_7),
    .I1(n19216_6),
    .I2(stageB_flusher_counter[7]),
    .I3(n24524_5) 
);
defparam execute_arbitration_isValid_s4.INIT=16'h40FF;
  LUT4 decode_REGFILE_WRITE_VALID_s5 (
    .F(decode_REGFILE_WRITE_VALID_9),
    .I0(decode_to_execute_PC_31_7),
    .I1(n19216_6),
    .I2(stageB_flusher_counter[7]),
    .I3(decode_REGFILE_WRITE_VALID_6) 
);
defparam decode_REGFILE_WRITE_VALID_s5.INIT=16'h4000;
  LUT3 n24506_s1 (
    .F(n24506_5),
    .I0(builder_grant),
    .I1(n16062_4),
    .I2(iBus_cmd_ready_4) 
);
defparam n24506_s1.INIT=8'h01;
  LUT3 n19146_s3 (
    .F(n19146_7),
    .I0(CsrPlugin_mcause_interrupt),
    .I1(CsrPlugin_hadException),
    .I2(when_CsrPlugin_l1390_4) 
);
defparam n19146_s3.INIT=8'h32;
  LUT2 when_CsrPlugin_l1390_s3 (
    .F(when_CsrPlugin_l1390),
    .I0(CsrPlugin_hadException),
    .I1(when_CsrPlugin_l1390_4) 
);
defparam when_CsrPlugin_l1390_s3.INIT=4'hE;
  LUT2 when_IBusCachedPlugin_l256_s3 (
    .F(when_IBusCachedPlugin_l256),
    .I0(decodeStage_hit_valid),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam when_IBusCachedPlugin_l256_s3.INIT=4'h4;
  LUT4 CsrPlugin_trapCause_0_s6 (
    .F(CsrPlugin_trapCause_0_13),
    .I0(when_CsrPlugin_l1390),
    .I1(CsrPlugin_hadException),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]),
    .I3(CsrPlugin_mcause_exceptionCode[0]) 
);
defparam CsrPlugin_trapCause_0_s6.INIT=16'hF3A2;
  LUT4 CsrPlugin_trapCause_1_s6 (
    .F(CsrPlugin_trapCause_1_13),
    .I0(when_CsrPlugin_l1390),
    .I1(CsrPlugin_hadException),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]),
    .I3(CsrPlugin_mcause_exceptionCode[1]) 
);
defparam CsrPlugin_trapCause_1_s6.INIT=16'hF3A2;
  LUT4 CsrPlugin_trapCause_2_s5 (
    .F(CsrPlugin_trapCause_2_12),
    .I0(when_CsrPlugin_l1390),
    .I1(CsrPlugin_hadException),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]),
    .I3(CsrPlugin_mcause_exceptionCode[2]) 
);
defparam CsrPlugin_trapCause_2_s5.INIT=16'hD5C0;
  LUT4 CsrPlugin_mstatus_MIE_s4 (
    .F(CsrPlugin_mstatus_MIE_10),
    .I0(n17857_6),
    .I1(CsrPlugin_hadException),
    .I2(when_CsrPlugin_l1390_4),
    .I3(n17845_6) 
);
defparam CsrPlugin_mstatus_MIE_s4.INIT=16'hFEFF;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_15_s5 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_15),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I3(_zz__zz_decode_IS_RS2_SIGNED_15_7) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_15_s5.INIT=16'h2000;
  LUT4 _zz_memory_DivPlugin_div_result_3_5_s7 (
    .F(_zz_memory_DivPlugin_div_result_3[5]),
    .I0(_zz_memory_DivPlugin_div_result_3_3_9),
    .I1(_zz_memory_DivPlugin_div_result_3_3_10),
    .I2(_zz_memory_DivPlugin_div_result_3_4_10),
    .I3(_zz_memory_DivPlugin_div_result_3_5_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_5_s7.INIT=16'h02FD;
  LUT4 _zz_memory_DivPlugin_div_result_3_6_s6 (
    .F(_zz_memory_DivPlugin_div_result_3_6_12),
    .I0(_zz_memory_DivPlugin_div_result_3_3_9),
    .I1(_zz_memory_DivPlugin_div_result_3_3_10),
    .I2(_zz_memory_DivPlugin_div_result_3_4_10),
    .I3(_zz_memory_DivPlugin_div_result_3_5_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_6_s6.INIT=16'h0002;
  LUT4 decode_RS1_9_s6 (
    .F(decode_RS1[9]),
    .I0(decode_RS1_31_7),
    .I1(decode_RS1_31_15),
    .I2(_zz_decode_RS2_2[9]),
    .I3(decode_RS1_9_5) 
);
defparam decode_RS1_9_s6.INIT=16'hFB00;
  LUT4 decode_RS1_14_s7 (
    .F(decode_RS1[14]),
    .I0(decode_RS1_31_7),
    .I1(decode_RS1_31_15),
    .I2(_zz_decode_RS2_2[14]),
    .I3(decode_RS1_14_6) 
);
defparam decode_RS1_14_s7.INIT=16'hFB00;
  LUT4 decode_RS2_9_s6 (
    .F(decode_RS2[9]),
    .I0(_zz_decode_RS2_2[9]),
    .I1(decode_RS2_31_7),
    .I2(decode_RS2_31_15),
    .I3(decode_RS2_9_5) 
);
defparam decode_RS2_9_s6.INIT=16'hEF00;
  LUT4 decode_RS2_14_s7 (
    .F(decode_RS2[14]),
    .I0(_zz_decode_RS2_2[14]),
    .I1(decode_RS2_31_7),
    .I2(decode_RS2_31_15),
    .I3(decode_RS2_14_6) 
);
defparam decode_RS2_14_s7.INIT=16'hEF00;
  LUT4 n17954_s5 (
    .F(n17954_12),
    .I0(builder_grant),
    .I1(n16062_4),
    .I2(iBus_cmd_ready_4),
    .I3(main_basesoc_ibus_adr[0]) 
);
defparam n17954_s5.INIT=16'hFE01;
  LUT4 n18909_s6 (
    .F(n18909_11),
    .I0(DBusCachedPlugin_exceptionBus_valid),
    .I1(execute_to_memory_BRANCH_CALC[1]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_BRANCH_DO) 
);
defparam n18909_s6.INIT=16'h1555;
  LUT4 _zz_execute_SHIFT_RIGHT_1_30_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_30_6),
    .I0(_zz_execute_SRC2_4[1]),
    .I1(_zz_execute_SRC2_4[2]),
    .I2(_zz_execute_SRC2_4[4]),
    .I3(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_30_s2.INIT=16'h0001;
  LUT4 IBusCachedPlugin_fetchPc_pc_29_s11 (
    .F(IBusCachedPlugin_fetchPc_pc_29_17),
    .I0(IBusCachedPlugin_fetchPc_pc_31_24),
    .I1(memory_arbitration_isValid),
    .I2(execute_to_memory_BRANCH_DO),
    .I3(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s11.INIT=16'h002A;
  LUT4 IBusCachedPlugin_fetchPc_pc_29_s12 (
    .F(IBusCachedPlugin_fetchPc_pc_29_19),
    .I0(memory_arbitration_isValid),
    .I1(execute_to_memory_BRANCH_DO),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18),
    .I3(IBusCachedPlugin_fetchPc_pc_31_24) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s12.INIT=16'hF800;
  LUT4 when_IBusCachedPlugin_l256_s4 (
    .F(when_IBusCachedPlugin_l256_11),
    .I0(decodeStage_hit_valid),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I2(lineLoader_valid),
    .I3(lineLoader_write_tag_0_valid_5) 
);
defparam when_IBusCachedPlugin_l256_s4.INIT=16'h44F4;
  DFFRE IBusCachedPlugin_fetchPc_pcReg_31_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[31]),
    .D(IBusCachedPlugin_fetchPc_pc[31]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_30_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[30]),
    .D(IBusCachedPlugin_fetchPc_pc[30]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_29_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[29]),
    .D(IBusCachedPlugin_fetchPc_pc[29]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_28_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[28]),
    .D(IBusCachedPlugin_fetchPc_pc[28]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_27_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[27]),
    .D(IBusCachedPlugin_fetchPc_pc[27]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_26_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[26]),
    .D(IBusCachedPlugin_fetchPc_pc[26]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_25_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[25]),
    .D(IBusCachedPlugin_fetchPc_pc[25]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_24_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[24]),
    .D(IBusCachedPlugin_fetchPc_pc[24]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_23_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[23]),
    .D(IBusCachedPlugin_fetchPc_pc[23]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_22_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[22]),
    .D(IBusCachedPlugin_fetchPc_pc[22]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_21_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[21]),
    .D(IBusCachedPlugin_fetchPc_pc[21]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_20_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[20]),
    .D(IBusCachedPlugin_fetchPc_pc[20]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_19_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[19]),
    .D(IBusCachedPlugin_fetchPc_pc[19]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_18_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[18]),
    .D(IBusCachedPlugin_fetchPc_pc[18]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_17_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[17]),
    .D(IBusCachedPlugin_fetchPc_pc[17]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_16_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[16]),
    .D(IBusCachedPlugin_fetchPc_pc[16]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_15_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[15]),
    .D(IBusCachedPlugin_fetchPc_pc[15]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_14_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[14]),
    .D(IBusCachedPlugin_fetchPc_pc[14]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_13_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[13]),
    .D(IBusCachedPlugin_fetchPc_pc[13]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_12_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[12]),
    .D(IBusCachedPlugin_fetchPc_pc[12]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_11_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[11]),
    .D(IBusCachedPlugin_fetchPc_pc[11]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_10_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[10]),
    .D(IBusCachedPlugin_fetchPc_pc[10]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_9_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[9]),
    .D(IBusCachedPlugin_fetchPc_pc[9]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_8_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[8]),
    .D(IBusCachedPlugin_fetchPc_pc[8]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_7_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[7]),
    .D(IBusCachedPlugin_fetchPc_pc[7]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_6_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[6]),
    .D(IBusCachedPlugin_fetchPc_pc[6]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_5_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[5]),
    .D(IBusCachedPlugin_fetchPc_pc[5]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_4_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[4]),
    .D(IBusCachedPlugin_fetchPc_pc[4]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_3_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[3]),
    .D(IBusCachedPlugin_fetchPc_pc[3]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_2_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[2]),
    .D(IBusCachedPlugin_fetchPc_pc[2]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_booted_s0 (
    .Q(IBusCachedPlugin_fetchPc_booted),
    .D(n18009_7),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFSE toplevel_dataCache_1_io_mem_cmd_rValidN_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rValidN),
    .D(GND),
    .CLK(main_crg_clkout0),
    .SET(n24516_3),
    .CE(dataCache_1_io_mem_cmd_valid) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid_s0 (
    .Q(main_basesoc_dbus_stb),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_valid),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFSE _zz_10_s0 (
    .Q(_zz_10),
    .D(main_basesoc_reset),
    .CLK(main_crg_clkout0),
    .SET(sys_rst),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_valid_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_valid),
    .D(HazardSimplePlugin_writeBackWrites_valid),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mie_MEIE_s0 (
    .Q(CsrPlugin_mie_MEIE),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24471_3) 
);
  DFFRE CsrPlugin_mie_MTIE_s0 (
    .Q(CsrPlugin_mie_MTIE),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24471_3) 
);
  DFFRE CsrPlugin_mie_MSIE_s0 (
    .Q(CsrPlugin_mie_MSIE),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24471_3) 
);
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_s0 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode),
    .D(CsrPlugin_exceptionPortCtrl_exceptionValids_decode),
    .CLK(main_crg_clkout0),
    .RESET(n18221_4),
    .CE(VCC) 
);
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_s0 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute),
    .D(n17810_3),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_s0 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory),
    .D(n17813_3),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_s0 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack),
    .D(n17815_4),
    .CLK(main_crg_clkout0),
    .RESET(n24521_3),
    .CE(VCC) 
);
  DFFRE CsrPlugin_interrupt_valid_s0 (
    .Q(CsrPlugin_interrupt_valid),
    .D(n24444_3),
    .CLK(main_crg_clkout0),
    .RESET(n18225_4),
    .CE(VCC) 
);
  DFFRE CsrPlugin_pipelineLiberator_pcValids_0_s0 (
    .Q(CsrPlugin_pipelineLiberator_pcValids_0),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n24524_3),
    .CE(CsrPlugin_pipelineLiberator_pcValids_0_9) 
);
  DFFRE CsrPlugin_pipelineLiberator_pcValids_1_s0 (
    .Q(CsrPlugin_pipelineLiberator_pcValids_1),
    .D(CsrPlugin_pipelineLiberator_pcValids_0),
    .CLK(main_crg_clkout0),
    .RESET(n24524_3),
    .CE(CsrPlugin_pipelineLiberator_pcValids_1_8) 
);
  DFFRE CsrPlugin_pipelineLiberator_pcValids_2_s0 (
    .Q(CsrPlugin_pipelineLiberator_pcValids_2),
    .D(CsrPlugin_pipelineLiberator_pcValids_1),
    .CLK(main_crg_clkout0),
    .RESET(n24524_3),
    .CE(CsrPlugin_pipelineLiberator_pcValids_2_8) 
);
  DFFRE CsrPlugin_hadException_s0 (
    .Q(CsrPlugin_hadException),
    .D(CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(VCC) 
);
  DFFRE memory_DivPlugin_div_counter_value_5_s0 (
    .Q(memory_DivPlugin_div_counter_value[5]),
    .D(n16064_1),
    .CLK(main_crg_clkout0),
    .RESET(n24913_3),
    .CE(VCC) 
);
  DFFRE memory_DivPlugin_div_counter_value_4_s0 (
    .Q(memory_DivPlugin_div_counter_value[4]),
    .D(n16065_1),
    .CLK(main_crg_clkout0),
    .RESET(n24913_3),
    .CE(VCC) 
);
  DFFRE memory_DivPlugin_div_counter_value_3_s0 (
    .Q(memory_DivPlugin_div_counter_value[3]),
    .D(n16066_1),
    .CLK(main_crg_clkout0),
    .RESET(n24913_3),
    .CE(VCC) 
);
  DFFRE memory_DivPlugin_div_counter_value_2_s0 (
    .Q(memory_DivPlugin_div_counter_value[2]),
    .D(n16067_1),
    .CLK(main_crg_clkout0),
    .RESET(n24913_3),
    .CE(VCC) 
);
  DFFRE memory_DivPlugin_div_counter_value_1_s0 (
    .Q(memory_DivPlugin_div_counter_value[1]),
    .D(n16068_1),
    .CLK(main_crg_clkout0),
    .RESET(n24913_3),
    .CE(VCC) 
);
  DFFRE memory_DivPlugin_div_counter_value_0_s0 (
    .Q(memory_DivPlugin_div_counter_value[0]),
    .D(n16069_1),
    .CLK(main_crg_clkout0),
    .RESET(n24913_3),
    .CE(VCC) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_31_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[31]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_30_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[30]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[30]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_29_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[29]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[29]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_28_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[28]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[28]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_27_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[27]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[27]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_26_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[26]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[26]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_25_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[25]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[25]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_24_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[24]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[24]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_23_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[23]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[23]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_22_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[22]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[22]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_21_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[21]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[21]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_20_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[20]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[20]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_19_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[19]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[19]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_18_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[18]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[18]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_17_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[17]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[17]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_16_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[16]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[16]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_15_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[15]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[15]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_14_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[14]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[14]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_13_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[13]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[13]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_12_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[12]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_11_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[11]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_10_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[10]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[10]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_9_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[9]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_8_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[8]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_7_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[7]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_6_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[6]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[6]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_5_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[5]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_4_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[4]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[4]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_3_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[3]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_2_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[2]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_1_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[1]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24474_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_0_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[0]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[0]),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24474_3) 
);
  DFFRE _zz_iBusWishbone_ADR_2_s0 (
    .Q(main_basesoc_ibus_adr[2]),
    .D(n17952_4),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24506_5) 
);
  DFFRE _zz_iBusWishbone_ADR_1_s0 (
    .Q(main_basesoc_ibus_adr[1]),
    .D(n17953_4),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(n24506_5) 
);
  DFFRE _zz_iBus_rsp_valid_s0 (
    .Q(_zz_iBus_rsp_valid),
    .D(n24506_5),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(VCC) 
);
  DFFRE _zz_dBusWishbone_ADR_2_s0 (
    .Q(_zz_dBusWishbone_ADR[2]),
    .D(n17967_6),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(_zz_dBus_cmd_ready) 
);
  DFFRE _zz_dBusWishbone_ADR_1_s0 (
    .Q(_zz_dBusWishbone_ADR[1]),
    .D(n17968_6),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(_zz_dBus_cmd_ready) 
);
  DFFRE _zz_dBusWishbone_ADR_0_s0 (
    .Q(_zz_dBusWishbone_ADR[0]),
    .D(n17969_10),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(_zz_dBus_cmd_ready) 
);
  DFFRE _zz_dBus_rsp_valid_s0 (
    .Q(_zz_dBus_rsp_valid),
    .D(n17975_5),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(VCC) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_31_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31]),
    .D(IBusCachedPlugin_fetchPc_pcReg[31]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_30_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[30]),
    .D(IBusCachedPlugin_fetchPc_pcReg[30]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_29_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[29]),
    .D(IBusCachedPlugin_fetchPc_pcReg[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_28_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[28]),
    .D(IBusCachedPlugin_fetchPc_pcReg[28]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_27_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[27]),
    .D(IBusCachedPlugin_fetchPc_pcReg[27]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_26_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[26]),
    .D(IBusCachedPlugin_fetchPc_pcReg[26]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_25_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[25]),
    .D(IBusCachedPlugin_fetchPc_pcReg[25]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_24_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[24]),
    .D(IBusCachedPlugin_fetchPc_pcReg[24]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_23_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[23]),
    .D(IBusCachedPlugin_fetchPc_pcReg[23]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_22_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[22]),
    .D(IBusCachedPlugin_fetchPc_pcReg[22]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_21_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[21]),
    .D(IBusCachedPlugin_fetchPc_pcReg[21]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_20_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[20]),
    .D(IBusCachedPlugin_fetchPc_pcReg[20]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_19_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[19]),
    .D(IBusCachedPlugin_fetchPc_pcReg[19]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_18_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[18]),
    .D(IBusCachedPlugin_fetchPc_pcReg[18]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[17]),
    .D(IBusCachedPlugin_fetchPc_pcReg[17]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_16_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[16]),
    .D(IBusCachedPlugin_fetchPc_pcReg[16]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_15_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[15]),
    .D(IBusCachedPlugin_fetchPc_pcReg[15]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_14_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[14]),
    .D(IBusCachedPlugin_fetchPc_pcReg[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_13_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[13]),
    .D(IBusCachedPlugin_fetchPc_pcReg[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_12_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[12]),
    .D(IBusCachedPlugin_fetchPc_pcReg[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_11_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[11]),
    .D(IBusCachedPlugin_fetchPc_pcReg[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_10_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[10]),
    .D(IBusCachedPlugin_fetchPc_pcReg[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_9_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[9]),
    .D(IBusCachedPlugin_fetchPc_pcReg[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_8_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[8]),
    .D(IBusCachedPlugin_fetchPc_pcReg[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_7_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[7]),
    .D(IBusCachedPlugin_fetchPc_pcReg[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_6_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[6]),
    .D(IBusCachedPlugin_fetchPc_pcReg[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_5_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[5]),
    .D(IBusCachedPlugin_fetchPc_pcReg[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_4_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[4]),
    .D(IBusCachedPlugin_fetchPc_pcReg[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_3_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[3]),
    .D(IBusCachedPlugin_fetchPc_pcReg[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_2_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[2]),
    .D(IBusCachedPlugin_fetchPc_pcReg[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_wr_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_wr),
    .D(stageB_request_wr),
    .CLK(main_crg_clkout0),
    .RESET(io_mem_cmd_payload_address_4_5),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_31_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[31]),
    .D(dataCache_1_io_mem_cmd_payload_address[31]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_30_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[30]),
    .D(dataCache_1_io_mem_cmd_payload_address[30]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_29_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[29]),
    .D(dataCache_1_io_mem_cmd_payload_address[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_28_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[28]),
    .D(dataCache_1_io_mem_cmd_payload_address[28]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_27_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[27]),
    .D(dataCache_1_io_mem_cmd_payload_address[27]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_26_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[26]),
    .D(dataCache_1_io_mem_cmd_payload_address[26]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_25_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[25]),
    .D(dataCache_1_io_mem_cmd_payload_address[25]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_24_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[24]),
    .D(dataCache_1_io_mem_cmd_payload_address[24]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_23_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[23]),
    .D(dataCache_1_io_mem_cmd_payload_address[23]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_22_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[22]),
    .D(dataCache_1_io_mem_cmd_payload_address[22]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_21_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[21]),
    .D(dataCache_1_io_mem_cmd_payload_address[21]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_20_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[20]),
    .D(dataCache_1_io_mem_cmd_payload_address[20]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_19_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[19]),
    .D(dataCache_1_io_mem_cmd_payload_address[19]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_18_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[18]),
    .D(dataCache_1_io_mem_cmd_payload_address[18]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_17_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[17]),
    .D(dataCache_1_io_mem_cmd_payload_address[17]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_16_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[16]),
    .D(dataCache_1_io_mem_cmd_payload_address[16]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_15_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[15]),
    .D(dataCache_1_io_mem_cmd_payload_address[15]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_14_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[14]),
    .D(dataCache_1_io_mem_cmd_payload_address[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_13_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[13]),
    .D(dataCache_1_io_mem_cmd_payload_address[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_12_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[12]),
    .D(dataCache_1_io_mem_cmd_payload_address[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_11_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[11]),
    .D(dataCache_1_io_mem_cmd_payload_address[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_10_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[10]),
    .D(dataCache_1_io_mem_cmd_payload_address[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_9_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[9]),
    .D(dataCache_1_io_mem_cmd_payload_address[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_8_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[8]),
    .D(dataCache_1_io_mem_cmd_payload_address[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_7_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[7]),
    .D(dataCache_1_io_mem_cmd_payload_address[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_6_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[6]),
    .D(dataCache_1_io_mem_cmd_payload_address[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_5_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[5]),
    .D(dataCache_1_io_mem_cmd_payload_address[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_4_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[4]),
    .D(stageB_mmuRsp_physicalAddress[4]),
    .CLK(main_crg_clkout0),
    .RESET(io_mem_cmd_payload_address_4_5),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_3_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[3]),
    .D(stageB_mmuRsp_physicalAddress[3]),
    .CLK(main_crg_clkout0),
    .RESET(io_mem_cmd_payload_address_4_5),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_2_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[2]),
    .D(stageB_mmuRsp_physicalAddress[2]),
    .CLK(main_crg_clkout0),
    .RESET(io_mem_cmd_payload_address_4_5),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_31_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[31]),
    .D(dataCache_1_io_mem_cmd_payload_data[31]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_30_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[30]),
    .D(dataCache_1_io_mem_cmd_payload_data[30]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_29_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[29]),
    .D(dataCache_1_io_mem_cmd_payload_data[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_28_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[28]),
    .D(dataCache_1_io_mem_cmd_payload_data[28]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_27_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[27]),
    .D(dataCache_1_io_mem_cmd_payload_data[27]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_26_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[26]),
    .D(dataCache_1_io_mem_cmd_payload_data[26]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_25_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[25]),
    .D(dataCache_1_io_mem_cmd_payload_data[25]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_24_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[24]),
    .D(dataCache_1_io_mem_cmd_payload_data[24]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_23_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[23]),
    .D(dataCache_1_io_mem_cmd_payload_data[23]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_22_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[22]),
    .D(dataCache_1_io_mem_cmd_payload_data[22]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_21_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[21]),
    .D(dataCache_1_io_mem_cmd_payload_data[21]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_20_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[20]),
    .D(dataCache_1_io_mem_cmd_payload_data[20]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_19_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[19]),
    .D(dataCache_1_io_mem_cmd_payload_data[19]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_18_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[18]),
    .D(dataCache_1_io_mem_cmd_payload_data[18]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_17_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[17]),
    .D(dataCache_1_io_mem_cmd_payload_data[17]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_16_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[16]),
    .D(dataCache_1_io_mem_cmd_payload_data[16]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_15_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[15]),
    .D(dataCache_1_io_mem_cmd_payload_data[15]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_14_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[14]),
    .D(dataCache_1_io_mem_cmd_payload_data[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_13_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[13]),
    .D(dataCache_1_io_mem_cmd_payload_data[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_12_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[12]),
    .D(dataCache_1_io_mem_cmd_payload_data[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_11_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[11]),
    .D(dataCache_1_io_mem_cmd_payload_data[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_10_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[10]),
    .D(dataCache_1_io_mem_cmd_payload_data[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_9_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[9]),
    .D(dataCache_1_io_mem_cmd_payload_data[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_8_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[8]),
    .D(dataCache_1_io_mem_cmd_payload_data[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_7_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[7]),
    .D(dataCache_1_io_mem_cmd_payload_data[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_6_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[6]),
    .D(dataCache_1_io_mem_cmd_payload_data[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_5_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[5]),
    .D(dataCache_1_io_mem_cmd_payload_data[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_4_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[4]),
    .D(dataCache_1_io_mem_cmd_payload_data[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_3_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[3]),
    .D(dataCache_1_io_mem_cmd_payload_data[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_2_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[2]),
    .D(dataCache_1_io_mem_cmd_payload_data[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_1_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[1]),
    .D(dataCache_1_io_mem_cmd_payload_data[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_0_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[0]),
    .D(dataCache_1_io_mem_cmd_payload_data[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_mask_3_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_mask[3]),
    .D(dataCache_1_io_mem_cmd_payload_mask[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_mask_2_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_mask[2]),
    .D(dataCache_1_io_mem_cmd_payload_mask[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_mask_1_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_mask[1]),
    .D(dataCache_1_io_mem_cmd_payload_mask[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_mask_0_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_mask[0]),
    .D(dataCache_1_io_mem_cmd_payload_mask[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_size_2_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_size[2]),
    .D(n1546_5),
    .CLK(main_crg_clkout0),
    .RESET(io_mem_cmd_payload_size_2_7),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_size_1_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_size[1]),
    .D(stageB_request_size[1]),
    .CLK(main_crg_clkout0),
    .RESET(io_mem_cmd_payload_address_4_5),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFSE toplevel_dataCache_1_io_mem_cmd_rData_size_0_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_size[0]),
    .D(stageB_request_size[0]),
    .CLK(main_crg_clkout0),
    .SET(io_mem_cmd_payload_address_4_5),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr_s0 (
    .Q(main_basesoc_dbus_we),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_wr),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_31_s0 (
    .Q(main_basesoc_dbus_adr[29]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[31]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_30_s0 (
    .Q(main_basesoc_dbus_adr[28]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[30]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_29_s0 (
    .Q(main_basesoc_dbus_adr[27]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_28_s0 (
    .Q(main_basesoc_dbus_adr[26]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[28]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_27_s0 (
    .Q(main_basesoc_dbus_adr[25]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[27]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_26_s0 (
    .Q(main_basesoc_dbus_adr[24]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[26]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_25_s0 (
    .Q(main_basesoc_dbus_adr[23]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[25]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_24_s0 (
    .Q(main_basesoc_dbus_adr[22]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[24]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_23_s0 (
    .Q(main_basesoc_dbus_adr[21]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[23]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_22_s0 (
    .Q(main_basesoc_dbus_adr[20]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[22]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_21_s0 (
    .Q(main_basesoc_dbus_adr[19]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[21]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_20_s0 (
    .Q(main_basesoc_dbus_adr[18]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[20]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_19_s0 (
    .Q(main_basesoc_dbus_adr[17]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[19]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_18_s0 (
    .Q(main_basesoc_dbus_adr[16]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[18]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_17_s0 (
    .Q(main_basesoc_dbus_adr[15]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[17]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_16_s0 (
    .Q(main_basesoc_dbus_adr[14]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[16]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_15_s0 (
    .Q(main_basesoc_dbus_adr[13]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[15]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_14_s0 (
    .Q(main_basesoc_dbus_adr[12]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_13_s0 (
    .Q(main_basesoc_dbus_adr[11]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_12_s0 (
    .Q(main_basesoc_dbus_adr[10]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_11_s0 (
    .Q(main_basesoc_dbus_adr[9]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_10_s0 (
    .Q(main_basesoc_dbus_adr[8]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_9_s0 (
    .Q(main_basesoc_dbus_adr[7]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_8_s0 (
    .Q(main_basesoc_dbus_adr[6]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_7_s0 (
    .Q(main_basesoc_dbus_adr[5]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_6_s0 (
    .Q(main_basesoc_dbus_adr[4]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_5_s0 (
    .Q(main_basesoc_dbus_adr[3]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_4_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[4]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_3_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[3]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_2_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[2]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_31_s0 (
    .Q(main_basesoc_dbus_dat_w[31]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[31]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_30_s0 (
    .Q(main_basesoc_dbus_dat_w[30]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[30]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_29_s0 (
    .Q(main_basesoc_dbus_dat_w[29]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_28_s0 (
    .Q(main_basesoc_dbus_dat_w[28]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[28]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_27_s0 (
    .Q(main_basesoc_dbus_dat_w[27]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[27]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_26_s0 (
    .Q(main_basesoc_dbus_dat_w[26]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[26]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_25_s0 (
    .Q(main_basesoc_dbus_dat_w[25]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[25]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_24_s0 (
    .Q(main_basesoc_dbus_dat_w[24]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[24]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_23_s0 (
    .Q(main_basesoc_dbus_dat_w[23]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[23]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_22_s0 (
    .Q(main_basesoc_dbus_dat_w[22]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[22]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_21_s0 (
    .Q(main_basesoc_dbus_dat_w[21]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[21]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_20_s0 (
    .Q(main_basesoc_dbus_dat_w[20]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[20]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_19_s0 (
    .Q(main_basesoc_dbus_dat_w[19]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[19]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_18_s0 (
    .Q(main_basesoc_dbus_dat_w[18]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[18]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_17_s0 (
    .Q(main_basesoc_dbus_dat_w[17]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[17]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_16_s0 (
    .Q(main_basesoc_dbus_dat_w[16]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[16]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_15_s0 (
    .Q(main_basesoc_dbus_dat_w[15]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[15]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_14_s0 (
    .Q(main_basesoc_dbus_dat_w[14]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_13_s0 (
    .Q(main_basesoc_dbus_dat_w[13]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_12_s0 (
    .Q(main_basesoc_dbus_dat_w[12]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_11_s0 (
    .Q(main_basesoc_dbus_dat_w[11]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_10_s0 (
    .Q(main_basesoc_dbus_dat_w[10]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_9_s0 (
    .Q(main_basesoc_dbus_dat_w[9]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_8_s0 (
    .Q(main_basesoc_dbus_dat_w[8]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_7_s0 (
    .Q(main_basesoc_dbus_dat_w[7]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_6_s0 (
    .Q(main_basesoc_dbus_dat_w[6]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_5_s0 (
    .Q(main_basesoc_dbus_dat_w[5]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_4_s0 (
    .Q(main_basesoc_dbus_dat_w[4]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_3_s0 (
    .Q(main_basesoc_dbus_dat_w[3]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_2_s0 (
    .Q(main_basesoc_dbus_dat_w[2]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_1_s0 (
    .Q(main_basesoc_dbus_dat_w[1]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_0_s0 (
    .Q(main_basesoc_dbus_dat_w[0]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask_3_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[3]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask_2_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[2]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask_1_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[1]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask_0_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[0]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_2_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[2]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_1_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[1]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_0_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[0]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_address_4_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_address[4]),
    .D(memory_to_writeBack_INSTRUCTION[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_address_3_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_address[3]),
    .D(memory_to_writeBack_INSTRUCTION[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_address_2_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_address[2]),
    .D(memory_to_writeBack_INSTRUCTION[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_address_1_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_address[1]),
    .D(memory_to_writeBack_INSTRUCTION[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_address_0_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_address[0]),
    .D(memory_to_writeBack_INSTRUCTION[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_31_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[31]),
    .D(_zz_decode_RS2_2[31]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_30_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[30]),
    .D(_zz_decode_RS2_2[30]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_29_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[29]),
    .D(_zz_decode_RS2_2[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_28_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[28]),
    .D(_zz_decode_RS2_2[28]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_27_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[27]),
    .D(_zz_decode_RS2_2[27]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_26_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[26]),
    .D(_zz_decode_RS2_2[26]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_25_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[25]),
    .D(_zz_decode_RS2_2[25]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_24_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[24]),
    .D(_zz_decode_RS2_2[24]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_23_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[23]),
    .D(_zz_decode_RS2_2[23]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_22_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[22]),
    .D(_zz_decode_RS2_2[22]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_21_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[21]),
    .D(_zz_decode_RS2_2[21]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_20_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[20]),
    .D(_zz_decode_RS2_2[20]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_19_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[19]),
    .D(_zz_decode_RS2_2[19]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_18_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[18]),
    .D(_zz_decode_RS2_2[18]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_17_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[17]),
    .D(_zz_decode_RS2_2[17]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_16_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[16]),
    .D(_zz_decode_RS2_2[16]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_15_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[15]),
    .D(_zz_decode_RS2_2[15]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_14_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[14]),
    .D(_zz_decode_RS2_2[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_13_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[13]),
    .D(_zz_decode_RS2_2[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_12_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[12]),
    .D(_zz_decode_RS2_2[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_11_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[11]),
    .D(_zz_decode_RS2_2[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_10_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[10]),
    .D(_zz_decode_RS2_2[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_9_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[9]),
    .D(_zz_decode_RS2_2[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_8_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[8]),
    .D(_zz_decode_RS2_2[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_7_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[7]),
    .D(_zz_decode_RS2_2[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_6_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[6]),
    .D(_zz_decode_RS2_2[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_5_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[5]),
    .D(_zz_decode_RS2_2[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_4_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[4]),
    .D(_zz_decode_RS2_2[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_3_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[3]),
    .D(_zz_decode_RS2_2[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_2_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[2]),
    .D(_zz_decode_RS2_2[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_1_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[1]),
    .D(_zz_decode_RS2_2[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_0_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[0]),
    .D(_zz_decode_RS2_2[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFSE CsrPlugin_mip_MEIP_s0 (
    .Q(CsrPlugin_mip_MEIP),
    .D(_zz_externalInterrupt[1]),
    .CLK(main_crg_clkout0),
    .SET(_zz_externalInterrupt[0]),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mip_MSIP_s0 (
    .Q(CsrPlugin_mip_MSIP),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .CLK(main_crg_clkout0),
    .RESET(n20653_4),
    .CE(VCC) 
);
  DFFSE CsrPlugin_interrupt_code_3_s0 (
    .Q(CsrPlugin_interrupt_code[3]),
    .D(GND),
    .CLK(main_crg_clkout0),
    .SET(n18959_4),
    .CE(CsrPlugin_interrupt_code_3_6) 
);
  DFFRE CsrPlugin_mcause_exceptionCode_3_s0 (
    .Q(CsrPlugin_mcause_exceptionCode[3]),
    .D(CsrPlugin_trapCause[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_CsrPlugin_l1390) 
);
  DFFRE CsrPlugin_mtval_31_s0 (
    .Q(CsrPlugin_mtval[31]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_30_s0 (
    .Q(CsrPlugin_mtval[30]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_29_s0 (
    .Q(CsrPlugin_mtval[29]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_28_s0 (
    .Q(CsrPlugin_mtval[28]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_27_s0 (
    .Q(CsrPlugin_mtval[27]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_26_s0 (
    .Q(CsrPlugin_mtval[26]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_25_s0 (
    .Q(CsrPlugin_mtval[25]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_24_s0 (
    .Q(CsrPlugin_mtval[24]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_23_s0 (
    .Q(CsrPlugin_mtval[23]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_22_s0 (
    .Q(CsrPlugin_mtval[22]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_21_s0 (
    .Q(CsrPlugin_mtval[21]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_20_s0 (
    .Q(CsrPlugin_mtval[20]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_19_s0 (
    .Q(CsrPlugin_mtval[19]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_18_s0 (
    .Q(CsrPlugin_mtval[18]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_17_s0 (
    .Q(CsrPlugin_mtval[17]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_16_s0 (
    .Q(CsrPlugin_mtval[16]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_15_s0 (
    .Q(CsrPlugin_mtval[15]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_14_s0 (
    .Q(CsrPlugin_mtval[14]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_13_s0 (
    .Q(CsrPlugin_mtval[13]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_12_s0 (
    .Q(CsrPlugin_mtval[12]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_11_s0 (
    .Q(CsrPlugin_mtval[11]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_10_s0 (
    .Q(CsrPlugin_mtval[10]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_9_s0 (
    .Q(CsrPlugin_mtval[9]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_8_s0 (
    .Q(CsrPlugin_mtval[8]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_7_s0 (
    .Q(CsrPlugin_mtval[7]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_6_s0 (
    .Q(CsrPlugin_mtval[6]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_5_s0 (
    .Q(CsrPlugin_mtval[5]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_4_s0 (
    .Q(CsrPlugin_mtval[4]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_3_s0 (
    .Q(CsrPlugin_mtval[3]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_2_s0 (
    .Q(CsrPlugin_mtval[2]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_1_s0 (
    .Q(CsrPlugin_mtval[1]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE CsrPlugin_mtval_0_s0 (
    .Q(CsrPlugin_mtval[0]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_hadException) 
);
  DFFRE memory_DivPlugin_div_done_s0 (
    .Q(memory_DivPlugin_div_done),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n19216_6),
    .CE(when_MulDivIterativePlugin_l126) 
);
  DFFRE memory_DivPlugin_accumulator_31_s0 (
    .Q(memory_DivPlugin_accumulator[31]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[31]),
    .CLK(main_crg_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_30_s0 (
    .Q(memory_DivPlugin_accumulator[30]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[30]),
    .CLK(main_crg_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_29_s0 (
    .Q(memory_DivPlugin_accumulator[29]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[29]),
    .CLK(main_crg_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_28_s0 (
    .Q(memory_DivPlugin_accumulator[28]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[28]),
    .CLK(main_crg_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_27_s0 (
    .Q(memory_DivPlugin_accumulator[27]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[27]),
    .CLK(main_crg_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_26_s0 (
    .Q(memory_DivPlugin_accumulator[26]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[26]),
    .CLK(main_crg_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_25_s0 (
    .Q(memory_DivPlugin_accumulator[25]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[25]),
    .CLK(main_crg_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_24_s0 (
    .Q(memory_DivPlugin_accumulator[24]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[24]),
    .CLK(main_crg_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_23_s0 (
    .Q(memory_DivPlugin_accumulator[23]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[23]),
    .CLK(main_crg_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_22_s0 (
    .Q(memory_DivPlugin_accumulator[22]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[22]),
    .CLK(main_crg_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_21_s0 (
    .Q(memory_DivPlugin_accumulator[21]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[21]),
    .CLK(main_crg_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_20_s0 (
    .Q(memory_DivPlugin_accumulator[20]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[20]),
    .CLK(main_crg_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_19_s0 (
    .Q(memory_DivPlugin_accumulator[19]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[19]),
    .CLK(main_crg_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_18_s0 (
    .Q(memory_DivPlugin_accumulator[18]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[18]),
    .CLK(main_crg_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_17_s0 (
    .Q(memory_DivPlugin_accumulator[17]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[17]),
    .CLK(main_crg_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_16_s0 (
    .Q(memory_DivPlugin_accumulator[16]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[16]),
    .CLK(main_crg_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_15_s0 (
    .Q(memory_DivPlugin_accumulator[15]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[15]),
    .CLK(main_crg_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_14_s0 (
    .Q(memory_DivPlugin_accumulator[14]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[14]),
    .CLK(main_crg_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_13_s0 (
    .Q(memory_DivPlugin_accumulator[13]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[13]),
    .CLK(main_crg_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_12_s0 (
    .Q(memory_DivPlugin_accumulator[12]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[12]),
    .CLK(main_crg_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_11_s0 (
    .Q(memory_DivPlugin_accumulator[11]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[11]),
    .CLK(main_crg_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_10_s0 (
    .Q(memory_DivPlugin_accumulator[10]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[10]),
    .CLK(main_crg_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_9_s0 (
    .Q(memory_DivPlugin_accumulator[9]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[9]),
    .CLK(main_crg_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_8_s0 (
    .Q(memory_DivPlugin_accumulator[8]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[8]),
    .CLK(main_crg_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_7_s0 (
    .Q(memory_DivPlugin_accumulator[7]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[7]),
    .CLK(main_crg_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_6_s0 (
    .Q(memory_DivPlugin_accumulator[6]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[6]),
    .CLK(main_crg_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_5_s0 (
    .Q(memory_DivPlugin_accumulator[5]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[5]),
    .CLK(main_crg_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_4_s0 (
    .Q(memory_DivPlugin_accumulator[4]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[4]),
    .CLK(main_crg_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_3_s0 (
    .Q(memory_DivPlugin_accumulator[3]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[3]),
    .CLK(main_crg_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_2_s0 (
    .Q(memory_DivPlugin_accumulator[2]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[2]),
    .CLK(main_crg_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_1_s0 (
    .Q(memory_DivPlugin_accumulator[1]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[1]),
    .CLK(main_crg_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_accumulator_0_s0 (
    .Q(memory_DivPlugin_accumulator[0]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[0]),
    .CLK(main_crg_clkout0),
    .RESET(n19216_6),
    .CE(n24749_4) 
);
  DFFRE memory_DivPlugin_div_result_31_s0 (
    .Q(memory_DivPlugin_div_result[31]),
    .D(_zz_memory_DivPlugin_div_result_3[31]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_30_s0 (
    .Q(memory_DivPlugin_div_result[30]),
    .D(_zz_memory_DivPlugin_div_result_3[30]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_29_s0 (
    .Q(memory_DivPlugin_div_result[29]),
    .D(_zz_memory_DivPlugin_div_result_3[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_28_s0 (
    .Q(memory_DivPlugin_div_result[28]),
    .D(_zz_memory_DivPlugin_div_result_3[28]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_27_s0 (
    .Q(memory_DivPlugin_div_result[27]),
    .D(_zz_memory_DivPlugin_div_result_3[27]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_26_s0 (
    .Q(memory_DivPlugin_div_result[26]),
    .D(_zz_memory_DivPlugin_div_result_3[26]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_25_s0 (
    .Q(memory_DivPlugin_div_result[25]),
    .D(_zz_memory_DivPlugin_div_result_3[25]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_24_s0 (
    .Q(memory_DivPlugin_div_result[24]),
    .D(_zz_memory_DivPlugin_div_result_3[24]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_23_s0 (
    .Q(memory_DivPlugin_div_result[23]),
    .D(_zz_memory_DivPlugin_div_result_3[23]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_22_s0 (
    .Q(memory_DivPlugin_div_result[22]),
    .D(_zz_memory_DivPlugin_div_result_3[22]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_21_s0 (
    .Q(memory_DivPlugin_div_result[21]),
    .D(_zz_memory_DivPlugin_div_result_3[21]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_20_s0 (
    .Q(memory_DivPlugin_div_result[20]),
    .D(_zz_memory_DivPlugin_div_result_3[20]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_19_s0 (
    .Q(memory_DivPlugin_div_result[19]),
    .D(_zz_memory_DivPlugin_div_result_3[19]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_18_s0 (
    .Q(memory_DivPlugin_div_result[18]),
    .D(_zz_memory_DivPlugin_div_result_3[18]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_17_s0 (
    .Q(memory_DivPlugin_div_result[17]),
    .D(_zz_memory_DivPlugin_div_result_3[17]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_16_s0 (
    .Q(memory_DivPlugin_div_result[16]),
    .D(_zz_memory_DivPlugin_div_result_3[16]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_15_s0 (
    .Q(memory_DivPlugin_div_result[15]),
    .D(_zz_memory_DivPlugin_div_result_3[15]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_14_s0 (
    .Q(memory_DivPlugin_div_result[14]),
    .D(_zz_memory_DivPlugin_div_result_3[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_13_s0 (
    .Q(memory_DivPlugin_div_result[13]),
    .D(_zz_memory_DivPlugin_div_result_3[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_12_s0 (
    .Q(memory_DivPlugin_div_result[12]),
    .D(_zz_memory_DivPlugin_div_result_3[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_11_s0 (
    .Q(memory_DivPlugin_div_result[11]),
    .D(_zz_memory_DivPlugin_div_result_3[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_10_s0 (
    .Q(memory_DivPlugin_div_result[10]),
    .D(_zz_memory_DivPlugin_div_result_3[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_9_s0 (
    .Q(memory_DivPlugin_div_result[9]),
    .D(_zz_memory_DivPlugin_div_result_3[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_8_s0 (
    .Q(memory_DivPlugin_div_result[8]),
    .D(_zz_memory_DivPlugin_div_result_3[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_7_s0 (
    .Q(memory_DivPlugin_div_result[7]),
    .D(_zz_memory_DivPlugin_div_result_3[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_6_s0 (
    .Q(memory_DivPlugin_div_result[6]),
    .D(_zz_memory_DivPlugin_div_result_3[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_5_s0 (
    .Q(memory_DivPlugin_div_result[5]),
    .D(_zz_memory_DivPlugin_div_result_3[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_4_s0 (
    .Q(memory_DivPlugin_div_result[4]),
    .D(_zz_memory_DivPlugin_div_result_3[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_3_s0 (
    .Q(memory_DivPlugin_div_result[3]),
    .D(_zz_memory_DivPlugin_div_result_3[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_2_s0 (
    .Q(memory_DivPlugin_div_result[2]),
    .D(_zz_memory_DivPlugin_div_result_3[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_1_s0 (
    .Q(memory_DivPlugin_div_result[1]),
    .D(_zz_memory_DivPlugin_div_result_3[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_div_result_0_s0 (
    .Q(memory_DivPlugin_div_result[0]),
    .D(_zz_memory_DivPlugin_div_result_3_0_8),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24813_5) 
);
  DFFRE memory_DivPlugin_rs2_31_s0 (
    .Q(memory_DivPlugin_rs2[31]),
    .D(n19606_5),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_30_s0 (
    .Q(memory_DivPlugin_rs2[30]),
    .D(n19607_7),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_29_s0 (
    .Q(memory_DivPlugin_rs2[29]),
    .D(n19608_7),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_28_s0 (
    .Q(memory_DivPlugin_rs2[28]),
    .D(n19609_7),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_27_s0 (
    .Q(memory_DivPlugin_rs2[27]),
    .D(n19610_10),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_26_s0 (
    .Q(memory_DivPlugin_rs2[26]),
    .D(n19611_7),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_25_s0 (
    .Q(memory_DivPlugin_rs2[25]),
    .D(n19612_7),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_24_s0 (
    .Q(memory_DivPlugin_rs2[24]),
    .D(n19613_10),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_23_s0 (
    .Q(memory_DivPlugin_rs2[23]),
    .D(n19614_7),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_22_s0 (
    .Q(memory_DivPlugin_rs2[22]),
    .D(n19615_7),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_21_s0 (
    .Q(memory_DivPlugin_rs2[21]),
    .D(n19616_13),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_20_s0 (
    .Q(memory_DivPlugin_rs2[20]),
    .D(n19617_7),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_19_s0 (
    .Q(memory_DivPlugin_rs2[19]),
    .D(n19618_7),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_18_s0 (
    .Q(memory_DivPlugin_rs2[18]),
    .D(n19619_11),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_17_s0 (
    .Q(memory_DivPlugin_rs2[17]),
    .D(n19620_7),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_16_s0 (
    .Q(memory_DivPlugin_rs2[16]),
    .D(n19621_7),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_15_s0 (
    .Q(memory_DivPlugin_rs2[15]),
    .D(n19622_7),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_14_s0 (
    .Q(memory_DivPlugin_rs2[14]),
    .D(n19623_7),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_13_s0 (
    .Q(memory_DivPlugin_rs2[13]),
    .D(n19624_7),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_12_s0 (
    .Q(memory_DivPlugin_rs2[12]),
    .D(n19625_10),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_11_s0 (
    .Q(memory_DivPlugin_rs2[11]),
    .D(n19626_7),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_10_s0 (
    .Q(memory_DivPlugin_rs2[10]),
    .D(n19627_10),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_9_s0 (
    .Q(memory_DivPlugin_rs2[9]),
    .D(n19628_10),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_8_s0 (
    .Q(memory_DivPlugin_rs2[8]),
    .D(n19629_10),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_7_s0 (
    .Q(memory_DivPlugin_rs2[7]),
    .D(n19630_7),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_6_s0 (
    .Q(memory_DivPlugin_rs2[6]),
    .D(n19631_13),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_5_s0 (
    .Q(memory_DivPlugin_rs2[5]),
    .D(n19632_7),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_4_s0 (
    .Q(memory_DivPlugin_rs2[4]),
    .D(n19633_7),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_3_s0 (
    .Q(memory_DivPlugin_rs2[3]),
    .D(n19634_7),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_2_s0 (
    .Q(memory_DivPlugin_rs2[2]),
    .D(n19635_10),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_1_s0 (
    .Q(memory_DivPlugin_rs2[1]),
    .D(n19636_9),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_rs2_0_s0 (
    .Q(memory_DivPlugin_rs2[0]),
    .D(execute_RS2[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_DivPlugin_div_needRevert_s0 (
    .Q(memory_DivPlugin_div_needRevert),
    .D(n19646_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE externalInterruptArray_regNext_1_s0 (
    .Q(externalInterruptArray_regNext[1]),
    .D(main_basesoc_timer_enable_storage),
    .CLK(main_crg_clkout0),
    .RESET(externalInterruptArray_regNext_1_7),
    .CE(VCC) 
);
  DFFSE externalInterruptArray_regNext_0_s0 (
    .Q(externalInterruptArray_regNext[0]),
    .D(n1613_3),
    .CLK(main_crg_clkout0),
    .SET(n1612_3),
    .CE(VCC) 
);
  DFFRE decode_to_execute_PC_31_s0 (
    .Q(decode_to_execute_PC[31]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_30_s0 (
    .Q(decode_to_execute_PC[30]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[30]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_29_s0 (
    .Q(decode_to_execute_PC[29]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_28_s0 (
    .Q(decode_to_execute_PC[28]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[28]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_27_s0 (
    .Q(decode_to_execute_PC[27]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[27]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_26_s0 (
    .Q(decode_to_execute_PC[26]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[26]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_25_s0 (
    .Q(decode_to_execute_PC[25]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[25]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_24_s0 (
    .Q(decode_to_execute_PC[24]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[24]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_23_s0 (
    .Q(decode_to_execute_PC[23]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[23]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_22_s0 (
    .Q(decode_to_execute_PC[22]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[22]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_21_s0 (
    .Q(decode_to_execute_PC[21]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[21]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_20_s0 (
    .Q(decode_to_execute_PC[20]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[20]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_19_s0 (
    .Q(decode_to_execute_PC[19]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[19]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_18_s0 (
    .Q(decode_to_execute_PC[18]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[18]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_17_s0 (
    .Q(decode_to_execute_PC[17]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[17]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_16_s0 (
    .Q(decode_to_execute_PC[16]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[16]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_15_s0 (
    .Q(decode_to_execute_PC[15]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[15]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_14_s0 (
    .Q(decode_to_execute_PC[14]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_13_s0 (
    .Q(decode_to_execute_PC[13]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_12_s0 (
    .Q(decode_to_execute_PC[12]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_11_s0 (
    .Q(decode_to_execute_PC[11]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_10_s0 (
    .Q(decode_to_execute_PC[10]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_9_s0 (
    .Q(decode_to_execute_PC[9]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_8_s0 (
    .Q(decode_to_execute_PC[8]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_7_s0 (
    .Q(decode_to_execute_PC[7]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_6_s0 (
    .Q(decode_to_execute_PC[6]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_5_s0 (
    .Q(decode_to_execute_PC[5]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_4_s0 (
    .Q(decode_to_execute_PC[4]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_3_s0 (
    .Q(decode_to_execute_PC[3]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_2_s0 (
    .Q(decode_to_execute_PC[2]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_to_memory_PC_31_s0 (
    .Q(execute_to_memory_PC[31]),
    .D(decode_to_execute_PC[31]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_30_s0 (
    .Q(execute_to_memory_PC[30]),
    .D(decode_to_execute_PC[30]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_29_s0 (
    .Q(execute_to_memory_PC[29]),
    .D(decode_to_execute_PC[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_28_s0 (
    .Q(execute_to_memory_PC[28]),
    .D(decode_to_execute_PC[28]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_27_s0 (
    .Q(execute_to_memory_PC[27]),
    .D(decode_to_execute_PC[27]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_26_s0 (
    .Q(execute_to_memory_PC[26]),
    .D(decode_to_execute_PC[26]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_25_s0 (
    .Q(execute_to_memory_PC[25]),
    .D(decode_to_execute_PC[25]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_24_s0 (
    .Q(execute_to_memory_PC[24]),
    .D(decode_to_execute_PC[24]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_23_s0 (
    .Q(execute_to_memory_PC[23]),
    .D(decode_to_execute_PC[23]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_22_s0 (
    .Q(execute_to_memory_PC[22]),
    .D(decode_to_execute_PC[22]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_21_s0 (
    .Q(execute_to_memory_PC[21]),
    .D(decode_to_execute_PC[21]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_20_s0 (
    .Q(execute_to_memory_PC[20]),
    .D(decode_to_execute_PC[20]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_19_s0 (
    .Q(execute_to_memory_PC[19]),
    .D(decode_to_execute_PC[19]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_18_s0 (
    .Q(execute_to_memory_PC[18]),
    .D(decode_to_execute_PC[18]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_17_s0 (
    .Q(execute_to_memory_PC[17]),
    .D(decode_to_execute_PC[17]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_16_s0 (
    .Q(execute_to_memory_PC[16]),
    .D(decode_to_execute_PC[16]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_15_s0 (
    .Q(execute_to_memory_PC[15]),
    .D(decode_to_execute_PC[15]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_14_s0 (
    .Q(execute_to_memory_PC[14]),
    .D(decode_to_execute_PC[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_13_s0 (
    .Q(execute_to_memory_PC[13]),
    .D(decode_to_execute_PC[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_12_s0 (
    .Q(execute_to_memory_PC[12]),
    .D(decode_to_execute_PC[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_11_s0 (
    .Q(execute_to_memory_PC[11]),
    .D(decode_to_execute_PC[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_10_s0 (
    .Q(execute_to_memory_PC[10]),
    .D(decode_to_execute_PC[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_9_s0 (
    .Q(execute_to_memory_PC[9]),
    .D(decode_to_execute_PC[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_8_s0 (
    .Q(execute_to_memory_PC[8]),
    .D(decode_to_execute_PC[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_7_s0 (
    .Q(execute_to_memory_PC[7]),
    .D(decode_to_execute_PC[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_6_s0 (
    .Q(execute_to_memory_PC[6]),
    .D(decode_to_execute_PC[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_5_s0 (
    .Q(execute_to_memory_PC[5]),
    .D(decode_to_execute_PC[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_4_s0 (
    .Q(execute_to_memory_PC[4]),
    .D(decode_to_execute_PC[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_3_s0 (
    .Q(execute_to_memory_PC[3]),
    .D(decode_to_execute_PC[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_PC_2_s0 (
    .Q(execute_to_memory_PC[2]),
    .D(decode_to_execute_PC[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_to_writeBack_PC_31_s0 (
    .Q(memory_to_writeBack_PC[31]),
    .D(execute_to_memory_PC[31]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_30_s0 (
    .Q(memory_to_writeBack_PC[30]),
    .D(execute_to_memory_PC[30]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_29_s0 (
    .Q(memory_to_writeBack_PC[29]),
    .D(execute_to_memory_PC[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_28_s0 (
    .Q(memory_to_writeBack_PC[28]),
    .D(execute_to_memory_PC[28]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_27_s0 (
    .Q(memory_to_writeBack_PC[27]),
    .D(execute_to_memory_PC[27]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_26_s0 (
    .Q(memory_to_writeBack_PC[26]),
    .D(execute_to_memory_PC[26]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_25_s0 (
    .Q(memory_to_writeBack_PC[25]),
    .D(execute_to_memory_PC[25]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_24_s0 (
    .Q(memory_to_writeBack_PC[24]),
    .D(execute_to_memory_PC[24]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_23_s0 (
    .Q(memory_to_writeBack_PC[23]),
    .D(execute_to_memory_PC[23]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_22_s0 (
    .Q(memory_to_writeBack_PC[22]),
    .D(execute_to_memory_PC[22]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_21_s0 (
    .Q(memory_to_writeBack_PC[21]),
    .D(execute_to_memory_PC[21]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_20_s0 (
    .Q(memory_to_writeBack_PC[20]),
    .D(execute_to_memory_PC[20]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_19_s0 (
    .Q(memory_to_writeBack_PC[19]),
    .D(execute_to_memory_PC[19]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_18_s0 (
    .Q(memory_to_writeBack_PC[18]),
    .D(execute_to_memory_PC[18]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_17_s0 (
    .Q(memory_to_writeBack_PC[17]),
    .D(execute_to_memory_PC[17]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_16_s0 (
    .Q(memory_to_writeBack_PC[16]),
    .D(execute_to_memory_PC[16]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_15_s0 (
    .Q(memory_to_writeBack_PC[15]),
    .D(execute_to_memory_PC[15]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_14_s0 (
    .Q(memory_to_writeBack_PC[14]),
    .D(execute_to_memory_PC[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_13_s0 (
    .Q(memory_to_writeBack_PC[13]),
    .D(execute_to_memory_PC[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_12_s0 (
    .Q(memory_to_writeBack_PC[12]),
    .D(execute_to_memory_PC[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_11_s0 (
    .Q(memory_to_writeBack_PC[11]),
    .D(execute_to_memory_PC[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_10_s0 (
    .Q(memory_to_writeBack_PC[10]),
    .D(execute_to_memory_PC[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_9_s0 (
    .Q(memory_to_writeBack_PC[9]),
    .D(execute_to_memory_PC[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_8_s0 (
    .Q(memory_to_writeBack_PC[8]),
    .D(execute_to_memory_PC[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_7_s0 (
    .Q(memory_to_writeBack_PC[7]),
    .D(execute_to_memory_PC[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_6_s0 (
    .Q(memory_to_writeBack_PC[6]),
    .D(execute_to_memory_PC[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_5_s0 (
    .Q(memory_to_writeBack_PC[5]),
    .D(execute_to_memory_PC[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_4_s0 (
    .Q(memory_to_writeBack_PC[4]),
    .D(execute_to_memory_PC[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_3_s0 (
    .Q(memory_to_writeBack_PC[3]),
    .D(execute_to_memory_PC[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_2_s0 (
    .Q(memory_to_writeBack_PC[2]),
    .D(execute_to_memory_PC[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE decode_to_execute_INSTRUCTION_31_s0 (
    .Q(decode_to_execute_INSTRUCTION[31]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_30_s0 (
    .Q(decode_to_execute_INSTRUCTION[30]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_29_s0 (
    .Q(decode_to_execute_INSTRUCTION[29]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_28_s0 (
    .Q(decode_to_execute_INSTRUCTION[28]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_27_s0 (
    .Q(decode_to_execute_INSTRUCTION[27]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_26_s0 (
    .Q(decode_to_execute_INSTRUCTION[26]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_25_s0 (
    .Q(decode_to_execute_INSTRUCTION[25]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_24_s0 (
    .Q(decode_to_execute_INSTRUCTION[24]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_23_s0 (
    .Q(decode_to_execute_INSTRUCTION[23]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_22_s0 (
    .Q(decode_to_execute_INSTRUCTION[22]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_21_s0 (
    .Q(decode_to_execute_INSTRUCTION[21]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_20_s0 (
    .Q(decode_to_execute_INSTRUCTION[20]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_19_s0 (
    .Q(decode_to_execute_INSTRUCTION[19]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_18_s0 (
    .Q(decode_to_execute_INSTRUCTION[18]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_17_s0 (
    .Q(decode_to_execute_INSTRUCTION[17]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_16_s0 (
    .Q(decode_to_execute_INSTRUCTION[16]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_15_s0 (
    .Q(decode_to_execute_INSTRUCTION[15]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_14_s0 (
    .Q(decode_to_execute_INSTRUCTION[14]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_13_s0 (
    .Q(decode_to_execute_INSTRUCTION[13]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_12_s0 (
    .Q(decode_to_execute_INSTRUCTION[12]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_11_s0 (
    .Q(decode_to_execute_INSTRUCTION[11]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_10_s0 (
    .Q(decode_to_execute_INSTRUCTION[10]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_9_s0 (
    .Q(decode_to_execute_INSTRUCTION[9]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_8_s0 (
    .Q(decode_to_execute_INSTRUCTION[8]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_7_s0 (
    .Q(decode_to_execute_INSTRUCTION[7]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_6_s0 (
    .Q(decode_to_execute_INSTRUCTION[6]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_5_s0 (
    .Q(decode_to_execute_INSTRUCTION[5]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_4_s0 (
    .Q(decode_to_execute_INSTRUCTION[4]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_3_s0 (
    .Q(decode_to_execute_INSTRUCTION[3]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_2_s0 (
    .Q(decode_to_execute_INSTRUCTION[2]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_1_s0 (
    .Q(decode_to_execute_INSTRUCTION[1]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_0_s0 (
    .Q(decode_to_execute_INSTRUCTION[0]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_to_memory_INSTRUCTION_29_s0 (
    .Q(execute_to_memory_INSTRUCTION[29]),
    .D(decode_to_execute_INSTRUCTION[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_INSTRUCTION_28_s0 (
    .Q(execute_to_memory_INSTRUCTION[28]),
    .D(decode_to_execute_INSTRUCTION[28]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_INSTRUCTION_14_s0 (
    .Q(execute_to_memory_INSTRUCTION[14]),
    .D(decode_to_execute_INSTRUCTION[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_INSTRUCTION_13_s0 (
    .Q(execute_to_memory_INSTRUCTION[13]),
    .D(decode_to_execute_INSTRUCTION[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_INSTRUCTION_12_s0 (
    .Q(execute_to_memory_INSTRUCTION[12]),
    .D(decode_to_execute_INSTRUCTION[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_INSTRUCTION_11_s0 (
    .Q(execute_to_memory_INSTRUCTION[11]),
    .D(decode_to_execute_INSTRUCTION[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_INSTRUCTION_10_s0 (
    .Q(execute_to_memory_INSTRUCTION[10]),
    .D(decode_to_execute_INSTRUCTION[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_INSTRUCTION_9_s0 (
    .Q(execute_to_memory_INSTRUCTION[9]),
    .D(decode_to_execute_INSTRUCTION[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_INSTRUCTION_8_s0 (
    .Q(execute_to_memory_INSTRUCTION[8]),
    .D(decode_to_execute_INSTRUCTION[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_INSTRUCTION_7_s0 (
    .Q(execute_to_memory_INSTRUCTION[7]),
    .D(decode_to_execute_INSTRUCTION[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_to_writeBack_INSTRUCTION_29_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[29]),
    .D(execute_to_memory_INSTRUCTION[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_INSTRUCTION_28_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[28]),
    .D(execute_to_memory_INSTRUCTION[28]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_INSTRUCTION_14_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[14]),
    .D(execute_to_memory_INSTRUCTION[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_INSTRUCTION_11_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[11]),
    .D(execute_to_memory_INSTRUCTION[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_INSTRUCTION_10_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[10]),
    .D(execute_to_memory_INSTRUCTION[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_INSTRUCTION_9_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[9]),
    .D(execute_to_memory_INSTRUCTION[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_INSTRUCTION_8_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[8]),
    .D(execute_to_memory_INSTRUCTION[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_INSTRUCTION_7_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[7]),
    .D(execute_to_memory_INSTRUCTION[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE decode_to_execute_SRC1_CTRL_1_s0 (
    .Q(decode_to_execute_SRC1_CTRL[1]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_121[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_SRC1_CTRL_0_s0 (
    .Q(decode_to_execute_SRC1_CTRL[0]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_125),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_SRC_USE_SUB_LESS_s0 (
    .Q(decode_to_execute_SRC_USE_SUB_LESS),
    .D(_zz__zz_decode_IS_RS2_SIGNED_113[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_MEMORY_ENABLE_s0 (
    .Q(decode_to_execute_MEMORY_ENABLE),
    .D(_zz__zz_decode_IS_RS2_SIGNED_110),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_to_memory_MEMORY_ENABLE_s0 (
    .Q(execute_to_memory_MEMORY_ENABLE),
    .D(decode_to_execute_MEMORY_ENABLE),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_to_writeBack_MEMORY_ENABLE_s0 (
    .Q(memory_to_writeBack_MEMORY_ENABLE),
    .D(execute_to_memory_MEMORY_ENABLE),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE decode_to_execute_ALU_CTRL_1_s0 (
    .Q(decode_to_execute_ALU_CTRL[1]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_92[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_ALU_CTRL_0_s0 (
    .Q(decode_to_execute_ALU_CTRL[0]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_97),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_SRC2_CTRL_1_s0 (
    .Q(decode_to_execute_SRC2_CTRL[1]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_82[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_SRC2_CTRL_0_s0 (
    .Q(decode_to_execute_SRC2_CTRL[0]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_86),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_REGFILE_WRITE_VALID_s0 (
    .Q(decode_to_execute_REGFILE_WRITE_VALID),
    .D(_zz__zz_decode_IS_RS2_SIGNED_68[0]),
    .CLK(main_crg_clkout0),
    .RESET(decode_REGFILE_WRITE_VALID_9),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_VALID_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_VALID),
    .D(decode_to_execute_REGFILE_WRITE_VALID),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_VALID_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_VALID),
    .D(execute_to_memory_REGFILE_WRITE_VALID),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE decode_to_execute_BYPASSABLE_EXECUTE_STAGE_s0 (
    .Q(decode_to_execute_BYPASSABLE_EXECUTE_STAGE),
    .D(_zz__zz_decode_IS_RS2_SIGNED_55),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_BYPASSABLE_MEMORY_STAGE_s0 (
    .Q(decode_to_execute_BYPASSABLE_MEMORY_STAGE),
    .D(_zz__zz_decode_IS_RS2_SIGNED_42[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_to_memory_BYPASSABLE_MEMORY_STAGE_s0 (
    .Q(execute_to_memory_BYPASSABLE_MEMORY_STAGE),
    .D(decode_to_execute_BYPASSABLE_MEMORY_STAGE),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_WR_s0 (
    .Q(execute_to_memory_MEMORY_WR),
    .D(decode_to_execute_INSTRUCTION[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE decode_to_execute_MEMORY_MANAGMENT_s0 (
    .Q(decode_to_execute_MEMORY_MANAGMENT),
    .D(_zz__zz_decode_IS_RS2_SIGNED_31[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_SRC_LESS_UNSIGNED_s0 (
    .Q(decode_to_execute_SRC_LESS_UNSIGNED),
    .D(_zz__zz_decode_IS_RS2_SIGNED_28[17]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_ALU_BITWISE_CTRL_0_s0 (
    .Q(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .D(n20089_4),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_SHIFT_CTRL_1_s0 (
    .Q(decode_to_execute_SHIFT_CTRL[1]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_15),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_SHIFT_CTRL_0_s0 (
    .Q(decode_to_execute_SHIFT_CTRL[0]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_18[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_to_memory_SHIFT_CTRL_1_s0 (
    .Q(execute_to_memory_SHIFT_CTRL[1]),
    .D(decode_to_execute_SHIFT_CTRL[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_CTRL_0_s0 (
    .Q(execute_to_memory_SHIFT_CTRL[0]),
    .D(decode_to_execute_SHIFT_CTRL[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE decode_to_execute_BRANCH_CTRL_1_s0 (
    .Q(decode_to_execute_BRANCH_CTRL[1]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_9[24]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_BRANCH_CTRL_0_s0 (
    .Q(decode_to_execute_BRANCH_CTRL[0]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_13[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_IS_CSR_s0 (
    .Q(decode_to_execute_IS_CSR),
    .D(_zz__zz_decode_IS_RS2_SIGNED_6[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_ENV_CTRL_1_s0 (
    .Q(decode_to_execute_ENV_CTRL[1]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_3[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_ENV_CTRL_0_s0 (
    .Q(decode_to_execute_ENV_CTRL[0]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_4),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_to_memory_ENV_CTRL_1_s0 (
    .Q(execute_to_memory_ENV_CTRL[1]),
    .D(decode_to_execute_ENV_CTRL[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_ENV_CTRL_0_s0 (
    .Q(execute_to_memory_ENV_CTRL[0]),
    .D(decode_to_execute_ENV_CTRL[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_to_writeBack_ENV_CTRL_1_s0 (
    .Q(memory_to_writeBack_ENV_CTRL[1]),
    .D(execute_to_memory_ENV_CTRL[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_ENV_CTRL_0_s0 (
    .Q(memory_to_writeBack_ENV_CTRL[0]),
    .D(execute_to_memory_ENV_CTRL[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE decode_to_execute_IS_MUL_s0 (
    .Q(decode_to_execute_IS_MUL),
    .D(_zz__zz_decode_IS_RS2_SIGNED_2),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_to_memory_IS_MUL_s0 (
    .Q(execute_to_memory_IS_MUL),
    .D(decode_to_execute_IS_MUL),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_to_writeBack_IS_MUL_s0 (
    .Q(memory_to_writeBack_IS_MUL),
    .D(execute_to_memory_IS_MUL),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE decode_to_execute_IS_DIV_s0 (
    .Q(decode_to_execute_IS_DIV),
    .D(_zz_decode_IS_RS2_SIGNED[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_to_memory_IS_DIV_s0 (
    .Q(execute_to_memory_IS_DIV),
    .D(decode_to_execute_IS_DIV),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE decode_to_execute_IS_RS1_SIGNED_s0 (
    .Q(decode_to_execute_IS_RS1_SIGNED),
    .D(n20108_5),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_31_s0 (
    .Q(execute_RS1[31]),
    .D(decode_RS1[31]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_30_s0 (
    .Q(execute_RS1[30]),
    .D(decode_RS1[30]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_29_s0 (
    .Q(execute_RS1[29]),
    .D(decode_RS1[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_28_s0 (
    .Q(execute_RS1[28]),
    .D(decode_RS1[28]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_27_s0 (
    .Q(execute_RS1[27]),
    .D(decode_RS1[27]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_26_s0 (
    .Q(execute_RS1[26]),
    .D(decode_RS1[26]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_25_s0 (
    .Q(execute_RS1[25]),
    .D(decode_RS1[25]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_24_s0 (
    .Q(execute_RS1[24]),
    .D(decode_RS1[24]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_23_s0 (
    .Q(execute_RS1[23]),
    .D(decode_RS1[23]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_22_s0 (
    .Q(execute_RS1[22]),
    .D(decode_RS1[22]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_21_s0 (
    .Q(execute_RS1[21]),
    .D(decode_RS1[21]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_20_s0 (
    .Q(execute_RS1[20]),
    .D(decode_RS1[20]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_19_s0 (
    .Q(execute_RS1[19]),
    .D(decode_RS1[19]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_18_s0 (
    .Q(execute_RS1[18]),
    .D(decode_RS1[18]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_17_s0 (
    .Q(execute_RS1[17]),
    .D(decode_RS1[17]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_16_s0 (
    .Q(execute_RS1[16]),
    .D(decode_RS1[16]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_15_s0 (
    .Q(execute_RS1[15]),
    .D(decode_RS1[15]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_14_s0 (
    .Q(execute_RS1[14]),
    .D(decode_RS1[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_13_s0 (
    .Q(execute_RS1[13]),
    .D(decode_RS1[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_12_s0 (
    .Q(execute_RS1[12]),
    .D(decode_RS1[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_11_s0 (
    .Q(execute_RS1[11]),
    .D(decode_RS1[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_10_s0 (
    .Q(execute_RS1[10]),
    .D(decode_RS1[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_9_s0 (
    .Q(execute_RS1[9]),
    .D(decode_RS1[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_8_s0 (
    .Q(execute_RS1[8]),
    .D(decode_RS1[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_7_s0 (
    .Q(execute_RS1[7]),
    .D(decode_RS1[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_6_s0 (
    .Q(execute_RS1[6]),
    .D(decode_RS1[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_5_s0 (
    .Q(execute_RS1[5]),
    .D(decode_RS1[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_4_s0 (
    .Q(execute_RS1[4]),
    .D(decode_RS1[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_3_s0 (
    .Q(execute_RS1[3]),
    .D(decode_RS1[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_2_s0 (
    .Q(execute_RS1[2]),
    .D(decode_RS1[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_1_s0 (
    .Q(execute_RS1[1]),
    .D(decode_RS1[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_0_s0 (
    .Q(execute_RS1[0]),
    .D(decode_RS1[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_31_s0 (
    .Q(execute_RS2[31]),
    .D(decode_RS2[31]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_30_s0 (
    .Q(execute_RS2[30]),
    .D(decode_RS2[30]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_29_s0 (
    .Q(execute_RS2[29]),
    .D(decode_RS2[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_28_s0 (
    .Q(execute_RS2[28]),
    .D(decode_RS2[28]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_27_s0 (
    .Q(execute_RS2[27]),
    .D(decode_RS2[27]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_26_s0 (
    .Q(execute_RS2[26]),
    .D(decode_RS2[26]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_25_s0 (
    .Q(execute_RS2[25]),
    .D(decode_RS2[25]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_24_s0 (
    .Q(execute_RS2[24]),
    .D(decode_RS2[24]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_23_s0 (
    .Q(execute_RS2[23]),
    .D(decode_RS2[23]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_22_s0 (
    .Q(execute_RS2[22]),
    .D(decode_RS2[22]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_21_s0 (
    .Q(execute_RS2[21]),
    .D(decode_RS2[21]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_20_s0 (
    .Q(execute_RS2[20]),
    .D(decode_RS2[20]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_19_s0 (
    .Q(execute_RS2[19]),
    .D(decode_RS2[19]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_18_s0 (
    .Q(execute_RS2[18]),
    .D(decode_RS2[18]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_17_s0 (
    .Q(execute_RS2[17]),
    .D(decode_RS2[17]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_16_s0 (
    .Q(execute_RS2[16]),
    .D(decode_RS2[16]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_15_s0 (
    .Q(execute_RS2[15]),
    .D(decode_RS2[15]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_14_s0 (
    .Q(execute_RS2[14]),
    .D(decode_RS2[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_13_s0 (
    .Q(execute_RS2[13]),
    .D(decode_RS2[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_12_s0 (
    .Q(execute_RS2[12]),
    .D(decode_RS2[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_11_s0 (
    .Q(execute_RS2[11]),
    .D(decode_RS2[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_10_s0 (
    .Q(execute_RS2[10]),
    .D(decode_RS2[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_9_s0 (
    .Q(execute_RS2[9]),
    .D(decode_RS2[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_8_s0 (
    .Q(execute_RS2[8]),
    .D(decode_RS2[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_7_s0 (
    .Q(execute_RS2[7]),
    .D(decode_RS2[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_6_s0 (
    .Q(execute_RS2[6]),
    .D(decode_RS2[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_5_s0 (
    .Q(execute_RS2[5]),
    .D(decode_RS2[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_4_s0 (
    .Q(execute_RS2[4]),
    .D(decode_RS2[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_3_s0 (
    .Q(execute_RS2[3]),
    .D(decode_RS2[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_2_s0 (
    .Q(execute_RS2[2]),
    .D(decode_RS2[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_1_s0 (
    .Q(execute_RS2[1]),
    .D(decode_RS2[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_0_s0 (
    .Q(execute_RS2[0]),
    .D(decode_RS2[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_SRC2_FORCE_ZERO_s0 (
    .Q(decode_to_execute_SRC2_FORCE_ZERO),
    .D(decode_SRC2_FORCE_ZERO),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PREDICTION_HAD_BRANCHED2_s0 (
    .Q(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .D(n12955_3),
    .CLK(main_crg_clkout0),
    .RESET(IBusCachedPlugin_decodePrediction_cmd_hadBranch_7),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_CSR_WRITE_OPCODE_s0 (
    .Q(decode_to_execute_CSR_WRITE_OPCODE),
    .D(n20176_4),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_31_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[31]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[31]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_30_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[30]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[30]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_29_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[29]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_28_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[28]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[28]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_27_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[27]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[27]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_26_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[26]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[26]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_25_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[25]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[25]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_24_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[24]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[24]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_23_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[23]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[23]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_22_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[22]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[22]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_21_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[21]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[21]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_20_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[20]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[20]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_19_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[19]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[19]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_18_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[18]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[18]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_17_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[17]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[17]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_16_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[16]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[16]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_15_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[15]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[15]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_14_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[14]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_13_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[13]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_12_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[12]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_11_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[11]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_10_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[10]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_9_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[9]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_8_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[8]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_7_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[7]),
    .D(execute_RS2[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_6_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[6]),
    .D(execute_RS2[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_5_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[5]),
    .D(execute_RS2[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_4_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[4]),
    .D(execute_RS2[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_3_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[3]),
    .D(execute_RS2[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_2_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[2]),
    .D(execute_RS2[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_1_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[1]),
    .D(execute_RS2[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_31_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[31]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[31]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_30_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[30]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[30]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_29_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[29]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_28_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[28]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[28]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_27_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[27]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[27]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_26_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[26]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[26]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_25_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[25]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[25]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_24_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[24]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[24]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_23_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[23]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[23]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_22_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[22]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[22]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_21_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[21]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[21]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_20_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[20]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[20]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_19_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[19]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[19]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_18_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[18]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[18]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_17_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[17]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[17]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_16_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[16]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[16]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_15_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[15]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[15]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_14_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[14]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_13_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[13]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_12_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[12]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_11_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[11]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_10_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[10]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_9_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[9]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_8_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[8]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_7_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[7]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_6_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[6]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_5_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[5]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_4_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[4]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_3_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[3]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_2_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[2]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_1_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[1]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_0_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[0]),
    .D(memory_DivPlugin_rs2[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_31_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[31]),
    .D(_zz_decode_RS2[31]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_30_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[30]),
    .D(_zz_decode_RS2[30]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_29_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[29]),
    .D(_zz_decode_RS2[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_28_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[28]),
    .D(_zz_decode_RS2[28]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_27_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[27]),
    .D(_zz_decode_RS2[27]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_26_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[26]),
    .D(_zz_decode_RS2[26]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_25_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[25]),
    .D(_zz_decode_RS2[25]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_24_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[24]),
    .D(_zz_decode_RS2[24]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_23_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[23]),
    .D(_zz_decode_RS2[23]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_22_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[22]),
    .D(_zz_decode_RS2[22]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_21_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[21]),
    .D(_zz_decode_RS2[21]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_20_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[20]),
    .D(_zz_decode_RS2[20]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_19_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[19]),
    .D(_zz_decode_RS2[19]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_18_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[18]),
    .D(_zz_decode_RS2[18]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_17_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[17]),
    .D(_zz_decode_RS2[17]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_16_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[16]),
    .D(_zz_decode_RS2[16]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_15_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[15]),
    .D(_zz_decode_RS2[15]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_14_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[14]),
    .D(_zz_decode_RS2[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_13_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[13]),
    .D(_zz_decode_RS2[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_12_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[12]),
    .D(_zz_decode_RS2[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_11_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[11]),
    .D(_zz_decode_RS2[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_10_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[10]),
    .D(_zz_decode_RS2[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_9_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[9]),
    .D(_zz_decode_RS2[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_8_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[8]),
    .D(_zz_decode_RS2[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_7_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[7]),
    .D(_zz_decode_RS2[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_6_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[6]),
    .D(_zz_decode_RS2[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_5_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[5]),
    .D(_zz_decode_RS2[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_4_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[4]),
    .D(_zz_decode_RS2[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_3_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[3]),
    .D(_zz_decode_RS2[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_2_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[2]),
    .D(_zz_decode_RS2[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_1_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[1]),
    .D(_zz_decode_RS2[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_0_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[0]),
    .D(_zz_decode_RS2[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_31_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[31]),
    .D(_zz_decode_RS2_1[31]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_30_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[30]),
    .D(_zz_decode_RS2_1[30]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_29_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[29]),
    .D(_zz_decode_RS2_1[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_28_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[28]),
    .D(_zz_decode_RS2_1[28]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_27_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[27]),
    .D(_zz_decode_RS2_1[27]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_26_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[26]),
    .D(_zz_decode_RS2_1[26]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_25_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[25]),
    .D(_zz_decode_RS2_1[25]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_24_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[24]),
    .D(_zz_decode_RS2_1[24]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_23_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[23]),
    .D(_zz_decode_RS2_1[23]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_22_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[22]),
    .D(_zz_decode_RS2_1[22]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_21_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[21]),
    .D(_zz_decode_RS2_1[21]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_20_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[20]),
    .D(_zz_decode_RS2_1[20]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_19_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[19]),
    .D(_zz_decode_RS2_1[19]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_18_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[18]),
    .D(_zz_decode_RS2_1[18]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_17_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[17]),
    .D(_zz_decode_RS2_1[17]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_16_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[16]),
    .D(_zz_decode_RS2_1[16]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_15_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[15]),
    .D(_zz_decode_RS2_1[15]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_14_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[14]),
    .D(_zz_decode_RS2_1[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_13_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[13]),
    .D(_zz_decode_RS2_1[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_12_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[12]),
    .D(_zz_decode_RS2_1[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_11_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[11]),
    .D(_zz_decode_RS2_1[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_10_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[10]),
    .D(_zz_decode_RS2_1[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_9_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[9]),
    .D(_zz_decode_RS2_1[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_8_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[8]),
    .D(_zz_decode_RS2_1[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_7_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[7]),
    .D(_zz_decode_RS2_1[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_6_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[6]),
    .D(_zz_decode_RS2_1[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_5_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[5]),
    .D(_zz_decode_RS2_1[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_4_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[4]),
    .D(_zz_decode_RS2_1[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_3_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[3]),
    .D(_zz_decode_RS2_1[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_2_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[2]),
    .D(_zz_decode_RS2_1[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_1_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .D(_zz_decode_RS2_1[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_0_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .D(_zz_decode_RS2_1[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_31_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[31]),
    .D(_zz_execute_SHIFT_RIGHT_1[31]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_30_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[30]),
    .D(_zz_execute_SHIFT_RIGHT_1[30]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_29_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[29]),
    .D(_zz_execute_SHIFT_RIGHT_1[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_28_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[28]),
    .D(_zz_execute_SHIFT_RIGHT_1[28]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_27_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[27]),
    .D(_zz_execute_SHIFT_RIGHT_1[27]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_26_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[26]),
    .D(_zz_execute_SHIFT_RIGHT_1[26]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_25_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[25]),
    .D(_zz_execute_SHIFT_RIGHT_1[25]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_24_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[24]),
    .D(_zz_execute_SHIFT_RIGHT_1[24]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_23_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[23]),
    .D(_zz_execute_SHIFT_RIGHT_1[23]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_22_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[22]),
    .D(_zz_execute_SHIFT_RIGHT_1[22]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_21_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[21]),
    .D(_zz_execute_SHIFT_RIGHT_1[21]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_20_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[20]),
    .D(_zz_execute_SHIFT_RIGHT_1[20]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_19_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[19]),
    .D(_zz_execute_SHIFT_RIGHT_1[19]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_18_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[18]),
    .D(_zz_execute_SHIFT_RIGHT_1[18]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_17_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[17]),
    .D(_zz_execute_SHIFT_RIGHT_1[17]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_16_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[16]),
    .D(_zz_execute_SHIFT_RIGHT_1[16]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_15_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[15]),
    .D(_zz_execute_SHIFT_RIGHT_1[15]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_14_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[14]),
    .D(_zz_execute_SHIFT_RIGHT_1[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_13_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[13]),
    .D(_zz_execute_SHIFT_RIGHT_1[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_12_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[12]),
    .D(_zz_execute_SHIFT_RIGHT_1[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_11_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[11]),
    .D(_zz_execute_SHIFT_RIGHT_1[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_10_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[10]),
    .D(_zz_execute_SHIFT_RIGHT_1[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_9_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[9]),
    .D(_zz_execute_SHIFT_RIGHT_1[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_8_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[8]),
    .D(_zz_execute_SHIFT_RIGHT_1[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_7_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[7]),
    .D(_zz_execute_SHIFT_RIGHT_1[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_6_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[6]),
    .D(_zz_execute_SHIFT_RIGHT_1[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_5_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[5]),
    .D(_zz_execute_SHIFT_RIGHT_1[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_4_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[4]),
    .D(_zz_execute_SHIFT_RIGHT_1[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_3_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[3]),
    .D(_zz_execute_SHIFT_RIGHT_1[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_2_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[2]),
    .D(_zz_execute_SHIFT_RIGHT_1[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_1_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[1]),
    .D(_zz_execute_SHIFT_RIGHT_1[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_0_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[0]),
    .D(execute_FullBarrelShifterPlugin_reversed_0_578),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_DO_s0 (
    .Q(execute_to_memory_BRANCH_DO),
    .D(execute_BRANCH_DO),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_31_s0 (
    .Q(execute_to_memory_BRANCH_CALC[31]),
    .D(execute_BranchPlugin_branchAdder[31]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_30_s0 (
    .Q(execute_to_memory_BRANCH_CALC[30]),
    .D(execute_BranchPlugin_branchAdder[30]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_29_s0 (
    .Q(execute_to_memory_BRANCH_CALC[29]),
    .D(execute_BranchPlugin_branchAdder[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_28_s0 (
    .Q(execute_to_memory_BRANCH_CALC[28]),
    .D(execute_BranchPlugin_branchAdder[28]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_27_s0 (
    .Q(execute_to_memory_BRANCH_CALC[27]),
    .D(execute_BranchPlugin_branchAdder[27]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_26_s0 (
    .Q(execute_to_memory_BRANCH_CALC[26]),
    .D(execute_BranchPlugin_branchAdder[26]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_25_s0 (
    .Q(execute_to_memory_BRANCH_CALC[25]),
    .D(execute_BranchPlugin_branchAdder[25]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_24_s0 (
    .Q(execute_to_memory_BRANCH_CALC[24]),
    .D(execute_BranchPlugin_branchAdder[24]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_23_s0 (
    .Q(execute_to_memory_BRANCH_CALC[23]),
    .D(execute_BranchPlugin_branchAdder[23]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_22_s0 (
    .Q(execute_to_memory_BRANCH_CALC[22]),
    .D(execute_BranchPlugin_branchAdder[22]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_21_s0 (
    .Q(execute_to_memory_BRANCH_CALC[21]),
    .D(execute_BranchPlugin_branchAdder[21]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_20_s0 (
    .Q(execute_to_memory_BRANCH_CALC[20]),
    .D(execute_BranchPlugin_branchAdder[20]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_19_s0 (
    .Q(execute_to_memory_BRANCH_CALC[19]),
    .D(execute_BranchPlugin_branchAdder[19]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_18_s0 (
    .Q(execute_to_memory_BRANCH_CALC[18]),
    .D(execute_BranchPlugin_branchAdder[18]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_17_s0 (
    .Q(execute_to_memory_BRANCH_CALC[17]),
    .D(execute_BranchPlugin_branchAdder[17]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_16_s0 (
    .Q(execute_to_memory_BRANCH_CALC[16]),
    .D(execute_BranchPlugin_branchAdder[16]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_15_s0 (
    .Q(execute_to_memory_BRANCH_CALC[15]),
    .D(execute_BranchPlugin_branchAdder[15]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_14_s0 (
    .Q(execute_to_memory_BRANCH_CALC[14]),
    .D(execute_BranchPlugin_branchAdder[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_13_s0 (
    .Q(execute_to_memory_BRANCH_CALC[13]),
    .D(execute_BranchPlugin_branchAdder[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_12_s0 (
    .Q(execute_to_memory_BRANCH_CALC[12]),
    .D(execute_BranchPlugin_branchAdder[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_11_s0 (
    .Q(execute_to_memory_BRANCH_CALC[11]),
    .D(execute_BranchPlugin_branchAdder[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_10_s0 (
    .Q(execute_to_memory_BRANCH_CALC[10]),
    .D(execute_BranchPlugin_branchAdder[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_9_s0 (
    .Q(execute_to_memory_BRANCH_CALC[9]),
    .D(execute_BranchPlugin_branchAdder[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_8_s0 (
    .Q(execute_to_memory_BRANCH_CALC[8]),
    .D(execute_BranchPlugin_branchAdder[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_7_s0 (
    .Q(execute_to_memory_BRANCH_CALC[7]),
    .D(execute_BranchPlugin_branchAdder[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_6_s0 (
    .Q(execute_to_memory_BRANCH_CALC[6]),
    .D(execute_BranchPlugin_branchAdder[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_5_s0 (
    .Q(execute_to_memory_BRANCH_CALC[5]),
    .D(execute_BranchPlugin_branchAdder[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_4_s0 (
    .Q(execute_to_memory_BRANCH_CALC[4]),
    .D(execute_BranchPlugin_branchAdder[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_3_s0 (
    .Q(execute_to_memory_BRANCH_CALC[3]),
    .D(execute_BranchPlugin_branchAdder[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_2_s0 (
    .Q(execute_to_memory_BRANCH_CALC[2]),
    .D(execute_BranchPlugin_branchAdder[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_1_s0 (
    .Q(execute_to_memory_BRANCH_CALC[1]),
    .D(execute_BranchPlugin_branchAdder[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n19216_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_51_s0 (
    .Q(memory_to_writeBack_MUL_LOW[51]),
    .D(memory_MUL_LOW[51]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_50_s0 (
    .Q(memory_to_writeBack_MUL_LOW[50]),
    .D(memory_MUL_LOW[50]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_49_s0 (
    .Q(memory_to_writeBack_MUL_LOW[49]),
    .D(memory_MUL_LOW[49]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_48_s0 (
    .Q(memory_to_writeBack_MUL_LOW[48]),
    .D(memory_MUL_LOW[48]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_47_s0 (
    .Q(memory_to_writeBack_MUL_LOW[47]),
    .D(memory_MUL_LOW[47]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_46_s0 (
    .Q(memory_to_writeBack_MUL_LOW[46]),
    .D(memory_MUL_LOW[46]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_45_s0 (
    .Q(memory_to_writeBack_MUL_LOW[45]),
    .D(memory_MUL_LOW[45]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_44_s0 (
    .Q(memory_to_writeBack_MUL_LOW[44]),
    .D(memory_MUL_LOW[44]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_43_s0 (
    .Q(memory_to_writeBack_MUL_LOW[43]),
    .D(memory_MUL_LOW[43]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_42_s0 (
    .Q(memory_to_writeBack_MUL_LOW[42]),
    .D(memory_MUL_LOW[42]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_41_s0 (
    .Q(memory_to_writeBack_MUL_LOW[41]),
    .D(memory_MUL_LOW[41]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_40_s0 (
    .Q(memory_to_writeBack_MUL_LOW[40]),
    .D(memory_MUL_LOW[40]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_39_s0 (
    .Q(memory_to_writeBack_MUL_LOW[39]),
    .D(memory_MUL_LOW[39]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_38_s0 (
    .Q(memory_to_writeBack_MUL_LOW[38]),
    .D(memory_MUL_LOW[38]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_37_s0 (
    .Q(memory_to_writeBack_MUL_LOW[37]),
    .D(memory_MUL_LOW[37]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_36_s0 (
    .Q(memory_to_writeBack_MUL_LOW[36]),
    .D(memory_MUL_LOW[36]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_35_s0 (
    .Q(memory_to_writeBack_MUL_LOW[35]),
    .D(memory_MUL_LOW[35]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_34_s0 (
    .Q(memory_to_writeBack_MUL_LOW[34]),
    .D(memory_MUL_LOW[34]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_33_s0 (
    .Q(memory_to_writeBack_MUL_LOW[33]),
    .D(memory_MUL_LOW[33]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_32_s0 (
    .Q(memory_to_writeBack_MUL_LOW[32]),
    .D(memory_MUL_LOW[32]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_31_s0 (
    .Q(memory_to_writeBack_MUL_LOW[31]),
    .D(memory_MUL_LOW[31]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_30_s0 (
    .Q(memory_to_writeBack_MUL_LOW[30]),
    .D(memory_MUL_LOW[30]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_29_s0 (
    .Q(memory_to_writeBack_MUL_LOW[29]),
    .D(memory_MUL_LOW[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_28_s0 (
    .Q(memory_to_writeBack_MUL_LOW[28]),
    .D(memory_MUL_LOW[28]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_27_s0 (
    .Q(memory_to_writeBack_MUL_LOW[27]),
    .D(memory_MUL_LOW[27]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_26_s0 (
    .Q(memory_to_writeBack_MUL_LOW[26]),
    .D(memory_MUL_LOW[26]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_25_s0 (
    .Q(memory_to_writeBack_MUL_LOW[25]),
    .D(memory_MUL_LOW[25]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_24_s0 (
    .Q(memory_to_writeBack_MUL_LOW[24]),
    .D(memory_MUL_LOW[24]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_23_s0 (
    .Q(memory_to_writeBack_MUL_LOW[23]),
    .D(memory_MUL_LOW[23]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_22_s0 (
    .Q(memory_to_writeBack_MUL_LOW[22]),
    .D(memory_MUL_LOW[22]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_21_s0 (
    .Q(memory_to_writeBack_MUL_LOW[21]),
    .D(memory_MUL_LOW[21]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_20_s0 (
    .Q(memory_to_writeBack_MUL_LOW[20]),
    .D(memory_MUL_LOW[20]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_19_s0 (
    .Q(memory_to_writeBack_MUL_LOW[19]),
    .D(memory_MUL_LOW[19]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_18_s0 (
    .Q(memory_to_writeBack_MUL_LOW[18]),
    .D(memory_MUL_LOW[18]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_17_s0 (
    .Q(memory_to_writeBack_MUL_LOW[17]),
    .D(memory_MUL_LOW[17]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_16_s0 (
    .Q(memory_to_writeBack_MUL_LOW[16]),
    .D(memory_MUL_LOW[16]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_15_s0 (
    .Q(memory_to_writeBack_MUL_LOW[15]),
    .D(execute_to_memory_MUL_LL[15]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_14_s0 (
    .Q(memory_to_writeBack_MUL_LOW[14]),
    .D(execute_to_memory_MUL_LL[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_13_s0 (
    .Q(memory_to_writeBack_MUL_LOW[13]),
    .D(execute_to_memory_MUL_LL[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_12_s0 (
    .Q(memory_to_writeBack_MUL_LOW[12]),
    .D(execute_to_memory_MUL_LL[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_11_s0 (
    .Q(memory_to_writeBack_MUL_LOW[11]),
    .D(execute_to_memory_MUL_LL[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_10_s0 (
    .Q(memory_to_writeBack_MUL_LOW[10]),
    .D(execute_to_memory_MUL_LL[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_9_s0 (
    .Q(memory_to_writeBack_MUL_LOW[9]),
    .D(execute_to_memory_MUL_LL[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_8_s0 (
    .Q(memory_to_writeBack_MUL_LOW[8]),
    .D(execute_to_memory_MUL_LL[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_7_s0 (
    .Q(memory_to_writeBack_MUL_LOW[7]),
    .D(execute_to_memory_MUL_LL[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_6_s0 (
    .Q(memory_to_writeBack_MUL_LOW[6]),
    .D(execute_to_memory_MUL_LL[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_5_s0 (
    .Q(memory_to_writeBack_MUL_LOW[5]),
    .D(execute_to_memory_MUL_LL[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_4_s0 (
    .Q(memory_to_writeBack_MUL_LOW[4]),
    .D(execute_to_memory_MUL_LL[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_3_s0 (
    .Q(memory_to_writeBack_MUL_LOW[3]),
    .D(execute_to_memory_MUL_LL[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_2_s0 (
    .Q(memory_to_writeBack_MUL_LOW[2]),
    .D(execute_to_memory_MUL_LL[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_1_s0 (
    .Q(memory_to_writeBack_MUL_LOW[1]),
    .D(execute_to_memory_MUL_LL[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_0_s0 (
    .Q(memory_to_writeBack_MUL_LOW[0]),
    .D(execute_to_memory_MUL_LL[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_6) 
);
  DFFRE execute_CsrPlugin_csr_3264_s0 (
    .Q(execute_CsrPlugin_csr_3264),
    .D(n20595_12),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_768_s0 (
    .Q(execute_CsrPlugin_csr_768),
    .D(n20599_5),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_836_s0 (
    .Q(execute_CsrPlugin_csr_836),
    .D(n20605_7),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_772_s0 (
    .Q(execute_CsrPlugin_csr_772),
    .D(n20610_6),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_773_s0 (
    .Q(execute_CsrPlugin_csr_773),
    .D(n20616_7),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_833_s0 (
    .Q(execute_CsrPlugin_csr_833),
    .D(n20622_7),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_834_s0 (
    .Q(execute_CsrPlugin_csr_834),
    .D(n20628_7),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_835_s0 (
    .Q(execute_CsrPlugin_csr_835),
    .D(n20635_8),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_3008_s0 (
    .Q(execute_CsrPlugin_csr_3008),
    .D(n20642_11),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_4032_s0 (
    .Q(execute_CsrPlugin_csr_4032),
    .D(n20650_9),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE CsrPlugin_mtvec_base_29_s0 (
    .Q(CsrPlugin_mtvec_base[29]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_28_s0 (
    .Q(CsrPlugin_mtvec_base[28]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[30]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_27_s0 (
    .Q(CsrPlugin_mtvec_base[27]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_26_s0 (
    .Q(CsrPlugin_mtvec_base[26]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[28]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_25_s0 (
    .Q(CsrPlugin_mtvec_base[25]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[27]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_24_s0 (
    .Q(CsrPlugin_mtvec_base[24]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[26]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_23_s0 (
    .Q(CsrPlugin_mtvec_base[23]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[25]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_22_s0 (
    .Q(CsrPlugin_mtvec_base[22]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[24]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_21_s0 (
    .Q(CsrPlugin_mtvec_base[21]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[23]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_20_s0 (
    .Q(CsrPlugin_mtvec_base[20]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[22]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_19_s0 (
    .Q(CsrPlugin_mtvec_base[19]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[21]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_18_s0 (
    .Q(CsrPlugin_mtvec_base[18]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[20]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_17_s0 (
    .Q(CsrPlugin_mtvec_base[17]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[19]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_16_s0 (
    .Q(CsrPlugin_mtvec_base[16]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[18]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_15_s0 (
    .Q(CsrPlugin_mtvec_base[15]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[17]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_14_s0 (
    .Q(CsrPlugin_mtvec_base[14]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[16]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_13_s0 (
    .Q(CsrPlugin_mtvec_base[13]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[15]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_12_s0 (
    .Q(CsrPlugin_mtvec_base[12]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_11_s0 (
    .Q(CsrPlugin_mtvec_base[11]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_10_s0 (
    .Q(CsrPlugin_mtvec_base[10]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_9_s0 (
    .Q(CsrPlugin_mtvec_base[9]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_8_s0 (
    .Q(CsrPlugin_mtvec_base[8]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_7_s0 (
    .Q(CsrPlugin_mtvec_base[7]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_6_s0 (
    .Q(CsrPlugin_mtvec_base[6]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_5_s0 (
    .Q(CsrPlugin_mtvec_base[5]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_4_s0 (
    .Q(CsrPlugin_mtvec_base[4]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_3_s0 (
    .Q(CsrPlugin_mtvec_base[3]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_2_s0 (
    .Q(CsrPlugin_mtvec_base[2]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_1_s0 (
    .Q(CsrPlugin_mtvec_base[1]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFRE CsrPlugin_mtvec_base_0_s0 (
    .Q(CsrPlugin_mtvec_base[0]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n24846_3) 
);
  DFFSE iBusWishbone_DAT_MISO_regNext_31_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[31]),
    .D(n1196_3),
    .CLK(main_crg_clkout0),
    .SET(builder_done),
    .CE(VCC) 
);
  DFFSE iBusWishbone_DAT_MISO_regNext_30_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[30]),
    .D(n1195_3),
    .CLK(main_crg_clkout0),
    .SET(builder_done),
    .CE(VCC) 
);
  DFFSE iBusWishbone_DAT_MISO_regNext_29_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[29]),
    .D(n1194_3),
    .CLK(main_crg_clkout0),
    .SET(builder_done),
    .CE(VCC) 
);
  DFFSE iBusWishbone_DAT_MISO_regNext_28_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[28]),
    .D(n1193_3),
    .CLK(main_crg_clkout0),
    .SET(builder_done),
    .CE(VCC) 
);
  DFFSE iBusWishbone_DAT_MISO_regNext_27_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[27]),
    .D(n1192_3),
    .CLK(main_crg_clkout0),
    .SET(builder_done),
    .CE(VCC) 
);
  DFFSE iBusWishbone_DAT_MISO_regNext_26_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[26]),
    .D(n1191_3),
    .CLK(main_crg_clkout0),
    .SET(builder_done),
    .CE(VCC) 
);
  DFFSE iBusWishbone_DAT_MISO_regNext_25_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[25]),
    .D(n1190_3),
    .CLK(main_crg_clkout0),
    .SET(builder_done),
    .CE(VCC) 
);
  DFFSE iBusWishbone_DAT_MISO_regNext_24_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[24]),
    .D(n1189_3),
    .CLK(main_crg_clkout0),
    .SET(builder_done),
    .CE(VCC) 
);
  DFFSE iBusWishbone_DAT_MISO_regNext_23_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[23]),
    .D(n1188_3),
    .CLK(main_crg_clkout0),
    .SET(builder_done),
    .CE(VCC) 
);
  DFFSE iBusWishbone_DAT_MISO_regNext_22_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[22]),
    .D(n1187_3),
    .CLK(main_crg_clkout0),
    .SET(builder_done),
    .CE(VCC) 
);
  DFFSE iBusWishbone_DAT_MISO_regNext_21_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[21]),
    .D(n1186_3),
    .CLK(main_crg_clkout0),
    .SET(builder_done),
    .CE(VCC) 
);
  DFFSE iBusWishbone_DAT_MISO_regNext_20_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[20]),
    .D(n1185_3),
    .CLK(main_crg_clkout0),
    .SET(builder_done),
    .CE(VCC) 
);
  DFFSE iBusWishbone_DAT_MISO_regNext_19_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[19]),
    .D(n1184_3),
    .CLK(main_crg_clkout0),
    .SET(builder_done),
    .CE(VCC) 
);
  DFFSE iBusWishbone_DAT_MISO_regNext_18_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[18]),
    .D(n1183_3),
    .CLK(main_crg_clkout0),
    .SET(builder_done),
    .CE(VCC) 
);
  DFFSE iBusWishbone_DAT_MISO_regNext_17_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[17]),
    .D(n1182_3),
    .CLK(main_crg_clkout0),
    .SET(builder_done),
    .CE(VCC) 
);
  DFFSE iBusWishbone_DAT_MISO_regNext_16_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[16]),
    .D(n1181_3),
    .CLK(main_crg_clkout0),
    .SET(builder_done),
    .CE(VCC) 
);
  DFFSE iBusWishbone_DAT_MISO_regNext_15_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[15]),
    .D(n1180_3),
    .CLK(main_crg_clkout0),
    .SET(builder_done),
    .CE(VCC) 
);
  DFFSE iBusWishbone_DAT_MISO_regNext_14_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[14]),
    .D(n1179_3),
    .CLK(main_crg_clkout0),
    .SET(builder_done),
    .CE(VCC) 
);
  DFFSE iBusWishbone_DAT_MISO_regNext_13_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[13]),
    .D(n1178_3),
    .CLK(main_crg_clkout0),
    .SET(builder_done),
    .CE(VCC) 
);
  DFFSE iBusWishbone_DAT_MISO_regNext_12_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[12]),
    .D(n1177_3),
    .CLK(main_crg_clkout0),
    .SET(builder_done),
    .CE(VCC) 
);
  DFFSE iBusWishbone_DAT_MISO_regNext_11_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[11]),
    .D(n1176_3),
    .CLK(main_crg_clkout0),
    .SET(builder_done),
    .CE(VCC) 
);
  DFFSE iBusWishbone_DAT_MISO_regNext_10_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[10]),
    .D(n1175_3),
    .CLK(main_crg_clkout0),
    .SET(builder_done),
    .CE(VCC) 
);
  DFFSE iBusWishbone_DAT_MISO_regNext_9_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[9]),
    .D(n1174_3),
    .CLK(main_crg_clkout0),
    .SET(builder_done),
    .CE(VCC) 
);
  DFFSE iBusWishbone_DAT_MISO_regNext_8_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[8]),
    .D(n1173_3),
    .CLK(main_crg_clkout0),
    .SET(builder_done),
    .CE(VCC) 
);
  DFFSE iBusWishbone_DAT_MISO_regNext_7_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[7]),
    .D(n1172_3),
    .CLK(main_crg_clkout0),
    .SET(builder_done),
    .CE(VCC) 
);
  DFFSE iBusWishbone_DAT_MISO_regNext_6_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[6]),
    .D(n1171_3),
    .CLK(main_crg_clkout0),
    .SET(builder_done),
    .CE(VCC) 
);
  DFFSE iBusWishbone_DAT_MISO_regNext_5_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[5]),
    .D(n1170_3),
    .CLK(main_crg_clkout0),
    .SET(builder_done),
    .CE(VCC) 
);
  DFFSE iBusWishbone_DAT_MISO_regNext_4_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[4]),
    .D(n1169_3),
    .CLK(main_crg_clkout0),
    .SET(builder_done),
    .CE(VCC) 
);
  DFFSE iBusWishbone_DAT_MISO_regNext_3_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[3]),
    .D(n1168_3),
    .CLK(main_crg_clkout0),
    .SET(builder_done),
    .CE(VCC) 
);
  DFFSE iBusWishbone_DAT_MISO_regNext_2_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[2]),
    .D(n1167_3),
    .CLK(main_crg_clkout0),
    .SET(builder_done),
    .CE(VCC) 
);
  DFFSE iBusWishbone_DAT_MISO_regNext_1_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[1]),
    .D(n1166_3),
    .CLK(main_crg_clkout0),
    .SET(builder_done),
    .CE(VCC) 
);
  DFFSE iBusWishbone_DAT_MISO_regNext_0_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[0]),
    .D(n1165_3),
    .CLK(main_crg_clkout0),
    .SET(builder_done),
    .CE(VCC) 
);
  DFFRE IBusCachedPlugin_fetchPc_inc_s1 (
    .Q(IBusCachedPlugin_fetchPc_inc),
    .D(n17460_4),
    .CLK(main_crg_clkout0),
    .RESET(n24511_3),
    .CE(IBusCachedPlugin_fetchPc_inc_10) 
);
defparam IBusCachedPlugin_fetchPc_inc_s1.INIT=1'b0;
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s1 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1),
    .D(n17460_4),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_8) 
);
defparam _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s1.INIT=1'b0;
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_s1 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .D(n17462_5),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_8) 
);
defparam _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_s1.INIT=1'b0;
  DFFRE CsrPlugin_mstatus_MIE_s1 (
    .Q(CsrPlugin_mstatus_MIE),
    .D(n17857_5),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(CsrPlugin_mstatus_MIE_10) 
);
defparam CsrPlugin_mstatus_MIE_s1.INIT=1'b0;
  DFFRE CsrPlugin_mstatus_MPIE_s1 (
    .Q(CsrPlugin_mstatus_MPIE),
    .D(n17858_4),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(CsrPlugin_mstatus_MIE_10) 
);
defparam CsrPlugin_mstatus_MPIE_s1.INIT=1'b0;
  DFFSE CsrPlugin_mstatus_MPP_1_s1 (
    .Q(CsrPlugin_mstatus_MPP[1]),
    .D(n17845_6),
    .CLK(main_crg_clkout0),
    .SET(n24517_3),
    .CE(CsrPlugin_mstatus_MPP_1_10) 
);
defparam CsrPlugin_mstatus_MPP_1_s1.INIT=1'b1;
  DFFRE execute_arbitration_isValid_s1 (
    .Q(execute_arbitration_isValid),
    .D(n17861_5),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(execute_arbitration_isValid_10) 
);
defparam execute_arbitration_isValid_s1.INIT=1'b0;
  DFFRE memory_arbitration_isValid_s1 (
    .Q(memory_arbitration_isValid),
    .D(n17863_5),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(memory_arbitration_isValid_8) 
);
defparam memory_arbitration_isValid_s1.INIT=1'b0;
  DFFRE writeBack_arbitration_isValid_s1 (
    .Q(writeBack_arbitration_isValid),
    .D(n17865_5),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(writeBack_arbitration_isValid_8) 
);
defparam writeBack_arbitration_isValid_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]),
    .D(n18875_9),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_s1.INIT=1'b0;
  DFFSE CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]),
    .D(GND),
    .CLK(main_crg_clkout0),
    .SET(DBusCachedPlugin_exceptionBus_valid),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s1.INIT=1'b1;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_code_1_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]),
    .D(n18877_5),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_1_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]),
    .D(n18879_6),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]),
    .D(n18880_6),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]),
    .D(n18881_6),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]),
    .D(n18882_6),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]),
    .D(n18883_6),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]),
    .D(n18884_6),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]),
    .D(n18885_6),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]),
    .D(n18886_6),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]),
    .D(n18887_6),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]),
    .D(n18888_6),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]),
    .D(n18889_6),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]),
    .D(n18890_6),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]),
    .D(n18891_6),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]),
    .D(n18892_6),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]),
    .D(n18893_6),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]),
    .D(n18894_6),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]),
    .D(n18895_6),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]),
    .D(n18896_6),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]),
    .D(n18897_6),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]),
    .D(n18898_6),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]),
    .D(n18899_6),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]),
    .D(n18900_6),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]),
    .D(n18901_6),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]),
    .D(n18902_6),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]),
    .D(n18903_6),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]),
    .D(n18904_6),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]),
    .D(n18905_6),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]),
    .D(n18906_6),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]),
    .D(n18907_6),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]),
    .D(n18908_6),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]),
    .D(n18909_6),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]),
    .D(n18910_4),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_31_s1 (
    .Q(CsrPlugin_mepc[31]),
    .D(n19151_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_31_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_30_s1 (
    .Q(CsrPlugin_mepc[30]),
    .D(n19152_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_30_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_29_s1 (
    .Q(CsrPlugin_mepc[29]),
    .D(n19153_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_29_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_28_s1 (
    .Q(CsrPlugin_mepc[28]),
    .D(n19154_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_28_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_27_s1 (
    .Q(CsrPlugin_mepc[27]),
    .D(n19155_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_27_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_26_s1 (
    .Q(CsrPlugin_mepc[26]),
    .D(n19156_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_26_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_25_s1 (
    .Q(CsrPlugin_mepc[25]),
    .D(n19157_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_25_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_24_s1 (
    .Q(CsrPlugin_mepc[24]),
    .D(n19158_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_24_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_23_s1 (
    .Q(CsrPlugin_mepc[23]),
    .D(n19159_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_23_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_22_s1 (
    .Q(CsrPlugin_mepc[22]),
    .D(n19160_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_22_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_21_s1 (
    .Q(CsrPlugin_mepc[21]),
    .D(n19161_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_21_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_20_s1 (
    .Q(CsrPlugin_mepc[20]),
    .D(n19162_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_20_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_19_s1 (
    .Q(CsrPlugin_mepc[19]),
    .D(n19163_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_19_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_18_s1 (
    .Q(CsrPlugin_mepc[18]),
    .D(n19164_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_18_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_17_s1 (
    .Q(CsrPlugin_mepc[17]),
    .D(n19165_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_17_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_16_s1 (
    .Q(CsrPlugin_mepc[16]),
    .D(n19166_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_16_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_15_s1 (
    .Q(CsrPlugin_mepc[15]),
    .D(n19167_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_15_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_14_s1 (
    .Q(CsrPlugin_mepc[14]),
    .D(n19168_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_14_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_13_s1 (
    .Q(CsrPlugin_mepc[13]),
    .D(n19169_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_13_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_12_s1 (
    .Q(CsrPlugin_mepc[12]),
    .D(n19170_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_12_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_11_s1 (
    .Q(CsrPlugin_mepc[11]),
    .D(n19171_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_11_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_10_s1 (
    .Q(CsrPlugin_mepc[10]),
    .D(n19172_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_10_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_9_s1 (
    .Q(CsrPlugin_mepc[9]),
    .D(n19173_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_9_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_8_s1 (
    .Q(CsrPlugin_mepc[8]),
    .D(n19174_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_8_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_7_s1 (
    .Q(CsrPlugin_mepc[7]),
    .D(n19175_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_7_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_6_s1 (
    .Q(CsrPlugin_mepc[6]),
    .D(n19176_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_6_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_5_s1 (
    .Q(CsrPlugin_mepc[5]),
    .D(n19177_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_5_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_4_s1 (
    .Q(CsrPlugin_mepc[4]),
    .D(n19178_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_4_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_3_s1 (
    .Q(CsrPlugin_mepc[3]),
    .D(n19179_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_3_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_2_s1 (
    .Q(CsrPlugin_mepc[2]),
    .D(n19180_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_2_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_1_s1 (
    .Q(CsrPlugin_mepc[1]),
    .D(n19181_5),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_1_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_0_s1 (
    .Q(CsrPlugin_mepc[0]),
    .D(n19182_5),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_0_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_31_s1 (
    .Q(memory_DivPlugin_rs1[31]),
    .D(n19345_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_31_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_30_s1 (
    .Q(memory_DivPlugin_rs1[30]),
    .D(n19346_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_30_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_29_s1 (
    .Q(memory_DivPlugin_rs1[29]),
    .D(n19347_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_29_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_28_s1 (
    .Q(memory_DivPlugin_rs1[28]),
    .D(n19348_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_28_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_27_s1 (
    .Q(memory_DivPlugin_rs1[27]),
    .D(n19349_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_27_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_26_s1 (
    .Q(memory_DivPlugin_rs1[26]),
    .D(n19350_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_26_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_25_s1 (
    .Q(memory_DivPlugin_rs1[25]),
    .D(n19351_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_25_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_24_s1 (
    .Q(memory_DivPlugin_rs1[24]),
    .D(n19352_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_24_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_23_s1 (
    .Q(memory_DivPlugin_rs1[23]),
    .D(n19353_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_23_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_22_s1 (
    .Q(memory_DivPlugin_rs1[22]),
    .D(n19354_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_22_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_21_s1 (
    .Q(memory_DivPlugin_rs1[21]),
    .D(n19355_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_21_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_20_s1 (
    .Q(memory_DivPlugin_rs1[20]),
    .D(n19356_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_20_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_19_s1 (
    .Q(memory_DivPlugin_rs1[19]),
    .D(n19357_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_19_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_18_s1 (
    .Q(memory_DivPlugin_rs1[18]),
    .D(n19358_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_18_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_17_s1 (
    .Q(memory_DivPlugin_rs1[17]),
    .D(n19359_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_17_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_16_s1 (
    .Q(memory_DivPlugin_rs1[16]),
    .D(n19360_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_16_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_15_s1 (
    .Q(memory_DivPlugin_rs1[15]),
    .D(n19361_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_15_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_14_s1 (
    .Q(memory_DivPlugin_rs1[14]),
    .D(n19362_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_14_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_13_s1 (
    .Q(memory_DivPlugin_rs1[13]),
    .D(n19363_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_13_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_12_s1 (
    .Q(memory_DivPlugin_rs1[12]),
    .D(n19364_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_12_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_11_s1 (
    .Q(memory_DivPlugin_rs1[11]),
    .D(n19365_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_11_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_10_s1 (
    .Q(memory_DivPlugin_rs1[10]),
    .D(n19366_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_10_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_9_s1 (
    .Q(memory_DivPlugin_rs1[9]),
    .D(n19367_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_9_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_8_s1 (
    .Q(memory_DivPlugin_rs1[8]),
    .D(n19368_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_8_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_7_s1 (
    .Q(memory_DivPlugin_rs1[7]),
    .D(n19369_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_7_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_6_s1 (
    .Q(memory_DivPlugin_rs1[6]),
    .D(n19370_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_6_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_5_s1 (
    .Q(memory_DivPlugin_rs1[5]),
    .D(n19371_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_5_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_4_s1 (
    .Q(memory_DivPlugin_rs1[4]),
    .D(n19372_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_4_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_3_s1 (
    .Q(memory_DivPlugin_rs1[3]),
    .D(n19373_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_3_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_2_s1 (
    .Q(memory_DivPlugin_rs1[2]),
    .D(n19374_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_2_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_1_s1 (
    .Q(memory_DivPlugin_rs1[1]),
    .D(n19375_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_1_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_0_s1 (
    .Q(memory_DivPlugin_rs1[0]),
    .D(n19376_3),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_0_s1.INIT=1'b0;
  DFFRE _zz_iBusWishbone_ADR_0_s1 (
    .Q(main_basesoc_ibus_adr[0]),
    .D(n17954_12),
    .CLK(main_crg_clkout0),
    .RESET(n26687_5),
    .CE(VCC) 
);
defparam _zz_iBusWishbone_ADR_0_s1.INIT=1'b0;
  DFFRE CsrPlugin_mcause_interrupt_s1 (
    .Q(CsrPlugin_mcause_interrupt),
    .D(n19146_7),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam CsrPlugin_mcause_interrupt_s1.INIT=1'b0;
  DFFRE CsrPlugin_mcause_exceptionCode_2_s1 (
    .Q(CsrPlugin_mcause_exceptionCode[2]),
    .D(CsrPlugin_trapCause_2_12),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam CsrPlugin_mcause_exceptionCode_2_s1.INIT=1'b0;
  DFFRE CsrPlugin_mcause_exceptionCode_1_s1 (
    .Q(CsrPlugin_mcause_exceptionCode[1]),
    .D(CsrPlugin_trapCause_1_13),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam CsrPlugin_mcause_exceptionCode_1_s1.INIT=1'b0;
  DFFRE CsrPlugin_mcause_exceptionCode_0_s1 (
    .Q(CsrPlugin_mcause_exceptionCode[0]),
    .D(CsrPlugin_trapCause_0_13),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam CsrPlugin_mcause_exceptionCode_0_s1.INIT=1'b0;
  SDPB RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s (
    .DO(_zz_RegFilePlugin_regFile_port1[31:0]),
    .CLKA(main_crg_clkout0),
    .CEA(lastStageRegFileWrite_valid),
    .CLKB(main_crg_clkout0),
    .CEB(VCC),
    .OCE(GND),
    .RESET(GND),
    .ADA({GND,GND,GND,GND,lastStageRegFileWrite_payload_address[4:0],GND,VCC,VCC,VCC,VCC}),
    .ADB({GND,GND,GND,GND,decode_INSTRUCTION_ANTICIPATED[24:20],GND,GND,GND,GND,GND}),
    .DI(lastStageRegFileWrite_payload_data[31:0]),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s.BIT_WIDTH_0=32;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s.BIT_WIDTH_1=32;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s.READ_MODE=1'b0;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s.RESET_MODE="SYNC";
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s.BLK_SEL_0=3'b000;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s.BLK_SEL_1=3'b000;
  SDPB RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0 (
    .DO(_zz_RegFilePlugin_regFile_port0[31:0]),
    .CLKA(main_crg_clkout0),
    .CEA(lastStageRegFileWrite_valid),
    .CLKB(main_crg_clkout0),
    .CEB(VCC),
    .OCE(GND),
    .RESET(GND),
    .ADA({GND,GND,GND,GND,lastStageRegFileWrite_payload_address[4:0],GND,VCC,VCC,VCC,VCC}),
    .ADB({GND,GND,GND,GND,decode_INSTRUCTION_ANTICIPATED[19:15],GND,GND,GND,GND,GND}),
    .DI(lastStageRegFileWrite_payload_data[31:0]),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0.BIT_WIDTH_0=32;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0.BIT_WIDTH_1=32;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0.READ_MODE=1'b0;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0.RESET_MODE="SYNC";
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0.BLK_SEL_0=3'b000;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0.BLK_SEL_1=3'b000;
  MULTALU27X18 execute_MUL_HL_33_s0 (
    .DOUT({DOUT[47:34],execute_to_memory_MUL_HL[33:0]}),
    .CASO(CASO[47:0]),
    .SOA(SOA[26:0]),
    .A({execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_RS1[31:16]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .B({GND,GND,execute_RS2[15:0]}),
    .C({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .D({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .PSEL(GND),
    .ASEL(GND),
    .PADDSUB(GND),
    .CSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,main_crg_clkout0}),
    .CE({VCC,n19216_6}),
    .RESET({GND,GND}) 
);
defparam execute_MUL_HL_33_s0.MULT_RESET_MODE="SYNC";
defparam execute_MUL_HL_33_s0.ACCSEL_IREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.ACCSEL_IREG_CE="CE0";
defparam execute_MUL_HL_33_s0.ACCSEL_IREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.ADDSUB0_IREG_CE="CE0";
defparam execute_MUL_HL_33_s0.ADDSUB0_IREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.ADDSUB1_IREG_CE="CE0";
defparam execute_MUL_HL_33_s0.ADDSUB1_IREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.FB_PREG_EN="FALSE";
defparam execute_MUL_HL_33_s0.ACCSEL_PREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.ACCSEL_PREG_CE="CE0";
defparam execute_MUL_HL_33_s0.ACCSEL_PREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.ADDSUB0_PREG_CE="CE0";
defparam execute_MUL_HL_33_s0.ADDSUB0_PREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.ADDSUB1_PREG_CE="CE0";
defparam execute_MUL_HL_33_s0.ADDSUB1_PREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.OREG_CLK="CLK0";
defparam execute_MUL_HL_33_s0.OREG_CE="CE0";
defparam execute_MUL_HL_33_s0.OREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.PRE_LOAD=48'h000000000000;
defparam execute_MUL_HL_33_s0.CASI_SEL=1'b0;
defparam execute_MUL_HL_33_s0.AREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.AREG_CE="CE0";
defparam execute_MUL_HL_33_s0.AREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.BREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.BREG_CE="CE0";
defparam execute_MUL_HL_33_s0.BREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.DREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.DREG_CE="CE0";
defparam execute_MUL_HL_33_s0.DREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.PREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.PREG_CE="CE0";
defparam execute_MUL_HL_33_s0.PREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.SOA_PREG_EN="FALSE";
defparam execute_MUL_HL_33_s0.DYN_P_SEL="FALSE";
defparam execute_MUL_HL_33_s0.P_SEL=1'b0;
defparam execute_MUL_HL_33_s0.DYN_P_ADDSUB="FALSE";
defparam execute_MUL_HL_33_s0.P_ADDSUB=1'b0;
defparam execute_MUL_HL_33_s0.ACC_SEL=1'b0;
defparam execute_MUL_HL_33_s0.ADD_SUB_0=1'b0;
defparam execute_MUL_HL_33_s0.ADD_SUB_1=1'b0;
defparam execute_MUL_HL_33_s0.A_SEL=1'b0;
defparam execute_MUL_HL_33_s0.CASISEL_IREG_CE="CE0";
defparam execute_MUL_HL_33_s0.CASISEL_IREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.CASISEL_IREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.CASISEL_PREG_CE="CE0";
defparam execute_MUL_HL_33_s0.CASISEL_PREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.CASISEL_PREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.CSEL_IREG_CE="CE0";
defparam execute_MUL_HL_33_s0.CSEL_IREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.CSEL_IREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.CSEL_PREG_CE="CE0";
defparam execute_MUL_HL_33_s0.CSEL_PREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.CSEL_PREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.C_IREG_CE="CE0";
defparam execute_MUL_HL_33_s0.C_IREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.C_IREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.C_PREG_CE="CE0";
defparam execute_MUL_HL_33_s0.C_PREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.C_PREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.C_SEL=1'b0;
defparam execute_MUL_HL_33_s0.DYN_ACC_SEL="FALSE";
defparam execute_MUL_HL_33_s0.DYN_ADD_SUB_0="FALSE";
defparam execute_MUL_HL_33_s0.DYN_ADD_SUB_1="FALSE";
defparam execute_MUL_HL_33_s0.DYN_A_SEL="FALSE";
defparam execute_MUL_HL_33_s0.DYN_CASI_SEL="FALSE";
defparam execute_MUL_HL_33_s0.DYN_C_SEL="FALSE";
defparam execute_MUL_HL_33_s0.MULT12X12_EN="FALSE";
defparam execute_MUL_HL_33_s0.PADDSUB_IREG_CE="CE0";
defparam execute_MUL_HL_33_s0.PADDSUB_IREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.PADDSUB_IREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.PSEL_IREG_CE="CE0";
defparam execute_MUL_HL_33_s0.PSEL_IREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.PSEL_IREG_RESET="RESET0";
  MULTALU27X18 execute_MUL_LH_33_s0 (
    .DOUT({DOUT_0[47:34],execute_to_memory_MUL_LH[33:0]}),
    .CASO(CASO_0[47:0]),
    .SOA(SOA_0[26:0]),
    .A({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,execute_RS1[15:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .B({execute_MulPlugin_bHigh[16],execute_MulPlugin_bHigh[16],execute_RS2[31:16]}),
    .C({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .D({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .PSEL(GND),
    .ASEL(GND),
    .PADDSUB(GND),
    .CSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,main_crg_clkout0}),
    .CE({VCC,n19216_6}),
    .RESET({GND,GND}) 
);
defparam execute_MUL_LH_33_s0.MULT_RESET_MODE="SYNC";
defparam execute_MUL_LH_33_s0.ACCSEL_IREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.ACCSEL_IREG_CE="CE0";
defparam execute_MUL_LH_33_s0.ACCSEL_IREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.ADDSUB0_IREG_CE="CE0";
defparam execute_MUL_LH_33_s0.ADDSUB0_IREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.ADDSUB1_IREG_CE="CE0";
defparam execute_MUL_LH_33_s0.ADDSUB1_IREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.FB_PREG_EN="FALSE";
defparam execute_MUL_LH_33_s0.ACCSEL_PREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.ACCSEL_PREG_CE="CE0";
defparam execute_MUL_LH_33_s0.ACCSEL_PREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.ADDSUB0_PREG_CE="CE0";
defparam execute_MUL_LH_33_s0.ADDSUB0_PREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.ADDSUB1_PREG_CE="CE0";
defparam execute_MUL_LH_33_s0.ADDSUB1_PREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.OREG_CLK="CLK0";
defparam execute_MUL_LH_33_s0.OREG_CE="CE0";
defparam execute_MUL_LH_33_s0.OREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.PRE_LOAD=48'h000000000000;
defparam execute_MUL_LH_33_s0.CASI_SEL=1'b0;
defparam execute_MUL_LH_33_s0.AREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.AREG_CE="CE0";
defparam execute_MUL_LH_33_s0.AREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.BREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.BREG_CE="CE0";
defparam execute_MUL_LH_33_s0.BREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.DREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.DREG_CE="CE0";
defparam execute_MUL_LH_33_s0.DREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.PREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.PREG_CE="CE0";
defparam execute_MUL_LH_33_s0.PREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.SOA_PREG_EN="FALSE";
defparam execute_MUL_LH_33_s0.DYN_P_SEL="FALSE";
defparam execute_MUL_LH_33_s0.P_SEL=1'b0;
defparam execute_MUL_LH_33_s0.DYN_P_ADDSUB="FALSE";
defparam execute_MUL_LH_33_s0.P_ADDSUB=1'b0;
defparam execute_MUL_LH_33_s0.ACC_SEL=1'b0;
defparam execute_MUL_LH_33_s0.ADD_SUB_0=1'b0;
defparam execute_MUL_LH_33_s0.ADD_SUB_1=1'b0;
defparam execute_MUL_LH_33_s0.A_SEL=1'b0;
defparam execute_MUL_LH_33_s0.CASISEL_IREG_CE="CE0";
defparam execute_MUL_LH_33_s0.CASISEL_IREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.CASISEL_IREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.CASISEL_PREG_CE="CE0";
defparam execute_MUL_LH_33_s0.CASISEL_PREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.CASISEL_PREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.CSEL_IREG_CE="CE0";
defparam execute_MUL_LH_33_s0.CSEL_IREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.CSEL_IREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.CSEL_PREG_CE="CE0";
defparam execute_MUL_LH_33_s0.CSEL_PREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.CSEL_PREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.C_IREG_CE="CE0";
defparam execute_MUL_LH_33_s0.C_IREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.C_IREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.C_PREG_CE="CE0";
defparam execute_MUL_LH_33_s0.C_PREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.C_PREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.C_SEL=1'b0;
defparam execute_MUL_LH_33_s0.DYN_ACC_SEL="FALSE";
defparam execute_MUL_LH_33_s0.DYN_ADD_SUB_0="FALSE";
defparam execute_MUL_LH_33_s0.DYN_ADD_SUB_1="FALSE";
defparam execute_MUL_LH_33_s0.DYN_A_SEL="FALSE";
defparam execute_MUL_LH_33_s0.DYN_CASI_SEL="FALSE";
defparam execute_MUL_LH_33_s0.DYN_C_SEL="FALSE";
defparam execute_MUL_LH_33_s0.MULT12X12_EN="FALSE";
defparam execute_MUL_LH_33_s0.PADDSUB_IREG_CE="CE0";
defparam execute_MUL_LH_33_s0.PADDSUB_IREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.PADDSUB_IREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.PSEL_IREG_CE="CE0";
defparam execute_MUL_LH_33_s0.PSEL_IREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.PSEL_IREG_RESET="RESET0";
  MULTALU27X18 execute_MUL_LL_31_s0 (
    .DOUT({DOUT_1[47:32],execute_to_memory_MUL_LL[31:0]}),
    .CASO(CASO_1[47:0]),
    .SOA(SOA_1[26:0]),
    .A({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,execute_RS1[15:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .B({GND,GND,execute_RS2[15:0]}),
    .C({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .D({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .PSEL(GND),
    .ASEL(GND),
    .PADDSUB(GND),
    .CSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,main_crg_clkout0}),
    .CE({VCC,n19216_6}),
    .RESET({GND,GND}) 
);
defparam execute_MUL_LL_31_s0.MULT_RESET_MODE="SYNC";
defparam execute_MUL_LL_31_s0.ACCSEL_IREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.ACCSEL_IREG_CE="CE0";
defparam execute_MUL_LL_31_s0.ACCSEL_IREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.ADDSUB0_IREG_CE="CE0";
defparam execute_MUL_LL_31_s0.ADDSUB0_IREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.ADDSUB1_IREG_CE="CE0";
defparam execute_MUL_LL_31_s0.ADDSUB1_IREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.FB_PREG_EN="FALSE";
defparam execute_MUL_LL_31_s0.ACCSEL_PREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.ACCSEL_PREG_CE="CE0";
defparam execute_MUL_LL_31_s0.ACCSEL_PREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.ADDSUB0_PREG_CE="CE0";
defparam execute_MUL_LL_31_s0.ADDSUB0_PREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.ADDSUB1_PREG_CE="CE0";
defparam execute_MUL_LL_31_s0.ADDSUB1_PREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.OREG_CLK="CLK0";
defparam execute_MUL_LL_31_s0.OREG_CE="CE0";
defparam execute_MUL_LL_31_s0.OREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.PRE_LOAD=48'h000000000000;
defparam execute_MUL_LL_31_s0.CASI_SEL=1'b0;
defparam execute_MUL_LL_31_s0.AREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.AREG_CE="CE0";
defparam execute_MUL_LL_31_s0.AREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.BREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.BREG_CE="CE0";
defparam execute_MUL_LL_31_s0.BREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.DREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.DREG_CE="CE0";
defparam execute_MUL_LL_31_s0.DREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.PREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.PREG_CE="CE0";
defparam execute_MUL_LL_31_s0.PREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.SOA_PREG_EN="FALSE";
defparam execute_MUL_LL_31_s0.DYN_P_SEL="FALSE";
defparam execute_MUL_LL_31_s0.P_SEL=1'b0;
defparam execute_MUL_LL_31_s0.DYN_P_ADDSUB="FALSE";
defparam execute_MUL_LL_31_s0.P_ADDSUB=1'b0;
defparam execute_MUL_LL_31_s0.ACC_SEL=1'b0;
defparam execute_MUL_LL_31_s0.ADD_SUB_0=1'b0;
defparam execute_MUL_LL_31_s0.ADD_SUB_1=1'b0;
defparam execute_MUL_LL_31_s0.A_SEL=1'b0;
defparam execute_MUL_LL_31_s0.CASISEL_IREG_CE="CE0";
defparam execute_MUL_LL_31_s0.CASISEL_IREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.CASISEL_IREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.CASISEL_PREG_CE="CE0";
defparam execute_MUL_LL_31_s0.CASISEL_PREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.CASISEL_PREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.CSEL_IREG_CE="CE0";
defparam execute_MUL_LL_31_s0.CSEL_IREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.CSEL_IREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.CSEL_PREG_CE="CE0";
defparam execute_MUL_LL_31_s0.CSEL_PREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.CSEL_PREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.C_IREG_CE="CE0";
defparam execute_MUL_LL_31_s0.C_IREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.C_IREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.C_PREG_CE="CE0";
defparam execute_MUL_LL_31_s0.C_PREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.C_PREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.C_SEL=1'b0;
defparam execute_MUL_LL_31_s0.DYN_ACC_SEL="FALSE";
defparam execute_MUL_LL_31_s0.DYN_ADD_SUB_0="FALSE";
defparam execute_MUL_LL_31_s0.DYN_ADD_SUB_1="FALSE";
defparam execute_MUL_LL_31_s0.DYN_A_SEL="FALSE";
defparam execute_MUL_LL_31_s0.DYN_CASI_SEL="FALSE";
defparam execute_MUL_LL_31_s0.DYN_C_SEL="FALSE";
defparam execute_MUL_LL_31_s0.MULT12X12_EN="FALSE";
defparam execute_MUL_LL_31_s0.PADDSUB_IREG_CE="CE0";
defparam execute_MUL_LL_31_s0.PADDSUB_IREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.PADDSUB_IREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.PSEL_IREG_CE="CE0";
defparam execute_MUL_LL_31_s0.PSEL_IREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.PSEL_IREG_RESET="RESET0";
  MULTALU27X18 execute_MUL_HH_33_s1 (
    .DOUT({DOUT_2[47:32],memory_to_writeBack_MUL_HH[31:0]}),
    .CASO(CASO_2[47:0]),
    .SOA(SOA_2[26:0]),
    .A({execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_RS1[31:16]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .B({execute_MulPlugin_bHigh[16],execute_MulPlugin_bHigh[16],execute_RS2[31:16]}),
    .C({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .D({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .PSEL(GND),
    .ASEL(GND),
    .PADDSUB(GND),
    .CSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,main_crg_clkout0}),
    .CE({memory_to_writeBack_INSTRUCTION_29_6,n19216_6}),
    .RESET({GND,GND}) 
);
defparam execute_MUL_HH_33_s1.MULT_RESET_MODE="SYNC";
defparam execute_MUL_HH_33_s1.ACCSEL_IREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.ACCSEL_IREG_CE="CE0";
defparam execute_MUL_HH_33_s1.ACCSEL_IREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.ADDSUB0_IREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.ADDSUB0_IREG_CE="CE0";
defparam execute_MUL_HH_33_s1.ADDSUB0_IREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.ADDSUB1_IREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.ADDSUB1_IREG_CE="CE0";
defparam execute_MUL_HH_33_s1.ADDSUB1_IREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.FB_PREG_EN="FALSE";
defparam execute_MUL_HH_33_s1.ACCSEL_PREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.ACCSEL_PREG_CE="CE0";
defparam execute_MUL_HH_33_s1.ACCSEL_PREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.ADDSUB0_PREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.ADDSUB0_PREG_CE="CE0";
defparam execute_MUL_HH_33_s1.ADDSUB0_PREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.ADDSUB1_PREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.ADDSUB1_PREG_CE="CE0";
defparam execute_MUL_HH_33_s1.ADDSUB1_PREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.OREG_CLK="CLK0";
defparam execute_MUL_HH_33_s1.OREG_CE="CE1";
defparam execute_MUL_HH_33_s1.OREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.PRE_LOAD=48'h000000000000;
defparam execute_MUL_HH_33_s1.CASI_SEL=1'b0;
defparam execute_MUL_HH_33_s1.AREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.AREG_CE="CE0";
defparam execute_MUL_HH_33_s1.AREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.BREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.BREG_CE="CE0";
defparam execute_MUL_HH_33_s1.BREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.DREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.DREG_CE="CE0";
defparam execute_MUL_HH_33_s1.DREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.PREG_CLK="CLK0";
defparam execute_MUL_HH_33_s1.PREG_CE="CE0";
defparam execute_MUL_HH_33_s1.PREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.SOA_PREG_EN="FALSE";
defparam execute_MUL_HH_33_s1.DYN_P_SEL="FALSE";
defparam execute_MUL_HH_33_s1.P_SEL=1'b0;
defparam execute_MUL_HH_33_s1.DYN_P_ADDSUB="FALSE";
defparam execute_MUL_HH_33_s1.P_ADDSUB=1'b0;
defparam execute_MUL_HH_33_s1.ACC_SEL=1'b0;
defparam execute_MUL_HH_33_s1.ADD_SUB_0=1'b0;
defparam execute_MUL_HH_33_s1.ADD_SUB_1=1'b0;
defparam execute_MUL_HH_33_s1.A_SEL=1'b0;
defparam execute_MUL_HH_33_s1.CASISEL_IREG_CE="CE0";
defparam execute_MUL_HH_33_s1.CASISEL_IREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.CASISEL_IREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.CASISEL_PREG_CE="CE0";
defparam execute_MUL_HH_33_s1.CASISEL_PREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.CASISEL_PREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.CSEL_IREG_CE="CE0";
defparam execute_MUL_HH_33_s1.CSEL_IREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.CSEL_IREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.CSEL_PREG_CE="CE0";
defparam execute_MUL_HH_33_s1.CSEL_PREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.CSEL_PREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.C_IREG_CE="CE0";
defparam execute_MUL_HH_33_s1.C_IREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.C_IREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.C_PREG_CE="CE0";
defparam execute_MUL_HH_33_s1.C_PREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.C_PREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.C_SEL=1'b0;
defparam execute_MUL_HH_33_s1.DYN_ACC_SEL="FALSE";
defparam execute_MUL_HH_33_s1.DYN_ADD_SUB_0="FALSE";
defparam execute_MUL_HH_33_s1.DYN_ADD_SUB_1="FALSE";
defparam execute_MUL_HH_33_s1.DYN_A_SEL="FALSE";
defparam execute_MUL_HH_33_s1.DYN_CASI_SEL="FALSE";
defparam execute_MUL_HH_33_s1.DYN_C_SEL="FALSE";
defparam execute_MUL_HH_33_s1.MULT12X12_EN="FALSE";
defparam execute_MUL_HH_33_s1.PADDSUB_IREG_CE="CE0";
defparam execute_MUL_HH_33_s1.PADDSUB_IREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.PADDSUB_IREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.PSEL_IREG_CE="CE0";
defparam execute_MUL_HH_33_s1.PSEL_IREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.PSEL_IREG_RESET="RESET0";
  ALU _zz_execute_SrcPlugin_addSub_0_s (
    .SUM(_zz_execute_SrcPlugin_addSub[0]),
    .COUT(_zz_execute_SrcPlugin_addSub_0_2),
    .I0(_zz_execute_SRC1_0_10),
    .I1(_zz_execute_SrcPlugin_addSub_3[0]),
    .I3(GND),
    .CIN(decode_to_execute_SRC_USE_SUB_LESS) 
);
defparam _zz_execute_SrcPlugin_addSub_0_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_1_s (
    .SUM(_zz_execute_SrcPlugin_addSub[1]),
    .COUT(_zz_execute_SrcPlugin_addSub_1_2),
    .I0(_zz_execute_SRC1_1_9),
    .I1(_zz_execute_SrcPlugin_addSub_3[1]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_0_2) 
);
defparam _zz_execute_SrcPlugin_addSub_1_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_2_s (
    .SUM(_zz_execute_SrcPlugin_addSub[2]),
    .COUT(_zz_execute_SrcPlugin_addSub_2_2),
    .I0(_zz_execute_SRC1[2]),
    .I1(_zz_execute_SrcPlugin_addSub_3[2]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_1_2) 
);
defparam _zz_execute_SrcPlugin_addSub_2_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_3_s (
    .SUM(_zz_execute_SrcPlugin_addSub[3]),
    .COUT(_zz_execute_SrcPlugin_addSub_3_2),
    .I0(_zz_execute_SRC1_3_9),
    .I1(_zz_execute_SrcPlugin_addSub_3[3]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_2_2) 
);
defparam _zz_execute_SrcPlugin_addSub_3_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_4_s (
    .SUM(_zz_execute_SrcPlugin_addSub[4]),
    .COUT(_zz_execute_SrcPlugin_addSub_4_2),
    .I0(_zz_execute_SRC1_4_9),
    .I1(_zz_execute_SrcPlugin_addSub_3[4]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_3_2) 
);
defparam _zz_execute_SrcPlugin_addSub_4_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_5_s (
    .SUM(_zz_execute_SrcPlugin_addSub[5]),
    .COUT(_zz_execute_SrcPlugin_addSub_5_2),
    .I0(_zz_execute_SRC1[5]),
    .I1(_zz_execute_SrcPlugin_addSub_3[5]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_4_2) 
);
defparam _zz_execute_SrcPlugin_addSub_5_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_6_s (
    .SUM(_zz_execute_SrcPlugin_addSub[6]),
    .COUT(_zz_execute_SrcPlugin_addSub_6_2),
    .I0(_zz_execute_SRC1[6]),
    .I1(_zz_execute_SrcPlugin_addSub_3[6]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_5_2) 
);
defparam _zz_execute_SrcPlugin_addSub_6_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_7_s (
    .SUM(_zz_execute_SrcPlugin_addSub[7]),
    .COUT(_zz_execute_SrcPlugin_addSub_7_2),
    .I0(_zz_execute_SRC1[7]),
    .I1(_zz_execute_SrcPlugin_addSub_3[7]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_6_2) 
);
defparam _zz_execute_SrcPlugin_addSub_7_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_8_s (
    .SUM(_zz_execute_SrcPlugin_addSub[8]),
    .COUT(_zz_execute_SrcPlugin_addSub_8_2),
    .I0(_zz_execute_SRC1[8]),
    .I1(_zz_execute_SrcPlugin_addSub_3[8]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_7_2) 
);
defparam _zz_execute_SrcPlugin_addSub_8_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_9_s (
    .SUM(_zz_execute_SrcPlugin_addSub[9]),
    .COUT(_zz_execute_SrcPlugin_addSub_9_2),
    .I0(_zz_execute_SRC1[9]),
    .I1(_zz_execute_SrcPlugin_addSub_3[9]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_8_2) 
);
defparam _zz_execute_SrcPlugin_addSub_9_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_10_s (
    .SUM(_zz_execute_SrcPlugin_addSub[10]),
    .COUT(_zz_execute_SrcPlugin_addSub_10_2),
    .I0(_zz_execute_SRC1[10]),
    .I1(_zz_execute_SrcPlugin_addSub_3[10]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_9_2) 
);
defparam _zz_execute_SrcPlugin_addSub_10_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_11_s (
    .SUM(_zz_execute_SrcPlugin_addSub[11]),
    .COUT(_zz_execute_SrcPlugin_addSub_11_2),
    .I0(_zz_execute_SRC1[11]),
    .I1(_zz_execute_SrcPlugin_addSub_3[11]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_10_2) 
);
defparam _zz_execute_SrcPlugin_addSub_11_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_12_s (
    .SUM(_zz_execute_SrcPlugin_addSub[12]),
    .COUT(_zz_execute_SrcPlugin_addSub_12_2),
    .I0(_zz_execute_SRC1[12]),
    .I1(_zz_execute_SrcPlugin_addSub_3[12]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_11_2) 
);
defparam _zz_execute_SrcPlugin_addSub_12_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_13_s (
    .SUM(_zz_execute_SrcPlugin_addSub[13]),
    .COUT(_zz_execute_SrcPlugin_addSub_13_2),
    .I0(_zz_execute_SRC1[13]),
    .I1(_zz_execute_SrcPlugin_addSub_3[13]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_12_2) 
);
defparam _zz_execute_SrcPlugin_addSub_13_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_14_s (
    .SUM(_zz_execute_SrcPlugin_addSub[14]),
    .COUT(_zz_execute_SrcPlugin_addSub_14_2),
    .I0(_zz_execute_SRC1[14]),
    .I1(_zz_execute_SrcPlugin_addSub_3[14]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_13_2) 
);
defparam _zz_execute_SrcPlugin_addSub_14_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_15_s (
    .SUM(_zz_execute_SrcPlugin_addSub[15]),
    .COUT(_zz_execute_SrcPlugin_addSub_15_2),
    .I0(_zz_execute_SRC1[15]),
    .I1(_zz_execute_SrcPlugin_addSub_3[15]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_14_2) 
);
defparam _zz_execute_SrcPlugin_addSub_15_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_16_s (
    .SUM(_zz_execute_SrcPlugin_addSub[16]),
    .COUT(_zz_execute_SrcPlugin_addSub_16_2),
    .I0(_zz_execute_SRC1[16]),
    .I1(_zz_execute_SrcPlugin_addSub_3[16]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_15_2) 
);
defparam _zz_execute_SrcPlugin_addSub_16_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_17_s (
    .SUM(_zz_execute_SrcPlugin_addSub[17]),
    .COUT(_zz_execute_SrcPlugin_addSub_17_2),
    .I0(_zz_execute_SRC1[17]),
    .I1(_zz_execute_SrcPlugin_addSub_3[17]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_16_2) 
);
defparam _zz_execute_SrcPlugin_addSub_17_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_18_s (
    .SUM(_zz_execute_SrcPlugin_addSub[18]),
    .COUT(_zz_execute_SrcPlugin_addSub_18_2),
    .I0(_zz_execute_SRC1[18]),
    .I1(_zz_execute_SrcPlugin_addSub_3[18]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_17_2) 
);
defparam _zz_execute_SrcPlugin_addSub_18_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_19_s (
    .SUM(_zz_execute_SrcPlugin_addSub[19]),
    .COUT(_zz_execute_SrcPlugin_addSub_19_2),
    .I0(_zz_execute_SRC1[19]),
    .I1(_zz_execute_SrcPlugin_addSub_3[19]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_18_2) 
);
defparam _zz_execute_SrcPlugin_addSub_19_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_20_s (
    .SUM(_zz_execute_SrcPlugin_addSub[20]),
    .COUT(_zz_execute_SrcPlugin_addSub_20_2),
    .I0(_zz_execute_SRC1[20]),
    .I1(_zz_execute_SrcPlugin_addSub_3[20]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_19_2) 
);
defparam _zz_execute_SrcPlugin_addSub_20_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_21_s (
    .SUM(_zz_execute_SrcPlugin_addSub[21]),
    .COUT(_zz_execute_SrcPlugin_addSub_21_2),
    .I0(_zz_execute_SRC1[21]),
    .I1(_zz_execute_SrcPlugin_addSub_3[21]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_20_2) 
);
defparam _zz_execute_SrcPlugin_addSub_21_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_22_s (
    .SUM(_zz_execute_SrcPlugin_addSub[22]),
    .COUT(_zz_execute_SrcPlugin_addSub_22_2),
    .I0(_zz_execute_SRC1[22]),
    .I1(_zz_execute_SrcPlugin_addSub_3[22]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_21_2) 
);
defparam _zz_execute_SrcPlugin_addSub_22_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_23_s (
    .SUM(_zz_execute_SrcPlugin_addSub[23]),
    .COUT(_zz_execute_SrcPlugin_addSub_23_2),
    .I0(_zz_execute_SRC1[23]),
    .I1(_zz_execute_SrcPlugin_addSub_3[23]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_22_2) 
);
defparam _zz_execute_SrcPlugin_addSub_23_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_24_s (
    .SUM(_zz_execute_SrcPlugin_addSub[24]),
    .COUT(_zz_execute_SrcPlugin_addSub_24_2),
    .I0(_zz_execute_SRC1[24]),
    .I1(_zz_execute_SrcPlugin_addSub_3[24]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_23_2) 
);
defparam _zz_execute_SrcPlugin_addSub_24_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_25_s (
    .SUM(_zz_execute_SrcPlugin_addSub[25]),
    .COUT(_zz_execute_SrcPlugin_addSub_25_2),
    .I0(_zz_execute_SRC1[25]),
    .I1(_zz_execute_SrcPlugin_addSub_3[25]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_24_2) 
);
defparam _zz_execute_SrcPlugin_addSub_25_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_26_s (
    .SUM(_zz_execute_SrcPlugin_addSub[26]),
    .COUT(_zz_execute_SrcPlugin_addSub_26_2),
    .I0(_zz_execute_SRC1[26]),
    .I1(_zz_execute_SrcPlugin_addSub_3[26]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_25_2) 
);
defparam _zz_execute_SrcPlugin_addSub_26_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_27_s (
    .SUM(_zz_execute_SrcPlugin_addSub[27]),
    .COUT(_zz_execute_SrcPlugin_addSub_27_2),
    .I0(_zz_execute_SRC1[27]),
    .I1(_zz_execute_SrcPlugin_addSub_3[27]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_26_2) 
);
defparam _zz_execute_SrcPlugin_addSub_27_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_28_s (
    .SUM(_zz_execute_SrcPlugin_addSub[28]),
    .COUT(_zz_execute_SrcPlugin_addSub_28_2),
    .I0(_zz_execute_SRC1[28]),
    .I1(_zz_execute_SrcPlugin_addSub_3[28]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_27_2) 
);
defparam _zz_execute_SrcPlugin_addSub_28_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_29_s (
    .SUM(_zz_execute_SrcPlugin_addSub[29]),
    .COUT(_zz_execute_SrcPlugin_addSub_29_2),
    .I0(_zz_execute_SRC1[29]),
    .I1(_zz_execute_SrcPlugin_addSub_3[29]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_28_2) 
);
defparam _zz_execute_SrcPlugin_addSub_29_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_30_s (
    .SUM(_zz_execute_SrcPlugin_addSub[30]),
    .COUT(_zz_execute_SrcPlugin_addSub_30_2),
    .I0(_zz_execute_SRC1[30]),
    .I1(_zz_execute_SrcPlugin_addSub_3[30]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_29_2) 
);
defparam _zz_execute_SrcPlugin_addSub_30_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_31_s (
    .SUM(_zz_execute_SrcPlugin_addSub[31]),
    .COUT(_zz_execute_SrcPlugin_addSub_31_0_COUT),
    .I0(_zz_execute_SRC1[31]),
    .I1(_zz_execute_SrcPlugin_addSub_3[31]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_30_2) 
);
defparam _zz_execute_SrcPlugin_addSub_31_s.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_2_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[2]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_2_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[2]),
    .I1(n13051_3),
    .I3(GND),
    .CIN(GND) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_2_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_3_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[3]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_3_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[3]),
    .I1(n13050_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_2_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_3_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_4_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[4]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_4_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[4]),
    .I1(n13049_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_3_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_4_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_5_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[5]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_5_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[5]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_4_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_5_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_6_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[6]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_6_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_5_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_6_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_7_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[7]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_7_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_6_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_7_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_8_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[8]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_8_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_7_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_8_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_9_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[9]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_9_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_8_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_9_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_10_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[10]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_10_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_9_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_10_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_11_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[11]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_11_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[11]),
    .I1(n13048_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_10_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_11_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_12_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[12]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_12_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[12]),
    .I1(n13047_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_11_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_12_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_13_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[13]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_13_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[13]),
    .I1(n13046_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_12_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_13_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_14_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[14]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_14_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[14]),
    .I1(n13045_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_13_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_14_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_15_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[15]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_15_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[15]),
    .I1(n13044_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_14_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_15_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_16_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[16]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_16_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[16]),
    .I1(n13043_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_15_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_16_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_17_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[17]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_17_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[17]),
    .I1(n13042_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_16_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_17_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_18_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[18]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_18_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[18]),
    .I1(n13041_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_17_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_18_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_19_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[19]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_19_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[19]),
    .I1(n13040_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_18_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_19_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_20_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[20]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_20_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[20]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_19_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_20_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_21_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[21]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_21_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[21]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_20_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_21_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_22_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[22]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_22_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[22]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_21_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_22_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_23_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[23]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_23_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[23]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_22_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_23_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_24_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[24]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_24_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[24]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_23_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_24_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_25_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[25]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_25_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[25]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_24_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_25_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_26_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[26]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_26_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[26]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_25_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_26_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_27_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[27]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_27_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[27]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_26_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_27_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_28_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[28]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_28_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[28]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_27_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_28_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_29_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[29]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_29_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[29]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_28_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_29_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_30_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[30]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_30_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[30]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_29_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_30_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_31_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[31]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_31_1_COUT),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_30_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_31_s0.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_0_s (
    .SUM(execute_BranchPlugin_branchAdder[0]),
    .COUT(execute_BranchPlugin_branchAdder_0_2),
    .I0(execute_BranchPlugin_branch_src1[0]),
    .I1(execute_BranchPlugin_branch_src2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam execute_BranchPlugin_branchAdder_0_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_1_s (
    .SUM(execute_BranchPlugin_branchAdder[1]),
    .COUT(execute_BranchPlugin_branchAdder_1_2),
    .I0(execute_BranchPlugin_branch_src1[1]),
    .I1(execute_BranchPlugin_branch_src2[1]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_0_2) 
);
defparam execute_BranchPlugin_branchAdder_1_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_2_s (
    .SUM(execute_BranchPlugin_branchAdder[2]),
    .COUT(execute_BranchPlugin_branchAdder_2_2),
    .I0(execute_BranchPlugin_branch_src1[2]),
    .I1(execute_BranchPlugin_branch_src2[2]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_1_2) 
);
defparam execute_BranchPlugin_branchAdder_2_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_3_s (
    .SUM(execute_BranchPlugin_branchAdder[3]),
    .COUT(execute_BranchPlugin_branchAdder_3_2),
    .I0(execute_BranchPlugin_branch_src1[3]),
    .I1(execute_BranchPlugin_branch_src2[3]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_2_2) 
);
defparam execute_BranchPlugin_branchAdder_3_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_4_s (
    .SUM(execute_BranchPlugin_branchAdder[4]),
    .COUT(execute_BranchPlugin_branchAdder_4_2),
    .I0(execute_BranchPlugin_branch_src1[4]),
    .I1(execute_BranchPlugin_branch_src2[4]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_3_2) 
);
defparam execute_BranchPlugin_branchAdder_4_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_5_s (
    .SUM(execute_BranchPlugin_branchAdder[5]),
    .COUT(execute_BranchPlugin_branchAdder_5_2),
    .I0(execute_BranchPlugin_branch_src1[5]),
    .I1(execute_BranchPlugin_branch_src2[5]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_4_2) 
);
defparam execute_BranchPlugin_branchAdder_5_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_6_s (
    .SUM(execute_BranchPlugin_branchAdder[6]),
    .COUT(execute_BranchPlugin_branchAdder_6_2),
    .I0(execute_BranchPlugin_branch_src1[6]),
    .I1(execute_BranchPlugin_branch_src2[6]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_5_2) 
);
defparam execute_BranchPlugin_branchAdder_6_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_7_s (
    .SUM(execute_BranchPlugin_branchAdder[7]),
    .COUT(execute_BranchPlugin_branchAdder_7_2),
    .I0(execute_BranchPlugin_branch_src1[7]),
    .I1(execute_BranchPlugin_branch_src2[7]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_6_2) 
);
defparam execute_BranchPlugin_branchAdder_7_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_8_s (
    .SUM(execute_BranchPlugin_branchAdder[8]),
    .COUT(execute_BranchPlugin_branchAdder_8_2),
    .I0(execute_BranchPlugin_branch_src1[8]),
    .I1(execute_BranchPlugin_branch_src2[8]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_7_2) 
);
defparam execute_BranchPlugin_branchAdder_8_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_9_s (
    .SUM(execute_BranchPlugin_branchAdder[9]),
    .COUT(execute_BranchPlugin_branchAdder_9_2),
    .I0(execute_BranchPlugin_branch_src1[9]),
    .I1(execute_BranchPlugin_branch_src2[9]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_8_2) 
);
defparam execute_BranchPlugin_branchAdder_9_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_10_s (
    .SUM(execute_BranchPlugin_branchAdder[10]),
    .COUT(execute_BranchPlugin_branchAdder_10_2),
    .I0(execute_BranchPlugin_branch_src1[10]),
    .I1(execute_BranchPlugin_branch_src2[10]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_9_2) 
);
defparam execute_BranchPlugin_branchAdder_10_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_11_s (
    .SUM(execute_BranchPlugin_branchAdder[11]),
    .COUT(execute_BranchPlugin_branchAdder_11_2),
    .I0(execute_BranchPlugin_branch_src1[11]),
    .I1(execute_BranchPlugin_branch_src2[11]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_10_2) 
);
defparam execute_BranchPlugin_branchAdder_11_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_12_s (
    .SUM(execute_BranchPlugin_branchAdder[12]),
    .COUT(execute_BranchPlugin_branchAdder_12_2),
    .I0(execute_BranchPlugin_branch_src1[12]),
    .I1(execute_BranchPlugin_branch_src2[12]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_11_2) 
);
defparam execute_BranchPlugin_branchAdder_12_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_13_s (
    .SUM(execute_BranchPlugin_branchAdder[13]),
    .COUT(execute_BranchPlugin_branchAdder_13_2),
    .I0(execute_BranchPlugin_branch_src1[13]),
    .I1(execute_BranchPlugin_branch_src2[13]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_12_2) 
);
defparam execute_BranchPlugin_branchAdder_13_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_14_s (
    .SUM(execute_BranchPlugin_branchAdder[14]),
    .COUT(execute_BranchPlugin_branchAdder_14_2),
    .I0(execute_BranchPlugin_branch_src1[14]),
    .I1(execute_BranchPlugin_branch_src2[14]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_13_2) 
);
defparam execute_BranchPlugin_branchAdder_14_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_15_s (
    .SUM(execute_BranchPlugin_branchAdder[15]),
    .COUT(execute_BranchPlugin_branchAdder_15_2),
    .I0(execute_BranchPlugin_branch_src1[15]),
    .I1(execute_BranchPlugin_branch_src2[15]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_14_2) 
);
defparam execute_BranchPlugin_branchAdder_15_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_16_s (
    .SUM(execute_BranchPlugin_branchAdder[16]),
    .COUT(execute_BranchPlugin_branchAdder_16_2),
    .I0(execute_BranchPlugin_branch_src1[16]),
    .I1(execute_BranchPlugin_branch_src2[16]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_15_2) 
);
defparam execute_BranchPlugin_branchAdder_16_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_17_s (
    .SUM(execute_BranchPlugin_branchAdder[17]),
    .COUT(execute_BranchPlugin_branchAdder_17_2),
    .I0(execute_BranchPlugin_branch_src1[17]),
    .I1(execute_BranchPlugin_branch_src2[17]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_16_2) 
);
defparam execute_BranchPlugin_branchAdder_17_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_18_s (
    .SUM(execute_BranchPlugin_branchAdder[18]),
    .COUT(execute_BranchPlugin_branchAdder_18_2),
    .I0(execute_BranchPlugin_branch_src1[18]),
    .I1(execute_BranchPlugin_branch_src2[18]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_17_2) 
);
defparam execute_BranchPlugin_branchAdder_18_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_19_s (
    .SUM(execute_BranchPlugin_branchAdder[19]),
    .COUT(execute_BranchPlugin_branchAdder_19_2),
    .I0(execute_BranchPlugin_branch_src1[19]),
    .I1(execute_BranchPlugin_branch_src2[19]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_18_2) 
);
defparam execute_BranchPlugin_branchAdder_19_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_20_s (
    .SUM(execute_BranchPlugin_branchAdder[20]),
    .COUT(execute_BranchPlugin_branchAdder_20_2),
    .I0(execute_BranchPlugin_branch_src1[20]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_19_2) 
);
defparam execute_BranchPlugin_branchAdder_20_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_21_s (
    .SUM(execute_BranchPlugin_branchAdder[21]),
    .COUT(execute_BranchPlugin_branchAdder_21_2),
    .I0(execute_BranchPlugin_branch_src1[21]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_20_2) 
);
defparam execute_BranchPlugin_branchAdder_21_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_22_s (
    .SUM(execute_BranchPlugin_branchAdder[22]),
    .COUT(execute_BranchPlugin_branchAdder_22_2),
    .I0(execute_BranchPlugin_branch_src1[22]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_21_2) 
);
defparam execute_BranchPlugin_branchAdder_22_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_23_s (
    .SUM(execute_BranchPlugin_branchAdder[23]),
    .COUT(execute_BranchPlugin_branchAdder_23_2),
    .I0(execute_BranchPlugin_branch_src1[23]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_22_2) 
);
defparam execute_BranchPlugin_branchAdder_23_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_24_s (
    .SUM(execute_BranchPlugin_branchAdder[24]),
    .COUT(execute_BranchPlugin_branchAdder_24_2),
    .I0(execute_BranchPlugin_branch_src1[24]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_23_2) 
);
defparam execute_BranchPlugin_branchAdder_24_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_25_s (
    .SUM(execute_BranchPlugin_branchAdder[25]),
    .COUT(execute_BranchPlugin_branchAdder_25_2),
    .I0(execute_BranchPlugin_branch_src1[25]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_24_2) 
);
defparam execute_BranchPlugin_branchAdder_25_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_26_s (
    .SUM(execute_BranchPlugin_branchAdder[26]),
    .COUT(execute_BranchPlugin_branchAdder_26_2),
    .I0(execute_BranchPlugin_branch_src1[26]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_25_2) 
);
defparam execute_BranchPlugin_branchAdder_26_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_27_s (
    .SUM(execute_BranchPlugin_branchAdder[27]),
    .COUT(execute_BranchPlugin_branchAdder_27_2),
    .I0(execute_BranchPlugin_branch_src1[27]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_26_2) 
);
defparam execute_BranchPlugin_branchAdder_27_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_28_s (
    .SUM(execute_BranchPlugin_branchAdder[28]),
    .COUT(execute_BranchPlugin_branchAdder_28_2),
    .I0(execute_BranchPlugin_branch_src1[28]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_27_2) 
);
defparam execute_BranchPlugin_branchAdder_28_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_29_s (
    .SUM(execute_BranchPlugin_branchAdder[29]),
    .COUT(execute_BranchPlugin_branchAdder_29_2),
    .I0(execute_BranchPlugin_branch_src1[29]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_28_2) 
);
defparam execute_BranchPlugin_branchAdder_29_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_30_s (
    .SUM(execute_BranchPlugin_branchAdder[30]),
    .COUT(execute_BranchPlugin_branchAdder_30_2),
    .I0(execute_BranchPlugin_branch_src1[30]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_29_2) 
);
defparam execute_BranchPlugin_branchAdder_30_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_31_s (
    .SUM(execute_BranchPlugin_branchAdder[31]),
    .COUT(execute_BranchPlugin_branchAdder_31_0_COUT),
    .I0(execute_BranchPlugin_branch_src1[31]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_30_2) 
);
defparam execute_BranchPlugin_branchAdder_31_s.ALU_MODE=0;
  ALU n16069_s (
    .SUM(n16069_1),
    .COUT(n16069_2),
    .I0(memory_DivPlugin_div_counter_value[0]),
    .I1(n24749_4),
    .I3(GND),
    .CIN(GND) 
);
defparam n16069_s.ALU_MODE=0;
  ALU n16068_s (
    .SUM(n16068_1),
    .COUT(n16068_2),
    .I0(memory_DivPlugin_div_counter_value[1]),
    .I1(GND),
    .I3(GND),
    .CIN(n16069_2) 
);
defparam n16068_s.ALU_MODE=0;
  ALU n16067_s (
    .SUM(n16067_1),
    .COUT(n16067_2),
    .I0(memory_DivPlugin_div_counter_value[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n16068_2) 
);
defparam n16067_s.ALU_MODE=0;
  ALU n16066_s (
    .SUM(n16066_1),
    .COUT(n16066_2),
    .I0(memory_DivPlugin_div_counter_value[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n16067_2) 
);
defparam n16066_s.ALU_MODE=0;
  ALU n16065_s (
    .SUM(n16065_1),
    .COUT(n16065_2),
    .I0(memory_DivPlugin_div_counter_value[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n16066_2) 
);
defparam n16065_s.ALU_MODE=0;
  ALU n16064_s (
    .SUM(n16064_1),
    .COUT(n16064_0_COUT),
    .I0(memory_DivPlugin_div_counter_value[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n16065_2) 
);
defparam n16064_s.ALU_MODE=0;
  ALU memory_MUL_LOW_16_s (
    .SUM(memory_MUL_LOW_16_1),
    .COUT(memory_MUL_LOW_16_2),
    .I0(execute_to_memory_MUL_LL[16]),
    .I1(execute_to_memory_MUL_LH[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam memory_MUL_LOW_16_s.ALU_MODE=0;
  ALU memory_MUL_LOW_17_s (
    .SUM(memory_MUL_LOW_17_1),
    .COUT(memory_MUL_LOW_17_2),
    .I0(execute_to_memory_MUL_LL[17]),
    .I1(execute_to_memory_MUL_LH[1]),
    .I3(GND),
    .CIN(memory_MUL_LOW_16_2) 
);
defparam memory_MUL_LOW_17_s.ALU_MODE=0;
  ALU memory_MUL_LOW_18_s (
    .SUM(memory_MUL_LOW_18_1),
    .COUT(memory_MUL_LOW_18_2),
    .I0(execute_to_memory_MUL_LL[18]),
    .I1(execute_to_memory_MUL_LH[2]),
    .I3(GND),
    .CIN(memory_MUL_LOW_17_2) 
);
defparam memory_MUL_LOW_18_s.ALU_MODE=0;
  ALU memory_MUL_LOW_19_s (
    .SUM(memory_MUL_LOW_19_1),
    .COUT(memory_MUL_LOW_19_2),
    .I0(execute_to_memory_MUL_LL[19]),
    .I1(execute_to_memory_MUL_LH[3]),
    .I3(GND),
    .CIN(memory_MUL_LOW_18_2) 
);
defparam memory_MUL_LOW_19_s.ALU_MODE=0;
  ALU memory_MUL_LOW_20_s (
    .SUM(memory_MUL_LOW_20_1),
    .COUT(memory_MUL_LOW_20_2),
    .I0(execute_to_memory_MUL_LL[20]),
    .I1(execute_to_memory_MUL_LH[4]),
    .I3(GND),
    .CIN(memory_MUL_LOW_19_2) 
);
defparam memory_MUL_LOW_20_s.ALU_MODE=0;
  ALU memory_MUL_LOW_21_s (
    .SUM(memory_MUL_LOW_21_1),
    .COUT(memory_MUL_LOW_21_2),
    .I0(execute_to_memory_MUL_LL[21]),
    .I1(execute_to_memory_MUL_LH[5]),
    .I3(GND),
    .CIN(memory_MUL_LOW_20_2) 
);
defparam memory_MUL_LOW_21_s.ALU_MODE=0;
  ALU memory_MUL_LOW_22_s (
    .SUM(memory_MUL_LOW_22_1),
    .COUT(memory_MUL_LOW_22_2),
    .I0(execute_to_memory_MUL_LL[22]),
    .I1(execute_to_memory_MUL_LH[6]),
    .I3(GND),
    .CIN(memory_MUL_LOW_21_2) 
);
defparam memory_MUL_LOW_22_s.ALU_MODE=0;
  ALU memory_MUL_LOW_23_s (
    .SUM(memory_MUL_LOW_23_1),
    .COUT(memory_MUL_LOW_23_2),
    .I0(execute_to_memory_MUL_LL[23]),
    .I1(execute_to_memory_MUL_LH[7]),
    .I3(GND),
    .CIN(memory_MUL_LOW_22_2) 
);
defparam memory_MUL_LOW_23_s.ALU_MODE=0;
  ALU memory_MUL_LOW_24_s (
    .SUM(memory_MUL_LOW_24_1),
    .COUT(memory_MUL_LOW_24_2),
    .I0(execute_to_memory_MUL_LL[24]),
    .I1(execute_to_memory_MUL_LH[8]),
    .I3(GND),
    .CIN(memory_MUL_LOW_23_2) 
);
defparam memory_MUL_LOW_24_s.ALU_MODE=0;
  ALU memory_MUL_LOW_25_s (
    .SUM(memory_MUL_LOW_25_1),
    .COUT(memory_MUL_LOW_25_2),
    .I0(execute_to_memory_MUL_LL[25]),
    .I1(execute_to_memory_MUL_LH[9]),
    .I3(GND),
    .CIN(memory_MUL_LOW_24_2) 
);
defparam memory_MUL_LOW_25_s.ALU_MODE=0;
  ALU memory_MUL_LOW_26_s (
    .SUM(memory_MUL_LOW_26_1),
    .COUT(memory_MUL_LOW_26_2),
    .I0(execute_to_memory_MUL_LL[26]),
    .I1(execute_to_memory_MUL_LH[10]),
    .I3(GND),
    .CIN(memory_MUL_LOW_25_2) 
);
defparam memory_MUL_LOW_26_s.ALU_MODE=0;
  ALU memory_MUL_LOW_27_s (
    .SUM(memory_MUL_LOW_27_1),
    .COUT(memory_MUL_LOW_27_2),
    .I0(execute_to_memory_MUL_LL[27]),
    .I1(execute_to_memory_MUL_LH[11]),
    .I3(GND),
    .CIN(memory_MUL_LOW_26_2) 
);
defparam memory_MUL_LOW_27_s.ALU_MODE=0;
  ALU memory_MUL_LOW_28_s (
    .SUM(memory_MUL_LOW_28_1),
    .COUT(memory_MUL_LOW_28_2),
    .I0(execute_to_memory_MUL_LL[28]),
    .I1(execute_to_memory_MUL_LH[12]),
    .I3(GND),
    .CIN(memory_MUL_LOW_27_2) 
);
defparam memory_MUL_LOW_28_s.ALU_MODE=0;
  ALU memory_MUL_LOW_29_s (
    .SUM(memory_MUL_LOW_29_1),
    .COUT(memory_MUL_LOW_29_2),
    .I0(execute_to_memory_MUL_LL[29]),
    .I1(execute_to_memory_MUL_LH[13]),
    .I3(GND),
    .CIN(memory_MUL_LOW_28_2) 
);
defparam memory_MUL_LOW_29_s.ALU_MODE=0;
  ALU memory_MUL_LOW_30_s (
    .SUM(memory_MUL_LOW_30_1),
    .COUT(memory_MUL_LOW_30_2),
    .I0(execute_to_memory_MUL_LL[30]),
    .I1(execute_to_memory_MUL_LH[14]),
    .I3(GND),
    .CIN(memory_MUL_LOW_29_2) 
);
defparam memory_MUL_LOW_30_s.ALU_MODE=0;
  ALU memory_MUL_LOW_31_s (
    .SUM(memory_MUL_LOW_31_1),
    .COUT(memory_MUL_LOW_31_2),
    .I0(execute_to_memory_MUL_LL[31]),
    .I1(execute_to_memory_MUL_LH[15]),
    .I3(GND),
    .CIN(memory_MUL_LOW_30_2) 
);
defparam memory_MUL_LOW_31_s.ALU_MODE=0;
  ALU memory_MUL_LOW_32_s (
    .SUM(memory_MUL_LOW_32_1),
    .COUT(memory_MUL_LOW_32_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[16]),
    .I3(GND),
    .CIN(memory_MUL_LOW_31_2) 
);
defparam memory_MUL_LOW_32_s.ALU_MODE=0;
  ALU memory_MUL_LOW_33_s (
    .SUM(memory_MUL_LOW_33_1),
    .COUT(memory_MUL_LOW_33_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[17]),
    .I3(GND),
    .CIN(memory_MUL_LOW_32_2) 
);
defparam memory_MUL_LOW_33_s.ALU_MODE=0;
  ALU memory_MUL_LOW_34_s (
    .SUM(memory_MUL_LOW_34_1),
    .COUT(memory_MUL_LOW_34_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[18]),
    .I3(GND),
    .CIN(memory_MUL_LOW_33_2) 
);
defparam memory_MUL_LOW_34_s.ALU_MODE=0;
  ALU memory_MUL_LOW_35_s (
    .SUM(memory_MUL_LOW_35_1),
    .COUT(memory_MUL_LOW_35_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[19]),
    .I3(GND),
    .CIN(memory_MUL_LOW_34_2) 
);
defparam memory_MUL_LOW_35_s.ALU_MODE=0;
  ALU memory_MUL_LOW_36_s (
    .SUM(memory_MUL_LOW_36_1),
    .COUT(memory_MUL_LOW_36_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[20]),
    .I3(GND),
    .CIN(memory_MUL_LOW_35_2) 
);
defparam memory_MUL_LOW_36_s.ALU_MODE=0;
  ALU memory_MUL_LOW_37_s (
    .SUM(memory_MUL_LOW_37_1),
    .COUT(memory_MUL_LOW_37_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[21]),
    .I3(GND),
    .CIN(memory_MUL_LOW_36_2) 
);
defparam memory_MUL_LOW_37_s.ALU_MODE=0;
  ALU memory_MUL_LOW_38_s (
    .SUM(memory_MUL_LOW_38_1),
    .COUT(memory_MUL_LOW_38_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[22]),
    .I3(GND),
    .CIN(memory_MUL_LOW_37_2) 
);
defparam memory_MUL_LOW_38_s.ALU_MODE=0;
  ALU memory_MUL_LOW_39_s (
    .SUM(memory_MUL_LOW_39_1),
    .COUT(memory_MUL_LOW_39_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[23]),
    .I3(GND),
    .CIN(memory_MUL_LOW_38_2) 
);
defparam memory_MUL_LOW_39_s.ALU_MODE=0;
  ALU memory_MUL_LOW_40_s (
    .SUM(memory_MUL_LOW_40_1),
    .COUT(memory_MUL_LOW_40_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[24]),
    .I3(GND),
    .CIN(memory_MUL_LOW_39_2) 
);
defparam memory_MUL_LOW_40_s.ALU_MODE=0;
  ALU memory_MUL_LOW_41_s (
    .SUM(memory_MUL_LOW_41_1),
    .COUT(memory_MUL_LOW_41_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[25]),
    .I3(GND),
    .CIN(memory_MUL_LOW_40_2) 
);
defparam memory_MUL_LOW_41_s.ALU_MODE=0;
  ALU memory_MUL_LOW_42_s (
    .SUM(memory_MUL_LOW_42_1),
    .COUT(memory_MUL_LOW_42_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[26]),
    .I3(GND),
    .CIN(memory_MUL_LOW_41_2) 
);
defparam memory_MUL_LOW_42_s.ALU_MODE=0;
  ALU memory_MUL_LOW_43_s (
    .SUM(memory_MUL_LOW_43_1),
    .COUT(memory_MUL_LOW_43_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[27]),
    .I3(GND),
    .CIN(memory_MUL_LOW_42_2) 
);
defparam memory_MUL_LOW_43_s.ALU_MODE=0;
  ALU memory_MUL_LOW_44_s (
    .SUM(memory_MUL_LOW_44_1),
    .COUT(memory_MUL_LOW_44_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[28]),
    .I3(GND),
    .CIN(memory_MUL_LOW_43_2) 
);
defparam memory_MUL_LOW_44_s.ALU_MODE=0;
  ALU memory_MUL_LOW_45_s (
    .SUM(memory_MUL_LOW_45_1),
    .COUT(memory_MUL_LOW_45_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[29]),
    .I3(GND),
    .CIN(memory_MUL_LOW_44_2) 
);
defparam memory_MUL_LOW_45_s.ALU_MODE=0;
  ALU memory_MUL_LOW_46_s (
    .SUM(memory_MUL_LOW_46_1),
    .COUT(memory_MUL_LOW_46_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[30]),
    .I3(GND),
    .CIN(memory_MUL_LOW_45_2) 
);
defparam memory_MUL_LOW_46_s.ALU_MODE=0;
  ALU memory_MUL_LOW_47_s (
    .SUM(memory_MUL_LOW_47_1),
    .COUT(memory_MUL_LOW_47_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[31]),
    .I3(GND),
    .CIN(memory_MUL_LOW_46_2) 
);
defparam memory_MUL_LOW_47_s.ALU_MODE=0;
  ALU memory_MUL_LOW_48_s (
    .SUM(memory_MUL_LOW_48_1),
    .COUT(memory_MUL_LOW_48_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[32]),
    .I3(GND),
    .CIN(memory_MUL_LOW_47_2) 
);
defparam memory_MUL_LOW_48_s.ALU_MODE=0;
  ALU memory_MUL_LOW_49_s (
    .SUM(memory_MUL_LOW_49_1),
    .COUT(memory_MUL_LOW_49_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[33]),
    .I3(GND),
    .CIN(memory_MUL_LOW_48_2) 
);
defparam memory_MUL_LOW_49_s.ALU_MODE=0;
  ALU memory_MUL_LOW_50_s (
    .SUM(memory_MUL_LOW_50_1),
    .COUT(memory_MUL_LOW_50_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[33]),
    .I3(GND),
    .CIN(memory_MUL_LOW_49_2) 
);
defparam memory_MUL_LOW_50_s.ALU_MODE=0;
  ALU memory_MUL_LOW_51_s (
    .SUM(memory_MUL_LOW_51_1),
    .COUT(memory_MUL_LOW_51_0_COUT),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[33]),
    .I3(GND),
    .CIN(memory_MUL_LOW_50_2) 
);
defparam memory_MUL_LOW_51_s.ALU_MODE=0;
  ALU memory_MUL_LOW_16_s0 (
    .SUM(memory_MUL_LOW[16]),
    .COUT(memory_MUL_LOW_16_4),
    .I0(memory_MUL_LOW_16_1),
    .I1(execute_to_memory_MUL_HL[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam memory_MUL_LOW_16_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_17_s0 (
    .SUM(memory_MUL_LOW[17]),
    .COUT(memory_MUL_LOW_17_4),
    .I0(memory_MUL_LOW_17_1),
    .I1(execute_to_memory_MUL_HL[1]),
    .I3(GND),
    .CIN(memory_MUL_LOW_16_4) 
);
defparam memory_MUL_LOW_17_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_18_s0 (
    .SUM(memory_MUL_LOW[18]),
    .COUT(memory_MUL_LOW_18_4),
    .I0(memory_MUL_LOW_18_1),
    .I1(execute_to_memory_MUL_HL[2]),
    .I3(GND),
    .CIN(memory_MUL_LOW_17_4) 
);
defparam memory_MUL_LOW_18_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_19_s0 (
    .SUM(memory_MUL_LOW[19]),
    .COUT(memory_MUL_LOW_19_4),
    .I0(memory_MUL_LOW_19_1),
    .I1(execute_to_memory_MUL_HL[3]),
    .I3(GND),
    .CIN(memory_MUL_LOW_18_4) 
);
defparam memory_MUL_LOW_19_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_20_s0 (
    .SUM(memory_MUL_LOW[20]),
    .COUT(memory_MUL_LOW_20_4),
    .I0(memory_MUL_LOW_20_1),
    .I1(execute_to_memory_MUL_HL[4]),
    .I3(GND),
    .CIN(memory_MUL_LOW_19_4) 
);
defparam memory_MUL_LOW_20_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_21_s0 (
    .SUM(memory_MUL_LOW[21]),
    .COUT(memory_MUL_LOW_21_4),
    .I0(memory_MUL_LOW_21_1),
    .I1(execute_to_memory_MUL_HL[5]),
    .I3(GND),
    .CIN(memory_MUL_LOW_20_4) 
);
defparam memory_MUL_LOW_21_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_22_s0 (
    .SUM(memory_MUL_LOW[22]),
    .COUT(memory_MUL_LOW_22_4),
    .I0(memory_MUL_LOW_22_1),
    .I1(execute_to_memory_MUL_HL[6]),
    .I3(GND),
    .CIN(memory_MUL_LOW_21_4) 
);
defparam memory_MUL_LOW_22_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_23_s0 (
    .SUM(memory_MUL_LOW[23]),
    .COUT(memory_MUL_LOW_23_4),
    .I0(memory_MUL_LOW_23_1),
    .I1(execute_to_memory_MUL_HL[7]),
    .I3(GND),
    .CIN(memory_MUL_LOW_22_4) 
);
defparam memory_MUL_LOW_23_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_24_s0 (
    .SUM(memory_MUL_LOW[24]),
    .COUT(memory_MUL_LOW_24_4),
    .I0(memory_MUL_LOW_24_1),
    .I1(execute_to_memory_MUL_HL[8]),
    .I3(GND),
    .CIN(memory_MUL_LOW_23_4) 
);
defparam memory_MUL_LOW_24_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_25_s0 (
    .SUM(memory_MUL_LOW[25]),
    .COUT(memory_MUL_LOW_25_4),
    .I0(memory_MUL_LOW_25_1),
    .I1(execute_to_memory_MUL_HL[9]),
    .I3(GND),
    .CIN(memory_MUL_LOW_24_4) 
);
defparam memory_MUL_LOW_25_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_26_s0 (
    .SUM(memory_MUL_LOW[26]),
    .COUT(memory_MUL_LOW_26_4),
    .I0(memory_MUL_LOW_26_1),
    .I1(execute_to_memory_MUL_HL[10]),
    .I3(GND),
    .CIN(memory_MUL_LOW_25_4) 
);
defparam memory_MUL_LOW_26_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_27_s0 (
    .SUM(memory_MUL_LOW[27]),
    .COUT(memory_MUL_LOW_27_4),
    .I0(memory_MUL_LOW_27_1),
    .I1(execute_to_memory_MUL_HL[11]),
    .I3(GND),
    .CIN(memory_MUL_LOW_26_4) 
);
defparam memory_MUL_LOW_27_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_28_s0 (
    .SUM(memory_MUL_LOW[28]),
    .COUT(memory_MUL_LOW_28_4),
    .I0(memory_MUL_LOW_28_1),
    .I1(execute_to_memory_MUL_HL[12]),
    .I3(GND),
    .CIN(memory_MUL_LOW_27_4) 
);
defparam memory_MUL_LOW_28_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_29_s0 (
    .SUM(memory_MUL_LOW[29]),
    .COUT(memory_MUL_LOW_29_4),
    .I0(memory_MUL_LOW_29_1),
    .I1(execute_to_memory_MUL_HL[13]),
    .I3(GND),
    .CIN(memory_MUL_LOW_28_4) 
);
defparam memory_MUL_LOW_29_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_30_s0 (
    .SUM(memory_MUL_LOW[30]),
    .COUT(memory_MUL_LOW_30_4),
    .I0(memory_MUL_LOW_30_1),
    .I1(execute_to_memory_MUL_HL[14]),
    .I3(GND),
    .CIN(memory_MUL_LOW_29_4) 
);
defparam memory_MUL_LOW_30_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_31_s0 (
    .SUM(memory_MUL_LOW[31]),
    .COUT(memory_MUL_LOW_31_4),
    .I0(memory_MUL_LOW_31_1),
    .I1(execute_to_memory_MUL_HL[15]),
    .I3(GND),
    .CIN(memory_MUL_LOW_30_4) 
);
defparam memory_MUL_LOW_31_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_32_s0 (
    .SUM(memory_MUL_LOW[32]),
    .COUT(memory_MUL_LOW_32_4),
    .I0(memory_MUL_LOW_32_1),
    .I1(execute_to_memory_MUL_HL[16]),
    .I3(GND),
    .CIN(memory_MUL_LOW_31_4) 
);
defparam memory_MUL_LOW_32_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_33_s0 (
    .SUM(memory_MUL_LOW[33]),
    .COUT(memory_MUL_LOW_33_4),
    .I0(memory_MUL_LOW_33_1),
    .I1(execute_to_memory_MUL_HL[17]),
    .I3(GND),
    .CIN(memory_MUL_LOW_32_4) 
);
defparam memory_MUL_LOW_33_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_34_s0 (
    .SUM(memory_MUL_LOW[34]),
    .COUT(memory_MUL_LOW_34_4),
    .I0(memory_MUL_LOW_34_1),
    .I1(execute_to_memory_MUL_HL[18]),
    .I3(GND),
    .CIN(memory_MUL_LOW_33_4) 
);
defparam memory_MUL_LOW_34_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_35_s0 (
    .SUM(memory_MUL_LOW[35]),
    .COUT(memory_MUL_LOW_35_4),
    .I0(memory_MUL_LOW_35_1),
    .I1(execute_to_memory_MUL_HL[19]),
    .I3(GND),
    .CIN(memory_MUL_LOW_34_4) 
);
defparam memory_MUL_LOW_35_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_36_s0 (
    .SUM(memory_MUL_LOW[36]),
    .COUT(memory_MUL_LOW_36_4),
    .I0(memory_MUL_LOW_36_1),
    .I1(execute_to_memory_MUL_HL[20]),
    .I3(GND),
    .CIN(memory_MUL_LOW_35_4) 
);
defparam memory_MUL_LOW_36_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_37_s0 (
    .SUM(memory_MUL_LOW[37]),
    .COUT(memory_MUL_LOW_37_4),
    .I0(memory_MUL_LOW_37_1),
    .I1(execute_to_memory_MUL_HL[21]),
    .I3(GND),
    .CIN(memory_MUL_LOW_36_4) 
);
defparam memory_MUL_LOW_37_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_38_s0 (
    .SUM(memory_MUL_LOW[38]),
    .COUT(memory_MUL_LOW_38_4),
    .I0(memory_MUL_LOW_38_1),
    .I1(execute_to_memory_MUL_HL[22]),
    .I3(GND),
    .CIN(memory_MUL_LOW_37_4) 
);
defparam memory_MUL_LOW_38_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_39_s0 (
    .SUM(memory_MUL_LOW[39]),
    .COUT(memory_MUL_LOW_39_4),
    .I0(memory_MUL_LOW_39_1),
    .I1(execute_to_memory_MUL_HL[23]),
    .I3(GND),
    .CIN(memory_MUL_LOW_38_4) 
);
defparam memory_MUL_LOW_39_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_40_s0 (
    .SUM(memory_MUL_LOW[40]),
    .COUT(memory_MUL_LOW_40_4),
    .I0(memory_MUL_LOW_40_1),
    .I1(execute_to_memory_MUL_HL[24]),
    .I3(GND),
    .CIN(memory_MUL_LOW_39_4) 
);
defparam memory_MUL_LOW_40_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_41_s0 (
    .SUM(memory_MUL_LOW[41]),
    .COUT(memory_MUL_LOW_41_4),
    .I0(memory_MUL_LOW_41_1),
    .I1(execute_to_memory_MUL_HL[25]),
    .I3(GND),
    .CIN(memory_MUL_LOW_40_4) 
);
defparam memory_MUL_LOW_41_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_42_s0 (
    .SUM(memory_MUL_LOW[42]),
    .COUT(memory_MUL_LOW_42_4),
    .I0(memory_MUL_LOW_42_1),
    .I1(execute_to_memory_MUL_HL[26]),
    .I3(GND),
    .CIN(memory_MUL_LOW_41_4) 
);
defparam memory_MUL_LOW_42_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_43_s0 (
    .SUM(memory_MUL_LOW[43]),
    .COUT(memory_MUL_LOW_43_4),
    .I0(memory_MUL_LOW_43_1),
    .I1(execute_to_memory_MUL_HL[27]),
    .I3(GND),
    .CIN(memory_MUL_LOW_42_4) 
);
defparam memory_MUL_LOW_43_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_44_s0 (
    .SUM(memory_MUL_LOW[44]),
    .COUT(memory_MUL_LOW_44_4),
    .I0(memory_MUL_LOW_44_1),
    .I1(execute_to_memory_MUL_HL[28]),
    .I3(GND),
    .CIN(memory_MUL_LOW_43_4) 
);
defparam memory_MUL_LOW_44_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_45_s0 (
    .SUM(memory_MUL_LOW[45]),
    .COUT(memory_MUL_LOW_45_4),
    .I0(memory_MUL_LOW_45_1),
    .I1(execute_to_memory_MUL_HL[29]),
    .I3(GND),
    .CIN(memory_MUL_LOW_44_4) 
);
defparam memory_MUL_LOW_45_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_46_s0 (
    .SUM(memory_MUL_LOW[46]),
    .COUT(memory_MUL_LOW_46_4),
    .I0(memory_MUL_LOW_46_1),
    .I1(execute_to_memory_MUL_HL[30]),
    .I3(GND),
    .CIN(memory_MUL_LOW_45_4) 
);
defparam memory_MUL_LOW_46_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_47_s0 (
    .SUM(memory_MUL_LOW[47]),
    .COUT(memory_MUL_LOW_47_4),
    .I0(memory_MUL_LOW_47_1),
    .I1(execute_to_memory_MUL_HL[31]),
    .I3(GND),
    .CIN(memory_MUL_LOW_46_4) 
);
defparam memory_MUL_LOW_47_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_48_s0 (
    .SUM(memory_MUL_LOW[48]),
    .COUT(memory_MUL_LOW_48_4),
    .I0(memory_MUL_LOW_48_1),
    .I1(execute_to_memory_MUL_HL[32]),
    .I3(GND),
    .CIN(memory_MUL_LOW_47_4) 
);
defparam memory_MUL_LOW_48_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_49_s0 (
    .SUM(memory_MUL_LOW[49]),
    .COUT(memory_MUL_LOW_49_4),
    .I0(memory_MUL_LOW_49_1),
    .I1(execute_to_memory_MUL_HL[33]),
    .I3(GND),
    .CIN(memory_MUL_LOW_48_4) 
);
defparam memory_MUL_LOW_49_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_50_s0 (
    .SUM(memory_MUL_LOW[50]),
    .COUT(memory_MUL_LOW_50_4),
    .I0(memory_MUL_LOW_50_1),
    .I1(execute_to_memory_MUL_HL[33]),
    .I3(GND),
    .CIN(memory_MUL_LOW_49_4) 
);
defparam memory_MUL_LOW_50_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_51_s0 (
    .SUM(memory_MUL_LOW[51]),
    .COUT(memory_MUL_LOW_51_1_COUT),
    .I0(memory_MUL_LOW_51_1),
    .I1(execute_to_memory_MUL_HL[33]),
    .I3(GND),
    .CIN(memory_MUL_LOW_50_4) 
);
defparam memory_MUL_LOW_51_s0.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_32_s (
    .SUM(writeBack_MulPlugin_result[32]),
    .COUT(writeBack_MulPlugin_result_32_3),
    .I0(memory_to_writeBack_MUL_LOW[32]),
    .I1(memory_to_writeBack_MUL_HH[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam writeBack_MulPlugin_result_32_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_33_s (
    .SUM(writeBack_MulPlugin_result[33]),
    .COUT(writeBack_MulPlugin_result_33_3),
    .I0(memory_to_writeBack_MUL_LOW[33]),
    .I1(memory_to_writeBack_MUL_HH[1]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_32_3) 
);
defparam writeBack_MulPlugin_result_33_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_34_s (
    .SUM(writeBack_MulPlugin_result[34]),
    .COUT(writeBack_MulPlugin_result_34_3),
    .I0(memory_to_writeBack_MUL_LOW[34]),
    .I1(memory_to_writeBack_MUL_HH[2]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_33_3) 
);
defparam writeBack_MulPlugin_result_34_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_35_s (
    .SUM(writeBack_MulPlugin_result[35]),
    .COUT(writeBack_MulPlugin_result_35_3),
    .I0(memory_to_writeBack_MUL_LOW[35]),
    .I1(memory_to_writeBack_MUL_HH[3]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_34_3) 
);
defparam writeBack_MulPlugin_result_35_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_36_s (
    .SUM(writeBack_MulPlugin_result[36]),
    .COUT(writeBack_MulPlugin_result_36_3),
    .I0(memory_to_writeBack_MUL_LOW[36]),
    .I1(memory_to_writeBack_MUL_HH[4]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_35_3) 
);
defparam writeBack_MulPlugin_result_36_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_37_s (
    .SUM(writeBack_MulPlugin_result[37]),
    .COUT(writeBack_MulPlugin_result_37_3),
    .I0(memory_to_writeBack_MUL_LOW[37]),
    .I1(memory_to_writeBack_MUL_HH[5]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_36_3) 
);
defparam writeBack_MulPlugin_result_37_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_38_s (
    .SUM(writeBack_MulPlugin_result[38]),
    .COUT(writeBack_MulPlugin_result_38_3),
    .I0(memory_to_writeBack_MUL_LOW[38]),
    .I1(memory_to_writeBack_MUL_HH[6]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_37_3) 
);
defparam writeBack_MulPlugin_result_38_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_39_s (
    .SUM(writeBack_MulPlugin_result[39]),
    .COUT(writeBack_MulPlugin_result_39_3),
    .I0(memory_to_writeBack_MUL_LOW[39]),
    .I1(memory_to_writeBack_MUL_HH[7]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_38_3) 
);
defparam writeBack_MulPlugin_result_39_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_40_s (
    .SUM(writeBack_MulPlugin_result[40]),
    .COUT(writeBack_MulPlugin_result_40_3),
    .I0(memory_to_writeBack_MUL_LOW[40]),
    .I1(memory_to_writeBack_MUL_HH[8]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_39_3) 
);
defparam writeBack_MulPlugin_result_40_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_41_s (
    .SUM(writeBack_MulPlugin_result[41]),
    .COUT(writeBack_MulPlugin_result_41_3),
    .I0(memory_to_writeBack_MUL_LOW[41]),
    .I1(memory_to_writeBack_MUL_HH[9]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_40_3) 
);
defparam writeBack_MulPlugin_result_41_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_42_s (
    .SUM(writeBack_MulPlugin_result[42]),
    .COUT(writeBack_MulPlugin_result_42_3),
    .I0(memory_to_writeBack_MUL_LOW[42]),
    .I1(memory_to_writeBack_MUL_HH[10]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_41_3) 
);
defparam writeBack_MulPlugin_result_42_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_43_s (
    .SUM(writeBack_MulPlugin_result[43]),
    .COUT(writeBack_MulPlugin_result_43_3),
    .I0(memory_to_writeBack_MUL_LOW[43]),
    .I1(memory_to_writeBack_MUL_HH[11]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_42_3) 
);
defparam writeBack_MulPlugin_result_43_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_44_s (
    .SUM(writeBack_MulPlugin_result[44]),
    .COUT(writeBack_MulPlugin_result_44_3),
    .I0(memory_to_writeBack_MUL_LOW[44]),
    .I1(memory_to_writeBack_MUL_HH[12]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_43_3) 
);
defparam writeBack_MulPlugin_result_44_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_45_s (
    .SUM(writeBack_MulPlugin_result[45]),
    .COUT(writeBack_MulPlugin_result_45_3),
    .I0(memory_to_writeBack_MUL_LOW[45]),
    .I1(memory_to_writeBack_MUL_HH[13]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_44_3) 
);
defparam writeBack_MulPlugin_result_45_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_46_s (
    .SUM(writeBack_MulPlugin_result[46]),
    .COUT(writeBack_MulPlugin_result_46_3),
    .I0(memory_to_writeBack_MUL_LOW[46]),
    .I1(memory_to_writeBack_MUL_HH[14]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_45_3) 
);
defparam writeBack_MulPlugin_result_46_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_47_s (
    .SUM(writeBack_MulPlugin_result[47]),
    .COUT(writeBack_MulPlugin_result_47_3),
    .I0(memory_to_writeBack_MUL_LOW[47]),
    .I1(memory_to_writeBack_MUL_HH[15]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_46_3) 
);
defparam writeBack_MulPlugin_result_47_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_48_s (
    .SUM(writeBack_MulPlugin_result[48]),
    .COUT(writeBack_MulPlugin_result_48_3),
    .I0(memory_to_writeBack_MUL_LOW[48]),
    .I1(memory_to_writeBack_MUL_HH[16]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_47_3) 
);
defparam writeBack_MulPlugin_result_48_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_49_s (
    .SUM(writeBack_MulPlugin_result[49]),
    .COUT(writeBack_MulPlugin_result_49_3),
    .I0(memory_to_writeBack_MUL_LOW[49]),
    .I1(memory_to_writeBack_MUL_HH[17]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_48_3) 
);
defparam writeBack_MulPlugin_result_49_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_50_s (
    .SUM(writeBack_MulPlugin_result[50]),
    .COUT(writeBack_MulPlugin_result_50_3),
    .I0(memory_to_writeBack_MUL_LOW[50]),
    .I1(memory_to_writeBack_MUL_HH[18]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_49_3) 
);
defparam writeBack_MulPlugin_result_50_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_51_s (
    .SUM(writeBack_MulPlugin_result[51]),
    .COUT(writeBack_MulPlugin_result_51_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[19]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_50_3) 
);
defparam writeBack_MulPlugin_result_51_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_52_s (
    .SUM(writeBack_MulPlugin_result[52]),
    .COUT(writeBack_MulPlugin_result_52_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[20]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_51_3) 
);
defparam writeBack_MulPlugin_result_52_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_53_s (
    .SUM(writeBack_MulPlugin_result[53]),
    .COUT(writeBack_MulPlugin_result_53_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[21]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_52_3) 
);
defparam writeBack_MulPlugin_result_53_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_54_s (
    .SUM(writeBack_MulPlugin_result[54]),
    .COUT(writeBack_MulPlugin_result_54_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[22]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_53_3) 
);
defparam writeBack_MulPlugin_result_54_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_55_s (
    .SUM(writeBack_MulPlugin_result[55]),
    .COUT(writeBack_MulPlugin_result_55_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[23]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_54_3) 
);
defparam writeBack_MulPlugin_result_55_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_56_s (
    .SUM(writeBack_MulPlugin_result[56]),
    .COUT(writeBack_MulPlugin_result_56_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[24]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_55_3) 
);
defparam writeBack_MulPlugin_result_56_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_57_s (
    .SUM(writeBack_MulPlugin_result[57]),
    .COUT(writeBack_MulPlugin_result_57_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[25]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_56_3) 
);
defparam writeBack_MulPlugin_result_57_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_58_s (
    .SUM(writeBack_MulPlugin_result[58]),
    .COUT(writeBack_MulPlugin_result_58_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[26]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_57_3) 
);
defparam writeBack_MulPlugin_result_58_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_59_s (
    .SUM(writeBack_MulPlugin_result[59]),
    .COUT(writeBack_MulPlugin_result_59_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[27]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_58_3) 
);
defparam writeBack_MulPlugin_result_59_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_60_s (
    .SUM(writeBack_MulPlugin_result[60]),
    .COUT(writeBack_MulPlugin_result_60_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[28]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_59_3) 
);
defparam writeBack_MulPlugin_result_60_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_61_s (
    .SUM(writeBack_MulPlugin_result[61]),
    .COUT(writeBack_MulPlugin_result_61_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[29]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_60_3) 
);
defparam writeBack_MulPlugin_result_61_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_62_s (
    .SUM(writeBack_MulPlugin_result[62]),
    .COUT(writeBack_MulPlugin_result_62_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[30]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_61_3) 
);
defparam writeBack_MulPlugin_result_62_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_63_s (
    .SUM(writeBack_MulPlugin_result[63]),
    .COUT(writeBack_MulPlugin_result_63_0_COUT),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[31]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_62_3) 
);
defparam writeBack_MulPlugin_result_63_s.ALU_MODE=0;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_0_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[0]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_0_3),
    .I0(memory_DivPlugin_rs1[31]),
    .I1(memory_DivPlugin_rs2[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_0_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_1_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[1]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_1_3),
    .I0(memory_DivPlugin_accumulator[0]),
    .I1(memory_DivPlugin_rs2[1]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_0_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_1_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_2_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[2]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_2_3),
    .I0(memory_DivPlugin_accumulator[1]),
    .I1(memory_DivPlugin_rs2[2]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_1_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_2_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_3_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[3]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_3_3),
    .I0(memory_DivPlugin_accumulator[2]),
    .I1(memory_DivPlugin_rs2[3]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_2_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_3_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_4_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[4]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_4_3),
    .I0(memory_DivPlugin_accumulator[3]),
    .I1(memory_DivPlugin_rs2[4]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_3_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_4_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_5_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[5]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_5_3),
    .I0(memory_DivPlugin_accumulator[4]),
    .I1(memory_DivPlugin_rs2[5]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_4_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_5_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_6_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[6]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_6_3),
    .I0(memory_DivPlugin_accumulator[5]),
    .I1(memory_DivPlugin_rs2[6]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_5_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_6_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_7_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[7]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_7_3),
    .I0(memory_DivPlugin_accumulator[6]),
    .I1(memory_DivPlugin_rs2[7]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_6_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_7_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_8_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[8]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_8_3),
    .I0(memory_DivPlugin_accumulator[7]),
    .I1(memory_DivPlugin_rs2[8]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_7_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_8_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_9_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[9]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_9_3),
    .I0(memory_DivPlugin_accumulator[8]),
    .I1(memory_DivPlugin_rs2[9]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_8_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_9_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_10_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[10]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_10_3),
    .I0(memory_DivPlugin_accumulator[9]),
    .I1(memory_DivPlugin_rs2[10]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_9_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_10_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_11_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[11]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_11_3),
    .I0(memory_DivPlugin_accumulator[10]),
    .I1(memory_DivPlugin_rs2[11]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_10_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_11_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_12_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[12]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_12_3),
    .I0(memory_DivPlugin_accumulator[11]),
    .I1(memory_DivPlugin_rs2[12]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_11_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_12_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_13_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[13]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_13_3),
    .I0(memory_DivPlugin_accumulator[12]),
    .I1(memory_DivPlugin_rs2[13]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_12_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_13_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_14_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[14]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_14_3),
    .I0(memory_DivPlugin_accumulator[13]),
    .I1(memory_DivPlugin_rs2[14]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_13_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_14_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_15_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[15]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_15_3),
    .I0(memory_DivPlugin_accumulator[14]),
    .I1(memory_DivPlugin_rs2[15]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_14_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_15_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_16_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[16]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_16_3),
    .I0(memory_DivPlugin_accumulator[15]),
    .I1(memory_DivPlugin_rs2[16]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_15_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_16_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_17_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[17]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_17_3),
    .I0(memory_DivPlugin_accumulator[16]),
    .I1(memory_DivPlugin_rs2[17]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_16_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_17_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_18_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[18]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_18_3),
    .I0(memory_DivPlugin_accumulator[17]),
    .I1(memory_DivPlugin_rs2[18]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_17_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_18_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_19_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[19]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_19_3),
    .I0(memory_DivPlugin_accumulator[18]),
    .I1(memory_DivPlugin_rs2[19]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_18_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_19_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_20_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[20]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_20_3),
    .I0(memory_DivPlugin_accumulator[19]),
    .I1(memory_DivPlugin_rs2[20]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_19_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_20_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_21_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[21]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_21_3),
    .I0(memory_DivPlugin_accumulator[20]),
    .I1(memory_DivPlugin_rs2[21]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_20_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_21_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_22_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[22]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_22_3),
    .I0(memory_DivPlugin_accumulator[21]),
    .I1(memory_DivPlugin_rs2[22]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_21_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_22_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_23_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[23]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_23_3),
    .I0(memory_DivPlugin_accumulator[22]),
    .I1(memory_DivPlugin_rs2[23]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_22_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_23_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_24_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[24]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_24_3),
    .I0(memory_DivPlugin_accumulator[23]),
    .I1(memory_DivPlugin_rs2[24]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_23_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_24_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_25_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[25]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_25_3),
    .I0(memory_DivPlugin_accumulator[24]),
    .I1(memory_DivPlugin_rs2[25]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_24_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_25_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_26_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[26]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_26_3),
    .I0(memory_DivPlugin_accumulator[25]),
    .I1(memory_DivPlugin_rs2[26]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_25_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_26_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_27_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[27]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_27_3),
    .I0(memory_DivPlugin_accumulator[26]),
    .I1(memory_DivPlugin_rs2[27]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_26_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_27_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_28_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[28]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_28_3),
    .I0(memory_DivPlugin_accumulator[27]),
    .I1(memory_DivPlugin_rs2[28]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_27_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_28_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_29_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[29]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_29_3),
    .I0(memory_DivPlugin_accumulator[28]),
    .I1(memory_DivPlugin_rs2[29]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_28_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_29_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_30_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[30]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_30_3),
    .I0(memory_DivPlugin_accumulator[29]),
    .I1(memory_DivPlugin_rs2[30]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_29_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_30_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_31_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[31]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_31_3),
    .I0(memory_DivPlugin_accumulator[30]),
    .I1(memory_DivPlugin_rs2[31]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_30_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_31_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_32_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_32_0_COUT),
    .I0(memory_DivPlugin_accumulator[31]),
    .I1(GND),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_31_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_32_s.ALU_MODE=1;
  ALU n14880_s0 (
    .SUM(n14880_1_SUM),
    .COUT(n14880_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[0]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I3(GND),
    .CIN(GND) 
);
defparam n14880_s0.ALU_MODE=3;
  ALU n14881_s0 (
    .SUM(n14881_1_SUM),
    .COUT(n14881_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[1]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I3(GND),
    .CIN(n14880_3) 
);
defparam n14881_s0.ALU_MODE=3;
  ALU n14882_s0 (
    .SUM(n14882_1_SUM),
    .COUT(n14882_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[2]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I3(GND),
    .CIN(n14881_3) 
);
defparam n14882_s0.ALU_MODE=3;
  ALU n14883_s0 (
    .SUM(n14883_1_SUM),
    .COUT(n14883_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[3]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .I3(GND),
    .CIN(n14882_3) 
);
defparam n14883_s0.ALU_MODE=3;
  ALU n14884_s0 (
    .SUM(n14884_1_SUM),
    .COUT(n14884_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .I3(GND),
    .CIN(n14883_3) 
);
defparam n14884_s0.ALU_MODE=3;
  ALU n14886_s0 (
    .SUM(n14886_1_SUM),
    .COUT(n14886_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[0]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I3(GND),
    .CIN(GND) 
);
defparam n14886_s0.ALU_MODE=3;
  ALU n14887_s0 (
    .SUM(n14887_1_SUM),
    .COUT(n14887_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[1]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I3(GND),
    .CIN(n14886_3) 
);
defparam n14887_s0.ALU_MODE=3;
  ALU n14888_s0 (
    .SUM(n14888_1_SUM),
    .COUT(n14888_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[2]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I3(GND),
    .CIN(n14887_3) 
);
defparam n14888_s0.ALU_MODE=3;
  ALU n14889_s0 (
    .SUM(n14889_1_SUM),
    .COUT(n14889_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[3]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I3(GND),
    .CIN(n14888_3) 
);
defparam n14889_s0.ALU_MODE=3;
  ALU n14890_s0 (
    .SUM(n14890_1_SUM),
    .COUT(n14890_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I3(GND),
    .CIN(n14889_3) 
);
defparam n14890_s0.ALU_MODE=3;
  ALU n14893_s0 (
    .SUM(n14893_1_SUM),
    .COUT(n14893_3),
    .I0(memory_to_writeBack_INSTRUCTION[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I3(GND),
    .CIN(GND) 
);
defparam n14893_s0.ALU_MODE=3;
  ALU n14894_s0 (
    .SUM(n14894_1_SUM),
    .COUT(n14894_3),
    .I0(memory_to_writeBack_INSTRUCTION[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I3(GND),
    .CIN(n14893_3) 
);
defparam n14894_s0.ALU_MODE=3;
  ALU n14895_s0 (
    .SUM(n14895_1_SUM),
    .COUT(n14895_3),
    .I0(memory_to_writeBack_INSTRUCTION[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I3(GND),
    .CIN(n14894_3) 
);
defparam n14895_s0.ALU_MODE=3;
  ALU n14896_s0 (
    .SUM(n14896_1_SUM),
    .COUT(n14896_3),
    .I0(memory_to_writeBack_INSTRUCTION[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .I3(GND),
    .CIN(n14895_3) 
);
defparam n14896_s0.ALU_MODE=3;
  ALU n14897_s0 (
    .SUM(n14897_1_SUM),
    .COUT(n14897_3),
    .I0(memory_to_writeBack_INSTRUCTION[11]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .I3(GND),
    .CIN(n14896_3) 
);
defparam n14897_s0.ALU_MODE=3;
  ALU n14899_s0 (
    .SUM(n14899_1_SUM),
    .COUT(n14899_3),
    .I0(memory_to_writeBack_INSTRUCTION[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I3(GND),
    .CIN(GND) 
);
defparam n14899_s0.ALU_MODE=3;
  ALU n14900_s0 (
    .SUM(n14900_1_SUM),
    .COUT(n14900_3),
    .I0(memory_to_writeBack_INSTRUCTION[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I3(GND),
    .CIN(n14899_3) 
);
defparam n14900_s0.ALU_MODE=3;
  ALU n14901_s0 (
    .SUM(n14901_1_SUM),
    .COUT(n14901_3),
    .I0(memory_to_writeBack_INSTRUCTION[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I3(GND),
    .CIN(n14900_3) 
);
defparam n14901_s0.ALU_MODE=3;
  ALU n14902_s0 (
    .SUM(n14902_1_SUM),
    .COUT(n14902_3),
    .I0(memory_to_writeBack_INSTRUCTION[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I3(GND),
    .CIN(n14901_3) 
);
defparam n14902_s0.ALU_MODE=3;
  ALU n14903_s0 (
    .SUM(n14903_1_SUM),
    .COUT(n14903_3),
    .I0(memory_to_writeBack_INSTRUCTION[11]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I3(GND),
    .CIN(n14902_3) 
);
defparam n14903_s0.ALU_MODE=3;
  ALU n14908_s0 (
    .SUM(n14908_1_SUM),
    .COUT(n14908_3),
    .I0(execute_to_memory_INSTRUCTION[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I3(GND),
    .CIN(GND) 
);
defparam n14908_s0.ALU_MODE=3;
  ALU n14909_s0 (
    .SUM(n14909_1_SUM),
    .COUT(n14909_3),
    .I0(execute_to_memory_INSTRUCTION[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I3(GND),
    .CIN(n14908_3) 
);
defparam n14909_s0.ALU_MODE=3;
  ALU n14910_s0 (
    .SUM(n14910_1_SUM),
    .COUT(n14910_3),
    .I0(execute_to_memory_INSTRUCTION[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I3(GND),
    .CIN(n14909_3) 
);
defparam n14910_s0.ALU_MODE=3;
  ALU n14911_s0 (
    .SUM(n14911_1_SUM),
    .COUT(n14911_3),
    .I0(execute_to_memory_INSTRUCTION[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .I3(GND),
    .CIN(n14910_3) 
);
defparam n14911_s0.ALU_MODE=3;
  ALU n14912_s0 (
    .SUM(n14912_1_SUM),
    .COUT(n14912_3),
    .I0(execute_to_memory_INSTRUCTION[11]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .I3(GND),
    .CIN(n14911_3) 
);
defparam n14912_s0.ALU_MODE=3;
  ALU n14914_s0 (
    .SUM(n14914_1_SUM),
    .COUT(n14914_3),
    .I0(execute_to_memory_INSTRUCTION[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I3(GND),
    .CIN(GND) 
);
defparam n14914_s0.ALU_MODE=3;
  ALU n14915_s0 (
    .SUM(n14915_1_SUM),
    .COUT(n14915_3),
    .I0(execute_to_memory_INSTRUCTION[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I3(GND),
    .CIN(n14914_3) 
);
defparam n14915_s0.ALU_MODE=3;
  ALU n14916_s0 (
    .SUM(n14916_1_SUM),
    .COUT(n14916_3),
    .I0(execute_to_memory_INSTRUCTION[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I3(GND),
    .CIN(n14915_3) 
);
defparam n14916_s0.ALU_MODE=3;
  ALU n14917_s0 (
    .SUM(n14917_1_SUM),
    .COUT(n14917_3),
    .I0(execute_to_memory_INSTRUCTION[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I3(GND),
    .CIN(n14916_3) 
);
defparam n14917_s0.ALU_MODE=3;
  ALU n14918_s0 (
    .SUM(n14918_1_SUM),
    .COUT(n14918_3),
    .I0(execute_to_memory_INSTRUCTION[11]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I3(GND),
    .CIN(n14917_3) 
);
defparam n14918_s0.ALU_MODE=3;
  ALU n14923_s0 (
    .SUM(n14923_1_SUM),
    .COUT(n14923_3),
    .I0(decode_to_execute_INSTRUCTION[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I3(GND),
    .CIN(GND) 
);
defparam n14923_s0.ALU_MODE=3;
  ALU n14924_s0 (
    .SUM(n14924_1_SUM),
    .COUT(n14924_3),
    .I0(decode_to_execute_INSTRUCTION[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I3(GND),
    .CIN(n14923_3) 
);
defparam n14924_s0.ALU_MODE=3;
  ALU n14925_s0 (
    .SUM(n14925_1_SUM),
    .COUT(n14925_3),
    .I0(decode_to_execute_INSTRUCTION[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I3(GND),
    .CIN(n14924_3) 
);
defparam n14925_s0.ALU_MODE=3;
  ALU n14926_s0 (
    .SUM(n14926_1_SUM),
    .COUT(n14926_3),
    .I0(decode_to_execute_INSTRUCTION[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .I3(GND),
    .CIN(n14925_3) 
);
defparam n14926_s0.ALU_MODE=3;
  ALU n14927_s0 (
    .SUM(n14927_1_SUM),
    .COUT(n14927_3),
    .I0(decode_to_execute_INSTRUCTION[11]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .I3(GND),
    .CIN(n14926_3) 
);
defparam n14927_s0.ALU_MODE=3;
  ALU n14929_s0 (
    .SUM(n14929_1_SUM),
    .COUT(n14929_3),
    .I0(decode_to_execute_INSTRUCTION[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I3(GND),
    .CIN(GND) 
);
defparam n14929_s0.ALU_MODE=3;
  ALU n14930_s0 (
    .SUM(n14930_1_SUM),
    .COUT(n14930_3),
    .I0(decode_to_execute_INSTRUCTION[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I3(GND),
    .CIN(n14929_3) 
);
defparam n14930_s0.ALU_MODE=3;
  ALU n14931_s0 (
    .SUM(n14931_1_SUM),
    .COUT(n14931_3),
    .I0(decode_to_execute_INSTRUCTION[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I3(GND),
    .CIN(n14930_3) 
);
defparam n14931_s0.ALU_MODE=3;
  ALU n14932_s0 (
    .SUM(n14932_1_SUM),
    .COUT(n14932_3),
    .I0(decode_to_execute_INSTRUCTION[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I3(GND),
    .CIN(n14931_3) 
);
defparam n14932_s0.ALU_MODE=3;
  ALU n14933_s0 (
    .SUM(n14933_1_SUM),
    .COUT(n14933_3),
    .I0(decode_to_execute_INSTRUCTION[11]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I3(GND),
    .CIN(n14932_3) 
);
defparam n14933_s0.ALU_MODE=3;
  ALU n14471_s0 (
    .SUM(n14471_1_SUM),
    .COUT(n14471_3),
    .I0(_zz_execute_SRC1_0_10),
    .I1(_zz_execute_SRC2_4[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n14471_s0.ALU_MODE=3;
  ALU n14472_s0 (
    .SUM(n14472_1_SUM),
    .COUT(n14472_3),
    .I0(_zz_execute_SRC1_1_9),
    .I1(_zz_execute_SRC2_4[1]),
    .I3(GND),
    .CIN(n14471_3) 
);
defparam n14472_s0.ALU_MODE=3;
  ALU n14473_s0 (
    .SUM(n14473_1_SUM),
    .COUT(n14473_3),
    .I0(_zz_execute_SRC1[2]),
    .I1(_zz_execute_SRC2_4[2]),
    .I3(GND),
    .CIN(n14472_3) 
);
defparam n14473_s0.ALU_MODE=3;
  ALU n14474_s0 (
    .SUM(n14474_1_SUM),
    .COUT(n14474_3),
    .I0(_zz_execute_SRC1_3_9),
    .I1(_zz_execute_SRC2_4[3]),
    .I3(GND),
    .CIN(n14473_3) 
);
defparam n14474_s0.ALU_MODE=3;
  ALU n14475_s0 (
    .SUM(n14475_1_SUM),
    .COUT(n14475_3),
    .I0(_zz_execute_SRC1_4_9),
    .I1(_zz_execute_SRC2_4[4]),
    .I3(GND),
    .CIN(n14474_3) 
);
defparam n14475_s0.ALU_MODE=3;
  ALU n14476_s0 (
    .SUM(n14476_1_SUM),
    .COUT(n14476_3),
    .I0(_zz_execute_SRC1[5]),
    .I1(_zz_execute_SRC2_4_5_9),
    .I3(GND),
    .CIN(n14475_3) 
);
defparam n14476_s0.ALU_MODE=3;
  ALU n14477_s0 (
    .SUM(n14477_1_SUM),
    .COUT(n14477_3),
    .I0(_zz_execute_SRC1[6]),
    .I1(_zz_execute_SRC2_4_6_8),
    .I3(GND),
    .CIN(n14476_3) 
);
defparam n14477_s0.ALU_MODE=3;
  ALU n14478_s0 (
    .SUM(n14478_1_SUM),
    .COUT(n14478_3),
    .I0(_zz_execute_SRC1[7]),
    .I1(_zz_execute_SRC2_4_7_8),
    .I3(GND),
    .CIN(n14477_3) 
);
defparam n14478_s0.ALU_MODE=3;
  ALU n14479_s0 (
    .SUM(n14479_1_SUM),
    .COUT(n14479_3),
    .I0(_zz_execute_SRC1[8]),
    .I1(_zz_execute_SRC2_4_8_8),
    .I3(GND),
    .CIN(n14478_3) 
);
defparam n14479_s0.ALU_MODE=3;
  ALU n14480_s0 (
    .SUM(n14480_1_SUM),
    .COUT(n14480_3),
    .I0(_zz_execute_SRC1[9]),
    .I1(_zz_execute_SRC2_4_9_8),
    .I3(GND),
    .CIN(n14479_3) 
);
defparam n14480_s0.ALU_MODE=3;
  ALU n14481_s0 (
    .SUM(n14481_1_SUM),
    .COUT(n14481_3),
    .I0(_zz_execute_SRC1[10]),
    .I1(_zz_execute_SRC2_4_10_8),
    .I3(GND),
    .CIN(n14480_3) 
);
defparam n14481_s0.ALU_MODE=3;
  ALU n14482_s0 (
    .SUM(n14482_1_SUM),
    .COUT(n14482_3),
    .I0(_zz_execute_SRC1[11]),
    .I1(_zz_execute_SRC2_4_11_8),
    .I3(GND),
    .CIN(n14481_3) 
);
defparam n14482_s0.ALU_MODE=3;
  ALU n14483_s0 (
    .SUM(n14483_1_SUM),
    .COUT(n14483_3),
    .I0(_zz_execute_SRC1[12]),
    .I1(_zz_execute_SRC2_4_12_8),
    .I3(GND),
    .CIN(n14482_3) 
);
defparam n14483_s0.ALU_MODE=3;
  ALU n14484_s0 (
    .SUM(n14484_1_SUM),
    .COUT(n14484_3),
    .I0(_zz_execute_SRC1[13]),
    .I1(_zz_execute_SRC2_4_13_8),
    .I3(GND),
    .CIN(n14483_3) 
);
defparam n14484_s0.ALU_MODE=3;
  ALU n14485_s0 (
    .SUM(n14485_1_SUM),
    .COUT(n14485_3),
    .I0(_zz_execute_SRC1[14]),
    .I1(_zz_execute_SRC2_4_14_8),
    .I3(GND),
    .CIN(n14484_3) 
);
defparam n14485_s0.ALU_MODE=3;
  ALU n14486_s0 (
    .SUM(n14486_1_SUM),
    .COUT(n14486_3),
    .I0(_zz_execute_SRC1[15]),
    .I1(_zz_execute_SRC2_4_15_8),
    .I3(GND),
    .CIN(n14485_3) 
);
defparam n14486_s0.ALU_MODE=3;
  ALU n14487_s0 (
    .SUM(n14487_1_SUM),
    .COUT(n14487_3),
    .I0(_zz_execute_SRC1[16]),
    .I1(_zz_execute_SRC2_4_16_8),
    .I3(GND),
    .CIN(n14486_3) 
);
defparam n14487_s0.ALU_MODE=3;
  ALU n14488_s0 (
    .SUM(n14488_1_SUM),
    .COUT(n14488_3),
    .I0(_zz_execute_SRC1[17]),
    .I1(_zz_execute_SRC2_4_17_8),
    .I3(GND),
    .CIN(n14487_3) 
);
defparam n14488_s0.ALU_MODE=3;
  ALU n14489_s0 (
    .SUM(n14489_1_SUM),
    .COUT(n14489_3),
    .I0(_zz_execute_SRC1[18]),
    .I1(_zz_execute_SRC2_4_18_8),
    .I3(GND),
    .CIN(n14488_3) 
);
defparam n14489_s0.ALU_MODE=3;
  ALU n14490_s0 (
    .SUM(n14490_1_SUM),
    .COUT(n14490_3),
    .I0(_zz_execute_SRC1[19]),
    .I1(_zz_execute_SRC2_4_19_8),
    .I3(GND),
    .CIN(n14489_3) 
);
defparam n14490_s0.ALU_MODE=3;
  ALU n14491_s0 (
    .SUM(n14491_1_SUM),
    .COUT(n14491_3),
    .I0(_zz_execute_SRC1[20]),
    .I1(_zz_execute_SRC2_4_20_8),
    .I3(GND),
    .CIN(n14490_3) 
);
defparam n14491_s0.ALU_MODE=3;
  ALU n14492_s0 (
    .SUM(n14492_1_SUM),
    .COUT(n14492_3),
    .I0(_zz_execute_SRC1[21]),
    .I1(_zz_execute_SRC2_4_21_8),
    .I3(GND),
    .CIN(n14491_3) 
);
defparam n14492_s0.ALU_MODE=3;
  ALU n14493_s0 (
    .SUM(n14493_1_SUM),
    .COUT(n14493_3),
    .I0(_zz_execute_SRC1[22]),
    .I1(_zz_execute_SRC2_4_22_8),
    .I3(GND),
    .CIN(n14492_3) 
);
defparam n14493_s0.ALU_MODE=3;
  ALU n14494_s0 (
    .SUM(n14494_1_SUM),
    .COUT(n14494_3),
    .I0(_zz_execute_SRC1[23]),
    .I1(_zz_execute_SRC2_4_23_8),
    .I3(GND),
    .CIN(n14493_3) 
);
defparam n14494_s0.ALU_MODE=3;
  ALU n14495_s0 (
    .SUM(n14495_1_SUM),
    .COUT(n14495_3),
    .I0(_zz_execute_SRC1[24]),
    .I1(_zz_execute_SRC2_4_24_8),
    .I3(GND),
    .CIN(n14494_3) 
);
defparam n14495_s0.ALU_MODE=3;
  ALU n14496_s0 (
    .SUM(n14496_1_SUM),
    .COUT(n14496_3),
    .I0(_zz_execute_SRC1[25]),
    .I1(_zz_execute_SRC2_4_25_8),
    .I3(GND),
    .CIN(n14495_3) 
);
defparam n14496_s0.ALU_MODE=3;
  ALU n14497_s0 (
    .SUM(n14497_1_SUM),
    .COUT(n14497_3),
    .I0(_zz_execute_SRC1[26]),
    .I1(_zz_execute_SRC2_4_26_8),
    .I3(GND),
    .CIN(n14496_3) 
);
defparam n14497_s0.ALU_MODE=3;
  ALU n14498_s0 (
    .SUM(n14498_1_SUM),
    .COUT(n14498_3),
    .I0(_zz_execute_SRC1[27]),
    .I1(_zz_execute_SRC2_4_27_8),
    .I3(GND),
    .CIN(n14497_3) 
);
defparam n14498_s0.ALU_MODE=3;
  ALU n14499_s0 (
    .SUM(n14499_1_SUM),
    .COUT(n14499_3),
    .I0(_zz_execute_SRC1[28]),
    .I1(_zz_execute_SRC2_4_28_8),
    .I3(GND),
    .CIN(n14498_3) 
);
defparam n14499_s0.ALU_MODE=3;
  ALU n14500_s0 (
    .SUM(n14500_1_SUM),
    .COUT(n14500_3),
    .I0(_zz_execute_SRC1[29]),
    .I1(_zz_execute_SRC2_4_29_8),
    .I3(GND),
    .CIN(n14499_3) 
);
defparam n14500_s0.ALU_MODE=3;
  ALU n14501_s0 (
    .SUM(n14501_1_SUM),
    .COUT(n14501_3),
    .I0(_zz_execute_SRC1[30]),
    .I1(_zz_execute_SRC2_4_30_8),
    .I3(GND),
    .CIN(n14500_3) 
);
defparam n14501_s0.ALU_MODE=3;
  ALU n14502_s0 (
    .SUM(n14502_1_SUM),
    .COUT(n14502_3),
    .I0(_zz_execute_SRC1[31]),
    .I1(_zz_execute_SRC2_4_31_8),
    .I3(GND),
    .CIN(n14501_3) 
);
defparam n14502_s0.ALU_MODE=3;
  MUX2_LUT5 _zz_execute_SRC2_4_4_s5 (
    .O(_zz_execute_SRC2_4[4]),
    .I0(_zz_execute_SRC2_4_4_6),
    .I1(_zz_execute_SRC2_4_4_7),
    .S0(decode_to_execute_SRC2_CTRL[1]) 
);
  MUX2_LUT5 _zz_execute_SRC2_4_3_s5 (
    .O(_zz_execute_SRC2_4[3]),
    .I0(_zz_execute_SRC2_4_3_6),
    .I1(_zz_execute_SRC2_4_3_7),
    .S0(decode_to_execute_SRC2_CTRL[1]) 
);
  MUX2_LUT5 _zz_execute_SRC2_4_2_s5 (
    .O(_zz_execute_SRC2_4[2]),
    .I0(_zz_execute_SRC2_4_2_6),
    .I1(_zz_execute_SRC2_4_2_7),
    .S0(decode_to_execute_SRC2_CTRL[1]) 
);
  MUX2_LUT5 n18879_s4 (
    .O(n18879_6),
    .I0(n18879_8),
    .I1(n18807_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18880_s4 (
    .O(n18880_6),
    .I0(n18880_8),
    .I1(n18808_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18881_s4 (
    .O(n18881_6),
    .I0(n18881_8),
    .I1(n18809_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18882_s4 (
    .O(n18882_6),
    .I0(n18882_8),
    .I1(n18810_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18883_s4 (
    .O(n18883_6),
    .I0(n18883_8),
    .I1(n18811_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18884_s4 (
    .O(n18884_6),
    .I0(n18884_8),
    .I1(n18812_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18885_s4 (
    .O(n18885_6),
    .I0(n18885_8),
    .I1(n18813_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18886_s4 (
    .O(n18886_6),
    .I0(n18886_8),
    .I1(n18814_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18887_s4 (
    .O(n18887_6),
    .I0(n18887_8),
    .I1(n18815_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18888_s4 (
    .O(n18888_6),
    .I0(n18888_8),
    .I1(n18816_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18889_s4 (
    .O(n18889_6),
    .I0(n18889_8),
    .I1(n18817_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18890_s4 (
    .O(n18890_6),
    .I0(n18890_8),
    .I1(n18818_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18891_s4 (
    .O(n18891_6),
    .I0(n18891_8),
    .I1(n18819_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18892_s4 (
    .O(n18892_6),
    .I0(n18892_8),
    .I1(n18820_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18893_s4 (
    .O(n18893_6),
    .I0(n18893_8),
    .I1(n18821_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18894_s4 (
    .O(n18894_6),
    .I0(n18894_8),
    .I1(n18822_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18895_s4 (
    .O(n18895_6),
    .I0(n18895_8),
    .I1(n18823_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18896_s4 (
    .O(n18896_6),
    .I0(n18896_8),
    .I1(n18824_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18897_s4 (
    .O(n18897_6),
    .I0(n18897_8),
    .I1(n18825_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18898_s4 (
    .O(n18898_6),
    .I0(n18898_8),
    .I1(n18826_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18899_s4 (
    .O(n18899_6),
    .I0(n18899_8),
    .I1(n18827_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18900_s4 (
    .O(n18900_6),
    .I0(n18900_8),
    .I1(n18828_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18901_s4 (
    .O(n18901_6),
    .I0(n18901_8),
    .I1(n18829_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18902_s4 (
    .O(n18902_6),
    .I0(n18902_8),
    .I1(n18830_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18903_s4 (
    .O(n18903_6),
    .I0(n18903_8),
    .I1(n18831_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18904_s4 (
    .O(n18904_6),
    .I0(n18904_8),
    .I1(n18832_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18905_s4 (
    .O(n18905_6),
    .I0(n18905_8),
    .I1(n18833_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18906_s4 (
    .O(n18906_6),
    .I0(n18906_8),
    .I1(n18834_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18907_s4 (
    .O(n18907_6),
    .I0(n18907_8),
    .I1(n18835_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18908_s4 (
    .O(n18908_6),
    .I0(n18908_8),
    .I1(n18836_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18909_s4 (
    .O(n18909_6),
    .I0(n18909_8),
    .I1(n18837_4),
    .S0(n18909_11) 
);
  INV externalInterruptArray_regNext_1_s3 (
    .O(externalInterruptArray_regNext_1_7),
    .I(main_basesoc_timer_zero_pending) 
);
  INV n20108_s2 (
    .O(n20108_5),
    .I(IBusCachedPlugin_cache_io_cpu_decode_data[12]) 
);
  InstructionCache IBusCachedPlugin_cache (
    .main_crg_clkout0(main_crg_clkout0),
    .iBus_cmd_ready(iBus_cmd_ready),
    .n26687_5(n26687_5),
    .IBusCachedPlugin_iBusRsp_stages_2_input_ready(IBusCachedPlugin_iBusRsp_stages_2_input_ready),
    ._zz_iBus_rsp_valid(_zz_iBus_rsp_valid),
    ._zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1),
    .n18009_7(n18009_7),
    .CsrPlugin_pipelineLiberator_pcValids_0_7(CsrPlugin_pipelineLiberator_pcValids_0_7),
    ._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .when_IBusCachedPlugin_l256_11(when_IBusCachedPlugin_l256_11),
    .IBusCachedPlugin_fetchPc_pc(IBusCachedPlugin_fetchPc_pc[11:2]),
    .iBusWishbone_DAT_MISO_regNext(iBusWishbone_DAT_MISO_regNext[31:0]),
    .IBusCachedPlugin_fetchPc_pcReg(IBusCachedPlugin_fetchPc_pcReg[31:12]),
    ._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31:5]),
    .lineLoader_cmdSent(lineLoader_cmdSent),
    ._zz_when_InstructionCache_l342(_zz_when_InstructionCache_l342),
    .decodeStage_hit_valid(decodeStage_hit_valid),
    .lineLoader_write_tag_0_valid_5(lineLoader_write_tag_0_valid_5),
    .lineLoader_flushPending_9(lineLoader_flushPending_9),
    .lineLoader_valid(lineLoader_valid),
    .lineLoader_flushPending(lineLoader_flushPending),
    .lineLoader_address(lineLoader_address[31:5]),
    .IBusCachedPlugin_cache_io_cpu_decode_data(IBusCachedPlugin_cache_io_cpu_decode_data[31:0]),
    .lineLoader_flushCounter(lineLoader_flushCounter[7]),
    .IBusCachedPlugin_cache_io_cpu_fetch_data(IBusCachedPlugin_cache_io_cpu_fetch_data[24:15])
);
  DataCache dataCache_1 (
    .main_crg_clkout0(main_crg_clkout0),
    .n19216_6(n19216_6),
    .execute_to_memory_MEMORY_WR(execute_to_memory_MEMORY_WR),
    .memory_to_writeBack_INSTRUCTION_29_6(memory_to_writeBack_INSTRUCTION_29_6),
    .n26687_5(n26687_5),
    .execute_arbitration_isValid(execute_arbitration_isValid),
    .decode_to_execute_MEMORY_ENABLE(decode_to_execute_MEMORY_ENABLE),
    .toplevel_dataCache_1_io_mem_cmd_rValidN(toplevel_dataCache_1_io_mem_cmd_rValidN),
    .n18009_7(n18009_7),
    .toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6),
    ._zz_execute_SRC1_0_10(_zz_execute_SRC1_0_10),
    .decode_to_execute_SRC2_FORCE_ZERO(decode_to_execute_SRC2_FORCE_ZERO),
    ._zz_decode_RS2_2_12_6(_zz_decode_RS2_2_12_6),
    ._zz_dBus_rsp_valid(_zz_dBus_rsp_valid),
    .decode_to_execute_MEMORY_MANAGMENT(decode_to_execute_MEMORY_MANAGMENT),
    .IBusCachedPlugin_fetchPc_pc_8_12(IBusCachedPlugin_fetchPc_pc_8_12),
    ._zz_execute_SRC1_1_9(_zz_execute_SRC1_1_9),
    .memory_to_writeBack_INSTRUCTION_29_8(memory_to_writeBack_INSTRUCTION_29_8),
    .execute_to_memory_MEMORY_ENABLE(execute_to_memory_MEMORY_ENABLE),
    .memory_arbitration_isValid(memory_arbitration_isValid),
    .memory_to_writeBack_MEMORY_ENABLE(memory_to_writeBack_MEMORY_ENABLE),
    .writeBack_arbitration_isValid(writeBack_arbitration_isValid),
    .execute_to_memory_INSTRUCTION(execute_to_memory_INSTRUCTION[13:12]),
    .execute_to_memory_REGFILE_WRITE_DATA(execute_to_memory_REGFILE_WRITE_DATA[31:0]),
    .execute_SrcPlugin_addSub(execute_SrcPlugin_addSub[11:2]),
    .execute_RS1(execute_RS1[11:5]),
    .decode_to_execute_INSTRUCTION_12(decode_to_execute_INSTRUCTION[12]),
    .decode_to_execute_INSTRUCTION_13(decode_to_execute_INSTRUCTION[13]),
    .decode_to_execute_INSTRUCTION_15(decode_to_execute_INSTRUCTION[15]),
    .decode_to_execute_INSTRUCTION_16(decode_to_execute_INSTRUCTION[16]),
    .decode_to_execute_INSTRUCTION_17(decode_to_execute_INSTRUCTION[17]),
    .decode_to_execute_INSTRUCTION_18(decode_to_execute_INSTRUCTION[18]),
    .decode_to_execute_INSTRUCTION_19(decode_to_execute_INSTRUCTION[19]),
    ._zz_execute_SrcPlugin_addSub(_zz_execute_SrcPlugin_addSub[1:0]),
    .iBusWishbone_DAT_MISO_regNext(iBusWishbone_DAT_MISO_regNext[31:0]),
    .dataCache_1_io_mem_cmd_payload_data(dataCache_1_io_mem_cmd_payload_data[31:0]),
    .stageB_request_wr(stageB_request_wr),
    .stageB_unaligned(stageB_unaligned),
    .loader_valid_regNext(loader_valid_regNext),
    .dataCache_1_io_cpu_execute_refilling(dataCache_1_io_cpu_execute_refilling),
    .stageB_flusher_waitDone(stageB_flusher_waitDone),
    .n1546_5(n1546_5),
    .io_mem_cmd_payload_address_4_5(io_mem_cmd_payload_address_4_5),
    .n4_6(n4_6_0),
    .n1248_6(n1248_6),
    .stage0_mask_3_3(stage0_mask_3_3),
    .dataCache_1_io_mem_cmd_valid(dataCache_1_io_mem_cmd_valid),
    .io_mem_cmd_payload_size_2_7(io_mem_cmd_payload_size_2_7),
    .stageB_request_size(stageB_request_size[1:0]),
    .dataCache_1_io_mem_cmd_payload_address(dataCache_1_io_mem_cmd_payload_address[31:5]),
    .stageB_mmuRsp_physicalAddress(stageB_mmuRsp_physicalAddress[4:2]),
    .stageB_dataColisions(stageB_dataColisions[0]),
    .stageB_waysHitsBeforeInvalidate(stageB_waysHitsBeforeInvalidate[0]),
    .dataCache_1_io_mem_cmd_payload_mask(dataCache_1_io_mem_cmd_payload_mask[3:0]),
    .stageB_flusher_counter(stageB_flusher_counter[7]),
    .stageB_dataReadRsp_0(stageB_dataReadRsp_0[31:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* VexRiscv */
module sipeed_tang_mega_138k_pro (
  clk50,
  ddram_a,
  ddram_ba,
  ddram_cas_n,
  ddram_cke,
  ddram_clk_n,
  ddram_clk_p,
  ddram_cs_n,
  ddram_dm,
  ddram_dq,
  ddram_dqs_n,
  ddram_dqs_p,
  ddram_odt,
  ddram_ras_n,
  ddram_reset_n,
  ddram_we_n,
  led_n0,
  led_n1,
  led_n2,
  led_n3,
  led_n4,
  led_n5,
  rst,
  serial_rx,
  serial_tx
)
;
input clk50;
output [14:0] ddram_a;
output [2:0] ddram_ba;
output ddram_cas_n;
output ddram_cke;
output ddram_clk_n;
output ddram_clk_p;
output ddram_cs_n;
output [3:0] ddram_dm;
inout [31:0] ddram_dq;
inout [3:0] ddram_dqs_n;
inout [3:0] ddram_dqs_p;
output ddram_odt;
output ddram_ras_n;
output ddram_reset_n;
output ddram_we_n;
output led_n0;
output led_n1;
output led_n2;
output led_n3;
output led_n4;
output led_n5;
input rst;
input serial_rx;
output serial_tx;
wire main_gw5ddrphy_dqs_i0;
wire main_gw5ddrphy_dq_i0;
wire main_gw5ddrphy_dq_i1;
wire main_gw5ddrphy_dq_i2;
wire main_gw5ddrphy_dq_i3;
wire main_gw5ddrphy_dq_i4;
wire main_gw5ddrphy_dq_i5;
wire main_gw5ddrphy_dq_i6;
wire main_gw5ddrphy_dq_i7;
wire main_gw5ddrphy_dqs_i1;
wire main_gw5ddrphy_dq_i8;
wire main_gw5ddrphy_dq_i9;
wire main_gw5ddrphy_dq_i10;
wire main_gw5ddrphy_dq_i11;
wire main_gw5ddrphy_dq_i12;
wire main_gw5ddrphy_dq_i13;
wire main_gw5ddrphy_dq_i14;
wire main_gw5ddrphy_dq_i15;
wire main_gw5ddrphy_dqs_i2;
wire main_gw5ddrphy_dq_i16;
wire main_gw5ddrphy_dq_i17;
wire main_gw5ddrphy_dq_i18;
wire main_gw5ddrphy_dq_i19;
wire main_gw5ddrphy_dq_i20;
wire main_gw5ddrphy_dq_i21;
wire main_gw5ddrphy_dq_i22;
wire main_gw5ddrphy_dq_i23;
wire main_gw5ddrphy_dqs_i3;
wire main_gw5ddrphy_dq_i24;
wire main_gw5ddrphy_dq_i25;
wire main_gw5ddrphy_dq_i26;
wire main_gw5ddrphy_dq_i27;
wire main_gw5ddrphy_dq_i28;
wire main_gw5ddrphy_dq_i29;
wire main_gw5ddrphy_dq_i30;
wire main_gw5ddrphy_dq_i31;
wire clk50_d;
wire rst_d;
wire serial_rx_d;
wire main_basesoc_reset;
wire main_crg_reset1;
wire n1165_3;
wire n1166_3;
wire n1167_3;
wire n1168_3;
wire n1169_3;
wire n1170_3;
wire n1171_3;
wire n1172_3;
wire n1173_3;
wire n1174_3;
wire n1175_3;
wire n1176_3;
wire n1177_3;
wire n1178_3;
wire n1179_3;
wire n1180_3;
wire n1181_3;
wire n1182_3;
wire n1183_3;
wire n1184_3;
wire n1185_3;
wire n1186_3;
wire n1187_3;
wire n1188_3;
wire n1189_3;
wire n1190_3;
wire n1191_3;
wire n1192_3;
wire n1193_3;
wire n1194_3;
wire n1195_3;
wire n1196_3;
wire builder_done;
wire main_basesoc_sdram_bankmachine3_row_col_n_addr_sel;
wire n1416_3;
wire main_basesoc_serial_tx_rs232phytx_next_value1;
wire n1612_3;
wire n1613_3;
wire main_basesoc_uart_tx_fifo_syncfifo_re;
wire main_basesoc_uart_tx_fifo_syncfifo_writable;
wire main_basesoc_uart_rx_fifo_syncfifo_re;
wire main_basesoc_uart_rx_fifo_wrport_we;
wire main_basesoc_timer_zero_trigger;
wire main_gw5ddrphy_dqs_re;
wire main_basesoc_sdram_master_p0_cas_n;
wire main_basesoc_sdram_master_p0_cs_n;
wire main_basesoc_sdram_master_p0_ras_n;
wire main_basesoc_sdram_master_p0_we_n;
wire main_basesoc_sdram_master_p1_cas_n;
wire main_basesoc_sdram_master_p1_cs_n;
wire main_basesoc_sdram_master_p1_ras_n;
wire main_basesoc_sdram_master_p1_we_n;
wire n5706_3;
wire main_basesoc_sdram_bankmachine2_row_col_n_addr_sel;
wire main_basesoc_sdram_bankmachine0_syncfifo0_readable;
wire main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready;
wire main_basesoc_sdram_bankmachine1_syncfifo1_readable;
wire main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready;
wire main_basesoc_sdram_bankmachine2_syncfifo2_readable;
wire main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready;
wire main_basesoc_sdram_bankmachine3_syncfifo3_readable;
wire main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready;
wire main_basesoc_sdram_bankmachine4_syncfifo4_readable;
wire main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready;
wire main_basesoc_sdram_bankmachine1_row_col_n_addr_sel;
wire main_basesoc_sdram_bankmachine5_syncfifo5_readable;
wire main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready;
wire main_basesoc_sdram_bankmachine6_syncfifo6_readable;
wire main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready;
wire main_basesoc_sdram_bankmachine7_syncfifo7_readable;
wire main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready;
wire main_basesoc_sdram_trrdcon_valid;
wire main_basesoc_sdram_bankmachine7_row_col_n_addr_sel;
wire main_basesoc_sdram_bankmachine6_row_col_n_addr_sel;
wire main_basesoc_sdram_bankmachine0_row_col_n_addr_sel;
wire main_basesoc_sdram_choose_req_ce;
wire n10160_5;
wire led_n5_d;
wire led_n4_d;
wire led_n3_d;
wire led_n2_d;
wire led_n1_d;
wire led_n0_d;
wire main_done;
wire n30394_3;
wire builder_csr_bankarray_sel;
wire main_basesoc_sdram_bankmachine5_row_col_n_addr_sel;
wire n15911_4;
wire n15915_5;
wire n15931_6;
wire n30395_3;
wire n30398_3;
wire n16259_3;
wire n16263_3;
wire n16423_3;
wire n16591_3;
wire n16592_3;
wire n16593_3;
wire n16594_3;
wire n16595_3;
wire n16596_3;
wire n16597_3;
wire n16598_3;
wire n16599_3;
wire n16600_3;
wire n16601_3;
wire n16602_3;
wire n16603_3;
wire n16604_3;
wire n16605_3;
wire n16606_3;
wire n16607_3;
wire n16608_3;
wire n16609_3;
wire n16610_3;
wire n16611_3;
wire n16612_3;
wire n16613_3;
wire n16614_3;
wire n16615_3;
wire n16616_3;
wire n16617_3;
wire n16618_3;
wire n16619_3;
wire n16620_3;
wire n16621_3;
wire n16622_3;
wire n16657_3;
wire n16673_3;
wire n16675_3;
wire n16676_3;
wire n16677_3;
wire n16678_3;
wire n16679_3;
wire n16680_3;
wire n16681_3;
wire n16682_3;
wire n16683_3;
wire n16684_3;
wire n16685_3;
wire n16686_3;
wire n16687_3;
wire n16688_3;
wire n16689_3;
wire n16690_3;
wire n16691_3;
wire n16692_3;
wire n16693_3;
wire n16694_3;
wire n16695_3;
wire n16696_3;
wire n16697_3;
wire n16698_3;
wire n16699_3;
wire n16700_3;
wire n16701_3;
wire n16702_3;
wire n16703_3;
wire n16704_3;
wire n16705_3;
wire n16706_3;
wire n16707_3;
wire n16708_3;
wire n16709_3;
wire n16710_3;
wire n16725_3;
wire n16727_3;
wire n16728_3;
wire n16729_3;
wire n16730_3;
wire n16731_3;
wire n16732_3;
wire n16733_3;
wire n16734_3;
wire n16735_3;
wire n16736_3;
wire n16737_3;
wire n16738_3;
wire n16739_3;
wire n16740_3;
wire n16741_3;
wire n16742_3;
wire n16743_3;
wire n16744_3;
wire n16745_3;
wire n16746_3;
wire n16747_3;
wire n16748_3;
wire n16749_3;
wire n16750_3;
wire n16751_3;
wire n16752_3;
wire n16753_3;
wire n16754_3;
wire n16755_3;
wire n16756_3;
wire n16757_3;
wire n16758_3;
wire n16759_3;
wire n16760_3;
wire n16761_3;
wire n16762_3;
wire n16777_3;
wire n16779_3;
wire n16780_3;
wire n16781_3;
wire n16782_3;
wire n16783_3;
wire n16784_3;
wire n16785_3;
wire n16786_3;
wire n16787_3;
wire n16788_3;
wire n16789_3;
wire n16790_3;
wire n16791_3;
wire n16792_3;
wire n16793_3;
wire n16794_3;
wire n16795_3;
wire n16796_3;
wire n16797_3;
wire n16798_3;
wire n16799_3;
wire n16800_3;
wire n16801_3;
wire n16802_3;
wire n16803_3;
wire n16804_3;
wire n16805_3;
wire n16806_3;
wire n16807_3;
wire n16808_3;
wire n16809_3;
wire n16810_3;
wire n16811_3;
wire n16812_3;
wire n16813_3;
wire n16814_3;
wire n16829_3;
wire n16831_3;
wire n16832_3;
wire n16833_3;
wire n16834_3;
wire n16835_3;
wire n16836_3;
wire n16837_3;
wire n16838_3;
wire n16839_3;
wire n16840_3;
wire n16841_3;
wire n16842_3;
wire n16843_3;
wire n16844_3;
wire n16845_3;
wire n16846_3;
wire n16847_3;
wire n16848_3;
wire n16849_3;
wire n16850_3;
wire n16851_3;
wire n16852_3;
wire n16853_3;
wire n16854_3;
wire n16855_3;
wire n16856_3;
wire n16857_3;
wire n16858_3;
wire n16859_3;
wire n16860_3;
wire n16861_3;
wire n16862_3;
wire n16863_3;
wire n16864_3;
wire n16865_3;
wire n16866_3;
wire n17452_4;
wire n17471_4;
wire n30476_3;
wire n30477_3;
wire n30478_3;
wire n30509_3;
wire n30510_3;
wire n30511_3;
wire n30542_3;
wire n30543_3;
wire n30544_3;
wire n30575_3;
wire n30576_3;
wire n30577_3;
wire n30608_3;
wire n30609_3;
wire n30610_3;
wire n30641_3;
wire n30642_3;
wire n30643_3;
wire n30674_3;
wire n30675_3;
wire n30676_3;
wire n30707_3;
wire n30708_3;
wire n30709_3;
wire n30830_3;
wire n30831_3;
wire n30832_3;
wire n19182_3;
wire builder_array_muxed5_9;
wire n30867_3;
wire n30883_3;
wire n30899_3;
wire n30915_3;
wire n30938_3;
wire n30959_3;
wire n31025_3;
wire n31026_3;
wire n31032_3;
wire n31033_3;
wire n31035_3;
wire n31039_3;
wire n31042_3;
wire n31046_3;
wire n31047_3;
wire n31049_3;
wire n31053_3;
wire n31054_3;
wire n31056_3;
wire n31060_3;
wire n31061_3;
wire n31063_3;
wire n31067_3;
wire n31068_3;
wire n31074_3;
wire n31075_3;
wire n31077_3;
wire n31081_3;
wire n31084_3;
wire n31085_3;
wire main_basesoc_sdram_bankmachine4_row_col_n_addr_sel;
wire n25466_3;
wire n25561_3;
wire n25656_3;
wire n25751_3;
wire n26841_3;
wire n25489_5;
wire builder_multiplexer_next_state_0_39;
wire n18935_17;
wire n18935_19;
wire n19109_17;
wire n19109_19;
wire main_crg_por_count_15_8;
wire n22102_4;
wire n22105_4;
wire n20304_4;
wire n20305_4;
wire n21501_4;
wire n21510_5;
wire n21467_4;
wire n21469_4;
wire n21470_4;
wire n21493_4;
wire n21494_4;
wire n22042_5;
wire n22076_4;
wire n19399_4;
wire n19490_4;
wire n19506_4;
wire n19662_4;
wire n20090_4;
wire n20226_4;
wire main_basesoc_rx_phase_31_9;
wire main_basesoc_tx_phase_2_9;
wire main_basesoc_tx_phase_5_9;
wire main_basesoc_tx_phase_7_9;
wire main_basesoc_tx_phase_9_9;
wire main_basesoc_tx_phase_11_9;
wire main_basesoc_tx_phase_12_9;
wire main_basesoc_tx_phase_13_9;
wire main_basesoc_tx_phase_14_9;
wire main_basesoc_tx_phase_15_9;
wire main_basesoc_tx_phase_18_9;
wire main_basesoc_tx_phase_23_9;
wire main_gw5ddrphy_counter_6_8;
wire main_basesoc_uart_tx_pending_8;
wire main_basesoc_uart_tx_fifo_readable_8;
wire main_basesoc_uart_tx_fifo_level0_4_8;
wire main_basesoc_uart_rx_fifo_readable_8;
wire main_basesoc_uart_rx_fifo_level0_4_8;
wire main_gw5ddrphy_rdly0_2_8;
wire main_gw5ddrphy_rdly1_2_8;
wire main_gw5ddrphy_rdly2_2_8;
wire main_gw5ddrphy_rdly3_2_8;
wire main_basesoc_sdram_sequencer_counter_6_8;
wire main_basesoc_sdram_bankmachine3_twtpcon_count_2_8;
wire main_basesoc_sdram_bankmachine4_trccon_count_1_8;
wire main_basesoc_sdram_bankmachine4_trascon_count_1_8;
wire main_basesoc_sdram_bankmachine5_trccon_count_1_8;
wire main_basesoc_sdram_bankmachine5_trascon_count_1_8;
wire main_basesoc_sdram_bankmachine7_trccon_count_1_8;
wire main_basesoc_sdram_bankmachine7_trascon_count_1_8;
wire builder_multiplexer_state_2_7;
wire builder_litedramwishbone2native_state_1_8;
wire builder_litedramwishbone2native_next_state_1_19;
wire builder_litedramwishbone2native_next_state_0_15;
wire n19397_9;
wire n19398_9;
wire n19599_22;
wire n19601_22;
wire n19603_22;
wire n19605_22;
wire n19607_22;
wire n19609_22;
wire n19611_22;
wire n19613_22;
wire n19615_22;
wire n19617_22;
wire n19619_22;
wire n19621_22;
wire n19623_22;
wire n19625_22;
wire n19627_22;
wire n19629_22;
wire n19631_22;
wire n19633_24;
wire n19635_24;
wire n19637_24;
wire n19639_24;
wire n19641_24;
wire n19643_24;
wire n19645_24;
wire n19647_26;
wire n19649_26;
wire n19651_26;
wire n19653_26;
wire n19655_27;
wire n19657_29;
wire n19659_29;
wire n19661_29;
wire n20028_9;
wire n20030_9;
wire n20032_9;
wire n20034_9;
wire n20036_9;
wire n20038_9;
wire n20040_9;
wire n20042_9;
wire n20044_9;
wire n20046_9;
wire n20048_9;
wire n20050_9;
wire n20052_9;
wire n20054_9;
wire n20056_9;
wire n20058_9;
wire n20060_9;
wire n20062_9;
wire n20064_9;
wire n20066_9;
wire n20068_9;
wire n20070_9;
wire n20072_9;
wire n20074_9;
wire n20076_9;
wire n20078_9;
wire n20080_9;
wire n20082_9;
wire n20084_9;
wire n20086_9;
wire n20088_9;
wire n20089_14;
wire n20218_10;
wire n20219_16;
wire builder_interface1_adr_wishbone2csr_next_value_ce1;
wire n19338_10;
wire n19340_10;
wire n19342_10;
wire n19344_10;
wire n19346_10;
wire n19348_10;
wire n19350_10;
wire n19352_10;
wire n19354_10;
wire n19356_10;
wire n19358_10;
wire n19360_10;
wire n19362_10;
wire n19364_10;
wire n19366_10;
wire n19368_10;
wire n19370_10;
wire n19372_10;
wire n19374_10;
wire n19376_10;
wire n19378_10;
wire n19380_10;
wire n19382_10;
wire n19384_10;
wire n19386_10;
wire n19388_10;
wire n19390_10;
wire n19392_10;
wire n19394_10;
wire n19396_10;
wire n19483_10;
wire n19485_10;
wire n19487_10;
wire n19489_10;
wire n16293_8;
wire n16290_8;
wire n16288_8;
wire n16280_8;
wire n16277_8;
wire n16274_8;
wire n16272_8;
wire n16271_8;
wire n16270_8;
wire n16269_8;
wire n16268_8;
wire n16267_8;
wire n16266_8;
wire n16265_8;
wire n16370_8;
wire n16367_8;
wire n16365_8;
wire n16354_8;
wire n16351_8;
wire n16349_8;
wire n16348_8;
wire n16347_8;
wire n16346_8;
wire n16345_8;
wire n16344_8;
wire n16343_8;
wire n17591_5;
wire n17589_5;
wire n17588_5;
wire n17486_5;
wire n17485_5;
wire n17484_5;
wire n17483_5;
wire n17482_5;
wire n17481_5;
wire n16817_5;
wire n16816_5;
wire n16765_5;
wire n16764_5;
wire n16713_5;
wire n16712_5;
wire n16661_5;
wire n16660_5;
wire n15961_5;
wire n15960_5;
wire n15959_5;
wire n15958_5;
wire n15957_5;
wire n15956_5;
wire builder_array_muxed13_10;
wire builder_array_muxed8_0_10;
wire builder_array_muxed8_1_10;
wire builder_array_muxed8_2_10;
wire builder_array_muxed8_3_10;
wire builder_array_muxed8_4_10;
wire builder_array_muxed8_5_10;
wire builder_array_muxed8_6_10;
wire builder_array_muxed8_7_10;
wire builder_array_muxed8_8_10;
wire builder_array_muxed8_9_10;
wire builder_array_muxed8_11_10;
wire builder_array_muxed8_12_10;
wire builder_array_muxed8_13_10;
wire builder_array_muxed8_14_10;
wire builder_array_muxed7_0_10;
wire builder_array_muxed7_1_10;
wire builder_array_muxed7_2_11;
wire builder_array_muxed1_0_10;
wire builder_array_muxed1_1_10;
wire builder_array_muxed1_2_10;
wire builder_array_muxed1_3_10;
wire builder_array_muxed1_4_10;
wire builder_array_muxed1_5_10;
wire builder_array_muxed1_6_10;
wire builder_array_muxed1_7_10;
wire builder_array_muxed1_8_10;
wire builder_array_muxed1_9_10;
wire builder_array_muxed1_11_10;
wire builder_array_muxed1_12_10;
wire builder_array_muxed1_13_10;
wire builder_array_muxed1_14_10;
wire builder_array_muxed0_0_10;
wire builder_array_muxed0_1_10;
wire builder_array_muxed0_2_10;
wire builder_interface1_we_wishbone2csr_next_value3;
wire builder_rhs_array_muxed5;
wire n1411_5;
wire n1478_5;
wire builder_csr_bankarray_csrbank0_reset0_re;
wire builder_csr_bankarray_csrbank0_scratch0_re;
wire builder_csr_bankarray_csrbank1_dly_sel0_re;
wire builder_csr_bankarray_csrbank2_out0_re;
wire builder_csr_bankarray_csrbank3_dfii_control0_re;
wire builder_csr_bankarray_csrbank3_dfii_pi0_command0_re;
wire builder_csr_bankarray_csrbank3_dfii_pi0_address0_re;
wire builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_re;
wire builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re;
wire builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re;
wire builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re;
wire builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re;
wire builder_csr_bankarray_csrbank3_dfii_pi1_command0_re;
wire builder_csr_bankarray_csrbank3_dfii_pi1_address0_re;
wire builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re;
wire builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re;
wire builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re;
wire builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re;
wire builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re;
wire builder_csr_bankarray_csrbank4_load0_re;
wire builder_csr_bankarray_csrbank4_reload0_re;
wire builder_csr_bankarray_csrbank4_en0_re;
wire builder_csr_bankarray_csrbank4_update_value0_re;
wire builder_csr_bankarray_csrbank4_ev_pending_re;
wire builder_csr_bankarray_csrbank4_ev_enable0_re;
wire builder_csr_bankarray_csrbank5_ev_pending_re;
wire builder_csr_bankarray_csrbank5_ev_enable0_re;
wire n18785_5;
wire n18786_5;
wire n18808_6;
wire n18849_6;
wire n18850_6;
wire n18870_5;
wire n18892_6;
wire n18934_6;
wire n18959_5;
wire n18960_5;
wire n18982_6;
wire n19023_6;
wire n19024_6;
wire n19044_5;
wire n19066_6;
wire n19107_6;
wire n19108_6;
wire builder_interface1_dat_w_wishbone2csr_next_value_ce0_38;
wire n18759_6;
wire n18745_6;
wire n18744_6;
wire n18743_6;
wire n19152_5;
wire n18728_5;
wire n18715_5;
wire n18700_5;
wire n18559_5;
wire n18446_5;
wire n18433_5;
wire n18418_5;
wire n18305_5;
wire n18292_5;
wire n18277_5;
wire n18137_5;
wire n18136_5;
wire n17996_5;
wire n17995_5;
wire n17854_5;
wire n17713_5;
wire main_basesoc_sdram_master_p0_odt;
wire main_basesoc_sdram_master_p0_cke;
wire main_basesoc_sdram_master_p0_reset_n;
wire n17568_5;
wire n18787_5;
wire n18807_5;
wire n18828_5;
wire n18829_5;
wire n18869_5;
wire n18891_5;
wire n18912_5;
wire n18961_5;
wire n18981_5;
wire n19002_5;
wire n19003_5;
wire n19043_5;
wire n19045_5;
wire n19065_5;
wire n19086_5;
wire n19087_5;
wire n19128_5;
wire n19142_5;
wire builder_multiplexer_next_state_1_74;
wire builder_bankmachine0_next_state_1_22;
wire builder_bankmachine1_next_state_1_22;
wire builder_bankmachine2_next_state_1_22;
wire builder_bankmachine3_next_state_1_22;
wire builder_bankmachine4_next_state_1_22;
wire builder_bankmachine5_next_state_1_22;
wire builder_bankmachine6_next_state_1_22;
wire builder_bankmachine7_next_state_1_22;
wire n16369_10;
wire n16368_10;
wire n16366_10;
wire n16364_10;
wire n16363_10;
wire n16362_10;
wire n16361_10;
wire n16360_10;
wire n16359_10;
wire n16358_10;
wire n16356_10;
wire n16355_10;
wire n16350_10;
wire n16265_10;
wire n16342_8;
wire builder_multiplexer_next_state_2_45;
wire n16932_9;
wire n17004_9;
wire n17076_9;
wire n17148_9;
wire n17674_4;
wire n17673_4;
wire n17815_4;
wire n17814_4;
wire n17956_4;
wire n17955_4;
wire n18098_4;
wire n18097_4;
wire n18096_4;
wire n18238_4;
wire n18237_4;
wire n18379_4;
wire n18378_4;
wire n18520_4;
wire n18519_4;
wire n18661_4;
wire n18660_4;
wire n16431_4;
wire n16430_4;
wire n16429_4;
wire n16440_4;
wire n16439_4;
wire n16438_4;
wire n16481_4;
wire n16480_4;
wire n16479_4;
wire n16490_4;
wire n16489_4;
wire n16488_4;
wire n17640_4;
wire n17648_4;
wire n17647_4;
wire n17781_4;
wire n17788_4;
wire n17922_4;
wire n17930_4;
wire n17929_4;
wire n18063_4;
wire n18071_4;
wire n18070_4;
wire n18204_4;
wire n18211_4;
wire n18345_4;
wire n18352_4;
wire n18486_4;
wire n18493_4;
wire n18627_4;
wire n18634_4;
wire builder_slave_sel_0_5;
wire builder_slave_sel_1_6;
wire builder_slave_sel_3_6;
wire builder_slave_sel_3_7;
wire builder_slave_sel_3_8;
wire builder_interface0_cyc_4;
wire n1165_4;
wire n1165_7;
wire n1166_4;
wire n1166_6;
wire n1167_4;
wire n1167_6;
wire n1168_4;
wire n1168_6;
wire n1169_4;
wire n1169_6;
wire n1170_4;
wire n1170_5;
wire n1171_4;
wire n1171_6;
wire n1172_4;
wire n1172_6;
wire n1173_4;
wire n1173_5;
wire n1174_4;
wire n1174_5;
wire n1175_4;
wire n1175_5;
wire n1176_4;
wire n1176_5;
wire n1177_4;
wire n1177_5;
wire n1178_4;
wire n1178_5;
wire n1179_4;
wire n1179_5;
wire n1180_4;
wire n1180_5;
wire n1181_4;
wire n1181_5;
wire n1182_4;
wire n1182_5;
wire n1183_4;
wire n1183_5;
wire n1184_4;
wire n1184_5;
wire n1185_4;
wire n1185_5;
wire n1186_4;
wire n1186_5;
wire n1187_4;
wire n1187_5;
wire n1188_4;
wire n1188_5;
wire n1189_4;
wire n1189_5;
wire n1190_4;
wire n1190_5;
wire n1191_4;
wire n1191_5;
wire n1192_4;
wire n1192_5;
wire n1193_4;
wire n1193_5;
wire n1194_4;
wire n1194_5;
wire n1195_4;
wire n1195_5;
wire n1196_4;
wire n1196_5;
wire builder_done_4;
wire builder_done_5;
wire n1425_4;
wire n1500_4;
wire main_basesoc_uart_tx_fifo_syncfifo_re_4;
wire main_basesoc_uart_rx_fifo_syncfifo_re_4;
wire main_basesoc_uart_rx_fifo_syncfifo_re_5;
wire main_basesoc_timer_zero_trigger_4;
wire main_basesoc_timer_zero_trigger_5;
wire main_basesoc_timer_zero_trigger_6;
wire main_basesoc_sdram_master_p0_cas_n_4;
wire main_basesoc_sdram_master_p0_cs_n_4;
wire main_basesoc_sdram_master_p1_cas_n_4;
wire main_basesoc_sdram_master_p1_cs_n_4;
wire main_basesoc_sdram_master_p1_wrdata_127_4;
wire main_basesoc_sdram_master_p1_wrdata_127_5;
wire main_basesoc_sdram_master_p1_wrdata_126_4;
wire main_basesoc_sdram_master_p1_wrdata_125_4;
wire main_basesoc_sdram_master_p1_wrdata_124_4;
wire main_basesoc_sdram_master_p1_wrdata_123_4;
wire main_basesoc_sdram_master_p1_wrdata_122_4;
wire main_basesoc_sdram_master_p1_wrdata_121_4;
wire main_basesoc_sdram_master_p1_wrdata_120_4;
wire main_basesoc_sdram_master_p1_wrdata_119_4;
wire main_basesoc_sdram_master_p1_wrdata_118_4;
wire main_basesoc_sdram_master_p1_wrdata_117_4;
wire main_basesoc_sdram_master_p1_wrdata_116_4;
wire main_basesoc_sdram_master_p1_wrdata_115_4;
wire main_basesoc_sdram_master_p1_wrdata_114_4;
wire main_basesoc_sdram_master_p1_wrdata_113_4;
wire main_basesoc_sdram_master_p1_wrdata_112_4;
wire main_basesoc_sdram_master_p1_wrdata_111_4;
wire main_basesoc_sdram_master_p1_wrdata_110_4;
wire main_basesoc_sdram_master_p1_wrdata_109_4;
wire main_basesoc_sdram_master_p1_wrdata_108_4;
wire main_basesoc_sdram_master_p1_wrdata_107_4;
wire main_basesoc_sdram_master_p1_wrdata_106_4;
wire main_basesoc_sdram_master_p1_wrdata_105_4;
wire main_basesoc_sdram_master_p1_wrdata_104_4;
wire main_basesoc_sdram_master_p1_wrdata_103_4;
wire main_basesoc_sdram_master_p1_wrdata_102_4;
wire main_basesoc_sdram_master_p1_wrdata_101_4;
wire main_basesoc_sdram_master_p1_wrdata_100_4;
wire main_basesoc_sdram_master_p1_wrdata_99_4;
wire main_basesoc_sdram_master_p1_wrdata_98_4;
wire main_basesoc_sdram_master_p1_wrdata_97_4;
wire main_basesoc_sdram_master_p1_wrdata_96_4;
wire main_basesoc_sdram_master_p1_wrdata_95_4;
wire main_basesoc_sdram_master_p1_wrdata_63_4;
wire main_basesoc_sdram_master_p1_wrdata_31_4;
wire n5706_5;
wire main_basesoc_sdram_bankmachine0_wrport_we_5;
wire main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_5;
wire main_basesoc_sdram_bankmachine1_wrport_we_4;
wire main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_5;
wire main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_6;
wire main_basesoc_sdram_bankmachine2_wrport_we_4;
wire main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_5;
wire main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_6;
wire main_basesoc_sdram_bankmachine3_wrport_we_4;
wire main_basesoc_sdram_bankmachine3_do_read_4;
wire main_basesoc_sdram_bankmachine4_wrport_we_4;
wire main_basesoc_sdram_bankmachine5_wrport_we_4;
wire main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_6;
wire main_basesoc_sdram_bankmachine6_wrport_we_4;
wire main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_5;
wire main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_6;
wire main_basesoc_sdram_bankmachine7_wrport_we_4;
wire main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_5;
wire main_basesoc_sdram_trrdcon_valid_4;
wire main_basesoc_sdram_trrdcon_valid_6;
wire main_basesoc_sdram_choose_cmd_ce_4;
wire main_basesoc_sdram_choose_cmd_ce_5;
wire main_basesoc_sdram_choose_cmd_ce_6;
wire main_basesoc_sdram_choose_req_ce_4;
wire main_basesoc_sdram_choose_req_ce_5;
wire main_basesoc_sdram_choose_req_ce_6;
wire n10160_6;
wire n10160_7;
wire n10160_9;
wire main_done_4;
wire main_done_5;
wire n30394_4;
wire builder_csr_bankarray_sel_5;
wire builder_rhs_array_muxed0_2_17;
wire builder_rhs_array_muxed0_1_17;
wire builder_rhs_array_muxed0_0_17;
wire n15911_5;
wire n15915_6;
wire n15934_5;
wire n30396_4;
wire n30397_4;
wire n30406_4;
wire n30406_5;
wire n16062_4;
wire n16591_4;
wire n16592_4;
wire n16592_5;
wire n16593_4;
wire n16594_4;
wire n16595_4;
wire n16595_5;
wire n16596_4;
wire n16597_4;
wire n16598_4;
wire n16598_5;
wire n16599_4;
wire n16600_4;
wire n16601_4;
wire n16602_4;
wire n16603_4;
wire n16604_4;
wire n16604_5;
wire n16605_4;
wire n16605_5;
wire n16606_4;
wire n16606_5;
wire n16607_4;
wire n16608_4;
wire n16609_4;
wire n16610_4;
wire n16611_4;
wire n16612_4;
wire n16613_4;
wire n16614_4;
wire n16615_4;
wire n16616_4;
wire n16617_4;
wire n16618_4;
wire n16619_4;
wire n16620_4;
wire n16621_4;
wire n16622_4;
wire n16679_4;
wire n16680_4;
wire n16681_4;
wire n16682_4;
wire n16683_4;
wire n16684_4;
wire n16685_4;
wire n16686_4;
wire n16687_4;
wire n16688_4;
wire n16689_4;
wire n16690_4;
wire n16691_4;
wire n16692_4;
wire n16693_4;
wire n16694_4;
wire n16695_4;
wire n16696_4;
wire n16697_4;
wire n16698_4;
wire n16699_4;
wire n16700_4;
wire n16701_4;
wire n16702_4;
wire n16703_4;
wire n16704_4;
wire n16705_4;
wire n16706_4;
wire n16707_4;
wire n16708_4;
wire n16709_4;
wire n16710_4;
wire n16731_4;
wire n16732_4;
wire n16733_4;
wire n16734_4;
wire n16735_4;
wire n16736_4;
wire n16737_4;
wire n16738_4;
wire n16739_4;
wire n16740_4;
wire n16741_4;
wire n16742_4;
wire n16743_4;
wire n16744_4;
wire n16745_4;
wire n16746_4;
wire n16747_4;
wire n16748_4;
wire n16749_4;
wire n16750_4;
wire n16751_4;
wire n16752_4;
wire n16753_4;
wire n16754_4;
wire n16755_4;
wire n16756_4;
wire n16757_4;
wire n16758_4;
wire n16759_4;
wire n16760_4;
wire n16761_4;
wire n16762_4;
wire n16783_4;
wire n16784_4;
wire n16785_4;
wire n16786_4;
wire n16787_4;
wire n16788_4;
wire n16789_4;
wire n16790_4;
wire n16791_4;
wire n16792_4;
wire n16793_4;
wire n16794_4;
wire n16795_4;
wire n16796_4;
wire n16797_4;
wire n16798_4;
wire n16799_4;
wire n16800_4;
wire n16801_4;
wire n16802_4;
wire n16803_4;
wire n16804_4;
wire n16805_4;
wire n16806_4;
wire n16807_4;
wire n16808_4;
wire n16809_4;
wire n16810_4;
wire n16811_4;
wire n16812_4;
wire n16813_4;
wire n16814_4;
wire n16835_4;
wire n16836_4;
wire n16837_4;
wire n16838_4;
wire n16839_4;
wire n16840_4;
wire n16841_4;
wire n16842_4;
wire n16843_4;
wire n16844_4;
wire n16845_4;
wire n16846_4;
wire n16847_4;
wire n16848_4;
wire n16849_4;
wire n16850_4;
wire n16851_4;
wire n16852_4;
wire n16853_4;
wire n16854_4;
wire n16855_4;
wire n16856_4;
wire n16857_4;
wire n16858_4;
wire n16859_4;
wire n16860_4;
wire n16861_4;
wire n16862_4;
wire n16863_4;
wire n16864_4;
wire n16865_4;
wire n16866_4;
wire n17155_4;
wire n17156_4;
wire n17452_5;
wire n17471_5;
wire n17579_5;
wire n19182_4;
wire n19182_5;
wire n19182_6;
wire n19182_7;
wire n19205_4;
wire n30867_4;
wire n30936_4;
wire n31026_4;
wire n31033_4;
wire n31040_4;
wire n31047_4;
wire n31054_4;
wire n31068_4;
wire n31070_4;
wire n31084_4;
wire main_gw5ddrphy_bitslip0_o_3_9;
wire main_gw5ddrphy_bitslip0_o_2_9;
wire main_gw5ddrphy_bitslip0_o_1_9;
wire main_gw5ddrphy_bitslip0_o_0_9;
wire main_gw5ddrphy_bitslip1_o_3_9;
wire main_gw5ddrphy_bitslip1_o_2_9;
wire main_gw5ddrphy_bitslip1_o_1_9;
wire main_gw5ddrphy_bitslip1_o_0_9;
wire main_gw5ddrphy_bitslip2_o_3_9;
wire main_gw5ddrphy_bitslip2_o_2_9;
wire main_gw5ddrphy_bitslip2_o_1_9;
wire main_gw5ddrphy_bitslip2_o_0_9;
wire main_gw5ddrphy_bitslip3_o_3_9;
wire main_gw5ddrphy_bitslip3_o_2_9;
wire main_gw5ddrphy_bitslip3_o_1_9;
wire main_gw5ddrphy_bitslip3_o_0_9;
wire main_gw5ddrphy_bitslip4_o_3_9;
wire main_gw5ddrphy_bitslip4_o_2_9;
wire main_gw5ddrphy_bitslip4_o_1_9;
wire main_gw5ddrphy_bitslip4_o_0_9;
wire main_gw5ddrphy_bitslip5_o_3_9;
wire main_gw5ddrphy_bitslip5_o_2_9;
wire main_gw5ddrphy_bitslip5_o_1_9;
wire main_gw5ddrphy_bitslip5_o_0_9;
wire main_gw5ddrphy_bitslip6_o_3_9;
wire main_gw5ddrphy_bitslip6_o_2_9;
wire main_gw5ddrphy_bitslip6_o_1_9;
wire main_gw5ddrphy_bitslip6_o_0_9;
wire main_gw5ddrphy_bitslip7_o_3_9;
wire main_gw5ddrphy_bitslip7_o_2_9;
wire main_gw5ddrphy_bitslip7_o_1_9;
wire main_gw5ddrphy_bitslip7_o_0_9;
wire main_gw5ddrphy_bitslip8_o_3_9;
wire main_gw5ddrphy_bitslip8_o_2_9;
wire main_gw5ddrphy_bitslip8_o_1_9;
wire main_gw5ddrphy_bitslip8_o_0_9;
wire main_gw5ddrphy_bitslip9_o_3_9;
wire main_gw5ddrphy_bitslip9_o_2_9;
wire main_gw5ddrphy_bitslip9_o_1_9;
wire main_gw5ddrphy_bitslip9_o_0_9;
wire main_gw5ddrphy_bitslip10_o_3_9;
wire main_gw5ddrphy_bitslip10_o_2_9;
wire main_gw5ddrphy_bitslip10_o_1_9;
wire main_gw5ddrphy_bitslip10_o_0_9;
wire main_gw5ddrphy_bitslip11_o_3_9;
wire main_gw5ddrphy_bitslip11_o_2_9;
wire main_gw5ddrphy_bitslip11_o_1_9;
wire main_gw5ddrphy_bitslip11_o_0_9;
wire main_gw5ddrphy_bitslip12_o_3_9;
wire main_gw5ddrphy_bitslip12_o_2_9;
wire main_gw5ddrphy_bitslip12_o_1_9;
wire main_gw5ddrphy_bitslip12_o_0_9;
wire main_gw5ddrphy_bitslip13_o_3_9;
wire main_gw5ddrphy_bitslip13_o_2_9;
wire main_gw5ddrphy_bitslip13_o_1_9;
wire main_gw5ddrphy_bitslip13_o_0_9;
wire main_gw5ddrphy_bitslip14_o_3_9;
wire main_gw5ddrphy_bitslip14_o_2_9;
wire main_gw5ddrphy_bitslip14_o_1_9;
wire main_gw5ddrphy_bitslip14_o_0_9;
wire main_gw5ddrphy_bitslip15_o_3_9;
wire main_gw5ddrphy_bitslip15_o_2_9;
wire main_gw5ddrphy_bitslip15_o_1_9;
wire main_gw5ddrphy_bitslip15_o_0_9;
wire main_gw5ddrphy_bitslip16_o_3_9;
wire main_gw5ddrphy_bitslip16_o_2_9;
wire main_gw5ddrphy_bitslip16_o_1_9;
wire main_gw5ddrphy_bitslip16_o_0_9;
wire main_gw5ddrphy_bitslip17_o_3_9;
wire main_gw5ddrphy_bitslip17_o_2_9;
wire main_gw5ddrphy_bitslip17_o_1_9;
wire main_gw5ddrphy_bitslip17_o_0_9;
wire main_gw5ddrphy_bitslip18_o_3_9;
wire main_gw5ddrphy_bitslip18_o_2_9;
wire main_gw5ddrphy_bitslip18_o_1_9;
wire main_gw5ddrphy_bitslip18_o_0_9;
wire main_gw5ddrphy_bitslip19_o_3_9;
wire main_gw5ddrphy_bitslip19_o_2_9;
wire main_gw5ddrphy_bitslip19_o_1_9;
wire main_gw5ddrphy_bitslip19_o_0_9;
wire main_gw5ddrphy_bitslip20_o_3_9;
wire main_gw5ddrphy_bitslip20_o_2_9;
wire main_gw5ddrphy_bitslip20_o_1_9;
wire main_gw5ddrphy_bitslip20_o_0_9;
wire main_gw5ddrphy_bitslip21_o_3_9;
wire main_gw5ddrphy_bitslip21_o_2_9;
wire main_gw5ddrphy_bitslip21_o_1_9;
wire main_gw5ddrphy_bitslip21_o_0_9;
wire main_gw5ddrphy_bitslip22_o_3_9;
wire main_gw5ddrphy_bitslip22_o_2_9;
wire main_gw5ddrphy_bitslip22_o_1_9;
wire main_gw5ddrphy_bitslip22_o_0_9;
wire main_gw5ddrphy_bitslip23_o_3_9;
wire main_gw5ddrphy_bitslip23_o_2_9;
wire main_gw5ddrphy_bitslip23_o_1_9;
wire main_gw5ddrphy_bitslip23_o_0_9;
wire main_gw5ddrphy_bitslip24_o_3_9;
wire main_gw5ddrphy_bitslip24_o_2_9;
wire main_gw5ddrphy_bitslip24_o_1_9;
wire main_gw5ddrphy_bitslip24_o_0_9;
wire main_gw5ddrphy_bitslip25_o_3_9;
wire main_gw5ddrphy_bitslip25_o_2_9;
wire main_gw5ddrphy_bitslip25_o_1_9;
wire main_gw5ddrphy_bitslip25_o_0_9;
wire main_gw5ddrphy_bitslip26_o_3_9;
wire main_gw5ddrphy_bitslip26_o_2_9;
wire main_gw5ddrphy_bitslip26_o_1_9;
wire main_gw5ddrphy_bitslip26_o_0_9;
wire main_gw5ddrphy_bitslip27_o_3_9;
wire main_gw5ddrphy_bitslip27_o_2_9;
wire main_gw5ddrphy_bitslip27_o_1_9;
wire main_gw5ddrphy_bitslip27_o_0_9;
wire main_gw5ddrphy_bitslip28_o_3_9;
wire main_gw5ddrphy_bitslip28_o_2_9;
wire main_gw5ddrphy_bitslip28_o_1_9;
wire main_gw5ddrphy_bitslip28_o_0_9;
wire main_gw5ddrphy_bitslip29_o_3_9;
wire main_gw5ddrphy_bitslip29_o_2_9;
wire main_gw5ddrphy_bitslip29_o_1_9;
wire main_gw5ddrphy_bitslip29_o_0_9;
wire main_gw5ddrphy_bitslip30_o_3_9;
wire main_gw5ddrphy_bitslip30_o_2_9;
wire main_gw5ddrphy_bitslip30_o_1_9;
wire main_gw5ddrphy_bitslip30_o_0_9;
wire main_gw5ddrphy_bitslip31_o_3_9;
wire main_gw5ddrphy_bitslip31_o_2_9;
wire main_gw5ddrphy_bitslip31_o_1_9;
wire main_gw5ddrphy_bitslip31_o_0_9;
wire builder_refresher_next_state_1_13;
wire builder_bankmachine0_next_state_2_15;
wire builder_bankmachine0_next_state_2_16;
wire builder_bankmachine0_next_state_2_17;
wire builder_bankmachine0_next_state_1_23;
wire builder_bankmachine0_next_state_0_21;
wire builder_bankmachine1_next_state_2_15;
wire builder_bankmachine1_next_state_2_16;
wire builder_bankmachine1_next_state_2_17;
wire builder_bankmachine1_next_state_1_23;
wire builder_bankmachine1_next_state_1_24;
wire builder_bankmachine1_next_state_0_22;
wire builder_bankmachine2_next_state_2_15;
wire builder_bankmachine2_next_state_2_16;
wire builder_bankmachine2_next_state_1_23;
wire builder_bankmachine2_next_state_1_24;
wire builder_bankmachine2_next_state_1_26;
wire builder_bankmachine2_next_state_0_21;
wire builder_bankmachine3_next_state_2_15;
wire builder_bankmachine3_next_state_2_16;
wire builder_bankmachine3_next_state_2_17;
wire builder_bankmachine3_next_state_1_23;
wire builder_bankmachine3_next_state_1_24;
wire builder_bankmachine3_next_state_1_25;
wire builder_bankmachine3_next_state_0_21;
wire builder_bankmachine4_next_state_2_15;
wire builder_bankmachine4_next_state_2_16;
wire builder_bankmachine4_next_state_1_23;
wire builder_bankmachine4_next_state_0_21;
wire builder_bankmachine5_next_state_2_15;
wire builder_bankmachine5_next_state_2_16;
wire builder_bankmachine5_next_state_1_23;
wire builder_bankmachine5_next_state_1_24;
wire builder_bankmachine5_next_state_1_25;
wire builder_bankmachine5_next_state_0_21;
wire builder_bankmachine6_next_state_2_15;
wire builder_bankmachine6_next_state_2_16;
wire builder_bankmachine6_next_state_2_18;
wire builder_bankmachine6_next_state_1_23;
wire builder_bankmachine6_next_state_1_24;
wire builder_bankmachine6_next_state_1_25;
wire builder_bankmachine6_next_state_0_21;
wire builder_bankmachine7_next_state_2_16;
wire builder_bankmachine7_next_state_2_17;
wire builder_bankmachine7_next_state_1_23;
wire builder_bankmachine7_next_state_0_21;
wire builder_multiplexer_next_state_0_40;
wire builder_array_muxed1_10_10;
wire builder_array_muxed1_10_11;
wire builder_array_muxed1_10_12;
wire builder_array_muxed1_10_13;
wire builder_array_muxed8_10_10;
wire n18935_20;
wire n18935_21;
wire n18935_22;
wire n18935_23;
wire n18935_24;
wire n19109_20;
wire n19109_21;
wire n19109_22;
wire n19109_23;
wire n19109_26;
wire main_crg_por_count_15_9;
wire main_crg_por_count_15_10;
wire main_crg_por_count_15_11;
wire main_crg_por_count_15_12;
wire n21501_5;
wire n21467_5;
wire n21470_5;
wire n19399_5;
wire n19506_5;
wire main_basesoc_rx_phase_31_10;
wire main_basesoc_tx_phase_4_10;
wire main_basesoc_tx_phase_7_10;
wire main_basesoc_tx_phase_9_10;
wire main_basesoc_tx_phase_10_10;
wire main_basesoc_tx_phase_14_10;
wire main_basesoc_tx_phase_15_10;
wire main_basesoc_tx_phase_17_10;
wire main_basesoc_tx_phase_20_10;
wire main_basesoc_tx_phase_23_10;
wire main_gw5ddrphy_counter_6_9;
wire main_gw5ddrphy_rdly0_2_9;
wire main_gw5ddrphy_rdly0_2_10;
wire main_basesoc_sdram_sequencer_counter_6_10;
wire main_basesoc_sdram_sequencer_counter_6_11;
wire main_basesoc_sdram_zqcs_executer_counter_5_9;
wire main_basesoc_sdram_zqcs_executer_counter_5_10;
wire main_basesoc_sdram_time0_4_9;
wire main_basesoc_sdram_time0_4_10;
wire builder_multiplexer_state_3_9;
wire builder_multiplexer_state_3_10;
wire builder_litedramwishbone2native_state_1_9;
wire builder_litedramwishbone2native_state_1_10;
wire builder_litedramwishbone2native_state_1_11;
wire n19397_10;
wire n19398_10;
wire n19599_23;
wire n19599_24;
wire n19599_25;
wire n19599_26;
wire n19601_23;
wire n19601_24;
wire n19601_25;
wire n19601_26;
wire n19603_23;
wire n19603_24;
wire n19605_23;
wire n19605_24;
wire n19605_25;
wire n19607_23;
wire n19607_24;
wire n19607_25;
wire n19607_26;
wire n19609_23;
wire n19609_24;
wire n19609_25;
wire n19609_26;
wire n19611_23;
wire n19611_24;
wire n19611_25;
wire n19611_26;
wire n19613_23;
wire n19613_24;
wire n19613_25;
wire n19613_26;
wire n19615_23;
wire n19615_24;
wire n19615_25;
wire n19615_26;
wire n19617_23;
wire n19617_24;
wire n19617_25;
wire n19617_26;
wire n19619_23;
wire n19619_24;
wire n19619_25;
wire n19619_26;
wire n19621_23;
wire n19621_24;
wire n19621_25;
wire n19621_26;
wire n19623_23;
wire n19623_24;
wire n19623_25;
wire n19623_26;
wire n19625_23;
wire n19625_24;
wire n19625_25;
wire n19625_26;
wire n19627_23;
wire n19627_24;
wire n19627_25;
wire n19627_26;
wire n19629_23;
wire n19629_24;
wire n19629_25;
wire n19629_26;
wire n19631_23;
wire n19631_24;
wire n19631_25;
wire n19631_26;
wire n19633_26;
wire n19633_27;
wire n19635_25;
wire n19635_26;
wire n19635_27;
wire n19635_28;
wire n19637_25;
wire n19637_26;
wire n19639_26;
wire n19639_27;
wire n19641_25;
wire n19641_26;
wire n19641_27;
wire n19641_28;
wire n19643_25;
wire n19643_26;
wire n19643_27;
wire n19643_28;
wire n19645_25;
wire n19645_26;
wire n19647_27;
wire n19647_28;
wire n19647_29;
wire n19647_30;
wire n19649_27;
wire n19649_28;
wire n19649_29;
wire n19649_30;
wire n19651_27;
wire n19651_28;
wire n19651_29;
wire n19651_30;
wire n19653_27;
wire n19653_28;
wire n19653_29;
wire n19653_30;
wire n19655_28;
wire n19655_29;
wire n19655_30;
wire n19655_31;
wire n19657_30;
wire n19657_31;
wire n19657_32;
wire n19657_33;
wire n19659_30;
wire n19659_31;
wire n19659_32;
wire n19659_33;
wire n19661_30;
wire n19661_31;
wire n19661_32;
wire n19661_33;
wire n20028_10;
wire n20030_10;
wire n20032_10;
wire n20034_10;
wire n20036_10;
wire n20038_10;
wire n20040_10;
wire n20042_10;
wire n20044_10;
wire n20046_10;
wire n20048_10;
wire n20050_10;
wire n20052_10;
wire n20054_10;
wire n20056_10;
wire n20058_10;
wire n20060_10;
wire n20062_10;
wire n20064_10;
wire n20066_10;
wire n20068_10;
wire n20070_10;
wire n20072_10;
wire n20074_10;
wire n20076_10;
wire n20078_10;
wire n20080_10;
wire n20082_10;
wire n20084_10;
wire n20086_10;
wire n20088_10;
wire n20089_15;
wire n20089_16;
wire n20218_11;
wire n20218_12;
wire n20219_17;
wire n20219_18;
wire n16280_9;
wire n16277_9;
wire n16270_9;
wire n16267_9;
wire n16266_9;
wire n16265_11;
wire n16367_9;
wire n16357_9;
wire n16354_9;
wire n16349_9;
wire n16347_9;
wire n16346_9;
wire n16345_9;
wire n16343_9;
wire n17590_6;
wire n17483_6;
wire n16818_6;
wire n16816_6;
wire n16764_6;
wire n16712_6;
wire n16660_6;
wire n15958_6;
wire builder_array_muxed13_11;
wire builder_array_muxed13_12;
wire builder_array_muxed8_0_11;
wire builder_array_muxed8_0_12;
wire builder_array_muxed8_1_11;
wire builder_array_muxed8_1_12;
wire builder_array_muxed8_2_11;
wire builder_array_muxed8_2_12;
wire builder_array_muxed8_3_11;
wire builder_array_muxed8_3_12;
wire builder_array_muxed8_4_11;
wire builder_array_muxed8_4_12;
wire builder_array_muxed8_5_11;
wire builder_array_muxed8_5_12;
wire builder_array_muxed8_6_11;
wire builder_array_muxed8_6_12;
wire builder_array_muxed8_7_11;
wire builder_array_muxed8_7_12;
wire builder_array_muxed8_8_11;
wire builder_array_muxed8_8_12;
wire builder_array_muxed8_9_11;
wire builder_array_muxed8_9_12;
wire builder_array_muxed8_11_11;
wire builder_array_muxed8_11_12;
wire builder_array_muxed8_12_11;
wire builder_array_muxed8_12_12;
wire builder_array_muxed8_13_11;
wire builder_array_muxed8_13_12;
wire builder_array_muxed8_14_11;
wire builder_array_muxed8_14_12;
wire builder_interface1_we_wishbone2csr_next_value3_7;
wire n1410_6;
wire n1477_6;
wire builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re_6;
wire builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_6;
wire builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_6;
wire builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_6;
wire n18785_7;
wire n18786_7;
wire n18808_7;
wire n18808_9;
wire n18849_8;
wire n18850_7;
wire n18850_9;
wire n18892_8;
wire n18934_7;
wire n18934_8;
wire n18934_9;
wire n18959_6;
wire n18959_7;
wire n18960_6;
wire n18960_7;
wire n18982_7;
wire n18982_8;
wire n18982_9;
wire n18982_10;
wire n19024_7;
wire n19044_6;
wire n19066_7;
wire n19066_8;
wire n19107_7;
wire n18760_7;
wire n18743_7;
wire n18728_6;
wire n18715_6;
wire n18446_6;
wire n18433_6;
wire n18136_6;
wire n17559_6;
wire n18787_6;
wire n18807_6;
wire n18829_6;
wire n18869_6;
wire n18912_6;
wire n18961_6;
wire n18981_6;
wire n19002_7;
wire n19043_6;
wire n19043_7;
wire n19065_6;
wire n19087_7;
wire n19128_6;
wire builder_multiplexer_next_state_1_75;
wire builder_multiplexer_next_state_1_76;
wire builder_bankmachine0_next_state_1_24;
wire builder_bankmachine0_next_state_1_25;
wire builder_bankmachine1_next_state_1_25;
wire builder_bankmachine3_next_state_1_26;
wire builder_bankmachine5_next_state_1_26;
wire builder_bankmachine6_next_state_1_26;
wire builder_bankmachine6_next_state_1_27;
wire builder_bankmachine6_next_state_1_28;
wire n16364_11;
wire n16361_11;
wire n16358_11;
wire n16265_12;
wire builder_multiplexer_next_state_2_47;
wire builder_slave_sel_3_9;
wire builder_slave_sel_3_10;
wire n1165_8;
wire n1165_9;
wire n1165_10;
wire n1165_11;
wire n1166_7;
wire n1166_8;
wire n1167_7;
wire n1167_8;
wire n1168_7;
wire n1168_8;
wire n1169_7;
wire n1169_8;
wire n1170_6;
wire n1170_7;
wire n1170_8;
wire n1171_7;
wire n1171_8;
wire n1173_6;
wire n1174_6;
wire n1175_6;
wire n1176_6;
wire n1177_6;
wire n1178_6;
wire n1179_6;
wire n1180_6;
wire n1181_6;
wire n1182_6;
wire n1183_6;
wire n1184_6;
wire n1185_6;
wire n1186_6;
wire n1187_6;
wire n1188_6;
wire n1189_6;
wire n1190_6;
wire n1191_6;
wire n1192_6;
wire n1193_6;
wire n1194_6;
wire n1195_6;
wire n1196_6;
wire builder_done_6;
wire builder_done_7;
wire builder_done_8;
wire builder_done_9;
wire n1425_5;
wire n1500_5;
wire main_basesoc_timer_zero_trigger_7;
wire main_basesoc_timer_zero_trigger_8;
wire main_basesoc_sdram_master_p1_cas_n_5;
wire main_basesoc_sdram_bankmachine0_wrport_we_6;
wire main_basesoc_sdram_bankmachine0_wrport_we_7;
wire main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_7;
wire main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_8;
wire main_basesoc_sdram_bankmachine1_wrport_we_5;
wire main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_8;
wire main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_9;
wire main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_10;
wire main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_11;
wire main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_12;
wire main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_13;
wire main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_14;
wire main_basesoc_sdram_bankmachine2_wrport_we_5;
wire main_basesoc_sdram_bankmachine2_wrport_we_6;
wire main_basesoc_sdram_bankmachine2_wrport_we_7;
wire main_basesoc_sdram_bankmachine2_wrport_we_8;
wire main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_7;
wire main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_8;
wire main_basesoc_sdram_bankmachine3_wrport_we_5;
wire main_basesoc_sdram_bankmachine3_wrport_we_6;
wire main_basesoc_sdram_bankmachine3_wrport_we_7;
wire main_basesoc_sdram_bankmachine3_do_read_5;
wire main_basesoc_sdram_bankmachine4_wrport_we_5;
wire main_basesoc_sdram_bankmachine4_wrport_we_6;
wire main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_8;
wire main_basesoc_sdram_bankmachine5_wrport_we_5;
wire main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_7;
wire main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_9;
wire main_basesoc_sdram_bankmachine6_wrport_we_5;
wire main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_7;
wire main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_9;
wire main_basesoc_sdram_bankmachine7_wrport_we_5;
wire main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_7;
wire main_basesoc_sdram_trrdcon_valid_8;
wire main_basesoc_sdram_trrdcon_valid_9;
wire main_basesoc_sdram_trrdcon_valid_10;
wire main_basesoc_sdram_trrdcon_valid_11;
wire main_basesoc_sdram_trrdcon_valid_12;
wire main_basesoc_sdram_trrdcon_valid_13;
wire main_basesoc_sdram_choose_cmd_ce_7;
wire main_basesoc_sdram_choose_cmd_ce_8;
wire main_basesoc_sdram_choose_cmd_ce_9;
wire main_basesoc_sdram_choose_req_ce_7;
wire main_basesoc_sdram_choose_req_ce_8;
wire main_basesoc_sdram_choose_req_ce_9;
wire n10160_10;
wire n10160_11;
wire n10160_12;
wire n10160_13;
wire main_done_6;
wire main_done_7;
wire main_done_8;
wire main_done_9;
wire n30406_6;
wire n30406_7;
wire n30406_8;
wire n30406_9;
wire n30406_10;
wire n30406_11;
wire n30406_12;
wire n30406_13;
wire n16062_5;
wire n16591_5;
wire n16592_6;
wire n16592_7;
wire n16593_5;
wire n16595_6;
wire n16597_6;
wire n16601_5;
wire n16602_5;
wire n16603_5;
wire n16604_6;
wire n16604_7;
wire n16608_5;
wire n16610_5;
wire n16611_5;
wire n16613_5;
wire n16614_5;
wire n16615_5;
wire n16616_5;
wire n16617_5;
wire n16618_5;
wire n16620_5;
wire n16675_5;
wire n16676_5;
wire n16677_5;
wire n16678_5;
wire n16867_6;
wire n16867_7;
wire n16867_8;
wire n17579_6;
wire n30867_5;
wire n31042_5;
wire n31047_5;
wire n31047_6;
wire n31056_5;
wire n31063_5;
wire n31077_5;
wire n31084_5;
wire builder_bankmachine0_next_state_2_18;
wire builder_bankmachine0_next_state_2_19;
wire builder_bankmachine0_next_state_2_20;
wire builder_bankmachine0_next_state_1_26;
wire builder_bankmachine0_next_state_0_22;
wire builder_bankmachine0_next_state_0_23;
wire builder_bankmachine1_next_state_2_18;
wire builder_bankmachine1_next_state_2_19;
wire builder_bankmachine1_next_state_2_20;
wire builder_bankmachine1_next_state_1_27;
wire builder_bankmachine1_next_state_0_23;
wire builder_bankmachine2_next_state_2_17;
wire builder_bankmachine2_next_state_2_18;
wire builder_bankmachine2_next_state_2_19;
wire builder_bankmachine2_next_state_1_27;
wire builder_bankmachine3_next_state_2_19;
wire builder_bankmachine3_next_state_2_20;
wire builder_bankmachine3_next_state_2_21;
wire builder_bankmachine3_next_state_2_22;
wire builder_bankmachine4_next_state_2_17;
wire builder_bankmachine4_next_state_2_18;
wire builder_bankmachine4_next_state_2_19;
wire builder_bankmachine4_next_state_1_25;
wire builder_bankmachine5_next_state_2_17;
wire builder_bankmachine5_next_state_2_18;
wire builder_bankmachine5_next_state_2_19;
wire builder_bankmachine5_next_state_1_27;
wire builder_bankmachine6_next_state_2_19;
wire builder_bankmachine6_next_state_2_20;
wire builder_bankmachine6_next_state_2_21;
wire builder_bankmachine6_next_state_1_29;
wire builder_bankmachine6_next_state_0_22;
wire builder_bankmachine7_next_state_2_18;
wire builder_bankmachine7_next_state_2_19;
wire builder_bankmachine7_next_state_1_25;
wire builder_array_muxed1_10_14;
wire builder_array_muxed1_10_15;
wire builder_array_muxed1_10_16;
wire builder_array_muxed1_10_17;
wire builder_array_muxed1_10_18;
wire n18935_26;
wire n18935_27;
wire n19109_27;
wire n21501_6;
wire n21501_7;
wire main_basesoc_rx_phase_31_11;
wire main_basesoc_tx_phase_23_11;
wire main_gw5ddrphy_rdly0_2_11;
wire builder_multiplexer_state_3_11;
wire n19599_30;
wire n19599_31;
wire n19599_33;
wire n19599_34;
wire n19601_28;
wire n19601_29;
wire n19601_30;
wire n19601_31;
wire n19601_32;
wire n19603_25;
wire n19603_26;
wire n19603_27;
wire n19603_28;
wire n19603_29;
wire n19605_26;
wire n19605_27;
wire n19605_28;
wire n19605_29;
wire n19605_30;
wire n19605_31;
wire n19607_27;
wire n19607_28;
wire n19607_29;
wire n19607_30;
wire n19607_31;
wire n19609_27;
wire n19609_28;
wire n19609_29;
wire n19609_30;
wire n19611_27;
wire n19611_28;
wire n19611_29;
wire n19611_30;
wire n19613_27;
wire n19613_28;
wire n19613_29;
wire n19613_30;
wire n19615_27;
wire n19615_28;
wire n19615_29;
wire n19615_30;
wire n19615_31;
wire n19617_27;
wire n19617_28;
wire n19617_29;
wire n19617_30;
wire n19617_31;
wire n19619_27;
wire n19619_28;
wire n19619_29;
wire n19619_30;
wire n19619_31;
wire n19621_27;
wire n19621_28;
wire n19621_29;
wire n19621_30;
wire n19621_31;
wire n19623_27;
wire n19623_28;
wire n19623_29;
wire n19623_30;
wire n19623_31;
wire n19623_32;
wire n19625_27;
wire n19625_28;
wire n19625_29;
wire n19625_30;
wire n19625_31;
wire n19627_27;
wire n19627_28;
wire n19627_29;
wire n19627_30;
wire n19629_27;
wire n19629_28;
wire n19629_30;
wire n19629_31;
wire n19631_27;
wire n19631_28;
wire n19631_29;
wire n19631_30;
wire n19633_28;
wire n19633_29;
wire n19633_30;
wire n19633_31;
wire n19633_32;
wire n19635_29;
wire n19635_30;
wire n19635_31;
wire n19635_32;
wire n19635_33;
wire n19635_34;
wire n19637_27;
wire n19637_28;
wire n19637_29;
wire n19637_30;
wire n19637_31;
wire n19639_28;
wire n19639_29;
wire n19639_30;
wire n19639_31;
wire n19639_32;
wire n19641_29;
wire n19641_30;
wire n19641_31;
wire n19641_32;
wire n19641_33;
wire n19641_34;
wire n19643_29;
wire n19643_30;
wire n19643_31;
wire n19643_32;
wire n19643_33;
wire n19645_27;
wire n19645_28;
wire n19645_29;
wire n19645_30;
wire n19645_31;
wire n19647_31;
wire n19647_32;
wire n19647_33;
wire n19647_34;
wire n19649_31;
wire n19649_32;
wire n19649_33;
wire n19649_34;
wire n19651_31;
wire n19651_32;
wire n19651_33;
wire n19651_34;
wire n19653_31;
wire n19653_32;
wire n19653_33;
wire n19653_34;
wire n19655_32;
wire n19655_33;
wire n19655_34;
wire n19655_35;
wire n19655_36;
wire n19655_37;
wire n19655_38;
wire n19655_39;
wire n19655_40;
wire n19657_34;
wire n19657_35;
wire n19657_37;
wire n19657_38;
wire n19659_34;
wire n19659_35;
wire n19659_36;
wire n19659_37;
wire n19659_38;
wire n19659_39;
wire n19659_40;
wire n19659_41;
wire n19659_42;
wire n19659_43;
wire n19661_34;
wire n19661_35;
wire n19661_36;
wire n19661_37;
wire n19661_38;
wire n19661_39;
wire n19661_40;
wire n19661_41;
wire n19661_42;
wire n19661_43;
wire n20089_17;
wire n20089_18;
wire n20219_19;
wire n20219_20;
wire n16280_10;
wire n16349_10;
wire builder_array_muxed13_13;
wire builder_array_muxed8_0_13;
wire builder_array_muxed8_0_14;
wire builder_array_muxed8_0_15;
wire builder_array_muxed8_0_16;
wire builder_array_muxed8_0_17;
wire builder_array_muxed8_0_18;
wire builder_array_muxed8_1_13;
wire builder_array_muxed8_1_14;
wire builder_array_muxed8_1_15;
wire builder_array_muxed8_1_16;
wire builder_array_muxed8_2_13;
wire builder_array_muxed8_2_14;
wire builder_array_muxed8_2_16;
wire builder_array_muxed8_2_17;
wire builder_array_muxed8_3_13;
wire builder_array_muxed8_3_14;
wire builder_array_muxed8_3_15;
wire builder_array_muxed8_3_16;
wire builder_array_muxed8_4_13;
wire builder_array_muxed8_4_14;
wire builder_array_muxed8_4_15;
wire builder_array_muxed8_4_16;
wire builder_array_muxed8_4_17;
wire builder_array_muxed8_5_13;
wire builder_array_muxed8_5_14;
wire builder_array_muxed8_5_15;
wire builder_array_muxed8_5_16;
wire builder_array_muxed8_6_13;
wire builder_array_muxed8_6_14;
wire builder_array_muxed8_6_15;
wire builder_array_muxed8_6_16;
wire builder_array_muxed8_7_13;
wire builder_array_muxed8_7_14;
wire builder_array_muxed8_7_15;
wire builder_array_muxed8_7_16;
wire builder_array_muxed8_8_13;
wire builder_array_muxed8_8_14;
wire builder_array_muxed8_8_15;
wire builder_array_muxed8_8_16;
wire builder_array_muxed8_9_13;
wire builder_array_muxed8_9_14;
wire builder_array_muxed8_9_15;
wire builder_array_muxed8_9_16;
wire builder_array_muxed8_11_13;
wire builder_array_muxed8_11_14;
wire builder_array_muxed8_11_15;
wire builder_array_muxed8_11_16;
wire builder_array_muxed8_11_17;
wire builder_array_muxed8_11_18;
wire builder_array_muxed8_12_13;
wire builder_array_muxed8_12_14;
wire builder_array_muxed8_12_15;
wire builder_array_muxed8_12_16;
wire builder_array_muxed8_12_17;
wire builder_array_muxed8_12_18;
wire builder_array_muxed8_12_19;
wire builder_array_muxed8_13_14;
wire builder_array_muxed8_13_15;
wire builder_array_muxed8_13_16;
wire builder_array_muxed8_13_17;
wire builder_array_muxed8_13_18;
wire builder_array_muxed8_14_14;
wire builder_array_muxed8_14_15;
wire builder_array_muxed8_14_16;
wire builder_array_muxed8_14_17;
wire n18785_9;
wire n18808_10;
wire n18850_10;
wire n18934_10;
wire n18934_11;
wire n18960_8;
wire n19002_9;
wire builder_multiplexer_next_state_1_77;
wire builder_bankmachine3_next_state_1_27;
wire builder_bankmachine6_next_state_1_30;
wire builder_bankmachine7_next_state_1_26;
wire n16358_12;
wire n1165_12;
wire n1165_13;
wire n1166_9;
wire n1166_10;
wire n1167_9;
wire n1167_10;
wire n1168_9;
wire n1168_10;
wire n1168_11;
wire n1169_9;
wire n1169_10;
wire n1170_9;
wire n1170_10;
wire n1171_9;
wire n1171_10;
wire main_basesoc_timer_zero_trigger_10;
wire main_basesoc_sdram_bankmachine0_wrport_we_8;
wire main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_9;
wire main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_10;
wire main_basesoc_sdram_bankmachine1_wrport_we_6;
wire main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_15;
wire main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_16;
wire main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_17;
wire main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_18;
wire main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_19;
wire main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_20;
wire main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_21;
wire main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_22;
wire main_basesoc_sdram_bankmachine2_wrport_we_9;
wire main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_9;
wire main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_10;
wire main_basesoc_sdram_bankmachine3_wrport_we_8;
wire main_basesoc_sdram_bankmachine4_wrport_we_7;
wire main_basesoc_sdram_bankmachine4_wrport_we_8;
wire main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_9;
wire main_basesoc_sdram_bankmachine5_wrport_we_6;
wire main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_10;
wire main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_11;
wire main_basesoc_sdram_bankmachine6_wrport_we_7;
wire main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_10;
wire main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_11;
wire main_basesoc_sdram_bankmachine7_wrport_we_6;
wire main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_8;
wire main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_9;
wire main_basesoc_sdram_trrdcon_valid_15;
wire main_basesoc_sdram_trrdcon_valid_16;
wire main_basesoc_sdram_trrdcon_valid_17;
wire main_basesoc_sdram_trrdcon_valid_18;
wire main_basesoc_sdram_trrdcon_valid_19;
wire main_basesoc_sdram_trrdcon_valid_20;
wire main_basesoc_sdram_trrdcon_valid_21;
wire main_basesoc_sdram_choose_cmd_ce_13;
wire main_basesoc_sdram_choose_req_ce_10;
wire main_basesoc_sdram_choose_req_ce_11;
wire n10160_14;
wire n10160_15;
wire n10160_16;
wire n10160_17;
wire n10160_18;
wire n10160_19;
wire n16867_9;
wire builder_bankmachine0_next_state_1_27;
wire builder_bankmachine1_next_state_2_21;
wire builder_bankmachine1_next_state_1_29;
wire builder_bankmachine2_next_state_2_20;
wire builder_bankmachine4_next_state_2_20;
wire builder_bankmachine4_next_state_1_26;
wire builder_bankmachine5_next_state_2_20;
wire builder_bankmachine7_next_state_2_20;
wire builder_bankmachine7_next_state_1_27;
wire builder_array_muxed1_10_19;
wire builder_array_muxed1_10_20;
wire builder_array_muxed1_10_21;
wire builder_array_muxed1_10_22;
wire builder_array_muxed1_10_23;
wire builder_array_muxed1_10_24;
wire builder_array_muxed1_10_25;
wire builder_array_muxed1_10_27;
wire builder_array_muxed1_10_28;
wire builder_array_muxed1_10_29;
wire builder_array_muxed1_10_30;
wire n19599_35;
wire n19599_36;
wire n19601_33;
wire n19603_30;
wire n19603_31;
wire n19603_32;
wire n19605_32;
wire n19605_33;
wire n19605_34;
wire n19607_32;
wire n19609_31;
wire n19609_32;
wire n19611_31;
wire n19611_32;
wire n19613_31;
wire n19613_32;
wire n19615_32;
wire n19617_32;
wire n19619_32;
wire n19621_32;
wire n19625_32;
wire n19627_31;
wire n19627_32;
wire n19629_32;
wire n19629_33;
wire n19631_31;
wire n19631_32;
wire n19633_33;
wire n19633_34;
wire n19633_35;
wire n19633_36;
wire n19635_35;
wire n19637_32;
wire n19637_33;
wire n19637_34;
wire n19637_35;
wire n19639_33;
wire n19639_34;
wire n19639_35;
wire n19639_36;
wire n19641_35;
wire n19643_34;
wire n19643_35;
wire n19645_32;
wire n19645_33;
wire n19645_34;
wire n19645_35;
wire n19647_35;
wire n19647_36;
wire n19647_37;
wire n19647_38;
wire n19649_35;
wire n19649_36;
wire n19649_37;
wire n19649_38;
wire n19651_35;
wire n19651_36;
wire n19651_37;
wire n19651_38;
wire n19653_35;
wire n19653_36;
wire n19653_37;
wire n19653_38;
wire n19657_39;
wire n19657_40;
wire n19657_41;
wire n19657_42;
wire n19657_43;
wire n19657_44;
wire builder_array_muxed8_0_19;
wire builder_array_muxed8_0_20;
wire builder_array_muxed8_0_21;
wire builder_array_muxed8_0_22;
wire builder_array_muxed8_0_23;
wire builder_array_muxed8_0_24;
wire builder_array_muxed8_1_17;
wire builder_array_muxed8_1_18;
wire builder_array_muxed8_1_19;
wire builder_array_muxed8_1_20;
wire builder_array_muxed8_2_18;
wire builder_array_muxed8_2_19;
wire builder_array_muxed8_2_20;
wire builder_array_muxed8_2_21;
wire builder_array_muxed8_2_22;
wire builder_array_muxed8_2_23;
wire builder_array_muxed8_2_24;
wire builder_array_muxed8_3_17;
wire builder_array_muxed8_3_18;
wire builder_array_muxed8_3_19;
wire builder_array_muxed8_3_20;
wire builder_array_muxed8_3_21;
wire builder_array_muxed8_3_22;
wire builder_array_muxed8_3_23;
wire builder_array_muxed8_3_24;
wire builder_array_muxed8_4_18;
wire builder_array_muxed8_4_19;
wire builder_array_muxed8_4_20;
wire builder_array_muxed8_4_21;
wire builder_array_muxed8_4_22;
wire builder_array_muxed8_4_23;
wire builder_array_muxed8_4_24;
wire builder_array_muxed8_4_25;
wire builder_array_muxed8_5_17;
wire builder_array_muxed8_5_18;
wire builder_array_muxed8_5_19;
wire builder_array_muxed8_5_20;
wire builder_array_muxed8_5_21;
wire builder_array_muxed8_5_22;
wire builder_array_muxed8_5_23;
wire builder_array_muxed8_5_24;
wire builder_array_muxed8_6_17;
wire builder_array_muxed8_6_18;
wire builder_array_muxed8_6_19;
wire builder_array_muxed8_6_20;
wire builder_array_muxed8_6_21;
wire builder_array_muxed8_6_22;
wire builder_array_muxed8_6_23;
wire builder_array_muxed8_6_24;
wire builder_array_muxed8_7_17;
wire builder_array_muxed8_7_18;
wire builder_array_muxed8_7_19;
wire builder_array_muxed8_7_20;
wire builder_array_muxed8_7_21;
wire builder_array_muxed8_7_22;
wire builder_array_muxed8_7_23;
wire builder_array_muxed8_7_24;
wire builder_array_muxed8_8_17;
wire builder_array_muxed8_8_18;
wire builder_array_muxed8_8_19;
wire builder_array_muxed8_8_20;
wire builder_array_muxed8_8_21;
wire builder_array_muxed8_8_22;
wire builder_array_muxed8_8_23;
wire builder_array_muxed8_8_24;
wire builder_array_muxed8_9_17;
wire builder_array_muxed8_9_18;
wire builder_array_muxed8_9_19;
wire builder_array_muxed8_9_20;
wire builder_array_muxed8_9_21;
wire builder_array_muxed8_9_22;
wire builder_array_muxed8_9_23;
wire builder_array_muxed8_9_24;
wire builder_array_muxed8_11_19;
wire builder_array_muxed8_11_20;
wire builder_array_muxed8_11_21;
wire builder_array_muxed8_11_23;
wire builder_array_muxed8_11_24;
wire builder_array_muxed8_11_25;
wire builder_array_muxed8_12_20;
wire builder_array_muxed8_12_21;
wire builder_array_muxed8_12_22;
wire builder_array_muxed8_12_23;
wire builder_array_muxed8_13_19;
wire builder_array_muxed8_13_20;
wire builder_array_muxed8_13_21;
wire builder_array_muxed8_13_22;
wire builder_array_muxed8_13_23;
wire builder_array_muxed8_13_24;
wire builder_array_muxed8_14_18;
wire builder_array_muxed8_14_19;
wire builder_array_muxed8_14_20;
wire builder_array_muxed8_14_21;
wire builder_array_muxed8_14_22;
wire builder_array_muxed8_14_23;
wire builder_array_muxed8_14_24;
wire builder_array_muxed8_14_25;
wire builder_array_muxed8_14_26;
wire n18960_9;
wire n19002_10;
wire n1165_14;
wire n1165_15;
wire n1166_11;
wire n1166_12;
wire n1167_11;
wire n1167_12;
wire n1168_12;
wire n1168_13;
wire n1168_14;
wire n1169_11;
wire n1169_12;
wire n1169_13;
wire n1170_11;
wire n1170_12;
wire main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_11;
wire main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_10;
wire main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_11;
wire main_basesoc_sdram_trrdcon_valid_22;
wire main_basesoc_sdram_trrdcon_valid_23;
wire main_basesoc_sdram_trrdcon_valid_24;
wire n10160_20;
wire n10160_21;
wire n10160_22;
wire n10160_24;
wire n10160_25;
wire n10160_27;
wire n10160_28;
wire n10160_29;
wire n10160_30;
wire n10160_31;
wire n10160_32;
wire n10160_33;
wire builder_bankmachine0_next_state_0_25;
wire builder_bankmachine1_next_state_2_22;
wire builder_bankmachine3_next_state_2_24;
wire builder_bankmachine4_next_state_2_21;
wire builder_bankmachine5_next_state_2_21;
wire builder_bankmachine7_next_state_2_22;
wire builder_array_muxed1_10_31;
wire builder_array_muxed1_10_32;
wire builder_array_muxed1_10_33;
wire builder_array_muxed1_10_34;
wire builder_array_muxed1_10_35;
wire builder_array_muxed1_10_36;
wire builder_array_muxed8_0_25;
wire builder_array_muxed8_0_26;
wire builder_array_muxed8_1_21;
wire builder_array_muxed8_1_22;
wire builder_array_muxed8_1_23;
wire builder_array_muxed8_1_24;
wire builder_array_muxed8_1_25;
wire builder_array_muxed8_1_26;
wire builder_array_muxed8_2_25;
wire builder_array_muxed8_2_26;
wire builder_array_muxed8_2_27;
wire builder_array_muxed8_3_25;
wire builder_array_muxed8_3_26;
wire builder_array_muxed8_3_27;
wire builder_array_muxed8_3_28;
wire builder_array_muxed8_4_26;
wire builder_array_muxed8_4_27;
wire builder_array_muxed8_4_28;
wire builder_array_muxed8_4_29;
wire builder_array_muxed8_5_25;
wire builder_array_muxed8_5_26;
wire builder_array_muxed8_5_27;
wire builder_array_muxed8_5_28;
wire builder_array_muxed8_6_25;
wire builder_array_muxed8_6_26;
wire builder_array_muxed8_6_27;
wire builder_array_muxed8_6_28;
wire builder_array_muxed8_7_25;
wire builder_array_muxed8_7_26;
wire builder_array_muxed8_7_27;
wire builder_array_muxed8_7_28;
wire builder_array_muxed8_8_25;
wire builder_array_muxed8_8_26;
wire builder_array_muxed8_8_27;
wire builder_array_muxed8_8_28;
wire builder_array_muxed8_9_25;
wire builder_array_muxed8_9_26;
wire builder_array_muxed8_9_27;
wire builder_array_muxed8_9_28;
wire builder_array_muxed8_11_26;
wire builder_array_muxed8_11_27;
wire builder_array_muxed8_12_24;
wire builder_array_muxed8_12_25;
wire builder_array_muxed8_12_26;
wire builder_array_muxed8_13_27;
wire builder_array_muxed8_13_28;
wire builder_array_muxed8_14_27;
wire builder_array_muxed8_14_28;
wire n10160_34;
wire n10160_35;
wire n10160_36;
wire n10160_37;
wire n10160_38;
wire builder_bankmachine0_next_state_0_26;
wire builder_bankmachine1_next_state_2_23;
wire builder_bankmachine3_next_state_2_25;
wire builder_bankmachine7_next_state_2_23;
wire builder_array_muxed8_0_27;
wire builder_array_muxed8_0_28;
wire builder_array_muxed8_1_27;
wire builder_array_muxed8_1_28;
wire builder_array_muxed8_2_28;
wire builder_array_muxed8_2_29;
wire builder_array_muxed8_12_27;
wire builder_array_muxed8_12_28;
wire builder_array_muxed1_10_38;
wire builder_array_muxed8_14_30;
wire builder_array_muxed8_2_31;
wire builder_bankmachine1_next_state_0_26;
wire builder_bankmachine7_next_state_1_29;
wire n10160_40;
wire main_basesoc_tx_phase_17_12;
wire main_basesoc_tx_phase_4_12;
wire n1165_17;
wire n16269_11;
wire n16352_11;
wire n16353_13;
wire main_basesoc_uart_rx_pending_10;
wire main_basesoc_timer_zero_trigger_12;
wire n16619_7;
wire main_basesoc_timer_zero_pending_10;
wire main_gw5ddrphy_burstdet_seen_status_0_10;
wire main_gw5ddrphy_burstdet_seen_status_1_10;
wire main_gw5ddrphy_burstdet_seen_status_2_10;
wire main_gw5ddrphy_burstdet_seen_status_3_11;
wire main_basesoc_sdram_trrdcon_valid_26;
wire builder_bankmachine1_next_state_1_31;
wire n19002_13;
wire main_basesoc_sdram_bankmachine6_wrport_we_9;
wire main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_13;
wire n16275_10;
wire main_basesoc_tx_phase_20_12;
wire builder_multiplexer_next_state_2_49;
wire main_basesoc_sdram_bankmachine0_wrport_we_10;
wire n15934_7;
wire n16356_13;
wire n16357_11;
wire n30935_5;
wire n17579_8;
wire n17590_8;
wire main_basesoc_sdram_time1_3_11;
wire n18760_9;
wire main_basesoc_sdram_choose_cmd_ce_15;
wire n18785_11;
wire n15908_6;
wire n17559_8;
wire n30936_6;
wire n19002_15;
wire builder_bankmachine4_next_state_1_28;
wire builder_bankmachine0_next_state_0_28;
wire main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_15;
wire main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_12;
wire main_basesoc_sdram_bankmachine3_level_3_10;
wire main_basesoc_tx_phase_12_12;
wire main_basesoc_tx_phase_10_12;
wire n16419_5;
wire main_basesoc_uart_tx_fifo_wrport_we;
wire main_basesoc_aborted_13;
wire builder_interface0_cyc;
wire n21521_6;
wire n19087_9;
wire n19108_9;
wire n16867_11;
wire n20220_6;
wire main_basesoc_sdram_bankmachine2_twtpcon_count_2_10;
wire n31040_6;
wire n19599_38;
wire n19599_40;
wire n19483_13;
wire n16599_7;
wire n16597_8;
wire n16596_7;
wire n19023_9;
wire n19109_29;
wire n19629_35;
wire builder_csr_bankarray_csrbank3_dfii_pi1_address0_re_8;
wire builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8;
wire n19639_38;
wire n21491_6;
wire n31077_7;
wire n31063_7;
wire main_basesoc_sdram_sequencer_counter_6_13;
wire n10160_42;
wire builder_array_muxed8_13_30;
wire n31033_7;
wire main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_13;
wire main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_24;
wire n19657_46;
wire n19601_35;
wire n19599_42;
wire builder_csr_bankarray_csrbank3_dfii_pi1_command0_re_8;
wire main_gw5ddrphy_burstdet_seen_status_3_13;
wire builder_bankmachine3_next_state_2_27;
wire main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_11;
wire n18850_12;
wire n30397_6;
wire n30396_6;
wire n19599_44;
wire builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_8;
wire n19633_38;
wire n16867_13;
wire n18959_11;
wire builder_array_muxed8_13_32;
wire main_basesoc_sdram_choose_cmd_ce_17;
wire main_basesoc_sdram_trrdcon_valid_28;
wire n31056_7;
wire builder_slave_sel_0_7;
wire main_basesoc_sdram_master_p1_cas_n_8;
wire n18828_8;
wire n18870_8;
wire n18935_29;
wire n18933_8;
wire main_basesoc_sdram_choose_cmd_ce_19;
wire n31035_7;
wire n31070_7;
wire builder_bankmachine6_next_state_2_23;
wire builder_slave_sel_1_8;
wire n12634_7;
wire n12633_7;
wire n19003_8;
wire n19002_17;
wire n19066_11;
wire n18959_13;
wire n19109_31;
wire builder_array_muxed8_11_29;
wire builder_array_muxed8_13_34;
wire builder_bankmachine7_next_state_2_25;
wire n12635_7;
wire n18849_13;
wire n18785_13;
wire n18849_15;
wire n18892_11;
wire n18808_12;
wire n18913_7;
wire n16662_7;
wire n16714_7;
wire n16766_7;
wire n16818_8;
wire n18786_9;
wire n18871_7;
wire main_basesoc_uart_rx_fifo_wrport_we_1_4;
wire n12636_7;
wire n12643_7;
wire n12642_7;
wire n12641_7;
wire n12640_7;
wire n12639_7;
wire n12638_7;
wire n12637_7;
wire n18892_13;
wire n21469_7;
wire n31049_6;
wire n31042_7;
wire n31035_9;
wire n31028_6;
wire main_basesoc_sdram_choose_cmd_ce;
wire builder_litedramwishbone2native_state_1_14;
wire main_basesoc_sdram_master_p1_wrdata_mask_3_8;
wire main_basesoc_sdram_master_p1_wrdata_mask_2_8;
wire main_basesoc_sdram_master_p1_wrdata_mask_1_8;
wire main_basesoc_sdram_master_p1_wrdata_mask_0_8;
wire main_basesoc_ram_we_0_6;
wire n10160_44;
wire builder_bankmachine1_next_state_0_28;
wire main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_13;
wire main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_15;
wire builder_bankmachine2_next_state_1_29;
wire main_basesoc_sdram_bankmachine0_do_read;
wire main_basesoc_sdram_bankmachine2_do_read;
wire n1172_8;
wire n1171_12;
wire n1169_15;
wire n1168_16;
wire n1167_14;
wire n1166_14;
wire n1165_19;
wire builder_csr_bankarray_csrbank0_reset0_re_8;
wire builder_csr_bankarray_csrbank3_dfii_control0_re_8;
wire builder_csr_bankarray_csrbank4_load0_re_8;
wire builder_count_19_8;
wire n22179_6;
wire n16831_6;
wire n16779_6;
wire n16727_6;
wire n16675_7;
wire n16832_6;
wire n16780_6;
wire n16728_6;
wire n16676_7;
wire n16833_6;
wire n16781_6;
wire n16729_6;
wire n16677_7;
wire n16834_6;
wire n16782_6;
wire n16730_6;
wire n16678_7;
wire n12644_7;
wire main_basesoc_sdram_trrdcon_valid_30;
wire main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_17;
wire n25483_7;
wire n25481_7;
wire n12645_7;
wire n12646_7;
wire n12331_7;
wire n12330_7;
wire n12329_7;
wire n12328_7;
wire n12327_7;
wire n12326_7;
wire n12325_7;
wire n12324_7;
wire n12323_7;
wire n12322_7;
wire n12321_7;
wire n12320_7;
wire n12319_7;
wire n12318_7;
wire n12317_7;
wire n12316_7;
wire n12315_7;
wire n12314_7;
wire n12313_7;
wire n12312_7;
wire n12311_7;
wire n12310_7;
wire n12309_7;
wire n12308_7;
wire n12307_7;
wire n12306_7;
wire n12305_7;
wire n12304_7;
wire n12303_7;
wire n12302_7;
wire n12301_7;
wire n12300_7;
wire n12299_7;
wire n12298_7;
wire n12297_7;
wire n12296_7;
wire n12295_7;
wire n12294_7;
wire n12293_7;
wire n12292_7;
wire n12291_7;
wire n12290_7;
wire n12289_7;
wire n12288_7;
wire n12287_7;
wire n12286_7;
wire n12285_7;
wire n12284_7;
wire n12283_7;
wire n12282_7;
wire n12281_7;
wire n12280_7;
wire n12279_7;
wire n12278_7;
wire n12277_7;
wire n12276_7;
wire n12275_7;
wire n12274_7;
wire n12273_7;
wire n12272_7;
wire n12271_7;
wire n12270_7;
wire n12269_7;
wire n12268_7;
wire n12267_7;
wire n12266_7;
wire n12265_7;
wire n12264_7;
wire n12263_7;
wire n12262_7;
wire n12261_7;
wire n12260_7;
wire n12259_7;
wire n12258_7;
wire n12257_7;
wire n12256_7;
wire n12255_7;
wire n12254_7;
wire n12253_7;
wire n12252_7;
wire n12251_7;
wire n12250_7;
wire n12249_7;
wire n12248_7;
wire n12247_7;
wire n12246_7;
wire n12245_7;
wire n12244_7;
wire n12243_7;
wire n12242_7;
wire n12241_7;
wire n12240_7;
wire n12239_7;
wire n12238_7;
wire n12237_7;
wire n12236_7;
wire n12235_7;
wire n12234_7;
wire n12233_7;
wire n12232_7;
wire n12231_7;
wire n12230_7;
wire n12229_7;
wire n12228_7;
wire n12227_7;
wire n12226_7;
wire n12225_7;
wire n12224_7;
wire n12223_7;
wire n12222_7;
wire n12221_7;
wire n12220_7;
wire n12219_7;
wire n12218_7;
wire n12217_7;
wire n12216_7;
wire n12215_7;
wire n12214_7;
wire n12213_7;
wire n12212_7;
wire n12211_7;
wire n12210_7;
wire n12209_7;
wire n12208_7;
wire n12207_7;
wire n12206_7;
wire n12205_7;
wire n12204_7;
wire n12203_7;
wire n12202_7;
wire n12201_7;
wire n12200_7;
wire n12199_7;
wire n12198_7;
wire n12197_7;
wire n12196_7;
wire n12195_7;
wire n12194_7;
wire n12193_7;
wire n12192_7;
wire n12191_7;
wire n12190_7;
wire n12189_7;
wire n12188_7;
wire n12187_7;
wire n12186_7;
wire n12185_7;
wire n12184_7;
wire n12183_7;
wire n12182_7;
wire n12181_7;
wire n12180_7;
wire n12179_7;
wire n12178_7;
wire n12177_7;
wire n12176_7;
wire n12175_7;
wire n12174_7;
wire n12173_7;
wire n12172_7;
wire n12171_7;
wire n12170_7;
wire n12169_7;
wire n12168_7;
wire n12167_7;
wire n12166_7;
wire n12165_7;
wire n12164_7;
wire n12163_7;
wire n12162_7;
wire n12161_7;
wire n12160_7;
wire n12159_7;
wire n12158_7;
wire n12157_7;
wire n12156_7;
wire n12155_7;
wire n12154_7;
wire n12153_7;
wire n12152_7;
wire n12151_7;
wire n12150_7;
wire n12149_7;
wire n12148_7;
wire n12147_7;
wire n12146_7;
wire n12145_7;
wire n12144_7;
wire n12143_7;
wire n12142_7;
wire n12141_7;
wire n12140_7;
wire n12139_7;
wire n12138_7;
wire n12137_7;
wire n12136_7;
wire n12135_7;
wire n12134_7;
wire n12133_7;
wire n12132_7;
wire n12131_7;
wire n12130_7;
wire n12129_7;
wire n12128_7;
wire n12127_7;
wire n12126_7;
wire n12125_7;
wire n12124_7;
wire n12123_7;
wire n12122_7;
wire n12121_7;
wire n12120_7;
wire n12119_7;
wire n12118_7;
wire n12117_7;
wire n12116_7;
wire n12115_7;
wire n12114_7;
wire n12113_7;
wire n12112_7;
wire n12111_7;
wire n12110_7;
wire n12109_7;
wire n12108_7;
wire n12107_7;
wire n12106_7;
wire n12105_7;
wire n12104_7;
wire n12103_7;
wire n12102_7;
wire n12101_7;
wire n12100_7;
wire n12099_7;
wire n12098_7;
wire n12097_7;
wire n12096_7;
wire n12095_7;
wire n12094_7;
wire n12093_7;
wire n12092_7;
wire n12091_7;
wire n12090_7;
wire n12089_7;
wire n12088_7;
wire n12087_7;
wire n12086_7;
wire n12085_7;
wire n12084_7;
wire n12083_7;
wire n12082_7;
wire n12081_7;
wire n12080_7;
wire n12079_7;
wire n12078_7;
wire n12077_7;
wire n12076_8;
wire n30406_15;
wire n1410_11;
wire main_basesoc_serial_tx_rs232phytx_next_value_ce1;
wire n1412_10;
wire n1413_9;
wire n1477_11;
wire main_basesoc_rx_count_rs232phyrx_next_value_ce0;
wire n1479_10;
wire n1480_9;
wire n16867_15;
wire n16939_5;
wire n17011_5;
wire n17083_5;
wire n17641_7;
wire n17642_8;
wire n17709_12;
wire n17724_12;
wire n17737_12;
wire n17782_7;
wire n17783_8;
wire main_basesoc_sdram_bankmachine1_do_read;
wire n17850_12;
wire n17865_12;
wire n17878_12;
wire n17923_7;
wire n17924_8;
wire n17991_12;
wire n18006_12;
wire n18019_12;
wire n18064_7;
wire n18065_8;
wire main_basesoc_sdram_bankmachine3_do_read;
wire n18132_12;
wire n18147_12;
wire n18160_12;
wire n18205_7;
wire n18206_8;
wire main_basesoc_sdram_bankmachine4_do_read;
wire n18273_12;
wire n18288_12;
wire n18301_12;
wire n18346_7;
wire n18347_8;
wire main_basesoc_sdram_bankmachine5_do_read;
wire n18414_12;
wire n18429_12;
wire n18442_12;
wire n18487_7;
wire n18488_8;
wire main_basesoc_sdram_bankmachine6_do_read;
wire n18555_12;
wire n18570_12;
wire n18583_12;
wire n18628_7;
wire n18629_8;
wire main_basesoc_sdram_bankmachine7_do_read;
wire n18696_12;
wire n18711_12;
wire n18724_12;
wire n19148_12;
wire n19238_9;
wire main_count_21_10;
wire n16063_9;
wire main_basesoc_rx_count_rs232phyrx_next_value0_3_7;
wire n1500_7;
wire main_basesoc_sdram_zqcs_executer_counter_5_13;
wire n17675_7;
wire main_basesoc_sdram_bankmachine0_level_3_11;
wire n17676_7;
wire n17714_10;
wire main_basesoc_sdram_bankmachine0_twtpcon_count_2_10;
wire n17728_8;
wire n17728_10;
wire n17741_8;
wire n17741_10;
wire n17855_10;
wire main_basesoc_sdram_bankmachine1_twtpcon_count_2_10;
wire n17869_10;
wire n17882_10;
wire n17957_7;
wire main_basesoc_sdram_bankmachine2_level_3_11;
wire n17958_7;
wire n18010_10;
wire n18023_10;
wire n18151_10;
wire n18164_10;
wire n18278_10;
wire main_basesoc_sdram_bankmachine4_twtpcon_count_2_10;
wire n18419_10;
wire main_basesoc_sdram_bankmachine5_twtpcon_count_2_10;
wire n18560_10;
wire main_basesoc_sdram_bankmachine6_twtpcon_count_2_10;
wire n18574_8;
wire n18574_10;
wire n18587_8;
wire n18587_10;
wire n18701_10;
wire main_basesoc_sdram_bankmachine7_twtpcon_count_2_10;
wire main_basesoc_sdram_time0_4_15;
wire n18761_11;
wire main_basesoc_sdram_time1_3_14;
wire n18762_9;
wire n19153_10;
wire main_basesoc_sdram_twtrcon_count_2_10;
wire main_basesoc_rx_data_rs232phyrx_next_value_ce1;
wire builder_wishbone2csr_next_state_1_22;
wire builder_wishbone2csr_next_state_1_24;
wire n17155_6;
wire n17156_6;
wire builder_bankmachine5_next_state_0_26;
wire n17816_10;
wire n18239_7;
wire n18380_7;
wire n18521_7;
wire n18662_7;
wire n17882_12;
wire n17869_12;
wire n18023_12;
wire n18010_12;
wire n18164_12;
wire n18151_12;
wire n12348_19;
wire main_basesoc_tx_count_rs232phytx_next_value0_3_11;
wire n18742_13;
wire n18746_13;
wire builder_bankmachine1_next_state_1_33;
wire n17714_12;
wire n17855_12;
wire n18278_12;
wire n18419_12;
wire n18560_12;
wire n18701_12;
wire n22042_9;
wire n19153_12;
wire n16268_11;
wire n16352_13;
wire n16870_12;
wire n16942_12;
wire n17014_12;
wire n17086_12;
wire n1479_12;
wire n1477_13;
wire n18072_12;
wire n31054_7;
wire n18761_13;
wire n19182_10;
wire builder_bankmachine7_next_state_2_27;
wire n1412_12;
wire n1410_13;
wire main_basesoc_sdram_bankmachine0_trascon_count_1_14;
wire main_basesoc_sdram_bankmachine0_trccon_count_1_14;
wire n31028_8;
wire main_basesoc_sdram_bankmachine6_trascon_count_1_14;
wire main_basesoc_sdram_bankmachine6_trccon_count_1_14;
wire n31070_9;
wire main_basesoc_sdram_bankmachine1_level_3_16;
wire n17817_11;
wire n17790_12;
wire n17789_11;
wire main_basesoc_sdram_bankmachine4_level_3_14;
wire n18240_11;
wire n18213_12;
wire n18212_11;
wire main_basesoc_sdram_bankmachine5_level_3_16;
wire n18381_11;
wire n18354_12;
wire n18353_11;
wire main_basesoc_sdram_bankmachine6_level_3_16;
wire n18522_11;
wire n18495_12;
wire n18494_11;
wire main_basesoc_sdram_bankmachine7_level_3_16;
wire n18663_11;
wire n18636_12;
wire n18635_11;
wire n17593_13;
wire n17592_12;
wire n1489_12;
wire n1488_12;
wire n1487_12;
wire n1486_12;
wire n1485_12;
wire n1484_12;
wire n1483_12;
wire n1482_12;
wire main_basesoc_sdram_bankmachine7_wrport_we;
wire main_basesoc_sdram_bankmachine6_wrport_we;
wire main_basesoc_sdram_bankmachine5_wrport_we;
wire main_basesoc_sdram_bankmachine4_wrport_we;
wire main_basesoc_sdram_bankmachine3_wrport_we;
wire main_basesoc_sdram_bankmachine2_wrport_we;
wire main_basesoc_sdram_bankmachine1_wrport_we;
wire main_basesoc_sdram_bankmachine0_wrport_we;
wire main_basesoc_uart_tx_fifo_wrport_we_1_4;
wire n26687_5;
wire n5706_7;
wire builder_bankmachine3_next_state_2_29;
wire n16191_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_0_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_1_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_2_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_3_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_4_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_5_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_6_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_7_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_8_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_9_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_10_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_11_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_12_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_13_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_14_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_15_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_16_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_17_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_18_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_19_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_20_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_21_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_22_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_23_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_24_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_25_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_26_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_27_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_28_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_29_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_30_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_31_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_32_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_33_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_34_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_35_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_36_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_37_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_38_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_39_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_40_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_41_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_42_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_43_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_44_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_45_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_46_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_47_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_48_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_49_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_50_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_51_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_52_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_53_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_54_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_55_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_56_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_57_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_58_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_59_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_60_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_61_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_62_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_63_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_64_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_65_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_66_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_67_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_68_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_69_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_70_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_71_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_72_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_73_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_74_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_75_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_76_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_77_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_78_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_79_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_80_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_81_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_82_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_83_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_84_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_85_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_86_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_87_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_88_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_89_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_90_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_91_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_92_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_93_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_94_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_95_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_96_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_97_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_98_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_99_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_100_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_101_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_102_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_103_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_104_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_105_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_106_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_107_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_108_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_109_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_110_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_111_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_112_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_113_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_114_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_115_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_116_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_117_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_118_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_119_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_120_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_121_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_122_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_123_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_124_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_125_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_126_13;
wire main_basesoc_sdram_csr_dfi_p1_rddata_127_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_0_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_1_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_2_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_3_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_4_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_5_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_6_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_7_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_8_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_9_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_10_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_11_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_12_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_13_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_14_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_15_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_16_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_17_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_18_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_19_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_20_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_21_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_22_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_23_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_24_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_25_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_26_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_27_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_28_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_29_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_30_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_31_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_32_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_33_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_34_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_35_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_36_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_37_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_38_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_39_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_40_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_41_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_42_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_43_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_44_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_45_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_46_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_47_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_48_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_49_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_50_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_51_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_52_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_53_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_54_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_55_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_56_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_57_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_58_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_59_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_60_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_61_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_62_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_63_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_64_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_65_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_66_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_67_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_68_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_69_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_70_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_71_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_72_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_73_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_74_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_75_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_76_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_77_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_78_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_79_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_80_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_81_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_82_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_83_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_84_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_85_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_86_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_87_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_88_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_89_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_90_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_91_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_92_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_93_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_94_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_95_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_96_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_97_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_98_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_99_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_100_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_101_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_102_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_103_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_104_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_105_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_106_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_107_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_108_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_109_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_110_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_111_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_112_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_113_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_114_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_115_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_116_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_117_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_118_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_119_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_120_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_121_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_122_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_123_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_124_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_125_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_126_13;
wire main_basesoc_sdram_csr_dfi_p0_rddata_127_13;
wire builder_rst11;
wire sys_rst;
wire main_gw5ddrphy_freeze;
wire main_gw5ddrphy_stop1;
wire main_gw5ddrphy_reset1;
wire main_gw5ddrphy_pause1;
wire main_gw5ddrphy_update;
wire builder_multiregimpl1_regs0;
wire builder_multiregimpl1_regs1;
wire main_basesoc_basesoc_ram_bus_ack;
wire main_basesoc_ram_bus_ram_bus_ack;
wire main_basesoc_tx_tick;
wire serial_tx_d;
wire main_basesoc_rx_rx_d;
wire main_basesoc_rx_tick;
wire main_basesoc_uart_tx_trigger_d;
wire main_basesoc_uart_rx_trigger_d;
wire main_basesoc_timer_zero_trigger_d;
wire main_gw5ddrphy_burstdet_d0;
wire main_gw5ddrphy_burstdet_d1;
wire main_gw5ddrphy_burstdet_d2;
wire main_gw5ddrphy_burstdet_d3;
wire main_gw5ddrphy_rddata_en_tappeddelayline0;
wire main_gw5ddrphy_rddata_en_tappeddelayline1;
wire main_gw5ddrphy_rddata_en_tappeddelayline2;
wire main_gw5ddrphy_rddata_en_tappeddelayline3;
wire main_gw5ddrphy_rddata_en_tappeddelayline4;
wire main_gw5ddrphy_rddata_en_tappeddelayline5;
wire main_gw5ddrphy_rddata_en_tappeddelayline6;
wire main_gw5ddrphy_rddata_en_tappeddelayline7;
wire main_gw5ddrphy_rddata_en_tappeddelayline8;
wire main_gw5ddrphy_rddata_en_tappeddelayline9;
wire main_gw5ddrphy_rddata_en_tappeddelayline10;
wire main_gw5ddrphy_rddata_en_tappeddelayline11;
wire main_gw5ddrphy_rddata_en_tappeddelayline12;
wire main_gw5ddrphy_wrdata_en_tappeddelayline0;
wire main_gw5ddrphy_wrdata_en_tappeddelayline1;
wire main_gw5ddrphy_wrdata_en_tappeddelayline2;
wire main_gw5ddrphy_wrdata_en_tappeddelayline3;
wire main_gw5ddrphy_wrdata_en_tappeddelayline4;
wire main_gw5ddrphy_wrdata_en_tappeddelayline5;
wire main_basesoc_sdram_postponer_req_o;
wire main_basesoc_sdram_cmd_payload_cas;
wire main_basesoc_sdram_cmd_payload_we;
wire main_basesoc_sdram_sequencer_done1;
wire main_basesoc_sdram_zqcs_executer_done;
wire main_basesoc_sdram_bankmachine0_row_opened;
wire main_basesoc_sdram_bankmachine0_pipe_valid_source_valid;
wire main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_we;
wire main_basesoc_sdram_bankmachine0_twtpcon_ready;
wire main_basesoc_sdram_bankmachine0_trccon_ready;
wire main_basesoc_sdram_bankmachine0_trascon_ready;
wire main_basesoc_sdram_bankmachine1_row_opened;
wire main_basesoc_sdram_bankmachine1_pipe_valid_source_valid;
wire main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_we;
wire main_basesoc_sdram_bankmachine1_twtpcon_ready;
wire main_basesoc_sdram_bankmachine1_trccon_ready;
wire main_basesoc_sdram_bankmachine1_trascon_ready;
wire main_basesoc_sdram_bankmachine2_row_opened;
wire main_basesoc_sdram_bankmachine2_pipe_valid_source_valid;
wire main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_we;
wire main_basesoc_sdram_bankmachine2_twtpcon_ready;
wire main_basesoc_sdram_bankmachine2_trccon_ready;
wire main_basesoc_sdram_bankmachine2_trascon_ready;
wire main_basesoc_sdram_bankmachine3_row_opened;
wire main_basesoc_sdram_bankmachine3_pipe_valid_source_valid;
wire main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_we;
wire main_basesoc_sdram_bankmachine3_twtpcon_ready;
wire main_basesoc_sdram_bankmachine3_trccon_ready;
wire main_basesoc_sdram_bankmachine3_trascon_ready;
wire main_basesoc_sdram_bankmachine4_row_opened;
wire main_basesoc_sdram_bankmachine4_pipe_valid_source_valid;
wire main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_we;
wire main_basesoc_sdram_bankmachine4_twtpcon_ready;
wire main_basesoc_sdram_bankmachine4_trccon_ready;
wire main_basesoc_sdram_bankmachine4_trascon_ready;
wire main_basesoc_sdram_bankmachine5_row_opened;
wire main_basesoc_sdram_bankmachine5_pipe_valid_source_valid;
wire main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_we;
wire main_basesoc_sdram_bankmachine5_twtpcon_ready;
wire main_basesoc_sdram_bankmachine5_trccon_ready;
wire main_basesoc_sdram_bankmachine5_trascon_ready;
wire main_basesoc_sdram_bankmachine6_row_opened;
wire main_basesoc_sdram_bankmachine6_pipe_valid_source_valid;
wire main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_we;
wire main_basesoc_sdram_bankmachine6_twtpcon_ready;
wire main_basesoc_sdram_bankmachine6_trccon_ready;
wire main_basesoc_sdram_bankmachine6_trascon_ready;
wire main_basesoc_sdram_bankmachine7_row_opened;
wire main_basesoc_sdram_bankmachine7_pipe_valid_source_valid;
wire main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_we;
wire main_basesoc_sdram_bankmachine7_twtpcon_ready;
wire main_basesoc_sdram_bankmachine7_trccon_ready;
wire main_basesoc_sdram_bankmachine7_trascon_ready;
wire main_basesoc_sdram_dfi_p0_cas_n;
wire main_basesoc_sdram_dfi_p0_ras_n;
wire main_basesoc_sdram_dfi_p0_we_n;
wire main_basesoc_sdram_dfi_p0_rddata_en;
wire main_basesoc_sdram_dfi_p1_cas_n;
wire main_basesoc_sdram_dfi_p1_ras_n;
wire main_basesoc_sdram_dfi_p1_we_n;
wire main_basesoc_sdram_dfi_p1_wrdata_en;
wire main_basesoc_sdram_trrdcon_count;
wire main_basesoc_sdram_trrdcon_ready;
wire main_basesoc_sdram_tfawcon_ready;
wire main_basesoc_sdram_tccdcon_count;
wire main_basesoc_sdram_tccdcon_ready;
wire main_basesoc_sdram_twtrcon_ready;
wire builder_new_master_wdata_ready0;
wire builder_new_master_wdata_ready1;
wire builder_new_master_wdata_ready2;
wire builder_new_master_wdata_ready3;
wire builder_new_master_rdata_valid1;
wire builder_new_master_rdata_valid2;
wire builder_new_master_rdata_valid3;
wire builder_new_master_rdata_valid4;
wire builder_new_master_rdata_valid5;
wire builder_new_master_rdata_valid6;
wire builder_new_master_rdata_valid7;
wire builder_new_master_rdata_valid8;
wire builder_new_master_rdata_valid9;
wire builder_new_master_rdata_valid10;
wire builder_new_master_rdata_valid11;
wire builder_new_master_rdata_valid12;
wire builder_new_master_rdata_valid13;
wire main_mode;
wire builder_interface1_we;
wire main_basesoc_reset_re;
wire builder_csr_bankarray_sel_r;
wire main_re;
wire main_basesoc_timer_en_storage;
wire main_basesoc_timer_update_value_storage;
wire main_basesoc_timer_update_value_re;
wire main_basesoc_timer_pending_r;
wire main_basesoc_timer_pending_re;
wire main_basesoc_timer_enable_storage;
wire main_basesoc_uart_pending_re;
wire builder_multiregimpl0_regs0;
wire builder_multiregimpl0_regs1;
wire main_gw5ddrphy_lock_d;
wire main_basesoc_sdram_dfi_p1_cs_n;
wire main_basesoc_uart_tx_pending;
wire main_basesoc_uart_rx_pending;
wire main_basesoc_uart_tx_fifo_readable;
wire main_basesoc_uart_rx_fifo_readable;
wire main_basesoc_timer_zero_pending;
wire builder_grant;
wire builder_rs232phytx_state;
wire builder_rs232phyrx_state;
wire main_basesoc_aborted;
wire n25306_2;
wire n25307_2;
wire n25308_2;
wire n25309_2;
wire n25302_2;
wire n25303_2;
wire n25304_2;
wire n25305_2;
wire n25232_2;
wire n25233_2;
wire n25234_2;
wire n25235_2;
wire n25228_2;
wire n25229_2;
wire n25230_2;
wire n25231_2;
wire sys2x_clk;
wire main_gw5ddrphy_lock0;
wire main_gw5ddrphy_pad_oddrx2f0;
wire main_gw5ddrphy0;
wire main_gw5ddrphy1;
wire main_gw5ddrphy_pad_clk;
wire main_gw5ddrphy_pad_oddrx2f1;
wire main_gw5ddrphy2;
wire main_gw5ddrphy3;
wire ddram_reset_n_d;
wire main_gw5ddrphy_pad_oddrx2f2;
wire main_gw5ddrphy4;
wire main_gw5ddrphy5;
wire ddram_cs_n_d;
wire main_gw5ddrphy_pad_oddrx2f3;
wire main_gw5ddrphy6;
wire main_gw5ddrphy7;
wire main_gw5ddrphy_pad_oddrx2f4;
wire main_gw5ddrphy8;
wire main_gw5ddrphy9;
wire main_gw5ddrphy_pad_oddrx2f5;
wire main_gw5ddrphy10;
wire main_gw5ddrphy11;
wire main_gw5ddrphy_pad_oddrx2f6;
wire main_gw5ddrphy12;
wire main_gw5ddrphy13;
wire main_gw5ddrphy_pad_oddrx2f7;
wire main_gw5ddrphy14;
wire main_gw5ddrphy15;
wire main_gw5ddrphy_pad_oddrx2f8;
wire main_gw5ddrphy16;
wire main_gw5ddrphy17;
wire main_gw5ddrphy_pad_oddrx2f9;
wire main_gw5ddrphy18;
wire main_gw5ddrphy19;
wire main_gw5ddrphy_pad_oddrx2f10;
wire main_gw5ddrphy20;
wire main_gw5ddrphy21;
wire main_gw5ddrphy_pad_oddrx2f11;
wire main_gw5ddrphy22;
wire main_gw5ddrphy23;
wire main_gw5ddrphy_pad_oddrx2f12;
wire main_gw5ddrphy24;
wire main_gw5ddrphy25;
wire main_gw5ddrphy_pad_oddrx2f13;
wire main_gw5ddrphy26;
wire main_gw5ddrphy27;
wire main_gw5ddrphy_pad_oddrx2f14;
wire main_gw5ddrphy28;
wire main_gw5ddrphy29;
wire main_gw5ddrphy_pad_oddrx2f15;
wire main_gw5ddrphy30;
wire main_gw5ddrphy31;
wire main_gw5ddrphy_pad_oddrx2f16;
wire main_gw5ddrphy32;
wire main_gw5ddrphy33;
wire main_gw5ddrphy_pad_oddrx2f17;
wire main_gw5ddrphy34;
wire main_gw5ddrphy35;
wire main_gw5ddrphy_pad_oddrx2f18;
wire main_gw5ddrphy36;
wire main_gw5ddrphy37;
wire main_gw5ddrphy_pad_oddrx2f19;
wire main_gw5ddrphy38;
wire main_gw5ddrphy39;
wire main_gw5ddrphy_pad_oddrx2f20;
wire main_gw5ddrphy40;
wire main_gw5ddrphy41;
wire main_gw5ddrphy_pad_oddrx2f21;
wire main_gw5ddrphy42;
wire main_gw5ddrphy43;
wire ddram_ras_n_d;
wire main_gw5ddrphy_pad_oddrx2f22;
wire main_gw5ddrphy44;
wire main_gw5ddrphy45;
wire ddram_cas_n_d;
wire main_gw5ddrphy_pad_oddrx2f23;
wire main_gw5ddrphy46;
wire main_gw5ddrphy47;
wire ddram_we_n_d;
wire main_gw5ddrphy_pad_oddrx2f24;
wire main_gw5ddrphy48;
wire main_gw5ddrphy49;
wire ddram_cke_d;
wire main_gw5ddrphy_pad_oddrx2f25;
wire main_gw5ddrphy50;
wire main_gw5ddrphy51;
wire ddram_odt_d;
wire main_gw5ddrphy_dqsr900;
wire main_gw5ddrphy_dqsw0;
wire main_gw5ddrphy_dqsw2700;
wire main_gw5ddrphy_burstdet0;
wire main_gw5ddrphy52;
wire main_gw5ddrphy53;
wire main_gw5ddrphy_dqs_o0;
wire main_gw5ddrphy_dqs_o_oen0;
wire main_gw5ddrphy54;
wire main_gw5ddrphy_dq_o0;
wire main_gw5ddrphy_dq_o_oen0;
wire main_gw5ddrphy_dq_o1;
wire main_gw5ddrphy_dq_o_oen1;
wire main_gw5ddrphy_dq_o2;
wire main_gw5ddrphy_dq_o_oen2;
wire main_gw5ddrphy_dq_o3;
wire main_gw5ddrphy_dq_o_oen3;
wire main_gw5ddrphy_dq_o4;
wire main_gw5ddrphy_dq_o_oen4;
wire main_gw5ddrphy_dq_o5;
wire main_gw5ddrphy_dq_o_oen5;
wire main_gw5ddrphy_dq_o6;
wire main_gw5ddrphy_dq_o_oen6;
wire main_gw5ddrphy_dq_o7;
wire main_gw5ddrphy_dq_o_oen7;
wire main_gw5ddrphy_dqsr901;
wire main_gw5ddrphy_dqsw1;
wire main_gw5ddrphy_dqsw2701;
wire main_gw5ddrphy_burstdet1;
wire main_gw5ddrphy55;
wire main_gw5ddrphy56;
wire main_gw5ddrphy_dqs_o1;
wire main_gw5ddrphy_dqs_o_oen1;
wire main_gw5ddrphy57;
wire main_gw5ddrphy_dq_o8;
wire main_gw5ddrphy_dq_o_oen8;
wire main_gw5ddrphy_dq_o9;
wire main_gw5ddrphy_dq_o_oen9;
wire main_gw5ddrphy_dq_o10;
wire main_gw5ddrphy_dq_o_oen10;
wire main_gw5ddrphy_dq_o11;
wire main_gw5ddrphy_dq_o_oen11;
wire main_gw5ddrphy_dq_o12;
wire main_gw5ddrphy_dq_o_oen12;
wire main_gw5ddrphy_dq_o13;
wire main_gw5ddrphy_dq_o_oen13;
wire main_gw5ddrphy_dq_o14;
wire main_gw5ddrphy_dq_o_oen14;
wire main_gw5ddrphy_dq_o15;
wire main_gw5ddrphy_dq_o_oen15;
wire main_gw5ddrphy_dqsr902;
wire main_gw5ddrphy_dqsw2;
wire main_gw5ddrphy_dqsw2702;
wire main_gw5ddrphy_burstdet2;
wire main_gw5ddrphy58;
wire main_gw5ddrphy59;
wire main_gw5ddrphy_dqs_o2;
wire main_gw5ddrphy_dqs_o_oen2;
wire main_gw5ddrphy60;
wire main_gw5ddrphy_dq_o16;
wire main_gw5ddrphy_dq_o_oen16;
wire main_gw5ddrphy_dq_o17;
wire main_gw5ddrphy_dq_o_oen17;
wire main_gw5ddrphy_dq_o18;
wire main_gw5ddrphy_dq_o_oen18;
wire main_gw5ddrphy_dq_o19;
wire main_gw5ddrphy_dq_o_oen19;
wire main_gw5ddrphy_dq_o20;
wire main_gw5ddrphy_dq_o_oen20;
wire main_gw5ddrphy_dq_o21;
wire main_gw5ddrphy_dq_o_oen21;
wire main_gw5ddrphy_dq_o22;
wire main_gw5ddrphy_dq_o_oen22;
wire main_gw5ddrphy_dq_o23;
wire main_gw5ddrphy_dq_o_oen23;
wire main_gw5ddrphy_dqsr903;
wire main_gw5ddrphy_dqsw3;
wire main_gw5ddrphy_dqsw2703;
wire main_gw5ddrphy_burstdet3;
wire main_gw5ddrphy61;
wire main_gw5ddrphy62;
wire main_gw5ddrphy_dqs_o3;
wire main_gw5ddrphy_dqs_o_oen3;
wire main_gw5ddrphy63;
wire main_gw5ddrphy_dq_o24;
wire main_gw5ddrphy_dq_o_oen24;
wire main_gw5ddrphy_dq_o25;
wire main_gw5ddrphy_dq_o_oen25;
wire main_gw5ddrphy_dq_o26;
wire main_gw5ddrphy_dq_o_oen26;
wire main_gw5ddrphy_dq_o27;
wire main_gw5ddrphy_dq_o_oen27;
wire main_gw5ddrphy_dq_o28;
wire main_gw5ddrphy_dq_o_oen28;
wire main_gw5ddrphy_dq_o29;
wire main_gw5ddrphy_dq_o_oen29;
wire main_gw5ddrphy_dq_o30;
wire main_gw5ddrphy_dq_o_oen30;
wire main_gw5ddrphy_dq_o31;
wire main_gw5ddrphy_dq_o_oen31;
wire main_crg_locked;
wire main_crg_clkout0;
wire main_crg_clkout1;
wire builder_gw5apll0;
wire builder_gw5apll1;
wire builder_gw5apll2;
wire builder_gw5apll3;
wire builder_gw5apll4;
wire builder_gw5apll5;
wire n16474_2;
wire n16474_1_1;
wire n16473_2;
wire n16473_1_1;
wire n16472_2;
wire n16472_1_1;
wire n16471_2;
wire n16471_1_1;
wire n16470_2;
wire n16470_1_0_COUT;
wire n16524_2;
wire n16524_1_1;
wire n16523_2;
wire n16523_1_1;
wire n16522_2;
wire n16522_1_1;
wire n16521_2;
wire n16521_1_1;
wire n16520_2;
wire n16520_1_0_COUT;
wire n16190_1;
wire n16190_2;
wire n16189_1;
wire n16189_2;
wire n16188_1;
wire n16188_2;
wire n16187_1;
wire n16187_2;
wire n16186_1;
wire n16186_2;
wire n16185_1;
wire n16185_2;
wire n16184_1;
wire n16184_2;
wire n16183_1;
wire n16183_2;
wire n16182_1;
wire n16182_2;
wire n16181_1;
wire n16181_2;
wire n16180_1;
wire n16180_2;
wire n16179_1;
wire n16179_2;
wire n16178_1;
wire n16178_2;
wire n16177_1;
wire n16177_2;
wire n16176_1;
wire n16176_2;
wire n16175_1;
wire n16175_2;
wire n16174_1;
wire n16174_2;
wire n16173_1;
wire n16173_2;
wire n16172_1;
wire n16172_2;
wire n16171_1;
wire n16171_2;
wire n16170_1;
wire n16170_2;
wire n16169_1;
wire n16169_2;
wire n16168_1;
wire n16168_2;
wire n16167_1;
wire n16167_2;
wire n16166_1;
wire n16166_2;
wire n16165_1;
wire n16165_2;
wire n16164_1;
wire n16164_2;
wire n16163_1;
wire n16163_2;
wire n16162_1;
wire n16162_2;
wire n16161_1;
wire n16161_2;
wire n16160_1;
wire n16160_0_COUT;
wire n16022_2;
wire n16022_3;
wire n16021_2;
wire n16021_3;
wire n16020_2;
wire n16020_3;
wire n16019_2;
wire n16019_3;
wire n16018_2;
wire n16018_3;
wire n16017_2;
wire n16017_3;
wire n16016_2;
wire n16016_3;
wire n16015_2;
wire n16015_3;
wire n16014_2;
wire n16014_3;
wire n16013_2;
wire n16013_3;
wire n16012_2;
wire n16012_3;
wire n16011_2;
wire n16011_3;
wire n16010_2;
wire n16010_3;
wire n16009_2;
wire n16009_3;
wire n16008_2;
wire n16008_0_COUT;
wire n16084_2;
wire n16084_3;
wire n16083_2;
wire n16083_3;
wire n16082_2;
wire n16082_3;
wire n16081_2;
wire n16081_3;
wire n16080_2;
wire n16080_3;
wire n16079_2;
wire n16079_3;
wire n16078_2;
wire n16078_3;
wire n16077_2;
wire n16077_3;
wire n16076_2;
wire n16076_3;
wire n16075_2;
wire n16075_3;
wire n16074_2;
wire n16074_3;
wire n16073_2;
wire n16073_3;
wire n16072_2;
wire n16072_3;
wire n16071_2;
wire n16071_3;
wire n16070_2;
wire n16070_3;
wire n16069_2;
wire n16069_3;
wire n16068_2;
wire n16068_3;
wire n16067_2;
wire n16067_3;
wire n16066_2;
wire n16066_0_COUT;
wire n17423_2;
wire n17423_3;
wire n17422_2;
wire n17422_3;
wire n17421_2;
wire n17421_3;
wire n17420_2;
wire n17420_3;
wire n17419_2;
wire n17419_3;
wire n17418_2;
wire n17418_3;
wire n17417_2;
wire n17417_3;
wire n17416_2;
wire n17416_0_COUT;
wire n17529_2;
wire n17529_3;
wire n17528_2;
wire n17528_3;
wire n17527_2;
wire n17527_3;
wire n17526_2;
wire n17526_3;
wire n17525_2;
wire n17525_3;
wire n17524_2;
wire n17524_3;
wire n17523_2;
wire n17523_3;
wire n17522_2;
wire n17522_3;
wire n17521_2;
wire n17521_3;
wire n17520_2;
wire n17520_3;
wire n17519_2;
wire n17519_3;
wire n17518_2;
wire n17518_3;
wire n17517_2;
wire n17517_3;
wire n17516_2;
wire n17516_3;
wire n17515_2;
wire n17515_3;
wire n17514_2;
wire n17514_3;
wire n17513_2;
wire n17513_3;
wire n17512_2;
wire n17512_3;
wire n17511_2;
wire n17511_3;
wire n17510_2;
wire n17510_3;
wire n17509_2;
wire n17509_3;
wire n17508_2;
wire n17508_3;
wire n17507_2;
wire n17507_3;
wire n17506_2;
wire n17506_3;
wire n17505_2;
wire n17505_0_COUT;
wire n19237_2;
wire n19237_3;
wire n19236_2;
wire n19236_3;
wire n19235_2;
wire n19235_3;
wire n19234_2;
wire n19234_3;
wire n19233_2;
wire n19233_3;
wire n19232_2;
wire n19232_3;
wire n19231_2;
wire n19231_3;
wire n19230_2;
wire n19230_3;
wire n19229_2;
wire n19229_3;
wire n19228_2;
wire n19228_3;
wire n19227_2;
wire n19227_3;
wire n19226_2;
wire n19226_3;
wire n19225_2;
wire n19225_3;
wire n19224_2;
wire n19224_3;
wire n19223_2;
wire n19223_3;
wire n19222_2;
wire n19222_3;
wire n19221_2;
wire n19221_3;
wire n19220_2;
wire n19220_3;
wire n19219_2;
wire n19219_3;
wire n19218_2;
wire n19218_3;
wire n19217_2;
wire n19217_0_COUT;
wire n5775_1_SUM;
wire n5775_3;
wire n5776_1_SUM;
wire n5776_3;
wire n5777_1_SUM;
wire n5777_3;
wire n5778_1_SUM;
wire n5778_3;
wire n5779_1_SUM;
wire n5779_3;
wire n5780_1_SUM;
wire n5780_3;
wire n5781_1_SUM;
wire n5781_3;
wire n5782_1_SUM;
wire n5782_3;
wire n5783_1_SUM;
wire n5783_3;
wire n5784_1_SUM;
wire n5784_3;
wire n5785_1_SUM;
wire n5785_3;
wire n5786_1_SUM;
wire n5786_3;
wire n5787_1_SUM;
wire n5787_3;
wire n5788_1_SUM;
wire n5788_3;
wire n5789_1_SUM;
wire n5789_3;
wire n5816_1_SUM;
wire n5816_3;
wire n5817_1_SUM;
wire n5817_3;
wire n5818_1_SUM;
wire n5818_3;
wire n5819_1_SUM;
wire n5819_3;
wire n5820_1_SUM;
wire n5820_3;
wire n5821_1_SUM;
wire n5821_3;
wire n5822_1_SUM;
wire n5822_3;
wire n5823_1_SUM;
wire n5823_3;
wire n5824_1_SUM;
wire n5824_3;
wire n5825_1_SUM;
wire n5825_3;
wire n5826_1_SUM;
wire n5826_3;
wire n5827_1_SUM;
wire n5827_3;
wire n5828_1_SUM;
wire n5828_3;
wire n5829_1_SUM;
wire n5829_3;
wire n5830_1_SUM;
wire n5831_2;
wire n6206_1_SUM;
wire n6206_3;
wire n6207_1_SUM;
wire n6207_3;
wire n6208_1_SUM;
wire n6208_3;
wire n6209_1_SUM;
wire n6209_3;
wire n6210_1_SUM;
wire n6210_3;
wire n6211_1_SUM;
wire n6211_3;
wire n6212_1_SUM;
wire n6212_3;
wire n6213_1_SUM;
wire n6213_3;
wire n6214_1_SUM;
wire n6214_3;
wire n6215_1_SUM;
wire n6215_3;
wire n6216_1_SUM;
wire n6216_3;
wire n6217_1_SUM;
wire n6217_3;
wire n6218_1_SUM;
wire n6218_3;
wire n6219_1_SUM;
wire n6219_3;
wire n6220_1_SUM;
wire n6220_3;
wire n6247_1_SUM;
wire n6247_3;
wire n6248_1_SUM;
wire n6248_3;
wire n6249_1_SUM;
wire n6249_3;
wire n6250_1_SUM;
wire n6250_3;
wire n6251_1_SUM;
wire n6251_3;
wire n6252_1_SUM;
wire n6252_3;
wire n6253_1_SUM;
wire n6253_3;
wire n6254_1_SUM;
wire n6254_3;
wire n6255_1_SUM;
wire n6255_3;
wire n6256_1_SUM;
wire n6256_3;
wire n6257_1_SUM;
wire n6257_3;
wire n6258_1_SUM;
wire n6258_3;
wire n6259_1_SUM;
wire n6259_3;
wire n6260_1_SUM;
wire n6260_3;
wire n6261_1_SUM;
wire n6262_2;
wire n6637_1_SUM;
wire n6637_3;
wire n6638_1_SUM;
wire n6638_3;
wire n6639_1_SUM;
wire n6639_3;
wire n6640_1_SUM;
wire n6640_3;
wire n6641_1_SUM;
wire n6641_3;
wire n6642_1_SUM;
wire n6642_3;
wire n6643_1_SUM;
wire n6643_3;
wire n6644_1_SUM;
wire n6644_3;
wire n6645_1_SUM;
wire n6645_3;
wire n6646_1_SUM;
wire n6646_3;
wire n6647_1_SUM;
wire n6647_3;
wire n6648_1_SUM;
wire n6648_3;
wire n6649_1_SUM;
wire n6649_3;
wire n6650_1_SUM;
wire n6650_3;
wire n6651_1_SUM;
wire n6651_3;
wire n6678_1_SUM;
wire n6678_3;
wire n6679_1_SUM;
wire n6679_3;
wire n6680_1_SUM;
wire n6680_3;
wire n6681_1_SUM;
wire n6681_3;
wire n6682_1_SUM;
wire n6682_3;
wire n6683_1_SUM;
wire n6683_3;
wire n6684_1_SUM;
wire n6684_3;
wire n6685_1_SUM;
wire n6685_3;
wire n6686_1_SUM;
wire n6686_3;
wire n6687_1_SUM;
wire n6687_3;
wire n6688_1_SUM;
wire n6688_3;
wire n6689_1_SUM;
wire n6689_3;
wire n6690_1_SUM;
wire n6690_3;
wire n6691_1_SUM;
wire n6691_3;
wire n6692_1_SUM;
wire n6693_2;
wire n7068_1_SUM;
wire n7068_3;
wire n7069_1_SUM;
wire n7069_3;
wire n7070_1_SUM;
wire n7070_3;
wire n7071_1_SUM;
wire n7071_3;
wire n7072_1_SUM;
wire n7072_3;
wire n7073_1_SUM;
wire n7073_3;
wire n7074_1_SUM;
wire n7074_3;
wire n7075_1_SUM;
wire n7075_3;
wire n7076_1_SUM;
wire n7076_3;
wire n7077_1_SUM;
wire n7077_3;
wire n7078_1_SUM;
wire n7078_3;
wire n7079_1_SUM;
wire n7079_3;
wire n7080_1_SUM;
wire n7080_3;
wire n7081_1_SUM;
wire n7081_3;
wire n7082_1_SUM;
wire n7082_3;
wire n7109_1_SUM;
wire n7109_3;
wire n7110_1_SUM;
wire n7110_3;
wire n7111_1_SUM;
wire n7111_3;
wire n7112_1_SUM;
wire n7112_3;
wire n7113_1_SUM;
wire n7113_3;
wire n7114_1_SUM;
wire n7114_3;
wire n7115_1_SUM;
wire n7115_3;
wire n7116_1_SUM;
wire n7116_3;
wire n7117_1_SUM;
wire n7117_3;
wire n7118_1_SUM;
wire n7118_3;
wire n7119_1_SUM;
wire n7119_3;
wire n7120_1_SUM;
wire n7120_3;
wire n7121_1_SUM;
wire n7121_3;
wire n7122_1_SUM;
wire n7122_3;
wire n7123_1_SUM;
wire n7124_2;
wire n7499_1_SUM;
wire n7499_3;
wire n7500_1_SUM;
wire n7500_3;
wire n7501_1_SUM;
wire n7501_3;
wire n7502_1_SUM;
wire n7502_3;
wire n7503_1_SUM;
wire n7503_3;
wire n7504_1_SUM;
wire n7504_3;
wire n7505_1_SUM;
wire n7505_3;
wire n7506_1_SUM;
wire n7506_3;
wire n7507_1_SUM;
wire n7507_3;
wire n7508_1_SUM;
wire n7508_3;
wire n7509_1_SUM;
wire n7509_3;
wire n7510_1_SUM;
wire n7510_3;
wire n7511_1_SUM;
wire n7511_3;
wire n7512_1_SUM;
wire n7512_3;
wire n7513_1_SUM;
wire n7513_3;
wire n7540_1_SUM;
wire n7540_3;
wire n7541_1_SUM;
wire n7541_3;
wire n7542_1_SUM;
wire n7542_3;
wire n7543_1_SUM;
wire n7543_3;
wire n7544_1_SUM;
wire n7544_3;
wire n7545_1_SUM;
wire n7545_3;
wire n7546_1_SUM;
wire n7546_3;
wire n7547_1_SUM;
wire n7547_3;
wire n7548_1_SUM;
wire n7548_3;
wire n7549_1_SUM;
wire n7549_3;
wire n7550_1_SUM;
wire n7550_3;
wire n7551_1_SUM;
wire n7551_3;
wire n7552_1_SUM;
wire n7552_3;
wire n7553_1_SUM;
wire n7553_3;
wire n7554_1_SUM;
wire n7555_2;
wire n7930_1_SUM;
wire n7930_3;
wire n7931_1_SUM;
wire n7931_3;
wire n7932_1_SUM;
wire n7932_3;
wire n7933_1_SUM;
wire n7933_3;
wire n7934_1_SUM;
wire n7934_3;
wire n7935_1_SUM;
wire n7935_3;
wire n7936_1_SUM;
wire n7936_3;
wire n7937_1_SUM;
wire n7937_3;
wire n7938_1_SUM;
wire n7938_3;
wire n7939_1_SUM;
wire n7939_3;
wire n7940_1_SUM;
wire n7940_3;
wire n7941_1_SUM;
wire n7941_3;
wire n7942_1_SUM;
wire n7942_3;
wire n7943_1_SUM;
wire n7943_3;
wire n7944_1_SUM;
wire n7944_3;
wire n7971_1_SUM;
wire n7971_3;
wire n7972_1_SUM;
wire n7972_3;
wire n7973_1_SUM;
wire n7973_3;
wire n7974_1_SUM;
wire n7974_3;
wire n7975_1_SUM;
wire n7975_3;
wire n7976_1_SUM;
wire n7976_3;
wire n7977_1_SUM;
wire n7977_3;
wire n7978_1_SUM;
wire n7978_3;
wire n7979_1_SUM;
wire n7979_3;
wire n7980_1_SUM;
wire n7980_3;
wire n7981_1_SUM;
wire n7981_3;
wire n7982_1_SUM;
wire n7982_3;
wire n7983_1_SUM;
wire n7983_3;
wire n7984_1_SUM;
wire n7984_3;
wire n7985_1_SUM;
wire n7986_2;
wire n8361_1_SUM;
wire n8361_3;
wire n8362_1_SUM;
wire n8362_3;
wire n8363_1_SUM;
wire n8363_3;
wire n8364_1_SUM;
wire n8364_3;
wire n8365_1_SUM;
wire n8365_3;
wire n8366_1_SUM;
wire n8366_3;
wire n8367_1_SUM;
wire n8367_3;
wire n8368_1_SUM;
wire n8368_3;
wire n8369_1_SUM;
wire n8369_3;
wire n8370_1_SUM;
wire n8370_3;
wire n8371_1_SUM;
wire n8371_3;
wire n8372_1_SUM;
wire n8372_3;
wire n8373_1_SUM;
wire n8373_3;
wire n8374_1_SUM;
wire n8374_3;
wire n8375_1_SUM;
wire n8375_3;
wire n8402_1_SUM;
wire n8402_3;
wire n8403_1_SUM;
wire n8403_3;
wire n8404_1_SUM;
wire n8404_3;
wire n8405_1_SUM;
wire n8405_3;
wire n8406_1_SUM;
wire n8406_3;
wire n8407_1_SUM;
wire n8407_3;
wire n8408_1_SUM;
wire n8408_3;
wire n8409_1_SUM;
wire n8409_3;
wire n8410_1_SUM;
wire n8410_3;
wire n8411_1_SUM;
wire n8411_3;
wire n8412_1_SUM;
wire n8412_3;
wire n8413_1_SUM;
wire n8413_3;
wire n8414_1_SUM;
wire n8414_3;
wire n8415_1_SUM;
wire n8415_3;
wire n8416_1_SUM;
wire n8417_2;
wire n8792_1_SUM;
wire n8792_3;
wire n8793_1_SUM;
wire n8793_3;
wire n8794_1_SUM;
wire n8794_3;
wire n8795_1_SUM;
wire n8795_3;
wire n8796_1_SUM;
wire n8796_3;
wire n8797_1_SUM;
wire n8797_3;
wire n8798_1_SUM;
wire n8798_3;
wire n8799_1_SUM;
wire n8799_3;
wire n8800_1_SUM;
wire n8800_3;
wire n8801_1_SUM;
wire n8801_3;
wire n8802_1_SUM;
wire n8802_3;
wire n8803_1_SUM;
wire n8803_3;
wire n8804_1_SUM;
wire n8804_3;
wire n8805_1_SUM;
wire n8805_3;
wire n8806_1_SUM;
wire n8806_3;
wire n8833_1_SUM;
wire n8833_3;
wire n8834_1_SUM;
wire n8834_3;
wire n8835_1_SUM;
wire n8835_3;
wire n8836_1_SUM;
wire n8836_3;
wire n8837_1_SUM;
wire n8837_3;
wire n8838_1_SUM;
wire n8838_3;
wire n8839_1_SUM;
wire n8839_3;
wire n8840_1_SUM;
wire n8840_3;
wire n8841_1_SUM;
wire n8841_3;
wire n8842_1_SUM;
wire n8842_3;
wire n8843_1_SUM;
wire n8843_3;
wire n8844_1_SUM;
wire n8844_3;
wire n8845_1_SUM;
wire n8845_3;
wire n8846_1_SUM;
wire n8846_3;
wire n8847_1_SUM;
wire n8848_2;
wire n18935_11;
wire n18935_13;
wire n18935_15;
wire n19109_11;
wire n19109_13;
wire n19109_15;
wire n18936_41;
wire n18936_43;
wire n18936_45;
wire n18936_47;
wire n18936_49;
wire n18936_51;
wire n18936_53;
wire n18937_41;
wire n18937_43;
wire n18937_45;
wire n18937_47;
wire n18937_49;
wire n18937_51;
wire n18937_53;
wire n19110_41;
wire n19110_43;
wire n19110_45;
wire n19110_47;
wire n19110_49;
wire n19110_51;
wire n19110_53;
wire n19111_41;
wire n19111_43;
wire n19111_45;
wire n19111_47;
wire n19111_49;
wire n19111_51;
wire n19111_53;
wire main_basesoc_wb_sdram_dat_r_31_33;
wire main_basesoc_wb_sdram_dat_r_31_35;
wire main_basesoc_wb_sdram_dat_r_31_37;
wire main_basesoc_wb_sdram_dat_r_31_39;
wire main_basesoc_wb_sdram_dat_r_31_41;
wire main_basesoc_wb_sdram_dat_r_31_43;
wire main_basesoc_wb_sdram_dat_r_30_33;
wire main_basesoc_wb_sdram_dat_r_30_35;
wire main_basesoc_wb_sdram_dat_r_30_37;
wire main_basesoc_wb_sdram_dat_r_30_39;
wire main_basesoc_wb_sdram_dat_r_30_41;
wire main_basesoc_wb_sdram_dat_r_30_43;
wire main_basesoc_wb_sdram_dat_r_29_33;
wire main_basesoc_wb_sdram_dat_r_29_35;
wire main_basesoc_wb_sdram_dat_r_29_37;
wire main_basesoc_wb_sdram_dat_r_29_39;
wire main_basesoc_wb_sdram_dat_r_29_41;
wire main_basesoc_wb_sdram_dat_r_29_43;
wire main_basesoc_wb_sdram_dat_r_28_33;
wire main_basesoc_wb_sdram_dat_r_28_35;
wire main_basesoc_wb_sdram_dat_r_28_37;
wire main_basesoc_wb_sdram_dat_r_28_39;
wire main_basesoc_wb_sdram_dat_r_28_41;
wire main_basesoc_wb_sdram_dat_r_28_43;
wire main_basesoc_wb_sdram_dat_r_27_33;
wire main_basesoc_wb_sdram_dat_r_27_35;
wire main_basesoc_wb_sdram_dat_r_27_37;
wire main_basesoc_wb_sdram_dat_r_27_39;
wire main_basesoc_wb_sdram_dat_r_27_41;
wire main_basesoc_wb_sdram_dat_r_27_43;
wire main_basesoc_wb_sdram_dat_r_26_33;
wire main_basesoc_wb_sdram_dat_r_26_35;
wire main_basesoc_wb_sdram_dat_r_26_37;
wire main_basesoc_wb_sdram_dat_r_26_39;
wire main_basesoc_wb_sdram_dat_r_26_41;
wire main_basesoc_wb_sdram_dat_r_26_43;
wire main_basesoc_wb_sdram_dat_r_25_33;
wire main_basesoc_wb_sdram_dat_r_25_35;
wire main_basesoc_wb_sdram_dat_r_25_37;
wire main_basesoc_wb_sdram_dat_r_25_39;
wire main_basesoc_wb_sdram_dat_r_25_41;
wire main_basesoc_wb_sdram_dat_r_25_43;
wire main_basesoc_wb_sdram_dat_r_24_33;
wire main_basesoc_wb_sdram_dat_r_24_35;
wire main_basesoc_wb_sdram_dat_r_24_37;
wire main_basesoc_wb_sdram_dat_r_24_39;
wire main_basesoc_wb_sdram_dat_r_24_41;
wire main_basesoc_wb_sdram_dat_r_24_43;
wire main_basesoc_wb_sdram_dat_r_23_33;
wire main_basesoc_wb_sdram_dat_r_23_35;
wire main_basesoc_wb_sdram_dat_r_23_37;
wire main_basesoc_wb_sdram_dat_r_23_39;
wire main_basesoc_wb_sdram_dat_r_23_41;
wire main_basesoc_wb_sdram_dat_r_23_43;
wire main_basesoc_wb_sdram_dat_r_22_33;
wire main_basesoc_wb_sdram_dat_r_22_35;
wire main_basesoc_wb_sdram_dat_r_22_37;
wire main_basesoc_wb_sdram_dat_r_22_39;
wire main_basesoc_wb_sdram_dat_r_22_41;
wire main_basesoc_wb_sdram_dat_r_22_43;
wire main_basesoc_wb_sdram_dat_r_21_33;
wire main_basesoc_wb_sdram_dat_r_21_35;
wire main_basesoc_wb_sdram_dat_r_21_37;
wire main_basesoc_wb_sdram_dat_r_21_39;
wire main_basesoc_wb_sdram_dat_r_21_41;
wire main_basesoc_wb_sdram_dat_r_21_43;
wire main_basesoc_wb_sdram_dat_r_20_33;
wire main_basesoc_wb_sdram_dat_r_20_35;
wire main_basesoc_wb_sdram_dat_r_20_37;
wire main_basesoc_wb_sdram_dat_r_20_39;
wire main_basesoc_wb_sdram_dat_r_20_41;
wire main_basesoc_wb_sdram_dat_r_20_43;
wire main_basesoc_wb_sdram_dat_r_19_33;
wire main_basesoc_wb_sdram_dat_r_19_35;
wire main_basesoc_wb_sdram_dat_r_19_37;
wire main_basesoc_wb_sdram_dat_r_19_39;
wire main_basesoc_wb_sdram_dat_r_19_41;
wire main_basesoc_wb_sdram_dat_r_19_43;
wire main_basesoc_wb_sdram_dat_r_18_33;
wire main_basesoc_wb_sdram_dat_r_18_35;
wire main_basesoc_wb_sdram_dat_r_18_37;
wire main_basesoc_wb_sdram_dat_r_18_39;
wire main_basesoc_wb_sdram_dat_r_18_41;
wire main_basesoc_wb_sdram_dat_r_18_43;
wire main_basesoc_wb_sdram_dat_r_17_33;
wire main_basesoc_wb_sdram_dat_r_17_35;
wire main_basesoc_wb_sdram_dat_r_17_37;
wire main_basesoc_wb_sdram_dat_r_17_39;
wire main_basesoc_wb_sdram_dat_r_17_41;
wire main_basesoc_wb_sdram_dat_r_17_43;
wire main_basesoc_wb_sdram_dat_r_16_33;
wire main_basesoc_wb_sdram_dat_r_16_35;
wire main_basesoc_wb_sdram_dat_r_16_37;
wire main_basesoc_wb_sdram_dat_r_16_39;
wire main_basesoc_wb_sdram_dat_r_16_41;
wire main_basesoc_wb_sdram_dat_r_16_43;
wire main_basesoc_wb_sdram_dat_r_15_33;
wire main_basesoc_wb_sdram_dat_r_15_35;
wire main_basesoc_wb_sdram_dat_r_15_37;
wire main_basesoc_wb_sdram_dat_r_15_39;
wire main_basesoc_wb_sdram_dat_r_15_41;
wire main_basesoc_wb_sdram_dat_r_15_43;
wire main_basesoc_wb_sdram_dat_r_14_33;
wire main_basesoc_wb_sdram_dat_r_14_35;
wire main_basesoc_wb_sdram_dat_r_14_37;
wire main_basesoc_wb_sdram_dat_r_14_39;
wire main_basesoc_wb_sdram_dat_r_14_41;
wire main_basesoc_wb_sdram_dat_r_14_43;
wire main_basesoc_wb_sdram_dat_r_13_33;
wire main_basesoc_wb_sdram_dat_r_13_35;
wire main_basesoc_wb_sdram_dat_r_13_37;
wire main_basesoc_wb_sdram_dat_r_13_39;
wire main_basesoc_wb_sdram_dat_r_13_41;
wire main_basesoc_wb_sdram_dat_r_13_43;
wire main_basesoc_wb_sdram_dat_r_12_33;
wire main_basesoc_wb_sdram_dat_r_12_35;
wire main_basesoc_wb_sdram_dat_r_12_37;
wire main_basesoc_wb_sdram_dat_r_12_39;
wire main_basesoc_wb_sdram_dat_r_12_41;
wire main_basesoc_wb_sdram_dat_r_12_43;
wire main_basesoc_wb_sdram_dat_r_11_33;
wire main_basesoc_wb_sdram_dat_r_11_35;
wire main_basesoc_wb_sdram_dat_r_11_37;
wire main_basesoc_wb_sdram_dat_r_11_39;
wire main_basesoc_wb_sdram_dat_r_11_41;
wire main_basesoc_wb_sdram_dat_r_11_43;
wire main_basesoc_wb_sdram_dat_r_10_33;
wire main_basesoc_wb_sdram_dat_r_10_35;
wire main_basesoc_wb_sdram_dat_r_10_37;
wire main_basesoc_wb_sdram_dat_r_10_39;
wire main_basesoc_wb_sdram_dat_r_10_41;
wire main_basesoc_wb_sdram_dat_r_10_43;
wire main_basesoc_wb_sdram_dat_r_9_33;
wire main_basesoc_wb_sdram_dat_r_9_35;
wire main_basesoc_wb_sdram_dat_r_9_37;
wire main_basesoc_wb_sdram_dat_r_9_39;
wire main_basesoc_wb_sdram_dat_r_9_41;
wire main_basesoc_wb_sdram_dat_r_9_43;
wire main_basesoc_wb_sdram_dat_r_8_33;
wire main_basesoc_wb_sdram_dat_r_8_35;
wire main_basesoc_wb_sdram_dat_r_8_37;
wire main_basesoc_wb_sdram_dat_r_8_39;
wire main_basesoc_wb_sdram_dat_r_8_41;
wire main_basesoc_wb_sdram_dat_r_8_43;
wire main_basesoc_wb_sdram_dat_r_7_33;
wire main_basesoc_wb_sdram_dat_r_7_35;
wire main_basesoc_wb_sdram_dat_r_7_37;
wire main_basesoc_wb_sdram_dat_r_7_39;
wire main_basesoc_wb_sdram_dat_r_7_41;
wire main_basesoc_wb_sdram_dat_r_7_43;
wire main_basesoc_wb_sdram_dat_r_6_33;
wire main_basesoc_wb_sdram_dat_r_6_35;
wire main_basesoc_wb_sdram_dat_r_6_37;
wire main_basesoc_wb_sdram_dat_r_6_39;
wire main_basesoc_wb_sdram_dat_r_6_41;
wire main_basesoc_wb_sdram_dat_r_6_43;
wire main_basesoc_wb_sdram_dat_r_5_33;
wire main_basesoc_wb_sdram_dat_r_5_35;
wire main_basesoc_wb_sdram_dat_r_5_37;
wire main_basesoc_wb_sdram_dat_r_5_39;
wire main_basesoc_wb_sdram_dat_r_5_41;
wire main_basesoc_wb_sdram_dat_r_5_43;
wire main_basesoc_wb_sdram_dat_r_4_33;
wire main_basesoc_wb_sdram_dat_r_4_35;
wire main_basesoc_wb_sdram_dat_r_4_37;
wire main_basesoc_wb_sdram_dat_r_4_39;
wire main_basesoc_wb_sdram_dat_r_4_41;
wire main_basesoc_wb_sdram_dat_r_4_43;
wire main_basesoc_wb_sdram_dat_r_3_33;
wire main_basesoc_wb_sdram_dat_r_3_35;
wire main_basesoc_wb_sdram_dat_r_3_37;
wire main_basesoc_wb_sdram_dat_r_3_39;
wire main_basesoc_wb_sdram_dat_r_3_41;
wire main_basesoc_wb_sdram_dat_r_3_43;
wire main_basesoc_wb_sdram_dat_r_2_33;
wire main_basesoc_wb_sdram_dat_r_2_35;
wire main_basesoc_wb_sdram_dat_r_2_37;
wire main_basesoc_wb_sdram_dat_r_2_39;
wire main_basesoc_wb_sdram_dat_r_2_41;
wire main_basesoc_wb_sdram_dat_r_2_43;
wire main_basesoc_wb_sdram_dat_r_1_33;
wire main_basesoc_wb_sdram_dat_r_1_35;
wire main_basesoc_wb_sdram_dat_r_1_37;
wire main_basesoc_wb_sdram_dat_r_1_39;
wire main_basesoc_wb_sdram_dat_r_1_41;
wire main_basesoc_wb_sdram_dat_r_1_43;
wire main_basesoc_wb_sdram_dat_r_0_33;
wire main_basesoc_wb_sdram_dat_r_0_35;
wire main_basesoc_wb_sdram_dat_r_0_37;
wire main_basesoc_wb_sdram_dat_r_0_39;
wire main_basesoc_wb_sdram_dat_r_0_41;
wire main_basesoc_wb_sdram_dat_r_0_43;
wire n25350_6;
wire n19213_5;
wire n16371_10;
wire n17487_7;
wire n15962_7;
wire n16432_6;
wire n16441_6;
wire n16482_6;
wire n16491_6;
wire n17649_6;
wire n17931_6;
wire n16023_7;
wire n16085_7;
wire n17424_7;
wire n17530_7;
wire n18099_5;
wire main_basesoc_tx_count_rs232phytx_next_value0_3_12;
wire main_basesoc_rx_count_rs232phyrx_next_value0_3_10;
wire main_basesoc_dbus_stb;
wire main_basesoc_dbus_we;
wire iBus_cmd_ready_4;
wire n17969_8;
wire lineLoader_cmdSent;
wire lineLoader_valid;
wire [3:0] builder_slave_sel;
wire [3:0] main_basesoc_ram_we;
wire [7:0] main_basesoc_tx_data_rs232phytx_next_value2;
wire [14:0] main_basesoc_sdram_master_p0_address;
wire [2:0] main_basesoc_sdram_master_p0_bank;
wire [14:0] main_basesoc_sdram_master_p1_address;
wire [2:0] main_basesoc_sdram_master_p1_bank;
wire [127:0] main_basesoc_sdram_master_p1_wrdata;
wire [27:0] builder_rhs_array_muxed0;
wire [3:0] main_gw5ddrphy_bitslip0_o;
wire [3:0] main_gw5ddrphy_bitslip1_o;
wire [3:0] main_gw5ddrphy_bitslip2_o;
wire [3:0] main_gw5ddrphy_bitslip3_o;
wire [3:0] main_gw5ddrphy_bitslip4_o;
wire [3:0] main_gw5ddrphy_bitslip5_o;
wire [3:0] main_gw5ddrphy_bitslip6_o;
wire [3:0] main_gw5ddrphy_bitslip7_o;
wire [3:0] main_gw5ddrphy_bitslip8_o;
wire [3:0] main_gw5ddrphy_bitslip9_o;
wire [3:0] main_gw5ddrphy_bitslip10_o;
wire [3:0] main_gw5ddrphy_bitslip11_o;
wire [3:0] main_gw5ddrphy_bitslip12_o;
wire [3:0] main_gw5ddrphy_bitslip13_o;
wire [3:0] main_gw5ddrphy_bitslip14_o;
wire [3:0] main_gw5ddrphy_bitslip15_o;
wire [3:0] main_gw5ddrphy_bitslip16_o;
wire [3:0] main_gw5ddrphy_bitslip17_o;
wire [3:0] main_gw5ddrphy_bitslip18_o;
wire [3:0] main_gw5ddrphy_bitslip19_o;
wire [3:0] main_gw5ddrphy_bitslip20_o;
wire [3:0] main_gw5ddrphy_bitslip21_o;
wire [3:0] main_gw5ddrphy_bitslip22_o;
wire [3:0] main_gw5ddrphy_bitslip23_o;
wire [3:0] main_gw5ddrphy_bitslip24_o;
wire [3:0] main_gw5ddrphy_bitslip25_o;
wire [3:0] main_gw5ddrphy_bitslip26_o;
wire [3:0] main_gw5ddrphy_bitslip27_o;
wire [3:0] main_gw5ddrphy_bitslip28_o;
wire [3:0] main_gw5ddrphy_bitslip29_o;
wire [3:0] main_gw5ddrphy_bitslip30_o;
wire [3:0] main_gw5ddrphy_bitslip31_o;
wire [2:0] builder_bankmachine0_next_state;
wire [2:0] builder_bankmachine1_next_state;
wire [2:0] builder_bankmachine2_next_state;
wire [2:0] builder_bankmachine3_next_state;
wire [2:0] builder_bankmachine4_next_state;
wire [2:0] builder_bankmachine5_next_state;
wire [2:0] builder_bankmachine6_next_state;
wire [2:0] builder_bankmachine7_next_state;
wire [10:10] builder_array_muxed1;
wire [10:10] builder_array_muxed8;
wire [15:0] main_basesoc_sdram_master_p1_wrdata_mask;
wire [7:0] main_basesoc_rx_source_payload_data;
wire [1:0] builder_refresher_next_state;
wire [3:0] builder_slave_sel_r;
wire [19:0] builder_count;
wire [31:0] main_basesoc_bus_errors;
wire [31:2] main_basesoc_tx_phase;
wire [3:0] main_basesoc_tx_count;
wire [7:0] main_basesoc_tx_data;
wire [31:2] main_basesoc_rx_phase;
wire [3:0] main_basesoc_rx_count;
wire [3:0] main_basesoc_uart_tx_fifo_produce;
wire [3:0] main_basesoc_uart_tx_fifo_consume;
wire [3:0] main_basesoc_uart_rx_fifo_produce;
wire [3:0] main_basesoc_uart_rx_fifo_consume;
wire [31:0] main_basesoc_timer_value;
wire [31:0] main_basesoc_timer_value_status;
wire [7:4] main_gw5ddrphy_dm_o_data_d0;
wire [3:0] main_gw5ddrphy_dm_o_data_muxed0;
wire [7:4] main_gw5ddrphy_dq_o_data_d0;
wire [3:0] main_gw5ddrphy_dq_o_data_muxed0;
wire [3:0] main_gw5ddrphy_dq_i_bitslip_o_d0;
wire [7:4] main_gw5ddrphy_dq_o_data_d1;
wire [3:0] main_gw5ddrphy_dq_o_data_muxed1;
wire [3:0] main_gw5ddrphy_dq_i_bitslip_o_d1;
wire [7:4] main_gw5ddrphy_dq_o_data_d2;
wire [3:0] main_gw5ddrphy_dq_o_data_muxed2;
wire [3:0] main_gw5ddrphy_dq_i_bitslip_o_d2;
wire [7:4] main_gw5ddrphy_dq_o_data_d3;
wire [3:0] main_gw5ddrphy_dq_o_data_muxed3;
wire [3:0] main_gw5ddrphy_dq_i_bitslip_o_d3;
wire [7:4] main_gw5ddrphy_dq_o_data_d4;
wire [3:0] main_gw5ddrphy_dq_o_data_muxed4;
wire [3:0] main_gw5ddrphy_dq_i_bitslip_o_d4;
wire [7:4] main_gw5ddrphy_dq_o_data_d5;
wire [3:0] main_gw5ddrphy_dq_o_data_muxed5;
wire [3:0] main_gw5ddrphy_dq_i_bitslip_o_d5;
wire [7:4] main_gw5ddrphy_dq_o_data_d6;
wire [3:0] main_gw5ddrphy_dq_o_data_muxed6;
wire [3:0] main_gw5ddrphy_dq_i_bitslip_o_d6;
wire [7:4] main_gw5ddrphy_dq_o_data_d7;
wire [3:0] main_gw5ddrphy_dq_o_data_muxed7;
wire [3:0] main_gw5ddrphy_dq_i_bitslip_o_d7;
wire [7:4] main_gw5ddrphy_dm_o_data_d1;
wire [3:0] main_gw5ddrphy_dm_o_data_muxed1;
wire [7:4] main_gw5ddrphy_dq_o_data_d8;
wire [3:0] main_gw5ddrphy_dq_o_data_muxed8;
wire [3:0] main_gw5ddrphy_dq_i_bitslip_o_d8;
wire [7:4] main_gw5ddrphy_dq_o_data_d9;
wire [3:0] main_gw5ddrphy_dq_o_data_muxed9;
wire [3:0] main_gw5ddrphy_dq_i_bitslip_o_d9;
wire [7:4] main_gw5ddrphy_dq_o_data_d10;
wire [3:0] main_gw5ddrphy_dq_o_data_muxed10;
wire [3:0] main_gw5ddrphy_dq_i_bitslip_o_d10;
wire [7:4] main_gw5ddrphy_dq_o_data_d11;
wire [3:0] main_gw5ddrphy_dq_o_data_muxed11;
wire [3:0] main_gw5ddrphy_dq_i_bitslip_o_d11;
wire [7:4] main_gw5ddrphy_dq_o_data_d12;
wire [3:0] main_gw5ddrphy_dq_o_data_muxed12;
wire [3:0] main_gw5ddrphy_dq_i_bitslip_o_d12;
wire [7:4] main_gw5ddrphy_dq_o_data_d13;
wire [3:0] main_gw5ddrphy_dq_o_data_muxed13;
wire [3:0] main_gw5ddrphy_dq_i_bitslip_o_d13;
wire [7:4] main_gw5ddrphy_dq_o_data_d14;
wire [3:0] main_gw5ddrphy_dq_o_data_muxed14;
wire [3:0] main_gw5ddrphy_dq_i_bitslip_o_d14;
wire [7:4] main_gw5ddrphy_dq_o_data_d15;
wire [3:0] main_gw5ddrphy_dq_o_data_muxed15;
wire [3:0] main_gw5ddrphy_dq_i_bitslip_o_d15;
wire [7:4] main_gw5ddrphy_dm_o_data_d2;
wire [3:0] main_gw5ddrphy_dm_o_data_muxed2;
wire [7:4] main_gw5ddrphy_dq_o_data_d16;
wire [3:0] main_gw5ddrphy_dq_o_data_muxed16;
wire [3:0] main_gw5ddrphy_dq_i_bitslip_o_d16;
wire [7:4] main_gw5ddrphy_dq_o_data_d17;
wire [3:0] main_gw5ddrphy_dq_o_data_muxed17;
wire [3:0] main_gw5ddrphy_dq_i_bitslip_o_d17;
wire [7:4] main_gw5ddrphy_dq_o_data_d18;
wire [3:0] main_gw5ddrphy_dq_o_data_muxed18;
wire [3:0] main_gw5ddrphy_dq_i_bitslip_o_d18;
wire [7:4] main_gw5ddrphy_dq_o_data_d19;
wire [3:0] main_gw5ddrphy_dq_o_data_muxed19;
wire [3:0] main_gw5ddrphy_dq_i_bitslip_o_d19;
wire [7:4] main_gw5ddrphy_dq_o_data_d20;
wire [3:0] main_gw5ddrphy_dq_o_data_muxed20;
wire [3:0] main_gw5ddrphy_dq_i_bitslip_o_d20;
wire [7:4] main_gw5ddrphy_dq_o_data_d21;
wire [3:0] main_gw5ddrphy_dq_o_data_muxed21;
wire [3:0] main_gw5ddrphy_dq_i_bitslip_o_d21;
wire [7:4] main_gw5ddrphy_dq_o_data_d22;
wire [3:0] main_gw5ddrphy_dq_o_data_muxed22;
wire [3:0] main_gw5ddrphy_dq_i_bitslip_o_d22;
wire [7:4] main_gw5ddrphy_dq_o_data_d23;
wire [3:0] main_gw5ddrphy_dq_o_data_muxed23;
wire [3:0] main_gw5ddrphy_dq_i_bitslip_o_d23;
wire [7:4] main_gw5ddrphy_dm_o_data_d3;
wire [3:0] main_gw5ddrphy_dm_o_data_muxed3;
wire [7:4] main_gw5ddrphy_dq_o_data_d24;
wire [3:0] main_gw5ddrphy_dq_o_data_muxed24;
wire [3:0] main_gw5ddrphy_dq_i_bitslip_o_d24;
wire [7:4] main_gw5ddrphy_dq_o_data_d25;
wire [3:0] main_gw5ddrphy_dq_o_data_muxed25;
wire [3:0] main_gw5ddrphy_dq_i_bitslip_o_d25;
wire [7:4] main_gw5ddrphy_dq_o_data_d26;
wire [3:0] main_gw5ddrphy_dq_o_data_muxed26;
wire [3:0] main_gw5ddrphy_dq_i_bitslip_o_d26;
wire [7:4] main_gw5ddrphy_dq_o_data_d27;
wire [3:0] main_gw5ddrphy_dq_o_data_muxed27;
wire [3:0] main_gw5ddrphy_dq_i_bitslip_o_d27;
wire [7:4] main_gw5ddrphy_dq_o_data_d28;
wire [3:0] main_gw5ddrphy_dq_o_data_muxed28;
wire [3:0] main_gw5ddrphy_dq_i_bitslip_o_d28;
wire [7:4] main_gw5ddrphy_dq_o_data_d29;
wire [3:0] main_gw5ddrphy_dq_o_data_muxed29;
wire [3:0] main_gw5ddrphy_dq_i_bitslip_o_d29;
wire [7:4] main_gw5ddrphy_dq_o_data_d30;
wire [3:0] main_gw5ddrphy_dq_o_data_muxed30;
wire [3:0] main_gw5ddrphy_dq_i_bitslip_o_d30;
wire [7:4] main_gw5ddrphy_dq_o_data_d31;
wire [3:0] main_gw5ddrphy_dq_o_data_muxed31;
wire [3:0] main_gw5ddrphy_dq_i_bitslip_o_d31;
wire [1:0] main_gw5ddrphy_bitslip0_value;
wire [7:0] main_gw5ddrphy_bitslip0_r;
wire [7:0] main_gw5ddrphy_bitslip1_r;
wire [7:0] main_gw5ddrphy_bitslip2_r;
wire [7:0] main_gw5ddrphy_bitslip3_r;
wire [7:0] main_gw5ddrphy_bitslip4_r;
wire [7:0] main_gw5ddrphy_bitslip5_r;
wire [7:0] main_gw5ddrphy_bitslip6_r;
wire [7:0] main_gw5ddrphy_bitslip7_r;
wire [1:0] main_gw5ddrphy_bitslip8_value;
wire [7:0] main_gw5ddrphy_bitslip8_r;
wire [7:0] main_gw5ddrphy_bitslip9_r;
wire [7:0] main_gw5ddrphy_bitslip10_r;
wire [7:0] main_gw5ddrphy_bitslip11_r;
wire [7:0] main_gw5ddrphy_bitslip12_r;
wire [7:0] main_gw5ddrphy_bitslip13_r;
wire [7:0] main_gw5ddrphy_bitslip14_r;
wire [7:0] main_gw5ddrphy_bitslip15_r;
wire [1:0] main_gw5ddrphy_bitslip16_value;
wire [7:0] main_gw5ddrphy_bitslip16_r;
wire [7:0] main_gw5ddrphy_bitslip17_r;
wire [7:0] main_gw5ddrphy_bitslip18_r;
wire [7:0] main_gw5ddrphy_bitslip19_r;
wire [7:0] main_gw5ddrphy_bitslip20_r;
wire [7:0] main_gw5ddrphy_bitslip21_r;
wire [7:0] main_gw5ddrphy_bitslip22_r;
wire [7:0] main_gw5ddrphy_bitslip23_r;
wire [1:0] main_gw5ddrphy_bitslip24_value;
wire [7:0] main_gw5ddrphy_bitslip24_r;
wire [7:0] main_gw5ddrphy_bitslip25_r;
wire [7:0] main_gw5ddrphy_bitslip26_r;
wire [7:0] main_gw5ddrphy_bitslip27_r;
wire [7:0] main_gw5ddrphy_bitslip28_r;
wire [7:0] main_gw5ddrphy_bitslip29_r;
wire [7:0] main_gw5ddrphy_bitslip30_r;
wire [7:0] main_gw5ddrphy_bitslip31_r;
wire [8:0] main_basesoc_sdram_timer_count1;
wire [10:10] main_basesoc_sdram_cmd_payload_a;
wire [25:0] main_basesoc_sdram_zqcs_timer_count1;
wire [14:0] main_basesoc_sdram_bankmachine0_row;
wire [2:0] main_basesoc_sdram_bankmachine0_produce;
wire [2:0] main_basesoc_sdram_bankmachine0_consume;
wire [21:0] main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr;
wire [2:0] builder_bankmachine0_state;
wire [14:0] main_basesoc_sdram_bankmachine1_row;
wire [2:0] main_basesoc_sdram_bankmachine1_produce;
wire [2:0] main_basesoc_sdram_bankmachine1_consume;
wire [21:0] main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr;
wire [2:0] builder_bankmachine1_state;
wire [14:0] main_basesoc_sdram_bankmachine2_row;
wire [2:0] main_basesoc_sdram_bankmachine2_produce;
wire [2:0] main_basesoc_sdram_bankmachine2_consume;
wire [21:0] main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr;
wire [2:0] builder_bankmachine2_state;
wire [14:0] main_basesoc_sdram_bankmachine3_row;
wire [2:0] main_basesoc_sdram_bankmachine3_produce;
wire [2:0] main_basesoc_sdram_bankmachine3_consume;
wire [21:0] main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr;
wire [2:0] builder_bankmachine3_state;
wire [14:0] main_basesoc_sdram_bankmachine4_row;
wire [2:0] main_basesoc_sdram_bankmachine4_produce;
wire [2:0] main_basesoc_sdram_bankmachine4_consume;
wire [21:0] main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr;
wire [2:0] builder_bankmachine4_state;
wire [14:0] main_basesoc_sdram_bankmachine5_row;
wire [2:0] main_basesoc_sdram_bankmachine5_produce;
wire [2:0] main_basesoc_sdram_bankmachine5_consume;
wire [21:0] main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr;
wire [2:0] builder_bankmachine5_state;
wire [14:0] main_basesoc_sdram_bankmachine6_row;
wire [2:0] main_basesoc_sdram_bankmachine6_produce;
wire [2:0] main_basesoc_sdram_bankmachine6_consume;
wire [21:0] main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr;
wire [2:0] builder_bankmachine6_state;
wire [14:0] main_basesoc_sdram_bankmachine7_row;
wire [2:0] main_basesoc_sdram_bankmachine7_produce;
wire [2:0] main_basesoc_sdram_bankmachine7_consume;
wire [21:0] main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr;
wire [2:0] builder_bankmachine7_state;
wire [2:0] main_basesoc_sdram_choose_cmd_grant;
wire [2:0] main_basesoc_sdram_choose_req_grant;
wire [2:0] main_basesoc_sdram_dfi_p0_bank;
wire [14:0] main_basesoc_sdram_dfi_p0_address;
wire [2:0] main_basesoc_sdram_dfi_p1_bank;
wire [14:0] main_basesoc_sdram_dfi_p1_address;
wire [2:0] main_basesoc_sdram_tfawcon_window;
wire [3:0] builder_multiplexer_state;
wire [5:0] main_chaser;
wire [21:0] main_count;
wire [1:0] builder_wishbone2csr_state;
wire [13:0] builder_interface1_adr;
wire [31:0] builder_csr_bankarray_interface0_bank_bus_dat_r;
wire [1:0] main_basesoc_reset_storage;
wire [31:0] main_basesoc_scratch_storage;
wire [3:0] builder_csr_bankarray_interface1_bank_bus_dat_r;
wire [3:0] main_gw5ddrphy_dly_sel_storage;
wire [5:0] builder_csr_bankarray_interface2_bank_bus_dat_r;
wire [5:0] main_storage;
wire [31:0] builder_csr_bankarray_interface3_bank_bus_dat_r;
wire [3:0] main_basesoc_sdram_storage;
wire [7:0] main_basesoc_sdram_phaseinjector0_command_storage;
wire [14:0] main_basesoc_sdram_phaseinjector0_address_storage;
wire [2:0] main_basesoc_sdram_phaseinjector0_baddress_storage;
wire [127:0] main_basesoc_sdram_phaseinjector0_wrdata_storage;
wire [7:0] main_basesoc_sdram_phaseinjector1_command_storage;
wire [14:0] main_basesoc_sdram_phaseinjector1_address_storage;
wire [2:0] main_basesoc_sdram_phaseinjector1_baddress_storage;
wire [127:0] main_basesoc_sdram_phaseinjector1_wrdata_storage;
wire [31:0] builder_csr_bankarray_interface4_bank_bus_dat_r;
wire [31:0] main_basesoc_timer_load_storage;
wire [31:0] main_basesoc_timer_reload_storage;
wire [7:0] builder_csr_bankarray_interface5_bank_bus_dat_r;
wire [1:0] main_basesoc_uart_pending_r;
wire [1:0] main_basesoc_uart_enable_storage;
wire [5:0] mem_adr0;
wire [7:0] storage_dat1;
wire [7:0] storage_1_dat1;
wire [15:0] main_crg_por_count;
wire [6:0] main_gw5ddrphy_counter;
wire [4:0] main_basesoc_uart_tx_fifo_level0;
wire [4:0] main_basesoc_uart_rx_fifo_level0;
wire [2:0] main_gw5ddrphy_rdly0;
wire [3:0] main_gw5ddrphy_burstdet_seen_status;
wire [2:0] main_gw5ddrphy_rdly1;
wire [2:0] main_gw5ddrphy_rdly2;
wire [2:0] main_gw5ddrphy_rdly3;
wire [6:0] main_basesoc_sdram_sequencer_counter;
wire [5:0] main_basesoc_sdram_zqcs_executer_counter;
wire [1:0] builder_refresher_state;
wire [3:0] main_basesoc_sdram_bankmachine0_level;
wire [2:0] main_basesoc_sdram_bankmachine0_twtpcon_count;
wire [3:0] main_basesoc_sdram_bankmachine1_level;
wire [2:0] main_basesoc_sdram_bankmachine1_twtpcon_count;
wire [3:0] main_basesoc_sdram_bankmachine2_level;
wire [2:0] main_basesoc_sdram_bankmachine2_twtpcon_count;
wire [3:0] main_basesoc_sdram_bankmachine3_level;
wire [2:0] main_basesoc_sdram_bankmachine3_twtpcon_count;
wire [3:0] main_basesoc_sdram_bankmachine4_level;
wire [2:0] main_basesoc_sdram_bankmachine4_twtpcon_count;
wire [1:0] main_basesoc_sdram_bankmachine4_trccon_count;
wire [1:0] main_basesoc_sdram_bankmachine4_trascon_count;
wire [3:0] main_basesoc_sdram_bankmachine5_level;
wire [2:0] main_basesoc_sdram_bankmachine5_twtpcon_count;
wire [1:0] main_basesoc_sdram_bankmachine5_trccon_count;
wire [1:0] main_basesoc_sdram_bankmachine5_trascon_count;
wire [3:0] main_basesoc_sdram_bankmachine6_level;
wire [2:0] main_basesoc_sdram_bankmachine6_twtpcon_count;
wire [3:0] main_basesoc_sdram_bankmachine7_level;
wire [2:0] main_basesoc_sdram_bankmachine7_twtpcon_count;
wire [1:0] main_basesoc_sdram_bankmachine7_trccon_count;
wire [1:0] main_basesoc_sdram_bankmachine7_trascon_count;
wire [4:0] main_basesoc_sdram_time0;
wire [3:0] main_basesoc_sdram_time1;
wire [2:0] main_basesoc_sdram_twtrcon_count;
wire [1:0] builder_litedramwishbone2native_state;
wire [31:0] builder_interface1_dat_w;
wire [127:0] main_basesoc_sdram_phaseinjector0_rddata_status;
wire [127:0] main_basesoc_sdram_phaseinjector1_rddata_status;
wire [1:0] main_basesoc_sdram_bankmachine0_trccon_count;
wire [1:0] main_basesoc_sdram_bankmachine0_trascon_count;
wire [1:0] main_basesoc_sdram_bankmachine1_trccon_count;
wire [1:0] main_basesoc_sdram_bankmachine1_trascon_count;
wire [1:0] main_basesoc_sdram_bankmachine2_trccon_count;
wire [1:0] main_basesoc_sdram_bankmachine2_trascon_count;
wire [1:0] main_basesoc_sdram_bankmachine3_trccon_count;
wire [1:0] main_basesoc_sdram_bankmachine3_trascon_count;
wire [1:0] main_basesoc_sdram_bankmachine6_trccon_count;
wire [1:0] main_basesoc_sdram_bankmachine6_trascon_count;
wire [7:0] main_basesoc_rx_data;
wire [31:0] rom_dat0;
wire [31:0] main_basesoc_ram_dat_r;
wire [22:0] main_basesoc_sdram_bankmachine3_rdport_dat_r;
wire [22:0] main_basesoc_sdram_bankmachine4_rdport_dat_r;
wire [22:0] main_basesoc_sdram_bankmachine5_rdport_dat_r;
wire [22:0] main_basesoc_sdram_bankmachine6_rdport_dat_r;
wire [22:0] main_basesoc_sdram_bankmachine7_rdport_dat_r;
wire [22:0] main_basesoc_sdram_bankmachine2_rdport_dat_r;
wire [22:0] main_basesoc_sdram_bankmachine1_rdport_dat_r;
wire [22:0] main_basesoc_sdram_bankmachine0_rdport_dat_r;
wire [7:0] main_gw5ddrphy_delay1;
wire [14:0] ddram_a_d;
wire [2:0] ddram_ba_d;
wire [2:0] main_gw5ddrphy_rdpntr0;
wire [2:0] main_gw5ddrphy_wrpntr0;
wire [3:0] main_gw5ddrphy_datavalid;
wire [3:0] ddram_dm_d;
wire [3:0] main_gw5ddrphy_bitslip0_i;
wire [3:0] main_gw5ddrphy_bitslip1_i;
wire [3:0] main_gw5ddrphy_bitslip2_i;
wire [3:0] main_gw5ddrphy_bitslip3_i;
wire [3:0] main_gw5ddrphy_bitslip4_i;
wire [3:0] main_gw5ddrphy_bitslip5_i;
wire [3:0] main_gw5ddrphy_bitslip6_i;
wire [3:0] main_gw5ddrphy_bitslip7_i;
wire [2:0] main_gw5ddrphy_rdpntr1;
wire [2:0] main_gw5ddrphy_wrpntr1;
wire [3:0] main_gw5ddrphy_bitslip8_i;
wire [3:0] main_gw5ddrphy_bitslip9_i;
wire [3:0] main_gw5ddrphy_bitslip10_i;
wire [3:0] main_gw5ddrphy_bitslip11_i;
wire [3:0] main_gw5ddrphy_bitslip12_i;
wire [3:0] main_gw5ddrphy_bitslip13_i;
wire [3:0] main_gw5ddrphy_bitslip14_i;
wire [3:0] main_gw5ddrphy_bitslip15_i;
wire [2:0] main_gw5ddrphy_rdpntr2;
wire [2:0] main_gw5ddrphy_wrpntr2;
wire [3:0] main_gw5ddrphy_bitslip16_i;
wire [3:0] main_gw5ddrphy_bitslip17_i;
wire [3:0] main_gw5ddrphy_bitslip18_i;
wire [3:0] main_gw5ddrphy_bitslip19_i;
wire [3:0] main_gw5ddrphy_bitslip20_i;
wire [3:0] main_gw5ddrphy_bitslip21_i;
wire [3:0] main_gw5ddrphy_bitslip22_i;
wire [3:0] main_gw5ddrphy_bitslip23_i;
wire [2:0] main_gw5ddrphy_rdpntr3;
wire [2:0] main_gw5ddrphy_wrpntr3;
wire [3:0] main_gw5ddrphy_bitslip24_i;
wire [3:0] main_gw5ddrphy_bitslip25_i;
wire [3:0] main_gw5ddrphy_bitslip26_i;
wire [3:0] main_gw5ddrphy_bitslip27_i;
wire [3:0] main_gw5ddrphy_bitslip28_i;
wire [3:0] main_gw5ddrphy_bitslip29_i;
wire [3:0] main_gw5ddrphy_bitslip30_i;
wire [3:0] main_gw5ddrphy_bitslip31_i;
wire [31:0] main_basesoc_wb_sdram_dat_r;
wire [2:0] main_basesoc_ibus_adr;
wire [2:0] _zz_dBusWishbone_ADR;
wire [29:3] main_basesoc_dbus_adr;
wire [4:2] toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address;
wire [31:0] main_basesoc_dbus_dat_w;
wire [3:0] toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask;
wire [31:5] lineLoader_address;
wire [31:2] DO;
wire [31:2] DO_1;
wire [31:2] DO_2;
wire [31:2] DO_3;
wire [31:2] DO_4;
wire [31:2] DO_5;
wire [31:2] DO_6;
wire [31:2] DO_7;
wire [31:2] DO_8;
wire [31:2] DO_9;
wire [31:2] DO_10;
wire [31:2] DO_11;
wire [31:2] DO_12;
wire [31:2] DO_13;
wire [31:2] DO_14;
wire [31:2] DO_15;
wire [31:8] DO_16;
wire [31:8] DO_17;
wire [31:8] DO_18;
wire [31:8] DO_19;
wire [3:3] DO_20;
wire [3:3] DO_21;
wire [3:3] DO_22;
wire [3:3] DO_23;
wire [3:3] DO_24;
wire [3:3] DO_25;
wire [3:3] DO_26;
wire [3:3] DO_27;
wire VCC;
wire GND;
  ELVDS_OBUF ELVDS_OBUF (
    .O(ddram_clk_p),
    .OB(ddram_clk_n),
    .I(main_gw5ddrphy_pad_clk) 
);
  ELVDS_IOBUF ELVDS_IOBUF (
    .O(main_gw5ddrphy_dqs_i0),
    .IO(ddram_dqs_p[0]),
    .IOB(ddram_dqs_n[0]),
    .I(main_gw5ddrphy_dqs_o0),
    .OEN(main_gw5ddrphy_dqs_o_oen0) 
);
  IOBUF IOBUF (
    .O(main_gw5ddrphy_dq_i0),
    .IO(ddram_dq[0]),
    .I(main_gw5ddrphy_dq_o0),
    .OEN(main_gw5ddrphy_dq_o_oen0) 
);
  IOBUF IOBUF_1 (
    .O(main_gw5ddrphy_dq_i1),
    .IO(ddram_dq[1]),
    .I(main_gw5ddrphy_dq_o1),
    .OEN(main_gw5ddrphy_dq_o_oen1) 
);
  IOBUF IOBUF_2 (
    .O(main_gw5ddrphy_dq_i2),
    .IO(ddram_dq[2]),
    .I(main_gw5ddrphy_dq_o2),
    .OEN(main_gw5ddrphy_dq_o_oen2) 
);
  IOBUF IOBUF_3 (
    .O(main_gw5ddrphy_dq_i3),
    .IO(ddram_dq[3]),
    .I(main_gw5ddrphy_dq_o3),
    .OEN(main_gw5ddrphy_dq_o_oen3) 
);
  IOBUF IOBUF_4 (
    .O(main_gw5ddrphy_dq_i4),
    .IO(ddram_dq[4]),
    .I(main_gw5ddrphy_dq_o4),
    .OEN(main_gw5ddrphy_dq_o_oen4) 
);
  IOBUF IOBUF_5 (
    .O(main_gw5ddrphy_dq_i5),
    .IO(ddram_dq[5]),
    .I(main_gw5ddrphy_dq_o5),
    .OEN(main_gw5ddrphy_dq_o_oen5) 
);
  IOBUF IOBUF_6 (
    .O(main_gw5ddrphy_dq_i6),
    .IO(ddram_dq[6]),
    .I(main_gw5ddrphy_dq_o6),
    .OEN(main_gw5ddrphy_dq_o_oen6) 
);
  IOBUF IOBUF_7 (
    .O(main_gw5ddrphy_dq_i7),
    .IO(ddram_dq[7]),
    .I(main_gw5ddrphy_dq_o7),
    .OEN(main_gw5ddrphy_dq_o_oen7) 
);
  ELVDS_IOBUF ELVDS_IOBUF_1 (
    .O(main_gw5ddrphy_dqs_i1),
    .IO(ddram_dqs_p[1]),
    .IOB(ddram_dqs_n[1]),
    .I(main_gw5ddrphy_dqs_o1),
    .OEN(main_gw5ddrphy_dqs_o_oen1) 
);
  IOBUF IOBUF_8 (
    .O(main_gw5ddrphy_dq_i8),
    .IO(ddram_dq[8]),
    .I(main_gw5ddrphy_dq_o8),
    .OEN(main_gw5ddrphy_dq_o_oen8) 
);
  IOBUF IOBUF_9 (
    .O(main_gw5ddrphy_dq_i9),
    .IO(ddram_dq[9]),
    .I(main_gw5ddrphy_dq_o9),
    .OEN(main_gw5ddrphy_dq_o_oen9) 
);
  IOBUF IOBUF_10 (
    .O(main_gw5ddrphy_dq_i10),
    .IO(ddram_dq[10]),
    .I(main_gw5ddrphy_dq_o10),
    .OEN(main_gw5ddrphy_dq_o_oen10) 
);
  IOBUF IOBUF_11 (
    .O(main_gw5ddrphy_dq_i11),
    .IO(ddram_dq[11]),
    .I(main_gw5ddrphy_dq_o11),
    .OEN(main_gw5ddrphy_dq_o_oen11) 
);
  IOBUF IOBUF_12 (
    .O(main_gw5ddrphy_dq_i12),
    .IO(ddram_dq[12]),
    .I(main_gw5ddrphy_dq_o12),
    .OEN(main_gw5ddrphy_dq_o_oen12) 
);
  IOBUF IOBUF_13 (
    .O(main_gw5ddrphy_dq_i13),
    .IO(ddram_dq[13]),
    .I(main_gw5ddrphy_dq_o13),
    .OEN(main_gw5ddrphy_dq_o_oen13) 
);
  IOBUF IOBUF_14 (
    .O(main_gw5ddrphy_dq_i14),
    .IO(ddram_dq[14]),
    .I(main_gw5ddrphy_dq_o14),
    .OEN(main_gw5ddrphy_dq_o_oen14) 
);
  IOBUF IOBUF_15 (
    .O(main_gw5ddrphy_dq_i15),
    .IO(ddram_dq[15]),
    .I(main_gw5ddrphy_dq_o15),
    .OEN(main_gw5ddrphy_dq_o_oen15) 
);
  ELVDS_IOBUF ELVDS_IOBUF_2 (
    .O(main_gw5ddrphy_dqs_i2),
    .IO(ddram_dqs_p[2]),
    .IOB(ddram_dqs_n[2]),
    .I(main_gw5ddrphy_dqs_o2),
    .OEN(main_gw5ddrphy_dqs_o_oen2) 
);
  IOBUF IOBUF_16 (
    .O(main_gw5ddrphy_dq_i16),
    .IO(ddram_dq[16]),
    .I(main_gw5ddrphy_dq_o16),
    .OEN(main_gw5ddrphy_dq_o_oen16) 
);
  IOBUF IOBUF_17 (
    .O(main_gw5ddrphy_dq_i17),
    .IO(ddram_dq[17]),
    .I(main_gw5ddrphy_dq_o17),
    .OEN(main_gw5ddrphy_dq_o_oen17) 
);
  IOBUF IOBUF_18 (
    .O(main_gw5ddrphy_dq_i18),
    .IO(ddram_dq[18]),
    .I(main_gw5ddrphy_dq_o18),
    .OEN(main_gw5ddrphy_dq_o_oen18) 
);
  IOBUF IOBUF_19 (
    .O(main_gw5ddrphy_dq_i19),
    .IO(ddram_dq[19]),
    .I(main_gw5ddrphy_dq_o19),
    .OEN(main_gw5ddrphy_dq_o_oen19) 
);
  IOBUF IOBUF_20 (
    .O(main_gw5ddrphy_dq_i20),
    .IO(ddram_dq[20]),
    .I(main_gw5ddrphy_dq_o20),
    .OEN(main_gw5ddrphy_dq_o_oen20) 
);
  IOBUF IOBUF_21 (
    .O(main_gw5ddrphy_dq_i21),
    .IO(ddram_dq[21]),
    .I(main_gw5ddrphy_dq_o21),
    .OEN(main_gw5ddrphy_dq_o_oen21) 
);
  IOBUF IOBUF_22 (
    .O(main_gw5ddrphy_dq_i22),
    .IO(ddram_dq[22]),
    .I(main_gw5ddrphy_dq_o22),
    .OEN(main_gw5ddrphy_dq_o_oen22) 
);
  IOBUF IOBUF_23 (
    .O(main_gw5ddrphy_dq_i23),
    .IO(ddram_dq[23]),
    .I(main_gw5ddrphy_dq_o23),
    .OEN(main_gw5ddrphy_dq_o_oen23) 
);
  ELVDS_IOBUF ELVDS_IOBUF_3 (
    .O(main_gw5ddrphy_dqs_i3),
    .IO(ddram_dqs_p[3]),
    .IOB(ddram_dqs_n[3]),
    .I(main_gw5ddrphy_dqs_o3),
    .OEN(main_gw5ddrphy_dqs_o_oen3) 
);
  IOBUF IOBUF_24 (
    .O(main_gw5ddrphy_dq_i24),
    .IO(ddram_dq[24]),
    .I(main_gw5ddrphy_dq_o24),
    .OEN(main_gw5ddrphy_dq_o_oen24) 
);
  IOBUF IOBUF_25 (
    .O(main_gw5ddrphy_dq_i25),
    .IO(ddram_dq[25]),
    .I(main_gw5ddrphy_dq_o25),
    .OEN(main_gw5ddrphy_dq_o_oen25) 
);
  IOBUF IOBUF_26 (
    .O(main_gw5ddrphy_dq_i26),
    .IO(ddram_dq[26]),
    .I(main_gw5ddrphy_dq_o26),
    .OEN(main_gw5ddrphy_dq_o_oen26) 
);
  IOBUF IOBUF_27 (
    .O(main_gw5ddrphy_dq_i27),
    .IO(ddram_dq[27]),
    .I(main_gw5ddrphy_dq_o27),
    .OEN(main_gw5ddrphy_dq_o_oen27) 
);
  IOBUF IOBUF_28 (
    .O(main_gw5ddrphy_dq_i28),
    .IO(ddram_dq[28]),
    .I(main_gw5ddrphy_dq_o28),
    .OEN(main_gw5ddrphy_dq_o_oen28) 
);
  IOBUF IOBUF_29 (
    .O(main_gw5ddrphy_dq_i29),
    .IO(ddram_dq[29]),
    .I(main_gw5ddrphy_dq_o29),
    .OEN(main_gw5ddrphy_dq_o_oen29) 
);
  IOBUF IOBUF_30 (
    .O(main_gw5ddrphy_dq_i30),
    .IO(ddram_dq[30]),
    .I(main_gw5ddrphy_dq_o30),
    .OEN(main_gw5ddrphy_dq_o_oen30) 
);
  IOBUF IOBUF_31 (
    .O(main_gw5ddrphy_dq_i31),
    .IO(ddram_dq[31]),
    .I(main_gw5ddrphy_dq_o31),
    .OEN(main_gw5ddrphy_dq_o_oen31) 
);
  IBUF clk50_ibuf (
    .O(clk50_d),
    .I(clk50) 
);
  IBUF rst_ibuf (
    .O(rst_d),
    .I(rst) 
);
  IBUF serial_rx_ibuf (
    .O(serial_rx_d),
    .I(serial_rx) 
);
  OBUF ddram_a_0_obuf (
    .O(ddram_a[0]),
    .I(ddram_a_d[0]) 
);
  OBUF ddram_a_1_obuf (
    .O(ddram_a[1]),
    .I(ddram_a_d[1]) 
);
  OBUF ddram_a_2_obuf (
    .O(ddram_a[2]),
    .I(ddram_a_d[2]) 
);
  OBUF ddram_a_3_obuf (
    .O(ddram_a[3]),
    .I(ddram_a_d[3]) 
);
  OBUF ddram_a_4_obuf (
    .O(ddram_a[4]),
    .I(ddram_a_d[4]) 
);
  OBUF ddram_a_5_obuf (
    .O(ddram_a[5]),
    .I(ddram_a_d[5]) 
);
  OBUF ddram_a_6_obuf (
    .O(ddram_a[6]),
    .I(ddram_a_d[6]) 
);
  OBUF ddram_a_7_obuf (
    .O(ddram_a[7]),
    .I(ddram_a_d[7]) 
);
  OBUF ddram_a_8_obuf (
    .O(ddram_a[8]),
    .I(ddram_a_d[8]) 
);
  OBUF ddram_a_9_obuf (
    .O(ddram_a[9]),
    .I(ddram_a_d[9]) 
);
  OBUF ddram_a_10_obuf (
    .O(ddram_a[10]),
    .I(ddram_a_d[10]) 
);
  OBUF ddram_a_11_obuf (
    .O(ddram_a[11]),
    .I(ddram_a_d[11]) 
);
  OBUF ddram_a_12_obuf (
    .O(ddram_a[12]),
    .I(ddram_a_d[12]) 
);
  OBUF ddram_a_13_obuf (
    .O(ddram_a[13]),
    .I(ddram_a_d[13]) 
);
  OBUF ddram_a_14_obuf (
    .O(ddram_a[14]),
    .I(ddram_a_d[14]) 
);
  OBUF ddram_ba_0_obuf (
    .O(ddram_ba[0]),
    .I(ddram_ba_d[0]) 
);
  OBUF ddram_ba_1_obuf (
    .O(ddram_ba[1]),
    .I(ddram_ba_d[1]) 
);
  OBUF ddram_ba_2_obuf (
    .O(ddram_ba[2]),
    .I(ddram_ba_d[2]) 
);
  OBUF ddram_cas_n_obuf (
    .O(ddram_cas_n),
    .I(ddram_cas_n_d) 
);
  OBUF ddram_cke_obuf (
    .O(ddram_cke),
    .I(ddram_cke_d) 
);
  OBUF ddram_cs_n_obuf (
    .O(ddram_cs_n),
    .I(ddram_cs_n_d) 
);
  OBUF ddram_dm_0_obuf (
    .O(ddram_dm[0]),
    .I(ddram_dm_d[0]) 
);
  OBUF ddram_dm_1_obuf (
    .O(ddram_dm[1]),
    .I(ddram_dm_d[1]) 
);
  OBUF ddram_dm_2_obuf (
    .O(ddram_dm[2]),
    .I(ddram_dm_d[2]) 
);
  OBUF ddram_dm_3_obuf (
    .O(ddram_dm[3]),
    .I(ddram_dm_d[3]) 
);
  OBUF ddram_odt_obuf (
    .O(ddram_odt),
    .I(ddram_odt_d) 
);
  OBUF ddram_ras_n_obuf (
    .O(ddram_ras_n),
    .I(ddram_ras_n_d) 
);
  OBUF ddram_reset_n_obuf (
    .O(ddram_reset_n),
    .I(ddram_reset_n_d) 
);
  OBUF ddram_we_n_obuf (
    .O(ddram_we_n),
    .I(ddram_we_n_d) 
);
  OBUF led_n0_obuf (
    .O(led_n0),
    .I(led_n0_d) 
);
  OBUF led_n1_obuf (
    .O(led_n1),
    .I(led_n1_d) 
);
  OBUF led_n2_obuf (
    .O(led_n2),
    .I(led_n2_d) 
);
  OBUF led_n3_obuf (
    .O(led_n3),
    .I(led_n3_d) 
);
  OBUF led_n4_obuf (
    .O(led_n4),
    .I(led_n4_d) 
);
  OBUF led_n5_obuf (
    .O(led_n5),
    .I(led_n5_d) 
);
  OBUF serial_tx_obuf (
    .O(serial_tx),
    .I(serial_tx_d) 
);
  LUT3 main_basesoc_reset_s0 (
    .F(main_basesoc_reset),
    .I0(main_basesoc_reset_storage[0]),
    .I1(main_basesoc_reset_re),
    .I2(main_basesoc_reset_storage[1]) 
);
defparam main_basesoc_reset_s0.INIT=8'hF8;
  LUT2 main_crg_reset1_s0 (
    .F(main_crg_reset1),
    .I0(rst_d),
    .I1(main_crg_por_count_15_8) 
);
defparam main_crg_reset1_s0.INIT=4'hE;
  LUT3 builder_slave_sel_0_s0 (
    .F(builder_slave_sel[0]),
    .I0(builder_rhs_array_muxed0[26]),
    .I1(builder_slave_sel_0_7),
    .I2(builder_slave_sel_0_5) 
);
defparam builder_slave_sel_0_s0.INIT=8'h40;
  LUT4 builder_slave_sel_1_s1 (
    .F(builder_slave_sel[1]),
    .I0(builder_rhs_array_muxed0[11]),
    .I1(builder_slave_sel_0_5),
    .I2(builder_slave_sel_1_8),
    .I3(builder_slave_sel_1_6) 
);
defparam builder_slave_sel_1_s1.INIT=16'h4000;
  LUT4 builder_slave_sel_3_s2 (
    .F(builder_slave_sel[3]),
    .I0(builder_slave_sel_3_6),
    .I1(builder_slave_sel_3_7),
    .I2(builder_slave_sel_3_8),
    .I3(builder_slave_sel_1_6) 
);
defparam builder_slave_sel_3_s2.INIT=16'h2000;
  LUT4 n1165_s0 (
    .F(n1165_3),
    .I0(n1165_4),
    .I1(n1165_17),
    .I2(n1165_19),
    .I3(n1165_7) 
);
defparam n1165_s0.INIT=16'hF4FF;
  LUT4 n1166_s0 (
    .F(n1166_3),
    .I0(n1166_4),
    .I1(n1165_17),
    .I2(n1166_14),
    .I3(n1166_6) 
);
defparam n1166_s0.INIT=16'hF4FF;
  LUT4 n1167_s0 (
    .F(n1167_3),
    .I0(n1167_4),
    .I1(n1165_17),
    .I2(n1167_14),
    .I3(n1167_6) 
);
defparam n1167_s0.INIT=16'hF4FF;
  LUT4 n1168_s0 (
    .F(n1168_3),
    .I0(n1168_4),
    .I1(n1165_17),
    .I2(n1168_16),
    .I3(n1168_6) 
);
defparam n1168_s0.INIT=16'hF4FF;
  LUT4 n1169_s0 (
    .F(n1169_3),
    .I0(n1169_4),
    .I1(n1165_17),
    .I2(n1169_15),
    .I3(n1169_6) 
);
defparam n1169_s0.INIT=16'hF4FF;
  LUT3 n1170_s0 (
    .F(n1170_3),
    .I0(n1170_4),
    .I1(n1165_17),
    .I2(n1170_5) 
);
defparam n1170_s0.INIT=8'h4F;
  LUT4 n1171_s0 (
    .F(n1171_3),
    .I0(n1171_4),
    .I1(n1165_17),
    .I2(n1171_12),
    .I3(n1171_6) 
);
defparam n1171_s0.INIT=16'hF4FF;
  LUT4 n1172_s0 (
    .F(n1172_3),
    .I0(n1172_4),
    .I1(n1165_17),
    .I2(n1172_8),
    .I3(n1172_6) 
);
defparam n1172_s0.INIT=16'hF4FF;
  LUT3 n1173_s0 (
    .F(n1173_3),
    .I0(n1173_4),
    .I1(n1165_17),
    .I2(n1173_5) 
);
defparam n1173_s0.INIT=8'h4F;
  LUT3 n1174_s0 (
    .F(n1174_3),
    .I0(n1174_4),
    .I1(n1165_17),
    .I2(n1174_5) 
);
defparam n1174_s0.INIT=8'h4F;
  LUT3 n1175_s0 (
    .F(n1175_3),
    .I0(n1175_4),
    .I1(n1165_17),
    .I2(n1175_5) 
);
defparam n1175_s0.INIT=8'h4F;
  LUT3 n1176_s0 (
    .F(n1176_3),
    .I0(n1176_4),
    .I1(n1165_17),
    .I2(n1176_5) 
);
defparam n1176_s0.INIT=8'h4F;
  LUT3 n1177_s0 (
    .F(n1177_3),
    .I0(n1177_4),
    .I1(n1165_17),
    .I2(n1177_5) 
);
defparam n1177_s0.INIT=8'h4F;
  LUT3 n1178_s0 (
    .F(n1178_3),
    .I0(n1178_4),
    .I1(n1165_17),
    .I2(n1178_5) 
);
defparam n1178_s0.INIT=8'h4F;
  LUT3 n1179_s0 (
    .F(n1179_3),
    .I0(n1179_4),
    .I1(n1165_17),
    .I2(n1179_5) 
);
defparam n1179_s0.INIT=8'h4F;
  LUT3 n1180_s0 (
    .F(n1180_3),
    .I0(n1180_4),
    .I1(n1165_17),
    .I2(n1180_5) 
);
defparam n1180_s0.INIT=8'h4F;
  LUT3 n1181_s0 (
    .F(n1181_3),
    .I0(n1181_4),
    .I1(n1165_17),
    .I2(n1181_5) 
);
defparam n1181_s0.INIT=8'h4F;
  LUT3 n1182_s0 (
    .F(n1182_3),
    .I0(n1182_4),
    .I1(n1165_17),
    .I2(n1182_5) 
);
defparam n1182_s0.INIT=8'h4F;
  LUT3 n1183_s0 (
    .F(n1183_3),
    .I0(n1183_4),
    .I1(n1165_17),
    .I2(n1183_5) 
);
defparam n1183_s0.INIT=8'h4F;
  LUT3 n1184_s0 (
    .F(n1184_3),
    .I0(n1184_4),
    .I1(n1165_17),
    .I2(n1184_5) 
);
defparam n1184_s0.INIT=8'h4F;
  LUT3 n1185_s0 (
    .F(n1185_3),
    .I0(n1185_4),
    .I1(n1165_17),
    .I2(n1185_5) 
);
defparam n1185_s0.INIT=8'h4F;
  LUT3 n1186_s0 (
    .F(n1186_3),
    .I0(n1186_4),
    .I1(n1165_17),
    .I2(n1186_5) 
);
defparam n1186_s0.INIT=8'h4F;
  LUT3 n1187_s0 (
    .F(n1187_3),
    .I0(n1187_4),
    .I1(n1165_17),
    .I2(n1187_5) 
);
defparam n1187_s0.INIT=8'h4F;
  LUT3 n1188_s0 (
    .F(n1188_3),
    .I0(n1188_4),
    .I1(n1165_17),
    .I2(n1188_5) 
);
defparam n1188_s0.INIT=8'h4F;
  LUT3 n1189_s0 (
    .F(n1189_3),
    .I0(n1189_4),
    .I1(n1165_17),
    .I2(n1189_5) 
);
defparam n1189_s0.INIT=8'h4F;
  LUT3 n1190_s0 (
    .F(n1190_3),
    .I0(n1190_4),
    .I1(n1165_17),
    .I2(n1190_5) 
);
defparam n1190_s0.INIT=8'h4F;
  LUT3 n1191_s0 (
    .F(n1191_3),
    .I0(n1191_4),
    .I1(n1165_17),
    .I2(n1191_5) 
);
defparam n1191_s0.INIT=8'h4F;
  LUT3 n1192_s0 (
    .F(n1192_3),
    .I0(n1192_4),
    .I1(n1165_17),
    .I2(n1192_5) 
);
defparam n1192_s0.INIT=8'h4F;
  LUT3 n1193_s0 (
    .F(n1193_3),
    .I0(n1193_4),
    .I1(n1165_17),
    .I2(n1193_5) 
);
defparam n1193_s0.INIT=8'h4F;
  LUT3 n1194_s0 (
    .F(n1194_3),
    .I0(n1194_4),
    .I1(n1165_17),
    .I2(n1194_5) 
);
defparam n1194_s0.INIT=8'h4F;
  LUT3 n1195_s0 (
    .F(n1195_3),
    .I0(n1195_4),
    .I1(n1165_17),
    .I2(n1195_5) 
);
defparam n1195_s0.INIT=8'h4F;
  LUT3 n1196_s0 (
    .F(n1196_3),
    .I0(n1196_4),
    .I1(n1165_17),
    .I2(n1196_5) 
);
defparam n1196_s0.INIT=8'h4F;
  LUT4 builder_done_s0 (
    .F(builder_done),
    .I0(builder_count[9]),
    .I1(builder_count[10]),
    .I2(builder_done_4),
    .I3(builder_done_5) 
);
defparam builder_done_s0.INIT=16'h1000;
  LUT2 main_basesoc_ram_we_0_s0 (
    .F(main_basesoc_ram_we[0]),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[0]),
    .I1(main_basesoc_ram_we_0_6) 
);
defparam main_basesoc_ram_we_0_s0.INIT=4'h8;
  LUT2 main_basesoc_ram_we_1_s0 (
    .F(main_basesoc_ram_we[1]),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[1]),
    .I1(main_basesoc_ram_we_0_6) 
);
defparam main_basesoc_ram_we_1_s0.INIT=4'h8;
  LUT2 main_basesoc_ram_we_2_s0 (
    .F(main_basesoc_ram_we[2]),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[2]),
    .I1(main_basesoc_ram_we_0_6) 
);
defparam main_basesoc_ram_we_2_s0.INIT=4'h8;
  LUT2 main_basesoc_ram_we_3_s0 (
    .F(main_basesoc_ram_we[3]),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[3]),
    .I1(main_basesoc_ram_we_0_6) 
);
defparam main_basesoc_ram_we_3_s0.INIT=4'h8;
  LUT4 n30570_s1 (
    .F(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel),
    .I0(builder_bankmachine3_state[2]),
    .I1(main_basesoc_sdram_bankmachine3_trccon_ready),
    .I2(builder_bankmachine3_state[1]),
    .I3(builder_bankmachine3_state[0]) 
);
defparam n30570_s1.INIT=16'h4000;
  LUT3 n1416_s0 (
    .F(n1416_3),
    .I0(main_basesoc_tx_tick),
    .I1(main_basesoc_uart_tx_fifo_readable),
    .I2(builder_rs232phytx_state) 
);
defparam n1416_s0.INIT=8'hAC;
  LUT4 main_basesoc_serial_tx_rs232phytx_next_value1_s1 (
    .F(main_basesoc_serial_tx_rs232phytx_next_value1),
    .I0(main_basesoc_tx_tick),
    .I1(main_basesoc_tx_data[0]),
    .I2(main_basesoc_uart_tx_fifo_readable),
    .I3(builder_rs232phytx_state) 
);
defparam main_basesoc_serial_tx_rs232phytx_next_value1_s1.INIT=16'h880F;
  LUT4 main_basesoc_tx_data_rs232phytx_next_value2_7_s0 (
    .F(main_basesoc_tx_data_rs232phytx_next_value2[7]),
    .I0(main_basesoc_uart_tx_fifo_readable),
    .I1(storage_dat1[7]),
    .I2(main_basesoc_tx_tick),
    .I3(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_data_rs232phytx_next_value2_7_s0.INIT=16'hF088;
  LUT3 main_basesoc_tx_data_rs232phytx_next_value2_6_s0 (
    .F(main_basesoc_tx_data_rs232phytx_next_value2[6]),
    .I0(storage_dat1[6]),
    .I1(main_basesoc_tx_data[7]),
    .I2(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_data_rs232phytx_next_value2_6_s0.INIT=8'hCA;
  LUT3 main_basesoc_tx_data_rs232phytx_next_value2_5_s0 (
    .F(main_basesoc_tx_data_rs232phytx_next_value2[5]),
    .I0(storage_dat1[5]),
    .I1(main_basesoc_tx_data[6]),
    .I2(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_data_rs232phytx_next_value2_5_s0.INIT=8'hCA;
  LUT3 main_basesoc_tx_data_rs232phytx_next_value2_4_s0 (
    .F(main_basesoc_tx_data_rs232phytx_next_value2[4]),
    .I0(storage_dat1[4]),
    .I1(main_basesoc_tx_data[5]),
    .I2(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_data_rs232phytx_next_value2_4_s0.INIT=8'hCA;
  LUT3 main_basesoc_tx_data_rs232phytx_next_value2_3_s0 (
    .F(main_basesoc_tx_data_rs232phytx_next_value2[3]),
    .I0(storage_dat1[3]),
    .I1(main_basesoc_tx_data[4]),
    .I2(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_data_rs232phytx_next_value2_3_s0.INIT=8'hCA;
  LUT3 main_basesoc_tx_data_rs232phytx_next_value2_2_s0 (
    .F(main_basesoc_tx_data_rs232phytx_next_value2[2]),
    .I0(storage_dat1[2]),
    .I1(main_basesoc_tx_data[3]),
    .I2(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_data_rs232phytx_next_value2_2_s0.INIT=8'hCA;
  LUT3 main_basesoc_tx_data_rs232phytx_next_value2_1_s0 (
    .F(main_basesoc_tx_data_rs232phytx_next_value2[1]),
    .I0(storage_dat1[1]),
    .I1(main_basesoc_tx_data[2]),
    .I2(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_data_rs232phytx_next_value2_1_s0.INIT=8'hCA;
  LUT3 main_basesoc_tx_data_rs232phytx_next_value2_0_s0 (
    .F(main_basesoc_tx_data_rs232phytx_next_value2[0]),
    .I0(storage_dat1[0]),
    .I1(main_basesoc_tx_data[1]),
    .I2(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_data_rs232phytx_next_value2_0_s0.INIT=8'hCA;
  LUT2 n1612_s0 (
    .F(n1612_3),
    .I0(main_basesoc_uart_tx_pending),
    .I1(main_basesoc_uart_enable_storage[0]) 
);
defparam n1612_s0.INIT=4'h8;
  LUT2 n1613_s0 (
    .F(n1613_3),
    .I0(main_basesoc_uart_rx_pending),
    .I1(main_basesoc_uart_enable_storage[1]) 
);
defparam n1613_s0.INIT=4'h8;
  LUT4 main_basesoc_uart_tx_fifo_syncfifo_re_s0 (
    .F(main_basesoc_uart_tx_fifo_syncfifo_re),
    .I0(main_basesoc_uart_tx_fifo_level0[4]),
    .I1(main_basesoc_uart_tx_fifo_syncfifo_re_4),
    .I2(n1425_4),
    .I3(main_basesoc_uart_tx_fifo_readable) 
);
defparam main_basesoc_uart_tx_fifo_syncfifo_re_s0.INIT=16'hB0BB;
  LUT2 main_basesoc_uart_tx_fifo_syncfifo_writable_s0 (
    .F(main_basesoc_uart_tx_fifo_syncfifo_writable),
    .I0(main_basesoc_uart_tx_fifo_level0[4]),
    .I1(main_basesoc_uart_tx_fifo_syncfifo_re_4) 
);
defparam main_basesoc_uart_tx_fifo_syncfifo_writable_s0.INIT=4'h7;
  LUT4 main_basesoc_uart_rx_fifo_syncfifo_re_s0 (
    .F(main_basesoc_uart_rx_fifo_syncfifo_re),
    .I0(main_basesoc_uart_rx_fifo_level0[4]),
    .I1(main_basesoc_uart_rx_fifo_syncfifo_re_4),
    .I2(main_basesoc_uart_rx_fifo_syncfifo_re_5),
    .I3(main_basesoc_uart_rx_fifo_readable) 
);
defparam main_basesoc_uart_rx_fifo_syncfifo_re_s0.INIT=16'hB0BB;
  LUT4 main_basesoc_uart_rx_fifo_wrport_we_s0 (
    .F(main_basesoc_uart_rx_fifo_wrport_we),
    .I0(main_basesoc_uart_rx_fifo_syncfifo_re_4),
    .I1(main_basesoc_uart_rx_fifo_level0[4]),
    .I2(n1500_4),
    .I3(builder_multiregimpl0_regs1) 
);
defparam main_basesoc_uart_rx_fifo_wrport_we_s0.INIT=16'h7000;
  LUT4 main_basesoc_timer_zero_trigger_s0 (
    .F(main_basesoc_timer_zero_trigger),
    .I0(main_basesoc_timer_value[28]),
    .I1(main_basesoc_timer_zero_trigger_4),
    .I2(main_basesoc_timer_zero_trigger_5),
    .I3(main_basesoc_timer_zero_trigger_6) 
);
defparam main_basesoc_timer_zero_trigger_s0.INIT=16'h4000;
  LUT2 main_gw5ddrphy_dqs_re_s0 (
    .F(main_gw5ddrphy_dqs_re),
    .I0(main_gw5ddrphy_rddata_en_tappeddelayline3),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline4) 
);
defparam main_gw5ddrphy_dqs_re_s0.INIT=4'hE;
  LUT3 main_basesoc_sdram_master_p0_address_14_s0 (
    .F(main_basesoc_sdram_master_p0_address[14]),
    .I0(main_basesoc_sdram_dfi_p0_address[14]),
    .I1(main_basesoc_sdram_phaseinjector0_address_storage[14]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p0_address_14_s0.INIT=8'hAC;
  LUT3 main_basesoc_sdram_master_p0_address_13_s0 (
    .F(main_basesoc_sdram_master_p0_address[13]),
    .I0(main_basesoc_sdram_phaseinjector0_address_storage[13]),
    .I1(main_basesoc_sdram_dfi_p0_address[13]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p0_address_13_s0.INIT=8'hCA;
  LUT3 main_basesoc_sdram_master_p0_address_12_s0 (
    .F(main_basesoc_sdram_master_p0_address[12]),
    .I0(main_basesoc_sdram_phaseinjector0_address_storage[12]),
    .I1(main_basesoc_sdram_dfi_p0_address[12]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p0_address_12_s0.INIT=8'hCA;
  LUT3 main_basesoc_sdram_master_p0_address_11_s0 (
    .F(main_basesoc_sdram_master_p0_address[11]),
    .I0(main_basesoc_sdram_phaseinjector0_address_storage[11]),
    .I1(main_basesoc_sdram_dfi_p0_address[11]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p0_address_11_s0.INIT=8'hCA;
  LUT3 main_basesoc_sdram_master_p0_address_10_s0 (
    .F(main_basesoc_sdram_master_p0_address[10]),
    .I0(main_basesoc_sdram_phaseinjector0_address_storage[10]),
    .I1(main_basesoc_sdram_dfi_p0_address[10]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p0_address_10_s0.INIT=8'hCA;
  LUT3 main_basesoc_sdram_master_p0_address_9_s0 (
    .F(main_basesoc_sdram_master_p0_address[9]),
    .I0(main_basesoc_sdram_phaseinjector0_address_storage[9]),
    .I1(main_basesoc_sdram_dfi_p0_address[9]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p0_address_9_s0.INIT=8'hCA;
  LUT3 main_basesoc_sdram_master_p0_address_8_s0 (
    .F(main_basesoc_sdram_master_p0_address[8]),
    .I0(main_basesoc_sdram_phaseinjector0_address_storage[8]),
    .I1(main_basesoc_sdram_dfi_p0_address[8]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p0_address_8_s0.INIT=8'hCA;
  LUT3 main_basesoc_sdram_master_p0_address_7_s0 (
    .F(main_basesoc_sdram_master_p0_address[7]),
    .I0(main_basesoc_sdram_phaseinjector0_address_storage[7]),
    .I1(main_basesoc_sdram_dfi_p0_address[7]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p0_address_7_s0.INIT=8'hCA;
  LUT3 main_basesoc_sdram_master_p0_address_6_s0 (
    .F(main_basesoc_sdram_master_p0_address[6]),
    .I0(main_basesoc_sdram_phaseinjector0_address_storage[6]),
    .I1(main_basesoc_sdram_dfi_p0_address[6]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p0_address_6_s0.INIT=8'hCA;
  LUT3 main_basesoc_sdram_master_p0_address_5_s0 (
    .F(main_basesoc_sdram_master_p0_address[5]),
    .I0(main_basesoc_sdram_phaseinjector0_address_storage[5]),
    .I1(main_basesoc_sdram_dfi_p0_address[5]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p0_address_5_s0.INIT=8'hCA;
  LUT3 main_basesoc_sdram_master_p0_address_4_s0 (
    .F(main_basesoc_sdram_master_p0_address[4]),
    .I0(main_basesoc_sdram_phaseinjector0_address_storage[4]),
    .I1(main_basesoc_sdram_dfi_p0_address[4]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p0_address_4_s0.INIT=8'hCA;
  LUT3 main_basesoc_sdram_master_p0_address_3_s0 (
    .F(main_basesoc_sdram_master_p0_address[3]),
    .I0(main_basesoc_sdram_phaseinjector0_address_storage[3]),
    .I1(main_basesoc_sdram_dfi_p0_address[3]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p0_address_3_s0.INIT=8'hCA;
  LUT3 main_basesoc_sdram_master_p0_address_2_s0 (
    .F(main_basesoc_sdram_master_p0_address[2]),
    .I0(main_basesoc_sdram_phaseinjector0_address_storage[2]),
    .I1(main_basesoc_sdram_dfi_p0_address[2]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p0_address_2_s0.INIT=8'hCA;
  LUT3 main_basesoc_sdram_master_p0_address_1_s0 (
    .F(main_basesoc_sdram_master_p0_address[1]),
    .I0(main_basesoc_sdram_phaseinjector0_address_storage[1]),
    .I1(main_basesoc_sdram_dfi_p0_address[1]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p0_address_1_s0.INIT=8'hCA;
  LUT3 main_basesoc_sdram_master_p0_address_0_s0 (
    .F(main_basesoc_sdram_master_p0_address[0]),
    .I0(main_basesoc_sdram_phaseinjector0_address_storage[0]),
    .I1(main_basesoc_sdram_dfi_p0_address[0]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p0_address_0_s0.INIT=8'hCA;
  LUT3 main_basesoc_sdram_master_p0_bank_2_s0 (
    .F(main_basesoc_sdram_master_p0_bank[2]),
    .I0(main_basesoc_sdram_phaseinjector0_baddress_storage[2]),
    .I1(main_basesoc_sdram_dfi_p0_bank[2]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p0_bank_2_s0.INIT=8'hCA;
  LUT3 main_basesoc_sdram_master_p0_bank_1_s0 (
    .F(main_basesoc_sdram_master_p0_bank[1]),
    .I0(main_basesoc_sdram_phaseinjector0_baddress_storage[1]),
    .I1(main_basesoc_sdram_dfi_p0_bank[1]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p0_bank_1_s0.INIT=8'hCA;
  LUT3 main_basesoc_sdram_master_p0_bank_0_s0 (
    .F(main_basesoc_sdram_master_p0_bank[0]),
    .I0(main_basesoc_sdram_phaseinjector0_baddress_storage[0]),
    .I1(main_basesoc_sdram_dfi_p0_bank[0]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p0_bank_0_s0.INIT=8'hCA;
  LUT4 main_basesoc_sdram_master_p0_cas_n_s0 (
    .F(main_basesoc_sdram_master_p0_cas_n),
    .I0(main_basesoc_sdram_phaseinjector0_command_storage[2]),
    .I1(main_basesoc_sdram_master_p0_cas_n_4),
    .I2(main_basesoc_sdram_dfi_p0_cas_n),
    .I3(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p0_cas_n_s0.INIT=16'hF077;
  LUT4 main_basesoc_sdram_master_p0_cs_n_s0 (
    .F(main_basesoc_sdram_master_p0_cs_n),
    .I0(main_basesoc_sdram_master_p0_cs_n_4),
    .I1(main_basesoc_sdram_master_p0_cas_n_4),
    .I2(main_basesoc_sdram_dfi_p1_cs_n),
    .I3(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p0_cs_n_s0.INIT=16'hF0BB;
  LUT4 main_basesoc_sdram_master_p0_ras_n_s0 (
    .F(main_basesoc_sdram_master_p0_ras_n),
    .I0(main_basesoc_sdram_phaseinjector0_command_storage[3]),
    .I1(main_basesoc_sdram_master_p0_cas_n_4),
    .I2(main_basesoc_sdram_dfi_p0_ras_n),
    .I3(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p0_ras_n_s0.INIT=16'hF077;
  LUT4 main_basesoc_sdram_master_p0_we_n_s0 (
    .F(main_basesoc_sdram_master_p0_we_n),
    .I0(main_basesoc_sdram_phaseinjector0_command_storage[1]),
    .I1(main_basesoc_sdram_master_p0_cas_n_4),
    .I2(main_basesoc_sdram_dfi_p0_we_n),
    .I3(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p0_we_n_s0.INIT=16'hF077;
  LUT3 main_basesoc_sdram_master_p1_address_14_s0 (
    .F(main_basesoc_sdram_master_p1_address[14]),
    .I0(main_basesoc_sdram_phaseinjector1_address_storage[14]),
    .I1(main_basesoc_sdram_dfi_p1_address[14]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_address_14_s0.INIT=8'hCA;
  LUT3 main_basesoc_sdram_master_p1_address_13_s0 (
    .F(main_basesoc_sdram_master_p1_address[13]),
    .I0(main_basesoc_sdram_phaseinjector1_address_storage[13]),
    .I1(main_basesoc_sdram_dfi_p1_address[13]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_address_13_s0.INIT=8'hCA;
  LUT3 main_basesoc_sdram_master_p1_address_12_s0 (
    .F(main_basesoc_sdram_master_p1_address[12]),
    .I0(main_basesoc_sdram_phaseinjector1_address_storage[12]),
    .I1(main_basesoc_sdram_dfi_p1_address[12]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_address_12_s0.INIT=8'hCA;
  LUT3 main_basesoc_sdram_master_p1_address_11_s0 (
    .F(main_basesoc_sdram_master_p1_address[11]),
    .I0(main_basesoc_sdram_phaseinjector1_address_storage[11]),
    .I1(main_basesoc_sdram_dfi_p1_address[11]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_address_11_s0.INIT=8'hCA;
  LUT3 main_basesoc_sdram_master_p1_address_10_s0 (
    .F(main_basesoc_sdram_master_p1_address[10]),
    .I0(main_basesoc_sdram_phaseinjector1_address_storage[10]),
    .I1(main_basesoc_sdram_dfi_p1_address[10]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_address_10_s0.INIT=8'hCA;
  LUT3 main_basesoc_sdram_master_p1_address_9_s0 (
    .F(main_basesoc_sdram_master_p1_address[9]),
    .I0(main_basesoc_sdram_phaseinjector1_address_storage[9]),
    .I1(main_basesoc_sdram_dfi_p1_address[9]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_address_9_s0.INIT=8'hCA;
  LUT3 main_basesoc_sdram_master_p1_address_8_s0 (
    .F(main_basesoc_sdram_master_p1_address[8]),
    .I0(main_basesoc_sdram_phaseinjector1_address_storage[8]),
    .I1(main_basesoc_sdram_dfi_p1_address[8]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_address_8_s0.INIT=8'hCA;
  LUT3 main_basesoc_sdram_master_p1_address_7_s0 (
    .F(main_basesoc_sdram_master_p1_address[7]),
    .I0(main_basesoc_sdram_phaseinjector1_address_storage[7]),
    .I1(main_basesoc_sdram_dfi_p1_address[7]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_address_7_s0.INIT=8'hCA;
  LUT3 main_basesoc_sdram_master_p1_address_6_s0 (
    .F(main_basesoc_sdram_master_p1_address[6]),
    .I0(main_basesoc_sdram_phaseinjector1_address_storage[6]),
    .I1(main_basesoc_sdram_dfi_p1_address[6]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_address_6_s0.INIT=8'hCA;
  LUT3 main_basesoc_sdram_master_p1_address_5_s0 (
    .F(main_basesoc_sdram_master_p1_address[5]),
    .I0(main_basesoc_sdram_phaseinjector1_address_storage[5]),
    .I1(main_basesoc_sdram_dfi_p1_address[5]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_address_5_s0.INIT=8'hCA;
  LUT3 main_basesoc_sdram_master_p1_address_4_s0 (
    .F(main_basesoc_sdram_master_p1_address[4]),
    .I0(main_basesoc_sdram_phaseinjector1_address_storage[4]),
    .I1(main_basesoc_sdram_dfi_p1_address[4]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_address_4_s0.INIT=8'hCA;
  LUT3 main_basesoc_sdram_master_p1_address_3_s0 (
    .F(main_basesoc_sdram_master_p1_address[3]),
    .I0(main_basesoc_sdram_phaseinjector1_address_storage[3]),
    .I1(main_basesoc_sdram_dfi_p1_address[3]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_address_3_s0.INIT=8'hCA;
  LUT3 main_basesoc_sdram_master_p1_address_2_s0 (
    .F(main_basesoc_sdram_master_p1_address[2]),
    .I0(main_basesoc_sdram_phaseinjector1_address_storage[2]),
    .I1(main_basesoc_sdram_dfi_p1_address[2]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_address_2_s0.INIT=8'hCA;
  LUT3 main_basesoc_sdram_master_p1_address_1_s0 (
    .F(main_basesoc_sdram_master_p1_address[1]),
    .I0(main_basesoc_sdram_phaseinjector1_address_storage[1]),
    .I1(main_basesoc_sdram_dfi_p1_address[1]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_address_1_s0.INIT=8'hCA;
  LUT3 main_basesoc_sdram_master_p1_address_0_s0 (
    .F(main_basesoc_sdram_master_p1_address[0]),
    .I0(main_basesoc_sdram_phaseinjector1_address_storage[0]),
    .I1(main_basesoc_sdram_dfi_p1_address[0]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_address_0_s0.INIT=8'hCA;
  LUT3 main_basesoc_sdram_master_p1_bank_2_s0 (
    .F(main_basesoc_sdram_master_p1_bank[2]),
    .I0(main_basesoc_sdram_phaseinjector1_baddress_storage[2]),
    .I1(main_basesoc_sdram_dfi_p1_bank[2]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_bank_2_s0.INIT=8'hCA;
  LUT3 main_basesoc_sdram_master_p1_bank_1_s0 (
    .F(main_basesoc_sdram_master_p1_bank[1]),
    .I0(main_basesoc_sdram_phaseinjector1_baddress_storage[1]),
    .I1(main_basesoc_sdram_dfi_p1_bank[1]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_bank_1_s0.INIT=8'hCA;
  LUT3 main_basesoc_sdram_master_p1_bank_0_s0 (
    .F(main_basesoc_sdram_master_p1_bank[0]),
    .I0(main_basesoc_sdram_phaseinjector1_baddress_storage[0]),
    .I1(main_basesoc_sdram_dfi_p1_bank[0]),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_bank_0_s0.INIT=8'hCA;
  LUT4 main_basesoc_sdram_master_p1_cas_n_s0 (
    .F(main_basesoc_sdram_master_p1_cas_n),
    .I0(main_basesoc_sdram_phaseinjector1_command_storage[2]),
    .I1(main_basesoc_sdram_master_p1_cas_n_4),
    .I2(main_basesoc_sdram_dfi_p1_cas_n),
    .I3(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_cas_n_s0.INIT=16'hF077;
  LUT4 main_basesoc_sdram_master_p1_cs_n_s0 (
    .F(main_basesoc_sdram_master_p1_cs_n),
    .I0(main_basesoc_sdram_master_p1_cs_n_4),
    .I1(main_basesoc_sdram_master_p1_cas_n_4),
    .I2(main_basesoc_sdram_dfi_p1_cs_n),
    .I3(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_cs_n_s0.INIT=16'hF0BB;
  LUT4 main_basesoc_sdram_master_p1_ras_n_s0 (
    .F(main_basesoc_sdram_master_p1_ras_n),
    .I0(main_basesoc_sdram_phaseinjector1_command_storage[3]),
    .I1(main_basesoc_sdram_master_p1_cas_n_4),
    .I2(main_basesoc_sdram_dfi_p1_ras_n),
    .I3(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_ras_n_s0.INIT=16'hF077;
  LUT4 main_basesoc_sdram_master_p1_we_n_s0 (
    .F(main_basesoc_sdram_master_p1_we_n),
    .I0(main_basesoc_sdram_phaseinjector1_command_storage[1]),
    .I1(main_basesoc_sdram_master_p1_cas_n_4),
    .I2(main_basesoc_sdram_dfi_p1_we_n),
    .I3(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_we_n_s0.INIT=16'hF077;
  LUT4 main_basesoc_sdram_master_p1_wrdata_127_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[127]),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_127_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[127]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_127_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_126_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[126]),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_126_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[126]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_126_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_125_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[125]),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_125_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[125]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_125_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_124_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[124]),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_124_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[124]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_124_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_123_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[123]),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_123_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[123]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_123_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_122_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[122]),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_122_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[122]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_122_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_121_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[121]),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_121_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[121]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_121_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_120_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[120]),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_120_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[120]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_120_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_119_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[119]),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_119_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[119]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_119_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_118_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[118]),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_118_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[118]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_118_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_117_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[117]),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_117_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[117]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_117_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_116_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[116]),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_116_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[116]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_116_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_115_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[115]),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_115_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[115]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_115_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_114_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[114]),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_114_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[114]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_114_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_113_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[113]),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_113_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[113]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_113_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_112_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[112]),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_112_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[112]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_112_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_111_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[111]),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_111_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[111]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_111_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_110_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[110]),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_110_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[110]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_110_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_109_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[109]),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_109_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[109]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_109_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_108_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[108]),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_108_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[108]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_108_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_107_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[107]),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_107_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[107]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_107_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_106_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[106]),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_106_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[106]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_106_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_105_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[105]),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_105_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[105]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_105_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_104_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[104]),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_104_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[104]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_104_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_103_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[103]),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_103_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[103]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_103_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_102_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[102]),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_102_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[102]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_102_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_101_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[101]),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_101_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[101]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_101_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_100_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[100]),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_100_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[100]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_100_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_99_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[99]),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_99_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[99]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_99_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_98_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[98]),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_98_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[98]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_98_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_97_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[97]),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_97_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[97]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_97_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_96_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[96]),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_96_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[96]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_96_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_95_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[95]),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_5),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[95]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_95_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_94_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[94]),
    .I0(main_basesoc_sdram_master_p1_wrdata_126_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[94]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_94_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_93_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[93]),
    .I0(main_basesoc_sdram_master_p1_wrdata_125_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[93]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_93_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_92_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[92]),
    .I0(main_basesoc_sdram_master_p1_wrdata_124_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[92]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_92_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_91_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[91]),
    .I0(main_basesoc_sdram_master_p1_wrdata_123_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[91]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_91_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_90_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[90]),
    .I0(main_basesoc_sdram_master_p1_wrdata_122_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[90]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_90_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_89_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[89]),
    .I0(main_basesoc_sdram_master_p1_wrdata_121_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[89]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_89_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_88_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[88]),
    .I0(main_basesoc_sdram_master_p1_wrdata_120_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[88]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_88_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_87_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[87]),
    .I0(main_basesoc_sdram_master_p1_wrdata_119_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[87]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_87_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_86_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[86]),
    .I0(main_basesoc_sdram_master_p1_wrdata_118_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[86]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_86_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_85_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[85]),
    .I0(main_basesoc_sdram_master_p1_wrdata_117_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[85]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_85_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_84_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[84]),
    .I0(main_basesoc_sdram_master_p1_wrdata_116_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[84]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_84_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_83_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[83]),
    .I0(main_basesoc_sdram_master_p1_wrdata_115_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[83]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_83_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_82_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[82]),
    .I0(main_basesoc_sdram_master_p1_wrdata_114_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[82]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_82_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_81_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[81]),
    .I0(main_basesoc_sdram_master_p1_wrdata_113_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[81]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_81_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_80_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[80]),
    .I0(main_basesoc_sdram_master_p1_wrdata_112_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[80]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_80_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_79_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[79]),
    .I0(main_basesoc_sdram_master_p1_wrdata_111_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[79]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_79_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_78_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[78]),
    .I0(main_basesoc_sdram_master_p1_wrdata_110_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[78]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_78_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_77_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[77]),
    .I0(main_basesoc_sdram_master_p1_wrdata_109_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[77]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_77_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_76_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[76]),
    .I0(main_basesoc_sdram_master_p1_wrdata_108_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[76]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_76_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_75_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[75]),
    .I0(main_basesoc_sdram_master_p1_wrdata_107_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[75]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_75_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_74_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[74]),
    .I0(main_basesoc_sdram_master_p1_wrdata_106_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[74]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_74_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_73_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[73]),
    .I0(main_basesoc_sdram_master_p1_wrdata_105_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[73]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_73_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_72_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[72]),
    .I0(main_basesoc_sdram_master_p1_wrdata_104_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[72]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_72_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_71_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[71]),
    .I0(main_basesoc_sdram_master_p1_wrdata_103_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[71]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_71_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_70_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[70]),
    .I0(main_basesoc_sdram_master_p1_wrdata_102_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[70]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_70_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_69_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[69]),
    .I0(main_basesoc_sdram_master_p1_wrdata_101_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[69]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_69_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_68_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[68]),
    .I0(main_basesoc_sdram_master_p1_wrdata_100_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[68]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_68_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_67_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[67]),
    .I0(main_basesoc_sdram_master_p1_wrdata_99_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[67]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_67_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_66_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[66]),
    .I0(main_basesoc_sdram_master_p1_wrdata_98_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[66]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_66_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_65_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[65]),
    .I0(main_basesoc_sdram_master_p1_wrdata_97_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[65]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_65_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_64_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[64]),
    .I0(main_basesoc_sdram_master_p1_wrdata_96_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[64]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_64_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_63_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[63]),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_5),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[63]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_63_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_62_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[62]),
    .I0(main_basesoc_sdram_master_p1_wrdata_126_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[62]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_62_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_61_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[61]),
    .I0(main_basesoc_sdram_master_p1_wrdata_125_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[61]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_61_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_60_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[60]),
    .I0(main_basesoc_sdram_master_p1_wrdata_124_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[60]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_60_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_59_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[59]),
    .I0(main_basesoc_sdram_master_p1_wrdata_123_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[59]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_59_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_58_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[58]),
    .I0(main_basesoc_sdram_master_p1_wrdata_122_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[58]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_58_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_57_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[57]),
    .I0(main_basesoc_sdram_master_p1_wrdata_121_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[57]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_57_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_56_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[56]),
    .I0(main_basesoc_sdram_master_p1_wrdata_120_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[56]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_56_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_55_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[55]),
    .I0(main_basesoc_sdram_master_p1_wrdata_119_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[55]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_55_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_54_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[54]),
    .I0(main_basesoc_sdram_master_p1_wrdata_118_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[54]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_54_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_53_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[53]),
    .I0(main_basesoc_sdram_master_p1_wrdata_117_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[53]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_53_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_52_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[52]),
    .I0(main_basesoc_sdram_master_p1_wrdata_116_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[52]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_52_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_51_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[51]),
    .I0(main_basesoc_sdram_master_p1_wrdata_115_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[51]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_51_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_50_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[50]),
    .I0(main_basesoc_sdram_master_p1_wrdata_114_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[50]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_50_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_49_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[49]),
    .I0(main_basesoc_sdram_master_p1_wrdata_113_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[49]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_49_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_48_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[48]),
    .I0(main_basesoc_sdram_master_p1_wrdata_112_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[48]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_48_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_47_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[47]),
    .I0(main_basesoc_sdram_master_p1_wrdata_111_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[47]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_47_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_46_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[46]),
    .I0(main_basesoc_sdram_master_p1_wrdata_110_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[46]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_46_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_45_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[45]),
    .I0(main_basesoc_sdram_master_p1_wrdata_109_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[45]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_45_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_44_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[44]),
    .I0(main_basesoc_sdram_master_p1_wrdata_108_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[44]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_44_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_43_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[43]),
    .I0(main_basesoc_sdram_master_p1_wrdata_107_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[43]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_43_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_42_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[42]),
    .I0(main_basesoc_sdram_master_p1_wrdata_106_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[42]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_42_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_41_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[41]),
    .I0(main_basesoc_sdram_master_p1_wrdata_105_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[41]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_41_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_40_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[40]),
    .I0(main_basesoc_sdram_master_p1_wrdata_104_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[40]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_40_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_39_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[39]),
    .I0(main_basesoc_sdram_master_p1_wrdata_103_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[39]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_39_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_38_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[38]),
    .I0(main_basesoc_sdram_master_p1_wrdata_102_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[38]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_38_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_37_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[37]),
    .I0(main_basesoc_sdram_master_p1_wrdata_101_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[37]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_37_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_36_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[36]),
    .I0(main_basesoc_sdram_master_p1_wrdata_100_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[36]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_36_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_35_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[35]),
    .I0(main_basesoc_sdram_master_p1_wrdata_99_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[35]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_35_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_34_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[34]),
    .I0(main_basesoc_sdram_master_p1_wrdata_98_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[34]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_34_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_33_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[33]),
    .I0(main_basesoc_sdram_master_p1_wrdata_97_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[33]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_33_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_32_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[32]),
    .I0(main_basesoc_sdram_master_p1_wrdata_96_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[32]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_32_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_31_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[31]),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_5),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[31]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_31_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_30_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[30]),
    .I0(main_basesoc_sdram_master_p1_wrdata_126_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[30]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_30_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_29_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[29]),
    .I0(main_basesoc_sdram_master_p1_wrdata_125_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[29]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_29_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_28_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[28]),
    .I0(main_basesoc_sdram_master_p1_wrdata_124_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[28]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_28_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_27_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[27]),
    .I0(main_basesoc_sdram_master_p1_wrdata_123_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[27]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_27_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_26_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[26]),
    .I0(main_basesoc_sdram_master_p1_wrdata_122_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[26]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_26_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_25_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[25]),
    .I0(main_basesoc_sdram_master_p1_wrdata_121_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[25]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_25_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_24_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[24]),
    .I0(main_basesoc_sdram_master_p1_wrdata_120_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[24]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_24_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_23_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[23]),
    .I0(main_basesoc_sdram_master_p1_wrdata_119_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[23]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_23_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_22_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[22]),
    .I0(main_basesoc_sdram_master_p1_wrdata_118_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[22]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_22_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_21_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[21]),
    .I0(main_basesoc_sdram_master_p1_wrdata_117_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[21]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_21_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_20_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[20]),
    .I0(main_basesoc_sdram_master_p1_wrdata_116_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[20]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_20_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_19_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[19]),
    .I0(main_basesoc_sdram_master_p1_wrdata_115_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[19]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_19_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_18_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[18]),
    .I0(main_basesoc_sdram_master_p1_wrdata_114_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[18]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_18_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_17_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[17]),
    .I0(main_basesoc_sdram_master_p1_wrdata_113_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[17]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_17_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_16_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[16]),
    .I0(main_basesoc_sdram_master_p1_wrdata_112_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[16]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_16_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_15_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[15]),
    .I0(main_basesoc_sdram_master_p1_wrdata_111_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[15]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_15_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_14_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[14]),
    .I0(main_basesoc_sdram_master_p1_wrdata_110_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[14]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_14_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_13_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[13]),
    .I0(main_basesoc_sdram_master_p1_wrdata_109_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[13]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_13_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_12_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[12]),
    .I0(main_basesoc_sdram_master_p1_wrdata_108_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[12]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_12_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_11_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[11]),
    .I0(main_basesoc_sdram_master_p1_wrdata_107_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[11]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_11_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_10_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[10]),
    .I0(main_basesoc_sdram_master_p1_wrdata_106_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[10]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_10_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_9_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[9]),
    .I0(main_basesoc_sdram_master_p1_wrdata_105_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[9]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_9_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_8_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[8]),
    .I0(main_basesoc_sdram_master_p1_wrdata_104_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[8]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_8_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_7_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[7]),
    .I0(main_basesoc_sdram_master_p1_wrdata_103_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[7]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_7_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_6_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[6]),
    .I0(main_basesoc_sdram_master_p1_wrdata_102_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[6]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_6_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_5_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[5]),
    .I0(main_basesoc_sdram_master_p1_wrdata_101_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[5]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_5_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_4_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[4]),
    .I0(main_basesoc_sdram_master_p1_wrdata_100_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[4]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_4_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_3_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[3]),
    .I0(main_basesoc_sdram_master_p1_wrdata_99_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[3]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_3_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_2_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[2]),
    .I0(main_basesoc_sdram_master_p1_wrdata_98_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[2]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_2_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_1_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[1]),
    .I0(main_basesoc_sdram_master_p1_wrdata_97_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[1]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_1_s0.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_master_p1_wrdata_0_s0 (
    .F(main_basesoc_sdram_master_p1_wrdata[0]),
    .I0(main_basesoc_sdram_master_p1_wrdata_96_4),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector1_wrdata_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_0_s0.INIT=16'h8F88;
  LUT4 n5706_s0 (
    .F(n5706_3),
    .I0(n5706_7),
    .I1(main_basesoc_sdram_zqcs_executer_done),
    .I2(builder_refresher_state[0]),
    .I3(n5706_5) 
);
defparam n5706_s0.INIT=16'hA0CF;
  LUT4 n30541_s1 (
    .F(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel),
    .I0(builder_bankmachine2_state[2]),
    .I1(main_basesoc_sdram_bankmachine2_trccon_ready),
    .I2(builder_bankmachine2_state[1]),
    .I3(builder_bankmachine2_state[0]) 
);
defparam n30541_s1.INIT=16'h4000;
  LUT4 main_basesoc_sdram_bankmachine0_syncfifo0_readable_s0 (
    .F(main_basesoc_sdram_bankmachine0_syncfifo0_readable),
    .I0(main_basesoc_sdram_bankmachine0_level[0]),
    .I1(main_basesoc_sdram_bankmachine0_level[1]),
    .I2(main_basesoc_sdram_bankmachine0_level[2]),
    .I3(main_basesoc_sdram_bankmachine0_level[3]) 
);
defparam main_basesoc_sdram_bankmachine0_syncfifo0_readable_s0.INIT=16'hFFFE;
  LUT3 main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_s1 (
    .F(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready),
    .I0(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_5),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_12),
    .I2(main_basesoc_sdram_bankmachine0_pipe_valid_source_valid) 
);
defparam main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_s1.INIT=8'h4F;
  LUT4 main_basesoc_sdram_bankmachine1_syncfifo1_readable_s0 (
    .F(main_basesoc_sdram_bankmachine1_syncfifo1_readable),
    .I0(main_basesoc_sdram_bankmachine1_level[0]),
    .I1(main_basesoc_sdram_bankmachine1_level[1]),
    .I2(main_basesoc_sdram_bankmachine1_level[2]),
    .I3(main_basesoc_sdram_bankmachine1_level[3]) 
);
defparam main_basesoc_sdram_bankmachine1_syncfifo1_readable_s0.INIT=16'hFFFE;
  LUT4 main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s1 (
    .F(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_6),
    .I2(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_24),
    .I3(main_basesoc_sdram_bankmachine1_pipe_valid_source_valid) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s1.INIT=16'h40FF;
  LUT4 main_basesoc_sdram_bankmachine2_syncfifo2_readable_s0 (
    .F(main_basesoc_sdram_bankmachine2_syncfifo2_readable),
    .I0(main_basesoc_sdram_bankmachine2_level[0]),
    .I1(main_basesoc_sdram_bankmachine2_level[1]),
    .I2(main_basesoc_sdram_bankmachine2_level[2]),
    .I3(main_basesoc_sdram_bankmachine2_level[3]) 
);
defparam main_basesoc_sdram_bankmachine2_syncfifo2_readable_s0.INIT=16'hFFFE;
  LUT3 main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_s1 (
    .F(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready),
    .I0(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_5),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_6),
    .I2(main_basesoc_sdram_bankmachine2_pipe_valid_source_valid) 
);
defparam main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_s1.INIT=8'h8F;
  LUT4 main_basesoc_sdram_bankmachine3_syncfifo3_readable_s0 (
    .F(main_basesoc_sdram_bankmachine3_syncfifo3_readable),
    .I0(main_basesoc_sdram_bankmachine3_level[0]),
    .I1(main_basesoc_sdram_bankmachine3_level[1]),
    .I2(main_basesoc_sdram_bankmachine3_level[2]),
    .I3(main_basesoc_sdram_bankmachine3_level[3]) 
);
defparam main_basesoc_sdram_bankmachine3_syncfifo3_readable_s0.INIT=16'hFFFE;
  LUT2 main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready_s1 (
    .F(main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready),
    .I0(main_basesoc_sdram_bankmachine3_do_read_4),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_valid) 
);
defparam main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready_s1.INIT=4'hB;
  LUT4 main_basesoc_sdram_bankmachine4_syncfifo4_readable_s0 (
    .F(main_basesoc_sdram_bankmachine4_syncfifo4_readable),
    .I0(main_basesoc_sdram_bankmachine4_level[0]),
    .I1(main_basesoc_sdram_bankmachine4_level[1]),
    .I2(main_basesoc_sdram_bankmachine4_level[2]),
    .I3(main_basesoc_sdram_bankmachine4_level[3]) 
);
defparam main_basesoc_sdram_bankmachine4_syncfifo4_readable_s0.INIT=16'hFFFE;
  LUT4 main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_s1 (
    .F(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready),
    .I0(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_13),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_17),
    .I2(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_15),
    .I3(main_basesoc_sdram_bankmachine4_pipe_valid_source_valid) 
);
defparam main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_s1.INIT=16'h40FF;
  LUT4 n30508_s1 (
    .F(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel),
    .I0(builder_bankmachine1_state[2]),
    .I1(main_basesoc_sdram_bankmachine1_trccon_ready),
    .I2(builder_bankmachine1_state[1]),
    .I3(builder_bankmachine1_state[0]) 
);
defparam n30508_s1.INIT=16'h4000;
  LUT4 main_basesoc_sdram_bankmachine5_syncfifo5_readable_s0 (
    .F(main_basesoc_sdram_bankmachine5_syncfifo5_readable),
    .I0(main_basesoc_sdram_bankmachine5_level[0]),
    .I1(main_basesoc_sdram_bankmachine5_level[1]),
    .I2(main_basesoc_sdram_bankmachine5_level[2]),
    .I3(main_basesoc_sdram_bankmachine5_level[3]) 
);
defparam main_basesoc_sdram_bankmachine5_syncfifo5_readable_s0.INIT=16'hFFFE;
  LUT4 main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_s1 (
    .F(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready),
    .I0(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_17),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_13),
    .I2(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_6),
    .I3(main_basesoc_sdram_bankmachine5_pipe_valid_source_valid) 
);
defparam main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_s1.INIT=16'h80FF;
  LUT4 main_basesoc_sdram_bankmachine6_syncfifo6_readable_s0 (
    .F(main_basesoc_sdram_bankmachine6_syncfifo6_readable),
    .I0(main_basesoc_sdram_bankmachine6_level[0]),
    .I1(main_basesoc_sdram_bankmachine6_level[1]),
    .I2(main_basesoc_sdram_bankmachine6_level[2]),
    .I3(main_basesoc_sdram_bankmachine6_level[3]) 
);
defparam main_basesoc_sdram_bankmachine6_syncfifo6_readable_s0.INIT=16'hFFFE;
  LUT4 main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_s1 (
    .F(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready),
    .I0(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_5),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_5),
    .I2(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_6),
    .I3(main_basesoc_sdram_bankmachine6_pipe_valid_source_valid) 
);
defparam main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_s1.INIT=16'h40FF;
  LUT4 main_basesoc_sdram_bankmachine7_syncfifo7_readable_s0 (
    .F(main_basesoc_sdram_bankmachine7_syncfifo7_readable),
    .I0(main_basesoc_sdram_bankmachine7_level[0]),
    .I1(main_basesoc_sdram_bankmachine7_level[1]),
    .I2(main_basesoc_sdram_bankmachine7_level[2]),
    .I3(main_basesoc_sdram_bankmachine7_level[3]) 
);
defparam main_basesoc_sdram_bankmachine7_syncfifo7_readable_s0.INIT=16'hFFFE;
  LUT4 main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_s1 (
    .F(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready),
    .I0(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_5),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_17),
    .I2(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_11),
    .I3(main_basesoc_sdram_bankmachine7_pipe_valid_source_valid) 
);
defparam main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_s1.INIT=16'h40FF;
  LUT3 main_basesoc_sdram_trrdcon_valid_s0 (
    .F(main_basesoc_sdram_trrdcon_valid),
    .I0(main_basesoc_sdram_trrdcon_valid_4),
    .I1(main_basesoc_sdram_trrdcon_valid_30),
    .I2(main_basesoc_sdram_trrdcon_valid_6) 
);
defparam main_basesoc_sdram_trrdcon_valid_s0.INIT=8'h40;
  LUT4 n30706_s1 (
    .F(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel),
    .I0(builder_bankmachine7_state[2]),
    .I1(main_basesoc_sdram_bankmachine7_trccon_ready),
    .I2(builder_bankmachine7_state[1]),
    .I3(builder_bankmachine7_state[0]) 
);
defparam n30706_s1.INIT=16'h4000;
  LUT4 n30673_s1 (
    .F(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel),
    .I0(builder_bankmachine6_state[2]),
    .I1(main_basesoc_sdram_bankmachine6_trccon_ready),
    .I2(builder_bankmachine6_state[1]),
    .I3(builder_bankmachine6_state[0]) 
);
defparam n30673_s1.INIT=16'h4000;
  LUT4 n30475_s1 (
    .F(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel),
    .I0(builder_bankmachine0_state[2]),
    .I1(main_basesoc_sdram_bankmachine0_trccon_ready),
    .I2(builder_bankmachine0_state[1]),
    .I3(builder_bankmachine0_state[0]) 
);
defparam n30475_s1.INIT=16'h4000;
  LUT4 main_basesoc_sdram_choose_req_ce_s0 (
    .F(main_basesoc_sdram_choose_req_ce),
    .I0(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_17),
    .I1(main_basesoc_sdram_choose_req_ce_4),
    .I2(main_basesoc_sdram_choose_req_ce_5),
    .I3(main_basesoc_sdram_choose_req_ce_6) 
);
defparam main_basesoc_sdram_choose_req_ce_s0.INIT=16'hFEFF;
  LUT4 n10160_s2 (
    .F(n10160_5),
    .I0(n10160_6),
    .I1(n10160_7),
    .I2(n10160_42),
    .I3(n10160_9) 
);
defparam n10160_s2.INIT=16'h4F00;
  LUT3 led_n5_d_s (
    .F(led_n5_d),
    .I0(main_storage[5]),
    .I1(main_chaser[5]),
    .I2(main_mode) 
);
defparam led_n5_d_s.INIT=8'hAC;
  LUT3 led_n4_d_s (
    .F(led_n4_d),
    .I0(main_chaser[4]),
    .I1(main_storage[4]),
    .I2(main_mode) 
);
defparam led_n4_d_s.INIT=8'hCA;
  LUT3 led_n3_d_s (
    .F(led_n3_d),
    .I0(main_chaser[3]),
    .I1(main_storage[3]),
    .I2(main_mode) 
);
defparam led_n3_d_s.INIT=8'hCA;
  LUT3 led_n2_d_s (
    .F(led_n2_d),
    .I0(main_chaser[2]),
    .I1(main_storage[2]),
    .I2(main_mode) 
);
defparam led_n2_d_s.INIT=8'hCA;
  LUT3 led_n1_d_s (
    .F(led_n1_d),
    .I0(main_chaser[1]),
    .I1(main_storage[1]),
    .I2(main_mode) 
);
defparam led_n1_d_s.INIT=8'hCA;
  LUT3 led_n0_d_s (
    .F(led_n0_d),
    .I0(main_chaser[0]),
    .I1(main_storage[0]),
    .I2(main_mode) 
);
defparam led_n0_d_s.INIT=8'hCA;
  LUT4 main_done_s0 (
    .F(main_done),
    .I0(main_count[0]),
    .I1(main_count[1]),
    .I2(main_done_4),
    .I3(main_done_5) 
);
defparam main_done_s0.INIT=16'h1000;
  LUT4 n30394_s0 (
    .F(n30394_3),
    .I0(main_gw5ddrphy_counter[5]),
    .I1(main_gw5ddrphy_counter[6]),
    .I2(n30394_4),
    .I3(main_crg_reset1) 
);
defparam n30394_s0.INIT=16'hFF40;
  LUT3 builder_csr_bankarray_sel_s1 (
    .F(builder_csr_bankarray_sel),
    .I0(builder_interface1_adr[9]),
    .I1(builder_interface1_adr[11]),
    .I2(builder_csr_bankarray_sel_5) 
);
defparam builder_csr_bankarray_sel_s1.INIT=8'h10;
  LUT3 builder_rhs_array_muxed0_27_s0 (
    .F(builder_rhs_array_muxed0[27]),
    .I0(lineLoader_address[29]),
    .I1(main_basesoc_dbus_adr[27]),
    .I2(builder_grant) 
);
defparam builder_rhs_array_muxed0_27_s0.INIT=8'hCA;
  LUT3 builder_rhs_array_muxed0_26_s0 (
    .F(builder_rhs_array_muxed0[26]),
    .I0(lineLoader_address[28]),
    .I1(main_basesoc_dbus_adr[26]),
    .I2(builder_grant) 
);
defparam builder_rhs_array_muxed0_26_s0.INIT=8'hCA;
  LUT3 builder_rhs_array_muxed0_25_s0 (
    .F(builder_rhs_array_muxed0[25]),
    .I0(lineLoader_address[27]),
    .I1(main_basesoc_dbus_adr[25]),
    .I2(builder_grant) 
);
defparam builder_rhs_array_muxed0_25_s0.INIT=8'hCA;
  LUT3 builder_rhs_array_muxed0_24_s0 (
    .F(builder_rhs_array_muxed0[24]),
    .I0(lineLoader_address[26]),
    .I1(main_basesoc_dbus_adr[24]),
    .I2(builder_grant) 
);
defparam builder_rhs_array_muxed0_24_s0.INIT=8'hCA;
  LUT3 builder_rhs_array_muxed0_23_s0 (
    .F(builder_rhs_array_muxed0[23]),
    .I0(lineLoader_address[25]),
    .I1(main_basesoc_dbus_adr[23]),
    .I2(builder_grant) 
);
defparam builder_rhs_array_muxed0_23_s0.INIT=8'hCA;
  LUT3 builder_rhs_array_muxed0_22_s0 (
    .F(builder_rhs_array_muxed0[22]),
    .I0(lineLoader_address[24]),
    .I1(main_basesoc_dbus_adr[22]),
    .I2(builder_grant) 
);
defparam builder_rhs_array_muxed0_22_s0.INIT=8'hCA;
  LUT3 builder_rhs_array_muxed0_21_s0 (
    .F(builder_rhs_array_muxed0[21]),
    .I0(lineLoader_address[23]),
    .I1(main_basesoc_dbus_adr[21]),
    .I2(builder_grant) 
);
defparam builder_rhs_array_muxed0_21_s0.INIT=8'hCA;
  LUT3 builder_rhs_array_muxed0_20_s0 (
    .F(builder_rhs_array_muxed0[20]),
    .I0(lineLoader_address[22]),
    .I1(main_basesoc_dbus_adr[20]),
    .I2(builder_grant) 
);
defparam builder_rhs_array_muxed0_20_s0.INIT=8'hCA;
  LUT3 builder_rhs_array_muxed0_19_s0 (
    .F(builder_rhs_array_muxed0[19]),
    .I0(lineLoader_address[21]),
    .I1(main_basesoc_dbus_adr[19]),
    .I2(builder_grant) 
);
defparam builder_rhs_array_muxed0_19_s0.INIT=8'hCA;
  LUT3 builder_rhs_array_muxed0_18_s0 (
    .F(builder_rhs_array_muxed0[18]),
    .I0(lineLoader_address[20]),
    .I1(main_basesoc_dbus_adr[18]),
    .I2(builder_grant) 
);
defparam builder_rhs_array_muxed0_18_s0.INIT=8'hCA;
  LUT3 builder_rhs_array_muxed0_17_s0 (
    .F(builder_rhs_array_muxed0[17]),
    .I0(lineLoader_address[19]),
    .I1(main_basesoc_dbus_adr[17]),
    .I2(builder_grant) 
);
defparam builder_rhs_array_muxed0_17_s0.INIT=8'hCA;
  LUT3 builder_rhs_array_muxed0_16_s0 (
    .F(builder_rhs_array_muxed0[16]),
    .I0(lineLoader_address[18]),
    .I1(main_basesoc_dbus_adr[16]),
    .I2(builder_grant) 
);
defparam builder_rhs_array_muxed0_16_s0.INIT=8'hCA;
  LUT3 builder_rhs_array_muxed0_15_s0 (
    .F(builder_rhs_array_muxed0[15]),
    .I0(lineLoader_address[17]),
    .I1(main_basesoc_dbus_adr[15]),
    .I2(builder_grant) 
);
defparam builder_rhs_array_muxed0_15_s0.INIT=8'hCA;
  LUT3 builder_rhs_array_muxed0_14_s0 (
    .F(builder_rhs_array_muxed0[14]),
    .I0(lineLoader_address[16]),
    .I1(main_basesoc_dbus_adr[14]),
    .I2(builder_grant) 
);
defparam builder_rhs_array_muxed0_14_s0.INIT=8'hCA;
  LUT3 builder_rhs_array_muxed0_13_s0 (
    .F(builder_rhs_array_muxed0[13]),
    .I0(lineLoader_address[15]),
    .I1(main_basesoc_dbus_adr[13]),
    .I2(builder_grant) 
);
defparam builder_rhs_array_muxed0_13_s0.INIT=8'hCA;
  LUT3 builder_rhs_array_muxed0_12_s1 (
    .F(builder_rhs_array_muxed0[12]),
    .I0(lineLoader_address[14]),
    .I1(main_basesoc_dbus_adr[12]),
    .I2(builder_grant) 
);
defparam builder_rhs_array_muxed0_12_s1.INIT=8'hCA;
  LUT3 builder_rhs_array_muxed0_11_s1 (
    .F(builder_rhs_array_muxed0[11]),
    .I0(lineLoader_address[13]),
    .I1(main_basesoc_dbus_adr[11]),
    .I2(builder_grant) 
);
defparam builder_rhs_array_muxed0_11_s1.INIT=8'hCA;
  LUT3 builder_rhs_array_muxed0_10_s13 (
    .F(builder_rhs_array_muxed0[10]),
    .I0(lineLoader_address[12]),
    .I1(main_basesoc_dbus_adr[10]),
    .I2(builder_grant) 
);
defparam builder_rhs_array_muxed0_10_s13.INIT=8'hCA;
  LUT3 builder_rhs_array_muxed0_9_s13 (
    .F(builder_rhs_array_muxed0[9]),
    .I0(lineLoader_address[11]),
    .I1(main_basesoc_dbus_adr[9]),
    .I2(builder_grant) 
);
defparam builder_rhs_array_muxed0_9_s13.INIT=8'hCA;
  LUT3 builder_rhs_array_muxed0_8_s13 (
    .F(builder_rhs_array_muxed0[8]),
    .I0(lineLoader_address[10]),
    .I1(main_basesoc_dbus_adr[8]),
    .I2(builder_grant) 
);
defparam builder_rhs_array_muxed0_8_s13.INIT=8'hCA;
  LUT3 builder_rhs_array_muxed0_7_s13 (
    .F(builder_rhs_array_muxed0[7]),
    .I0(lineLoader_address[9]),
    .I1(main_basesoc_dbus_adr[7]),
    .I2(builder_grant) 
);
defparam builder_rhs_array_muxed0_7_s13.INIT=8'hCA;
  LUT3 builder_rhs_array_muxed0_6_s13 (
    .F(builder_rhs_array_muxed0[6]),
    .I0(lineLoader_address[8]),
    .I1(main_basesoc_dbus_adr[6]),
    .I2(builder_grant) 
);
defparam builder_rhs_array_muxed0_6_s13.INIT=8'hCA;
  LUT3 builder_rhs_array_muxed0_5_s13 (
    .F(builder_rhs_array_muxed0[5]),
    .I0(lineLoader_address[7]),
    .I1(main_basesoc_dbus_adr[5]),
    .I2(builder_grant) 
);
defparam builder_rhs_array_muxed0_5_s13.INIT=8'hCA;
  LUT3 builder_rhs_array_muxed0_4_s13 (
    .F(builder_rhs_array_muxed0[4]),
    .I0(lineLoader_address[6]),
    .I1(main_basesoc_dbus_adr[4]),
    .I2(builder_grant) 
);
defparam builder_rhs_array_muxed0_4_s13.INIT=8'hCA;
  LUT3 builder_rhs_array_muxed0_3_s13 (
    .F(builder_rhs_array_muxed0[3]),
    .I0(lineLoader_address[5]),
    .I1(main_basesoc_dbus_adr[3]),
    .I2(builder_grant) 
);
defparam builder_rhs_array_muxed0_3_s13.INIT=8'hCA;
  LUT3 builder_rhs_array_muxed0_2_s13 (
    .F(builder_rhs_array_muxed0[2]),
    .I0(main_basesoc_ibus_adr[2]),
    .I1(builder_rhs_array_muxed0_2_17),
    .I2(builder_grant) 
);
defparam builder_rhs_array_muxed0_2_s13.INIT=8'h3A;
  LUT3 builder_rhs_array_muxed0_1_s13 (
    .F(builder_rhs_array_muxed0[1]),
    .I0(main_basesoc_ibus_adr[1]),
    .I1(builder_rhs_array_muxed0_1_17),
    .I2(builder_grant) 
);
defparam builder_rhs_array_muxed0_1_s13.INIT=8'h3A;
  LUT3 builder_rhs_array_muxed0_0_s13 (
    .F(builder_rhs_array_muxed0[0]),
    .I0(main_basesoc_ibus_adr[0]),
    .I1(builder_rhs_array_muxed0_0_17),
    .I2(builder_grant) 
);
defparam builder_rhs_array_muxed0_0_s13.INIT=8'h3A;
  LUT4 n30628_s1 (
    .F(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel),
    .I0(builder_bankmachine5_state[2]),
    .I1(main_basesoc_sdram_bankmachine5_trccon_ready),
    .I2(builder_bankmachine5_state[1]),
    .I3(builder_bankmachine5_state[0]) 
);
defparam n30628_s1.INIT=16'h4000;
  LUT4 n15911_s1 (
    .F(n15911_4),
    .I0(main_gw5ddrphy_counter[5]),
    .I1(main_gw5ddrphy_counter[6]),
    .I2(main_gw5ddrphy_counter[4]),
    .I3(n15911_5) 
);
defparam n15911_s1.INIT=16'h1000;
  LUT4 n15915_s2 (
    .F(n15915_5),
    .I0(main_gw5ddrphy_counter[5]),
    .I1(main_gw5ddrphy_counter[6]),
    .I2(main_gw5ddrphy_counter[4]),
    .I3(n15915_6) 
);
defparam n15915_s2.INIT=16'h1000;
  LUT4 n15931_s3 (
    .F(n15931_6),
    .I0(main_gw5ddrphy_counter[6]),
    .I1(main_gw5ddrphy_counter[5]),
    .I2(main_gw5ddrphy_counter[4]),
    .I3(n15915_6) 
);
defparam n15931_s3.INIT=16'h4000;
  LUT4 n30395_s0 (
    .F(n30395_3),
    .I0(main_gw5ddrphy_counter[6]),
    .I1(main_gw5ddrphy_counter[5]),
    .I2(n30394_4),
    .I3(main_crg_reset1) 
);
defparam n30395_s0.INIT=16'hFF40;
  LUT4 n30398_s0 (
    .F(n30398_3),
    .I0(main_gw5ddrphy_counter[6]),
    .I1(main_gw5ddrphy_counter[5]),
    .I2(n15934_5),
    .I3(main_crg_reset1) 
);
defparam n30398_s0.INIT=16'hFF40;
  LUT3 n16259_s0 (
    .F(n16259_3),
    .I0(main_basesoc_basesoc_ram_bus_ack),
    .I1(builder_interface0_cyc_4),
    .I2(builder_slave_sel[0]) 
);
defparam n16259_s0.INIT=8'h40;
  LUT3 n16263_s0 (
    .F(n16263_3),
    .I0(main_basesoc_ram_bus_ram_bus_ack),
    .I1(builder_interface0_cyc_4),
    .I2(builder_slave_sel[1]) 
);
defparam n16263_s0.INIT=8'h40;
  LUT2 n16423_s0 (
    .F(n16423_3),
    .I0(main_basesoc_uart_rx_trigger_d),
    .I1(main_basesoc_uart_rx_fifo_readable) 
);
defparam n16423_s0.INIT=4'h4;
  LUT3 n16591_s0 (
    .F(n16591_3),
    .I0(n16591_4),
    .I1(main_basesoc_timer_load_storage[31]),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n16591_s0.INIT=8'h5C;
  LUT4 n16592_s0 (
    .F(n16592_3),
    .I0(n16592_4),
    .I1(n16592_5),
    .I2(main_basesoc_timer_load_storage[30]),
    .I3(main_basesoc_timer_en_storage) 
);
defparam n16592_s0.INIT=16'hEEF0;
  LUT3 n16593_s0 (
    .F(n16593_3),
    .I0(main_basesoc_timer_load_storage[29]),
    .I1(n16593_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n16593_s0.INIT=8'h3A;
  LUT3 n16594_s0 (
    .F(n16594_3),
    .I0(main_basesoc_timer_load_storage[28]),
    .I1(n16594_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n16594_s0.INIT=8'hCA;
  LUT4 n16595_s0 (
    .F(n16595_3),
    .I0(n16595_4),
    .I1(n16595_5),
    .I2(main_basesoc_timer_load_storage[27]),
    .I3(main_basesoc_timer_en_storage) 
);
defparam n16595_s0.INIT=16'h11F0;
  LUT4 n16596_s0 (
    .F(n16596_3),
    .I0(n16596_4),
    .I1(n16596_7),
    .I2(main_basesoc_timer_load_storage[26]),
    .I3(main_basesoc_timer_en_storage) 
);
defparam n16596_s0.INIT=16'h11F0;
  LUT4 n16597_s0 (
    .F(n16597_3),
    .I0(n16597_4),
    .I1(n16597_8),
    .I2(main_basesoc_timer_load_storage[25]),
    .I3(main_basesoc_timer_en_storage) 
);
defparam n16597_s0.INIT=16'h11F0;
  LUT4 n16598_s0 (
    .F(n16598_3),
    .I0(n16598_4),
    .I1(n16598_5),
    .I2(main_basesoc_timer_load_storage[24]),
    .I3(main_basesoc_timer_en_storage) 
);
defparam n16598_s0.INIT=16'h11F0;
  LUT4 n16599_s0 (
    .F(n16599_3),
    .I0(n16599_4),
    .I1(n16599_7),
    .I2(main_basesoc_timer_load_storage[23]),
    .I3(main_basesoc_timer_en_storage) 
);
defparam n16599_s0.INIT=16'h11F0;
  LUT3 n16600_s0 (
    .F(n16600_3),
    .I0(main_basesoc_timer_load_storage[22]),
    .I1(n16600_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n16600_s0.INIT=8'hCA;
  LUT3 n16601_s0 (
    .F(n16601_3),
    .I0(main_basesoc_timer_load_storage[21]),
    .I1(n16601_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n16601_s0.INIT=8'hCA;
  LUT3 n16602_s0 (
    .F(n16602_3),
    .I0(main_basesoc_timer_load_storage[20]),
    .I1(n16602_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n16602_s0.INIT=8'h3A;
  LUT3 n16603_s0 (
    .F(n16603_3),
    .I0(main_basesoc_timer_load_storage[19]),
    .I1(n16603_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n16603_s0.INIT=8'hCA;
  LUT4 n16604_s0 (
    .F(n16604_3),
    .I0(n16604_4),
    .I1(n16604_5),
    .I2(main_basesoc_timer_load_storage[18]),
    .I3(main_basesoc_timer_en_storage) 
);
defparam n16604_s0.INIT=16'h11F0;
  LUT4 n16605_s0 (
    .F(n16605_3),
    .I0(n16605_4),
    .I1(n16605_5),
    .I2(main_basesoc_timer_load_storage[17]),
    .I3(main_basesoc_timer_en_storage) 
);
defparam n16605_s0.INIT=16'h11F0;
  LUT4 n16606_s0 (
    .F(n16606_3),
    .I0(n16606_4),
    .I1(n16606_5),
    .I2(main_basesoc_timer_load_storage[16]),
    .I3(main_basesoc_timer_en_storage) 
);
defparam n16606_s0.INIT=16'h11F0;
  LUT3 n16607_s0 (
    .F(n16607_3),
    .I0(main_basesoc_timer_load_storage[15]),
    .I1(n16607_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n16607_s0.INIT=8'hCA;
  LUT3 n16608_s0 (
    .F(n16608_3),
    .I0(main_basesoc_timer_load_storage[14]),
    .I1(n16608_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n16608_s0.INIT=8'hCA;
  LUT3 n16609_s0 (
    .F(n16609_3),
    .I0(main_basesoc_timer_load_storage[13]),
    .I1(n16609_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n16609_s0.INIT=8'h3A;
  LUT3 n16610_s0 (
    .F(n16610_3),
    .I0(main_basesoc_timer_load_storage[12]),
    .I1(n16610_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n16610_s0.INIT=8'hCA;
  LUT3 n16611_s0 (
    .F(n16611_3),
    .I0(main_basesoc_timer_load_storage[11]),
    .I1(n16611_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n16611_s0.INIT=8'hCA;
  LUT3 n16612_s0 (
    .F(n16612_3),
    .I0(main_basesoc_timer_load_storage[10]),
    .I1(n16612_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n16612_s0.INIT=8'hCA;
  LUT3 n16613_s0 (
    .F(n16613_3),
    .I0(main_basesoc_timer_load_storage[9]),
    .I1(n16613_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n16613_s0.INIT=8'hCA;
  LUT3 n16614_s0 (
    .F(n16614_3),
    .I0(main_basesoc_timer_load_storage[8]),
    .I1(n16614_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n16614_s0.INIT=8'hCA;
  LUT3 n16615_s0 (
    .F(n16615_3),
    .I0(main_basesoc_timer_load_storage[7]),
    .I1(n16615_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n16615_s0.INIT=8'h3A;
  LUT3 n16616_s0 (
    .F(n16616_3),
    .I0(main_basesoc_timer_load_storage[6]),
    .I1(n16616_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n16616_s0.INIT=8'hCA;
  LUT3 n16617_s0 (
    .F(n16617_3),
    .I0(main_basesoc_timer_load_storage[5]),
    .I1(n16617_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n16617_s0.INIT=8'hCA;
  LUT3 n16618_s0 (
    .F(n16618_3),
    .I0(main_basesoc_timer_load_storage[4]),
    .I1(n16618_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n16618_s0.INIT=8'h3A;
  LUT3 n16619_s0 (
    .F(n16619_3),
    .I0(main_basesoc_timer_load_storage[3]),
    .I1(n16619_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n16619_s0.INIT=8'hCA;
  LUT3 n16620_s0 (
    .F(n16620_3),
    .I0(main_basesoc_timer_load_storage[2]),
    .I1(n16620_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n16620_s0.INIT=8'hCA;
  LUT3 n16621_s0 (
    .F(n16621_3),
    .I0(main_basesoc_timer_load_storage[1]),
    .I1(n16621_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n16621_s0.INIT=8'hCA;
  LUT4 n16622_s0 (
    .F(n16622_3),
    .I0(main_basesoc_timer_value[0]),
    .I1(n16622_4),
    .I2(main_basesoc_timer_load_storage[0]),
    .I3(main_basesoc_timer_en_storage) 
);
defparam n16622_s0.INIT=16'h11F0;
  LUT2 n16657_s0 (
    .F(n16657_3),
    .I0(main_basesoc_timer_zero_trigger_d),
    .I1(main_basesoc_timer_zero_trigger) 
);
defparam n16657_s0.INIT=4'h4;
  LUT2 n16673_s0 (
    .F(n16673_3),
    .I0(main_gw5ddrphy_burstdet_d0),
    .I1(main_gw5ddrphy_burstdet0) 
);
defparam n16673_s0.INIT=4'h4;
  LUT4 n16675_s0 (
    .F(n16675_3),
    .I0(n16675_7),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(main_gw5ddrphy_dm_o_data_d0[7]),
    .I3(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16675_s0.INIT=16'hF044;
  LUT4 n16676_s0 (
    .F(n16676_3),
    .I0(n16676_7),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(main_gw5ddrphy_dm_o_data_d0[6]),
    .I3(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16676_s0.INIT=16'hF044;
  LUT4 n16677_s0 (
    .F(n16677_3),
    .I0(n16677_7),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(main_gw5ddrphy_dm_o_data_d0[5]),
    .I3(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16677_s0.INIT=16'hF044;
  LUT4 n16678_s0 (
    .F(n16678_3),
    .I0(n16678_7),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(main_gw5ddrphy_dm_o_data_d0[4]),
    .I3(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16678_s0.INIT=16'hF044;
  LUT3 n16679_s0 (
    .F(n16679_3),
    .I0(main_gw5ddrphy_dq_o_data_d0[7]),
    .I1(n16679_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16679_s0.INIT=8'hA3;
  LUT3 n16680_s0 (
    .F(n16680_3),
    .I0(main_gw5ddrphy_dq_o_data_d0[6]),
    .I1(n16680_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16680_s0.INIT=8'hA3;
  LUT3 n16681_s0 (
    .F(n16681_3),
    .I0(main_gw5ddrphy_dq_o_data_d0[5]),
    .I1(n16681_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16681_s0.INIT=8'hA3;
  LUT3 n16682_s0 (
    .F(n16682_3),
    .I0(main_gw5ddrphy_dq_o_data_d0[4]),
    .I1(n16682_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16682_s0.INIT=8'hA3;
  LUT3 n16683_s0 (
    .F(n16683_3),
    .I0(main_gw5ddrphy_dq_o_data_d1[7]),
    .I1(n16683_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16683_s0.INIT=8'hA3;
  LUT3 n16684_s0 (
    .F(n16684_3),
    .I0(main_gw5ddrphy_dq_o_data_d1[6]),
    .I1(n16684_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16684_s0.INIT=8'hA3;
  LUT3 n16685_s0 (
    .F(n16685_3),
    .I0(main_gw5ddrphy_dq_o_data_d1[5]),
    .I1(n16685_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16685_s0.INIT=8'hA3;
  LUT3 n16686_s0 (
    .F(n16686_3),
    .I0(main_gw5ddrphy_dq_o_data_d1[4]),
    .I1(n16686_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16686_s0.INIT=8'hA3;
  LUT3 n16687_s0 (
    .F(n16687_3),
    .I0(main_gw5ddrphy_dq_o_data_d2[7]),
    .I1(n16687_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16687_s0.INIT=8'hA3;
  LUT3 n16688_s0 (
    .F(n16688_3),
    .I0(main_gw5ddrphy_dq_o_data_d2[6]),
    .I1(n16688_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16688_s0.INIT=8'hA3;
  LUT3 n16689_s0 (
    .F(n16689_3),
    .I0(main_gw5ddrphy_dq_o_data_d2[5]),
    .I1(n16689_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16689_s0.INIT=8'hA3;
  LUT3 n16690_s0 (
    .F(n16690_3),
    .I0(main_gw5ddrphy_dq_o_data_d2[4]),
    .I1(n16690_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16690_s0.INIT=8'hA3;
  LUT3 n16691_s0 (
    .F(n16691_3),
    .I0(main_gw5ddrphy_dq_o_data_d3[7]),
    .I1(n16691_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16691_s0.INIT=8'hA3;
  LUT3 n16692_s0 (
    .F(n16692_3),
    .I0(main_gw5ddrphy_dq_o_data_d3[6]),
    .I1(n16692_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16692_s0.INIT=8'hA3;
  LUT3 n16693_s0 (
    .F(n16693_3),
    .I0(main_gw5ddrphy_dq_o_data_d3[5]),
    .I1(n16693_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16693_s0.INIT=8'hA3;
  LUT3 n16694_s0 (
    .F(n16694_3),
    .I0(main_gw5ddrphy_dq_o_data_d3[4]),
    .I1(n16694_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16694_s0.INIT=8'hA3;
  LUT3 n16695_s0 (
    .F(n16695_3),
    .I0(main_gw5ddrphy_dq_o_data_d4[7]),
    .I1(n16695_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16695_s0.INIT=8'hA3;
  LUT3 n16696_s0 (
    .F(n16696_3),
    .I0(main_gw5ddrphy_dq_o_data_d4[6]),
    .I1(n16696_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16696_s0.INIT=8'hA3;
  LUT3 n16697_s0 (
    .F(n16697_3),
    .I0(main_gw5ddrphy_dq_o_data_d4[5]),
    .I1(n16697_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16697_s0.INIT=8'hA3;
  LUT3 n16698_s0 (
    .F(n16698_3),
    .I0(main_gw5ddrphy_dq_o_data_d4[4]),
    .I1(n16698_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16698_s0.INIT=8'hA3;
  LUT3 n16699_s0 (
    .F(n16699_3),
    .I0(main_gw5ddrphy_dq_o_data_d5[7]),
    .I1(n16699_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16699_s0.INIT=8'hA3;
  LUT3 n16700_s0 (
    .F(n16700_3),
    .I0(main_gw5ddrphy_dq_o_data_d5[6]),
    .I1(n16700_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16700_s0.INIT=8'hA3;
  LUT3 n16701_s0 (
    .F(n16701_3),
    .I0(main_gw5ddrphy_dq_o_data_d5[5]),
    .I1(n16701_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16701_s0.INIT=8'hA3;
  LUT3 n16702_s0 (
    .F(n16702_3),
    .I0(main_gw5ddrphy_dq_o_data_d5[4]),
    .I1(n16702_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16702_s0.INIT=8'hA3;
  LUT3 n16703_s0 (
    .F(n16703_3),
    .I0(main_gw5ddrphy_dq_o_data_d6[7]),
    .I1(n16703_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16703_s0.INIT=8'hA3;
  LUT3 n16704_s0 (
    .F(n16704_3),
    .I0(main_gw5ddrphy_dq_o_data_d6[6]),
    .I1(n16704_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16704_s0.INIT=8'hA3;
  LUT3 n16705_s0 (
    .F(n16705_3),
    .I0(main_gw5ddrphy_dq_o_data_d6[5]),
    .I1(n16705_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16705_s0.INIT=8'hA3;
  LUT3 n16706_s0 (
    .F(n16706_3),
    .I0(main_gw5ddrphy_dq_o_data_d6[4]),
    .I1(n16706_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16706_s0.INIT=8'hA3;
  LUT3 n16707_s0 (
    .F(n16707_3),
    .I0(main_gw5ddrphy_dq_o_data_d7[7]),
    .I1(n16707_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16707_s0.INIT=8'hA3;
  LUT3 n16708_s0 (
    .F(n16708_3),
    .I0(main_gw5ddrphy_dq_o_data_d7[6]),
    .I1(n16708_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16708_s0.INIT=8'hA3;
  LUT3 n16709_s0 (
    .F(n16709_3),
    .I0(main_gw5ddrphy_dq_o_data_d7[5]),
    .I1(n16709_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16709_s0.INIT=8'hA3;
  LUT3 n16710_s0 (
    .F(n16710_3),
    .I0(main_gw5ddrphy_dq_o_data_d7[4]),
    .I1(n16710_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16710_s0.INIT=8'hA3;
  LUT2 n16725_s0 (
    .F(n16725_3),
    .I0(main_gw5ddrphy_burstdet_d1),
    .I1(main_gw5ddrphy_burstdet1) 
);
defparam n16725_s0.INIT=4'h4;
  LUT4 n16727_s0 (
    .F(n16727_3),
    .I0(n16727_6),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(main_gw5ddrphy_dm_o_data_d1[7]),
    .I3(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16727_s0.INIT=16'hF044;
  LUT4 n16728_s0 (
    .F(n16728_3),
    .I0(n16728_6),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(main_gw5ddrphy_dm_o_data_d1[6]),
    .I3(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16728_s0.INIT=16'hF044;
  LUT4 n16729_s0 (
    .F(n16729_3),
    .I0(n16729_6),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(main_gw5ddrphy_dm_o_data_d1[5]),
    .I3(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16729_s0.INIT=16'hF044;
  LUT4 n16730_s0 (
    .F(n16730_3),
    .I0(n16730_6),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(main_gw5ddrphy_dm_o_data_d1[4]),
    .I3(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16730_s0.INIT=16'hF044;
  LUT3 n16731_s0 (
    .F(n16731_3),
    .I0(main_gw5ddrphy_dq_o_data_d8[7]),
    .I1(n16731_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16731_s0.INIT=8'hA3;
  LUT3 n16732_s0 (
    .F(n16732_3),
    .I0(main_gw5ddrphy_dq_o_data_d8[6]),
    .I1(n16732_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16732_s0.INIT=8'hA3;
  LUT3 n16733_s0 (
    .F(n16733_3),
    .I0(main_gw5ddrphy_dq_o_data_d8[5]),
    .I1(n16733_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16733_s0.INIT=8'hA3;
  LUT3 n16734_s0 (
    .F(n16734_3),
    .I0(main_gw5ddrphy_dq_o_data_d8[4]),
    .I1(n16734_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16734_s0.INIT=8'hA3;
  LUT3 n16735_s0 (
    .F(n16735_3),
    .I0(main_gw5ddrphy_dq_o_data_d9[7]),
    .I1(n16735_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16735_s0.INIT=8'hA3;
  LUT3 n16736_s0 (
    .F(n16736_3),
    .I0(main_gw5ddrphy_dq_o_data_d9[6]),
    .I1(n16736_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16736_s0.INIT=8'hA3;
  LUT3 n16737_s0 (
    .F(n16737_3),
    .I0(main_gw5ddrphy_dq_o_data_d9[5]),
    .I1(n16737_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16737_s0.INIT=8'hA3;
  LUT3 n16738_s0 (
    .F(n16738_3),
    .I0(main_gw5ddrphy_dq_o_data_d9[4]),
    .I1(n16738_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16738_s0.INIT=8'hA3;
  LUT3 n16739_s0 (
    .F(n16739_3),
    .I0(main_gw5ddrphy_dq_o_data_d10[7]),
    .I1(n16739_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16739_s0.INIT=8'hA3;
  LUT3 n16740_s0 (
    .F(n16740_3),
    .I0(main_gw5ddrphy_dq_o_data_d10[6]),
    .I1(n16740_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16740_s0.INIT=8'hA3;
  LUT3 n16741_s0 (
    .F(n16741_3),
    .I0(main_gw5ddrphy_dq_o_data_d10[5]),
    .I1(n16741_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16741_s0.INIT=8'hA3;
  LUT3 n16742_s0 (
    .F(n16742_3),
    .I0(main_gw5ddrphy_dq_o_data_d10[4]),
    .I1(n16742_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16742_s0.INIT=8'hA3;
  LUT3 n16743_s0 (
    .F(n16743_3),
    .I0(main_gw5ddrphy_dq_o_data_d11[7]),
    .I1(n16743_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16743_s0.INIT=8'hA3;
  LUT3 n16744_s0 (
    .F(n16744_3),
    .I0(main_gw5ddrphy_dq_o_data_d11[6]),
    .I1(n16744_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16744_s0.INIT=8'hA3;
  LUT3 n16745_s0 (
    .F(n16745_3),
    .I0(main_gw5ddrphy_dq_o_data_d11[5]),
    .I1(n16745_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16745_s0.INIT=8'hA3;
  LUT3 n16746_s0 (
    .F(n16746_3),
    .I0(main_gw5ddrphy_dq_o_data_d11[4]),
    .I1(n16746_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16746_s0.INIT=8'hA3;
  LUT3 n16747_s0 (
    .F(n16747_3),
    .I0(main_gw5ddrphy_dq_o_data_d12[7]),
    .I1(n16747_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16747_s0.INIT=8'hA3;
  LUT3 n16748_s0 (
    .F(n16748_3),
    .I0(main_gw5ddrphy_dq_o_data_d12[6]),
    .I1(n16748_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16748_s0.INIT=8'hA3;
  LUT3 n16749_s0 (
    .F(n16749_3),
    .I0(main_gw5ddrphy_dq_o_data_d12[5]),
    .I1(n16749_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16749_s0.INIT=8'hA3;
  LUT3 n16750_s0 (
    .F(n16750_3),
    .I0(main_gw5ddrphy_dq_o_data_d12[4]),
    .I1(n16750_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16750_s0.INIT=8'hA3;
  LUT3 n16751_s0 (
    .F(n16751_3),
    .I0(main_gw5ddrphy_dq_o_data_d13[7]),
    .I1(n16751_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16751_s0.INIT=8'hA3;
  LUT3 n16752_s0 (
    .F(n16752_3),
    .I0(main_gw5ddrphy_dq_o_data_d13[6]),
    .I1(n16752_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16752_s0.INIT=8'hA3;
  LUT3 n16753_s0 (
    .F(n16753_3),
    .I0(main_gw5ddrphy_dq_o_data_d13[5]),
    .I1(n16753_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16753_s0.INIT=8'hA3;
  LUT3 n16754_s0 (
    .F(n16754_3),
    .I0(main_gw5ddrphy_dq_o_data_d13[4]),
    .I1(n16754_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16754_s0.INIT=8'hA3;
  LUT3 n16755_s0 (
    .F(n16755_3),
    .I0(main_gw5ddrphy_dq_o_data_d14[7]),
    .I1(n16755_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16755_s0.INIT=8'hA3;
  LUT3 n16756_s0 (
    .F(n16756_3),
    .I0(main_gw5ddrphy_dq_o_data_d14[6]),
    .I1(n16756_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16756_s0.INIT=8'hA3;
  LUT3 n16757_s0 (
    .F(n16757_3),
    .I0(main_gw5ddrphy_dq_o_data_d14[5]),
    .I1(n16757_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16757_s0.INIT=8'hA3;
  LUT3 n16758_s0 (
    .F(n16758_3),
    .I0(main_gw5ddrphy_dq_o_data_d14[4]),
    .I1(n16758_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16758_s0.INIT=8'hA3;
  LUT3 n16759_s0 (
    .F(n16759_3),
    .I0(main_gw5ddrphy_dq_o_data_d15[7]),
    .I1(n16759_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16759_s0.INIT=8'hA3;
  LUT3 n16760_s0 (
    .F(n16760_3),
    .I0(main_gw5ddrphy_dq_o_data_d15[6]),
    .I1(n16760_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16760_s0.INIT=8'hA3;
  LUT3 n16761_s0 (
    .F(n16761_3),
    .I0(main_gw5ddrphy_dq_o_data_d15[5]),
    .I1(n16761_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16761_s0.INIT=8'hA3;
  LUT3 n16762_s0 (
    .F(n16762_3),
    .I0(main_gw5ddrphy_dq_o_data_d15[4]),
    .I1(n16762_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16762_s0.INIT=8'hA3;
  LUT2 n16777_s0 (
    .F(n16777_3),
    .I0(main_gw5ddrphy_burstdet_d2),
    .I1(main_gw5ddrphy_burstdet2) 
);
defparam n16777_s0.INIT=4'h4;
  LUT4 n16779_s0 (
    .F(n16779_3),
    .I0(n16779_6),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(main_gw5ddrphy_dm_o_data_d2[7]),
    .I3(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16779_s0.INIT=16'hF044;
  LUT4 n16780_s0 (
    .F(n16780_3),
    .I0(n16780_6),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(main_gw5ddrphy_dm_o_data_d2[6]),
    .I3(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16780_s0.INIT=16'hF044;
  LUT4 n16781_s0 (
    .F(n16781_3),
    .I0(n16781_6),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(main_gw5ddrphy_dm_o_data_d2[5]),
    .I3(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16781_s0.INIT=16'hF044;
  LUT4 n16782_s0 (
    .F(n16782_3),
    .I0(n16782_6),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(main_gw5ddrphy_dm_o_data_d2[4]),
    .I3(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16782_s0.INIT=16'hF044;
  LUT3 n16783_s0 (
    .F(n16783_3),
    .I0(main_gw5ddrphy_dq_o_data_d16[7]),
    .I1(n16783_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16783_s0.INIT=8'hA3;
  LUT3 n16784_s0 (
    .F(n16784_3),
    .I0(main_gw5ddrphy_dq_o_data_d16[6]),
    .I1(n16784_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16784_s0.INIT=8'hA3;
  LUT3 n16785_s0 (
    .F(n16785_3),
    .I0(main_gw5ddrphy_dq_o_data_d16[5]),
    .I1(n16785_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16785_s0.INIT=8'hA3;
  LUT3 n16786_s0 (
    .F(n16786_3),
    .I0(main_gw5ddrphy_dq_o_data_d16[4]),
    .I1(n16786_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16786_s0.INIT=8'hA3;
  LUT3 n16787_s0 (
    .F(n16787_3),
    .I0(main_gw5ddrphy_dq_o_data_d17[7]),
    .I1(n16787_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16787_s0.INIT=8'hA3;
  LUT3 n16788_s0 (
    .F(n16788_3),
    .I0(main_gw5ddrphy_dq_o_data_d17[6]),
    .I1(n16788_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16788_s0.INIT=8'hA3;
  LUT3 n16789_s0 (
    .F(n16789_3),
    .I0(main_gw5ddrphy_dq_o_data_d17[5]),
    .I1(n16789_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16789_s0.INIT=8'hA3;
  LUT3 n16790_s0 (
    .F(n16790_3),
    .I0(main_gw5ddrphy_dq_o_data_d17[4]),
    .I1(n16790_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16790_s0.INIT=8'hA3;
  LUT3 n16791_s0 (
    .F(n16791_3),
    .I0(main_gw5ddrphy_dq_o_data_d18[7]),
    .I1(n16791_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16791_s0.INIT=8'hA3;
  LUT3 n16792_s0 (
    .F(n16792_3),
    .I0(main_gw5ddrphy_dq_o_data_d18[6]),
    .I1(n16792_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16792_s0.INIT=8'hA3;
  LUT3 n16793_s0 (
    .F(n16793_3),
    .I0(main_gw5ddrphy_dq_o_data_d18[5]),
    .I1(n16793_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16793_s0.INIT=8'hA3;
  LUT3 n16794_s0 (
    .F(n16794_3),
    .I0(main_gw5ddrphy_dq_o_data_d18[4]),
    .I1(n16794_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16794_s0.INIT=8'hA3;
  LUT3 n16795_s0 (
    .F(n16795_3),
    .I0(main_gw5ddrphy_dq_o_data_d19[7]),
    .I1(n16795_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16795_s0.INIT=8'hA3;
  LUT3 n16796_s0 (
    .F(n16796_3),
    .I0(main_gw5ddrphy_dq_o_data_d19[6]),
    .I1(n16796_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16796_s0.INIT=8'hA3;
  LUT3 n16797_s0 (
    .F(n16797_3),
    .I0(main_gw5ddrphy_dq_o_data_d19[5]),
    .I1(n16797_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16797_s0.INIT=8'hA3;
  LUT3 n16798_s0 (
    .F(n16798_3),
    .I0(main_gw5ddrphy_dq_o_data_d19[4]),
    .I1(n16798_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16798_s0.INIT=8'hA3;
  LUT3 n16799_s0 (
    .F(n16799_3),
    .I0(main_gw5ddrphy_dq_o_data_d20[7]),
    .I1(n16799_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16799_s0.INIT=8'hA3;
  LUT3 n16800_s0 (
    .F(n16800_3),
    .I0(main_gw5ddrphy_dq_o_data_d20[6]),
    .I1(n16800_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16800_s0.INIT=8'hA3;
  LUT3 n16801_s0 (
    .F(n16801_3),
    .I0(main_gw5ddrphy_dq_o_data_d20[5]),
    .I1(n16801_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16801_s0.INIT=8'hA3;
  LUT3 n16802_s0 (
    .F(n16802_3),
    .I0(main_gw5ddrphy_dq_o_data_d20[4]),
    .I1(n16802_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16802_s0.INIT=8'hA3;
  LUT3 n16803_s0 (
    .F(n16803_3),
    .I0(main_gw5ddrphy_dq_o_data_d21[7]),
    .I1(n16803_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16803_s0.INIT=8'hA3;
  LUT3 n16804_s0 (
    .F(n16804_3),
    .I0(main_gw5ddrphy_dq_o_data_d21[6]),
    .I1(n16804_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16804_s0.INIT=8'hA3;
  LUT3 n16805_s0 (
    .F(n16805_3),
    .I0(main_gw5ddrphy_dq_o_data_d21[5]),
    .I1(n16805_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16805_s0.INIT=8'hA3;
  LUT3 n16806_s0 (
    .F(n16806_3),
    .I0(main_gw5ddrphy_dq_o_data_d21[4]),
    .I1(n16806_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16806_s0.INIT=8'hA3;
  LUT3 n16807_s0 (
    .F(n16807_3),
    .I0(main_gw5ddrphy_dq_o_data_d22[7]),
    .I1(n16807_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16807_s0.INIT=8'hA3;
  LUT3 n16808_s0 (
    .F(n16808_3),
    .I0(main_gw5ddrphy_dq_o_data_d22[6]),
    .I1(n16808_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16808_s0.INIT=8'hA3;
  LUT3 n16809_s0 (
    .F(n16809_3),
    .I0(main_gw5ddrphy_dq_o_data_d22[5]),
    .I1(n16809_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16809_s0.INIT=8'hA3;
  LUT3 n16810_s0 (
    .F(n16810_3),
    .I0(main_gw5ddrphy_dq_o_data_d22[4]),
    .I1(n16810_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16810_s0.INIT=8'hA3;
  LUT3 n16811_s0 (
    .F(n16811_3),
    .I0(main_gw5ddrphy_dq_o_data_d23[7]),
    .I1(n16811_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16811_s0.INIT=8'hA3;
  LUT3 n16812_s0 (
    .F(n16812_3),
    .I0(main_gw5ddrphy_dq_o_data_d23[6]),
    .I1(n16812_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16812_s0.INIT=8'hA3;
  LUT3 n16813_s0 (
    .F(n16813_3),
    .I0(main_gw5ddrphy_dq_o_data_d23[5]),
    .I1(n16813_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16813_s0.INIT=8'hA3;
  LUT3 n16814_s0 (
    .F(n16814_3),
    .I0(main_gw5ddrphy_dq_o_data_d23[4]),
    .I1(n16814_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16814_s0.INIT=8'hA3;
  LUT2 n16829_s0 (
    .F(n16829_3),
    .I0(main_gw5ddrphy_burstdet_d3),
    .I1(main_gw5ddrphy_burstdet3) 
);
defparam n16829_s0.INIT=4'h4;
  LUT4 n16831_s0 (
    .F(n16831_3),
    .I0(n16831_6),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(main_gw5ddrphy_dm_o_data_d3[7]),
    .I3(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16831_s0.INIT=16'hF044;
  LUT4 n16832_s0 (
    .F(n16832_3),
    .I0(n16832_6),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(main_gw5ddrphy_dm_o_data_d3[6]),
    .I3(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16832_s0.INIT=16'hF044;
  LUT4 n16833_s0 (
    .F(n16833_3),
    .I0(n16833_6),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(main_gw5ddrphy_dm_o_data_d3[5]),
    .I3(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16833_s0.INIT=16'hF044;
  LUT4 n16834_s0 (
    .F(n16834_3),
    .I0(n16834_6),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(main_gw5ddrphy_dm_o_data_d3[4]),
    .I3(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16834_s0.INIT=16'hF044;
  LUT3 n16835_s0 (
    .F(n16835_3),
    .I0(main_gw5ddrphy_dq_o_data_d24[7]),
    .I1(n16835_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16835_s0.INIT=8'hA3;
  LUT3 n16836_s0 (
    .F(n16836_3),
    .I0(main_gw5ddrphy_dq_o_data_d24[6]),
    .I1(n16836_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16836_s0.INIT=8'hA3;
  LUT3 n16837_s0 (
    .F(n16837_3),
    .I0(main_gw5ddrphy_dq_o_data_d24[5]),
    .I1(n16837_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16837_s0.INIT=8'hA3;
  LUT3 n16838_s0 (
    .F(n16838_3),
    .I0(main_gw5ddrphy_dq_o_data_d24[4]),
    .I1(n16838_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16838_s0.INIT=8'hA3;
  LUT3 n16839_s0 (
    .F(n16839_3),
    .I0(main_gw5ddrphy_dq_o_data_d25[7]),
    .I1(n16839_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16839_s0.INIT=8'hA3;
  LUT3 n16840_s0 (
    .F(n16840_3),
    .I0(main_gw5ddrphy_dq_o_data_d25[6]),
    .I1(n16840_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16840_s0.INIT=8'hA3;
  LUT3 n16841_s0 (
    .F(n16841_3),
    .I0(main_gw5ddrphy_dq_o_data_d25[5]),
    .I1(n16841_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16841_s0.INIT=8'hA3;
  LUT3 n16842_s0 (
    .F(n16842_3),
    .I0(main_gw5ddrphy_dq_o_data_d25[4]),
    .I1(n16842_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16842_s0.INIT=8'hA3;
  LUT3 n16843_s0 (
    .F(n16843_3),
    .I0(main_gw5ddrphy_dq_o_data_d26[7]),
    .I1(n16843_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16843_s0.INIT=8'hA3;
  LUT3 n16844_s0 (
    .F(n16844_3),
    .I0(main_gw5ddrphy_dq_o_data_d26[6]),
    .I1(n16844_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16844_s0.INIT=8'hA3;
  LUT3 n16845_s0 (
    .F(n16845_3),
    .I0(main_gw5ddrphy_dq_o_data_d26[5]),
    .I1(n16845_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16845_s0.INIT=8'hA3;
  LUT3 n16846_s0 (
    .F(n16846_3),
    .I0(main_gw5ddrphy_dq_o_data_d26[4]),
    .I1(n16846_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16846_s0.INIT=8'hA3;
  LUT3 n16847_s0 (
    .F(n16847_3),
    .I0(main_gw5ddrphy_dq_o_data_d27[7]),
    .I1(n16847_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16847_s0.INIT=8'hA3;
  LUT3 n16848_s0 (
    .F(n16848_3),
    .I0(main_gw5ddrphy_dq_o_data_d27[6]),
    .I1(n16848_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16848_s0.INIT=8'hA3;
  LUT3 n16849_s0 (
    .F(n16849_3),
    .I0(main_gw5ddrphy_dq_o_data_d27[5]),
    .I1(n16849_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16849_s0.INIT=8'hA3;
  LUT3 n16850_s0 (
    .F(n16850_3),
    .I0(main_gw5ddrphy_dq_o_data_d27[4]),
    .I1(n16850_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16850_s0.INIT=8'hA3;
  LUT3 n16851_s0 (
    .F(n16851_3),
    .I0(main_gw5ddrphy_dq_o_data_d28[7]),
    .I1(n16851_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16851_s0.INIT=8'hA3;
  LUT3 n16852_s0 (
    .F(n16852_3),
    .I0(main_gw5ddrphy_dq_o_data_d28[6]),
    .I1(n16852_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16852_s0.INIT=8'hA3;
  LUT3 n16853_s0 (
    .F(n16853_3),
    .I0(main_gw5ddrphy_dq_o_data_d28[5]),
    .I1(n16853_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16853_s0.INIT=8'hA3;
  LUT3 n16854_s0 (
    .F(n16854_3),
    .I0(main_gw5ddrphy_dq_o_data_d28[4]),
    .I1(n16854_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16854_s0.INIT=8'hA3;
  LUT3 n16855_s0 (
    .F(n16855_3),
    .I0(main_gw5ddrphy_dq_o_data_d29[7]),
    .I1(n16855_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16855_s0.INIT=8'hA3;
  LUT3 n16856_s0 (
    .F(n16856_3),
    .I0(main_gw5ddrphy_dq_o_data_d29[6]),
    .I1(n16856_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16856_s0.INIT=8'hA3;
  LUT3 n16857_s0 (
    .F(n16857_3),
    .I0(main_gw5ddrphy_dq_o_data_d29[5]),
    .I1(n16857_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16857_s0.INIT=8'hA3;
  LUT3 n16858_s0 (
    .F(n16858_3),
    .I0(main_gw5ddrphy_dq_o_data_d29[4]),
    .I1(n16858_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16858_s0.INIT=8'hA3;
  LUT3 n16859_s0 (
    .F(n16859_3),
    .I0(main_gw5ddrphy_dq_o_data_d30[7]),
    .I1(n16859_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16859_s0.INIT=8'hA3;
  LUT3 n16860_s0 (
    .F(n16860_3),
    .I0(main_gw5ddrphy_dq_o_data_d30[6]),
    .I1(n16860_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16860_s0.INIT=8'hA3;
  LUT3 n16861_s0 (
    .F(n16861_3),
    .I0(main_gw5ddrphy_dq_o_data_d30[5]),
    .I1(n16861_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16861_s0.INIT=8'hA3;
  LUT3 n16862_s0 (
    .F(n16862_3),
    .I0(main_gw5ddrphy_dq_o_data_d30[4]),
    .I1(n16862_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16862_s0.INIT=8'hA3;
  LUT3 n16863_s0 (
    .F(n16863_3),
    .I0(main_gw5ddrphy_dq_o_data_d31[7]),
    .I1(n16863_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16863_s0.INIT=8'hA3;
  LUT3 n16864_s0 (
    .F(n16864_3),
    .I0(main_gw5ddrphy_dq_o_data_d31[6]),
    .I1(n16864_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16864_s0.INIT=8'hA3;
  LUT3 n16865_s0 (
    .F(n16865_3),
    .I0(main_gw5ddrphy_dq_o_data_d31[5]),
    .I1(n16865_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16865_s0.INIT=8'hA3;
  LUT3 n16866_s0 (
    .F(n16866_3),
    .I0(main_gw5ddrphy_dq_o_data_d31[4]),
    .I1(n16866_4),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline3) 
);
defparam n16866_s0.INIT=8'hA3;
  LUT4 n17452_s1 (
    .F(n17452_4),
    .I0(main_basesoc_sdram_sequencer_counter[0]),
    .I1(main_basesoc_sdram_sequencer_counter[2]),
    .I2(main_basesoc_sdram_sequencer_counter[1]),
    .I3(n17452_5) 
);
defparam n17452_s1.INIT=16'h1000;
  LUT4 n17471_s1 (
    .F(n17471_4),
    .I0(main_basesoc_sdram_sequencer_counter[0]),
    .I1(main_basesoc_sdram_sequencer_counter[2]),
    .I2(main_basesoc_sdram_sequencer_counter[1]),
    .I3(n17471_5) 
);
defparam n17471_s1.INIT=16'h1000;
  LUT4 n30476_s0 (
    .F(n30476_3),
    .I0(main_basesoc_sdram_bankmachine0_twtpcon_ready),
    .I1(main_basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .I2(main_basesoc_sdram_bankmachine0_twtpcon_count[2]),
    .I3(main_basesoc_sdram_bankmachine0_twtpcon_count[0]) 
);
defparam n30476_s0.INIT=16'h0100;
  LUT3 n30477_s0 (
    .F(n30477_3),
    .I0(main_basesoc_sdram_bankmachine0_trccon_ready),
    .I1(main_basesoc_sdram_bankmachine0_trccon_count[1]),
    .I2(main_basesoc_sdram_bankmachine0_trccon_count[0]) 
);
defparam n30477_s0.INIT=8'h10;
  LUT3 n30478_s0 (
    .F(n30478_3),
    .I0(main_basesoc_sdram_bankmachine0_trascon_ready),
    .I1(main_basesoc_sdram_bankmachine0_trascon_count[1]),
    .I2(main_basesoc_sdram_bankmachine0_trascon_count[0]) 
);
defparam n30478_s0.INIT=8'h10;
  LUT4 n30509_s0 (
    .F(n30509_3),
    .I0(main_basesoc_sdram_bankmachine1_twtpcon_ready),
    .I1(main_basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .I2(main_basesoc_sdram_bankmachine1_twtpcon_count[2]),
    .I3(main_basesoc_sdram_bankmachine1_twtpcon_count[0]) 
);
defparam n30509_s0.INIT=16'h0100;
  LUT3 n30510_s0 (
    .F(n30510_3),
    .I0(main_basesoc_sdram_bankmachine1_trccon_ready),
    .I1(main_basesoc_sdram_bankmachine1_trccon_count[1]),
    .I2(main_basesoc_sdram_bankmachine1_trccon_count[0]) 
);
defparam n30510_s0.INIT=8'h10;
  LUT3 n30511_s0 (
    .F(n30511_3),
    .I0(main_basesoc_sdram_bankmachine1_trascon_ready),
    .I1(main_basesoc_sdram_bankmachine1_trascon_count[1]),
    .I2(main_basesoc_sdram_bankmachine1_trascon_count[0]) 
);
defparam n30511_s0.INIT=8'h10;
  LUT4 n30542_s0 (
    .F(n30542_3),
    .I0(main_basesoc_sdram_bankmachine2_twtpcon_ready),
    .I1(main_basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .I2(main_basesoc_sdram_bankmachine2_twtpcon_count[2]),
    .I3(main_basesoc_sdram_bankmachine2_twtpcon_count[0]) 
);
defparam n30542_s0.INIT=16'h0100;
  LUT3 n30543_s0 (
    .F(n30543_3),
    .I0(main_basesoc_sdram_bankmachine2_trccon_ready),
    .I1(main_basesoc_sdram_bankmachine2_trccon_count[1]),
    .I2(main_basesoc_sdram_bankmachine2_trccon_count[0]) 
);
defparam n30543_s0.INIT=8'h10;
  LUT3 n30544_s0 (
    .F(n30544_3),
    .I0(main_basesoc_sdram_bankmachine2_trascon_ready),
    .I1(main_basesoc_sdram_bankmachine2_trascon_count[1]),
    .I2(main_basesoc_sdram_bankmachine2_trascon_count[0]) 
);
defparam n30544_s0.INIT=8'h10;
  LUT4 n30575_s0 (
    .F(n30575_3),
    .I0(main_basesoc_sdram_bankmachine3_twtpcon_ready),
    .I1(main_basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .I2(main_basesoc_sdram_bankmachine3_twtpcon_count[2]),
    .I3(main_basesoc_sdram_bankmachine3_twtpcon_count[0]) 
);
defparam n30575_s0.INIT=16'h0100;
  LUT3 n30576_s0 (
    .F(n30576_3),
    .I0(main_basesoc_sdram_bankmachine3_trccon_ready),
    .I1(main_basesoc_sdram_bankmachine3_trccon_count[1]),
    .I2(main_basesoc_sdram_bankmachine3_trccon_count[0]) 
);
defparam n30576_s0.INIT=8'h10;
  LUT3 n30577_s0 (
    .F(n30577_3),
    .I0(main_basesoc_sdram_bankmachine3_trascon_ready),
    .I1(main_basesoc_sdram_bankmachine3_trascon_count[1]),
    .I2(main_basesoc_sdram_bankmachine3_trascon_count[0]) 
);
defparam n30577_s0.INIT=8'h10;
  LUT4 n30608_s0 (
    .F(n30608_3),
    .I0(main_basesoc_sdram_bankmachine4_twtpcon_ready),
    .I1(main_basesoc_sdram_bankmachine4_twtpcon_count[1]),
    .I2(main_basesoc_sdram_bankmachine4_twtpcon_count[2]),
    .I3(main_basesoc_sdram_bankmachine4_twtpcon_count[0]) 
);
defparam n30608_s0.INIT=16'h0100;
  LUT3 n30609_s0 (
    .F(n30609_3),
    .I0(main_basesoc_sdram_bankmachine4_trccon_ready),
    .I1(main_basesoc_sdram_bankmachine4_trccon_count[1]),
    .I2(main_basesoc_sdram_bankmachine4_trccon_count[0]) 
);
defparam n30609_s0.INIT=8'h10;
  LUT3 n30610_s0 (
    .F(n30610_3),
    .I0(main_basesoc_sdram_bankmachine4_trascon_ready),
    .I1(main_basesoc_sdram_bankmachine4_trascon_count[1]),
    .I2(main_basesoc_sdram_bankmachine4_trascon_count[0]) 
);
defparam n30610_s0.INIT=8'h10;
  LUT4 n30641_s0 (
    .F(n30641_3),
    .I0(main_basesoc_sdram_bankmachine5_twtpcon_ready),
    .I1(main_basesoc_sdram_bankmachine5_twtpcon_count[1]),
    .I2(main_basesoc_sdram_bankmachine5_twtpcon_count[2]),
    .I3(main_basesoc_sdram_bankmachine5_twtpcon_count[0]) 
);
defparam n30641_s0.INIT=16'h0100;
  LUT3 n30642_s0 (
    .F(n30642_3),
    .I0(main_basesoc_sdram_bankmachine5_trccon_ready),
    .I1(main_basesoc_sdram_bankmachine5_trccon_count[1]),
    .I2(main_basesoc_sdram_bankmachine5_trccon_count[0]) 
);
defparam n30642_s0.INIT=8'h10;
  LUT3 n30643_s0 (
    .F(n30643_3),
    .I0(main_basesoc_sdram_bankmachine5_trascon_ready),
    .I1(main_basesoc_sdram_bankmachine5_trascon_count[1]),
    .I2(main_basesoc_sdram_bankmachine5_trascon_count[0]) 
);
defparam n30643_s0.INIT=8'h10;
  LUT4 n30674_s0 (
    .F(n30674_3),
    .I0(main_basesoc_sdram_bankmachine6_twtpcon_ready),
    .I1(main_basesoc_sdram_bankmachine6_twtpcon_count[1]),
    .I2(main_basesoc_sdram_bankmachine6_twtpcon_count[2]),
    .I3(main_basesoc_sdram_bankmachine6_twtpcon_count[0]) 
);
defparam n30674_s0.INIT=16'h0100;
  LUT3 n30675_s0 (
    .F(n30675_3),
    .I0(main_basesoc_sdram_bankmachine6_trccon_ready),
    .I1(main_basesoc_sdram_bankmachine6_trccon_count[1]),
    .I2(main_basesoc_sdram_bankmachine6_trccon_count[0]) 
);
defparam n30675_s0.INIT=8'h10;
  LUT3 n30676_s0 (
    .F(n30676_3),
    .I0(main_basesoc_sdram_bankmachine6_trascon_ready),
    .I1(main_basesoc_sdram_bankmachine6_trascon_count[1]),
    .I2(main_basesoc_sdram_bankmachine6_trascon_count[0]) 
);
defparam n30676_s0.INIT=8'h10;
  LUT4 n30707_s0 (
    .F(n30707_3),
    .I0(main_basesoc_sdram_bankmachine7_twtpcon_ready),
    .I1(main_basesoc_sdram_bankmachine7_twtpcon_count[1]),
    .I2(main_basesoc_sdram_bankmachine7_twtpcon_count[2]),
    .I3(main_basesoc_sdram_bankmachine7_twtpcon_count[0]) 
);
defparam n30707_s0.INIT=16'h0100;
  LUT3 n30708_s0 (
    .F(n30708_3),
    .I0(main_basesoc_sdram_bankmachine7_trccon_ready),
    .I1(main_basesoc_sdram_bankmachine7_trccon_count[1]),
    .I2(main_basesoc_sdram_bankmachine7_trccon_count[0]) 
);
defparam n30708_s0.INIT=8'h10;
  LUT3 n30709_s0 (
    .F(n30709_3),
    .I0(main_basesoc_sdram_bankmachine7_trascon_ready),
    .I1(main_basesoc_sdram_bankmachine7_trascon_count[1]),
    .I2(main_basesoc_sdram_bankmachine7_trascon_count[0]) 
);
defparam n30709_s0.INIT=8'h10;
  LUT2 n30830_s0 (
    .F(n30830_3),
    .I0(main_basesoc_sdram_trrdcon_ready),
    .I1(main_basesoc_sdram_trrdcon_count) 
);
defparam n30830_s0.INIT=4'h4;
  LUT2 n30831_s0 (
    .F(n30831_3),
    .I0(main_basesoc_sdram_tccdcon_ready),
    .I1(main_basesoc_sdram_tccdcon_count) 
);
defparam n30831_s0.INIT=4'h4;
  LUT4 n30832_s0 (
    .F(n30832_3),
    .I0(main_basesoc_sdram_twtrcon_ready),
    .I1(main_basesoc_sdram_twtrcon_count[1]),
    .I2(main_basesoc_sdram_twtrcon_count[2]),
    .I3(main_basesoc_sdram_twtrcon_count[0]) 
);
defparam n30832_s0.INIT=16'h0100;
  LUT4 n19182_s0 (
    .F(n19182_3),
    .I0(n19182_4),
    .I1(n19182_5),
    .I2(n19182_6),
    .I3(n19182_7) 
);
defparam n19182_s0.INIT=16'hEFFF;
  LUT3 n19205_s0 (
    .F(builder_array_muxed5_9),
    .I0(main_basesoc_sdram_choose_req_ce_5),
    .I1(main_basesoc_sdram_choose_req_ce_6),
    .I2(n19205_4) 
);
defparam n19205_s0.INIT=8'h40;
  LUT4 n30867_s0 (
    .F(n30867_3),
    .I0(main_gw5ddrphy_dly_sel_storage[0]),
    .I1(n16867_11),
    .I2(n30867_4),
    .I3(sys_rst) 
);
defparam n30867_s0.INIT=16'hFF80;
  LUT4 n30883_s0 (
    .F(n30883_3),
    .I0(main_gw5ddrphy_dly_sel_storage[1]),
    .I1(n16867_11),
    .I2(n30867_4),
    .I3(sys_rst) 
);
defparam n30883_s0.INIT=16'hFF80;
  LUT4 n30899_s0 (
    .F(n30899_3),
    .I0(main_gw5ddrphy_dly_sel_storage[2]),
    .I1(n16867_11),
    .I2(n30867_4),
    .I3(sys_rst) 
);
defparam n30899_s0.INIT=16'hFF80;
  LUT4 n30915_s0 (
    .F(n30915_3),
    .I0(main_gw5ddrphy_dly_sel_storage[3]),
    .I1(n16867_11),
    .I2(n30867_4),
    .I3(sys_rst) 
);
defparam n30915_s0.INIT=16'hFF80;
  LUT2 n30938_s0 (
    .F(n30938_3),
    .I0(sys_rst),
    .I1(n17579_8) 
);
defparam n30938_s0.INIT=4'hE;
  LUT2 n30959_s0 (
    .F(n30959_3),
    .I0(sys_rst),
    .I1(n17471_4) 
);
defparam n30959_s0.INIT=4'hE;
  LUT4 n31025_s0 (
    .F(n31025_3),
    .I0(sys_rst),
    .I1(builder_bankmachine0_state[0]),
    .I2(builder_bankmachine0_state[1]),
    .I3(builder_bankmachine0_state[2]) 
);
defparam n31025_s0.INIT=16'hABBE;
  LUT2 n31026_s0 (
    .F(n31026_3),
    .I0(sys_rst),
    .I1(n31026_4) 
);
defparam n31026_s0.INIT=4'hE;
  LUT4 n31032_s0 (
    .F(n31032_3),
    .I0(sys_rst),
    .I1(builder_bankmachine1_state[0]),
    .I2(builder_bankmachine1_state[1]),
    .I3(builder_bankmachine1_state[2]) 
);
defparam n31032_s0.INIT=16'hABBE;
  LUT2 n31033_s0 (
    .F(n31033_3),
    .I0(sys_rst),
    .I1(n31033_4) 
);
defparam n31033_s0.INIT=4'hE;
  LUT2 n31035_s0 (
    .F(n31035_3),
    .I0(sys_rst),
    .I1(n31035_9) 
);
defparam n31035_s0.INIT=4'hE;
  LUT4 n31039_s0 (
    .F(n31039_3),
    .I0(sys_rst),
    .I1(builder_bankmachine2_state[0]),
    .I2(builder_bankmachine2_state[1]),
    .I3(builder_bankmachine2_state[2]) 
);
defparam n31039_s0.INIT=16'hABBE;
  LUT2 n31042_s0 (
    .F(n31042_3),
    .I0(sys_rst),
    .I1(n31042_7) 
);
defparam n31042_s0.INIT=4'hE;
  LUT4 n31046_s0 (
    .F(n31046_3),
    .I0(sys_rst),
    .I1(builder_bankmachine3_state[0]),
    .I2(builder_bankmachine3_state[1]),
    .I3(builder_bankmachine3_state[2]) 
);
defparam n31046_s0.INIT=16'hABBE;
  LUT3 n31047_s0 (
    .F(n31047_3),
    .I0(main_basesoc_sdram_bankmachine3_do_read_4),
    .I1(n31047_4),
    .I2(sys_rst) 
);
defparam n31047_s0.INIT=8'hF8;
  LUT2 n31049_s0 (
    .F(n31049_3),
    .I0(sys_rst),
    .I1(n31049_6) 
);
defparam n31049_s0.INIT=4'hE;
  LUT4 n31053_s0 (
    .F(n31053_3),
    .I0(sys_rst),
    .I1(builder_bankmachine4_state[0]),
    .I2(builder_bankmachine4_state[1]),
    .I3(builder_bankmachine4_state[2]) 
);
defparam n31053_s0.INIT=16'hABBE;
  LUT2 n31054_s0 (
    .F(n31054_3),
    .I0(sys_rst),
    .I1(n31054_4) 
);
defparam n31054_s0.INIT=4'hE;
  LUT3 n31056_s0 (
    .F(n31056_3),
    .I0(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel),
    .I1(n31056_7),
    .I2(sys_rst) 
);
defparam n31056_s0.INIT=8'hF8;
  LUT4 n31060_s0 (
    .F(n31060_3),
    .I0(sys_rst),
    .I1(builder_bankmachine5_state[0]),
    .I2(builder_bankmachine5_state[1]),
    .I3(builder_bankmachine5_state[2]) 
);
defparam n31060_s0.INIT=16'hABBE;
  LUT2 n31061_s0 (
    .F(n31061_3),
    .I0(sys_rst),
    .I1(n19182_4) 
);
defparam n31061_s0.INIT=4'hE;
  LUT4 n31063_s0 (
    .F(n31063_3),
    .I0(main_basesoc_sdram_trrdcon_valid_4),
    .I1(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel),
    .I2(n31063_7),
    .I3(sys_rst) 
);
defparam n31063_s0.INIT=16'hFF40;
  LUT4 n31067_s0 (
    .F(n31067_3),
    .I0(sys_rst),
    .I1(builder_bankmachine6_state[0]),
    .I2(builder_bankmachine6_state[1]),
    .I3(builder_bankmachine6_state[2]) 
);
defparam n31067_s0.INIT=16'hABBE;
  LUT2 n31068_s0 (
    .F(n31068_3),
    .I0(sys_rst),
    .I1(n31068_4) 
);
defparam n31068_s0.INIT=4'hE;
  LUT4 n31074_s0 (
    .F(n31074_3),
    .I0(sys_rst),
    .I1(builder_bankmachine7_state[0]),
    .I2(builder_bankmachine7_state[1]),
    .I3(builder_bankmachine7_state[2]) 
);
defparam n31074_s0.INIT=16'hABBE;
  LUT2 n31075_s0 (
    .F(n31075_3),
    .I0(sys_rst),
    .I1(n19182_5) 
);
defparam n31075_s0.INIT=4'hE;
  LUT4 n31077_s0 (
    .F(n31077_3),
    .I0(main_basesoc_sdram_choose_cmd_ce_4),
    .I1(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel),
    .I2(n31077_7),
    .I3(sys_rst) 
);
defparam n31077_s0.INIT=16'hFF40;
  LUT4 n31081_s0 (
    .F(n31081_3),
    .I0(main_basesoc_sdram_trrdcon_valid_4),
    .I1(main_basesoc_sdram_trrdcon_valid_30),
    .I2(main_basesoc_sdram_trrdcon_valid_6),
    .I3(sys_rst) 
);
defparam n31081_s0.INIT=16'hFF40;
  LUT2 n31084_s0 (
    .F(n31084_3),
    .I0(sys_rst),
    .I1(n31084_4) 
);
defparam n31084_s0.INIT=4'hE;
  LUT2 n31085_s0 (
    .F(n31085_3),
    .I0(sys_rst),
    .I1(builder_array_muxed13_10) 
);
defparam n31085_s0.INIT=4'hE;
  LUT4 n30607_s1 (
    .F(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel),
    .I0(builder_bankmachine4_state[2]),
    .I1(main_basesoc_sdram_bankmachine4_trccon_ready),
    .I2(builder_bankmachine4_state[1]),
    .I3(builder_bankmachine4_state[0]) 
);
defparam n30607_s1.INIT=16'h4000;
  LUT2 n25466_s0 (
    .F(n25466_3),
    .I0(main_gw5ddrphy_dly_sel_storage[0]),
    .I1(main_gw5ddrphy_pause1) 
);
defparam n25466_s0.INIT=4'hE;
  LUT2 n25561_s0 (
    .F(n25561_3),
    .I0(main_gw5ddrphy_dly_sel_storage[1]),
    .I1(main_gw5ddrphy_pause1) 
);
defparam n25561_s0.INIT=4'hE;
  LUT2 n25656_s0 (
    .F(n25656_3),
    .I0(main_gw5ddrphy_dly_sel_storage[2]),
    .I1(main_gw5ddrphy_pause1) 
);
defparam n25656_s0.INIT=4'hE;
  LUT2 n25751_s0 (
    .F(n25751_3),
    .I0(main_gw5ddrphy_dly_sel_storage[3]),
    .I1(main_gw5ddrphy_pause1) 
);
defparam n25751_s0.INIT=4'hE;
  LUT2 n26841_s0 (
    .F(n26841_3),
    .I0(main_gw5ddrphy_reset1),
    .I1(main_crg_locked) 
);
defparam n26841_s0.INIT=4'hB;
  LUT2 n25489_s1 (
    .F(n25489_5),
    .I0(main_gw5ddrphy_wrdata_en_tappeddelayline3),
    .I1(main_gw5ddrphy_wrdata_en_tappeddelayline4) 
);
defparam n25489_s1.INIT=4'h1;
  LUT4 main_gw5ddrphy_bitslip0_o_3_s4 (
    .F(main_gw5ddrphy_bitslip0_o[3]),
    .I0(main_gw5ddrphy_bitslip0_r[5]),
    .I1(main_gw5ddrphy_bitslip0_r[6]),
    .I2(main_gw5ddrphy_bitslip0_value[1]),
    .I3(main_gw5ddrphy_bitslip0_o_3_9) 
);
defparam main_gw5ddrphy_bitslip0_o_3_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip0_o_2_s4 (
    .F(main_gw5ddrphy_bitslip0_o[2]),
    .I0(main_gw5ddrphy_bitslip0_r[4]),
    .I1(main_gw5ddrphy_bitslip0_r[5]),
    .I2(main_gw5ddrphy_bitslip0_value[1]),
    .I3(main_gw5ddrphy_bitslip0_o_2_9) 
);
defparam main_gw5ddrphy_bitslip0_o_2_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip0_o_1_s4 (
    .F(main_gw5ddrphy_bitslip0_o[1]),
    .I0(main_gw5ddrphy_bitslip0_r[2]),
    .I1(main_gw5ddrphy_bitslip0_r[4]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip0_o_1_9) 
);
defparam main_gw5ddrphy_bitslip0_o_1_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip0_o_0_s4 (
    .F(main_gw5ddrphy_bitslip0_o[0]),
    .I0(main_gw5ddrphy_bitslip0_r[1]),
    .I1(main_gw5ddrphy_bitslip0_r[3]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip0_o_0_9) 
);
defparam main_gw5ddrphy_bitslip0_o_0_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip1_o_3_s4 (
    .F(main_gw5ddrphy_bitslip1_o[3]),
    .I0(main_gw5ddrphy_bitslip1_r[5]),
    .I1(main_gw5ddrphy_bitslip1_r[6]),
    .I2(main_gw5ddrphy_bitslip0_value[1]),
    .I3(main_gw5ddrphy_bitslip1_o_3_9) 
);
defparam main_gw5ddrphy_bitslip1_o_3_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip1_o_2_s4 (
    .F(main_gw5ddrphy_bitslip1_o[2]),
    .I0(main_gw5ddrphy_bitslip1_r[3]),
    .I1(main_gw5ddrphy_bitslip1_r[5]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip1_o_2_9) 
);
defparam main_gw5ddrphy_bitslip1_o_2_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip1_o_1_s4 (
    .F(main_gw5ddrphy_bitslip1_o[1]),
    .I0(main_gw5ddrphy_bitslip1_r[2]),
    .I1(main_gw5ddrphy_bitslip1_r[4]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip1_o_1_9) 
);
defparam main_gw5ddrphy_bitslip1_o_1_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip1_o_0_s4 (
    .F(main_gw5ddrphy_bitslip1_o[0]),
    .I0(main_gw5ddrphy_bitslip1_r[1]),
    .I1(main_gw5ddrphy_bitslip1_r[3]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip1_o_0_9) 
);
defparam main_gw5ddrphy_bitslip1_o_0_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip2_o_3_s4 (
    .F(main_gw5ddrphy_bitslip2_o[3]),
    .I0(main_gw5ddrphy_bitslip2_r[5]),
    .I1(main_gw5ddrphy_bitslip2_r[6]),
    .I2(main_gw5ddrphy_bitslip0_value[1]),
    .I3(main_gw5ddrphy_bitslip2_o_3_9) 
);
defparam main_gw5ddrphy_bitslip2_o_3_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip2_o_2_s4 (
    .F(main_gw5ddrphy_bitslip2_o[2]),
    .I0(main_gw5ddrphy_bitslip2_r[3]),
    .I1(main_gw5ddrphy_bitslip2_r[5]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip2_o_2_9) 
);
defparam main_gw5ddrphy_bitslip2_o_2_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip2_o_1_s4 (
    .F(main_gw5ddrphy_bitslip2_o[1]),
    .I0(main_gw5ddrphy_bitslip2_r[2]),
    .I1(main_gw5ddrphy_bitslip2_r[4]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip2_o_1_9) 
);
defparam main_gw5ddrphy_bitslip2_o_1_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip2_o_0_s4 (
    .F(main_gw5ddrphy_bitslip2_o[0]),
    .I0(main_gw5ddrphy_bitslip2_r[1]),
    .I1(main_gw5ddrphy_bitslip2_r[3]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip2_o_0_9) 
);
defparam main_gw5ddrphy_bitslip2_o_0_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip3_o_3_s4 (
    .F(main_gw5ddrphy_bitslip3_o[3]),
    .I0(main_gw5ddrphy_bitslip3_r[5]),
    .I1(main_gw5ddrphy_bitslip3_r[6]),
    .I2(main_gw5ddrphy_bitslip0_value[1]),
    .I3(main_gw5ddrphy_bitslip3_o_3_9) 
);
defparam main_gw5ddrphy_bitslip3_o_3_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip3_o_2_s4 (
    .F(main_gw5ddrphy_bitslip3_o[2]),
    .I0(main_gw5ddrphy_bitslip3_r[3]),
    .I1(main_gw5ddrphy_bitslip3_r[5]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip3_o_2_9) 
);
defparam main_gw5ddrphy_bitslip3_o_2_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip3_o_1_s4 (
    .F(main_gw5ddrphy_bitslip3_o[1]),
    .I0(main_gw5ddrphy_bitslip3_r[2]),
    .I1(main_gw5ddrphy_bitslip3_r[4]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip3_o_1_9) 
);
defparam main_gw5ddrphy_bitslip3_o_1_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip3_o_0_s4 (
    .F(main_gw5ddrphy_bitslip3_o[0]),
    .I0(main_gw5ddrphy_bitslip3_r[1]),
    .I1(main_gw5ddrphy_bitslip3_r[3]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip3_o_0_9) 
);
defparam main_gw5ddrphy_bitslip3_o_0_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip4_o_3_s4 (
    .F(main_gw5ddrphy_bitslip4_o[3]),
    .I0(main_gw5ddrphy_bitslip4_r[5]),
    .I1(main_gw5ddrphy_bitslip4_r[6]),
    .I2(main_gw5ddrphy_bitslip0_value[1]),
    .I3(main_gw5ddrphy_bitslip4_o_3_9) 
);
defparam main_gw5ddrphy_bitslip4_o_3_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip4_o_2_s4 (
    .F(main_gw5ddrphy_bitslip4_o[2]),
    .I0(main_gw5ddrphy_bitslip4_r[3]),
    .I1(main_gw5ddrphy_bitslip4_r[5]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip4_o_2_9) 
);
defparam main_gw5ddrphy_bitslip4_o_2_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip4_o_1_s4 (
    .F(main_gw5ddrphy_bitslip4_o[1]),
    .I0(main_gw5ddrphy_bitslip4_r[2]),
    .I1(main_gw5ddrphy_bitslip4_r[4]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip4_o_1_9) 
);
defparam main_gw5ddrphy_bitslip4_o_1_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip4_o_0_s4 (
    .F(main_gw5ddrphy_bitslip4_o[0]),
    .I0(main_gw5ddrphy_bitslip4_r[1]),
    .I1(main_gw5ddrphy_bitslip4_r[3]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip4_o_0_9) 
);
defparam main_gw5ddrphy_bitslip4_o_0_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip5_o_3_s4 (
    .F(main_gw5ddrphy_bitslip5_o[3]),
    .I0(main_gw5ddrphy_bitslip5_r[5]),
    .I1(main_gw5ddrphy_bitslip5_r[6]),
    .I2(main_gw5ddrphy_bitslip0_value[1]),
    .I3(main_gw5ddrphy_bitslip5_o_3_9) 
);
defparam main_gw5ddrphy_bitslip5_o_3_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip5_o_2_s4 (
    .F(main_gw5ddrphy_bitslip5_o[2]),
    .I0(main_gw5ddrphy_bitslip5_r[3]),
    .I1(main_gw5ddrphy_bitslip5_r[5]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip5_o_2_9) 
);
defparam main_gw5ddrphy_bitslip5_o_2_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip5_o_1_s4 (
    .F(main_gw5ddrphy_bitslip5_o[1]),
    .I0(main_gw5ddrphy_bitslip5_r[2]),
    .I1(main_gw5ddrphy_bitslip5_r[4]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip5_o_1_9) 
);
defparam main_gw5ddrphy_bitslip5_o_1_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip5_o_0_s4 (
    .F(main_gw5ddrphy_bitslip5_o[0]),
    .I0(main_gw5ddrphy_bitslip5_r[1]),
    .I1(main_gw5ddrphy_bitslip5_r[3]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip5_o_0_9) 
);
defparam main_gw5ddrphy_bitslip5_o_0_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip6_o_3_s4 (
    .F(main_gw5ddrphy_bitslip6_o[3]),
    .I0(main_gw5ddrphy_bitslip6_r[5]),
    .I1(main_gw5ddrphy_bitslip6_r[6]),
    .I2(main_gw5ddrphy_bitslip0_value[1]),
    .I3(main_gw5ddrphy_bitslip6_o_3_9) 
);
defparam main_gw5ddrphy_bitslip6_o_3_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip6_o_2_s4 (
    .F(main_gw5ddrphy_bitslip6_o[2]),
    .I0(main_gw5ddrphy_bitslip6_r[3]),
    .I1(main_gw5ddrphy_bitslip6_r[5]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip6_o_2_9) 
);
defparam main_gw5ddrphy_bitslip6_o_2_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip6_o_1_s4 (
    .F(main_gw5ddrphy_bitslip6_o[1]),
    .I0(main_gw5ddrphy_bitslip6_r[2]),
    .I1(main_gw5ddrphy_bitslip6_r[4]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip6_o_1_9) 
);
defparam main_gw5ddrphy_bitslip6_o_1_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip6_o_0_s4 (
    .F(main_gw5ddrphy_bitslip6_o[0]),
    .I0(main_gw5ddrphy_bitslip6_r[1]),
    .I1(main_gw5ddrphy_bitslip6_r[3]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip6_o_0_9) 
);
defparam main_gw5ddrphy_bitslip6_o_0_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip7_o_3_s4 (
    .F(main_gw5ddrphy_bitslip7_o[3]),
    .I0(main_gw5ddrphy_bitslip7_r[5]),
    .I1(main_gw5ddrphy_bitslip7_r[6]),
    .I2(main_gw5ddrphy_bitslip0_value[1]),
    .I3(main_gw5ddrphy_bitslip7_o_3_9) 
);
defparam main_gw5ddrphy_bitslip7_o_3_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip7_o_2_s4 (
    .F(main_gw5ddrphy_bitslip7_o[2]),
    .I0(main_gw5ddrphy_bitslip7_r[3]),
    .I1(main_gw5ddrphy_bitslip7_r[5]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip7_o_2_9) 
);
defparam main_gw5ddrphy_bitslip7_o_2_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip7_o_1_s4 (
    .F(main_gw5ddrphy_bitslip7_o[1]),
    .I0(main_gw5ddrphy_bitslip7_r[2]),
    .I1(main_gw5ddrphy_bitslip7_r[4]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip7_o_1_9) 
);
defparam main_gw5ddrphy_bitslip7_o_1_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip7_o_0_s4 (
    .F(main_gw5ddrphy_bitslip7_o[0]),
    .I0(main_gw5ddrphy_bitslip7_r[1]),
    .I1(main_gw5ddrphy_bitslip7_r[3]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip7_o_0_9) 
);
defparam main_gw5ddrphy_bitslip7_o_0_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip8_o_3_s4 (
    .F(main_gw5ddrphy_bitslip8_o[3]),
    .I0(main_gw5ddrphy_bitslip8_r[5]),
    .I1(main_gw5ddrphy_bitslip8_r[6]),
    .I2(main_gw5ddrphy_bitslip8_value[1]),
    .I3(main_gw5ddrphy_bitslip8_o_3_9) 
);
defparam main_gw5ddrphy_bitslip8_o_3_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip8_o_2_s4 (
    .F(main_gw5ddrphy_bitslip8_o[2]),
    .I0(main_gw5ddrphy_bitslip8_r[4]),
    .I1(main_gw5ddrphy_bitslip8_r[5]),
    .I2(main_gw5ddrphy_bitslip8_value[1]),
    .I3(main_gw5ddrphy_bitslip8_o_2_9) 
);
defparam main_gw5ddrphy_bitslip8_o_2_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip8_o_1_s4 (
    .F(main_gw5ddrphy_bitslip8_o[1]),
    .I0(main_gw5ddrphy_bitslip8_r[2]),
    .I1(main_gw5ddrphy_bitslip8_r[4]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip8_o_1_9) 
);
defparam main_gw5ddrphy_bitslip8_o_1_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip8_o_0_s4 (
    .F(main_gw5ddrphy_bitslip8_o[0]),
    .I0(main_gw5ddrphy_bitslip8_r[1]),
    .I1(main_gw5ddrphy_bitslip8_r[3]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip8_o_0_9) 
);
defparam main_gw5ddrphy_bitslip8_o_0_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip9_o_3_s4 (
    .F(main_gw5ddrphy_bitslip9_o[3]),
    .I0(main_gw5ddrphy_bitslip9_r[5]),
    .I1(main_gw5ddrphy_bitslip9_r[6]),
    .I2(main_gw5ddrphy_bitslip8_value[1]),
    .I3(main_gw5ddrphy_bitslip9_o_3_9) 
);
defparam main_gw5ddrphy_bitslip9_o_3_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip9_o_2_s4 (
    .F(main_gw5ddrphy_bitslip9_o[2]),
    .I0(main_gw5ddrphy_bitslip9_r[3]),
    .I1(main_gw5ddrphy_bitslip9_r[5]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip9_o_2_9) 
);
defparam main_gw5ddrphy_bitslip9_o_2_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip9_o_1_s4 (
    .F(main_gw5ddrphy_bitslip9_o[1]),
    .I0(main_gw5ddrphy_bitslip9_r[2]),
    .I1(main_gw5ddrphy_bitslip9_r[4]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip9_o_1_9) 
);
defparam main_gw5ddrphy_bitslip9_o_1_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip9_o_0_s4 (
    .F(main_gw5ddrphy_bitslip9_o[0]),
    .I0(main_gw5ddrphy_bitslip9_r[1]),
    .I1(main_gw5ddrphy_bitslip9_r[3]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip9_o_0_9) 
);
defparam main_gw5ddrphy_bitslip9_o_0_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip10_o_3_s4 (
    .F(main_gw5ddrphy_bitslip10_o[3]),
    .I0(main_gw5ddrphy_bitslip10_r[5]),
    .I1(main_gw5ddrphy_bitslip10_r[6]),
    .I2(main_gw5ddrphy_bitslip8_value[1]),
    .I3(main_gw5ddrphy_bitslip10_o_3_9) 
);
defparam main_gw5ddrphy_bitslip10_o_3_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip10_o_2_s4 (
    .F(main_gw5ddrphy_bitslip10_o[2]),
    .I0(main_gw5ddrphy_bitslip10_r[3]),
    .I1(main_gw5ddrphy_bitslip10_r[5]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip10_o_2_9) 
);
defparam main_gw5ddrphy_bitslip10_o_2_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip10_o_1_s4 (
    .F(main_gw5ddrphy_bitslip10_o[1]),
    .I0(main_gw5ddrphy_bitslip10_r[2]),
    .I1(main_gw5ddrphy_bitslip10_r[4]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip10_o_1_9) 
);
defparam main_gw5ddrphy_bitslip10_o_1_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip10_o_0_s4 (
    .F(main_gw5ddrphy_bitslip10_o[0]),
    .I0(main_gw5ddrphy_bitslip10_r[1]),
    .I1(main_gw5ddrphy_bitslip10_r[3]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip10_o_0_9) 
);
defparam main_gw5ddrphy_bitslip10_o_0_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip11_o_3_s4 (
    .F(main_gw5ddrphy_bitslip11_o[3]),
    .I0(main_gw5ddrphy_bitslip11_r[5]),
    .I1(main_gw5ddrphy_bitslip11_r[6]),
    .I2(main_gw5ddrphy_bitslip8_value[1]),
    .I3(main_gw5ddrphy_bitslip11_o_3_9) 
);
defparam main_gw5ddrphy_bitslip11_o_3_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip11_o_2_s4 (
    .F(main_gw5ddrphy_bitslip11_o[2]),
    .I0(main_gw5ddrphy_bitslip11_r[3]),
    .I1(main_gw5ddrphy_bitslip11_r[5]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip11_o_2_9) 
);
defparam main_gw5ddrphy_bitslip11_o_2_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip11_o_1_s4 (
    .F(main_gw5ddrphy_bitslip11_o[1]),
    .I0(main_gw5ddrphy_bitslip11_r[2]),
    .I1(main_gw5ddrphy_bitslip11_r[4]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip11_o_1_9) 
);
defparam main_gw5ddrphy_bitslip11_o_1_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip11_o_0_s4 (
    .F(main_gw5ddrphy_bitslip11_o[0]),
    .I0(main_gw5ddrphy_bitslip11_r[1]),
    .I1(main_gw5ddrphy_bitslip11_r[3]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip11_o_0_9) 
);
defparam main_gw5ddrphy_bitslip11_o_0_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip12_o_3_s4 (
    .F(main_gw5ddrphy_bitslip12_o[3]),
    .I0(main_gw5ddrphy_bitslip12_r[5]),
    .I1(main_gw5ddrphy_bitslip12_r[6]),
    .I2(main_gw5ddrphy_bitslip8_value[1]),
    .I3(main_gw5ddrphy_bitslip12_o_3_9) 
);
defparam main_gw5ddrphy_bitslip12_o_3_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip12_o_2_s4 (
    .F(main_gw5ddrphy_bitslip12_o[2]),
    .I0(main_gw5ddrphy_bitslip12_r[3]),
    .I1(main_gw5ddrphy_bitslip12_r[5]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip12_o_2_9) 
);
defparam main_gw5ddrphy_bitslip12_o_2_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip12_o_1_s4 (
    .F(main_gw5ddrphy_bitslip12_o[1]),
    .I0(main_gw5ddrphy_bitslip12_r[2]),
    .I1(main_gw5ddrphy_bitslip12_r[4]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip12_o_1_9) 
);
defparam main_gw5ddrphy_bitslip12_o_1_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip12_o_0_s4 (
    .F(main_gw5ddrphy_bitslip12_o[0]),
    .I0(main_gw5ddrphy_bitslip12_r[1]),
    .I1(main_gw5ddrphy_bitslip12_r[3]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip12_o_0_9) 
);
defparam main_gw5ddrphy_bitslip12_o_0_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip13_o_3_s4 (
    .F(main_gw5ddrphy_bitslip13_o[3]),
    .I0(main_gw5ddrphy_bitslip13_r[5]),
    .I1(main_gw5ddrphy_bitslip13_r[6]),
    .I2(main_gw5ddrphy_bitslip8_value[1]),
    .I3(main_gw5ddrphy_bitslip13_o_3_9) 
);
defparam main_gw5ddrphy_bitslip13_o_3_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip13_o_2_s4 (
    .F(main_gw5ddrphy_bitslip13_o[2]),
    .I0(main_gw5ddrphy_bitslip13_r[3]),
    .I1(main_gw5ddrphy_bitslip13_r[5]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip13_o_2_9) 
);
defparam main_gw5ddrphy_bitslip13_o_2_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip13_o_1_s4 (
    .F(main_gw5ddrphy_bitslip13_o[1]),
    .I0(main_gw5ddrphy_bitslip13_r[2]),
    .I1(main_gw5ddrphy_bitslip13_r[4]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip13_o_1_9) 
);
defparam main_gw5ddrphy_bitslip13_o_1_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip13_o_0_s4 (
    .F(main_gw5ddrphy_bitslip13_o[0]),
    .I0(main_gw5ddrphy_bitslip13_r[1]),
    .I1(main_gw5ddrphy_bitslip13_r[3]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip13_o_0_9) 
);
defparam main_gw5ddrphy_bitslip13_o_0_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip14_o_3_s4 (
    .F(main_gw5ddrphy_bitslip14_o[3]),
    .I0(main_gw5ddrphy_bitslip14_r[5]),
    .I1(main_gw5ddrphy_bitslip14_r[6]),
    .I2(main_gw5ddrphy_bitslip8_value[1]),
    .I3(main_gw5ddrphy_bitslip14_o_3_9) 
);
defparam main_gw5ddrphy_bitslip14_o_3_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip14_o_2_s4 (
    .F(main_gw5ddrphy_bitslip14_o[2]),
    .I0(main_gw5ddrphy_bitslip14_r[3]),
    .I1(main_gw5ddrphy_bitslip14_r[5]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip14_o_2_9) 
);
defparam main_gw5ddrphy_bitslip14_o_2_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip14_o_1_s4 (
    .F(main_gw5ddrphy_bitslip14_o[1]),
    .I0(main_gw5ddrphy_bitslip14_r[2]),
    .I1(main_gw5ddrphy_bitslip14_r[4]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip14_o_1_9) 
);
defparam main_gw5ddrphy_bitslip14_o_1_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip14_o_0_s4 (
    .F(main_gw5ddrphy_bitslip14_o[0]),
    .I0(main_gw5ddrphy_bitslip14_r[1]),
    .I1(main_gw5ddrphy_bitslip14_r[3]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip14_o_0_9) 
);
defparam main_gw5ddrphy_bitslip14_o_0_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip15_o_3_s4 (
    .F(main_gw5ddrphy_bitslip15_o[3]),
    .I0(main_gw5ddrphy_bitslip15_r[5]),
    .I1(main_gw5ddrphy_bitslip15_r[6]),
    .I2(main_gw5ddrphy_bitslip8_value[1]),
    .I3(main_gw5ddrphy_bitslip15_o_3_9) 
);
defparam main_gw5ddrphy_bitslip15_o_3_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip15_o_2_s4 (
    .F(main_gw5ddrphy_bitslip15_o[2]),
    .I0(main_gw5ddrphy_bitslip15_r[3]),
    .I1(main_gw5ddrphy_bitslip15_r[5]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip15_o_2_9) 
);
defparam main_gw5ddrphy_bitslip15_o_2_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip15_o_1_s4 (
    .F(main_gw5ddrphy_bitslip15_o[1]),
    .I0(main_gw5ddrphy_bitslip15_r[2]),
    .I1(main_gw5ddrphy_bitslip15_r[4]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip15_o_1_9) 
);
defparam main_gw5ddrphy_bitslip15_o_1_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip15_o_0_s4 (
    .F(main_gw5ddrphy_bitslip15_o[0]),
    .I0(main_gw5ddrphy_bitslip15_r[1]),
    .I1(main_gw5ddrphy_bitslip15_r[3]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip15_o_0_9) 
);
defparam main_gw5ddrphy_bitslip15_o_0_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip16_o_3_s4 (
    .F(main_gw5ddrphy_bitslip16_o[3]),
    .I0(main_gw5ddrphy_bitslip16_r[5]),
    .I1(main_gw5ddrphy_bitslip16_r[6]),
    .I2(main_gw5ddrphy_bitslip16_value[1]),
    .I3(main_gw5ddrphy_bitslip16_o_3_9) 
);
defparam main_gw5ddrphy_bitslip16_o_3_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip16_o_2_s4 (
    .F(main_gw5ddrphy_bitslip16_o[2]),
    .I0(main_gw5ddrphy_bitslip16_r[4]),
    .I1(main_gw5ddrphy_bitslip16_r[5]),
    .I2(main_gw5ddrphy_bitslip16_value[1]),
    .I3(main_gw5ddrphy_bitslip16_o_2_9) 
);
defparam main_gw5ddrphy_bitslip16_o_2_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip16_o_1_s4 (
    .F(main_gw5ddrphy_bitslip16_o[1]),
    .I0(main_gw5ddrphy_bitslip16_r[2]),
    .I1(main_gw5ddrphy_bitslip16_r[4]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip16_o_1_9) 
);
defparam main_gw5ddrphy_bitslip16_o_1_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip16_o_0_s4 (
    .F(main_gw5ddrphy_bitslip16_o[0]),
    .I0(main_gw5ddrphy_bitslip16_r[1]),
    .I1(main_gw5ddrphy_bitslip16_r[3]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip16_o_0_9) 
);
defparam main_gw5ddrphy_bitslip16_o_0_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip17_o_3_s4 (
    .F(main_gw5ddrphy_bitslip17_o[3]),
    .I0(main_gw5ddrphy_bitslip17_r[5]),
    .I1(main_gw5ddrphy_bitslip17_r[6]),
    .I2(main_gw5ddrphy_bitslip16_value[1]),
    .I3(main_gw5ddrphy_bitslip17_o_3_9) 
);
defparam main_gw5ddrphy_bitslip17_o_3_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip17_o_2_s4 (
    .F(main_gw5ddrphy_bitslip17_o[2]),
    .I0(main_gw5ddrphy_bitslip17_r[5]),
    .I1(main_gw5ddrphy_bitslip17_r[3]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip17_o_2_9) 
);
defparam main_gw5ddrphy_bitslip17_o_2_s4.INIT=16'hA0CF;
  LUT4 main_gw5ddrphy_bitslip17_o_1_s4 (
    .F(main_gw5ddrphy_bitslip17_o[1]),
    .I0(main_gw5ddrphy_bitslip17_r[2]),
    .I1(main_gw5ddrphy_bitslip17_r[4]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip17_o_1_9) 
);
defparam main_gw5ddrphy_bitslip17_o_1_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip17_o_0_s4 (
    .F(main_gw5ddrphy_bitslip17_o[0]),
    .I0(main_gw5ddrphy_bitslip17_r[1]),
    .I1(main_gw5ddrphy_bitslip17_r[3]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip17_o_0_9) 
);
defparam main_gw5ddrphy_bitslip17_o_0_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip18_o_3_s4 (
    .F(main_gw5ddrphy_bitslip18_o[3]),
    .I0(main_gw5ddrphy_bitslip18_r[5]),
    .I1(main_gw5ddrphy_bitslip18_r[6]),
    .I2(main_gw5ddrphy_bitslip16_value[1]),
    .I3(main_gw5ddrphy_bitslip18_o_3_9) 
);
defparam main_gw5ddrphy_bitslip18_o_3_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip18_o_2_s4 (
    .F(main_gw5ddrphy_bitslip18_o[2]),
    .I0(main_gw5ddrphy_bitslip18_r[3]),
    .I1(main_gw5ddrphy_bitslip18_r[5]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip18_o_2_9) 
);
defparam main_gw5ddrphy_bitslip18_o_2_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip18_o_1_s4 (
    .F(main_gw5ddrphy_bitslip18_o[1]),
    .I0(main_gw5ddrphy_bitslip18_r[2]),
    .I1(main_gw5ddrphy_bitslip18_r[4]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip18_o_1_9) 
);
defparam main_gw5ddrphy_bitslip18_o_1_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip18_o_0_s4 (
    .F(main_gw5ddrphy_bitslip18_o[0]),
    .I0(main_gw5ddrphy_bitslip18_r[1]),
    .I1(main_gw5ddrphy_bitslip18_r[3]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip18_o_0_9) 
);
defparam main_gw5ddrphy_bitslip18_o_0_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip19_o_3_s4 (
    .F(main_gw5ddrphy_bitslip19_o[3]),
    .I0(main_gw5ddrphy_bitslip19_r[5]),
    .I1(main_gw5ddrphy_bitslip19_r[6]),
    .I2(main_gw5ddrphy_bitslip16_value[1]),
    .I3(main_gw5ddrphy_bitslip19_o_3_9) 
);
defparam main_gw5ddrphy_bitslip19_o_3_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip19_o_2_s4 (
    .F(main_gw5ddrphy_bitslip19_o[2]),
    .I0(main_gw5ddrphy_bitslip19_r[3]),
    .I1(main_gw5ddrphy_bitslip19_r[5]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip19_o_2_9) 
);
defparam main_gw5ddrphy_bitslip19_o_2_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip19_o_1_s4 (
    .F(main_gw5ddrphy_bitslip19_o[1]),
    .I0(main_gw5ddrphy_bitslip19_r[2]),
    .I1(main_gw5ddrphy_bitslip19_r[4]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip19_o_1_9) 
);
defparam main_gw5ddrphy_bitslip19_o_1_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip19_o_0_s4 (
    .F(main_gw5ddrphy_bitslip19_o[0]),
    .I0(main_gw5ddrphy_bitslip19_r[1]),
    .I1(main_gw5ddrphy_bitslip19_r[3]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip19_o_0_9) 
);
defparam main_gw5ddrphy_bitslip19_o_0_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip20_o_3_s4 (
    .F(main_gw5ddrphy_bitslip20_o[3]),
    .I0(main_gw5ddrphy_bitslip20_r[5]),
    .I1(main_gw5ddrphy_bitslip20_r[6]),
    .I2(main_gw5ddrphy_bitslip16_value[1]),
    .I3(main_gw5ddrphy_bitslip20_o_3_9) 
);
defparam main_gw5ddrphy_bitslip20_o_3_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip20_o_2_s4 (
    .F(main_gw5ddrphy_bitslip20_o[2]),
    .I0(main_gw5ddrphy_bitslip20_r[3]),
    .I1(main_gw5ddrphy_bitslip20_r[5]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip20_o_2_9) 
);
defparam main_gw5ddrphy_bitslip20_o_2_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip20_o_1_s4 (
    .F(main_gw5ddrphy_bitslip20_o[1]),
    .I0(main_gw5ddrphy_bitslip20_r[2]),
    .I1(main_gw5ddrphy_bitslip20_r[4]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip20_o_1_9) 
);
defparam main_gw5ddrphy_bitslip20_o_1_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip20_o_0_s4 (
    .F(main_gw5ddrphy_bitslip20_o[0]),
    .I0(main_gw5ddrphy_bitslip20_r[1]),
    .I1(main_gw5ddrphy_bitslip20_r[3]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip20_o_0_9) 
);
defparam main_gw5ddrphy_bitslip20_o_0_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip21_o_3_s4 (
    .F(main_gw5ddrphy_bitslip21_o[3]),
    .I0(main_gw5ddrphy_bitslip21_r[5]),
    .I1(main_gw5ddrphy_bitslip21_r[6]),
    .I2(main_gw5ddrphy_bitslip16_value[1]),
    .I3(main_gw5ddrphy_bitslip21_o_3_9) 
);
defparam main_gw5ddrphy_bitslip21_o_3_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip21_o_2_s4 (
    .F(main_gw5ddrphy_bitslip21_o[2]),
    .I0(main_gw5ddrphy_bitslip21_r[3]),
    .I1(main_gw5ddrphy_bitslip21_r[5]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip21_o_2_9) 
);
defparam main_gw5ddrphy_bitslip21_o_2_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip21_o_1_s4 (
    .F(main_gw5ddrphy_bitslip21_o[1]),
    .I0(main_gw5ddrphy_bitslip21_r[2]),
    .I1(main_gw5ddrphy_bitslip21_r[4]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip21_o_1_9) 
);
defparam main_gw5ddrphy_bitslip21_o_1_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip21_o_0_s4 (
    .F(main_gw5ddrphy_bitslip21_o[0]),
    .I0(main_gw5ddrphy_bitslip21_r[1]),
    .I1(main_gw5ddrphy_bitslip21_r[3]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip21_o_0_9) 
);
defparam main_gw5ddrphy_bitslip21_o_0_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip22_o_3_s4 (
    .F(main_gw5ddrphy_bitslip22_o[3]),
    .I0(main_gw5ddrphy_bitslip22_r[5]),
    .I1(main_gw5ddrphy_bitslip22_r[6]),
    .I2(main_gw5ddrphy_bitslip16_value[1]),
    .I3(main_gw5ddrphy_bitslip22_o_3_9) 
);
defparam main_gw5ddrphy_bitslip22_o_3_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip22_o_2_s4 (
    .F(main_gw5ddrphy_bitslip22_o[2]),
    .I0(main_gw5ddrphy_bitslip22_r[3]),
    .I1(main_gw5ddrphy_bitslip22_r[5]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip22_o_2_9) 
);
defparam main_gw5ddrphy_bitslip22_o_2_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip22_o_1_s4 (
    .F(main_gw5ddrphy_bitslip22_o[1]),
    .I0(main_gw5ddrphy_bitslip22_r[2]),
    .I1(main_gw5ddrphy_bitslip22_r[4]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip22_o_1_9) 
);
defparam main_gw5ddrphy_bitslip22_o_1_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip22_o_0_s4 (
    .F(main_gw5ddrphy_bitslip22_o[0]),
    .I0(main_gw5ddrphy_bitslip22_r[1]),
    .I1(main_gw5ddrphy_bitslip22_r[3]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip22_o_0_9) 
);
defparam main_gw5ddrphy_bitslip22_o_0_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip23_o_3_s4 (
    .F(main_gw5ddrphy_bitslip23_o[3]),
    .I0(main_gw5ddrphy_bitslip23_r[5]),
    .I1(main_gw5ddrphy_bitslip23_r[6]),
    .I2(main_gw5ddrphy_bitslip16_value[1]),
    .I3(main_gw5ddrphy_bitslip23_o_3_9) 
);
defparam main_gw5ddrphy_bitslip23_o_3_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip23_o_2_s4 (
    .F(main_gw5ddrphy_bitslip23_o[2]),
    .I0(main_gw5ddrphy_bitslip23_r[3]),
    .I1(main_gw5ddrphy_bitslip23_r[5]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip23_o_2_9) 
);
defparam main_gw5ddrphy_bitslip23_o_2_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip23_o_1_s4 (
    .F(main_gw5ddrphy_bitslip23_o[1]),
    .I0(main_gw5ddrphy_bitslip23_r[2]),
    .I1(main_gw5ddrphy_bitslip23_r[4]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip23_o_1_9) 
);
defparam main_gw5ddrphy_bitslip23_o_1_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip23_o_0_s4 (
    .F(main_gw5ddrphy_bitslip23_o[0]),
    .I0(main_gw5ddrphy_bitslip23_r[1]),
    .I1(main_gw5ddrphy_bitslip23_r[3]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip23_o_0_9) 
);
defparam main_gw5ddrphy_bitslip23_o_0_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip24_o_3_s4 (
    .F(main_gw5ddrphy_bitslip24_o[3]),
    .I0(main_gw5ddrphy_bitslip24_r[5]),
    .I1(main_gw5ddrphy_bitslip24_r[6]),
    .I2(main_gw5ddrphy_bitslip24_value[1]),
    .I3(main_gw5ddrphy_bitslip24_o_3_9) 
);
defparam main_gw5ddrphy_bitslip24_o_3_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip24_o_2_s4 (
    .F(main_gw5ddrphy_bitslip24_o[2]),
    .I0(main_gw5ddrphy_bitslip24_r[4]),
    .I1(main_gw5ddrphy_bitslip24_r[5]),
    .I2(main_gw5ddrphy_bitslip24_value[1]),
    .I3(main_gw5ddrphy_bitslip24_o_2_9) 
);
defparam main_gw5ddrphy_bitslip24_o_2_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip24_o_1_s4 (
    .F(main_gw5ddrphy_bitslip24_o[1]),
    .I0(main_gw5ddrphy_bitslip24_r[2]),
    .I1(main_gw5ddrphy_bitslip24_r[4]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip24_o_1_9) 
);
defparam main_gw5ddrphy_bitslip24_o_1_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip24_o_0_s4 (
    .F(main_gw5ddrphy_bitslip24_o[0]),
    .I0(main_gw5ddrphy_bitslip24_r[1]),
    .I1(main_gw5ddrphy_bitslip24_r[3]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip24_o_0_9) 
);
defparam main_gw5ddrphy_bitslip24_o_0_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip25_o_3_s4 (
    .F(main_gw5ddrphy_bitslip25_o[3]),
    .I0(main_gw5ddrphy_bitslip25_r[5]),
    .I1(main_gw5ddrphy_bitslip25_r[6]),
    .I2(main_gw5ddrphy_bitslip24_value[1]),
    .I3(main_gw5ddrphy_bitslip25_o_3_9) 
);
defparam main_gw5ddrphy_bitslip25_o_3_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip25_o_2_s4 (
    .F(main_gw5ddrphy_bitslip25_o[2]),
    .I0(main_gw5ddrphy_bitslip25_r[3]),
    .I1(main_gw5ddrphy_bitslip25_r[5]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip25_o_2_9) 
);
defparam main_gw5ddrphy_bitslip25_o_2_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip25_o_1_s4 (
    .F(main_gw5ddrphy_bitslip25_o[1]),
    .I0(main_gw5ddrphy_bitslip25_r[2]),
    .I1(main_gw5ddrphy_bitslip25_r[4]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip25_o_1_9) 
);
defparam main_gw5ddrphy_bitslip25_o_1_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip25_o_0_s4 (
    .F(main_gw5ddrphy_bitslip25_o[0]),
    .I0(main_gw5ddrphy_bitslip25_r[1]),
    .I1(main_gw5ddrphy_bitslip25_r[3]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip25_o_0_9) 
);
defparam main_gw5ddrphy_bitslip25_o_0_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip26_o_3_s4 (
    .F(main_gw5ddrphy_bitslip26_o[3]),
    .I0(main_gw5ddrphy_bitslip26_r[5]),
    .I1(main_gw5ddrphy_bitslip26_r[6]),
    .I2(main_gw5ddrphy_bitslip24_value[1]),
    .I3(main_gw5ddrphy_bitslip26_o_3_9) 
);
defparam main_gw5ddrphy_bitslip26_o_3_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip26_o_2_s4 (
    .F(main_gw5ddrphy_bitslip26_o[2]),
    .I0(main_gw5ddrphy_bitslip26_r[3]),
    .I1(main_gw5ddrphy_bitslip26_r[5]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip26_o_2_9) 
);
defparam main_gw5ddrphy_bitslip26_o_2_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip26_o_1_s4 (
    .F(main_gw5ddrphy_bitslip26_o[1]),
    .I0(main_gw5ddrphy_bitslip26_r[2]),
    .I1(main_gw5ddrphy_bitslip26_r[4]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip26_o_1_9) 
);
defparam main_gw5ddrphy_bitslip26_o_1_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip26_o_0_s4 (
    .F(main_gw5ddrphy_bitslip26_o[0]),
    .I0(main_gw5ddrphy_bitslip26_r[1]),
    .I1(main_gw5ddrphy_bitslip26_r[3]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip26_o_0_9) 
);
defparam main_gw5ddrphy_bitslip26_o_0_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip27_o_3_s4 (
    .F(main_gw5ddrphy_bitslip27_o[3]),
    .I0(main_gw5ddrphy_bitslip27_r[5]),
    .I1(main_gw5ddrphy_bitslip27_r[6]),
    .I2(main_gw5ddrphy_bitslip24_value[1]),
    .I3(main_gw5ddrphy_bitslip27_o_3_9) 
);
defparam main_gw5ddrphy_bitslip27_o_3_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip27_o_2_s4 (
    .F(main_gw5ddrphy_bitslip27_o[2]),
    .I0(main_gw5ddrphy_bitslip27_r[3]),
    .I1(main_gw5ddrphy_bitslip27_r[5]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip27_o_2_9) 
);
defparam main_gw5ddrphy_bitslip27_o_2_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip27_o_1_s4 (
    .F(main_gw5ddrphy_bitslip27_o[1]),
    .I0(main_gw5ddrphy_bitslip27_r[2]),
    .I1(main_gw5ddrphy_bitslip27_r[4]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip27_o_1_9) 
);
defparam main_gw5ddrphy_bitslip27_o_1_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip27_o_0_s4 (
    .F(main_gw5ddrphy_bitslip27_o[0]),
    .I0(main_gw5ddrphy_bitslip27_r[1]),
    .I1(main_gw5ddrphy_bitslip27_r[3]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip27_o_0_9) 
);
defparam main_gw5ddrphy_bitslip27_o_0_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip28_o_3_s4 (
    .F(main_gw5ddrphy_bitslip28_o[3]),
    .I0(main_gw5ddrphy_bitslip28_r[5]),
    .I1(main_gw5ddrphy_bitslip28_r[6]),
    .I2(main_gw5ddrphy_bitslip24_value[1]),
    .I3(main_gw5ddrphy_bitslip28_o_3_9) 
);
defparam main_gw5ddrphy_bitslip28_o_3_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip28_o_2_s4 (
    .F(main_gw5ddrphy_bitslip28_o[2]),
    .I0(main_gw5ddrphy_bitslip28_r[3]),
    .I1(main_gw5ddrphy_bitslip28_r[5]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip28_o_2_9) 
);
defparam main_gw5ddrphy_bitslip28_o_2_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip28_o_1_s4 (
    .F(main_gw5ddrphy_bitslip28_o[1]),
    .I0(main_gw5ddrphy_bitslip28_r[2]),
    .I1(main_gw5ddrphy_bitslip28_r[4]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip28_o_1_9) 
);
defparam main_gw5ddrphy_bitslip28_o_1_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip28_o_0_s4 (
    .F(main_gw5ddrphy_bitslip28_o[0]),
    .I0(main_gw5ddrphy_bitslip28_r[1]),
    .I1(main_gw5ddrphy_bitslip28_r[3]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip28_o_0_9) 
);
defparam main_gw5ddrphy_bitslip28_o_0_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip29_o_3_s4 (
    .F(main_gw5ddrphy_bitslip29_o[3]),
    .I0(main_gw5ddrphy_bitslip29_r[5]),
    .I1(main_gw5ddrphy_bitslip29_r[6]),
    .I2(main_gw5ddrphy_bitslip24_value[1]),
    .I3(main_gw5ddrphy_bitslip29_o_3_9) 
);
defparam main_gw5ddrphy_bitslip29_o_3_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip29_o_2_s4 (
    .F(main_gw5ddrphy_bitslip29_o[2]),
    .I0(main_gw5ddrphy_bitslip29_r[3]),
    .I1(main_gw5ddrphy_bitslip29_r[5]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip29_o_2_9) 
);
defparam main_gw5ddrphy_bitslip29_o_2_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip29_o_1_s4 (
    .F(main_gw5ddrphy_bitslip29_o[1]),
    .I0(main_gw5ddrphy_bitslip29_r[2]),
    .I1(main_gw5ddrphy_bitslip29_r[4]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip29_o_1_9) 
);
defparam main_gw5ddrphy_bitslip29_o_1_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip29_o_0_s4 (
    .F(main_gw5ddrphy_bitslip29_o[0]),
    .I0(main_gw5ddrphy_bitslip29_r[1]),
    .I1(main_gw5ddrphy_bitslip29_r[3]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip29_o_0_9) 
);
defparam main_gw5ddrphy_bitslip29_o_0_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip30_o_3_s4 (
    .F(main_gw5ddrphy_bitslip30_o[3]),
    .I0(main_gw5ddrphy_bitslip30_r[5]),
    .I1(main_gw5ddrphy_bitslip30_r[6]),
    .I2(main_gw5ddrphy_bitslip24_value[1]),
    .I3(main_gw5ddrphy_bitslip30_o_3_9) 
);
defparam main_gw5ddrphy_bitslip30_o_3_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip30_o_2_s4 (
    .F(main_gw5ddrphy_bitslip30_o[2]),
    .I0(main_gw5ddrphy_bitslip30_r[3]),
    .I1(main_gw5ddrphy_bitslip30_r[5]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip30_o_2_9) 
);
defparam main_gw5ddrphy_bitslip30_o_2_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip30_o_1_s4 (
    .F(main_gw5ddrphy_bitslip30_o[1]),
    .I0(main_gw5ddrphy_bitslip30_r[2]),
    .I1(main_gw5ddrphy_bitslip30_r[4]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip30_o_1_9) 
);
defparam main_gw5ddrphy_bitslip30_o_1_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip30_o_0_s4 (
    .F(main_gw5ddrphy_bitslip30_o[0]),
    .I0(main_gw5ddrphy_bitslip30_r[1]),
    .I1(main_gw5ddrphy_bitslip30_r[3]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip30_o_0_9) 
);
defparam main_gw5ddrphy_bitslip30_o_0_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip31_o_3_s4 (
    .F(main_gw5ddrphy_bitslip31_o[3]),
    .I0(main_gw5ddrphy_bitslip31_r[5]),
    .I1(main_gw5ddrphy_bitslip31_r[6]),
    .I2(main_gw5ddrphy_bitslip24_value[1]),
    .I3(main_gw5ddrphy_bitslip31_o_3_9) 
);
defparam main_gw5ddrphy_bitslip31_o_3_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip31_o_2_s4 (
    .F(main_gw5ddrphy_bitslip31_o[2]),
    .I0(main_gw5ddrphy_bitslip31_r[3]),
    .I1(main_gw5ddrphy_bitslip31_r[5]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip31_o_2_9) 
);
defparam main_gw5ddrphy_bitslip31_o_2_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip31_o_1_s4 (
    .F(main_gw5ddrphy_bitslip31_o[1]),
    .I0(main_gw5ddrphy_bitslip31_r[2]),
    .I1(main_gw5ddrphy_bitslip31_r[4]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip31_o_1_9) 
);
defparam main_gw5ddrphy_bitslip31_o_1_s4.INIT=16'hCFA0;
  LUT4 main_gw5ddrphy_bitslip31_o_0_s4 (
    .F(main_gw5ddrphy_bitslip31_o[0]),
    .I0(main_gw5ddrphy_bitslip31_r[1]),
    .I1(main_gw5ddrphy_bitslip31_r[3]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip31_o_0_9) 
);
defparam main_gw5ddrphy_bitslip31_o_0_s4.INIT=16'hCFA0;
  LUT4 builder_bankmachine0_next_state_2_s9 (
    .F(builder_bankmachine0_next_state[2]),
    .I0(builder_bankmachine0_next_state_2_15),
    .I1(builder_bankmachine0_next_state_2_16),
    .I2(builder_bankmachine0_next_state_2_17),
    .I3(builder_bankmachine0_next_state_1_22) 
);
defparam builder_bankmachine0_next_state_2_s9.INIT=16'h0100;
  LUT4 builder_bankmachine0_next_state_1_s13 (
    .F(builder_bankmachine0_next_state[1]),
    .I0(builder_bankmachine0_next_state_1_23),
    .I1(builder_bankmachine0_state[1]),
    .I2(builder_bankmachine0_state[2]),
    .I3(builder_bankmachine0_state[0]) 
);
defparam builder_bankmachine0_next_state_1_s13.INIT=16'hBC02;
  LUT4 builder_bankmachine0_next_state_0_s13 (
    .F(builder_bankmachine0_next_state[0]),
    .I0(builder_bankmachine0_next_state_0_21),
    .I1(builder_bankmachine0_state[1]),
    .I2(builder_bankmachine0_state[2]),
    .I3(builder_bankmachine0_state[0]) 
);
defparam builder_bankmachine0_next_state_0_s13.INIT=16'hB30E;
  LUT4 builder_bankmachine1_next_state_2_s9 (
    .F(builder_bankmachine1_next_state[2]),
    .I0(main_basesoc_sdram_choose_cmd_ce_4),
    .I1(builder_bankmachine1_next_state_2_15),
    .I2(builder_bankmachine1_next_state_2_16),
    .I3(builder_bankmachine1_next_state_2_17) 
);
defparam builder_bankmachine1_next_state_2_s9.INIT=16'h00F4;
  LUT3 builder_bankmachine1_next_state_1_s13 (
    .F(builder_bankmachine1_next_state[1]),
    .I0(builder_bankmachine1_next_state_1_23),
    .I1(builder_bankmachine1_state[0]),
    .I2(builder_bankmachine1_next_state_1_24) 
);
defparam builder_bankmachine1_next_state_1_s13.INIT=8'hE0;
  LUT4 builder_bankmachine1_next_state_0_s13 (
    .F(builder_bankmachine1_next_state[0]),
    .I0(builder_bankmachine1_next_state_0_26),
    .I1(builder_bankmachine1_next_state_0_22),
    .I2(builder_bankmachine1_state[2]),
    .I3(builder_bankmachine1_state[0]) 
);
defparam builder_bankmachine1_next_state_0_s13.INIT=16'h330E;
  LUT4 builder_bankmachine2_next_state_2_s9 (
    .F(builder_bankmachine2_next_state[2]),
    .I0(builder_bankmachine2_next_state_2_15),
    .I1(builder_bankmachine2_next_state_2_16),
    .I2(builder_bankmachine2_state[1]),
    .I3(builder_bankmachine2_state[2]) 
);
defparam builder_bankmachine2_next_state_2_s9.INIT=16'hA333;
  LUT4 builder_bankmachine2_next_state_1_s13 (
    .F(builder_bankmachine2_next_state[1]),
    .I0(builder_bankmachine2_next_state_1_23),
    .I1(builder_bankmachine2_next_state_1_24),
    .I2(builder_bankmachine2_next_state_1_29),
    .I3(builder_bankmachine2_next_state_1_26) 
);
defparam builder_bankmachine2_next_state_1_s13.INIT=16'hFF10;
  LUT4 builder_bankmachine2_next_state_0_s13 (
    .F(builder_bankmachine2_next_state[0]),
    .I0(builder_bankmachine2_next_state_0_21),
    .I1(builder_bankmachine2_state[1]),
    .I2(builder_bankmachine2_state[2]),
    .I3(builder_bankmachine2_state[0]) 
);
defparam builder_bankmachine2_next_state_0_s13.INIT=16'h730D;
  LUT4 builder_bankmachine3_next_state_2_s9 (
    .F(builder_bankmachine3_next_state[2]),
    .I0(main_basesoc_sdram_trrdcon_valid_4),
    .I1(builder_bankmachine3_next_state_2_15),
    .I2(builder_bankmachine3_next_state_2_16),
    .I3(builder_bankmachine3_next_state_2_17) 
);
defparam builder_bankmachine3_next_state_2_s9.INIT=16'h070C;
  LUT4 builder_bankmachine3_next_state_1_s13 (
    .F(builder_bankmachine3_next_state[1]),
    .I0(builder_bankmachine3_next_state_1_23),
    .I1(builder_bankmachine3_next_state_1_24),
    .I2(builder_bankmachine3_state[0]),
    .I3(builder_bankmachine3_next_state_1_25) 
);
defparam builder_bankmachine3_next_state_1_s13.INIT=16'hF008;
  LUT4 builder_bankmachine3_next_state_0_s13 (
    .F(builder_bankmachine3_next_state[0]),
    .I0(builder_bankmachine3_next_state_0_21),
    .I1(builder_bankmachine3_state[0]),
    .I2(builder_bankmachine3_state[2]),
    .I3(builder_bankmachine3_state[1]) 
);
defparam builder_bankmachine3_next_state_0_s13.INIT=16'h43CD;
  LUT4 builder_bankmachine4_next_state_2_s9 (
    .F(builder_bankmachine4_next_state[2]),
    .I0(builder_bankmachine4_next_state_2_15),
    .I1(builder_bankmachine4_next_state_2_16),
    .I2(n31056_7),
    .I3(builder_bankmachine4_state[0]) 
);
defparam builder_bankmachine4_next_state_2_s9.INIT=16'hFAF3;
  LUT4 builder_bankmachine4_next_state_1_s13 (
    .F(builder_bankmachine4_next_state[1]),
    .I0(builder_bankmachine4_next_state_1_23),
    .I1(builder_bankmachine4_state[1]),
    .I2(builder_bankmachine4_state[2]),
    .I3(builder_bankmachine4_state[0]) 
);
defparam builder_bankmachine4_next_state_1_s13.INIT=16'hBC02;
  LUT4 builder_bankmachine4_next_state_0_s13 (
    .F(builder_bankmachine4_next_state[0]),
    .I0(builder_bankmachine4_next_state_0_21),
    .I1(builder_bankmachine4_state[1]),
    .I2(builder_bankmachine4_state[2]),
    .I3(builder_bankmachine4_state[0]) 
);
defparam builder_bankmachine4_next_state_0_s13.INIT=16'hB30E;
  LUT4 builder_bankmachine5_next_state_2_s9 (
    .F(builder_bankmachine5_next_state[2]),
    .I0(builder_bankmachine5_next_state_2_15),
    .I1(builder_bankmachine5_next_state_2_16),
    .I2(main_basesoc_sdram_trrdcon_valid_4),
    .I3(n31063_7) 
);
defparam builder_bankmachine5_next_state_2_s9.INIT=16'h1F11;
  LUT4 builder_bankmachine5_next_state_1_s13 (
    .F(builder_bankmachine5_next_state[1]),
    .I0(builder_bankmachine5_next_state_1_23),
    .I1(builder_bankmachine5_next_state_1_24),
    .I2(builder_bankmachine2_next_state_1_29),
    .I3(builder_bankmachine5_next_state_1_25) 
);
defparam builder_bankmachine5_next_state_1_s13.INIT=16'hFF10;
  LUT4 builder_bankmachine5_next_state_0_s13 (
    .F(builder_bankmachine5_next_state[0]),
    .I0(builder_bankmachine5_next_state_0_21),
    .I1(builder_bankmachine5_state[1]),
    .I2(builder_bankmachine5_state[2]),
    .I3(builder_bankmachine5_state[0]) 
);
defparam builder_bankmachine5_next_state_0_s13.INIT=16'hB30E;
  LUT4 builder_bankmachine6_next_state_2_s9 (
    .F(builder_bankmachine6_next_state[2]),
    .I0(builder_bankmachine6_next_state_2_15),
    .I1(builder_bankmachine6_next_state_2_16),
    .I2(builder_bankmachine6_next_state_2_23),
    .I3(builder_bankmachine6_next_state_2_18) 
);
defparam builder_bankmachine6_next_state_2_s9.INIT=16'hFFF2;
  LUT4 builder_bankmachine6_next_state_1_s13 (
    .F(builder_bankmachine6_next_state[1]),
    .I0(builder_bankmachine6_next_state_1_23),
    .I1(builder_bankmachine6_next_state_1_24),
    .I2(builder_bankmachine2_next_state_1_29),
    .I3(builder_bankmachine6_next_state_1_25) 
);
defparam builder_bankmachine6_next_state_1_s13.INIT=16'hFF10;
  LUT4 builder_bankmachine6_next_state_0_s13 (
    .F(builder_bankmachine6_next_state[0]),
    .I0(builder_bankmachine6_next_state_0_21),
    .I1(builder_bankmachine6_state[0]),
    .I2(builder_bankmachine6_state[2]),
    .I3(builder_bankmachine6_state[1]) 
);
defparam builder_bankmachine6_next_state_0_s13.INIT=16'h83CE;
  LUT4 builder_bankmachine7_next_state_2_s9 (
    .F(builder_bankmachine7_next_state[2]),
    .I0(builder_bankmachine7_next_state_2_25),
    .I1(builder_bankmachine7_next_state_2_16),
    .I2(builder_bankmachine7_next_state_2_17),
    .I3(builder_bankmachine7_state[2]) 
);
defparam builder_bankmachine7_next_state_2_s9.INIT=16'h30FA;
  LUT4 builder_bankmachine7_next_state_1_s13 (
    .F(builder_bankmachine7_next_state[1]),
    .I0(builder_bankmachine7_next_state_1_23),
    .I1(builder_bankmachine7_state[1]),
    .I2(builder_bankmachine7_state[2]),
    .I3(builder_bankmachine7_state[0]) 
);
defparam builder_bankmachine7_next_state_1_s13.INIT=16'hBC02;
  LUT4 builder_bankmachine7_next_state_0_s13 (
    .F(builder_bankmachine7_next_state[0]),
    .I0(builder_bankmachine7_next_state_0_21),
    .I1(builder_bankmachine7_state[0]),
    .I2(builder_bankmachine7_state[2]),
    .I3(builder_bankmachine7_state[1]) 
);
defparam builder_bankmachine7_next_state_0_s13.INIT=16'h43CD;
  LUT4 builder_multiplexer_next_state_0_s28 (
    .F(builder_multiplexer_next_state_0_39),
    .I0(builder_multiplexer_next_state_0_40),
    .I1(builder_multiplexer_state[2]),
    .I2(builder_multiplexer_state[3]),
    .I3(builder_multiplexer_state[0]) 
);
defparam builder_multiplexer_next_state_0_s28.INIT=16'h81FC;
  LUT4 builder_array_muxed1_10_s4 (
    .F(builder_array_muxed1[10]),
    .I0(builder_array_muxed1_10_10),
    .I1(builder_array_muxed1_10_11),
    .I2(builder_array_muxed1_10_12),
    .I3(builder_array_muxed1_10_13) 
);
defparam builder_array_muxed1_10_s4.INIT=16'hFFF4;
  LUT4 builder_array_muxed8_10_s4 (
    .F(builder_array_muxed8[10]),
    .I0(builder_array_muxed1_10_10),
    .I1(builder_array_muxed8_10_10),
    .I2(builder_multiplexer_state[0]),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam builder_array_muxed8_10_s4.INIT=16'hC500;
  LUT4 n18935_s24 (
    .F(n18935_17),
    .I0(n18935_20),
    .I1(n18935_21),
    .I2(n18935_22),
    .I3(main_basesoc_sdram_choose_cmd_grant[0]) 
);
defparam n18935_s24.INIT=16'h3F45;
  LUT4 n18935_s26 (
    .F(n18935_19),
    .I0(n18935_23),
    .I1(n18935_24),
    .I2(n18935_29),
    .I3(main_basesoc_sdram_choose_cmd_grant[0]) 
);
defparam n18935_s26.INIT=16'hC075;
  LUT4 n19109_s25 (
    .F(n19109_17),
    .I0(main_basesoc_sdram_choose_req_grant[2]),
    .I1(n19109_20),
    .I2(n19109_21),
    .I3(n19109_22) 
);
defparam n19109_s25.INIT=16'h008F;
  LUT4 n19109_s27 (
    .F(n19109_19),
    .I0(n19109_23),
    .I1(n19109_29),
    .I2(n19109_31),
    .I3(n19109_26) 
);
defparam n19109_s27.INIT=16'hFF40;
  LUT4 main_crg_por_count_15_s3 (
    .F(main_crg_por_count_15_8),
    .I0(main_crg_por_count_15_9),
    .I1(main_crg_por_count_15_10),
    .I2(main_crg_por_count_15_11),
    .I3(main_crg_por_count_15_12) 
);
defparam main_crg_por_count_15_s3.INIT=16'h7FFF;
  LUT4 n22102_s1 (
    .F(n22102_4),
    .I0(lineLoader_address[30]),
    .I1(main_basesoc_dbus_adr[28]),
    .I2(builder_slave_sel_3_7),
    .I3(builder_grant) 
);
defparam n22102_s1.INIT=16'hC0A0;
  LUT3 n22105_s1 (
    .F(n22105_4),
    .I0(sys_rst),
    .I1(builder_interface0_cyc_4),
    .I2(iBus_cmd_ready_4) 
);
defparam n22105_s1.INIT=8'hBF;
  LUT2 n20304_s1 (
    .F(n20304_4),
    .I0(sys_rst),
    .I1(builder_rs232phytx_state) 
);
defparam n20304_s1.INIT=4'hB;
  LUT2 n20305_s1 (
    .F(n20305_4),
    .I0(sys_rst),
    .I1(builder_rs232phyrx_state) 
);
defparam n20305_s1.INIT=4'hB;
  LUT2 n21501_s1 (
    .F(n21501_4),
    .I0(sys_rst),
    .I1(n21501_5) 
);
defparam n21501_s1.INIT=4'hE;
  LUT2 n21510_s2 (
    .F(n21510_5),
    .I0(sys_rst),
    .I1(n21501_5) 
);
defparam n21510_s2.INIT=4'hB;
  LUT4 n21467_s1 (
    .F(n21467_4),
    .I0(main_basesoc_sdram_choose_req_ce_5),
    .I1(main_basesoc_sdram_choose_req_ce_6),
    .I2(n19205_4),
    .I3(n21467_5) 
);
defparam n21467_s1.INIT=16'h00BF;
  LUT4 n21469_s1 (
    .F(n21469_4),
    .I0(builder_bankmachine2_next_state_1_29),
    .I1(builder_array_muxed1_10_12),
    .I2(builder_multiplexer_state[0]),
    .I3(n21469_7) 
);
defparam n21469_s1.INIT=16'h0BBB;
  LUT4 n21470_s1 (
    .F(n21470_4),
    .I0(main_basesoc_sdram_trrdcon_valid_6),
    .I1(builder_array_muxed1_10_11),
    .I2(n21469_7),
    .I3(n21470_5) 
);
defparam n21470_s1.INIT=16'h00BF;
  LUT2 n21493_s1 (
    .F(n21493_4),
    .I0(builder_multiplexer_state[0]),
    .I1(n21469_7) 
);
defparam n21493_s1.INIT=4'hB;
  LUT4 n21494_s1 (
    .F(n21494_4),
    .I0(main_basesoc_sdram_trrdcon_valid_6),
    .I1(builder_multiplexer_state[0]),
    .I2(n21469_7),
    .I3(builder_array_muxed13_10) 
);
defparam n21494_s1.INIT=16'h00EF;
  LUT4 n22042_s2 (
    .F(n22042_5),
    .I0(sys_rst),
    .I1(main_basesoc_sdram_tfawcon_window[0]),
    .I2(main_basesoc_sdram_tfawcon_window[1]),
    .I3(main_basesoc_sdram_tfawcon_window[2]) 
);
defparam n22042_s2.INIT=16'hBFFF;
  LUT2 n22076_s1 (
    .F(n22076_4),
    .I0(sys_rst),
    .I1(main_done) 
);
defparam n22076_s1.INIT=4'hE;
  LUT3 n19399_s1 (
    .F(n19399_4),
    .I0(builder_interface1_adr[9]),
    .I1(builder_interface1_adr[11]),
    .I2(n19399_5) 
);
defparam n19399_s1.INIT=8'hEF;
  LUT3 n19490_s1 (
    .F(n19490_4),
    .I0(builder_interface1_adr[11]),
    .I1(builder_interface1_adr[9]),
    .I2(n19399_5) 
);
defparam n19490_s1.INIT=8'hBF;
  LUT4 n19506_s1 (
    .F(n19506_4),
    .I0(builder_interface1_adr[11]),
    .I1(builder_interface1_adr[9]),
    .I2(builder_csr_bankarray_sel_5),
    .I3(n19506_5) 
);
defparam n19506_s1.INIT=16'hBFFF;
  LUT3 n19662_s1 (
    .F(n19662_4),
    .I0(builder_interface1_adr[9]),
    .I1(builder_interface1_adr[11]),
    .I2(n19399_5) 
);
defparam n19662_s1.INIT=8'hBF;
  LUT3 n20090_s1 (
    .F(n20090_4),
    .I0(builder_interface1_adr[9]),
    .I1(builder_interface1_adr[11]),
    .I2(n19399_5) 
);
defparam n20090_s1.INIT=8'h7F;
  LUT3 n20226_s1 (
    .F(n20226_4),
    .I0(builder_interface1_adr[9]),
    .I1(builder_interface1_adr[11]),
    .I2(builder_csr_bankarray_sel_5) 
);
defparam n20226_s1.INIT=8'hBF;
  LUT3 main_basesoc_rx_phase_31_s4 (
    .F(main_basesoc_rx_phase_31_9),
    .I0(main_basesoc_rx_phase[31]),
    .I1(main_basesoc_rx_phase_31_10),
    .I2(builder_rs232phyrx_state) 
);
defparam main_basesoc_rx_phase_31_s4.INIT=8'h6F;
  LUT2 main_basesoc_tx_phase_2_s4 (
    .F(main_basesoc_tx_phase_2_9),
    .I0(builder_rs232phytx_state),
    .I1(main_basesoc_tx_phase[2]) 
);
defparam main_basesoc_tx_phase_2_s4.INIT=4'h7;
  LUT4 main_basesoc_tx_phase_5_s4 (
    .F(main_basesoc_tx_phase_5_9),
    .I0(main_basesoc_tx_phase[4]),
    .I1(main_basesoc_tx_phase_4_10),
    .I2(main_basesoc_tx_phase[5]),
    .I3(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_5_s4.INIT=16'hE1FF;
  LUT4 main_basesoc_tx_phase_7_s4 (
    .F(main_basesoc_tx_phase_7_9),
    .I0(main_basesoc_tx_phase_7_10),
    .I1(main_basesoc_tx_phase[6]),
    .I2(main_basesoc_tx_phase[7]),
    .I3(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_7_s4.INIT=16'h4BFF;
  LUT3 main_basesoc_tx_phase_9_s4 (
    .F(main_basesoc_tx_phase_9_9),
    .I0(main_basesoc_tx_phase[9]),
    .I1(main_basesoc_tx_phase_9_10),
    .I2(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_9_s4.INIT=8'h9F;
  LUT4 main_basesoc_tx_phase_11_s4 (
    .F(main_basesoc_tx_phase_11_9),
    .I0(main_basesoc_tx_phase[10]),
    .I1(main_basesoc_tx_phase_10_10),
    .I2(main_basesoc_tx_phase[11]),
    .I3(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_11_s4.INIT=16'hB4FF;
  LUT3 main_basesoc_tx_phase_12_s4 (
    .F(main_basesoc_tx_phase_12_9),
    .I0(main_basesoc_tx_phase[12]),
    .I1(main_basesoc_tx_phase_12_12),
    .I2(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_12_s4.INIT=8'h6F;
  LUT4 main_basesoc_tx_phase_13_s4 (
    .F(main_basesoc_tx_phase_13_9),
    .I0(main_basesoc_tx_phase[12]),
    .I1(main_basesoc_tx_phase_12_12),
    .I2(main_basesoc_tx_phase[13]),
    .I3(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_13_s4.INIT=16'hB4FF;
  LUT3 main_basesoc_tx_phase_14_s4 (
    .F(main_basesoc_tx_phase_14_9),
    .I0(main_basesoc_tx_phase_14_10),
    .I1(main_basesoc_tx_phase[14]),
    .I2(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_14_s4.INIT=8'h6F;
  LUT3 main_basesoc_tx_phase_15_s4 (
    .F(main_basesoc_tx_phase_15_9),
    .I0(main_basesoc_tx_phase_15_10),
    .I1(main_basesoc_tx_phase[15]),
    .I2(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_15_s4.INIT=8'h6F;
  LUT4 main_basesoc_tx_phase_18_s4 (
    .F(main_basesoc_tx_phase_18_9),
    .I0(main_basesoc_tx_phase[17]),
    .I1(main_basesoc_tx_phase_17_10),
    .I2(main_basesoc_tx_phase[18]),
    .I3(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_18_s4.INIT=16'hE1FF;
  LUT3 main_basesoc_tx_phase_23_s4 (
    .F(main_basesoc_tx_phase_23_9),
    .I0(main_basesoc_tx_phase[23]),
    .I1(main_basesoc_tx_phase_23_10),
    .I2(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_23_s4.INIT=8'h9F;
  LUT4 main_gw5ddrphy_counter_6_s3 (
    .F(main_gw5ddrphy_counter_6_8),
    .I0(main_gw5ddrphy_counter_6_9),
    .I1(main_gw5ddrphy_counter[5]),
    .I2(main_gw5ddrphy_counter[6]),
    .I3(n15934_5) 
);
defparam main_gw5ddrphy_counter_6_s3.INIT=16'hFEFF;
  LUT3 main_basesoc_uart_tx_pending_s3 (
    .F(main_basesoc_uart_tx_pending_8),
    .I0(main_basesoc_uart_pending_r[0]),
    .I1(main_basesoc_uart_pending_re),
    .I2(n16419_5) 
);
defparam main_basesoc_uart_tx_pending_s3.INIT=8'hF8;
  LUT2 main_basesoc_uart_tx_fifo_readable_s3 (
    .F(main_basesoc_uart_tx_fifo_readable_8),
    .I0(n1425_4),
    .I1(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
defparam main_basesoc_uart_tx_fifo_readable_s3.INIT=4'hE;
  LUT2 main_basesoc_uart_tx_fifo_level0_4_s3 (
    .F(main_basesoc_uart_tx_fifo_level0_4_8),
    .I0(main_basesoc_uart_tx_fifo_syncfifo_re),
    .I1(main_basesoc_uart_tx_fifo_wrport_we) 
);
defparam main_basesoc_uart_tx_fifo_level0_4_s3.INIT=4'h6;
  LUT3 main_basesoc_uart_rx_fifo_readable_s3 (
    .F(main_basesoc_uart_rx_fifo_readable_8),
    .I0(main_basesoc_uart_pending_r[1]),
    .I1(main_basesoc_uart_pending_re),
    .I2(main_basesoc_uart_rx_fifo_syncfifo_re) 
);
defparam main_basesoc_uart_rx_fifo_readable_s3.INIT=8'hF8;
  LUT2 main_basesoc_uart_rx_fifo_level0_4_s3 (
    .F(main_basesoc_uart_rx_fifo_level0_4_8),
    .I0(main_basesoc_uart_rx_fifo_syncfifo_re),
    .I1(main_basesoc_uart_rx_fifo_wrport_we) 
);
defparam main_basesoc_uart_rx_fifo_level0_4_s3.INIT=4'h6;
  LUT4 main_gw5ddrphy_rdly0_2_s3 (
    .F(main_gw5ddrphy_rdly0_2_8),
    .I0(main_gw5ddrphy_rdly0_2_9),
    .I1(main_gw5ddrphy_rdly0_2_10),
    .I2(n16867_11),
    .I3(main_gw5ddrphy_dly_sel_storage[0]) 
);
defparam main_gw5ddrphy_rdly0_2_s3.INIT=16'hE000;
  LUT4 main_gw5ddrphy_rdly1_2_s3 (
    .F(main_gw5ddrphy_rdly1_2_8),
    .I0(main_gw5ddrphy_rdly0_2_9),
    .I1(main_gw5ddrphy_rdly0_2_10),
    .I2(n16867_11),
    .I3(main_gw5ddrphy_dly_sel_storage[1]) 
);
defparam main_gw5ddrphy_rdly1_2_s3.INIT=16'hE000;
  LUT4 main_gw5ddrphy_rdly2_2_s3 (
    .F(main_gw5ddrphy_rdly2_2_8),
    .I0(main_gw5ddrphy_rdly0_2_9),
    .I1(main_gw5ddrphy_rdly0_2_10),
    .I2(n16867_11),
    .I3(main_gw5ddrphy_dly_sel_storage[2]) 
);
defparam main_gw5ddrphy_rdly2_2_s3.INIT=16'hE000;
  LUT4 main_gw5ddrphy_rdly3_2_s3 (
    .F(main_gw5ddrphy_rdly3_2_8),
    .I0(main_gw5ddrphy_rdly0_2_9),
    .I1(main_gw5ddrphy_rdly0_2_10),
    .I2(n16867_11),
    .I3(main_gw5ddrphy_dly_sel_storage[3]) 
);
defparam main_gw5ddrphy_rdly3_2_s3.INIT=16'hE000;
  LUT4 main_basesoc_sdram_sequencer_counter_6_s3 (
    .F(main_basesoc_sdram_sequencer_counter_6_8),
    .I0(main_basesoc_sdram_sequencer_counter_6_13),
    .I1(main_basesoc_sdram_sequencer_counter_6_10),
    .I2(builder_multiplexer_state[1]),
    .I3(main_basesoc_sdram_sequencer_counter_6_11) 
);
defparam main_basesoc_sdram_sequencer_counter_6_s3.INIT=16'h80FF;
  LUT3 main_basesoc_sdram_bankmachine3_twtpcon_count_2_s3 (
    .F(main_basesoc_sdram_bankmachine3_twtpcon_count_2_8),
    .I0(main_basesoc_sdram_bankmachine3_do_read_4),
    .I1(n31047_4),
    .I2(main_basesoc_sdram_bankmachine3_twtpcon_ready) 
);
defparam main_basesoc_sdram_bankmachine3_twtpcon_count_2_s3.INIT=8'h8F;
  LUT3 main_basesoc_sdram_bankmachine4_trccon_count_1_s3 (
    .F(main_basesoc_sdram_bankmachine4_trccon_count_1_8),
    .I0(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel),
    .I1(n31056_7),
    .I2(main_basesoc_sdram_bankmachine4_trccon_ready) 
);
defparam main_basesoc_sdram_bankmachine4_trccon_count_1_s3.INIT=8'h8F;
  LUT3 main_basesoc_sdram_bankmachine4_trascon_count_1_s3 (
    .F(main_basesoc_sdram_bankmachine4_trascon_count_1_8),
    .I0(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel),
    .I1(n31056_7),
    .I2(main_basesoc_sdram_bankmachine4_trascon_ready) 
);
defparam main_basesoc_sdram_bankmachine4_trascon_count_1_s3.INIT=8'h8F;
  LUT4 main_basesoc_sdram_bankmachine5_trccon_count_1_s3 (
    .F(main_basesoc_sdram_bankmachine5_trccon_count_1_8),
    .I0(main_basesoc_sdram_trrdcon_valid_4),
    .I1(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel),
    .I2(n31063_7),
    .I3(main_basesoc_sdram_bankmachine5_trccon_ready) 
);
defparam main_basesoc_sdram_bankmachine5_trccon_count_1_s3.INIT=16'h40FF;
  LUT4 main_basesoc_sdram_bankmachine5_trascon_count_1_s3 (
    .F(main_basesoc_sdram_bankmachine5_trascon_count_1_8),
    .I0(main_basesoc_sdram_trrdcon_valid_4),
    .I1(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel),
    .I2(n31063_7),
    .I3(main_basesoc_sdram_bankmachine5_trascon_ready) 
);
defparam main_basesoc_sdram_bankmachine5_trascon_count_1_s3.INIT=16'h40FF;
  LUT4 main_basesoc_sdram_bankmachine7_trccon_count_1_s3 (
    .F(main_basesoc_sdram_bankmachine7_trccon_count_1_8),
    .I0(main_basesoc_sdram_choose_cmd_ce_4),
    .I1(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel),
    .I2(n31077_7),
    .I3(main_basesoc_sdram_bankmachine7_trccon_ready) 
);
defparam main_basesoc_sdram_bankmachine7_trccon_count_1_s3.INIT=16'h40FF;
  LUT4 main_basesoc_sdram_bankmachine7_trascon_count_1_s3 (
    .F(main_basesoc_sdram_bankmachine7_trascon_count_1_8),
    .I0(main_basesoc_sdram_choose_cmd_ce_4),
    .I1(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel),
    .I2(n31077_7),
    .I3(main_basesoc_sdram_bankmachine7_trascon_ready) 
);
defparam main_basesoc_sdram_bankmachine7_trascon_count_1_s3.INIT=16'h40FF;
  LUT4 builder_multiplexer_state_3_s3 (
    .F(builder_multiplexer_state_2_7),
    .I0(n10160_6),
    .I1(n10160_7),
    .I2(builder_multiplexer_state_3_9),
    .I3(builder_multiplexer_state_3_10) 
);
defparam builder_multiplexer_state_3_s3.INIT=16'h0BFF;
  LUT4 builder_litedramwishbone2native_state_1_s3 (
    .F(builder_litedramwishbone2native_state_1_8),
    .I0(builder_litedramwishbone2native_state_1_9),
    .I1(main_basesoc_sdram_bankmachine0_wrport_we_10),
    .I2(builder_litedramwishbone2native_state_1_10),
    .I3(builder_litedramwishbone2native_state_1_11) 
);
defparam builder_litedramwishbone2native_state_1_s3.INIT=16'h4FCF;
  LUT4 builder_litedramwishbone2native_next_state_1_s15 (
    .F(builder_litedramwishbone2native_next_state_1_19),
    .I0(builder_litedramwishbone2native_state_1_9),
    .I1(builder_litedramwishbone2native_state_1_11),
    .I2(builder_rhs_array_muxed5),
    .I3(main_basesoc_sdram_bankmachine0_wrport_we_10) 
);
defparam builder_litedramwishbone2native_next_state_1_s15.INIT=16'h0700;
  LUT4 builder_litedramwishbone2native_next_state_0_s11 (
    .F(builder_litedramwishbone2native_next_state_0_15),
    .I0(builder_litedramwishbone2native_state_1_9),
    .I1(main_basesoc_sdram_bankmachine0_wrport_we_10),
    .I2(builder_rhs_array_muxed5),
    .I3(builder_litedramwishbone2native_state_1_11) 
);
defparam builder_litedramwishbone2native_next_state_0_s11.INIT=16'h40C0;
  LUT3 n19397_s5 (
    .F(n19397_9),
    .I0(main_basesoc_bus_errors[1]),
    .I1(main_gw5ddrphy_rdly0_2_10),
    .I2(n19397_10) 
);
defparam n19397_s5.INIT=8'h8F;
  LUT3 n19398_s5 (
    .F(n19398_9),
    .I0(main_basesoc_bus_errors[0]),
    .I1(main_gw5ddrphy_rdly0_2_10),
    .I2(n19398_10) 
);
defparam n19398_s5.INIT=8'h8F;
  LUT4 n19599_s18 (
    .F(n19599_22),
    .I0(n19599_23),
    .I1(n19599_24),
    .I2(n19599_25),
    .I3(n19599_26) 
);
defparam n19599_s18.INIT=16'h7FFF;
  LUT4 n19601_s18 (
    .F(n19601_22),
    .I0(n19601_23),
    .I1(n19601_24),
    .I2(n19601_25),
    .I3(n19601_26) 
);
defparam n19601_s18.INIT=16'h7FFF;
  LUT4 n19603_s18 (
    .F(n19603_22),
    .I0(main_gw5ddrphy_burstdet_seen_status_3_13),
    .I1(main_basesoc_sdram_phaseinjector0_wrdata_storage[125]),
    .I2(n19603_23),
    .I3(n19603_24) 
);
defparam n19603_s18.INIT=16'h8FFF;
  LUT4 n19605_s18 (
    .F(n19605_22),
    .I0(n19605_23),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[28]),
    .I2(n19605_24),
    .I3(n19605_25) 
);
defparam n19605_s18.INIT=16'h8FFF;
  LUT4 n19607_s18 (
    .F(n19607_22),
    .I0(n19607_23),
    .I1(n19607_24),
    .I2(n19607_25),
    .I3(n19607_26) 
);
defparam n19607_s18.INIT=16'h7FFF;
  LUT4 n19609_s18 (
    .F(n19609_22),
    .I0(n19609_23),
    .I1(n19609_24),
    .I2(n19609_25),
    .I3(n19609_26) 
);
defparam n19609_s18.INIT=16'h7FFF;
  LUT4 n19611_s18 (
    .F(n19611_22),
    .I0(n19611_23),
    .I1(n19611_24),
    .I2(n19611_25),
    .I3(n19611_26) 
);
defparam n19611_s18.INIT=16'h7FFF;
  LUT4 n19613_s18 (
    .F(n19613_22),
    .I0(n19613_23),
    .I1(n19613_24),
    .I2(n19613_25),
    .I3(n19613_26) 
);
defparam n19613_s18.INIT=16'h7FFF;
  LUT4 n19615_s18 (
    .F(n19615_22),
    .I0(n19615_23),
    .I1(n19615_24),
    .I2(n19615_25),
    .I3(n19615_26) 
);
defparam n19615_s18.INIT=16'h7FFF;
  LUT4 n19617_s18 (
    .F(n19617_22),
    .I0(n19617_23),
    .I1(n19617_24),
    .I2(n19617_25),
    .I3(n19617_26) 
);
defparam n19617_s18.INIT=16'h7FFF;
  LUT4 n19619_s18 (
    .F(n19619_22),
    .I0(n19619_23),
    .I1(n19619_24),
    .I2(n19619_25),
    .I3(n19619_26) 
);
defparam n19619_s18.INIT=16'h7FFF;
  LUT4 n19621_s18 (
    .F(n19621_22),
    .I0(n19621_23),
    .I1(n19621_24),
    .I2(n19621_25),
    .I3(n19621_26) 
);
defparam n19621_s18.INIT=16'h7FFF;
  LUT4 n19623_s18 (
    .F(n19623_22),
    .I0(n19623_23),
    .I1(n19623_24),
    .I2(n19623_25),
    .I3(n19623_26) 
);
defparam n19623_s18.INIT=16'h7FFF;
  LUT4 n19625_s18 (
    .F(n19625_22),
    .I0(n19625_23),
    .I1(n19625_24),
    .I2(n19625_25),
    .I3(n19625_26) 
);
defparam n19625_s18.INIT=16'h7FFF;
  LUT4 n19627_s18 (
    .F(n19627_22),
    .I0(n19627_23),
    .I1(n19627_24),
    .I2(n19627_25),
    .I3(n19627_26) 
);
defparam n19627_s18.INIT=16'h7FFF;
  LUT4 n19629_s18 (
    .F(n19629_22),
    .I0(n19629_23),
    .I1(n19629_24),
    .I2(n19629_25),
    .I3(n19629_26) 
);
defparam n19629_s18.INIT=16'h7FFF;
  LUT4 n19631_s18 (
    .F(n19631_22),
    .I0(n19631_23),
    .I1(n19631_24),
    .I2(n19631_25),
    .I3(n19631_26) 
);
defparam n19631_s18.INIT=16'h7FFF;
  LUT4 n19633_s20 (
    .F(n19633_24),
    .I0(n19633_38),
    .I1(main_basesoc_sdram_phaseinjector0_wrdata_storage[14]),
    .I2(n19633_26),
    .I3(n19633_27) 
);
defparam n19633_s20.INIT=16'h8FFF;
  LUT4 n19635_s20 (
    .F(n19635_24),
    .I0(n19635_25),
    .I1(n19635_26),
    .I2(n19635_27),
    .I3(n19635_28) 
);
defparam n19635_s20.INIT=16'h7FFF;
  LUT4 n19637_s20 (
    .F(n19637_24),
    .I0(n19633_38),
    .I1(main_basesoc_sdram_phaseinjector0_wrdata_storage[12]),
    .I2(n19637_25),
    .I3(n19637_26) 
);
defparam n19637_s20.INIT=16'h8FFF;
  LUT4 n19639_s20 (
    .F(n19639_24),
    .I0(n19639_38),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[43]),
    .I2(n19639_26),
    .I3(n19639_27) 
);
defparam n19639_s20.INIT=16'h8FFF;
  LUT4 n19641_s20 (
    .F(n19641_24),
    .I0(n19641_25),
    .I1(n19641_26),
    .I2(n19641_27),
    .I3(n19641_28) 
);
defparam n19641_s20.INIT=16'h7FFF;
  LUT4 n19643_s20 (
    .F(n19643_24),
    .I0(n19643_25),
    .I1(n19643_26),
    .I2(n19643_27),
    .I3(n19643_28) 
);
defparam n19643_s20.INIT=16'h7FFF;
  LUT4 n19645_s20 (
    .F(n19645_24),
    .I0(n19633_38),
    .I1(main_basesoc_sdram_phaseinjector0_wrdata_storage[8]),
    .I2(n19645_25),
    .I3(n19645_26) 
);
defparam n19645_s20.INIT=16'h8FFF;
  LUT4 n19647_s22 (
    .F(n19647_26),
    .I0(n19647_27),
    .I1(n19647_28),
    .I2(n19647_29),
    .I3(n19647_30) 
);
defparam n19647_s22.INIT=16'h7FFF;
  LUT4 n19649_s22 (
    .F(n19649_26),
    .I0(n19649_27),
    .I1(n19649_28),
    .I2(n19649_29),
    .I3(n19649_30) 
);
defparam n19649_s22.INIT=16'h7FFF;
  LUT4 n19651_s22 (
    .F(n19651_26),
    .I0(n19651_27),
    .I1(n19651_28),
    .I2(n19651_29),
    .I3(n19651_30) 
);
defparam n19651_s22.INIT=16'h7FFF;
  LUT4 n19653_s22 (
    .F(n19653_26),
    .I0(n19653_27),
    .I1(n19653_28),
    .I2(n19653_29),
    .I3(n19653_30) 
);
defparam n19653_s22.INIT=16'h7FFF;
  LUT4 n19655_s23 (
    .F(n19655_27),
    .I0(n19655_28),
    .I1(n19655_29),
    .I2(n19655_30),
    .I3(n19655_31) 
);
defparam n19655_s23.INIT=16'h7FFF;
  LUT4 n19657_s25 (
    .F(n19657_29),
    .I0(n19657_30),
    .I1(n19657_31),
    .I2(n19657_32),
    .I3(n19657_33) 
);
defparam n19657_s25.INIT=16'h7FFF;
  LUT4 n19659_s25 (
    .F(n19659_29),
    .I0(n19659_30),
    .I1(n19659_31),
    .I2(n19659_32),
    .I3(n19659_33) 
);
defparam n19659_s25.INIT=16'h7FFF;
  LUT4 n19661_s25 (
    .F(n19661_29),
    .I0(n19661_30),
    .I1(n19661_31),
    .I2(n19661_32),
    .I3(n19661_33) 
);
defparam n19661_s25.INIT=16'h7FFF;
  LUT3 n20028_s5 (
    .F(n20028_9),
    .I0(main_basesoc_timer_value_status[31]),
    .I1(n16867_13),
    .I2(n20028_10) 
);
defparam n20028_s5.INIT=8'h8F;
  LUT3 n20030_s5 (
    .F(n20030_9),
    .I0(main_basesoc_timer_value_status[30]),
    .I1(n16867_13),
    .I2(n20030_10) 
);
defparam n20030_s5.INIT=8'h8F;
  LUT3 n20032_s5 (
    .F(n20032_9),
    .I0(main_basesoc_timer_value_status[29]),
    .I1(n16867_13),
    .I2(n20032_10) 
);
defparam n20032_s5.INIT=8'h8F;
  LUT3 n20034_s5 (
    .F(n20034_9),
    .I0(main_basesoc_timer_value_status[28]),
    .I1(n16867_13),
    .I2(n20034_10) 
);
defparam n20034_s5.INIT=8'h8F;
  LUT3 n20036_s5 (
    .F(n20036_9),
    .I0(main_basesoc_timer_value_status[27]),
    .I1(n16867_13),
    .I2(n20036_10) 
);
defparam n20036_s5.INIT=8'h8F;
  LUT3 n20038_s5 (
    .F(n20038_9),
    .I0(main_basesoc_timer_value_status[26]),
    .I1(n16867_13),
    .I2(n20038_10) 
);
defparam n20038_s5.INIT=8'h8F;
  LUT3 n20040_s5 (
    .F(n20040_9),
    .I0(main_basesoc_timer_value_status[25]),
    .I1(n16867_13),
    .I2(n20040_10) 
);
defparam n20040_s5.INIT=8'h8F;
  LUT3 n20042_s5 (
    .F(n20042_9),
    .I0(main_basesoc_timer_value_status[24]),
    .I1(n16867_13),
    .I2(n20042_10) 
);
defparam n20042_s5.INIT=8'h8F;
  LUT3 n20044_s5 (
    .F(n20044_9),
    .I0(main_basesoc_timer_value_status[23]),
    .I1(n16867_13),
    .I2(n20044_10) 
);
defparam n20044_s5.INIT=8'h8F;
  LUT3 n20046_s5 (
    .F(n20046_9),
    .I0(main_basesoc_timer_value_status[22]),
    .I1(n16867_13),
    .I2(n20046_10) 
);
defparam n20046_s5.INIT=8'h8F;
  LUT3 n20048_s5 (
    .F(n20048_9),
    .I0(main_basesoc_timer_value_status[21]),
    .I1(n16867_13),
    .I2(n20048_10) 
);
defparam n20048_s5.INIT=8'h8F;
  LUT3 n20050_s5 (
    .F(n20050_9),
    .I0(main_basesoc_timer_value_status[20]),
    .I1(n16867_13),
    .I2(n20050_10) 
);
defparam n20050_s5.INIT=8'h8F;
  LUT3 n20052_s5 (
    .F(n20052_9),
    .I0(main_basesoc_timer_value_status[19]),
    .I1(n16867_13),
    .I2(n20052_10) 
);
defparam n20052_s5.INIT=8'h8F;
  LUT3 n20054_s5 (
    .F(n20054_9),
    .I0(main_basesoc_timer_value_status[18]),
    .I1(n16867_13),
    .I2(n20054_10) 
);
defparam n20054_s5.INIT=8'h8F;
  LUT3 n20056_s5 (
    .F(n20056_9),
    .I0(main_basesoc_timer_value_status[17]),
    .I1(n16867_13),
    .I2(n20056_10) 
);
defparam n20056_s5.INIT=8'h8F;
  LUT3 n20058_s5 (
    .F(n20058_9),
    .I0(main_basesoc_timer_value_status[16]),
    .I1(n16867_13),
    .I2(n20058_10) 
);
defparam n20058_s5.INIT=8'h8F;
  LUT3 n20060_s5 (
    .F(n20060_9),
    .I0(main_basesoc_timer_value_status[15]),
    .I1(n16867_13),
    .I2(n20060_10) 
);
defparam n20060_s5.INIT=8'h8F;
  LUT3 n20062_s5 (
    .F(n20062_9),
    .I0(main_basesoc_timer_value_status[14]),
    .I1(n16867_13),
    .I2(n20062_10) 
);
defparam n20062_s5.INIT=8'h8F;
  LUT3 n20064_s5 (
    .F(n20064_9),
    .I0(main_basesoc_timer_value_status[13]),
    .I1(n16867_13),
    .I2(n20064_10) 
);
defparam n20064_s5.INIT=8'h8F;
  LUT3 n20066_s5 (
    .F(n20066_9),
    .I0(main_basesoc_timer_value_status[12]),
    .I1(n16867_13),
    .I2(n20066_10) 
);
defparam n20066_s5.INIT=8'h8F;
  LUT3 n20068_s5 (
    .F(n20068_9),
    .I0(main_basesoc_timer_value_status[11]),
    .I1(n16867_13),
    .I2(n20068_10) 
);
defparam n20068_s5.INIT=8'h8F;
  LUT3 n20070_s5 (
    .F(n20070_9),
    .I0(main_basesoc_timer_value_status[10]),
    .I1(n16867_13),
    .I2(n20070_10) 
);
defparam n20070_s5.INIT=8'h8F;
  LUT3 n20072_s5 (
    .F(n20072_9),
    .I0(main_basesoc_timer_value_status[9]),
    .I1(n16867_13),
    .I2(n20072_10) 
);
defparam n20072_s5.INIT=8'h8F;
  LUT3 n20074_s5 (
    .F(n20074_9),
    .I0(main_basesoc_timer_value_status[8]),
    .I1(n16867_13),
    .I2(n20074_10) 
);
defparam n20074_s5.INIT=8'h8F;
  LUT3 n20076_s5 (
    .F(n20076_9),
    .I0(main_basesoc_timer_value_status[7]),
    .I1(n16867_13),
    .I2(n20076_10) 
);
defparam n20076_s5.INIT=8'h8F;
  LUT3 n20078_s5 (
    .F(n20078_9),
    .I0(main_basesoc_timer_value_status[6]),
    .I1(n16867_13),
    .I2(n20078_10) 
);
defparam n20078_s5.INIT=8'h8F;
  LUT3 n20080_s5 (
    .F(n20080_9),
    .I0(main_basesoc_timer_value_status[5]),
    .I1(n16867_13),
    .I2(n20080_10) 
);
defparam n20080_s5.INIT=8'h8F;
  LUT3 n20082_s5 (
    .F(n20082_9),
    .I0(main_basesoc_timer_value_status[4]),
    .I1(n16867_13),
    .I2(n20082_10) 
);
defparam n20082_s5.INIT=8'h8F;
  LUT3 n20084_s5 (
    .F(n20084_9),
    .I0(main_basesoc_timer_value_status[3]),
    .I1(n16867_13),
    .I2(n20084_10) 
);
defparam n20084_s5.INIT=8'h8F;
  LUT3 n20086_s5 (
    .F(n20086_9),
    .I0(main_basesoc_timer_value_status[2]),
    .I1(n16867_13),
    .I2(n20086_10) 
);
defparam n20086_s5.INIT=8'h8F;
  LUT3 n20088_s5 (
    .F(n20088_9),
    .I0(main_basesoc_timer_value_status[1]),
    .I1(n16867_13),
    .I2(n20088_10) 
);
defparam n20088_s5.INIT=8'h8F;
  LUT4 n20089_s10 (
    .F(n20089_14),
    .I0(main_gw5ddrphy_burstdet_seen_status_3_13),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(n20089_15),
    .I3(n20089_16) 
);
defparam n20089_s10.INIT=16'h8FFF;
  LUT4 n20218_s6 (
    .F(n20218_10),
    .I0(n19506_5),
    .I1(storage_1_dat1[1]),
    .I2(n20218_11),
    .I3(n20218_12) 
);
defparam n20218_s6.INIT=16'hF8FF;
  LUT4 n20219_s12 (
    .F(n20219_16),
    .I0(main_gw5ddrphy_burstdet_seen_status_3_13),
    .I1(main_basesoc_uart_enable_storage[0]),
    .I2(n20219_17),
    .I3(n20219_18) 
);
defparam n20219_s12.INIT=16'h8FFF;
  LUT3 builder_interface1_adr_wishbone2csr_next_value_ce1_s7 (
    .F(builder_interface1_adr_wishbone2csr_next_value_ce1),
    .I0(builder_wishbone2csr_state[0]),
    .I1(builder_wishbone2csr_state[1]),
    .I2(builder_interface0_cyc) 
);
defparam builder_interface1_adr_wishbone2csr_next_value_ce1_s7.INIT=8'hB2;
  LUT4 n19338_s5 (
    .F(n19338_10),
    .I0(main_basesoc_scratch_storage[31]),
    .I1(main_gw5ddrphy_rdly0_2_9),
    .I2(main_basesoc_bus_errors[31]),
    .I3(main_gw5ddrphy_rdly0_2_10) 
);
defparam n19338_s5.INIT=16'hF888;
  LUT4 n19340_s5 (
    .F(n19340_10),
    .I0(main_basesoc_scratch_storage[30]),
    .I1(main_gw5ddrphy_rdly0_2_9),
    .I2(main_basesoc_bus_errors[30]),
    .I3(main_gw5ddrphy_rdly0_2_10) 
);
defparam n19340_s5.INIT=16'hF888;
  LUT4 n19342_s5 (
    .F(n19342_10),
    .I0(main_basesoc_scratch_storage[29]),
    .I1(main_gw5ddrphy_rdly0_2_9),
    .I2(main_basesoc_bus_errors[29]),
    .I3(main_gw5ddrphy_rdly0_2_10) 
);
defparam n19342_s5.INIT=16'hF888;
  LUT4 n19344_s5 (
    .F(n19344_10),
    .I0(main_basesoc_scratch_storage[28]),
    .I1(main_gw5ddrphy_rdly0_2_9),
    .I2(main_basesoc_bus_errors[28]),
    .I3(main_gw5ddrphy_rdly0_2_10) 
);
defparam n19344_s5.INIT=16'hF888;
  LUT4 n19346_s5 (
    .F(n19346_10),
    .I0(main_basesoc_scratch_storage[27]),
    .I1(main_gw5ddrphy_rdly0_2_9),
    .I2(main_basesoc_bus_errors[27]),
    .I3(main_gw5ddrphy_rdly0_2_10) 
);
defparam n19346_s5.INIT=16'hF888;
  LUT4 n19348_s5 (
    .F(n19348_10),
    .I0(main_basesoc_scratch_storage[26]),
    .I1(main_gw5ddrphy_rdly0_2_9),
    .I2(main_basesoc_bus_errors[26]),
    .I3(main_gw5ddrphy_rdly0_2_10) 
);
defparam n19348_s5.INIT=16'hF888;
  LUT4 n19350_s5 (
    .F(n19350_10),
    .I0(main_basesoc_scratch_storage[25]),
    .I1(main_gw5ddrphy_rdly0_2_9),
    .I2(main_basesoc_bus_errors[25]),
    .I3(main_gw5ddrphy_rdly0_2_10) 
);
defparam n19350_s5.INIT=16'hF888;
  LUT4 n19352_s5 (
    .F(n19352_10),
    .I0(main_basesoc_scratch_storage[24]),
    .I1(main_gw5ddrphy_rdly0_2_9),
    .I2(main_basesoc_bus_errors[24]),
    .I3(main_gw5ddrphy_rdly0_2_10) 
);
defparam n19352_s5.INIT=16'hF888;
  LUT4 n19354_s5 (
    .F(n19354_10),
    .I0(main_basesoc_scratch_storage[23]),
    .I1(main_gw5ddrphy_rdly0_2_9),
    .I2(main_basesoc_bus_errors[23]),
    .I3(main_gw5ddrphy_rdly0_2_10) 
);
defparam n19354_s5.INIT=16'hF888;
  LUT4 n19356_s5 (
    .F(n19356_10),
    .I0(main_basesoc_scratch_storage[22]),
    .I1(main_gw5ddrphy_rdly0_2_9),
    .I2(main_basesoc_bus_errors[22]),
    .I3(main_gw5ddrphy_rdly0_2_10) 
);
defparam n19356_s5.INIT=16'hF888;
  LUT4 n19358_s5 (
    .F(n19358_10),
    .I0(main_basesoc_scratch_storage[21]),
    .I1(main_gw5ddrphy_rdly0_2_9),
    .I2(main_basesoc_bus_errors[21]),
    .I3(main_gw5ddrphy_rdly0_2_10) 
);
defparam n19358_s5.INIT=16'hF888;
  LUT4 n19360_s5 (
    .F(n19360_10),
    .I0(main_basesoc_scratch_storage[20]),
    .I1(main_gw5ddrphy_rdly0_2_9),
    .I2(main_basesoc_bus_errors[20]),
    .I3(main_gw5ddrphy_rdly0_2_10) 
);
defparam n19360_s5.INIT=16'hF888;
  LUT4 n19362_s5 (
    .F(n19362_10),
    .I0(main_basesoc_scratch_storage[19]),
    .I1(main_gw5ddrphy_rdly0_2_9),
    .I2(main_basesoc_bus_errors[19]),
    .I3(main_gw5ddrphy_rdly0_2_10) 
);
defparam n19362_s5.INIT=16'hF888;
  LUT4 n19364_s5 (
    .F(n19364_10),
    .I0(main_basesoc_scratch_storage[18]),
    .I1(main_gw5ddrphy_rdly0_2_9),
    .I2(main_basesoc_bus_errors[18]),
    .I3(main_gw5ddrphy_rdly0_2_10) 
);
defparam n19364_s5.INIT=16'hF888;
  LUT4 n19366_s5 (
    .F(n19366_10),
    .I0(main_basesoc_scratch_storage[17]),
    .I1(main_gw5ddrphy_rdly0_2_9),
    .I2(main_basesoc_bus_errors[17]),
    .I3(main_gw5ddrphy_rdly0_2_10) 
);
defparam n19366_s5.INIT=16'hF888;
  LUT4 n19368_s5 (
    .F(n19368_10),
    .I0(main_basesoc_scratch_storage[16]),
    .I1(main_gw5ddrphy_rdly0_2_9),
    .I2(main_basesoc_bus_errors[16]),
    .I3(main_gw5ddrphy_rdly0_2_10) 
);
defparam n19368_s5.INIT=16'hF888;
  LUT4 n19370_s5 (
    .F(n19370_10),
    .I0(main_basesoc_scratch_storage[15]),
    .I1(main_gw5ddrphy_rdly0_2_9),
    .I2(main_basesoc_bus_errors[15]),
    .I3(main_gw5ddrphy_rdly0_2_10) 
);
defparam n19370_s5.INIT=16'hF888;
  LUT4 n19372_s5 (
    .F(n19372_10),
    .I0(main_basesoc_scratch_storage[14]),
    .I1(main_gw5ddrphy_rdly0_2_9),
    .I2(main_basesoc_bus_errors[14]),
    .I3(main_gw5ddrphy_rdly0_2_10) 
);
defparam n19372_s5.INIT=16'hF888;
  LUT4 n19374_s5 (
    .F(n19374_10),
    .I0(main_basesoc_scratch_storage[13]),
    .I1(main_gw5ddrphy_rdly0_2_9),
    .I2(main_basesoc_bus_errors[13]),
    .I3(main_gw5ddrphy_rdly0_2_10) 
);
defparam n19374_s5.INIT=16'hF888;
  LUT4 n19376_s5 (
    .F(n19376_10),
    .I0(main_basesoc_scratch_storage[12]),
    .I1(main_gw5ddrphy_rdly0_2_9),
    .I2(main_basesoc_bus_errors[12]),
    .I3(main_gw5ddrphy_rdly0_2_10) 
);
defparam n19376_s5.INIT=16'hF888;
  LUT4 n19378_s5 (
    .F(n19378_10),
    .I0(main_basesoc_scratch_storage[11]),
    .I1(main_gw5ddrphy_rdly0_2_9),
    .I2(main_basesoc_bus_errors[11]),
    .I3(main_gw5ddrphy_rdly0_2_10) 
);
defparam n19378_s5.INIT=16'hF888;
  LUT4 n19380_s5 (
    .F(n19380_10),
    .I0(main_basesoc_scratch_storage[10]),
    .I1(main_gw5ddrphy_rdly0_2_9),
    .I2(main_basesoc_bus_errors[10]),
    .I3(main_gw5ddrphy_rdly0_2_10) 
);
defparam n19380_s5.INIT=16'hF888;
  LUT4 n19382_s5 (
    .F(n19382_10),
    .I0(main_basesoc_scratch_storage[9]),
    .I1(main_gw5ddrphy_rdly0_2_9),
    .I2(main_basesoc_bus_errors[9]),
    .I3(main_gw5ddrphy_rdly0_2_10) 
);
defparam n19382_s5.INIT=16'hF888;
  LUT4 n19384_s5 (
    .F(n19384_10),
    .I0(main_basesoc_scratch_storage[8]),
    .I1(main_gw5ddrphy_rdly0_2_9),
    .I2(main_basesoc_bus_errors[8]),
    .I3(main_gw5ddrphy_rdly0_2_10) 
);
defparam n19384_s5.INIT=16'hF888;
  LUT4 n19386_s5 (
    .F(n19386_10),
    .I0(main_basesoc_scratch_storage[7]),
    .I1(main_gw5ddrphy_rdly0_2_9),
    .I2(main_basesoc_bus_errors[7]),
    .I3(main_gw5ddrphy_rdly0_2_10) 
);
defparam n19386_s5.INIT=16'hF888;
  LUT4 n19388_s5 (
    .F(n19388_10),
    .I0(main_basesoc_scratch_storage[6]),
    .I1(main_gw5ddrphy_rdly0_2_9),
    .I2(main_basesoc_bus_errors[6]),
    .I3(main_gw5ddrphy_rdly0_2_10) 
);
defparam n19388_s5.INIT=16'hF888;
  LUT4 n19390_s5 (
    .F(n19390_10),
    .I0(main_basesoc_scratch_storage[5]),
    .I1(main_gw5ddrphy_rdly0_2_9),
    .I2(main_basesoc_bus_errors[5]),
    .I3(main_gw5ddrphy_rdly0_2_10) 
);
defparam n19390_s5.INIT=16'hF888;
  LUT4 n19392_s5 (
    .F(n19392_10),
    .I0(main_basesoc_scratch_storage[4]),
    .I1(main_gw5ddrphy_rdly0_2_9),
    .I2(main_basesoc_bus_errors[4]),
    .I3(main_gw5ddrphy_rdly0_2_10) 
);
defparam n19392_s5.INIT=16'hF888;
  LUT4 n19394_s5 (
    .F(n19394_10),
    .I0(main_basesoc_scratch_storage[3]),
    .I1(main_gw5ddrphy_rdly0_2_9),
    .I2(main_basesoc_bus_errors[3]),
    .I3(main_gw5ddrphy_rdly0_2_10) 
);
defparam n19394_s5.INIT=16'hF888;
  LUT4 n19396_s5 (
    .F(n19396_10),
    .I0(main_basesoc_scratch_storage[2]),
    .I1(main_gw5ddrphy_rdly0_2_9),
    .I2(main_basesoc_bus_errors[2]),
    .I3(main_gw5ddrphy_rdly0_2_10) 
);
defparam n19396_s5.INIT=16'hF888;
  LUT4 n19483_s5 (
    .F(n19483_10),
    .I0(main_gw5ddrphy_burstdet_seen_status[3]),
    .I1(n19483_13),
    .I2(main_gw5ddrphy_dly_sel_storage[3]),
    .I3(n19506_5) 
);
defparam n19483_s5.INIT=16'hF888;
  LUT4 n19485_s5 (
    .F(n19485_10),
    .I0(main_gw5ddrphy_burstdet_seen_status[2]),
    .I1(n19483_13),
    .I2(main_gw5ddrphy_dly_sel_storage[2]),
    .I3(n19506_5) 
);
defparam n19485_s5.INIT=16'hF888;
  LUT4 n19487_s5 (
    .F(n19487_10),
    .I0(main_gw5ddrphy_burstdet_seen_status[1]),
    .I1(n19483_13),
    .I2(main_gw5ddrphy_dly_sel_storage[1]),
    .I3(n19506_5) 
);
defparam n19487_s5.INIT=16'hF888;
  LUT4 n19489_s5 (
    .F(n19489_10),
    .I0(main_gw5ddrphy_burstdet_seen_status[0]),
    .I1(n19483_13),
    .I2(main_gw5ddrphy_dly_sel_storage[0]),
    .I3(n19506_5) 
);
defparam n19489_s5.INIT=16'hF888;
  LUT2 n16293_s3 (
    .F(n16293_8),
    .I0(main_basesoc_tx_phase[2]),
    .I1(main_basesoc_tx_phase[3]) 
);
defparam n16293_s3.INIT=4'h6;
  LUT2 n16290_s3 (
    .F(n16290_8),
    .I0(main_basesoc_tx_phase[6]),
    .I1(main_basesoc_tx_phase_7_10) 
);
defparam n16290_s3.INIT=4'h9;
  LUT4 n16288_s3 (
    .F(n16288_8),
    .I0(main_basesoc_tx_phase[6]),
    .I1(main_basesoc_tx_phase_7_10),
    .I2(main_basesoc_tx_phase[7]),
    .I3(main_basesoc_tx_phase[8]) 
);
defparam n16288_s3.INIT=16'h0DF2;
  LUT2 n16280_s3 (
    .F(n16280_8),
    .I0(main_basesoc_tx_phase[16]),
    .I1(n16280_9) 
);
defparam n16280_s3.INIT=4'h9;
  LUT2 n16277_s3 (
    .F(n16277_8),
    .I0(main_basesoc_tx_phase[19]),
    .I1(n16277_9) 
);
defparam n16277_s3.INIT=4'h9;
  LUT4 n16274_s3 (
    .F(n16274_8),
    .I0(main_basesoc_tx_phase[20]),
    .I1(main_basesoc_tx_phase_20_10),
    .I2(main_basesoc_tx_phase[21]),
    .I3(main_basesoc_tx_phase[22]) 
);
defparam n16274_s3.INIT=16'h1FE0;
  LUT3 n16272_s3 (
    .F(n16272_8),
    .I0(main_basesoc_tx_phase[23]),
    .I1(main_basesoc_tx_phase_23_10),
    .I2(main_basesoc_tx_phase[24]) 
);
defparam n16272_s3.INIT=8'h1E;
  LUT4 n16271_s3 (
    .F(n16271_8),
    .I0(main_basesoc_tx_phase[23]),
    .I1(main_basesoc_tx_phase_23_10),
    .I2(main_basesoc_tx_phase[24]),
    .I3(main_basesoc_tx_phase[25]) 
);
defparam n16271_s3.INIT=16'h1FE0;
  LUT4 n16270_s3 (
    .F(n16270_8),
    .I0(main_basesoc_tx_phase[23]),
    .I1(main_basesoc_tx_phase_23_10),
    .I2(n16270_9),
    .I3(main_basesoc_tx_phase[26]) 
);
defparam n16270_s3.INIT=16'h1FE0;
  LUT4 n16269_s3 (
    .F(n16269_8),
    .I0(main_basesoc_tx_phase[23]),
    .I1(main_basesoc_tx_phase_23_10),
    .I2(n16269_11),
    .I3(main_basesoc_tx_phase[27]) 
);
defparam n16269_s3.INIT=16'h1FE0;
  LUT4 n16268_s3 (
    .F(n16268_8),
    .I0(main_basesoc_tx_phase[23]),
    .I1(main_basesoc_tx_phase_23_10),
    .I2(n16268_11),
    .I3(main_basesoc_tx_phase[28]) 
);
defparam n16268_s3.INIT=16'h1FE0;
  LUT4 n16267_s3 (
    .F(n16267_8),
    .I0(main_basesoc_tx_phase[23]),
    .I1(main_basesoc_tx_phase_23_10),
    .I2(n16267_9),
    .I3(main_basesoc_tx_phase[29]) 
);
defparam n16267_s3.INIT=16'h1FE0;
  LUT4 n16266_s3 (
    .F(n16266_8),
    .I0(main_basesoc_tx_phase[23]),
    .I1(main_basesoc_tx_phase_23_10),
    .I2(n16266_9),
    .I3(main_basesoc_tx_phase[30]) 
);
defparam n16266_s3.INIT=16'h1FE0;
  LUT4 n16265_s3 (
    .F(n16265_8),
    .I0(main_basesoc_tx_phase[23]),
    .I1(main_basesoc_tx_phase_23_10),
    .I2(n16265_11),
    .I3(main_basesoc_tx_phase[31]) 
);
defparam n16265_s3.INIT=16'h1FE0;
  LUT2 n16370_s3 (
    .F(n16370_8),
    .I0(main_basesoc_rx_phase[3]),
    .I1(main_basesoc_rx_phase[2]) 
);
defparam n16370_s3.INIT=4'h6;
  LUT2 n16367_s3 (
    .F(n16367_8),
    .I0(main_basesoc_rx_phase[6]),
    .I1(n16367_9) 
);
defparam n16367_s3.INIT=4'h9;
  LUT4 n16365_s3 (
    .F(n16365_8),
    .I0(main_basesoc_rx_phase[6]),
    .I1(n16367_9),
    .I2(main_basesoc_rx_phase[7]),
    .I3(main_basesoc_rx_phase[8]) 
);
defparam n16365_s3.INIT=16'h0DF2;
  LUT2 n16354_s3 (
    .F(n16354_8),
    .I0(main_basesoc_rx_phase[19]),
    .I1(n16354_9) 
);
defparam n16354_s3.INIT=4'h9;
  LUT3 n16351_s3 (
    .F(n16351_8),
    .I0(n16352_11),
    .I1(main_basesoc_rx_phase[21]),
    .I2(main_basesoc_rx_phase[22]) 
);
defparam n16351_s3.INIT=8'hB4;
  LUT3 n16349_s3 (
    .F(n16349_8),
    .I0(main_basesoc_rx_phase[23]),
    .I1(n16349_9),
    .I2(main_basesoc_rx_phase[24]) 
);
defparam n16349_s3.INIT=8'h1E;
  LUT4 n16348_s3 (
    .F(n16348_8),
    .I0(main_basesoc_rx_phase[23]),
    .I1(n16349_9),
    .I2(main_basesoc_rx_phase[24]),
    .I3(main_basesoc_rx_phase[25]) 
);
defparam n16348_s3.INIT=16'h1FE0;
  LUT4 n16347_s3 (
    .F(n16347_8),
    .I0(main_basesoc_rx_phase[24]),
    .I1(main_basesoc_rx_phase[25]),
    .I2(main_basesoc_rx_phase[26]),
    .I3(n16347_9) 
);
defparam n16347_s3.INIT=16'hF078;
  LUT4 n16346_s3 (
    .F(n16346_8),
    .I0(main_basesoc_rx_phase[23]),
    .I1(n16349_9),
    .I2(n16346_9),
    .I3(main_basesoc_rx_phase[27]) 
);
defparam n16346_s3.INIT=16'h1FE0;
  LUT4 n16345_s3 (
    .F(n16345_8),
    .I0(main_basesoc_rx_phase[23]),
    .I1(n16349_9),
    .I2(n16345_9),
    .I3(main_basesoc_rx_phase[28]) 
);
defparam n16345_s3.INIT=16'h1FE0;
  LUT4 n16344_s3 (
    .F(n16344_8),
    .I0(n16347_9),
    .I1(main_basesoc_rx_phase[28]),
    .I2(n16345_9),
    .I3(main_basesoc_rx_phase[29]) 
);
defparam n16344_s3.INIT=16'hBF40;
  LUT4 n16343_s3 (
    .F(n16343_8),
    .I0(main_basesoc_rx_phase[23]),
    .I1(n16349_9),
    .I2(n16343_9),
    .I3(main_basesoc_rx_phase[30]) 
);
defparam n16343_s3.INIT=16'h1FE0;
  LUT3 n17591_s1 (
    .F(n17591_5),
    .I0(main_basesoc_sdram_zqcs_executer_counter[0]),
    .I1(main_basesoc_sdram_zqcs_executer_counter[1]),
    .I2(main_basesoc_sdram_zqcs_executer_counter[2]) 
);
defparam n17591_s1.INIT=8'h78;
  LUT3 n17589_s1 (
    .F(n17589_5),
    .I0(main_basesoc_sdram_zqcs_executer_counter[3]),
    .I1(n17590_6),
    .I2(main_basesoc_sdram_zqcs_executer_counter[4]) 
);
defparam n17589_s1.INIT=8'h78;
  LUT4 n17588_s1 (
    .F(n17588_5),
    .I0(main_basesoc_sdram_zqcs_executer_counter[3]),
    .I1(main_basesoc_sdram_zqcs_executer_counter[4]),
    .I2(n17590_6),
    .I3(main_basesoc_sdram_zqcs_executer_counter[5]) 
);
defparam n17588_s1.INIT=16'h7F80;
  LUT2 n17486_s1 (
    .F(n17486_5),
    .I0(main_basesoc_sdram_sequencer_counter[0]),
    .I1(main_basesoc_sdram_sequencer_counter[1]) 
);
defparam n17486_s1.INIT=4'h6;
  LUT3 n17485_s1 (
    .F(n17485_5),
    .I0(main_basesoc_sdram_sequencer_counter[0]),
    .I1(main_basesoc_sdram_sequencer_counter[1]),
    .I2(main_basesoc_sdram_sequencer_counter[2]) 
);
defparam n17485_s1.INIT=8'h78;
  LUT4 n17484_s1 (
    .F(n17484_5),
    .I0(main_basesoc_sdram_sequencer_counter[0]),
    .I1(main_basesoc_sdram_sequencer_counter[1]),
    .I2(main_basesoc_sdram_sequencer_counter[2]),
    .I3(main_basesoc_sdram_sequencer_counter[3]) 
);
defparam n17484_s1.INIT=16'h7F80;
  LUT2 n17483_s1 (
    .F(n17483_5),
    .I0(main_basesoc_sdram_sequencer_counter[4]),
    .I1(n17483_6) 
);
defparam n17483_s1.INIT=4'h6;
  LUT3 n17482_s1 (
    .F(n17482_5),
    .I0(main_basesoc_sdram_sequencer_counter[4]),
    .I1(n17483_6),
    .I2(main_basesoc_sdram_sequencer_counter[5]) 
);
defparam n17482_s1.INIT=8'h78;
  LUT4 n17481_s1 (
    .F(n17481_5),
    .I0(main_basesoc_sdram_sequencer_counter[4]),
    .I1(main_basesoc_sdram_sequencer_counter[5]),
    .I2(n17483_6),
    .I3(main_basesoc_sdram_sequencer_counter[6]) 
);
defparam n17481_s1.INIT=16'h7F80;
  LUT4 n16817_s1 (
    .F(n16817_5),
    .I0(main_gw5ddrphy_rdly3[1]),
    .I1(main_gw5ddrphy_rdly3[0]),
    .I2(main_gw5ddrphy_dly_sel_storage[3]),
    .I3(n16818_6) 
);
defparam n16817_s1.INIT=16'h6000;
  LUT4 n16816_s1 (
    .F(n16816_5),
    .I0(n16816_6),
    .I1(main_gw5ddrphy_rdly3[2]),
    .I2(main_gw5ddrphy_dly_sel_storage[3]),
    .I3(n16818_6) 
);
defparam n16816_s1.INIT=16'h6000;
  LUT4 n16765_s1 (
    .F(n16765_5),
    .I0(main_gw5ddrphy_rdly2[1]),
    .I1(main_gw5ddrphy_rdly2[0]),
    .I2(main_gw5ddrphy_dly_sel_storage[2]),
    .I3(n16818_6) 
);
defparam n16765_s1.INIT=16'h6000;
  LUT4 n16764_s1 (
    .F(n16764_5),
    .I0(n16764_6),
    .I1(main_gw5ddrphy_rdly2[2]),
    .I2(main_gw5ddrphy_dly_sel_storage[2]),
    .I3(n16818_6) 
);
defparam n16764_s1.INIT=16'h6000;
  LUT4 n16713_s1 (
    .F(n16713_5),
    .I0(main_gw5ddrphy_rdly1[1]),
    .I1(main_gw5ddrphy_rdly1[0]),
    .I2(main_gw5ddrphy_dly_sel_storage[1]),
    .I3(n16818_6) 
);
defparam n16713_s1.INIT=16'h6000;
  LUT4 n16712_s1 (
    .F(n16712_5),
    .I0(n16712_6),
    .I1(main_gw5ddrphy_rdly1[2]),
    .I2(main_gw5ddrphy_dly_sel_storage[1]),
    .I3(n16818_6) 
);
defparam n16712_s1.INIT=16'h6000;
  LUT4 n16661_s1 (
    .F(n16661_5),
    .I0(main_gw5ddrphy_rdly0[1]),
    .I1(main_gw5ddrphy_rdly0[0]),
    .I2(main_gw5ddrphy_dly_sel_storage[0]),
    .I3(n16818_6) 
);
defparam n16661_s1.INIT=16'h6000;
  LUT4 n16660_s1 (
    .F(n16660_5),
    .I0(n16660_6),
    .I1(main_gw5ddrphy_rdly0[2]),
    .I2(main_gw5ddrphy_dly_sel_storage[0]),
    .I3(n16818_6) 
);
defparam n16660_s1.INIT=16'h6000;
  LUT2 n15961_s1 (
    .F(n15961_5),
    .I0(main_gw5ddrphy_counter[0]),
    .I1(main_gw5ddrphy_counter[1]) 
);
defparam n15961_s1.INIT=4'h6;
  LUT3 n15960_s1 (
    .F(n15960_5),
    .I0(main_gw5ddrphy_counter[0]),
    .I1(main_gw5ddrphy_counter[1]),
    .I2(main_gw5ddrphy_counter[2]) 
);
defparam n15960_s1.INIT=8'h78;
  LUT4 n15959_s1 (
    .F(n15959_5),
    .I0(main_gw5ddrphy_counter[0]),
    .I1(main_gw5ddrphy_counter[1]),
    .I2(main_gw5ddrphy_counter[2]),
    .I3(main_gw5ddrphy_counter[3]) 
);
defparam n15959_s1.INIT=16'h7F80;
  LUT2 n15958_s1 (
    .F(n15958_5),
    .I0(main_gw5ddrphy_counter[4]),
    .I1(n15958_6) 
);
defparam n15958_s1.INIT=4'h6;
  LUT3 n15957_s1 (
    .F(n15957_5),
    .I0(main_gw5ddrphy_counter[4]),
    .I1(n15958_6),
    .I2(main_gw5ddrphy_counter[5]) 
);
defparam n15957_s1.INIT=8'h78;
  LUT4 n15956_s1 (
    .F(n15956_5),
    .I0(main_gw5ddrphy_counter[4]),
    .I1(main_gw5ddrphy_counter[5]),
    .I2(n15958_6),
    .I3(main_gw5ddrphy_counter[6]) 
);
defparam n15956_s1.INIT=16'h7F80;
  LUT4 builder_array_muxed13_s5 (
    .F(builder_array_muxed13_10),
    .I0(main_basesoc_sdram_choose_req_ce_4),
    .I1(main_basesoc_sdram_choose_req_ce_5),
    .I2(builder_array_muxed13_11),
    .I3(builder_array_muxed13_12) 
);
defparam builder_array_muxed13_s5.INIT=16'h1000;
  LUT4 builder_array_muxed8_0_s5 (
    .F(builder_array_muxed8_0_10),
    .I0(builder_array_muxed8_0_11),
    .I1(builder_array_muxed8_0_12),
    .I2(builder_multiplexer_state[0]),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam builder_array_muxed8_0_s5.INIT=16'hCA00;
  LUT3 builder_array_muxed8_1_s5 (
    .F(builder_array_muxed8_1_10),
    .I0(builder_array_muxed8_1_11),
    .I1(builder_array_muxed8_1_12),
    .I2(builder_multiplexer_state[0]) 
);
defparam builder_array_muxed8_1_s5.INIT=8'hCA;
  LUT4 builder_array_muxed8_2_s5 (
    .F(builder_array_muxed8_2_10),
    .I0(builder_array_muxed8_2_11),
    .I1(builder_array_muxed8_2_12),
    .I2(builder_multiplexer_state[0]),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam builder_array_muxed8_2_s5.INIT=16'hC500;
  LUT4 builder_array_muxed8_3_s5 (
    .F(builder_array_muxed8_3_10),
    .I0(builder_array_muxed8_3_11),
    .I1(builder_array_muxed8_3_12),
    .I2(builder_multiplexer_state[0]),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam builder_array_muxed8_3_s5.INIT=16'h3500;
  LUT4 builder_array_muxed8_4_s5 (
    .F(builder_array_muxed8_4_10),
    .I0(builder_array_muxed8_4_11),
    .I1(builder_array_muxed8_4_12),
    .I2(builder_multiplexer_state[0]),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam builder_array_muxed8_4_s5.INIT=16'hC500;
  LUT4 builder_array_muxed8_5_s5 (
    .F(builder_array_muxed8_5_10),
    .I0(builder_array_muxed8_5_11),
    .I1(builder_array_muxed8_5_12),
    .I2(builder_multiplexer_state[0]),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam builder_array_muxed8_5_s5.INIT=16'hC500;
  LUT4 builder_array_muxed8_6_s5 (
    .F(builder_array_muxed8_6_10),
    .I0(builder_array_muxed8_6_11),
    .I1(builder_array_muxed8_6_12),
    .I2(builder_multiplexer_state[0]),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam builder_array_muxed8_6_s5.INIT=16'h3500;
  LUT4 builder_array_muxed8_7_s5 (
    .F(builder_array_muxed8_7_10),
    .I0(builder_array_muxed8_7_11),
    .I1(builder_array_muxed8_7_12),
    .I2(builder_multiplexer_state[0]),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam builder_array_muxed8_7_s5.INIT=16'hCA00;
  LUT4 builder_array_muxed8_8_s5 (
    .F(builder_array_muxed8_8_10),
    .I0(builder_array_muxed8_8_11),
    .I1(builder_array_muxed8_8_12),
    .I2(builder_multiplexer_state[0]),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam builder_array_muxed8_8_s5.INIT=16'hCA00;
  LUT4 builder_array_muxed8_9_s5 (
    .F(builder_array_muxed8_9_10),
    .I0(builder_array_muxed8_9_11),
    .I1(builder_array_muxed8_9_12),
    .I2(builder_multiplexer_state[0]),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam builder_array_muxed8_9_s5.INIT=16'h3500;
  LUT4 builder_array_muxed8_11_s5 (
    .F(builder_array_muxed8_11_10),
    .I0(builder_array_muxed8_11_11),
    .I1(builder_array_muxed8_11_12),
    .I2(builder_multiplexer_state[0]),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam builder_array_muxed8_11_s5.INIT=16'hC500;
  LUT4 builder_array_muxed8_12_s5 (
    .F(builder_array_muxed8_12_10),
    .I0(builder_array_muxed8_12_11),
    .I1(builder_array_muxed8_12_12),
    .I2(builder_multiplexer_state[0]),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam builder_array_muxed8_12_s5.INIT=16'h3500;
  LUT4 builder_array_muxed8_13_s5 (
    .F(builder_array_muxed8_13_10),
    .I0(builder_array_muxed8_13_11),
    .I1(builder_array_muxed8_13_12),
    .I2(builder_multiplexer_state[0]),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam builder_array_muxed8_13_s5.INIT=16'hCA00;
  LUT4 builder_array_muxed8_14_s5 (
    .F(builder_array_muxed8_14_10),
    .I0(main_basesoc_sdram_choose_cmd_ce_5),
    .I1(builder_array_muxed8_14_11),
    .I2(builder_array_muxed8_14_12),
    .I3(builder_multiplexer_state[0]) 
);
defparam builder_array_muxed8_14_s5.INIT=16'hF088;
  LUT4 builder_array_muxed7_0_s5 (
    .F(builder_array_muxed7_0_10),
    .I0(main_basesoc_sdram_choose_req_grant[0]),
    .I1(main_basesoc_sdram_choose_cmd_grant[0]),
    .I2(builder_multiplexer_state[0]),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam builder_array_muxed7_0_s5.INIT=16'hAC00;
  LUT4 builder_array_muxed7_1_s5 (
    .F(builder_array_muxed7_1_10),
    .I0(main_basesoc_sdram_choose_req_grant[1]),
    .I1(main_basesoc_sdram_choose_cmd_grant[1]),
    .I2(builder_multiplexer_state[0]),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam builder_array_muxed7_1_s5.INIT=16'hAC00;
  LUT4 builder_array_muxed7_2_s6 (
    .F(builder_array_muxed7_2_11),
    .I0(main_basesoc_sdram_choose_req_grant[2]),
    .I1(main_basesoc_sdram_choose_cmd_grant[2]),
    .I2(builder_multiplexer_state[0]),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam builder_array_muxed7_2_s6.INIT=16'hAC00;
  LUT4 builder_array_muxed1_0_s5 (
    .F(builder_array_muxed1_0_10),
    .I0(builder_array_muxed8_0_12),
    .I1(builder_array_muxed8_0_11),
    .I2(builder_multiplexer_state[0]),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam builder_array_muxed1_0_s5.INIT=16'hCA00;
  LUT3 builder_array_muxed1_1_s5 (
    .F(builder_array_muxed1_1_10),
    .I0(builder_array_muxed8_1_12),
    .I1(builder_array_muxed8_1_11),
    .I2(builder_multiplexer_state[0]) 
);
defparam builder_array_muxed1_1_s5.INIT=8'hCA;
  LUT4 builder_array_muxed1_2_s5 (
    .F(builder_array_muxed1_2_10),
    .I0(builder_array_muxed8_2_12),
    .I1(builder_array_muxed8_2_11),
    .I2(builder_multiplexer_state[0]),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam builder_array_muxed1_2_s5.INIT=16'h3A00;
  LUT4 builder_array_muxed1_3_s5 (
    .F(builder_array_muxed1_3_10),
    .I0(builder_array_muxed8_3_11),
    .I1(builder_array_muxed8_3_12),
    .I2(main_basesoc_sdram_sequencer_counter_6_13),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam builder_array_muxed1_3_s5.INIT=16'h3500;
  LUT4 builder_array_muxed1_4_s5 (
    .F(builder_array_muxed1_4_10),
    .I0(builder_array_muxed8_4_11),
    .I1(builder_array_muxed8_4_12),
    .I2(main_basesoc_sdram_sequencer_counter_6_13),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam builder_array_muxed1_4_s5.INIT=16'hC500;
  LUT4 builder_array_muxed1_5_s5 (
    .F(builder_array_muxed1_5_10),
    .I0(builder_array_muxed8_5_12),
    .I1(builder_array_muxed8_5_11),
    .I2(builder_multiplexer_state[0]),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam builder_array_muxed1_5_s5.INIT=16'h3A00;
  LUT4 builder_array_muxed1_6_s5 (
    .F(builder_array_muxed1_6_10),
    .I0(builder_array_muxed8_6_11),
    .I1(builder_array_muxed8_6_12),
    .I2(main_basesoc_sdram_sequencer_counter_6_13),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam builder_array_muxed1_6_s5.INIT=16'h3500;
  LUT4 builder_array_muxed1_7_s5 (
    .F(builder_array_muxed1_7_10),
    .I0(builder_array_muxed8_7_11),
    .I1(builder_array_muxed8_7_12),
    .I2(main_basesoc_sdram_sequencer_counter_6_13),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam builder_array_muxed1_7_s5.INIT=16'hCA00;
  LUT4 builder_array_muxed1_8_s5 (
    .F(builder_array_muxed1_8_10),
    .I0(builder_array_muxed8_8_11),
    .I1(builder_array_muxed8_8_12),
    .I2(main_basesoc_sdram_sequencer_counter_6_13),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam builder_array_muxed1_8_s5.INIT=16'hCA00;
  LUT4 builder_array_muxed1_9_s5 (
    .F(builder_array_muxed1_9_10),
    .I0(builder_array_muxed8_9_11),
    .I1(builder_array_muxed8_9_12),
    .I2(main_basesoc_sdram_sequencer_counter_6_13),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam builder_array_muxed1_9_s5.INIT=16'h3500;
  LUT4 builder_array_muxed1_11_s5 (
    .F(builder_array_muxed1_11_10),
    .I0(builder_array_muxed8_11_11),
    .I1(builder_array_muxed8_11_12),
    .I2(main_basesoc_sdram_sequencer_counter_6_13),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam builder_array_muxed1_11_s5.INIT=16'hC500;
  LUT4 builder_array_muxed1_12_s5 (
    .F(builder_array_muxed1_12_10),
    .I0(builder_array_muxed8_12_11),
    .I1(builder_array_muxed8_12_12),
    .I2(main_basesoc_sdram_sequencer_counter_6_13),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam builder_array_muxed1_12_s5.INIT=16'h3500;
  LUT4 builder_array_muxed1_13_s5 (
    .F(builder_array_muxed1_13_10),
    .I0(builder_array_muxed8_13_12),
    .I1(builder_array_muxed8_13_11),
    .I2(builder_multiplexer_state[0]),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam builder_array_muxed1_13_s5.INIT=16'hCA00;
  LUT3 builder_array_muxed1_14_s5 (
    .F(builder_array_muxed1_14_10),
    .I0(builder_array_muxed8_14_12),
    .I1(builder_array_muxed8_14_11),
    .I2(builder_array_muxed1_10_11) 
);
defparam builder_array_muxed1_14_s5.INIT=8'hCA;
  LUT4 builder_array_muxed0_0_s5 (
    .F(builder_array_muxed0_0_10),
    .I0(main_basesoc_sdram_choose_req_grant[0]),
    .I1(main_basesoc_sdram_choose_cmd_grant[0]),
    .I2(main_basesoc_sdram_sequencer_counter_6_13),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam builder_array_muxed0_0_s5.INIT=16'hAC00;
  LUT4 builder_array_muxed0_1_s5 (
    .F(builder_array_muxed0_1_10),
    .I0(main_basesoc_sdram_choose_req_grant[1]),
    .I1(main_basesoc_sdram_choose_cmd_grant[1]),
    .I2(main_basesoc_sdram_sequencer_counter_6_13),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam builder_array_muxed0_1_s5.INIT=16'hAC00;
  LUT4 builder_array_muxed0_2_s5 (
    .F(builder_array_muxed0_2_10),
    .I0(main_basesoc_sdram_choose_req_grant[2]),
    .I1(main_basesoc_sdram_choose_cmd_grant[2]),
    .I2(main_basesoc_sdram_sequencer_counter_6_13),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam builder_array_muxed0_2_s5.INIT=16'hAC00;
  LUT4 builder_interface1_we_wishbone2csr_next_value3_s2 (
    .F(builder_interface1_we_wishbone2csr_next_value3),
    .I0(builder_interface1_we_wishbone2csr_next_value3_7),
    .I1(builder_interface0_cyc),
    .I2(builder_rhs_array_muxed5),
    .I3(builder_interface1_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_interface1_we_wishbone2csr_next_value3_s2.INIT=16'h4000;
  LUT2 builder_rhs_array_muxed5_s1 (
    .F(builder_rhs_array_muxed5),
    .I0(builder_grant),
    .I1(main_basesoc_dbus_we) 
);
defparam builder_rhs_array_muxed5_s1.INIT=4'h8;
  LUT3 main_basesoc_sdram_master_p1_wrdata_mask_0_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_mask[0]),
    .I0(main_basesoc_sdram_master_p1_wrdata_mask_0_8),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_mask_0_s1.INIT=8'h70;
  LUT3 main_basesoc_sdram_master_p1_wrdata_mask_1_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_mask[1]),
    .I0(main_basesoc_sdram_master_p1_wrdata_mask_1_8),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_mask_1_s1.INIT=8'h70;
  LUT3 main_basesoc_sdram_master_p1_wrdata_mask_2_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_mask[2]),
    .I0(main_basesoc_sdram_master_p1_wrdata_mask_2_8),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_mask_2_s1.INIT=8'h70;
  LUT3 main_basesoc_sdram_master_p1_wrdata_mask_3_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_mask[3]),
    .I0(main_basesoc_sdram_master_p1_wrdata_mask_3_8),
    .I1(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_mask_3_s1.INIT=8'h70;
  LUT3 main_basesoc_sdram_master_p1_wrdata_mask_4_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_mask[4]),
    .I0(main_basesoc_sdram_master_p1_wrdata_mask_0_8),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_mask_4_s1.INIT=8'h70;
  LUT3 main_basesoc_sdram_master_p1_wrdata_mask_5_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_mask[5]),
    .I0(main_basesoc_sdram_master_p1_wrdata_mask_1_8),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_mask_5_s1.INIT=8'h70;
  LUT3 main_basesoc_sdram_master_p1_wrdata_mask_6_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_mask[6]),
    .I0(main_basesoc_sdram_master_p1_wrdata_mask_2_8),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_mask_6_s1.INIT=8'h70;
  LUT3 main_basesoc_sdram_master_p1_wrdata_mask_7_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_mask[7]),
    .I0(main_basesoc_sdram_master_p1_wrdata_mask_3_8),
    .I1(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_mask_7_s1.INIT=8'h70;
  LUT3 main_basesoc_sdram_master_p1_wrdata_mask_8_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_mask[8]),
    .I0(main_basesoc_sdram_master_p1_wrdata_mask_0_8),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_mask_8_s1.INIT=8'h70;
  LUT3 main_basesoc_sdram_master_p1_wrdata_mask_9_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_mask[9]),
    .I0(main_basesoc_sdram_master_p1_wrdata_mask_1_8),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_mask_9_s1.INIT=8'h70;
  LUT3 main_basesoc_sdram_master_p1_wrdata_mask_10_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_mask[10]),
    .I0(main_basesoc_sdram_master_p1_wrdata_mask_2_8),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_mask_10_s1.INIT=8'h70;
  LUT3 main_basesoc_sdram_master_p1_wrdata_mask_11_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_mask[11]),
    .I0(main_basesoc_sdram_master_p1_wrdata_mask_3_8),
    .I1(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_mask_11_s1.INIT=8'h70;
  LUT3 main_basesoc_sdram_master_p1_wrdata_mask_12_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_mask[12]),
    .I0(main_basesoc_sdram_master_p1_wrdata_mask_0_8),
    .I1(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_mask_12_s1.INIT=8'h70;
  LUT3 main_basesoc_sdram_master_p1_wrdata_mask_13_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_mask[13]),
    .I0(main_basesoc_sdram_master_p1_wrdata_mask_1_8),
    .I1(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_mask_13_s1.INIT=8'h70;
  LUT3 main_basesoc_sdram_master_p1_wrdata_mask_14_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_mask[14]),
    .I0(main_basesoc_sdram_master_p1_wrdata_mask_2_8),
    .I1(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_mask_14_s1.INIT=8'h70;
  LUT3 main_basesoc_sdram_master_p1_wrdata_mask_15_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_mask[15]),
    .I0(main_basesoc_sdram_master_p1_wrdata_mask_3_8),
    .I1(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I2(main_basesoc_sdram_storage[0]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_mask_15_s1.INIT=8'h70;
  LUT4 n1411_s1 (
    .F(n1411_5),
    .I0(main_basesoc_tx_count[0]),
    .I1(main_basesoc_tx_count[1]),
    .I2(main_basesoc_tx_count[2]),
    .I3(main_basesoc_tx_tick) 
);
defparam n1411_s1.INIT=16'h7800;
  LUT4 n1478_s1 (
    .F(n1478_5),
    .I0(main_basesoc_rx_count[0]),
    .I1(main_basesoc_rx_count[1]),
    .I2(main_basesoc_rx_count[2]),
    .I3(main_basesoc_rx_tick) 
);
defparam n1478_s1.INIT=16'h7800;
  LUT2 main_basesoc_rx_source_payload_data_7_s1 (
    .F(main_basesoc_rx_source_payload_data[7]),
    .I0(main_basesoc_rx_data[7]),
    .I1(n1500_4) 
);
defparam main_basesoc_rx_source_payload_data_7_s1.INIT=4'h8;
  LUT2 main_basesoc_rx_source_payload_data_6_s1 (
    .F(main_basesoc_rx_source_payload_data[6]),
    .I0(main_basesoc_rx_data[6]),
    .I1(n1500_4) 
);
defparam main_basesoc_rx_source_payload_data_6_s1.INIT=4'h8;
  LUT2 main_basesoc_rx_source_payload_data_5_s1 (
    .F(main_basesoc_rx_source_payload_data[5]),
    .I0(main_basesoc_rx_data[5]),
    .I1(n1500_4) 
);
defparam main_basesoc_rx_source_payload_data_5_s1.INIT=4'h8;
  LUT2 main_basesoc_rx_source_payload_data_4_s1 (
    .F(main_basesoc_rx_source_payload_data[4]),
    .I0(main_basesoc_rx_data[4]),
    .I1(n1500_4) 
);
defparam main_basesoc_rx_source_payload_data_4_s1.INIT=4'h8;
  LUT2 main_basesoc_rx_source_payload_data_3_s1 (
    .F(main_basesoc_rx_source_payload_data[3]),
    .I0(main_basesoc_rx_data[3]),
    .I1(n1500_4) 
);
defparam main_basesoc_rx_source_payload_data_3_s1.INIT=4'h8;
  LUT2 main_basesoc_rx_source_payload_data_2_s1 (
    .F(main_basesoc_rx_source_payload_data[2]),
    .I0(main_basesoc_rx_data[2]),
    .I1(n1500_4) 
);
defparam main_basesoc_rx_source_payload_data_2_s1.INIT=4'h8;
  LUT2 main_basesoc_rx_source_payload_data_1_s1 (
    .F(main_basesoc_rx_source_payload_data[1]),
    .I0(main_basesoc_rx_data[1]),
    .I1(n1500_4) 
);
defparam main_basesoc_rx_source_payload_data_1_s1.INIT=4'h8;
  LUT2 main_basesoc_rx_source_payload_data_0_s1 (
    .F(main_basesoc_rx_source_payload_data[0]),
    .I0(main_basesoc_rx_data[0]),
    .I1(n1500_4) 
);
defparam main_basesoc_rx_source_payload_data_0_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank0_reset0_re_s1 (
    .F(builder_csr_bankarray_csrbank0_reset0_re),
    .I0(n19506_5),
    .I1(builder_csr_bankarray_csrbank0_reset0_re_8) 
);
defparam builder_csr_bankarray_csrbank0_reset0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank0_scratch0_re_s1 (
    .F(builder_csr_bankarray_csrbank0_scratch0_re),
    .I0(main_gw5ddrphy_rdly0_2_9),
    .I1(builder_csr_bankarray_csrbank0_reset0_re_8) 
);
defparam builder_csr_bankarray_csrbank0_scratch0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank1_dly_sel0_re_s1 (
    .F(builder_csr_bankarray_csrbank1_dly_sel0_re),
    .I0(n19506_5),
    .I1(n16867_11) 
);
defparam builder_csr_bankarray_csrbank1_dly_sel0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank2_out0_re_s1 (
    .F(builder_csr_bankarray_csrbank2_out0_re),
    .I0(n19506_4),
    .I1(builder_interface1_we) 
);
defparam builder_csr_bankarray_csrbank2_out0_re_s1.INIT=4'h4;
  LUT2 builder_csr_bankarray_csrbank3_dfii_control0_re_s1 (
    .F(builder_csr_bankarray_csrbank3_dfii_control0_re),
    .I0(n19506_5),
    .I1(builder_csr_bankarray_csrbank3_dfii_control0_re_8) 
);
defparam builder_csr_bankarray_csrbank3_dfii_control0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank3_dfii_pi0_command0_re_s1 (
    .F(builder_csr_bankarray_csrbank3_dfii_pi0_command0_re),
    .I0(builder_csr_bankarray_csrbank3_dfii_control0_re_8),
    .I1(main_gw5ddrphy_rdly0_2_9) 
);
defparam builder_csr_bankarray_csrbank3_dfii_pi0_command0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_s1 (
    .F(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re),
    .I0(builder_csr_bankarray_csrbank3_dfii_control0_re_8),
    .I1(n30867_4) 
);
defparam builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_re_s1 (
    .F(builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_re),
    .I0(builder_csr_bankarray_csrbank3_dfii_control0_re_8),
    .I1(n16867_13) 
);
defparam builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re_s1 (
    .F(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re),
    .I0(builder_csr_bankarray_csrbank3_dfii_control0_re_8),
    .I1(main_gw5ddrphy_burstdet_seen_status_3_13) 
);
defparam builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re_s1 (
    .F(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re),
    .I0(builder_csr_bankarray_csrbank3_dfii_control0_re_8),
    .I1(n19483_13) 
);
defparam builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_s1 (
    .F(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re),
    .I0(builder_csr_bankarray_csrbank3_dfii_control0_re_8),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8) 
);
defparam builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re_s1 (
    .F(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re),
    .I0(builder_csr_bankarray_csrbank3_dfii_control0_re_8),
    .I1(n19633_38) 
);
defparam builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank3_dfii_pi1_command0_re_s1 (
    .F(builder_csr_bankarray_csrbank3_dfii_pi1_command0_re),
    .I0(builder_csr_bankarray_csrbank3_dfii_control0_re_8),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_command0_re_8) 
);
defparam builder_csr_bankarray_csrbank3_dfii_pi1_command0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank3_dfii_pi1_address0_re_s1 (
    .F(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re),
    .I0(builder_csr_bankarray_csrbank3_dfii_control0_re_8),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re_8) 
);
defparam builder_csr_bankarray_csrbank3_dfii_pi1_address0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re_s1 (
    .F(builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re),
    .I0(builder_csr_bankarray_csrbank3_dfii_control0_re_8),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re_6) 
);
defparam builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_s1 (
    .F(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re),
    .I0(builder_csr_bankarray_csrbank3_dfii_control0_re_8),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_6) 
);
defparam builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_s1 (
    .F(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re),
    .I0(builder_csr_bankarray_csrbank3_dfii_control0_re_8),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_6) 
);
defparam builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_s1 (
    .F(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re),
    .I0(builder_csr_bankarray_csrbank3_dfii_control0_re_8),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_6) 
);
defparam builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_s1 (
    .F(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re),
    .I0(builder_csr_bankarray_csrbank3_dfii_control0_re_8),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_8) 
);
defparam builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank4_load0_re_s1 (
    .F(builder_csr_bankarray_csrbank4_load0_re),
    .I0(n19506_5),
    .I1(builder_csr_bankarray_csrbank4_load0_re_8) 
);
defparam builder_csr_bankarray_csrbank4_load0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank4_reload0_re_s1 (
    .F(builder_csr_bankarray_csrbank4_reload0_re),
    .I0(main_gw5ddrphy_rdly0_2_9),
    .I1(builder_csr_bankarray_csrbank4_load0_re_8) 
);
defparam builder_csr_bankarray_csrbank4_reload0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank4_en0_re_s1 (
    .F(builder_csr_bankarray_csrbank4_en0_re),
    .I0(main_gw5ddrphy_rdly0_2_10),
    .I1(builder_csr_bankarray_csrbank4_load0_re_8) 
);
defparam builder_csr_bankarray_csrbank4_en0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank4_update_value0_re_s1 (
    .F(builder_csr_bankarray_csrbank4_update_value0_re),
    .I0(n30867_4),
    .I1(builder_csr_bankarray_csrbank4_load0_re_8) 
);
defparam builder_csr_bankarray_csrbank4_update_value0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank4_ev_pending_re_s1 (
    .F(builder_csr_bankarray_csrbank4_ev_pending_re),
    .I0(n19483_13),
    .I1(builder_csr_bankarray_csrbank4_load0_re_8) 
);
defparam builder_csr_bankarray_csrbank4_ev_pending_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank4_ev_enable0_re_s1 (
    .F(builder_csr_bankarray_csrbank4_ev_enable0_re),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8),
    .I1(builder_csr_bankarray_csrbank4_load0_re_8) 
);
defparam builder_csr_bankarray_csrbank4_ev_enable0_re_s1.INIT=4'h8;
  LUT3 builder_csr_bankarray_csrbank5_ev_pending_re_s1 (
    .F(builder_csr_bankarray_csrbank5_ev_pending_re),
    .I0(n20226_4),
    .I1(builder_interface1_we),
    .I2(n16867_13) 
);
defparam builder_csr_bankarray_csrbank5_ev_pending_re_s1.INIT=8'h40;
  LUT3 builder_csr_bankarray_csrbank5_ev_enable0_re_s1 (
    .F(builder_csr_bankarray_csrbank5_ev_enable0_re),
    .I0(n20226_4),
    .I1(builder_interface1_we),
    .I2(main_gw5ddrphy_burstdet_seen_status_3_13) 
);
defparam builder_csr_bankarray_csrbank5_ev_enable0_re_s1.INIT=8'h40;
  LUT4 n18935_s23 (
    .F(n18785_5),
    .I0(n18785_11),
    .I1(main_basesoc_sdram_choose_cmd_grant[0]),
    .I2(n18785_7),
    .I3(n18785_13) 
);
defparam n18935_s23.INIT=16'h0E00;
  LUT4 n18936_s44 (
    .F(n18786_5),
    .I0(n18935_23),
    .I1(n18786_9),
    .I2(n18786_7),
    .I3(n18785_11) 
);
defparam n18936_s44.INIT=16'h4F00;
  LUT4 n18937_s45 (
    .F(n18808_6),
    .I0(n18935_20),
    .I1(n18808_7),
    .I2(n18808_12),
    .I3(n18808_9) 
);
defparam n18937_s45.INIT=16'hFE00;
  LUT4 n18936_s47 (
    .F(n18849_6),
    .I0(n18849_13),
    .I1(n18849_8),
    .I2(n18849_15),
    .I3(n18786_9) 
);
defparam n18936_s47.INIT=16'h4F00;
  LUT4 n18937_s47 (
    .F(n18850_6),
    .I0(n18850_7),
    .I1(n18850_12),
    .I2(n18808_7),
    .I3(n18850_9) 
);
defparam n18937_s47.INIT=16'hF400;
  LUT4 n18936_s48 (
    .F(n18870_5),
    .I0(n18849_8),
    .I1(main_basesoc_sdram_choose_cmd_grant[1]),
    .I2(n18870_8),
    .I3(n18808_7) 
);
defparam n18936_s48.INIT=16'h008F;
  LUT4 n18937_s49 (
    .F(n18892_6),
    .I0(n18850_9),
    .I1(n18935_20),
    .I2(n18892_11),
    .I3(n18892_8) 
);
defparam n18937_s49.INIT=16'hEF00;
  LUT3 n18937_s51 (
    .F(n18934_6),
    .I0(n18934_7),
    .I1(n18934_8),
    .I2(n18934_9) 
);
defparam n18937_s51.INIT=8'h01;
  LUT4 n19109_s24 (
    .F(n18959_5),
    .I0(n18959_6),
    .I1(n18959_7),
    .I2(n18959_11),
    .I3(n18959_13) 
);
defparam n19109_s24.INIT=16'hBF00;
  LUT4 n19110_s44 (
    .F(n18960_5),
    .I0(n18959_11),
    .I1(n18959_7),
    .I2(n18960_6),
    .I3(n18960_7) 
);
defparam n19110_s44.INIT=16'h004F;
  LUT4 n19111_s45 (
    .F(n18982_6),
    .I0(n18982_7),
    .I1(n18982_8),
    .I2(n18982_9),
    .I3(n18982_10) 
);
defparam n19111_s45.INIT=16'h4F00;
  LUT4 n19110_s47 (
    .F(n19023_6),
    .I0(n19023_9),
    .I1(n19109_31),
    .I2(n18959_11),
    .I3(n18959_7) 
);
defparam n19110_s47.INIT=16'h4F00;
  LUT4 n19111_s47 (
    .F(n19024_6),
    .I0(n19024_7),
    .I1(n18982_8),
    .I2(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_6),
    .I3(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_13) 
);
defparam n19111_s47.INIT=16'hF400;
  LUT4 n19110_s48 (
    .F(n19044_5),
    .I0(n19044_6),
    .I1(n19109_31),
    .I2(n18959_11),
    .I3(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_6) 
);
defparam n19110_s48.INIT=16'h004F;
  LUT4 n19111_s49 (
    .F(n19066_6),
    .I0(n19066_7),
    .I1(n19066_8),
    .I2(n19066_11),
    .I3(n18982_8) 
);
defparam n19111_s49.INIT=16'h4F00;
  LUT4 n19110_s51 (
    .F(n19107_6),
    .I0(n18959_7),
    .I1(n19107_7),
    .I2(n18960_6),
    .I3(n19109_31) 
);
defparam n19110_s51.INIT=16'h8F00;
  LUT4 n19111_s51 (
    .F(n19108_6),
    .I0(n19108_9),
    .I1(n18982_10),
    .I2(n18960_7),
    .I3(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_5) 
);
defparam n19111_s51.INIT=16'hF400;
  LUT2 builder_interface1_dat_w_wishbone2csr_next_value_ce0_s33 (
    .F(builder_interface1_dat_w_wishbone2csr_next_value_ce0_38),
    .I0(builder_wishbone2csr_state[0]),
    .I1(builder_wishbone2csr_state[1]) 
);
defparam builder_interface1_dat_w_wishbone2csr_next_value_ce0_s33.INIT=4'h9;
  LUT4 n18759_s2 (
    .F(n18759_6),
    .I0(main_basesoc_sdram_time1[2]),
    .I1(n18760_7),
    .I2(main_basesoc_sdram_time1[3]),
    .I3(builder_array_muxed1_10_11) 
);
defparam n18759_s2.INIT=16'hB4FF;
  LUT3 n18745_s2 (
    .F(n18745_6),
    .I0(main_basesoc_sdram_time0[0]),
    .I1(main_basesoc_sdram_time0[1]),
    .I2(main_basesoc_sdram_time0_4_9) 
);
defparam n18745_s2.INIT=8'h9F;
  LUT4 n18744_s2 (
    .F(n18744_6),
    .I0(main_basesoc_sdram_time0[0]),
    .I1(main_basesoc_sdram_time0[1]),
    .I2(main_basesoc_sdram_time0[2]),
    .I3(main_basesoc_sdram_time0_4_9) 
);
defparam n18744_s2.INIT=16'hE1FF;
  LUT3 n18743_s2 (
    .F(n18743_6),
    .I0(n18743_7),
    .I1(main_basesoc_sdram_time0[3]),
    .I2(main_basesoc_sdram_time0_4_9) 
);
defparam n18743_s2.INIT=8'h6F;
  LUT4 n19152_s1 (
    .F(n19152_5),
    .I0(main_basesoc_sdram_twtrcon_count[0]),
    .I1(main_basesoc_sdram_twtrcon_count[1]),
    .I2(builder_array_muxed13_10),
    .I3(main_basesoc_sdram_twtrcon_count[2]) 
);
defparam n19152_s1.INIT=16'hFEF1;
  LUT4 n18728_s1 (
    .F(n18728_5),
    .I0(main_basesoc_sdram_choose_cmd_ce_4),
    .I1(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel),
    .I2(n31077_7),
    .I3(n18728_6) 
);
defparam n18728_s1.INIT=16'hFF40;
  LUT4 n18715_s1 (
    .F(n18715_5),
    .I0(main_basesoc_sdram_choose_cmd_ce_4),
    .I1(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel),
    .I2(n31077_7),
    .I3(n18715_6) 
);
defparam n18715_s1.INIT=16'hFF40;
  LUT4 n18700_s1 (
    .F(n18700_5),
    .I0(main_basesoc_sdram_bankmachine7_twtpcon_count[0]),
    .I1(main_basesoc_sdram_bankmachine7_twtpcon_count[1]),
    .I2(n19182_5),
    .I3(main_basesoc_sdram_bankmachine7_twtpcon_count[2]) 
);
defparam n18700_s1.INIT=16'hFEF1;
  LUT4 n18559_s1 (
    .F(n18559_5),
    .I0(main_basesoc_sdram_bankmachine6_twtpcon_count[0]),
    .I1(main_basesoc_sdram_bankmachine6_twtpcon_count[1]),
    .I2(n31068_4),
    .I3(main_basesoc_sdram_bankmachine6_twtpcon_count[2]) 
);
defparam n18559_s1.INIT=16'hFEF1;
  LUT4 n18446_s1 (
    .F(n18446_5),
    .I0(main_basesoc_sdram_trrdcon_valid_4),
    .I1(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel),
    .I2(n31063_7),
    .I3(n18446_6) 
);
defparam n18446_s1.INIT=16'hFF40;
  LUT4 n18433_s1 (
    .F(n18433_5),
    .I0(main_basesoc_sdram_trrdcon_valid_4),
    .I1(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel),
    .I2(n31063_7),
    .I3(n18433_6) 
);
defparam n18433_s1.INIT=16'hFF40;
  LUT4 n18418_s1 (
    .F(n18418_5),
    .I0(main_basesoc_sdram_bankmachine5_twtpcon_count[0]),
    .I1(main_basesoc_sdram_bankmachine5_twtpcon_count[1]),
    .I2(n19182_4),
    .I3(main_basesoc_sdram_bankmachine5_twtpcon_count[2]) 
);
defparam n18418_s1.INIT=16'hFEF1;
  LUT4 n18305_s1 (
    .F(n18305_5),
    .I0(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel),
    .I1(n31056_7),
    .I2(main_basesoc_sdram_bankmachine4_trascon_count[0]),
    .I3(main_basesoc_sdram_bankmachine4_trascon_count[1]) 
);
defparam n18305_s1.INIT=16'hF88F;
  LUT4 n18292_s1 (
    .F(n18292_5),
    .I0(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel),
    .I1(n31056_7),
    .I2(main_basesoc_sdram_bankmachine4_trccon_count[0]),
    .I3(main_basesoc_sdram_bankmachine4_trccon_count[1]) 
);
defparam n18292_s1.INIT=16'hF88F;
  LUT4 n18277_s1 (
    .F(n18277_5),
    .I0(main_basesoc_sdram_bankmachine4_twtpcon_count[0]),
    .I1(main_basesoc_sdram_bankmachine4_twtpcon_count[1]),
    .I2(n31054_4),
    .I3(main_basesoc_sdram_bankmachine4_twtpcon_count[2]) 
);
defparam n18277_s1.INIT=16'hFEF1;
  LUT4 n18137_s1 (
    .F(n18137_5),
    .I0(main_basesoc_sdram_bankmachine3_do_read_4),
    .I1(n31047_4),
    .I2(main_basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .I3(main_basesoc_sdram_bankmachine3_twtpcon_count[1]) 
);
defparam n18137_s1.INIT=16'hF88F;
  LUT4 n18136_s1 (
    .F(n18136_5),
    .I0(main_basesoc_sdram_bankmachine3_do_read_4),
    .I1(n31047_4),
    .I2(n18136_6),
    .I3(main_basesoc_sdram_bankmachine3_twtpcon_count[2]) 
);
defparam n18136_s1.INIT=16'h8FF8;
  LUT3 n17996_s1 (
    .F(n17996_5),
    .I0(n31040_4),
    .I1(main_basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .I2(main_basesoc_sdram_bankmachine2_twtpcon_count[1]) 
);
defparam n17996_s1.INIT=8'hEB;
  LUT4 n17995_s1 (
    .F(n17995_5),
    .I0(main_basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .I1(main_basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .I2(n31040_4),
    .I3(main_basesoc_sdram_bankmachine2_twtpcon_count[2]) 
);
defparam n17995_s1.INIT=16'hFEF1;
  LUT4 n17854_s1 (
    .F(n17854_5),
    .I0(main_basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .I1(main_basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .I2(n31033_4),
    .I3(main_basesoc_sdram_bankmachine1_twtpcon_count[2]) 
);
defparam n17854_s1.INIT=16'hFEF1;
  LUT4 n17713_s1 (
    .F(n17713_5),
    .I0(main_basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .I1(main_basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .I2(n31026_4),
    .I3(main_basesoc_sdram_bankmachine0_twtpcon_count[2]) 
);
defparam n17713_s1.INIT=16'hFEF1;
  LUT2 main_basesoc_sdram_master_p0_odt_s1 (
    .F(main_basesoc_sdram_master_p0_odt),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_basesoc_sdram_storage[2]) 
);
defparam main_basesoc_sdram_master_p0_odt_s1.INIT=4'hE;
  LUT2 main_basesoc_sdram_master_p0_cke_s1 (
    .F(main_basesoc_sdram_master_p0_cke),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_basesoc_sdram_storage[1]) 
);
defparam main_basesoc_sdram_master_p0_cke_s1.INIT=4'hE;
  LUT2 main_basesoc_sdram_master_p0_reset_n_s1 (
    .F(main_basesoc_sdram_master_p0_reset_n),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_basesoc_sdram_storage[3]) 
);
defparam main_basesoc_sdram_master_p0_reset_n_s1.INIT=4'hE;
  LUT4 n17568_s1 (
    .F(n17568_5),
    .I0(n17579_5),
    .I1(main_basesoc_sdram_zqcs_executer_counter[5]),
    .I2(n30936_4),
    .I3(n17559_6) 
);
defparam n17568_s1.INIT=16'hFFF2;
  LUT4 n18937_s44 (
    .F(n18787_5),
    .I0(n18935_20),
    .I1(n18787_6),
    .I2(n18808_9),
    .I3(n18785_11) 
);
defparam n18937_s44.INIT=16'hB0FF;
  LUT4 n18936_s45 (
    .F(n18807_5),
    .I0(n18807_6),
    .I1(n18849_15),
    .I2(n18786_9),
    .I3(n18785_13) 
);
defparam n18936_s45.INIT=16'hB0FF;
  LUT4 n18936_s46 (
    .F(n18828_5),
    .I0(n18828_8),
    .I1(n18849_15),
    .I2(n18786_9),
    .I3(n18935_20) 
);
defparam n18936_s46.INIT=16'hFFB0;
  LUT4 n18937_s46 (
    .F(n18829_5),
    .I0(n18829_6),
    .I1(n18808_7),
    .I2(n18850_9),
    .I3(n18935_20) 
);
defparam n18937_s46.INIT=16'hFFE0;
  LUT4 n18935_s25 (
    .F(n18869_5),
    .I0(n18808_7),
    .I1(main_basesoc_sdram_choose_cmd_grant[0]),
    .I2(n18869_6),
    .I3(n18849_15) 
);
defparam n18935_s25.INIT=16'hF2FF;
  LUT4 n18936_s49 (
    .F(n18891_5),
    .I0(n18850_9),
    .I1(n18849_8),
    .I2(main_basesoc_sdram_choose_cmd_grant[1]),
    .I3(n18870_8) 
);
defparam n18936_s49.INIT=16'h80FF;
  LUT4 n18936_s50 (
    .F(n18912_5),
    .I0(n18912_6),
    .I1(n18785_13),
    .I2(n18849_8),
    .I3(n18935_23) 
);
defparam n18936_s50.INIT=16'hB0FF;
  LUT4 n19111_s44 (
    .F(n18961_5),
    .I0(n18961_6),
    .I1(n18982_9),
    .I2(n18982_10),
    .I3(n18960_7) 
);
defparam n19111_s44.INIT=16'hFFB0;
  LUT4 n19110_s45 (
    .F(n18981_5),
    .I0(n18981_6),
    .I1(n18959_11),
    .I2(n18959_7),
    .I3(n19109_29) 
);
defparam n19110_s45.INIT=16'hB0FF;
  LUT4 n19110_s46 (
    .F(n19002_5),
    .I0(n19002_17),
    .I1(n18959_11),
    .I2(n18959_7),
    .I3(n19002_7) 
);
defparam n19110_s46.INIT=16'hFFB0;
  LUT4 n19111_s46 (
    .F(n19003_5),
    .I0(n19003_8),
    .I1(n18982_8),
    .I2(n18982_9),
    .I3(n19066_7) 
);
defparam n19111_s46.INIT=16'h004F;
  LUT4 n19109_s26 (
    .F(n19043_5),
    .I0(n19043_6),
    .I1(n19109_29),
    .I2(n19109_31),
    .I3(n19043_7) 
);
defparam n19109_s26.INIT=16'h40FF;
  LUT4 n19111_s48 (
    .F(n19045_5),
    .I0(n19066_8),
    .I1(n19066_11),
    .I2(n18982_8),
    .I3(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_6) 
);
defparam n19111_s48.INIT=16'hFFB0;
  LUT4 n19110_s49 (
    .F(n19065_5),
    .I0(n19065_6),
    .I1(n19109_29),
    .I2(n19109_31),
    .I3(n18959_11) 
);
defparam n19110_s49.INIT=16'hB0FF;
  LUT3 n19110_s50 (
    .F(n19086_5),
    .I0(n18960_6),
    .I1(n19109_31),
    .I2(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_5) 
);
defparam n19110_s50.INIT=8'h4F;
  LUT4 n19111_s50 (
    .F(n19087_5),
    .I0(n19087_9),
    .I1(n18982_10),
    .I2(n19066_11),
    .I3(n19087_7) 
);
defparam n19111_s50.INIT=16'h004F;
  LUT4 n19128_s1 (
    .F(n19128_5),
    .I0(main_basesoc_sdram_trrdcon_valid_4),
    .I1(main_basesoc_sdram_trrdcon_valid_30),
    .I2(main_basesoc_sdram_trrdcon_valid_6),
    .I3(n19128_6) 
);
defparam n19128_s1.INIT=16'hFF40;
  LUT3 n19142_s1 (
    .F(n19142_5),
    .I0(n31084_4),
    .I1(main_basesoc_sdram_tccdcon_count),
    .I2(main_basesoc_sdram_tccdcon_ready) 
);
defparam n19142_s1.INIT=8'hE3;
  LUT4 builder_multiplexer_next_state_1_s56 (
    .F(builder_multiplexer_next_state_1_74),
    .I0(builder_multiplexer_state_3_9),
    .I1(builder_multiplexer_next_state_1_75),
    .I2(builder_multiplexer_state_3_10),
    .I3(builder_multiplexer_next_state_1_76) 
);
defparam builder_multiplexer_next_state_1_s56.INIT=16'hE0FF;
  LUT3 builder_bankmachine0_next_state_1_s14 (
    .F(builder_bankmachine0_next_state_1_22),
    .I0(main_basesoc_sdram_trrdcon_valid_4),
    .I1(builder_bankmachine0_next_state_1_24),
    .I2(builder_bankmachine0_next_state_1_25) 
);
defparam builder_bankmachine0_next_state_1_s14.INIT=8'h4F;
  LUT2 builder_bankmachine1_next_state_1_s14 (
    .F(builder_bankmachine1_next_state_1_22),
    .I0(n31035_9),
    .I1(builder_bankmachine1_next_state_1_25) 
);
defparam builder_bankmachine1_next_state_1_s14.INIT=4'hB;
  LUT3 builder_bankmachine2_next_state_1_s14 (
    .F(builder_bankmachine2_next_state_1_22),
    .I0(builder_bankmachine2_state[2]),
    .I1(builder_bankmachine2_state[1]),
    .I2(builder_bankmachine2_next_state_2_16) 
);
defparam builder_bankmachine2_next_state_1_s14.INIT=8'hBF;
  LUT3 builder_bankmachine3_next_state_1_s14 (
    .F(builder_bankmachine3_next_state_1_22),
    .I0(main_basesoc_sdram_trrdcon_valid_4),
    .I1(builder_bankmachine3_next_state_2_17),
    .I2(builder_bankmachine3_next_state_1_26) 
);
defparam builder_bankmachine3_next_state_1_s14.INIT=8'h4F;
  LUT4 builder_bankmachine4_next_state_1_s14 (
    .F(builder_bankmachine4_next_state_1_22),
    .I0(builder_bankmachine4_next_state_1_28),
    .I1(builder_bankmachine4_state[2]),
    .I2(n31056_7),
    .I3(builder_bankmachine4_state[1]) 
);
defparam builder_bankmachine4_next_state_1_s14.INIT=16'hFEFF;
  LUT4 builder_bankmachine5_next_state_1_s14 (
    .F(builder_bankmachine5_next_state_1_22),
    .I0(n31063_7),
    .I1(main_basesoc_sdram_trrdcon_valid_4),
    .I2(builder_bankmachine5_next_state_1_26),
    .I3(builder_bankmachine5_state[1]) 
);
defparam builder_bankmachine5_next_state_1_s14.INIT=16'h2FFF;
  LUT4 builder_bankmachine6_next_state_1_s14 (
    .F(builder_bankmachine6_next_state_1_22),
    .I0(main_basesoc_sdram_trrdcon_valid_4),
    .I1(builder_bankmachine6_next_state_1_26),
    .I2(builder_bankmachine6_next_state_1_27),
    .I3(builder_bankmachine6_next_state_1_28) 
);
defparam builder_bankmachine6_next_state_1_s14.INIT=16'h40FF;
  LUT4 builder_bankmachine7_next_state_1_s14 (
    .F(builder_bankmachine7_next_state_1_22),
    .I0(builder_bankmachine7_state[2]),
    .I1(builder_bankmachine7_next_state_2_25),
    .I2(builder_bankmachine7_state[1]),
    .I3(builder_bankmachine7_next_state_1_29) 
);
defparam builder_bankmachine7_next_state_1_s14.INIT=16'hFFEF;
  LUT3 n16369_s4 (
    .F(n16369_10),
    .I0(main_basesoc_rx_phase[3]),
    .I1(main_basesoc_rx_phase[2]),
    .I2(main_basesoc_rx_phase[4]) 
);
defparam n16369_s4.INIT=8'h87;
  LUT4 n16368_s4 (
    .F(n16368_10),
    .I0(main_basesoc_rx_phase[3]),
    .I1(main_basesoc_rx_phase[2]),
    .I2(main_basesoc_rx_phase[4]),
    .I3(main_basesoc_rx_phase[5]) 
);
defparam n16368_s4.INIT=16'hF807;
  LUT3 n16366_s4 (
    .F(n16366_10),
    .I0(n16367_9),
    .I1(main_basesoc_rx_phase[6]),
    .I2(main_basesoc_rx_phase[7]) 
);
defparam n16366_s4.INIT=8'h4B;
  LUT2 n16364_s4 (
    .F(n16364_10),
    .I0(main_basesoc_rx_phase[9]),
    .I1(n16364_11) 
);
defparam n16364_s4.INIT=4'h9;
  LUT3 n16363_s4 (
    .F(n16363_10),
    .I0(main_basesoc_rx_phase[9]),
    .I1(n16364_11),
    .I2(main_basesoc_rx_phase[10]) 
);
defparam n16363_s4.INIT=8'hE1;
  LUT4 n16362_s4 (
    .F(n16362_10),
    .I0(main_basesoc_rx_phase[9]),
    .I1(main_basesoc_rx_phase[10]),
    .I2(n16364_11),
    .I3(main_basesoc_rx_phase[11]) 
);
defparam n16362_s4.INIT=16'hFE01;
  LUT2 n16361_s4 (
    .F(n16361_10),
    .I0(main_basesoc_rx_phase[12]),
    .I1(n16361_11) 
);
defparam n16361_s4.INIT=4'h6;
  LUT3 n16360_s4 (
    .F(n16360_10),
    .I0(main_basesoc_rx_phase[12]),
    .I1(n16361_11),
    .I2(main_basesoc_rx_phase[13]) 
);
defparam n16360_s4.INIT=8'hB4;
  LUT4 n16359_s4 (
    .F(n16359_10),
    .I0(main_basesoc_rx_phase[12]),
    .I1(main_basesoc_rx_phase[13]),
    .I2(n16361_11),
    .I3(main_basesoc_rx_phase[14]) 
);
defparam n16359_s4.INIT=16'hEF10;
  LUT3 n16358_s4 (
    .F(n16358_10),
    .I0(n16364_11),
    .I1(n16358_11),
    .I2(main_basesoc_rx_phase[15]) 
);
defparam n16358_s4.INIT=8'hB4;
  LUT2 n16356_s4 (
    .F(n16356_10),
    .I0(main_basesoc_rx_phase[17]),
    .I1(n16356_13) 
);
defparam n16356_s4.INIT=4'h9;
  LUT3 n16355_s4 (
    .F(n16355_10),
    .I0(main_basesoc_rx_phase[17]),
    .I1(n16356_13),
    .I2(main_basesoc_rx_phase[18]) 
);
defparam n16355_s4.INIT=8'hE1;
  LUT2 n16350_s4 (
    .F(n16350_10),
    .I0(main_basesoc_rx_phase[23]),
    .I1(n16349_9) 
);
defparam n16350_s4.INIT=4'h9;
  LUT4 n16265_s4 (
    .F(n16265_10),
    .I0(main_basesoc_tx_phase_23_10),
    .I1(main_basesoc_tx_phase[23]),
    .I2(n16265_12),
    .I3(main_basesoc_tx_phase[28]) 
);
defparam n16265_s4.INIT=16'hE000;
  LUT2 n16342_s3 (
    .F(n16342_8),
    .I0(main_basesoc_rx_phase[31]),
    .I1(main_basesoc_rx_phase_31_10) 
);
defparam n16342_s3.INIT=4'h8;
  LUT4 builder_multiplexer_next_state_2_s32 (
    .F(builder_multiplexer_next_state_2_45),
    .I0(builder_multiplexer_next_state_1_75),
    .I1(builder_multiplexer_next_state_2_49),
    .I2(builder_multiplexer_state_3_10),
    .I3(builder_multiplexer_next_state_2_47) 
);
defparam builder_multiplexer_next_state_2_s32.INIT=16'h10FF;
  LUT2 n16932_s3 (
    .F(n16932_9),
    .I0(main_gw5ddrphy_bitslip0_value[0]),
    .I1(main_gw5ddrphy_bitslip0_value[1]) 
);
defparam n16932_s3.INIT=4'h6;
  LUT2 n17004_s3 (
    .F(n17004_9),
    .I0(main_gw5ddrphy_bitslip8_value[0]),
    .I1(main_gw5ddrphy_bitslip8_value[1]) 
);
defparam n17004_s3.INIT=4'h6;
  LUT2 n17076_s3 (
    .F(n17076_9),
    .I0(main_gw5ddrphy_bitslip16_value[0]),
    .I1(main_gw5ddrphy_bitslip16_value[1]) 
);
defparam n17076_s3.INIT=4'h6;
  LUT2 n17148_s3 (
    .F(n17148_9),
    .I0(main_gw5ddrphy_bitslip24_value[0]),
    .I1(main_gw5ddrphy_bitslip24_value[1]) 
);
defparam n17148_s3.INIT=4'h6;
  LUT4 n17674_s0 (
    .F(n17674_4),
    .I0(main_basesoc_sdram_bankmachine0_level[0]),
    .I1(main_basesoc_sdram_bankmachine0_level[1]),
    .I2(main_basesoc_sdram_bankmachine0_level[2]),
    .I3(main_basesoc_sdram_bankmachine0_wrport_we) 
);
defparam n17674_s0.INIT=16'h78E1;
  LUT4 n17673_s0 (
    .F(n17673_4),
    .I0(main_basesoc_sdram_bankmachine0_level[1]),
    .I1(main_basesoc_sdram_bankmachine0_level[2]),
    .I2(main_basesoc_sdram_bankmachine0_level[3]),
    .I3(n17674_4) 
);
defparam n17673_s0.INIT=16'hE178;
  LUT4 n17815_s0 (
    .F(n17815_4),
    .I0(main_basesoc_sdram_bankmachine1_level[0]),
    .I1(main_basesoc_sdram_bankmachine1_level[1]),
    .I2(main_basesoc_sdram_bankmachine1_level[2]),
    .I3(main_basesoc_sdram_bankmachine1_wrport_we) 
);
defparam n17815_s0.INIT=16'h78E1;
  LUT4 n17814_s0 (
    .F(n17814_4),
    .I0(main_basesoc_sdram_bankmachine1_level[1]),
    .I1(main_basesoc_sdram_bankmachine1_level[2]),
    .I2(main_basesoc_sdram_bankmachine1_level[3]),
    .I3(n17815_4) 
);
defparam n17814_s0.INIT=16'hE178;
  LUT4 n17956_s0 (
    .F(n17956_4),
    .I0(main_basesoc_sdram_bankmachine2_level[0]),
    .I1(main_basesoc_sdram_bankmachine2_level[1]),
    .I2(main_basesoc_sdram_bankmachine2_level[2]),
    .I3(main_basesoc_sdram_bankmachine2_wrport_we) 
);
defparam n17956_s0.INIT=16'h78E1;
  LUT4 n17955_s0 (
    .F(n17955_4),
    .I0(main_basesoc_sdram_bankmachine2_level[1]),
    .I1(main_basesoc_sdram_bankmachine2_level[2]),
    .I2(main_basesoc_sdram_bankmachine2_level[3]),
    .I3(n17956_4) 
);
defparam n17955_s0.INIT=16'hE178;
  LUT3 n18098_s0 (
    .F(n18098_4),
    .I0(main_basesoc_sdram_bankmachine3_level[0]),
    .I1(main_basesoc_sdram_bankmachine3_level[1]),
    .I2(main_basesoc_sdram_bankmachine3_wrport_we) 
);
defparam n18098_s0.INIT=8'h69;
  LUT4 n18097_s0 (
    .F(n18097_4),
    .I0(main_basesoc_sdram_bankmachine3_level[0]),
    .I1(main_basesoc_sdram_bankmachine3_level[1]),
    .I2(main_basesoc_sdram_bankmachine3_level[2]),
    .I3(main_basesoc_sdram_bankmachine3_wrport_we) 
);
defparam n18097_s0.INIT=16'h78E1;
  LUT4 n18096_s0 (
    .F(n18096_4),
    .I0(main_basesoc_sdram_bankmachine3_level[1]),
    .I1(main_basesoc_sdram_bankmachine3_level[2]),
    .I2(main_basesoc_sdram_bankmachine3_level[3]),
    .I3(n18097_4) 
);
defparam n18096_s0.INIT=16'hE178;
  LUT4 n18238_s0 (
    .F(n18238_4),
    .I0(main_basesoc_sdram_bankmachine4_level[0]),
    .I1(main_basesoc_sdram_bankmachine4_level[1]),
    .I2(main_basesoc_sdram_bankmachine4_level[2]),
    .I3(main_basesoc_sdram_bankmachine4_wrport_we) 
);
defparam n18238_s0.INIT=16'h78E1;
  LUT4 n18237_s0 (
    .F(n18237_4),
    .I0(main_basesoc_sdram_bankmachine4_level[1]),
    .I1(main_basesoc_sdram_bankmachine4_level[2]),
    .I2(main_basesoc_sdram_bankmachine4_level[3]),
    .I3(n18238_4) 
);
defparam n18237_s0.INIT=16'hE178;
  LUT4 n18379_s0 (
    .F(n18379_4),
    .I0(main_basesoc_sdram_bankmachine5_level[0]),
    .I1(main_basesoc_sdram_bankmachine5_level[1]),
    .I2(main_basesoc_sdram_bankmachine5_level[2]),
    .I3(main_basesoc_sdram_bankmachine5_wrport_we) 
);
defparam n18379_s0.INIT=16'h78E1;
  LUT4 n18378_s0 (
    .F(n18378_4),
    .I0(main_basesoc_sdram_bankmachine5_level[1]),
    .I1(main_basesoc_sdram_bankmachine5_level[2]),
    .I2(main_basesoc_sdram_bankmachine5_level[3]),
    .I3(n18379_4) 
);
defparam n18378_s0.INIT=16'hE178;
  LUT4 n18520_s0 (
    .F(n18520_4),
    .I0(main_basesoc_sdram_bankmachine6_level[0]),
    .I1(main_basesoc_sdram_bankmachine6_level[1]),
    .I2(main_basesoc_sdram_bankmachine6_level[2]),
    .I3(main_basesoc_sdram_bankmachine6_wrport_we) 
);
defparam n18520_s0.INIT=16'h78E1;
  LUT4 n18519_s0 (
    .F(n18519_4),
    .I0(main_basesoc_sdram_bankmachine6_level[1]),
    .I1(main_basesoc_sdram_bankmachine6_level[2]),
    .I2(main_basesoc_sdram_bankmachine6_level[3]),
    .I3(n18520_4) 
);
defparam n18519_s0.INIT=16'hE178;
  LUT4 n18661_s0 (
    .F(n18661_4),
    .I0(main_basesoc_sdram_bankmachine7_level[0]),
    .I1(main_basesoc_sdram_bankmachine7_level[1]),
    .I2(main_basesoc_sdram_bankmachine7_level[2]),
    .I3(main_basesoc_sdram_bankmachine7_wrport_we) 
);
defparam n18661_s0.INIT=16'h78E1;
  LUT4 n18660_s0 (
    .F(n18660_4),
    .I0(main_basesoc_sdram_bankmachine7_wrport_we),
    .I1(main_basesoc_sdram_bankmachine7_level[2]),
    .I2(main_basesoc_sdram_bankmachine7_level[3]),
    .I3(n18661_4) 
);
defparam n18660_s0.INIT=16'hE178;
  LUT2 n16431_s0 (
    .F(n16431_4),
    .I0(main_basesoc_uart_tx_fifo_produce[0]),
    .I1(main_basesoc_uart_tx_fifo_produce[1]) 
);
defparam n16431_s0.INIT=4'h6;
  LUT3 n16430_s0 (
    .F(n16430_4),
    .I0(main_basesoc_uart_tx_fifo_produce[0]),
    .I1(main_basesoc_uart_tx_fifo_produce[1]),
    .I2(main_basesoc_uart_tx_fifo_produce[2]) 
);
defparam n16430_s0.INIT=8'h78;
  LUT4 n16429_s0 (
    .F(n16429_4),
    .I0(main_basesoc_uart_tx_fifo_produce[0]),
    .I1(main_basesoc_uart_tx_fifo_produce[1]),
    .I2(main_basesoc_uart_tx_fifo_produce[2]),
    .I3(main_basesoc_uart_tx_fifo_produce[3]) 
);
defparam n16429_s0.INIT=16'h7F80;
  LUT2 n16440_s0 (
    .F(n16440_4),
    .I0(main_basesoc_uart_tx_fifo_consume[0]),
    .I1(main_basesoc_uart_tx_fifo_consume[1]) 
);
defparam n16440_s0.INIT=4'h6;
  LUT3 n16439_s0 (
    .F(n16439_4),
    .I0(main_basesoc_uart_tx_fifo_consume[0]),
    .I1(main_basesoc_uart_tx_fifo_consume[1]),
    .I2(main_basesoc_uart_tx_fifo_consume[2]) 
);
defparam n16439_s0.INIT=8'h78;
  LUT4 n16438_s0 (
    .F(n16438_4),
    .I0(main_basesoc_uart_tx_fifo_consume[0]),
    .I1(main_basesoc_uart_tx_fifo_consume[1]),
    .I2(main_basesoc_uart_tx_fifo_consume[2]),
    .I3(main_basesoc_uart_tx_fifo_consume[3]) 
);
defparam n16438_s0.INIT=16'h7F80;
  LUT2 n16481_s0 (
    .F(n16481_4),
    .I0(main_basesoc_uart_rx_fifo_produce[0]),
    .I1(main_basesoc_uart_rx_fifo_produce[1]) 
);
defparam n16481_s0.INIT=4'h6;
  LUT3 n16480_s0 (
    .F(n16480_4),
    .I0(main_basesoc_uart_rx_fifo_produce[0]),
    .I1(main_basesoc_uart_rx_fifo_produce[1]),
    .I2(main_basesoc_uart_rx_fifo_produce[2]) 
);
defparam n16480_s0.INIT=8'h78;
  LUT4 n16479_s0 (
    .F(n16479_4),
    .I0(main_basesoc_uart_rx_fifo_produce[0]),
    .I1(main_basesoc_uart_rx_fifo_produce[1]),
    .I2(main_basesoc_uart_rx_fifo_produce[2]),
    .I3(main_basesoc_uart_rx_fifo_produce[3]) 
);
defparam n16479_s0.INIT=16'h7F80;
  LUT2 n16490_s0 (
    .F(n16490_4),
    .I0(main_basesoc_uart_rx_fifo_consume[0]),
    .I1(main_basesoc_uart_rx_fifo_consume[1]) 
);
defparam n16490_s0.INIT=4'h6;
  LUT3 n16489_s0 (
    .F(n16489_4),
    .I0(main_basesoc_uart_rx_fifo_consume[0]),
    .I1(main_basesoc_uart_rx_fifo_consume[1]),
    .I2(main_basesoc_uart_rx_fifo_consume[2]) 
);
defparam n16489_s0.INIT=8'h78;
  LUT4 n16488_s0 (
    .F(n16488_4),
    .I0(main_basesoc_uart_rx_fifo_consume[0]),
    .I1(main_basesoc_uart_rx_fifo_consume[1]),
    .I2(main_basesoc_uart_rx_fifo_consume[2]),
    .I3(main_basesoc_uart_rx_fifo_consume[3]) 
);
defparam n16488_s0.INIT=16'h7F80;
  LUT3 n17640_s0 (
    .F(n17640_4),
    .I0(main_basesoc_sdram_bankmachine0_produce[0]),
    .I1(main_basesoc_sdram_bankmachine0_produce[1]),
    .I2(main_basesoc_sdram_bankmachine0_produce[2]) 
);
defparam n17640_s0.INIT=8'h78;
  LUT2 n17648_s0 (
    .F(n17648_4),
    .I0(main_basesoc_sdram_bankmachine0_consume[0]),
    .I1(main_basesoc_sdram_bankmachine0_consume[1]) 
);
defparam n17648_s0.INIT=4'h6;
  LUT3 n17647_s0 (
    .F(n17647_4),
    .I0(main_basesoc_sdram_bankmachine0_consume[0]),
    .I1(main_basesoc_sdram_bankmachine0_consume[1]),
    .I2(main_basesoc_sdram_bankmachine0_consume[2]) 
);
defparam n17647_s0.INIT=8'h78;
  LUT3 n17781_s0 (
    .F(n17781_4),
    .I0(main_basesoc_sdram_bankmachine1_produce[0]),
    .I1(main_basesoc_sdram_bankmachine1_produce[1]),
    .I2(main_basesoc_sdram_bankmachine1_produce[2]) 
);
defparam n17781_s0.INIT=8'h78;
  LUT3 n17788_s0 (
    .F(n17788_4),
    .I0(main_basesoc_sdram_bankmachine1_consume[0]),
    .I1(main_basesoc_sdram_bankmachine1_consume[1]),
    .I2(main_basesoc_sdram_bankmachine1_consume[2]) 
);
defparam n17788_s0.INIT=8'h78;
  LUT3 n17922_s0 (
    .F(n17922_4),
    .I0(main_basesoc_sdram_bankmachine2_produce[0]),
    .I1(main_basesoc_sdram_bankmachine2_produce[1]),
    .I2(main_basesoc_sdram_bankmachine2_produce[2]) 
);
defparam n17922_s0.INIT=8'h78;
  LUT2 n17930_s0 (
    .F(n17930_4),
    .I0(main_basesoc_sdram_bankmachine2_consume[0]),
    .I1(main_basesoc_sdram_bankmachine2_consume[1]) 
);
defparam n17930_s0.INIT=4'h6;
  LUT3 n17929_s0 (
    .F(n17929_4),
    .I0(main_basesoc_sdram_bankmachine2_consume[0]),
    .I1(main_basesoc_sdram_bankmachine2_consume[1]),
    .I2(main_basesoc_sdram_bankmachine2_consume[2]) 
);
defparam n17929_s0.INIT=8'h78;
  LUT3 n18063_s0 (
    .F(n18063_4),
    .I0(main_basesoc_sdram_bankmachine3_produce[0]),
    .I1(main_basesoc_sdram_bankmachine3_produce[1]),
    .I2(main_basesoc_sdram_bankmachine3_produce[2]) 
);
defparam n18063_s0.INIT=8'h78;
  LUT2 n18071_s0 (
    .F(n18071_4),
    .I0(main_basesoc_sdram_bankmachine3_consume[0]),
    .I1(main_basesoc_sdram_bankmachine3_consume[1]) 
);
defparam n18071_s0.INIT=4'h6;
  LUT3 n18070_s0 (
    .F(n18070_4),
    .I0(main_basesoc_sdram_bankmachine3_consume[0]),
    .I1(main_basesoc_sdram_bankmachine3_consume[1]),
    .I2(main_basesoc_sdram_bankmachine3_consume[2]) 
);
defparam n18070_s0.INIT=8'h78;
  LUT3 n18204_s0 (
    .F(n18204_4),
    .I0(main_basesoc_sdram_bankmachine4_produce[0]),
    .I1(main_basesoc_sdram_bankmachine4_produce[1]),
    .I2(main_basesoc_sdram_bankmachine4_produce[2]) 
);
defparam n18204_s0.INIT=8'h78;
  LUT3 n18211_s0 (
    .F(n18211_4),
    .I0(main_basesoc_sdram_bankmachine4_consume[0]),
    .I1(main_basesoc_sdram_bankmachine4_consume[1]),
    .I2(main_basesoc_sdram_bankmachine4_consume[2]) 
);
defparam n18211_s0.INIT=8'h78;
  LUT3 n18345_s0 (
    .F(n18345_4),
    .I0(main_basesoc_sdram_bankmachine5_produce[0]),
    .I1(main_basesoc_sdram_bankmachine5_produce[1]),
    .I2(main_basesoc_sdram_bankmachine5_produce[2]) 
);
defparam n18345_s0.INIT=8'h78;
  LUT3 n18352_s0 (
    .F(n18352_4),
    .I0(main_basesoc_sdram_bankmachine5_consume[0]),
    .I1(main_basesoc_sdram_bankmachine5_consume[1]),
    .I2(main_basesoc_sdram_bankmachine5_consume[2]) 
);
defparam n18352_s0.INIT=8'h78;
  LUT3 n18486_s0 (
    .F(n18486_4),
    .I0(main_basesoc_sdram_bankmachine6_produce[0]),
    .I1(main_basesoc_sdram_bankmachine6_produce[1]),
    .I2(main_basesoc_sdram_bankmachine6_produce[2]) 
);
defparam n18486_s0.INIT=8'h78;
  LUT3 n18493_s0 (
    .F(n18493_4),
    .I0(main_basesoc_sdram_bankmachine6_consume[0]),
    .I1(main_basesoc_sdram_bankmachine6_consume[1]),
    .I2(main_basesoc_sdram_bankmachine6_consume[2]) 
);
defparam n18493_s0.INIT=8'h78;
  LUT3 n18627_s0 (
    .F(n18627_4),
    .I0(main_basesoc_sdram_bankmachine7_produce[0]),
    .I1(main_basesoc_sdram_bankmachine7_produce[1]),
    .I2(main_basesoc_sdram_bankmachine7_produce[2]) 
);
defparam n18627_s0.INIT=8'h78;
  LUT3 n18634_s0 (
    .F(n18634_4),
    .I0(main_basesoc_sdram_bankmachine7_consume[0]),
    .I1(main_basesoc_sdram_bankmachine7_consume[1]),
    .I2(main_basesoc_sdram_bankmachine7_consume[2]) 
);
defparam n18634_s0.INIT=8'h78;
  LUT4 builder_slave_sel_0_s2 (
    .F(builder_slave_sel_0_5),
    .I0(builder_slave_sel_3_7),
    .I1(builder_rhs_array_muxed0[27]),
    .I2(builder_slave_sel_3_8),
    .I3(n22102_4) 
);
defparam builder_slave_sel_0_s2.INIT=16'h0020;
  LUT3 builder_slave_sel_1_s3 (
    .F(builder_slave_sel_1_6),
    .I0(builder_rhs_array_muxed0[14]),
    .I1(builder_slave_sel_0_7),
    .I2(builder_rhs_array_muxed0[26]) 
);
defparam builder_slave_sel_1_s3.INIT=8'h40;
  LUT4 builder_slave_sel_3_s3 (
    .F(builder_slave_sel_3_6),
    .I0(lineLoader_address[30]),
    .I1(main_basesoc_dbus_adr[28]),
    .I2(builder_grant),
    .I3(builder_rhs_array_muxed0[27]) 
);
defparam builder_slave_sel_3_s3.INIT=16'hCA00;
  LUT3 builder_slave_sel_3_s4 (
    .F(builder_slave_sel_3_7),
    .I0(lineLoader_address[31]),
    .I1(main_basesoc_dbus_adr[29]),
    .I2(builder_grant) 
);
defparam builder_slave_sel_3_s4.INIT=8'h35;
  LUT4 builder_slave_sel_3_s5 (
    .F(builder_slave_sel_3_8),
    .I0(builder_rhs_array_muxed0[17]),
    .I1(builder_rhs_array_muxed0[21]),
    .I2(builder_slave_sel_3_9),
    .I3(builder_slave_sel_3_10) 
);
defparam builder_slave_sel_3_s5.INIT=16'h1000;
  LUT3 builder_interface0_cyc_s1 (
    .F(builder_interface0_cyc_4),
    .I0(n16062_4),
    .I1(main_basesoc_dbus_stb),
    .I2(builder_grant) 
);
defparam builder_interface0_cyc_s1.INIT=8'hC5;
  LUT4 n1165_s1 (
    .F(n1165_4),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[0]),
    .I1(builder_csr_bankarray_interface1_bank_bus_dat_r[0]),
    .I2(n1165_8),
    .I3(n1165_9) 
);
defparam n1165_s1.INIT=16'h0100;
  LUT4 n1165_s4 (
    .F(n1165_7),
    .I0(builder_slave_sel_r[1]),
    .I1(main_basesoc_ram_dat_r[0]),
    .I2(builder_slave_sel_r[0]),
    .I3(rom_dat0[0]) 
);
defparam n1165_s4.INIT=16'h0777;
  LUT4 n1166_s1 (
    .F(n1166_4),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[1]),
    .I1(builder_csr_bankarray_interface1_bank_bus_dat_r[1]),
    .I2(n1166_7),
    .I3(n1166_8) 
);
defparam n1166_s1.INIT=16'h0100;
  LUT4 n1166_s3 (
    .F(n1166_6),
    .I0(builder_slave_sel_r[1]),
    .I1(main_basesoc_ram_dat_r[1]),
    .I2(builder_slave_sel_r[0]),
    .I3(rom_dat0[1]) 
);
defparam n1166_s3.INIT=16'h0777;
  LUT4 n1167_s1 (
    .F(n1167_4),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[2]),
    .I1(builder_csr_bankarray_interface1_bank_bus_dat_r[2]),
    .I2(n1167_7),
    .I3(n1167_8) 
);
defparam n1167_s1.INIT=16'h0100;
  LUT4 n1167_s3 (
    .F(n1167_6),
    .I0(builder_slave_sel_r[1]),
    .I1(main_basesoc_ram_dat_r[2]),
    .I2(builder_slave_sel_r[0]),
    .I3(rom_dat0[2]) 
);
defparam n1167_s3.INIT=16'h0777;
  LUT4 n1168_s1 (
    .F(n1168_4),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[3]),
    .I1(builder_csr_bankarray_interface1_bank_bus_dat_r[3]),
    .I2(n1168_7),
    .I3(n1168_8) 
);
defparam n1168_s1.INIT=16'h0100;
  LUT4 n1168_s3 (
    .F(n1168_6),
    .I0(builder_slave_sel_r[1]),
    .I1(main_basesoc_ram_dat_r[3]),
    .I2(builder_slave_sel_r[0]),
    .I3(rom_dat0[3]) 
);
defparam n1168_s3.INIT=16'h0777;
  LUT4 n1169_s1 (
    .F(n1169_4),
    .I0(n1169_7),
    .I1(builder_csr_bankarray_sel_r),
    .I2(builder_csr_bankarray_interface0_bank_bus_dat_r[4]),
    .I3(n1169_8) 
);
defparam n1169_s1.INIT=16'h0B00;
  LUT4 n1169_s3 (
    .F(n1169_6),
    .I0(builder_slave_sel_r[1]),
    .I1(main_basesoc_ram_dat_r[4]),
    .I2(builder_slave_sel_r[0]),
    .I3(rom_dat0[4]) 
);
defparam n1169_s3.INIT=16'h0777;
  LUT3 n1170_s1 (
    .F(n1170_4),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[5]),
    .I1(n1170_6),
    .I2(n1170_7) 
);
defparam n1170_s1.INIT=8'h10;
  LUT4 n1170_s2 (
    .F(n1170_5),
    .I0(builder_litedramwishbone2native_state[1]),
    .I1(main_basesoc_wb_sdram_dat_r[5]),
    .I2(n1165_11),
    .I3(n1170_8) 
);
defparam n1170_s2.INIT=16'h7F00;
  LUT4 n1171_s1 (
    .F(n1171_4),
    .I0(mem_adr0[5]),
    .I1(builder_csr_bankarray_sel_r),
    .I2(n1171_7),
    .I3(n1171_8) 
);
defparam n1171_s1.INIT=16'hFB00;
  LUT4 n1171_s3 (
    .F(n1171_6),
    .I0(builder_slave_sel_r[1]),
    .I1(main_basesoc_ram_dat_r[6]),
    .I2(builder_slave_sel_r[0]),
    .I3(rom_dat0[6]) 
);
defparam n1171_s3.INIT=16'h0777;
  LUT4 n1172_s1 (
    .F(n1172_4),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[7]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[7]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[7]),
    .I3(builder_csr_bankarray_interface5_bank_bus_dat_r[7]) 
);
defparam n1172_s1.INIT=16'h0001;
  LUT4 n1172_s3 (
    .F(n1172_6),
    .I0(builder_slave_sel_r[1]),
    .I1(main_basesoc_ram_dat_r[7]),
    .I2(builder_slave_sel_r[0]),
    .I3(rom_dat0[7]) 
);
defparam n1172_s3.INIT=16'h0777;
  LUT3 n1173_s1 (
    .F(n1173_4),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[8]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[8]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[8]) 
);
defparam n1173_s1.INIT=8'h01;
  LUT4 n1173_s2 (
    .F(n1173_5),
    .I0(builder_litedramwishbone2native_state[1]),
    .I1(main_basesoc_wb_sdram_dat_r[8]),
    .I2(n1165_11),
    .I3(n1173_6) 
);
defparam n1173_s2.INIT=16'h7F00;
  LUT3 n1174_s1 (
    .F(n1174_4),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[9]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[9]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[9]) 
);
defparam n1174_s1.INIT=8'h01;
  LUT4 n1174_s2 (
    .F(n1174_5),
    .I0(builder_litedramwishbone2native_state[1]),
    .I1(main_basesoc_wb_sdram_dat_r[9]),
    .I2(n1165_11),
    .I3(n1174_6) 
);
defparam n1174_s2.INIT=16'h7F00;
  LUT3 n1175_s1 (
    .F(n1175_4),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[10]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[10]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[10]) 
);
defparam n1175_s1.INIT=8'h01;
  LUT4 n1175_s2 (
    .F(n1175_5),
    .I0(builder_litedramwishbone2native_state[1]),
    .I1(main_basesoc_wb_sdram_dat_r[10]),
    .I2(n1165_11),
    .I3(n1175_6) 
);
defparam n1175_s2.INIT=16'h7F00;
  LUT3 n1176_s1 (
    .F(n1176_4),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[11]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[11]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[11]) 
);
defparam n1176_s1.INIT=8'h01;
  LUT4 n1176_s2 (
    .F(n1176_5),
    .I0(builder_litedramwishbone2native_state[1]),
    .I1(main_basesoc_wb_sdram_dat_r[11]),
    .I2(n1165_11),
    .I3(n1176_6) 
);
defparam n1176_s2.INIT=16'h7F00;
  LUT3 n1177_s1 (
    .F(n1177_4),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[12]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[12]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[12]) 
);
defparam n1177_s1.INIT=8'h01;
  LUT4 n1177_s2 (
    .F(n1177_5),
    .I0(builder_litedramwishbone2native_state[1]),
    .I1(main_basesoc_wb_sdram_dat_r[12]),
    .I2(n1165_11),
    .I3(n1177_6) 
);
defparam n1177_s2.INIT=16'h7F00;
  LUT3 n1178_s1 (
    .F(n1178_4),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[13]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[13]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[13]) 
);
defparam n1178_s1.INIT=8'h01;
  LUT4 n1178_s2 (
    .F(n1178_5),
    .I0(builder_litedramwishbone2native_state[1]),
    .I1(main_basesoc_wb_sdram_dat_r[13]),
    .I2(n1165_11),
    .I3(n1178_6) 
);
defparam n1178_s2.INIT=16'h7F00;
  LUT3 n1179_s1 (
    .F(n1179_4),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[14]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[14]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[14]) 
);
defparam n1179_s1.INIT=8'h01;
  LUT4 n1179_s2 (
    .F(n1179_5),
    .I0(builder_litedramwishbone2native_state[1]),
    .I1(main_basesoc_wb_sdram_dat_r[14]),
    .I2(n1165_11),
    .I3(n1179_6) 
);
defparam n1179_s2.INIT=16'h7F00;
  LUT3 n1180_s1 (
    .F(n1180_4),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[15]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[15]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[15]) 
);
defparam n1180_s1.INIT=8'h01;
  LUT4 n1180_s2 (
    .F(n1180_5),
    .I0(builder_litedramwishbone2native_state[1]),
    .I1(main_basesoc_wb_sdram_dat_r[15]),
    .I2(n1165_11),
    .I3(n1180_6) 
);
defparam n1180_s2.INIT=16'h7F00;
  LUT3 n1181_s1 (
    .F(n1181_4),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[16]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[16]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[16]) 
);
defparam n1181_s1.INIT=8'h01;
  LUT4 n1181_s2 (
    .F(n1181_5),
    .I0(builder_litedramwishbone2native_state[1]),
    .I1(main_basesoc_wb_sdram_dat_r[16]),
    .I2(n1165_11),
    .I3(n1181_6) 
);
defparam n1181_s2.INIT=16'h7F00;
  LUT3 n1182_s1 (
    .F(n1182_4),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[17]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[17]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[17]) 
);
defparam n1182_s1.INIT=8'h01;
  LUT4 n1182_s2 (
    .F(n1182_5),
    .I0(builder_litedramwishbone2native_state[1]),
    .I1(main_basesoc_wb_sdram_dat_r[17]),
    .I2(n1165_11),
    .I3(n1182_6) 
);
defparam n1182_s2.INIT=16'h7F00;
  LUT3 n1183_s1 (
    .F(n1183_4),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[18]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[18]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[18]) 
);
defparam n1183_s1.INIT=8'h01;
  LUT4 n1183_s2 (
    .F(n1183_5),
    .I0(builder_litedramwishbone2native_state[1]),
    .I1(main_basesoc_wb_sdram_dat_r[18]),
    .I2(n1165_11),
    .I3(n1183_6) 
);
defparam n1183_s2.INIT=16'h7F00;
  LUT3 n1184_s1 (
    .F(n1184_4),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[19]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[19]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[19]) 
);
defparam n1184_s1.INIT=8'h01;
  LUT4 n1184_s2 (
    .F(n1184_5),
    .I0(builder_litedramwishbone2native_state[1]),
    .I1(main_basesoc_wb_sdram_dat_r[19]),
    .I2(n1165_11),
    .I3(n1184_6) 
);
defparam n1184_s2.INIT=16'h7F00;
  LUT3 n1185_s1 (
    .F(n1185_4),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[20]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[20]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[20]) 
);
defparam n1185_s1.INIT=8'h01;
  LUT4 n1185_s2 (
    .F(n1185_5),
    .I0(builder_litedramwishbone2native_state[1]),
    .I1(main_basesoc_wb_sdram_dat_r[20]),
    .I2(n1165_11),
    .I3(n1185_6) 
);
defparam n1185_s2.INIT=16'h7F00;
  LUT3 n1186_s1 (
    .F(n1186_4),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[21]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[21]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[21]) 
);
defparam n1186_s1.INIT=8'h01;
  LUT4 n1186_s2 (
    .F(n1186_5),
    .I0(builder_litedramwishbone2native_state[1]),
    .I1(main_basesoc_wb_sdram_dat_r[21]),
    .I2(n1165_11),
    .I3(n1186_6) 
);
defparam n1186_s2.INIT=16'h7F00;
  LUT3 n1187_s1 (
    .F(n1187_4),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[22]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[22]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[22]) 
);
defparam n1187_s1.INIT=8'h01;
  LUT4 n1187_s2 (
    .F(n1187_5),
    .I0(builder_litedramwishbone2native_state[1]),
    .I1(main_basesoc_wb_sdram_dat_r[22]),
    .I2(n1165_11),
    .I3(n1187_6) 
);
defparam n1187_s2.INIT=16'h7F00;
  LUT3 n1188_s1 (
    .F(n1188_4),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[23]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[23]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[23]) 
);
defparam n1188_s1.INIT=8'h01;
  LUT4 n1188_s2 (
    .F(n1188_5),
    .I0(builder_litedramwishbone2native_state[1]),
    .I1(main_basesoc_wb_sdram_dat_r[23]),
    .I2(n1165_11),
    .I3(n1188_6) 
);
defparam n1188_s2.INIT=16'h7F00;
  LUT3 n1189_s1 (
    .F(n1189_4),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[24]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[24]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[24]) 
);
defparam n1189_s1.INIT=8'h01;
  LUT4 n1189_s2 (
    .F(n1189_5),
    .I0(builder_litedramwishbone2native_state[1]),
    .I1(main_basesoc_wb_sdram_dat_r[24]),
    .I2(n1165_11),
    .I3(n1189_6) 
);
defparam n1189_s2.INIT=16'h7F00;
  LUT3 n1190_s1 (
    .F(n1190_4),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[25]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[25]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[25]) 
);
defparam n1190_s1.INIT=8'h01;
  LUT4 n1190_s2 (
    .F(n1190_5),
    .I0(builder_litedramwishbone2native_state[1]),
    .I1(main_basesoc_wb_sdram_dat_r[25]),
    .I2(n1165_11),
    .I3(n1190_6) 
);
defparam n1190_s2.INIT=16'h7F00;
  LUT3 n1191_s1 (
    .F(n1191_4),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[26]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[26]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[26]) 
);
defparam n1191_s1.INIT=8'h01;
  LUT4 n1191_s2 (
    .F(n1191_5),
    .I0(builder_litedramwishbone2native_state[1]),
    .I1(main_basesoc_wb_sdram_dat_r[26]),
    .I2(n1165_11),
    .I3(n1191_6) 
);
defparam n1191_s2.INIT=16'h7F00;
  LUT3 n1192_s1 (
    .F(n1192_4),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[27]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[27]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[27]) 
);
defparam n1192_s1.INIT=8'h01;
  LUT4 n1192_s2 (
    .F(n1192_5),
    .I0(builder_litedramwishbone2native_state[1]),
    .I1(main_basesoc_wb_sdram_dat_r[27]),
    .I2(n1165_11),
    .I3(n1192_6) 
);
defparam n1192_s2.INIT=16'h7F00;
  LUT3 n1193_s1 (
    .F(n1193_4),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[28]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[28]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[28]) 
);
defparam n1193_s1.INIT=8'h01;
  LUT4 n1193_s2 (
    .F(n1193_5),
    .I0(builder_litedramwishbone2native_state[1]),
    .I1(main_basesoc_wb_sdram_dat_r[28]),
    .I2(n1165_11),
    .I3(n1193_6) 
);
defparam n1193_s2.INIT=16'h7F00;
  LUT3 n1194_s1 (
    .F(n1194_4),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[29]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[29]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[29]) 
);
defparam n1194_s1.INIT=8'h01;
  LUT4 n1194_s2 (
    .F(n1194_5),
    .I0(builder_litedramwishbone2native_state[1]),
    .I1(main_basesoc_wb_sdram_dat_r[29]),
    .I2(n1165_11),
    .I3(n1194_6) 
);
defparam n1194_s2.INIT=16'h7F00;
  LUT3 n1195_s1 (
    .F(n1195_4),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[30]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[30]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[30]) 
);
defparam n1195_s1.INIT=8'h01;
  LUT4 n1195_s2 (
    .F(n1195_5),
    .I0(builder_litedramwishbone2native_state[1]),
    .I1(main_basesoc_wb_sdram_dat_r[30]),
    .I2(n1165_11),
    .I3(n1195_6) 
);
defparam n1195_s2.INIT=16'h7F00;
  LUT3 n1196_s1 (
    .F(n1196_4),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[31]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[31]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[31]) 
);
defparam n1196_s1.INIT=8'h01;
  LUT4 n1196_s2 (
    .F(n1196_5),
    .I0(builder_litedramwishbone2native_state[1]),
    .I1(main_basesoc_wb_sdram_dat_r[31]),
    .I2(n1165_11),
    .I3(n1196_6) 
);
defparam n1196_s2.INIT=16'h7F00;
  LUT2 builder_done_s1 (
    .F(builder_done_4),
    .I0(builder_count[12]),
    .I1(builder_count[15]) 
);
defparam builder_done_s1.INIT=4'h1;
  LUT4 builder_done_s2 (
    .F(builder_done_5),
    .I0(builder_done_6),
    .I1(builder_done_7),
    .I2(builder_done_8),
    .I3(builder_done_9) 
);
defparam builder_done_s2.INIT=16'h8000;
  LUT4 n1425_s1 (
    .F(n1425_4),
    .I0(main_basesoc_tx_count[1]),
    .I1(main_basesoc_tx_count[2]),
    .I2(n1425_5),
    .I3(main_basesoc_tx_count[0]) 
);
defparam n1425_s1.INIT=16'h1000;
  LUT4 n1500_s1 (
    .F(n1500_4),
    .I0(main_basesoc_rx_count[1]),
    .I1(main_basesoc_rx_count[0]),
    .I2(n1500_5),
    .I3(main_basesoc_rx_data_rs232phyrx_next_value_ce1) 
);
defparam n1500_s1.INIT=16'h4000;
  LUT4 main_basesoc_uart_tx_fifo_syncfifo_re_s1 (
    .F(main_basesoc_uart_tx_fifo_syncfifo_re_4),
    .I0(main_basesoc_uart_tx_fifo_level0[0]),
    .I1(main_basesoc_uart_tx_fifo_level0[1]),
    .I2(main_basesoc_uart_tx_fifo_level0[2]),
    .I3(main_basesoc_uart_tx_fifo_level0[3]) 
);
defparam main_basesoc_uart_tx_fifo_syncfifo_re_s1.INIT=16'h0001;
  LUT4 main_basesoc_uart_rx_fifo_syncfifo_re_s1 (
    .F(main_basesoc_uart_rx_fifo_syncfifo_re_4),
    .I0(main_basesoc_uart_rx_fifo_level0[0]),
    .I1(main_basesoc_uart_rx_fifo_level0[1]),
    .I2(main_basesoc_uart_rx_fifo_level0[2]),
    .I3(main_basesoc_uart_rx_fifo_level0[3]) 
);
defparam main_basesoc_uart_rx_fifo_syncfifo_re_s1.INIT=16'h0001;
  LUT2 main_basesoc_uart_rx_fifo_syncfifo_re_s2 (
    .F(main_basesoc_uart_rx_fifo_syncfifo_re_5),
    .I0(main_basesoc_uart_pending_re),
    .I1(main_basesoc_uart_pending_r[1]) 
);
defparam main_basesoc_uart_rx_fifo_syncfifo_re_s2.INIT=4'h8;
  LUT3 main_basesoc_timer_zero_trigger_s1 (
    .F(main_basesoc_timer_zero_trigger_4),
    .I0(main_basesoc_timer_value[29]),
    .I1(main_basesoc_timer_value[30]),
    .I2(main_basesoc_timer_value[31]) 
);
defparam main_basesoc_timer_zero_trigger_s1.INIT=8'h01;
  LUT4 main_basesoc_timer_zero_trigger_s2 (
    .F(main_basesoc_timer_zero_trigger_5),
    .I0(main_basesoc_timer_value[10]),
    .I1(main_basesoc_timer_value[11]),
    .I2(main_basesoc_timer_value[12]),
    .I3(main_basesoc_timer_zero_trigger_7) 
);
defparam main_basesoc_timer_zero_trigger_s2.INIT=16'h0100;
  LUT4 main_basesoc_timer_zero_trigger_s3 (
    .F(main_basesoc_timer_zero_trigger_6),
    .I0(main_basesoc_timer_value[26]),
    .I1(main_basesoc_timer_value[27]),
    .I2(main_basesoc_timer_zero_trigger_8),
    .I3(main_basesoc_timer_zero_trigger_12) 
);
defparam main_basesoc_timer_zero_trigger_s3.INIT=16'h1000;
  LUT2 main_basesoc_sdram_master_p0_cas_n_s1 (
    .F(main_basesoc_sdram_master_p0_cas_n_4),
    .I0(main_gw5ddrphy_rdly0_2_10),
    .I1(builder_csr_bankarray_csrbank3_dfii_control0_re_8) 
);
defparam main_basesoc_sdram_master_p0_cas_n_s1.INIT=4'h8;
  LUT3 main_basesoc_sdram_master_p0_cs_n_s1 (
    .F(main_basesoc_sdram_master_p0_cs_n_4),
    .I0(main_basesoc_sdram_phaseinjector0_command_storage[0]),
    .I1(main_basesoc_sdram_phaseinjector0_command_storage[7]),
    .I2(main_basesoc_sdram_phaseinjector0_command_storage[6]) 
);
defparam main_basesoc_sdram_master_p0_cs_n_s1.INIT=8'h0D;
  LUT4 main_basesoc_sdram_master_p1_cas_n_s1 (
    .F(main_basesoc_sdram_master_p1_cas_n_4),
    .I0(builder_interface1_adr[2]),
    .I1(main_basesoc_sdram_master_p1_cas_n_5),
    .I2(builder_csr_bankarray_csrbank3_dfii_control0_re_8),
    .I3(main_basesoc_sdram_master_p1_cas_n_8) 
);
defparam main_basesoc_sdram_master_p1_cas_n_s1.INIT=16'h8000;
  LUT3 main_basesoc_sdram_master_p1_cs_n_s1 (
    .F(main_basesoc_sdram_master_p1_cs_n_4),
    .I0(main_basesoc_sdram_phaseinjector1_command_storage[0]),
    .I1(main_basesoc_sdram_phaseinjector1_command_storage[7]),
    .I2(main_basesoc_sdram_phaseinjector1_command_storage[6]) 
);
defparam main_basesoc_sdram_master_p1_cs_n_s1.INIT=8'h0D;
  LUT3 main_basesoc_sdram_master_p1_wrdata_127_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_127_4),
    .I0(builder_rhs_array_muxed0[2]),
    .I1(builder_rhs_array_muxed0[1]),
    .I2(builder_rhs_array_muxed0[0]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_127_s1.INIT=8'h80;
  LUT3 main_basesoc_sdram_master_p1_wrdata_127_s2 (
    .F(main_basesoc_sdram_master_p1_wrdata_127_5),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(builder_new_master_wdata_ready3),
    .I2(main_basesoc_dbus_dat_w[31]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_127_s2.INIT=8'h80;
  LUT3 main_basesoc_sdram_master_p1_wrdata_126_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_126_4),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(builder_new_master_wdata_ready3),
    .I2(main_basesoc_dbus_dat_w[30]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_126_s1.INIT=8'h80;
  LUT3 main_basesoc_sdram_master_p1_wrdata_125_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_125_4),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(builder_new_master_wdata_ready3),
    .I2(main_basesoc_dbus_dat_w[29]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_125_s1.INIT=8'h80;
  LUT3 main_basesoc_sdram_master_p1_wrdata_124_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_124_4),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(builder_new_master_wdata_ready3),
    .I2(main_basesoc_dbus_dat_w[28]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_124_s1.INIT=8'h80;
  LUT3 main_basesoc_sdram_master_p1_wrdata_123_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_123_4),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(builder_new_master_wdata_ready3),
    .I2(main_basesoc_dbus_dat_w[27]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_123_s1.INIT=8'h80;
  LUT3 main_basesoc_sdram_master_p1_wrdata_122_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_122_4),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(builder_new_master_wdata_ready3),
    .I2(main_basesoc_dbus_dat_w[26]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_122_s1.INIT=8'h80;
  LUT3 main_basesoc_sdram_master_p1_wrdata_121_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_121_4),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(builder_new_master_wdata_ready3),
    .I2(main_basesoc_dbus_dat_w[25]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_121_s1.INIT=8'h80;
  LUT3 main_basesoc_sdram_master_p1_wrdata_120_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_120_4),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(builder_new_master_wdata_ready3),
    .I2(main_basesoc_dbus_dat_w[24]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_120_s1.INIT=8'h80;
  LUT3 main_basesoc_sdram_master_p1_wrdata_119_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_119_4),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(builder_new_master_wdata_ready3),
    .I2(main_basesoc_dbus_dat_w[23]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_119_s1.INIT=8'h80;
  LUT3 main_basesoc_sdram_master_p1_wrdata_118_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_118_4),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(builder_new_master_wdata_ready3),
    .I2(main_basesoc_dbus_dat_w[22]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_118_s1.INIT=8'h80;
  LUT3 main_basesoc_sdram_master_p1_wrdata_117_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_117_4),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(builder_new_master_wdata_ready3),
    .I2(main_basesoc_dbus_dat_w[21]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_117_s1.INIT=8'h80;
  LUT3 main_basesoc_sdram_master_p1_wrdata_116_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_116_4),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(builder_new_master_wdata_ready3),
    .I2(main_basesoc_dbus_dat_w[20]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_116_s1.INIT=8'h80;
  LUT3 main_basesoc_sdram_master_p1_wrdata_115_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_115_4),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(builder_new_master_wdata_ready3),
    .I2(main_basesoc_dbus_dat_w[19]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_115_s1.INIT=8'h80;
  LUT3 main_basesoc_sdram_master_p1_wrdata_114_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_114_4),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(builder_new_master_wdata_ready3),
    .I2(main_basesoc_dbus_dat_w[18]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_114_s1.INIT=8'h80;
  LUT3 main_basesoc_sdram_master_p1_wrdata_113_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_113_4),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(builder_new_master_wdata_ready3),
    .I2(main_basesoc_dbus_dat_w[17]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_113_s1.INIT=8'h80;
  LUT3 main_basesoc_sdram_master_p1_wrdata_112_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_112_4),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(builder_new_master_wdata_ready3),
    .I2(main_basesoc_dbus_dat_w[16]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_112_s1.INIT=8'h80;
  LUT3 main_basesoc_sdram_master_p1_wrdata_111_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_111_4),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(builder_new_master_wdata_ready3),
    .I2(main_basesoc_dbus_dat_w[15]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_111_s1.INIT=8'h80;
  LUT3 main_basesoc_sdram_master_p1_wrdata_110_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_110_4),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(builder_new_master_wdata_ready3),
    .I2(main_basesoc_dbus_dat_w[14]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_110_s1.INIT=8'h80;
  LUT3 main_basesoc_sdram_master_p1_wrdata_109_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_109_4),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(builder_new_master_wdata_ready3),
    .I2(main_basesoc_dbus_dat_w[13]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_109_s1.INIT=8'h80;
  LUT3 main_basesoc_sdram_master_p1_wrdata_108_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_108_4),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(builder_new_master_wdata_ready3),
    .I2(main_basesoc_dbus_dat_w[12]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_108_s1.INIT=8'h80;
  LUT3 main_basesoc_sdram_master_p1_wrdata_107_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_107_4),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(builder_new_master_wdata_ready3),
    .I2(main_basesoc_dbus_dat_w[11]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_107_s1.INIT=8'h80;
  LUT3 main_basesoc_sdram_master_p1_wrdata_106_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_106_4),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(builder_new_master_wdata_ready3),
    .I2(main_basesoc_dbus_dat_w[10]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_106_s1.INIT=8'h80;
  LUT3 main_basesoc_sdram_master_p1_wrdata_105_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_105_4),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(builder_new_master_wdata_ready3),
    .I2(main_basesoc_dbus_dat_w[9]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_105_s1.INIT=8'h80;
  LUT3 main_basesoc_sdram_master_p1_wrdata_104_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_104_4),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(builder_new_master_wdata_ready3),
    .I2(main_basesoc_dbus_dat_w[8]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_104_s1.INIT=8'h80;
  LUT3 main_basesoc_sdram_master_p1_wrdata_103_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_103_4),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(builder_new_master_wdata_ready3),
    .I2(main_basesoc_dbus_dat_w[7]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_103_s1.INIT=8'h80;
  LUT3 main_basesoc_sdram_master_p1_wrdata_102_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_102_4),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(builder_new_master_wdata_ready3),
    .I2(main_basesoc_dbus_dat_w[6]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_102_s1.INIT=8'h80;
  LUT3 main_basesoc_sdram_master_p1_wrdata_101_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_101_4),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(builder_new_master_wdata_ready3),
    .I2(main_basesoc_dbus_dat_w[5]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_101_s1.INIT=8'h80;
  LUT3 main_basesoc_sdram_master_p1_wrdata_100_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_100_4),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(builder_new_master_wdata_ready3),
    .I2(main_basesoc_dbus_dat_w[4]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_100_s1.INIT=8'h80;
  LUT3 main_basesoc_sdram_master_p1_wrdata_99_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_99_4),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(builder_new_master_wdata_ready3),
    .I2(main_basesoc_dbus_dat_w[3]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_99_s1.INIT=8'h80;
  LUT3 main_basesoc_sdram_master_p1_wrdata_98_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_98_4),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(builder_new_master_wdata_ready3),
    .I2(main_basesoc_dbus_dat_w[2]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_98_s1.INIT=8'h80;
  LUT3 main_basesoc_sdram_master_p1_wrdata_97_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_97_4),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(builder_new_master_wdata_ready3),
    .I2(main_basesoc_dbus_dat_w[1]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_97_s1.INIT=8'h80;
  LUT3 main_basesoc_sdram_master_p1_wrdata_96_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_96_4),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(builder_new_master_wdata_ready3),
    .I2(main_basesoc_dbus_dat_w[0]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_96_s1.INIT=8'h80;
  LUT3 main_basesoc_sdram_master_p1_wrdata_95_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_95_4),
    .I0(builder_rhs_array_muxed0[0]),
    .I1(builder_rhs_array_muxed0[1]),
    .I2(builder_rhs_array_muxed0[2]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_95_s1.INIT=8'h40;
  LUT3 main_basesoc_sdram_master_p1_wrdata_63_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_63_4),
    .I0(builder_rhs_array_muxed0[1]),
    .I1(builder_rhs_array_muxed0[2]),
    .I2(builder_rhs_array_muxed0[0]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_63_s1.INIT=8'h40;
  LUT3 main_basesoc_sdram_master_p1_wrdata_31_s1 (
    .F(main_basesoc_sdram_master_p1_wrdata_31_4),
    .I0(builder_rhs_array_muxed0[1]),
    .I1(builder_rhs_array_muxed0[0]),
    .I2(builder_rhs_array_muxed0[2]) 
);
defparam main_basesoc_sdram_master_p1_wrdata_31_s1.INIT=8'h10;
  LUT4 n5706_s2 (
    .F(n5706_5),
    .I0(main_basesoc_sdram_postponer_req_o),
    .I1(main_basesoc_sdram_sequencer_done1),
    .I2(builder_refresher_state[0]),
    .I3(builder_refresher_state[1]) 
);
defparam n5706_s2.INIT=16'h03F5;
  LUT4 main_basesoc_sdram_bankmachine0_wrport_we_s2 (
    .F(main_basesoc_sdram_bankmachine0_wrport_we_5),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_source_valid),
    .I1(main_basesoc_sdram_bankmachine1_syncfifo1_readable),
    .I2(main_basesoc_sdram_bankmachine0_wrport_we_6),
    .I3(main_basesoc_sdram_bankmachine0_wrport_we_7) 
);
defparam main_basesoc_sdram_bankmachine0_wrport_we_s2.INIT=16'h1000;
  LUT4 main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_s2 (
    .F(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_5),
    .I0(main_basesoc_sdram_choose_cmd_ce_5),
    .I1(n18934_8),
    .I2(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I3(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_7) 
);
defparam main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_s2.INIT=16'hB0BB;
  LUT4 main_basesoc_sdram_bankmachine1_wrport_we_s1 (
    .F(main_basesoc_sdram_bankmachine1_wrport_we_4),
    .I0(main_basesoc_sdram_bankmachine0_pipe_valid_source_valid),
    .I1(builder_rhs_array_muxed0[11]),
    .I2(main_basesoc_sdram_bankmachine0_wrport_we_6),
    .I3(main_basesoc_sdram_bankmachine1_wrport_we_5) 
);
defparam main_basesoc_sdram_bankmachine1_wrport_we_s1.INIT=16'h1000;
  LUT4 main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s2 (
    .F(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_8),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_9),
    .I2(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_10),
    .I3(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_11) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s2.INIT=16'h8F00;
  LUT4 main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s3 (
    .F(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_6),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_we),
    .I1(builder_array_muxed1_10_11),
    .I2(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_12),
    .I3(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_13) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s3.INIT=16'h3D00;
  LUT4 main_basesoc_sdram_bankmachine2_wrport_we_s1 (
    .F(main_basesoc_sdram_bankmachine2_wrport_we_4),
    .I0(main_basesoc_sdram_bankmachine2_wrport_we_5),
    .I1(main_basesoc_sdram_bankmachine2_wrport_we_6),
    .I2(main_basesoc_sdram_bankmachine2_wrport_we_7),
    .I3(main_basesoc_sdram_bankmachine2_wrport_we_8) 
);
defparam main_basesoc_sdram_bankmachine2_wrport_we_s1.INIT=16'h8000;
  LUT3 main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_s2 (
    .F(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_5),
    .I0(main_basesoc_sdram_choose_req_grant[0]),
    .I1(main_basesoc_sdram_choose_req_grant[1]),
    .I2(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_17) 
);
defparam main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_s2.INIT=8'h40;
  LUT4 main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_s3 (
    .F(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_6),
    .I0(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_7),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I2(main_basesoc_sdram_choose_req_grant[2]),
    .I3(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_8) 
);
defparam main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_s3.INIT=16'h000B;
  LUT4 main_basesoc_sdram_bankmachine3_wrport_we_s1 (
    .F(main_basesoc_sdram_bankmachine3_wrport_we_4),
    .I0(builder_rhs_array_muxed0[12]),
    .I1(main_basesoc_sdram_bankmachine3_wrport_we_5),
    .I2(main_basesoc_sdram_bankmachine3_wrport_we_6),
    .I3(main_basesoc_sdram_bankmachine3_wrport_we_7) 
);
defparam main_basesoc_sdram_bankmachine3_wrport_we_s1.INIT=16'h4000;
  LUT4 main_basesoc_sdram_bankmachine3_do_read_s1 (
    .F(main_basesoc_sdram_bankmachine3_do_read_4),
    .I0(main_basesoc_sdram_choose_req_grant[2]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_17),
    .I2(main_basesoc_sdram_bankmachine3_do_read_5),
    .I3(n19002_7) 
);
defparam main_basesoc_sdram_bankmachine3_do_read_s1.INIT=16'h4000;
  LUT4 main_basesoc_sdram_bankmachine4_wrport_we_s1 (
    .F(main_basesoc_sdram_bankmachine4_wrport_we_4),
    .I0(main_basesoc_sdram_bankmachine5_pipe_valid_source_valid),
    .I1(builder_rhs_array_muxed0[11]),
    .I2(main_basesoc_sdram_bankmachine4_wrport_we_5),
    .I3(main_basesoc_sdram_bankmachine4_wrport_we_6) 
);
defparam main_basesoc_sdram_bankmachine4_wrport_we_s1.INIT=16'h1000;
  LUT4 main_basesoc_sdram_bankmachine5_wrport_we_s1 (
    .F(main_basesoc_sdram_bankmachine5_wrport_we_4),
    .I0(main_basesoc_sdram_bankmachine4_pipe_valid_source_valid),
    .I1(builder_rhs_array_muxed0[11]),
    .I2(main_basesoc_sdram_bankmachine4_wrport_we_6),
    .I3(main_basesoc_sdram_bankmachine5_wrport_we_5) 
);
defparam main_basesoc_sdram_bankmachine5_wrport_we_s1.INIT=16'h1000;
  LUT4 main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_s3 (
    .F(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_6),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_7),
    .I2(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_15),
    .I3(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_9) 
);
defparam main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_s3.INIT=16'h004F;
  LUT4 main_basesoc_sdram_bankmachine6_wrport_we_s1 (
    .F(main_basesoc_sdram_bankmachine6_wrport_we_4),
    .I0(main_basesoc_sdram_bankmachine7_pipe_valid_source_valid),
    .I1(main_basesoc_sdram_bankmachine6_wrport_we_5),
    .I2(builder_rhs_array_muxed0[11]),
    .I3(main_basesoc_sdram_bankmachine6_wrport_we_9) 
);
defparam main_basesoc_sdram_bankmachine6_wrport_we_s1.INIT=16'h4000;
  LUT4 main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_s2 (
    .F(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_5),
    .I0(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_7),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I2(main_basesoc_sdram_choose_cmd_ce_5),
    .I3(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_13) 
);
defparam main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_s2.INIT=16'hCFFA;
  LUT3 main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_s3 (
    .F(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_6),
    .I0(main_basesoc_sdram_time0_4_9),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_9),
    .I2(main_basesoc_sdram_choose_req_grant[2]) 
);
defparam main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_s3.INIT=8'h90;
  LUT4 main_basesoc_sdram_bankmachine7_wrport_we_s1 (
    .F(main_basesoc_sdram_bankmachine7_wrport_we_4),
    .I0(main_basesoc_sdram_bankmachine6_pipe_valid_source_valid),
    .I1(main_basesoc_sdram_bankmachine7_wrport_we_5),
    .I2(builder_rhs_array_muxed0[11]),
    .I3(main_basesoc_sdram_bankmachine6_wrport_we_9) 
);
defparam main_basesoc_sdram_bankmachine7_wrport_we_s1.INIT=16'h4000;
  LUT4 main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_s2 (
    .F(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_5),
    .I0(main_basesoc_sdram_choose_cmd_ce_5),
    .I1(n18935_23),
    .I2(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I3(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_7) 
);
defparam main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_s2.INIT=16'hE0EE;
  LUT4 main_basesoc_sdram_trrdcon_valid_s1 (
    .F(main_basesoc_sdram_trrdcon_valid_4),
    .I0(main_basesoc_sdram_trrdcon_valid_28),
    .I1(main_basesoc_sdram_trrdcon_valid_8),
    .I2(main_basesoc_sdram_trrdcon_valid_9),
    .I3(main_basesoc_sdram_trrdcon_valid_10) 
);
defparam main_basesoc_sdram_trrdcon_valid_s1.INIT=16'h00BF;
  LUT4 main_basesoc_sdram_trrdcon_valid_s3 (
    .F(main_basesoc_sdram_trrdcon_valid_6),
    .I0(main_basesoc_sdram_trrdcon_valid_11),
    .I1(builder_bankmachine6_next_state_1_27),
    .I2(main_basesoc_sdram_trrdcon_valid_12),
    .I3(main_basesoc_sdram_trrdcon_valid_13) 
);
defparam main_basesoc_sdram_trrdcon_valid_s3.INIT=16'h004F;
  LUT2 main_basesoc_sdram_choose_cmd_ce_s1 (
    .F(main_basesoc_sdram_choose_cmd_ce_4),
    .I0(main_basesoc_sdram_trrdcon_valid_4),
    .I1(main_basesoc_sdram_trrdcon_valid_13) 
);
defparam main_basesoc_sdram_choose_cmd_ce_s1.INIT=4'h2;
  LUT3 main_basesoc_sdram_choose_cmd_ce_s2 (
    .F(main_basesoc_sdram_choose_cmd_ce_5),
    .I0(builder_multiplexer_state[1]),
    .I1(builder_multiplexer_state[3]),
    .I2(builder_multiplexer_state[2]) 
);
defparam main_basesoc_sdram_choose_cmd_ce_s2.INIT=8'h01;
  LUT4 main_basesoc_sdram_choose_cmd_ce_s3 (
    .F(main_basesoc_sdram_choose_cmd_ce_6),
    .I0(main_basesoc_sdram_choose_cmd_ce_7),
    .I1(main_basesoc_sdram_choose_cmd_ce_8),
    .I2(main_basesoc_sdram_choose_cmd_ce_9),
    .I3(main_basesoc_sdram_choose_cmd_grant[2]) 
);
defparam main_basesoc_sdram_choose_cmd_ce_s3.INIT=16'h0F77;
  LUT4 main_basesoc_sdram_choose_req_ce_s1 (
    .F(main_basesoc_sdram_choose_req_ce_4),
    .I0(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_6),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_5),
    .I2(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_6),
    .I3(main_basesoc_sdram_choose_req_ce_7) 
);
defparam main_basesoc_sdram_choose_req_ce_s1.INIT=16'h0D00;
  LUT4 main_basesoc_sdram_choose_req_ce_s2 (
    .F(main_basesoc_sdram_choose_req_ce_5),
    .I0(n19002_7),
    .I1(main_basesoc_sdram_choose_req_grant[1]),
    .I2(main_basesoc_sdram_choose_req_ce_8),
    .I3(main_basesoc_sdram_choose_req_ce_9) 
);
defparam main_basesoc_sdram_choose_req_ce_s2.INIT=16'h0700;
  LUT3 main_basesoc_sdram_choose_req_ce_s3 (
    .F(main_basesoc_sdram_choose_req_ce_6),
    .I0(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_6),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_13),
    .I2(builder_array_muxed13_12) 
);
defparam main_basesoc_sdram_choose_req_ce_s3.INIT=8'hB0;
  LUT4 n10160_s3 (
    .F(n10160_6),
    .I0(n10160_10),
    .I1(builder_multiplexer_state[0]),
    .I2(n10160_11),
    .I3(n10160_12) 
);
defparam n10160_s3.INIT=16'h53C0;
  LUT2 n10160_s4 (
    .F(n10160_7),
    .I0(builder_multiplexer_state[1]),
    .I1(n10160_13) 
);
defparam n10160_s4.INIT=4'h1;
  LUT4 n10160_s6 (
    .F(n10160_9),
    .I0(builder_multiplexer_state[0]),
    .I1(builder_multiplexer_state[1]),
    .I2(builder_multiplexer_state[2]),
    .I3(builder_multiplexer_state[3]) 
);
defparam n10160_s6.INIT=16'h7F8A;
  LUT4 main_done_s1 (
    .F(main_done_4),
    .I0(main_count[2]),
    .I1(main_count[3]),
    .I2(main_count[4]),
    .I3(main_count[5]) 
);
defparam main_done_s1.INIT=16'h0001;
  LUT4 main_done_s2 (
    .F(main_done_5),
    .I0(main_done_6),
    .I1(main_done_7),
    .I2(main_done_8),
    .I3(main_done_9) 
);
defparam main_done_s2.INIT=16'h8000;
  LUT2 n30394_s1 (
    .F(n30394_4),
    .I0(main_gw5ddrphy_counter[4]),
    .I1(n15915_6) 
);
defparam n30394_s1.INIT=4'h4;
  LUT3 builder_csr_bankarray_sel_s2 (
    .F(builder_csr_bankarray_sel_5),
    .I0(builder_interface1_adr[12]),
    .I1(builder_interface1_adr[13]),
    .I2(builder_interface1_adr[10]) 
);
defparam builder_csr_bankarray_sel_s2.INIT=8'h10;
  LUT3 builder_rhs_array_muxed0_2_s14 (
    .F(builder_rhs_array_muxed0_2_17),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[4]),
    .I1(_zz_dBusWishbone_ADR[2]),
    .I2(n17969_8) 
);
defparam builder_rhs_array_muxed0_2_s14.INIT=8'h35;
  LUT3 builder_rhs_array_muxed0_1_s14 (
    .F(builder_rhs_array_muxed0_1_17),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[3]),
    .I1(_zz_dBusWishbone_ADR[1]),
    .I2(n17969_8) 
);
defparam builder_rhs_array_muxed0_1_s14.INIT=8'h35;
  LUT3 builder_rhs_array_muxed0_0_s14 (
    .F(builder_rhs_array_muxed0_0_17),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[2]),
    .I1(_zz_dBusWishbone_ADR[0]),
    .I2(n17969_8) 
);
defparam builder_rhs_array_muxed0_0_s14.INIT=8'h35;
  LUT4 n15911_s2 (
    .F(n15911_5),
    .I0(main_gw5ddrphy_counter[0]),
    .I1(main_gw5ddrphy_counter[1]),
    .I2(main_gw5ddrphy_counter[2]),
    .I3(main_gw5ddrphy_counter[3]) 
);
defparam n15911_s2.INIT=16'h0001;
  LUT4 n15915_s3 (
    .F(n15915_6),
    .I0(main_gw5ddrphy_counter[0]),
    .I1(main_gw5ddrphy_counter[1]),
    .I2(main_gw5ddrphy_counter[2]),
    .I3(main_gw5ddrphy_counter[3]) 
);
defparam n15915_s3.INIT=16'h0100;
  LUT2 n15934_s2 (
    .F(n15934_5),
    .I0(main_gw5ddrphy_counter[4]),
    .I1(n15911_5) 
);
defparam n15934_s2.INIT=4'h4;
  LUT4 n30396_s1 (
    .F(n30396_4),
    .I0(main_gw5ddrphy_counter[6]),
    .I1(main_gw5ddrphy_counter[5]),
    .I2(main_gw5ddrphy_counter[4]),
    .I3(n15911_5) 
);
defparam n30396_s1.INIT=16'h4000;
  LUT4 n30397_s1 (
    .F(n30397_4),
    .I0(main_gw5ddrphy_counter[5]),
    .I1(main_gw5ddrphy_counter[4]),
    .I2(main_gw5ddrphy_counter[6]),
    .I3(n15911_5) 
);
defparam n30397_s1.INIT=16'h4000;
  LUT4 n30406_s1 (
    .F(n30406_4),
    .I0(n30406_6),
    .I1(n30406_7),
    .I2(n30406_8),
    .I3(n30406_9) 
);
defparam n30406_s1.INIT=16'h8000;
  LUT4 n30406_s2 (
    .F(n30406_5),
    .I0(n30406_10),
    .I1(n30406_11),
    .I2(n30406_12),
    .I3(n30406_13) 
);
defparam n30406_s2.INIT=16'h8000;
  LUT4 n16062_s1 (
    .F(n16062_4),
    .I0(n16062_5),
    .I1(main_basesoc_ibus_adr[2]),
    .I2(main_basesoc_ibus_adr[1]),
    .I3(main_basesoc_ibus_adr[0]) 
);
defparam n16062_s1.INIT=16'h0001;
  LUT4 n16591_s1 (
    .F(n16591_4),
    .I0(main_basesoc_timer_reload_storage[31]),
    .I1(main_basesoc_timer_value[28]),
    .I2(n16591_5),
    .I3(main_basesoc_timer_value[31]) 
);
defparam n16591_s1.INIT=16'h30DF;
  LUT4 n16592_s1 (
    .F(n16592_4),
    .I0(main_basesoc_timer_value[29]),
    .I1(main_basesoc_timer_value[28]),
    .I2(n16592_6),
    .I3(main_basesoc_timer_value[30]) 
);
defparam n16592_s1.INIT=16'hEF00;
  LUT4 n16592_s2 (
    .F(n16592_5),
    .I0(main_basesoc_timer_value[28]),
    .I1(main_basesoc_timer_value[29]),
    .I2(n16592_7),
    .I3(n16592_6) 
);
defparam n16592_s2.INIT=16'h1000;
  LUT4 n16593_s1 (
    .F(n16593_4),
    .I0(n16593_5),
    .I1(main_basesoc_timer_value[28]),
    .I2(n16592_6),
    .I3(main_basesoc_timer_value[29]) 
);
defparam n16593_s1.INIT=16'h30EF;
  LUT4 n16594_s1 (
    .F(n16594_4),
    .I0(main_basesoc_timer_reload_storage[28]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(n16592_6),
    .I3(main_basesoc_timer_value[28]) 
);
defparam n16594_s1.INIT=16'h0BB0;
  LUT2 n16595_s1 (
    .F(n16595_4),
    .I0(main_basesoc_timer_reload_storage[27]),
    .I1(main_basesoc_timer_zero_trigger) 
);
defparam n16595_s1.INIT=4'h4;
  LUT4 n16595_s2 (
    .F(n16595_5),
    .I0(main_basesoc_timer_value[26]),
    .I1(main_basesoc_timer_zero_trigger_12),
    .I2(n16595_6),
    .I3(main_basesoc_timer_value[27]) 
);
defparam n16595_s2.INIT=16'h40BF;
  LUT2 n16596_s1 (
    .F(n16596_4),
    .I0(main_basesoc_timer_reload_storage[26]),
    .I1(main_basesoc_timer_zero_trigger) 
);
defparam n16596_s1.INIT=4'h4;
  LUT2 n16597_s1 (
    .F(n16597_4),
    .I0(main_basesoc_timer_reload_storage[25]),
    .I1(main_basesoc_timer_zero_trigger) 
);
defparam n16597_s1.INIT=4'h4;
  LUT2 n16598_s1 (
    .F(n16598_4),
    .I0(main_basesoc_timer_reload_storage[24]),
    .I1(main_basesoc_timer_zero_trigger) 
);
defparam n16598_s1.INIT=4'h4;
  LUT4 n16598_s2 (
    .F(n16598_5),
    .I0(main_basesoc_timer_value[22]),
    .I1(main_basesoc_timer_value[23]),
    .I2(n16595_6),
    .I3(main_basesoc_timer_value[24]) 
);
defparam n16598_s2.INIT=16'h10EF;
  LUT2 n16599_s1 (
    .F(n16599_4),
    .I0(main_basesoc_timer_reload_storage[23]),
    .I1(main_basesoc_timer_zero_trigger) 
);
defparam n16599_s1.INIT=4'h4;
  LUT4 n16600_s1 (
    .F(n16600_4),
    .I0(main_basesoc_timer_reload_storage[22]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(main_basesoc_timer_value[22]),
    .I3(n16595_6) 
);
defparam n16600_s1.INIT=16'h0BB0;
  LUT4 n16601_s1 (
    .F(n16601_4),
    .I0(main_basesoc_timer_reload_storage[21]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(n16601_5),
    .I3(main_basesoc_timer_value[21]) 
);
defparam n16601_s1.INIT=16'h0BB0;
  LUT4 n16602_s1 (
    .F(n16602_4),
    .I0(main_basesoc_timer_reload_storage[20]),
    .I1(n16602_5),
    .I2(main_basesoc_timer_value[20]),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n16602_s1.INIT=16'h55C3;
  LUT4 n16603_s1 (
    .F(n16603_4),
    .I0(main_basesoc_timer_reload_storage[19]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(n16603_5),
    .I3(main_basesoc_timer_value[19]) 
);
defparam n16603_s1.INIT=16'h0BB0;
  LUT2 n16604_s1 (
    .F(n16604_4),
    .I0(main_basesoc_timer_reload_storage[18]),
    .I1(main_basesoc_timer_zero_trigger) 
);
defparam n16604_s1.INIT=4'h4;
  LUT3 n16604_s2 (
    .F(n16604_5),
    .I0(n16604_6),
    .I1(n16604_7),
    .I2(main_basesoc_timer_value[18]) 
);
defparam n16604_s2.INIT=8'h87;
  LUT2 n16605_s1 (
    .F(n16605_4),
    .I0(main_basesoc_timer_reload_storage[17]),
    .I1(main_basesoc_timer_zero_trigger) 
);
defparam n16605_s1.INIT=4'h4;
  LUT4 n16605_s2 (
    .F(n16605_5),
    .I0(main_basesoc_timer_value[15]),
    .I1(main_basesoc_timer_value[16]),
    .I2(n16604_7),
    .I3(main_basesoc_timer_value[17]) 
);
defparam n16605_s2.INIT=16'h10EF;
  LUT2 n16606_s1 (
    .F(n16606_4),
    .I0(main_basesoc_timer_reload_storage[16]),
    .I1(main_basesoc_timer_zero_trigger) 
);
defparam n16606_s1.INIT=4'h4;
  LUT3 n16606_s2 (
    .F(n16606_5),
    .I0(main_basesoc_timer_value[15]),
    .I1(n16604_7),
    .I2(main_basesoc_timer_value[16]) 
);
defparam n16606_s2.INIT=8'h4B;
  LUT4 n16607_s1 (
    .F(n16607_4),
    .I0(main_basesoc_timer_reload_storage[15]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(main_basesoc_timer_value[15]),
    .I3(n16604_7) 
);
defparam n16607_s1.INIT=16'h0BB0;
  LUT4 n16608_s1 (
    .F(n16608_4),
    .I0(main_basesoc_timer_reload_storage[14]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(n16608_5),
    .I3(main_basesoc_timer_value[14]) 
);
defparam n16608_s1.INIT=16'h0BB0;
  LUT4 n16609_s1 (
    .F(n16609_4),
    .I0(main_basesoc_timer_reload_storage[13]),
    .I1(main_basesoc_timer_value[13]),
    .I2(main_basesoc_timer_zero_trigger_5),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n16609_s1.INIT=16'h55C3;
  LUT4 n16610_s1 (
    .F(n16610_4),
    .I0(main_basesoc_timer_reload_storage[12]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(n16610_5),
    .I3(main_basesoc_timer_value[12]) 
);
defparam n16610_s1.INIT=16'h0BB0;
  LUT4 n16611_s1 (
    .F(n16611_4),
    .I0(main_basesoc_timer_reload_storage[11]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(n16611_5),
    .I3(main_basesoc_timer_value[11]) 
);
defparam n16611_s1.INIT=16'h0BB0;
  LUT4 n16612_s1 (
    .F(n16612_4),
    .I0(main_basesoc_timer_reload_storage[10]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(main_basesoc_timer_zero_trigger_7),
    .I3(main_basesoc_timer_value[10]) 
);
defparam n16612_s1.INIT=16'h0BB0;
  LUT4 n16613_s1 (
    .F(n16613_4),
    .I0(main_basesoc_timer_reload_storage[9]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(n16613_5),
    .I3(main_basesoc_timer_value[9]) 
);
defparam n16613_s1.INIT=16'h0BB0;
  LUT4 n16614_s1 (
    .F(n16614_4),
    .I0(main_basesoc_timer_reload_storage[8]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(n16614_5),
    .I3(main_basesoc_timer_value[8]) 
);
defparam n16614_s1.INIT=16'h0BB0;
  LUT4 n16615_s1 (
    .F(n16615_4),
    .I0(main_basesoc_timer_reload_storage[7]),
    .I1(main_basesoc_timer_value[7]),
    .I2(n16615_5),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n16615_s1.INIT=16'h55C3;
  LUT4 n16616_s1 (
    .F(n16616_4),
    .I0(main_basesoc_timer_reload_storage[6]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(n16616_5),
    .I3(main_basesoc_timer_value[6]) 
);
defparam n16616_s1.INIT=16'h0BB0;
  LUT4 n16617_s1 (
    .F(n16617_4),
    .I0(main_basesoc_timer_reload_storage[5]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(n16617_5),
    .I3(main_basesoc_timer_value[5]) 
);
defparam n16617_s1.INIT=16'h0BB0;
  LUT4 n16618_s1 (
    .F(n16618_4),
    .I0(main_basesoc_timer_reload_storage[4]),
    .I1(main_basesoc_timer_value[4]),
    .I2(n16618_5),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n16618_s1.INIT=16'h55C3;
  LUT4 n16619_s1 (
    .F(n16619_4),
    .I0(main_basesoc_timer_reload_storage[3]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(n16619_7),
    .I3(main_basesoc_timer_value[3]) 
);
defparam n16619_s1.INIT=16'h0BB0;
  LUT4 n16620_s1 (
    .F(n16620_4),
    .I0(main_basesoc_timer_reload_storage[2]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(n16620_5),
    .I3(main_basesoc_timer_value[2]) 
);
defparam n16620_s1.INIT=16'h0BB0;
  LUT4 n16621_s1 (
    .F(n16621_4),
    .I0(main_basesoc_timer_reload_storage[1]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(main_basesoc_timer_value[0]),
    .I3(main_basesoc_timer_value[1]) 
);
defparam n16621_s1.INIT=16'hB00B;
  LUT2 n16622_s1 (
    .F(n16622_4),
    .I0(main_basesoc_timer_reload_storage[0]),
    .I1(main_basesoc_timer_zero_trigger) 
);
defparam n16622_s1.INIT=4'h4;
  LUT4 n16679_s1 (
    .F(n16679_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_96_4),
    .I1(n16675_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[96]) 
);
defparam n16679_s1.INIT=16'h7077;
  LUT4 n16680_s1 (
    .F(n16680_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_96_4),
    .I1(n16676_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[64]) 
);
defparam n16680_s1.INIT=16'h7077;
  LUT4 n16681_s1 (
    .F(n16681_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_96_4),
    .I1(n16677_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[32]) 
);
defparam n16681_s1.INIT=16'h7077;
  LUT4 n16682_s1 (
    .F(n16682_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_96_4),
    .I1(n16678_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[0]) 
);
defparam n16682_s1.INIT=16'h7077;
  LUT4 n16683_s1 (
    .F(n16683_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_97_4),
    .I1(n16675_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[97]) 
);
defparam n16683_s1.INIT=16'h7077;
  LUT4 n16684_s1 (
    .F(n16684_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_97_4),
    .I1(n16676_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[65]) 
);
defparam n16684_s1.INIT=16'h7077;
  LUT4 n16685_s1 (
    .F(n16685_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_97_4),
    .I1(n16677_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[33]) 
);
defparam n16685_s1.INIT=16'h7077;
  LUT4 n16686_s1 (
    .F(n16686_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_97_4),
    .I1(n16678_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[1]) 
);
defparam n16686_s1.INIT=16'h7077;
  LUT4 n16687_s1 (
    .F(n16687_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_98_4),
    .I1(n16675_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[98]) 
);
defparam n16687_s1.INIT=16'h7077;
  LUT4 n16688_s1 (
    .F(n16688_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_98_4),
    .I1(n16676_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[66]) 
);
defparam n16688_s1.INIT=16'h7077;
  LUT4 n16689_s1 (
    .F(n16689_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_98_4),
    .I1(n16677_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[34]) 
);
defparam n16689_s1.INIT=16'h7077;
  LUT4 n16690_s1 (
    .F(n16690_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_98_4),
    .I1(n16678_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[2]) 
);
defparam n16690_s1.INIT=16'h7077;
  LUT4 n16691_s1 (
    .F(n16691_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_99_4),
    .I1(n16675_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[99]) 
);
defparam n16691_s1.INIT=16'h7077;
  LUT4 n16692_s1 (
    .F(n16692_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_99_4),
    .I1(n16676_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[67]) 
);
defparam n16692_s1.INIT=16'h7077;
  LUT4 n16693_s1 (
    .F(n16693_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_99_4),
    .I1(n16677_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[35]) 
);
defparam n16693_s1.INIT=16'h7077;
  LUT4 n16694_s1 (
    .F(n16694_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_99_4),
    .I1(n16678_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[3]) 
);
defparam n16694_s1.INIT=16'h7077;
  LUT4 n16695_s1 (
    .F(n16695_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_100_4),
    .I1(n16675_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[100]) 
);
defparam n16695_s1.INIT=16'h7077;
  LUT4 n16696_s1 (
    .F(n16696_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_100_4),
    .I1(n16676_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[68]) 
);
defparam n16696_s1.INIT=16'h7077;
  LUT4 n16697_s1 (
    .F(n16697_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_100_4),
    .I1(n16677_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[36]) 
);
defparam n16697_s1.INIT=16'h7077;
  LUT4 n16698_s1 (
    .F(n16698_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_100_4),
    .I1(n16678_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[4]) 
);
defparam n16698_s1.INIT=16'h7077;
  LUT4 n16699_s1 (
    .F(n16699_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_101_4),
    .I1(n16675_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[101]) 
);
defparam n16699_s1.INIT=16'h7077;
  LUT4 n16700_s1 (
    .F(n16700_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_101_4),
    .I1(n16676_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[69]) 
);
defparam n16700_s1.INIT=16'h7077;
  LUT4 n16701_s1 (
    .F(n16701_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_101_4),
    .I1(n16677_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[37]) 
);
defparam n16701_s1.INIT=16'h7077;
  LUT4 n16702_s1 (
    .F(n16702_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_101_4),
    .I1(n16678_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[5]) 
);
defparam n16702_s1.INIT=16'h7077;
  LUT4 n16703_s1 (
    .F(n16703_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_102_4),
    .I1(n16675_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[102]) 
);
defparam n16703_s1.INIT=16'h7077;
  LUT4 n16704_s1 (
    .F(n16704_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_102_4),
    .I1(n16676_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[70]) 
);
defparam n16704_s1.INIT=16'h7077;
  LUT4 n16705_s1 (
    .F(n16705_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_102_4),
    .I1(n16677_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[38]) 
);
defparam n16705_s1.INIT=16'h7077;
  LUT4 n16706_s1 (
    .F(n16706_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_102_4),
    .I1(n16678_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[6]) 
);
defparam n16706_s1.INIT=16'h7077;
  LUT4 n16707_s1 (
    .F(n16707_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_103_4),
    .I1(n16675_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[103]) 
);
defparam n16707_s1.INIT=16'h7077;
  LUT4 n16708_s1 (
    .F(n16708_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_103_4),
    .I1(n16676_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[71]) 
);
defparam n16708_s1.INIT=16'h7077;
  LUT4 n16709_s1 (
    .F(n16709_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_103_4),
    .I1(n16677_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[39]) 
);
defparam n16709_s1.INIT=16'h7077;
  LUT4 n16710_s1 (
    .F(n16710_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_103_4),
    .I1(n16678_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[7]) 
);
defparam n16710_s1.INIT=16'h7077;
  LUT4 n16731_s1 (
    .F(n16731_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_104_4),
    .I1(n16675_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[104]) 
);
defparam n16731_s1.INIT=16'h7077;
  LUT4 n16732_s1 (
    .F(n16732_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_104_4),
    .I1(n16676_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[72]) 
);
defparam n16732_s1.INIT=16'h7077;
  LUT4 n16733_s1 (
    .F(n16733_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_104_4),
    .I1(n16677_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[40]) 
);
defparam n16733_s1.INIT=16'h7077;
  LUT4 n16734_s1 (
    .F(n16734_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_104_4),
    .I1(n16678_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[8]) 
);
defparam n16734_s1.INIT=16'h7077;
  LUT4 n16735_s1 (
    .F(n16735_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_105_4),
    .I1(n16675_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[105]) 
);
defparam n16735_s1.INIT=16'h7077;
  LUT4 n16736_s1 (
    .F(n16736_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_105_4),
    .I1(n16676_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[73]) 
);
defparam n16736_s1.INIT=16'h7077;
  LUT4 n16737_s1 (
    .F(n16737_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_105_4),
    .I1(n16677_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[41]) 
);
defparam n16737_s1.INIT=16'h7077;
  LUT4 n16738_s1 (
    .F(n16738_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_105_4),
    .I1(n16678_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[9]) 
);
defparam n16738_s1.INIT=16'h7077;
  LUT4 n16739_s1 (
    .F(n16739_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_106_4),
    .I1(n16675_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[106]) 
);
defparam n16739_s1.INIT=16'h7077;
  LUT4 n16740_s1 (
    .F(n16740_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_106_4),
    .I1(n16676_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[74]) 
);
defparam n16740_s1.INIT=16'h7077;
  LUT4 n16741_s1 (
    .F(n16741_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_106_4),
    .I1(n16677_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[42]) 
);
defparam n16741_s1.INIT=16'h7077;
  LUT4 n16742_s1 (
    .F(n16742_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_106_4),
    .I1(n16678_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[10]) 
);
defparam n16742_s1.INIT=16'h7077;
  LUT4 n16743_s1 (
    .F(n16743_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_107_4),
    .I1(n16675_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[107]) 
);
defparam n16743_s1.INIT=16'h7077;
  LUT4 n16744_s1 (
    .F(n16744_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_107_4),
    .I1(n16676_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[75]) 
);
defparam n16744_s1.INIT=16'h7077;
  LUT4 n16745_s1 (
    .F(n16745_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_107_4),
    .I1(n16677_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[43]) 
);
defparam n16745_s1.INIT=16'h7077;
  LUT4 n16746_s1 (
    .F(n16746_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_107_4),
    .I1(n16678_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[11]) 
);
defparam n16746_s1.INIT=16'h7077;
  LUT4 n16747_s1 (
    .F(n16747_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_108_4),
    .I1(n16675_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[108]) 
);
defparam n16747_s1.INIT=16'h7077;
  LUT4 n16748_s1 (
    .F(n16748_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_108_4),
    .I1(n16676_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[76]) 
);
defparam n16748_s1.INIT=16'h7077;
  LUT4 n16749_s1 (
    .F(n16749_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_108_4),
    .I1(n16677_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[44]) 
);
defparam n16749_s1.INIT=16'h7077;
  LUT4 n16750_s1 (
    .F(n16750_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_108_4),
    .I1(n16678_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[12]) 
);
defparam n16750_s1.INIT=16'h7077;
  LUT4 n16751_s1 (
    .F(n16751_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_109_4),
    .I1(n16675_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[109]) 
);
defparam n16751_s1.INIT=16'h7077;
  LUT4 n16752_s1 (
    .F(n16752_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_109_4),
    .I1(n16676_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[77]) 
);
defparam n16752_s1.INIT=16'h7077;
  LUT4 n16753_s1 (
    .F(n16753_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_109_4),
    .I1(n16677_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[45]) 
);
defparam n16753_s1.INIT=16'h7077;
  LUT4 n16754_s1 (
    .F(n16754_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_109_4),
    .I1(n16678_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[13]) 
);
defparam n16754_s1.INIT=16'h7077;
  LUT4 n16755_s1 (
    .F(n16755_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_110_4),
    .I1(n16675_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[110]) 
);
defparam n16755_s1.INIT=16'h7077;
  LUT4 n16756_s1 (
    .F(n16756_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_110_4),
    .I1(n16676_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[78]) 
);
defparam n16756_s1.INIT=16'h7077;
  LUT4 n16757_s1 (
    .F(n16757_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_110_4),
    .I1(n16677_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[46]) 
);
defparam n16757_s1.INIT=16'h7077;
  LUT4 n16758_s1 (
    .F(n16758_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_110_4),
    .I1(n16678_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[14]) 
);
defparam n16758_s1.INIT=16'h7077;
  LUT4 n16759_s1 (
    .F(n16759_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_111_4),
    .I1(n16675_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[111]) 
);
defparam n16759_s1.INIT=16'h7077;
  LUT4 n16760_s1 (
    .F(n16760_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_111_4),
    .I1(n16676_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[79]) 
);
defparam n16760_s1.INIT=16'h7077;
  LUT4 n16761_s1 (
    .F(n16761_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_111_4),
    .I1(n16677_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[47]) 
);
defparam n16761_s1.INIT=16'h7077;
  LUT4 n16762_s1 (
    .F(n16762_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_111_4),
    .I1(n16678_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[15]) 
);
defparam n16762_s1.INIT=16'h7077;
  LUT4 n16783_s1 (
    .F(n16783_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_112_4),
    .I1(n16675_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[112]) 
);
defparam n16783_s1.INIT=16'h7077;
  LUT4 n16784_s1 (
    .F(n16784_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_112_4),
    .I1(n16676_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[80]) 
);
defparam n16784_s1.INIT=16'h7077;
  LUT4 n16785_s1 (
    .F(n16785_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_112_4),
    .I1(n16677_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[48]) 
);
defparam n16785_s1.INIT=16'h7077;
  LUT4 n16786_s1 (
    .F(n16786_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_112_4),
    .I1(n16678_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[16]) 
);
defparam n16786_s1.INIT=16'h7077;
  LUT4 n16787_s1 (
    .F(n16787_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_113_4),
    .I1(n16675_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[113]) 
);
defparam n16787_s1.INIT=16'h7077;
  LUT4 n16788_s1 (
    .F(n16788_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_113_4),
    .I1(n16676_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[81]) 
);
defparam n16788_s1.INIT=16'h7077;
  LUT4 n16789_s1 (
    .F(n16789_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_113_4),
    .I1(n16677_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[49]) 
);
defparam n16789_s1.INIT=16'h7077;
  LUT4 n16790_s1 (
    .F(n16790_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_113_4),
    .I1(n16678_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[17]) 
);
defparam n16790_s1.INIT=16'h7077;
  LUT4 n16791_s1 (
    .F(n16791_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_114_4),
    .I1(n16675_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[114]) 
);
defparam n16791_s1.INIT=16'h7077;
  LUT4 n16792_s1 (
    .F(n16792_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_114_4),
    .I1(n16676_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[82]) 
);
defparam n16792_s1.INIT=16'h7077;
  LUT4 n16793_s1 (
    .F(n16793_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_114_4),
    .I1(n16677_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[50]) 
);
defparam n16793_s1.INIT=16'h7077;
  LUT4 n16794_s1 (
    .F(n16794_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_114_4),
    .I1(n16678_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[18]) 
);
defparam n16794_s1.INIT=16'h7077;
  LUT4 n16795_s1 (
    .F(n16795_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_115_4),
    .I1(n16675_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[115]) 
);
defparam n16795_s1.INIT=16'h7077;
  LUT4 n16796_s1 (
    .F(n16796_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_115_4),
    .I1(n16676_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[83]) 
);
defparam n16796_s1.INIT=16'h7077;
  LUT4 n16797_s1 (
    .F(n16797_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_115_4),
    .I1(n16677_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[51]) 
);
defparam n16797_s1.INIT=16'h7077;
  LUT4 n16798_s1 (
    .F(n16798_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_115_4),
    .I1(n16678_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[19]) 
);
defparam n16798_s1.INIT=16'h7077;
  LUT4 n16799_s1 (
    .F(n16799_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_116_4),
    .I1(n16675_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[116]) 
);
defparam n16799_s1.INIT=16'h7077;
  LUT4 n16800_s1 (
    .F(n16800_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_116_4),
    .I1(n16676_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[84]) 
);
defparam n16800_s1.INIT=16'h7077;
  LUT4 n16801_s1 (
    .F(n16801_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_116_4),
    .I1(n16677_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[52]) 
);
defparam n16801_s1.INIT=16'h7077;
  LUT4 n16802_s1 (
    .F(n16802_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_116_4),
    .I1(n16678_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[20]) 
);
defparam n16802_s1.INIT=16'h7077;
  LUT4 n16803_s1 (
    .F(n16803_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_117_4),
    .I1(n16675_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[117]) 
);
defparam n16803_s1.INIT=16'h7077;
  LUT4 n16804_s1 (
    .F(n16804_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_117_4),
    .I1(n16676_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[85]) 
);
defparam n16804_s1.INIT=16'h7077;
  LUT4 n16805_s1 (
    .F(n16805_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_117_4),
    .I1(n16677_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[53]) 
);
defparam n16805_s1.INIT=16'h7077;
  LUT4 n16806_s1 (
    .F(n16806_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_117_4),
    .I1(n16678_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[21]) 
);
defparam n16806_s1.INIT=16'h7077;
  LUT4 n16807_s1 (
    .F(n16807_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_118_4),
    .I1(n16675_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[118]) 
);
defparam n16807_s1.INIT=16'h7077;
  LUT4 n16808_s1 (
    .F(n16808_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_118_4),
    .I1(n16676_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[86]) 
);
defparam n16808_s1.INIT=16'h7077;
  LUT4 n16809_s1 (
    .F(n16809_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_118_4),
    .I1(n16677_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[54]) 
);
defparam n16809_s1.INIT=16'h7077;
  LUT4 n16810_s1 (
    .F(n16810_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_118_4),
    .I1(n16678_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[22]) 
);
defparam n16810_s1.INIT=16'h7077;
  LUT4 n16811_s1 (
    .F(n16811_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_119_4),
    .I1(n16675_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[119]) 
);
defparam n16811_s1.INIT=16'h7077;
  LUT4 n16812_s1 (
    .F(n16812_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_119_4),
    .I1(n16676_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[87]) 
);
defparam n16812_s1.INIT=16'h7077;
  LUT4 n16813_s1 (
    .F(n16813_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_119_4),
    .I1(n16677_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[55]) 
);
defparam n16813_s1.INIT=16'h7077;
  LUT4 n16814_s1 (
    .F(n16814_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_119_4),
    .I1(n16678_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[23]) 
);
defparam n16814_s1.INIT=16'h7077;
  LUT4 n16835_s1 (
    .F(n16835_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_120_4),
    .I1(n16675_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[120]) 
);
defparam n16835_s1.INIT=16'h7077;
  LUT4 n16836_s1 (
    .F(n16836_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_120_4),
    .I1(n16676_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[88]) 
);
defparam n16836_s1.INIT=16'h7077;
  LUT4 n16837_s1 (
    .F(n16837_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_120_4),
    .I1(n16677_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[56]) 
);
defparam n16837_s1.INIT=16'h7077;
  LUT4 n16838_s1 (
    .F(n16838_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_120_4),
    .I1(n16678_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[24]) 
);
defparam n16838_s1.INIT=16'h7077;
  LUT4 n16839_s1 (
    .F(n16839_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_121_4),
    .I1(n16675_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[121]) 
);
defparam n16839_s1.INIT=16'h7077;
  LUT4 n16840_s1 (
    .F(n16840_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_121_4),
    .I1(n16676_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[89]) 
);
defparam n16840_s1.INIT=16'h7077;
  LUT4 n16841_s1 (
    .F(n16841_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_121_4),
    .I1(n16677_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[57]) 
);
defparam n16841_s1.INIT=16'h7077;
  LUT4 n16842_s1 (
    .F(n16842_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_121_4),
    .I1(n16678_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[25]) 
);
defparam n16842_s1.INIT=16'h7077;
  LUT4 n16843_s1 (
    .F(n16843_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_122_4),
    .I1(n16675_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[122]) 
);
defparam n16843_s1.INIT=16'h7077;
  LUT4 n16844_s1 (
    .F(n16844_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_122_4),
    .I1(n16676_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[90]) 
);
defparam n16844_s1.INIT=16'h7077;
  LUT4 n16845_s1 (
    .F(n16845_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_122_4),
    .I1(n16677_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[58]) 
);
defparam n16845_s1.INIT=16'h7077;
  LUT4 n16846_s1 (
    .F(n16846_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_122_4),
    .I1(n16678_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[26]) 
);
defparam n16846_s1.INIT=16'h7077;
  LUT4 n16847_s1 (
    .F(n16847_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_123_4),
    .I1(n16675_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[123]) 
);
defparam n16847_s1.INIT=16'h7077;
  LUT4 n16848_s1 (
    .F(n16848_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_123_4),
    .I1(n16676_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[91]) 
);
defparam n16848_s1.INIT=16'h7077;
  LUT4 n16849_s1 (
    .F(n16849_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_123_4),
    .I1(n16677_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[59]) 
);
defparam n16849_s1.INIT=16'h7077;
  LUT4 n16850_s1 (
    .F(n16850_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_123_4),
    .I1(n16678_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[27]) 
);
defparam n16850_s1.INIT=16'h7077;
  LUT4 n16851_s1 (
    .F(n16851_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_124_4),
    .I1(n16675_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[124]) 
);
defparam n16851_s1.INIT=16'h7077;
  LUT4 n16852_s1 (
    .F(n16852_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_124_4),
    .I1(n16676_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[92]) 
);
defparam n16852_s1.INIT=16'h7077;
  LUT4 n16853_s1 (
    .F(n16853_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_124_4),
    .I1(n16677_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[60]) 
);
defparam n16853_s1.INIT=16'h7077;
  LUT4 n16854_s1 (
    .F(n16854_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_124_4),
    .I1(n16678_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[28]) 
);
defparam n16854_s1.INIT=16'h7077;
  LUT4 n16855_s1 (
    .F(n16855_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_125_4),
    .I1(n16675_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[125]) 
);
defparam n16855_s1.INIT=16'h7077;
  LUT4 n16856_s1 (
    .F(n16856_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_125_4),
    .I1(n16676_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[93]) 
);
defparam n16856_s1.INIT=16'h7077;
  LUT4 n16857_s1 (
    .F(n16857_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_125_4),
    .I1(n16677_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[61]) 
);
defparam n16857_s1.INIT=16'h7077;
  LUT4 n16858_s1 (
    .F(n16858_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_125_4),
    .I1(n16678_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[29]) 
);
defparam n16858_s1.INIT=16'h7077;
  LUT4 n16859_s1 (
    .F(n16859_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_126_4),
    .I1(n16675_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[126]) 
);
defparam n16859_s1.INIT=16'h7077;
  LUT4 n16860_s1 (
    .F(n16860_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_126_4),
    .I1(n16676_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[94]) 
);
defparam n16860_s1.INIT=16'h7077;
  LUT4 n16861_s1 (
    .F(n16861_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_126_4),
    .I1(n16677_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[62]) 
);
defparam n16861_s1.INIT=16'h7077;
  LUT4 n16862_s1 (
    .F(n16862_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_126_4),
    .I1(n16678_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[30]) 
);
defparam n16862_s1.INIT=16'h7077;
  LUT4 n16863_s1 (
    .F(n16863_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_5),
    .I1(n16675_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[127]) 
);
defparam n16863_s1.INIT=16'h7077;
  LUT4 n16864_s1 (
    .F(n16864_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_5),
    .I1(n16676_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[95]) 
);
defparam n16864_s1.INIT=16'h7077;
  LUT4 n16865_s1 (
    .F(n16865_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_5),
    .I1(n16677_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[63]) 
);
defparam n16865_s1.INIT=16'h7077;
  LUT4 n16866_s1 (
    .F(n16866_4),
    .I0(main_basesoc_sdram_master_p1_wrdata_127_5),
    .I1(n16678_5),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(main_basesoc_sdram_phaseinjector0_wrdata_storage[31]) 
);
defparam n16866_s1.INIT=16'h7077;
  LUT4 n17155_s1 (
    .F(n17155_4),
    .I0(main_basesoc_sdram_phaseinjector1_command_storage[5]),
    .I1(main_basesoc_sdram_master_p1_cas_n_4),
    .I2(main_basesoc_sdram_phaseinjector0_command_storage[5]),
    .I3(main_basesoc_sdram_master_p0_cas_n_4) 
);
defparam n17155_s1.INIT=16'h0777;
  LUT4 n17156_s1 (
    .F(n17156_4),
    .I0(main_basesoc_sdram_phaseinjector1_command_storage[4]),
    .I1(main_basesoc_sdram_master_p1_cas_n_4),
    .I2(main_basesoc_sdram_phaseinjector0_command_storage[4]),
    .I3(main_basesoc_sdram_master_p0_cas_n_4) 
);
defparam n17156_s1.INIT=16'h0777;
  LUT4 n17452_s2 (
    .F(n17452_5),
    .I0(main_basesoc_sdram_sequencer_counter[3]),
    .I1(main_basesoc_sdram_sequencer_counter[4]),
    .I2(main_basesoc_sdram_sequencer_counter[5]),
    .I3(main_basesoc_sdram_sequencer_counter[6]) 
);
defparam n17452_s2.INIT=16'h0001;
  LUT4 n17471_s2 (
    .F(n17471_5),
    .I0(main_basesoc_sdram_sequencer_counter[4]),
    .I1(main_basesoc_sdram_sequencer_counter[3]),
    .I2(main_basesoc_sdram_sequencer_counter[5]),
    .I3(main_basesoc_sdram_sequencer_counter[6]) 
);
defparam n17471_s2.INIT=16'h4000;
  LUT3 n17579_s2 (
    .F(n17579_5),
    .I0(main_basesoc_sdram_zqcs_executer_counter[0]),
    .I1(main_basesoc_sdram_zqcs_executer_counter[1]),
    .I2(n17579_6) 
);
defparam n17579_s2.INIT=8'h40;
  LUT4 n19182_s1 (
    .F(n19182_4),
    .I0(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_we),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_17),
    .I2(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_13),
    .I3(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_6) 
);
defparam n19182_s1.INIT=16'h8000;
  LUT4 n19182_s2 (
    .F(n19182_5),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_we),
    .I2(n19182_10),
    .I3(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_7) 
);
defparam n19182_s2.INIT=16'h4000;
  LUT3 n19182_s3 (
    .F(n19182_6),
    .I0(n31054_4),
    .I1(n31026_4),
    .I2(n31033_4) 
);
defparam n19182_s3.INIT=8'h01;
  LUT4 n19182_s4 (
    .F(n19182_7),
    .I0(n31047_4),
    .I1(main_basesoc_sdram_bankmachine3_do_read_4),
    .I2(n31040_4),
    .I3(n31068_4) 
);
defparam n19182_s4.INIT=16'h0007;
  LUT3 n19205_s1 (
    .F(n19205_4),
    .I0(builder_multiplexer_state[0]),
    .I1(main_basesoc_sdram_choose_req_ce_4),
    .I2(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_17) 
);
defparam n19205_s1.INIT=8'h10;
  LUT4 n30867_s1 (
    .F(n30867_4),
    .I0(builder_interface1_adr[2]),
    .I1(builder_interface1_adr[3]),
    .I2(n16867_6),
    .I3(n30867_5) 
);
defparam n30867_s1.INIT=16'h1000;
  LUT2 n30936_s1 (
    .F(n30936_4),
    .I0(main_basesoc_sdram_zqcs_executer_counter_5_10),
    .I1(main_basesoc_sdram_zqcs_executer_counter_5_9) 
);
defparam n30936_s1.INIT=4'h8;
  LUT4 n31026_s1 (
    .F(n31026_4),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_we),
    .I2(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_7),
    .I3(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_12) 
);
defparam n31026_s1.INIT=16'h4000;
  LUT4 n31033_s1 (
    .F(n31033_4),
    .I0(main_basesoc_sdram_choose_req_grant[2]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_we),
    .I2(n31033_7),
    .I3(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_6) 
);
defparam n31033_s1.INIT=16'h4000;
  LUT3 n31040_s1 (
    .F(n31040_4),
    .I0(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_we),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_5),
    .I2(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_6) 
);
defparam n31040_s1.INIT=8'h80;
  LUT4 n31047_s1 (
    .F(n31047_4),
    .I0(n7082_3),
    .I1(n31047_5),
    .I2(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_we),
    .I3(n31047_6) 
);
defparam n31047_s1.INIT=16'h1000;
  LUT4 n31054_s1 (
    .F(n31054_4),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I1(main_basesoc_sdram_tccdcon_ready),
    .I2(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_we),
    .I3(n31054_7) 
);
defparam n31054_s1.INIT=16'h4000;
  LUT4 n31068_s1 (
    .F(n31068_4),
    .I0(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_5),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_5),
    .I2(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_we),
    .I3(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_6) 
);
defparam n31068_s1.INIT=16'h4000;
  LUT3 n31070_s1 (
    .F(n31070_4),
    .I0(main_basesoc_sdram_trrdcon_valid_4),
    .I1(n31070_7),
    .I2(builder_bankmachine6_next_state_1_26) 
);
defparam n31070_s1.INIT=8'h40;
  LUT4 n31084_s1 (
    .F(n31084_4),
    .I0(main_basesoc_sdram_choose_req_ce_4),
    .I1(main_basesoc_sdram_choose_req_ce_5),
    .I2(n31084_5),
    .I3(builder_array_muxed13_12) 
);
defparam n31084_s1.INIT=16'h1000;
  LUT4 main_gw5ddrphy_bitslip0_o_3_s5 (
    .F(main_gw5ddrphy_bitslip0_o_3_9),
    .I0(main_gw5ddrphy_bitslip0_r[4]),
    .I1(main_gw5ddrphy_bitslip0_r[3]),
    .I2(main_gw5ddrphy_bitslip0_value[1]),
    .I3(main_gw5ddrphy_bitslip0_value[0]) 
);
defparam main_gw5ddrphy_bitslip0_o_3_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip0_o_2_s5 (
    .F(main_gw5ddrphy_bitslip0_o_2_9),
    .I0(main_gw5ddrphy_bitslip0_r[3]),
    .I1(main_gw5ddrphy_bitslip0_r[2]),
    .I2(main_gw5ddrphy_bitslip0_value[1]),
    .I3(main_gw5ddrphy_bitslip0_value[0]) 
);
defparam main_gw5ddrphy_bitslip0_o_2_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip0_o_1_s5 (
    .F(main_gw5ddrphy_bitslip0_o_1_9),
    .I0(main_gw5ddrphy_bitslip0_r[3]),
    .I1(main_gw5ddrphy_bitslip0_r[1]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip0_value[1]) 
);
defparam main_gw5ddrphy_bitslip0_o_1_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip0_o_0_s5 (
    .F(main_gw5ddrphy_bitslip0_o_0_9),
    .I0(main_gw5ddrphy_bitslip0_r[2]),
    .I1(main_gw5ddrphy_bitslip0_r[0]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip0_value[1]) 
);
defparam main_gw5ddrphy_bitslip0_o_0_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip1_o_3_s5 (
    .F(main_gw5ddrphy_bitslip1_o_3_9),
    .I0(main_gw5ddrphy_bitslip1_r[4]),
    .I1(main_gw5ddrphy_bitslip1_r[3]),
    .I2(main_gw5ddrphy_bitslip0_value[1]),
    .I3(main_gw5ddrphy_bitslip0_value[0]) 
);
defparam main_gw5ddrphy_bitslip1_o_3_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip1_o_2_s5 (
    .F(main_gw5ddrphy_bitslip1_o_2_9),
    .I0(main_gw5ddrphy_bitslip1_r[4]),
    .I1(main_gw5ddrphy_bitslip1_r[2]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip0_value[1]) 
);
defparam main_gw5ddrphy_bitslip1_o_2_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip1_o_1_s5 (
    .F(main_gw5ddrphy_bitslip1_o_1_9),
    .I0(main_gw5ddrphy_bitslip1_r[3]),
    .I1(main_gw5ddrphy_bitslip1_r[1]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip0_value[1]) 
);
defparam main_gw5ddrphy_bitslip1_o_1_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip1_o_0_s5 (
    .F(main_gw5ddrphy_bitslip1_o_0_9),
    .I0(main_gw5ddrphy_bitslip1_r[2]),
    .I1(main_gw5ddrphy_bitslip1_r[0]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip0_value[1]) 
);
defparam main_gw5ddrphy_bitslip1_o_0_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip2_o_3_s5 (
    .F(main_gw5ddrphy_bitslip2_o_3_9),
    .I0(main_gw5ddrphy_bitslip2_r[4]),
    .I1(main_gw5ddrphy_bitslip2_r[3]),
    .I2(main_gw5ddrphy_bitslip0_value[1]),
    .I3(main_gw5ddrphy_bitslip0_value[0]) 
);
defparam main_gw5ddrphy_bitslip2_o_3_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip2_o_2_s5 (
    .F(main_gw5ddrphy_bitslip2_o_2_9),
    .I0(main_gw5ddrphy_bitslip2_r[4]),
    .I1(main_gw5ddrphy_bitslip2_r[2]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip0_value[1]) 
);
defparam main_gw5ddrphy_bitslip2_o_2_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip2_o_1_s5 (
    .F(main_gw5ddrphy_bitslip2_o_1_9),
    .I0(main_gw5ddrphy_bitslip2_r[3]),
    .I1(main_gw5ddrphy_bitslip2_r[1]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip0_value[1]) 
);
defparam main_gw5ddrphy_bitslip2_o_1_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip2_o_0_s5 (
    .F(main_gw5ddrphy_bitslip2_o_0_9),
    .I0(main_gw5ddrphy_bitslip2_r[2]),
    .I1(main_gw5ddrphy_bitslip2_r[0]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip0_value[1]) 
);
defparam main_gw5ddrphy_bitslip2_o_0_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip3_o_3_s5 (
    .F(main_gw5ddrphy_bitslip3_o_3_9),
    .I0(main_gw5ddrphy_bitslip3_r[4]),
    .I1(main_gw5ddrphy_bitslip3_r[3]),
    .I2(main_gw5ddrphy_bitslip0_value[1]),
    .I3(main_gw5ddrphy_bitslip0_value[0]) 
);
defparam main_gw5ddrphy_bitslip3_o_3_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip3_o_2_s5 (
    .F(main_gw5ddrphy_bitslip3_o_2_9),
    .I0(main_gw5ddrphy_bitslip3_r[4]),
    .I1(main_gw5ddrphy_bitslip3_r[2]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip0_value[1]) 
);
defparam main_gw5ddrphy_bitslip3_o_2_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip3_o_1_s5 (
    .F(main_gw5ddrphy_bitslip3_o_1_9),
    .I0(main_gw5ddrphy_bitslip3_r[3]),
    .I1(main_gw5ddrphy_bitslip3_r[1]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip0_value[1]) 
);
defparam main_gw5ddrphy_bitslip3_o_1_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip3_o_0_s5 (
    .F(main_gw5ddrphy_bitslip3_o_0_9),
    .I0(main_gw5ddrphy_bitslip3_r[2]),
    .I1(main_gw5ddrphy_bitslip3_r[0]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip0_value[1]) 
);
defparam main_gw5ddrphy_bitslip3_o_0_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip4_o_3_s5 (
    .F(main_gw5ddrphy_bitslip4_o_3_9),
    .I0(main_gw5ddrphy_bitslip4_r[4]),
    .I1(main_gw5ddrphy_bitslip4_r[3]),
    .I2(main_gw5ddrphy_bitslip0_value[1]),
    .I3(main_gw5ddrphy_bitslip0_value[0]) 
);
defparam main_gw5ddrphy_bitslip4_o_3_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip4_o_2_s5 (
    .F(main_gw5ddrphy_bitslip4_o_2_9),
    .I0(main_gw5ddrphy_bitslip4_r[4]),
    .I1(main_gw5ddrphy_bitslip4_r[2]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip0_value[1]) 
);
defparam main_gw5ddrphy_bitslip4_o_2_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip4_o_1_s5 (
    .F(main_gw5ddrphy_bitslip4_o_1_9),
    .I0(main_gw5ddrphy_bitslip4_r[3]),
    .I1(main_gw5ddrphy_bitslip4_r[1]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip0_value[1]) 
);
defparam main_gw5ddrphy_bitslip4_o_1_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip4_o_0_s5 (
    .F(main_gw5ddrphy_bitslip4_o_0_9),
    .I0(main_gw5ddrphy_bitslip4_r[2]),
    .I1(main_gw5ddrphy_bitslip4_r[0]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip0_value[1]) 
);
defparam main_gw5ddrphy_bitslip4_o_0_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip5_o_3_s5 (
    .F(main_gw5ddrphy_bitslip5_o_3_9),
    .I0(main_gw5ddrphy_bitslip5_r[4]),
    .I1(main_gw5ddrphy_bitslip5_r[3]),
    .I2(main_gw5ddrphy_bitslip0_value[1]),
    .I3(main_gw5ddrphy_bitslip0_value[0]) 
);
defparam main_gw5ddrphy_bitslip5_o_3_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip5_o_2_s5 (
    .F(main_gw5ddrphy_bitslip5_o_2_9),
    .I0(main_gw5ddrphy_bitslip5_r[4]),
    .I1(main_gw5ddrphy_bitslip5_r[2]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip0_value[1]) 
);
defparam main_gw5ddrphy_bitslip5_o_2_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip5_o_1_s5 (
    .F(main_gw5ddrphy_bitslip5_o_1_9),
    .I0(main_gw5ddrphy_bitslip5_r[3]),
    .I1(main_gw5ddrphy_bitslip5_r[1]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip0_value[1]) 
);
defparam main_gw5ddrphy_bitslip5_o_1_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip5_o_0_s5 (
    .F(main_gw5ddrphy_bitslip5_o_0_9),
    .I0(main_gw5ddrphy_bitslip5_r[2]),
    .I1(main_gw5ddrphy_bitslip5_r[0]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip0_value[1]) 
);
defparam main_gw5ddrphy_bitslip5_o_0_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip6_o_3_s5 (
    .F(main_gw5ddrphy_bitslip6_o_3_9),
    .I0(main_gw5ddrphy_bitslip6_r[4]),
    .I1(main_gw5ddrphy_bitslip6_r[3]),
    .I2(main_gw5ddrphy_bitslip0_value[1]),
    .I3(main_gw5ddrphy_bitslip0_value[0]) 
);
defparam main_gw5ddrphy_bitslip6_o_3_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip6_o_2_s5 (
    .F(main_gw5ddrphy_bitslip6_o_2_9),
    .I0(main_gw5ddrphy_bitslip6_r[4]),
    .I1(main_gw5ddrphy_bitslip6_r[2]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip0_value[1]) 
);
defparam main_gw5ddrphy_bitslip6_o_2_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip6_o_1_s5 (
    .F(main_gw5ddrphy_bitslip6_o_1_9),
    .I0(main_gw5ddrphy_bitslip6_r[3]),
    .I1(main_gw5ddrphy_bitslip6_r[1]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip0_value[1]) 
);
defparam main_gw5ddrphy_bitslip6_o_1_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip6_o_0_s5 (
    .F(main_gw5ddrphy_bitslip6_o_0_9),
    .I0(main_gw5ddrphy_bitslip6_r[2]),
    .I1(main_gw5ddrphy_bitslip6_r[0]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip0_value[1]) 
);
defparam main_gw5ddrphy_bitslip6_o_0_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip7_o_3_s5 (
    .F(main_gw5ddrphy_bitslip7_o_3_9),
    .I0(main_gw5ddrphy_bitslip7_r[4]),
    .I1(main_gw5ddrphy_bitslip7_r[3]),
    .I2(main_gw5ddrphy_bitslip0_value[1]),
    .I3(main_gw5ddrphy_bitslip0_value[0]) 
);
defparam main_gw5ddrphy_bitslip7_o_3_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip7_o_2_s5 (
    .F(main_gw5ddrphy_bitslip7_o_2_9),
    .I0(main_gw5ddrphy_bitslip7_r[4]),
    .I1(main_gw5ddrphy_bitslip7_r[2]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip0_value[1]) 
);
defparam main_gw5ddrphy_bitslip7_o_2_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip7_o_1_s5 (
    .F(main_gw5ddrphy_bitslip7_o_1_9),
    .I0(main_gw5ddrphy_bitslip7_r[3]),
    .I1(main_gw5ddrphy_bitslip7_r[1]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip0_value[1]) 
);
defparam main_gw5ddrphy_bitslip7_o_1_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip7_o_0_s5 (
    .F(main_gw5ddrphy_bitslip7_o_0_9),
    .I0(main_gw5ddrphy_bitslip7_r[2]),
    .I1(main_gw5ddrphy_bitslip7_r[0]),
    .I2(main_gw5ddrphy_bitslip0_value[0]),
    .I3(main_gw5ddrphy_bitslip0_value[1]) 
);
defparam main_gw5ddrphy_bitslip7_o_0_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip8_o_3_s5 (
    .F(main_gw5ddrphy_bitslip8_o_3_9),
    .I0(main_gw5ddrphy_bitslip8_r[4]),
    .I1(main_gw5ddrphy_bitslip8_r[3]),
    .I2(main_gw5ddrphy_bitslip8_value[1]),
    .I3(main_gw5ddrphy_bitslip8_value[0]) 
);
defparam main_gw5ddrphy_bitslip8_o_3_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip8_o_2_s5 (
    .F(main_gw5ddrphy_bitslip8_o_2_9),
    .I0(main_gw5ddrphy_bitslip8_r[3]),
    .I1(main_gw5ddrphy_bitslip8_r[2]),
    .I2(main_gw5ddrphy_bitslip8_value[1]),
    .I3(main_gw5ddrphy_bitslip8_value[0]) 
);
defparam main_gw5ddrphy_bitslip8_o_2_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip8_o_1_s5 (
    .F(main_gw5ddrphy_bitslip8_o_1_9),
    .I0(main_gw5ddrphy_bitslip8_r[3]),
    .I1(main_gw5ddrphy_bitslip8_r[1]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip8_value[1]) 
);
defparam main_gw5ddrphy_bitslip8_o_1_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip8_o_0_s5 (
    .F(main_gw5ddrphy_bitslip8_o_0_9),
    .I0(main_gw5ddrphy_bitslip8_r[2]),
    .I1(main_gw5ddrphy_bitslip8_r[0]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip8_value[1]) 
);
defparam main_gw5ddrphy_bitslip8_o_0_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip9_o_3_s5 (
    .F(main_gw5ddrphy_bitslip9_o_3_9),
    .I0(main_gw5ddrphy_bitslip9_r[4]),
    .I1(main_gw5ddrphy_bitslip9_r[3]),
    .I2(main_gw5ddrphy_bitslip8_value[1]),
    .I3(main_gw5ddrphy_bitslip8_value[0]) 
);
defparam main_gw5ddrphy_bitslip9_o_3_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip9_o_2_s5 (
    .F(main_gw5ddrphy_bitslip9_o_2_9),
    .I0(main_gw5ddrphy_bitslip9_r[4]),
    .I1(main_gw5ddrphy_bitslip9_r[2]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip8_value[1]) 
);
defparam main_gw5ddrphy_bitslip9_o_2_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip9_o_1_s5 (
    .F(main_gw5ddrphy_bitslip9_o_1_9),
    .I0(main_gw5ddrphy_bitslip9_r[3]),
    .I1(main_gw5ddrphy_bitslip9_r[1]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip8_value[1]) 
);
defparam main_gw5ddrphy_bitslip9_o_1_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip9_o_0_s5 (
    .F(main_gw5ddrphy_bitslip9_o_0_9),
    .I0(main_gw5ddrphy_bitslip9_r[2]),
    .I1(main_gw5ddrphy_bitslip9_r[0]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip8_value[1]) 
);
defparam main_gw5ddrphy_bitslip9_o_0_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip10_o_3_s5 (
    .F(main_gw5ddrphy_bitslip10_o_3_9),
    .I0(main_gw5ddrphy_bitslip10_r[4]),
    .I1(main_gw5ddrphy_bitslip10_r[3]),
    .I2(main_gw5ddrphy_bitslip8_value[1]),
    .I3(main_gw5ddrphy_bitslip8_value[0]) 
);
defparam main_gw5ddrphy_bitslip10_o_3_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip10_o_2_s5 (
    .F(main_gw5ddrphy_bitslip10_o_2_9),
    .I0(main_gw5ddrphy_bitslip10_r[4]),
    .I1(main_gw5ddrphy_bitslip10_r[2]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip8_value[1]) 
);
defparam main_gw5ddrphy_bitslip10_o_2_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip10_o_1_s5 (
    .F(main_gw5ddrphy_bitslip10_o_1_9),
    .I0(main_gw5ddrphy_bitslip10_r[3]),
    .I1(main_gw5ddrphy_bitslip10_r[1]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip8_value[1]) 
);
defparam main_gw5ddrphy_bitslip10_o_1_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip10_o_0_s5 (
    .F(main_gw5ddrphy_bitslip10_o_0_9),
    .I0(main_gw5ddrphy_bitslip10_r[2]),
    .I1(main_gw5ddrphy_bitslip10_r[0]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip8_value[1]) 
);
defparam main_gw5ddrphy_bitslip10_o_0_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip11_o_3_s5 (
    .F(main_gw5ddrphy_bitslip11_o_3_9),
    .I0(main_gw5ddrphy_bitslip11_r[4]),
    .I1(main_gw5ddrphy_bitslip11_r[3]),
    .I2(main_gw5ddrphy_bitslip8_value[1]),
    .I3(main_gw5ddrphy_bitslip8_value[0]) 
);
defparam main_gw5ddrphy_bitslip11_o_3_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip11_o_2_s5 (
    .F(main_gw5ddrphy_bitslip11_o_2_9),
    .I0(main_gw5ddrphy_bitslip11_r[4]),
    .I1(main_gw5ddrphy_bitslip11_r[2]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip8_value[1]) 
);
defparam main_gw5ddrphy_bitslip11_o_2_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip11_o_1_s5 (
    .F(main_gw5ddrphy_bitslip11_o_1_9),
    .I0(main_gw5ddrphy_bitslip11_r[3]),
    .I1(main_gw5ddrphy_bitslip11_r[1]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip8_value[1]) 
);
defparam main_gw5ddrphy_bitslip11_o_1_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip11_o_0_s5 (
    .F(main_gw5ddrphy_bitslip11_o_0_9),
    .I0(main_gw5ddrphy_bitslip11_r[2]),
    .I1(main_gw5ddrphy_bitslip11_r[0]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip8_value[1]) 
);
defparam main_gw5ddrphy_bitslip11_o_0_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip12_o_3_s5 (
    .F(main_gw5ddrphy_bitslip12_o_3_9),
    .I0(main_gw5ddrphy_bitslip12_r[4]),
    .I1(main_gw5ddrphy_bitslip12_r[3]),
    .I2(main_gw5ddrphy_bitslip8_value[1]),
    .I3(main_gw5ddrphy_bitslip8_value[0]) 
);
defparam main_gw5ddrphy_bitslip12_o_3_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip12_o_2_s5 (
    .F(main_gw5ddrphy_bitslip12_o_2_9),
    .I0(main_gw5ddrphy_bitslip12_r[4]),
    .I1(main_gw5ddrphy_bitslip12_r[2]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip8_value[1]) 
);
defparam main_gw5ddrphy_bitslip12_o_2_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip12_o_1_s5 (
    .F(main_gw5ddrphy_bitslip12_o_1_9),
    .I0(main_gw5ddrphy_bitslip12_r[3]),
    .I1(main_gw5ddrphy_bitslip12_r[1]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip8_value[1]) 
);
defparam main_gw5ddrphy_bitslip12_o_1_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip12_o_0_s5 (
    .F(main_gw5ddrphy_bitslip12_o_0_9),
    .I0(main_gw5ddrphy_bitslip12_r[2]),
    .I1(main_gw5ddrphy_bitslip12_r[0]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip8_value[1]) 
);
defparam main_gw5ddrphy_bitslip12_o_0_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip13_o_3_s5 (
    .F(main_gw5ddrphy_bitslip13_o_3_9),
    .I0(main_gw5ddrphy_bitslip13_r[4]),
    .I1(main_gw5ddrphy_bitslip13_r[3]),
    .I2(main_gw5ddrphy_bitslip8_value[1]),
    .I3(main_gw5ddrphy_bitslip8_value[0]) 
);
defparam main_gw5ddrphy_bitslip13_o_3_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip13_o_2_s5 (
    .F(main_gw5ddrphy_bitslip13_o_2_9),
    .I0(main_gw5ddrphy_bitslip13_r[4]),
    .I1(main_gw5ddrphy_bitslip13_r[2]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip8_value[1]) 
);
defparam main_gw5ddrphy_bitslip13_o_2_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip13_o_1_s5 (
    .F(main_gw5ddrphy_bitslip13_o_1_9),
    .I0(main_gw5ddrphy_bitslip13_r[3]),
    .I1(main_gw5ddrphy_bitslip13_r[1]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip8_value[1]) 
);
defparam main_gw5ddrphy_bitslip13_o_1_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip13_o_0_s5 (
    .F(main_gw5ddrphy_bitslip13_o_0_9),
    .I0(main_gw5ddrphy_bitslip13_r[2]),
    .I1(main_gw5ddrphy_bitslip13_r[0]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip8_value[1]) 
);
defparam main_gw5ddrphy_bitslip13_o_0_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip14_o_3_s5 (
    .F(main_gw5ddrphy_bitslip14_o_3_9),
    .I0(main_gw5ddrphy_bitslip14_r[4]),
    .I1(main_gw5ddrphy_bitslip14_r[3]),
    .I2(main_gw5ddrphy_bitslip8_value[1]),
    .I3(main_gw5ddrphy_bitslip8_value[0]) 
);
defparam main_gw5ddrphy_bitslip14_o_3_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip14_o_2_s5 (
    .F(main_gw5ddrphy_bitslip14_o_2_9),
    .I0(main_gw5ddrphy_bitslip14_r[4]),
    .I1(main_gw5ddrphy_bitslip14_r[2]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip8_value[1]) 
);
defparam main_gw5ddrphy_bitslip14_o_2_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip14_o_1_s5 (
    .F(main_gw5ddrphy_bitslip14_o_1_9),
    .I0(main_gw5ddrphy_bitslip14_r[3]),
    .I1(main_gw5ddrphy_bitslip14_r[1]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip8_value[1]) 
);
defparam main_gw5ddrphy_bitslip14_o_1_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip14_o_0_s5 (
    .F(main_gw5ddrphy_bitslip14_o_0_9),
    .I0(main_gw5ddrphy_bitslip14_r[2]),
    .I1(main_gw5ddrphy_bitslip14_r[0]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip8_value[1]) 
);
defparam main_gw5ddrphy_bitslip14_o_0_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip15_o_3_s5 (
    .F(main_gw5ddrphy_bitslip15_o_3_9),
    .I0(main_gw5ddrphy_bitslip15_r[4]),
    .I1(main_gw5ddrphy_bitslip15_r[3]),
    .I2(main_gw5ddrphy_bitslip8_value[1]),
    .I3(main_gw5ddrphy_bitslip8_value[0]) 
);
defparam main_gw5ddrphy_bitslip15_o_3_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip15_o_2_s5 (
    .F(main_gw5ddrphy_bitslip15_o_2_9),
    .I0(main_gw5ddrphy_bitslip15_r[4]),
    .I1(main_gw5ddrphy_bitslip15_r[2]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip8_value[1]) 
);
defparam main_gw5ddrphy_bitslip15_o_2_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip15_o_1_s5 (
    .F(main_gw5ddrphy_bitslip15_o_1_9),
    .I0(main_gw5ddrphy_bitslip15_r[3]),
    .I1(main_gw5ddrphy_bitslip15_r[1]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip8_value[1]) 
);
defparam main_gw5ddrphy_bitslip15_o_1_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip15_o_0_s5 (
    .F(main_gw5ddrphy_bitslip15_o_0_9),
    .I0(main_gw5ddrphy_bitslip15_r[2]),
    .I1(main_gw5ddrphy_bitslip15_r[0]),
    .I2(main_gw5ddrphy_bitslip8_value[0]),
    .I3(main_gw5ddrphy_bitslip8_value[1]) 
);
defparam main_gw5ddrphy_bitslip15_o_0_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip16_o_3_s5 (
    .F(main_gw5ddrphy_bitslip16_o_3_9),
    .I0(main_gw5ddrphy_bitslip16_r[4]),
    .I1(main_gw5ddrphy_bitslip16_r[3]),
    .I2(main_gw5ddrphy_bitslip16_value[1]),
    .I3(main_gw5ddrphy_bitslip16_value[0]) 
);
defparam main_gw5ddrphy_bitslip16_o_3_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip16_o_2_s5 (
    .F(main_gw5ddrphy_bitslip16_o_2_9),
    .I0(main_gw5ddrphy_bitslip16_r[3]),
    .I1(main_gw5ddrphy_bitslip16_r[2]),
    .I2(main_gw5ddrphy_bitslip16_value[1]),
    .I3(main_gw5ddrphy_bitslip16_value[0]) 
);
defparam main_gw5ddrphy_bitslip16_o_2_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip16_o_1_s5 (
    .F(main_gw5ddrphy_bitslip16_o_1_9),
    .I0(main_gw5ddrphy_bitslip16_r[3]),
    .I1(main_gw5ddrphy_bitslip16_r[1]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip16_value[1]) 
);
defparam main_gw5ddrphy_bitslip16_o_1_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip16_o_0_s5 (
    .F(main_gw5ddrphy_bitslip16_o_0_9),
    .I0(main_gw5ddrphy_bitslip16_r[2]),
    .I1(main_gw5ddrphy_bitslip16_r[0]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip16_value[1]) 
);
defparam main_gw5ddrphy_bitslip16_o_0_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip17_o_3_s5 (
    .F(main_gw5ddrphy_bitslip17_o_3_9),
    .I0(main_gw5ddrphy_bitslip17_r[4]),
    .I1(main_gw5ddrphy_bitslip17_r[3]),
    .I2(main_gw5ddrphy_bitslip16_value[1]),
    .I3(main_gw5ddrphy_bitslip16_value[0]) 
);
defparam main_gw5ddrphy_bitslip17_o_3_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip17_o_2_s5 (
    .F(main_gw5ddrphy_bitslip17_o_2_9),
    .I0(main_gw5ddrphy_bitslip17_r[4]),
    .I1(main_gw5ddrphy_bitslip17_r[2]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip16_value[1]) 
);
defparam main_gw5ddrphy_bitslip17_o_2_s5.INIT=16'hF503;
  LUT4 main_gw5ddrphy_bitslip17_o_1_s5 (
    .F(main_gw5ddrphy_bitslip17_o_1_9),
    .I0(main_gw5ddrphy_bitslip17_r[3]),
    .I1(main_gw5ddrphy_bitslip17_r[1]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip16_value[1]) 
);
defparam main_gw5ddrphy_bitslip17_o_1_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip17_o_0_s5 (
    .F(main_gw5ddrphy_bitslip17_o_0_9),
    .I0(main_gw5ddrphy_bitslip17_r[2]),
    .I1(main_gw5ddrphy_bitslip17_r[0]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip16_value[1]) 
);
defparam main_gw5ddrphy_bitslip17_o_0_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip18_o_3_s5 (
    .F(main_gw5ddrphy_bitslip18_o_3_9),
    .I0(main_gw5ddrphy_bitslip18_r[4]),
    .I1(main_gw5ddrphy_bitslip18_r[3]),
    .I2(main_gw5ddrphy_bitslip16_value[1]),
    .I3(main_gw5ddrphy_bitslip16_value[0]) 
);
defparam main_gw5ddrphy_bitslip18_o_3_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip18_o_2_s5 (
    .F(main_gw5ddrphy_bitslip18_o_2_9),
    .I0(main_gw5ddrphy_bitslip18_r[4]),
    .I1(main_gw5ddrphy_bitslip18_r[2]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip16_value[1]) 
);
defparam main_gw5ddrphy_bitslip18_o_2_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip18_o_1_s5 (
    .F(main_gw5ddrphy_bitslip18_o_1_9),
    .I0(main_gw5ddrphy_bitslip18_r[3]),
    .I1(main_gw5ddrphy_bitslip18_r[1]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip16_value[1]) 
);
defparam main_gw5ddrphy_bitslip18_o_1_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip18_o_0_s5 (
    .F(main_gw5ddrphy_bitslip18_o_0_9),
    .I0(main_gw5ddrphy_bitslip18_r[2]),
    .I1(main_gw5ddrphy_bitslip18_r[0]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip16_value[1]) 
);
defparam main_gw5ddrphy_bitslip18_o_0_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip19_o_3_s5 (
    .F(main_gw5ddrphy_bitslip19_o_3_9),
    .I0(main_gw5ddrphy_bitslip19_r[4]),
    .I1(main_gw5ddrphy_bitslip19_r[3]),
    .I2(main_gw5ddrphy_bitslip16_value[1]),
    .I3(main_gw5ddrphy_bitslip16_value[0]) 
);
defparam main_gw5ddrphy_bitslip19_o_3_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip19_o_2_s5 (
    .F(main_gw5ddrphy_bitslip19_o_2_9),
    .I0(main_gw5ddrphy_bitslip19_r[4]),
    .I1(main_gw5ddrphy_bitslip19_r[2]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip16_value[1]) 
);
defparam main_gw5ddrphy_bitslip19_o_2_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip19_o_1_s5 (
    .F(main_gw5ddrphy_bitslip19_o_1_9),
    .I0(main_gw5ddrphy_bitslip19_r[3]),
    .I1(main_gw5ddrphy_bitslip19_r[1]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip16_value[1]) 
);
defparam main_gw5ddrphy_bitslip19_o_1_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip19_o_0_s5 (
    .F(main_gw5ddrphy_bitslip19_o_0_9),
    .I0(main_gw5ddrphy_bitslip19_r[2]),
    .I1(main_gw5ddrphy_bitslip19_r[0]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip16_value[1]) 
);
defparam main_gw5ddrphy_bitslip19_o_0_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip20_o_3_s5 (
    .F(main_gw5ddrphy_bitslip20_o_3_9),
    .I0(main_gw5ddrphy_bitslip20_r[4]),
    .I1(main_gw5ddrphy_bitslip20_r[3]),
    .I2(main_gw5ddrphy_bitslip16_value[1]),
    .I3(main_gw5ddrphy_bitslip16_value[0]) 
);
defparam main_gw5ddrphy_bitslip20_o_3_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip20_o_2_s5 (
    .F(main_gw5ddrphy_bitslip20_o_2_9),
    .I0(main_gw5ddrphy_bitslip20_r[4]),
    .I1(main_gw5ddrphy_bitslip20_r[2]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip16_value[1]) 
);
defparam main_gw5ddrphy_bitslip20_o_2_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip20_o_1_s5 (
    .F(main_gw5ddrphy_bitslip20_o_1_9),
    .I0(main_gw5ddrphy_bitslip20_r[3]),
    .I1(main_gw5ddrphy_bitslip20_r[1]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip16_value[1]) 
);
defparam main_gw5ddrphy_bitslip20_o_1_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip20_o_0_s5 (
    .F(main_gw5ddrphy_bitslip20_o_0_9),
    .I0(main_gw5ddrphy_bitslip20_r[2]),
    .I1(main_gw5ddrphy_bitslip20_r[0]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip16_value[1]) 
);
defparam main_gw5ddrphy_bitslip20_o_0_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip21_o_3_s5 (
    .F(main_gw5ddrphy_bitslip21_o_3_9),
    .I0(main_gw5ddrphy_bitslip21_r[4]),
    .I1(main_gw5ddrphy_bitslip21_r[3]),
    .I2(main_gw5ddrphy_bitslip16_value[1]),
    .I3(main_gw5ddrphy_bitslip16_value[0]) 
);
defparam main_gw5ddrphy_bitslip21_o_3_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip21_o_2_s5 (
    .F(main_gw5ddrphy_bitslip21_o_2_9),
    .I0(main_gw5ddrphy_bitslip21_r[4]),
    .I1(main_gw5ddrphy_bitslip21_r[2]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip16_value[1]) 
);
defparam main_gw5ddrphy_bitslip21_o_2_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip21_o_1_s5 (
    .F(main_gw5ddrphy_bitslip21_o_1_9),
    .I0(main_gw5ddrphy_bitslip21_r[3]),
    .I1(main_gw5ddrphy_bitslip21_r[1]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip16_value[1]) 
);
defparam main_gw5ddrphy_bitslip21_o_1_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip21_o_0_s5 (
    .F(main_gw5ddrphy_bitslip21_o_0_9),
    .I0(main_gw5ddrphy_bitslip21_r[2]),
    .I1(main_gw5ddrphy_bitslip21_r[0]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip16_value[1]) 
);
defparam main_gw5ddrphy_bitslip21_o_0_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip22_o_3_s5 (
    .F(main_gw5ddrphy_bitslip22_o_3_9),
    .I0(main_gw5ddrphy_bitslip22_r[4]),
    .I1(main_gw5ddrphy_bitslip22_r[3]),
    .I2(main_gw5ddrphy_bitslip16_value[1]),
    .I3(main_gw5ddrphy_bitslip16_value[0]) 
);
defparam main_gw5ddrphy_bitslip22_o_3_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip22_o_2_s5 (
    .F(main_gw5ddrphy_bitslip22_o_2_9),
    .I0(main_gw5ddrphy_bitslip22_r[4]),
    .I1(main_gw5ddrphy_bitslip22_r[2]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip16_value[1]) 
);
defparam main_gw5ddrphy_bitslip22_o_2_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip22_o_1_s5 (
    .F(main_gw5ddrphy_bitslip22_o_1_9),
    .I0(main_gw5ddrphy_bitslip22_r[3]),
    .I1(main_gw5ddrphy_bitslip22_r[1]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip16_value[1]) 
);
defparam main_gw5ddrphy_bitslip22_o_1_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip22_o_0_s5 (
    .F(main_gw5ddrphy_bitslip22_o_0_9),
    .I0(main_gw5ddrphy_bitslip22_r[2]),
    .I1(main_gw5ddrphy_bitslip22_r[0]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip16_value[1]) 
);
defparam main_gw5ddrphy_bitslip22_o_0_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip23_o_3_s5 (
    .F(main_gw5ddrphy_bitslip23_o_3_9),
    .I0(main_gw5ddrphy_bitslip23_r[4]),
    .I1(main_gw5ddrphy_bitslip23_r[3]),
    .I2(main_gw5ddrphy_bitslip16_value[1]),
    .I3(main_gw5ddrphy_bitslip16_value[0]) 
);
defparam main_gw5ddrphy_bitslip23_o_3_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip23_o_2_s5 (
    .F(main_gw5ddrphy_bitslip23_o_2_9),
    .I0(main_gw5ddrphy_bitslip23_r[4]),
    .I1(main_gw5ddrphy_bitslip23_r[2]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip16_value[1]) 
);
defparam main_gw5ddrphy_bitslip23_o_2_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip23_o_1_s5 (
    .F(main_gw5ddrphy_bitslip23_o_1_9),
    .I0(main_gw5ddrphy_bitslip23_r[3]),
    .I1(main_gw5ddrphy_bitslip23_r[1]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip16_value[1]) 
);
defparam main_gw5ddrphy_bitslip23_o_1_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip23_o_0_s5 (
    .F(main_gw5ddrphy_bitslip23_o_0_9),
    .I0(main_gw5ddrphy_bitslip23_r[2]),
    .I1(main_gw5ddrphy_bitslip23_r[0]),
    .I2(main_gw5ddrphy_bitslip16_value[0]),
    .I3(main_gw5ddrphy_bitslip16_value[1]) 
);
defparam main_gw5ddrphy_bitslip23_o_0_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip24_o_3_s5 (
    .F(main_gw5ddrphy_bitslip24_o_3_9),
    .I0(main_gw5ddrphy_bitslip24_r[4]),
    .I1(main_gw5ddrphy_bitslip24_r[3]),
    .I2(main_gw5ddrphy_bitslip24_value[1]),
    .I3(main_gw5ddrphy_bitslip24_value[0]) 
);
defparam main_gw5ddrphy_bitslip24_o_3_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip24_o_2_s5 (
    .F(main_gw5ddrphy_bitslip24_o_2_9),
    .I0(main_gw5ddrphy_bitslip24_r[3]),
    .I1(main_gw5ddrphy_bitslip24_r[2]),
    .I2(main_gw5ddrphy_bitslip24_value[1]),
    .I3(main_gw5ddrphy_bitslip24_value[0]) 
);
defparam main_gw5ddrphy_bitslip24_o_2_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip24_o_1_s5 (
    .F(main_gw5ddrphy_bitslip24_o_1_9),
    .I0(main_gw5ddrphy_bitslip24_r[3]),
    .I1(main_gw5ddrphy_bitslip24_r[1]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip24_value[1]) 
);
defparam main_gw5ddrphy_bitslip24_o_1_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip24_o_0_s5 (
    .F(main_gw5ddrphy_bitslip24_o_0_9),
    .I0(main_gw5ddrphy_bitslip24_r[2]),
    .I1(main_gw5ddrphy_bitslip24_r[0]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip24_value[1]) 
);
defparam main_gw5ddrphy_bitslip24_o_0_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip25_o_3_s5 (
    .F(main_gw5ddrphy_bitslip25_o_3_9),
    .I0(main_gw5ddrphy_bitslip25_r[4]),
    .I1(main_gw5ddrphy_bitslip25_r[3]),
    .I2(main_gw5ddrphy_bitslip24_value[1]),
    .I3(main_gw5ddrphy_bitslip24_value[0]) 
);
defparam main_gw5ddrphy_bitslip25_o_3_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip25_o_2_s5 (
    .F(main_gw5ddrphy_bitslip25_o_2_9),
    .I0(main_gw5ddrphy_bitslip25_r[4]),
    .I1(main_gw5ddrphy_bitslip25_r[2]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip24_value[1]) 
);
defparam main_gw5ddrphy_bitslip25_o_2_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip25_o_1_s5 (
    .F(main_gw5ddrphy_bitslip25_o_1_9),
    .I0(main_gw5ddrphy_bitslip25_r[3]),
    .I1(main_gw5ddrphy_bitslip25_r[1]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip24_value[1]) 
);
defparam main_gw5ddrphy_bitslip25_o_1_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip25_o_0_s5 (
    .F(main_gw5ddrphy_bitslip25_o_0_9),
    .I0(main_gw5ddrphy_bitslip25_r[2]),
    .I1(main_gw5ddrphy_bitslip25_r[0]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip24_value[1]) 
);
defparam main_gw5ddrphy_bitslip25_o_0_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip26_o_3_s5 (
    .F(main_gw5ddrphy_bitslip26_o_3_9),
    .I0(main_gw5ddrphy_bitslip26_r[4]),
    .I1(main_gw5ddrphy_bitslip26_r[3]),
    .I2(main_gw5ddrphy_bitslip24_value[1]),
    .I3(main_gw5ddrphy_bitslip24_value[0]) 
);
defparam main_gw5ddrphy_bitslip26_o_3_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip26_o_2_s5 (
    .F(main_gw5ddrphy_bitslip26_o_2_9),
    .I0(main_gw5ddrphy_bitslip26_r[4]),
    .I1(main_gw5ddrphy_bitslip26_r[2]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip24_value[1]) 
);
defparam main_gw5ddrphy_bitslip26_o_2_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip26_o_1_s5 (
    .F(main_gw5ddrphy_bitslip26_o_1_9),
    .I0(main_gw5ddrphy_bitslip26_r[3]),
    .I1(main_gw5ddrphy_bitslip26_r[1]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip24_value[1]) 
);
defparam main_gw5ddrphy_bitslip26_o_1_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip26_o_0_s5 (
    .F(main_gw5ddrphy_bitslip26_o_0_9),
    .I0(main_gw5ddrphy_bitslip26_r[2]),
    .I1(main_gw5ddrphy_bitslip26_r[0]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip24_value[1]) 
);
defparam main_gw5ddrphy_bitslip26_o_0_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip27_o_3_s5 (
    .F(main_gw5ddrphy_bitslip27_o_3_9),
    .I0(main_gw5ddrphy_bitslip27_r[4]),
    .I1(main_gw5ddrphy_bitslip27_r[3]),
    .I2(main_gw5ddrphy_bitslip24_value[1]),
    .I3(main_gw5ddrphy_bitslip24_value[0]) 
);
defparam main_gw5ddrphy_bitslip27_o_3_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip27_o_2_s5 (
    .F(main_gw5ddrphy_bitslip27_o_2_9),
    .I0(main_gw5ddrphy_bitslip27_r[4]),
    .I1(main_gw5ddrphy_bitslip27_r[2]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip24_value[1]) 
);
defparam main_gw5ddrphy_bitslip27_o_2_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip27_o_1_s5 (
    .F(main_gw5ddrphy_bitslip27_o_1_9),
    .I0(main_gw5ddrphy_bitslip27_r[3]),
    .I1(main_gw5ddrphy_bitslip27_r[1]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip24_value[1]) 
);
defparam main_gw5ddrphy_bitslip27_o_1_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip27_o_0_s5 (
    .F(main_gw5ddrphy_bitslip27_o_0_9),
    .I0(main_gw5ddrphy_bitslip27_r[2]),
    .I1(main_gw5ddrphy_bitslip27_r[0]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip24_value[1]) 
);
defparam main_gw5ddrphy_bitslip27_o_0_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip28_o_3_s5 (
    .F(main_gw5ddrphy_bitslip28_o_3_9),
    .I0(main_gw5ddrphy_bitslip28_r[4]),
    .I1(main_gw5ddrphy_bitslip28_r[3]),
    .I2(main_gw5ddrphy_bitslip24_value[1]),
    .I3(main_gw5ddrphy_bitslip24_value[0]) 
);
defparam main_gw5ddrphy_bitslip28_o_3_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip28_o_2_s5 (
    .F(main_gw5ddrphy_bitslip28_o_2_9),
    .I0(main_gw5ddrphy_bitslip28_r[4]),
    .I1(main_gw5ddrphy_bitslip28_r[2]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip24_value[1]) 
);
defparam main_gw5ddrphy_bitslip28_o_2_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip28_o_1_s5 (
    .F(main_gw5ddrphy_bitslip28_o_1_9),
    .I0(main_gw5ddrphy_bitslip28_r[3]),
    .I1(main_gw5ddrphy_bitslip28_r[1]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip24_value[1]) 
);
defparam main_gw5ddrphy_bitslip28_o_1_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip28_o_0_s5 (
    .F(main_gw5ddrphy_bitslip28_o_0_9),
    .I0(main_gw5ddrphy_bitslip28_r[2]),
    .I1(main_gw5ddrphy_bitslip28_r[0]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip24_value[1]) 
);
defparam main_gw5ddrphy_bitslip28_o_0_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip29_o_3_s5 (
    .F(main_gw5ddrphy_bitslip29_o_3_9),
    .I0(main_gw5ddrphy_bitslip29_r[4]),
    .I1(main_gw5ddrphy_bitslip29_r[3]),
    .I2(main_gw5ddrphy_bitslip24_value[1]),
    .I3(main_gw5ddrphy_bitslip24_value[0]) 
);
defparam main_gw5ddrphy_bitslip29_o_3_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip29_o_2_s5 (
    .F(main_gw5ddrphy_bitslip29_o_2_9),
    .I0(main_gw5ddrphy_bitslip29_r[4]),
    .I1(main_gw5ddrphy_bitslip29_r[2]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip24_value[1]) 
);
defparam main_gw5ddrphy_bitslip29_o_2_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip29_o_1_s5 (
    .F(main_gw5ddrphy_bitslip29_o_1_9),
    .I0(main_gw5ddrphy_bitslip29_r[3]),
    .I1(main_gw5ddrphy_bitslip29_r[1]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip24_value[1]) 
);
defparam main_gw5ddrphy_bitslip29_o_1_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip29_o_0_s5 (
    .F(main_gw5ddrphy_bitslip29_o_0_9),
    .I0(main_gw5ddrphy_bitslip29_r[2]),
    .I1(main_gw5ddrphy_bitslip29_r[0]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip24_value[1]) 
);
defparam main_gw5ddrphy_bitslip29_o_0_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip30_o_3_s5 (
    .F(main_gw5ddrphy_bitslip30_o_3_9),
    .I0(main_gw5ddrphy_bitslip30_r[4]),
    .I1(main_gw5ddrphy_bitslip30_r[3]),
    .I2(main_gw5ddrphy_bitslip24_value[1]),
    .I3(main_gw5ddrphy_bitslip24_value[0]) 
);
defparam main_gw5ddrphy_bitslip30_o_3_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip30_o_2_s5 (
    .F(main_gw5ddrphy_bitslip30_o_2_9),
    .I0(main_gw5ddrphy_bitslip30_r[4]),
    .I1(main_gw5ddrphy_bitslip30_r[2]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip24_value[1]) 
);
defparam main_gw5ddrphy_bitslip30_o_2_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip30_o_1_s5 (
    .F(main_gw5ddrphy_bitslip30_o_1_9),
    .I0(main_gw5ddrphy_bitslip30_r[3]),
    .I1(main_gw5ddrphy_bitslip30_r[1]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip24_value[1]) 
);
defparam main_gw5ddrphy_bitslip30_o_1_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip30_o_0_s5 (
    .F(main_gw5ddrphy_bitslip30_o_0_9),
    .I0(main_gw5ddrphy_bitslip30_r[2]),
    .I1(main_gw5ddrphy_bitslip30_r[0]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip24_value[1]) 
);
defparam main_gw5ddrphy_bitslip30_o_0_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip31_o_3_s5 (
    .F(main_gw5ddrphy_bitslip31_o_3_9),
    .I0(main_gw5ddrphy_bitslip31_r[4]),
    .I1(main_gw5ddrphy_bitslip31_r[3]),
    .I2(main_gw5ddrphy_bitslip24_value[1]),
    .I3(main_gw5ddrphy_bitslip24_value[0]) 
);
defparam main_gw5ddrphy_bitslip31_o_3_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip31_o_2_s5 (
    .F(main_gw5ddrphy_bitslip31_o_2_9),
    .I0(main_gw5ddrphy_bitslip31_r[4]),
    .I1(main_gw5ddrphy_bitslip31_r[2]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip24_value[1]) 
);
defparam main_gw5ddrphy_bitslip31_o_2_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip31_o_1_s5 (
    .F(main_gw5ddrphy_bitslip31_o_1_9),
    .I0(main_gw5ddrphy_bitslip31_r[3]),
    .I1(main_gw5ddrphy_bitslip31_r[1]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip24_value[1]) 
);
defparam main_gw5ddrphy_bitslip31_o_1_s5.INIT=16'hFA0C;
  LUT4 main_gw5ddrphy_bitslip31_o_0_s5 (
    .F(main_gw5ddrphy_bitslip31_o_0_9),
    .I0(main_gw5ddrphy_bitslip31_r[2]),
    .I1(main_gw5ddrphy_bitslip31_r[0]),
    .I2(main_gw5ddrphy_bitslip24_value[0]),
    .I3(main_gw5ddrphy_bitslip24_value[1]) 
);
defparam main_gw5ddrphy_bitslip31_o_0_s5.INIT=16'hFA0C;
  LUT2 builder_refresher_next_state_1_s7 (
    .F(builder_refresher_next_state_1_13),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_9),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_8) 
);
defparam builder_refresher_next_state_1_s7.INIT=4'h8;
  LUT4 builder_bankmachine0_next_state_2_s10 (
    .F(builder_bankmachine0_next_state_2_15),
    .I0(main_basesoc_sdram_choose_cmd_grant[2]),
    .I1(main_basesoc_sdram_choose_cmd_ce_5),
    .I2(n31056_5),
    .I3(builder_bankmachine0_next_state_2_18) 
);
defparam builder_bankmachine0_next_state_2_s10.INIT=16'hBF00;
  LUT4 builder_bankmachine0_next_state_2_s11 (
    .F(builder_bankmachine0_next_state_2_16),
    .I0(builder_bankmachine2_next_state_1_29),
    .I1(builder_bankmachine0_next_state_2_19),
    .I2(builder_bankmachine0_state[1]),
    .I3(builder_bankmachine0_state[0]) 
);
defparam builder_bankmachine0_next_state_2_s11.INIT=16'h030A;
  LUT4 builder_bankmachine0_next_state_2_s12 (
    .F(builder_bankmachine0_next_state_2_17),
    .I0(builder_bankmachine0_next_state_2_20),
    .I1(builder_bankmachine0_state[0]),
    .I2(builder_bankmachine0_state[1]),
    .I3(builder_bankmachine0_state[2]) 
);
defparam builder_bankmachine0_next_state_2_s12.INIT=16'h7D00;
  LUT4 builder_bankmachine0_next_state_1_s15 (
    .F(builder_bankmachine0_next_state_1_23),
    .I0(main_basesoc_sdram_bankmachine0_pipe_valid_source_valid),
    .I1(builder_bankmachine0_state[1]),
    .I2(builder_bankmachine0_next_state_1_26),
    .I3(builder_bankmachine2_next_state_1_29) 
);
defparam builder_bankmachine0_next_state_1_s15.INIT=16'h0E00;
  LUT4 builder_bankmachine0_next_state_0_s14 (
    .F(builder_bankmachine0_next_state_0_21),
    .I0(builder_bankmachine0_next_state_0_22),
    .I1(builder_bankmachine0_next_state_0_23),
    .I2(builder_bankmachine0_state[1]),
    .I3(builder_bankmachine2_next_state_1_29) 
);
defparam builder_bankmachine0_next_state_0_s14.INIT=16'h3A00;
  LUT4 builder_bankmachine1_next_state_2_s10 (
    .F(builder_bankmachine1_next_state_2_15),
    .I0(builder_bankmachine1_next_state_2_18),
    .I1(builder_bankmachine1_next_state_2_19),
    .I2(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel),
    .I3(n31035_7) 
);
defparam builder_bankmachine1_next_state_2_s10.INIT=16'hF400;
  LUT4 builder_bankmachine1_next_state_2_s11 (
    .F(builder_bankmachine1_next_state_2_16),
    .I0(builder_bankmachine1_state[0]),
    .I1(builder_bankmachine2_next_state_1_29),
    .I2(builder_bankmachine1_state[1]),
    .I3(builder_bankmachine1_next_state_1_25) 
);
defparam builder_bankmachine1_next_state_2_s11.INIT=16'h00F1;
  LUT4 builder_bankmachine1_next_state_2_s12 (
    .F(builder_bankmachine1_next_state_2_17),
    .I0(builder_bankmachine1_next_state_2_20),
    .I1(builder_bankmachine1_state[0]),
    .I2(builder_bankmachine1_state[1]),
    .I3(builder_bankmachine1_state[2]) 
);
defparam builder_bankmachine1_next_state_2_s12.INIT=16'hBC00;
  LUT3 builder_bankmachine1_next_state_1_s15 (
    .F(builder_bankmachine1_next_state_1_23),
    .I0(builder_bankmachine1_next_state_1_33),
    .I1(main_basesoc_sdram_bankmachine1_row_opened),
    .I2(builder_bankmachine1_next_state_1_27) 
);
defparam builder_bankmachine1_next_state_1_s15.INIT=8'hB0;
  LUT4 builder_bankmachine1_next_state_1_s16 (
    .F(builder_bankmachine1_next_state_1_24),
    .I0(builder_bankmachine1_next_state_1_31),
    .I1(builder_bankmachine1_state[1]),
    .I2(builder_bankmachine1_state[0]),
    .I3(builder_bankmachine1_state[2]) 
);
defparam builder_bankmachine1_next_state_1_s16.INIT=16'hB0CF;
  LUT4 builder_bankmachine1_next_state_0_s15 (
    .F(builder_bankmachine1_next_state_0_22),
    .I0(builder_bankmachine1_next_state_1_33),
    .I1(builder_bankmachine2_next_state_1_29),
    .I2(builder_bankmachine1_state[2]),
    .I3(builder_bankmachine1_state[1]) 
);
defparam builder_bankmachine1_next_state_0_s15.INIT=16'hBF00;
  LUT3 builder_bankmachine2_next_state_2_s10 (
    .F(builder_bankmachine2_next_state_2_15),
    .I0(builder_bankmachine2_next_state_2_17),
    .I1(builder_bankmachine2_next_state_2_18),
    .I2(builder_bankmachine2_state[0]) 
);
defparam builder_bankmachine2_next_state_2_s10.INIT=8'h10;
  LUT4 builder_bankmachine2_next_state_2_s11 (
    .F(builder_bankmachine2_next_state_2_16),
    .I0(main_basesoc_sdram_choose_cmd_ce_4),
    .I1(n31042_5),
    .I2(builder_bankmachine2_next_state_2_19),
    .I3(builder_bankmachine2_state[0]) 
);
defparam builder_bankmachine2_next_state_2_s11.INIT=16'hBBB0;
  LUT4 builder_bankmachine2_next_state_1_s15 (
    .F(builder_bankmachine2_next_state_1_23),
    .I0(builder_bankmachine2_state[2]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_valid),
    .I2(builder_bankmachine2_state[1]),
    .I3(builder_bankmachine2_state[0]) 
);
defparam builder_bankmachine2_next_state_1_s15.INIT=16'h0FFB;
  LUT4 builder_bankmachine2_next_state_1_s16 (
    .F(builder_bankmachine2_next_state_1_24),
    .I0(builder_bankmachine2_state[1]),
    .I1(builder_bankmachine2_next_state_2_17),
    .I2(n6651_3),
    .I3(builder_bankmachine2_next_state_1_27) 
);
defparam builder_bankmachine2_next_state_1_s16.INIT=16'hF100;
  LUT3 builder_bankmachine2_next_state_1_s18 (
    .F(builder_bankmachine2_next_state_1_26),
    .I0(builder_bankmachine2_state[1]),
    .I1(builder_bankmachine2_state[2]),
    .I2(builder_bankmachine2_state[0]) 
);
defparam builder_bankmachine2_next_state_1_s18.INIT=8'h60;
  LUT4 builder_bankmachine2_next_state_0_s14 (
    .F(builder_bankmachine2_next_state_0_21),
    .I0(builder_bankmachine2_next_state_2_17),
    .I1(builder_bankmachine2_next_state_1_29),
    .I2(builder_bankmachine2_next_state_2_18),
    .I3(builder_bankmachine2_state[1]) 
);
defparam builder_bankmachine2_next_state_0_s14.INIT=16'hBB0F;
  LUT4 builder_bankmachine3_next_state_2_s10 (
    .F(builder_bankmachine3_next_state_2_15),
    .I0(builder_bankmachine3_next_state_2_29),
    .I1(builder_bankmachine3_state[1]),
    .I2(builder_bankmachine3_next_state_1_26),
    .I3(builder_bankmachine3_next_state_2_17) 
);
defparam builder_bankmachine3_next_state_2_s10.INIT=16'hF00E;
  LUT4 builder_bankmachine3_next_state_2_s11 (
    .F(builder_bankmachine3_next_state_2_16),
    .I0(builder_bankmachine3_next_state_2_19),
    .I1(builder_bankmachine3_next_state_2_20),
    .I2(builder_bankmachine3_state[0]),
    .I3(builder_bankmachine3_next_state_2_21) 
);
defparam builder_bankmachine3_next_state_2_s11.INIT=16'hEF00;
  LUT4 builder_bankmachine3_next_state_2_s12 (
    .F(builder_bankmachine3_next_state_2_17),
    .I0(main_basesoc_sdram_choose_cmd_grant[0]),
    .I1(main_basesoc_sdram_choose_cmd_ce_5),
    .I2(n18935_20),
    .I3(builder_bankmachine3_next_state_2_22) 
);
defparam builder_bankmachine3_next_state_2_s12.INIT=16'h8000;
  LUT4 builder_bankmachine3_next_state_1_s15 (
    .F(builder_bankmachine3_next_state_1_23),
    .I0(main_basesoc_sdram_bankmachine3_row_opened),
    .I1(n7082_3),
    .I2(main_basesoc_sdram_bankmachine3_pipe_valid_source_valid),
    .I3(builder_bankmachine2_next_state_1_29) 
);
defparam builder_bankmachine3_next_state_1_s15.INIT=16'h7F00;
  LUT3 builder_bankmachine3_next_state_1_s16 (
    .F(builder_bankmachine3_next_state_1_24),
    .I0(builder_bankmachine3_next_state_2_20),
    .I1(main_basesoc_sdram_bankmachine3_row_opened),
    .I2(main_basesoc_sdram_bankmachine3_pipe_valid_source_valid) 
);
defparam builder_bankmachine3_next_state_1_s16.INIT=8'hB0;
  LUT3 builder_bankmachine3_next_state_1_s17 (
    .F(builder_bankmachine3_next_state_1_25),
    .I0(builder_bankmachine3_next_state_1_23),
    .I1(builder_bankmachine3_state[1]),
    .I2(builder_bankmachine3_state[2]) 
);
defparam builder_bankmachine3_next_state_1_s17.INIT=8'hBC;
  LUT4 builder_bankmachine3_next_state_0_s14 (
    .F(builder_bankmachine3_next_state_0_21),
    .I0(builder_bankmachine3_next_state_2_20),
    .I1(builder_bankmachine3_state[2]),
    .I2(builder_bankmachine2_next_state_1_29),
    .I3(builder_bankmachine3_next_state_2_19) 
);
defparam builder_bankmachine3_next_state_0_s14.INIT=16'h00BF;
  LUT4 builder_bankmachine4_next_state_2_s10 (
    .F(builder_bankmachine4_next_state_2_15),
    .I0(builder_bankmachine4_next_state_2_17),
    .I1(builder_bankmachine4_next_state_2_18),
    .I2(builder_bankmachine4_state[1]),
    .I3(builder_bankmachine4_state[2]) 
);
defparam builder_bankmachine4_next_state_2_s10.INIT=16'h1000;
  LUT4 builder_bankmachine4_next_state_2_s11 (
    .F(builder_bankmachine4_next_state_2_16),
    .I0(builder_bankmachine4_state[2]),
    .I1(builder_bankmachine4_next_state_2_19),
    .I2(builder_bankmachine2_next_state_1_29),
    .I3(builder_bankmachine4_state[1]) 
);
defparam builder_bankmachine4_next_state_2_s11.INIT=16'hBBF0;
  LUT4 builder_bankmachine4_next_state_1_s15 (
    .F(builder_bankmachine4_next_state_1_23),
    .I0(main_basesoc_sdram_bankmachine4_pipe_valid_source_valid),
    .I1(builder_bankmachine4_state[1]),
    .I2(builder_bankmachine4_next_state_1_25),
    .I3(builder_bankmachine2_next_state_1_29) 
);
defparam builder_bankmachine4_next_state_1_s15.INIT=16'h0E00;
  LUT4 builder_bankmachine4_next_state_0_s14 (
    .F(builder_bankmachine4_next_state_0_21),
    .I0(builder_bankmachine4_next_state_2_17),
    .I1(builder_bankmachine4_state[1]),
    .I2(builder_bankmachine4_next_state_2_18),
    .I3(builder_bankmachine2_next_state_1_29) 
);
defparam builder_bankmachine4_next_state_0_s14.INIT=16'h0E00;
  LUT3 builder_bankmachine5_next_state_2_s10 (
    .F(builder_bankmachine5_next_state_2_15),
    .I0(builder_bankmachine5_state[0]),
    .I1(builder_bankmachine5_next_state_2_17),
    .I2(builder_bankmachine5_state[2]) 
);
defparam builder_bankmachine5_next_state_2_s10.INIT=8'h0E;
  LUT4 builder_bankmachine5_next_state_2_s11 (
    .F(builder_bankmachine5_next_state_2_16),
    .I0(builder_bankmachine5_next_state_2_18),
    .I1(builder_bankmachine5_next_state_2_19),
    .I2(builder_bankmachine5_state[1]),
    .I3(builder_bankmachine5_state[2]) 
);
defparam builder_bankmachine5_next_state_2_s11.INIT=16'hE300;
  LUT4 builder_bankmachine5_next_state_1_s15 (
    .F(builder_bankmachine5_next_state_1_23),
    .I0(builder_bankmachine5_state[2]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_valid),
    .I2(builder_bankmachine5_state[1]),
    .I3(builder_bankmachine5_state[0]) 
);
defparam builder_bankmachine5_next_state_1_s15.INIT=16'h0FFB;
  LUT4 builder_bankmachine5_next_state_1_s16 (
    .F(builder_bankmachine5_next_state_1_24),
    .I0(builder_bankmachine5_state[1]),
    .I1(builder_bankmachine5_next_state_2_18),
    .I2(n7944_3),
    .I3(builder_bankmachine5_next_state_1_27) 
);
defparam builder_bankmachine5_next_state_1_s16.INIT=16'hF100;
  LUT3 builder_bankmachine5_next_state_1_s17 (
    .F(builder_bankmachine5_next_state_1_25),
    .I0(builder_bankmachine5_state[1]),
    .I1(builder_bankmachine5_state[2]),
    .I2(builder_bankmachine5_state[0]) 
);
defparam builder_bankmachine5_next_state_1_s17.INIT=8'h60;
  LUT4 builder_bankmachine5_next_state_0_s14 (
    .F(builder_bankmachine5_next_state_0_21),
    .I0(builder_bankmachine5_next_state_0_26),
    .I1(builder_bankmachine5_state[1]),
    .I2(builder_bankmachine5_next_state_2_18),
    .I3(builder_bankmachine2_next_state_1_29) 
);
defparam builder_bankmachine5_next_state_0_s14.INIT=16'h0E00;
  LUT4 builder_bankmachine6_next_state_2_s10 (
    .F(builder_bankmachine6_next_state_2_15),
    .I0(builder_bankmachine6_next_state_2_19),
    .I1(builder_bankmachine6_state[0]),
    .I2(main_basesoc_sdram_bankmachine6_row_opened),
    .I3(builder_bankmachine6_state[1]) 
);
defparam builder_bankmachine6_next_state_2_s10.INIT=16'h8000;
  LUT4 builder_bankmachine6_next_state_2_s11 (
    .F(builder_bankmachine6_next_state_2_16),
    .I0(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_5),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_5),
    .I2(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_6),
    .I3(builder_bankmachine6_next_state_2_20) 
);
defparam builder_bankmachine6_next_state_2_s11.INIT=16'h4000;
  LUT4 builder_bankmachine6_next_state_2_s13 (
    .F(builder_bankmachine6_next_state_2_18),
    .I0(builder_bankmachine6_state[2]),
    .I1(builder_bankmachine6_next_state_2_21),
    .I2(builder_bankmachine6_next_state_1_28),
    .I3(builder_bankmachine6_state[1]) 
);
defparam builder_bankmachine6_next_state_2_s13.INIT=16'h070C;
  LUT4 builder_bankmachine6_next_state_1_s15 (
    .F(builder_bankmachine6_next_state_1_23),
    .I0(builder_bankmachine6_state[2]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_valid),
    .I2(builder_bankmachine6_state[1]),
    .I3(builder_bankmachine6_state[0]) 
);
defparam builder_bankmachine6_next_state_1_s15.INIT=16'h0FFB;
  LUT4 builder_bankmachine6_next_state_1_s16 (
    .F(builder_bankmachine6_next_state_1_24),
    .I0(builder_bankmachine6_state[1]),
    .I1(builder_bankmachine6_next_state_2_16),
    .I2(n8375_3),
    .I3(builder_bankmachine6_next_state_1_29) 
);
defparam builder_bankmachine6_next_state_1_s16.INIT=16'hF100;
  LUT3 builder_bankmachine6_next_state_1_s17 (
    .F(builder_bankmachine6_next_state_1_25),
    .I0(builder_bankmachine6_state[1]),
    .I1(builder_bankmachine6_state[2]),
    .I2(builder_bankmachine6_state[0]) 
);
defparam builder_bankmachine6_next_state_1_s17.INIT=8'h60;
  LUT4 builder_bankmachine6_next_state_0_s14 (
    .F(builder_bankmachine6_next_state_0_21),
    .I0(builder_bankmachine6_next_state_2_16),
    .I1(builder_bankmachine6_next_state_0_22),
    .I2(builder_bankmachine6_state[0]),
    .I3(builder_bankmachine2_next_state_1_29) 
);
defparam builder_bankmachine6_next_state_0_s14.INIT=16'h1C00;
  LUT4 builder_bankmachine7_next_state_2_s11 (
    .F(builder_bankmachine7_next_state_2_16),
    .I0(builder_bankmachine7_next_state_2_18),
    .I1(builder_bankmachine7_next_state_2_19),
    .I2(builder_bankmachine7_state[0]),
    .I3(builder_bankmachine7_state[1]) 
);
defparam builder_bankmachine7_next_state_2_s11.INIT=16'hEFF0;
  LUT4 builder_bankmachine7_next_state_2_s12 (
    .F(builder_bankmachine7_next_state_2_17),
    .I0(builder_bankmachine7_state[1]),
    .I1(builder_bankmachine2_next_state_1_29),
    .I2(builder_bankmachine7_state[2]),
    .I3(builder_bankmachine7_next_state_1_29) 
);
defparam builder_bankmachine7_next_state_2_s12.INIT=16'hBBB0;
  LUT4 builder_bankmachine7_next_state_1_s15 (
    .F(builder_bankmachine7_next_state_1_23),
    .I0(main_basesoc_sdram_bankmachine7_pipe_valid_source_valid),
    .I1(builder_bankmachine7_state[1]),
    .I2(builder_bankmachine7_next_state_1_25),
    .I3(builder_bankmachine2_next_state_1_29) 
);
defparam builder_bankmachine7_next_state_1_s15.INIT=16'h0E00;
  LUT4 builder_bankmachine7_next_state_0_s14 (
    .F(builder_bankmachine7_next_state_0_21),
    .I0(builder_bankmachine7_next_state_2_19),
    .I1(builder_bankmachine7_state[2]),
    .I2(builder_bankmachine2_next_state_1_29),
    .I3(builder_bankmachine7_next_state_2_18) 
);
defparam builder_bankmachine7_next_state_0_s14.INIT=16'h00BF;
  LUT4 builder_multiplexer_next_state_0_s29 (
    .F(builder_multiplexer_next_state_0_40),
    .I0(main_basesoc_sdram_twtrcon_ready),
    .I1(n10160_13),
    .I2(builder_multiplexer_state[2]),
    .I3(builder_multiplexer_state[1]) 
);
defparam builder_multiplexer_next_state_0_s29.INIT=16'hFA0C;
  LUT4 builder_array_muxed1_10_s5 (
    .F(builder_array_muxed1_10_10),
    .I0(builder_array_muxed1_10_14),
    .I1(builder_array_muxed1_10_15),
    .I2(builder_array_muxed1_10_16),
    .I3(main_basesoc_sdram_choose_cmd_grant[2]) 
);
defparam builder_array_muxed1_10_s5.INIT=16'h0C0A;
  LUT4 builder_array_muxed1_10_s6 (
    .F(builder_array_muxed1_10_11),
    .I0(builder_multiplexer_state[1]),
    .I1(builder_multiplexer_state[3]),
    .I2(builder_multiplexer_state[2]),
    .I3(builder_multiplexer_state[0]) 
);
defparam builder_array_muxed1_10_s6.INIT=16'h0100;
  LUT3 builder_array_muxed1_10_s7 (
    .F(builder_array_muxed1_10_12),
    .I0(builder_multiplexer_state[1]),
    .I1(main_basesoc_sdram_cmd_payload_a[10]),
    .I2(main_basesoc_sdram_sequencer_counter_6_13) 
);
defparam builder_array_muxed1_10_s7.INIT=8'h80;
  LUT3 builder_array_muxed1_10_s8 (
    .F(builder_array_muxed1_10_13),
    .I0(builder_array_muxed1_10_17),
    .I1(builder_array_muxed1_10_18),
    .I2(main_basesoc_sdram_time0_4_9) 
);
defparam builder_array_muxed1_10_s8.INIT=8'h10;
  LUT2 builder_array_muxed8_10_s5 (
    .F(builder_array_muxed8_10_10),
    .I0(builder_array_muxed1_10_17),
    .I1(builder_array_muxed1_10_18) 
);
defparam builder_array_muxed8_10_s5.INIT=4'h1;
  LUT3 n18935_s12 (
    .F(n18935_20),
    .I0(n18935_26),
    .I1(builder_bankmachine3_state[2]),
    .I2(builder_bankmachine3_state[0]) 
);
defparam n18935_s12.INIT=8'h10;
  LUT4 n18935_s13 (
    .F(n18935_21),
    .I0(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_7),
    .I1(main_basesoc_sdram_choose_cmd_grant[2]),
    .I2(n18849_8),
    .I3(main_basesoc_sdram_choose_cmd_grant[0]) 
);
defparam n18935_s13.INIT=16'hBFC0;
  LUT2 n18935_s14 (
    .F(n18935_22),
    .I0(n18849_15),
    .I1(n18786_9) 
);
defparam n18935_s14.INIT=4'h8;
  LUT2 n18935_s15 (
    .F(n18935_23),
    .I0(n18935_27),
    .I1(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam n18935_s15.INIT=4'h1;
  LUT4 n18935_s16 (
    .F(n18935_24),
    .I0(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_7),
    .I1(main_basesoc_sdram_choose_cmd_grant[2]),
    .I2(n18786_9),
    .I3(main_basesoc_sdram_choose_cmd_grant[0]) 
);
defparam n18935_s16.INIT=16'hDF30;
  LUT4 n19109_s12 (
    .F(n19109_20),
    .I0(n19109_27),
    .I1(main_basesoc_sdram_choose_req_grant[0]),
    .I2(n18960_7),
    .I3(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_5) 
);
defparam n19109_s12.INIT=16'h0700;
  LUT3 n19109_s13 (
    .F(n19109_21),
    .I0(n19107_7),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_5),
    .I2(n18959_7) 
);
defparam n19109_s13.INIT=8'h40;
  LUT2 n19109_s14 (
    .F(n19109_22),
    .I0(main_basesoc_sdram_choose_req_grant[0]),
    .I1(n19002_7) 
);
defparam n19109_s14.INIT=4'h4;
  LUT4 n19109_s15 (
    .F(n19109_23),
    .I0(n19107_7),
    .I1(main_basesoc_sdram_choose_req_grant[0]),
    .I2(main_basesoc_sdram_choose_req_grant[2]),
    .I3(n18959_7) 
);
defparam n19109_s15.INIT=16'h0700;
  LUT2 n19109_s18 (
    .F(n19109_26),
    .I0(main_basesoc_sdram_choose_req_grant[0]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_5) 
);
defparam n19109_s18.INIT=4'h1;
  LUT4 main_crg_por_count_15_s4 (
    .F(main_crg_por_count_15_9),
    .I0(main_crg_por_count[8]),
    .I1(main_crg_por_count[9]),
    .I2(main_crg_por_count[10]),
    .I3(main_crg_por_count[11]) 
);
defparam main_crg_por_count_15_s4.INIT=16'h0001;
  LUT4 main_crg_por_count_15_s5 (
    .F(main_crg_por_count_15_10),
    .I0(main_crg_por_count[0]),
    .I1(main_crg_por_count[1]),
    .I2(main_crg_por_count[2]),
    .I3(main_crg_por_count[3]) 
);
defparam main_crg_por_count_15_s5.INIT=16'h0001;
  LUT4 main_crg_por_count_15_s6 (
    .F(main_crg_por_count_15_11),
    .I0(main_crg_por_count[12]),
    .I1(main_crg_por_count[13]),
    .I2(main_crg_por_count[14]),
    .I3(main_crg_por_count[15]) 
);
defparam main_crg_por_count_15_s6.INIT=16'h0001;
  LUT4 main_crg_por_count_15_s7 (
    .F(main_crg_por_count_15_12),
    .I0(main_crg_por_count[4]),
    .I1(main_crg_por_count[5]),
    .I2(main_crg_por_count[6]),
    .I3(main_crg_por_count[7]) 
);
defparam main_crg_por_count_15_s7.INIT=16'h0001;
  LUT4 n21501_s2 (
    .F(n21501_5),
    .I0(main_basesoc_sdram_timer_count1[0]),
    .I1(main_basesoc_sdram_timer_count1[4]),
    .I2(n21501_6),
    .I3(n21501_7) 
);
defparam n21501_s2.INIT=16'h1000;
  LUT4 n21467_s2 (
    .F(n21467_5),
    .I0(builder_bankmachine2_next_state_1_29),
    .I1(main_basesoc_sdram_cmd_payload_cas),
    .I2(main_basesoc_sdram_sequencer_counter_6_13),
    .I3(builder_multiplexer_state[1]) 
);
defparam n21467_s2.INIT=16'h4000;
  LUT4 n21470_s2 (
    .F(n21470_5),
    .I0(builder_bankmachine2_next_state_1_29),
    .I1(main_basesoc_sdram_cmd_payload_we),
    .I2(main_basesoc_sdram_sequencer_counter_6_13),
    .I3(builder_multiplexer_state[1]) 
);
defparam n21470_s2.INIT=16'h4000;
  LUT3 n19399_s2 (
    .F(n19399_5),
    .I0(builder_interface1_adr[10]),
    .I1(builder_interface1_adr[12]),
    .I2(builder_interface1_adr[13]) 
);
defparam n19399_s2.INIT=8'h01;
  LUT4 n19506_s2 (
    .F(n19506_5),
    .I0(builder_interface1_adr[2]),
    .I1(builder_interface1_adr[3]),
    .I2(n16867_6),
    .I3(n16867_7) 
);
defparam n19506_s2.INIT=16'h1000;
  LUT4 main_basesoc_rx_phase_31_s5 (
    .F(main_basesoc_rx_phase_31_10),
    .I0(n16349_9),
    .I1(main_basesoc_rx_phase[23]),
    .I2(main_basesoc_rx_phase_31_11),
    .I3(main_basesoc_rx_phase[28]) 
);
defparam main_basesoc_rx_phase_31_s5.INIT=16'hE000;
  LUT2 main_basesoc_tx_phase_4_s5 (
    .F(main_basesoc_tx_phase_4_10),
    .I0(main_basesoc_tx_phase[2]),
    .I1(main_basesoc_tx_phase[3]) 
);
defparam main_basesoc_tx_phase_4_s5.INIT=4'h8;
  LUT4 main_basesoc_tx_phase_7_s5 (
    .F(main_basesoc_tx_phase_7_10),
    .I0(main_basesoc_tx_phase[3]),
    .I1(main_basesoc_tx_phase[2]),
    .I2(main_basesoc_tx_phase[4]),
    .I3(main_basesoc_tx_phase[5]) 
);
defparam main_basesoc_tx_phase_7_s5.INIT=16'h0007;
  LUT4 main_basesoc_tx_phase_9_s5 (
    .F(main_basesoc_tx_phase_9_10),
    .I0(main_basesoc_tx_phase_7_10),
    .I1(main_basesoc_tx_phase[6]),
    .I2(main_basesoc_tx_phase[7]),
    .I3(main_basesoc_tx_phase[8]) 
);
defparam main_basesoc_tx_phase_9_s5.INIT=16'hF400;
  LUT2 main_basesoc_tx_phase_10_s5 (
    .F(main_basesoc_tx_phase_10_10),
    .I0(main_basesoc_tx_phase[9]),
    .I1(main_basesoc_tx_phase_9_10) 
);
defparam main_basesoc_tx_phase_10_s5.INIT=4'h1;
  LUT3 main_basesoc_tx_phase_14_s5 (
    .F(main_basesoc_tx_phase_14_10),
    .I0(main_basesoc_tx_phase[12]),
    .I1(main_basesoc_tx_phase[13]),
    .I2(main_basesoc_tx_phase_12_12) 
);
defparam main_basesoc_tx_phase_14_s5.INIT=8'h10;
  LUT4 main_basesoc_tx_phase_15_s5 (
    .F(main_basesoc_tx_phase_15_10),
    .I0(main_basesoc_tx_phase[12]),
    .I1(main_basesoc_tx_phase[13]),
    .I2(main_basesoc_tx_phase[14]),
    .I3(main_basesoc_tx_phase_12_12) 
);
defparam main_basesoc_tx_phase_15_s5.INIT=16'h0100;
  LUT2 main_basesoc_tx_phase_17_s5 (
    .F(main_basesoc_tx_phase_17_10),
    .I0(n16280_9),
    .I1(main_basesoc_tx_phase[16]) 
);
defparam main_basesoc_tx_phase_17_s5.INIT=4'h4;
  LUT2 main_basesoc_tx_phase_20_s5 (
    .F(main_basesoc_tx_phase_20_10),
    .I0(n16277_9),
    .I1(main_basesoc_tx_phase[19]) 
);
defparam main_basesoc_tx_phase_20_s5.INIT=4'h4;
  LUT4 main_basesoc_tx_phase_23_s5 (
    .F(main_basesoc_tx_phase_23_10),
    .I0(n16277_9),
    .I1(main_basesoc_tx_phase[19]),
    .I2(main_basesoc_tx_phase[20]),
    .I3(main_basesoc_tx_phase_23_11) 
);
defparam main_basesoc_tx_phase_23_s5.INIT=16'hF400;
  LUT2 main_gw5ddrphy_counter_6_s4 (
    .F(main_gw5ddrphy_counter_6_9),
    .I0(main_gw5ddrphy_lock_d),
    .I1(builder_multiregimpl1_regs1) 
);
defparam main_gw5ddrphy_counter_6_s4.INIT=4'h4;
  LUT4 main_gw5ddrphy_rdly0_2_s4 (
    .F(main_gw5ddrphy_rdly0_2_9),
    .I0(builder_interface1_adr[2]),
    .I1(builder_interface1_adr[3]),
    .I2(n16867_6),
    .I3(main_gw5ddrphy_rdly0_2_11) 
);
defparam main_gw5ddrphy_rdly0_2_s4.INIT=16'h1000;
  LUT4 main_gw5ddrphy_rdly0_2_s5 (
    .F(main_gw5ddrphy_rdly0_2_10),
    .I0(builder_interface1_adr[2]),
    .I1(builder_interface1_adr[3]),
    .I2(n16867_6),
    .I3(main_basesoc_sdram_master_p1_cas_n_5) 
);
defparam main_gw5ddrphy_rdly0_2_s5.INIT=16'h1000;
  LUT2 main_basesoc_sdram_sequencer_counter_6_s5 (
    .F(main_basesoc_sdram_sequencer_counter_6_10),
    .I0(builder_refresher_state[1]),
    .I1(builder_refresher_state[0]) 
);
defparam main_basesoc_sdram_sequencer_counter_6_s5.INIT=4'h4;
  LUT4 main_basesoc_sdram_sequencer_counter_6_s6 (
    .F(main_basesoc_sdram_sequencer_counter_6_11),
    .I0(main_basesoc_sdram_sequencer_counter[0]),
    .I1(main_basesoc_sdram_sequencer_counter[1]),
    .I2(main_basesoc_sdram_sequencer_counter[2]),
    .I3(n17452_5) 
);
defparam main_basesoc_sdram_sequencer_counter_6_s6.INIT=16'h0100;
  LUT4 main_basesoc_sdram_zqcs_executer_counter_5_s4 (
    .F(main_basesoc_sdram_zqcs_executer_counter_5_9),
    .I0(builder_refresher_state[0]),
    .I1(builder_refresher_state[1]),
    .I2(main_basesoc_sdram_sequencer_done1),
    .I3(builder_refresher_next_state_1_13) 
);
defparam main_basesoc_sdram_zqcs_executer_counter_5_s4.INIT=16'h4000;
  LUT4 main_basesoc_sdram_zqcs_executer_counter_5_s5 (
    .F(main_basesoc_sdram_zqcs_executer_counter_5_10),
    .I0(main_basesoc_sdram_zqcs_executer_counter[0]),
    .I1(main_basesoc_sdram_zqcs_executer_counter[1]),
    .I2(main_basesoc_sdram_zqcs_executer_counter[5]),
    .I3(n17579_6) 
);
defparam main_basesoc_sdram_zqcs_executer_counter_5_s5.INIT=16'h0100;
  LUT4 main_basesoc_sdram_time0_4_s4 (
    .F(main_basesoc_sdram_time0_4_9),
    .I0(builder_multiplexer_state[0]),
    .I1(builder_multiplexer_state[1]),
    .I2(builder_multiplexer_state[3]),
    .I3(builder_multiplexer_state[2]) 
);
defparam main_basesoc_sdram_time0_4_s4.INIT=16'h0001;
  LUT4 main_basesoc_sdram_time0_4_s5 (
    .F(main_basesoc_sdram_time0_4_10),
    .I0(main_basesoc_sdram_time0[0]),
    .I1(main_basesoc_sdram_time0[1]),
    .I2(main_basesoc_sdram_time0[2]),
    .I3(main_basesoc_sdram_time0[3]) 
);
defparam main_basesoc_sdram_time0_4_s5.INIT=16'h0001;
  LUT4 builder_multiplexer_state_3_s4 (
    .F(builder_multiplexer_state_3_9),
    .I0(main_basesoc_sdram_twtrcon_ready),
    .I1(builder_multiplexer_state_3_11),
    .I2(builder_multiplexer_state[0]),
    .I3(builder_multiplexer_state[1]) 
);
defparam builder_multiplexer_state_3_s4.INIT=16'h5300;
  LUT2 builder_multiplexer_state_3_s5 (
    .F(builder_multiplexer_state_3_10),
    .I0(builder_multiplexer_state[3]),
    .I1(builder_multiplexer_state[2]) 
);
defparam builder_multiplexer_state_3_s5.INIT=4'h1;
  LUT4 builder_litedramwishbone2native_state_1_s4 (
    .F(builder_litedramwishbone2native_state_1_9),
    .I0(main_basesoc_sdram_bankmachine0_wrport_we_5),
    .I1(main_basesoc_sdram_bankmachine1_wrport_we_4),
    .I2(main_basesoc_sdram_bankmachine2_wrport_we_4),
    .I3(main_basesoc_sdram_bankmachine3_wrport_we_4) 
);
defparam builder_litedramwishbone2native_state_1_s4.INIT=16'h0001;
  LUT4 builder_litedramwishbone2native_state_1_s5 (
    .F(builder_litedramwishbone2native_state_1_10),
    .I0(builder_new_master_rdata_valid13),
    .I1(builder_litedramwishbone2native_state_1_14),
    .I2(builder_litedramwishbone2native_state[0]),
    .I3(builder_litedramwishbone2native_state[1]) 
);
defparam builder_litedramwishbone2native_state_1_s5.INIT=16'hF53F;
  LUT4 builder_litedramwishbone2native_state_1_s6 (
    .F(builder_litedramwishbone2native_state_1_11),
    .I0(main_basesoc_sdram_bankmachine4_wrport_we_4),
    .I1(main_basesoc_sdram_bankmachine5_wrport_we_4),
    .I2(main_basesoc_sdram_bankmachine6_wrport_we_4),
    .I3(main_basesoc_sdram_bankmachine7_wrport_we_4) 
);
defparam builder_litedramwishbone2native_state_1_s6.INIT=16'h0001;
  LUT4 n19397_s6 (
    .F(n19397_10),
    .I0(main_basesoc_scratch_storage[1]),
    .I1(main_gw5ddrphy_rdly0_2_9),
    .I2(main_basesoc_reset_storage[1]),
    .I3(n19506_5) 
);
defparam n19397_s6.INIT=16'h0777;
  LUT4 n19398_s6 (
    .F(n19398_10),
    .I0(n19506_5),
    .I1(main_basesoc_reset_storage[0]),
    .I2(main_basesoc_scratch_storage[0]),
    .I3(main_gw5ddrphy_rdly0_2_9) 
);
defparam n19398_s6.INIT=16'h0777;
  LUT4 n19599_s19 (
    .F(n19599_23),
    .I0(n19599_40),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[95]),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[31]),
    .I3(n19633_38) 
);
defparam n19599_s19.INIT=16'h0777;
  LUT4 n19599_s20 (
    .F(n19599_24),
    .I0(n19599_38),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[95]),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[63]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8) 
);
defparam n19599_s20.INIT=16'h0777;
  LUT4 n19599_s21 (
    .F(n19599_25),
    .I0(n19599_44),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[31]),
    .I2(n19599_30),
    .I3(n19599_31) 
);
defparam n19599_s21.INIT=16'h7000;
  LUT4 n19599_s22 (
    .F(n19599_26),
    .I0(n19599_42),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[127]),
    .I2(n19599_33),
    .I3(n19599_34) 
);
defparam n19599_s22.INIT=16'h7000;
  LUT4 n19601_s19 (
    .F(n19601_23),
    .I0(main_basesoc_sdram_phaseinjector0_rddata_status[126]),
    .I1(n19601_35),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[62]),
    .I3(n19639_38) 
);
defparam n19601_s19.INIT=16'h0777;
  LUT3 n19601_s20 (
    .F(n19601_24),
    .I0(n19633_38),
    .I1(main_basesoc_sdram_phaseinjector0_wrdata_storage[30]),
    .I2(n19601_28) 
);
defparam n19601_s20.INIT=8'h70;
  LUT4 n19601_s21 (
    .F(n19601_25),
    .I0(n19605_23),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[30]),
    .I2(n19601_29),
    .I3(n19601_30) 
);
defparam n19601_s21.INIT=16'h7000;
  LUT4 n19601_s22 (
    .F(n19601_26),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_6),
    .I1(main_basesoc_sdram_phaseinjector1_wrdata_storage[62]),
    .I2(n19601_31),
    .I3(n19601_32) 
);
defparam n19601_s22.INIT=16'h7000;
  LUT3 n19603_s19 (
    .F(n19603_23),
    .I0(n19603_25),
    .I1(n19603_26),
    .I2(n19603_27) 
);
defparam n19603_s19.INIT=8'h80;
  LUT4 n19603_s20 (
    .F(n19603_24),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_6),
    .I1(main_basesoc_sdram_phaseinjector1_wrdata_storage[93]),
    .I2(n19603_28),
    .I3(n19603_29) 
);
defparam n19603_s20.INIT=16'h7000;
  LUT4 n19605_s19 (
    .F(n19605_23),
    .I0(builder_interface1_adr[2]),
    .I1(builder_interface1_adr[3]),
    .I2(n16867_7),
    .I3(n19605_26) 
);
defparam n19605_s19.INIT=16'h4000;
  LUT3 n19605_s20 (
    .F(n19605_24),
    .I0(n19605_27),
    .I1(n19605_28),
    .I2(n19605_29) 
);
defparam n19605_s20.INIT=8'h80;
  LUT4 n19605_s21 (
    .F(n19605_25),
    .I0(n19599_38),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[92]),
    .I2(n19605_30),
    .I3(n19605_31) 
);
defparam n19605_s21.INIT=16'h7000;
  LUT4 n19607_s19 (
    .F(n19607_23),
    .I0(n19599_40),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[91]),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[27]),
    .I3(n19599_44) 
);
defparam n19607_s19.INIT=16'h0777;
  LUT3 n19607_s20 (
    .F(n19607_24),
    .I0(n19601_35),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[123]),
    .I2(n19607_27) 
);
defparam n19607_s20.INIT=8'h70;
  LUT4 n19607_s21 (
    .F(n19607_25),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_6),
    .I1(main_basesoc_sdram_phaseinjector1_wrdata_storage[123]),
    .I2(n19607_28),
    .I3(n19607_29) 
);
defparam n19607_s21.INIT=16'h7000;
  LUT4 n19607_s22 (
    .F(n19607_26),
    .I0(n19633_38),
    .I1(main_basesoc_sdram_phaseinjector0_wrdata_storage[27]),
    .I2(n19607_30),
    .I3(n19607_31) 
);
defparam n19607_s22.INIT=16'h7000;
  LUT4 n19609_s19 (
    .F(n19609_23),
    .I0(main_basesoc_sdram_phaseinjector0_rddata_status[26]),
    .I1(n19599_44),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[26]),
    .I3(n19633_38) 
);
defparam n19609_s19.INIT=16'h0777;
  LUT4 n19609_s20 (
    .F(n19609_24),
    .I0(main_basesoc_sdram_phaseinjector1_rddata_status[122]),
    .I1(n19599_42),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[122]),
    .I3(main_gw5ddrphy_burstdet_seen_status_3_13) 
);
defparam n19609_s20.INIT=16'h0777;
  LUT4 n19609_s21 (
    .F(n19609_25),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_6),
    .I1(main_basesoc_sdram_phaseinjector1_wrdata_storage[58]),
    .I2(n19609_27),
    .I3(n19609_28) 
);
defparam n19609_s21.INIT=16'h7000;
  LUT4 n19609_s22 (
    .F(n19609_26),
    .I0(n19605_23),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[26]),
    .I2(n19609_29),
    .I3(n19609_30) 
);
defparam n19609_s22.INIT=16'h7000;
  LUT4 n19611_s19 (
    .F(n19611_23),
    .I0(main_basesoc_sdram_phaseinjector0_rddata_status[25]),
    .I1(n19599_44),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[25]),
    .I3(n19633_38) 
);
defparam n19611_s19.INIT=16'h0777;
  LUT4 n19611_s20 (
    .F(n19611_24),
    .I0(n19599_42),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[121]),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[25]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_8) 
);
defparam n19611_s20.INIT=16'h0777;
  LUT4 n19611_s21 (
    .F(n19611_25),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_6),
    .I1(main_basesoc_sdram_phaseinjector1_wrdata_storage[121]),
    .I2(n19611_27),
    .I3(n19611_28) 
);
defparam n19611_s21.INIT=16'h7000;
  LUT4 n19611_s22 (
    .F(n19611_26),
    .I0(n19599_38),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[89]),
    .I2(n19611_29),
    .I3(n19611_30) 
);
defparam n19611_s22.INIT=16'h7000;
  LUT4 n19613_s19 (
    .F(n19613_23),
    .I0(n19599_40),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[88]),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[24]),
    .I3(n19599_44) 
);
defparam n19613_s19.INIT=16'h0777;
  LUT4 n19613_s20 (
    .F(n19613_24),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[56]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_6),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[120]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_6) 
);
defparam n19613_s20.INIT=16'h0777;
  LUT4 n19613_s21 (
    .F(n19613_25),
    .I0(n19601_35),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[120]),
    .I2(n19613_27),
    .I3(n19613_28) 
);
defparam n19613_s21.INIT=16'h7000;
  LUT4 n19613_s22 (
    .F(n19613_26),
    .I0(n19483_13),
    .I1(main_basesoc_sdram_phaseinjector0_wrdata_storage[88]),
    .I2(n19613_29),
    .I3(n19613_30) 
);
defparam n19613_s22.INIT=16'h7000;
  LUT4 n19615_s19 (
    .F(n19615_23),
    .I0(n19639_38),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[55]),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[23]),
    .I3(n19599_44) 
);
defparam n19615_s19.INIT=16'h0777;
  LUT3 n19615_s20 (
    .F(n19615_24),
    .I0(n19601_35),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[119]),
    .I2(n19615_27) 
);
defparam n19615_s20.INIT=8'h70;
  LUT4 n19615_s21 (
    .F(n19615_25),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_6),
    .I1(main_basesoc_sdram_phaseinjector1_wrdata_storage[55]),
    .I2(n19615_28),
    .I3(n19615_29) 
);
defparam n19615_s21.INIT=16'h7000;
  LUT4 n19615_s22 (
    .F(n19615_26),
    .I0(n19599_40),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[87]),
    .I2(n19615_30),
    .I3(n19615_31) 
);
defparam n19615_s22.INIT=16'h7000;
  LUT4 n19617_s19 (
    .F(n19617_23),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_6),
    .I1(main_basesoc_sdram_phaseinjector1_wrdata_storage[54]),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[54]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8) 
);
defparam n19617_s19.INIT=16'h0777;
  LUT4 n19617_s20 (
    .F(n19617_24),
    .I0(n19599_42),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[118]),
    .I2(n19617_27),
    .I3(n19617_28) 
);
defparam n19617_s20.INIT=16'h7000;
  LUT3 n19617_s21 (
    .F(n19617_25),
    .I0(n19599_40),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[86]),
    .I2(n19617_29) 
);
defparam n19617_s21.INIT=8'h70;
  LUT4 n19617_s22 (
    .F(n19617_26),
    .I0(n19599_44),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[22]),
    .I2(n19617_30),
    .I3(n19617_31) 
);
defparam n19617_s22.INIT=16'h7000;
  LUT4 n19619_s19 (
    .F(n19619_23),
    .I0(n19601_35),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[117]),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[21]),
    .I3(n19599_44) 
);
defparam n19619_s19.INIT=16'h0777;
  LUT4 n19619_s20 (
    .F(n19619_24),
    .I0(n19599_38),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[85]),
    .I2(n19619_27),
    .I3(n19619_28) 
);
defparam n19619_s20.INIT=16'h7000;
  LUT3 n19619_s21 (
    .F(n19619_25),
    .I0(n19599_40),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[85]),
    .I2(n19619_29) 
);
defparam n19619_s21.INIT=8'h70;
  LUT4 n19619_s22 (
    .F(n19619_26),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_6),
    .I1(main_basesoc_sdram_phaseinjector1_wrdata_storage[85]),
    .I2(n19619_30),
    .I3(n19619_31) 
);
defparam n19619_s22.INIT=16'h7000;
  LUT4 n19621_s19 (
    .F(n19621_23),
    .I0(main_basesoc_sdram_phaseinjector0_rddata_status[116]),
    .I1(n19601_35),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[84]),
    .I3(n19599_40) 
);
defparam n19621_s19.INIT=16'h0777;
  LUT3 n19621_s20 (
    .F(n19621_24),
    .I0(n19633_38),
    .I1(main_basesoc_sdram_phaseinjector0_wrdata_storage[20]),
    .I2(n19621_27) 
);
defparam n19621_s20.INIT=8'h70;
  LUT4 n19621_s21 (
    .F(n19621_25),
    .I0(n19599_42),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[116]),
    .I2(n19621_28),
    .I3(n19621_29) 
);
defparam n19621_s21.INIT=16'h7000;
  LUT4 n19621_s22 (
    .F(n19621_26),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8),
    .I1(main_basesoc_sdram_phaseinjector0_wrdata_storage[52]),
    .I2(n19621_30),
    .I3(n19621_31) 
);
defparam n19621_s22.INIT=16'h7000;
  LUT4 n19623_s19 (
    .F(n19623_23),
    .I0(main_basesoc_sdram_phaseinjector0_rddata_status[115]),
    .I1(n19601_35),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[19]),
    .I3(n19633_38) 
);
defparam n19623_s19.INIT=16'h0777;
  LUT3 n19623_s20 (
    .F(n19623_24),
    .I0(n19599_40),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[83]),
    .I2(n19623_27) 
);
defparam n19623_s20.INIT=8'h70;
  LUT4 n19623_s21 (
    .F(n19623_25),
    .I0(n19623_28),
    .I1(n19623_29),
    .I2(n19623_30),
    .I3(n19623_31) 
);
defparam n19623_s21.INIT=16'h8000;
  LUT3 n19623_s22 (
    .F(n19623_26),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_6),
    .I1(main_basesoc_sdram_phaseinjector1_wrdata_storage[115]),
    .I2(n19623_32) 
);
defparam n19623_s22.INIT=8'h70;
  LUT4 n19625_s19 (
    .F(n19625_23),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[114]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_6),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[82]),
    .I3(n19483_13) 
);
defparam n19625_s19.INIT=16'h0777;
  LUT4 n19625_s20 (
    .F(n19625_24),
    .I0(n19625_27),
    .I1(n19625_28),
    .I2(n19625_29),
    .I3(n19625_30) 
);
defparam n19625_s20.INIT=16'h8000;
  LUT3 n19625_s21 (
    .F(n19625_25),
    .I0(n19633_38),
    .I1(main_basesoc_sdram_phaseinjector0_wrdata_storage[18]),
    .I2(n19625_31) 
);
defparam n19625_s21.INIT=8'h70;
  LUT4 n19625_s22 (
    .F(n19625_26),
    .I0(main_basesoc_sdram_phaseinjector1_rddata_status[82]),
    .I1(n19599_38),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[50]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_6) 
);
defparam n19625_s22.INIT=16'h0777;
  LUT4 n19627_s19 (
    .F(n19627_23),
    .I0(n19599_40),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[81]),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[17]),
    .I3(n19599_44) 
);
defparam n19627_s19.INIT=16'h0777;
  LUT4 n19627_s20 (
    .F(n19627_24),
    .I0(main_basesoc_sdram_phaseinjector0_wrdata_storage[49]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[113]),
    .I3(main_gw5ddrphy_burstdet_seen_status_3_13) 
);
defparam n19627_s20.INIT=16'h0777;
  LUT4 n19627_s21 (
    .F(n19627_25),
    .I0(n19633_38),
    .I1(main_basesoc_sdram_phaseinjector0_wrdata_storage[17]),
    .I2(n19627_27),
    .I3(n19627_28) 
);
defparam n19627_s21.INIT=16'h7000;
  LUT4 n19627_s22 (
    .F(n19627_26),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_6),
    .I1(main_basesoc_sdram_phaseinjector1_wrdata_storage[113]),
    .I2(n19627_29),
    .I3(n19627_30) 
);
defparam n19627_s22.INIT=16'h7000;
  LUT4 n19629_s19 (
    .F(n19629_23),
    .I0(n19639_38),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[48]),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[16]),
    .I3(n19599_44) 
);
defparam n19629_s19.INIT=16'h0777;
  LUT4 n19629_s20 (
    .F(n19629_24),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[48]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_6),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[112]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_6) 
);
defparam n19629_s20.INIT=16'h0777;
  LUT4 n19629_s21 (
    .F(n19629_25),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_6),
    .I1(main_basesoc_sdram_phaseinjector1_wrdata_storage[80]),
    .I2(n19629_27),
    .I3(n19629_28) 
);
defparam n19629_s21.INIT=16'h7000;
  LUT4 n19629_s22 (
    .F(n19629_26),
    .I0(n19629_35),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[48]),
    .I2(n19629_30),
    .I3(n19629_31) 
);
defparam n19629_s22.INIT=16'h7000;
  LUT4 n19631_s19 (
    .F(n19631_23),
    .I0(n19599_40),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[79]),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[15]),
    .I3(n19633_38) 
);
defparam n19631_s19.INIT=16'h0777;
  LUT4 n19631_s20 (
    .F(n19631_24),
    .I0(n19599_42),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[111]),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[79]),
    .I3(n19599_38) 
);
defparam n19631_s20.INIT=16'h0777;
  LUT4 n19631_s21 (
    .F(n19631_25),
    .I0(n19605_23),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[15]),
    .I2(n19631_27),
    .I3(n19631_28) 
);
defparam n19631_s21.INIT=16'h7000;
  LUT4 n19631_s22 (
    .F(n19631_26),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_6),
    .I1(main_basesoc_sdram_phaseinjector1_wrdata_storage[79]),
    .I2(n19631_29),
    .I3(n19631_30) 
);
defparam n19631_s22.INIT=16'h7000;
  LUT3 n19633_s22 (
    .F(n19633_26),
    .I0(n19601_35),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[110]),
    .I2(n19633_28) 
);
defparam n19633_s22.INIT=8'h70;
  LUT4 n19633_s23 (
    .F(n19633_27),
    .I0(n19633_29),
    .I1(n19633_30),
    .I2(n19633_31),
    .I3(n19633_32) 
);
defparam n19633_s23.INIT=16'h8000;
  LUT4 n19635_s21 (
    .F(n19635_25),
    .I0(main_basesoc_sdram_phaseinjector0_rddata_status[13]),
    .I1(n19599_44),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[13]),
    .I3(n19633_38) 
);
defparam n19635_s21.INIT=16'h0777;
  LUT4 n19635_s22 (
    .F(n19635_26),
    .I0(main_basesoc_sdram_phaseinjector0_rddata_status[109]),
    .I1(n19601_35),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[77]),
    .I3(n19599_40) 
);
defparam n19635_s22.INIT=16'h0777;
  LUT4 n19635_s23 (
    .F(n19635_27),
    .I0(n19635_29),
    .I1(n19635_30),
    .I2(n19635_31),
    .I3(n19635_32) 
);
defparam n19635_s23.INIT=16'h8000;
  LUT4 n19635_s24 (
    .F(n19635_28),
    .I0(n19483_13),
    .I1(main_basesoc_sdram_phaseinjector0_wrdata_storage[77]),
    .I2(n19635_33),
    .I3(n19635_34) 
);
defparam n19635_s24.INIT=16'h7000;
  LUT3 n19637_s21 (
    .F(n19637_25),
    .I0(n19599_40),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[76]),
    .I2(n19637_27) 
);
defparam n19637_s21.INIT=8'h70;
  LUT4 n19637_s22 (
    .F(n19637_26),
    .I0(n19637_28),
    .I1(n19637_29),
    .I2(n19637_30),
    .I3(n19637_31) 
);
defparam n19637_s22.INIT=16'h8000;
  LUT3 n19639_s22 (
    .F(n19639_26),
    .I0(n19601_35),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[107]),
    .I2(n19639_28) 
);
defparam n19639_s22.INIT=8'h70;
  LUT4 n19639_s23 (
    .F(n19639_27),
    .I0(n19639_29),
    .I1(n19639_30),
    .I2(n19639_31),
    .I3(n19639_32) 
);
defparam n19639_s23.INIT=16'h8000;
  LUT4 n19641_s21 (
    .F(n19641_25),
    .I0(n19601_35),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[106]),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[10]),
    .I3(n19599_44) 
);
defparam n19641_s21.INIT=16'h0777;
  LUT4 n19641_s22 (
    .F(n19641_26),
    .I0(n19641_29),
    .I1(n19641_30),
    .I2(n19641_31),
    .I3(n19641_32) 
);
defparam n19641_s22.INIT=16'h8000;
  LUT4 n19641_s23 (
    .F(n19641_27),
    .I0(n19599_40),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[74]),
    .I2(main_basesoc_sdram_phaseinjector1_address_storage[10]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re_8) 
);
defparam n19641_s23.INIT=16'h0777;
  LUT4 n19641_s24 (
    .F(n19641_28),
    .I0(n19633_38),
    .I1(main_basesoc_sdram_phaseinjector0_wrdata_storage[10]),
    .I2(n19641_33),
    .I3(n19641_34) 
);
defparam n19641_s24.INIT=16'h7000;
  LUT4 n19643_s21 (
    .F(n19643_25),
    .I0(main_basesoc_sdram_phaseinjector1_address_storage[9]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re_8),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[9]),
    .I3(n19633_38) 
);
defparam n19643_s21.INIT=16'h0777;
  LUT4 n19643_s22 (
    .F(n19643_26),
    .I0(n19601_35),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[105]),
    .I2(n19643_29),
    .I3(n19643_30) 
);
defparam n19643_s22.INIT=16'h7000;
  LUT4 n19643_s23 (
    .F(n19643_27),
    .I0(n19639_38),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[41]),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[9]),
    .I3(n19599_44) 
);
defparam n19643_s23.INIT=16'h0777;
  LUT3 n19643_s24 (
    .F(n19643_28),
    .I0(n19643_31),
    .I1(n19643_32),
    .I2(n19643_33) 
);
defparam n19643_s24.INIT=8'h80;
  LUT3 n19645_s21 (
    .F(n19645_25),
    .I0(n19601_35),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[104]),
    .I2(n19645_27) 
);
defparam n19645_s21.INIT=8'h70;
  LUT4 n19645_s22 (
    .F(n19645_26),
    .I0(n19645_28),
    .I1(n19645_29),
    .I2(n19645_30),
    .I3(n19645_31) 
);
defparam n19645_s22.INIT=16'h8000;
  LUT4 n19647_s23 (
    .F(n19647_27),
    .I0(n19639_38),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[39]),
    .I2(main_basesoc_sdram_phaseinjector1_command_storage[7]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_command0_re_8) 
);
defparam n19647_s23.INIT=16'h0777;
  LUT4 n19647_s24 (
    .F(n19647_28),
    .I0(n19599_40),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[71]),
    .I2(main_basesoc_sdram_phaseinjector1_address_storage[7]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re_8) 
);
defparam n19647_s24.INIT=16'h0777;
  LUT4 n19647_s25 (
    .F(n19647_29),
    .I0(n19601_35),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[103]),
    .I2(n19647_31),
    .I3(n19647_32) 
);
defparam n19647_s25.INIT=16'h7000;
  LUT4 n19647_s26 (
    .F(n19647_30),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_6),
    .I1(main_basesoc_sdram_phaseinjector1_wrdata_storage[39]),
    .I2(n19647_33),
    .I3(n19647_34) 
);
defparam n19647_s26.INIT=16'h7000;
  LUT4 n19649_s23 (
    .F(n19649_27),
    .I0(n19639_38),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[38]),
    .I2(main_basesoc_sdram_phaseinjector1_command_storage[6]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_command0_re_8) 
);
defparam n19649_s23.INIT=16'h0777;
  LUT4 n19649_s24 (
    .F(n19649_28),
    .I0(n19601_35),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[102]),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[6]),
    .I3(n19599_44) 
);
defparam n19649_s24.INIT=16'h0777;
  LUT4 n19649_s25 (
    .F(n19649_29),
    .I0(n19633_38),
    .I1(main_basesoc_sdram_phaseinjector0_wrdata_storage[6]),
    .I2(n19649_31),
    .I3(n19649_32) 
);
defparam n19649_s25.INIT=16'h7000;
  LUT4 n19649_s26 (
    .F(n19649_30),
    .I0(main_gw5ddrphy_rdly0_2_9),
    .I1(main_basesoc_sdram_phaseinjector0_command_storage[6]),
    .I2(n19649_33),
    .I3(n19649_34) 
);
defparam n19649_s26.INIT=16'h7000;
  LUT4 n19651_s23 (
    .F(n19651_27),
    .I0(n19639_38),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[37]),
    .I2(main_basesoc_sdram_phaseinjector1_address_storage[5]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re_8) 
);
defparam n19651_s23.INIT=16'h0777;
  LUT4 n19651_s24 (
    .F(n19651_28),
    .I0(main_basesoc_sdram_phaseinjector0_rddata_status[101]),
    .I1(n19601_35),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[69]),
    .I3(n19599_40) 
);
defparam n19651_s24.INIT=16'h0777;
  LUT4 n19651_s25 (
    .F(n19651_29),
    .I0(n19599_38),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[69]),
    .I2(n19651_31),
    .I3(n19651_32) 
);
defparam n19651_s25.INIT=16'h7000;
  LUT4 n19651_s26 (
    .F(n19651_30),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8),
    .I1(main_basesoc_sdram_phaseinjector0_wrdata_storage[37]),
    .I2(n19651_33),
    .I3(n19651_34) 
);
defparam n19651_s26.INIT=16'h7000;
  LUT4 n19653_s23 (
    .F(n19653_27),
    .I0(n19599_40),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[68]),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[4]),
    .I3(n19599_44) 
);
defparam n19653_s23.INIT=16'h0777;
  LUT4 n19653_s24 (
    .F(n19653_28),
    .I0(n19639_38),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[36]),
    .I2(main_basesoc_sdram_phaseinjector1_address_storage[4]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re_8) 
);
defparam n19653_s24.INIT=16'h0777;
  LUT4 n19653_s25 (
    .F(n19653_29),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_6),
    .I1(main_basesoc_sdram_phaseinjector1_wrdata_storage[36]),
    .I2(n19653_31),
    .I3(n19653_32) 
);
defparam n19653_s25.INIT=16'h7000;
  LUT4 n19653_s26 (
    .F(n19653_30),
    .I0(n19599_38),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[68]),
    .I2(n19653_33),
    .I3(n19653_34) 
);
defparam n19653_s26.INIT=16'h7000;
  LUT4 n19655_s24 (
    .F(n19655_28),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_6),
    .I1(main_basesoc_sdram_phaseinjector1_wrdata_storage[67]),
    .I2(n19655_32),
    .I3(n19655_33) 
);
defparam n19655_s24.INIT=16'h7000;
  LUT3 n19655_s25 (
    .F(n19655_29),
    .I0(n19599_42),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[99]),
    .I2(n19655_34) 
);
defparam n19655_s25.INIT=8'h70;
  LUT4 n19655_s26 (
    .F(n19655_30),
    .I0(n19655_35),
    .I1(n19655_36),
    .I2(n19655_37),
    .I3(n19655_38) 
);
defparam n19655_s26.INIT=16'h8000;
  LUT4 n19655_s27 (
    .F(n19655_31),
    .I0(n19599_40),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[67]),
    .I2(n19655_39),
    .I3(n19655_40) 
);
defparam n19655_s27.INIT=16'h7000;
  LUT4 n19657_s26 (
    .F(n19657_30),
    .I0(n19639_38),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[34]),
    .I2(main_basesoc_sdram_phaseinjector1_address_storage[2]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re_8) 
);
defparam n19657_s26.INIT=16'h0777;
  LUT4 n19657_s27 (
    .F(n19657_31),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_6),
    .I1(main_basesoc_sdram_phaseinjector1_wrdata_storage[98]),
    .I2(n19657_34),
    .I3(n19657_35) 
);
defparam n19657_s27.INIT=16'h7000;
  LUT4 n19657_s28 (
    .F(n19657_32),
    .I0(n19657_46),
    .I1(main_basesoc_sdram_master_p1_cas_n_8),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[66]),
    .I3(n19599_40) 
);
defparam n19657_s28.INIT=16'h0BBB;
  LUT4 n19657_s29 (
    .F(n19657_33),
    .I0(n19629_35),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[34]),
    .I2(n19657_37),
    .I3(n19657_38) 
);
defparam n19657_s29.INIT=16'h7000;
  LUT4 n19659_s26 (
    .F(n19659_30),
    .I0(n19639_38),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[33]),
    .I2(main_basesoc_sdram_phaseinjector1_address_storage[1]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re_8) 
);
defparam n19659_s26.INIT=16'h0777;
  LUT4 n19659_s27 (
    .F(n19659_31),
    .I0(n19659_34),
    .I1(n19659_35),
    .I2(n19659_36),
    .I3(n19659_37) 
);
defparam n19659_s27.INIT=16'h8000;
  LUT4 n19659_s28 (
    .F(n19659_32),
    .I0(n19659_38),
    .I1(n19659_39),
    .I2(n19659_40),
    .I3(n19659_41) 
);
defparam n19659_s28.INIT=16'h8000;
  LUT4 n19659_s29 (
    .F(n19659_33),
    .I0(n19633_38),
    .I1(main_basesoc_sdram_phaseinjector0_wrdata_storage[1]),
    .I2(n19659_42),
    .I3(n19659_43) 
);
defparam n19659_s29.INIT=16'h7000;
  LUT4 n19661_s26 (
    .F(n19661_30),
    .I0(n19599_44),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[0]),
    .I2(main_basesoc_sdram_phaseinjector1_address_storage[0]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re_8) 
);
defparam n19661_s26.INIT=16'h0777;
  LUT4 n19661_s27 (
    .F(n19661_31),
    .I0(n19661_34),
    .I1(n19661_35),
    .I2(n19661_36),
    .I3(n19661_37) 
);
defparam n19661_s27.INIT=16'h8000;
  LUT4 n19661_s28 (
    .F(n19661_32),
    .I0(n19661_38),
    .I1(n19661_39),
    .I2(n19661_40),
    .I3(n19661_41) 
);
defparam n19661_s28.INIT=16'h8000;
  LUT4 n19661_s29 (
    .F(n19661_33),
    .I0(n19633_38),
    .I1(main_basesoc_sdram_phaseinjector0_wrdata_storage[0]),
    .I2(n19661_42),
    .I3(n19661_43) 
);
defparam n19661_s29.INIT=16'h7000;
  LUT4 n20028_s6 (
    .F(n20028_10),
    .I0(n19506_5),
    .I1(main_basesoc_timer_load_storage[31]),
    .I2(main_basesoc_timer_reload_storage[31]),
    .I3(main_gw5ddrphy_rdly0_2_9) 
);
defparam n20028_s6.INIT=16'h0777;
  LUT4 n20030_s6 (
    .F(n20030_10),
    .I0(n19506_5),
    .I1(main_basesoc_timer_load_storage[30]),
    .I2(main_basesoc_timer_reload_storage[30]),
    .I3(main_gw5ddrphy_rdly0_2_9) 
);
defparam n20030_s6.INIT=16'h0777;
  LUT4 n20032_s6 (
    .F(n20032_10),
    .I0(n19506_5),
    .I1(main_basesoc_timer_load_storage[29]),
    .I2(main_basesoc_timer_reload_storage[29]),
    .I3(main_gw5ddrphy_rdly0_2_9) 
);
defparam n20032_s6.INIT=16'h0777;
  LUT4 n20034_s6 (
    .F(n20034_10),
    .I0(n19506_5),
    .I1(main_basesoc_timer_load_storage[28]),
    .I2(main_basesoc_timer_reload_storage[28]),
    .I3(main_gw5ddrphy_rdly0_2_9) 
);
defparam n20034_s6.INIT=16'h0777;
  LUT4 n20036_s6 (
    .F(n20036_10),
    .I0(n19506_5),
    .I1(main_basesoc_timer_load_storage[27]),
    .I2(main_basesoc_timer_reload_storage[27]),
    .I3(main_gw5ddrphy_rdly0_2_9) 
);
defparam n20036_s6.INIT=16'h0777;
  LUT4 n20038_s6 (
    .F(n20038_10),
    .I0(n19506_5),
    .I1(main_basesoc_timer_load_storage[26]),
    .I2(main_basesoc_timer_reload_storage[26]),
    .I3(main_gw5ddrphy_rdly0_2_9) 
);
defparam n20038_s6.INIT=16'h0777;
  LUT4 n20040_s6 (
    .F(n20040_10),
    .I0(n19506_5),
    .I1(main_basesoc_timer_load_storage[25]),
    .I2(main_basesoc_timer_reload_storage[25]),
    .I3(main_gw5ddrphy_rdly0_2_9) 
);
defparam n20040_s6.INIT=16'h0777;
  LUT4 n20042_s6 (
    .F(n20042_10),
    .I0(n19506_5),
    .I1(main_basesoc_timer_load_storage[24]),
    .I2(main_basesoc_timer_reload_storage[24]),
    .I3(main_gw5ddrphy_rdly0_2_9) 
);
defparam n20042_s6.INIT=16'h0777;
  LUT4 n20044_s6 (
    .F(n20044_10),
    .I0(n19506_5),
    .I1(main_basesoc_timer_load_storage[23]),
    .I2(main_basesoc_timer_reload_storage[23]),
    .I3(main_gw5ddrphy_rdly0_2_9) 
);
defparam n20044_s6.INIT=16'h0777;
  LUT4 n20046_s6 (
    .F(n20046_10),
    .I0(n19506_5),
    .I1(main_basesoc_timer_load_storage[22]),
    .I2(main_basesoc_timer_reload_storage[22]),
    .I3(main_gw5ddrphy_rdly0_2_9) 
);
defparam n20046_s6.INIT=16'h0777;
  LUT4 n20048_s6 (
    .F(n20048_10),
    .I0(n19506_5),
    .I1(main_basesoc_timer_load_storage[21]),
    .I2(main_basesoc_timer_reload_storage[21]),
    .I3(main_gw5ddrphy_rdly0_2_9) 
);
defparam n20048_s6.INIT=16'h0777;
  LUT4 n20050_s6 (
    .F(n20050_10),
    .I0(n19506_5),
    .I1(main_basesoc_timer_load_storage[20]),
    .I2(main_basesoc_timer_reload_storage[20]),
    .I3(main_gw5ddrphy_rdly0_2_9) 
);
defparam n20050_s6.INIT=16'h0777;
  LUT4 n20052_s6 (
    .F(n20052_10),
    .I0(n19506_5),
    .I1(main_basesoc_timer_load_storage[19]),
    .I2(main_basesoc_timer_reload_storage[19]),
    .I3(main_gw5ddrphy_rdly0_2_9) 
);
defparam n20052_s6.INIT=16'h0777;
  LUT4 n20054_s6 (
    .F(n20054_10),
    .I0(n19506_5),
    .I1(main_basesoc_timer_load_storage[18]),
    .I2(main_basesoc_timer_reload_storage[18]),
    .I3(main_gw5ddrphy_rdly0_2_9) 
);
defparam n20054_s6.INIT=16'h0777;
  LUT4 n20056_s6 (
    .F(n20056_10),
    .I0(n19506_5),
    .I1(main_basesoc_timer_load_storage[17]),
    .I2(main_basesoc_timer_reload_storage[17]),
    .I3(main_gw5ddrphy_rdly0_2_9) 
);
defparam n20056_s6.INIT=16'h0777;
  LUT4 n20058_s6 (
    .F(n20058_10),
    .I0(n19506_5),
    .I1(main_basesoc_timer_load_storage[16]),
    .I2(main_basesoc_timer_reload_storage[16]),
    .I3(main_gw5ddrphy_rdly0_2_9) 
);
defparam n20058_s6.INIT=16'h0777;
  LUT4 n20060_s6 (
    .F(n20060_10),
    .I0(n19506_5),
    .I1(main_basesoc_timer_load_storage[15]),
    .I2(main_basesoc_timer_reload_storage[15]),
    .I3(main_gw5ddrphy_rdly0_2_9) 
);
defparam n20060_s6.INIT=16'h0777;
  LUT4 n20062_s6 (
    .F(n20062_10),
    .I0(n19506_5),
    .I1(main_basesoc_timer_load_storage[14]),
    .I2(main_basesoc_timer_reload_storage[14]),
    .I3(main_gw5ddrphy_rdly0_2_9) 
);
defparam n20062_s6.INIT=16'h0777;
  LUT4 n20064_s6 (
    .F(n20064_10),
    .I0(n19506_5),
    .I1(main_basesoc_timer_load_storage[13]),
    .I2(main_basesoc_timer_reload_storage[13]),
    .I3(main_gw5ddrphy_rdly0_2_9) 
);
defparam n20064_s6.INIT=16'h0777;
  LUT4 n20066_s6 (
    .F(n20066_10),
    .I0(n19506_5),
    .I1(main_basesoc_timer_load_storage[12]),
    .I2(main_basesoc_timer_reload_storage[12]),
    .I3(main_gw5ddrphy_rdly0_2_9) 
);
defparam n20066_s6.INIT=16'h0777;
  LUT4 n20068_s6 (
    .F(n20068_10),
    .I0(n19506_5),
    .I1(main_basesoc_timer_load_storage[11]),
    .I2(main_basesoc_timer_reload_storage[11]),
    .I3(main_gw5ddrphy_rdly0_2_9) 
);
defparam n20068_s6.INIT=16'h0777;
  LUT4 n20070_s6 (
    .F(n20070_10),
    .I0(n19506_5),
    .I1(main_basesoc_timer_load_storage[10]),
    .I2(main_basesoc_timer_reload_storage[10]),
    .I3(main_gw5ddrphy_rdly0_2_9) 
);
defparam n20070_s6.INIT=16'h0777;
  LUT4 n20072_s6 (
    .F(n20072_10),
    .I0(n19506_5),
    .I1(main_basesoc_timer_load_storage[9]),
    .I2(main_basesoc_timer_reload_storage[9]),
    .I3(main_gw5ddrphy_rdly0_2_9) 
);
defparam n20072_s6.INIT=16'h0777;
  LUT4 n20074_s6 (
    .F(n20074_10),
    .I0(n19506_5),
    .I1(main_basesoc_timer_load_storage[8]),
    .I2(main_basesoc_timer_reload_storage[8]),
    .I3(main_gw5ddrphy_rdly0_2_9) 
);
defparam n20074_s6.INIT=16'h0777;
  LUT4 n20076_s6 (
    .F(n20076_10),
    .I0(n19506_5),
    .I1(main_basesoc_timer_load_storage[7]),
    .I2(main_basesoc_timer_reload_storage[7]),
    .I3(main_gw5ddrphy_rdly0_2_9) 
);
defparam n20076_s6.INIT=16'h0777;
  LUT4 n20078_s6 (
    .F(n20078_10),
    .I0(n19506_5),
    .I1(main_basesoc_timer_load_storage[6]),
    .I2(main_basesoc_timer_reload_storage[6]),
    .I3(main_gw5ddrphy_rdly0_2_9) 
);
defparam n20078_s6.INIT=16'h0777;
  LUT4 n20080_s6 (
    .F(n20080_10),
    .I0(n19506_5),
    .I1(main_basesoc_timer_load_storage[5]),
    .I2(main_basesoc_timer_reload_storage[5]),
    .I3(main_gw5ddrphy_rdly0_2_9) 
);
defparam n20080_s6.INIT=16'h0777;
  LUT4 n20082_s6 (
    .F(n20082_10),
    .I0(n19506_5),
    .I1(main_basesoc_timer_load_storage[4]),
    .I2(main_basesoc_timer_reload_storage[4]),
    .I3(main_gw5ddrphy_rdly0_2_9) 
);
defparam n20082_s6.INIT=16'h0777;
  LUT4 n20084_s6 (
    .F(n20084_10),
    .I0(n19506_5),
    .I1(main_basesoc_timer_load_storage[3]),
    .I2(main_basesoc_timer_reload_storage[3]),
    .I3(main_gw5ddrphy_rdly0_2_9) 
);
defparam n20084_s6.INIT=16'h0777;
  LUT4 n20086_s6 (
    .F(n20086_10),
    .I0(n19506_5),
    .I1(main_basesoc_timer_load_storage[2]),
    .I2(main_basesoc_timer_reload_storage[2]),
    .I3(main_gw5ddrphy_rdly0_2_9) 
);
defparam n20086_s6.INIT=16'h0777;
  LUT4 n20088_s6 (
    .F(n20088_10),
    .I0(n19506_5),
    .I1(main_basesoc_timer_load_storage[1]),
    .I2(main_basesoc_timer_reload_storage[1]),
    .I3(main_gw5ddrphy_rdly0_2_9) 
);
defparam n20088_s6.INIT=16'h0777;
  LUT4 n20089_s11 (
    .F(n20089_15),
    .I0(n19506_5),
    .I1(main_basesoc_timer_load_storage[0]),
    .I2(main_basesoc_timer_en_storage),
    .I3(main_gw5ddrphy_rdly0_2_10) 
);
defparam n20089_s11.INIT=16'h0777;
  LUT4 n20089_s12 (
    .F(n20089_16),
    .I0(main_gw5ddrphy_rdly0_2_9),
    .I1(main_basesoc_timer_reload_storage[0]),
    .I2(n20089_17),
    .I3(n20089_18) 
);
defparam n20089_s12.INIT=16'h7000;
  LUT2 n20218_s7 (
    .F(n20218_11),
    .I0(main_basesoc_uart_enable_storage[1]),
    .I1(main_gw5ddrphy_burstdet_seen_status_3_13) 
);
defparam n20218_s7.INIT=4'h8;
  LUT4 n20218_s8 (
    .F(n20218_12),
    .I0(main_basesoc_uart_rx_fifo_readable),
    .I1(n30867_4),
    .I2(main_basesoc_uart_rx_pending),
    .I3(n16867_13) 
);
defparam n20218_s8.INIT=16'h0777;
  LUT4 n20219_s13 (
    .F(n20219_17),
    .I0(main_basesoc_uart_rx_fifo_level0[4]),
    .I1(main_basesoc_uart_rx_fifo_syncfifo_re_4),
    .I2(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8),
    .I3(n20219_19) 
);
defparam n20219_s13.INIT=16'h7F00;
  LUT4 n20219_s14 (
    .F(n20219_18),
    .I0(main_gw5ddrphy_rdly0_2_9),
    .I1(n30867_4),
    .I2(main_basesoc_uart_tx_fifo_syncfifo_writable),
    .I3(n20219_20) 
);
defparam n20219_s14.INIT=16'h3500;
  LUT4 n16280_s4 (
    .F(n16280_9),
    .I0(main_basesoc_tx_phase[10]),
    .I1(main_basesoc_tx_phase[11]),
    .I2(n16280_10),
    .I3(main_basesoc_tx_phase_10_10) 
);
defparam n16280_s4.INIT=16'h1000;
  LUT4 n16277_s4 (
    .F(n16277_9),
    .I0(n16280_9),
    .I1(main_basesoc_tx_phase[16]),
    .I2(main_basesoc_tx_phase[18]),
    .I3(main_basesoc_tx_phase[17]) 
);
defparam n16277_s4.INIT=16'h000B;
  LUT2 n16270_s4 (
    .F(n16270_9),
    .I0(main_basesoc_tx_phase[24]),
    .I1(main_basesoc_tx_phase[25]) 
);
defparam n16270_s4.INIT=4'h8;
  LUT2 n16267_s4 (
    .F(n16267_9),
    .I0(main_basesoc_tx_phase[28]),
    .I1(n16268_11) 
);
defparam n16267_s4.INIT=4'h8;
  LUT3 n16266_s4 (
    .F(n16266_9),
    .I0(main_basesoc_tx_phase[28]),
    .I1(main_basesoc_tx_phase[29]),
    .I2(n16268_11) 
);
defparam n16266_s4.INIT=8'h80;
  LUT4 n16265_s5 (
    .F(n16265_11),
    .I0(main_basesoc_tx_phase[28]),
    .I1(main_basesoc_tx_phase[29]),
    .I2(main_basesoc_tx_phase[30]),
    .I3(n16268_11) 
);
defparam n16265_s5.INIT=16'h8000;
  LUT4 n16367_s4 (
    .F(n16367_9),
    .I0(main_basesoc_rx_phase[2]),
    .I1(main_basesoc_rx_phase[3]),
    .I2(main_basesoc_rx_phase[4]),
    .I3(main_basesoc_rx_phase[5]) 
);
defparam n16367_s4.INIT=16'h0007;
  LUT3 n16357_s4 (
    .F(n16357_9),
    .I0(main_basesoc_rx_phase[15]),
    .I1(n16364_11),
    .I2(n16358_11) 
);
defparam n16357_s4.INIT=8'h10;
  LUT4 n16354_s4 (
    .F(n16354_9),
    .I0(n16357_9),
    .I1(main_basesoc_rx_phase[16]),
    .I2(main_basesoc_rx_phase[18]),
    .I3(main_basesoc_rx_phase[17]) 
);
defparam n16354_s4.INIT=16'h000B;
  LUT4 n16349_s4 (
    .F(n16349_9),
    .I0(n16354_9),
    .I1(main_basesoc_rx_phase[19]),
    .I2(main_basesoc_rx_phase[20]),
    .I3(n16349_10) 
);
defparam n16349_s4.INIT=16'hF400;
  LUT2 n16347_s4 (
    .F(n16347_9),
    .I0(main_basesoc_rx_phase[23]),
    .I1(n16349_9) 
);
defparam n16347_s4.INIT=4'h1;
  LUT3 n16346_s4 (
    .F(n16346_9),
    .I0(main_basesoc_rx_phase[24]),
    .I1(main_basesoc_rx_phase[25]),
    .I2(main_basesoc_rx_phase[26]) 
);
defparam n16346_s4.INIT=8'h80;
  LUT4 n16345_s4 (
    .F(n16345_9),
    .I0(main_basesoc_rx_phase[24]),
    .I1(main_basesoc_rx_phase[25]),
    .I2(main_basesoc_rx_phase[26]),
    .I3(main_basesoc_rx_phase[27]) 
);
defparam n16345_s4.INIT=16'h8000;
  LUT3 n16343_s4 (
    .F(n16343_9),
    .I0(main_basesoc_rx_phase[28]),
    .I1(main_basesoc_rx_phase[29]),
    .I2(n16345_9) 
);
defparam n16343_s4.INIT=8'h80;
  LUT3 n17590_s2 (
    .F(n17590_6),
    .I0(main_basesoc_sdram_zqcs_executer_counter[0]),
    .I1(main_basesoc_sdram_zqcs_executer_counter[1]),
    .I2(main_basesoc_sdram_zqcs_executer_counter[2]) 
);
defparam n17590_s2.INIT=8'h80;
  LUT4 n17483_s2 (
    .F(n17483_6),
    .I0(main_basesoc_sdram_sequencer_counter[0]),
    .I1(main_basesoc_sdram_sequencer_counter[1]),
    .I2(main_basesoc_sdram_sequencer_counter[2]),
    .I3(main_basesoc_sdram_sequencer_counter[3]) 
);
defparam n17483_s2.INIT=16'h8000;
  LUT2 n16818_s2 (
    .F(n16818_6),
    .I0(main_gw5ddrphy_rdly0_2_10),
    .I1(n16867_11) 
);
defparam n16818_s2.INIT=4'h8;
  LUT2 n16816_s2 (
    .F(n16816_6),
    .I0(main_gw5ddrphy_rdly3[1]),
    .I1(main_gw5ddrphy_rdly3[0]) 
);
defparam n16816_s2.INIT=4'h8;
  LUT2 n16764_s2 (
    .F(n16764_6),
    .I0(main_gw5ddrphy_rdly2[1]),
    .I1(main_gw5ddrphy_rdly2[0]) 
);
defparam n16764_s2.INIT=4'h8;
  LUT2 n16712_s2 (
    .F(n16712_6),
    .I0(main_gw5ddrphy_rdly1[1]),
    .I1(main_gw5ddrphy_rdly1[0]) 
);
defparam n16712_s2.INIT=4'h8;
  LUT2 n16660_s2 (
    .F(n16660_6),
    .I0(main_gw5ddrphy_rdly0[1]),
    .I1(main_gw5ddrphy_rdly0[0]) 
);
defparam n16660_s2.INIT=4'h8;
  LUT4 n15958_s2 (
    .F(n15958_6),
    .I0(main_gw5ddrphy_counter[0]),
    .I1(main_gw5ddrphy_counter[1]),
    .I2(main_gw5ddrphy_counter[2]),
    .I3(main_gw5ddrphy_counter[3]) 
);
defparam n15958_s2.INIT=16'h8000;
  LUT4 builder_array_muxed13_s6 (
    .F(builder_array_muxed13_11),
    .I0(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_6),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_13),
    .I2(builder_multiplexer_state[0]),
    .I3(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_17) 
);
defparam builder_array_muxed13_s6.INIT=16'hB000;
  LUT4 builder_array_muxed13_s7 (
    .F(builder_array_muxed13_12),
    .I0(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_8),
    .I1(builder_array_muxed13_13),
    .I2(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_11),
    .I3(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_5) 
);
defparam builder_array_muxed13_s7.INIT=16'h8BBB;
  LUT4 builder_array_muxed8_0_s6 (
    .F(builder_array_muxed8_0_11),
    .I0(builder_array_muxed8_0_13),
    .I1(builder_array_muxed8_0_14),
    .I2(builder_array_muxed8_0_15),
    .I3(main_basesoc_sdram_choose_cmd_grant[2]) 
);
defparam builder_array_muxed8_0_s6.INIT=16'hF0EE;
  LUT4 builder_array_muxed8_0_s7 (
    .F(builder_array_muxed8_0_12),
    .I0(builder_array_muxed8_0_16),
    .I1(builder_array_muxed8_0_17),
    .I2(builder_array_muxed8_0_18),
    .I3(main_basesoc_sdram_choose_req_grant[2]) 
);
defparam builder_array_muxed8_0_s7.INIT=16'hF0EE;
  LUT4 builder_array_muxed8_1_s6 (
    .F(builder_array_muxed8_1_11),
    .I0(builder_array_muxed8_1_13),
    .I1(builder_array_muxed8_1_14),
    .I2(main_basesoc_sdram_choose_cmd_grant[2]),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam builder_array_muxed8_1_s6.INIT=16'hCA00;
  LUT4 builder_array_muxed8_1_s7 (
    .F(builder_array_muxed8_1_12),
    .I0(builder_array_muxed8_1_15),
    .I1(builder_array_muxed8_1_16),
    .I2(main_basesoc_sdram_choose_req_grant[2]),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam builder_array_muxed8_1_s7.INIT=16'h3500;
  LUT3 builder_array_muxed8_2_s6 (
    .F(builder_array_muxed8_2_11),
    .I0(builder_array_muxed8_2_13),
    .I1(builder_array_muxed8_2_14),
    .I2(main_basesoc_sdram_choose_cmd_grant[2]) 
);
defparam builder_array_muxed8_2_s6.INIT=8'h53;
  LUT4 builder_array_muxed8_2_s7 (
    .F(builder_array_muxed8_2_12),
    .I0(builder_array_muxed8_2_31),
    .I1(builder_array_muxed8_2_16),
    .I2(builder_array_muxed8_2_17),
    .I3(main_basesoc_sdram_choose_req_grant[2]) 
);
defparam builder_array_muxed8_2_s7.INIT=16'hF0EE;
  LUT3 builder_array_muxed8_3_s6 (
    .F(builder_array_muxed8_3_11),
    .I0(builder_array_muxed8_3_13),
    .I1(builder_array_muxed8_3_14),
    .I2(main_basesoc_sdram_choose_cmd_grant[2]) 
);
defparam builder_array_muxed8_3_s6.INIT=8'h3A;
  LUT3 builder_array_muxed8_3_s7 (
    .F(builder_array_muxed8_3_12),
    .I0(builder_array_muxed8_3_15),
    .I1(builder_array_muxed8_3_16),
    .I2(main_basesoc_sdram_choose_req_grant[2]) 
);
defparam builder_array_muxed8_3_s7.INIT=8'hCA;
  LUT3 builder_array_muxed8_4_s6 (
    .F(builder_array_muxed8_4_11),
    .I0(builder_array_muxed8_4_13),
    .I1(builder_array_muxed8_4_14),
    .I2(main_basesoc_sdram_choose_cmd_grant[2]) 
);
defparam builder_array_muxed8_4_s6.INIT=8'h3A;
  LUT3 builder_array_muxed8_4_s7 (
    .F(builder_array_muxed8_4_12),
    .I0(builder_array_muxed8_4_15),
    .I1(builder_array_muxed8_4_16),
    .I2(builder_array_muxed8_4_17) 
);
defparam builder_array_muxed8_4_s7.INIT=8'h07;
  LUT3 builder_array_muxed8_5_s6 (
    .F(builder_array_muxed8_5_11),
    .I0(builder_array_muxed8_5_13),
    .I1(builder_array_muxed8_5_14),
    .I2(main_basesoc_sdram_choose_cmd_grant[2]) 
);
defparam builder_array_muxed8_5_s6.INIT=8'hCA;
  LUT3 builder_array_muxed8_5_s7 (
    .F(builder_array_muxed8_5_12),
    .I0(builder_array_muxed8_5_15),
    .I1(builder_array_muxed8_5_16),
    .I2(main_basesoc_sdram_choose_req_grant[2]) 
);
defparam builder_array_muxed8_5_s7.INIT=8'h3A;
  LUT3 builder_array_muxed8_6_s6 (
    .F(builder_array_muxed8_6_11),
    .I0(builder_array_muxed8_6_13),
    .I1(builder_array_muxed8_6_14),
    .I2(main_basesoc_sdram_choose_cmd_grant[2]) 
);
defparam builder_array_muxed8_6_s6.INIT=8'hCA;
  LUT3 builder_array_muxed8_6_s7 (
    .F(builder_array_muxed8_6_12),
    .I0(builder_array_muxed8_6_15),
    .I1(builder_array_muxed8_6_16),
    .I2(main_basesoc_sdram_choose_req_grant[2]) 
);
defparam builder_array_muxed8_6_s7.INIT=8'h35;
  LUT3 builder_array_muxed8_7_s6 (
    .F(builder_array_muxed8_7_11),
    .I0(builder_array_muxed8_7_13),
    .I1(builder_array_muxed8_7_14),
    .I2(main_basesoc_sdram_choose_cmd_grant[2]) 
);
defparam builder_array_muxed8_7_s6.INIT=8'hCA;
  LUT3 builder_array_muxed8_7_s7 (
    .F(builder_array_muxed8_7_12),
    .I0(builder_array_muxed8_7_15),
    .I1(builder_array_muxed8_7_16),
    .I2(main_basesoc_sdram_choose_req_grant[2]) 
);
defparam builder_array_muxed8_7_s7.INIT=8'hCA;
  LUT3 builder_array_muxed8_8_s6 (
    .F(builder_array_muxed8_8_11),
    .I0(builder_array_muxed8_8_13),
    .I1(builder_array_muxed8_8_14),
    .I2(main_basesoc_sdram_choose_cmd_grant[2]) 
);
defparam builder_array_muxed8_8_s6.INIT=8'h3A;
  LUT3 builder_array_muxed8_8_s7 (
    .F(builder_array_muxed8_8_12),
    .I0(builder_array_muxed8_8_15),
    .I1(builder_array_muxed8_8_16),
    .I2(main_basesoc_sdram_choose_req_grant[2]) 
);
defparam builder_array_muxed8_8_s7.INIT=8'h3A;
  LUT3 builder_array_muxed8_9_s6 (
    .F(builder_array_muxed8_9_11),
    .I0(builder_array_muxed8_9_13),
    .I1(builder_array_muxed8_9_14),
    .I2(main_basesoc_sdram_choose_cmd_grant[2]) 
);
defparam builder_array_muxed8_9_s6.INIT=8'hCA;
  LUT3 builder_array_muxed8_9_s7 (
    .F(builder_array_muxed8_9_12),
    .I0(builder_array_muxed8_9_15),
    .I1(builder_array_muxed8_9_16),
    .I2(main_basesoc_sdram_choose_req_grant[2]) 
);
defparam builder_array_muxed8_9_s7.INIT=8'h35;
  LUT4 builder_array_muxed8_11_s6 (
    .F(builder_array_muxed8_11_11),
    .I0(builder_array_muxed8_11_13),
    .I1(builder_array_muxed8_11_14),
    .I2(main_basesoc_sdram_choose_cmd_grant[2]),
    .I3(builder_array_muxed8_11_15) 
);
defparam builder_array_muxed8_11_s6.INIT=16'hEC0C;
  LUT4 builder_array_muxed8_11_s7 (
    .F(builder_array_muxed8_11_12),
    .I0(builder_array_muxed8_11_16),
    .I1(builder_array_muxed8_11_17),
    .I2(main_basesoc_sdram_choose_req_grant[2]),
    .I3(builder_array_muxed8_11_18) 
);
defparam builder_array_muxed8_11_s7.INIT=16'h305F;
  LUT4 builder_array_muxed8_12_s6 (
    .F(builder_array_muxed8_12_11),
    .I0(builder_array_muxed8_12_13),
    .I1(builder_array_muxed8_12_14),
    .I2(builder_array_muxed8_12_15),
    .I3(builder_array_muxed8_12_16) 
);
defparam builder_array_muxed8_12_s6.INIT=16'h004F;
  LUT4 builder_array_muxed8_12_s7 (
    .F(builder_array_muxed8_12_12),
    .I0(builder_array_muxed8_12_17),
    .I1(builder_array_muxed8_12_18),
    .I2(builder_array_muxed8_12_19),
    .I3(main_basesoc_sdram_choose_req_grant[2]) 
);
defparam builder_array_muxed8_12_s7.INIT=16'h0FBB;
  LUT4 builder_array_muxed8_13_s6 (
    .F(builder_array_muxed8_13_11),
    .I0(builder_array_muxed8_13_34),
    .I1(builder_array_muxed8_13_14),
    .I2(builder_array_muxed8_13_15),
    .I3(main_basesoc_sdram_choose_cmd_grant[2]) 
);
defparam builder_array_muxed8_13_s6.INIT=16'h0FBB;
  LUT4 builder_array_muxed8_13_s7 (
    .F(builder_array_muxed8_13_12),
    .I0(builder_array_muxed8_13_16),
    .I1(builder_array_muxed8_13_17),
    .I2(main_basesoc_sdram_choose_req_grant[2]),
    .I3(builder_array_muxed8_13_18) 
);
defparam builder_array_muxed8_13_s7.INIT=16'h3730;
  LUT4 builder_array_muxed8_14_s6 (
    .F(builder_array_muxed8_14_11),
    .I0(builder_array_muxed8_14_30),
    .I1(builder_array_muxed8_14_14),
    .I2(main_basesoc_sdram_choose_cmd_grant[2]),
    .I3(builder_array_muxed8_14_15) 
);
defparam builder_array_muxed8_14_s6.INIT=16'h2F30;
  LUT4 builder_array_muxed8_14_s7 (
    .F(builder_array_muxed8_14_12),
    .I0(builder_array_muxed8_14_16),
    .I1(builder_array_muxed8_14_17),
    .I2(main_basesoc_sdram_choose_req_grant[2]),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam builder_array_muxed8_14_s7.INIT=16'h3500;
  LUT4 builder_interface1_we_wishbone2csr_next_value3_s3 (
    .F(builder_interface1_we_wishbone2csr_next_value3_7),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[0]),
    .I1(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[1]),
    .I2(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[2]),
    .I3(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[3]) 
);
defparam builder_interface1_we_wishbone2csr_next_value3_s3.INIT=16'h0001;
  LUT3 n1410_s2 (
    .F(n1410_6),
    .I0(main_basesoc_tx_count[0]),
    .I1(main_basesoc_tx_count[1]),
    .I2(main_basesoc_tx_count[2]) 
);
defparam n1410_s2.INIT=8'h80;
  LUT3 n1477_s2 (
    .F(n1477_6),
    .I0(main_basesoc_rx_count[0]),
    .I1(main_basesoc_rx_count[1]),
    .I2(main_basesoc_rx_count[2]) 
);
defparam n1477_s2.INIT=8'h80;
  LUT4 builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re_s2 (
    .F(builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re_6),
    .I0(builder_interface1_adr[2]),
    .I1(builder_interface1_adr[3]),
    .I2(n16867_7),
    .I3(n19605_26) 
);
defparam builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re_s2.INIT=16'h1000;
  LUT4 builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_s2 (
    .F(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_6),
    .I0(builder_interface1_adr[2]),
    .I1(builder_interface1_adr[3]),
    .I2(main_gw5ddrphy_rdly0_2_11),
    .I3(n19605_26) 
);
defparam builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_s2.INIT=16'h1000;
  LUT4 builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_s2 (
    .F(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_6),
    .I0(builder_interface1_adr[2]),
    .I1(builder_interface1_adr[3]),
    .I2(main_basesoc_sdram_master_p1_cas_n_5),
    .I3(n19605_26) 
);
defparam builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_s2.INIT=16'h1000;
  LUT4 builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_s2 (
    .F(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_6),
    .I0(builder_interface1_adr[2]),
    .I1(builder_interface1_adr[3]),
    .I2(n30867_5),
    .I3(n19605_26) 
);
defparam builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_s2.INIT=16'h1000;
  LUT4 n18785_s3 (
    .F(n18785_7),
    .I0(main_basesoc_sdram_choose_cmd_grant[0]),
    .I1(n18934_8),
    .I2(main_basesoc_sdram_choose_cmd_grant[2]),
    .I3(n18935_22) 
);
defparam n18785_s3.INIT=16'h8F00;
  LUT4 n18786_s3 (
    .F(n18786_7),
    .I0(main_basesoc_sdram_choose_cmd_grant[1]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_7),
    .I2(n18786_9),
    .I3(n18785_13) 
);
defparam n18786_s3.INIT=16'h4F00;
  LUT3 n18808_s3 (
    .F(n18808_7),
    .I0(n18808_10),
    .I1(builder_bankmachine5_state[2]),
    .I2(builder_bankmachine5_state[0]) 
);
defparam n18808_s3.INIT=8'h10;
  LUT3 n18808_s5 (
    .F(n18808_9),
    .I0(n18850_9),
    .I1(n18935_20),
    .I2(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_7) 
);
defparam n18808_s5.INIT=8'h0E;
  LUT2 n18849_s4 (
    .F(n18849_8),
    .I0(n18934_8),
    .I1(n18785_11) 
);
defparam n18849_s4.INIT=4'h4;
  LUT3 n18850_s3 (
    .F(n18850_7),
    .I0(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_7),
    .I1(main_basesoc_sdram_choose_cmd_grant[0]),
    .I2(n18892_11) 
);
defparam n18850_s3.INIT=8'hB0;
  LUT4 n18850_s5 (
    .F(n18850_9),
    .I0(n18850_10),
    .I1(builder_bankmachine4_next_state_2_19),
    .I2(builder_bankmachine4_state[0]),
    .I3(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam n18850_s5.INIT=16'h007F;
  LUT4 n18892_s4 (
    .F(n18892_8),
    .I0(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_7),
    .I1(n18892_13),
    .I2(n18892_11),
    .I3(n18850_12) 
);
defparam n18892_s4.INIT=16'h1F00;
  LUT4 n18934_s3 (
    .F(n18934_7),
    .I0(n18935_20),
    .I1(n18808_7),
    .I2(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_7),
    .I3(n18785_11) 
);
defparam n18934_s3.INIT=16'h0100;
  LUT4 n18934_s4 (
    .F(n18934_8),
    .I0(builder_bankmachine0_next_state_2_19),
    .I1(main_basesoc_sdram_bankmachine0_trccon_ready),
    .I2(builder_bankmachine0_state[1]),
    .I3(n18934_10) 
);
defparam n18934_s4.INIT=16'hCA00;
  LUT3 n18934_s5 (
    .F(n18934_9),
    .I0(n18808_9),
    .I1(n18934_11),
    .I2(n18785_11) 
);
defparam n18934_s5.INIT=8'hD0;
  LUT3 n18959_s2 (
    .F(n18959_6),
    .I0(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_5),
    .I1(main_basesoc_sdram_choose_req_grant[0]),
    .I2(main_basesoc_sdram_choose_req_grant[2]) 
);
defparam n18959_s2.INIT=8'hB0;
  LUT4 n18959_s3 (
    .F(n18959_7),
    .I0(n18850_9),
    .I1(main_basesoc_sdram_choose_cmd_ce_5),
    .I2(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_8),
    .I3(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_6) 
);
defparam n18959_s3.INIT=16'h000E;
  LUT3 n18960_s2 (
    .F(n18960_6),
    .I0(n18959_7),
    .I1(main_basesoc_sdram_choose_req_grant[1]),
    .I2(n19109_29) 
);
defparam n18960_s2.INIT=8'h70;
  LUT2 n18960_s3 (
    .F(n18960_7),
    .I0(n18960_8),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_6) 
);
defparam n18960_s3.INIT=4'h4;
  LUT2 n18982_s3 (
    .F(n18982_7),
    .I0(main_basesoc_sdram_choose_req_grant[0]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_5) 
);
defparam n18982_s3.INIT=4'h4;
  LUT3 n18982_s4 (
    .F(n18982_8),
    .I0(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_5),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_5),
    .I2(n19107_7) 
);
defparam n18982_s4.INIT=8'h0D;
  LUT2 n18982_s5 (
    .F(n18982_9),
    .I0(n19002_7),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_6) 
);
defparam n18982_s5.INIT=4'h1;
  LUT3 n18982_s6 (
    .F(n18982_10),
    .I0(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_13),
    .I1(n19002_7),
    .I2(n19109_27) 
);
defparam n18982_s6.INIT=8'h0E;
  LUT4 n19024_s3 (
    .F(n19024_7),
    .I0(n19109_27),
    .I1(main_basesoc_sdram_choose_req_grant[0]),
    .I2(n18960_7),
    .I3(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_5) 
);
defparam n19024_s3.INIT=16'h0B00;
  LUT2 n19044_s2 (
    .F(n19044_6),
    .I0(main_basesoc_sdram_choose_req_grant[1]),
    .I1(n19109_29) 
);
defparam n19044_s2.INIT=4'h4;
  LUT2 n19066_s3 (
    .F(n19066_7),
    .I0(n19002_7),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_13) 
);
defparam n19066_s3.INIT=4'h1;
  LUT3 n19066_s4 (
    .F(n19066_8),
    .I0(n19002_7),
    .I1(main_basesoc_sdram_choose_req_grant[0]),
    .I2(n19109_27) 
);
defparam n19066_s4.INIT=8'h0E;
  LUT3 n19107_s3 (
    .F(n19107_7),
    .I0(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_5),
    .I1(main_basesoc_sdram_time0_4_9),
    .I2(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_9) 
);
defparam n19107_s3.INIT=8'h41;
  LUT2 n18760_s3 (
    .F(n18760_7),
    .I0(main_basesoc_sdram_time1[0]),
    .I1(main_basesoc_sdram_time1[1]) 
);
defparam n18760_s3.INIT=4'h1;
  LUT3 n18743_s3 (
    .F(n18743_7),
    .I0(main_basesoc_sdram_time0[0]),
    .I1(main_basesoc_sdram_time0[1]),
    .I2(main_basesoc_sdram_time0[2]) 
);
defparam n18743_s3.INIT=8'h01;
  LUT2 n18728_s2 (
    .F(n18728_6),
    .I0(main_basesoc_sdram_bankmachine7_trascon_count[0]),
    .I1(main_basesoc_sdram_bankmachine7_trascon_count[1]) 
);
defparam n18728_s2.INIT=4'h9;
  LUT2 n18715_s2 (
    .F(n18715_6),
    .I0(main_basesoc_sdram_bankmachine7_trccon_count[0]),
    .I1(main_basesoc_sdram_bankmachine7_trccon_count[1]) 
);
defparam n18715_s2.INIT=4'h9;
  LUT2 n18446_s2 (
    .F(n18446_6),
    .I0(main_basesoc_sdram_bankmachine5_trascon_count[0]),
    .I1(main_basesoc_sdram_bankmachine5_trascon_count[1]) 
);
defparam n18446_s2.INIT=4'h9;
  LUT2 n18433_s2 (
    .F(n18433_6),
    .I0(main_basesoc_sdram_bankmachine5_trccon_count[0]),
    .I1(main_basesoc_sdram_bankmachine5_trccon_count[1]) 
);
defparam n18433_s2.INIT=4'h9;
  LUT2 n18136_s2 (
    .F(n18136_6),
    .I0(main_basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .I1(main_basesoc_sdram_bankmachine3_twtpcon_count[1]) 
);
defparam n18136_s2.INIT=4'h1;
  LUT4 n17559_s2 (
    .F(n17559_6),
    .I0(builder_multiplexer_state[1]),
    .I1(main_basesoc_sdram_sequencer_counter_6_13),
    .I2(main_basesoc_sdram_sequencer_counter_6_10),
    .I3(main_basesoc_sdram_sequencer_counter_6_11) 
);
defparam n17559_s2.INIT=16'h8000;
  LUT4 n18787_s2 (
    .F(n18787_6),
    .I0(main_basesoc_sdram_choose_cmd_grant[0]),
    .I1(n18935_23),
    .I2(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_7),
    .I3(n18808_7) 
);
defparam n18787_s2.INIT=16'h004F;
  LUT2 n18807_s2 (
    .F(n18807_6),
    .I0(n18934_8),
    .I1(main_basesoc_sdram_choose_cmd_grant[1]) 
);
defparam n18807_s2.INIT=4'h4;
  LUT3 n18829_s2 (
    .F(n18829_6),
    .I0(n18892_11),
    .I1(main_basesoc_sdram_choose_cmd_grant[0]),
    .I2(n18850_12) 
);
defparam n18829_s2.INIT=8'hD0;
  LUT4 n18869_s2 (
    .F(n18869_6),
    .I0(n18850_9),
    .I1(main_basesoc_sdram_choose_cmd_grant[0]),
    .I2(main_basesoc_sdram_choose_cmd_grant[2]),
    .I3(n18935_29) 
);
defparam n18869_s2.INIT=16'hF400;
  LUT2 n18912_s2 (
    .F(n18912_6),
    .I0(main_basesoc_sdram_choose_cmd_grant[1]),
    .I1(n18786_9) 
);
defparam n18912_s2.INIT=4'h8;
  LUT3 n18961_s2 (
    .F(n18961_6),
    .I0(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_5),
    .I1(main_basesoc_sdram_choose_req_grant[0]),
    .I2(n19107_7) 
);
defparam n18961_s2.INIT=8'h0D;
  LUT2 n18981_s2 (
    .F(n18981_6),
    .I0(main_basesoc_sdram_choose_req_grant[1]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_5) 
);
defparam n18981_s2.INIT=4'h8;
  LUT4 n19002_s3 (
    .F(n19002_7),
    .I0(builder_refresher_next_state_1_13),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_10),
    .I2(n19002_13),
    .I3(n19002_9) 
);
defparam n19002_s3.INIT=16'h004F;
  LUT3 n19043_s2 (
    .F(n19043_6),
    .I0(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_13),
    .I1(main_basesoc_sdram_choose_req_grant[0]),
    .I2(main_basesoc_sdram_choose_req_grant[2]) 
);
defparam n19043_s2.INIT=8'h0B;
  LUT4 n19043_s3 (
    .F(n19043_7),
    .I0(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_6),
    .I1(main_basesoc_sdram_choose_req_grant[0]),
    .I2(n19107_7),
    .I3(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_5) 
);
defparam n19043_s3.INIT=16'h0D00;
  LUT2 n19065_s2 (
    .F(n19065_6),
    .I0(main_basesoc_sdram_choose_req_grant[1]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_13) 
);
defparam n19065_s2.INIT=4'h8;
  LUT2 n19087_s3 (
    .F(n19087_7),
    .I0(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_5),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_5) 
);
defparam n19087_s3.INIT=4'h4;
  LUT2 n19128_s2 (
    .F(n19128_6),
    .I0(main_basesoc_sdram_trrdcon_ready),
    .I1(main_basesoc_sdram_trrdcon_count) 
);
defparam n19128_s2.INIT=4'h9;
  LUT4 builder_multiplexer_next_state_1_s57 (
    .F(builder_multiplexer_next_state_1_75),
    .I0(n10160_12),
    .I1(main_basesoc_sdram_time1_3_11),
    .I2(builder_multiplexer_next_state_1_77),
    .I3(n10160_11) 
);
defparam builder_multiplexer_next_state_1_s57.INIT=16'hD000;
  LUT4 builder_multiplexer_next_state_1_s58 (
    .F(builder_multiplexer_next_state_1_76),
    .I0(n10160_13),
    .I1(builder_multiplexer_state[0]),
    .I2(builder_multiplexer_state_3_10),
    .I3(builder_multiplexer_state[1]) 
);
defparam builder_multiplexer_next_state_1_s58.INIT=16'hFC53;
  LUT4 builder_bankmachine0_next_state_1_s16 (
    .F(builder_bankmachine0_next_state_1_24),
    .I0(main_basesoc_sdram_choose_cmd_grant[2]),
    .I1(main_basesoc_sdram_choose_cmd_ce_5),
    .I2(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel),
    .I3(n31056_5) 
);
defparam builder_bankmachine0_next_state_1_s16.INIT=16'h4000;
  LUT4 builder_bankmachine0_next_state_1_s17 (
    .F(builder_bankmachine0_next_state_1_25),
    .I0(builder_bankmachine0_next_state_2_19),
    .I1(builder_bankmachine0_state[0]),
    .I2(builder_bankmachine0_state[2]),
    .I3(builder_bankmachine0_state[1]) 
);
defparam builder_bankmachine0_next_state_1_s17.INIT=16'h0D00;
  LUT4 builder_bankmachine1_next_state_1_s17 (
    .F(builder_bankmachine1_next_state_1_25),
    .I0(builder_bankmachine1_state[0]),
    .I1(main_basesoc_sdram_bankmachine1_trascon_ready),
    .I2(main_basesoc_sdram_bankmachine1_twtpcon_ready),
    .I3(builder_bankmachine1_next_state_2_18) 
);
defparam builder_bankmachine1_next_state_1_s17.INIT=16'hBF00;
  LUT3 builder_bankmachine3_next_state_1_s18 (
    .F(builder_bankmachine3_next_state_1_26),
    .I0(builder_bankmachine3_next_state_1_27),
    .I1(builder_bankmachine3_state[2]),
    .I2(builder_bankmachine3_state[1]) 
);
defparam builder_bankmachine3_next_state_1_s18.INIT=8'h10;
  LUT4 builder_bankmachine5_next_state_1_s18 (
    .F(builder_bankmachine5_next_state_1_26),
    .I0(builder_bankmachine5_state[0]),
    .I1(main_basesoc_sdram_bankmachine5_trascon_ready),
    .I2(main_basesoc_sdram_bankmachine5_twtpcon_ready),
    .I3(builder_bankmachine5_state[2]) 
);
defparam builder_bankmachine5_next_state_1_s18.INIT=16'h00BF;
  LUT3 builder_bankmachine6_next_state_1_s18 (
    .F(builder_bankmachine6_next_state_1_26),
    .I0(main_basesoc_sdram_choose_cmd_ce_9),
    .I1(main_basesoc_sdram_choose_cmd_ce_5),
    .I2(main_basesoc_sdram_choose_cmd_grant[2]) 
);
defparam builder_bankmachine6_next_state_1_s18.INIT=8'h80;
  LUT2 builder_bankmachine6_next_state_1_s19 (
    .F(builder_bankmachine6_next_state_1_27),
    .I0(main_basesoc_sdram_choose_cmd_grant[0]),
    .I1(main_basesoc_sdram_choose_cmd_grant[1]) 
);
defparam builder_bankmachine6_next_state_1_s19.INIT=4'h4;
  LUT3 builder_bankmachine6_next_state_1_s20 (
    .F(builder_bankmachine6_next_state_1_28),
    .I0(builder_bankmachine6_next_state_1_30),
    .I1(builder_bankmachine6_state[2]),
    .I2(builder_bankmachine6_state[1]) 
);
defparam builder_bankmachine6_next_state_1_s20.INIT=8'h10;
  LUT4 n16364_s5 (
    .F(n16364_11),
    .I0(n16367_9),
    .I1(main_basesoc_rx_phase[6]),
    .I2(main_basesoc_rx_phase[7]),
    .I3(main_basesoc_rx_phase[8]) 
);
defparam n16364_s5.INIT=16'hF400;
  LUT4 n16361_s5 (
    .F(n16361_11),
    .I0(main_basesoc_rx_phase[9]),
    .I1(main_basesoc_rx_phase[10]),
    .I2(main_basesoc_rx_phase[11]),
    .I3(n16364_11) 
);
defparam n16361_s5.INIT=16'h0001;
  LUT4 n16358_s5 (
    .F(n16358_11),
    .I0(main_basesoc_rx_phase[9]),
    .I1(main_basesoc_rx_phase[10]),
    .I2(main_basesoc_rx_phase[11]),
    .I3(n16358_12) 
);
defparam n16358_s5.INIT=16'h0100;
  LUT4 n16265_s6 (
    .F(n16265_12),
    .I0(main_basesoc_tx_phase[29]),
    .I1(main_basesoc_tx_phase[30]),
    .I2(main_basesoc_tx_phase[31]),
    .I3(n16268_11) 
);
defparam n16265_s6.INIT=16'h8000;
  LUT4 builder_multiplexer_next_state_2_s34 (
    .F(builder_multiplexer_next_state_2_47),
    .I0(builder_multiplexer_state[3]),
    .I1(builder_multiplexer_state[0]),
    .I2(builder_multiplexer_state[1]),
    .I3(builder_multiplexer_state[2]) 
);
defparam builder_multiplexer_next_state_2_s34.INIT=16'hC07F;
  LUT3 builder_slave_sel_3_s6 (
    .F(builder_slave_sel_3_9),
    .I0(builder_rhs_array_muxed0[18]),
    .I1(builder_rhs_array_muxed0[23]),
    .I2(builder_rhs_array_muxed0[20]) 
);
defparam builder_slave_sel_3_s6.INIT=8'h01;
  LUT4 builder_slave_sel_3_s7 (
    .F(builder_slave_sel_3_10),
    .I0(builder_rhs_array_muxed0[25]),
    .I1(builder_rhs_array_muxed0[19]),
    .I2(builder_rhs_array_muxed0[22]),
    .I3(builder_rhs_array_muxed0[24]) 
);
defparam builder_slave_sel_3_s7.INIT=16'h0001;
  LUT4 n1165_s5 (
    .F(n1165_8),
    .I0(n1165_12),
    .I1(n1165_13),
    .I2(mem_adr0[0]),
    .I3(builder_csr_bankarray_sel_r) 
);
defparam n1165_s5.INIT=16'h5300;
  LUT4 n1165_s6 (
    .F(n1165_9),
    .I0(builder_csr_bankarray_interface2_bank_bus_dat_r[0]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[0]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[0]),
    .I3(builder_csr_bankarray_interface5_bank_bus_dat_r[0]) 
);
defparam n1165_s6.INIT=16'h0001;
  LUT2 n1165_s7 (
    .F(n1165_10),
    .I0(builder_wishbone2csr_state[0]),
    .I1(builder_wishbone2csr_state[1]) 
);
defparam n1165_s7.INIT=4'h4;
  LUT2 n1165_s8 (
    .F(n1165_11),
    .I0(builder_litedramwishbone2native_state[0]),
    .I1(builder_slave_sel_r[2]) 
);
defparam n1165_s8.INIT=4'h4;
  LUT4 n1166_s4 (
    .F(n1166_7),
    .I0(n1166_9),
    .I1(n1166_10),
    .I2(mem_adr0[0]),
    .I3(builder_csr_bankarray_sel_r) 
);
defparam n1166_s4.INIT=16'h3A00;
  LUT4 n1166_s5 (
    .F(n1166_8),
    .I0(builder_csr_bankarray_interface2_bank_bus_dat_r[1]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[1]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[1]),
    .I3(builder_csr_bankarray_interface5_bank_bus_dat_r[1]) 
);
defparam n1166_s5.INIT=16'h0001;
  LUT4 n1167_s4 (
    .F(n1167_7),
    .I0(n1167_9),
    .I1(n1167_10),
    .I2(mem_adr0[0]),
    .I3(builder_csr_bankarray_sel_r) 
);
defparam n1167_s4.INIT=16'hC500;
  LUT4 n1167_s5 (
    .F(n1167_8),
    .I0(builder_csr_bankarray_interface2_bank_bus_dat_r[2]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[2]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[2]),
    .I3(builder_csr_bankarray_interface5_bank_bus_dat_r[2]) 
);
defparam n1167_s5.INIT=16'h0001;
  LUT4 n1168_s4 (
    .F(n1168_7),
    .I0(n1168_9),
    .I1(n1168_10),
    .I2(n1168_11),
    .I3(builder_csr_bankarray_sel_r) 
);
defparam n1168_s4.INIT=16'hBC00;
  LUT4 n1168_s5 (
    .F(n1168_8),
    .I0(builder_csr_bankarray_interface2_bank_bus_dat_r[3]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[3]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[3]),
    .I3(builder_csr_bankarray_interface5_bank_bus_dat_r[3]) 
);
defparam n1168_s5.INIT=16'h0001;
  LUT3 n1169_s4 (
    .F(n1169_7),
    .I0(n1169_9),
    .I1(n1169_10),
    .I2(mem_adr0[1]) 
);
defparam n1169_s4.INIT=8'hC5;
  LUT4 n1169_s5 (
    .F(n1169_8),
    .I0(builder_csr_bankarray_interface2_bank_bus_dat_r[4]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[4]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[4]),
    .I3(builder_csr_bankarray_interface5_bank_bus_dat_r[4]) 
);
defparam n1169_s5.INIT=16'h0001;
  LUT4 n1170_s3 (
    .F(n1170_6),
    .I0(mem_adr0[0]),
    .I1(n1170_9),
    .I2(n1170_10),
    .I3(builder_csr_bankarray_sel_r) 
);
defparam n1170_s3.INIT=16'hF400;
  LUT4 n1170_s4 (
    .F(n1170_7),
    .I0(builder_csr_bankarray_interface2_bank_bus_dat_r[5]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[5]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[5]),
    .I3(builder_csr_bankarray_interface5_bank_bus_dat_r[5]) 
);
defparam n1170_s4.INIT=16'h0001;
  LUT4 n1170_s5 (
    .F(n1170_8),
    .I0(builder_slave_sel_r[1]),
    .I1(main_basesoc_ram_dat_r[5]),
    .I2(builder_slave_sel_r[0]),
    .I3(rom_dat0[5]) 
);
defparam n1170_s5.INIT=16'h0777;
  LUT3 n1171_s4 (
    .F(n1171_7),
    .I0(n1171_9),
    .I1(n1171_10),
    .I2(mem_adr0[0]) 
);
defparam n1171_s4.INIT=8'hC5;
  LUT4 n1171_s5 (
    .F(n1171_8),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[6]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[6]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[6]),
    .I3(builder_csr_bankarray_interface5_bank_bus_dat_r[6]) 
);
defparam n1171_s5.INIT=16'h0001;
  LUT4 n1173_s3 (
    .F(n1173_6),
    .I0(builder_slave_sel_r[1]),
    .I1(main_basesoc_ram_dat_r[8]),
    .I2(builder_slave_sel_r[0]),
    .I3(rom_dat0[8]) 
);
defparam n1173_s3.INIT=16'h0777;
  LUT4 n1174_s3 (
    .F(n1174_6),
    .I0(builder_slave_sel_r[1]),
    .I1(main_basesoc_ram_dat_r[9]),
    .I2(builder_slave_sel_r[0]),
    .I3(rom_dat0[9]) 
);
defparam n1174_s3.INIT=16'h0777;
  LUT4 n1175_s3 (
    .F(n1175_6),
    .I0(builder_slave_sel_r[1]),
    .I1(main_basesoc_ram_dat_r[10]),
    .I2(builder_slave_sel_r[0]),
    .I3(rom_dat0[10]) 
);
defparam n1175_s3.INIT=16'h0777;
  LUT4 n1176_s3 (
    .F(n1176_6),
    .I0(builder_slave_sel_r[1]),
    .I1(main_basesoc_ram_dat_r[11]),
    .I2(builder_slave_sel_r[0]),
    .I3(rom_dat0[11]) 
);
defparam n1176_s3.INIT=16'h0777;
  LUT4 n1177_s3 (
    .F(n1177_6),
    .I0(builder_slave_sel_r[1]),
    .I1(main_basesoc_ram_dat_r[12]),
    .I2(builder_slave_sel_r[0]),
    .I3(rom_dat0[12]) 
);
defparam n1177_s3.INIT=16'h0777;
  LUT4 n1178_s3 (
    .F(n1178_6),
    .I0(builder_slave_sel_r[1]),
    .I1(main_basesoc_ram_dat_r[13]),
    .I2(builder_slave_sel_r[0]),
    .I3(rom_dat0[13]) 
);
defparam n1178_s3.INIT=16'h0777;
  LUT4 n1179_s3 (
    .F(n1179_6),
    .I0(builder_slave_sel_r[1]),
    .I1(main_basesoc_ram_dat_r[14]),
    .I2(builder_slave_sel_r[0]),
    .I3(rom_dat0[14]) 
);
defparam n1179_s3.INIT=16'h0777;
  LUT4 n1180_s3 (
    .F(n1180_6),
    .I0(builder_slave_sel_r[1]),
    .I1(main_basesoc_ram_dat_r[15]),
    .I2(builder_slave_sel_r[0]),
    .I3(rom_dat0[15]) 
);
defparam n1180_s3.INIT=16'h0777;
  LUT4 n1181_s3 (
    .F(n1181_6),
    .I0(builder_slave_sel_r[1]),
    .I1(main_basesoc_ram_dat_r[16]),
    .I2(builder_slave_sel_r[0]),
    .I3(rom_dat0[16]) 
);
defparam n1181_s3.INIT=16'h0777;
  LUT4 n1182_s3 (
    .F(n1182_6),
    .I0(builder_slave_sel_r[1]),
    .I1(main_basesoc_ram_dat_r[17]),
    .I2(builder_slave_sel_r[0]),
    .I3(rom_dat0[17]) 
);
defparam n1182_s3.INIT=16'h0777;
  LUT4 n1183_s3 (
    .F(n1183_6),
    .I0(builder_slave_sel_r[1]),
    .I1(main_basesoc_ram_dat_r[18]),
    .I2(builder_slave_sel_r[0]),
    .I3(rom_dat0[18]) 
);
defparam n1183_s3.INIT=16'h0777;
  LUT4 n1184_s3 (
    .F(n1184_6),
    .I0(builder_slave_sel_r[1]),
    .I1(main_basesoc_ram_dat_r[19]),
    .I2(builder_slave_sel_r[0]),
    .I3(rom_dat0[19]) 
);
defparam n1184_s3.INIT=16'h0777;
  LUT4 n1185_s3 (
    .F(n1185_6),
    .I0(builder_slave_sel_r[1]),
    .I1(main_basesoc_ram_dat_r[20]),
    .I2(builder_slave_sel_r[0]),
    .I3(rom_dat0[20]) 
);
defparam n1185_s3.INIT=16'h0777;
  LUT4 n1186_s3 (
    .F(n1186_6),
    .I0(builder_slave_sel_r[1]),
    .I1(main_basesoc_ram_dat_r[21]),
    .I2(builder_slave_sel_r[0]),
    .I3(rom_dat0[21]) 
);
defparam n1186_s3.INIT=16'h0777;
  LUT4 n1187_s3 (
    .F(n1187_6),
    .I0(builder_slave_sel_r[1]),
    .I1(main_basesoc_ram_dat_r[22]),
    .I2(builder_slave_sel_r[0]),
    .I3(rom_dat0[22]) 
);
defparam n1187_s3.INIT=16'h0777;
  LUT4 n1188_s3 (
    .F(n1188_6),
    .I0(builder_slave_sel_r[1]),
    .I1(main_basesoc_ram_dat_r[23]),
    .I2(builder_slave_sel_r[0]),
    .I3(rom_dat0[23]) 
);
defparam n1188_s3.INIT=16'h0777;
  LUT4 n1189_s3 (
    .F(n1189_6),
    .I0(builder_slave_sel_r[1]),
    .I1(main_basesoc_ram_dat_r[24]),
    .I2(builder_slave_sel_r[0]),
    .I3(rom_dat0[24]) 
);
defparam n1189_s3.INIT=16'h0777;
  LUT4 n1190_s3 (
    .F(n1190_6),
    .I0(builder_slave_sel_r[1]),
    .I1(main_basesoc_ram_dat_r[25]),
    .I2(builder_slave_sel_r[0]),
    .I3(rom_dat0[25]) 
);
defparam n1190_s3.INIT=16'h0777;
  LUT4 n1191_s3 (
    .F(n1191_6),
    .I0(builder_slave_sel_r[1]),
    .I1(main_basesoc_ram_dat_r[26]),
    .I2(builder_slave_sel_r[0]),
    .I3(rom_dat0[26]) 
);
defparam n1191_s3.INIT=16'h0777;
  LUT4 n1192_s3 (
    .F(n1192_6),
    .I0(builder_slave_sel_r[1]),
    .I1(main_basesoc_ram_dat_r[27]),
    .I2(builder_slave_sel_r[0]),
    .I3(rom_dat0[27]) 
);
defparam n1192_s3.INIT=16'h0777;
  LUT4 n1193_s3 (
    .F(n1193_6),
    .I0(builder_slave_sel_r[1]),
    .I1(main_basesoc_ram_dat_r[28]),
    .I2(builder_slave_sel_r[0]),
    .I3(rom_dat0[28]) 
);
defparam n1193_s3.INIT=16'h0777;
  LUT4 n1194_s3 (
    .F(n1194_6),
    .I0(builder_slave_sel_r[1]),
    .I1(main_basesoc_ram_dat_r[29]),
    .I2(builder_slave_sel_r[0]),
    .I3(rom_dat0[29]) 
);
defparam n1194_s3.INIT=16'h0777;
  LUT4 n1195_s3 (
    .F(n1195_6),
    .I0(builder_slave_sel_r[1]),
    .I1(main_basesoc_ram_dat_r[30]),
    .I2(builder_slave_sel_r[0]),
    .I3(rom_dat0[30]) 
);
defparam n1195_s3.INIT=16'h0777;
  LUT4 n1196_s3 (
    .F(n1196_6),
    .I0(builder_slave_sel_r[1]),
    .I1(main_basesoc_ram_dat_r[31]),
    .I2(builder_slave_sel_r[0]),
    .I3(rom_dat0[31]) 
);
defparam n1196_s3.INIT=16'h0777;
  LUT4 builder_done_s3 (
    .F(builder_done_6),
    .I0(builder_count[8]),
    .I1(builder_count[11]),
    .I2(builder_count[13]),
    .I3(builder_count[14]) 
);
defparam builder_done_s3.INIT=16'h0001;
  LUT4 builder_done_s4 (
    .F(builder_done_7),
    .I0(builder_count[0]),
    .I1(builder_count[1]),
    .I2(builder_count[2]),
    .I3(builder_count[3]) 
);
defparam builder_done_s4.INIT=16'h0001;
  LUT4 builder_done_s5 (
    .F(builder_done_8),
    .I0(builder_count[16]),
    .I1(builder_count[17]),
    .I2(builder_count[18]),
    .I3(builder_count[19]) 
);
defparam builder_done_s5.INIT=16'h0001;
  LUT4 builder_done_s6 (
    .F(builder_done_9),
    .I0(builder_count[4]),
    .I1(builder_count[5]),
    .I2(builder_count[6]),
    .I3(builder_count[7]) 
);
defparam builder_done_s6.INIT=16'h0001;
  LUT3 n1425_s2 (
    .F(n1425_5),
    .I0(main_basesoc_tx_count[3]),
    .I1(builder_rs232phytx_state),
    .I2(main_basesoc_tx_tick) 
);
defparam n1425_s2.INIT=8'h80;
  LUT2 n1500_s2 (
    .F(n1500_5),
    .I0(main_basesoc_rx_count[2]),
    .I1(main_basesoc_rx_count[3]) 
);
defparam n1500_s2.INIT=4'h4;
  LUT4 main_basesoc_timer_zero_trigger_s4 (
    .F(main_basesoc_timer_zero_trigger_7),
    .I0(main_basesoc_timer_value[7]),
    .I1(main_basesoc_timer_value[8]),
    .I2(main_basesoc_timer_value[9]),
    .I3(n16615_5) 
);
defparam main_basesoc_timer_zero_trigger_s4.INIT=16'h0100;
  LUT4 main_basesoc_timer_zero_trigger_s5 (
    .F(main_basesoc_timer_zero_trigger_8),
    .I0(main_basesoc_timer_value[19]),
    .I1(main_basesoc_timer_value[20]),
    .I2(main_basesoc_timer_value[21]),
    .I3(main_basesoc_timer_zero_trigger_10) 
);
defparam main_basesoc_timer_zero_trigger_s5.INIT=16'h0100;
  LUT2 main_basesoc_sdram_master_p1_cas_n_s2 (
    .F(main_basesoc_sdram_master_p1_cas_n_5),
    .I0(builder_interface1_adr[0]),
    .I1(builder_interface1_adr[1]) 
);
defparam main_basesoc_sdram_master_p1_cas_n_s2.INIT=4'h4;
  LUT4 main_basesoc_sdram_bankmachine0_wrport_we_s3 (
    .F(main_basesoc_sdram_bankmachine0_wrport_we_6),
    .I0(main_basesoc_sdram_bankmachine2_pipe_valid_source_valid),
    .I1(main_basesoc_sdram_bankmachine2_syncfifo2_readable),
    .I2(main_basesoc_sdram_bankmachine2_wrport_we_5),
    .I3(main_basesoc_sdram_bankmachine2_wrport_we_6) 
);
defparam main_basesoc_sdram_bankmachine0_wrport_we_s3.INIT=16'h1000;
  LUT4 main_basesoc_sdram_bankmachine0_wrport_we_s4 (
    .F(main_basesoc_sdram_bankmachine0_wrport_we_7),
    .I0(main_basesoc_sdram_bankmachine0_wrport_we_8),
    .I1(builder_rhs_array_muxed0[11]),
    .I2(builder_rhs_array_muxed0[12]),
    .I3(builder_rhs_array_muxed0[10]) 
);
defparam main_basesoc_sdram_bankmachine0_wrport_we_s4.INIT=16'h0001;
  LUT4 main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_s4 (
    .F(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_7),
    .I0(n5789_3),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_9),
    .I2(main_basesoc_sdram_sequencer_counter_6_10),
    .I3(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_10) 
);
defparam main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_s4.INIT=16'h0100;
  LUT2 main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_s5 (
    .F(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_8),
    .I0(main_basesoc_sdram_choose_req_grant[0]),
    .I1(main_basesoc_sdram_choose_req_grant[1]) 
);
defparam main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_s5.INIT=4'h1;
  LUT4 main_basesoc_sdram_bankmachine1_wrport_we_s2 (
    .F(main_basesoc_sdram_bankmachine1_wrport_we_5),
    .I0(main_basesoc_sdram_bankmachine1_wrport_we_6),
    .I1(builder_rhs_array_muxed0[12]),
    .I2(main_basesoc_sdram_bankmachine0_syncfifo0_readable),
    .I3(builder_rhs_array_muxed0[10]) 
);
defparam main_basesoc_sdram_bankmachine1_wrport_we_s2.INIT=16'h0100;
  LUT4 main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s5 (
    .F(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_8),
    .I0(main_basesoc_sdram_zqcs_timer_count1[3]),
    .I1(main_basesoc_sdram_zqcs_timer_count1[4]),
    .I2(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_15),
    .I3(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_16) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s5.INIT=16'h1000;
  LUT4 main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s6 (
    .F(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_9),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_17),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_18),
    .I2(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_19),
    .I3(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_20) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s6.INIT=16'h8000;
  LUT2 main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s7 (
    .F(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_10),
    .I0(builder_refresher_state[0]),
    .I1(main_basesoc_sdram_sequencer_done1) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s7.INIT=4'h4;
  LUT3 main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s8 (
    .F(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_11),
    .I0(main_basesoc_sdram_zqcs_executer_done),
    .I1(builder_refresher_state[0]),
    .I2(builder_refresher_state[1]) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s8.INIT=8'h70;
  LUT3 main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s9 (
    .F(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_12),
    .I0(builder_bankmachine1_state[0]),
    .I1(builder_bankmachine1_state[1]),
    .I2(builder_bankmachine1_state[2]) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s9.INIT=8'h7E;
  LUT3 main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s10 (
    .F(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_13),
    .I0(n18785_11),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_21),
    .I2(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_22) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s10.INIT=8'hC4;
  LUT2 main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s11 (
    .F(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_14),
    .I0(main_basesoc_sdram_choose_req_grant[1]),
    .I1(main_basesoc_sdram_choose_req_grant[0]) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s11.INIT=4'h4;
  LUT4 main_basesoc_sdram_bankmachine2_wrport_we_s2 (
    .F(main_basesoc_sdram_bankmachine2_wrport_we_5),
    .I0(main_basesoc_sdram_bankmachine6_pipe_valid_source_valid),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_valid),
    .I2(main_basesoc_sdram_bankmachine7_syncfifo7_readable),
    .I3(main_basesoc_sdram_bankmachine6_syncfifo6_readable) 
);
defparam main_basesoc_sdram_bankmachine2_wrport_we_s2.INIT=16'h0001;
  LUT3 main_basesoc_sdram_bankmachine2_wrport_we_s3 (
    .F(main_basesoc_sdram_bankmachine2_wrport_we_6),
    .I0(main_basesoc_sdram_bankmachine3_pipe_valid_source_valid),
    .I1(main_basesoc_sdram_bankmachine3_syncfifo3_readable),
    .I2(main_basesoc_sdram_bankmachine3_wrport_we_5) 
);
defparam main_basesoc_sdram_bankmachine2_wrport_we_s3.INIT=8'h10;
  LUT4 main_basesoc_sdram_bankmachine2_wrport_we_s4 (
    .F(main_basesoc_sdram_bankmachine2_wrport_we_7),
    .I0(main_basesoc_sdram_bankmachine0_pipe_valid_source_valid),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_valid),
    .I2(main_basesoc_sdram_bankmachine1_syncfifo1_readable),
    .I3(main_basesoc_sdram_bankmachine0_syncfifo0_readable) 
);
defparam main_basesoc_sdram_bankmachine2_wrport_we_s4.INIT=16'h0001;
  LUT4 main_basesoc_sdram_bankmachine2_wrport_we_s5 (
    .F(main_basesoc_sdram_bankmachine2_wrport_we_8),
    .I0(main_basesoc_sdram_bankmachine2_wrport_we_9),
    .I1(builder_rhs_array_muxed0[12]),
    .I2(builder_rhs_array_muxed0[10]),
    .I3(builder_rhs_array_muxed0[11]) 
);
defparam main_basesoc_sdram_bankmachine2_wrport_we_s5.INIT=16'h0100;
  LUT3 main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_s4 (
    .F(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_7),
    .I0(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_9),
    .I1(builder_bankmachine2_state[2]),
    .I2(builder_bankmachine2_state[0]) 
);
defparam main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_s4.INIT=8'h10;
  LUT4 main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_s5 (
    .F(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_8),
    .I0(n6651_3),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_10),
    .I2(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_7),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_s5.INIT=16'hBB0F;
  LUT4 main_basesoc_sdram_bankmachine3_wrport_we_s2 (
    .F(main_basesoc_sdram_bankmachine3_wrport_we_5),
    .I0(main_basesoc_sdram_bankmachine4_pipe_valid_source_valid),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_valid),
    .I2(main_basesoc_sdram_bankmachine4_syncfifo4_readable),
    .I3(main_basesoc_sdram_bankmachine5_syncfifo5_readable) 
);
defparam main_basesoc_sdram_bankmachine3_wrport_we_s2.INIT=16'h0001;
  LUT4 main_basesoc_sdram_bankmachine3_wrport_we_s3 (
    .F(main_basesoc_sdram_bankmachine3_wrport_we_6),
    .I0(main_basesoc_sdram_bankmachine3_wrport_we_8),
    .I1(builder_rhs_array_muxed0[11]),
    .I2(main_basesoc_sdram_bankmachine2_wrport_we_5),
    .I3(builder_rhs_array_muxed0[10]) 
);
defparam main_basesoc_sdram_bankmachine3_wrport_we_s3.INIT=16'h4000;
  LUT3 main_basesoc_sdram_bankmachine3_wrport_we_s4 (
    .F(main_basesoc_sdram_bankmachine3_wrport_we_7),
    .I0(main_basesoc_sdram_bankmachine2_pipe_valid_source_valid),
    .I1(main_basesoc_sdram_bankmachine2_syncfifo2_readable),
    .I2(main_basesoc_sdram_bankmachine2_wrport_we_7) 
);
defparam main_basesoc_sdram_bankmachine3_wrport_we_s4.INIT=8'h10;
  LUT2 main_basesoc_sdram_bankmachine3_do_read_s2 (
    .F(main_basesoc_sdram_bankmachine3_do_read_5),
    .I0(main_basesoc_sdram_choose_req_grant[0]),
    .I1(main_basesoc_sdram_choose_req_grant[1]) 
);
defparam main_basesoc_sdram_bankmachine3_do_read_s2.INIT=4'h8;
  LUT3 main_basesoc_sdram_bankmachine4_wrport_we_s2 (
    .F(main_basesoc_sdram_bankmachine4_wrport_we_5),
    .I0(main_basesoc_sdram_bankmachine5_syncfifo5_readable),
    .I1(builder_rhs_array_muxed0[10]),
    .I2(main_basesoc_sdram_bankmachine4_wrport_we_7) 
);
defparam main_basesoc_sdram_bankmachine4_wrport_we_s2.INIT=8'h01;
  LUT4 main_basesoc_sdram_bankmachine4_wrport_we_s3 (
    .F(main_basesoc_sdram_bankmachine4_wrport_we_6),
    .I0(main_basesoc_sdram_bankmachine3_pipe_valid_source_valid),
    .I1(main_basesoc_sdram_bankmachine4_wrport_we_8),
    .I2(builder_rhs_array_muxed0[12]),
    .I3(main_basesoc_sdram_bankmachine3_wrport_we_7) 
);
defparam main_basesoc_sdram_bankmachine4_wrport_we_s3.INIT=16'h4000;
  LUT2 main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_s5 (
    .F(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_8),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_9) 
);
defparam main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_s5.INIT=4'h4;
  LUT3 main_basesoc_sdram_bankmachine5_wrport_we_s2 (
    .F(main_basesoc_sdram_bankmachine5_wrport_we_5),
    .I0(main_basesoc_sdram_bankmachine5_wrport_we_6),
    .I1(main_basesoc_sdram_bankmachine4_syncfifo4_readable),
    .I2(builder_rhs_array_muxed0[10]) 
);
defparam main_basesoc_sdram_bankmachine5_wrport_we_s2.INIT=8'h10;
  LUT2 main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_s4 (
    .F(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_7),
    .I0(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_we),
    .I1(builder_multiplexer_state[0]) 
);
defparam main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_s4.INIT=4'h9;
  LUT3 main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_s6 (
    .F(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_9),
    .I0(n18808_7),
    .I1(main_basesoc_sdram_choose_cmd_ce_5),
    .I2(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_15) 
);
defparam main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_s6.INIT=8'h3D;
  LUT4 main_basesoc_sdram_bankmachine6_wrport_we_s2 (
    .F(main_basesoc_sdram_bankmachine6_wrport_we_5),
    .I0(main_basesoc_sdram_bankmachine7_syncfifo7_readable),
    .I1(builder_rhs_array_muxed0[10]),
    .I2(main_basesoc_sdram_bankmachine6_wrport_we_7),
    .I3(builder_rhs_array_muxed0[12]) 
);
defparam main_basesoc_sdram_bankmachine6_wrport_we_s2.INIT=16'h0100;
  LUT2 main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_s4 (
    .F(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_7),
    .I0(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel),
    .I1(main_basesoc_sdram_trrdcon_valid_11) 
);
defparam main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_s4.INIT=4'h1;
  LUT3 main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_s6 (
    .F(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_9),
    .I0(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_we),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_10),
    .I2(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_11) 
);
defparam main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_s6.INIT=8'h10;
  LUT4 main_basesoc_sdram_bankmachine7_wrport_we_s2 (
    .F(main_basesoc_sdram_bankmachine7_wrport_we_5),
    .I0(main_basesoc_sdram_bankmachine6_syncfifo6_readable),
    .I1(main_basesoc_sdram_bankmachine7_wrport_we_6),
    .I2(builder_rhs_array_muxed0[10]),
    .I3(builder_rhs_array_muxed0[12]) 
);
defparam main_basesoc_sdram_bankmachine7_wrport_we_s2.INIT=16'h1000;
  LUT4 main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_s4 (
    .F(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_7),
    .I0(main_basesoc_sdram_sequencer_counter_6_10),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_8),
    .I2(main_basesoc_sdram_choose_cmd_ce_5),
    .I3(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_9) 
);
defparam main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_s4.INIT=16'h1000;
  LUT4 main_basesoc_sdram_trrdcon_valid_s5 (
    .F(main_basesoc_sdram_trrdcon_valid_8),
    .I0(n18935_27),
    .I1(main_basesoc_sdram_trrdcon_valid_16),
    .I2(n31077_5),
    .I3(main_basesoc_sdram_choose_cmd_grant[2]) 
);
defparam main_basesoc_sdram_trrdcon_valid_s5.INIT=16'hEF00;
  LUT4 main_basesoc_sdram_trrdcon_valid_s6 (
    .F(main_basesoc_sdram_trrdcon_valid_9),
    .I0(main_basesoc_sdram_trrdcon_valid_17),
    .I1(main_basesoc_sdram_trrdcon_valid_18),
    .I2(main_basesoc_sdram_trrdcon_valid_11),
    .I3(builder_bankmachine6_next_state_1_27) 
);
defparam main_basesoc_sdram_trrdcon_valid_s6.INIT=16'hB0BB;
  LUT2 main_basesoc_sdram_trrdcon_valid_s7 (
    .F(main_basesoc_sdram_trrdcon_valid_10),
    .I0(main_basesoc_sdram_trrdcon_ready),
    .I1(main_basesoc_sdram_tfawcon_ready) 
);
defparam main_basesoc_sdram_trrdcon_valid_s7.INIT=4'h8;
  LUT4 main_basesoc_sdram_trrdcon_valid_s8 (
    .F(main_basesoc_sdram_trrdcon_valid_11),
    .I0(main_basesoc_sdram_bankmachine6_twtpcon_ready),
    .I1(main_basesoc_sdram_bankmachine6_trascon_ready),
    .I2(builder_bankmachine6_state[0]),
    .I3(main_basesoc_sdram_trrdcon_valid_19) 
);
defparam main_basesoc_sdram_trrdcon_valid_s8.INIT=16'h0080;
  LUT3 main_basesoc_sdram_trrdcon_valid_s9 (
    .F(main_basesoc_sdram_trrdcon_valid_12),
    .I0(main_basesoc_sdram_trrdcon_valid_18),
    .I1(main_basesoc_sdram_trrdcon_valid_28),
    .I2(main_basesoc_sdram_trrdcon_valid_8) 
);
defparam main_basesoc_sdram_trrdcon_valid_s9.INIT=8'h10;
  LUT4 main_basesoc_sdram_trrdcon_valid_s10 (
    .F(main_basesoc_sdram_trrdcon_valid_13),
    .I0(main_basesoc_sdram_trrdcon_valid_20),
    .I1(builder_bankmachine6_next_state_1_27),
    .I2(main_basesoc_sdram_choose_cmd_grant[2]),
    .I3(main_basesoc_sdram_trrdcon_valid_21) 
);
defparam main_basesoc_sdram_trrdcon_valid_s10.INIT=16'h0B00;
  LUT4 main_basesoc_sdram_choose_cmd_ce_s4 (
    .F(main_basesoc_sdram_choose_cmd_ce_7),
    .I0(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_7),
    .I1(builder_bankmachine6_next_state_1_27),
    .I2(main_basesoc_sdram_choose_cmd_ce_15),
    .I3(main_basesoc_sdram_choose_cmd_ce_19) 
);
defparam main_basesoc_sdram_choose_cmd_ce_s4.INIT=16'hB0BB;
  LUT4 main_basesoc_sdram_choose_cmd_ce_s5 (
    .F(main_basesoc_sdram_choose_cmd_ce_8),
    .I0(n18935_20),
    .I1(n31077_5),
    .I2(builder_bankmachine0_next_state_2_18),
    .I3(main_basesoc_sdram_choose_cmd_ce_17) 
);
defparam main_basesoc_sdram_choose_cmd_ce_s5.INIT=16'hB0BB;
  LUT4 main_basesoc_sdram_choose_cmd_ce_s6 (
    .F(main_basesoc_sdram_choose_cmd_ce_9),
    .I0(main_basesoc_sdram_choose_cmd_grant[1]),
    .I1(main_basesoc_sdram_choose_cmd_ce_13),
    .I2(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_7),
    .I3(n18935_23) 
);
defparam main_basesoc_sdram_choose_cmd_ce_s6.INIT=16'h139B;
  LUT2 main_basesoc_sdram_choose_req_ce_s4 (
    .F(main_basesoc_sdram_choose_req_ce_7),
    .I0(main_basesoc_sdram_choose_req_grant[0]),
    .I1(main_basesoc_sdram_choose_req_grant[1]) 
);
defparam main_basesoc_sdram_choose_req_ce_s4.INIT=4'h4;
  LUT2 main_basesoc_sdram_choose_req_ce_s5 (
    .F(main_basesoc_sdram_choose_req_ce_8),
    .I0(main_basesoc_sdram_choose_req_grant[0]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_5) 
);
defparam main_basesoc_sdram_choose_req_ce_s5.INIT=4'h1;
  LUT4 main_basesoc_sdram_choose_req_ce_s6 (
    .F(main_basesoc_sdram_choose_req_ce_9),
    .I0(n18960_8),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_13),
    .I2(main_basesoc_sdram_choose_req_ce_10),
    .I3(main_basesoc_sdram_choose_req_ce_11) 
);
defparam main_basesoc_sdram_choose_req_ce_s6.INIT=16'hBF00;
  LUT4 n10160_s7 (
    .F(n10160_10),
    .I0(main_basesoc_sdram_time0[4]),
    .I1(main_basesoc_sdram_time0_4_10),
    .I2(main_basesoc_sdram_time1_3_11),
    .I3(builder_multiplexer_state[0]) 
);
defparam n10160_s7.INIT=16'h0FBB;
  LUT4 n10160_s8 (
    .F(n10160_11),
    .I0(main_basesoc_sdram_sequencer_counter_6_10),
    .I1(n10160_14),
    .I2(n10160_15),
    .I3(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_5) 
);
defparam n10160_s8.INIT=16'h001F;
  LUT4 n10160_s9 (
    .F(n10160_12),
    .I0(main_basesoc_sdram_trrdcon_valid_17),
    .I1(n10160_16),
    .I2(n10160_17),
    .I3(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_5) 
);
defparam n10160_s9.INIT=16'h00BF;
  LUT4 n10160_s10 (
    .F(n10160_13),
    .I0(builder_bankmachine2_state[0]),
    .I1(main_basesoc_sdram_bankmachine1_twtpcon_ready),
    .I2(n10160_18),
    .I3(n10160_19) 
);
defparam n10160_s10.INIT=16'h4000;
  LUT4 main_done_s3 (
    .F(main_done_6),
    .I0(main_count[14]),
    .I1(main_count[15]),
    .I2(main_count[16]),
    .I3(main_count[17]) 
);
defparam main_done_s3.INIT=16'h0001;
  LUT4 main_done_s4 (
    .F(main_done_7),
    .I0(main_count[6]),
    .I1(main_count[7]),
    .I2(main_count[8]),
    .I3(main_count[9]) 
);
defparam main_done_s4.INIT=16'h0001;
  LUT4 main_done_s5 (
    .F(main_done_8),
    .I0(main_count[18]),
    .I1(main_count[19]),
    .I2(main_count[20]),
    .I3(main_count[21]) 
);
defparam main_done_s5.INIT=16'h0001;
  LUT4 main_done_s6 (
    .F(main_done_9),
    .I0(main_count[10]),
    .I1(main_count[11]),
    .I2(main_count[12]),
    .I3(main_count[13]) 
);
defparam main_done_s6.INIT=16'h0001;
  LUT4 n30406_s3 (
    .F(n30406_6),
    .I0(main_basesoc_bus_errors[24]),
    .I1(main_basesoc_bus_errors[25]),
    .I2(main_basesoc_bus_errors[26]),
    .I3(main_basesoc_bus_errors[27]) 
);
defparam n30406_s3.INIT=16'h8000;
  LUT4 n30406_s4 (
    .F(n30406_7),
    .I0(main_basesoc_bus_errors[16]),
    .I1(main_basesoc_bus_errors[17]),
    .I2(main_basesoc_bus_errors[18]),
    .I3(main_basesoc_bus_errors[19]) 
);
defparam n30406_s4.INIT=16'h8000;
  LUT4 n30406_s5 (
    .F(n30406_8),
    .I0(main_basesoc_bus_errors[28]),
    .I1(main_basesoc_bus_errors[29]),
    .I2(main_basesoc_bus_errors[30]),
    .I3(main_basesoc_bus_errors[31]) 
);
defparam n30406_s5.INIT=16'h8000;
  LUT4 n30406_s6 (
    .F(n30406_9),
    .I0(main_basesoc_bus_errors[20]),
    .I1(main_basesoc_bus_errors[21]),
    .I2(main_basesoc_bus_errors[22]),
    .I3(main_basesoc_bus_errors[23]) 
);
defparam n30406_s6.INIT=16'h8000;
  LUT4 n30406_s7 (
    .F(n30406_10),
    .I0(main_basesoc_bus_errors[8]),
    .I1(main_basesoc_bus_errors[9]),
    .I2(main_basesoc_bus_errors[10]),
    .I3(main_basesoc_bus_errors[11]) 
);
defparam n30406_s7.INIT=16'h8000;
  LUT4 n30406_s8 (
    .F(n30406_11),
    .I0(main_basesoc_bus_errors[0]),
    .I1(main_basesoc_bus_errors[1]),
    .I2(main_basesoc_bus_errors[2]),
    .I3(main_basesoc_bus_errors[3]) 
);
defparam n30406_s8.INIT=16'h8000;
  LUT4 n30406_s9 (
    .F(n30406_12),
    .I0(main_basesoc_bus_errors[12]),
    .I1(main_basesoc_bus_errors[13]),
    .I2(main_basesoc_bus_errors[14]),
    .I3(main_basesoc_bus_errors[15]) 
);
defparam n30406_s9.INIT=16'h8000;
  LUT4 n30406_s10 (
    .F(n30406_13),
    .I0(main_basesoc_bus_errors[4]),
    .I1(main_basesoc_bus_errors[5]),
    .I2(main_basesoc_bus_errors[6]),
    .I3(main_basesoc_bus_errors[7]) 
);
defparam n30406_s10.INIT=16'h8000;
  LUT2 n16062_s2 (
    .F(n16062_5),
    .I0(lineLoader_cmdSent),
    .I1(lineLoader_valid) 
);
defparam n16062_s2.INIT=4'h4;
  LUT4 n16591_s2 (
    .F(n16591_5),
    .I0(main_basesoc_timer_value[29]),
    .I1(main_basesoc_timer_value[30]),
    .I2(main_basesoc_timer_zero_trigger_5),
    .I3(main_basesoc_timer_zero_trigger_6) 
);
defparam n16591_s2.INIT=16'h1000;
  LUT2 n16592_s3 (
    .F(n16592_6),
    .I0(main_basesoc_timer_zero_trigger_5),
    .I1(main_basesoc_timer_zero_trigger_6) 
);
defparam n16592_s3.INIT=4'h8;
  LUT3 n16592_s4 (
    .F(n16592_7),
    .I0(main_basesoc_timer_reload_storage[30]),
    .I1(main_basesoc_timer_value[31]),
    .I2(main_basesoc_timer_value[30]) 
);
defparam n16592_s4.INIT=8'h0E;
  LUT3 n16593_s2 (
    .F(n16593_5),
    .I0(main_basesoc_timer_value[30]),
    .I1(main_basesoc_timer_value[31]),
    .I2(main_basesoc_timer_reload_storage[29]) 
);
defparam n16593_s2.INIT=8'h01;
  LUT2 n16595_s3 (
    .F(n16595_6),
    .I0(main_basesoc_timer_zero_trigger_8),
    .I1(main_basesoc_timer_zero_trigger_5) 
);
defparam n16595_s3.INIT=4'h8;
  LUT3 n16597_s3 (
    .F(n16597_6),
    .I0(main_basesoc_timer_value[22]),
    .I1(main_basesoc_timer_value[23]),
    .I2(main_basesoc_timer_value[24]) 
);
defparam n16597_s3.INIT=8'h01;
  LUT4 n16601_s2 (
    .F(n16601_5),
    .I0(main_basesoc_timer_value[19]),
    .I1(main_basesoc_timer_value[20]),
    .I2(main_basesoc_timer_zero_trigger_10),
    .I3(main_basesoc_timer_zero_trigger_5) 
);
defparam n16601_s2.INIT=16'h1000;
  LUT3 n16602_s2 (
    .F(n16602_5),
    .I0(main_basesoc_timer_value[19]),
    .I1(main_basesoc_timer_zero_trigger_10),
    .I2(main_basesoc_timer_zero_trigger_5) 
);
defparam n16602_s2.INIT=8'h40;
  LUT2 n16603_s2 (
    .F(n16603_5),
    .I0(main_basesoc_timer_zero_trigger_10),
    .I1(main_basesoc_timer_zero_trigger_5) 
);
defparam n16603_s2.INIT=4'h8;
  LUT3 n16604_s3 (
    .F(n16604_6),
    .I0(main_basesoc_timer_value[15]),
    .I1(main_basesoc_timer_value[16]),
    .I2(main_basesoc_timer_value[17]) 
);
defparam n16604_s3.INIT=8'h01;
  LUT3 n16604_s4 (
    .F(n16604_7),
    .I0(main_basesoc_timer_value[13]),
    .I1(main_basesoc_timer_value[14]),
    .I2(main_basesoc_timer_zero_trigger_5) 
);
defparam n16604_s4.INIT=8'h10;
  LUT2 n16608_s2 (
    .F(n16608_5),
    .I0(main_basesoc_timer_value[13]),
    .I1(main_basesoc_timer_zero_trigger_5) 
);
defparam n16608_s2.INIT=4'h4;
  LUT3 n16610_s2 (
    .F(n16610_5),
    .I0(main_basesoc_timer_value[10]),
    .I1(main_basesoc_timer_value[11]),
    .I2(main_basesoc_timer_zero_trigger_7) 
);
defparam n16610_s2.INIT=8'h10;
  LUT2 n16611_s2 (
    .F(n16611_5),
    .I0(main_basesoc_timer_value[10]),
    .I1(main_basesoc_timer_zero_trigger_7) 
);
defparam n16611_s2.INIT=4'h4;
  LUT3 n16613_s2 (
    .F(n16613_5),
    .I0(main_basesoc_timer_value[7]),
    .I1(main_basesoc_timer_value[8]),
    .I2(n16615_5) 
);
defparam n16613_s2.INIT=8'h10;
  LUT2 n16614_s2 (
    .F(n16614_5),
    .I0(main_basesoc_timer_value[7]),
    .I1(n16615_5) 
);
defparam n16614_s2.INIT=4'h4;
  LUT4 n16615_s2 (
    .F(n16615_5),
    .I0(main_basesoc_timer_value[4]),
    .I1(main_basesoc_timer_value[5]),
    .I2(main_basesoc_timer_value[6]),
    .I3(n16618_5) 
);
defparam n16615_s2.INIT=16'h0100;
  LUT3 n16616_s2 (
    .F(n16616_5),
    .I0(main_basesoc_timer_value[4]),
    .I1(main_basesoc_timer_value[5]),
    .I2(n16618_5) 
);
defparam n16616_s2.INIT=8'h10;
  LUT2 n16617_s2 (
    .F(n16617_5),
    .I0(main_basesoc_timer_value[4]),
    .I1(n16618_5) 
);
defparam n16617_s2.INIT=4'h4;
  LUT4 n16618_s2 (
    .F(n16618_5),
    .I0(main_basesoc_timer_value[0]),
    .I1(main_basesoc_timer_value[1]),
    .I2(main_basesoc_timer_value[2]),
    .I3(main_basesoc_timer_value[3]) 
);
defparam n16618_s2.INIT=16'h0001;
  LUT2 n16620_s2 (
    .F(n16620_5),
    .I0(main_basesoc_timer_value[0]),
    .I1(main_basesoc_timer_value[1]) 
);
defparam n16620_s2.INIT=4'h1;
  LUT3 n16675_s2 (
    .F(n16675_5),
    .I0(builder_rhs_array_muxed0[2]),
    .I1(builder_rhs_array_muxed0[1]),
    .I2(builder_rhs_array_muxed0[0]) 
);
defparam n16675_s2.INIT=8'h40;
  LUT3 n16676_s2 (
    .F(n16676_5),
    .I0(builder_rhs_array_muxed0[2]),
    .I1(builder_rhs_array_muxed0[0]),
    .I2(builder_rhs_array_muxed0[1]) 
);
defparam n16676_s2.INIT=8'h10;
  LUT3 n16677_s2 (
    .F(n16677_5),
    .I0(builder_rhs_array_muxed0[2]),
    .I1(builder_rhs_array_muxed0[1]),
    .I2(builder_rhs_array_muxed0[0]) 
);
defparam n16677_s2.INIT=8'h10;
  LUT3 n16678_s2 (
    .F(n16678_5),
    .I0(builder_rhs_array_muxed0[2]),
    .I1(builder_rhs_array_muxed0[1]),
    .I2(builder_rhs_array_muxed0[0]) 
);
defparam n16678_s2.INIT=8'h01;
  LUT2 n16867_s3 (
    .F(n16867_6),
    .I0(builder_interface1_adr[4]),
    .I1(n16867_9) 
);
defparam n16867_s3.INIT=4'h4;
  LUT2 n16867_s4 (
    .F(n16867_7),
    .I0(builder_interface1_adr[0]),
    .I1(builder_interface1_adr[1]) 
);
defparam n16867_s4.INIT=4'h1;
  LUT2 n16867_s5 (
    .F(n16867_8),
    .I0(builder_interface1_adr[3]),
    .I1(builder_interface1_adr[2]) 
);
defparam n16867_s5.INIT=4'h4;
  LUT3 n17579_s3 (
    .F(n17579_6),
    .I0(main_basesoc_sdram_zqcs_executer_counter[2]),
    .I1(main_basesoc_sdram_zqcs_executer_counter[3]),
    .I2(main_basesoc_sdram_zqcs_executer_counter[4]) 
);
defparam n17579_s3.INIT=8'h01;
  LUT2 n30867_s2 (
    .F(n30867_5),
    .I0(builder_interface1_adr[0]),
    .I1(builder_interface1_adr[1]) 
);
defparam n30867_s2.INIT=4'h8;
  LUT4 n31042_s2 (
    .F(n31042_5),
    .I0(main_basesoc_sdram_choose_cmd_grant[0]),
    .I1(main_basesoc_sdram_choose_cmd_ce_5),
    .I2(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_7),
    .I3(builder_bankmachine3_next_state_2_22) 
);
defparam n31042_s2.INIT=16'h4000;
  LUT3 n31047_s2 (
    .F(n31047_5),
    .I0(builder_bankmachine3_state[0]),
    .I1(builder_bankmachine3_state[1]),
    .I2(builder_bankmachine3_state[2]) 
);
defparam n31047_s2.INIT=8'h7E;
  LUT4 n31047_s3 (
    .F(n31047_6),
    .I0(builder_refresher_state[1]),
    .I1(builder_refresher_state[0]),
    .I2(main_basesoc_sdram_bankmachine3_pipe_valid_source_valid),
    .I3(main_basesoc_sdram_bankmachine3_row_opened) 
);
defparam n31047_s3.INIT=16'hB000;
  LUT2 n31056_s2 (
    .F(n31056_5),
    .I0(main_basesoc_sdram_choose_cmd_grant[0]),
    .I1(main_basesoc_sdram_choose_cmd_grant[1]) 
);
defparam n31056_s2.INIT=4'h1;
  LUT2 n31063_s2 (
    .F(n31063_5),
    .I0(main_basesoc_sdram_choose_cmd_grant[1]),
    .I1(main_basesoc_sdram_choose_cmd_grant[0]) 
);
defparam n31063_s2.INIT=4'h4;
  LUT2 n31077_s2 (
    .F(n31077_5),
    .I0(main_basesoc_sdram_choose_cmd_grant[0]),
    .I1(main_basesoc_sdram_choose_cmd_grant[1]) 
);
defparam n31077_s2.INIT=4'h8;
  LUT3 n31084_s2 (
    .F(n31084_5),
    .I0(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_6),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_13),
    .I2(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_17) 
);
defparam n31084_s2.INIT=8'hB0;
  LUT4 builder_bankmachine0_next_state_2_s13 (
    .F(builder_bankmachine0_next_state_2_18),
    .I0(builder_bankmachine0_state[1]),
    .I1(builder_bankmachine0_state[2]),
    .I2(builder_bankmachine0_state[0]),
    .I3(builder_bankmachine0_next_state_2_19) 
);
defparam builder_bankmachine0_next_state_2_s13.INIT=16'h1000;
  LUT2 builder_bankmachine0_next_state_2_s14 (
    .F(builder_bankmachine0_next_state_2_19),
    .I0(main_basesoc_sdram_bankmachine0_twtpcon_ready),
    .I1(main_basesoc_sdram_bankmachine0_trascon_ready) 
);
defparam builder_bankmachine0_next_state_2_s14.INIT=4'h8;
  LUT4 builder_bankmachine0_next_state_2_s15 (
    .F(builder_bankmachine0_next_state_2_20),
    .I0(main_basesoc_sdram_sequencer_counter_6_10),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I2(builder_bankmachine0_next_state_0_22),
    .I3(builder_bankmachine0_next_state_0_23) 
);
defparam builder_bankmachine0_next_state_2_s15.INIT=16'h00EF;
  LUT4 builder_bankmachine0_next_state_1_s18 (
    .F(builder_bankmachine0_next_state_1_26),
    .I0(builder_bankmachine0_state[1]),
    .I1(builder_bankmachine0_next_state_0_23),
    .I2(n5789_3),
    .I3(builder_bankmachine0_next_state_1_27) 
);
defparam builder_bankmachine0_next_state_1_s18.INIT=16'hF100;
  LUT3 builder_bankmachine0_next_state_0_s15 (
    .F(builder_bankmachine0_next_state_0_22),
    .I0(n5789_3),
    .I1(main_basesoc_sdram_bankmachine0_row_opened),
    .I2(main_basesoc_sdram_bankmachine0_pipe_valid_source_valid) 
);
defparam builder_bankmachine0_next_state_0_s15.INIT=8'hB0;
  LUT4 builder_bankmachine0_next_state_0_s16 (
    .F(builder_bankmachine0_next_state_0_23),
    .I0(main_basesoc_sdram_choose_req_grant[2]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I2(builder_bankmachine0_next_state_0_28),
    .I3(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_7) 
);
defparam builder_bankmachine0_next_state_0_s16.INIT=16'h1000;
  LUT2 builder_bankmachine1_next_state_2_s13 (
    .F(builder_bankmachine1_next_state_2_18),
    .I0(builder_bankmachine1_state[2]),
    .I1(builder_bankmachine1_state[1]) 
);
defparam builder_bankmachine1_next_state_2_s13.INIT=4'h4;
  LUT3 builder_bankmachine1_next_state_2_s14 (
    .F(builder_bankmachine1_next_state_2_19),
    .I0(main_basesoc_sdram_bankmachine1_twtpcon_ready),
    .I1(main_basesoc_sdram_bankmachine1_trascon_ready),
    .I2(builder_bankmachine1_state[0]) 
);
defparam builder_bankmachine1_next_state_2_s14.INIT=8'h80;
  LUT4 builder_bankmachine1_next_state_2_s15 (
    .F(builder_bankmachine1_next_state_2_20),
    .I0(builder_bankmachine1_next_state_2_21),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_6),
    .I2(builder_bankmachine1_next_state_0_23),
    .I3(builder_bankmachine1_next_state_0_28) 
);
defparam builder_bankmachine1_next_state_2_s15.INIT=16'h8F00;
  LUT3 builder_bankmachine1_next_state_1_s19 (
    .F(builder_bankmachine1_next_state_1_27),
    .I0(builder_bankmachine1_state[1]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_valid),
    .I2(builder_bankmachine2_next_state_1_29) 
);
defparam builder_bankmachine1_next_state_1_s19.INIT=8'h40;
  LUT2 builder_bankmachine1_next_state_0_s16 (
    .F(builder_bankmachine1_next_state_0_23),
    .I0(n6220_3),
    .I1(main_basesoc_sdram_bankmachine1_row_opened) 
);
defparam builder_bankmachine1_next_state_0_s16.INIT=4'h4;
  LUT3 builder_bankmachine2_next_state_2_s12 (
    .F(builder_bankmachine2_next_state_2_17),
    .I0(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_5),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_6),
    .I2(builder_bankmachine2_next_state_2_20) 
);
defparam builder_bankmachine2_next_state_2_s12.INIT=8'h80;
  LUT4 builder_bankmachine2_next_state_2_s13 (
    .F(builder_bankmachine2_next_state_2_18),
    .I0(n6651_3),
    .I1(main_basesoc_sdram_bankmachine2_row_opened),
    .I2(main_basesoc_sdram_bankmachine2_pipe_valid_source_valid),
    .I3(builder_bankmachine2_next_state_1_29) 
);
defparam builder_bankmachine2_next_state_2_s13.INIT=16'hB000;
  LUT4 builder_bankmachine2_next_state_2_s14 (
    .F(builder_bankmachine2_next_state_2_19),
    .I0(main_basesoc_sdram_bankmachine2_trascon_ready),
    .I1(main_basesoc_sdram_bankmachine2_twtpcon_ready),
    .I2(builder_bankmachine2_next_state_1_29),
    .I3(builder_bankmachine2_state[1]) 
);
defparam builder_bankmachine2_next_state_2_s14.INIT=16'h77F0;
  LUT4 builder_bankmachine2_next_state_1_s19 (
    .F(builder_bankmachine2_next_state_1_27),
    .I0(builder_refresher_state[1]),
    .I1(builder_refresher_state[0]),
    .I2(main_basesoc_sdram_bankmachine2_pipe_valid_source_valid),
    .I3(main_basesoc_sdram_bankmachine2_row_opened) 
);
defparam builder_bankmachine2_next_state_1_s19.INIT=16'hB000;
  LUT4 builder_bankmachine3_next_state_2_s14 (
    .F(builder_bankmachine3_next_state_2_19),
    .I0(n7082_3),
    .I1(main_basesoc_sdram_bankmachine3_row_opened),
    .I2(main_basesoc_sdram_bankmachine3_pipe_valid_source_valid),
    .I3(builder_bankmachine2_next_state_1_29) 
);
defparam builder_bankmachine3_next_state_2_s14.INIT=16'hB000;
  LUT4 builder_bankmachine3_next_state_2_s15 (
    .F(builder_bankmachine3_next_state_2_20),
    .I0(main_basesoc_sdram_choose_req_grant[2]),
    .I1(builder_bankmachine3_next_state_2_27),
    .I2(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_17),
    .I3(n19002_7) 
);
defparam builder_bankmachine3_next_state_2_s15.INIT=16'h4000;
  LUT2 builder_bankmachine3_next_state_2_s16 (
    .F(builder_bankmachine3_next_state_2_21),
    .I0(builder_bankmachine3_state[1]),
    .I1(builder_bankmachine3_state[2]) 
);
defparam builder_bankmachine3_next_state_2_s16.INIT=4'h8;
  LUT2 builder_bankmachine3_next_state_2_s17 (
    .F(builder_bankmachine3_next_state_2_22),
    .I0(main_basesoc_sdram_choose_cmd_grant[2]),
    .I1(main_basesoc_sdram_choose_cmd_grant[1]) 
);
defparam builder_bankmachine3_next_state_2_s17.INIT=4'h4;
  LUT4 builder_bankmachine4_next_state_2_s12 (
    .F(builder_bankmachine4_next_state_2_17),
    .I0(n7513_3),
    .I1(main_basesoc_sdram_bankmachine4_row_opened),
    .I2(main_basesoc_sdram_bankmachine4_pipe_valid_source_valid),
    .I3(builder_bankmachine2_next_state_1_29) 
);
defparam builder_bankmachine4_next_state_2_s12.INIT=16'hB000;
  LUT4 builder_bankmachine4_next_state_2_s13 (
    .F(builder_bankmachine4_next_state_2_18),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I1(main_basesoc_sdram_tccdcon_ready),
    .I2(n31054_7),
    .I3(builder_bankmachine4_next_state_2_20) 
);
defparam builder_bankmachine4_next_state_2_s13.INIT=16'h4000;
  LUT2 builder_bankmachine4_next_state_2_s14 (
    .F(builder_bankmachine4_next_state_2_19),
    .I0(main_basesoc_sdram_bankmachine4_twtpcon_ready),
    .I1(main_basesoc_sdram_bankmachine4_trascon_ready) 
);
defparam builder_bankmachine4_next_state_2_s14.INIT=4'h8;
  LUT4 builder_bankmachine4_next_state_1_s17 (
    .F(builder_bankmachine4_next_state_1_25),
    .I0(builder_bankmachine4_state[1]),
    .I1(builder_bankmachine4_next_state_2_18),
    .I2(n7513_3),
    .I3(builder_bankmachine4_next_state_1_26) 
);
defparam builder_bankmachine4_next_state_1_s17.INIT=16'hF100;
  LUT4 builder_bankmachine5_next_state_2_s12 (
    .F(builder_bankmachine5_next_state_2_17),
    .I0(main_basesoc_sdram_bankmachine5_trascon_ready),
    .I1(main_basesoc_sdram_bankmachine5_twtpcon_ready),
    .I2(builder_bankmachine2_next_state_1_29),
    .I3(builder_bankmachine5_state[1]) 
);
defparam builder_bankmachine5_next_state_2_s12.INIT=16'h77F0;
  LUT4 builder_bankmachine5_next_state_2_s13 (
    .F(builder_bankmachine5_next_state_2_18),
    .I0(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_17),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_13),
    .I2(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_6),
    .I3(builder_bankmachine5_next_state_2_20) 
);
defparam builder_bankmachine5_next_state_2_s13.INIT=16'h8000;
  LUT4 builder_bankmachine5_next_state_2_s14 (
    .F(builder_bankmachine5_next_state_2_19),
    .I0(builder_bankmachine5_next_state_0_26),
    .I1(builder_bankmachine5_state[0]),
    .I2(builder_bankmachine5_state[1]),
    .I3(builder_bankmachine2_next_state_1_29) 
);
defparam builder_bankmachine5_next_state_2_s14.INIT=16'hB033;
  LUT2 builder_bankmachine5_next_state_1_s19 (
    .F(builder_bankmachine5_next_state_1_27),
    .I0(main_basesoc_sdram_bankmachine5_pipe_valid_source_valid),
    .I1(main_basesoc_sdram_bankmachine5_row_opened) 
);
defparam builder_bankmachine5_next_state_1_s19.INIT=4'h8;
  LUT2 builder_bankmachine6_next_state_2_s14 (
    .F(builder_bankmachine6_next_state_2_19),
    .I0(n8375_3),
    .I1(builder_bankmachine6_state[2]) 
);
defparam builder_bankmachine6_next_state_2_s14.INIT=4'h4;
  LUT4 builder_bankmachine6_next_state_2_s15 (
    .F(builder_bankmachine6_next_state_2_20),
    .I0(main_basesoc_sdram_trrdcon_valid_19),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_valid),
    .I2(n8417_2),
    .I3(main_basesoc_sdram_bankmachine6_syncfifo6_readable) 
);
defparam builder_bankmachine6_next_state_2_s15.INIT=16'h8000;
  LUT4 builder_bankmachine6_next_state_2_s16 (
    .F(builder_bankmachine6_next_state_2_21),
    .I0(main_basesoc_sdram_bankmachine6_pipe_valid_source_valid),
    .I1(builder_bankmachine6_state[0]),
    .I2(builder_bankmachine6_state[1]),
    .I3(builder_bankmachine2_next_state_1_29) 
);
defparam builder_bankmachine6_next_state_2_s16.INIT=16'hB033;
  LUT2 builder_bankmachine6_next_state_1_s21 (
    .F(builder_bankmachine6_next_state_1_29),
    .I0(main_basesoc_sdram_bankmachine6_pipe_valid_source_valid),
    .I1(main_basesoc_sdram_bankmachine6_row_opened) 
);
defparam builder_bankmachine6_next_state_1_s21.INIT=4'h8;
  LUT4 builder_bankmachine6_next_state_0_s15 (
    .F(builder_bankmachine6_next_state_0_22),
    .I0(n8375_3),
    .I1(main_basesoc_sdram_bankmachine6_row_opened),
    .I2(builder_bankmachine6_state[1]),
    .I3(main_basesoc_sdram_bankmachine6_pipe_valid_source_valid) 
);
defparam builder_bankmachine6_next_state_0_s15.INIT=16'h0B00;
  LUT4 builder_bankmachine7_next_state_2_s13 (
    .F(builder_bankmachine7_next_state_2_18),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I1(main_basesoc_sdram_sequencer_counter_6_10),
    .I2(builder_bankmachine7_next_state_2_20),
    .I3(main_basesoc_sdram_bankmachine7_pipe_valid_source_valid) 
);
defparam builder_bankmachine7_next_state_2_s13.INIT=16'h0100;
  LUT4 builder_bankmachine7_next_state_2_s14 (
    .F(builder_bankmachine7_next_state_2_19),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I1(builder_bankmachine7_next_state_2_27),
    .I2(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_17),
    .I3(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_7) 
);
defparam builder_bankmachine7_next_state_2_s14.INIT=16'h4000;
  LUT4 builder_bankmachine7_next_state_1_s17 (
    .F(builder_bankmachine7_next_state_1_25),
    .I0(builder_bankmachine7_state[1]),
    .I1(builder_bankmachine7_next_state_2_19),
    .I2(n8806_3),
    .I3(builder_bankmachine7_next_state_1_27) 
);
defparam builder_bankmachine7_next_state_1_s17.INIT=16'hF100;
  LUT4 builder_array_muxed1_10_s9 (
    .F(builder_array_muxed1_10_14),
    .I0(builder_array_muxed1_10_19),
    .I1(builder_array_muxed1_10_20),
    .I2(main_basesoc_sdram_choose_cmd_grant[0]),
    .I3(main_basesoc_sdram_choose_cmd_grant[1]) 
);
defparam builder_array_muxed1_10_s9.INIT=16'hC3FA;
  LUT4 builder_array_muxed1_10_s10 (
    .F(builder_array_muxed1_10_15),
    .I0(builder_array_muxed1_10_21),
    .I1(builder_array_muxed1_10_22),
    .I2(main_basesoc_sdram_choose_cmd_grant[0]),
    .I3(main_basesoc_sdram_choose_cmd_grant[1]) 
);
defparam builder_array_muxed1_10_s10.INIT=16'hC3FA;
  LUT4 builder_array_muxed1_10_s11 (
    .F(builder_array_muxed1_10_16),
    .I0(builder_array_muxed1_10_23),
    .I1(builder_array_muxed1_10_24),
    .I2(main_basesoc_sdram_choose_cmd_grant[2]),
    .I3(n31063_5) 
);
defparam builder_array_muxed1_10_s11.INIT=16'h3500;
  LUT4 builder_array_muxed1_10_s12 (
    .F(builder_array_muxed1_10_17),
    .I0(builder_array_muxed1_10_25),
    .I1(builder_array_muxed1_10_38),
    .I2(main_basesoc_sdram_choose_req_grant[2]),
    .I3(builder_array_muxed1_10_27) 
);
defparam builder_array_muxed1_10_s12.INIT=16'h030A;
  LUT4 builder_array_muxed1_10_s13 (
    .F(builder_array_muxed1_10_18),
    .I0(builder_array_muxed1_10_28),
    .I1(builder_array_muxed1_10_29),
    .I2(builder_array_muxed1_10_30),
    .I3(main_basesoc_sdram_choose_req_grant[2]) 
);
defparam builder_array_muxed1_10_s13.INIT=16'h0E00;
  LUT4 n18935_s18 (
    .F(n18935_26),
    .I0(main_basesoc_sdram_bankmachine3_trascon_ready),
    .I1(main_basesoc_sdram_bankmachine3_twtpcon_ready),
    .I2(main_basesoc_sdram_bankmachine3_trccon_ready),
    .I3(builder_bankmachine3_state[1]) 
);
defparam n18935_s18.INIT=16'h0F77;
  LUT4 n18935_s19 (
    .F(n18935_27),
    .I0(builder_bankmachine7_state[1]),
    .I1(builder_bankmachine7_state[2]),
    .I2(builder_bankmachine7_state[0]),
    .I3(builder_bankmachine7_next_state_1_26) 
);
defparam n18935_s19.INIT=16'h1000;
  LUT3 n19109_s19 (
    .F(n19109_27),
    .I0(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_7),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I2(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_8) 
);
defparam n19109_s19.INIT=8'h0B;
  LUT3 n21501_s3 (
    .F(n21501_6),
    .I0(main_basesoc_sdram_timer_count1[6]),
    .I1(main_basesoc_sdram_timer_count1[7]),
    .I2(main_basesoc_sdram_timer_count1[8]) 
);
defparam n21501_s3.INIT=8'h01;
  LUT4 n21501_s4 (
    .F(n21501_7),
    .I0(main_basesoc_sdram_timer_count1[1]),
    .I1(main_basesoc_sdram_timer_count1[2]),
    .I2(main_basesoc_sdram_timer_count1[3]),
    .I3(main_basesoc_sdram_timer_count1[5]) 
);
defparam n21501_s4.INIT=16'h0001;
  LUT3 main_basesoc_rx_phase_31_s6 (
    .F(main_basesoc_rx_phase_31_11),
    .I0(main_basesoc_rx_phase[29]),
    .I1(main_basesoc_rx_phase[30]),
    .I2(n16345_9) 
);
defparam main_basesoc_rx_phase_31_s6.INIT=8'h80;
  LUT2 main_basesoc_tx_phase_23_s6 (
    .F(main_basesoc_tx_phase_23_11),
    .I0(main_basesoc_tx_phase[21]),
    .I1(main_basesoc_tx_phase[22]) 
);
defparam main_basesoc_tx_phase_23_s6.INIT=4'h8;
  LUT2 main_gw5ddrphy_rdly0_2_s6 (
    .F(main_gw5ddrphy_rdly0_2_11),
    .I0(builder_interface1_adr[1]),
    .I1(builder_interface1_adr[0]) 
);
defparam main_gw5ddrphy_rdly0_2_s6.INIT=4'h4;
  LUT2 builder_multiplexer_state_3_s6 (
    .F(builder_multiplexer_state_3_11),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I1(builder_refresher_state[1]) 
);
defparam builder_multiplexer_state_3_s6.INIT=4'h4;
  LUT4 n19599_s26 (
    .F(n19599_30),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[31]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_8),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[127]),
    .I3(main_gw5ddrphy_burstdet_seen_status_3_13) 
);
defparam n19599_s26.INIT=16'h0777;
  LUT3 n19599_s27 (
    .F(n19599_31),
    .I0(n19601_35),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[127]),
    .I2(n19599_35) 
);
defparam n19599_s27.INIT=8'h70;
  LUT4 n19599_s29 (
    .F(n19599_33),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[63]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_6),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[127]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_6) 
);
defparam n19599_s29.INIT=16'h0777;
  LUT3 n19599_s30 (
    .F(n19599_34),
    .I0(n19639_38),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[63]),
    .I2(n19599_36) 
);
defparam n19599_s30.INIT=8'h70;
  LUT4 n19601_s24 (
    .F(n19601_28),
    .I0(n19599_42),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[126]),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[94]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_6) 
);
defparam n19601_s24.INIT=16'h0777;
  LUT4 n19601_s25 (
    .F(n19601_29),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[30]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_8),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[94]),
    .I3(n19483_13) 
);
defparam n19601_s25.INIT=16'h0777;
  LUT4 n19601_s26 (
    .F(n19601_30),
    .I0(n19629_35),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[62]),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[62]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8) 
);
defparam n19601_s26.INIT=16'h0777;
  LUT4 n19601_s27 (
    .F(n19601_31),
    .I0(main_basesoc_sdram_phaseinjector0_rddata_status[30]),
    .I1(n19599_44),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[126]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_6) 
);
defparam n19601_s27.INIT=16'h0777;
  LUT3 n19601_s28 (
    .F(n19601_32),
    .I0(n19599_40),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[94]),
    .I2(n19601_33) 
);
defparam n19601_s28.INIT=8'h70;
  LUT4 n19603_s21 (
    .F(n19603_25),
    .I0(n19639_38),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[61]),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[29]),
    .I3(n19599_44) 
);
defparam n19603_s21.INIT=16'h0777;
  LUT4 n19603_s22 (
    .F(n19603_26),
    .I0(main_basesoc_sdram_phaseinjector0_rddata_status[125]),
    .I1(n19601_35),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[93]),
    .I3(n19599_40) 
);
defparam n19603_s22.INIT=16'h0777;
  LUT4 n19603_s23 (
    .F(n19603_27),
    .I0(n19633_38),
    .I1(main_basesoc_sdram_phaseinjector0_wrdata_storage[29]),
    .I2(n19603_30),
    .I3(n19603_31) 
);
defparam n19603_s23.INIT=16'h7000;
  LUT4 n19603_s24 (
    .F(n19603_28),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[29]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_8),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[125]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_6) 
);
defparam n19603_s24.INIT=16'h0777;
  LUT3 n19603_s25 (
    .F(n19603_29),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_6),
    .I1(main_basesoc_sdram_phaseinjector1_wrdata_storage[61]),
    .I2(n19603_32) 
);
defparam n19603_s25.INIT=8'h70;
  LUT2 n19605_s22 (
    .F(n19605_26),
    .I0(builder_interface1_adr[4]),
    .I1(n16867_9) 
);
defparam n19605_s22.INIT=4'h8;
  LUT4 n19605_s23 (
    .F(n19605_27),
    .I0(n19599_40),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[92]),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[28]),
    .I3(n19599_44) 
);
defparam n19605_s23.INIT=16'h0777;
  LUT4 n19605_s24 (
    .F(n19605_28),
    .I0(main_basesoc_sdram_phaseinjector0_rddata_status[124]),
    .I1(n19601_35),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[60]),
    .I3(n19639_38) 
);
defparam n19605_s24.INIT=16'h0777;
  LUT4 n19605_s25 (
    .F(n19605_29),
    .I0(n19633_38),
    .I1(main_basesoc_sdram_phaseinjector0_wrdata_storage[28]),
    .I2(n19605_32),
    .I3(n19605_33) 
);
defparam n19605_s25.INIT=16'h7000;
  LUT4 n19605_s26 (
    .F(n19605_30),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[92]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_6),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[124]),
    .I3(main_gw5ddrphy_burstdet_seen_status_3_13) 
);
defparam n19605_s26.INIT=16'h0777;
  LUT3 n19605_s27 (
    .F(n19605_31),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_6),
    .I1(main_basesoc_sdram_phaseinjector1_wrdata_storage[124]),
    .I2(n19605_34) 
);
defparam n19605_s27.INIT=8'h70;
  LUT4 n19607_s23 (
    .F(n19607_27),
    .I0(n19629_35),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[59]),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[27]),
    .I3(n19605_23) 
);
defparam n19607_s23.INIT=16'h0777;
  LUT4 n19607_s24 (
    .F(n19607_28),
    .I0(main_basesoc_sdram_phaseinjector1_rddata_status[123]),
    .I1(n19599_42),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[91]),
    .I3(n19483_13) 
);
defparam n19607_s24.INIT=16'h0777;
  LUT4 n19607_s25 (
    .F(n19607_29),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[91]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_6),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[59]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8) 
);
defparam n19607_s25.INIT=16'h0777;
  LUT4 n19607_s26 (
    .F(n19607_30),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[27]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_8),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[59]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_6) 
);
defparam n19607_s26.INIT=16'h0777;
  LUT3 n19607_s27 (
    .F(n19607_31),
    .I0(n19639_38),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[59]),
    .I2(n19607_32) 
);
defparam n19607_s27.INIT=8'h70;
  LUT4 n19609_s23 (
    .F(n19609_27),
    .I0(main_basesoc_sdram_phaseinjector0_rddata_status[122]),
    .I1(n19601_35),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[122]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_6) 
);
defparam n19609_s23.INIT=16'h0777;
  LUT3 n19609_s24 (
    .F(n19609_28),
    .I0(n19639_38),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[58]),
    .I2(n19609_31) 
);
defparam n19609_s24.INIT=8'h70;
  LUT4 n19609_s25 (
    .F(n19609_29),
    .I0(n19599_38),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[90]),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[90]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_6) 
);
defparam n19609_s25.INIT=16'h0777;
  LUT3 n19609_s26 (
    .F(n19609_30),
    .I0(n19599_40),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[90]),
    .I2(n19609_32) 
);
defparam n19609_s26.INIT=8'h70;
  LUT4 n19611_s23 (
    .F(n19611_27),
    .I0(main_basesoc_sdram_phaseinjector0_rddata_status[89]),
    .I1(n19599_40),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[89]),
    .I3(n19483_13) 
);
defparam n19611_s23.INIT=16'h0777;
  LUT3 n19611_s24 (
    .F(n19611_28),
    .I0(n19639_38),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[57]),
    .I2(n19611_31) 
);
defparam n19611_s24.INIT=8'h70;
  LUT4 n19611_s25 (
    .F(n19611_29),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_6),
    .I1(main_basesoc_sdram_phaseinjector1_wrdata_storage[57]),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[57]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8) 
);
defparam n19611_s25.INIT=16'h0777;
  LUT3 n19611_s26 (
    .F(n19611_30),
    .I0(n19601_35),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[121]),
    .I2(n19611_32) 
);
defparam n19611_s26.INIT=8'h70;
  LUT4 n19613_s23 (
    .F(n19613_27),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[88]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_6),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[56]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8) 
);
defparam n19613_s23.INIT=16'h0777;
  LUT3 n19613_s24 (
    .F(n19613_28),
    .I0(n19639_38),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[56]),
    .I2(n19613_31) 
);
defparam n19613_s24.INIT=8'h70;
  LUT4 n19613_s25 (
    .F(n19613_29),
    .I0(main_basesoc_sdram_phaseinjector1_rddata_status[120]),
    .I1(n19599_42),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[120]),
    .I3(main_gw5ddrphy_burstdet_seen_status_3_13) 
);
defparam n19613_s25.INIT=16'h0777;
  LUT3 n19613_s26 (
    .F(n19613_30),
    .I0(n19633_38),
    .I1(main_basesoc_sdram_phaseinjector0_wrdata_storage[24]),
    .I2(n19613_32) 
);
defparam n19613_s26.INIT=8'h70;
  LUT4 n19615_s23 (
    .F(n19615_27),
    .I0(n19599_42),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[119]),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[23]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_8) 
);
defparam n19615_s23.INIT=16'h0777;
  LUT4 n19615_s24 (
    .F(n19615_28),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[87]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_6),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[87]),
    .I3(n19483_13) 
);
defparam n19615_s24.INIT=16'h0777;
  LUT4 n19615_s25 (
    .F(n19615_29),
    .I0(n19599_38),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[87]),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[23]),
    .I3(n19605_23) 
);
defparam n19615_s25.INIT=16'h0777;
  LUT4 n19615_s26 (
    .F(n19615_30),
    .I0(main_basesoc_sdram_phaseinjector0_wrdata_storage[55]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[119]),
    .I3(main_gw5ddrphy_burstdet_seen_status_3_13) 
);
defparam n19615_s26.INIT=16'h0777;
  LUT3 n19615_s27 (
    .F(n19615_31),
    .I0(n19633_38),
    .I1(main_basesoc_sdram_phaseinjector0_wrdata_storage[23]),
    .I2(n19615_32) 
);
defparam n19615_s27.INIT=8'h70;
  LUT4 n19617_s23 (
    .F(n19617_27),
    .I0(n19629_35),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[54]),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[22]),
    .I3(n19605_23) 
);
defparam n19617_s23.INIT=16'h0777;
  LUT4 n19617_s24 (
    .F(n19617_28),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[118]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_6),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[118]),
    .I3(main_gw5ddrphy_burstdet_seen_status_3_13) 
);
defparam n19617_s24.INIT=16'h0777;
  LUT4 n19617_s25 (
    .F(n19617_29),
    .I0(main_basesoc_sdram_phaseinjector0_rddata_status[118]),
    .I1(n19601_35),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[54]),
    .I3(n19639_38) 
);
defparam n19617_s25.INIT=16'h0777;
  LUT4 n19617_s26 (
    .F(n19617_30),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[22]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_8),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[86]),
    .I3(n19483_13) 
);
defparam n19617_s26.INIT=16'h0777;
  LUT3 n19617_s27 (
    .F(n19617_31),
    .I0(n19633_38),
    .I1(main_basesoc_sdram_phaseinjector0_wrdata_storage[22]),
    .I2(n19617_32) 
);
defparam n19617_s27.INIT=8'h70;
  LUT4 n19619_s23 (
    .F(n19619_27),
    .I0(main_basesoc_sdram_phaseinjector1_rddata_status[21]),
    .I1(n19605_23),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[85]),
    .I3(n19483_13) 
);
defparam n19619_s23.INIT=16'h0777;
  LUT4 n19619_s24 (
    .F(n19619_28),
    .I0(main_basesoc_sdram_phaseinjector1_rddata_status[117]),
    .I1(n19599_42),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[117]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_6) 
);
defparam n19619_s24.INIT=16'h0777;
  LUT4 n19619_s25 (
    .F(n19619_29),
    .I0(n19639_38),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[53]),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[21]),
    .I3(n19633_38) 
);
defparam n19619_s25.INIT=16'h0777;
  LUT4 n19619_s26 (
    .F(n19619_30),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[21]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_8),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[117]),
    .I3(main_gw5ddrphy_burstdet_seen_status_3_13) 
);
defparam n19619_s26.INIT=16'h0777;
  LUT3 n19619_s27 (
    .F(n19619_31),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_6),
    .I1(main_basesoc_sdram_phaseinjector1_wrdata_storage[53]),
    .I2(n19619_32) 
);
defparam n19619_s27.INIT=8'h70;
  LUT4 n19621_s23 (
    .F(n19621_27),
    .I0(n19599_38),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[84]),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[84]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_6) 
);
defparam n19621_s23.INIT=16'h0777;
  LUT4 n19621_s24 (
    .F(n19621_28),
    .I0(n19629_35),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[52]),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[20]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_8) 
);
defparam n19621_s24.INIT=16'h0777;
  LUT4 n19621_s25 (
    .F(n19621_29),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[52]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_6),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[116]),
    .I3(main_gw5ddrphy_burstdet_seen_status_3_13) 
);
defparam n19621_s25.INIT=16'h0777;
  LUT4 n19621_s26 (
    .F(n19621_30),
    .I0(main_basesoc_sdram_phaseinjector0_rddata_status[20]),
    .I1(n19599_44),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[116]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_6) 
);
defparam n19621_s26.INIT=16'h0777;
  LUT3 n19621_s27 (
    .F(n19621_31),
    .I0(n19639_38),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[52]),
    .I2(n19621_32) 
);
defparam n19621_s27.INIT=8'h70;
  LUT4 n19623_s23 (
    .F(n19623_27),
    .I0(n19639_38),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[51]),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[19]),
    .I3(n19599_44) 
);
defparam n19623_s23.INIT=16'h0777;
  LUT4 n19623_s24 (
    .F(n19623_28),
    .I0(n19599_42),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[115]),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[19]),
    .I3(n19605_23) 
);
defparam n19623_s24.INIT=16'h0777;
  LUT4 n19623_s25 (
    .F(n19623_29),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_6),
    .I1(main_basesoc_sdram_phaseinjector1_wrdata_storage[51]),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[83]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_6) 
);
defparam n19623_s25.INIT=16'h0777;
  LUT4 n19623_s26 (
    .F(n19623_30),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[19]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_8),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[115]),
    .I3(main_gw5ddrphy_burstdet_seen_status_3_13) 
);
defparam n19623_s26.INIT=16'h0777;
  LUT4 n19623_s27 (
    .F(n19623_31),
    .I0(main_basesoc_sdram_phaseinjector1_rddata_status[83]),
    .I1(n19599_38),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[51]),
    .I3(n19629_35) 
);
defparam n19623_s27.INIT=16'h0777;
  LUT4 n19623_s28 (
    .F(n19623_32),
    .I0(main_basesoc_sdram_phaseinjector0_wrdata_storage[51]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[83]),
    .I3(n19483_13) 
);
defparam n19623_s28.INIT=16'h0777;
  LUT4 n19625_s23 (
    .F(n19625_27),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[18]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_8),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[82]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_6) 
);
defparam n19625_s23.INIT=16'h0777;
  LUT3 n19625_s24 (
    .F(n19625_28),
    .I0(n19599_42),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[114]),
    .I2(n19625_32) 
);
defparam n19625_s24.INIT=8'h70;
  LUT4 n19625_s25 (
    .F(n19625_29),
    .I0(main_basesoc_sdram_phaseinjector0_wrdata_storage[50]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[114]),
    .I3(main_gw5ddrphy_burstdet_seen_status_3_13) 
);
defparam n19625_s25.INIT=16'h0777;
  LUT4 n19625_s26 (
    .F(n19625_30),
    .I0(main_basesoc_sdram_phaseinjector0_rddata_status[114]),
    .I1(n19601_35),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[50]),
    .I3(n19639_38) 
);
defparam n19625_s26.INIT=16'h0777;
  LUT4 n19625_s27 (
    .F(n19625_31),
    .I0(n19599_40),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[82]),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[18]),
    .I3(n19599_44) 
);
defparam n19625_s27.INIT=16'h0777;
  LUT4 n19627_s23 (
    .F(n19627_27),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[17]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_8),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[49]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_6) 
);
defparam n19627_s23.INIT=16'h0777;
  LUT3 n19627_s24 (
    .F(n19627_28),
    .I0(n19639_38),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[49]),
    .I2(n19627_31) 
);
defparam n19627_s24.INIT=8'h70;
  LUT4 n19627_s25 (
    .F(n19627_29),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[81]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_6),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[81]),
    .I3(n19483_13) 
);
defparam n19627_s25.INIT=16'h0777;
  LUT3 n19627_s26 (
    .F(n19627_30),
    .I0(n19601_35),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[113]),
    .I2(n19627_32) 
);
defparam n19627_s26.INIT=8'h70;
  LUT4 n19629_s23 (
    .F(n19629_27),
    .I0(n19601_35),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[112]),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[16]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_8) 
);
defparam n19629_s23.INIT=16'h0777;
  LUT3 n19629_s24 (
    .F(n19629_28),
    .I0(n19599_40),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[80]),
    .I2(n19629_32) 
);
defparam n19629_s24.INIT=8'h70;
  LUT4 n19629_s26 (
    .F(n19629_30),
    .I0(main_basesoc_sdram_phaseinjector1_rddata_status[112]),
    .I1(n19599_42),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[112]),
    .I3(main_gw5ddrphy_burstdet_seen_status_3_13) 
);
defparam n19629_s26.INIT=16'h0777;
  LUT3 n19629_s27 (
    .F(n19629_31),
    .I0(n19633_38),
    .I1(main_basesoc_sdram_phaseinjector0_wrdata_storage[16]),
    .I2(n19629_33) 
);
defparam n19629_s27.INIT=8'h70;
  LUT4 n19631_s23 (
    .F(n19631_27),
    .I0(main_basesoc_sdram_phaseinjector0_rddata_status[15]),
    .I1(n19599_44),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[111]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_6) 
);
defparam n19631_s23.INIT=16'h0777;
  LUT3 n19631_s24 (
    .F(n19631_28),
    .I0(n19601_35),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[111]),
    .I2(n19631_31) 
);
defparam n19631_s24.INIT=8'h70;
  LUT4 n19631_s25 (
    .F(n19631_29),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[15]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_8),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[79]),
    .I3(n19483_13) 
);
defparam n19631_s25.INIT=16'h0777;
  LUT3 n19631_s26 (
    .F(n19631_30),
    .I0(n19639_38),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[47]),
    .I2(n19631_32) 
);
defparam n19631_s26.INIT=8'h70;
  LUT4 n19633_s24 (
    .F(n19633_28),
    .I0(n19599_40),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[78]),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[14]),
    .I3(n19599_44) 
);
defparam n19633_s24.INIT=16'h0777;
  LUT4 n19633_s25 (
    .F(n19633_29),
    .I0(main_basesoc_sdram_phaseinjector1_rddata_status[110]),
    .I1(n19599_42),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[110]),
    .I3(main_gw5ddrphy_burstdet_seen_status_3_13) 
);
defparam n19633_s25.INIT=16'h0777;
  LUT4 n19633_s26 (
    .F(n19633_30),
    .I0(n19633_33),
    .I1(n19633_34),
    .I2(n19633_35),
    .I3(n19633_36) 
);
defparam n19633_s26.INIT=16'h8000;
  LUT4 n19633_s27 (
    .F(n19633_31),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_6),
    .I1(main_basesoc_sdram_phaseinjector1_wrdata_storage[110]),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[46]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8) 
);
defparam n19633_s27.INIT=16'h0777;
  LUT4 n19633_s28 (
    .F(n19633_32),
    .I0(n19639_38),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[46]),
    .I2(main_basesoc_sdram_phaseinjector1_address_storage[14]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re_8) 
);
defparam n19633_s28.INIT=16'h0777;
  LUT4 n19635_s25 (
    .F(n19635_29),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[13]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_8),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[109]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_6) 
);
defparam n19635_s25.INIT=16'h0777;
  LUT4 n19635_s26 (
    .F(n19635_30),
    .I0(main_basesoc_sdram_phaseinjector0_wrdata_storage[45]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[109]),
    .I3(main_gw5ddrphy_burstdet_seen_status_3_13) 
);
defparam n19635_s26.INIT=16'h0777;
  LUT4 n19635_s27 (
    .F(n19635_31),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[77]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_6),
    .I2(main_basesoc_sdram_phaseinjector0_address_storage[13]),
    .I3(n30867_4) 
);
defparam n19635_s27.INIT=16'h0777;
  LUT4 n19635_s28 (
    .F(n19635_32),
    .I0(main_basesoc_sdram_phaseinjector1_rddata_status[109]),
    .I1(n19599_42),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[45]),
    .I3(n19629_35) 
);
defparam n19635_s28.INIT=16'h0777;
  LUT4 n19635_s29 (
    .F(n19635_33),
    .I0(n19639_38),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[45]),
    .I2(main_basesoc_sdram_phaseinjector1_address_storage[13]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re_8) 
);
defparam n19635_s29.INIT=16'h0777;
  LUT3 n19635_s30 (
    .F(n19635_34),
    .I0(n19599_38),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[77]),
    .I2(n19635_35) 
);
defparam n19635_s30.INIT=8'h70;
  LUT4 n19637_s23 (
    .F(n19637_27),
    .I0(main_basesoc_sdram_phaseinjector0_rddata_status[108]),
    .I1(n19601_35),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[44]),
    .I3(n19639_38) 
);
defparam n19637_s23.INIT=16'h0777;
  LUT4 n19637_s24 (
    .F(n19637_28),
    .I0(n19599_42),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[108]),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[12]),
    .I3(n19605_23) 
);
defparam n19637_s24.INIT=16'h0777;
  LUT4 n19637_s25 (
    .F(n19637_29),
    .I0(n19637_32),
    .I1(n19637_33),
    .I2(n19637_34),
    .I3(n19637_35) 
);
defparam n19637_s25.INIT=16'h8000;
  LUT4 n19637_s26 (
    .F(n19637_30),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[12]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_8),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[44]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8) 
);
defparam n19637_s26.INIT=16'h0777;
  LUT4 n19637_s27 (
    .F(n19637_31),
    .I0(n19599_44),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[12]),
    .I2(main_basesoc_sdram_phaseinjector1_address_storage[12]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re_8) 
);
defparam n19637_s27.INIT=16'h0777;
  LUT4 n19639_s24 (
    .F(n19639_28),
    .I0(n19599_40),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[75]),
    .I2(main_basesoc_sdram_phaseinjector1_address_storage[11]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re_8) 
);
defparam n19639_s24.INIT=16'h0777;
  LUT4 n19639_s25 (
    .F(n19639_29),
    .I0(main_basesoc_sdram_phaseinjector1_rddata_status[107]),
    .I1(n19599_42),
    .I2(main_basesoc_sdram_phaseinjector0_address_storage[11]),
    .I3(n30867_4) 
);
defparam n19639_s25.INIT=16'h0777;
  LUT4 n19639_s26 (
    .F(n19639_30),
    .I0(n19639_33),
    .I1(n19639_34),
    .I2(n19639_35),
    .I3(n19639_36) 
);
defparam n19639_s26.INIT=16'h8000;
  LUT4 n19639_s27 (
    .F(n19639_31),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[107]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_6),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[75]),
    .I3(n19483_13) 
);
defparam n19639_s27.INIT=16'h0777;
  LUT4 n19639_s28 (
    .F(n19639_32),
    .I0(main_basesoc_sdram_phaseinjector0_rddata_status[11]),
    .I1(n19599_44),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[11]),
    .I3(n19633_38) 
);
defparam n19639_s28.INIT=16'h0777;
  LUT4 n19641_s25 (
    .F(n19641_29),
    .I0(n19629_35),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[42]),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[106]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_6) 
);
defparam n19641_s25.INIT=16'h0777;
  LUT4 n19641_s26 (
    .F(n19641_30),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[74]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_6),
    .I2(main_basesoc_sdram_phaseinjector0_address_storage[10]),
    .I3(n30867_4) 
);
defparam n19641_s26.INIT=16'h0777;
  LUT4 n19641_s27 (
    .F(n19641_31),
    .I0(n19599_42),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[106]),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[10]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_8) 
);
defparam n19641_s27.INIT=16'h0777;
  LUT4 n19641_s28 (
    .F(n19641_32),
    .I0(main_basesoc_sdram_phaseinjector1_rddata_status[74]),
    .I1(n19599_38),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[106]),
    .I3(main_gw5ddrphy_burstdet_seen_status_3_13) 
);
defparam n19641_s28.INIT=16'h0777;
  LUT4 n19641_s29 (
    .F(n19641_33),
    .I0(n19639_38),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[42]),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[42]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8) 
);
defparam n19641_s29.INIT=16'h0777;
  LUT3 n19641_s30 (
    .F(n19641_34),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_6),
    .I1(main_basesoc_sdram_phaseinjector1_wrdata_storage[42]),
    .I2(n19641_35) 
);
defparam n19641_s30.INIT=8'h70;
  LUT4 n19643_s25 (
    .F(n19643_29),
    .I0(n19599_40),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[73]),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[9]),
    .I3(n19605_23) 
);
defparam n19643_s25.INIT=16'h0777;
  LUT4 n19643_s26 (
    .F(n19643_30),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_6),
    .I1(main_basesoc_sdram_phaseinjector1_wrdata_storage[105]),
    .I2(n19643_34),
    .I3(n19643_35) 
);
defparam n19643_s26.INIT=16'h7000;
  LUT4 n19643_s27 (
    .F(n19643_31),
    .I0(n19629_35),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[41]),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[73]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_6) 
);
defparam n19643_s27.INIT=16'h0777;
  LUT4 n19643_s28 (
    .F(n19643_32),
    .I0(n19599_42),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[105]),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[41]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_6) 
);
defparam n19643_s28.INIT=16'h0777;
  LUT4 n19643_s29 (
    .F(n19643_33),
    .I0(n19599_38),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[73]),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[41]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8) 
);
defparam n19643_s29.INIT=16'h0777;
  LUT4 n19645_s23 (
    .F(n19645_27),
    .I0(n19599_40),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[72]),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[8]),
    .I3(n19599_44) 
);
defparam n19645_s23.INIT=16'h0777;
  LUT4 n19645_s24 (
    .F(n19645_28),
    .I0(n19599_38),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[72]),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[40]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8) 
);
defparam n19645_s24.INIT=16'h0777;
  LUT4 n19645_s25 (
    .F(n19645_29),
    .I0(n19645_32),
    .I1(n19645_33),
    .I2(n19645_34),
    .I3(n19645_35) 
);
defparam n19645_s25.INIT=16'h8000;
  LUT4 n19645_s26 (
    .F(n19645_30),
    .I0(n19599_42),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[104]),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[8]),
    .I3(n19605_23) 
);
defparam n19645_s26.INIT=16'h0777;
  LUT4 n19645_s27 (
    .F(n19645_31),
    .I0(n19639_38),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[40]),
    .I2(main_basesoc_sdram_phaseinjector1_address_storage[8]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re_8) 
);
defparam n19645_s27.INIT=16'h0777;
  LUT4 n19647_s27 (
    .F(n19647_31),
    .I0(main_basesoc_sdram_phaseinjector0_rddata_status[7]),
    .I1(n19599_44),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[7]),
    .I3(n19633_38) 
);
defparam n19647_s27.INIT=16'h0777;
  LUT4 n19647_s28 (
    .F(n19647_32),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[7]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_8),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[39]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8) 
);
defparam n19647_s28.INIT=16'h0777;
  LUT4 n19647_s29 (
    .F(n19647_33),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[71]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_6),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[103]),
    .I3(main_gw5ddrphy_burstdet_seen_status_3_13) 
);
defparam n19647_s29.INIT=16'h0777;
  LUT4 n19647_s30 (
    .F(n19647_34),
    .I0(n19647_35),
    .I1(n19647_36),
    .I2(n19647_37),
    .I3(n19647_38) 
);
defparam n19647_s30.INIT=16'h8000;
  LUT4 n19649_s27 (
    .F(n19649_31),
    .I0(n19599_42),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[102]),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[38]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8) 
);
defparam n19649_s27.INIT=16'h0777;
  LUT4 n19649_s28 (
    .F(n19649_32),
    .I0(n19599_40),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[70]),
    .I2(main_basesoc_sdram_phaseinjector1_address_storage[6]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re_8) 
);
defparam n19649_s28.INIT=16'h0777;
  LUT4 n19649_s29 (
    .F(n19649_33),
    .I0(main_basesoc_sdram_phaseinjector0_wrdata_storage[70]),
    .I1(n19483_13),
    .I2(main_basesoc_sdram_phaseinjector0_address_storage[6]),
    .I3(n30867_4) 
);
defparam n19649_s29.INIT=16'h0777;
  LUT4 n19649_s30 (
    .F(n19649_34),
    .I0(n19649_35),
    .I1(n19649_36),
    .I2(n19649_37),
    .I3(n19649_38) 
);
defparam n19649_s30.INIT=16'h8000;
  LUT4 n19651_s27 (
    .F(n19651_31),
    .I0(main_basesoc_sdram_phaseinjector0_rddata_status[5]),
    .I1(n19599_44),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[37]),
    .I3(n19629_35) 
);
defparam n19651_s27.INIT=16'h0777;
  LUT4 n19651_s28 (
    .F(n19651_32),
    .I0(main_basesoc_sdram_phaseinjector1_command_storage[5]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_command0_re_8),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[5]),
    .I3(n19633_38) 
);
defparam n19651_s28.INIT=16'h0777;
  LUT4 n19651_s29 (
    .F(n19651_33),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[69]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_6),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[101]),
    .I3(main_gw5ddrphy_burstdet_seen_status_3_13) 
);
defparam n19651_s29.INIT=16'h0777;
  LUT4 n19651_s30 (
    .F(n19651_34),
    .I0(n19651_35),
    .I1(n19651_36),
    .I2(n19651_37),
    .I3(n19651_38) 
);
defparam n19651_s30.INIT=16'h8000;
  LUT4 n19653_s27 (
    .F(n19653_31),
    .I0(main_basesoc_sdram_phaseinjector0_rddata_status[100]),
    .I1(n19601_35),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[100]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_6) 
);
defparam n19653_s27.INIT=16'h0777;
  LUT4 n19653_s28 (
    .F(n19653_32),
    .I0(main_basesoc_sdram_phaseinjector1_command_storage[4]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_command0_re_8),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[4]),
    .I3(n19633_38) 
);
defparam n19653_s28.INIT=16'h0777;
  LUT4 n19653_s29 (
    .F(n19653_33),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[4]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_8),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[100]),
    .I3(main_gw5ddrphy_burstdet_seen_status_3_13) 
);
defparam n19653_s29.INIT=16'h0777;
  LUT4 n19653_s30 (
    .F(n19653_34),
    .I0(n19653_35),
    .I1(n19653_36),
    .I2(n19653_37),
    .I3(n19653_38) 
);
defparam n19653_s30.INIT=16'h8000;
  LUT4 n19655_s28 (
    .F(n19655_32),
    .I0(main_basesoc_sdram_phaseinjector0_rddata_status[99]),
    .I1(n19601_35),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[35]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_6) 
);
defparam n19655_s28.INIT=16'h0777;
  LUT4 n19655_s29 (
    .F(n19655_33),
    .I0(main_basesoc_sdram_phaseinjector1_command_storage[3]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_command0_re_8),
    .I2(main_basesoc_sdram_phaseinjector1_address_storage[3]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re_8) 
);
defparam n19655_s29.INIT=16'h0777;
  LUT4 n19655_s30 (
    .F(n19655_34),
    .I0(n19629_35),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[35]),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[3]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_8) 
);
defparam n19655_s30.INIT=16'h0777;
  LUT4 n19655_s31 (
    .F(n19655_35),
    .I0(n19599_38),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[67]),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[3]),
    .I3(n19605_23) 
);
defparam n19655_s31.INIT=16'h0777;
  LUT4 n19655_s32 (
    .F(n19655_36),
    .I0(main_basesoc_sdram_phaseinjector0_wrdata_storage[99]),
    .I1(main_gw5ddrphy_burstdet_seen_status_3_13),
    .I2(main_basesoc_sdram_phaseinjector0_address_storage[3]),
    .I3(n30867_4) 
);
defparam n19655_s32.INIT=16'h0777;
  LUT4 n19655_s33 (
    .F(n19655_37),
    .I0(main_gw5ddrphy_rdly0_2_9),
    .I1(main_basesoc_sdram_phaseinjector0_command_storage[3]),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[99]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_6) 
);
defparam n19655_s33.INIT=16'h0777;
  LUT4 n19655_s34 (
    .F(n19655_38),
    .I0(n19506_5),
    .I1(main_basesoc_sdram_storage[3]),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[35]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8) 
);
defparam n19655_s34.INIT=16'h0777;
  LUT4 n19655_s35 (
    .F(n19655_39),
    .I0(main_basesoc_sdram_phaseinjector0_rddata_status[3]),
    .I1(n19599_44),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[67]),
    .I3(n19483_13) 
);
defparam n19655_s35.INIT=16'h0777;
  LUT4 n19655_s36 (
    .F(n19655_40),
    .I0(n19639_38),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[35]),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[3]),
    .I3(n19633_38) 
);
defparam n19655_s36.INIT=16'h0777;
  LUT4 n19657_s30 (
    .F(n19657_34),
    .I0(main_gw5ddrphy_rdly0_2_9),
    .I1(main_basesoc_sdram_phaseinjector0_command_storage[2]),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[98]),
    .I3(n19599_42) 
);
defparam n19657_s30.INIT=16'h0777;
  LUT4 n19657_s31 (
    .F(n19657_35),
    .I0(n19506_5),
    .I1(main_basesoc_sdram_storage[2]),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[2]),
    .I3(n19605_23) 
);
defparam n19657_s31.INIT=16'h0777;
  LUT4 n19657_s33 (
    .F(n19657_37),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[66]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_6),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[98]),
    .I3(main_gw5ddrphy_burstdet_seen_status_3_13) 
);
defparam n19657_s33.INIT=16'h0777;
  LUT4 n19657_s34 (
    .F(n19657_38),
    .I0(n19657_41),
    .I1(n19657_42),
    .I2(n19657_43),
    .I3(n19657_44) 
);
defparam n19657_s34.INIT=16'h8000;
  LUT4 n19659_s30 (
    .F(n19659_34),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[65]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_6),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[33]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8) 
);
defparam n19659_s30.INIT=16'h0777;
  LUT4 n19659_s31 (
    .F(n19659_35),
    .I0(main_basesoc_sdram_phaseinjector1_rddata_status[65]),
    .I1(n19599_38),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[97]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_6) 
);
defparam n19659_s31.INIT=16'h0777;
  LUT4 n19659_s32 (
    .F(n19659_36),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[33]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_6),
    .I2(main_basesoc_sdram_phaseinjector0_baddress_storage[1]),
    .I3(n16867_13) 
);
defparam n19659_s32.INIT=16'h0777;
  LUT4 n19659_s33 (
    .F(n19659_37),
    .I0(n19629_35),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[33]),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[65]),
    .I3(n19483_13) 
);
defparam n19659_s33.INIT=16'h0777;
  LUT4 n19659_s34 (
    .F(n19659_38),
    .I0(n19599_42),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[97]),
    .I2(main_basesoc_sdram_phaseinjector1_baddress_storage[1]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re_6) 
);
defparam n19659_s34.INIT=16'h0777;
  LUT4 n19659_s35 (
    .F(n19659_39),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[1]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_8),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[97]),
    .I3(main_gw5ddrphy_burstdet_seen_status_3_13) 
);
defparam n19659_s35.INIT=16'h0777;
  LUT4 n19659_s36 (
    .F(n19659_40),
    .I0(main_gw5ddrphy_rdly0_2_9),
    .I1(main_basesoc_sdram_phaseinjector0_command_storage[1]),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[1]),
    .I3(n19605_23) 
);
defparam n19659_s36.INIT=16'h0777;
  LUT4 n19659_s37 (
    .F(n19659_41),
    .I0(n19506_5),
    .I1(main_basesoc_sdram_storage[1]),
    .I2(main_basesoc_sdram_phaseinjector0_address_storage[1]),
    .I3(n30867_4) 
);
defparam n19659_s37.INIT=16'h0777;
  LUT4 n19659_s38 (
    .F(n19659_42),
    .I0(n19599_40),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[65]),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[1]),
    .I3(n19599_44) 
);
defparam n19659_s38.INIT=16'h0777;
  LUT4 n19659_s39 (
    .F(n19659_43),
    .I0(n19601_35),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[97]),
    .I2(main_basesoc_sdram_phaseinjector1_command_storage[1]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_command0_re_8) 
);
defparam n19659_s39.INIT=16'h0777;
  LUT4 n19661_s30 (
    .F(n19661_34),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[32]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_6),
    .I2(main_basesoc_sdram_phaseinjector0_baddress_storage[0]),
    .I3(n16867_13) 
);
defparam n19661_s30.INIT=16'h0777;
  LUT4 n19661_s31 (
    .F(n19661_35),
    .I0(n19599_38),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[64]),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[64]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_6) 
);
defparam n19661_s31.INIT=16'h0777;
  LUT4 n19661_s32 (
    .F(n19661_36),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_6),
    .I1(main_basesoc_sdram_phaseinjector1_wrdata_storage[96]),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[32]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8) 
);
defparam n19661_s32.INIT=16'h0777;
  LUT4 n19661_s33 (
    .F(n19661_37),
    .I0(n19629_35),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[32]),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[64]),
    .I3(n19483_13) 
);
defparam n19661_s33.INIT=16'h0777;
  LUT4 n19661_s34 (
    .F(n19661_38),
    .I0(n19605_23),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[0]),
    .I2(main_basesoc_sdram_phaseinjector1_baddress_storage[0]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re_6) 
);
defparam n19661_s34.INIT=16'h0777;
  LUT4 n19661_s35 (
    .F(n19661_39),
    .I0(main_gw5ddrphy_rdly0_2_9),
    .I1(main_basesoc_sdram_phaseinjector0_command_storage[0]),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[96]),
    .I3(main_gw5ddrphy_burstdet_seen_status_3_13) 
);
defparam n19661_s35.INIT=16'h0777;
  LUT4 n19661_s36 (
    .F(n19661_40),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[0]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_8),
    .I2(main_basesoc_sdram_storage[0]),
    .I3(n19506_5) 
);
defparam n19661_s36.INIT=16'h0777;
  LUT4 n19661_s37 (
    .F(n19661_41),
    .I0(main_basesoc_sdram_phaseinjector1_rddata_status[96]),
    .I1(n19599_42),
    .I2(main_basesoc_sdram_phaseinjector0_address_storage[0]),
    .I3(n30867_4) 
);
defparam n19661_s37.INIT=16'h0777;
  LUT4 n19661_s38 (
    .F(n19661_42),
    .I0(n19599_40),
    .I1(main_basesoc_sdram_phaseinjector0_rddata_status[64]),
    .I2(main_basesoc_sdram_phaseinjector1_command_storage[0]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_command0_re_8) 
);
defparam n19661_s38.INIT=16'h0777;
  LUT4 n19661_s39 (
    .F(n19661_43),
    .I0(main_basesoc_sdram_phaseinjector0_rddata_status[96]),
    .I1(n19601_35),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[32]),
    .I3(n19639_38) 
);
defparam n19661_s39.INIT=16'h0777;
  LUT4 n20089_s13 (
    .F(n20089_17),
    .I0(n30867_4),
    .I1(main_basesoc_timer_update_value_storage),
    .I2(main_basesoc_timer_zero_pending),
    .I3(n19483_13) 
);
defparam n20089_s13.INIT=16'h0777;
  LUT4 n20089_s14 (
    .F(n20089_18),
    .I0(n16867_13),
    .I1(main_basesoc_timer_value_status[0]),
    .I2(main_basesoc_timer_enable_storage),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8) 
);
defparam n20089_s14.INIT=16'h0777;
  LUT4 n20219_s15 (
    .F(n20219_19),
    .I0(n16867_13),
    .I1(main_basesoc_uart_tx_pending),
    .I2(main_basesoc_uart_tx_fifo_readable),
    .I3(n19483_13) 
);
defparam n20219_s15.INIT=16'h7077;
  LUT4 n20219_s16 (
    .F(n20219_20),
    .I0(n19506_5),
    .I1(storage_1_dat1[0]),
    .I2(main_basesoc_uart_rx_fifo_readable),
    .I3(main_gw5ddrphy_rdly0_2_10) 
);
defparam n20219_s16.INIT=16'h7077;
  LUT4 n16280_s5 (
    .F(n16280_10),
    .I0(main_basesoc_tx_phase[12]),
    .I1(main_basesoc_tx_phase[13]),
    .I2(main_basesoc_tx_phase[14]),
    .I3(main_basesoc_tx_phase[15]) 
);
defparam n16280_s5.INIT=16'h0001;
  LUT2 n16349_s5 (
    .F(n16349_10),
    .I0(main_basesoc_rx_phase[21]),
    .I1(main_basesoc_rx_phase[22]) 
);
defparam n16349_s5.INIT=4'h8;
  LUT3 builder_array_muxed13_s8 (
    .F(builder_array_muxed13_13),
    .I0(n18850_9),
    .I1(main_basesoc_sdram_choose_cmd_ce_5),
    .I2(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_15) 
);
defparam builder_array_muxed13_s8.INIT=8'hE0;
  LUT4 builder_array_muxed8_0_s8 (
    .F(builder_array_muxed8_0_13),
    .I0(main_basesoc_sdram_choose_cmd_grant[0]),
    .I1(main_basesoc_sdram_choose_cmd_grant[1]),
    .I2(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[7]),
    .I3(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_0_s8.INIT=16'h8000;
  LUT4 builder_array_muxed8_0_s9 (
    .F(builder_array_muxed8_0_14),
    .I0(builder_array_muxed8_0_19),
    .I1(builder_array_muxed8_0_20),
    .I2(main_basesoc_sdram_choose_cmd_grant[0]),
    .I3(builder_array_muxed8_0_21) 
);
defparam builder_array_muxed8_0_s9.INIT=16'hFA0C;
  LUT4 builder_array_muxed8_0_s10 (
    .F(builder_array_muxed8_0_15),
    .I0(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[7]),
    .I1(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel),
    .I2(n31063_5),
    .I3(builder_array_muxed8_0_22) 
);
defparam builder_array_muxed8_0_s10.INIT=16'h008F;
  LUT4 builder_array_muxed8_0_s11 (
    .F(builder_array_muxed8_0_16),
    .I0(main_basesoc_sdram_choose_req_grant[0]),
    .I1(main_basesoc_sdram_choose_req_grant[1]),
    .I2(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[7]),
    .I3(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_0_s11.INIT=16'h8000;
  LUT4 builder_array_muxed8_0_s12 (
    .F(builder_array_muxed8_0_17),
    .I0(builder_array_muxed8_0_19),
    .I1(builder_array_muxed8_0_20),
    .I2(main_basesoc_sdram_choose_req_grant[0]),
    .I3(builder_array_muxed8_0_23) 
);
defparam builder_array_muxed8_0_s12.INIT=16'hFA0C;
  LUT4 builder_array_muxed8_0_s13 (
    .F(builder_array_muxed8_0_18),
    .I0(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[7]),
    .I1(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel),
    .I2(main_basesoc_sdram_bankmachine3_do_read_5),
    .I3(builder_array_muxed8_0_24) 
);
defparam builder_array_muxed8_0_s13.INIT=16'h008F;
  LUT4 builder_array_muxed8_1_s8 (
    .F(builder_array_muxed8_1_13),
    .I0(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[8]),
    .I1(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel),
    .I2(n31077_5),
    .I3(builder_array_muxed8_1_17) 
);
defparam builder_array_muxed8_1_s8.INIT=16'h008F;
  LUT4 builder_array_muxed8_1_s9 (
    .F(builder_array_muxed8_1_14),
    .I0(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[8]),
    .I2(n31077_5),
    .I3(builder_array_muxed8_1_18) 
);
defparam builder_array_muxed8_1_s9.INIT=16'h008F;
  LUT4 builder_array_muxed8_1_s10 (
    .F(builder_array_muxed8_1_15),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[8]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_14),
    .I2(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel),
    .I3(builder_array_muxed8_1_19) 
);
defparam builder_array_muxed8_1_s10.INIT=16'h007F;
  LUT4 builder_array_muxed8_1_s11 (
    .F(builder_array_muxed8_1_16),
    .I0(main_basesoc_sdram_bankmachine3_do_read_5),
    .I1(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel),
    .I2(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[8]),
    .I3(builder_array_muxed8_1_20) 
);
defparam builder_array_muxed8_1_s11.INIT=16'h007F;
  LUT4 builder_array_muxed8_2_s8 (
    .F(builder_array_muxed8_2_13),
    .I0(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[9]),
    .I1(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel),
    .I2(n31063_5),
    .I3(builder_array_muxed8_2_18) 
);
defparam builder_array_muxed8_2_s8.INIT=16'h008F;
  LUT4 builder_array_muxed8_2_s9 (
    .F(builder_array_muxed8_2_14),
    .I0(builder_array_muxed8_2_19),
    .I1(builder_array_muxed8_2_20),
    .I2(main_basesoc_sdram_choose_cmd_grant[1]),
    .I3(builder_array_muxed8_2_21) 
);
defparam builder_array_muxed8_2_s9.INIT=16'hC0AF;
  LUT4 builder_array_muxed8_2_s11 (
    .F(builder_array_muxed8_2_16),
    .I0(builder_array_muxed8_2_22),
    .I1(builder_array_muxed8_2_20),
    .I2(main_basesoc_sdram_choose_req_grant[0]),
    .I3(builder_array_muxed8_2_23) 
);
defparam builder_array_muxed8_2_s11.INIT=16'hFA0C;
  LUT4 builder_array_muxed8_2_s12 (
    .F(builder_array_muxed8_2_17),
    .I0(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[9]),
    .I1(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel),
    .I2(main_basesoc_sdram_bankmachine3_do_read_5),
    .I3(builder_array_muxed8_2_24) 
);
defparam builder_array_muxed8_2_s12.INIT=16'h008F;
  LUT4 builder_array_muxed8_3_s8 (
    .F(builder_array_muxed8_3_13),
    .I0(builder_array_muxed8_3_17),
    .I1(builder_array_muxed8_3_18),
    .I2(main_basesoc_sdram_choose_cmd_grant[1]),
    .I3(builder_array_muxed8_3_19) 
);
defparam builder_array_muxed8_3_s8.INIT=16'hAFC0;
  LUT4 builder_array_muxed8_3_s9 (
    .F(builder_array_muxed8_3_14),
    .I0(builder_array_muxed8_3_20),
    .I1(builder_array_muxed8_3_21),
    .I2(main_basesoc_sdram_choose_cmd_grant[1]),
    .I3(builder_array_muxed8_3_22) 
);
defparam builder_array_muxed8_3_s9.INIT=16'h305F;
  LUT4 builder_array_muxed8_3_s10 (
    .F(builder_array_muxed8_3_15),
    .I0(builder_array_muxed8_3_17),
    .I1(builder_array_muxed8_3_18),
    .I2(main_basesoc_sdram_choose_req_grant[1]),
    .I3(builder_array_muxed8_3_23) 
);
defparam builder_array_muxed8_3_s10.INIT=16'hAFC0;
  LUT4 builder_array_muxed8_3_s11 (
    .F(builder_array_muxed8_3_16),
    .I0(builder_array_muxed8_3_21),
    .I1(builder_array_muxed8_3_20),
    .I2(main_basesoc_sdram_choose_req_grant[1]),
    .I3(builder_array_muxed8_3_24) 
);
defparam builder_array_muxed8_3_s11.INIT=16'hAFC0;
  LUT4 builder_array_muxed8_4_s8 (
    .F(builder_array_muxed8_4_13),
    .I0(builder_array_muxed8_4_18),
    .I1(builder_array_muxed8_4_19),
    .I2(main_basesoc_sdram_choose_cmd_grant[0]),
    .I3(builder_array_muxed8_4_20) 
);
defparam builder_array_muxed8_4_s8.INIT=16'hAFC0;
  LUT4 builder_array_muxed8_4_s9 (
    .F(builder_array_muxed8_4_14),
    .I0(builder_array_muxed8_4_21),
    .I1(builder_array_muxed8_4_22),
    .I2(main_basesoc_sdram_choose_cmd_grant[1]),
    .I3(builder_array_muxed8_4_23) 
);
defparam builder_array_muxed8_4_s9.INIT=16'h305F;
  LUT4 builder_array_muxed8_4_s10 (
    .F(builder_array_muxed8_4_15),
    .I0(main_basesoc_sdram_choose_req_grant[1]),
    .I1(builder_array_muxed8_4_19),
    .I2(builder_array_muxed8_4_24),
    .I3(main_basesoc_sdram_choose_req_grant[0]) 
);
defparam builder_array_muxed8_4_s10.INIT=16'hEEF0;
  LUT4 builder_array_muxed8_4_s11 (
    .F(builder_array_muxed8_4_16),
    .I0(builder_array_muxed8_4_18),
    .I1(builder_array_muxed8_4_22),
    .I2(main_basesoc_sdram_bankmachine3_do_read_5),
    .I3(main_basesoc_sdram_choose_req_grant[2]) 
);
defparam builder_array_muxed8_4_s11.INIT=16'hC0AF;
  LUT4 builder_array_muxed8_4_s12 (
    .F(builder_array_muxed8_4_17),
    .I0(builder_array_muxed8_4_21),
    .I1(main_basesoc_sdram_choose_req_grant[1]),
    .I2(builder_array_muxed8_4_25),
    .I3(main_basesoc_sdram_choose_req_grant[2]) 
);
defparam builder_array_muxed8_4_s12.INIT=16'h3800;
  LUT4 builder_array_muxed8_5_s8 (
    .F(builder_array_muxed8_5_13),
    .I0(builder_array_muxed8_5_17),
    .I1(builder_array_muxed8_5_18),
    .I2(main_basesoc_sdram_choose_cmd_grant[0]),
    .I3(builder_array_muxed8_5_19) 
);
defparam builder_array_muxed8_5_s8.INIT=16'hC0AF;
  LUT4 builder_array_muxed8_5_s9 (
    .F(builder_array_muxed8_5_14),
    .I0(builder_array_muxed8_5_20),
    .I1(builder_array_muxed8_5_21),
    .I2(main_basesoc_sdram_choose_cmd_grant[0]),
    .I3(builder_array_muxed8_5_22) 
);
defparam builder_array_muxed8_5_s9.INIT=16'hC0AF;
  LUT4 builder_array_muxed8_5_s10 (
    .F(builder_array_muxed8_5_15),
    .I0(builder_array_muxed8_5_18),
    .I1(builder_array_muxed8_5_17),
    .I2(main_basesoc_sdram_choose_req_grant[0]),
    .I3(builder_array_muxed8_5_23) 
);
defparam builder_array_muxed8_5_s10.INIT=16'h5F30;
  LUT4 builder_array_muxed8_5_s11 (
    .F(builder_array_muxed8_5_16),
    .I0(builder_array_muxed8_5_20),
    .I1(builder_array_muxed8_5_21),
    .I2(main_basesoc_sdram_choose_req_grant[0]),
    .I3(builder_array_muxed8_5_24) 
);
defparam builder_array_muxed8_5_s11.INIT=16'hC0AF;
  LUT4 builder_array_muxed8_6_s8 (
    .F(builder_array_muxed8_6_13),
    .I0(builder_array_muxed8_6_17),
    .I1(builder_array_muxed8_6_18),
    .I2(main_basesoc_sdram_choose_cmd_grant[0]),
    .I3(builder_array_muxed8_6_19) 
);
defparam builder_array_muxed8_6_s8.INIT=16'hC0AF;
  LUT4 builder_array_muxed8_6_s9 (
    .F(builder_array_muxed8_6_14),
    .I0(builder_array_muxed8_6_20),
    .I1(builder_array_muxed8_6_21),
    .I2(main_basesoc_sdram_choose_cmd_grant[0]),
    .I3(builder_array_muxed8_6_22) 
);
defparam builder_array_muxed8_6_s9.INIT=16'hC0AF;
  LUT4 builder_array_muxed8_6_s10 (
    .F(builder_array_muxed8_6_15),
    .I0(builder_array_muxed8_6_18),
    .I1(builder_array_muxed8_6_17),
    .I2(main_basesoc_sdram_choose_req_grant[0]),
    .I3(builder_array_muxed8_6_23) 
);
defparam builder_array_muxed8_6_s10.INIT=16'h5F30;
  LUT4 builder_array_muxed8_6_s11 (
    .F(builder_array_muxed8_6_16),
    .I0(builder_array_muxed8_6_21),
    .I1(builder_array_muxed8_6_20),
    .I2(main_basesoc_sdram_choose_req_grant[0]),
    .I3(builder_array_muxed8_6_24) 
);
defparam builder_array_muxed8_6_s11.INIT=16'h5F30;
  LUT4 builder_array_muxed8_7_s8 (
    .F(builder_array_muxed8_7_13),
    .I0(builder_array_muxed8_7_17),
    .I1(builder_array_muxed8_7_18),
    .I2(main_basesoc_sdram_choose_cmd_grant[1]),
    .I3(builder_array_muxed8_7_19) 
);
defparam builder_array_muxed8_7_s8.INIT=16'h5F30;
  LUT4 builder_array_muxed8_7_s9 (
    .F(builder_array_muxed8_7_14),
    .I0(builder_array_muxed8_7_20),
    .I1(builder_array_muxed8_7_21),
    .I2(main_basesoc_sdram_choose_cmd_grant[0]),
    .I3(builder_array_muxed8_7_22) 
);
defparam builder_array_muxed8_7_s9.INIT=16'h5F30;
  LUT4 builder_array_muxed8_7_s10 (
    .F(builder_array_muxed8_7_15),
    .I0(builder_array_muxed8_7_17),
    .I1(builder_array_muxed8_7_18),
    .I2(main_basesoc_sdram_choose_req_grant[1]),
    .I3(builder_array_muxed8_7_23) 
);
defparam builder_array_muxed8_7_s10.INIT=16'h5F30;
  LUT4 builder_array_muxed8_7_s11 (
    .F(builder_array_muxed8_7_16),
    .I0(builder_array_muxed8_7_20),
    .I1(builder_array_muxed8_7_21),
    .I2(main_basesoc_sdram_choose_req_grant[0]),
    .I3(builder_array_muxed8_7_24) 
);
defparam builder_array_muxed8_7_s11.INIT=16'h5F30;
  LUT4 builder_array_muxed8_8_s8 (
    .F(builder_array_muxed8_8_13),
    .I0(builder_array_muxed8_8_17),
    .I1(builder_array_muxed8_8_18),
    .I2(main_basesoc_sdram_choose_cmd_grant[1]),
    .I3(builder_array_muxed8_8_19) 
);
defparam builder_array_muxed8_8_s8.INIT=16'h5F30;
  LUT4 builder_array_muxed8_8_s9 (
    .F(builder_array_muxed8_8_14),
    .I0(builder_array_muxed8_8_20),
    .I1(builder_array_muxed8_8_21),
    .I2(main_basesoc_sdram_choose_cmd_grant[0]),
    .I3(builder_array_muxed8_8_22) 
);
defparam builder_array_muxed8_8_s9.INIT=16'hC0AF;
  LUT4 builder_array_muxed8_8_s10 (
    .F(builder_array_muxed8_8_15),
    .I0(builder_array_muxed8_8_17),
    .I1(builder_array_muxed8_8_18),
    .I2(main_basesoc_sdram_choose_req_grant[1]),
    .I3(builder_array_muxed8_8_23) 
);
defparam builder_array_muxed8_8_s10.INIT=16'h5F30;
  LUT4 builder_array_muxed8_8_s11 (
    .F(builder_array_muxed8_8_16),
    .I0(builder_array_muxed8_8_20),
    .I1(builder_array_muxed8_8_21),
    .I2(main_basesoc_sdram_choose_req_grant[0]),
    .I3(builder_array_muxed8_8_24) 
);
defparam builder_array_muxed8_8_s11.INIT=16'hC0AF;
  LUT4 builder_array_muxed8_9_s8 (
    .F(builder_array_muxed8_9_13),
    .I0(builder_array_muxed8_9_17),
    .I1(builder_array_muxed8_9_18),
    .I2(main_basesoc_sdram_choose_cmd_grant[0]),
    .I3(builder_array_muxed8_9_19) 
);
defparam builder_array_muxed8_9_s8.INIT=16'hC0AF;
  LUT4 builder_array_muxed8_9_s9 (
    .F(builder_array_muxed8_9_14),
    .I0(builder_array_muxed8_9_20),
    .I1(builder_array_muxed8_9_21),
    .I2(main_basesoc_sdram_choose_cmd_grant[0]),
    .I3(builder_array_muxed8_9_22) 
);
defparam builder_array_muxed8_9_s9.INIT=16'hC0AF;
  LUT4 builder_array_muxed8_9_s10 (
    .F(builder_array_muxed8_9_15),
    .I0(builder_array_muxed8_9_18),
    .I1(builder_array_muxed8_9_17),
    .I2(main_basesoc_sdram_choose_req_grant[0]),
    .I3(builder_array_muxed8_9_23) 
);
defparam builder_array_muxed8_9_s10.INIT=16'h5F30;
  LUT4 builder_array_muxed8_9_s11 (
    .F(builder_array_muxed8_9_16),
    .I0(builder_array_muxed8_9_21),
    .I1(builder_array_muxed8_9_20),
    .I2(main_basesoc_sdram_choose_req_grant[0]),
    .I3(builder_array_muxed8_9_24) 
);
defparam builder_array_muxed8_9_s11.INIT=16'h5F30;
  LUT4 builder_array_muxed8_11_s8 (
    .F(builder_array_muxed8_11_13),
    .I0(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[18]),
    .I1(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel),
    .I2(builder_array_muxed8_11_19),
    .I3(main_basesoc_sdram_choose_cmd_grant[0]) 
);
defparam builder_array_muxed8_11_s8.INIT=16'h0F77;
  LUT4 builder_array_muxed8_11_s9 (
    .F(builder_array_muxed8_11_14),
    .I0(builder_array_muxed8_11_20),
    .I1(builder_array_muxed8_11_21),
    .I2(main_basesoc_sdram_choose_cmd_grant[2]),
    .I3(main_basesoc_sdram_choose_cmd_grant[1]) 
);
defparam builder_array_muxed8_11_s9.INIT=16'hFA0C;
  LUT4 builder_array_muxed8_11_s10 (
    .F(builder_array_muxed8_11_15),
    .I0(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[18]),
    .I1(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel),
    .I2(builder_bankmachine6_next_state_1_27),
    .I3(builder_array_muxed8_11_29) 
);
defparam builder_array_muxed8_11_s10.INIT=16'h007F;
  LUT4 builder_array_muxed8_11_s11 (
    .F(builder_array_muxed8_11_16),
    .I0(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[18]),
    .I1(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel),
    .I2(builder_array_muxed8_11_19),
    .I3(main_basesoc_sdram_choose_req_grant[0]) 
);
defparam builder_array_muxed8_11_s11.INIT=16'h0F77;
  LUT4 builder_array_muxed8_11_s12 (
    .F(builder_array_muxed8_11_17),
    .I0(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[18]),
    .I1(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel),
    .I2(builder_array_muxed8_11_23),
    .I3(main_basesoc_sdram_choose_req_grant[0]) 
);
defparam builder_array_muxed8_11_s12.INIT=16'h0F77;
  LUT4 builder_array_muxed8_11_s13 (
    .F(builder_array_muxed8_11_18),
    .I0(builder_array_muxed8_11_24),
    .I1(builder_array_muxed8_11_25),
    .I2(main_basesoc_sdram_choose_req_grant[2]),
    .I3(main_basesoc_sdram_choose_req_grant[1]) 
);
defparam builder_array_muxed8_11_s13.INIT=16'hFA0C;
  LUT4 builder_array_muxed8_12_s8 (
    .F(builder_array_muxed8_12_13),
    .I0(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[19]),
    .I1(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel),
    .I2(main_basesoc_sdram_choose_cmd_grant[1]),
    .I3(main_basesoc_sdram_choose_cmd_grant[0]) 
);
defparam builder_array_muxed8_12_s8.INIT=16'hF800;
  LUT4 builder_array_muxed8_12_s9 (
    .F(builder_array_muxed8_12_14),
    .I0(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[19]),
    .I1(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel),
    .I2(builder_array_muxed8_12_20),
    .I3(main_basesoc_sdram_choose_cmd_grant[1]) 
);
defparam builder_array_muxed8_12_s9.INIT=16'h770F;
  LUT4 builder_array_muxed8_12_s10 (
    .F(builder_array_muxed8_12_15),
    .I0(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[19]),
    .I1(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel),
    .I2(n31077_5),
    .I3(main_basesoc_sdram_choose_cmd_grant[2]) 
);
defparam builder_array_muxed8_12_s10.INIT=16'h8F00;
  LUT4 builder_array_muxed8_12_s11 (
    .F(builder_array_muxed8_12_16),
    .I0(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[19]),
    .I1(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel),
    .I2(n31056_5),
    .I3(builder_array_muxed8_12_21) 
);
defparam builder_array_muxed8_12_s11.INIT=16'h8F00;
  LUT4 builder_array_muxed8_12_s12 (
    .F(builder_array_muxed8_12_17),
    .I0(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[19]),
    .I2(main_basesoc_sdram_choose_req_grant[0]),
    .I3(main_basesoc_sdram_choose_req_grant[1]) 
);
defparam builder_array_muxed8_12_s12.INIT=16'h0700;
  LUT4 builder_array_muxed8_12_s13 (
    .F(builder_array_muxed8_12_18),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[19]),
    .I1(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel),
    .I2(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_14),
    .I3(builder_array_muxed8_12_22) 
);
defparam builder_array_muxed8_12_s13.INIT=16'h008F;
  LUT4 builder_array_muxed8_12_s14 (
    .F(builder_array_muxed8_12_19),
    .I0(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[19]),
    .I1(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel),
    .I2(main_basesoc_sdram_bankmachine3_do_read_5),
    .I3(builder_array_muxed8_12_23) 
);
defparam builder_array_muxed8_12_s14.INIT=16'h008F;
  LUT4 builder_array_muxed8_13_s9 (
    .F(builder_array_muxed8_13_14),
    .I0(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel),
    .I1(n31063_5),
    .I2(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[20]),
    .I3(builder_array_muxed8_13_19) 
);
defparam builder_array_muxed8_13_s9.INIT=16'h7F00;
  LUT3 builder_array_muxed8_13_s10 (
    .F(builder_array_muxed8_13_15),
    .I0(builder_array_muxed8_13_20),
    .I1(builder_array_muxed8_13_21),
    .I2(main_basesoc_sdram_choose_cmd_grant[1]) 
);
defparam builder_array_muxed8_13_s10.INIT=8'hAC;
  LUT4 builder_array_muxed8_13_s11 (
    .F(builder_array_muxed8_13_16),
    .I0(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[20]),
    .I1(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(builder_array_muxed8_13_22),
    .I3(main_basesoc_sdram_choose_req_grant[0]) 
);
defparam builder_array_muxed8_13_s11.INIT=16'h0F77;
  LUT4 builder_array_muxed8_13_s12 (
    .F(builder_array_muxed8_13_17),
    .I0(builder_array_muxed8_13_23),
    .I1(builder_array_muxed8_13_24),
    .I2(main_basesoc_sdram_choose_req_grant[2]),
    .I3(main_basesoc_sdram_choose_req_grant[1]) 
);
defparam builder_array_muxed8_13_s12.INIT=16'hAFC0;
  LUT4 builder_array_muxed8_13_s13 (
    .F(builder_array_muxed8_13_18),
    .I0(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[20]),
    .I1(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel),
    .I2(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_8),
    .I3(builder_array_muxed8_13_30) 
);
defparam builder_array_muxed8_13_s13.INIT=16'h008F;
  LUT4 builder_array_muxed8_14_s9 (
    .F(builder_array_muxed8_14_14),
    .I0(builder_array_muxed8_14_20),
    .I1(builder_array_muxed8_14_21),
    .I2(main_basesoc_sdram_choose_cmd_grant[0]),
    .I3(main_basesoc_sdram_choose_cmd_grant[1]) 
);
defparam builder_array_muxed8_14_s9.INIT=16'h3500;
  LUT4 builder_array_muxed8_14_s10 (
    .F(builder_array_muxed8_14_15),
    .I0(builder_array_muxed8_14_22),
    .I1(builder_array_muxed8_14_23),
    .I2(main_basesoc_sdram_choose_cmd_grant[2]),
    .I3(main_basesoc_sdram_choose_cmd_grant[1]) 
);
defparam builder_array_muxed8_14_s10.INIT=16'h03F5;
  LUT3 builder_array_muxed8_14_s11 (
    .F(builder_array_muxed8_14_16),
    .I0(builder_array_muxed8_14_24),
    .I1(builder_array_muxed8_14_25),
    .I2(main_basesoc_sdram_choose_req_grant[1]) 
);
defparam builder_array_muxed8_14_s11.INIT=8'hAC;
  LUT4 builder_array_muxed8_14_s12 (
    .F(builder_array_muxed8_14_17),
    .I0(builder_array_muxed8_14_20),
    .I1(builder_array_muxed8_14_21),
    .I2(main_basesoc_sdram_choose_req_grant[1]),
    .I3(builder_array_muxed8_14_26) 
);
defparam builder_array_muxed8_14_s12.INIT=16'h305F;
  LUT2 n18785_s5 (
    .F(n18785_9),
    .I0(builder_bankmachine1_state[1]),
    .I1(builder_bankmachine1_state[2]) 
);
defparam n18785_s5.INIT=4'h1;
  LUT4 n18808_s6 (
    .F(n18808_10),
    .I0(main_basesoc_sdram_bankmachine5_trascon_ready),
    .I1(main_basesoc_sdram_bankmachine5_twtpcon_ready),
    .I2(main_basesoc_sdram_bankmachine5_trccon_ready),
    .I3(builder_bankmachine5_state[1]) 
);
defparam n18808_s6.INIT=16'h0F77;
  LUT2 n18850_s6 (
    .F(n18850_10),
    .I0(builder_bankmachine4_state[1]),
    .I1(builder_bankmachine4_state[2]) 
);
defparam n18850_s6.INIT=4'h1;
  LUT2 n18934_s6 (
    .F(n18934_10),
    .I0(builder_bankmachine0_state[2]),
    .I1(builder_bankmachine0_state[0]) 
);
defparam n18934_s6.INIT=4'h4;
  LUT3 n18934_s7 (
    .F(n18934_11),
    .I0(main_basesoc_sdram_choose_cmd_grant[0]),
    .I1(n18935_20),
    .I2(n18808_7) 
);
defparam n18934_s7.INIT=8'h01;
  LUT4 n18960_s4 (
    .F(n18960_8),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_9),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_8),
    .I2(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_10),
    .I3(n18960_9) 
);
defparam n18960_s4.INIT=16'h8F00;
  LUT4 n19002_s5 (
    .F(n19002_9),
    .I0(n19002_10),
    .I1(n19002_15),
    .I2(n18935_20),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam n19002_s5.INIT=16'h778F;
  LUT2 builder_multiplexer_next_state_1_s59 (
    .F(builder_multiplexer_next_state_1_77),
    .I0(builder_multiplexer_state[1]),
    .I1(builder_multiplexer_state[0]) 
);
defparam builder_multiplexer_next_state_1_s59.INIT=4'h4;
  LUT3 builder_bankmachine3_next_state_1_s19 (
    .F(builder_bankmachine3_next_state_1_27),
    .I0(builder_bankmachine3_state[0]),
    .I1(main_basesoc_sdram_bankmachine3_trascon_ready),
    .I2(main_basesoc_sdram_bankmachine3_twtpcon_ready) 
);
defparam builder_bankmachine3_next_state_1_s19.INIT=8'h40;
  LUT3 builder_bankmachine6_next_state_1_s22 (
    .F(builder_bankmachine6_next_state_1_30),
    .I0(builder_bankmachine6_state[0]),
    .I1(main_basesoc_sdram_bankmachine6_trascon_ready),
    .I2(main_basesoc_sdram_bankmachine6_twtpcon_ready) 
);
defparam builder_bankmachine6_next_state_1_s22.INIT=8'h40;
  LUT2 builder_bankmachine7_next_state_1_s18 (
    .F(builder_bankmachine7_next_state_1_26),
    .I0(main_basesoc_sdram_bankmachine7_twtpcon_ready),
    .I1(main_basesoc_sdram_bankmachine7_trascon_ready) 
);
defparam builder_bankmachine7_next_state_1_s18.INIT=4'h8;
  LUT3 n16358_s6 (
    .F(n16358_12),
    .I0(main_basesoc_rx_phase[12]),
    .I1(main_basesoc_rx_phase[13]),
    .I2(main_basesoc_rx_phase[14]) 
);
defparam n16358_s6.INIT=8'h01;
  LUT4 n1165_s9 (
    .F(n1165_12),
    .I0(mem_adr0[4]),
    .I1(mem_adr0[3]),
    .I2(n1165_14),
    .I3(mem_adr0[5]) 
);
defparam n1165_s9.INIT=16'hBCCF;
  LUT4 n1165_s10 (
    .F(n1165_13),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[5]),
    .I2(mem_adr0[4]),
    .I3(n1165_15) 
);
defparam n1165_s10.INIT=16'hC1FE;
  LUT4 n1166_s6 (
    .F(n1166_9),
    .I0(n1166_11),
    .I1(mem_adr0[3]),
    .I2(mem_adr0[2]),
    .I3(mem_adr0[5]) 
);
defparam n1166_s6.INIT=16'h07AE;
  LUT4 n1166_s7 (
    .F(n1166_10),
    .I0(mem_adr0[1]),
    .I1(mem_adr0[5]),
    .I2(n1166_12),
    .I3(mem_adr0[4]) 
);
defparam n1166_s7.INIT=16'hFED3;
  LUT4 n1167_s6 (
    .F(n1167_9),
    .I0(mem_adr0[3]),
    .I1(n1167_11),
    .I2(n1167_12),
    .I3(mem_adr0[1]) 
);
defparam n1167_s6.INIT=16'hF0BB;
  LUT4 n1167_s7 (
    .F(n1167_10),
    .I0(n1165_15),
    .I1(mem_adr0[3]),
    .I2(mem_adr0[4]),
    .I3(mem_adr0[1]) 
);
defparam n1167_s7.INIT=16'h2B14;
  LUT4 n1168_s6 (
    .F(n1168_9),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[2]),
    .I2(mem_adr0[4]),
    .I3(mem_adr0[5]) 
);
defparam n1168_s6.INIT=16'h00B2;
  LUT4 n1168_s7 (
    .F(n1168_10),
    .I0(mem_adr0[4]),
    .I1(n1168_12),
    .I2(n1168_11),
    .I3(mem_adr0[1]) 
);
defparam n1168_s7.INIT=16'hF100;
  LUT4 n1168_s8 (
    .F(n1168_11),
    .I0(n1168_13),
    .I1(n1168_14),
    .I2(mem_adr0[1]),
    .I3(mem_adr0[0]) 
);
defparam n1168_s8.INIT=16'h03F5;
  LUT4 n1169_s6 (
    .F(n1169_9),
    .I0(mem_adr0[3]),
    .I1(n1169_11),
    .I2(mem_adr0[4]),
    .I3(mem_adr0[5]) 
);
defparam n1169_s6.INIT=16'h9B2C;
  LUT3 n1169_s7 (
    .F(n1169_10),
    .I0(n1169_12),
    .I1(n1169_13),
    .I2(mem_adr0[0]) 
);
defparam n1169_s7.INIT=8'hCA;
  LUT3 n1170_s6 (
    .F(n1170_9),
    .I0(n1170_11),
    .I1(n1170_12),
    .I2(mem_adr0[1]) 
);
defparam n1170_s6.INIT=8'hC5;
  LUT4 n1170_s7 (
    .F(n1170_10),
    .I0(mem_adr0[5]),
    .I1(mem_adr0[4]),
    .I2(n1169_7),
    .I3(mem_adr0[0]) 
);
defparam n1170_s7.INIT=16'h7E22;
  LUT4 n1171_s6 (
    .F(n1171_9),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[1]),
    .I2(mem_adr0[4]),
    .I3(mem_adr0[2]) 
);
defparam n1171_s6.INIT=16'hBDDF;
  LUT4 n1171_s7 (
    .F(n1171_10),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[4]),
    .I2(mem_adr0[2]),
    .I3(mem_adr0[1]) 
);
defparam n1171_s7.INIT=16'hC81E;
  LUT4 main_basesoc_timer_zero_trigger_s7 (
    .F(main_basesoc_timer_zero_trigger_10),
    .I0(main_basesoc_timer_value[13]),
    .I1(main_basesoc_timer_value[14]),
    .I2(main_basesoc_timer_value[18]),
    .I3(n16604_6) 
);
defparam main_basesoc_timer_zero_trigger_s7.INIT=16'h0100;
  LUT4 main_basesoc_sdram_bankmachine0_wrport_we_s5 (
    .F(main_basesoc_sdram_bankmachine0_wrport_we_8),
    .I0(main_basesoc_sdram_bankmachine0_level[0]),
    .I1(main_basesoc_sdram_bankmachine0_level[1]),
    .I2(main_basesoc_sdram_bankmachine0_level[2]),
    .I3(main_basesoc_sdram_bankmachine0_level[3]) 
);
defparam main_basesoc_sdram_bankmachine0_wrport_we_s5.INIT=16'h0100;
  LUT3 main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_s6 (
    .F(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_9),
    .I0(builder_bankmachine0_state[0]),
    .I1(builder_bankmachine0_state[1]),
    .I2(builder_bankmachine0_state[2]) 
);
defparam main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_s6.INIT=8'h7E;
  LUT4 main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_s7 (
    .F(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_10),
    .I0(main_basesoc_sdram_time0_4_9),
    .I1(builder_array_muxed1_10_11),
    .I2(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_we),
    .I3(builder_bankmachine0_next_state_1_27) 
);
defparam main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_s7.INIT=16'hCA00;
  LUT4 main_basesoc_sdram_bankmachine1_wrport_we_s3 (
    .F(main_basesoc_sdram_bankmachine1_wrport_we_6),
    .I0(main_basesoc_sdram_bankmachine1_level[0]),
    .I1(main_basesoc_sdram_bankmachine1_level[1]),
    .I2(main_basesoc_sdram_bankmachine1_level[2]),
    .I3(main_basesoc_sdram_bankmachine1_level[3]) 
);
defparam main_basesoc_sdram_bankmachine1_wrport_we_s3.INIT=16'h0100;
  LUT4 main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s12 (
    .F(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_15),
    .I0(main_basesoc_sdram_zqcs_timer_count1[15]),
    .I1(main_basesoc_sdram_zqcs_timer_count1[16]),
    .I2(main_basesoc_sdram_zqcs_timer_count1[18]),
    .I3(main_basesoc_sdram_zqcs_timer_count1[21]) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s12.INIT=16'h0001;
  LUT4 main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s13 (
    .F(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_16),
    .I0(main_basesoc_sdram_zqcs_timer_count1[6]),
    .I1(main_basesoc_sdram_zqcs_timer_count1[9]),
    .I2(main_basesoc_sdram_zqcs_timer_count1[11]),
    .I3(main_basesoc_sdram_zqcs_timer_count1[12]) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s13.INIT=16'h0001;
  LUT4 main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s14 (
    .F(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_17),
    .I0(main_basesoc_sdram_zqcs_timer_count1[7]),
    .I1(main_basesoc_sdram_zqcs_timer_count1[8]),
    .I2(main_basesoc_sdram_zqcs_timer_count1[10]),
    .I3(main_basesoc_sdram_zqcs_timer_count1[13]) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s14.INIT=16'h0001;
  LUT4 main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s15 (
    .F(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_18),
    .I0(main_basesoc_sdram_zqcs_timer_count1[14]),
    .I1(main_basesoc_sdram_zqcs_timer_count1[17]),
    .I2(main_basesoc_sdram_zqcs_timer_count1[19]),
    .I3(main_basesoc_sdram_zqcs_timer_count1[20]) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s15.INIT=16'h0001;
  LUT4 main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s16 (
    .F(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_19),
    .I0(main_basesoc_sdram_zqcs_timer_count1[0]),
    .I1(main_basesoc_sdram_zqcs_timer_count1[1]),
    .I2(main_basesoc_sdram_zqcs_timer_count1[2]),
    .I3(main_basesoc_sdram_zqcs_timer_count1[5]) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s16.INIT=16'h0001;
  LUT4 main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s17 (
    .F(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_20),
    .I0(main_basesoc_sdram_zqcs_timer_count1[22]),
    .I1(main_basesoc_sdram_zqcs_timer_count1[23]),
    .I2(main_basesoc_sdram_zqcs_timer_count1[24]),
    .I3(main_basesoc_sdram_zqcs_timer_count1[25]) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s17.INIT=16'h0001;
  LUT3 main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s18 (
    .F(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_21),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_we),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_12),
    .I2(main_basesoc_sdram_time0_4_9) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s18.INIT=8'h3E;
  LUT4 main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s19 (
    .F(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_22),
    .I0(n6220_3),
    .I1(main_basesoc_sdram_sequencer_counter_6_10),
    .I2(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_12),
    .I3(builder_bankmachine1_next_state_1_29) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s19.INIT=16'h0100;
  LUT4 main_basesoc_sdram_bankmachine2_wrport_we_s6 (
    .F(main_basesoc_sdram_bankmachine2_wrport_we_9),
    .I0(main_basesoc_sdram_bankmachine2_level[0]),
    .I1(main_basesoc_sdram_bankmachine2_level[1]),
    .I2(main_basesoc_sdram_bankmachine2_level[2]),
    .I3(main_basesoc_sdram_bankmachine2_level[3]) 
);
defparam main_basesoc_sdram_bankmachine2_wrport_we_s6.INIT=16'h0100;
  LUT4 main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_s6 (
    .F(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_9),
    .I0(main_basesoc_sdram_bankmachine2_trascon_ready),
    .I1(main_basesoc_sdram_bankmachine2_twtpcon_ready),
    .I2(main_basesoc_sdram_bankmachine2_trccon_ready),
    .I3(builder_bankmachine2_state[1]) 
);
defparam main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_s6.INIT=16'h0F77;
  LUT4 main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_s7 (
    .F(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_10),
    .I0(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_11),
    .I1(builder_multiplexer_state[0]),
    .I2(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_we),
    .I3(builder_bankmachine2_next_state_1_27) 
);
defparam main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_s7.INIT=16'h4100;
  LUT4 main_basesoc_sdram_bankmachine3_wrport_we_s5 (
    .F(main_basesoc_sdram_bankmachine3_wrport_we_8),
    .I0(main_basesoc_sdram_bankmachine3_level[0]),
    .I1(main_basesoc_sdram_bankmachine3_level[1]),
    .I2(main_basesoc_sdram_bankmachine3_level[2]),
    .I3(main_basesoc_sdram_bankmachine3_level[3]) 
);
defparam main_basesoc_sdram_bankmachine3_wrport_we_s5.INIT=16'h0100;
  LUT4 main_basesoc_sdram_bankmachine4_wrport_we_s4 (
    .F(main_basesoc_sdram_bankmachine4_wrport_we_7),
    .I0(main_basesoc_sdram_bankmachine4_level[0]),
    .I1(main_basesoc_sdram_bankmachine4_level[1]),
    .I2(main_basesoc_sdram_bankmachine4_level[2]),
    .I3(main_basesoc_sdram_bankmachine4_level[3]) 
);
defparam main_basesoc_sdram_bankmachine4_wrport_we_s4.INIT=16'h0100;
  LUT2 main_basesoc_sdram_bankmachine4_wrport_we_s5 (
    .F(main_basesoc_sdram_bankmachine4_wrport_we_8),
    .I0(main_basesoc_sdram_bankmachine3_syncfifo3_readable),
    .I1(main_basesoc_sdram_bankmachine2_wrport_we_5) 
);
defparam main_basesoc_sdram_bankmachine4_wrport_we_s5.INIT=4'h4;
  LUT4 main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_s6 (
    .F(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_9),
    .I0(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_10),
    .I1(builder_multiplexer_state_3_10),
    .I2(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_11),
    .I3(builder_bankmachine4_next_state_1_26) 
);
defparam main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_s6.INIT=16'h4000;
  LUT4 main_basesoc_sdram_bankmachine5_wrport_we_s3 (
    .F(main_basesoc_sdram_bankmachine5_wrport_we_6),
    .I0(main_basesoc_sdram_bankmachine5_level[0]),
    .I1(main_basesoc_sdram_bankmachine5_level[1]),
    .I2(main_basesoc_sdram_bankmachine5_level[2]),
    .I3(main_basesoc_sdram_bankmachine5_level[3]) 
);
defparam main_basesoc_sdram_bankmachine5_wrport_we_s3.INIT=16'h0100;
  LUT3 main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_s7 (
    .F(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_10),
    .I0(builder_bankmachine5_state[0]),
    .I1(builder_bankmachine5_state[1]),
    .I2(builder_bankmachine5_state[2]) 
);
defparam main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_s7.INIT=8'h7E;
  LUT3 main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_s8 (
    .F(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_11),
    .I0(n7944_3),
    .I1(main_basesoc_sdram_bankmachine5_row_opened),
    .I2(main_basesoc_sdram_bankmachine5_pipe_valid_source_valid) 
);
defparam main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_s8.INIT=8'h40;
  LUT4 main_basesoc_sdram_bankmachine6_wrport_we_s4 (
    .F(main_basesoc_sdram_bankmachine6_wrport_we_7),
    .I0(main_basesoc_sdram_bankmachine6_level[0]),
    .I1(main_basesoc_sdram_bankmachine6_level[1]),
    .I2(main_basesoc_sdram_bankmachine6_level[2]),
    .I3(main_basesoc_sdram_bankmachine6_level[3]) 
);
defparam main_basesoc_sdram_bankmachine6_wrport_we_s4.INIT=16'h0100;
  LUT3 main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_s7 (
    .F(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_10),
    .I0(builder_bankmachine6_state[0]),
    .I1(builder_bankmachine6_state[1]),
    .I2(builder_bankmachine6_state[2]) 
);
defparam main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_s7.INIT=8'h7E;
  LUT3 main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_s8 (
    .F(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_11),
    .I0(n8375_3),
    .I1(main_basesoc_sdram_bankmachine6_row_opened),
    .I2(main_basesoc_sdram_bankmachine6_pipe_valid_source_valid) 
);
defparam main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_s8.INIT=8'h40;
  LUT4 main_basesoc_sdram_bankmachine7_wrport_we_s3 (
    .F(main_basesoc_sdram_bankmachine7_wrport_we_6),
    .I0(main_basesoc_sdram_bankmachine7_level[0]),
    .I1(main_basesoc_sdram_bankmachine7_level[1]),
    .I2(main_basesoc_sdram_bankmachine7_level[2]),
    .I3(main_basesoc_sdram_bankmachine7_level[3]) 
);
defparam main_basesoc_sdram_bankmachine7_wrport_we_s3.INIT=16'h0100;
  LUT3 main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_s5 (
    .F(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_8),
    .I0(builder_bankmachine7_state[0]),
    .I1(builder_bankmachine7_state[1]),
    .I2(builder_bankmachine7_state[2]) 
);
defparam main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_s5.INIT=8'h7E;
  LUT3 main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_s6 (
    .F(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_9),
    .I0(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_we),
    .I1(builder_multiplexer_state[0]),
    .I2(builder_bankmachine7_next_state_2_20) 
);
defparam main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_s6.INIT=8'h90;
  LUT4 main_basesoc_sdram_trrdcon_valid_s12 (
    .F(main_basesoc_sdram_trrdcon_valid_15),
    .I0(n7513_3),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_10),
    .I2(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_we),
    .I3(builder_bankmachine4_next_state_1_26) 
);
defparam main_basesoc_sdram_trrdcon_valid_s12.INIT=16'h1000;
  LUT4 main_basesoc_sdram_trrdcon_valid_s13 (
    .F(main_basesoc_sdram_trrdcon_valid_16),
    .I0(main_basesoc_sdram_sequencer_counter_6_10),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_8),
    .I2(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_we),
    .I3(builder_bankmachine7_next_state_2_20) 
);
defparam main_basesoc_sdram_trrdcon_valid_s13.INIT=16'h1000;
  LUT4 main_basesoc_sdram_trrdcon_valid_s14 (
    .F(main_basesoc_sdram_trrdcon_valid_17),
    .I0(main_basesoc_sdram_sequencer_counter_6_10),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_10),
    .I2(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_we),
    .I3(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_11) 
);
defparam main_basesoc_sdram_trrdcon_valid_s14.INIT=16'h1000;
  LUT4 main_basesoc_sdram_trrdcon_valid_s15 (
    .F(main_basesoc_sdram_trrdcon_valid_18),
    .I0(main_basesoc_sdram_bankmachine5_twtpcon_ready),
    .I1(main_basesoc_sdram_bankmachine5_trascon_ready),
    .I2(main_basesoc_sdram_trrdcon_valid_22),
    .I3(n31063_5) 
);
defparam main_basesoc_sdram_trrdcon_valid_s15.INIT=16'h7F00;
  LUT3 main_basesoc_sdram_trrdcon_valid_s16 (
    .F(main_basesoc_sdram_trrdcon_valid_19),
    .I0(builder_bankmachine6_state[0]),
    .I1(builder_bankmachine6_state[1]),
    .I2(builder_bankmachine6_state[2]) 
);
defparam main_basesoc_sdram_trrdcon_valid_s16.INIT=8'hE9;
  LUT4 main_basesoc_sdram_trrdcon_valid_s17 (
    .F(main_basesoc_sdram_trrdcon_valid_20),
    .I0(main_basesoc_sdram_bankmachine2_twtpcon_ready),
    .I1(main_basesoc_sdram_bankmachine2_trascon_ready),
    .I2(builder_bankmachine2_state[0]),
    .I3(main_basesoc_sdram_trrdcon_valid_23) 
);
defparam main_basesoc_sdram_trrdcon_valid_s17.INIT=16'h0080;
  LUT4 main_basesoc_sdram_trrdcon_valid_s18 (
    .F(main_basesoc_sdram_trrdcon_valid_21),
    .I0(builder_bankmachine0_next_state_2_18),
    .I1(main_basesoc_sdram_choose_cmd_ce_15),
    .I2(main_basesoc_sdram_choose_cmd_grant[1]),
    .I3(main_basesoc_sdram_trrdcon_valid_24) 
);
defparam main_basesoc_sdram_trrdcon_valid_s18.INIT=16'h0CFA;
  LUT4 main_basesoc_sdram_choose_cmd_ce_s10 (
    .F(main_basesoc_sdram_choose_cmd_ce_13),
    .I0(n18808_7),
    .I1(n18850_9),
    .I2(main_basesoc_sdram_choose_cmd_grant[1]),
    .I3(main_basesoc_sdram_choose_cmd_grant[0]) 
);
defparam main_basesoc_sdram_choose_cmd_ce_s10.INIT=16'hF50C;
  LUT4 main_basesoc_sdram_choose_req_ce_s7 (
    .F(main_basesoc_sdram_choose_req_ce_10),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_we),
    .I1(builder_array_muxed1_10_11),
    .I2(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_12),
    .I3(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_14) 
);
defparam main_basesoc_sdram_choose_req_ce_s7.INIT=16'h3D00;
  LUT3 main_basesoc_sdram_choose_req_ce_s8 (
    .F(main_basesoc_sdram_choose_req_ce_11),
    .I0(main_basesoc_sdram_choose_req_grant[1]),
    .I1(main_basesoc_sdram_choose_req_grant[0]),
    .I2(main_basesoc_sdram_choose_req_grant[2]) 
);
defparam main_basesoc_sdram_choose_req_ce_s8.INIT=8'h0D;
  LUT4 n10160_s11 (
    .F(n10160_14),
    .I0(n10160_20),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_9),
    .I2(n10160_21),
    .I3(n10160_22) 
);
defparam n10160_s11.INIT=16'h0001;
  LUT4 n10160_s12 (
    .F(n10160_15),
    .I0(n10160_44),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_10),
    .I2(n10160_24),
    .I3(n10160_25) 
);
defparam n10160_s12.INIT=16'h0D00;
  LUT4 n10160_s13 (
    .F(n10160_16),
    .I0(n6651_3),
    .I1(n10160_40),
    .I2(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_we),
    .I3(main_basesoc_sdram_trrdcon_valid_15) 
);
defparam n10160_s13.INIT=16'h00BF;
  LUT4 n10160_s14 (
    .F(n10160_17),
    .I0(main_basesoc_sdram_trrdcon_valid_16),
    .I1(n31047_4),
    .I2(n10160_27),
    .I3(n10160_28) 
);
defparam n10160_s14.INIT=16'h0100;
  LUT4 n10160_s15 (
    .F(n10160_18),
    .I0(builder_bankmachine4_state[0]),
    .I1(n10160_29),
    .I2(n10160_30),
    .I3(n10160_31) 
);
defparam n10160_s15.INIT=16'h4000;
  LUT4 n10160_s16 (
    .F(n10160_19),
    .I0(n10160_32),
    .I1(main_basesoc_sdram_bankmachine0_twtpcon_ready),
    .I2(main_basesoc_sdram_bankmachine3_twtpcon_ready),
    .I3(n10160_33) 
);
defparam n10160_s16.INIT=16'h8000;
  LUT4 n16867_s6 (
    .F(n16867_9),
    .I0(builder_interface1_adr[5]),
    .I1(builder_interface1_adr[6]),
    .I2(builder_interface1_adr[7]),
    .I3(builder_interface1_adr[8]) 
);
defparam n16867_s6.INIT=16'h0001;
  LUT2 builder_bankmachine0_next_state_1_s19 (
    .F(builder_bankmachine0_next_state_1_27),
    .I0(main_basesoc_sdram_bankmachine0_pipe_valid_source_valid),
    .I1(main_basesoc_sdram_bankmachine0_row_opened) 
);
defparam builder_bankmachine0_next_state_1_s19.INIT=4'h8;
  LUT2 builder_bankmachine1_next_state_2_s16 (
    .F(builder_bankmachine1_next_state_2_21),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_24),
    .I1(builder_bankmachine1_next_state_2_22) 
);
defparam builder_bankmachine1_next_state_2_s16.INIT=4'h8;
  LUT2 builder_bankmachine1_next_state_1_s21 (
    .F(builder_bankmachine1_next_state_1_29),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_source_valid),
    .I1(main_basesoc_sdram_bankmachine1_row_opened) 
);
defparam builder_bankmachine1_next_state_1_s21.INIT=4'h8;
  LUT4 builder_bankmachine2_next_state_2_s15 (
    .F(builder_bankmachine2_next_state_2_20),
    .I0(main_basesoc_sdram_trrdcon_valid_23),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_valid),
    .I2(n6693_2),
    .I3(main_basesoc_sdram_bankmachine2_syncfifo2_readable) 
);
defparam builder_bankmachine2_next_state_2_s15.INIT=16'h8000;
  LUT4 builder_bankmachine4_next_state_2_s15 (
    .F(builder_bankmachine4_next_state_2_20),
    .I0(builder_bankmachine4_next_state_2_21),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_valid),
    .I2(n7555_2),
    .I3(main_basesoc_sdram_bankmachine4_syncfifo4_readable) 
);
defparam builder_bankmachine4_next_state_2_s15.INIT=16'h8000;
  LUT4 builder_bankmachine4_next_state_1_s18 (
    .F(builder_bankmachine4_next_state_1_26),
    .I0(builder_refresher_state[1]),
    .I1(builder_refresher_state[0]),
    .I2(main_basesoc_sdram_bankmachine4_pipe_valid_source_valid),
    .I3(main_basesoc_sdram_bankmachine4_row_opened) 
);
defparam builder_bankmachine4_next_state_1_s18.INIT=16'hB000;
  LUT4 builder_bankmachine5_next_state_2_s15 (
    .F(builder_bankmachine5_next_state_2_20),
    .I0(builder_bankmachine5_next_state_2_21),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_valid),
    .I2(n7986_2),
    .I3(main_basesoc_sdram_bankmachine5_syncfifo5_readable) 
);
defparam builder_bankmachine5_next_state_2_s15.INIT=16'h8000;
  LUT3 builder_bankmachine7_next_state_2_s15 (
    .F(builder_bankmachine7_next_state_2_20),
    .I0(n8806_3),
    .I1(main_basesoc_sdram_bankmachine7_row_opened),
    .I2(main_basesoc_sdram_bankmachine7_pipe_valid_source_valid) 
);
defparam builder_bankmachine7_next_state_2_s15.INIT=8'h40;
  LUT2 builder_bankmachine7_next_state_1_s19 (
    .F(builder_bankmachine7_next_state_1_27),
    .I0(main_basesoc_sdram_bankmachine7_pipe_valid_source_valid),
    .I1(main_basesoc_sdram_bankmachine7_row_opened) 
);
defparam builder_bankmachine7_next_state_1_s19.INIT=4'h8;
  LUT3 builder_array_muxed1_10_s14 (
    .F(builder_array_muxed1_10_19),
    .I0(builder_bankmachine0_next_state_0_25),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[17]),
    .I2(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_array_muxed1_10_s14.INIT=8'h35;
  LUT4 builder_array_muxed1_10_s15 (
    .F(builder_array_muxed1_10_20),
    .I0(builder_array_muxed1_10_31),
    .I1(builder_array_muxed1_10_32),
    .I2(builder_array_muxed1_10_33),
    .I3(main_basesoc_sdram_choose_cmd_grant[0]) 
);
defparam builder_array_muxed1_10_s15.INIT=16'hF0EE;
  LUT3 builder_array_muxed1_10_s16 (
    .F(builder_array_muxed1_10_21),
    .I0(builder_bankmachine4_next_state_2_20),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[17]),
    .I2(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam builder_array_muxed1_10_s16.INIT=8'h35;
  LUT4 builder_array_muxed1_10_s17 (
    .F(builder_array_muxed1_10_22),
    .I0(builder_array_muxed1_10_34),
    .I1(builder_array_muxed1_10_35),
    .I2(builder_array_muxed1_10_36),
    .I3(main_basesoc_sdram_choose_cmd_grant[0]) 
);
defparam builder_array_muxed1_10_s17.INIT=16'hF0EE;
  LUT3 builder_array_muxed1_10_s18 (
    .F(builder_array_muxed1_10_23),
    .I0(builder_bankmachine1_next_state_2_22),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[17]),
    .I2(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_array_muxed1_10_s18.INIT=8'h35;
  LUT3 builder_array_muxed1_10_s19 (
    .F(builder_array_muxed1_10_24),
    .I0(builder_bankmachine5_next_state_2_20),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[17]),
    .I2(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel) 
);
defparam builder_array_muxed1_10_s19.INIT=8'h35;
  LUT4 builder_array_muxed1_10_s20 (
    .F(builder_array_muxed1_10_25),
    .I0(builder_bankmachine3_next_state_2_24),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[17]),
    .I2(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel),
    .I3(main_basesoc_sdram_choose_req_grant[1]) 
);
defparam builder_array_muxed1_10_s20.INIT=16'h3500;
  LUT4 builder_array_muxed1_10_s22 (
    .F(builder_array_muxed1_10_27),
    .I0(builder_array_muxed1_10_19),
    .I1(builder_array_muxed1_10_23),
    .I2(main_basesoc_sdram_choose_req_grant[1]),
    .I3(main_basesoc_sdram_choose_req_grant[0]) 
);
defparam builder_array_muxed1_10_s22.INIT=16'h0CFA;
  LUT4 builder_array_muxed1_10_s23 (
    .F(builder_array_muxed1_10_28),
    .I0(builder_array_muxed1_10_21),
    .I1(builder_array_muxed1_10_24),
    .I2(main_basesoc_sdram_choose_req_grant[1]),
    .I3(main_basesoc_sdram_choose_req_grant[0]) 
);
defparam builder_array_muxed1_10_s23.INIT=16'h0CFA;
  LUT4 builder_array_muxed1_10_s24 (
    .F(builder_array_muxed1_10_29),
    .I0(builder_bankmachine7_next_state_2_22),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[17]),
    .I2(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel),
    .I3(main_basesoc_sdram_choose_req_grant[1]) 
);
defparam builder_array_muxed1_10_s24.INIT=16'h3500;
  LUT4 builder_array_muxed1_10_s25 (
    .F(builder_array_muxed1_10_30),
    .I0(builder_array_muxed1_10_35),
    .I1(builder_array_muxed1_10_34),
    .I2(main_basesoc_sdram_choose_req_grant[0]),
    .I3(main_basesoc_sdram_choose_req_grant[1]) 
);
defparam builder_array_muxed1_10_s25.INIT=16'h0E00;
  LUT4 n19599_s31 (
    .F(n19599_35),
    .I0(n19605_23),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[31]),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[95]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_6) 
);
defparam n19599_s31.INIT=16'h0777;
  LUT4 n19599_s32 (
    .F(n19599_36),
    .I0(n19629_35),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[63]),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[95]),
    .I3(n19483_13) 
);
defparam n19599_s32.INIT=16'h0777;
  LUT4 n19601_s29 (
    .F(n19601_33),
    .I0(main_basesoc_sdram_phaseinjector1_rddata_status[94]),
    .I1(n19599_38),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[126]),
    .I3(main_gw5ddrphy_burstdet_seen_status_3_13) 
);
defparam n19601_s29.INIT=16'h0777;
  LUT4 n19603_s26 (
    .F(n19603_30),
    .I0(n19629_35),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[61]),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[61]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8) 
);
defparam n19603_s26.INIT=16'h0777;
  LUT4 n19603_s27 (
    .F(n19603_31),
    .I0(main_basesoc_sdram_phaseinjector1_rddata_status[93]),
    .I1(n19599_38),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[93]),
    .I3(n19483_13) 
);
defparam n19603_s27.INIT=16'h0777;
  LUT4 n19603_s28 (
    .F(n19603_32),
    .I0(n19599_42),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[125]),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[29]),
    .I3(n19605_23) 
);
defparam n19603_s28.INIT=16'h0777;
  LUT4 n19605_s28 (
    .F(n19605_32),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[28]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_8),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[60]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8) 
);
defparam n19605_s28.INIT=16'h0777;
  LUT4 n19605_s29 (
    .F(n19605_33),
    .I0(main_basesoc_sdram_phaseinjector1_rddata_status[124]),
    .I1(n19599_42),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[92]),
    .I3(n19483_13) 
);
defparam n19605_s29.INIT=16'h0777;
  LUT4 n19605_s30 (
    .F(n19605_34),
    .I0(n19629_35),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[60]),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[60]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_6) 
);
defparam n19605_s30.INIT=16'h0777;
  LUT4 n19607_s28 (
    .F(n19607_32),
    .I0(main_basesoc_sdram_phaseinjector1_rddata_status[91]),
    .I1(n19599_38),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[123]),
    .I3(main_gw5ddrphy_burstdet_seen_status_3_13) 
);
defparam n19607_s28.INIT=16'h0777;
  LUT4 n19609_s27 (
    .F(n19609_31),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[26]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_8),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[58]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8) 
);
defparam n19609_s27.INIT=16'h0777;
  LUT4 n19609_s28 (
    .F(n19609_32),
    .I0(n19629_35),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[58]),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[90]),
    .I3(n19483_13) 
);
defparam n19609_s28.INIT=16'h0777;
  LUT4 n19611_s27 (
    .F(n19611_31),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[89]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_6),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[121]),
    .I3(main_gw5ddrphy_burstdet_seen_status_3_13) 
);
defparam n19611_s27.INIT=16'h0777;
  LUT4 n19611_s28 (
    .F(n19611_32),
    .I0(n19629_35),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[57]),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[25]),
    .I3(n19605_23) 
);
defparam n19611_s28.INIT=16'h0777;
  LUT4 n19613_s27 (
    .F(n19613_31),
    .I0(n19599_38),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[88]),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[24]),
    .I3(n19605_23) 
);
defparam n19613_s27.INIT=16'h0777;
  LUT4 n19613_s28 (
    .F(n19613_32),
    .I0(n19629_35),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[56]),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[24]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_8) 
);
defparam n19613_s28.INIT=16'h0777;
  LUT4 n19615_s28 (
    .F(n19615_32),
    .I0(n19629_35),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[55]),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[119]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_6) 
);
defparam n19615_s28.INIT=16'h0777;
  LUT4 n19617_s28 (
    .F(n19617_32),
    .I0(n19599_38),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[86]),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[86]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_6) 
);
defparam n19617_s28.INIT=16'h0777;
  LUT4 n19619_s28 (
    .F(n19619_32),
    .I0(n19629_35),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[53]),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[53]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8) 
);
defparam n19619_s28.INIT=16'h0777;
  LUT4 n19621_s28 (
    .F(n19621_32),
    .I0(main_basesoc_sdram_phaseinjector1_rddata_status[20]),
    .I1(n19605_23),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[84]),
    .I3(n19483_13) 
);
defparam n19621_s28.INIT=16'h0777;
  LUT4 n19625_s28 (
    .F(n19625_32),
    .I0(n19629_35),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[50]),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[18]),
    .I3(n19605_23) 
);
defparam n19625_s28.INIT=16'h0777;
  LUT4 n19627_s27 (
    .F(n19627_31),
    .I0(n19599_42),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[113]),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[81]),
    .I3(n19599_38) 
);
defparam n19627_s27.INIT=16'h0777;
  LUT4 n19627_s28 (
    .F(n19627_32),
    .I0(n19629_35),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[49]),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[17]),
    .I3(n19605_23) 
);
defparam n19627_s28.INIT=16'h0777;
  LUT4 n19629_s28 (
    .F(n19629_32),
    .I0(main_basesoc_sdram_phaseinjector1_rddata_status[16]),
    .I1(n19605_23),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[48]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8) 
);
defparam n19629_s28.INIT=16'h0777;
  LUT4 n19629_s29 (
    .F(n19629_33),
    .I0(main_basesoc_sdram_phaseinjector1_rddata_status[80]),
    .I1(n19599_38),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[80]),
    .I3(n19483_13) 
);
defparam n19629_s29.INIT=16'h0777;
  LUT4 n19631_s27 (
    .F(n19631_31),
    .I0(n19629_35),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[47]),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[47]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8) 
);
defparam n19631_s27.INIT=16'h0777;
  LUT4 n19631_s28 (
    .F(n19631_32),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[47]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_6),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[111]),
    .I3(main_gw5ddrphy_burstdet_seen_status_3_13) 
);
defparam n19631_s28.INIT=16'h0777;
  LUT4 n19633_s29 (
    .F(n19633_33),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_6),
    .I1(main_basesoc_sdram_phaseinjector1_wrdata_storage[46]),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[78]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_6) 
);
defparam n19633_s29.INIT=16'h0777;
  LUT4 n19633_s30 (
    .F(n19633_34),
    .I0(n19629_35),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[46]),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[14]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_8) 
);
defparam n19633_s30.INIT=16'h0777;
  LUT4 n19633_s31 (
    .F(n19633_35),
    .I0(main_basesoc_sdram_phaseinjector1_rddata_status[14]),
    .I1(n19605_23),
    .I2(main_basesoc_sdram_phaseinjector0_address_storage[14]),
    .I3(n30867_4) 
);
defparam n19633_s31.INIT=16'h0777;
  LUT4 n19633_s32 (
    .F(n19633_36),
    .I0(main_basesoc_sdram_phaseinjector1_rddata_status[78]),
    .I1(n19599_38),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[78]),
    .I3(n19483_13) 
);
defparam n19633_s32.INIT=16'h0777;
  LUT4 n19635_s31 (
    .F(n19635_35),
    .I0(main_basesoc_sdram_phaseinjector1_rddata_status[13]),
    .I1(n19605_23),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[45]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_6) 
);
defparam n19635_s31.INIT=16'h0777;
  LUT4 n19637_s28 (
    .F(n19637_32),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[44]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_6),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[108]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_6) 
);
defparam n19637_s28.INIT=16'h0777;
  LUT4 n19637_s29 (
    .F(n19637_33),
    .I0(main_basesoc_sdram_phaseinjector1_rddata_status[44]),
    .I1(n19629_35),
    .I2(main_basesoc_sdram_phaseinjector0_address_storage[12]),
    .I3(n30867_4) 
);
defparam n19637_s29.INIT=16'h0777;
  LUT4 n19637_s30 (
    .F(n19637_34),
    .I0(n19599_38),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[76]),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[76]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_6) 
);
defparam n19637_s30.INIT=16'h0777;
  LUT4 n19637_s31 (
    .F(n19637_35),
    .I0(main_basesoc_sdram_phaseinjector0_wrdata_storage[76]),
    .I1(n19483_13),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[108]),
    .I3(main_gw5ddrphy_burstdet_seen_status_3_13) 
);
defparam n19637_s31.INIT=16'h0777;
  LUT4 n19639_s29 (
    .F(n19639_33),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_6),
    .I1(main_basesoc_sdram_phaseinjector1_wrdata_storage[43]),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[43]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8) 
);
defparam n19639_s29.INIT=16'h0777;
  LUT4 n19639_s30 (
    .F(n19639_34),
    .I0(main_basesoc_sdram_phaseinjector1_rddata_status[75]),
    .I1(n19599_38),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[43]),
    .I3(n19629_35) 
);
defparam n19639_s30.INIT=16'h0777;
  LUT4 n19639_s31 (
    .F(n19639_35),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[11]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_8),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[75]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_6) 
);
defparam n19639_s31.INIT=16'h0777;
  LUT4 n19639_s32 (
    .F(n19639_36),
    .I0(main_basesoc_sdram_phaseinjector1_rddata_status[11]),
    .I1(n19605_23),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[107]),
    .I3(main_gw5ddrphy_burstdet_seen_status_3_13) 
);
defparam n19639_s32.INIT=16'h0777;
  LUT4 n19641_s31 (
    .F(n19641_35),
    .I0(main_basesoc_sdram_phaseinjector1_rddata_status[10]),
    .I1(n19605_23),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[74]),
    .I3(n19483_13) 
);
defparam n19641_s31.INIT=16'h0777;
  LUT4 n19643_s30 (
    .F(n19643_34),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[9]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_8),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[73]),
    .I3(n19483_13) 
);
defparam n19643_s30.INIT=16'h0777;
  LUT4 n19643_s31 (
    .F(n19643_35),
    .I0(main_basesoc_sdram_phaseinjector0_wrdata_storage[105]),
    .I1(main_gw5ddrphy_burstdet_seen_status_3_13),
    .I2(main_basesoc_sdram_phaseinjector0_address_storage[9]),
    .I3(n30867_4) 
);
defparam n19643_s31.INIT=16'h0777;
  LUT4 n19645_s28 (
    .F(n19645_32),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[8]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_8),
    .I2(main_basesoc_sdram_phaseinjector0_address_storage[8]),
    .I3(n30867_4) 
);
defparam n19645_s28.INIT=16'h0777;
  LUT4 n19645_s29 (
    .F(n19645_33),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[72]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_6),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[104]),
    .I3(main_gw5ddrphy_burstdet_seen_status_3_13) 
);
defparam n19645_s29.INIT=16'h0777;
  LUT4 n19645_s30 (
    .F(n19645_34),
    .I0(n19629_35),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[40]),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[72]),
    .I3(n19483_13) 
);
defparam n19645_s30.INIT=16'h0777;
  LUT4 n19645_s31 (
    .F(n19645_35),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[40]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_6),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[104]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_6) 
);
defparam n19645_s31.INIT=16'h0777;
  LUT4 n19647_s31 (
    .F(n19647_35),
    .I0(main_basesoc_sdram_phaseinjector1_rddata_status[71]),
    .I1(n19599_38),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[103]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_6) 
);
defparam n19647_s31.INIT=16'h0777;
  LUT4 n19647_s32 (
    .F(n19647_36),
    .I0(n19629_35),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[39]),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[7]),
    .I3(n19605_23) 
);
defparam n19647_s32.INIT=16'h0777;
  LUT4 n19647_s33 (
    .F(n19647_37),
    .I0(main_basesoc_sdram_phaseinjector1_rddata_status[103]),
    .I1(n19599_42),
    .I2(main_basesoc_sdram_phaseinjector0_address_storage[7]),
    .I3(n30867_4) 
);
defparam n19647_s33.INIT=16'h0777;
  LUT4 n19647_s34 (
    .F(n19647_38),
    .I0(main_gw5ddrphy_rdly0_2_9),
    .I1(main_basesoc_sdram_phaseinjector0_command_storage[7]),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[71]),
    .I3(n19483_13) 
);
defparam n19647_s34.INIT=16'h0777;
  LUT4 n19649_s31 (
    .F(n19649_35),
    .I0(n19605_23),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[6]),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[70]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_6) 
);
defparam n19649_s31.INIT=16'h0777;
  LUT4 n19649_s32 (
    .F(n19649_36),
    .I0(main_basesoc_sdram_phaseinjector1_rddata_status[70]),
    .I1(n19599_38),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[38]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_6) 
);
defparam n19649_s32.INIT=16'h0777;
  LUT4 n19649_s33 (
    .F(n19649_37),
    .I0(n19629_35),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[38]),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[102]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_6) 
);
defparam n19649_s33.INIT=16'h0777;
  LUT4 n19649_s34 (
    .F(n19649_38),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[6]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_8),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[102]),
    .I3(main_gw5ddrphy_burstdet_seen_status_3_13) 
);
defparam n19649_s34.INIT=16'h0777;
  LUT4 n19651_s31 (
    .F(n19651_35),
    .I0(n19599_42),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[101]),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[5]),
    .I3(n19605_23) 
);
defparam n19651_s31.INIT=16'h0777;
  LUT4 n19651_s32 (
    .F(n19651_36),
    .I0(main_gw5ddrphy_rdly0_2_9),
    .I1(main_basesoc_sdram_phaseinjector0_command_storage[5]),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[101]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re_6) 
);
defparam n19651_s32.INIT=16'h0777;
  LUT4 n19651_s33 (
    .F(n19651_37),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[5]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_8),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[37]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_6) 
);
defparam n19651_s33.INIT=16'h0777;
  LUT4 n19651_s34 (
    .F(n19651_38),
    .I0(main_basesoc_sdram_phaseinjector0_wrdata_storage[69]),
    .I1(n19483_13),
    .I2(main_basesoc_sdram_phaseinjector0_address_storage[5]),
    .I3(n30867_4) 
);
defparam n19651_s34.INIT=16'h0777;
  LUT4 n19653_s31 (
    .F(n19653_35),
    .I0(main_basesoc_sdram_phaseinjector0_wrdata_storage[68]),
    .I1(n19483_13),
    .I2(main_basesoc_sdram_phaseinjector0_address_storage[4]),
    .I3(n30867_4) 
);
defparam n19653_s31.INIT=16'h0777;
  LUT4 n19653_s32 (
    .F(n19653_36),
    .I0(main_basesoc_sdram_phaseinjector1_rddata_status[4]),
    .I1(n19605_23),
    .I2(main_basesoc_sdram_phaseinjector0_wrdata_storage[36]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8) 
);
defparam n19653_s32.INIT=16'h0777;
  LUT4 n19653_s33 (
    .F(n19653_37),
    .I0(n19629_35),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[36]),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[68]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re_6) 
);
defparam n19653_s33.INIT=16'h0777;
  LUT4 n19653_s34 (
    .F(n19653_38),
    .I0(main_basesoc_sdram_phaseinjector1_rddata_status[100]),
    .I1(n19599_42),
    .I2(main_basesoc_sdram_phaseinjector0_command_storage[4]),
    .I3(main_gw5ddrphy_rdly0_2_9) 
);
defparam n19653_s34.INIT=16'h0777;
  LUT3 n19657_s35 (
    .F(n19657_39),
    .I0(main_basesoc_sdram_phaseinjector0_rddata_status[98]),
    .I1(main_basesoc_sdram_phaseinjector1_command_storage[2]),
    .I2(builder_interface1_adr[2]) 
);
defparam n19657_s35.INIT=8'hCA;
  LUT4 n19657_s36 (
    .F(n19657_40),
    .I0(main_basesoc_sdram_phaseinjector0_rddata_status[2]),
    .I1(main_basesoc_sdram_phaseinjector0_wrdata_storage[2]),
    .I2(builder_interface1_adr[2]),
    .I3(n16867_7) 
);
defparam n19657_s36.INIT=16'hAC00;
  LUT4 n19657_s37 (
    .F(n19657_41),
    .I0(n19599_38),
    .I1(main_basesoc_sdram_phaseinjector1_rddata_status[66]),
    .I2(main_basesoc_sdram_phaseinjector1_baddress_storage[2]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re_6) 
);
defparam n19657_s37.INIT=16'h0777;
  LUT4 n19657_s38 (
    .F(n19657_42),
    .I0(main_basesoc_sdram_phaseinjector0_wrdata_storage[34]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8),
    .I2(main_basesoc_sdram_phaseinjector0_address_storage[2]),
    .I3(n30867_4) 
);
defparam n19657_s38.INIT=16'h0777;
  LUT4 n19657_s39 (
    .F(n19657_43),
    .I0(main_basesoc_sdram_phaseinjector0_wrdata_storage[66]),
    .I1(n19483_13),
    .I2(main_basesoc_sdram_phaseinjector0_baddress_storage[2]),
    .I3(n16867_13) 
);
defparam n19657_s39.INIT=16'h0777;
  LUT4 n19657_s40 (
    .F(n19657_44),
    .I0(main_basesoc_sdram_phaseinjector1_wrdata_storage[2]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_8),
    .I2(main_basesoc_sdram_phaseinjector1_wrdata_storage[34]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re_6) 
);
defparam n19657_s40.INIT=16'h0777;
  LUT2 builder_array_muxed8_0_s14 (
    .F(builder_array_muxed8_0_19),
    .I0(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[7]),
    .I1(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_0_s14.INIT=4'h8;
  LUT2 builder_array_muxed8_0_s15 (
    .F(builder_array_muxed8_0_20),
    .I0(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[7]),
    .I1(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_0_s15.INIT=4'h8;
  LUT4 builder_array_muxed8_0_s16 (
    .F(builder_array_muxed8_0_21),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[7]),
    .I1(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel),
    .I2(main_basesoc_sdram_choose_cmd_grant[0]),
    .I3(main_basesoc_sdram_choose_cmd_grant[1]) 
);
defparam builder_array_muxed8_0_s16.INIT=16'h008F;
  LUT4 builder_array_muxed8_0_s17 (
    .F(builder_array_muxed8_0_22),
    .I0(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[7]),
    .I1(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel),
    .I2(main_basesoc_sdram_choose_cmd_grant[0]),
    .I3(builder_array_muxed8_0_25) 
);
defparam builder_array_muxed8_0_s17.INIT=16'h7F00;
  LUT4 builder_array_muxed8_0_s18 (
    .F(builder_array_muxed8_0_23),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[7]),
    .I1(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel),
    .I2(main_basesoc_sdram_choose_req_grant[0]),
    .I3(main_basesoc_sdram_choose_req_grant[1]) 
);
defparam builder_array_muxed8_0_s18.INIT=16'h008F;
  LUT4 builder_array_muxed8_0_s19 (
    .F(builder_array_muxed8_0_24),
    .I0(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[7]),
    .I1(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel),
    .I2(main_basesoc_sdram_choose_req_grant[1]),
    .I3(builder_array_muxed8_0_26) 
);
defparam builder_array_muxed8_0_s19.INIT=16'h7F00;
  LUT4 builder_array_muxed8_1_s12 (
    .F(builder_array_muxed8_1_17),
    .I0(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel),
    .I1(n31056_5),
    .I2(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[8]),
    .I3(builder_array_muxed8_1_21) 
);
defparam builder_array_muxed8_1_s12.INIT=16'h7F00;
  LUT4 builder_array_muxed8_1_s13 (
    .F(builder_array_muxed8_1_18),
    .I0(builder_array_muxed8_1_22),
    .I1(builder_array_muxed8_1_23),
    .I2(main_basesoc_sdram_choose_cmd_grant[0]),
    .I3(builder_array_muxed8_1_24) 
);
defparam builder_array_muxed8_1_s13.INIT=16'hF503;
  LUT4 builder_array_muxed8_1_s14 (
    .F(builder_array_muxed8_1_19),
    .I0(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[8]),
    .I1(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel),
    .I2(main_basesoc_sdram_choose_req_grant[0]),
    .I3(builder_array_muxed8_1_25) 
);
defparam builder_array_muxed8_1_s14.INIT=16'h008F;
  LUT4 builder_array_muxed8_1_s15 (
    .F(builder_array_muxed8_1_20),
    .I0(builder_array_muxed8_1_22),
    .I1(builder_array_muxed8_1_23),
    .I2(main_basesoc_sdram_choose_req_grant[0]),
    .I3(builder_array_muxed8_1_26) 
);
defparam builder_array_muxed8_1_s15.INIT=16'hFA0C;
  LUT4 builder_array_muxed8_2_s13 (
    .F(builder_array_muxed8_2_18),
    .I0(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[9]),
    .I1(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel),
    .I2(main_basesoc_sdram_choose_cmd_grant[0]),
    .I3(builder_array_muxed8_2_25) 
);
defparam builder_array_muxed8_2_s13.INIT=16'h7F00;
  LUT2 builder_array_muxed8_2_s14 (
    .F(builder_array_muxed8_2_19),
    .I0(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[9]),
    .I1(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_2_s14.INIT=4'h8;
  LUT2 builder_array_muxed8_2_s15 (
    .F(builder_array_muxed8_2_20),
    .I0(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[9]),
    .I1(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_2_s15.INIT=4'h8;
  LUT4 builder_array_muxed8_2_s16 (
    .F(builder_array_muxed8_2_21),
    .I0(builder_array_muxed8_2_22),
    .I1(builder_array_muxed8_2_26),
    .I2(main_basesoc_sdram_choose_cmd_grant[1]),
    .I3(main_basesoc_sdram_choose_cmd_grant[0]) 
);
defparam builder_array_muxed8_2_s16.INIT=16'h03F5;
  LUT2 builder_array_muxed8_2_s17 (
    .F(builder_array_muxed8_2_22),
    .I0(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[9]),
    .I1(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_2_s17.INIT=4'h8;
  LUT4 builder_array_muxed8_2_s18 (
    .F(builder_array_muxed8_2_23),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[9]),
    .I1(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel),
    .I2(main_basesoc_sdram_choose_req_grant[0]),
    .I3(main_basesoc_sdram_choose_req_grant[1]) 
);
defparam builder_array_muxed8_2_s18.INIT=16'h008F;
  LUT4 builder_array_muxed8_2_s19 (
    .F(builder_array_muxed8_2_24),
    .I0(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[9]),
    .I1(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel),
    .I2(main_basesoc_sdram_choose_req_grant[1]),
    .I3(builder_array_muxed8_2_27) 
);
defparam builder_array_muxed8_2_s19.INIT=16'h7F00;
  LUT3 builder_array_muxed8_3_s12 (
    .F(builder_array_muxed8_3_17),
    .I0(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[10]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[0]),
    .I2(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_3_s12.INIT=8'h53;
  LUT3 builder_array_muxed8_3_s13 (
    .F(builder_array_muxed8_3_18),
    .I0(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[10]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[0]),
    .I2(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_3_s13.INIT=8'h53;
  LUT4 builder_array_muxed8_3_s14 (
    .F(builder_array_muxed8_3_19),
    .I0(builder_array_muxed8_3_25),
    .I1(builder_array_muxed8_3_26),
    .I2(main_basesoc_sdram_choose_cmd_grant[1]),
    .I3(main_basesoc_sdram_choose_cmd_grant[0]) 
);
defparam builder_array_muxed8_3_s14.INIT=16'hFA0C;
  LUT3 builder_array_muxed8_3_s15 (
    .F(builder_array_muxed8_3_20),
    .I0(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[10]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[0]),
    .I2(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_3_s15.INIT=8'h53;
  LUT3 builder_array_muxed8_3_s16 (
    .F(builder_array_muxed8_3_21),
    .I0(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[10]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[0]),
    .I2(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_3_s16.INIT=8'h53;
  LUT4 builder_array_muxed8_3_s17 (
    .F(builder_array_muxed8_3_22),
    .I0(builder_array_muxed8_3_27),
    .I1(builder_array_muxed8_3_28),
    .I2(main_basesoc_sdram_choose_cmd_grant[1]),
    .I3(main_basesoc_sdram_choose_cmd_grant[0]) 
);
defparam builder_array_muxed8_3_s17.INIT=16'hFA0C;
  LUT4 builder_array_muxed8_3_s18 (
    .F(builder_array_muxed8_3_23),
    .I0(builder_array_muxed8_3_25),
    .I1(builder_array_muxed8_3_26),
    .I2(main_basesoc_sdram_choose_req_grant[1]),
    .I3(main_basesoc_sdram_choose_req_grant[0]) 
);
defparam builder_array_muxed8_3_s18.INIT=16'hFA0C;
  LUT4 builder_array_muxed8_3_s19 (
    .F(builder_array_muxed8_3_24),
    .I0(builder_array_muxed8_3_27),
    .I1(builder_array_muxed8_3_28),
    .I2(main_basesoc_sdram_choose_req_grant[1]),
    .I3(main_basesoc_sdram_choose_req_grant[0]) 
);
defparam builder_array_muxed8_3_s19.INIT=16'hFA0C;
  LUT3 builder_array_muxed8_4_s13 (
    .F(builder_array_muxed8_4_18),
    .I0(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[11]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[1]),
    .I2(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_4_s13.INIT=8'h53;
  LUT3 builder_array_muxed8_4_s14 (
    .F(builder_array_muxed8_4_19),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[11]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[1]),
    .I2(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_4_s14.INIT=8'h53;
  LUT4 builder_array_muxed8_4_s15 (
    .F(builder_array_muxed8_4_20),
    .I0(builder_array_muxed8_4_26),
    .I1(builder_array_muxed8_4_27),
    .I2(main_basesoc_sdram_choose_cmd_grant[0]),
    .I3(main_basesoc_sdram_choose_cmd_grant[1]) 
);
defparam builder_array_muxed8_4_s15.INIT=16'hFA0C;
  LUT3 builder_array_muxed8_4_s16 (
    .F(builder_array_muxed8_4_21),
    .I0(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[11]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[1]),
    .I2(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_4_s16.INIT=8'h53;
  LUT3 builder_array_muxed8_4_s17 (
    .F(builder_array_muxed8_4_22),
    .I0(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[11]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[1]),
    .I2(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_4_s17.INIT=8'h53;
  LUT4 builder_array_muxed8_4_s18 (
    .F(builder_array_muxed8_4_23),
    .I0(builder_array_muxed8_4_28),
    .I1(builder_array_muxed8_4_29),
    .I2(main_basesoc_sdram_choose_cmd_grant[1]),
    .I3(main_basesoc_sdram_choose_cmd_grant[0]) 
);
defparam builder_array_muxed8_4_s18.INIT=16'hFA0C;
  LUT3 builder_array_muxed8_4_s19 (
    .F(builder_array_muxed8_4_24),
    .I0(builder_array_muxed8_4_27),
    .I1(builder_array_muxed8_4_26),
    .I2(main_basesoc_sdram_choose_req_grant[1]) 
);
defparam builder_array_muxed8_4_s19.INIT=8'hCA;
  LUT4 builder_array_muxed8_4_s20 (
    .F(builder_array_muxed8_4_25),
    .I0(builder_array_muxed8_4_28),
    .I1(builder_array_muxed8_4_29),
    .I2(main_basesoc_sdram_choose_req_grant[1]),
    .I3(main_basesoc_sdram_choose_req_grant[0]) 
);
defparam builder_array_muxed8_4_s20.INIT=16'hFA0C;
  LUT3 builder_array_muxed8_5_s12 (
    .F(builder_array_muxed8_5_17),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[12]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[2]),
    .I2(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_5_s12.INIT=8'h53;
  LUT3 builder_array_muxed8_5_s13 (
    .F(builder_array_muxed8_5_18),
    .I0(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[12]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[2]),
    .I2(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_5_s13.INIT=8'h53;
  LUT4 builder_array_muxed8_5_s14 (
    .F(builder_array_muxed8_5_19),
    .I0(builder_array_muxed8_5_25),
    .I1(builder_array_muxed8_5_26),
    .I2(main_basesoc_sdram_choose_cmd_grant[0]),
    .I3(main_basesoc_sdram_choose_cmd_grant[1]) 
);
defparam builder_array_muxed8_5_s14.INIT=16'hF503;
  LUT3 builder_array_muxed8_5_s15 (
    .F(builder_array_muxed8_5_20),
    .I0(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[12]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[2]),
    .I2(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_5_s15.INIT=8'h53;
  LUT3 builder_array_muxed8_5_s16 (
    .F(builder_array_muxed8_5_21),
    .I0(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[12]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[2]),
    .I2(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_5_s16.INIT=8'h53;
  LUT4 builder_array_muxed8_5_s17 (
    .F(builder_array_muxed8_5_22),
    .I0(builder_array_muxed8_5_27),
    .I1(builder_array_muxed8_5_28),
    .I2(main_basesoc_sdram_choose_cmd_grant[0]),
    .I3(main_basesoc_sdram_choose_cmd_grant[1]) 
);
defparam builder_array_muxed8_5_s17.INIT=16'hF503;
  LUT4 builder_array_muxed8_5_s18 (
    .F(builder_array_muxed8_5_23),
    .I0(builder_array_muxed8_5_25),
    .I1(builder_array_muxed8_5_26),
    .I2(main_basesoc_sdram_choose_req_grant[0]),
    .I3(main_basesoc_sdram_choose_req_grant[1]) 
);
defparam builder_array_muxed8_5_s18.INIT=16'hF503;
  LUT4 builder_array_muxed8_5_s19 (
    .F(builder_array_muxed8_5_24),
    .I0(builder_array_muxed8_5_27),
    .I1(builder_array_muxed8_5_28),
    .I2(main_basesoc_sdram_choose_req_grant[0]),
    .I3(main_basesoc_sdram_choose_req_grant[1]) 
);
defparam builder_array_muxed8_5_s19.INIT=16'hF503;
  LUT3 builder_array_muxed8_6_s12 (
    .F(builder_array_muxed8_6_17),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[13]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[3]),
    .I2(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_6_s12.INIT=8'h53;
  LUT3 builder_array_muxed8_6_s13 (
    .F(builder_array_muxed8_6_18),
    .I0(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[13]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[3]),
    .I2(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_6_s13.INIT=8'h53;
  LUT4 builder_array_muxed8_6_s14 (
    .F(builder_array_muxed8_6_19),
    .I0(builder_array_muxed8_6_25),
    .I1(builder_array_muxed8_6_26),
    .I2(main_basesoc_sdram_choose_cmd_grant[0]),
    .I3(main_basesoc_sdram_choose_cmd_grant[1]) 
);
defparam builder_array_muxed8_6_s14.INIT=16'hF503;
  LUT3 builder_array_muxed8_6_s15 (
    .F(builder_array_muxed8_6_20),
    .I0(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[13]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[3]),
    .I2(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_6_s15.INIT=8'h53;
  LUT3 builder_array_muxed8_6_s16 (
    .F(builder_array_muxed8_6_21),
    .I0(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[13]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[3]),
    .I2(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_6_s16.INIT=8'h53;
  LUT4 builder_array_muxed8_6_s17 (
    .F(builder_array_muxed8_6_22),
    .I0(builder_array_muxed8_6_27),
    .I1(builder_array_muxed8_6_28),
    .I2(main_basesoc_sdram_choose_cmd_grant[0]),
    .I3(main_basesoc_sdram_choose_cmd_grant[1]) 
);
defparam builder_array_muxed8_6_s17.INIT=16'hF503;
  LUT4 builder_array_muxed8_6_s18 (
    .F(builder_array_muxed8_6_23),
    .I0(builder_array_muxed8_6_25),
    .I1(builder_array_muxed8_6_26),
    .I2(main_basesoc_sdram_choose_req_grant[0]),
    .I3(main_basesoc_sdram_choose_req_grant[1]) 
);
defparam builder_array_muxed8_6_s18.INIT=16'hF503;
  LUT4 builder_array_muxed8_6_s19 (
    .F(builder_array_muxed8_6_24),
    .I0(builder_array_muxed8_6_27),
    .I1(builder_array_muxed8_6_28),
    .I2(main_basesoc_sdram_choose_req_grant[0]),
    .I3(main_basesoc_sdram_choose_req_grant[1]) 
);
defparam builder_array_muxed8_6_s19.INIT=16'hF503;
  LUT3 builder_array_muxed8_7_s12 (
    .F(builder_array_muxed8_7_17),
    .I0(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[14]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[4]),
    .I2(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_7_s12.INIT=8'h53;
  LUT3 builder_array_muxed8_7_s13 (
    .F(builder_array_muxed8_7_18),
    .I0(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[14]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[4]),
    .I2(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_7_s13.INIT=8'h53;
  LUT4 builder_array_muxed8_7_s14 (
    .F(builder_array_muxed8_7_19),
    .I0(builder_array_muxed8_7_25),
    .I1(builder_array_muxed8_7_26),
    .I2(main_basesoc_sdram_choose_cmd_grant[1]),
    .I3(main_basesoc_sdram_choose_cmd_grant[0]) 
);
defparam builder_array_muxed8_7_s14.INIT=16'hF503;
  LUT3 builder_array_muxed8_7_s15 (
    .F(builder_array_muxed8_7_20),
    .I0(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[14]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[4]),
    .I2(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_7_s15.INIT=8'h53;
  LUT3 builder_array_muxed8_7_s16 (
    .F(builder_array_muxed8_7_21),
    .I0(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[14]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[4]),
    .I2(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_7_s16.INIT=8'h53;
  LUT4 builder_array_muxed8_7_s17 (
    .F(builder_array_muxed8_7_22),
    .I0(builder_array_muxed8_7_27),
    .I1(builder_array_muxed8_7_28),
    .I2(main_basesoc_sdram_choose_cmd_grant[0]),
    .I3(main_basesoc_sdram_choose_cmd_grant[1]) 
);
defparam builder_array_muxed8_7_s17.INIT=16'hF503;
  LUT4 builder_array_muxed8_7_s18 (
    .F(builder_array_muxed8_7_23),
    .I0(builder_array_muxed8_7_25),
    .I1(builder_array_muxed8_7_26),
    .I2(main_basesoc_sdram_choose_req_grant[1]),
    .I3(main_basesoc_sdram_choose_req_grant[0]) 
);
defparam builder_array_muxed8_7_s18.INIT=16'hF503;
  LUT4 builder_array_muxed8_7_s19 (
    .F(builder_array_muxed8_7_24),
    .I0(builder_array_muxed8_7_27),
    .I1(builder_array_muxed8_7_28),
    .I2(main_basesoc_sdram_choose_req_grant[0]),
    .I3(main_basesoc_sdram_choose_req_grant[1]) 
);
defparam builder_array_muxed8_7_s19.INIT=16'hF503;
  LUT3 builder_array_muxed8_8_s12 (
    .F(builder_array_muxed8_8_17),
    .I0(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[15]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[5]),
    .I2(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_8_s12.INIT=8'h53;
  LUT3 builder_array_muxed8_8_s13 (
    .F(builder_array_muxed8_8_18),
    .I0(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[15]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[5]),
    .I2(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_8_s13.INIT=8'h53;
  LUT4 builder_array_muxed8_8_s14 (
    .F(builder_array_muxed8_8_19),
    .I0(builder_array_muxed8_8_25),
    .I1(builder_array_muxed8_8_26),
    .I2(main_basesoc_sdram_choose_cmd_grant[1]),
    .I3(main_basesoc_sdram_choose_cmd_grant[0]) 
);
defparam builder_array_muxed8_8_s14.INIT=16'hF503;
  LUT3 builder_array_muxed8_8_s15 (
    .F(builder_array_muxed8_8_20),
    .I0(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[15]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[5]),
    .I2(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_8_s15.INIT=8'h53;
  LUT3 builder_array_muxed8_8_s16 (
    .F(builder_array_muxed8_8_21),
    .I0(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[15]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[5]),
    .I2(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_8_s16.INIT=8'h53;
  LUT4 builder_array_muxed8_8_s17 (
    .F(builder_array_muxed8_8_22),
    .I0(builder_array_muxed8_8_27),
    .I1(builder_array_muxed8_8_28),
    .I2(main_basesoc_sdram_choose_cmd_grant[0]),
    .I3(main_basesoc_sdram_choose_cmd_grant[1]) 
);
defparam builder_array_muxed8_8_s17.INIT=16'hF503;
  LUT4 builder_array_muxed8_8_s18 (
    .F(builder_array_muxed8_8_23),
    .I0(builder_array_muxed8_8_25),
    .I1(builder_array_muxed8_8_26),
    .I2(main_basesoc_sdram_choose_req_grant[1]),
    .I3(main_basesoc_sdram_choose_req_grant[0]) 
);
defparam builder_array_muxed8_8_s18.INIT=16'hF503;
  LUT4 builder_array_muxed8_8_s19 (
    .F(builder_array_muxed8_8_24),
    .I0(builder_array_muxed8_8_27),
    .I1(builder_array_muxed8_8_28),
    .I2(main_basesoc_sdram_choose_req_grant[0]),
    .I3(main_basesoc_sdram_choose_req_grant[1]) 
);
defparam builder_array_muxed8_8_s19.INIT=16'hF503;
  LUT3 builder_array_muxed8_9_s12 (
    .F(builder_array_muxed8_9_17),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[16]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[6]),
    .I2(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_9_s12.INIT=8'h53;
  LUT3 builder_array_muxed8_9_s13 (
    .F(builder_array_muxed8_9_18),
    .I0(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[16]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[6]),
    .I2(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_9_s13.INIT=8'h53;
  LUT4 builder_array_muxed8_9_s14 (
    .F(builder_array_muxed8_9_19),
    .I0(builder_array_muxed8_9_25),
    .I1(builder_array_muxed8_9_26),
    .I2(main_basesoc_sdram_choose_cmd_grant[0]),
    .I3(main_basesoc_sdram_choose_cmd_grant[1]) 
);
defparam builder_array_muxed8_9_s14.INIT=16'hF503;
  LUT3 builder_array_muxed8_9_s15 (
    .F(builder_array_muxed8_9_20),
    .I0(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[16]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[6]),
    .I2(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_9_s15.INIT=8'h53;
  LUT3 builder_array_muxed8_9_s16 (
    .F(builder_array_muxed8_9_21),
    .I0(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[16]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[6]),
    .I2(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_9_s16.INIT=8'h53;
  LUT4 builder_array_muxed8_9_s17 (
    .F(builder_array_muxed8_9_22),
    .I0(builder_array_muxed8_9_27),
    .I1(builder_array_muxed8_9_28),
    .I2(main_basesoc_sdram_choose_cmd_grant[0]),
    .I3(main_basesoc_sdram_choose_cmd_grant[1]) 
);
defparam builder_array_muxed8_9_s17.INIT=16'hF503;
  LUT4 builder_array_muxed8_9_s18 (
    .F(builder_array_muxed8_9_23),
    .I0(builder_array_muxed8_9_25),
    .I1(builder_array_muxed8_9_26),
    .I2(main_basesoc_sdram_choose_req_grant[0]),
    .I3(main_basesoc_sdram_choose_req_grant[1]) 
);
defparam builder_array_muxed8_9_s18.INIT=16'hF503;
  LUT4 builder_array_muxed8_9_s19 (
    .F(builder_array_muxed8_9_24),
    .I0(builder_array_muxed8_9_27),
    .I1(builder_array_muxed8_9_28),
    .I2(main_basesoc_sdram_choose_req_grant[0]),
    .I3(main_basesoc_sdram_choose_req_grant[1]) 
);
defparam builder_array_muxed8_9_s19.INIT=16'hF503;
  LUT2 builder_array_muxed8_11_s14 (
    .F(builder_array_muxed8_11_19),
    .I0(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[18]),
    .I1(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_11_s14.INIT=4'h8;
  LUT4 builder_array_muxed8_11_s15 (
    .F(builder_array_muxed8_11_20),
    .I0(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[18]),
    .I1(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(builder_array_muxed8_11_26),
    .I3(main_basesoc_sdram_choose_cmd_grant[0]) 
);
defparam builder_array_muxed8_11_s15.INIT=16'h0F77;
  LUT4 builder_array_muxed8_11_s16 (
    .F(builder_array_muxed8_11_21),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[18]),
    .I1(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel),
    .I2(builder_array_muxed8_11_27),
    .I3(main_basesoc_sdram_choose_cmd_grant[0]) 
);
defparam builder_array_muxed8_11_s16.INIT=16'h770F;
  LUT2 builder_array_muxed8_11_s18 (
    .F(builder_array_muxed8_11_23),
    .I0(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[18]),
    .I1(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_11_s18.INIT=4'h8;
  LUT4 builder_array_muxed8_11_s19 (
    .F(builder_array_muxed8_11_24),
    .I0(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[18]),
    .I1(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(builder_array_muxed8_11_26),
    .I3(main_basesoc_sdram_choose_req_grant[0]) 
);
defparam builder_array_muxed8_11_s19.INIT=16'h0F77;
  LUT4 builder_array_muxed8_11_s20 (
    .F(builder_array_muxed8_11_25),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[18]),
    .I1(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel),
    .I2(builder_array_muxed8_11_27),
    .I3(main_basesoc_sdram_choose_req_grant[0]) 
);
defparam builder_array_muxed8_11_s20.INIT=16'h770F;
  LUT3 builder_array_muxed8_12_s15 (
    .F(builder_array_muxed8_12_20),
    .I0(main_basesoc_sdram_choose_cmd_grant[0]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[19]),
    .I2(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_12_s15.INIT=8'h40;
  LUT4 builder_array_muxed8_12_s16 (
    .F(builder_array_muxed8_12_21),
    .I0(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[19]),
    .I2(n31063_5),
    .I3(builder_array_muxed8_12_24) 
);
defparam builder_array_muxed8_12_s16.INIT=16'h8F00;
  LUT4 builder_array_muxed8_12_s17 (
    .F(builder_array_muxed8_12_22),
    .I0(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[19]),
    .I2(builder_array_muxed8_12_25),
    .I3(main_basesoc_sdram_choose_req_grant[1]) 
);
defparam builder_array_muxed8_12_s17.INIT=16'h07F0;
  LUT4 builder_array_muxed8_12_s18 (
    .F(builder_array_muxed8_12_23),
    .I0(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[19]),
    .I1(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel),
    .I2(main_basesoc_sdram_choose_req_grant[1]),
    .I3(builder_array_muxed8_12_26) 
);
defparam builder_array_muxed8_12_s18.INIT=16'h7F00;
  LUT4 builder_array_muxed8_13_s14 (
    .F(builder_array_muxed8_13_19),
    .I0(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[20]),
    .I1(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(builder_bankmachine6_next_state_1_27),
    .I3(builder_array_muxed8_13_32) 
);
defparam builder_array_muxed8_13_s14.INIT=16'h007F;
  LUT4 builder_array_muxed8_13_s15 (
    .F(builder_array_muxed8_13_20),
    .I0(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[20]),
    .I1(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel),
    .I2(builder_array_muxed8_13_27),
    .I3(main_basesoc_sdram_choose_cmd_grant[0]) 
);
defparam builder_array_muxed8_13_s15.INIT=16'h770F;
  LUT4 builder_array_muxed8_13_s16 (
    .F(builder_array_muxed8_13_21),
    .I0(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[20]),
    .I1(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel),
    .I2(builder_array_muxed8_13_28),
    .I3(main_basesoc_sdram_choose_cmd_grant[0]) 
);
defparam builder_array_muxed8_13_s16.INIT=16'h0F77;
  LUT2 builder_array_muxed8_13_s17 (
    .F(builder_array_muxed8_13_22),
    .I0(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[20]),
    .I1(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_13_s17.INIT=4'h8;
  LUT4 builder_array_muxed8_13_s18 (
    .F(builder_array_muxed8_13_23),
    .I0(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[20]),
    .I1(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel),
    .I2(builder_array_muxed8_13_27),
    .I3(main_basesoc_sdram_choose_req_grant[0]) 
);
defparam builder_array_muxed8_13_s18.INIT=16'h770F;
  LUT4 builder_array_muxed8_13_s19 (
    .F(builder_array_muxed8_13_24),
    .I0(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[20]),
    .I1(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel),
    .I2(builder_array_muxed8_13_28),
    .I3(main_basesoc_sdram_choose_req_grant[0]) 
);
defparam builder_array_muxed8_13_s19.INIT=16'h0F77;
  LUT2 builder_array_muxed8_14_s13 (
    .F(builder_array_muxed8_14_18),
    .I0(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[21]),
    .I1(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_14_s13.INIT=4'h8;
  LUT2 builder_array_muxed8_14_s14 (
    .F(builder_array_muxed8_14_19),
    .I0(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[21]),
    .I1(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_14_s14.INIT=4'h8;
  LUT2 builder_array_muxed8_14_s15 (
    .F(builder_array_muxed8_14_20),
    .I0(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[21]),
    .I1(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_14_s15.INIT=4'h8;
  LUT2 builder_array_muxed8_14_s16 (
    .F(builder_array_muxed8_14_21),
    .I0(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[21]),
    .I1(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_14_s16.INIT=4'h8;
  LUT4 builder_array_muxed8_14_s17 (
    .F(builder_array_muxed8_14_22),
    .I0(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[21]),
    .I1(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel),
    .I2(builder_array_muxed8_14_27),
    .I3(main_basesoc_sdram_choose_cmd_grant[0]) 
);
defparam builder_array_muxed8_14_s17.INIT=16'h0F77;
  LUT4 builder_array_muxed8_14_s18 (
    .F(builder_array_muxed8_14_23),
    .I0(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[21]),
    .I1(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(builder_array_muxed8_14_28),
    .I3(main_basesoc_sdram_choose_cmd_grant[0]) 
);
defparam builder_array_muxed8_14_s18.INIT=16'h0F77;
  LUT4 builder_array_muxed8_14_s19 (
    .F(builder_array_muxed8_14_24),
    .I0(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[21]),
    .I1(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(builder_array_muxed8_14_28),
    .I3(main_basesoc_sdram_choose_req_grant[0]) 
);
defparam builder_array_muxed8_14_s19.INIT=16'h0F77;
  LUT4 builder_array_muxed8_14_s20 (
    .F(builder_array_muxed8_14_25),
    .I0(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[21]),
    .I1(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel),
    .I2(builder_array_muxed8_14_27),
    .I3(main_basesoc_sdram_choose_req_grant[0]) 
);
defparam builder_array_muxed8_14_s20.INIT=16'h0F77;
  LUT4 builder_array_muxed8_14_s21 (
    .F(builder_array_muxed8_14_26),
    .I0(builder_array_muxed8_14_19),
    .I1(builder_array_muxed8_14_18),
    .I2(main_basesoc_sdram_choose_req_grant[1]),
    .I3(main_basesoc_sdram_choose_req_grant[0]) 
);
defparam builder_array_muxed8_14_s21.INIT=16'hFA0C;
  LUT4 n18960_s5 (
    .F(n18960_9),
    .I0(n18785_9),
    .I1(builder_bankmachine1_next_state_2_19),
    .I2(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel),
    .I3(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_11) 
);
defparam n18960_s5.INIT=16'h0700;
  LUT3 n19002_s6 (
    .F(n19002_10),
    .I0(builder_array_muxed1_10_11),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_we),
    .I2(n7082_3) 
);
defparam n19002_s6.INIT=8'h09;
  LUT4 n1165_s11 (
    .F(n1165_14),
    .I0(mem_adr0[5]),
    .I1(mem_adr0[1]),
    .I2(mem_adr0[4]),
    .I3(mem_adr0[2]) 
);
defparam n1165_s11.INIT=16'hF4CF;
  LUT4 n1165_s12 (
    .F(n1165_15),
    .I0(mem_adr0[5]),
    .I1(mem_adr0[1]),
    .I2(mem_adr0[3]),
    .I3(mem_adr0[2]) 
);
defparam n1165_s12.INIT=16'hE355;
  LUT4 n1166_s8 (
    .F(n1166_11),
    .I0(mem_adr0[2]),
    .I1(mem_adr0[3]),
    .I2(mem_adr0[4]),
    .I3(mem_adr0[1]) 
);
defparam n1166_s8.INIT=16'hC670;
  LUT4 n1166_s9 (
    .F(n1166_12),
    .I0(mem_adr0[5]),
    .I1(mem_adr0[2]),
    .I2(mem_adr0[3]),
    .I3(mem_adr0[1]) 
);
defparam n1166_s9.INIT=16'hFE1F;
  LUT3 n1167_s8 (
    .F(n1167_11),
    .I0(mem_adr0[4]),
    .I1(mem_adr0[2]),
    .I2(mem_adr0[5]) 
);
defparam n1167_s8.INIT=8'h4B;
  LUT4 n1167_s9 (
    .F(n1167_12),
    .I0(mem_adr0[5]),
    .I1(mem_adr0[3]),
    .I2(mem_adr0[4]),
    .I3(mem_adr0[2]) 
);
defparam n1167_s9.INIT=16'hB7CA;
  LUT3 n1168_s9 (
    .F(n1168_12),
    .I0(mem_adr0[2]),
    .I1(mem_adr0[5]),
    .I2(mem_adr0[3]) 
);
defparam n1168_s9.INIT=8'hC5;
  LUT4 n1168_s10 (
    .F(n1168_13),
    .I0(mem_adr0[2]),
    .I1(mem_adr0[3]),
    .I2(mem_adr0[4]),
    .I3(mem_adr0[5]) 
);
defparam n1168_s10.INIT=16'hE5FC;
  LUT4 n1168_s11 (
    .F(n1168_14),
    .I0(mem_adr0[5]),
    .I1(mem_adr0[2]),
    .I2(mem_adr0[4]),
    .I3(mem_adr0[3]) 
);
defparam n1168_s11.INIT=16'hE7FE;
  LUT4 n1169_s8 (
    .F(n1169_11),
    .I0(mem_adr0[4]),
    .I1(mem_adr0[0]),
    .I2(mem_adr0[3]),
    .I3(mem_adr0[2]) 
);
defparam n1169_s8.INIT=16'h4B00;
  LUT4 n1169_s9 (
    .F(n1169_12),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[4]),
    .I2(mem_adr0[2]),
    .I3(mem_adr0[5]) 
);
defparam n1169_s9.INIT=16'hCAEE;
  LUT4 n1169_s10 (
    .F(n1169_13),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[2]),
    .I2(mem_adr0[5]),
    .I3(mem_adr0[4]) 
);
defparam n1169_s10.INIT=16'hFB4F;
  LUT4 n1170_s8 (
    .F(n1170_11),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[2]),
    .I2(mem_adr0[5]),
    .I3(mem_adr0[4]) 
);
defparam n1170_s8.INIT=16'hE807;
  LUT4 n1170_s9 (
    .F(n1170_12),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[5]),
    .I2(mem_adr0[4]),
    .I3(mem_adr0[2]) 
);
defparam n1170_s9.INIT=16'h3E4F;
  LUT3 main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_s8 (
    .F(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_11),
    .I0(builder_bankmachine2_state[0]),
    .I1(builder_bankmachine2_state[1]),
    .I2(builder_bankmachine2_state[2]) 
);
defparam main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_s8.INIT=8'h7E;
  LUT3 main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_s7 (
    .F(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_10),
    .I0(builder_bankmachine4_state[0]),
    .I1(builder_bankmachine4_state[1]),
    .I2(builder_bankmachine4_state[2]) 
);
defparam main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_s7.INIT=8'h7E;
  LUT4 main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_s8 (
    .F(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_11),
    .I0(builder_multiplexer_state[1]),
    .I1(n7513_3),
    .I2(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_we),
    .I3(builder_multiplexer_state[0]) 
);
defparam main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_s8.INIT=16'h1001;
  LUT3 main_basesoc_sdram_trrdcon_valid_s19 (
    .F(main_basesoc_sdram_trrdcon_valid_22),
    .I0(builder_bankmachine5_state[1]),
    .I1(builder_bankmachine5_state[2]),
    .I2(builder_bankmachine5_state[0]) 
);
defparam main_basesoc_sdram_trrdcon_valid_s19.INIT=8'h10;
  LUT3 main_basesoc_sdram_trrdcon_valid_s20 (
    .F(main_basesoc_sdram_trrdcon_valid_23),
    .I0(builder_bankmachine2_state[0]),
    .I1(builder_bankmachine2_state[1]),
    .I2(builder_bankmachine2_state[2]) 
);
defparam main_basesoc_sdram_trrdcon_valid_s20.INIT=8'hE9;
  LUT3 main_basesoc_sdram_trrdcon_valid_s21 (
    .F(main_basesoc_sdram_trrdcon_valid_24),
    .I0(builder_bankmachine3_state[1]),
    .I1(main_basesoc_sdram_choose_cmd_grant[1]),
    .I2(main_basesoc_sdram_choose_cmd_grant[0]) 
);
defparam main_basesoc_sdram_trrdcon_valid_s21.INIT=8'hB0;
  LUT3 n10160_s17 (
    .F(n10160_20),
    .I0(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_we),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_8),
    .I2(builder_bankmachine7_next_state_2_20) 
);
defparam n10160_s17.INIT=8'h10;
  LUT4 n10160_s18 (
    .F(n10160_21),
    .I0(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_we),
    .I1(n5789_3),
    .I2(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_9),
    .I3(builder_bankmachine0_next_state_1_27) 
);
defparam n10160_s18.INIT=16'h0100;
  LUT4 n10160_s19 (
    .F(n10160_22),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_we),
    .I1(n6220_3),
    .I2(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_12),
    .I3(builder_bankmachine1_next_state_1_29) 
);
defparam n10160_s19.INIT=16'h0100;
  LUT4 n10160_s21 (
    .F(n10160_24),
    .I0(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_we),
    .I1(n7513_3),
    .I2(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_10),
    .I3(builder_bankmachine4_next_state_1_26) 
);
defparam n10160_s21.INIT=16'h0100;
  LUT4 n10160_s22 (
    .F(n10160_25),
    .I0(n6651_3),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_we),
    .I2(n10160_40),
    .I3(n10160_34) 
);
defparam n10160_s22.INIT=16'h00EF;
  LUT4 n10160_s24 (
    .F(n10160_27),
    .I0(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_10),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_we),
    .I2(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_11),
    .I3(main_basesoc_sdram_sequencer_counter_6_10) 
);
defparam n10160_s24.INIT=16'h0040;
  LUT4 n10160_s25 (
    .F(n10160_28),
    .I0(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_9),
    .I1(n10160_35),
    .I2(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_22),
    .I3(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_we) 
);
defparam n10160_s25.INIT=16'h0BBB;
  LUT3 n10160_s26 (
    .F(n10160_29),
    .I0(builder_bankmachine4_state[1]),
    .I1(builder_bankmachine7_state[0]),
    .I2(builder_bankmachine7_state[1]) 
);
defparam n10160_s26.INIT=8'h01;
  LUT4 n10160_s27 (
    .F(n10160_30),
    .I0(builder_bankmachine3_state[0]),
    .I1(builder_bankmachine3_state[1]),
    .I2(builder_bankmachine5_state[0]),
    .I3(n10160_36) 
);
defparam n10160_s27.INIT=16'h0100;
  LUT4 n10160_s28 (
    .F(n10160_31),
    .I0(builder_bankmachine2_state[1]),
    .I1(builder_bankmachine6_state[0]),
    .I2(n10160_37),
    .I3(main_basesoc_sdram_bankmachine2_twtpcon_ready) 
);
defparam n10160_s28.INIT=16'h1000;
  LUT4 n10160_s29 (
    .F(n10160_32),
    .I0(main_basesoc_sdram_bankmachine4_twtpcon_ready),
    .I1(main_basesoc_sdram_bankmachine5_twtpcon_ready),
    .I2(main_basesoc_sdram_bankmachine6_twtpcon_ready),
    .I3(main_basesoc_sdram_bankmachine7_twtpcon_ready) 
);
defparam n10160_s29.INIT=16'h8000;
  LUT4 n10160_s30 (
    .F(n10160_33),
    .I0(builder_bankmachine0_state[0]),
    .I1(builder_bankmachine0_state[1]),
    .I2(builder_bankmachine1_state[0]),
    .I3(n10160_38) 
);
defparam n10160_s30.INIT=16'h0100;
  LUT4 builder_bankmachine0_next_state_0_s18 (
    .F(builder_bankmachine0_next_state_0_25),
    .I0(builder_bankmachine0_next_state_0_26),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_valid),
    .I2(n5831_2),
    .I3(main_basesoc_sdram_bankmachine0_syncfifo0_readable) 
);
defparam builder_bankmachine0_next_state_0_s18.INIT=16'h8000;
  LUT4 builder_bankmachine1_next_state_2_s17 (
    .F(builder_bankmachine1_next_state_2_22),
    .I0(builder_bankmachine1_next_state_2_23),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_valid),
    .I2(n6262_2),
    .I3(main_basesoc_sdram_bankmachine1_syncfifo1_readable) 
);
defparam builder_bankmachine1_next_state_2_s17.INIT=16'h8000;
  LUT4 builder_bankmachine3_next_state_2_s19 (
    .F(builder_bankmachine3_next_state_2_24),
    .I0(builder_bankmachine3_next_state_2_25),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_valid),
    .I2(n7124_2),
    .I3(main_basesoc_sdram_bankmachine3_syncfifo3_readable) 
);
defparam builder_bankmachine3_next_state_2_s19.INIT=16'h8000;
  LUT3 builder_bankmachine4_next_state_2_s16 (
    .F(builder_bankmachine4_next_state_2_21),
    .I0(builder_bankmachine4_state[0]),
    .I1(builder_bankmachine4_state[1]),
    .I2(builder_bankmachine4_state[2]) 
);
defparam builder_bankmachine4_next_state_2_s16.INIT=8'hE9;
  LUT3 builder_bankmachine5_next_state_2_s16 (
    .F(builder_bankmachine5_next_state_2_21),
    .I0(builder_bankmachine5_state[0]),
    .I1(builder_bankmachine5_state[1]),
    .I2(builder_bankmachine5_state[2]) 
);
defparam builder_bankmachine5_next_state_2_s16.INIT=8'hE9;
  LUT4 builder_bankmachine7_next_state_2_s17 (
    .F(builder_bankmachine7_next_state_2_22),
    .I0(builder_bankmachine7_next_state_2_23),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_valid),
    .I2(n8848_2),
    .I3(main_basesoc_sdram_bankmachine7_syncfifo7_readable) 
);
defparam builder_bankmachine7_next_state_2_s17.INIT=16'h8000;
  LUT2 builder_array_muxed1_10_s26 (
    .F(builder_array_muxed1_10_31),
    .I0(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[17]),
    .I1(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_array_muxed1_10_s26.INIT=4'h8;
  LUT2 builder_array_muxed1_10_s27 (
    .F(builder_array_muxed1_10_32),
    .I0(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel),
    .I1(builder_bankmachine2_next_state_2_20) 
);
defparam builder_array_muxed1_10_s27.INIT=4'h4;
  LUT3 builder_array_muxed1_10_s28 (
    .F(builder_array_muxed1_10_33),
    .I0(builder_bankmachine3_next_state_2_24),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[17]),
    .I2(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_array_muxed1_10_s28.INIT=8'h35;
  LUT2 builder_array_muxed1_10_s29 (
    .F(builder_array_muxed1_10_34),
    .I0(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[17]),
    .I1(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam builder_array_muxed1_10_s29.INIT=4'h8;
  LUT2 builder_array_muxed1_10_s30 (
    .F(builder_array_muxed1_10_35),
    .I0(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel),
    .I1(builder_bankmachine6_next_state_2_20) 
);
defparam builder_array_muxed1_10_s30.INIT=4'h4;
  LUT3 builder_array_muxed1_10_s31 (
    .F(builder_array_muxed1_10_36),
    .I0(builder_bankmachine7_next_state_2_22),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[17]),
    .I2(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam builder_array_muxed1_10_s31.INIT=8'h35;
  LUT4 builder_array_muxed8_0_s20 (
    .F(builder_array_muxed8_0_25),
    .I0(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[7]),
    .I1(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel),
    .I2(builder_array_muxed8_0_27),
    .I3(main_basesoc_sdram_choose_cmd_grant[1]) 
);
defparam builder_array_muxed8_0_s20.INIT=16'h7FF0;
  LUT4 builder_array_muxed8_0_s21 (
    .F(builder_array_muxed8_0_26),
    .I0(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[7]),
    .I1(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel),
    .I2(main_basesoc_sdram_choose_req_grant[0]),
    .I3(builder_array_muxed8_0_28) 
);
defparam builder_array_muxed8_0_s21.INIT=16'hF70F;
  LUT4 builder_array_muxed8_1_s16 (
    .F(builder_array_muxed8_1_21),
    .I0(main_basesoc_sdram_choose_cmd_grant[1]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[8]),
    .I2(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel),
    .I3(builder_array_muxed8_1_27) 
);
defparam builder_array_muxed8_1_s16.INIT=16'h007F;
  LUT2 builder_array_muxed8_1_s17 (
    .F(builder_array_muxed8_1_22),
    .I0(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[8]),
    .I1(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_1_s17.INIT=4'h8;
  LUT2 builder_array_muxed8_1_s18 (
    .F(builder_array_muxed8_1_23),
    .I0(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[8]),
    .I1(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_1_s18.INIT=4'h8;
  LUT4 builder_array_muxed8_1_s19 (
    .F(builder_array_muxed8_1_24),
    .I0(main_basesoc_sdram_choose_cmd_grant[0]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[8]),
    .I2(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel),
    .I3(main_basesoc_sdram_choose_cmd_grant[1]) 
);
defparam builder_array_muxed8_1_s19.INIT=16'h007F;
  LUT4 builder_array_muxed8_1_s20 (
    .F(builder_array_muxed8_1_25),
    .I0(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[8]),
    .I1(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel),
    .I2(main_basesoc_sdram_choose_req_grant[1]),
    .I3(builder_array_muxed8_1_28) 
);
defparam builder_array_muxed8_1_s20.INIT=16'hF70F;
  LUT4 builder_array_muxed8_1_s21 (
    .F(builder_array_muxed8_1_26),
    .I0(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[8]),
    .I1(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel),
    .I2(main_basesoc_sdram_choose_req_grant[0]),
    .I3(main_basesoc_sdram_choose_req_grant[1]) 
);
defparam builder_array_muxed8_1_s21.INIT=16'h008F;
  LUT4 builder_array_muxed8_2_s20 (
    .F(builder_array_muxed8_2_25),
    .I0(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[9]),
    .I1(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel),
    .I2(builder_array_muxed8_2_28),
    .I3(main_basesoc_sdram_choose_cmd_grant[1]) 
);
defparam builder_array_muxed8_2_s20.INIT=16'h7FF0;
  LUT2 builder_array_muxed8_2_s21 (
    .F(builder_array_muxed8_2_26),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[9]),
    .I1(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_2_s21.INIT=4'h8;
  LUT4 builder_array_muxed8_2_s22 (
    .F(builder_array_muxed8_2_27),
    .I0(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[9]),
    .I1(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel),
    .I2(main_basesoc_sdram_choose_req_grant[0]),
    .I3(builder_array_muxed8_2_29) 
);
defparam builder_array_muxed8_2_s22.INIT=16'hF70F;
  LUT3 builder_array_muxed8_3_s20 (
    .F(builder_array_muxed8_3_25),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[10]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[0]),
    .I2(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_3_s20.INIT=8'h53;
  LUT3 builder_array_muxed8_3_s21 (
    .F(builder_array_muxed8_3_26),
    .I0(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[10]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[0]),
    .I2(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_3_s21.INIT=8'h53;
  LUT3 builder_array_muxed8_3_s22 (
    .F(builder_array_muxed8_3_27),
    .I0(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[10]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[0]),
    .I2(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_3_s22.INIT=8'h53;
  LUT3 builder_array_muxed8_3_s23 (
    .F(builder_array_muxed8_3_28),
    .I0(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[10]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[0]),
    .I2(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_3_s23.INIT=8'h53;
  LUT3 builder_array_muxed8_4_s21 (
    .F(builder_array_muxed8_4_26),
    .I0(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[11]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[1]),
    .I2(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_4_s21.INIT=8'h53;
  LUT3 builder_array_muxed8_4_s22 (
    .F(builder_array_muxed8_4_27),
    .I0(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[11]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[1]),
    .I2(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_4_s22.INIT=8'h53;
  LUT3 builder_array_muxed8_4_s23 (
    .F(builder_array_muxed8_4_28),
    .I0(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[11]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[1]),
    .I2(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_4_s23.INIT=8'h53;
  LUT3 builder_array_muxed8_4_s24 (
    .F(builder_array_muxed8_4_29),
    .I0(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[11]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[1]),
    .I2(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_4_s24.INIT=8'h53;
  LUT3 builder_array_muxed8_5_s20 (
    .F(builder_array_muxed8_5_25),
    .I0(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[12]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[2]),
    .I2(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_5_s20.INIT=8'h53;
  LUT3 builder_array_muxed8_5_s21 (
    .F(builder_array_muxed8_5_26),
    .I0(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[12]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[2]),
    .I2(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_5_s21.INIT=8'h53;
  LUT3 builder_array_muxed8_5_s22 (
    .F(builder_array_muxed8_5_27),
    .I0(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[12]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[2]),
    .I2(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_5_s22.INIT=8'h53;
  LUT3 builder_array_muxed8_5_s23 (
    .F(builder_array_muxed8_5_28),
    .I0(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[12]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[2]),
    .I2(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_5_s23.INIT=8'h53;
  LUT3 builder_array_muxed8_6_s20 (
    .F(builder_array_muxed8_6_25),
    .I0(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[13]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[3]),
    .I2(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_6_s20.INIT=8'h53;
  LUT3 builder_array_muxed8_6_s21 (
    .F(builder_array_muxed8_6_26),
    .I0(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[13]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[3]),
    .I2(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_6_s21.INIT=8'h53;
  LUT3 builder_array_muxed8_6_s22 (
    .F(builder_array_muxed8_6_27),
    .I0(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[13]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[3]),
    .I2(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_6_s22.INIT=8'h53;
  LUT3 builder_array_muxed8_6_s23 (
    .F(builder_array_muxed8_6_28),
    .I0(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[13]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[3]),
    .I2(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_6_s23.INIT=8'h53;
  LUT3 builder_array_muxed8_7_s20 (
    .F(builder_array_muxed8_7_25),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[14]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[4]),
    .I2(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_7_s20.INIT=8'h53;
  LUT3 builder_array_muxed8_7_s21 (
    .F(builder_array_muxed8_7_26),
    .I0(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[14]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[4]),
    .I2(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_7_s21.INIT=8'h53;
  LUT3 builder_array_muxed8_7_s22 (
    .F(builder_array_muxed8_7_27),
    .I0(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[14]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[4]),
    .I2(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_7_s22.INIT=8'h53;
  LUT3 builder_array_muxed8_7_s23 (
    .F(builder_array_muxed8_7_28),
    .I0(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[14]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[4]),
    .I2(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_7_s23.INIT=8'h53;
  LUT3 builder_array_muxed8_8_s20 (
    .F(builder_array_muxed8_8_25),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[15]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[5]),
    .I2(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_8_s20.INIT=8'h53;
  LUT3 builder_array_muxed8_8_s21 (
    .F(builder_array_muxed8_8_26),
    .I0(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[15]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[5]),
    .I2(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_8_s21.INIT=8'h53;
  LUT3 builder_array_muxed8_8_s22 (
    .F(builder_array_muxed8_8_27),
    .I0(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[15]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[5]),
    .I2(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_8_s22.INIT=8'h53;
  LUT3 builder_array_muxed8_8_s23 (
    .F(builder_array_muxed8_8_28),
    .I0(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[15]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[5]),
    .I2(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_8_s23.INIT=8'h53;
  LUT3 builder_array_muxed8_9_s20 (
    .F(builder_array_muxed8_9_25),
    .I0(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[16]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[6]),
    .I2(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_9_s20.INIT=8'h53;
  LUT3 builder_array_muxed8_9_s21 (
    .F(builder_array_muxed8_9_26),
    .I0(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[16]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[6]),
    .I2(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_9_s21.INIT=8'h53;
  LUT3 builder_array_muxed8_9_s22 (
    .F(builder_array_muxed8_9_27),
    .I0(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[16]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[6]),
    .I2(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_9_s22.INIT=8'h53;
  LUT3 builder_array_muxed8_9_s23 (
    .F(builder_array_muxed8_9_28),
    .I0(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[16]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[6]),
    .I2(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_9_s23.INIT=8'h53;
  LUT2 builder_array_muxed8_11_s21 (
    .F(builder_array_muxed8_11_26),
    .I0(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[18]),
    .I1(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_11_s21.INIT=4'h8;
  LUT2 builder_array_muxed8_11_s22 (
    .F(builder_array_muxed8_11_27),
    .I0(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[18]),
    .I1(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_11_s22.INIT=4'h8;
  LUT4 builder_array_muxed8_12_s19 (
    .F(builder_array_muxed8_12_24),
    .I0(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[19]),
    .I1(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel),
    .I2(n31077_5),
    .I3(builder_array_muxed8_12_27) 
);
defparam builder_array_muxed8_12_s19.INIT=16'h8F00;
  LUT4 builder_array_muxed8_12_s20 (
    .F(builder_array_muxed8_12_25),
    .I0(main_basesoc_sdram_choose_req_grant[1]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[19]),
    .I2(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel),
    .I3(main_basesoc_sdram_choose_req_grant[0]) 
);
defparam builder_array_muxed8_12_s20.INIT=16'h00BF;
  LUT4 builder_array_muxed8_12_s21 (
    .F(builder_array_muxed8_12_26),
    .I0(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[19]),
    .I1(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel),
    .I2(main_basesoc_sdram_choose_req_grant[0]),
    .I3(builder_array_muxed8_12_28) 
);
defparam builder_array_muxed8_12_s21.INIT=16'hF70F;
  LUT2 builder_array_muxed8_13_s22 (
    .F(builder_array_muxed8_13_27),
    .I0(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[20]),
    .I1(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_13_s22.INIT=4'h8;
  LUT2 builder_array_muxed8_13_s23 (
    .F(builder_array_muxed8_13_28),
    .I0(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[20]),
    .I1(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_13_s23.INIT=4'h8;
  LUT2 builder_array_muxed8_14_s22 (
    .F(builder_array_muxed8_14_27),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[21]),
    .I1(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_14_s22.INIT=4'h8;
  LUT2 builder_array_muxed8_14_s23 (
    .F(builder_array_muxed8_14_28),
    .I0(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[21]),
    .I1(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_14_s23.INIT=4'h8;
  LUT4 n10160_s31 (
    .F(n10160_34),
    .I0(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_we),
    .I1(n7082_3),
    .I2(n31047_5),
    .I3(n31047_6) 
);
defparam n10160_s31.INIT=16'h0100;
  LUT4 n10160_s32 (
    .F(n10160_35),
    .I0(n5789_3),
    .I1(main_basesoc_sdram_sequencer_counter_6_10),
    .I2(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_we),
    .I3(builder_bankmachine0_next_state_1_27) 
);
defparam n10160_s32.INIT=16'h1000;
  LUT4 n10160_s33 (
    .F(n10160_36),
    .I0(builder_bankmachine5_state[1]),
    .I1(builder_bankmachine3_state[2]),
    .I2(builder_bankmachine5_state[2]),
    .I3(builder_bankmachine7_state[2]) 
);
defparam n10160_s33.INIT=16'h4000;
  LUT4 n10160_s34 (
    .F(n10160_37),
    .I0(builder_bankmachine6_state[1]),
    .I1(builder_bankmachine2_state[2]),
    .I2(builder_bankmachine4_state[2]),
    .I3(builder_bankmachine6_state[2]) 
);
defparam n10160_s34.INIT=16'h4000;
  LUT3 n10160_s35 (
    .F(n10160_38),
    .I0(builder_bankmachine1_state[1]),
    .I1(builder_bankmachine0_state[2]),
    .I2(builder_bankmachine1_state[2]) 
);
defparam n10160_s35.INIT=8'h40;
  LUT3 builder_bankmachine0_next_state_0_s19 (
    .F(builder_bankmachine0_next_state_0_26),
    .I0(builder_bankmachine0_state[0]),
    .I1(builder_bankmachine0_state[1]),
    .I2(builder_bankmachine0_state[2]) 
);
defparam builder_bankmachine0_next_state_0_s19.INIT=8'hE9;
  LUT3 builder_bankmachine1_next_state_2_s18 (
    .F(builder_bankmachine1_next_state_2_23),
    .I0(builder_bankmachine1_state[0]),
    .I1(builder_bankmachine1_state[1]),
    .I2(builder_bankmachine1_state[2]) 
);
defparam builder_bankmachine1_next_state_2_s18.INIT=8'hE9;
  LUT3 builder_bankmachine3_next_state_2_s20 (
    .F(builder_bankmachine3_next_state_2_25),
    .I0(builder_bankmachine3_state[0]),
    .I1(builder_bankmachine3_state[1]),
    .I2(builder_bankmachine3_state[2]) 
);
defparam builder_bankmachine3_next_state_2_s20.INIT=8'hE9;
  LUT3 builder_bankmachine7_next_state_2_s18 (
    .F(builder_bankmachine7_next_state_2_23),
    .I0(builder_bankmachine7_state[0]),
    .I1(builder_bankmachine7_state[1]),
    .I2(builder_bankmachine7_state[2]) 
);
defparam builder_bankmachine7_next_state_2_s18.INIT=8'hE9;
  LUT4 builder_array_muxed8_0_s22 (
    .F(builder_array_muxed8_0_27),
    .I0(main_basesoc_sdram_choose_cmd_grant[1]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[7]),
    .I2(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel),
    .I3(main_basesoc_sdram_choose_cmd_grant[0]) 
);
defparam builder_array_muxed8_0_s22.INIT=16'h00BF;
  LUT4 builder_array_muxed8_0_s23 (
    .F(builder_array_muxed8_0_28),
    .I0(main_basesoc_sdram_choose_req_grant[0]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[7]),
    .I2(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel),
    .I3(main_basesoc_sdram_choose_req_grant[1]) 
);
defparam builder_array_muxed8_0_s23.INIT=16'h007F;
  LUT4 builder_array_muxed8_1_s22 (
    .F(builder_array_muxed8_1_27),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[8]),
    .I1(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel),
    .I2(main_basesoc_sdram_choose_cmd_grant[1]),
    .I3(main_basesoc_sdram_choose_cmd_grant[0]) 
);
defparam builder_array_muxed8_1_s22.INIT=16'hF800;
  LUT4 builder_array_muxed8_1_s23 (
    .F(builder_array_muxed8_1_28),
    .I0(main_basesoc_sdram_choose_req_grant[1]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[8]),
    .I2(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel),
    .I3(main_basesoc_sdram_choose_req_grant[0]) 
);
defparam builder_array_muxed8_1_s23.INIT=16'h007F;
  LUT4 builder_array_muxed8_2_s23 (
    .F(builder_array_muxed8_2_28),
    .I0(main_basesoc_sdram_choose_cmd_grant[1]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[9]),
    .I2(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel),
    .I3(main_basesoc_sdram_choose_cmd_grant[0]) 
);
defparam builder_array_muxed8_2_s23.INIT=16'h00BF;
  LUT4 builder_array_muxed8_2_s24 (
    .F(builder_array_muxed8_2_29),
    .I0(main_basesoc_sdram_choose_req_grant[0]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[9]),
    .I2(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel),
    .I3(main_basesoc_sdram_choose_req_grant[1]) 
);
defparam builder_array_muxed8_2_s24.INIT=16'h007F;
  LUT4 builder_array_muxed8_12_s22 (
    .F(builder_array_muxed8_12_27),
    .I0(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[19]),
    .I1(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(builder_bankmachine6_next_state_1_27),
    .I3(main_basesoc_sdram_choose_cmd_grant[2]) 
);
defparam builder_array_muxed8_12_s22.INIT=16'h008F;
  LUT4 builder_array_muxed8_12_s23 (
    .F(builder_array_muxed8_12_28),
    .I0(main_basesoc_sdram_choose_req_grant[0]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[19]),
    .I2(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel),
    .I3(main_basesoc_sdram_choose_req_grant[1]) 
);
defparam builder_array_muxed8_12_s23.INIT=16'h007F;
  LUT4 builder_array_muxed1_10_s32 (
    .F(builder_array_muxed1_10_38),
    .I0(builder_array_muxed1_10_32),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[17]),
    .I2(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel),
    .I3(main_basesoc_sdram_choose_req_grant[1]) 
);
defparam builder_array_muxed1_10_s32.INIT=16'hEA00;
  LUT4 builder_array_muxed8_14_s24 (
    .F(builder_array_muxed8_14_30),
    .I0(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[21]),
    .I1(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel),
    .I2(builder_array_muxed8_14_19),
    .I3(main_basesoc_sdram_choose_cmd_grant[0]) 
);
defparam builder_array_muxed8_14_s24.INIT=16'hF088;
  LUT4 builder_array_muxed8_2_s25 (
    .F(builder_array_muxed8_2_31),
    .I0(main_basesoc_sdram_choose_req_grant[0]),
    .I1(main_basesoc_sdram_choose_req_grant[1]),
    .I2(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[9]),
    .I3(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_array_muxed8_2_s25.INIT=16'h8000;
  LUT3 builder_bankmachine1_next_state_0_s18 (
    .F(builder_bankmachine1_next_state_0_26),
    .I0(n6220_3),
    .I1(main_basesoc_sdram_bankmachine1_row_opened),
    .I2(builder_bankmachine1_next_state_0_28) 
);
defparam builder_bankmachine1_next_state_0_s18.INIT=8'hB0;
  LUT4 builder_bankmachine7_next_state_1_s20 (
    .F(builder_bankmachine7_next_state_1_29),
    .I0(main_basesoc_sdram_bankmachine7_twtpcon_ready),
    .I1(main_basesoc_sdram_bankmachine7_trascon_ready),
    .I2(builder_bankmachine7_state[1]),
    .I3(builder_bankmachine7_state[0]) 
);
defparam builder_bankmachine7_next_state_1_s20.INIT=16'h008F;
  LUT4 n10160_s36 (
    .F(n10160_40),
    .I0(builder_bankmachine2_state[0]),
    .I1(builder_bankmachine2_state[1]),
    .I2(builder_bankmachine2_state[2]),
    .I3(builder_bankmachine2_next_state_1_27) 
);
defparam n10160_s36.INIT=16'h8100;
  LUT4 main_basesoc_tx_phase_17_s6 (
    .F(main_basesoc_tx_phase_17_12),
    .I0(main_basesoc_tx_phase[17]),
    .I1(n16280_9),
    .I2(main_basesoc_tx_phase[16]),
    .I3(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_17_s6.INIT=16'h65FF;
  LUT4 main_basesoc_tx_phase_4_s6 (
    .F(main_basesoc_tx_phase_4_12),
    .I0(main_basesoc_tx_phase[4]),
    .I1(main_basesoc_tx_phase[2]),
    .I2(main_basesoc_tx_phase[3]),
    .I3(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_4_s6.INIT=16'h95FF;
  LUT3 n1165_s13 (
    .F(n1165_17),
    .I0(builder_slave_sel_r[3]),
    .I1(builder_wishbone2csr_state[0]),
    .I2(builder_wishbone2csr_state[1]) 
);
defparam n1165_s13.INIT=8'h20;
  LUT3 n16269_s5 (
    .F(n16269_11),
    .I0(main_basesoc_tx_phase[26]),
    .I1(main_basesoc_tx_phase[24]),
    .I2(main_basesoc_tx_phase[25]) 
);
defparam n16269_s5.INIT=8'h80;
  LUT3 n16352_s5 (
    .F(n16352_11),
    .I0(main_basesoc_rx_phase[20]),
    .I1(n16354_9),
    .I2(main_basesoc_rx_phase[19]) 
);
defparam n16352_s5.INIT=8'h45;
  LUT3 n16353_s6 (
    .F(n16353_13),
    .I0(main_basesoc_rx_phase[20]),
    .I1(n16354_9),
    .I2(main_basesoc_rx_phase[19]) 
);
defparam n16353_s6.INIT=8'h65;
  LUT4 main_basesoc_uart_rx_pending_s4 (
    .F(main_basesoc_uart_rx_pending_10),
    .I0(main_basesoc_uart_pending_r[1]),
    .I1(main_basesoc_uart_pending_re),
    .I2(main_basesoc_uart_rx_trigger_d),
    .I3(main_basesoc_uart_rx_fifo_readable) 
);
defparam main_basesoc_uart_rx_pending_s4.INIT=16'h8F88;
  LUT4 main_basesoc_timer_zero_trigger_s8 (
    .F(main_basesoc_timer_zero_trigger_12),
    .I0(main_basesoc_timer_value[25]),
    .I1(main_basesoc_timer_value[22]),
    .I2(main_basesoc_timer_value[23]),
    .I3(main_basesoc_timer_value[24]) 
);
defparam main_basesoc_timer_zero_trigger_s8.INIT=16'h0001;
  LUT3 n16619_s3 (
    .F(n16619_7),
    .I0(main_basesoc_timer_value[2]),
    .I1(main_basesoc_timer_value[0]),
    .I2(main_basesoc_timer_value[1]) 
);
defparam n16619_s3.INIT=8'h01;
  LUT4 main_basesoc_timer_zero_pending_s4 (
    .F(main_basesoc_timer_zero_pending_10),
    .I0(main_basesoc_timer_pending_r),
    .I1(main_basesoc_timer_pending_re),
    .I2(main_basesoc_timer_zero_trigger_d),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam main_basesoc_timer_zero_pending_s4.INIT=16'h8F88;
  LUT4 main_gw5ddrphy_burstdet_seen_status_0_s4 (
    .F(main_gw5ddrphy_burstdet_seen_status_0_10),
    .I0(n16867_11),
    .I1(main_gw5ddrphy_burstdet_seen_status_3_13),
    .I2(main_gw5ddrphy_burstdet_d0),
    .I3(main_gw5ddrphy_burstdet0) 
);
defparam main_gw5ddrphy_burstdet_seen_status_0_s4.INIT=16'h8F88;
  LUT4 main_gw5ddrphy_burstdet_seen_status_1_s4 (
    .F(main_gw5ddrphy_burstdet_seen_status_1_10),
    .I0(n16867_11),
    .I1(main_gw5ddrphy_burstdet_seen_status_3_13),
    .I2(main_gw5ddrphy_burstdet_d1),
    .I3(main_gw5ddrphy_burstdet1) 
);
defparam main_gw5ddrphy_burstdet_seen_status_1_s4.INIT=16'h8F88;
  LUT4 main_gw5ddrphy_burstdet_seen_status_2_s4 (
    .F(main_gw5ddrphy_burstdet_seen_status_2_10),
    .I0(n16867_11),
    .I1(main_gw5ddrphy_burstdet_seen_status_3_13),
    .I2(main_gw5ddrphy_burstdet_d2),
    .I3(main_gw5ddrphy_burstdet2) 
);
defparam main_gw5ddrphy_burstdet_seen_status_2_s4.INIT=16'h8F88;
  LUT4 main_gw5ddrphy_burstdet_seen_status_3_s5 (
    .F(main_gw5ddrphy_burstdet_seen_status_3_11),
    .I0(n16867_11),
    .I1(main_gw5ddrphy_burstdet_seen_status_3_13),
    .I2(main_gw5ddrphy_burstdet_d3),
    .I3(main_gw5ddrphy_burstdet3) 
);
defparam main_gw5ddrphy_burstdet_seen_status_3_s5.INIT=16'h8F88;
  LUT4 main_basesoc_sdram_trrdcon_valid_s22 (
    .F(main_basesoc_sdram_trrdcon_valid_26),
    .I0(builder_bankmachine4_state[0]),
    .I1(builder_bankmachine4_state[1]),
    .I2(builder_bankmachine4_state[2]),
    .I3(builder_bankmachine4_next_state_2_19) 
);
defparam main_basesoc_sdram_trrdcon_valid_s22.INIT=16'h0200;
  LUT4 builder_bankmachine1_next_state_1_s22 (
    .F(builder_bankmachine1_next_state_1_31),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_source_valid),
    .I1(main_basesoc_sdram_bankmachine1_row_opened),
    .I2(n6220_3),
    .I3(builder_bankmachine2_next_state_1_29) 
);
defparam builder_bankmachine1_next_state_1_s22.INIT=16'h7F00;
  LUT4 n19002_s8 (
    .F(n19002_13),
    .I0(main_basesoc_sdram_zqcs_executer_done),
    .I1(builder_refresher_state[0]),
    .I2(builder_refresher_state[1]),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam n19002_s8.INIT=16'h7000;
  LUT4 main_basesoc_sdram_bankmachine6_wrport_we_s5 (
    .F(main_basesoc_sdram_bankmachine6_wrport_we_9),
    .I0(main_basesoc_sdram_bankmachine3_pipe_valid_source_valid),
    .I1(main_basesoc_sdram_bankmachine3_syncfifo3_readable),
    .I2(main_basesoc_sdram_bankmachine3_wrport_we_5),
    .I3(main_basesoc_sdram_bankmachine3_wrport_we_7) 
);
defparam main_basesoc_sdram_bankmachine6_wrport_we_s5.INIT=16'h1000;
  LUT4 main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_s9 (
    .F(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_13),
    .I0(n18850_9),
    .I1(main_basesoc_sdram_choose_cmd_ce_5),
    .I2(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I3(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_9) 
);
defparam main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_s9.INIT=16'hE0EE;
  LUT4 n16275_s4 (
    .F(n16275_10),
    .I0(main_basesoc_tx_phase[20]),
    .I1(n16277_9),
    .I2(main_basesoc_tx_phase[19]),
    .I3(main_basesoc_tx_phase[21]) 
);
defparam n16275_s4.INIT=16'h45BA;
  LUT4 main_basesoc_tx_phase_20_s6 (
    .F(main_basesoc_tx_phase_20_12),
    .I0(main_basesoc_tx_phase[20]),
    .I1(n16277_9),
    .I2(main_basesoc_tx_phase[19]),
    .I3(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_20_s6.INIT=16'h65FF;
  LUT3 builder_multiplexer_next_state_2_s35 (
    .F(builder_multiplexer_next_state_2_49),
    .I0(builder_multiplexer_state[1]),
    .I1(n10160_13),
    .I2(builder_multiplexer_state_3_9) 
);
defparam builder_multiplexer_next_state_2_s35.INIT=8'h0E;
  LUT3 main_basesoc_sdram_bankmachine0_wrport_we_s6 (
    .F(main_basesoc_sdram_bankmachine0_wrport_we_10),
    .I0(builder_litedramwishbone2native_state[0]),
    .I1(builder_litedramwishbone2native_state[1]),
    .I2(main_basesoc_aborted_13) 
);
defparam main_basesoc_sdram_bankmachine0_wrport_we_s6.INIT=8'h90;
  LUT4 n15934_s3 (
    .F(n15934_7),
    .I0(main_gw5ddrphy_counter[5]),
    .I1(main_gw5ddrphy_counter[6]),
    .I2(main_gw5ddrphy_counter[4]),
    .I3(n15911_5) 
);
defparam n15934_s3.INIT=16'h0400;
  LUT4 n16356_s6 (
    .F(n16356_13),
    .I0(main_basesoc_rx_phase[15]),
    .I1(n16364_11),
    .I2(n16358_11),
    .I3(main_basesoc_rx_phase[16]) 
);
defparam n16356_s6.INIT=16'hEF00;
  LUT4 n16357_s5 (
    .F(n16357_11),
    .I0(main_basesoc_rx_phase[16]),
    .I1(main_basesoc_rx_phase[15]),
    .I2(n16364_11),
    .I3(n16358_11) 
);
defparam n16357_s5.INIT=16'h5655;
  LUT4 n30935_s1 (
    .F(n30935_5),
    .I0(sys_rst),
    .I1(main_basesoc_sdram_zqcs_executer_counter[0]),
    .I2(main_basesoc_sdram_zqcs_executer_counter[1]),
    .I3(n17579_6) 
);
defparam n30935_s1.INIT=16'hBAAA;
  LUT4 n17579_s4 (
    .F(n17579_8),
    .I0(main_basesoc_sdram_zqcs_executer_counter[5]),
    .I1(main_basesoc_sdram_zqcs_executer_counter[0]),
    .I2(main_basesoc_sdram_zqcs_executer_counter[1]),
    .I3(n17579_6) 
);
defparam n17579_s4.INIT=16'h2000;
  LUT4 n17590_s3 (
    .F(n17590_8),
    .I0(main_basesoc_sdram_zqcs_executer_counter[3]),
    .I1(main_basesoc_sdram_zqcs_executer_counter[0]),
    .I2(main_basesoc_sdram_zqcs_executer_counter[1]),
    .I3(main_basesoc_sdram_zqcs_executer_counter[2]) 
);
defparam n17590_s3.INIT=16'h6AAA;
  LUT4 main_basesoc_sdram_time1_3_s5 (
    .F(main_basesoc_sdram_time1_3_11),
    .I0(main_basesoc_sdram_time1[2]),
    .I1(main_basesoc_sdram_time1[3]),
    .I2(main_basesoc_sdram_time1[0]),
    .I3(main_basesoc_sdram_time1[1]) 
);
defparam main_basesoc_sdram_time1_3_s5.INIT=16'h0001;
  LUT4 n18760_s4 (
    .F(n18760_9),
    .I0(main_basesoc_sdram_time1[2]),
    .I1(main_basesoc_sdram_time1[0]),
    .I2(main_basesoc_sdram_time1[1]),
    .I3(builder_array_muxed1_10_11) 
);
defparam n18760_s4.INIT=16'hA9FF;
  LUT3 main_basesoc_sdram_choose_cmd_ce_s11 (
    .F(main_basesoc_sdram_choose_cmd_ce_15),
    .I0(builder_bankmachine1_next_state_2_19),
    .I1(builder_bankmachine1_state[1]),
    .I2(builder_bankmachine1_state[2]) 
);
defparam main_basesoc_sdram_choose_cmd_ce_s11.INIT=8'h02;
  LUT4 n18785_s6 (
    .F(n18785_11),
    .I0(builder_bankmachine1_state[1]),
    .I1(builder_bankmachine1_state[2]),
    .I2(builder_bankmachine1_next_state_2_19),
    .I3(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam n18785_s6.INIT=16'h00EF;
  LUT4 n15908_s2 (
    .F(n15908_6),
    .I0(main_gw5ddrphy_counter[5]),
    .I1(main_gw5ddrphy_counter[6]),
    .I2(main_gw5ddrphy_counter[4]),
    .I3(n15915_6) 
);
defparam n15908_s2.INIT=16'h0100;
  LUT4 n17559_s3 (
    .F(n17559_8),
    .I0(n17452_4),
    .I1(main_basesoc_sdram_zqcs_executer_counter_5_10),
    .I2(main_basesoc_sdram_zqcs_executer_counter_5_9),
    .I3(n17559_6) 
);
defparam n17559_s3.INIT=16'hFFEA;
  LUT4 n30936_s2 (
    .F(n30936_6),
    .I0(n17471_4),
    .I1(n30935_5),
    .I2(main_basesoc_sdram_zqcs_executer_counter_5_10),
    .I3(main_basesoc_sdram_zqcs_executer_counter_5_9) 
);
defparam n30936_s2.INIT=16'hFEEE;
  LUT4 n19002_s9 (
    .F(n19002_15),
    .I0(builder_bankmachine3_state[0]),
    .I1(builder_bankmachine3_state[1]),
    .I2(builder_bankmachine3_state[2]),
    .I3(n31047_6) 
);
defparam n19002_s9.INIT=16'h8100;
  LUT3 builder_bankmachine4_next_state_1_s19 (
    .F(builder_bankmachine4_next_state_1_28),
    .I0(builder_bankmachine4_state[0]),
    .I1(main_basesoc_sdram_bankmachine4_twtpcon_ready),
    .I2(main_basesoc_sdram_bankmachine4_trascon_ready) 
);
defparam builder_bankmachine4_next_state_1_s19.INIT=8'h40;
  LUT4 builder_bankmachine0_next_state_0_s20 (
    .F(builder_bankmachine0_next_state_0_28),
    .I0(main_basesoc_sdram_choose_req_grant[0]),
    .I1(main_basesoc_sdram_choose_req_grant[1]),
    .I2(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_17),
    .I3(builder_bankmachine0_next_state_0_25) 
);
defparam builder_bankmachine0_next_state_0_s20.INIT=16'h1000;
  LUT3 main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_s10 (
    .F(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_15),
    .I0(main_basesoc_sdram_choose_req_grant[2]),
    .I1(main_basesoc_sdram_choose_req_grant[0]),
    .I2(main_basesoc_sdram_choose_req_grant[1]) 
);
defparam main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_s10.INIT=8'h02;
  LUT4 main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_s8 (
    .F(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_12),
    .I0(main_basesoc_sdram_choose_req_grant[2]),
    .I1(main_basesoc_sdram_choose_req_grant[0]),
    .I2(main_basesoc_sdram_choose_req_grant[1]),
    .I3(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_17) 
);
defparam main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_s8.INIT=16'h0100;
  LUT4 main_basesoc_sdram_bankmachine3_level_3_s4 (
    .F(main_basesoc_sdram_bankmachine3_level_3_10),
    .I0(main_basesoc_sdram_bankmachine3_wrport_we),
    .I1(main_basesoc_sdram_bankmachine3_do_read_4),
    .I2(main_basesoc_sdram_bankmachine3_pipe_valid_source_valid),
    .I3(main_basesoc_sdram_bankmachine3_syncfifo3_readable) 
);
defparam main_basesoc_sdram_bankmachine3_level_3_s4.INIT=16'h65AA;
  LUT4 main_basesoc_tx_phase_12_s6 (
    .F(main_basesoc_tx_phase_12_12),
    .I0(main_basesoc_tx_phase[10]),
    .I1(main_basesoc_tx_phase[11]),
    .I2(main_basesoc_tx_phase[9]),
    .I3(main_basesoc_tx_phase_9_10) 
);
defparam main_basesoc_tx_phase_12_s6.INIT=16'h0001;
  LUT4 main_basesoc_tx_phase_10_s6 (
    .F(main_basesoc_tx_phase_10_12),
    .I0(main_basesoc_tx_phase[10]),
    .I1(main_basesoc_tx_phase[9]),
    .I2(main_basesoc_tx_phase_9_10),
    .I3(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_10_s6.INIT=16'hA9FF;
  LUT3 n16419_s1 (
    .F(n16419_5),
    .I0(main_basesoc_uart_tx_trigger_d),
    .I1(main_basesoc_uart_tx_fifo_level0[4]),
    .I2(main_basesoc_uart_tx_fifo_syncfifo_re_4) 
);
defparam n16419_s1.INIT=8'h15;
  LUT4 main_basesoc_uart_tx_fifo_wrport_we_s1 (
    .F(main_basesoc_uart_tx_fifo_wrport_we),
    .I0(n20220_6),
    .I1(builder_interface1_we),
    .I2(main_basesoc_uart_tx_fifo_level0[4]),
    .I3(main_basesoc_uart_tx_fifo_syncfifo_re_4) 
);
defparam main_basesoc_uart_tx_fifo_wrport_we_s1.INIT=16'h0444;
  LUT4 main_basesoc_aborted_s6 (
    .F(main_basesoc_aborted_13),
    .I0(n16062_4),
    .I1(main_basesoc_dbus_stb),
    .I2(builder_grant),
    .I3(n22102_4) 
);
defparam main_basesoc_aborted_s6.INIT=16'hC500;
  LUT4 builder_interface0_cyc_s2 (
    .F(builder_interface0_cyc),
    .I0(n16062_4),
    .I1(main_basesoc_dbus_stb),
    .I2(builder_grant),
    .I3(builder_slave_sel[3]) 
);
defparam builder_interface0_cyc_s2.INIT=16'hC500;
  LUT4 n21521_s2 (
    .F(n21521_6),
    .I0(sys_rst),
    .I1(main_basesoc_sdram_zqcs_executer_done),
    .I2(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_9),
    .I3(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_8) 
);
defparam n21521_s2.INIT=16'hFEEE;
  LUT4 builder_refresher_next_state_0_s6 (
    .F(builder_refresher_next_state[0]),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_9),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_8),
    .I2(builder_refresher_state[1]),
    .I3(builder_refresher_state[0]) 
);
defparam builder_refresher_next_state_0_s6.INIT=16'h008F;
  LUT4 builder_refresher_next_state_1_s8 (
    .F(builder_refresher_next_state[1]),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_9),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_8),
    .I2(builder_refresher_state[0]),
    .I3(builder_refresher_state[1]) 
);
defparam builder_refresher_next_state_1_s8.INIT=16'h08F0;
  LUT3 n19087_s4 (
    .F(n19087_9),
    .I0(main_basesoc_sdram_choose_req_grant[0]),
    .I1(n19002_7),
    .I2(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_6) 
);
defparam n19087_s4.INIT=8'h01;
  LUT4 n19108_s4 (
    .F(n19108_9),
    .I0(n19107_7),
    .I1(main_basesoc_sdram_choose_req_grant[0]),
    .I2(n19002_7),
    .I3(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_6) 
);
defparam n19108_s4.INIT=16'h000B;
  LUT4 n16867_s7 (
    .F(n16867_11),
    .I0(builder_interface1_adr[11]),
    .I1(builder_interface1_adr[9]),
    .I2(n19399_5),
    .I3(builder_interface1_we) 
);
defparam n16867_s7.INIT=16'h4000;
  LUT4 n20220_s2 (
    .F(n20220_6),
    .I0(builder_interface1_adr[9]),
    .I1(builder_interface1_adr[11]),
    .I2(builder_csr_bankarray_sel_5),
    .I3(n19506_5) 
);
defparam n20220_s2.INIT=16'hBFFF;
  LUT4 main_basesoc_sdram_bankmachine2_twtpcon_count_2_s4 (
    .F(main_basesoc_sdram_bankmachine2_twtpcon_count_2_10),
    .I0(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_we),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_5),
    .I2(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_6),
    .I3(main_basesoc_sdram_bankmachine2_twtpcon_ready) 
);
defparam main_basesoc_sdram_bankmachine2_twtpcon_count_2_s4.INIT=16'h80FF;
  LUT4 n31040_s2 (
    .F(n31040_6),
    .I0(sys_rst),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_we),
    .I2(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_5),
    .I3(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_6) 
);
defparam n31040_s2.INIT=16'hEAAA;
  LUT4 n19599_s33 (
    .F(n19599_38),
    .I0(builder_interface1_adr[0]),
    .I1(builder_interface1_adr[1]),
    .I2(n16867_8),
    .I3(n19605_26) 
);
defparam n19599_s33.INIT=16'h4000;
  LUT4 n19599_s34 (
    .F(n19599_40),
    .I0(builder_interface1_adr[2]),
    .I1(builder_interface1_adr[0]),
    .I2(builder_interface1_adr[1]),
    .I3(main_basesoc_sdram_master_p1_cas_n_8) 
);
defparam n19599_s34.INIT=16'h1000;
  LUT4 n19483_s7 (
    .F(n19483_13),
    .I0(n16867_6),
    .I1(builder_interface1_adr[0]),
    .I2(builder_interface1_adr[1]),
    .I3(n16867_8) 
);
defparam n19483_s7.INIT=16'h2000;
  LUT4 n16599_s3 (
    .F(n16599_7),
    .I0(main_basesoc_timer_value[22]),
    .I1(main_basesoc_timer_zero_trigger_8),
    .I2(main_basesoc_timer_zero_trigger_5),
    .I3(main_basesoc_timer_value[23]) 
);
defparam n16599_s3.INIT=16'h40BF;
  LUT4 n16597_s4 (
    .F(n16597_8),
    .I0(n16597_6),
    .I1(main_basesoc_timer_zero_trigger_8),
    .I2(main_basesoc_timer_zero_trigger_5),
    .I3(main_basesoc_timer_value[25]) 
);
defparam n16597_s4.INIT=16'h807F;
  LUT4 n16596_s3 (
    .F(n16596_7),
    .I0(main_basesoc_timer_zero_trigger_12),
    .I1(main_basesoc_timer_zero_trigger_8),
    .I2(main_basesoc_timer_zero_trigger_5),
    .I3(main_basesoc_timer_value[26]) 
);
defparam n16596_s3.INIT=16'h807F;
  LUT4 n19023_s4 (
    .F(n19023_9),
    .I0(main_basesoc_sdram_choose_req_grant[1]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_7),
    .I2(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I3(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_8) 
);
defparam n19023_s4.INIT=16'h5510;
  LUT4 n19109_s20 (
    .F(n19109_29),
    .I0(n19002_7),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_7),
    .I2(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I3(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_8) 
);
defparam n19109_s20.INIT=16'h5510;
  LUT4 n19629_s30 (
    .F(n19629_35),
    .I0(n16867_8),
    .I1(builder_interface1_adr[0]),
    .I2(builder_interface1_adr[1]),
    .I3(n19605_26) 
);
defparam n19629_s30.INIT=16'h8000;
  LUT4 builder_csr_bankarray_csrbank3_dfii_pi1_address0_re_s3 (
    .F(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re_8),
    .I0(builder_interface1_adr[2]),
    .I1(main_basesoc_sdram_master_p1_cas_n_8),
    .I2(builder_interface1_adr[0]),
    .I3(builder_interface1_adr[1]) 
);
defparam builder_csr_bankarray_csrbank3_dfii_pi1_address0_re_s3.INIT=16'h8000;
  LUT4 builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_s3 (
    .F(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_8),
    .I0(n16867_6),
    .I1(n16867_8),
    .I2(builder_interface1_adr[0]),
    .I3(builder_interface1_adr[1]) 
);
defparam builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re_s3.INIT=16'h8000;
  LUT4 n19639_s33 (
    .F(n19639_38),
    .I0(builder_interface1_adr[2]),
    .I1(main_basesoc_sdram_master_p1_cas_n_8),
    .I2(builder_interface1_adr[0]),
    .I3(builder_interface1_adr[1]) 
);
defparam n19639_s33.INIT=16'h4000;
  LUT4 n21491_s2 (
    .F(n21491_6),
    .I0(main_basesoc_sdram_choose_req_ce_4),
    .I1(main_basesoc_sdram_choose_req_ce_5),
    .I2(builder_array_muxed13_11),
    .I3(builder_array_muxed13_12) 
);
defparam n21491_s2.INIT=16'hEFFF;
  LUT4 n31077_s3 (
    .F(n31077_7),
    .I0(n31077_5),
    .I1(main_basesoc_sdram_choose_cmd_ce_9),
    .I2(main_basesoc_sdram_choose_cmd_ce_5),
    .I3(main_basesoc_sdram_choose_cmd_grant[2]) 
);
defparam n31077_s3.INIT=16'h8000;
  LUT4 n31063_s3 (
    .F(n31063_7),
    .I0(n31063_5),
    .I1(main_basesoc_sdram_choose_cmd_ce_9),
    .I2(main_basesoc_sdram_choose_cmd_ce_5),
    .I3(main_basesoc_sdram_choose_cmd_grant[2]) 
);
defparam n31063_s3.INIT=16'h8000;
  LUT3 main_basesoc_sdram_sequencer_counter_6_s7 (
    .F(main_basesoc_sdram_sequencer_counter_6_13),
    .I0(builder_multiplexer_state[0]),
    .I1(builder_multiplexer_state[3]),
    .I2(builder_multiplexer_state[2]) 
);
defparam main_basesoc_sdram_sequencer_counter_6_s7.INIT=8'h01;
  LUT3 n10160_s37 (
    .F(n10160_42),
    .I0(builder_multiplexer_state_3_9),
    .I1(builder_multiplexer_state[3]),
    .I2(builder_multiplexer_state[2]) 
);
defparam n10160_s37.INIT=8'h01;
  LUT4 builder_array_muxed8_13_s24 (
    .F(builder_array_muxed8_13_30),
    .I0(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[20]),
    .I2(main_basesoc_sdram_choose_req_grant[1]),
    .I3(main_basesoc_sdram_choose_req_grant[0]) 
);
defparam builder_array_muxed8_13_s24.INIT=16'h0700;
  LUT4 n31033_s3 (
    .F(n31033_7),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_17),
    .I2(main_basesoc_sdram_choose_req_grant[1]),
    .I3(main_basesoc_sdram_choose_req_grant[0]) 
);
defparam n31033_s3.INIT=16'h0400;
  LUT3 main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_s9 (
    .F(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_13),
    .I0(main_basesoc_sdram_choose_req_grant[2]),
    .I1(main_basesoc_sdram_choose_req_grant[1]),
    .I2(main_basesoc_sdram_choose_req_grant[0]) 
);
defparam main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_s9.INIT=8'h20;
  LUT4 main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s20 (
    .F(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_24),
    .I0(main_basesoc_sdram_choose_req_grant[2]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_17),
    .I2(main_basesoc_sdram_choose_req_grant[1]),
    .I3(main_basesoc_sdram_choose_req_grant[0]) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_s20.INIT=16'h0400;
  LUT4 n19657_s41 (
    .F(n19657_46),
    .I0(builder_interface1_adr[1]),
    .I1(builder_interface1_adr[0]),
    .I2(n19657_39),
    .I3(n19657_40) 
);
defparam n19657_s41.INIT=16'h00BF;
  LUT4 n19601_s30 (
    .F(n19601_35),
    .I0(builder_interface1_adr[2]),
    .I1(main_basesoc_sdram_master_p1_cas_n_8),
    .I2(builder_interface1_adr[1]),
    .I3(builder_interface1_adr[0]) 
);
defparam n19601_s30.INIT=16'h0400;
  LUT4 n19599_s35 (
    .F(n19599_42),
    .I0(n16867_8),
    .I1(builder_interface1_adr[1]),
    .I2(builder_interface1_adr[0]),
    .I3(n19605_26) 
);
defparam n19599_s35.INIT=16'h2000;
  LUT4 builder_csr_bankarray_csrbank3_dfii_pi1_command0_re_s3 (
    .F(builder_csr_bankarray_csrbank3_dfii_pi1_command0_re_8),
    .I0(builder_interface1_adr[2]),
    .I1(main_basesoc_sdram_master_p1_cas_n_8),
    .I2(builder_interface1_adr[1]),
    .I3(builder_interface1_adr[0]) 
);
defparam builder_csr_bankarray_csrbank3_dfii_pi1_command0_re_s3.INIT=16'h0800;
  LUT4 main_gw5ddrphy_burstdet_seen_status_3_s6 (
    .F(main_gw5ddrphy_burstdet_seen_status_3_13),
    .I0(n16867_6),
    .I1(n16867_8),
    .I2(builder_interface1_adr[1]),
    .I3(builder_interface1_adr[0]) 
);
defparam main_gw5ddrphy_burstdet_seen_status_3_s6.INIT=16'h0800;
  LUT3 builder_bankmachine3_next_state_2_s21 (
    .F(builder_bankmachine3_next_state_2_27),
    .I0(main_basesoc_sdram_choose_req_grant[0]),
    .I1(main_basesoc_sdram_choose_req_grant[1]),
    .I2(builder_bankmachine3_next_state_2_24) 
);
defparam builder_bankmachine3_next_state_2_s21.INIT=8'h80;
  LUT3 main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_s7 (
    .F(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_11),
    .I0(main_basesoc_sdram_choose_req_grant[2]),
    .I1(main_basesoc_sdram_choose_req_grant[0]),
    .I2(main_basesoc_sdram_choose_req_grant[1]) 
);
defparam main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_s7.INIT=8'h80;
  LUT4 n18850_s7 (
    .F(n18850_12),
    .I0(n18935_23),
    .I1(n18934_8),
    .I2(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel),
    .I3(main_basesoc_sdram_trrdcon_valid_11) 
);
defparam n18850_s7.INIT=16'h0007;
  LUT3 n30397_s2 (
    .F(n30397_6),
    .I0(n30397_4),
    .I1(rst_d),
    .I2(main_crg_por_count_15_8) 
);
defparam n30397_s2.INIT=8'hFE;
  LUT3 n30396_s2 (
    .F(n30396_6),
    .I0(n30396_4),
    .I1(rst_d),
    .I2(main_crg_por_count_15_8) 
);
defparam n30396_s2.INIT=8'hFE;
  LUT4 n19599_s36 (
    .F(n19599_44),
    .I0(builder_interface1_adr[2]),
    .I1(builder_interface1_adr[0]),
    .I2(builder_interface1_adr[1]),
    .I3(main_basesoc_sdram_master_p1_cas_n_8) 
);
defparam n19599_s36.INIT=16'h0200;
  LUT4 builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_s3 (
    .F(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_8),
    .I0(builder_interface1_adr[0]),
    .I1(builder_interface1_adr[1]),
    .I2(n16867_8),
    .I3(n19605_26) 
);
defparam builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_s3.INIT=16'h1000;
  LUT4 n19633_s33 (
    .F(n19633_38),
    .I0(builder_interface1_adr[2]),
    .I1(builder_interface1_adr[0]),
    .I2(builder_interface1_adr[1]),
    .I3(main_basesoc_sdram_master_p1_cas_n_8) 
);
defparam n19633_s33.INIT=16'h0100;
  LUT4 n16867_s8 (
    .F(n16867_13),
    .I0(n16867_6),
    .I1(builder_interface1_adr[0]),
    .I2(builder_interface1_adr[1]),
    .I3(n16867_8) 
);
defparam n16867_s8.INIT=16'h0200;
  LUT4 n18959_s6 (
    .F(n18959_11),
    .I0(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_5),
    .I1(main_basesoc_sdram_time0_4_9),
    .I2(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_9),
    .I3(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_5) 
);
defparam n18959_s6.INIT=16'hBE00;
  LUT4 builder_array_muxed8_13_s25 (
    .F(builder_array_muxed8_13_32),
    .I0(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[20]),
    .I1(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel),
    .I2(main_basesoc_sdram_choose_cmd_grant[0]),
    .I3(main_basesoc_sdram_choose_cmd_grant[1]) 
);
defparam builder_array_muxed8_13_s25.INIT=16'h0008;
  LUT3 main_basesoc_sdram_choose_cmd_ce_s12 (
    .F(main_basesoc_sdram_choose_cmd_ce_17),
    .I0(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel),
    .I1(main_basesoc_sdram_choose_cmd_grant[0]),
    .I2(main_basesoc_sdram_choose_cmd_grant[1]) 
);
defparam main_basesoc_sdram_choose_cmd_ce_s12.INIT=8'h01;
  LUT4 main_basesoc_sdram_trrdcon_valid_s23 (
    .F(main_basesoc_sdram_trrdcon_valid_28),
    .I0(main_basesoc_sdram_trrdcon_valid_26),
    .I1(main_basesoc_sdram_trrdcon_valid_15),
    .I2(main_basesoc_sdram_choose_cmd_grant[0]),
    .I3(main_basesoc_sdram_choose_cmd_grant[1]) 
);
defparam main_basesoc_sdram_trrdcon_valid_s23.INIT=16'h0001;
  LUT4 n31056_s3 (
    .F(n31056_7),
    .I0(main_basesoc_sdram_trrdcon_valid_4),
    .I1(main_basesoc_sdram_choose_cmd_grant[0]),
    .I2(main_basesoc_sdram_choose_cmd_grant[1]),
    .I3(builder_bankmachine6_next_state_1_26) 
);
defparam n31056_s3.INIT=16'h0100;
  LUT4 builder_slave_sel_0_s3 (
    .F(builder_slave_sel_0_7),
    .I0(builder_rhs_array_muxed0[16]),
    .I1(lineLoader_address[17]),
    .I2(main_basesoc_dbus_adr[15]),
    .I3(builder_grant) 
);
defparam builder_slave_sel_0_s3.INIT=16'h0511;
  LUT3 main_basesoc_sdram_master_p1_cas_n_s4 (
    .F(main_basesoc_sdram_master_p1_cas_n_8),
    .I0(builder_interface1_adr[3]),
    .I1(builder_interface1_adr[4]),
    .I2(n16867_9) 
);
defparam main_basesoc_sdram_master_p1_cas_n_s4.INIT=8'h20;
  LUT3 n18828_s3 (
    .F(n18828_8),
    .I0(main_basesoc_sdram_choose_cmd_grant[1]),
    .I1(n18934_8),
    .I2(n18785_11) 
);
defparam n18828_s3.INIT=8'h20;
  LUT4 n18870_s3 (
    .F(n18870_8),
    .I0(n18785_13),
    .I1(n18934_8),
    .I2(n18785_11),
    .I3(n18849_15) 
);
defparam n18870_s3.INIT=16'hEF00;
  LUT3 n18935_s20 (
    .F(n18935_29),
    .I0(n18934_8),
    .I1(n18785_11),
    .I2(n18785_13) 
);
defparam n18935_s20.INIT=8'h40;
  LUT3 n18936_s51 (
    .F(n18933_8),
    .I0(n18786_7),
    .I1(n18934_8),
    .I2(n18785_11) 
);
defparam n18936_s51.INIT=8'h10;
  LUT3 main_basesoc_sdram_choose_cmd_ce_s13 (
    .F(main_basesoc_sdram_choose_cmd_ce_19),
    .I0(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel),
    .I1(main_basesoc_sdram_choose_cmd_grant[1]),
    .I2(main_basesoc_sdram_choose_cmd_grant[0]) 
);
defparam main_basesoc_sdram_choose_cmd_ce_s13.INIT=8'h10;
  LUT4 n31035_s3 (
    .F(n31035_7),
    .I0(main_basesoc_sdram_choose_cmd_grant[2]),
    .I1(main_basesoc_sdram_choose_cmd_ce_5),
    .I2(main_basesoc_sdram_choose_cmd_grant[1]),
    .I3(main_basesoc_sdram_choose_cmd_grant[0]) 
);
defparam n31035_s3.INIT=16'h0400;
  LUT3 n31070_s3 (
    .F(n31070_7),
    .I0(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel),
    .I1(main_basesoc_sdram_choose_cmd_grant[0]),
    .I2(main_basesoc_sdram_choose_cmd_grant[1]) 
);
defparam n31070_s3.INIT=8'h20;
  LUT4 builder_bankmachine6_next_state_2_s17 (
    .F(builder_bankmachine6_next_state_2_23),
    .I0(main_basesoc_sdram_choose_cmd_ce_4),
    .I1(main_basesoc_sdram_choose_cmd_grant[0]),
    .I2(main_basesoc_sdram_choose_cmd_grant[1]),
    .I3(builder_bankmachine6_next_state_1_26) 
);
defparam builder_bankmachine6_next_state_2_s17.INIT=16'h1000;
  LUT4 builder_slave_sel_1_s4 (
    .F(builder_slave_sel_1_8),
    .I0(lineLoader_address[14]),
    .I1(main_basesoc_dbus_adr[12]),
    .I2(builder_grant),
    .I3(builder_rhs_array_muxed0[13]) 
);
defparam builder_slave_sel_1_s4.INIT=16'h0035;
  LUT4 n12634_s2 (
    .F(n12634_7),
    .I0(lineLoader_address[14]),
    .I1(main_basesoc_dbus_adr[12]),
    .I2(builder_grant),
    .I3(builder_interface0_cyc) 
);
defparam n12634_s2.INIT=16'hCA00;
  LUT4 n12633_s2 (
    .F(n12633_7),
    .I0(lineLoader_address[15]),
    .I1(main_basesoc_dbus_adr[13]),
    .I2(builder_grant),
    .I3(builder_interface0_cyc) 
);
defparam n12633_s2.INIT=16'hCA00;
  LUT4 n19003_s3 (
    .F(n19003_8),
    .I0(main_basesoc_sdram_choose_req_grant[0]),
    .I1(n18960_8),
    .I2(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_6),
    .I3(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_5) 
);
defparam n19003_s3.INIT=16'h4500;
  LUT4 n19002_s10 (
    .F(n19002_17),
    .I0(n18960_8),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_6),
    .I2(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_5),
    .I3(main_basesoc_sdram_choose_req_grant[1]) 
);
defparam n19002_s10.INIT=16'hB000;
  LUT3 n19066_s6 (
    .F(n19066_11),
    .I0(n18960_8),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_6),
    .I2(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready_5) 
);
defparam n19066_s6.INIT=8'hB0;
  LUT4 n18959_s7 (
    .F(n18959_13),
    .I0(n18960_8),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_6),
    .I2(main_basesoc_sdram_choose_req_grant[0]),
    .I3(n19109_29) 
);
defparam n18959_s7.INIT=16'hFB00;
  LUT3 n19109_s21 (
    .F(n19109_31),
    .I0(n18960_8),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_6),
    .I2(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_5) 
);
defparam n19109_s21.INIT=8'hB0;
  LUT4 builder_array_muxed8_11_s23 (
    .F(builder_array_muxed8_11_29),
    .I0(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[18]),
    .I1(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel),
    .I2(main_basesoc_sdram_choose_cmd_grant[0]),
    .I3(main_basesoc_sdram_choose_cmd_grant[1]) 
);
defparam builder_array_muxed8_11_s23.INIT=16'h8000;
  LUT4 builder_array_muxed8_13_s26 (
    .F(builder_array_muxed8_13_34),
    .I0(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[20]),
    .I1(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel),
    .I2(main_basesoc_sdram_choose_cmd_grant[0]),
    .I3(main_basesoc_sdram_choose_cmd_grant[1]) 
);
defparam builder_array_muxed8_13_s26.INIT=16'h8000;
  LUT4 builder_bankmachine7_next_state_2_s19 (
    .F(builder_bankmachine7_next_state_2_25),
    .I0(main_basesoc_sdram_choose_cmd_ce_4),
    .I1(main_basesoc_sdram_choose_cmd_grant[0]),
    .I2(main_basesoc_sdram_choose_cmd_grant[1]),
    .I3(builder_bankmachine6_next_state_1_26) 
);
defparam builder_bankmachine7_next_state_2_s19.INIT=16'h4000;
  LUT4 n12635_s2 (
    .F(n12635_7),
    .I0(lineLoader_address[13]),
    .I1(main_basesoc_dbus_adr[11]),
    .I2(builder_grant),
    .I3(builder_interface0_cyc) 
);
defparam n12635_s2.INIT=16'hCA00;
  LUT4 n18849_s7 (
    .F(n18849_13),
    .I0(main_basesoc_sdram_choose_cmd_grant[1]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_9),
    .I2(builder_bankmachine2_state[2]),
    .I3(builder_bankmachine2_state[0]) 
);
defparam n18849_s7.INIT=16'h5455;
  LUT4 n18785_s7 (
    .F(n18785_13),
    .I0(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_9),
    .I1(builder_bankmachine2_state[2]),
    .I2(builder_bankmachine2_state[0]),
    .I3(n18935_20) 
);
defparam n18785_s7.INIT=16'h00EF;
  LUT4 n18849_s8 (
    .F(n18849_15),
    .I0(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel),
    .I1(main_basesoc_sdram_trrdcon_valid_11),
    .I2(n18935_27),
    .I3(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam n18849_s8.INIT=16'h0001;
  LUT3 n18892_s6 (
    .F(n18892_11),
    .I0(n18785_11),
    .I1(n18935_27),
    .I2(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam n18892_s6.INIT=8'h02;
  LUT4 n18808_s7 (
    .F(n18808_12),
    .I0(n18935_27),
    .I1(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel),
    .I2(main_basesoc_sdram_choose_cmd_grant[0]),
    .I3(n18850_12) 
);
defparam n18808_s7.INIT=16'hFE00;
  LUT4 n18937_s50 (
    .F(n18913_7),
    .I0(n18934_8),
    .I1(n18934_9),
    .I2(n18935_27),
    .I3(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam n18937_s50.INIT=16'hFFF1;
  LUT4 n16662_s2 (
    .F(n16662_7),
    .I0(main_gw5ddrphy_rdly0[0]),
    .I1(main_gw5ddrphy_dly_sel_storage[0]),
    .I2(main_gw5ddrphy_rdly0_2_10),
    .I3(n16867_11) 
);
defparam n16662_s2.INIT=16'h4000;
  LUT4 n16714_s2 (
    .F(n16714_7),
    .I0(main_gw5ddrphy_rdly1[0]),
    .I1(main_gw5ddrphy_dly_sel_storage[1]),
    .I2(main_gw5ddrphy_rdly0_2_10),
    .I3(n16867_11) 
);
defparam n16714_s2.INIT=16'h4000;
  LUT4 n16766_s2 (
    .F(n16766_7),
    .I0(main_gw5ddrphy_rdly2[0]),
    .I1(main_gw5ddrphy_dly_sel_storage[2]),
    .I2(main_gw5ddrphy_rdly0_2_10),
    .I3(n16867_11) 
);
defparam n16766_s2.INIT=16'h4000;
  LUT4 n16818_s3 (
    .F(n16818_8),
    .I0(main_gw5ddrphy_rdly3[0]),
    .I1(main_gw5ddrphy_dly_sel_storage[3]),
    .I2(main_gw5ddrphy_rdly0_2_10),
    .I3(n16867_11) 
);
defparam n16818_s3.INIT=16'h4000;
  LUT4 n18786_s4 (
    .F(n18786_9),
    .I0(n18808_10),
    .I1(builder_bankmachine5_state[2]),
    .I2(builder_bankmachine5_state[0]),
    .I3(n18850_9) 
);
defparam n18786_s4.INIT=16'hEF00;
  LUT4 n18937_s48 (
    .F(n18871_7),
    .I0(n18808_10),
    .I1(builder_bankmachine5_state[2]),
    .I2(builder_bankmachine5_state[0]),
    .I3(n18892_8) 
);
defparam n18937_s48.INIT=16'hFF10;
  LUT4 main_basesoc_uart_rx_fifo_wrport_we_1_s1 (
    .F(main_basesoc_uart_rx_fifo_wrport_we_1_4),
    .I0(main_basesoc_uart_rx_fifo_syncfifo_re_4),
    .I1(main_basesoc_uart_rx_fifo_level0[4]),
    .I2(n1500_4),
    .I3(builder_multiregimpl0_regs1) 
);
defparam main_basesoc_uart_rx_fifo_wrport_we_1_s1.INIT=16'h8FFF;
  LUT4 n12636_s2 (
    .F(n12636_7),
    .I0(builder_interface0_cyc),
    .I1(lineLoader_address[12]),
    .I2(main_basesoc_dbus_adr[10]),
    .I3(builder_grant) 
);
defparam n12636_s2.INIT=16'hA088;
  LUT4 n12643_s2 (
    .F(n12643_7),
    .I0(builder_interface0_cyc),
    .I1(lineLoader_address[5]),
    .I2(main_basesoc_dbus_adr[3]),
    .I3(builder_grant) 
);
defparam n12643_s2.INIT=16'hA088;
  LUT4 n12642_s2 (
    .F(n12642_7),
    .I0(builder_interface0_cyc),
    .I1(lineLoader_address[6]),
    .I2(main_basesoc_dbus_adr[4]),
    .I3(builder_grant) 
);
defparam n12642_s2.INIT=16'hA088;
  LUT4 n12641_s2 (
    .F(n12641_7),
    .I0(builder_interface0_cyc),
    .I1(lineLoader_address[7]),
    .I2(main_basesoc_dbus_adr[5]),
    .I3(builder_grant) 
);
defparam n12641_s2.INIT=16'hA088;
  LUT4 n12640_s2 (
    .F(n12640_7),
    .I0(builder_interface0_cyc),
    .I1(lineLoader_address[8]),
    .I2(main_basesoc_dbus_adr[6]),
    .I3(builder_grant) 
);
defparam n12640_s2.INIT=16'hA088;
  LUT4 n12639_s2 (
    .F(n12639_7),
    .I0(builder_interface0_cyc),
    .I1(lineLoader_address[9]),
    .I2(main_basesoc_dbus_adr[7]),
    .I3(builder_grant) 
);
defparam n12639_s2.INIT=16'hA088;
  LUT4 n12638_s2 (
    .F(n12638_7),
    .I0(builder_interface0_cyc),
    .I1(lineLoader_address[10]),
    .I2(main_basesoc_dbus_adr[8]),
    .I3(builder_grant) 
);
defparam n12638_s2.INIT=16'hA088;
  LUT4 n12637_s2 (
    .F(n12637_7),
    .I0(builder_interface0_cyc),
    .I1(lineLoader_address[11]),
    .I2(main_basesoc_dbus_adr[9]),
    .I3(builder_grant) 
);
defparam n12637_s2.INIT=16'hA088;
  LUT4 n18892_s7 (
    .F(n18892_13),
    .I0(main_basesoc_sdram_choose_cmd_grant[0]),
    .I1(n18935_26),
    .I2(builder_bankmachine3_state[2]),
    .I3(builder_bankmachine3_state[0]) 
);
defparam n18892_s7.INIT=16'h5455;
  LUT4 n21469_s3 (
    .F(n21469_7),
    .I0(main_basesoc_sdram_choose_cmd_ce_6),
    .I1(main_basesoc_sdram_trrdcon_valid_4),
    .I2(main_basesoc_sdram_trrdcon_valid_13),
    .I3(main_basesoc_sdram_choose_cmd_ce_5) 
);
defparam n21469_s3.INIT=16'h5100;
  LUT4 n31049_s2 (
    .F(n31049_6),
    .I0(main_basesoc_sdram_trrdcon_valid_4),
    .I1(main_basesoc_sdram_trrdcon_valid_13),
    .I2(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel),
    .I3(builder_bankmachine3_next_state_2_17) 
);
defparam n31049_s2.INIT=16'hD000;
  LUT4 n31042_s3 (
    .F(n31042_7),
    .I0(main_basesoc_sdram_trrdcon_valid_4),
    .I1(main_basesoc_sdram_trrdcon_valid_13),
    .I2(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel),
    .I3(n31042_5) 
);
defparam n31042_s3.INIT=16'hD000;
  LUT4 n31035_s4 (
    .F(n31035_9),
    .I0(main_basesoc_sdram_trrdcon_valid_4),
    .I1(main_basesoc_sdram_trrdcon_valid_13),
    .I2(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel),
    .I3(n31035_7) 
);
defparam n31035_s4.INIT=16'hD000;
  LUT3 n31028_s2 (
    .F(n31028_6),
    .I0(main_basesoc_sdram_trrdcon_valid_4),
    .I1(main_basesoc_sdram_trrdcon_valid_13),
    .I2(builder_bankmachine0_next_state_1_24) 
);
defparam n31028_s2.INIT=8'hD0;
  LUT4 main_basesoc_sdram_choose_cmd_ce_s14 (
    .F(main_basesoc_sdram_choose_cmd_ce),
    .I0(main_basesoc_sdram_trrdcon_valid_4),
    .I1(main_basesoc_sdram_trrdcon_valid_13),
    .I2(main_basesoc_sdram_choose_cmd_ce_5),
    .I3(main_basesoc_sdram_choose_cmd_ce_6) 
);
defparam main_basesoc_sdram_choose_cmd_ce_s14.INIT=16'hFFD0;
  LUT4 builder_litedramwishbone2native_state_1_s8 (
    .F(builder_litedramwishbone2native_state_1_14),
    .I0(builder_new_master_wdata_ready3),
    .I1(main_basesoc_dbus_stb),
    .I2(builder_grant),
    .I3(main_basesoc_dbus_we) 
);
defparam builder_litedramwishbone2native_state_1_s8.INIT=16'h8000;
  LUT4 main_basesoc_sdram_master_p1_wrdata_mask_3_s3 (
    .F(main_basesoc_sdram_master_p1_wrdata_mask_3_8),
    .I0(builder_grant),
    .I1(main_basesoc_dbus_we),
    .I2(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[3]),
    .I3(builder_new_master_wdata_ready3) 
);
defparam main_basesoc_sdram_master_p1_wrdata_mask_3_s3.INIT=16'hF700;
  LUT4 main_basesoc_sdram_master_p1_wrdata_mask_2_s3 (
    .F(main_basesoc_sdram_master_p1_wrdata_mask_2_8),
    .I0(builder_grant),
    .I1(main_basesoc_dbus_we),
    .I2(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[2]),
    .I3(builder_new_master_wdata_ready3) 
);
defparam main_basesoc_sdram_master_p1_wrdata_mask_2_s3.INIT=16'hF700;
  LUT4 main_basesoc_sdram_master_p1_wrdata_mask_1_s3 (
    .F(main_basesoc_sdram_master_p1_wrdata_mask_1_8),
    .I0(builder_grant),
    .I1(main_basesoc_dbus_we),
    .I2(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[1]),
    .I3(builder_new_master_wdata_ready3) 
);
defparam main_basesoc_sdram_master_p1_wrdata_mask_1_s3.INIT=16'hF700;
  LUT4 main_basesoc_sdram_master_p1_wrdata_mask_0_s3 (
    .F(main_basesoc_sdram_master_p1_wrdata_mask_0_8),
    .I0(builder_grant),
    .I1(main_basesoc_dbus_we),
    .I2(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[0]),
    .I3(builder_new_master_wdata_ready3) 
);
defparam main_basesoc_sdram_master_p1_wrdata_mask_0_s3.INIT=16'hF700;
  LUT4 main_basesoc_ram_we_0_s2 (
    .F(main_basesoc_ram_we_0_6),
    .I0(main_basesoc_dbus_stb),
    .I1(builder_slave_sel[1]),
    .I2(builder_grant),
    .I3(main_basesoc_dbus_we) 
);
defparam main_basesoc_ram_we_0_s2.INIT=16'h8000;
  LUT4 n10160_s38 (
    .F(n10160_44),
    .I0(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_we),
    .I1(builder_refresher_state[1]),
    .I2(builder_refresher_state[0]),
    .I3(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_11) 
);
defparam n10160_s38.INIT=16'h4500;
  LUT4 builder_bankmachine1_next_state_0_s19 (
    .F(builder_bankmachine1_next_state_0_28),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I1(builder_refresher_state[1]),
    .I2(builder_refresher_state[0]),
    .I3(main_basesoc_sdram_bankmachine1_pipe_valid_source_valid) 
);
defparam builder_bankmachine1_next_state_0_s19.INIT=16'h4500;
  LUT4 main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_s9 (
    .F(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_13),
    .I0(builder_refresher_state[1]),
    .I1(builder_refresher_state[0]),
    .I2(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_10),
    .I3(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_11) 
);
defparam main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready_s9.INIT=16'h0B00;
  LUT4 main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_s10 (
    .F(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_15),
    .I0(builder_refresher_state[1]),
    .I1(builder_refresher_state[0]),
    .I2(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_10),
    .I3(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_11) 
);
defparam main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_s10.INIT=16'h0B00;
  LUT3 builder_bankmachine2_next_state_1_s20 (
    .F(builder_bankmachine2_next_state_1_29),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I1(builder_refresher_state[1]),
    .I2(builder_refresher_state[0]) 
);
defparam builder_bankmachine2_next_state_1_s20.INIT=8'h45;
  LUT4 main_basesoc_sdram_bankmachine0_do_read_s1 (
    .F(main_basesoc_sdram_bankmachine0_do_read),
    .I0(main_basesoc_sdram_bankmachine0_syncfifo0_readable),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_5),
    .I2(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready_12),
    .I3(main_basesoc_sdram_bankmachine0_pipe_valid_source_valid) 
);
defparam main_basesoc_sdram_bankmachine0_do_read_s1.INIT=16'h20AA;
  LUT4 main_basesoc_sdram_bankmachine2_do_read_s1 (
    .F(main_basesoc_sdram_bankmachine2_do_read),
    .I0(main_basesoc_sdram_bankmachine2_syncfifo2_readable),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_5),
    .I2(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready_6),
    .I3(main_basesoc_sdram_bankmachine2_pipe_valid_source_valid) 
);
defparam main_basesoc_sdram_bankmachine2_do_read_s1.INIT=16'h80AA;
  LUT4 n1172_s4 (
    .F(n1172_8),
    .I0(builder_litedramwishbone2native_state[1]),
    .I1(main_basesoc_wb_sdram_dat_r[7]),
    .I2(builder_litedramwishbone2native_state[0]),
    .I3(builder_slave_sel_r[2]) 
);
defparam n1172_s4.INIT=16'h0800;
  LUT4 n1171_s8 (
    .F(n1171_12),
    .I0(builder_litedramwishbone2native_state[1]),
    .I1(main_basesoc_wb_sdram_dat_r[6]),
    .I2(builder_litedramwishbone2native_state[0]),
    .I3(builder_slave_sel_r[2]) 
);
defparam n1171_s8.INIT=16'h0800;
  LUT4 n1169_s11 (
    .F(n1169_15),
    .I0(builder_litedramwishbone2native_state[1]),
    .I1(main_basesoc_wb_sdram_dat_r[4]),
    .I2(builder_litedramwishbone2native_state[0]),
    .I3(builder_slave_sel_r[2]) 
);
defparam n1169_s11.INIT=16'h0800;
  LUT4 n1168_s12 (
    .F(n1168_16),
    .I0(builder_litedramwishbone2native_state[1]),
    .I1(main_basesoc_wb_sdram_dat_r[3]),
    .I2(builder_litedramwishbone2native_state[0]),
    .I3(builder_slave_sel_r[2]) 
);
defparam n1168_s12.INIT=16'h0800;
  LUT4 n1167_s10 (
    .F(n1167_14),
    .I0(builder_litedramwishbone2native_state[1]),
    .I1(main_basesoc_wb_sdram_dat_r[2]),
    .I2(builder_litedramwishbone2native_state[0]),
    .I3(builder_slave_sel_r[2]) 
);
defparam n1167_s10.INIT=16'h0800;
  LUT4 n1166_s10 (
    .F(n1166_14),
    .I0(builder_litedramwishbone2native_state[1]),
    .I1(main_basesoc_wb_sdram_dat_r[1]),
    .I2(builder_litedramwishbone2native_state[0]),
    .I3(builder_slave_sel_r[2]) 
);
defparam n1166_s10.INIT=16'h0800;
  LUT4 n1165_s14 (
    .F(n1165_19),
    .I0(builder_litedramwishbone2native_state[1]),
    .I1(main_basesoc_wb_sdram_dat_r[0]),
    .I2(builder_litedramwishbone2native_state[0]),
    .I3(builder_slave_sel_r[2]) 
);
defparam n1165_s14.INIT=16'h0800;
  LUT4 builder_csr_bankarray_csrbank0_reset0_re_s3 (
    .F(builder_csr_bankarray_csrbank0_reset0_re_8),
    .I0(builder_interface1_adr[9]),
    .I1(builder_interface1_adr[11]),
    .I2(n19399_5),
    .I3(builder_interface1_we) 
);
defparam builder_csr_bankarray_csrbank0_reset0_re_s3.INIT=16'h1000;
  LUT4 builder_csr_bankarray_csrbank3_dfii_control0_re_s3 (
    .F(builder_csr_bankarray_csrbank3_dfii_control0_re_8),
    .I0(builder_interface1_adr[9]),
    .I1(builder_interface1_adr[11]),
    .I2(n19399_5),
    .I3(builder_interface1_we) 
);
defparam builder_csr_bankarray_csrbank3_dfii_control0_re_s3.INIT=16'h4000;
  LUT4 builder_csr_bankarray_csrbank4_load0_re_s3 (
    .F(builder_csr_bankarray_csrbank4_load0_re_8),
    .I0(builder_interface1_adr[9]),
    .I1(builder_interface1_adr[11]),
    .I2(n19399_5),
    .I3(builder_interface1_we) 
);
defparam builder_csr_bankarray_csrbank4_load0_re_s3.INIT=16'h8000;
  LUT4 builder_count_19_s3 (
    .F(builder_count_19_8),
    .I0(builder_count[9]),
    .I1(builder_count[10]),
    .I2(builder_done_4),
    .I3(builder_done_5) 
);
defparam builder_count_19_s3.INIT=16'hEFFF;
  LUT3 n22179_s2 (
    .F(n22179_6),
    .I0(sys_rst),
    .I1(builder_wishbone2csr_state[0]),
    .I2(builder_wishbone2csr_state[1]) 
);
defparam n22179_s2.INIT=8'hBE;
  LUT4 n16831_s2 (
    .F(n16831_6),
    .I0(builder_rhs_array_muxed0[2]),
    .I1(builder_rhs_array_muxed0[1]),
    .I2(builder_rhs_array_muxed0[0]),
    .I3(main_basesoc_sdram_master_p1_wrdata_mask_3_8) 
);
defparam n16831_s2.INIT=16'h4000;
  LUT4 n16779_s2 (
    .F(n16779_6),
    .I0(builder_rhs_array_muxed0[2]),
    .I1(builder_rhs_array_muxed0[1]),
    .I2(builder_rhs_array_muxed0[0]),
    .I3(main_basesoc_sdram_master_p1_wrdata_mask_2_8) 
);
defparam n16779_s2.INIT=16'h4000;
  LUT4 n16727_s2 (
    .F(n16727_6),
    .I0(builder_rhs_array_muxed0[2]),
    .I1(builder_rhs_array_muxed0[1]),
    .I2(builder_rhs_array_muxed0[0]),
    .I3(main_basesoc_sdram_master_p1_wrdata_mask_1_8) 
);
defparam n16727_s2.INIT=16'h4000;
  LUT4 n16675_s3 (
    .F(n16675_7),
    .I0(builder_rhs_array_muxed0[2]),
    .I1(builder_rhs_array_muxed0[1]),
    .I2(builder_rhs_array_muxed0[0]),
    .I3(main_basesoc_sdram_master_p1_wrdata_mask_0_8) 
);
defparam n16675_s3.INIT=16'h4000;
  LUT4 n16832_s2 (
    .F(n16832_6),
    .I0(builder_rhs_array_muxed0[2]),
    .I1(builder_rhs_array_muxed0[0]),
    .I2(builder_rhs_array_muxed0[1]),
    .I3(main_basesoc_sdram_master_p1_wrdata_mask_3_8) 
);
defparam n16832_s2.INIT=16'h1000;
  LUT4 n16780_s2 (
    .F(n16780_6),
    .I0(builder_rhs_array_muxed0[2]),
    .I1(builder_rhs_array_muxed0[0]),
    .I2(builder_rhs_array_muxed0[1]),
    .I3(main_basesoc_sdram_master_p1_wrdata_mask_2_8) 
);
defparam n16780_s2.INIT=16'h1000;
  LUT4 n16728_s2 (
    .F(n16728_6),
    .I0(builder_rhs_array_muxed0[2]),
    .I1(builder_rhs_array_muxed0[0]),
    .I2(builder_rhs_array_muxed0[1]),
    .I3(main_basesoc_sdram_master_p1_wrdata_mask_1_8) 
);
defparam n16728_s2.INIT=16'h1000;
  LUT4 n16676_s3 (
    .F(n16676_7),
    .I0(main_basesoc_sdram_master_p1_wrdata_mask_0_8),
    .I1(builder_rhs_array_muxed0[2]),
    .I2(builder_rhs_array_muxed0[0]),
    .I3(builder_rhs_array_muxed0[1]) 
);
defparam n16676_s3.INIT=16'h0200;
  LUT4 n16833_s2 (
    .F(n16833_6),
    .I0(builder_rhs_array_muxed0[2]),
    .I1(builder_rhs_array_muxed0[1]),
    .I2(builder_rhs_array_muxed0[0]),
    .I3(main_basesoc_sdram_master_p1_wrdata_mask_3_8) 
);
defparam n16833_s2.INIT=16'h1000;
  LUT4 n16781_s2 (
    .F(n16781_6),
    .I0(builder_rhs_array_muxed0[2]),
    .I1(builder_rhs_array_muxed0[1]),
    .I2(builder_rhs_array_muxed0[0]),
    .I3(main_basesoc_sdram_master_p1_wrdata_mask_2_8) 
);
defparam n16781_s2.INIT=16'h1000;
  LUT4 n16729_s2 (
    .F(n16729_6),
    .I0(builder_rhs_array_muxed0[2]),
    .I1(builder_rhs_array_muxed0[1]),
    .I2(builder_rhs_array_muxed0[0]),
    .I3(main_basesoc_sdram_master_p1_wrdata_mask_1_8) 
);
defparam n16729_s2.INIT=16'h1000;
  LUT4 n16677_s3 (
    .F(n16677_7),
    .I0(main_basesoc_sdram_master_p1_wrdata_mask_0_8),
    .I1(builder_rhs_array_muxed0[2]),
    .I2(builder_rhs_array_muxed0[1]),
    .I3(builder_rhs_array_muxed0[0]) 
);
defparam n16677_s3.INIT=16'h0200;
  LUT4 n16834_s2 (
    .F(n16834_6),
    .I0(builder_rhs_array_muxed0[2]),
    .I1(builder_rhs_array_muxed0[1]),
    .I2(builder_rhs_array_muxed0[0]),
    .I3(main_basesoc_sdram_master_p1_wrdata_mask_3_8) 
);
defparam n16834_s2.INIT=16'h0100;
  LUT4 n16782_s2 (
    .F(n16782_6),
    .I0(builder_rhs_array_muxed0[2]),
    .I1(builder_rhs_array_muxed0[1]),
    .I2(builder_rhs_array_muxed0[0]),
    .I3(main_basesoc_sdram_master_p1_wrdata_mask_2_8) 
);
defparam n16782_s2.INIT=16'h0100;
  LUT4 n16730_s2 (
    .F(n16730_6),
    .I0(builder_rhs_array_muxed0[2]),
    .I1(builder_rhs_array_muxed0[1]),
    .I2(builder_rhs_array_muxed0[0]),
    .I3(main_basesoc_sdram_master_p1_wrdata_mask_1_8) 
);
defparam n16730_s2.INIT=16'h0100;
  LUT4 n16678_s3 (
    .F(n16678_7),
    .I0(main_basesoc_sdram_master_p1_wrdata_mask_0_8),
    .I1(builder_rhs_array_muxed0[2]),
    .I2(builder_rhs_array_muxed0[1]),
    .I3(builder_rhs_array_muxed0[0]) 
);
defparam n16678_s3.INIT=16'h0002;
  LUT4 n12644_s2 (
    .F(n12644_7),
    .I0(builder_interface0_cyc),
    .I1(main_basesoc_ibus_adr[2]),
    .I2(builder_rhs_array_muxed0_2_17),
    .I3(builder_grant) 
);
defparam n12644_s2.INIT=16'h0A88;
  LUT4 main_basesoc_sdram_trrdcon_valid_s24 (
    .F(main_basesoc_sdram_trrdcon_valid_30),
    .I0(main_basesoc_sdram_choose_cmd_ce_6),
    .I1(builder_multiplexer_state[1]),
    .I2(builder_multiplexer_state[3]),
    .I3(builder_multiplexer_state[2]) 
);
defparam main_basesoc_sdram_trrdcon_valid_s24.INIT=16'h0001;
  LUT4 main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_s11 (
    .F(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_17),
    .I0(main_basesoc_sdram_tccdcon_ready),
    .I1(builder_multiplexer_state[1]),
    .I2(builder_multiplexer_state[3]),
    .I3(builder_multiplexer_state[2]) 
);
defparam main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_s11.INIT=16'h0002;
  LUT3 n25483_s2 (
    .F(n25483_7),
    .I0(main_gw5ddrphy_wrdata_en_tappeddelayline2),
    .I1(main_gw5ddrphy_wrdata_en_tappeddelayline3),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline4) 
);
defparam n25483_s2.INIT=8'h01;
  LUT3 n25481_s2 (
    .F(n25481_7),
    .I0(main_gw5ddrphy_wrdata_en_tappeddelayline5),
    .I1(main_gw5ddrphy_wrdata_en_tappeddelayline3),
    .I2(main_gw5ddrphy_wrdata_en_tappeddelayline4) 
);
defparam n25481_s2.INIT=8'h01;
  LUT4 n12645_s2 (
    .F(n12645_7),
    .I0(builder_interface0_cyc),
    .I1(main_basesoc_ibus_adr[1]),
    .I2(builder_rhs_array_muxed0_1_17),
    .I3(builder_grant) 
);
defparam n12645_s2.INIT=16'h0A88;
  LUT4 n12646_s2 (
    .F(n12646_7),
    .I0(builder_interface0_cyc),
    .I1(main_basesoc_ibus_adr[0]),
    .I2(builder_rhs_array_muxed0_0_17),
    .I3(builder_grant) 
);
defparam n12646_s2.INIT=16'h0A88;
  LUT3 main_basesoc_wb_sdram_dat_r_0_s36 (
    .F(n12331_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d0[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_0_s36.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_1_s36 (
    .F(n12330_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d1[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_1_s36.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_2_s36 (
    .F(n12329_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d2[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_2_s36.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_3_s36 (
    .F(n12328_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d3[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_3_s36.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_4_s36 (
    .F(n12327_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d4[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_4_s36.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_5_s36 (
    .F(n12326_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d5[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_5_s36.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_6_s36 (
    .F(n12325_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d6[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_6_s36.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_7_s36 (
    .F(n12324_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d7[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_7_s36.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_8_s36 (
    .F(n12323_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d8[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_8_s36.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_9_s36 (
    .F(n12322_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d9[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_9_s36.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_10_s36 (
    .F(n12321_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d10[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_10_s36.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_11_s36 (
    .F(n12320_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d11[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_11_s36.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_12_s36 (
    .F(n12319_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d12[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_12_s36.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_13_s36 (
    .F(n12318_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d13[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_13_s36.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_14_s36 (
    .F(n12317_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d14[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_14_s36.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_15_s36 (
    .F(n12316_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d15[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_15_s36.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_16_s36 (
    .F(n12315_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d16[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_16_s36.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_17_s36 (
    .F(n12314_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d17[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_17_s36.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_18_s36 (
    .F(n12313_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d18[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_18_s36.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_19_s36 (
    .F(n12312_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d19[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_19_s36.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_20_s36 (
    .F(n12311_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d20[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_20_s36.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_21_s36 (
    .F(n12310_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d21[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_21_s36.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_22_s36 (
    .F(n12309_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d22[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_22_s36.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_23_s36 (
    .F(n12308_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d23[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_23_s36.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_24_s36 (
    .F(n12307_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d24[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_24_s36.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_25_s36 (
    .F(n12306_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d25[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_25_s36.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_26_s36 (
    .F(n12305_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d26[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_26_s36.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_27_s36 (
    .F(n12304_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d27[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_27_s36.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_28_s36 (
    .F(n12303_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d28[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_28_s36.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_29_s36 (
    .F(n12302_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d29[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_29_s36.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_30_s36 (
    .F(n12301_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d30[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_30_s36.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_31_s36 (
    .F(n12300_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d31[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_31_s36.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_0_s37 (
    .F(n12299_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d0[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_0_s37.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_1_s37 (
    .F(n12298_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d1[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_1_s37.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_2_s37 (
    .F(n12297_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d2[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_2_s37.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_3_s37 (
    .F(n12296_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d3[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_3_s37.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_4_s37 (
    .F(n12295_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d4[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_4_s37.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_5_s37 (
    .F(n12294_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d5[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_5_s37.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_6_s37 (
    .F(n12293_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d6[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_6_s37.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_7_s37 (
    .F(n12292_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d7[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_7_s37.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_8_s37 (
    .F(n12291_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d8[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_8_s37.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_9_s37 (
    .F(n12290_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d9[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_9_s37.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_10_s37 (
    .F(n12289_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d10[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_10_s37.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_11_s37 (
    .F(n12288_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d11[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_11_s37.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_12_s37 (
    .F(n12287_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d12[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_12_s37.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_13_s37 (
    .F(n12286_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d13[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_13_s37.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_14_s37 (
    .F(n12285_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d14[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_14_s37.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_15_s37 (
    .F(n12284_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d15[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_15_s37.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_16_s37 (
    .F(n12283_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d16[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_16_s37.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_17_s37 (
    .F(n12282_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d17[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_17_s37.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_18_s37 (
    .F(n12281_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d18[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_18_s37.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_19_s37 (
    .F(n12280_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d19[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_19_s37.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_20_s37 (
    .F(n12279_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d20[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_20_s37.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_21_s37 (
    .F(n12278_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d21[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_21_s37.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_22_s37 (
    .F(n12277_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d22[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_22_s37.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_23_s37 (
    .F(n12276_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d23[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_23_s37.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_24_s37 (
    .F(n12275_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d24[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_24_s37.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_25_s37 (
    .F(n12274_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d25[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_25_s37.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_26_s37 (
    .F(n12273_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d26[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_26_s37.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_27_s37 (
    .F(n12272_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d27[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_27_s37.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_28_s37 (
    .F(n12271_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d28[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_28_s37.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_29_s37 (
    .F(n12270_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d29[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_29_s37.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_30_s37 (
    .F(n12269_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d30[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_30_s37.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_31_s37 (
    .F(n12268_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d31[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_31_s37.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_0_s38 (
    .F(n12267_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d0[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_0_s38.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_1_s38 (
    .F(n12266_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d1[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_1_s38.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_2_s38 (
    .F(n12265_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d2[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_2_s38.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_3_s38 (
    .F(n12264_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d3[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_3_s38.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_4_s38 (
    .F(n12263_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d4[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_4_s38.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_5_s38 (
    .F(n12262_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d5[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_5_s38.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_6_s38 (
    .F(n12261_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d6[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_6_s38.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_7_s38 (
    .F(n12260_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d7[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_7_s38.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_8_s38 (
    .F(n12259_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d8[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_8_s38.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_9_s38 (
    .F(n12258_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d9[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_9_s38.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_10_s38 (
    .F(n12257_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d10[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_10_s38.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_11_s38 (
    .F(n12256_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d11[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_11_s38.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_12_s38 (
    .F(n12255_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d12[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_12_s38.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_13_s38 (
    .F(n12254_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d13[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_13_s38.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_14_s38 (
    .F(n12253_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d14[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_14_s38.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_15_s38 (
    .F(n12252_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d15[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_15_s38.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_16_s38 (
    .F(n12251_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d16[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_16_s38.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_17_s38 (
    .F(n12250_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d17[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_17_s38.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_18_s38 (
    .F(n12249_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d18[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_18_s38.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_19_s38 (
    .F(n12248_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d19[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_19_s38.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_20_s38 (
    .F(n12247_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d20[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_20_s38.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_21_s38 (
    .F(n12246_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d21[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_21_s38.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_22_s38 (
    .F(n12245_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d22[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_22_s38.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_23_s38 (
    .F(n12244_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d23[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_23_s38.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_24_s38 (
    .F(n12243_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d24[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_24_s38.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_25_s38 (
    .F(n12242_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d25[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_25_s38.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_26_s38 (
    .F(n12241_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d26[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_26_s38.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_27_s38 (
    .F(n12240_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d27[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_27_s38.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_28_s38 (
    .F(n12239_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d28[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_28_s38.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_29_s38 (
    .F(n12238_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d29[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_29_s38.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_30_s38 (
    .F(n12237_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d30[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_30_s38.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_31_s38 (
    .F(n12236_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d31[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_31_s38.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_0_s39 (
    .F(n12235_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d0[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_0_s39.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_1_s39 (
    .F(n12234_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d1[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_1_s39.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_2_s39 (
    .F(n12233_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d2[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_2_s39.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_3_s39 (
    .F(n12232_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d3[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_3_s39.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_4_s39 (
    .F(n12231_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d4[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_4_s39.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_5_s39 (
    .F(n12230_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d5[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_5_s39.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_6_s39 (
    .F(n12229_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d6[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_6_s39.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_7_s39 (
    .F(n12228_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d7[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_7_s39.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_8_s39 (
    .F(n12227_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d8[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_8_s39.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_9_s39 (
    .F(n12226_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d9[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_9_s39.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_10_s39 (
    .F(n12225_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d10[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_10_s39.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_11_s39 (
    .F(n12224_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d11[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_11_s39.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_12_s39 (
    .F(n12223_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d12[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_12_s39.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_13_s39 (
    .F(n12222_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d13[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_13_s39.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_14_s39 (
    .F(n12221_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d14[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_14_s39.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_15_s39 (
    .F(n12220_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d15[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_15_s39.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_16_s39 (
    .F(n12219_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d16[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_16_s39.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_17_s39 (
    .F(n12218_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d17[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_17_s39.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_18_s39 (
    .F(n12217_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d18[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_18_s39.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_19_s39 (
    .F(n12216_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d19[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_19_s39.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_20_s39 (
    .F(n12215_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d20[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_20_s39.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_21_s39 (
    .F(n12214_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d21[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_21_s39.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_22_s39 (
    .F(n12213_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d22[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_22_s39.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_23_s39 (
    .F(n12212_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d23[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_23_s39.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_24_s39 (
    .F(n12211_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d24[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_24_s39.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_25_s39 (
    .F(n12210_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d25[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_25_s39.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_26_s39 (
    .F(n12209_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d26[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_26_s39.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_27_s39 (
    .F(n12208_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d27[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_27_s39.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_28_s39 (
    .F(n12207_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d28[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_28_s39.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_29_s39 (
    .F(n12206_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d29[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_29_s39.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_30_s39 (
    .F(n12205_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d30[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_30_s39.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_31_s39 (
    .F(n12204_7),
    .I0(main_gw5ddrphy_dq_i_bitslip_o_d31[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_31_s39.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_0_s40 (
    .F(n12203_7),
    .I0(main_gw5ddrphy_bitslip0_o[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_0_s40.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_1_s40 (
    .F(n12202_7),
    .I0(main_gw5ddrphy_bitslip1_o[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_1_s40.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_2_s40 (
    .F(n12201_7),
    .I0(main_gw5ddrphy_bitslip2_o[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_2_s40.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_3_s40 (
    .F(n12200_7),
    .I0(main_gw5ddrphy_bitslip3_o[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_3_s40.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_4_s40 (
    .F(n12199_7),
    .I0(main_gw5ddrphy_bitslip4_o[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_4_s40.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_5_s40 (
    .F(n12198_7),
    .I0(main_gw5ddrphy_bitslip5_o[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_5_s40.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_6_s40 (
    .F(n12197_7),
    .I0(main_gw5ddrphy_bitslip6_o[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_6_s40.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_7_s40 (
    .F(n12196_7),
    .I0(main_gw5ddrphy_bitslip7_o[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_7_s40.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_8_s40 (
    .F(n12195_7),
    .I0(main_gw5ddrphy_bitslip8_o[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_8_s40.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_9_s40 (
    .F(n12194_7),
    .I0(main_gw5ddrphy_bitslip9_o[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_9_s40.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_10_s40 (
    .F(n12193_7),
    .I0(main_gw5ddrphy_bitslip10_o[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_10_s40.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_11_s40 (
    .F(n12192_7),
    .I0(main_gw5ddrphy_bitslip11_o[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_11_s40.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_12_s40 (
    .F(n12191_7),
    .I0(main_gw5ddrphy_bitslip12_o[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_12_s40.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_13_s40 (
    .F(n12190_7),
    .I0(main_gw5ddrphy_bitslip13_o[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_13_s40.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_14_s40 (
    .F(n12189_7),
    .I0(main_gw5ddrphy_bitslip14_o[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_14_s40.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_15_s40 (
    .F(n12188_7),
    .I0(main_gw5ddrphy_bitslip15_o[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_15_s40.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_16_s40 (
    .F(n12187_7),
    .I0(main_gw5ddrphy_bitslip16_o[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_16_s40.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_17_s40 (
    .F(n12186_7),
    .I0(main_gw5ddrphy_bitslip17_o[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_17_s40.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_18_s40 (
    .F(n12185_7),
    .I0(main_gw5ddrphy_bitslip18_o[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_18_s40.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_19_s40 (
    .F(n12184_7),
    .I0(main_gw5ddrphy_bitslip19_o[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_19_s40.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_20_s40 (
    .F(n12183_7),
    .I0(main_gw5ddrphy_bitslip20_o[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_20_s40.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_21_s40 (
    .F(n12182_7),
    .I0(main_gw5ddrphy_bitslip21_o[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_21_s40.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_22_s40 (
    .F(n12181_7),
    .I0(main_gw5ddrphy_bitslip22_o[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_22_s40.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_23_s40 (
    .F(n12180_7),
    .I0(main_gw5ddrphy_bitslip23_o[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_23_s40.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_24_s40 (
    .F(n12179_7),
    .I0(main_gw5ddrphy_bitslip24_o[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_24_s40.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_25_s40 (
    .F(n12178_7),
    .I0(main_gw5ddrphy_bitslip25_o[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_25_s40.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_26_s40 (
    .F(n12177_7),
    .I0(main_gw5ddrphy_bitslip26_o[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_26_s40.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_27_s40 (
    .F(n12176_7),
    .I0(main_gw5ddrphy_bitslip27_o[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_27_s40.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_28_s40 (
    .F(n12175_7),
    .I0(main_gw5ddrphy_bitslip28_o[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_28_s40.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_29_s40 (
    .F(n12174_7),
    .I0(main_gw5ddrphy_bitslip29_o[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_29_s40.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_30_s40 (
    .F(n12173_7),
    .I0(main_gw5ddrphy_bitslip30_o[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_30_s40.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_31_s40 (
    .F(n12172_7),
    .I0(main_gw5ddrphy_bitslip31_o[0]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_31_s40.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_0_s41 (
    .F(n12171_7),
    .I0(main_gw5ddrphy_bitslip0_o[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_0_s41.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_1_s41 (
    .F(n12170_7),
    .I0(main_gw5ddrphy_bitslip1_o[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_1_s41.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_2_s41 (
    .F(n12169_7),
    .I0(main_gw5ddrphy_bitslip2_o[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_2_s41.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_3_s41 (
    .F(n12168_7),
    .I0(main_gw5ddrphy_bitslip3_o[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_3_s41.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_4_s41 (
    .F(n12167_7),
    .I0(main_gw5ddrphy_bitslip4_o[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_4_s41.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_5_s41 (
    .F(n12166_7),
    .I0(main_gw5ddrphy_bitslip5_o[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_5_s41.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_6_s41 (
    .F(n12165_7),
    .I0(main_gw5ddrphy_bitslip6_o[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_6_s41.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_7_s41 (
    .F(n12164_7),
    .I0(main_gw5ddrphy_bitslip7_o[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_7_s41.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_8_s41 (
    .F(n12163_7),
    .I0(main_gw5ddrphy_bitslip8_o[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_8_s41.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_9_s41 (
    .F(n12162_7),
    .I0(main_gw5ddrphy_bitslip9_o[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_9_s41.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_10_s41 (
    .F(n12161_7),
    .I0(main_gw5ddrphy_bitslip10_o[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_10_s41.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_11_s41 (
    .F(n12160_7),
    .I0(main_gw5ddrphy_bitslip11_o[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_11_s41.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_12_s41 (
    .F(n12159_7),
    .I0(main_gw5ddrphy_bitslip12_o[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_12_s41.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_13_s41 (
    .F(n12158_7),
    .I0(main_gw5ddrphy_bitslip13_o[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_13_s41.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_14_s41 (
    .F(n12157_7),
    .I0(main_gw5ddrphy_bitslip14_o[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_14_s41.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_15_s41 (
    .F(n12156_7),
    .I0(main_gw5ddrphy_bitslip15_o[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_15_s41.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_16_s41 (
    .F(n12155_7),
    .I0(main_gw5ddrphy_bitslip16_o[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_16_s41.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_17_s41 (
    .F(n12154_7),
    .I0(main_gw5ddrphy_bitslip17_o[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_17_s41.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_18_s41 (
    .F(n12153_7),
    .I0(main_gw5ddrphy_bitslip18_o[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_18_s41.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_19_s41 (
    .F(n12152_7),
    .I0(main_gw5ddrphy_bitslip19_o[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_19_s41.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_20_s41 (
    .F(n12151_7),
    .I0(main_gw5ddrphy_bitslip20_o[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_20_s41.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_21_s41 (
    .F(n12150_7),
    .I0(main_gw5ddrphy_bitslip21_o[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_21_s41.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_22_s41 (
    .F(n12149_7),
    .I0(main_gw5ddrphy_bitslip22_o[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_22_s41.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_23_s41 (
    .F(n12148_7),
    .I0(main_gw5ddrphy_bitslip23_o[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_23_s41.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_24_s41 (
    .F(n12147_7),
    .I0(main_gw5ddrphy_bitslip24_o[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_24_s41.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_25_s41 (
    .F(n12146_7),
    .I0(main_gw5ddrphy_bitslip25_o[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_25_s41.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_26_s41 (
    .F(n12145_7),
    .I0(main_gw5ddrphy_bitslip26_o[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_26_s41.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_27_s41 (
    .F(n12144_7),
    .I0(main_gw5ddrphy_bitslip27_o[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_27_s41.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_28_s41 (
    .F(n12143_7),
    .I0(main_gw5ddrphy_bitslip28_o[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_28_s41.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_29_s41 (
    .F(n12142_7),
    .I0(main_gw5ddrphy_bitslip29_o[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_29_s41.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_30_s41 (
    .F(n12141_7),
    .I0(main_gw5ddrphy_bitslip30_o[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_30_s41.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_31_s41 (
    .F(n12140_7),
    .I0(main_gw5ddrphy_bitslip31_o[1]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_31_s41.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_0_s42 (
    .F(n12139_7),
    .I0(main_gw5ddrphy_bitslip0_o[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_0_s42.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_1_s42 (
    .F(n12138_7),
    .I0(main_gw5ddrphy_bitslip1_o[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_1_s42.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_2_s42 (
    .F(n12137_7),
    .I0(main_gw5ddrphy_bitslip2_o[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_2_s42.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_3_s42 (
    .F(n12136_7),
    .I0(main_gw5ddrphy_bitslip3_o[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_3_s42.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_4_s42 (
    .F(n12135_7),
    .I0(main_gw5ddrphy_bitslip4_o[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_4_s42.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_5_s42 (
    .F(n12134_7),
    .I0(main_gw5ddrphy_bitslip5_o[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_5_s42.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_6_s42 (
    .F(n12133_7),
    .I0(main_gw5ddrphy_bitslip6_o[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_6_s42.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_7_s42 (
    .F(n12132_7),
    .I0(main_gw5ddrphy_bitslip7_o[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_7_s42.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_8_s42 (
    .F(n12131_7),
    .I0(main_gw5ddrphy_bitslip8_o[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_8_s42.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_9_s42 (
    .F(n12130_7),
    .I0(main_gw5ddrphy_bitslip9_o[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_9_s42.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_10_s42 (
    .F(n12129_7),
    .I0(main_gw5ddrphy_bitslip10_o[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_10_s42.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_11_s42 (
    .F(n12128_7),
    .I0(main_gw5ddrphy_bitslip11_o[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_11_s42.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_12_s42 (
    .F(n12127_7),
    .I0(main_gw5ddrphy_bitslip12_o[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_12_s42.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_13_s42 (
    .F(n12126_7),
    .I0(main_gw5ddrphy_bitslip13_o[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_13_s42.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_14_s42 (
    .F(n12125_7),
    .I0(main_gw5ddrphy_bitslip14_o[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_14_s42.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_15_s42 (
    .F(n12124_7),
    .I0(main_gw5ddrphy_bitslip15_o[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_15_s42.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_16_s42 (
    .F(n12123_7),
    .I0(main_gw5ddrphy_bitslip16_o[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_16_s42.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_17_s42 (
    .F(n12122_7),
    .I0(main_gw5ddrphy_bitslip17_o[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_17_s42.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_18_s42 (
    .F(n12121_7),
    .I0(main_gw5ddrphy_bitslip18_o[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_18_s42.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_19_s42 (
    .F(n12120_7),
    .I0(main_gw5ddrphy_bitslip19_o[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_19_s42.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_20_s42 (
    .F(n12119_7),
    .I0(main_gw5ddrphy_bitslip20_o[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_20_s42.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_21_s42 (
    .F(n12118_7),
    .I0(main_gw5ddrphy_bitslip21_o[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_21_s42.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_22_s42 (
    .F(n12117_7),
    .I0(main_gw5ddrphy_bitslip22_o[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_22_s42.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_23_s42 (
    .F(n12116_7),
    .I0(main_gw5ddrphy_bitslip23_o[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_23_s42.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_24_s42 (
    .F(n12115_7),
    .I0(main_gw5ddrphy_bitslip24_o[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_24_s42.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_25_s42 (
    .F(n12114_7),
    .I0(main_gw5ddrphy_bitslip25_o[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_25_s42.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_26_s42 (
    .F(n12113_7),
    .I0(main_gw5ddrphy_bitslip26_o[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_26_s42.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_27_s42 (
    .F(n12112_7),
    .I0(main_gw5ddrphy_bitslip27_o[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_27_s42.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_28_s42 (
    .F(n12111_7),
    .I0(main_gw5ddrphy_bitslip28_o[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_28_s42.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_29_s42 (
    .F(n12110_7),
    .I0(main_gw5ddrphy_bitslip29_o[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_29_s42.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_30_s42 (
    .F(n12109_7),
    .I0(main_gw5ddrphy_bitslip30_o[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_30_s42.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_31_s42 (
    .F(n12108_7),
    .I0(main_gw5ddrphy_bitslip31_o[2]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_31_s42.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_0_s43 (
    .F(n12107_7),
    .I0(main_gw5ddrphy_bitslip0_o[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_0_s43.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_1_s43 (
    .F(n12106_7),
    .I0(main_gw5ddrphy_bitslip1_o[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_1_s43.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_2_s43 (
    .F(n12105_7),
    .I0(main_gw5ddrphy_bitslip2_o[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_2_s43.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_3_s43 (
    .F(n12104_7),
    .I0(main_gw5ddrphy_bitslip3_o[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_3_s43.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_4_s43 (
    .F(n12103_7),
    .I0(main_gw5ddrphy_bitslip4_o[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_4_s43.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_5_s43 (
    .F(n12102_7),
    .I0(main_gw5ddrphy_bitslip5_o[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_5_s43.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_6_s43 (
    .F(n12101_7),
    .I0(main_gw5ddrphy_bitslip6_o[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_6_s43.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_7_s43 (
    .F(n12100_7),
    .I0(main_gw5ddrphy_bitslip7_o[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_7_s43.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_8_s43 (
    .F(n12099_7),
    .I0(main_gw5ddrphy_bitslip8_o[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_8_s43.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_9_s43 (
    .F(n12098_7),
    .I0(main_gw5ddrphy_bitslip9_o[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_9_s43.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_10_s43 (
    .F(n12097_7),
    .I0(main_gw5ddrphy_bitslip10_o[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_10_s43.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_11_s43 (
    .F(n12096_7),
    .I0(main_gw5ddrphy_bitslip11_o[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_11_s43.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_12_s43 (
    .F(n12095_7),
    .I0(main_gw5ddrphy_bitslip12_o[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_12_s43.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_13_s43 (
    .F(n12094_7),
    .I0(main_gw5ddrphy_bitslip13_o[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_13_s43.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_14_s43 (
    .F(n12093_7),
    .I0(main_gw5ddrphy_bitslip14_o[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_14_s43.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_15_s43 (
    .F(n12092_7),
    .I0(main_gw5ddrphy_bitslip15_o[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_15_s43.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_16_s43 (
    .F(n12091_7),
    .I0(main_gw5ddrphy_bitslip16_o[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_16_s43.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_17_s43 (
    .F(n12090_7),
    .I0(main_gw5ddrphy_bitslip17_o[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_17_s43.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_18_s43 (
    .F(n12089_7),
    .I0(main_gw5ddrphy_bitslip18_o[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_18_s43.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_19_s43 (
    .F(n12088_7),
    .I0(main_gw5ddrphy_bitslip19_o[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_19_s43.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_20_s43 (
    .F(n12087_7),
    .I0(main_gw5ddrphy_bitslip20_o[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_20_s43.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_21_s43 (
    .F(n12086_7),
    .I0(main_gw5ddrphy_bitslip21_o[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_21_s43.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_22_s43 (
    .F(n12085_7),
    .I0(main_gw5ddrphy_bitslip22_o[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_22_s43.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_23_s43 (
    .F(n12084_7),
    .I0(main_gw5ddrphy_bitslip23_o[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_23_s43.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_24_s43 (
    .F(n12083_7),
    .I0(main_gw5ddrphy_bitslip24_o[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_24_s43.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_25_s43 (
    .F(n12082_7),
    .I0(main_gw5ddrphy_bitslip25_o[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_25_s43.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_26_s43 (
    .F(n12081_7),
    .I0(main_gw5ddrphy_bitslip26_o[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_26_s43.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_27_s43 (
    .F(n12080_7),
    .I0(main_gw5ddrphy_bitslip27_o[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_27_s43.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_28_s43 (
    .F(n12079_7),
    .I0(main_gw5ddrphy_bitslip28_o[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_28_s43.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_29_s43 (
    .F(n12078_7),
    .I0(main_gw5ddrphy_bitslip29_o[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_29_s43.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_30_s43 (
    .F(n12077_7),
    .I0(main_gw5ddrphy_bitslip30_o[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_30_s43.INIT=8'h80;
  LUT3 main_basesoc_wb_sdram_dat_r_31_s43 (
    .F(n12076_8),
    .I0(main_gw5ddrphy_bitslip31_o[3]),
    .I1(main_basesoc_sdram_storage[0]),
    .I2(builder_new_master_rdata_valid13) 
);
defparam main_basesoc_wb_sdram_dat_r_31_s43.INIT=8'h80;
  LUT3 n30406_s11 (
    .F(n30406_15),
    .I0(n30406_4),
    .I1(n30406_5),
    .I2(builder_done) 
);
defparam n30406_s11.INIT=8'h70;
  LUT3 n1410_s5 (
    .F(n1410_11),
    .I0(main_basesoc_tx_count[3]),
    .I1(n1410_6),
    .I2(main_basesoc_tx_tick) 
);
defparam n1410_s5.INIT=8'h60;
  LUT2 main_basesoc_serial_tx_rs232phytx_next_value_ce1_s3 (
    .F(main_basesoc_serial_tx_rs232phytx_next_value_ce1),
    .I0(main_basesoc_tx_tick),
    .I1(builder_rs232phytx_state) 
);
defparam main_basesoc_serial_tx_rs232phytx_next_value_ce1_s3.INIT=4'hB;
  LUT3 n1412_s4 (
    .F(n1412_10),
    .I0(main_basesoc_tx_tick),
    .I1(main_basesoc_tx_count[1]),
    .I2(main_basesoc_tx_count[0]) 
);
defparam n1412_s4.INIT=8'h28;
  LUT3 n1413_s4 (
    .F(n1413_9),
    .I0(main_basesoc_tx_tick),
    .I1(builder_rs232phytx_state),
    .I2(main_basesoc_tx_count[0]) 
);
defparam n1413_s4.INIT=8'h4A;
  LUT3 n1477_s5 (
    .F(n1477_11),
    .I0(main_basesoc_rx_count[3]),
    .I1(n1477_6),
    .I2(main_basesoc_rx_tick) 
);
defparam n1477_s5.INIT=8'h60;
  LUT2 main_basesoc_rx_count_rs232phyrx_next_value_ce0_s3 (
    .F(main_basesoc_rx_count_rs232phyrx_next_value_ce0),
    .I0(main_basesoc_rx_tick),
    .I1(builder_rs232phyrx_state) 
);
defparam main_basesoc_rx_count_rs232phyrx_next_value_ce0_s3.INIT=4'hB;
  LUT3 n1479_s4 (
    .F(n1479_10),
    .I0(main_basesoc_rx_tick),
    .I1(main_basesoc_rx_count[1]),
    .I2(main_basesoc_rx_count[0]) 
);
defparam n1479_s4.INIT=8'h28;
  LUT3 n1480_s4 (
    .F(n1480_9),
    .I0(main_basesoc_rx_tick),
    .I1(builder_rs232phyrx_state),
    .I2(main_basesoc_rx_count[0]) 
);
defparam n1480_s4.INIT=8'h4A;
  LUT3 n16867_s9 (
    .F(n16867_15),
    .I0(main_gw5ddrphy_dly_sel_storage[0]),
    .I1(n16867_13),
    .I2(n16867_11) 
);
defparam n16867_s9.INIT=8'h80;
  LUT3 n16939_s1 (
    .F(n16939_5),
    .I0(n16867_13),
    .I1(n16867_11),
    .I2(main_gw5ddrphy_dly_sel_storage[1]) 
);
defparam n16939_s1.INIT=8'h80;
  LUT3 n17011_s1 (
    .F(n17011_5),
    .I0(n16867_13),
    .I1(n16867_11),
    .I2(main_gw5ddrphy_dly_sel_storage[2]) 
);
defparam n17011_s1.INIT=8'h80;
  LUT3 n17083_s1 (
    .F(n17083_5),
    .I0(n16867_13),
    .I1(n16867_11),
    .I2(main_gw5ddrphy_dly_sel_storage[3]) 
);
defparam n17083_s1.INIT=8'h80;
  LUT3 n17641_s2 (
    .F(n17641_7),
    .I0(main_basesoc_sdram_bankmachine0_wrport_we),
    .I1(main_basesoc_sdram_bankmachine0_produce[1]),
    .I2(main_basesoc_sdram_bankmachine0_produce[0]) 
);
defparam n17641_s2.INIT=8'h6C;
  LUT2 n17642_s3 (
    .F(n17642_8),
    .I0(main_basesoc_sdram_bankmachine0_wrport_we),
    .I1(main_basesoc_sdram_bankmachine0_produce[0]) 
);
defparam n17642_s3.INIT=4'h6;
  LUT2 n17709_s6 (
    .F(n17709_12),
    .I0(main_basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .I1(main_basesoc_sdram_bankmachine0_twtpcon_ready) 
);
defparam n17709_s6.INIT=4'h9;
  LUT2 n17724_s6 (
    .F(n17724_12),
    .I0(main_basesoc_sdram_bankmachine0_trccon_count[0]),
    .I1(main_basesoc_sdram_bankmachine0_trccon_ready) 
);
defparam n17724_s6.INIT=4'h9;
  LUT2 n17737_s6 (
    .F(n17737_12),
    .I0(main_basesoc_sdram_bankmachine0_trascon_count[0]),
    .I1(main_basesoc_sdram_bankmachine0_trascon_ready) 
);
defparam n17737_s6.INIT=4'h9;
  LUT3 n17782_s2 (
    .F(n17782_7),
    .I0(main_basesoc_sdram_bankmachine1_wrport_we),
    .I1(main_basesoc_sdram_bankmachine1_produce[1]),
    .I2(main_basesoc_sdram_bankmachine1_produce[0]) 
);
defparam n17782_s2.INIT=8'h6C;
  LUT2 n17783_s3 (
    .F(n17783_8),
    .I0(main_basesoc_sdram_bankmachine1_wrport_we),
    .I1(main_basesoc_sdram_bankmachine1_produce[0]) 
);
defparam n17783_s3.INIT=4'h6;
  LUT2 main_basesoc_sdram_bankmachine1_do_read_s1 (
    .F(main_basesoc_sdram_bankmachine1_do_read),
    .I0(main_basesoc_sdram_bankmachine1_syncfifo1_readable),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine1_do_read_s1.INIT=4'h8;
  LUT2 n17850_s6 (
    .F(n17850_12),
    .I0(main_basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .I1(main_basesoc_sdram_bankmachine1_twtpcon_ready) 
);
defparam n17850_s6.INIT=4'h9;
  LUT2 n17865_s6 (
    .F(n17865_12),
    .I0(main_basesoc_sdram_bankmachine1_trccon_count[0]),
    .I1(main_basesoc_sdram_bankmachine1_trccon_ready) 
);
defparam n17865_s6.INIT=4'h9;
  LUT2 n17878_s6 (
    .F(n17878_12),
    .I0(main_basesoc_sdram_bankmachine1_trascon_count[0]),
    .I1(main_basesoc_sdram_bankmachine1_trascon_ready) 
);
defparam n17878_s6.INIT=4'h9;
  LUT3 n17923_s2 (
    .F(n17923_7),
    .I0(main_basesoc_sdram_bankmachine2_wrport_we),
    .I1(main_basesoc_sdram_bankmachine2_produce[1]),
    .I2(main_basesoc_sdram_bankmachine2_produce[0]) 
);
defparam n17923_s2.INIT=8'h6C;
  LUT2 n17924_s3 (
    .F(n17924_8),
    .I0(main_basesoc_sdram_bankmachine2_wrport_we),
    .I1(main_basesoc_sdram_bankmachine2_produce[0]) 
);
defparam n17924_s3.INIT=4'h6;
  LUT2 n17991_s6 (
    .F(n17991_12),
    .I0(main_basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .I1(main_basesoc_sdram_bankmachine2_twtpcon_ready) 
);
defparam n17991_s6.INIT=4'h9;
  LUT2 n18006_s6 (
    .F(n18006_12),
    .I0(main_basesoc_sdram_bankmachine2_trccon_count[0]),
    .I1(main_basesoc_sdram_bankmachine2_trccon_ready) 
);
defparam n18006_s6.INIT=4'h9;
  LUT2 n18019_s6 (
    .F(n18019_12),
    .I0(main_basesoc_sdram_bankmachine2_trascon_count[0]),
    .I1(main_basesoc_sdram_bankmachine2_trascon_ready) 
);
defparam n18019_s6.INIT=4'h9;
  LUT3 n18064_s2 (
    .F(n18064_7),
    .I0(main_basesoc_sdram_bankmachine3_wrport_we),
    .I1(main_basesoc_sdram_bankmachine3_produce[1]),
    .I2(main_basesoc_sdram_bankmachine3_produce[0]) 
);
defparam n18064_s2.INIT=8'h6C;
  LUT2 n18065_s3 (
    .F(n18065_8),
    .I0(main_basesoc_sdram_bankmachine3_wrport_we),
    .I1(main_basesoc_sdram_bankmachine3_produce[0]) 
);
defparam n18065_s3.INIT=4'h6;
  LUT3 main_basesoc_sdram_bankmachine3_do_read_s3 (
    .F(main_basesoc_sdram_bankmachine3_do_read),
    .I0(main_basesoc_sdram_bankmachine3_do_read_4),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_valid),
    .I2(main_basesoc_sdram_bankmachine3_syncfifo3_readable) 
);
defparam main_basesoc_sdram_bankmachine3_do_read_s3.INIT=8'hB0;
  LUT2 n18132_s6 (
    .F(n18132_12),
    .I0(main_basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .I1(main_basesoc_sdram_bankmachine3_twtpcon_ready) 
);
defparam n18132_s6.INIT=4'h9;
  LUT2 n18147_s6 (
    .F(n18147_12),
    .I0(main_basesoc_sdram_bankmachine3_trccon_count[0]),
    .I1(main_basesoc_sdram_bankmachine3_trccon_ready) 
);
defparam n18147_s6.INIT=4'h9;
  LUT2 n18160_s6 (
    .F(n18160_12),
    .I0(main_basesoc_sdram_bankmachine3_trascon_count[0]),
    .I1(main_basesoc_sdram_bankmachine3_trascon_ready) 
);
defparam n18160_s6.INIT=4'h9;
  LUT3 n18205_s2 (
    .F(n18205_7),
    .I0(main_basesoc_sdram_bankmachine4_wrport_we),
    .I1(main_basesoc_sdram_bankmachine4_produce[1]),
    .I2(main_basesoc_sdram_bankmachine4_produce[0]) 
);
defparam n18205_s2.INIT=8'h6C;
  LUT2 n18206_s3 (
    .F(n18206_8),
    .I0(main_basesoc_sdram_bankmachine4_wrport_we),
    .I1(main_basesoc_sdram_bankmachine4_produce[0]) 
);
defparam n18206_s3.INIT=4'h6;
  LUT2 main_basesoc_sdram_bankmachine4_do_read_s1 (
    .F(main_basesoc_sdram_bankmachine4_do_read),
    .I0(main_basesoc_sdram_bankmachine4_syncfifo4_readable),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine4_do_read_s1.INIT=4'h8;
  LUT2 n18273_s6 (
    .F(n18273_12),
    .I0(main_basesoc_sdram_bankmachine4_twtpcon_count[0]),
    .I1(main_basesoc_sdram_bankmachine4_twtpcon_ready) 
);
defparam n18273_s6.INIT=4'h9;
  LUT2 n18288_s6 (
    .F(n18288_12),
    .I0(main_basesoc_sdram_bankmachine4_trccon_count[0]),
    .I1(main_basesoc_sdram_bankmachine4_trccon_ready) 
);
defparam n18288_s6.INIT=4'h9;
  LUT2 n18301_s6 (
    .F(n18301_12),
    .I0(main_basesoc_sdram_bankmachine4_trascon_count[0]),
    .I1(main_basesoc_sdram_bankmachine4_trascon_ready) 
);
defparam n18301_s6.INIT=4'h9;
  LUT3 n18346_s2 (
    .F(n18346_7),
    .I0(main_basesoc_sdram_bankmachine5_wrport_we),
    .I1(main_basesoc_sdram_bankmachine5_produce[1]),
    .I2(main_basesoc_sdram_bankmachine5_produce[0]) 
);
defparam n18346_s2.INIT=8'h6C;
  LUT2 n18347_s3 (
    .F(n18347_8),
    .I0(main_basesoc_sdram_bankmachine5_wrport_we),
    .I1(main_basesoc_sdram_bankmachine5_produce[0]) 
);
defparam n18347_s3.INIT=4'h6;
  LUT2 main_basesoc_sdram_bankmachine5_do_read_s1 (
    .F(main_basesoc_sdram_bankmachine5_do_read),
    .I0(main_basesoc_sdram_bankmachine5_syncfifo5_readable),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine5_do_read_s1.INIT=4'h8;
  LUT2 n18414_s6 (
    .F(n18414_12),
    .I0(main_basesoc_sdram_bankmachine5_twtpcon_count[0]),
    .I1(main_basesoc_sdram_bankmachine5_twtpcon_ready) 
);
defparam n18414_s6.INIT=4'h9;
  LUT2 n18429_s6 (
    .F(n18429_12),
    .I0(main_basesoc_sdram_bankmachine5_trccon_count[0]),
    .I1(main_basesoc_sdram_bankmachine5_trccon_ready) 
);
defparam n18429_s6.INIT=4'h9;
  LUT2 n18442_s6 (
    .F(n18442_12),
    .I0(main_basesoc_sdram_bankmachine5_trascon_count[0]),
    .I1(main_basesoc_sdram_bankmachine5_trascon_ready) 
);
defparam n18442_s6.INIT=4'h9;
  LUT3 n18487_s2 (
    .F(n18487_7),
    .I0(main_basesoc_sdram_bankmachine6_wrport_we),
    .I1(main_basesoc_sdram_bankmachine6_produce[1]),
    .I2(main_basesoc_sdram_bankmachine6_produce[0]) 
);
defparam n18487_s2.INIT=8'h6C;
  LUT2 n18488_s3 (
    .F(n18488_8),
    .I0(main_basesoc_sdram_bankmachine6_wrport_we),
    .I1(main_basesoc_sdram_bankmachine6_produce[0]) 
);
defparam n18488_s3.INIT=4'h6;
  LUT2 main_basesoc_sdram_bankmachine6_do_read_s1 (
    .F(main_basesoc_sdram_bankmachine6_do_read),
    .I0(main_basesoc_sdram_bankmachine6_syncfifo6_readable),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine6_do_read_s1.INIT=4'h8;
  LUT2 n18555_s6 (
    .F(n18555_12),
    .I0(main_basesoc_sdram_bankmachine6_twtpcon_count[0]),
    .I1(main_basesoc_sdram_bankmachine6_twtpcon_ready) 
);
defparam n18555_s6.INIT=4'h9;
  LUT2 n18570_s6 (
    .F(n18570_12),
    .I0(main_basesoc_sdram_bankmachine6_trccon_count[0]),
    .I1(main_basesoc_sdram_bankmachine6_trccon_ready) 
);
defparam n18570_s6.INIT=4'h9;
  LUT2 n18583_s6 (
    .F(n18583_12),
    .I0(main_basesoc_sdram_bankmachine6_trascon_count[0]),
    .I1(main_basesoc_sdram_bankmachine6_trascon_ready) 
);
defparam n18583_s6.INIT=4'h9;
  LUT3 n18628_s2 (
    .F(n18628_7),
    .I0(main_basesoc_sdram_bankmachine7_wrport_we),
    .I1(main_basesoc_sdram_bankmachine7_produce[1]),
    .I2(main_basesoc_sdram_bankmachine7_produce[0]) 
);
defparam n18628_s2.INIT=8'h6C;
  LUT2 n18629_s3 (
    .F(n18629_8),
    .I0(main_basesoc_sdram_bankmachine7_wrport_we),
    .I1(main_basesoc_sdram_bankmachine7_produce[0]) 
);
defparam n18629_s3.INIT=4'h6;
  LUT2 main_basesoc_sdram_bankmachine7_do_read_s1 (
    .F(main_basesoc_sdram_bankmachine7_do_read),
    .I0(main_basesoc_sdram_bankmachine7_syncfifo7_readable),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine7_do_read_s1.INIT=4'h8;
  LUT2 n18696_s6 (
    .F(n18696_12),
    .I0(main_basesoc_sdram_bankmachine7_twtpcon_count[0]),
    .I1(main_basesoc_sdram_bankmachine7_twtpcon_ready) 
);
defparam n18696_s6.INIT=4'h9;
  LUT2 n18711_s6 (
    .F(n18711_12),
    .I0(main_basesoc_sdram_bankmachine7_trccon_count[0]),
    .I1(main_basesoc_sdram_bankmachine7_trccon_ready) 
);
defparam n18711_s6.INIT=4'h9;
  LUT2 n18724_s6 (
    .F(n18724_12),
    .I0(main_basesoc_sdram_bankmachine7_trascon_count[0]),
    .I1(main_basesoc_sdram_bankmachine7_trascon_ready) 
);
defparam n18724_s6.INIT=4'h9;
  LUT2 n19148_s6 (
    .F(n19148_12),
    .I0(main_basesoc_sdram_twtrcon_count[0]),
    .I1(main_basesoc_sdram_twtrcon_ready) 
);
defparam n19148_s6.INIT=4'h9;
  LUT2 n19238_s3 (
    .F(n19238_9),
    .I0(main_count_21_10),
    .I1(main_count[0]) 
);
defparam n19238_s3.INIT=4'h2;
  LUT4 main_count_21_s4 (
    .F(main_count_21_10),
    .I0(main_count[0]),
    .I1(main_count[1]),
    .I2(main_done_4),
    .I3(main_done_5) 
);
defparam main_count_21_s4.INIT=16'hEFFF;
  LUT3 n16063_s4 (
    .F(n16063_9),
    .I0(builder_grant),
    .I1(n16062_4),
    .I2(main_basesoc_dbus_stb) 
);
defparam n16063_s4.INIT=8'hE8;
  LUT2 main_basesoc_rx_count_rs232phyrx_next_value0_3_s3 (
    .F(main_basesoc_rx_count_rs232phyrx_next_value0_3_7),
    .I0(n1500_7),
    .I1(builder_rs232phyrx_state) 
);
defparam main_basesoc_rx_count_rs232phyrx_next_value0_3_s3.INIT=4'h6;
  LUT4 n1500_s3 (
    .F(n1500_7),
    .I0(builder_rs232phyrx_state),
    .I1(builder_multiregimpl0_regs1),
    .I2(main_basesoc_rx_rx_d),
    .I3(n1500_4) 
);
defparam n1500_s3.INIT=16'hFF10;
  LUT2 main_basesoc_sdram_zqcs_executer_counter_5_s6 (
    .F(main_basesoc_sdram_zqcs_executer_counter_5_13),
    .I0(main_basesoc_sdram_zqcs_executer_counter_5_9),
    .I1(main_basesoc_sdram_zqcs_executer_counter_5_10) 
);
defparam main_basesoc_sdram_zqcs_executer_counter_5_s6.INIT=4'hB;
  LUT4 n17675_s2 (
    .F(n17675_7),
    .I0(main_basesoc_sdram_bankmachine0_wrport_we),
    .I1(main_basesoc_sdram_bankmachine0_level[1]),
    .I2(main_basesoc_sdram_bankmachine0_level[0]),
    .I3(main_basesoc_sdram_bankmachine0_do_read) 
);
defparam n17675_s2.INIT=16'hC96C;
  LUT2 main_basesoc_sdram_bankmachine0_level_3_s4 (
    .F(main_basesoc_sdram_bankmachine0_level_3_11),
    .I0(main_basesoc_sdram_bankmachine0_wrport_we),
    .I1(main_basesoc_sdram_bankmachine0_do_read) 
);
defparam main_basesoc_sdram_bankmachine0_level_3_s4.INIT=4'h6;
  LUT3 n17676_s2 (
    .F(n17676_7),
    .I0(main_basesoc_sdram_bankmachine0_wrport_we),
    .I1(main_basesoc_sdram_bankmachine0_level[0]),
    .I2(main_basesoc_sdram_bankmachine0_do_read) 
);
defparam n17676_s2.INIT=8'h96;
  LUT3 n17714_s4 (
    .F(n17714_10),
    .I0(main_basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .I1(main_basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .I2(n31026_4) 
);
defparam n17714_s4.INIT=8'hF9;
  LUT2 main_basesoc_sdram_bankmachine0_twtpcon_count_2_s4 (
    .F(main_basesoc_sdram_bankmachine0_twtpcon_count_2_10),
    .I0(main_basesoc_sdram_bankmachine0_twtpcon_ready),
    .I1(n31026_4) 
);
defparam main_basesoc_sdram_bankmachine0_twtpcon_count_2_s4.INIT=4'hD;
  LUT3 n17728_s3 (
    .F(n17728_8),
    .I0(main_basesoc_sdram_bankmachine0_trccon_count_1_14),
    .I1(n17728_10),
    .I2(main_basesoc_sdram_bankmachine0_trccon_count[1]) 
);
defparam n17728_s3.INIT=8'hD8;
  LUT3 n17728_s4 (
    .F(n17728_10),
    .I0(main_basesoc_sdram_bankmachine0_trccon_count[0]),
    .I1(main_basesoc_sdram_bankmachine0_trccon_count[1]),
    .I2(n31028_6) 
);
defparam n17728_s4.INIT=8'hF9;
  LUT3 n17741_s3 (
    .F(n17741_8),
    .I0(main_basesoc_sdram_bankmachine0_trascon_count_1_14),
    .I1(n17741_10),
    .I2(main_basesoc_sdram_bankmachine0_trascon_count[1]) 
);
defparam n17741_s3.INIT=8'hD8;
  LUT3 n17741_s4 (
    .F(n17741_10),
    .I0(main_basesoc_sdram_bankmachine0_trascon_count[0]),
    .I1(n31028_6),
    .I2(main_basesoc_sdram_bankmachine0_trascon_count[1]) 
);
defparam n17741_s4.INIT=8'hED;
  LUT3 n17855_s4 (
    .F(n17855_10),
    .I0(main_basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .I1(main_basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .I2(n31033_4) 
);
defparam n17855_s4.INIT=8'hF9;
  LUT2 main_basesoc_sdram_bankmachine1_twtpcon_count_2_s4 (
    .F(main_basesoc_sdram_bankmachine1_twtpcon_count_2_10),
    .I0(main_basesoc_sdram_bankmachine1_twtpcon_ready),
    .I1(n31033_4) 
);
defparam main_basesoc_sdram_bankmachine1_twtpcon_count_2_s4.INIT=4'hD;
  LUT3 n17869_s4 (
    .F(n17869_10),
    .I0(main_basesoc_sdram_bankmachine1_trccon_count[0]),
    .I1(main_basesoc_sdram_bankmachine1_trccon_count[1]),
    .I2(n31035_9) 
);
defparam n17869_s4.INIT=8'hF9;
  LUT3 n17882_s4 (
    .F(n17882_10),
    .I0(main_basesoc_sdram_bankmachine1_trascon_count[0]),
    .I1(n31035_9),
    .I2(main_basesoc_sdram_bankmachine1_trascon_count[1]) 
);
defparam n17882_s4.INIT=8'hED;
  LUT4 n17957_s2 (
    .F(n17957_7),
    .I0(main_basesoc_sdram_bankmachine2_wrport_we),
    .I1(main_basesoc_sdram_bankmachine2_level[1]),
    .I2(main_basesoc_sdram_bankmachine2_level[0]),
    .I3(main_basesoc_sdram_bankmachine2_do_read) 
);
defparam n17957_s2.INIT=16'hC96C;
  LUT2 main_basesoc_sdram_bankmachine2_level_3_s4 (
    .F(main_basesoc_sdram_bankmachine2_level_3_11),
    .I0(main_basesoc_sdram_bankmachine2_wrport_we),
    .I1(main_basesoc_sdram_bankmachine2_do_read) 
);
defparam main_basesoc_sdram_bankmachine2_level_3_s4.INIT=4'h6;
  LUT3 n17958_s2 (
    .F(n17958_7),
    .I0(main_basesoc_sdram_bankmachine2_wrport_we),
    .I1(main_basesoc_sdram_bankmachine2_level[0]),
    .I2(main_basesoc_sdram_bankmachine2_do_read) 
);
defparam n17958_s2.INIT=8'h96;
  LUT3 n18010_s4 (
    .F(n18010_10),
    .I0(main_basesoc_sdram_bankmachine2_trccon_count[0]),
    .I1(main_basesoc_sdram_bankmachine2_trccon_count[1]),
    .I2(n31042_7) 
);
defparam n18010_s4.INIT=8'hF9;
  LUT3 n18023_s4 (
    .F(n18023_10),
    .I0(main_basesoc_sdram_bankmachine2_trascon_count[0]),
    .I1(n31042_7),
    .I2(main_basesoc_sdram_bankmachine2_trascon_count[1]) 
);
defparam n18023_s4.INIT=8'hED;
  LUT3 n18151_s4 (
    .F(n18151_10),
    .I0(main_basesoc_sdram_bankmachine3_trccon_count[0]),
    .I1(main_basesoc_sdram_bankmachine3_trccon_count[1]),
    .I2(n31049_6) 
);
defparam n18151_s4.INIT=8'hF9;
  LUT3 n18164_s4 (
    .F(n18164_10),
    .I0(main_basesoc_sdram_bankmachine3_trascon_count[0]),
    .I1(n31049_6),
    .I2(main_basesoc_sdram_bankmachine3_trascon_count[1]) 
);
defparam n18164_s4.INIT=8'hED;
  LUT3 n18278_s4 (
    .F(n18278_10),
    .I0(main_basesoc_sdram_bankmachine4_twtpcon_count[0]),
    .I1(main_basesoc_sdram_bankmachine4_twtpcon_count[1]),
    .I2(n31054_4) 
);
defparam n18278_s4.INIT=8'hF9;
  LUT2 main_basesoc_sdram_bankmachine4_twtpcon_count_2_s4 (
    .F(main_basesoc_sdram_bankmachine4_twtpcon_count_2_10),
    .I0(main_basesoc_sdram_bankmachine4_twtpcon_ready),
    .I1(n31054_4) 
);
defparam main_basesoc_sdram_bankmachine4_twtpcon_count_2_s4.INIT=4'hD;
  LUT3 n18419_s4 (
    .F(n18419_10),
    .I0(main_basesoc_sdram_bankmachine5_twtpcon_count[0]),
    .I1(main_basesoc_sdram_bankmachine5_twtpcon_count[1]),
    .I2(n19182_4) 
);
defparam n18419_s4.INIT=8'hF9;
  LUT2 main_basesoc_sdram_bankmachine5_twtpcon_count_2_s4 (
    .F(main_basesoc_sdram_bankmachine5_twtpcon_count_2_10),
    .I0(main_basesoc_sdram_bankmachine5_twtpcon_ready),
    .I1(n19182_4) 
);
defparam main_basesoc_sdram_bankmachine5_twtpcon_count_2_s4.INIT=4'hD;
  LUT3 n18560_s4 (
    .F(n18560_10),
    .I0(main_basesoc_sdram_bankmachine6_twtpcon_count[0]),
    .I1(main_basesoc_sdram_bankmachine6_twtpcon_count[1]),
    .I2(n31068_4) 
);
defparam n18560_s4.INIT=8'hF9;
  LUT2 main_basesoc_sdram_bankmachine6_twtpcon_count_2_s4 (
    .F(main_basesoc_sdram_bankmachine6_twtpcon_count_2_10),
    .I0(main_basesoc_sdram_bankmachine6_twtpcon_ready),
    .I1(n31068_4) 
);
defparam main_basesoc_sdram_bankmachine6_twtpcon_count_2_s4.INIT=4'hD;
  LUT3 n18574_s3 (
    .F(n18574_8),
    .I0(main_basesoc_sdram_bankmachine6_trccon_count_1_14),
    .I1(n18574_10),
    .I2(main_basesoc_sdram_bankmachine6_trccon_count[1]) 
);
defparam n18574_s3.INIT=8'hD8;
  LUT3 n18574_s4 (
    .F(n18574_10),
    .I0(main_basesoc_sdram_bankmachine6_trccon_count[0]),
    .I1(main_basesoc_sdram_bankmachine6_trccon_count[1]),
    .I2(n31070_4) 
);
defparam n18574_s4.INIT=8'hF9;
  LUT3 n18587_s3 (
    .F(n18587_8),
    .I0(main_basesoc_sdram_bankmachine6_trascon_count_1_14),
    .I1(n18587_10),
    .I2(main_basesoc_sdram_bankmachine6_trascon_count[1]) 
);
defparam n18587_s3.INIT=8'hD8;
  LUT3 n18587_s4 (
    .F(n18587_10),
    .I0(main_basesoc_sdram_bankmachine6_trascon_count[0]),
    .I1(n31070_4),
    .I2(main_basesoc_sdram_bankmachine6_trascon_count[1]) 
);
defparam n18587_s4.INIT=8'hED;
  LUT3 n18701_s4 (
    .F(n18701_10),
    .I0(main_basesoc_sdram_bankmachine7_twtpcon_count[0]),
    .I1(main_basesoc_sdram_bankmachine7_twtpcon_count[1]),
    .I2(n19182_5) 
);
defparam n18701_s4.INIT=8'hF9;
  LUT2 main_basesoc_sdram_bankmachine7_twtpcon_count_2_s4 (
    .F(main_basesoc_sdram_bankmachine7_twtpcon_count_2_10),
    .I0(main_basesoc_sdram_bankmachine7_twtpcon_ready),
    .I1(n19182_5) 
);
defparam main_basesoc_sdram_bankmachine7_twtpcon_count_2_s4.INIT=4'hD;
  LUT3 main_basesoc_sdram_time0_4_s7 (
    .F(main_basesoc_sdram_time0_4_15),
    .I0(main_basesoc_sdram_time0[4]),
    .I1(main_basesoc_sdram_time0_4_10),
    .I2(main_basesoc_sdram_time0_4_9) 
);
defparam main_basesoc_sdram_time0_4_s7.INIT=8'hBF;
  LUT3 n18761_s5 (
    .F(n18761_11),
    .I0(main_basesoc_sdram_time1[1]),
    .I1(main_basesoc_sdram_time1[0]),
    .I2(builder_array_muxed1_10_11) 
);
defparam n18761_s5.INIT=8'h9F;
  LUT2 main_basesoc_sdram_time1_3_s6 (
    .F(main_basesoc_sdram_time1_3_14),
    .I0(builder_array_muxed1_10_11),
    .I1(main_basesoc_sdram_time1_3_11) 
);
defparam main_basesoc_sdram_time1_3_s6.INIT=4'h7;
  LUT3 n18762_s4 (
    .F(n18762_9),
    .I0(main_basesoc_sdram_time1[0]),
    .I1(builder_array_muxed1_10_11),
    .I2(main_basesoc_sdram_time1_3_11) 
);
defparam n18762_s4.INIT=8'hB7;
  LUT3 n19153_s4 (
    .F(n19153_10),
    .I0(main_basesoc_sdram_twtrcon_count[0]),
    .I1(main_basesoc_sdram_twtrcon_count[1]),
    .I2(builder_array_muxed13_10) 
);
defparam n19153_s4.INIT=8'hF9;
  LUT2 main_basesoc_sdram_twtrcon_count_2_s4 (
    .F(main_basesoc_sdram_twtrcon_count_2_10),
    .I0(main_basesoc_sdram_twtrcon_ready),
    .I1(builder_array_muxed13_10) 
);
defparam main_basesoc_sdram_twtrcon_count_2_s4.INIT=4'hD;
  LUT2 main_basesoc_rx_data_rs232phyrx_next_value_ce1_s2 (
    .F(main_basesoc_rx_data_rs232phyrx_next_value_ce1),
    .I0(main_basesoc_rx_tick),
    .I1(builder_rs232phyrx_state) 
);
defparam main_basesoc_rx_data_rs232phyrx_next_value_ce1_s2.INIT=4'h8;
  LUT3 builder_wishbone2csr_next_state_1_s15 (
    .F(builder_wishbone2csr_next_state_1_22),
    .I0(builder_wishbone2csr_state[1]),
    .I1(builder_wishbone2csr_state[0]),
    .I2(builder_interface0_cyc) 
);
defparam builder_wishbone2csr_next_state_1_s15.INIT=8'h4C;
  LUT2 builder_wishbone2csr_next_state_1_s16 (
    .F(builder_wishbone2csr_next_state_1_24),
    .I0(builder_wishbone2csr_state[1]),
    .I1(builder_wishbone2csr_state[0]) 
);
defparam builder_wishbone2csr_next_state_1_s16.INIT=4'h4;
  LUT3 n17155_s2 (
    .F(n17155_6),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_basesoc_sdram_dfi_p0_rddata_en),
    .I2(n17155_4) 
);
defparam n17155_s2.INIT=8'h8D;
  LUT3 n17156_s2 (
    .F(n17156_6),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_basesoc_sdram_dfi_p1_wrdata_en),
    .I2(n17156_4) 
);
defparam n17156_s2.INIT=8'h8D;
  LUT3 builder_bankmachine5_next_state_0_s17 (
    .F(builder_bankmachine5_next_state_0_26),
    .I0(n7944_3),
    .I1(main_basesoc_sdram_bankmachine5_row_opened),
    .I2(main_basesoc_sdram_bankmachine5_pipe_valid_source_valid) 
);
defparam builder_bankmachine5_next_state_0_s17.INIT=8'hB0;
  LUT4 n17816_s2 (
    .F(n17816_10),
    .I0(main_basesoc_sdram_bankmachine1_level[1]),
    .I1(main_basesoc_sdram_bankmachine1_level[0]),
    .I2(main_basesoc_sdram_bankmachine1_wrport_we),
    .I3(main_basesoc_sdram_bankmachine1_do_read) 
);
defparam n17816_s2.INIT=16'hA96A;
  LUT4 n18239_s2 (
    .F(n18239_7),
    .I0(main_basesoc_sdram_bankmachine4_level[1]),
    .I1(main_basesoc_sdram_bankmachine4_level[0]),
    .I2(main_basesoc_sdram_bankmachine4_wrport_we),
    .I3(main_basesoc_sdram_bankmachine4_do_read) 
);
defparam n18239_s2.INIT=16'hA96A;
  LUT4 n18380_s2 (
    .F(n18380_7),
    .I0(main_basesoc_sdram_bankmachine5_level[1]),
    .I1(main_basesoc_sdram_bankmachine5_level[0]),
    .I2(main_basesoc_sdram_bankmachine5_wrport_we),
    .I3(main_basesoc_sdram_bankmachine5_do_read) 
);
defparam n18380_s2.INIT=16'hA96A;
  LUT4 n18521_s2 (
    .F(n18521_7),
    .I0(main_basesoc_sdram_bankmachine6_level[1]),
    .I1(main_basesoc_sdram_bankmachine6_level[0]),
    .I2(main_basesoc_sdram_bankmachine6_wrport_we),
    .I3(main_basesoc_sdram_bankmachine6_do_read) 
);
defparam n18521_s2.INIT=16'hA96A;
  LUT4 n18662_s2 (
    .F(n18662_7),
    .I0(main_basesoc_sdram_bankmachine7_level[1]),
    .I1(main_basesoc_sdram_bankmachine7_level[0]),
    .I2(main_basesoc_sdram_bankmachine7_wrport_we),
    .I3(main_basesoc_sdram_bankmachine7_do_read) 
);
defparam n18662_s2.INIT=16'hA96A;
  LUT4 n17882_s5 (
    .F(n17882_12),
    .I0(main_basesoc_sdram_bankmachine1_trascon_ready),
    .I1(n31035_9),
    .I2(n17882_10),
    .I3(main_basesoc_sdram_bankmachine1_trascon_count[1]) 
);
defparam n17882_s5.INIT=16'hF2D0;
  LUT4 n17869_s5 (
    .F(n17869_12),
    .I0(main_basesoc_sdram_bankmachine1_trccon_ready),
    .I1(n31035_9),
    .I2(n17869_10),
    .I3(main_basesoc_sdram_bankmachine1_trccon_count[1]) 
);
defparam n17869_s5.INIT=16'hF2D0;
  LUT4 n18023_s5 (
    .F(n18023_12),
    .I0(main_basesoc_sdram_bankmachine2_trascon_ready),
    .I1(n31042_7),
    .I2(n18023_10),
    .I3(main_basesoc_sdram_bankmachine2_trascon_count[1]) 
);
defparam n18023_s5.INIT=16'hF2D0;
  LUT4 n18010_s5 (
    .F(n18010_12),
    .I0(main_basesoc_sdram_bankmachine2_trccon_ready),
    .I1(n31042_7),
    .I2(n18010_10),
    .I3(main_basesoc_sdram_bankmachine2_trccon_count[1]) 
);
defparam n18010_s5.INIT=16'hF2D0;
  LUT4 n18164_s5 (
    .F(n18164_12),
    .I0(main_basesoc_sdram_bankmachine3_trascon_ready),
    .I1(n31049_6),
    .I2(n18164_10),
    .I3(main_basesoc_sdram_bankmachine3_trascon_count[1]) 
);
defparam n18164_s5.INIT=16'hF2D0;
  LUT4 n18151_s5 (
    .F(n18151_12),
    .I0(main_basesoc_sdram_bankmachine3_trccon_ready),
    .I1(n31049_6),
    .I2(n18151_10),
    .I3(main_basesoc_sdram_bankmachine3_trccon_count[1]) 
);
defparam n18151_s5.INIT=16'hF2D0;
  LUT4 n12348_s12 (
    .F(n12348_19),
    .I0(builder_litedramwishbone2native_state[0]),
    .I1(builder_litedramwishbone2native_state[1]),
    .I2(main_basesoc_aborted),
    .I3(main_basesoc_aborted_13) 
);
defparam n12348_s12.INIT=16'h6066;
  LUT4 main_basesoc_tx_count_rs232phytx_next_value0_3_s5 (
    .F(main_basesoc_tx_count_rs232phytx_next_value0_3_11),
    .I0(builder_rs232phytx_state),
    .I1(main_basesoc_uart_tx_fifo_readable),
    .I2(n1425_4),
    .I3(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_count_rs232phytx_next_value0_3_s5.INIT=16'h0BF4;
  LUT4 n18742_s6 (
    .F(n18742_13),
    .I0(main_basesoc_sdram_time0[4]),
    .I1(main_basesoc_sdram_time0_4_10),
    .I2(main_basesoc_sdram_time0_4_9),
    .I3(main_basesoc_sdram_time0_4_15) 
);
defparam n18742_s6.INIT=16'h6F00;
  LUT4 n18746_s6 (
    .F(n18746_13),
    .I0(main_basesoc_sdram_time0_4_15),
    .I1(main_basesoc_sdram_time0_4_9),
    .I2(main_basesoc_sdram_time0[0]),
    .I3(main_basesoc_sdram_time0[0]) 
);
defparam n18746_s6.INIT=16'h7F2A;
  LUT3 builder_bankmachine1_next_state_1_s23 (
    .F(builder_bankmachine1_next_state_1_33),
    .I0(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_6),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_24),
    .I2(builder_bankmachine1_next_state_2_22) 
);
defparam builder_bankmachine1_next_state_1_s23.INIT=8'h80;
  LUT4 n17714_s5 (
    .F(n17714_12),
    .I0(main_basesoc_sdram_bankmachine0_twtpcon_ready),
    .I1(n31026_4),
    .I2(n17714_10),
    .I3(main_basesoc_sdram_bankmachine0_twtpcon_count[1]) 
);
defparam n17714_s5.INIT=16'hF2D0;
  LUT4 n17855_s5 (
    .F(n17855_12),
    .I0(main_basesoc_sdram_bankmachine1_twtpcon_ready),
    .I1(n31033_4),
    .I2(n17855_10),
    .I3(main_basesoc_sdram_bankmachine1_twtpcon_count[1]) 
);
defparam n17855_s5.INIT=16'hF2D0;
  LUT4 n18278_s5 (
    .F(n18278_12),
    .I0(main_basesoc_sdram_bankmachine4_twtpcon_ready),
    .I1(n31054_4),
    .I2(n18278_10),
    .I3(main_basesoc_sdram_bankmachine4_twtpcon_count[1]) 
);
defparam n18278_s5.INIT=16'hF2D0;
  LUT4 n18419_s5 (
    .F(n18419_12),
    .I0(main_basesoc_sdram_bankmachine5_twtpcon_ready),
    .I1(n19182_4),
    .I2(n18419_10),
    .I3(main_basesoc_sdram_bankmachine5_twtpcon_count[1]) 
);
defparam n18419_s5.INIT=16'hF2D0;
  LUT4 n18560_s5 (
    .F(n18560_12),
    .I0(main_basesoc_sdram_bankmachine6_twtpcon_ready),
    .I1(n31068_4),
    .I2(n18560_10),
    .I3(main_basesoc_sdram_bankmachine6_twtpcon_count[1]) 
);
defparam n18560_s5.INIT=16'hF2D0;
  LUT4 n18701_s5 (
    .F(n18701_12),
    .I0(main_basesoc_sdram_bankmachine7_twtpcon_ready),
    .I1(n19182_5),
    .I2(n18701_10),
    .I3(main_basesoc_sdram_bankmachine7_twtpcon_count[1]) 
);
defparam n18701_s5.INIT=16'hF2D0;
  LUT3 n22042_s4 (
    .F(n22042_9),
    .I0(main_basesoc_sdram_trrdcon_valid_4),
    .I1(main_basesoc_sdram_trrdcon_valid_30),
    .I2(main_basesoc_sdram_trrdcon_valid_6) 
);
defparam n22042_s4.INIT=8'hBF;
  LUT4 n19153_s5 (
    .F(n19153_12),
    .I0(main_basesoc_sdram_twtrcon_ready),
    .I1(builder_array_muxed13_10),
    .I2(n19153_10),
    .I3(main_basesoc_sdram_twtrcon_count[1]) 
);
defparam n19153_s5.INIT=16'hF2D0;
  LUT4 n16268_s5 (
    .F(n16268_11),
    .I0(main_basesoc_tx_phase[27]),
    .I1(main_basesoc_tx_phase[26]),
    .I2(main_basesoc_tx_phase[24]),
    .I3(main_basesoc_tx_phase[25]) 
);
defparam n16268_s5.INIT=16'h8000;
  LUT4 n16352_s6 (
    .F(n16352_13),
    .I0(main_basesoc_rx_phase[21]),
    .I1(main_basesoc_rx_phase[20]),
    .I2(n16354_9),
    .I3(main_basesoc_rx_phase[19]) 
);
defparam n16352_s6.INIT=16'h6566;
  LUT4 n16870_s5 (
    .F(n16870_12),
    .I0(main_gw5ddrphy_dly_sel_storage[0]),
    .I1(n16867_13),
    .I2(n16867_11),
    .I3(main_gw5ddrphy_bitslip0_value[0]) 
);
defparam n16870_s5.INIT=16'h7F80;
  LUT4 n16942_s5 (
    .F(n16942_12),
    .I0(n16867_13),
    .I1(n16867_11),
    .I2(main_gw5ddrphy_dly_sel_storage[1]),
    .I3(main_gw5ddrphy_bitslip8_value[0]) 
);
defparam n16942_s5.INIT=16'h7F80;
  LUT4 n17014_s5 (
    .F(n17014_12),
    .I0(n16867_13),
    .I1(n16867_11),
    .I2(main_gw5ddrphy_dly_sel_storage[2]),
    .I3(main_gw5ddrphy_bitslip16_value[0]) 
);
defparam n17014_s5.INIT=16'h7F80;
  LUT4 n17086_s5 (
    .F(n17086_12),
    .I0(n16867_13),
    .I1(n16867_11),
    .I2(main_gw5ddrphy_dly_sel_storage[3]),
    .I3(main_gw5ddrphy_bitslip24_value[0]) 
);
defparam n17086_s5.INIT=16'h7F80;
  LUT4 n1479_s5 (
    .F(n1479_12),
    .I0(main_basesoc_rx_tick),
    .I1(builder_rs232phyrx_state),
    .I2(n1479_10),
    .I3(main_basesoc_rx_count[1]) 
);
defparam n1479_s5.INIT=16'hF4F0;
  LUT4 n1477_s6 (
    .F(n1477_13),
    .I0(n1477_11),
    .I1(main_basesoc_rx_tick),
    .I2(builder_rs232phyrx_state),
    .I3(main_basesoc_rx_count[3]) 
);
defparam n1477_s6.INIT=16'hBAAA;
  LUT4 n18072_s5 (
    .F(n18072_12),
    .I0(main_basesoc_sdram_bankmachine3_do_read_4),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_valid),
    .I2(main_basesoc_sdram_bankmachine3_syncfifo3_readable),
    .I3(main_basesoc_sdram_bankmachine3_consume[0]) 
);
defparam n18072_s5.INIT=16'h4FB0;
  LUT4 n31054_s3 (
    .F(n31054_7),
    .I0(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready_9),
    .I1(main_basesoc_sdram_choose_req_grant[2]),
    .I2(main_basesoc_sdram_choose_req_grant[0]),
    .I3(main_basesoc_sdram_choose_req_grant[1]) 
);
defparam n31054_s3.INIT=16'h0008;
  LUT4 n18761_s6 (
    .F(n18761_13),
    .I0(builder_array_muxed1_10_11),
    .I1(main_basesoc_sdram_time1_3_11),
    .I2(n18761_11),
    .I3(main_basesoc_sdram_time1[1]) 
);
defparam n18761_s6.INIT=16'hF870;
  LUT4 n19182_s6 (
    .F(n19182_10),
    .I0(main_basesoc_sdram_tccdcon_ready),
    .I1(main_basesoc_sdram_choose_req_grant[2]),
    .I2(main_basesoc_sdram_choose_req_grant[0]),
    .I3(main_basesoc_sdram_choose_req_grant[1]) 
);
defparam n19182_s6.INIT=16'h8000;
  LUT4 builder_bankmachine7_next_state_2_s20 (
    .F(builder_bankmachine7_next_state_2_27),
    .I0(main_basesoc_sdram_choose_req_grant[2]),
    .I1(main_basesoc_sdram_choose_req_grant[0]),
    .I2(main_basesoc_sdram_choose_req_grant[1]),
    .I3(builder_bankmachine7_next_state_2_22) 
);
defparam builder_bankmachine7_next_state_2_s20.INIT=16'h8000;
  LUT4 n1412_s5 (
    .F(n1412_12),
    .I0(main_basesoc_tx_tick),
    .I1(builder_rs232phytx_state),
    .I2(n1412_10),
    .I3(main_basesoc_tx_count[1]) 
);
defparam n1412_s5.INIT=16'hF4F0;
  LUT4 n1410_s6 (
    .F(n1410_13),
    .I0(n1410_11),
    .I1(main_basesoc_tx_tick),
    .I2(builder_rs232phytx_state),
    .I3(main_basesoc_tx_count[3]) 
);
defparam n1410_s6.INIT=16'hBAAA;
  LUT4 main_basesoc_sdram_bankmachine0_trascon_count_1_s6 (
    .F(main_basesoc_sdram_bankmachine0_trascon_count_1_14),
    .I0(main_basesoc_sdram_bankmachine0_trascon_ready),
    .I1(main_basesoc_sdram_trrdcon_valid_4),
    .I2(main_basesoc_sdram_trrdcon_valid_13),
    .I3(builder_bankmachine0_next_state_1_24) 
);
defparam main_basesoc_sdram_bankmachine0_trascon_count_1_s6.INIT=16'hF755;
  LUT4 main_basesoc_sdram_bankmachine0_trccon_count_1_s6 (
    .F(main_basesoc_sdram_bankmachine0_trccon_count_1_14),
    .I0(main_basesoc_sdram_bankmachine0_trccon_ready),
    .I1(main_basesoc_sdram_trrdcon_valid_4),
    .I2(main_basesoc_sdram_trrdcon_valid_13),
    .I3(builder_bankmachine0_next_state_1_24) 
);
defparam main_basesoc_sdram_bankmachine0_trccon_count_1_s6.INIT=16'hF755;
  LUT4 n31028_s3 (
    .F(n31028_8),
    .I0(sys_rst),
    .I1(main_basesoc_sdram_trrdcon_valid_4),
    .I2(main_basesoc_sdram_trrdcon_valid_13),
    .I3(builder_bankmachine0_next_state_1_24) 
);
defparam n31028_s3.INIT=16'hFBAA;
  LUT4 main_basesoc_sdram_bankmachine6_trascon_count_1_s6 (
    .F(main_basesoc_sdram_bankmachine6_trascon_count_1_14),
    .I0(main_basesoc_sdram_bankmachine6_trascon_ready),
    .I1(main_basesoc_sdram_trrdcon_valid_4),
    .I2(n31070_7),
    .I3(builder_bankmachine6_next_state_1_26) 
);
defparam main_basesoc_sdram_bankmachine6_trascon_count_1_s6.INIT=16'h7555;
  LUT4 main_basesoc_sdram_bankmachine6_trccon_count_1_s6 (
    .F(main_basesoc_sdram_bankmachine6_trccon_count_1_14),
    .I0(main_basesoc_sdram_bankmachine6_trccon_ready),
    .I1(main_basesoc_sdram_trrdcon_valid_4),
    .I2(n31070_7),
    .I3(builder_bankmachine6_next_state_1_26) 
);
defparam main_basesoc_sdram_bankmachine6_trccon_count_1_s6.INIT=16'h7555;
  LUT4 n31070_s4 (
    .F(n31070_9),
    .I0(sys_rst),
    .I1(main_basesoc_sdram_trrdcon_valid_4),
    .I2(n31070_7),
    .I3(builder_bankmachine6_next_state_1_26) 
);
defparam n31070_s4.INIT=16'hBAAA;
  LUT3 main_basesoc_sdram_bankmachine1_level_3_s7 (
    .F(main_basesoc_sdram_bankmachine1_level_3_16),
    .I0(main_basesoc_sdram_bankmachine1_wrport_we),
    .I1(main_basesoc_sdram_bankmachine1_syncfifo1_readable),
    .I2(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine1_level_3_s7.INIT=8'h6A;
  LUT4 n17817_s4 (
    .F(n17817_11),
    .I0(main_basesoc_sdram_bankmachine1_wrport_we),
    .I1(main_basesoc_sdram_bankmachine1_syncfifo1_readable),
    .I2(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready),
    .I3(main_basesoc_sdram_bankmachine1_level[0]) 
);
defparam n17817_s4.INIT=16'h956A;
  LUT3 n17790_s5 (
    .F(n17790_12),
    .I0(main_basesoc_sdram_bankmachine1_syncfifo1_readable),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready),
    .I2(main_basesoc_sdram_bankmachine1_consume[0]) 
);
defparam n17790_s5.INIT=8'h78;
  LUT4 n17789_s4 (
    .F(n17789_11),
    .I0(main_basesoc_sdram_bankmachine1_syncfifo1_readable),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready),
    .I2(main_basesoc_sdram_bankmachine1_consume[1]),
    .I3(main_basesoc_sdram_bankmachine1_consume[0]) 
);
defparam n17789_s4.INIT=16'h78F0;
  LUT3 main_basesoc_sdram_bankmachine4_level_3_s6 (
    .F(main_basesoc_sdram_bankmachine4_level_3_14),
    .I0(main_basesoc_sdram_bankmachine4_wrport_we),
    .I1(main_basesoc_sdram_bankmachine4_syncfifo4_readable),
    .I2(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine4_level_3_s6.INIT=8'h6A;
  LUT4 n18240_s4 (
    .F(n18240_11),
    .I0(main_basesoc_sdram_bankmachine4_wrport_we),
    .I1(main_basesoc_sdram_bankmachine4_syncfifo4_readable),
    .I2(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready),
    .I3(main_basesoc_sdram_bankmachine4_level[0]) 
);
defparam n18240_s4.INIT=16'h956A;
  LUT3 n18213_s5 (
    .F(n18213_12),
    .I0(main_basesoc_sdram_bankmachine4_syncfifo4_readable),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready),
    .I2(main_basesoc_sdram_bankmachine4_consume[0]) 
);
defparam n18213_s5.INIT=8'h78;
  LUT4 n18212_s4 (
    .F(n18212_11),
    .I0(main_basesoc_sdram_bankmachine4_syncfifo4_readable),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready),
    .I2(main_basesoc_sdram_bankmachine4_consume[1]),
    .I3(main_basesoc_sdram_bankmachine4_consume[0]) 
);
defparam n18212_s4.INIT=16'h78F0;
  LUT3 main_basesoc_sdram_bankmachine5_level_3_s7 (
    .F(main_basesoc_sdram_bankmachine5_level_3_16),
    .I0(main_basesoc_sdram_bankmachine5_wrport_we),
    .I1(main_basesoc_sdram_bankmachine5_syncfifo5_readable),
    .I2(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine5_level_3_s7.INIT=8'h6A;
  LUT4 n18381_s4 (
    .F(n18381_11),
    .I0(main_basesoc_sdram_bankmachine5_wrport_we),
    .I1(main_basesoc_sdram_bankmachine5_syncfifo5_readable),
    .I2(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready),
    .I3(main_basesoc_sdram_bankmachine5_level[0]) 
);
defparam n18381_s4.INIT=16'h956A;
  LUT3 n18354_s5 (
    .F(n18354_12),
    .I0(main_basesoc_sdram_bankmachine5_syncfifo5_readable),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready),
    .I2(main_basesoc_sdram_bankmachine5_consume[0]) 
);
defparam n18354_s5.INIT=8'h78;
  LUT4 n18353_s4 (
    .F(n18353_11),
    .I0(main_basesoc_sdram_bankmachine5_syncfifo5_readable),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready),
    .I2(main_basesoc_sdram_bankmachine5_consume[1]),
    .I3(main_basesoc_sdram_bankmachine5_consume[0]) 
);
defparam n18353_s4.INIT=16'h78F0;
  LUT3 main_basesoc_sdram_bankmachine6_level_3_s7 (
    .F(main_basesoc_sdram_bankmachine6_level_3_16),
    .I0(main_basesoc_sdram_bankmachine6_wrport_we),
    .I1(main_basesoc_sdram_bankmachine6_syncfifo6_readable),
    .I2(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine6_level_3_s7.INIT=8'h6A;
  LUT4 n18522_s4 (
    .F(n18522_11),
    .I0(main_basesoc_sdram_bankmachine6_wrport_we),
    .I1(main_basesoc_sdram_bankmachine6_syncfifo6_readable),
    .I2(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready),
    .I3(main_basesoc_sdram_bankmachine6_level[0]) 
);
defparam n18522_s4.INIT=16'h956A;
  LUT3 n18495_s5 (
    .F(n18495_12),
    .I0(main_basesoc_sdram_bankmachine6_syncfifo6_readable),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready),
    .I2(main_basesoc_sdram_bankmachine6_consume[0]) 
);
defparam n18495_s5.INIT=8'h78;
  LUT4 n18494_s4 (
    .F(n18494_11),
    .I0(main_basesoc_sdram_bankmachine6_syncfifo6_readable),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready),
    .I2(main_basesoc_sdram_bankmachine6_consume[1]),
    .I3(main_basesoc_sdram_bankmachine6_consume[0]) 
);
defparam n18494_s4.INIT=16'h78F0;
  LUT3 main_basesoc_sdram_bankmachine7_level_3_s7 (
    .F(main_basesoc_sdram_bankmachine7_level_3_16),
    .I0(main_basesoc_sdram_bankmachine7_wrport_we),
    .I1(main_basesoc_sdram_bankmachine7_syncfifo7_readable),
    .I2(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine7_level_3_s7.INIT=8'h6A;
  LUT4 n18663_s4 (
    .F(n18663_11),
    .I0(main_basesoc_sdram_bankmachine7_wrport_we),
    .I1(main_basesoc_sdram_bankmachine7_syncfifo7_readable),
    .I2(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready),
    .I3(main_basesoc_sdram_bankmachine7_level[0]) 
);
defparam n18663_s4.INIT=16'h956A;
  LUT3 n18636_s5 (
    .F(n18636_12),
    .I0(main_basesoc_sdram_bankmachine7_syncfifo7_readable),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready),
    .I2(main_basesoc_sdram_bankmachine7_consume[0]) 
);
defparam n18636_s5.INIT=8'h78;
  LUT4 n18635_s4 (
    .F(n18635_11),
    .I0(main_basesoc_sdram_bankmachine7_syncfifo7_readable),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready),
    .I2(main_basesoc_sdram_bankmachine7_consume[1]),
    .I3(main_basesoc_sdram_bankmachine7_consume[0]) 
);
defparam n18635_s4.INIT=16'h78F0;
  LUT3 n17593_s6 (
    .F(n17593_13),
    .I0(main_basesoc_sdram_zqcs_executer_counter_5_9),
    .I1(main_basesoc_sdram_zqcs_executer_counter_5_10),
    .I2(main_basesoc_sdram_zqcs_executer_counter[0]) 
);
defparam n17593_s6.INIT=8'h4B;
  LUT4 n17592_s5 (
    .F(n17592_12),
    .I0(main_basesoc_sdram_zqcs_executer_counter_5_9),
    .I1(main_basesoc_sdram_zqcs_executer_counter_5_10),
    .I2(main_basesoc_sdram_zqcs_executer_counter[1]),
    .I3(main_basesoc_sdram_zqcs_executer_counter[0]) 
);
defparam n17592_s5.INIT=16'h4BF0;
  LUT4 n1489_s5 (
    .F(n1489_12),
    .I0(main_basesoc_rx_tick),
    .I1(builder_rs232phyrx_state),
    .I2(main_basesoc_rx_data[1]),
    .I3(main_basesoc_rx_data[0]) 
);
defparam n1489_s5.INIT=16'hF780;
  LUT4 n1488_s5 (
    .F(n1488_12),
    .I0(main_basesoc_rx_tick),
    .I1(builder_rs232phyrx_state),
    .I2(main_basesoc_rx_data[2]),
    .I3(main_basesoc_rx_data[1]) 
);
defparam n1488_s5.INIT=16'hF780;
  LUT4 n1487_s5 (
    .F(n1487_12),
    .I0(main_basesoc_rx_tick),
    .I1(builder_rs232phyrx_state),
    .I2(main_basesoc_rx_data[3]),
    .I3(main_basesoc_rx_data[2]) 
);
defparam n1487_s5.INIT=16'hF780;
  LUT4 n1486_s5 (
    .F(n1486_12),
    .I0(main_basesoc_rx_tick),
    .I1(builder_rs232phyrx_state),
    .I2(main_basesoc_rx_data[4]),
    .I3(main_basesoc_rx_data[3]) 
);
defparam n1486_s5.INIT=16'hF780;
  LUT4 n1485_s5 (
    .F(n1485_12),
    .I0(main_basesoc_rx_tick),
    .I1(builder_rs232phyrx_state),
    .I2(main_basesoc_rx_data[5]),
    .I3(main_basesoc_rx_data[4]) 
);
defparam n1485_s5.INIT=16'hF780;
  LUT4 n1484_s5 (
    .F(n1484_12),
    .I0(main_basesoc_rx_tick),
    .I1(builder_rs232phyrx_state),
    .I2(main_basesoc_rx_data[6]),
    .I3(main_basesoc_rx_data[5]) 
);
defparam n1484_s5.INIT=16'hF780;
  LUT4 n1483_s5 (
    .F(n1483_12),
    .I0(main_basesoc_rx_tick),
    .I1(builder_rs232phyrx_state),
    .I2(main_basesoc_rx_data[7]),
    .I3(main_basesoc_rx_data[6]) 
);
defparam n1483_s5.INIT=16'hF780;
  LUT4 n1482_s5 (
    .F(n1482_12),
    .I0(main_basesoc_rx_tick),
    .I1(builder_rs232phyrx_state),
    .I2(builder_multiregimpl0_regs1),
    .I3(main_basesoc_rx_data[7]) 
);
defparam n1482_s5.INIT=16'hF780;
  LUT4 main_basesoc_sdram_bankmachine7_wrport_we_s5 (
    .F(main_basesoc_sdram_bankmachine7_wrport_we),
    .I0(builder_litedramwishbone2native_state[0]),
    .I1(builder_litedramwishbone2native_state[1]),
    .I2(main_basesoc_aborted_13),
    .I3(main_basesoc_sdram_bankmachine7_wrport_we_4) 
);
defparam main_basesoc_sdram_bankmachine7_wrport_we_s5.INIT=16'h9000;
  LUT4 main_basesoc_sdram_bankmachine6_wrport_we_s7 (
    .F(main_basesoc_sdram_bankmachine6_wrport_we),
    .I0(builder_litedramwishbone2native_state[0]),
    .I1(builder_litedramwishbone2native_state[1]),
    .I2(main_basesoc_aborted_13),
    .I3(main_basesoc_sdram_bankmachine6_wrport_we_4) 
);
defparam main_basesoc_sdram_bankmachine6_wrport_we_s7.INIT=16'h9000;
  LUT4 main_basesoc_sdram_bankmachine5_wrport_we_s5 (
    .F(main_basesoc_sdram_bankmachine5_wrport_we),
    .I0(builder_litedramwishbone2native_state[0]),
    .I1(builder_litedramwishbone2native_state[1]),
    .I2(main_basesoc_aborted_13),
    .I3(main_basesoc_sdram_bankmachine5_wrport_we_4) 
);
defparam main_basesoc_sdram_bankmachine5_wrport_we_s5.INIT=16'h9000;
  LUT4 main_basesoc_sdram_bankmachine4_wrport_we_s7 (
    .F(main_basesoc_sdram_bankmachine4_wrport_we),
    .I0(builder_litedramwishbone2native_state[0]),
    .I1(builder_litedramwishbone2native_state[1]),
    .I2(main_basesoc_aborted_13),
    .I3(main_basesoc_sdram_bankmachine4_wrport_we_4) 
);
defparam main_basesoc_sdram_bankmachine4_wrport_we_s7.INIT=16'h9000;
  LUT4 main_basesoc_sdram_bankmachine3_wrport_we_s7 (
    .F(main_basesoc_sdram_bankmachine3_wrport_we),
    .I0(builder_litedramwishbone2native_state[0]),
    .I1(builder_litedramwishbone2native_state[1]),
    .I2(main_basesoc_aborted_13),
    .I3(main_basesoc_sdram_bankmachine3_wrport_we_4) 
);
defparam main_basesoc_sdram_bankmachine3_wrport_we_s7.INIT=16'h9000;
  LUT4 main_basesoc_sdram_bankmachine2_wrport_we_s8 (
    .F(main_basesoc_sdram_bankmachine2_wrport_we),
    .I0(builder_litedramwishbone2native_state[0]),
    .I1(builder_litedramwishbone2native_state[1]),
    .I2(main_basesoc_aborted_13),
    .I3(main_basesoc_sdram_bankmachine2_wrport_we_4) 
);
defparam main_basesoc_sdram_bankmachine2_wrport_we_s8.INIT=16'h9000;
  LUT4 main_basesoc_sdram_bankmachine1_wrport_we_s5 (
    .F(main_basesoc_sdram_bankmachine1_wrport_we),
    .I0(builder_litedramwishbone2native_state[0]),
    .I1(builder_litedramwishbone2native_state[1]),
    .I2(main_basesoc_aborted_13),
    .I3(main_basesoc_sdram_bankmachine1_wrport_we_4) 
);
defparam main_basesoc_sdram_bankmachine1_wrport_we_s5.INIT=16'h9000;
  LUT4 main_basesoc_sdram_bankmachine0_wrport_we_s8 (
    .F(main_basesoc_sdram_bankmachine0_wrport_we),
    .I0(builder_litedramwishbone2native_state[0]),
    .I1(builder_litedramwishbone2native_state[1]),
    .I2(main_basesoc_aborted_13),
    .I3(main_basesoc_sdram_bankmachine0_wrport_we_5) 
);
defparam main_basesoc_sdram_bankmachine0_wrport_we_s8.INIT=16'h9000;
  LUT4 main_basesoc_uart_tx_fifo_wrport_we_1_s1 (
    .F(main_basesoc_uart_tx_fifo_wrport_we_1_4),
    .I0(n20220_6),
    .I1(builder_interface1_we),
    .I2(main_basesoc_uart_tx_fifo_level0[4]),
    .I3(main_basesoc_uart_tx_fifo_syncfifo_re_4) 
);
defparam main_basesoc_uart_tx_fifo_wrport_we_1_s1.INIT=16'hFBBB;
  LUT4 n26687_s1 (
    .F(n26687_5),
    .I0(sys_rst),
    .I1(main_basesoc_reset_storage[0]),
    .I2(main_basesoc_reset_re),
    .I3(main_basesoc_reset_storage[1]) 
);
defparam n26687_s1.INIT=16'hFFEA;
  LUT4 n5706_s3 (
    .F(n5706_7),
    .I0(builder_multiplexer_state[1]),
    .I1(builder_multiplexer_state[0]),
    .I2(builder_multiplexer_state[3]),
    .I3(builder_multiplexer_state[2]) 
);
defparam n5706_s3.INIT=16'h0002;
  LUT4 builder_bankmachine3_next_state_2_s22 (
    .F(builder_bankmachine3_next_state_2_29),
    .I0(builder_bankmachine3_state[0]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I2(builder_refresher_state[1]),
    .I3(builder_refresher_state[0]) 
);
defparam builder_bankmachine3_next_state_2_s22.INIT=16'h4544;
  LUT4 n16191_s5 (
    .F(n16191_13),
    .I0(n30406_4),
    .I1(n30406_5),
    .I2(builder_done),
    .I3(main_basesoc_bus_errors[0]) 
);
defparam n16191_s5.INIT=16'h8F70;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_0_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_0_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[0]),
    .I3(main_gw5ddrphy_bitslip0_o[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_0_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_1_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_1_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[1]),
    .I3(main_gw5ddrphy_bitslip1_o[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_1_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_2_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_2_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[2]),
    .I3(main_gw5ddrphy_bitslip2_o[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_2_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_3_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_3_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[3]),
    .I3(main_gw5ddrphy_bitslip3_o[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_3_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_4_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_4_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[4]),
    .I3(main_gw5ddrphy_bitslip4_o[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_4_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_5_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_5_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[5]),
    .I3(main_gw5ddrphy_bitslip5_o[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_5_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_6_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_6_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[6]),
    .I3(main_gw5ddrphy_bitslip6_o[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_6_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_7_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_7_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[7]),
    .I3(main_gw5ddrphy_bitslip7_o[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_7_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_8_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_8_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[8]),
    .I3(main_gw5ddrphy_bitslip8_o[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_8_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_9_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_9_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[9]),
    .I3(main_gw5ddrphy_bitslip9_o[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_9_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_10_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_10_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[10]),
    .I3(main_gw5ddrphy_bitslip10_o[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_10_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_11_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_11_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[11]),
    .I3(main_gw5ddrphy_bitslip11_o[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_11_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_12_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_12_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[12]),
    .I3(main_gw5ddrphy_bitslip12_o[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_12_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_13_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_13_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[13]),
    .I3(main_gw5ddrphy_bitslip13_o[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_13_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_14_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_14_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[14]),
    .I3(main_gw5ddrphy_bitslip14_o[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_14_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_15_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_15_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[15]),
    .I3(main_gw5ddrphy_bitslip15_o[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_15_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_16_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_16_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[16]),
    .I3(main_gw5ddrphy_bitslip16_o[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_16_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_17_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_17_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[17]),
    .I3(main_gw5ddrphy_bitslip17_o[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_17_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_18_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_18_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[18]),
    .I3(main_gw5ddrphy_bitslip18_o[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_18_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_19_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_19_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[19]),
    .I3(main_gw5ddrphy_bitslip19_o[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_19_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_20_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_20_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[20]),
    .I3(main_gw5ddrphy_bitslip20_o[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_20_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_21_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_21_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[21]),
    .I3(main_gw5ddrphy_bitslip21_o[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_21_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_22_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_22_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[22]),
    .I3(main_gw5ddrphy_bitslip22_o[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_22_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_23_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_23_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[23]),
    .I3(main_gw5ddrphy_bitslip23_o[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_23_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_24_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_24_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[24]),
    .I3(main_gw5ddrphy_bitslip24_o[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_24_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_25_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_25_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[25]),
    .I3(main_gw5ddrphy_bitslip25_o[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_25_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_26_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_26_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[26]),
    .I3(main_gw5ddrphy_bitslip26_o[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_26_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_27_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_27_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[27]),
    .I3(main_gw5ddrphy_bitslip27_o[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_27_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_28_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_28_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[28]),
    .I3(main_gw5ddrphy_bitslip28_o[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_28_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_29_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_29_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[29]),
    .I3(main_gw5ddrphy_bitslip29_o[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_29_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_30_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_30_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[30]),
    .I3(main_gw5ddrphy_bitslip30_o[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_30_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_31_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_31_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[31]),
    .I3(main_gw5ddrphy_bitslip31_o[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_31_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_32_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_32_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[32]),
    .I3(main_gw5ddrphy_bitslip0_o[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_32_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_33_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_33_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[33]),
    .I3(main_gw5ddrphy_bitslip1_o[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_33_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_34_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_34_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[34]),
    .I3(main_gw5ddrphy_bitslip2_o[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_34_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_35_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_35_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[35]),
    .I3(main_gw5ddrphy_bitslip3_o[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_35_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_36_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_36_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[36]),
    .I3(main_gw5ddrphy_bitslip4_o[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_36_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_37_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_37_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[37]),
    .I3(main_gw5ddrphy_bitslip5_o[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_37_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_38_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_38_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[38]),
    .I3(main_gw5ddrphy_bitslip6_o[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_38_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_39_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_39_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[39]),
    .I3(main_gw5ddrphy_bitslip7_o[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_39_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_40_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_40_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[40]),
    .I3(main_gw5ddrphy_bitslip8_o[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_40_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_41_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_41_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[41]),
    .I3(main_gw5ddrphy_bitslip9_o[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_41_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_42_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_42_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[42]),
    .I3(main_gw5ddrphy_bitslip10_o[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_42_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_43_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_43_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[43]),
    .I3(main_gw5ddrphy_bitslip11_o[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_43_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_44_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_44_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[44]),
    .I3(main_gw5ddrphy_bitslip12_o[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_44_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_45_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_45_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[45]),
    .I3(main_gw5ddrphy_bitslip13_o[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_45_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_46_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_46_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[46]),
    .I3(main_gw5ddrphy_bitslip14_o[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_46_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_47_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_47_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[47]),
    .I3(main_gw5ddrphy_bitslip15_o[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_47_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_48_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_48_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[48]),
    .I3(main_gw5ddrphy_bitslip16_o[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_48_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_49_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_49_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[49]),
    .I3(main_gw5ddrphy_bitslip17_o[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_49_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_50_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_50_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[50]),
    .I3(main_gw5ddrphy_bitslip18_o[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_50_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_51_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_51_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[51]),
    .I3(main_gw5ddrphy_bitslip19_o[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_51_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_52_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_52_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[52]),
    .I3(main_gw5ddrphy_bitslip20_o[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_52_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_53_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_53_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[53]),
    .I3(main_gw5ddrphy_bitslip21_o[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_53_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_54_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_54_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[54]),
    .I3(main_gw5ddrphy_bitslip22_o[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_54_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_55_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_55_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[55]),
    .I3(main_gw5ddrphy_bitslip23_o[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_55_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_56_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_56_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[56]),
    .I3(main_gw5ddrphy_bitslip24_o[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_56_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_57_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_57_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[57]),
    .I3(main_gw5ddrphy_bitslip25_o[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_57_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_58_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_58_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[58]),
    .I3(main_gw5ddrphy_bitslip26_o[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_58_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_59_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_59_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[59]),
    .I3(main_gw5ddrphy_bitslip27_o[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_59_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_60_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_60_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[60]),
    .I3(main_gw5ddrphy_bitslip28_o[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_60_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_61_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_61_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[61]),
    .I3(main_gw5ddrphy_bitslip29_o[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_61_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_62_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_62_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[62]),
    .I3(main_gw5ddrphy_bitslip30_o[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_62_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_63_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_63_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[63]),
    .I3(main_gw5ddrphy_bitslip31_o[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_63_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_64_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_64_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[64]),
    .I3(main_gw5ddrphy_bitslip0_o[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_64_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_65_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_65_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[65]),
    .I3(main_gw5ddrphy_bitslip1_o[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_65_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_66_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_66_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[66]),
    .I3(main_gw5ddrphy_bitslip2_o[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_66_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_67_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_67_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[67]),
    .I3(main_gw5ddrphy_bitslip3_o[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_67_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_68_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_68_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[68]),
    .I3(main_gw5ddrphy_bitslip4_o[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_68_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_69_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_69_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[69]),
    .I3(main_gw5ddrphy_bitslip5_o[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_69_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_70_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_70_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[70]),
    .I3(main_gw5ddrphy_bitslip6_o[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_70_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_71_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_71_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[71]),
    .I3(main_gw5ddrphy_bitslip7_o[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_71_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_72_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_72_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[72]),
    .I3(main_gw5ddrphy_bitslip8_o[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_72_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_73_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_73_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[73]),
    .I3(main_gw5ddrphy_bitslip9_o[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_73_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_74_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_74_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[74]),
    .I3(main_gw5ddrphy_bitslip10_o[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_74_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_75_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_75_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[75]),
    .I3(main_gw5ddrphy_bitslip11_o[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_75_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_76_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_76_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[76]),
    .I3(main_gw5ddrphy_bitslip12_o[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_76_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_77_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_77_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[77]),
    .I3(main_gw5ddrphy_bitslip13_o[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_77_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_78_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_78_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[78]),
    .I3(main_gw5ddrphy_bitslip14_o[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_78_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_79_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_79_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[79]),
    .I3(main_gw5ddrphy_bitslip15_o[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_79_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_80_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_80_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[80]),
    .I3(main_gw5ddrphy_bitslip16_o[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_80_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_81_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_81_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[81]),
    .I3(main_gw5ddrphy_bitslip17_o[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_81_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_82_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_82_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[82]),
    .I3(main_gw5ddrphy_bitslip18_o[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_82_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_83_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_83_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[83]),
    .I3(main_gw5ddrphy_bitslip19_o[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_83_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_84_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_84_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[84]),
    .I3(main_gw5ddrphy_bitslip20_o[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_84_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_85_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_85_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[85]),
    .I3(main_gw5ddrphy_bitslip21_o[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_85_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_86_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_86_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[86]),
    .I3(main_gw5ddrphy_bitslip22_o[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_86_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_87_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_87_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[87]),
    .I3(main_gw5ddrphy_bitslip23_o[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_87_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_88_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_88_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[88]),
    .I3(main_gw5ddrphy_bitslip24_o[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_88_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_89_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_89_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[89]),
    .I3(main_gw5ddrphy_bitslip25_o[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_89_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_90_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_90_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[90]),
    .I3(main_gw5ddrphy_bitslip26_o[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_90_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_91_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_91_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[91]),
    .I3(main_gw5ddrphy_bitslip27_o[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_91_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_92_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_92_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[92]),
    .I3(main_gw5ddrphy_bitslip28_o[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_92_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_93_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_93_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[93]),
    .I3(main_gw5ddrphy_bitslip29_o[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_93_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_94_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_94_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[94]),
    .I3(main_gw5ddrphy_bitslip30_o[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_94_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_95_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_95_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[95]),
    .I3(main_gw5ddrphy_bitslip31_o[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_95_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_96_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_96_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[96]),
    .I3(main_gw5ddrphy_bitslip0_o[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_96_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_97_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_97_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[97]),
    .I3(main_gw5ddrphy_bitslip1_o[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_97_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_98_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_98_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[98]),
    .I3(main_gw5ddrphy_bitslip2_o[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_98_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_99_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_99_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[99]),
    .I3(main_gw5ddrphy_bitslip3_o[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_99_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_100_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_100_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[100]),
    .I3(main_gw5ddrphy_bitslip4_o[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_100_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_101_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_101_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[101]),
    .I3(main_gw5ddrphy_bitslip5_o[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_101_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_102_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_102_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[102]),
    .I3(main_gw5ddrphy_bitslip6_o[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_102_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_103_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_103_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[103]),
    .I3(main_gw5ddrphy_bitslip7_o[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_103_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_104_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_104_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[104]),
    .I3(main_gw5ddrphy_bitslip8_o[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_104_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_105_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_105_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[105]),
    .I3(main_gw5ddrphy_bitslip9_o[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_105_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_106_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_106_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[106]),
    .I3(main_gw5ddrphy_bitslip10_o[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_106_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_107_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_107_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[107]),
    .I3(main_gw5ddrphy_bitslip11_o[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_107_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_108_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_108_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[108]),
    .I3(main_gw5ddrphy_bitslip12_o[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_108_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_109_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_109_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[109]),
    .I3(main_gw5ddrphy_bitslip13_o[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_109_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_110_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_110_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[110]),
    .I3(main_gw5ddrphy_bitslip14_o[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_110_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_111_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_111_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[111]),
    .I3(main_gw5ddrphy_bitslip15_o[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_111_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_112_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_112_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[112]),
    .I3(main_gw5ddrphy_bitslip16_o[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_112_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_113_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_113_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[113]),
    .I3(main_gw5ddrphy_bitslip17_o[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_113_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_114_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_114_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[114]),
    .I3(main_gw5ddrphy_bitslip18_o[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_114_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_115_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_115_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[115]),
    .I3(main_gw5ddrphy_bitslip19_o[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_115_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_116_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_116_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[116]),
    .I3(main_gw5ddrphy_bitslip20_o[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_116_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_117_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_117_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[117]),
    .I3(main_gw5ddrphy_bitslip21_o[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_117_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_118_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_118_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[118]),
    .I3(main_gw5ddrphy_bitslip22_o[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_118_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_119_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_119_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[119]),
    .I3(main_gw5ddrphy_bitslip23_o[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_119_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_120_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_120_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[120]),
    .I3(main_gw5ddrphy_bitslip24_o[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_120_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_121_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_121_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[121]),
    .I3(main_gw5ddrphy_bitslip25_o[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_121_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_122_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_122_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[122]),
    .I3(main_gw5ddrphy_bitslip26_o[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_122_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_123_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_123_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[123]),
    .I3(main_gw5ddrphy_bitslip27_o[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_123_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_124_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_124_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[124]),
    .I3(main_gw5ddrphy_bitslip28_o[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_124_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_125_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_125_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[125]),
    .I3(main_gw5ddrphy_bitslip29_o[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_125_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_126_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_126_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[126]),
    .I3(main_gw5ddrphy_bitslip30_o[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_126_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p1_rddata_127_s6 (
    .F(main_basesoc_sdram_csr_dfi_p1_rddata_127_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector1_rddata_status[127]),
    .I3(main_gw5ddrphy_bitslip31_o[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p1_rddata_127_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_0_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_0_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[0]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d0[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_0_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_1_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_1_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[1]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d1[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_1_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_2_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_2_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[2]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d2[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_2_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_3_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_3_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[3]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d3[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_3_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_4_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_4_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[4]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d4[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_4_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_5_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_5_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[5]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d5[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_5_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_6_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_6_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[6]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d6[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_6_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_7_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_7_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[7]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d7[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_7_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_8_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_8_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[8]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d8[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_8_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_9_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_9_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[9]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d9[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_9_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_10_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_10_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[10]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d10[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_10_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_11_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_11_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[11]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d11[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_11_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_12_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_12_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[12]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d12[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_12_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_13_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_13_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[13]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d13[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_13_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_14_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_14_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[14]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d14[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_14_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_15_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_15_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[15]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d15[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_15_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_16_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_16_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[16]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d16[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_16_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_17_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_17_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[17]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d17[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_17_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_18_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_18_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[18]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d18[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_18_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_19_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_19_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[19]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d19[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_19_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_20_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_20_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[20]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d20[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_20_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_21_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_21_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[21]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d21[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_21_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_22_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_22_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[22]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d22[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_22_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_23_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_23_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[23]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d23[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_23_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_24_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_24_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[24]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d24[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_24_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_25_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_25_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[25]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d25[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_25_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_26_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_26_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[26]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d26[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_26_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_27_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_27_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[27]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d27[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_27_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_28_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_28_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[28]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d28[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_28_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_29_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_29_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[29]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d29[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_29_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_30_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_30_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[30]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d30[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_30_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_31_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_31_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[31]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d31[0]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_31_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_32_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_32_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[32]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d0[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_32_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_33_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_33_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[33]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d1[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_33_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_34_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_34_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[34]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d2[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_34_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_35_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_35_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[35]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d3[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_35_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_36_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_36_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[36]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d4[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_36_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_37_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_37_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[37]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d5[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_37_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_38_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_38_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[38]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d6[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_38_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_39_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_39_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[39]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d7[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_39_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_40_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_40_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[40]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d8[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_40_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_41_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_41_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[41]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d9[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_41_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_42_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_42_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[42]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d10[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_42_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_43_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_43_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[43]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d11[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_43_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_44_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_44_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[44]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d12[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_44_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_45_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_45_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[45]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d13[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_45_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_46_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_46_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[46]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d14[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_46_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_47_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_47_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[47]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d15[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_47_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_48_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_48_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[48]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d16[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_48_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_49_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_49_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[49]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d17[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_49_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_50_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_50_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[50]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d18[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_50_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_51_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_51_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[51]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d19[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_51_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_52_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_52_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[52]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d20[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_52_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_53_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_53_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[53]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d21[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_53_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_54_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_54_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[54]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d22[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_54_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_55_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_55_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[55]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d23[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_55_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_56_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_56_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[56]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d24[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_56_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_57_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_57_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[57]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d25[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_57_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_58_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_58_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[58]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d26[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_58_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_59_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_59_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[59]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d27[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_59_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_60_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_60_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[60]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d28[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_60_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_61_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_61_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[61]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d29[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_61_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_62_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_62_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[62]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d30[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_62_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_63_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_63_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[63]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d31[1]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_63_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_64_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_64_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[64]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d0[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_64_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_65_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_65_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[65]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d1[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_65_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_66_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_66_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[66]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d2[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_66_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_67_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_67_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[67]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d3[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_67_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_68_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_68_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[68]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d4[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_68_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_69_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_69_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[69]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d5[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_69_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_70_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_70_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[70]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d6[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_70_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_71_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_71_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[71]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d7[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_71_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_72_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_72_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[72]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d8[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_72_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_73_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_73_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[73]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d9[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_73_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_74_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_74_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[74]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d10[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_74_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_75_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_75_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[75]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d11[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_75_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_76_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_76_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[76]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d12[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_76_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_77_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_77_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[77]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d13[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_77_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_78_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_78_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[78]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d14[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_78_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_79_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_79_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[79]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d15[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_79_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_80_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_80_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[80]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d16[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_80_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_81_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_81_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[81]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d17[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_81_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_82_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_82_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[82]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d18[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_82_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_83_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_83_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[83]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d19[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_83_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_84_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_84_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[84]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d20[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_84_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_85_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_85_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[85]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d21[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_85_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_86_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_86_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[86]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d22[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_86_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_87_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_87_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[87]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d23[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_87_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_88_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_88_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[88]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d24[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_88_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_89_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_89_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[89]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d25[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_89_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_90_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_90_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[90]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d26[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_90_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_91_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_91_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[91]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d27[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_91_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_92_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_92_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[92]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d28[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_92_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_93_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_93_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[93]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d29[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_93_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_94_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_94_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[94]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d30[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_94_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_95_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_95_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[95]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d31[2]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_95_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_96_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_96_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[96]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d0[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_96_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_97_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_97_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[97]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d1[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_97_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_98_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_98_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[98]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d2[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_98_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_99_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_99_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[99]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d3[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_99_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_100_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_100_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[100]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d4[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_100_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_101_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_101_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[101]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d5[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_101_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_102_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_102_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[102]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d6[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_102_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_103_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_103_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[103]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d7[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_103_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_104_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_104_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[104]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d8[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_104_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_105_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_105_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[105]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d9[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_105_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_106_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_106_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[106]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d10[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_106_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_107_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_107_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[107]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d11[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_107_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_108_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_108_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[108]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d12[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_108_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_109_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_109_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[109]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d13[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_109_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_110_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_110_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[110]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d14[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_110_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_111_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_111_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[111]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d15[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_111_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_112_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_112_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[112]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d16[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_112_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_113_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_113_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[113]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d17[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_113_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_114_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_114_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[114]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d18[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_114_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_115_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_115_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[115]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d19[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_115_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_116_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_116_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[116]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d20[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_116_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_117_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_117_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[117]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d21[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_117_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_118_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_118_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[118]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d22[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_118_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_119_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_119_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[119]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d23[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_119_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_120_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_120_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[120]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d24[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_120_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_121_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_121_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[121]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d25[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_121_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_122_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_122_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[122]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d26[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_122_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_123_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_123_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[123]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d27[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_123_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_124_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_124_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[124]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d28[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_124_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_125_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_125_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[125]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d29[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_125_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_126_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_126_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[126]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d30[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_126_s6.INIT=16'hF4B0;
  LUT4 main_basesoc_sdram_csr_dfi_p0_rddata_127_s6 (
    .F(main_basesoc_sdram_csr_dfi_p0_rddata_127_13),
    .I0(main_basesoc_sdram_storage[0]),
    .I1(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .I2(main_basesoc_sdram_phaseinjector0_rddata_status[127]),
    .I3(main_gw5ddrphy_dq_i_bitslip_o_d31[3]) 
);
defparam main_basesoc_sdram_csr_dfi_p0_rddata_127_s6.INIT=16'hF4B0;
  DFFPE DFFP_2 (
    .Q(builder_rst11),
    .D(GND),
    .CLK(main_crg_clkout0),
    .PRESET(n26841_3),
    .CE(VCC) 
);
  DFFPE DFFP_3 (
    .Q(sys_rst),
    .D(builder_rst11),
    .CLK(main_crg_clkout0),
    .PRESET(n26841_3),
    .CE(VCC) 
);
  DFFRE main_gw5ddrphy_freeze_s0 (
    .Q(main_gw5ddrphy_freeze),
    .D(VCC),
    .CLK(clk50_d),
    .RESET(n30396_6),
    .CE(n15908_6) 
);
defparam main_gw5ddrphy_freeze_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_stop1_s0 (
    .Q(main_gw5ddrphy_stop1),
    .D(VCC),
    .CLK(clk50_d),
    .RESET(n30395_3),
    .CE(n15911_4) 
);
defparam main_gw5ddrphy_stop1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_reset1_s0 (
    .Q(main_gw5ddrphy_reset1),
    .D(VCC),
    .CLK(clk50_d),
    .RESET(n30398_3),
    .CE(n15915_5) 
);
defparam main_gw5ddrphy_reset1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_pause1_s0 (
    .Q(main_gw5ddrphy_pause1),
    .D(VCC),
    .CLK(clk50_d),
    .RESET(n30397_6),
    .CE(n15931_6) 
);
defparam main_gw5ddrphy_pause1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_update_s0 (
    .Q(main_gw5ddrphy_update),
    .D(VCC),
    .CLK(clk50_d),
    .RESET(n30394_3),
    .CE(n15934_7) 
);
defparam main_gw5ddrphy_update_s0.INIT=1'b0;
  DFFRE builder_multiregimpl1_regs0_s0 (
    .Q(builder_multiregimpl1_regs0),
    .D(main_gw5ddrphy_lock0),
    .CLK(clk50_d),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl1_regs0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl1_regs1_s0 (
    .Q(builder_multiregimpl1_regs1),
    .D(builder_multiregimpl1_regs0),
    .CLK(clk50_d),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl1_regs1_s0.INIT=1'b0;
  DFFRE builder_slave_sel_r_3_s0 (
    .Q(builder_slave_sel_r[3]),
    .D(builder_slave_sel[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_slave_sel_r_3_s0.INIT=1'b0;
  DFFRE builder_slave_sel_r_2_s0 (
    .Q(builder_slave_sel_r[2]),
    .D(n22102_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_slave_sel_r_2_s0.INIT=1'b0;
  DFFRE builder_slave_sel_r_1_s0 (
    .Q(builder_slave_sel_r[1]),
    .D(builder_slave_sel[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_slave_sel_r_1_s0.INIT=1'b0;
  DFFRE builder_slave_sel_r_0_s0 (
    .Q(builder_slave_sel_r[0]),
    .D(builder_slave_sel[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_slave_sel_r_0_s0.INIT=1'b0;
  DFFSE builder_count_19_s0 (
    .Q(builder_count[19]),
    .D(n16066_2),
    .CLK(main_crg_clkout0),
    .SET(n22105_4),
    .CE(builder_count_19_8) 
);
defparam builder_count_19_s0.INIT=1'b1;
  DFFSE builder_count_18_s0 (
    .Q(builder_count[18]),
    .D(n16067_2),
    .CLK(main_crg_clkout0),
    .SET(n22105_4),
    .CE(builder_count_19_8) 
);
defparam builder_count_18_s0.INIT=1'b1;
  DFFSE builder_count_17_s0 (
    .Q(builder_count[17]),
    .D(n16068_2),
    .CLK(main_crg_clkout0),
    .SET(n22105_4),
    .CE(builder_count_19_8) 
);
defparam builder_count_17_s0.INIT=1'b1;
  DFFSE builder_count_16_s0 (
    .Q(builder_count[16]),
    .D(n16069_2),
    .CLK(main_crg_clkout0),
    .SET(n22105_4),
    .CE(builder_count_19_8) 
);
defparam builder_count_16_s0.INIT=1'b1;
  DFFRE builder_count_15_s0 (
    .Q(builder_count[15]),
    .D(n16070_2),
    .CLK(main_crg_clkout0),
    .RESET(n22105_4),
    .CE(builder_count_19_8) 
);
defparam builder_count_15_s0.INIT=1'b0;
  DFFSE builder_count_14_s0 (
    .Q(builder_count[14]),
    .D(n16071_2),
    .CLK(main_crg_clkout0),
    .SET(n22105_4),
    .CE(builder_count_19_8) 
);
defparam builder_count_14_s0.INIT=1'b1;
  DFFRE builder_count_13_s0 (
    .Q(builder_count[13]),
    .D(n16072_2),
    .CLK(main_crg_clkout0),
    .RESET(n22105_4),
    .CE(builder_count_19_8) 
);
defparam builder_count_13_s0.INIT=1'b0;
  DFFRE builder_count_12_s0 (
    .Q(builder_count[12]),
    .D(n16073_2),
    .CLK(main_crg_clkout0),
    .RESET(n22105_4),
    .CE(builder_count_19_8) 
);
defparam builder_count_12_s0.INIT=1'b0;
  DFFRE builder_count_11_s0 (
    .Q(builder_count[11]),
    .D(n16074_2),
    .CLK(main_crg_clkout0),
    .RESET(n22105_4),
    .CE(builder_count_19_8) 
);
defparam builder_count_11_s0.INIT=1'b0;
  DFFRE builder_count_10_s0 (
    .Q(builder_count[10]),
    .D(n16075_2),
    .CLK(main_crg_clkout0),
    .RESET(n22105_4),
    .CE(builder_count_19_8) 
);
defparam builder_count_10_s0.INIT=1'b0;
  DFFSE builder_count_9_s0 (
    .Q(builder_count[9]),
    .D(n16076_2),
    .CLK(main_crg_clkout0),
    .SET(n22105_4),
    .CE(builder_count_19_8) 
);
defparam builder_count_9_s0.INIT=1'b1;
  DFFRE builder_count_8_s0 (
    .Q(builder_count[8]),
    .D(n16077_2),
    .CLK(main_crg_clkout0),
    .RESET(n22105_4),
    .CE(builder_count_19_8) 
);
defparam builder_count_8_s0.INIT=1'b0;
  DFFRE builder_count_7_s0 (
    .Q(builder_count[7]),
    .D(n16078_2),
    .CLK(main_crg_clkout0),
    .RESET(n22105_4),
    .CE(builder_count_19_8) 
);
defparam builder_count_7_s0.INIT=1'b0;
  DFFSE builder_count_6_s0 (
    .Q(builder_count[6]),
    .D(n16079_2),
    .CLK(main_crg_clkout0),
    .SET(n22105_4),
    .CE(builder_count_19_8) 
);
defparam builder_count_6_s0.INIT=1'b1;
  DFFRE builder_count_5_s0 (
    .Q(builder_count[5]),
    .D(n16080_2),
    .CLK(main_crg_clkout0),
    .RESET(n22105_4),
    .CE(builder_count_19_8) 
);
defparam builder_count_5_s0.INIT=1'b0;
  DFFRE builder_count_4_s0 (
    .Q(builder_count[4]),
    .D(n16081_2),
    .CLK(main_crg_clkout0),
    .RESET(n22105_4),
    .CE(builder_count_19_8) 
);
defparam builder_count_4_s0.INIT=1'b0;
  DFFRE builder_count_3_s0 (
    .Q(builder_count[3]),
    .D(n16082_2),
    .CLK(main_crg_clkout0),
    .RESET(n22105_4),
    .CE(builder_count_19_8) 
);
defparam builder_count_3_s0.INIT=1'b0;
  DFFRE builder_count_2_s0 (
    .Q(builder_count[2]),
    .D(n16083_2),
    .CLK(main_crg_clkout0),
    .RESET(n22105_4),
    .CE(builder_count_19_8) 
);
defparam builder_count_2_s0.INIT=1'b0;
  DFFRE builder_count_1_s0 (
    .Q(builder_count[1]),
    .D(n16084_2),
    .CLK(main_crg_clkout0),
    .RESET(n22105_4),
    .CE(builder_count_19_8) 
);
defparam builder_count_1_s0.INIT=1'b0;
  DFFRE builder_count_0_s0 (
    .Q(builder_count[0]),
    .D(n16085_7),
    .CLK(main_crg_clkout0),
    .RESET(n22105_4),
    .CE(builder_count_19_8) 
);
defparam builder_count_0_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_31_s0 (
    .Q(main_basesoc_bus_errors[31]),
    .D(n16160_1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(n30406_15) 
);
defparam main_basesoc_bus_errors_31_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_30_s0 (
    .Q(main_basesoc_bus_errors[30]),
    .D(n16161_1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(n30406_15) 
);
defparam main_basesoc_bus_errors_30_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_29_s0 (
    .Q(main_basesoc_bus_errors[29]),
    .D(n16162_1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(n30406_15) 
);
defparam main_basesoc_bus_errors_29_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_28_s0 (
    .Q(main_basesoc_bus_errors[28]),
    .D(n16163_1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(n30406_15) 
);
defparam main_basesoc_bus_errors_28_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_27_s0 (
    .Q(main_basesoc_bus_errors[27]),
    .D(n16164_1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(n30406_15) 
);
defparam main_basesoc_bus_errors_27_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_26_s0 (
    .Q(main_basesoc_bus_errors[26]),
    .D(n16165_1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(n30406_15) 
);
defparam main_basesoc_bus_errors_26_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_25_s0 (
    .Q(main_basesoc_bus_errors[25]),
    .D(n16166_1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(n30406_15) 
);
defparam main_basesoc_bus_errors_25_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_24_s0 (
    .Q(main_basesoc_bus_errors[24]),
    .D(n16167_1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(n30406_15) 
);
defparam main_basesoc_bus_errors_24_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_23_s0 (
    .Q(main_basesoc_bus_errors[23]),
    .D(n16168_1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(n30406_15) 
);
defparam main_basesoc_bus_errors_23_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_22_s0 (
    .Q(main_basesoc_bus_errors[22]),
    .D(n16169_1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(n30406_15) 
);
defparam main_basesoc_bus_errors_22_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_21_s0 (
    .Q(main_basesoc_bus_errors[21]),
    .D(n16170_1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(n30406_15) 
);
defparam main_basesoc_bus_errors_21_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_20_s0 (
    .Q(main_basesoc_bus_errors[20]),
    .D(n16171_1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(n30406_15) 
);
defparam main_basesoc_bus_errors_20_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_19_s0 (
    .Q(main_basesoc_bus_errors[19]),
    .D(n16172_1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(n30406_15) 
);
defparam main_basesoc_bus_errors_19_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_18_s0 (
    .Q(main_basesoc_bus_errors[18]),
    .D(n16173_1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(n30406_15) 
);
defparam main_basesoc_bus_errors_18_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_17_s0 (
    .Q(main_basesoc_bus_errors[17]),
    .D(n16174_1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(n30406_15) 
);
defparam main_basesoc_bus_errors_17_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_16_s0 (
    .Q(main_basesoc_bus_errors[16]),
    .D(n16175_1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(n30406_15) 
);
defparam main_basesoc_bus_errors_16_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_15_s0 (
    .Q(main_basesoc_bus_errors[15]),
    .D(n16176_1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(n30406_15) 
);
defparam main_basesoc_bus_errors_15_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_14_s0 (
    .Q(main_basesoc_bus_errors[14]),
    .D(n16177_1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(n30406_15) 
);
defparam main_basesoc_bus_errors_14_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_13_s0 (
    .Q(main_basesoc_bus_errors[13]),
    .D(n16178_1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(n30406_15) 
);
defparam main_basesoc_bus_errors_13_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_12_s0 (
    .Q(main_basesoc_bus_errors[12]),
    .D(n16179_1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(n30406_15) 
);
defparam main_basesoc_bus_errors_12_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_11_s0 (
    .Q(main_basesoc_bus_errors[11]),
    .D(n16180_1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(n30406_15) 
);
defparam main_basesoc_bus_errors_11_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_10_s0 (
    .Q(main_basesoc_bus_errors[10]),
    .D(n16181_1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(n30406_15) 
);
defparam main_basesoc_bus_errors_10_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_9_s0 (
    .Q(main_basesoc_bus_errors[9]),
    .D(n16182_1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(n30406_15) 
);
defparam main_basesoc_bus_errors_9_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_8_s0 (
    .Q(main_basesoc_bus_errors[8]),
    .D(n16183_1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(n30406_15) 
);
defparam main_basesoc_bus_errors_8_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_7_s0 (
    .Q(main_basesoc_bus_errors[7]),
    .D(n16184_1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(n30406_15) 
);
defparam main_basesoc_bus_errors_7_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_6_s0 (
    .Q(main_basesoc_bus_errors[6]),
    .D(n16185_1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(n30406_15) 
);
defparam main_basesoc_bus_errors_6_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_5_s0 (
    .Q(main_basesoc_bus_errors[5]),
    .D(n16186_1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(n30406_15) 
);
defparam main_basesoc_bus_errors_5_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_4_s0 (
    .Q(main_basesoc_bus_errors[4]),
    .D(n16187_1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(n30406_15) 
);
defparam main_basesoc_bus_errors_4_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_3_s0 (
    .Q(main_basesoc_bus_errors[3]),
    .D(n16188_1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(n30406_15) 
);
defparam main_basesoc_bus_errors_3_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_2_s0 (
    .Q(main_basesoc_bus_errors[2]),
    .D(n16189_1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(n30406_15) 
);
defparam main_basesoc_bus_errors_2_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_1_s0 (
    .Q(main_basesoc_bus_errors[1]),
    .D(n16190_1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(n30406_15) 
);
defparam main_basesoc_bus_errors_1_s0.INIT=1'b0;
  DFFRE main_basesoc_basesoc_ram_bus_ack_s0 (
    .Q(main_basesoc_basesoc_ram_bus_ack),
    .D(n16259_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_basesoc_ram_bus_ack_s0.INIT=1'b0;
  DFFRE main_basesoc_ram_bus_ram_bus_ack_s0 (
    .Q(main_basesoc_ram_bus_ram_bus_ack),
    .D(n16263_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_ram_bus_ram_bus_ack_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_31_s0 (
    .Q(main_basesoc_tx_phase[31]),
    .D(n16265_8),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_31_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_30_s0 (
    .Q(main_basesoc_tx_phase[30]),
    .D(n16266_8),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_30_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_29_s0 (
    .Q(main_basesoc_tx_phase[29]),
    .D(n16267_8),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_29_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_28_s0 (
    .Q(main_basesoc_tx_phase[28]),
    .D(n16268_8),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_28_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_27_s0 (
    .Q(main_basesoc_tx_phase[27]),
    .D(n16269_8),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_27_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_26_s0 (
    .Q(main_basesoc_tx_phase[26]),
    .D(n16270_8),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_26_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_25_s0 (
    .Q(main_basesoc_tx_phase[25]),
    .D(n16271_8),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_25_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_24_s0 (
    .Q(main_basesoc_tx_phase[24]),
    .D(n16272_8),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_24_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_22_s0 (
    .Q(main_basesoc_tx_phase[22]),
    .D(n16274_8),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_22_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_21_s0 (
    .Q(main_basesoc_tx_phase[21]),
    .D(n16275_10),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_21_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_19_s0 (
    .Q(main_basesoc_tx_phase[19]),
    .D(n16277_8),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_19_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_16_s0 (
    .Q(main_basesoc_tx_phase[16]),
    .D(n16280_8),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_16_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_8_s0 (
    .Q(main_basesoc_tx_phase[8]),
    .D(n16288_8),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_8_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_6_s0 (
    .Q(main_basesoc_tx_phase[6]),
    .D(n16290_8),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_6_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_3_s0 (
    .Q(main_basesoc_tx_phase[3]),
    .D(n16293_8),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_3_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_tick_s0 (
    .Q(main_basesoc_tx_tick),
    .D(n16265_10),
    .CLK(main_crg_clkout0),
    .RESET(n20304_4),
    .CE(VCC) 
);
defparam main_basesoc_tx_tick_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_count_2_s0 (
    .Q(main_basesoc_tx_count[2]),
    .D(n1411_5),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(main_basesoc_serial_tx_rs232phytx_next_value_ce1) 
);
defparam main_basesoc_tx_count_2_s0.INIT=1'b0;
  DFFSE serial_tx_s2 (
    .Q(serial_tx_d),
    .D(main_basesoc_serial_tx_rs232phytx_next_value1),
    .CLK(main_crg_clkout0),
    .SET(sys_rst),
    .CE(main_basesoc_serial_tx_rs232phytx_next_value_ce1) 
);
  DFFRE main_basesoc_tx_data_7_s0 (
    .Q(main_basesoc_tx_data[7]),
    .D(main_basesoc_tx_data_rs232phytx_next_value2[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n1416_3) 
);
defparam main_basesoc_tx_data_7_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_data_6_s0 (
    .Q(main_basesoc_tx_data[6]),
    .D(main_basesoc_tx_data_rs232phytx_next_value2[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n1416_3) 
);
defparam main_basesoc_tx_data_6_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_data_5_s0 (
    .Q(main_basesoc_tx_data[5]),
    .D(main_basesoc_tx_data_rs232phytx_next_value2[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n1416_3) 
);
defparam main_basesoc_tx_data_5_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_data_4_s0 (
    .Q(main_basesoc_tx_data[4]),
    .D(main_basesoc_tx_data_rs232phytx_next_value2[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n1416_3) 
);
defparam main_basesoc_tx_data_4_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_data_3_s0 (
    .Q(main_basesoc_tx_data[3]),
    .D(main_basesoc_tx_data_rs232phytx_next_value2[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n1416_3) 
);
defparam main_basesoc_tx_data_3_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_data_2_s0 (
    .Q(main_basesoc_tx_data[2]),
    .D(main_basesoc_tx_data_rs232phytx_next_value2[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n1416_3) 
);
defparam main_basesoc_tx_data_2_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_data_1_s0 (
    .Q(main_basesoc_tx_data[1]),
    .D(main_basesoc_tx_data_rs232phytx_next_value2[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n1416_3) 
);
defparam main_basesoc_tx_data_1_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_data_0_s0 (
    .Q(main_basesoc_tx_data[0]),
    .D(main_basesoc_tx_data_rs232phytx_next_value2[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(n1416_3) 
);
defparam main_basesoc_tx_data_0_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_rx_d_s0 (
    .Q(main_basesoc_rx_rx_d),
    .D(builder_multiregimpl0_regs1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_rx_rx_d_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_30_s0 (
    .Q(main_basesoc_rx_phase[30]),
    .D(n16343_8),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_30_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_29_s0 (
    .Q(main_basesoc_rx_phase[29]),
    .D(n16344_8),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_29_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_28_s0 (
    .Q(main_basesoc_rx_phase[28]),
    .D(n16345_8),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_28_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_27_s0 (
    .Q(main_basesoc_rx_phase[27]),
    .D(n16346_8),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_27_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_26_s0 (
    .Q(main_basesoc_rx_phase[26]),
    .D(n16347_8),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_26_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_25_s0 (
    .Q(main_basesoc_rx_phase[25]),
    .D(n16348_8),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_25_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_24_s0 (
    .Q(main_basesoc_rx_phase[24]),
    .D(n16349_8),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_24_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_23_s0 (
    .Q(main_basesoc_rx_phase[23]),
    .D(n16350_10),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_23_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_22_s0 (
    .Q(main_basesoc_rx_phase[22]),
    .D(n16351_8),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_22_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_21_s0 (
    .Q(main_basesoc_rx_phase[21]),
    .D(n16352_13),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_21_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_20_s0 (
    .Q(main_basesoc_rx_phase[20]),
    .D(n16353_13),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_20_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_19_s0 (
    .Q(main_basesoc_rx_phase[19]),
    .D(n16354_8),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_19_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_18_s0 (
    .Q(main_basesoc_rx_phase[18]),
    .D(n16355_10),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_18_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_17_s0 (
    .Q(main_basesoc_rx_phase[17]),
    .D(n16356_10),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_17_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_16_s0 (
    .Q(main_basesoc_rx_phase[16]),
    .D(n16357_11),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_16_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_15_s0 (
    .Q(main_basesoc_rx_phase[15]),
    .D(n16358_10),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_15_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_14_s0 (
    .Q(main_basesoc_rx_phase[14]),
    .D(n16359_10),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_14_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_13_s0 (
    .Q(main_basesoc_rx_phase[13]),
    .D(n16360_10),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_13_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_12_s0 (
    .Q(main_basesoc_rx_phase[12]),
    .D(n16361_10),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_12_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_11_s0 (
    .Q(main_basesoc_rx_phase[11]),
    .D(n16362_10),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_11_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_10_s0 (
    .Q(main_basesoc_rx_phase[10]),
    .D(n16363_10),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_10_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_9_s0 (
    .Q(main_basesoc_rx_phase[9]),
    .D(n16364_10),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_9_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_8_s0 (
    .Q(main_basesoc_rx_phase[8]),
    .D(n16365_8),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_8_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_7_s0 (
    .Q(main_basesoc_rx_phase[7]),
    .D(n16366_10),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_7_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_6_s0 (
    .Q(main_basesoc_rx_phase[6]),
    .D(n16367_8),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_6_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_5_s0 (
    .Q(main_basesoc_rx_phase[5]),
    .D(n16368_10),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_5_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_4_s0 (
    .Q(main_basesoc_rx_phase[4]),
    .D(n16369_10),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_4_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_3_s0 (
    .Q(main_basesoc_rx_phase[3]),
    .D(n16370_8),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_3_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_phase_2_s0 (
    .Q(main_basesoc_rx_phase[2]),
    .D(n16371_10),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_2_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_tick_s0 (
    .Q(main_basesoc_rx_tick),
    .D(n16342_8),
    .CLK(main_crg_clkout0),
    .RESET(n20305_4),
    .CE(VCC) 
);
defparam main_basesoc_rx_tick_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_count_2_s0 (
    .Q(main_basesoc_rx_count[2]),
    .D(n1478_5),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(main_basesoc_rx_count_rs232phyrx_next_value_ce0) 
);
defparam main_basesoc_rx_count_2_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_trigger_d_s0 (
    .Q(main_basesoc_uart_tx_trigger_d),
    .D(main_basesoc_uart_tx_fifo_syncfifo_writable),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_uart_tx_trigger_d_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_trigger_d_s0 (
    .Q(main_basesoc_uart_rx_trigger_d),
    .D(main_basesoc_uart_rx_fifo_readable),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_uart_rx_trigger_d_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_produce_3_s0 (
    .Q(main_basesoc_uart_tx_fifo_produce[3]),
    .D(n16429_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_tx_fifo_wrport_we) 
);
defparam main_basesoc_uart_tx_fifo_produce_3_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_produce_2_s0 (
    .Q(main_basesoc_uart_tx_fifo_produce[2]),
    .D(n16430_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_tx_fifo_wrport_we) 
);
defparam main_basesoc_uart_tx_fifo_produce_2_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_produce_1_s0 (
    .Q(main_basesoc_uart_tx_fifo_produce[1]),
    .D(n16431_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_tx_fifo_wrport_we) 
);
defparam main_basesoc_uart_tx_fifo_produce_1_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_produce_0_s0 (
    .Q(main_basesoc_uart_tx_fifo_produce[0]),
    .D(n16432_6),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_tx_fifo_wrport_we) 
);
defparam main_basesoc_uart_tx_fifo_produce_0_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_consume_3_s0 (
    .Q(main_basesoc_uart_tx_fifo_consume[3]),
    .D(n16438_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
defparam main_basesoc_uart_tx_fifo_consume_3_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_consume_2_s0 (
    .Q(main_basesoc_uart_tx_fifo_consume[2]),
    .D(n16439_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
defparam main_basesoc_uart_tx_fifo_consume_2_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_consume_1_s0 (
    .Q(main_basesoc_uart_tx_fifo_consume[1]),
    .D(n16440_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
defparam main_basesoc_uart_tx_fifo_consume_1_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_consume_0_s0 (
    .Q(main_basesoc_uart_tx_fifo_consume[0]),
    .D(n16441_6),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
defparam main_basesoc_uart_tx_fifo_consume_0_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_produce_3_s0 (
    .Q(main_basesoc_uart_rx_fifo_produce[3]),
    .D(n16479_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_rx_fifo_wrport_we) 
);
defparam main_basesoc_uart_rx_fifo_produce_3_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_produce_2_s0 (
    .Q(main_basesoc_uart_rx_fifo_produce[2]),
    .D(n16480_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_rx_fifo_wrport_we) 
);
defparam main_basesoc_uart_rx_fifo_produce_2_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_produce_1_s0 (
    .Q(main_basesoc_uart_rx_fifo_produce[1]),
    .D(n16481_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_rx_fifo_wrport_we) 
);
defparam main_basesoc_uart_rx_fifo_produce_1_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_produce_0_s0 (
    .Q(main_basesoc_uart_rx_fifo_produce[0]),
    .D(n16482_6),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_rx_fifo_wrport_we) 
);
defparam main_basesoc_uart_rx_fifo_produce_0_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_consume_3_s0 (
    .Q(main_basesoc_uart_rx_fifo_consume[3]),
    .D(n16488_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re) 
);
defparam main_basesoc_uart_rx_fifo_consume_3_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_consume_2_s0 (
    .Q(main_basesoc_uart_rx_fifo_consume[2]),
    .D(n16489_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re) 
);
defparam main_basesoc_uart_rx_fifo_consume_2_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_consume_1_s0 (
    .Q(main_basesoc_uart_rx_fifo_consume[1]),
    .D(n16490_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re) 
);
defparam main_basesoc_uart_rx_fifo_consume_1_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_consume_0_s0 (
    .Q(main_basesoc_uart_rx_fifo_consume[0]),
    .D(n16491_6),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re) 
);
defparam main_basesoc_uart_rx_fifo_consume_0_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_31_s0 (
    .Q(main_basesoc_timer_value[31]),
    .D(n16591_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_31_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_30_s0 (
    .Q(main_basesoc_timer_value[30]),
    .D(n16592_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_30_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_29_s0 (
    .Q(main_basesoc_timer_value[29]),
    .D(n16593_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_29_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_28_s0 (
    .Q(main_basesoc_timer_value[28]),
    .D(n16594_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_28_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_27_s0 (
    .Q(main_basesoc_timer_value[27]),
    .D(n16595_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_27_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_26_s0 (
    .Q(main_basesoc_timer_value[26]),
    .D(n16596_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_26_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_25_s0 (
    .Q(main_basesoc_timer_value[25]),
    .D(n16597_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_25_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_24_s0 (
    .Q(main_basesoc_timer_value[24]),
    .D(n16598_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_24_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_23_s0 (
    .Q(main_basesoc_timer_value[23]),
    .D(n16599_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_23_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_22_s0 (
    .Q(main_basesoc_timer_value[22]),
    .D(n16600_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_22_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_21_s0 (
    .Q(main_basesoc_timer_value[21]),
    .D(n16601_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_21_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_20_s0 (
    .Q(main_basesoc_timer_value[20]),
    .D(n16602_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_20_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_19_s0 (
    .Q(main_basesoc_timer_value[19]),
    .D(n16603_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_19_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_18_s0 (
    .Q(main_basesoc_timer_value[18]),
    .D(n16604_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_18_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_17_s0 (
    .Q(main_basesoc_timer_value[17]),
    .D(n16605_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_17_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_16_s0 (
    .Q(main_basesoc_timer_value[16]),
    .D(n16606_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_16_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_15_s0 (
    .Q(main_basesoc_timer_value[15]),
    .D(n16607_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_15_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_14_s0 (
    .Q(main_basesoc_timer_value[14]),
    .D(n16608_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_14_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_13_s0 (
    .Q(main_basesoc_timer_value[13]),
    .D(n16609_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_13_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_12_s0 (
    .Q(main_basesoc_timer_value[12]),
    .D(n16610_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_12_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_11_s0 (
    .Q(main_basesoc_timer_value[11]),
    .D(n16611_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_11_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_10_s0 (
    .Q(main_basesoc_timer_value[10]),
    .D(n16612_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_10_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_9_s0 (
    .Q(main_basesoc_timer_value[9]),
    .D(n16613_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_9_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_8_s0 (
    .Q(main_basesoc_timer_value[8]),
    .D(n16614_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_8_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_7_s0 (
    .Q(main_basesoc_timer_value[7]),
    .D(n16615_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_7_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_6_s0 (
    .Q(main_basesoc_timer_value[6]),
    .D(n16616_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_6_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_5_s0 (
    .Q(main_basesoc_timer_value[5]),
    .D(n16617_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_5_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_4_s0 (
    .Q(main_basesoc_timer_value[4]),
    .D(n16618_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_4_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_3_s0 (
    .Q(main_basesoc_timer_value[3]),
    .D(n16619_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_3_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_2_s0 (
    .Q(main_basesoc_timer_value[2]),
    .D(n16620_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_2_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_1_s0 (
    .Q(main_basesoc_timer_value[1]),
    .D(n16621_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_1_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_0_s0 (
    .Q(main_basesoc_timer_value[0]),
    .D(n16622_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_value_0_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_31_s0 (
    .Q(main_basesoc_timer_value_status[31]),
    .D(main_basesoc_timer_value[31]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_31_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_30_s0 (
    .Q(main_basesoc_timer_value_status[30]),
    .D(main_basesoc_timer_value[30]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_30_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_29_s0 (
    .Q(main_basesoc_timer_value_status[29]),
    .D(main_basesoc_timer_value[29]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_29_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_28_s0 (
    .Q(main_basesoc_timer_value_status[28]),
    .D(main_basesoc_timer_value[28]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_28_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_27_s0 (
    .Q(main_basesoc_timer_value_status[27]),
    .D(main_basesoc_timer_value[27]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_27_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_26_s0 (
    .Q(main_basesoc_timer_value_status[26]),
    .D(main_basesoc_timer_value[26]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_26_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_25_s0 (
    .Q(main_basesoc_timer_value_status[25]),
    .D(main_basesoc_timer_value[25]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_25_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_24_s0 (
    .Q(main_basesoc_timer_value_status[24]),
    .D(main_basesoc_timer_value[24]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_24_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_23_s0 (
    .Q(main_basesoc_timer_value_status[23]),
    .D(main_basesoc_timer_value[23]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_23_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_22_s0 (
    .Q(main_basesoc_timer_value_status[22]),
    .D(main_basesoc_timer_value[22]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_22_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_21_s0 (
    .Q(main_basesoc_timer_value_status[21]),
    .D(main_basesoc_timer_value[21]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_21_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_20_s0 (
    .Q(main_basesoc_timer_value_status[20]),
    .D(main_basesoc_timer_value[20]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_20_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_19_s0 (
    .Q(main_basesoc_timer_value_status[19]),
    .D(main_basesoc_timer_value[19]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_19_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_18_s0 (
    .Q(main_basesoc_timer_value_status[18]),
    .D(main_basesoc_timer_value[18]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_18_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_17_s0 (
    .Q(main_basesoc_timer_value_status[17]),
    .D(main_basesoc_timer_value[17]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_17_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_16_s0 (
    .Q(main_basesoc_timer_value_status[16]),
    .D(main_basesoc_timer_value[16]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_16_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_15_s0 (
    .Q(main_basesoc_timer_value_status[15]),
    .D(main_basesoc_timer_value[15]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_15_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_14_s0 (
    .Q(main_basesoc_timer_value_status[14]),
    .D(main_basesoc_timer_value[14]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_14_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_13_s0 (
    .Q(main_basesoc_timer_value_status[13]),
    .D(main_basesoc_timer_value[13]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_13_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_12_s0 (
    .Q(main_basesoc_timer_value_status[12]),
    .D(main_basesoc_timer_value[12]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_12_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_11_s0 (
    .Q(main_basesoc_timer_value_status[11]),
    .D(main_basesoc_timer_value[11]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_11_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_10_s0 (
    .Q(main_basesoc_timer_value_status[10]),
    .D(main_basesoc_timer_value[10]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_10_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_9_s0 (
    .Q(main_basesoc_timer_value_status[9]),
    .D(main_basesoc_timer_value[9]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_9_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_8_s0 (
    .Q(main_basesoc_timer_value_status[8]),
    .D(main_basesoc_timer_value[8]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_8_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_7_s0 (
    .Q(main_basesoc_timer_value_status[7]),
    .D(main_basesoc_timer_value[7]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_7_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_6_s0 (
    .Q(main_basesoc_timer_value_status[6]),
    .D(main_basesoc_timer_value[6]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_6_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_5_s0 (
    .Q(main_basesoc_timer_value_status[5]),
    .D(main_basesoc_timer_value[5]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_5_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_4_s0 (
    .Q(main_basesoc_timer_value_status[4]),
    .D(main_basesoc_timer_value[4]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_4_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_3_s0 (
    .Q(main_basesoc_timer_value_status[3]),
    .D(main_basesoc_timer_value[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_3_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_2_s0 (
    .Q(main_basesoc_timer_value_status[2]),
    .D(main_basesoc_timer_value[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_2_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_1_s0 (
    .Q(main_basesoc_timer_value_status[1]),
    .D(main_basesoc_timer_value[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_1_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_0_s0 (
    .Q(main_basesoc_timer_value_status[0]),
    .D(main_basesoc_timer_value[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_update_value_re) 
);
defparam main_basesoc_timer_value_status_0_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_zero_trigger_d_s0 (
    .Q(main_basesoc_timer_zero_trigger_d),
    .D(main_basesoc_timer_zero_trigger),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_zero_trigger_d_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_burstdet_d0_s0 (
    .Q(main_gw5ddrphy_burstdet_d0),
    .D(main_gw5ddrphy_burstdet0),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_burstdet_d0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dm_o_data_d0_7_s0 (
    .Q(main_gw5ddrphy_dm_o_data_d0[7]),
    .D(main_basesoc_sdram_master_p1_wrdata_mask[12]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dm_o_data_d0_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dm_o_data_d0_6_s0 (
    .Q(main_gw5ddrphy_dm_o_data_d0[6]),
    .D(main_basesoc_sdram_master_p1_wrdata_mask[8]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dm_o_data_d0_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dm_o_data_d0_5_s0 (
    .Q(main_gw5ddrphy_dm_o_data_d0[5]),
    .D(main_basesoc_sdram_master_p1_wrdata_mask[4]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dm_o_data_d0_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dm_o_data_d0_4_s0 (
    .Q(main_gw5ddrphy_dm_o_data_d0[4]),
    .D(main_basesoc_sdram_master_p1_wrdata_mask[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dm_o_data_d0_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dm_o_data_muxed0_3_s0 (
    .Q(main_gw5ddrphy_dm_o_data_muxed0[3]),
    .D(n16675_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dm_o_data_muxed0_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dm_o_data_muxed0_2_s0 (
    .Q(main_gw5ddrphy_dm_o_data_muxed0[2]),
    .D(n16676_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dm_o_data_muxed0_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dm_o_data_muxed0_1_s0 (
    .Q(main_gw5ddrphy_dm_o_data_muxed0[1]),
    .D(n16677_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dm_o_data_muxed0_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dm_o_data_muxed0_0_s0 (
    .Q(main_gw5ddrphy_dm_o_data_muxed0[0]),
    .D(n16678_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dm_o_data_muxed0_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d0_7_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d0[7]),
    .D(main_basesoc_sdram_master_p1_wrdata[96]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d0_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d0_6_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d0[6]),
    .D(main_basesoc_sdram_master_p1_wrdata[64]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d0_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d0_5_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d0[5]),
    .D(main_basesoc_sdram_master_p1_wrdata[32]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d0_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d0_4_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d0[4]),
    .D(main_basesoc_sdram_master_p1_wrdata[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d0_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed0_3_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed0[3]),
    .D(n16679_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed0_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed0_2_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed0[2]),
    .D(n16680_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed0_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed0_1_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed0[1]),
    .D(n16681_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed0_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed0_0_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed0[0]),
    .D(n16682_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed0_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d0_3_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d0[3]),
    .D(main_gw5ddrphy_bitslip0_o[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d0_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d0_2_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d0[2]),
    .D(main_gw5ddrphy_bitslip0_o[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d0_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d0_1_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d0[1]),
    .D(main_gw5ddrphy_bitslip0_o[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d0_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d0_0_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d0[0]),
    .D(main_gw5ddrphy_bitslip0_o[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d0_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d1_7_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d1[7]),
    .D(main_basesoc_sdram_master_p1_wrdata[97]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d1_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d1_6_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d1[6]),
    .D(main_basesoc_sdram_master_p1_wrdata[65]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d1_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d1_5_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d1[5]),
    .D(main_basesoc_sdram_master_p1_wrdata[33]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d1_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d1_4_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d1[4]),
    .D(main_basesoc_sdram_master_p1_wrdata[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d1_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed1_3_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed1[3]),
    .D(n16683_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed1_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed1_2_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed1[2]),
    .D(n16684_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed1_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed1_1_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed1[1]),
    .D(n16685_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed1_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed1_0_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed1[0]),
    .D(n16686_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed1_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d1_3_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d1[3]),
    .D(main_gw5ddrphy_bitslip1_o[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d1_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d1_2_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d1[2]),
    .D(main_gw5ddrphy_bitslip1_o[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d1_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d1_1_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d1[1]),
    .D(main_gw5ddrphy_bitslip1_o[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d1_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d1_0_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d1[0]),
    .D(main_gw5ddrphy_bitslip1_o[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d1_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d2_7_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d2[7]),
    .D(main_basesoc_sdram_master_p1_wrdata[98]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d2_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d2_6_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d2[6]),
    .D(main_basesoc_sdram_master_p1_wrdata[66]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d2_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d2_5_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d2[5]),
    .D(main_basesoc_sdram_master_p1_wrdata[34]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d2_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d2_4_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d2[4]),
    .D(main_basesoc_sdram_master_p1_wrdata[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d2_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed2_3_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed2[3]),
    .D(n16687_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed2_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed2_2_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed2[2]),
    .D(n16688_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed2_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed2_1_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed2[1]),
    .D(n16689_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed2_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed2_0_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed2[0]),
    .D(n16690_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed2_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d2_3_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d2[3]),
    .D(main_gw5ddrphy_bitslip2_o[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d2_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d2_2_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d2[2]),
    .D(main_gw5ddrphy_bitslip2_o[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d2_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d2_1_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d2[1]),
    .D(main_gw5ddrphy_bitslip2_o[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d2_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d2_0_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d2[0]),
    .D(main_gw5ddrphy_bitslip2_o[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d2_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d3_7_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d3[7]),
    .D(main_basesoc_sdram_master_p1_wrdata[99]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d3_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d3_6_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d3[6]),
    .D(main_basesoc_sdram_master_p1_wrdata[67]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d3_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d3_5_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d3[5]),
    .D(main_basesoc_sdram_master_p1_wrdata[35]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d3_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d3_4_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d3[4]),
    .D(main_basesoc_sdram_master_p1_wrdata[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d3_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed3_3_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed3[3]),
    .D(n16691_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed3_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed3_2_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed3[2]),
    .D(n16692_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed3_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed3_1_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed3[1]),
    .D(n16693_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed3_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed3_0_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed3[0]),
    .D(n16694_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed3_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d3_3_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d3[3]),
    .D(main_gw5ddrphy_bitslip3_o[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d3_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d3_2_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d3[2]),
    .D(main_gw5ddrphy_bitslip3_o[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d3_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d3_1_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d3[1]),
    .D(main_gw5ddrphy_bitslip3_o[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d3_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d3_0_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d3[0]),
    .D(main_gw5ddrphy_bitslip3_o[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d3_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d4_7_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d4[7]),
    .D(main_basesoc_sdram_master_p1_wrdata[100]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d4_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d4_6_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d4[6]),
    .D(main_basesoc_sdram_master_p1_wrdata[68]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d4_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d4_5_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d4[5]),
    .D(main_basesoc_sdram_master_p1_wrdata[36]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d4_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d4_4_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d4[4]),
    .D(main_basesoc_sdram_master_p1_wrdata[4]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d4_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed4_3_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed4[3]),
    .D(n16695_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed4_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed4_2_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed4[2]),
    .D(n16696_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed4_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed4_1_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed4[1]),
    .D(n16697_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed4_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed4_0_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed4[0]),
    .D(n16698_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed4_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d4_3_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d4[3]),
    .D(main_gw5ddrphy_bitslip4_o[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d4_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d4_2_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d4[2]),
    .D(main_gw5ddrphy_bitslip4_o[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d4_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d4_1_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d4[1]),
    .D(main_gw5ddrphy_bitslip4_o[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d4_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d4_0_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d4[0]),
    .D(main_gw5ddrphy_bitslip4_o[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d4_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d5_7_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d5[7]),
    .D(main_basesoc_sdram_master_p1_wrdata[101]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d5_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d5_6_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d5[6]),
    .D(main_basesoc_sdram_master_p1_wrdata[69]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d5_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d5_5_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d5[5]),
    .D(main_basesoc_sdram_master_p1_wrdata[37]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d5_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d5_4_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d5[4]),
    .D(main_basesoc_sdram_master_p1_wrdata[5]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d5_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed5_3_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed5[3]),
    .D(n16699_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed5_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed5_2_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed5[2]),
    .D(n16700_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed5_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed5_1_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed5[1]),
    .D(n16701_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed5_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed5_0_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed5[0]),
    .D(n16702_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed5_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d5_3_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d5[3]),
    .D(main_gw5ddrphy_bitslip5_o[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d5_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d5_2_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d5[2]),
    .D(main_gw5ddrphy_bitslip5_o[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d5_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d5_1_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d5[1]),
    .D(main_gw5ddrphy_bitslip5_o[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d5_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d5_0_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d5[0]),
    .D(main_gw5ddrphy_bitslip5_o[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d5_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d6_7_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d6[7]),
    .D(main_basesoc_sdram_master_p1_wrdata[102]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d6_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d6_6_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d6[6]),
    .D(main_basesoc_sdram_master_p1_wrdata[70]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d6_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d6_5_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d6[5]),
    .D(main_basesoc_sdram_master_p1_wrdata[38]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d6_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d6_4_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d6[4]),
    .D(main_basesoc_sdram_master_p1_wrdata[6]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d6_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed6_3_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed6[3]),
    .D(n16703_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed6_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed6_2_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed6[2]),
    .D(n16704_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed6_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed6_1_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed6[1]),
    .D(n16705_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed6_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed6_0_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed6[0]),
    .D(n16706_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed6_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d6_3_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d6[3]),
    .D(main_gw5ddrphy_bitslip6_o[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d6_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d6_2_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d6[2]),
    .D(main_gw5ddrphy_bitslip6_o[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d6_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d6_1_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d6[1]),
    .D(main_gw5ddrphy_bitslip6_o[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d6_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d6_0_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d6[0]),
    .D(main_gw5ddrphy_bitslip6_o[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d6_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d7_7_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d7[7]),
    .D(main_basesoc_sdram_master_p1_wrdata[103]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d7_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d7_6_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d7[6]),
    .D(main_basesoc_sdram_master_p1_wrdata[71]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d7_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d7_5_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d7[5]),
    .D(main_basesoc_sdram_master_p1_wrdata[39]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d7_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d7_4_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d7[4]),
    .D(main_basesoc_sdram_master_p1_wrdata[7]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d7_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed7_3_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed7[3]),
    .D(n16707_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed7_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed7_2_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed7[2]),
    .D(n16708_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed7_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed7_1_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed7[1]),
    .D(n16709_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed7_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed7_0_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed7[0]),
    .D(n16710_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed7_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d7_3_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d7[3]),
    .D(main_gw5ddrphy_bitslip7_o[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d7_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d7_2_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d7[2]),
    .D(main_gw5ddrphy_bitslip7_o[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d7_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d7_1_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d7[1]),
    .D(main_gw5ddrphy_bitslip7_o[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d7_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d7_0_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d7[0]),
    .D(main_gw5ddrphy_bitslip7_o[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d7_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_burstdet_d1_s0 (
    .Q(main_gw5ddrphy_burstdet_d1),
    .D(main_gw5ddrphy_burstdet1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_burstdet_d1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dm_o_data_d1_7_s0 (
    .Q(main_gw5ddrphy_dm_o_data_d1[7]),
    .D(main_basesoc_sdram_master_p1_wrdata_mask[13]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dm_o_data_d1_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dm_o_data_d1_6_s0 (
    .Q(main_gw5ddrphy_dm_o_data_d1[6]),
    .D(main_basesoc_sdram_master_p1_wrdata_mask[9]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dm_o_data_d1_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dm_o_data_d1_5_s0 (
    .Q(main_gw5ddrphy_dm_o_data_d1[5]),
    .D(main_basesoc_sdram_master_p1_wrdata_mask[5]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dm_o_data_d1_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dm_o_data_d1_4_s0 (
    .Q(main_gw5ddrphy_dm_o_data_d1[4]),
    .D(main_basesoc_sdram_master_p1_wrdata_mask[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dm_o_data_d1_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dm_o_data_muxed1_3_s0 (
    .Q(main_gw5ddrphy_dm_o_data_muxed1[3]),
    .D(n16727_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dm_o_data_muxed1_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dm_o_data_muxed1_2_s0 (
    .Q(main_gw5ddrphy_dm_o_data_muxed1[2]),
    .D(n16728_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dm_o_data_muxed1_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dm_o_data_muxed1_1_s0 (
    .Q(main_gw5ddrphy_dm_o_data_muxed1[1]),
    .D(n16729_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dm_o_data_muxed1_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dm_o_data_muxed1_0_s0 (
    .Q(main_gw5ddrphy_dm_o_data_muxed1[0]),
    .D(n16730_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dm_o_data_muxed1_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d8_7_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d8[7]),
    .D(main_basesoc_sdram_master_p1_wrdata[104]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d8_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d8_6_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d8[6]),
    .D(main_basesoc_sdram_master_p1_wrdata[72]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d8_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d8_5_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d8[5]),
    .D(main_basesoc_sdram_master_p1_wrdata[40]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d8_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d8_4_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d8[4]),
    .D(main_basesoc_sdram_master_p1_wrdata[8]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d8_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed8_3_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed8[3]),
    .D(n16731_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed8_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed8_2_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed8[2]),
    .D(n16732_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed8_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed8_1_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed8[1]),
    .D(n16733_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed8_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed8_0_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed8[0]),
    .D(n16734_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed8_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d8_3_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d8[3]),
    .D(main_gw5ddrphy_bitslip8_o[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d8_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d8_2_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d8[2]),
    .D(main_gw5ddrphy_bitslip8_o[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d8_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d8_1_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d8[1]),
    .D(main_gw5ddrphy_bitslip8_o[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d8_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d8_0_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d8[0]),
    .D(main_gw5ddrphy_bitslip8_o[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d8_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d9_7_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d9[7]),
    .D(main_basesoc_sdram_master_p1_wrdata[105]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d9_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d9_6_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d9[6]),
    .D(main_basesoc_sdram_master_p1_wrdata[73]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d9_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d9_5_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d9[5]),
    .D(main_basesoc_sdram_master_p1_wrdata[41]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d9_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d9_4_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d9[4]),
    .D(main_basesoc_sdram_master_p1_wrdata[9]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d9_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed9_3_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed9[3]),
    .D(n16735_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed9_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed9_2_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed9[2]),
    .D(n16736_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed9_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed9_1_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed9[1]),
    .D(n16737_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed9_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed9_0_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed9[0]),
    .D(n16738_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed9_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d9_3_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d9[3]),
    .D(main_gw5ddrphy_bitslip9_o[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d9_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d9_2_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d9[2]),
    .D(main_gw5ddrphy_bitslip9_o[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d9_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d9_1_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d9[1]),
    .D(main_gw5ddrphy_bitslip9_o[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d9_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d9_0_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d9[0]),
    .D(main_gw5ddrphy_bitslip9_o[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d9_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d10_7_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d10[7]),
    .D(main_basesoc_sdram_master_p1_wrdata[106]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d10_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d10_6_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d10[6]),
    .D(main_basesoc_sdram_master_p1_wrdata[74]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d10_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d10_5_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d10[5]),
    .D(main_basesoc_sdram_master_p1_wrdata[42]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d10_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d10_4_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d10[4]),
    .D(main_basesoc_sdram_master_p1_wrdata[10]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d10_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed10_3_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed10[3]),
    .D(n16739_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed10_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed10_2_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed10[2]),
    .D(n16740_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed10_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed10_1_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed10[1]),
    .D(n16741_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed10_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed10_0_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed10[0]),
    .D(n16742_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed10_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d10_3_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d10[3]),
    .D(main_gw5ddrphy_bitslip10_o[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d10_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d10_2_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d10[2]),
    .D(main_gw5ddrphy_bitslip10_o[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d10_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d10_1_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d10[1]),
    .D(main_gw5ddrphy_bitslip10_o[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d10_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d10_0_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d10[0]),
    .D(main_gw5ddrphy_bitslip10_o[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d10_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d11_7_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d11[7]),
    .D(main_basesoc_sdram_master_p1_wrdata[107]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d11_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d11_6_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d11[6]),
    .D(main_basesoc_sdram_master_p1_wrdata[75]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d11_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d11_5_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d11[5]),
    .D(main_basesoc_sdram_master_p1_wrdata[43]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d11_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d11_4_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d11[4]),
    .D(main_basesoc_sdram_master_p1_wrdata[11]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d11_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed11_3_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed11[3]),
    .D(n16743_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed11_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed11_2_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed11[2]),
    .D(n16744_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed11_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed11_1_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed11[1]),
    .D(n16745_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed11_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed11_0_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed11[0]),
    .D(n16746_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed11_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d11_3_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d11[3]),
    .D(main_gw5ddrphy_bitslip11_o[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d11_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d11_2_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d11[2]),
    .D(main_gw5ddrphy_bitslip11_o[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d11_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d11_1_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d11[1]),
    .D(main_gw5ddrphy_bitslip11_o[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d11_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d11_0_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d11[0]),
    .D(main_gw5ddrphy_bitslip11_o[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d11_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d12_7_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d12[7]),
    .D(main_basesoc_sdram_master_p1_wrdata[108]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d12_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d12_6_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d12[6]),
    .D(main_basesoc_sdram_master_p1_wrdata[76]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d12_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d12_5_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d12[5]),
    .D(main_basesoc_sdram_master_p1_wrdata[44]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d12_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d12_4_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d12[4]),
    .D(main_basesoc_sdram_master_p1_wrdata[12]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d12_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed12_3_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed12[3]),
    .D(n16747_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed12_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed12_2_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed12[2]),
    .D(n16748_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed12_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed12_1_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed12[1]),
    .D(n16749_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed12_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed12_0_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed12[0]),
    .D(n16750_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed12_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d12_3_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d12[3]),
    .D(main_gw5ddrphy_bitslip12_o[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d12_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d12_2_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d12[2]),
    .D(main_gw5ddrphy_bitslip12_o[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d12_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d12_1_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d12[1]),
    .D(main_gw5ddrphy_bitslip12_o[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d12_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d12_0_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d12[0]),
    .D(main_gw5ddrphy_bitslip12_o[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d12_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d13_7_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d13[7]),
    .D(main_basesoc_sdram_master_p1_wrdata[109]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d13_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d13_6_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d13[6]),
    .D(main_basesoc_sdram_master_p1_wrdata[77]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d13_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d13_5_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d13[5]),
    .D(main_basesoc_sdram_master_p1_wrdata[45]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d13_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d13_4_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d13[4]),
    .D(main_basesoc_sdram_master_p1_wrdata[13]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d13_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed13_3_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed13[3]),
    .D(n16751_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed13_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed13_2_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed13[2]),
    .D(n16752_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed13_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed13_1_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed13[1]),
    .D(n16753_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed13_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed13_0_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed13[0]),
    .D(n16754_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed13_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d13_3_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d13[3]),
    .D(main_gw5ddrphy_bitslip13_o[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d13_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d13_2_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d13[2]),
    .D(main_gw5ddrphy_bitslip13_o[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d13_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d13_1_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d13[1]),
    .D(main_gw5ddrphy_bitslip13_o[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d13_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d13_0_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d13[0]),
    .D(main_gw5ddrphy_bitslip13_o[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d13_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d14_7_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d14[7]),
    .D(main_basesoc_sdram_master_p1_wrdata[110]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d14_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d14_6_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d14[6]),
    .D(main_basesoc_sdram_master_p1_wrdata[78]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d14_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d14_5_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d14[5]),
    .D(main_basesoc_sdram_master_p1_wrdata[46]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d14_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d14_4_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d14[4]),
    .D(main_basesoc_sdram_master_p1_wrdata[14]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d14_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed14_3_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed14[3]),
    .D(n16755_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed14_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed14_2_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed14[2]),
    .D(n16756_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed14_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed14_1_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed14[1]),
    .D(n16757_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed14_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed14_0_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed14[0]),
    .D(n16758_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed14_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d14_3_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d14[3]),
    .D(main_gw5ddrphy_bitslip14_o[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d14_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d14_2_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d14[2]),
    .D(main_gw5ddrphy_bitslip14_o[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d14_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d14_1_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d14[1]),
    .D(main_gw5ddrphy_bitslip14_o[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d14_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d14_0_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d14[0]),
    .D(main_gw5ddrphy_bitslip14_o[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d14_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d15_7_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d15[7]),
    .D(main_basesoc_sdram_master_p1_wrdata[111]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d15_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d15_6_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d15[6]),
    .D(main_basesoc_sdram_master_p1_wrdata[79]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d15_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d15_5_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d15[5]),
    .D(main_basesoc_sdram_master_p1_wrdata[47]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d15_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d15_4_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d15[4]),
    .D(main_basesoc_sdram_master_p1_wrdata[15]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d15_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed15_3_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed15[3]),
    .D(n16759_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed15_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed15_2_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed15[2]),
    .D(n16760_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed15_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed15_1_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed15[1]),
    .D(n16761_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed15_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed15_0_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed15[0]),
    .D(n16762_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed15_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d15_3_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d15[3]),
    .D(main_gw5ddrphy_bitslip15_o[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d15_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d15_2_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d15[2]),
    .D(main_gw5ddrphy_bitslip15_o[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d15_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d15_1_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d15[1]),
    .D(main_gw5ddrphy_bitslip15_o[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d15_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d15_0_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d15[0]),
    .D(main_gw5ddrphy_bitslip15_o[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d15_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_burstdet_d2_s0 (
    .Q(main_gw5ddrphy_burstdet_d2),
    .D(main_gw5ddrphy_burstdet2),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_burstdet_d2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dm_o_data_d2_7_s0 (
    .Q(main_gw5ddrphy_dm_o_data_d2[7]),
    .D(main_basesoc_sdram_master_p1_wrdata_mask[14]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dm_o_data_d2_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dm_o_data_d2_6_s0 (
    .Q(main_gw5ddrphy_dm_o_data_d2[6]),
    .D(main_basesoc_sdram_master_p1_wrdata_mask[10]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dm_o_data_d2_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dm_o_data_d2_5_s0 (
    .Q(main_gw5ddrphy_dm_o_data_d2[5]),
    .D(main_basesoc_sdram_master_p1_wrdata_mask[6]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dm_o_data_d2_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dm_o_data_d2_4_s0 (
    .Q(main_gw5ddrphy_dm_o_data_d2[4]),
    .D(main_basesoc_sdram_master_p1_wrdata_mask[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dm_o_data_d2_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dm_o_data_muxed2_3_s0 (
    .Q(main_gw5ddrphy_dm_o_data_muxed2[3]),
    .D(n16779_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dm_o_data_muxed2_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dm_o_data_muxed2_2_s0 (
    .Q(main_gw5ddrphy_dm_o_data_muxed2[2]),
    .D(n16780_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dm_o_data_muxed2_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dm_o_data_muxed2_1_s0 (
    .Q(main_gw5ddrphy_dm_o_data_muxed2[1]),
    .D(n16781_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dm_o_data_muxed2_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dm_o_data_muxed2_0_s0 (
    .Q(main_gw5ddrphy_dm_o_data_muxed2[0]),
    .D(n16782_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dm_o_data_muxed2_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d16_7_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d16[7]),
    .D(main_basesoc_sdram_master_p1_wrdata[112]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d16_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d16_6_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d16[6]),
    .D(main_basesoc_sdram_master_p1_wrdata[80]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d16_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d16_5_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d16[5]),
    .D(main_basesoc_sdram_master_p1_wrdata[48]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d16_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d16_4_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d16[4]),
    .D(main_basesoc_sdram_master_p1_wrdata[16]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d16_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed16_3_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed16[3]),
    .D(n16783_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed16_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed16_2_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed16[2]),
    .D(n16784_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed16_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed16_1_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed16[1]),
    .D(n16785_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed16_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed16_0_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed16[0]),
    .D(n16786_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed16_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d16_3_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d16[3]),
    .D(main_gw5ddrphy_bitslip16_o[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d16_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d16_2_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d16[2]),
    .D(main_gw5ddrphy_bitslip16_o[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d16_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d16_1_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d16[1]),
    .D(main_gw5ddrphy_bitslip16_o[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d16_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d16_0_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d16[0]),
    .D(main_gw5ddrphy_bitslip16_o[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d16_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d17_7_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d17[7]),
    .D(main_basesoc_sdram_master_p1_wrdata[113]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d17_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d17_6_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d17[6]),
    .D(main_basesoc_sdram_master_p1_wrdata[81]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d17_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d17_5_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d17[5]),
    .D(main_basesoc_sdram_master_p1_wrdata[49]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d17_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d17_4_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d17[4]),
    .D(main_basesoc_sdram_master_p1_wrdata[17]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d17_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed17_3_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed17[3]),
    .D(n16787_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed17_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed17_2_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed17[2]),
    .D(n16788_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed17_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed17_1_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed17[1]),
    .D(n16789_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed17_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed17_0_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed17[0]),
    .D(n16790_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed17_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d17_3_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d17[3]),
    .D(main_gw5ddrphy_bitslip17_o[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d17_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d17_2_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d17[2]),
    .D(main_gw5ddrphy_bitslip17_o[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d17_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d17_1_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d17[1]),
    .D(main_gw5ddrphy_bitslip17_o[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d17_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d17_0_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d17[0]),
    .D(main_gw5ddrphy_bitslip17_o[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d17_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d18_7_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d18[7]),
    .D(main_basesoc_sdram_master_p1_wrdata[114]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d18_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d18_6_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d18[6]),
    .D(main_basesoc_sdram_master_p1_wrdata[82]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d18_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d18_5_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d18[5]),
    .D(main_basesoc_sdram_master_p1_wrdata[50]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d18_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d18_4_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d18[4]),
    .D(main_basesoc_sdram_master_p1_wrdata[18]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d18_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed18_3_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed18[3]),
    .D(n16791_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed18_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed18_2_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed18[2]),
    .D(n16792_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed18_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed18_1_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed18[1]),
    .D(n16793_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed18_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed18_0_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed18[0]),
    .D(n16794_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed18_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d18_3_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d18[3]),
    .D(main_gw5ddrphy_bitslip18_o[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d18_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d18_2_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d18[2]),
    .D(main_gw5ddrphy_bitslip18_o[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d18_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d18_1_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d18[1]),
    .D(main_gw5ddrphy_bitslip18_o[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d18_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d18_0_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d18[0]),
    .D(main_gw5ddrphy_bitslip18_o[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d18_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d19_7_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d19[7]),
    .D(main_basesoc_sdram_master_p1_wrdata[115]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d19_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d19_6_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d19[6]),
    .D(main_basesoc_sdram_master_p1_wrdata[83]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d19_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d19_5_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d19[5]),
    .D(main_basesoc_sdram_master_p1_wrdata[51]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d19_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d19_4_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d19[4]),
    .D(main_basesoc_sdram_master_p1_wrdata[19]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d19_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed19_3_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed19[3]),
    .D(n16795_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed19_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed19_2_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed19[2]),
    .D(n16796_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed19_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed19_1_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed19[1]),
    .D(n16797_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed19_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed19_0_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed19[0]),
    .D(n16798_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed19_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d19_3_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d19[3]),
    .D(main_gw5ddrphy_bitslip19_o[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d19_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d19_2_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d19[2]),
    .D(main_gw5ddrphy_bitslip19_o[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d19_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d19_1_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d19[1]),
    .D(main_gw5ddrphy_bitslip19_o[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d19_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d19_0_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d19[0]),
    .D(main_gw5ddrphy_bitslip19_o[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d19_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d20_7_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d20[7]),
    .D(main_basesoc_sdram_master_p1_wrdata[116]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d20_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d20_6_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d20[6]),
    .D(main_basesoc_sdram_master_p1_wrdata[84]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d20_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d20_5_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d20[5]),
    .D(main_basesoc_sdram_master_p1_wrdata[52]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d20_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d20_4_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d20[4]),
    .D(main_basesoc_sdram_master_p1_wrdata[20]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d20_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed20_3_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed20[3]),
    .D(n16799_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed20_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed20_2_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed20[2]),
    .D(n16800_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed20_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed20_1_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed20[1]),
    .D(n16801_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed20_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed20_0_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed20[0]),
    .D(n16802_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed20_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d20_3_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d20[3]),
    .D(main_gw5ddrphy_bitslip20_o[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d20_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d20_2_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d20[2]),
    .D(main_gw5ddrphy_bitslip20_o[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d20_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d20_1_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d20[1]),
    .D(main_gw5ddrphy_bitslip20_o[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d20_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d20_0_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d20[0]),
    .D(main_gw5ddrphy_bitslip20_o[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d20_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d21_7_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d21[7]),
    .D(main_basesoc_sdram_master_p1_wrdata[117]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d21_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d21_6_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d21[6]),
    .D(main_basesoc_sdram_master_p1_wrdata[85]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d21_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d21_5_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d21[5]),
    .D(main_basesoc_sdram_master_p1_wrdata[53]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d21_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d21_4_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d21[4]),
    .D(main_basesoc_sdram_master_p1_wrdata[21]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d21_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed21_3_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed21[3]),
    .D(n16803_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed21_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed21_2_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed21[2]),
    .D(n16804_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed21_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed21_1_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed21[1]),
    .D(n16805_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed21_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed21_0_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed21[0]),
    .D(n16806_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed21_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d21_3_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d21[3]),
    .D(main_gw5ddrphy_bitslip21_o[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d21_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d21_2_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d21[2]),
    .D(main_gw5ddrphy_bitslip21_o[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d21_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d21_1_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d21[1]),
    .D(main_gw5ddrphy_bitslip21_o[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d21_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d21_0_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d21[0]),
    .D(main_gw5ddrphy_bitslip21_o[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d21_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d22_7_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d22[7]),
    .D(main_basesoc_sdram_master_p1_wrdata[118]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d22_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d22_6_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d22[6]),
    .D(main_basesoc_sdram_master_p1_wrdata[86]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d22_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d22_5_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d22[5]),
    .D(main_basesoc_sdram_master_p1_wrdata[54]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d22_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d22_4_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d22[4]),
    .D(main_basesoc_sdram_master_p1_wrdata[22]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d22_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed22_3_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed22[3]),
    .D(n16807_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed22_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed22_2_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed22[2]),
    .D(n16808_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed22_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed22_1_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed22[1]),
    .D(n16809_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed22_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed22_0_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed22[0]),
    .D(n16810_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed22_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d22_3_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d22[3]),
    .D(main_gw5ddrphy_bitslip22_o[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d22_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d22_2_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d22[2]),
    .D(main_gw5ddrphy_bitslip22_o[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d22_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d22_1_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d22[1]),
    .D(main_gw5ddrphy_bitslip22_o[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d22_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d22_0_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d22[0]),
    .D(main_gw5ddrphy_bitslip22_o[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d22_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d23_7_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d23[7]),
    .D(main_basesoc_sdram_master_p1_wrdata[119]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d23_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d23_6_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d23[6]),
    .D(main_basesoc_sdram_master_p1_wrdata[87]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d23_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d23_5_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d23[5]),
    .D(main_basesoc_sdram_master_p1_wrdata[55]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d23_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d23_4_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d23[4]),
    .D(main_basesoc_sdram_master_p1_wrdata[23]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d23_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed23_3_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed23[3]),
    .D(n16811_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed23_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed23_2_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed23[2]),
    .D(n16812_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed23_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed23_1_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed23[1]),
    .D(n16813_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed23_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed23_0_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed23[0]),
    .D(n16814_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed23_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d23_3_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d23[3]),
    .D(main_gw5ddrphy_bitslip23_o[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d23_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d23_2_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d23[2]),
    .D(main_gw5ddrphy_bitslip23_o[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d23_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d23_1_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d23[1]),
    .D(main_gw5ddrphy_bitslip23_o[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d23_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d23_0_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d23[0]),
    .D(main_gw5ddrphy_bitslip23_o[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d23_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_burstdet_d3_s0 (
    .Q(main_gw5ddrphy_burstdet_d3),
    .D(main_gw5ddrphy_burstdet3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_burstdet_d3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dm_o_data_d3_7_s0 (
    .Q(main_gw5ddrphy_dm_o_data_d3[7]),
    .D(main_basesoc_sdram_master_p1_wrdata_mask[15]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dm_o_data_d3_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dm_o_data_d3_6_s0 (
    .Q(main_gw5ddrphy_dm_o_data_d3[6]),
    .D(main_basesoc_sdram_master_p1_wrdata_mask[11]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dm_o_data_d3_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dm_o_data_d3_5_s0 (
    .Q(main_gw5ddrphy_dm_o_data_d3[5]),
    .D(main_basesoc_sdram_master_p1_wrdata_mask[7]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dm_o_data_d3_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dm_o_data_d3_4_s0 (
    .Q(main_gw5ddrphy_dm_o_data_d3[4]),
    .D(main_basesoc_sdram_master_p1_wrdata_mask[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dm_o_data_d3_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dm_o_data_muxed3_3_s0 (
    .Q(main_gw5ddrphy_dm_o_data_muxed3[3]),
    .D(n16831_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dm_o_data_muxed3_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dm_o_data_muxed3_2_s0 (
    .Q(main_gw5ddrphy_dm_o_data_muxed3[2]),
    .D(n16832_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dm_o_data_muxed3_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dm_o_data_muxed3_1_s0 (
    .Q(main_gw5ddrphy_dm_o_data_muxed3[1]),
    .D(n16833_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dm_o_data_muxed3_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dm_o_data_muxed3_0_s0 (
    .Q(main_gw5ddrphy_dm_o_data_muxed3[0]),
    .D(n16834_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dm_o_data_muxed3_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d24_7_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d24[7]),
    .D(main_basesoc_sdram_master_p1_wrdata[120]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d24_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d24_6_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d24[6]),
    .D(main_basesoc_sdram_master_p1_wrdata[88]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d24_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d24_5_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d24[5]),
    .D(main_basesoc_sdram_master_p1_wrdata[56]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d24_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d24_4_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d24[4]),
    .D(main_basesoc_sdram_master_p1_wrdata[24]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d24_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed24_3_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed24[3]),
    .D(n16835_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed24_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed24_2_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed24[2]),
    .D(n16836_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed24_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed24_1_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed24[1]),
    .D(n16837_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed24_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed24_0_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed24[0]),
    .D(n16838_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed24_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d24_3_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d24[3]),
    .D(main_gw5ddrphy_bitslip24_o[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d24_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d24_2_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d24[2]),
    .D(main_gw5ddrphy_bitslip24_o[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d24_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d24_1_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d24[1]),
    .D(main_gw5ddrphy_bitslip24_o[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d24_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d24_0_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d24[0]),
    .D(main_gw5ddrphy_bitslip24_o[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d24_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d25_7_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d25[7]),
    .D(main_basesoc_sdram_master_p1_wrdata[121]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d25_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d25_6_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d25[6]),
    .D(main_basesoc_sdram_master_p1_wrdata[89]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d25_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d25_5_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d25[5]),
    .D(main_basesoc_sdram_master_p1_wrdata[57]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d25_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d25_4_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d25[4]),
    .D(main_basesoc_sdram_master_p1_wrdata[25]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d25_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed25_3_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed25[3]),
    .D(n16839_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed25_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed25_2_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed25[2]),
    .D(n16840_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed25_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed25_1_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed25[1]),
    .D(n16841_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed25_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed25_0_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed25[0]),
    .D(n16842_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed25_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d25_3_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d25[3]),
    .D(main_gw5ddrphy_bitslip25_o[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d25_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d25_2_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d25[2]),
    .D(main_gw5ddrphy_bitslip25_o[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d25_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d25_1_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d25[1]),
    .D(main_gw5ddrphy_bitslip25_o[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d25_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d25_0_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d25[0]),
    .D(main_gw5ddrphy_bitslip25_o[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d25_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d26_7_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d26[7]),
    .D(main_basesoc_sdram_master_p1_wrdata[122]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d26_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d26_6_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d26[6]),
    .D(main_basesoc_sdram_master_p1_wrdata[90]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d26_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d26_5_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d26[5]),
    .D(main_basesoc_sdram_master_p1_wrdata[58]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d26_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d26_4_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d26[4]),
    .D(main_basesoc_sdram_master_p1_wrdata[26]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d26_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed26_3_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed26[3]),
    .D(n16843_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed26_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed26_2_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed26[2]),
    .D(n16844_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed26_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed26_1_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed26[1]),
    .D(n16845_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed26_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed26_0_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed26[0]),
    .D(n16846_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed26_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d26_3_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d26[3]),
    .D(main_gw5ddrphy_bitslip26_o[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d26_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d26_2_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d26[2]),
    .D(main_gw5ddrphy_bitslip26_o[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d26_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d26_1_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d26[1]),
    .D(main_gw5ddrphy_bitslip26_o[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d26_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d26_0_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d26[0]),
    .D(main_gw5ddrphy_bitslip26_o[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d26_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d27_7_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d27[7]),
    .D(main_basesoc_sdram_master_p1_wrdata[123]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d27_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d27_6_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d27[6]),
    .D(main_basesoc_sdram_master_p1_wrdata[91]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d27_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d27_5_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d27[5]),
    .D(main_basesoc_sdram_master_p1_wrdata[59]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d27_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d27_4_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d27[4]),
    .D(main_basesoc_sdram_master_p1_wrdata[27]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d27_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed27_3_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed27[3]),
    .D(n16847_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed27_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed27_2_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed27[2]),
    .D(n16848_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed27_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed27_1_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed27[1]),
    .D(n16849_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed27_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed27_0_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed27[0]),
    .D(n16850_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed27_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d27_3_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d27[3]),
    .D(main_gw5ddrphy_bitslip27_o[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d27_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d27_2_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d27[2]),
    .D(main_gw5ddrphy_bitslip27_o[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d27_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d27_1_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d27[1]),
    .D(main_gw5ddrphy_bitslip27_o[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d27_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d27_0_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d27[0]),
    .D(main_gw5ddrphy_bitslip27_o[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d27_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d28_7_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d28[7]),
    .D(main_basesoc_sdram_master_p1_wrdata[124]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d28_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d28_6_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d28[6]),
    .D(main_basesoc_sdram_master_p1_wrdata[92]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d28_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d28_5_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d28[5]),
    .D(main_basesoc_sdram_master_p1_wrdata[60]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d28_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d28_4_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d28[4]),
    .D(main_basesoc_sdram_master_p1_wrdata[28]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d28_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed28_3_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed28[3]),
    .D(n16851_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed28_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed28_2_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed28[2]),
    .D(n16852_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed28_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed28_1_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed28[1]),
    .D(n16853_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed28_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed28_0_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed28[0]),
    .D(n16854_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed28_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d28_3_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d28[3]),
    .D(main_gw5ddrphy_bitslip28_o[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d28_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d28_2_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d28[2]),
    .D(main_gw5ddrphy_bitslip28_o[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d28_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d28_1_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d28[1]),
    .D(main_gw5ddrphy_bitslip28_o[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d28_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d28_0_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d28[0]),
    .D(main_gw5ddrphy_bitslip28_o[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d28_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d29_7_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d29[7]),
    .D(main_basesoc_sdram_master_p1_wrdata[125]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d29_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d29_6_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d29[6]),
    .D(main_basesoc_sdram_master_p1_wrdata[93]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d29_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d29_5_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d29[5]),
    .D(main_basesoc_sdram_master_p1_wrdata[61]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d29_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d29_4_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d29[4]),
    .D(main_basesoc_sdram_master_p1_wrdata[29]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d29_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed29_3_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed29[3]),
    .D(n16855_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed29_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed29_2_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed29[2]),
    .D(n16856_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed29_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed29_1_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed29[1]),
    .D(n16857_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed29_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed29_0_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed29[0]),
    .D(n16858_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed29_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d29_3_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d29[3]),
    .D(main_gw5ddrphy_bitslip29_o[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d29_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d29_2_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d29[2]),
    .D(main_gw5ddrphy_bitslip29_o[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d29_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d29_1_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d29[1]),
    .D(main_gw5ddrphy_bitslip29_o[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d29_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d29_0_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d29[0]),
    .D(main_gw5ddrphy_bitslip29_o[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d29_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d30_7_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d30[7]),
    .D(main_basesoc_sdram_master_p1_wrdata[126]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d30_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d30_6_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d30[6]),
    .D(main_basesoc_sdram_master_p1_wrdata[94]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d30_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d30_5_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d30[5]),
    .D(main_basesoc_sdram_master_p1_wrdata[62]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d30_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d30_4_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d30[4]),
    .D(main_basesoc_sdram_master_p1_wrdata[30]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d30_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed30_3_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed30[3]),
    .D(n16859_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed30_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed30_2_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed30[2]),
    .D(n16860_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed30_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed30_1_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed30[1]),
    .D(n16861_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed30_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed30_0_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed30[0]),
    .D(n16862_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed30_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d30_3_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d30[3]),
    .D(main_gw5ddrphy_bitslip30_o[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d30_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d30_2_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d30[2]),
    .D(main_gw5ddrphy_bitslip30_o[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d30_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d30_1_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d30[1]),
    .D(main_gw5ddrphy_bitslip30_o[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d30_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d30_0_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d30[0]),
    .D(main_gw5ddrphy_bitslip30_o[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d30_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d31_7_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d31[7]),
    .D(main_basesoc_sdram_master_p1_wrdata[127]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d31_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d31_6_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d31[6]),
    .D(main_basesoc_sdram_master_p1_wrdata[95]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d31_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d31_5_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d31[5]),
    .D(main_basesoc_sdram_master_p1_wrdata[63]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d31_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_d31_4_s0 (
    .Q(main_gw5ddrphy_dq_o_data_d31[4]),
    .D(main_basesoc_sdram_master_p1_wrdata[31]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_d31_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed31_3_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed31[3]),
    .D(n16863_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed31_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed31_2_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed31[2]),
    .D(n16864_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed31_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed31_1_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed31[1]),
    .D(n16865_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed31_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_o_data_muxed31_0_s0 (
    .Q(main_gw5ddrphy_dq_o_data_muxed31[0]),
    .D(n16866_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_o_data_muxed31_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d31_3_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d31[3]),
    .D(main_gw5ddrphy_bitslip31_o[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d31_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d31_2_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d31[2]),
    .D(main_gw5ddrphy_bitslip31_o[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d31_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d31_1_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d31[1]),
    .D(main_gw5ddrphy_bitslip31_o[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d31_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dq_i_bitslip_o_d31_0_s0 (
    .Q(main_gw5ddrphy_dq_i_bitslip_o_d31[0]),
    .D(main_gw5ddrphy_bitslip31_o[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_dq_i_bitslip_o_d31_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip0_value_1_s0 (
    .Q(main_gw5ddrphy_bitslip0_value[1]),
    .D(n16932_9),
    .CLK(main_crg_clkout0),
    .RESET(n30867_3),
    .CE(n16867_15) 
);
defparam main_gw5ddrphy_bitslip0_value_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip0_r_7_s0 (
    .Q(main_gw5ddrphy_bitslip0_r[7]),
    .D(main_gw5ddrphy_bitslip0_i[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip0_r_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip0_r_6_s0 (
    .Q(main_gw5ddrphy_bitslip0_r[6]),
    .D(main_gw5ddrphy_bitslip0_i[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip0_r_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip0_r_5_s0 (
    .Q(main_gw5ddrphy_bitslip0_r[5]),
    .D(main_gw5ddrphy_bitslip0_i[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip0_r_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip0_r_4_s0 (
    .Q(main_gw5ddrphy_bitslip0_r[4]),
    .D(main_gw5ddrphy_bitslip0_i[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip0_r_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip0_r_3_s0 (
    .Q(main_gw5ddrphy_bitslip0_r[3]),
    .D(main_gw5ddrphy_bitslip0_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip0_r_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip0_r_2_s0 (
    .Q(main_gw5ddrphy_bitslip0_r[2]),
    .D(main_gw5ddrphy_bitslip0_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip0_r_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip0_r_1_s0 (
    .Q(main_gw5ddrphy_bitslip0_r[1]),
    .D(main_gw5ddrphy_bitslip0_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip0_r_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip0_r_0_s0 (
    .Q(main_gw5ddrphy_bitslip0_r[0]),
    .D(main_gw5ddrphy_bitslip0_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip0_r_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip1_r_7_s0 (
    .Q(main_gw5ddrphy_bitslip1_r[7]),
    .D(main_gw5ddrphy_bitslip1_i[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip1_r_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip1_r_6_s0 (
    .Q(main_gw5ddrphy_bitslip1_r[6]),
    .D(main_gw5ddrphy_bitslip1_i[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip1_r_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip1_r_5_s0 (
    .Q(main_gw5ddrphy_bitslip1_r[5]),
    .D(main_gw5ddrphy_bitslip1_i[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip1_r_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip1_r_4_s0 (
    .Q(main_gw5ddrphy_bitslip1_r[4]),
    .D(main_gw5ddrphy_bitslip1_i[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip1_r_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip1_r_3_s0 (
    .Q(main_gw5ddrphy_bitslip1_r[3]),
    .D(main_gw5ddrphy_bitslip1_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip1_r_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip1_r_2_s0 (
    .Q(main_gw5ddrphy_bitslip1_r[2]),
    .D(main_gw5ddrphy_bitslip1_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip1_r_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip1_r_1_s0 (
    .Q(main_gw5ddrphy_bitslip1_r[1]),
    .D(main_gw5ddrphy_bitslip1_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip1_r_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip1_r_0_s0 (
    .Q(main_gw5ddrphy_bitslip1_r[0]),
    .D(main_gw5ddrphy_bitslip1_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip1_r_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip2_r_7_s0 (
    .Q(main_gw5ddrphy_bitslip2_r[7]),
    .D(main_gw5ddrphy_bitslip2_i[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip2_r_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip2_r_6_s0 (
    .Q(main_gw5ddrphy_bitslip2_r[6]),
    .D(main_gw5ddrphy_bitslip2_i[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip2_r_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip2_r_5_s0 (
    .Q(main_gw5ddrphy_bitslip2_r[5]),
    .D(main_gw5ddrphy_bitslip2_i[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip2_r_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip2_r_4_s0 (
    .Q(main_gw5ddrphy_bitslip2_r[4]),
    .D(main_gw5ddrphy_bitslip2_i[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip2_r_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip2_r_3_s0 (
    .Q(main_gw5ddrphy_bitslip2_r[3]),
    .D(main_gw5ddrphy_bitslip2_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip2_r_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip2_r_2_s0 (
    .Q(main_gw5ddrphy_bitslip2_r[2]),
    .D(main_gw5ddrphy_bitslip2_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip2_r_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip2_r_1_s0 (
    .Q(main_gw5ddrphy_bitslip2_r[1]),
    .D(main_gw5ddrphy_bitslip2_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip2_r_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip2_r_0_s0 (
    .Q(main_gw5ddrphy_bitslip2_r[0]),
    .D(main_gw5ddrphy_bitslip2_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip2_r_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip3_r_7_s0 (
    .Q(main_gw5ddrphy_bitslip3_r[7]),
    .D(main_gw5ddrphy_bitslip3_i[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip3_r_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip3_r_6_s0 (
    .Q(main_gw5ddrphy_bitslip3_r[6]),
    .D(main_gw5ddrphy_bitslip3_i[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip3_r_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip3_r_5_s0 (
    .Q(main_gw5ddrphy_bitslip3_r[5]),
    .D(main_gw5ddrphy_bitslip3_i[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip3_r_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip3_r_4_s0 (
    .Q(main_gw5ddrphy_bitslip3_r[4]),
    .D(main_gw5ddrphy_bitslip3_i[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip3_r_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip3_r_3_s0 (
    .Q(main_gw5ddrphy_bitslip3_r[3]),
    .D(main_gw5ddrphy_bitslip3_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip3_r_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip3_r_2_s0 (
    .Q(main_gw5ddrphy_bitslip3_r[2]),
    .D(main_gw5ddrphy_bitslip3_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip3_r_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip3_r_1_s0 (
    .Q(main_gw5ddrphy_bitslip3_r[1]),
    .D(main_gw5ddrphy_bitslip3_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip3_r_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip3_r_0_s0 (
    .Q(main_gw5ddrphy_bitslip3_r[0]),
    .D(main_gw5ddrphy_bitslip3_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip3_r_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip4_r_7_s0 (
    .Q(main_gw5ddrphy_bitslip4_r[7]),
    .D(main_gw5ddrphy_bitslip4_i[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip4_r_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip4_r_6_s0 (
    .Q(main_gw5ddrphy_bitslip4_r[6]),
    .D(main_gw5ddrphy_bitslip4_i[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip4_r_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip4_r_5_s0 (
    .Q(main_gw5ddrphy_bitslip4_r[5]),
    .D(main_gw5ddrphy_bitslip4_i[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip4_r_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip4_r_4_s0 (
    .Q(main_gw5ddrphy_bitslip4_r[4]),
    .D(main_gw5ddrphy_bitslip4_i[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip4_r_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip4_r_3_s0 (
    .Q(main_gw5ddrphy_bitslip4_r[3]),
    .D(main_gw5ddrphy_bitslip4_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip4_r_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip4_r_2_s0 (
    .Q(main_gw5ddrphy_bitslip4_r[2]),
    .D(main_gw5ddrphy_bitslip4_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip4_r_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip4_r_1_s0 (
    .Q(main_gw5ddrphy_bitslip4_r[1]),
    .D(main_gw5ddrphy_bitslip4_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip4_r_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip4_r_0_s0 (
    .Q(main_gw5ddrphy_bitslip4_r[0]),
    .D(main_gw5ddrphy_bitslip4_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip4_r_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip5_r_7_s0 (
    .Q(main_gw5ddrphy_bitslip5_r[7]),
    .D(main_gw5ddrphy_bitslip5_i[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip5_r_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip5_r_6_s0 (
    .Q(main_gw5ddrphy_bitslip5_r[6]),
    .D(main_gw5ddrphy_bitslip5_i[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip5_r_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip5_r_5_s0 (
    .Q(main_gw5ddrphy_bitslip5_r[5]),
    .D(main_gw5ddrphy_bitslip5_i[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip5_r_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip5_r_4_s0 (
    .Q(main_gw5ddrphy_bitslip5_r[4]),
    .D(main_gw5ddrphy_bitslip5_i[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip5_r_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip5_r_3_s0 (
    .Q(main_gw5ddrphy_bitslip5_r[3]),
    .D(main_gw5ddrphy_bitslip5_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip5_r_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip5_r_2_s0 (
    .Q(main_gw5ddrphy_bitslip5_r[2]),
    .D(main_gw5ddrphy_bitslip5_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip5_r_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip5_r_1_s0 (
    .Q(main_gw5ddrphy_bitslip5_r[1]),
    .D(main_gw5ddrphy_bitslip5_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip5_r_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip5_r_0_s0 (
    .Q(main_gw5ddrphy_bitslip5_r[0]),
    .D(main_gw5ddrphy_bitslip5_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip5_r_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip6_r_7_s0 (
    .Q(main_gw5ddrphy_bitslip6_r[7]),
    .D(main_gw5ddrphy_bitslip6_i[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip6_r_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip6_r_6_s0 (
    .Q(main_gw5ddrphy_bitslip6_r[6]),
    .D(main_gw5ddrphy_bitslip6_i[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip6_r_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip6_r_5_s0 (
    .Q(main_gw5ddrphy_bitslip6_r[5]),
    .D(main_gw5ddrphy_bitslip6_i[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip6_r_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip6_r_4_s0 (
    .Q(main_gw5ddrphy_bitslip6_r[4]),
    .D(main_gw5ddrphy_bitslip6_i[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip6_r_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip6_r_3_s0 (
    .Q(main_gw5ddrphy_bitslip6_r[3]),
    .D(main_gw5ddrphy_bitslip6_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip6_r_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip6_r_2_s0 (
    .Q(main_gw5ddrphy_bitslip6_r[2]),
    .D(main_gw5ddrphy_bitslip6_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip6_r_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip6_r_1_s0 (
    .Q(main_gw5ddrphy_bitslip6_r[1]),
    .D(main_gw5ddrphy_bitslip6_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip6_r_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip6_r_0_s0 (
    .Q(main_gw5ddrphy_bitslip6_r[0]),
    .D(main_gw5ddrphy_bitslip6_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip6_r_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip7_r_7_s0 (
    .Q(main_gw5ddrphy_bitslip7_r[7]),
    .D(main_gw5ddrphy_bitslip7_i[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip7_r_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip7_r_6_s0 (
    .Q(main_gw5ddrphy_bitslip7_r[6]),
    .D(main_gw5ddrphy_bitslip7_i[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip7_r_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip7_r_5_s0 (
    .Q(main_gw5ddrphy_bitslip7_r[5]),
    .D(main_gw5ddrphy_bitslip7_i[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip7_r_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip7_r_4_s0 (
    .Q(main_gw5ddrphy_bitslip7_r[4]),
    .D(main_gw5ddrphy_bitslip7_i[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip7_r_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip7_r_3_s0 (
    .Q(main_gw5ddrphy_bitslip7_r[3]),
    .D(main_gw5ddrphy_bitslip7_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip7_r_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip7_r_2_s0 (
    .Q(main_gw5ddrphy_bitslip7_r[2]),
    .D(main_gw5ddrphy_bitslip7_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip7_r_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip7_r_1_s0 (
    .Q(main_gw5ddrphy_bitslip7_r[1]),
    .D(main_gw5ddrphy_bitslip7_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip7_r_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip7_r_0_s0 (
    .Q(main_gw5ddrphy_bitslip7_r[0]),
    .D(main_gw5ddrphy_bitslip7_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip7_r_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip8_value_1_s0 (
    .Q(main_gw5ddrphy_bitslip8_value[1]),
    .D(n17004_9),
    .CLK(main_crg_clkout0),
    .RESET(n30883_3),
    .CE(n16939_5) 
);
defparam main_gw5ddrphy_bitslip8_value_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip8_r_7_s0 (
    .Q(main_gw5ddrphy_bitslip8_r[7]),
    .D(main_gw5ddrphy_bitslip8_i[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip8_r_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip8_r_6_s0 (
    .Q(main_gw5ddrphy_bitslip8_r[6]),
    .D(main_gw5ddrphy_bitslip8_i[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip8_r_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip8_r_5_s0 (
    .Q(main_gw5ddrphy_bitslip8_r[5]),
    .D(main_gw5ddrphy_bitslip8_i[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip8_r_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip8_r_4_s0 (
    .Q(main_gw5ddrphy_bitslip8_r[4]),
    .D(main_gw5ddrphy_bitslip8_i[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip8_r_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip8_r_3_s0 (
    .Q(main_gw5ddrphy_bitslip8_r[3]),
    .D(main_gw5ddrphy_bitslip8_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip8_r_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip8_r_2_s0 (
    .Q(main_gw5ddrphy_bitslip8_r[2]),
    .D(main_gw5ddrphy_bitslip8_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip8_r_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip8_r_1_s0 (
    .Q(main_gw5ddrphy_bitslip8_r[1]),
    .D(main_gw5ddrphy_bitslip8_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip8_r_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip8_r_0_s0 (
    .Q(main_gw5ddrphy_bitslip8_r[0]),
    .D(main_gw5ddrphy_bitslip8_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip8_r_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip9_r_7_s0 (
    .Q(main_gw5ddrphy_bitslip9_r[7]),
    .D(main_gw5ddrphy_bitslip9_i[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip9_r_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip9_r_6_s0 (
    .Q(main_gw5ddrphy_bitslip9_r[6]),
    .D(main_gw5ddrphy_bitslip9_i[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip9_r_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip9_r_5_s0 (
    .Q(main_gw5ddrphy_bitslip9_r[5]),
    .D(main_gw5ddrphy_bitslip9_i[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip9_r_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip9_r_4_s0 (
    .Q(main_gw5ddrphy_bitslip9_r[4]),
    .D(main_gw5ddrphy_bitslip9_i[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip9_r_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip9_r_3_s0 (
    .Q(main_gw5ddrphy_bitslip9_r[3]),
    .D(main_gw5ddrphy_bitslip9_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip9_r_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip9_r_2_s0 (
    .Q(main_gw5ddrphy_bitslip9_r[2]),
    .D(main_gw5ddrphy_bitslip9_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip9_r_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip9_r_1_s0 (
    .Q(main_gw5ddrphy_bitslip9_r[1]),
    .D(main_gw5ddrphy_bitslip9_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip9_r_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip9_r_0_s0 (
    .Q(main_gw5ddrphy_bitslip9_r[0]),
    .D(main_gw5ddrphy_bitslip9_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip9_r_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip10_r_7_s0 (
    .Q(main_gw5ddrphy_bitslip10_r[7]),
    .D(main_gw5ddrphy_bitslip10_i[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip10_r_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip10_r_6_s0 (
    .Q(main_gw5ddrphy_bitslip10_r[6]),
    .D(main_gw5ddrphy_bitslip10_i[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip10_r_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip10_r_5_s0 (
    .Q(main_gw5ddrphy_bitslip10_r[5]),
    .D(main_gw5ddrphy_bitslip10_i[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip10_r_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip10_r_4_s0 (
    .Q(main_gw5ddrphy_bitslip10_r[4]),
    .D(main_gw5ddrphy_bitslip10_i[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip10_r_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip10_r_3_s0 (
    .Q(main_gw5ddrphy_bitslip10_r[3]),
    .D(main_gw5ddrphy_bitslip10_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip10_r_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip10_r_2_s0 (
    .Q(main_gw5ddrphy_bitslip10_r[2]),
    .D(main_gw5ddrphy_bitslip10_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip10_r_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip10_r_1_s0 (
    .Q(main_gw5ddrphy_bitslip10_r[1]),
    .D(main_gw5ddrphy_bitslip10_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip10_r_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip10_r_0_s0 (
    .Q(main_gw5ddrphy_bitslip10_r[0]),
    .D(main_gw5ddrphy_bitslip10_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip10_r_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip11_r_7_s0 (
    .Q(main_gw5ddrphy_bitslip11_r[7]),
    .D(main_gw5ddrphy_bitslip11_i[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip11_r_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip11_r_6_s0 (
    .Q(main_gw5ddrphy_bitslip11_r[6]),
    .D(main_gw5ddrphy_bitslip11_i[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip11_r_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip11_r_5_s0 (
    .Q(main_gw5ddrphy_bitslip11_r[5]),
    .D(main_gw5ddrphy_bitslip11_i[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip11_r_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip11_r_4_s0 (
    .Q(main_gw5ddrphy_bitslip11_r[4]),
    .D(main_gw5ddrphy_bitslip11_i[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip11_r_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip11_r_3_s0 (
    .Q(main_gw5ddrphy_bitslip11_r[3]),
    .D(main_gw5ddrphy_bitslip11_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip11_r_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip11_r_2_s0 (
    .Q(main_gw5ddrphy_bitslip11_r[2]),
    .D(main_gw5ddrphy_bitslip11_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip11_r_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip11_r_1_s0 (
    .Q(main_gw5ddrphy_bitslip11_r[1]),
    .D(main_gw5ddrphy_bitslip11_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip11_r_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip11_r_0_s0 (
    .Q(main_gw5ddrphy_bitslip11_r[0]),
    .D(main_gw5ddrphy_bitslip11_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip11_r_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip12_r_7_s0 (
    .Q(main_gw5ddrphy_bitslip12_r[7]),
    .D(main_gw5ddrphy_bitslip12_i[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip12_r_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip12_r_6_s0 (
    .Q(main_gw5ddrphy_bitslip12_r[6]),
    .D(main_gw5ddrphy_bitslip12_i[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip12_r_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip12_r_5_s0 (
    .Q(main_gw5ddrphy_bitslip12_r[5]),
    .D(main_gw5ddrphy_bitslip12_i[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip12_r_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip12_r_4_s0 (
    .Q(main_gw5ddrphy_bitslip12_r[4]),
    .D(main_gw5ddrphy_bitslip12_i[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip12_r_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip12_r_3_s0 (
    .Q(main_gw5ddrphy_bitslip12_r[3]),
    .D(main_gw5ddrphy_bitslip12_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip12_r_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip12_r_2_s0 (
    .Q(main_gw5ddrphy_bitslip12_r[2]),
    .D(main_gw5ddrphy_bitslip12_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip12_r_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip12_r_1_s0 (
    .Q(main_gw5ddrphy_bitslip12_r[1]),
    .D(main_gw5ddrphy_bitslip12_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip12_r_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip12_r_0_s0 (
    .Q(main_gw5ddrphy_bitslip12_r[0]),
    .D(main_gw5ddrphy_bitslip12_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip12_r_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip13_r_7_s0 (
    .Q(main_gw5ddrphy_bitslip13_r[7]),
    .D(main_gw5ddrphy_bitslip13_i[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip13_r_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip13_r_6_s0 (
    .Q(main_gw5ddrphy_bitslip13_r[6]),
    .D(main_gw5ddrphy_bitslip13_i[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip13_r_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip13_r_5_s0 (
    .Q(main_gw5ddrphy_bitslip13_r[5]),
    .D(main_gw5ddrphy_bitslip13_i[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip13_r_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip13_r_4_s0 (
    .Q(main_gw5ddrphy_bitslip13_r[4]),
    .D(main_gw5ddrphy_bitslip13_i[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip13_r_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip13_r_3_s0 (
    .Q(main_gw5ddrphy_bitslip13_r[3]),
    .D(main_gw5ddrphy_bitslip13_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip13_r_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip13_r_2_s0 (
    .Q(main_gw5ddrphy_bitslip13_r[2]),
    .D(main_gw5ddrphy_bitslip13_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip13_r_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip13_r_1_s0 (
    .Q(main_gw5ddrphy_bitslip13_r[1]),
    .D(main_gw5ddrphy_bitslip13_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip13_r_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip13_r_0_s0 (
    .Q(main_gw5ddrphy_bitslip13_r[0]),
    .D(main_gw5ddrphy_bitslip13_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip13_r_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip14_r_7_s0 (
    .Q(main_gw5ddrphy_bitslip14_r[7]),
    .D(main_gw5ddrphy_bitslip14_i[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip14_r_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip14_r_6_s0 (
    .Q(main_gw5ddrphy_bitslip14_r[6]),
    .D(main_gw5ddrphy_bitslip14_i[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip14_r_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip14_r_5_s0 (
    .Q(main_gw5ddrphy_bitslip14_r[5]),
    .D(main_gw5ddrphy_bitslip14_i[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip14_r_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip14_r_4_s0 (
    .Q(main_gw5ddrphy_bitslip14_r[4]),
    .D(main_gw5ddrphy_bitslip14_i[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip14_r_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip14_r_3_s0 (
    .Q(main_gw5ddrphy_bitslip14_r[3]),
    .D(main_gw5ddrphy_bitslip14_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip14_r_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip14_r_2_s0 (
    .Q(main_gw5ddrphy_bitslip14_r[2]),
    .D(main_gw5ddrphy_bitslip14_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip14_r_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip14_r_1_s0 (
    .Q(main_gw5ddrphy_bitslip14_r[1]),
    .D(main_gw5ddrphy_bitslip14_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip14_r_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip14_r_0_s0 (
    .Q(main_gw5ddrphy_bitslip14_r[0]),
    .D(main_gw5ddrphy_bitslip14_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip14_r_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip15_r_7_s0 (
    .Q(main_gw5ddrphy_bitslip15_r[7]),
    .D(main_gw5ddrphy_bitslip15_i[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip15_r_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip15_r_6_s0 (
    .Q(main_gw5ddrphy_bitslip15_r[6]),
    .D(main_gw5ddrphy_bitslip15_i[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip15_r_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip15_r_5_s0 (
    .Q(main_gw5ddrphy_bitslip15_r[5]),
    .D(main_gw5ddrphy_bitslip15_i[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip15_r_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip15_r_4_s0 (
    .Q(main_gw5ddrphy_bitslip15_r[4]),
    .D(main_gw5ddrphy_bitslip15_i[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip15_r_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip15_r_3_s0 (
    .Q(main_gw5ddrphy_bitslip15_r[3]),
    .D(main_gw5ddrphy_bitslip15_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip15_r_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip15_r_2_s0 (
    .Q(main_gw5ddrphy_bitslip15_r[2]),
    .D(main_gw5ddrphy_bitslip15_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip15_r_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip15_r_1_s0 (
    .Q(main_gw5ddrphy_bitslip15_r[1]),
    .D(main_gw5ddrphy_bitslip15_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip15_r_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip15_r_0_s0 (
    .Q(main_gw5ddrphy_bitslip15_r[0]),
    .D(main_gw5ddrphy_bitslip15_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip15_r_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip16_value_1_s0 (
    .Q(main_gw5ddrphy_bitslip16_value[1]),
    .D(n17076_9),
    .CLK(main_crg_clkout0),
    .RESET(n30899_3),
    .CE(n17011_5) 
);
defparam main_gw5ddrphy_bitslip16_value_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip16_r_7_s0 (
    .Q(main_gw5ddrphy_bitslip16_r[7]),
    .D(main_gw5ddrphy_bitslip16_i[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip16_r_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip16_r_6_s0 (
    .Q(main_gw5ddrphy_bitslip16_r[6]),
    .D(main_gw5ddrphy_bitslip16_i[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip16_r_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip16_r_5_s0 (
    .Q(main_gw5ddrphy_bitslip16_r[5]),
    .D(main_gw5ddrphy_bitslip16_i[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip16_r_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip16_r_4_s0 (
    .Q(main_gw5ddrphy_bitslip16_r[4]),
    .D(main_gw5ddrphy_bitslip16_i[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip16_r_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip16_r_3_s0 (
    .Q(main_gw5ddrphy_bitslip16_r[3]),
    .D(main_gw5ddrphy_bitslip16_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip16_r_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip16_r_2_s0 (
    .Q(main_gw5ddrphy_bitslip16_r[2]),
    .D(main_gw5ddrphy_bitslip16_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip16_r_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip16_r_1_s0 (
    .Q(main_gw5ddrphy_bitslip16_r[1]),
    .D(main_gw5ddrphy_bitslip16_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip16_r_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip16_r_0_s0 (
    .Q(main_gw5ddrphy_bitslip16_r[0]),
    .D(main_gw5ddrphy_bitslip16_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip16_r_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip17_r_7_s0 (
    .Q(main_gw5ddrphy_bitslip17_r[7]),
    .D(main_gw5ddrphy_bitslip17_i[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip17_r_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip17_r_6_s0 (
    .Q(main_gw5ddrphy_bitslip17_r[6]),
    .D(main_gw5ddrphy_bitslip17_i[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip17_r_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip17_r_5_s0 (
    .Q(main_gw5ddrphy_bitslip17_r[5]),
    .D(main_gw5ddrphy_bitslip17_i[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip17_r_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip17_r_4_s0 (
    .Q(main_gw5ddrphy_bitslip17_r[4]),
    .D(main_gw5ddrphy_bitslip17_i[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip17_r_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip17_r_3_s0 (
    .Q(main_gw5ddrphy_bitslip17_r[3]),
    .D(main_gw5ddrphy_bitslip17_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip17_r_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip17_r_2_s0 (
    .Q(main_gw5ddrphy_bitslip17_r[2]),
    .D(main_gw5ddrphy_bitslip17_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip17_r_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip17_r_1_s0 (
    .Q(main_gw5ddrphy_bitslip17_r[1]),
    .D(main_gw5ddrphy_bitslip17_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip17_r_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip17_r_0_s0 (
    .Q(main_gw5ddrphy_bitslip17_r[0]),
    .D(main_gw5ddrphy_bitslip17_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip17_r_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip18_r_7_s0 (
    .Q(main_gw5ddrphy_bitslip18_r[7]),
    .D(main_gw5ddrphy_bitslip18_i[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip18_r_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip18_r_6_s0 (
    .Q(main_gw5ddrphy_bitslip18_r[6]),
    .D(main_gw5ddrphy_bitslip18_i[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip18_r_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip18_r_5_s0 (
    .Q(main_gw5ddrphy_bitslip18_r[5]),
    .D(main_gw5ddrphy_bitslip18_i[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip18_r_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip18_r_4_s0 (
    .Q(main_gw5ddrphy_bitslip18_r[4]),
    .D(main_gw5ddrphy_bitslip18_i[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip18_r_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip18_r_3_s0 (
    .Q(main_gw5ddrphy_bitslip18_r[3]),
    .D(main_gw5ddrphy_bitslip18_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip18_r_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip18_r_2_s0 (
    .Q(main_gw5ddrphy_bitslip18_r[2]),
    .D(main_gw5ddrphy_bitslip18_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip18_r_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip18_r_1_s0 (
    .Q(main_gw5ddrphy_bitslip18_r[1]),
    .D(main_gw5ddrphy_bitslip18_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip18_r_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip18_r_0_s0 (
    .Q(main_gw5ddrphy_bitslip18_r[0]),
    .D(main_gw5ddrphy_bitslip18_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip18_r_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip19_r_7_s0 (
    .Q(main_gw5ddrphy_bitslip19_r[7]),
    .D(main_gw5ddrphy_bitslip19_i[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip19_r_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip19_r_6_s0 (
    .Q(main_gw5ddrphy_bitslip19_r[6]),
    .D(main_gw5ddrphy_bitslip19_i[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip19_r_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip19_r_5_s0 (
    .Q(main_gw5ddrphy_bitslip19_r[5]),
    .D(main_gw5ddrphy_bitslip19_i[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip19_r_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip19_r_4_s0 (
    .Q(main_gw5ddrphy_bitslip19_r[4]),
    .D(main_gw5ddrphy_bitslip19_i[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip19_r_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip19_r_3_s0 (
    .Q(main_gw5ddrphy_bitslip19_r[3]),
    .D(main_gw5ddrphy_bitslip19_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip19_r_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip19_r_2_s0 (
    .Q(main_gw5ddrphy_bitslip19_r[2]),
    .D(main_gw5ddrphy_bitslip19_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip19_r_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip19_r_1_s0 (
    .Q(main_gw5ddrphy_bitslip19_r[1]),
    .D(main_gw5ddrphy_bitslip19_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip19_r_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip19_r_0_s0 (
    .Q(main_gw5ddrphy_bitslip19_r[0]),
    .D(main_gw5ddrphy_bitslip19_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip19_r_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip20_r_7_s0 (
    .Q(main_gw5ddrphy_bitslip20_r[7]),
    .D(main_gw5ddrphy_bitslip20_i[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip20_r_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip20_r_6_s0 (
    .Q(main_gw5ddrphy_bitslip20_r[6]),
    .D(main_gw5ddrphy_bitslip20_i[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip20_r_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip20_r_5_s0 (
    .Q(main_gw5ddrphy_bitslip20_r[5]),
    .D(main_gw5ddrphy_bitslip20_i[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip20_r_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip20_r_4_s0 (
    .Q(main_gw5ddrphy_bitslip20_r[4]),
    .D(main_gw5ddrphy_bitslip20_i[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip20_r_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip20_r_3_s0 (
    .Q(main_gw5ddrphy_bitslip20_r[3]),
    .D(main_gw5ddrphy_bitslip20_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip20_r_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip20_r_2_s0 (
    .Q(main_gw5ddrphy_bitslip20_r[2]),
    .D(main_gw5ddrphy_bitslip20_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip20_r_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip20_r_1_s0 (
    .Q(main_gw5ddrphy_bitslip20_r[1]),
    .D(main_gw5ddrphy_bitslip20_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip20_r_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip20_r_0_s0 (
    .Q(main_gw5ddrphy_bitslip20_r[0]),
    .D(main_gw5ddrphy_bitslip20_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip20_r_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip21_r_7_s0 (
    .Q(main_gw5ddrphy_bitslip21_r[7]),
    .D(main_gw5ddrphy_bitslip21_i[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip21_r_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip21_r_6_s0 (
    .Q(main_gw5ddrphy_bitslip21_r[6]),
    .D(main_gw5ddrphy_bitslip21_i[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip21_r_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip21_r_5_s0 (
    .Q(main_gw5ddrphy_bitslip21_r[5]),
    .D(main_gw5ddrphy_bitslip21_i[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip21_r_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip21_r_4_s0 (
    .Q(main_gw5ddrphy_bitslip21_r[4]),
    .D(main_gw5ddrphy_bitslip21_i[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip21_r_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip21_r_3_s0 (
    .Q(main_gw5ddrphy_bitslip21_r[3]),
    .D(main_gw5ddrphy_bitslip21_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip21_r_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip21_r_2_s0 (
    .Q(main_gw5ddrphy_bitslip21_r[2]),
    .D(main_gw5ddrphy_bitslip21_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip21_r_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip21_r_1_s0 (
    .Q(main_gw5ddrphy_bitslip21_r[1]),
    .D(main_gw5ddrphy_bitslip21_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip21_r_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip21_r_0_s0 (
    .Q(main_gw5ddrphy_bitslip21_r[0]),
    .D(main_gw5ddrphy_bitslip21_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip21_r_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip22_r_7_s0 (
    .Q(main_gw5ddrphy_bitslip22_r[7]),
    .D(main_gw5ddrphy_bitslip22_i[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip22_r_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip22_r_6_s0 (
    .Q(main_gw5ddrphy_bitslip22_r[6]),
    .D(main_gw5ddrphy_bitslip22_i[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip22_r_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip22_r_5_s0 (
    .Q(main_gw5ddrphy_bitslip22_r[5]),
    .D(main_gw5ddrphy_bitslip22_i[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip22_r_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip22_r_4_s0 (
    .Q(main_gw5ddrphy_bitslip22_r[4]),
    .D(main_gw5ddrphy_bitslip22_i[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip22_r_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip22_r_3_s0 (
    .Q(main_gw5ddrphy_bitslip22_r[3]),
    .D(main_gw5ddrphy_bitslip22_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip22_r_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip22_r_2_s0 (
    .Q(main_gw5ddrphy_bitslip22_r[2]),
    .D(main_gw5ddrphy_bitslip22_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip22_r_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip22_r_1_s0 (
    .Q(main_gw5ddrphy_bitslip22_r[1]),
    .D(main_gw5ddrphy_bitslip22_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip22_r_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip22_r_0_s0 (
    .Q(main_gw5ddrphy_bitslip22_r[0]),
    .D(main_gw5ddrphy_bitslip22_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip22_r_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip23_r_7_s0 (
    .Q(main_gw5ddrphy_bitslip23_r[7]),
    .D(main_gw5ddrphy_bitslip23_i[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip23_r_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip23_r_6_s0 (
    .Q(main_gw5ddrphy_bitslip23_r[6]),
    .D(main_gw5ddrphy_bitslip23_i[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip23_r_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip23_r_5_s0 (
    .Q(main_gw5ddrphy_bitslip23_r[5]),
    .D(main_gw5ddrphy_bitslip23_i[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip23_r_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip23_r_4_s0 (
    .Q(main_gw5ddrphy_bitslip23_r[4]),
    .D(main_gw5ddrphy_bitslip23_i[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip23_r_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip23_r_3_s0 (
    .Q(main_gw5ddrphy_bitslip23_r[3]),
    .D(main_gw5ddrphy_bitslip23_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip23_r_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip23_r_2_s0 (
    .Q(main_gw5ddrphy_bitslip23_r[2]),
    .D(main_gw5ddrphy_bitslip23_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip23_r_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip23_r_1_s0 (
    .Q(main_gw5ddrphy_bitslip23_r[1]),
    .D(main_gw5ddrphy_bitslip23_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip23_r_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip23_r_0_s0 (
    .Q(main_gw5ddrphy_bitslip23_r[0]),
    .D(main_gw5ddrphy_bitslip23_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip23_r_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip24_value_1_s0 (
    .Q(main_gw5ddrphy_bitslip24_value[1]),
    .D(n17148_9),
    .CLK(main_crg_clkout0),
    .RESET(n30915_3),
    .CE(n17083_5) 
);
defparam main_gw5ddrphy_bitslip24_value_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip24_r_7_s0 (
    .Q(main_gw5ddrphy_bitslip24_r[7]),
    .D(main_gw5ddrphy_bitslip24_i[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip24_r_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip24_r_6_s0 (
    .Q(main_gw5ddrphy_bitslip24_r[6]),
    .D(main_gw5ddrphy_bitslip24_i[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip24_r_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip24_r_5_s0 (
    .Q(main_gw5ddrphy_bitslip24_r[5]),
    .D(main_gw5ddrphy_bitslip24_i[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip24_r_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip24_r_4_s0 (
    .Q(main_gw5ddrphy_bitslip24_r[4]),
    .D(main_gw5ddrphy_bitslip24_i[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip24_r_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip24_r_3_s0 (
    .Q(main_gw5ddrphy_bitslip24_r[3]),
    .D(main_gw5ddrphy_bitslip24_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip24_r_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip24_r_2_s0 (
    .Q(main_gw5ddrphy_bitslip24_r[2]),
    .D(main_gw5ddrphy_bitslip24_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip24_r_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip24_r_1_s0 (
    .Q(main_gw5ddrphy_bitslip24_r[1]),
    .D(main_gw5ddrphy_bitslip24_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip24_r_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip24_r_0_s0 (
    .Q(main_gw5ddrphy_bitslip24_r[0]),
    .D(main_gw5ddrphy_bitslip24_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip24_r_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip25_r_7_s0 (
    .Q(main_gw5ddrphy_bitslip25_r[7]),
    .D(main_gw5ddrphy_bitslip25_i[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip25_r_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip25_r_6_s0 (
    .Q(main_gw5ddrphy_bitslip25_r[6]),
    .D(main_gw5ddrphy_bitslip25_i[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip25_r_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip25_r_5_s0 (
    .Q(main_gw5ddrphy_bitslip25_r[5]),
    .D(main_gw5ddrphy_bitslip25_i[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip25_r_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip25_r_4_s0 (
    .Q(main_gw5ddrphy_bitslip25_r[4]),
    .D(main_gw5ddrphy_bitslip25_i[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip25_r_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip25_r_3_s0 (
    .Q(main_gw5ddrphy_bitslip25_r[3]),
    .D(main_gw5ddrphy_bitslip25_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip25_r_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip25_r_2_s0 (
    .Q(main_gw5ddrphy_bitslip25_r[2]),
    .D(main_gw5ddrphy_bitslip25_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip25_r_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip25_r_1_s0 (
    .Q(main_gw5ddrphy_bitslip25_r[1]),
    .D(main_gw5ddrphy_bitslip25_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip25_r_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip25_r_0_s0 (
    .Q(main_gw5ddrphy_bitslip25_r[0]),
    .D(main_gw5ddrphy_bitslip25_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip25_r_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip26_r_7_s0 (
    .Q(main_gw5ddrphy_bitslip26_r[7]),
    .D(main_gw5ddrphy_bitslip26_i[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip26_r_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip26_r_6_s0 (
    .Q(main_gw5ddrphy_bitslip26_r[6]),
    .D(main_gw5ddrphy_bitslip26_i[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip26_r_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip26_r_5_s0 (
    .Q(main_gw5ddrphy_bitslip26_r[5]),
    .D(main_gw5ddrphy_bitslip26_i[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip26_r_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip26_r_4_s0 (
    .Q(main_gw5ddrphy_bitslip26_r[4]),
    .D(main_gw5ddrphy_bitslip26_i[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip26_r_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip26_r_3_s0 (
    .Q(main_gw5ddrphy_bitslip26_r[3]),
    .D(main_gw5ddrphy_bitslip26_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip26_r_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip26_r_2_s0 (
    .Q(main_gw5ddrphy_bitslip26_r[2]),
    .D(main_gw5ddrphy_bitslip26_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip26_r_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip26_r_1_s0 (
    .Q(main_gw5ddrphy_bitslip26_r[1]),
    .D(main_gw5ddrphy_bitslip26_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip26_r_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip26_r_0_s0 (
    .Q(main_gw5ddrphy_bitslip26_r[0]),
    .D(main_gw5ddrphy_bitslip26_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip26_r_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip27_r_7_s0 (
    .Q(main_gw5ddrphy_bitslip27_r[7]),
    .D(main_gw5ddrphy_bitslip27_i[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip27_r_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip27_r_6_s0 (
    .Q(main_gw5ddrphy_bitslip27_r[6]),
    .D(main_gw5ddrphy_bitslip27_i[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip27_r_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip27_r_5_s0 (
    .Q(main_gw5ddrphy_bitslip27_r[5]),
    .D(main_gw5ddrphy_bitslip27_i[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip27_r_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip27_r_4_s0 (
    .Q(main_gw5ddrphy_bitslip27_r[4]),
    .D(main_gw5ddrphy_bitslip27_i[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip27_r_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip27_r_3_s0 (
    .Q(main_gw5ddrphy_bitslip27_r[3]),
    .D(main_gw5ddrphy_bitslip27_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip27_r_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip27_r_2_s0 (
    .Q(main_gw5ddrphy_bitslip27_r[2]),
    .D(main_gw5ddrphy_bitslip27_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip27_r_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip27_r_1_s0 (
    .Q(main_gw5ddrphy_bitslip27_r[1]),
    .D(main_gw5ddrphy_bitslip27_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip27_r_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip27_r_0_s0 (
    .Q(main_gw5ddrphy_bitslip27_r[0]),
    .D(main_gw5ddrphy_bitslip27_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip27_r_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip28_r_7_s0 (
    .Q(main_gw5ddrphy_bitslip28_r[7]),
    .D(main_gw5ddrphy_bitslip28_i[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip28_r_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip28_r_6_s0 (
    .Q(main_gw5ddrphy_bitslip28_r[6]),
    .D(main_gw5ddrphy_bitslip28_i[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip28_r_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip28_r_5_s0 (
    .Q(main_gw5ddrphy_bitslip28_r[5]),
    .D(main_gw5ddrphy_bitslip28_i[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip28_r_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip28_r_4_s0 (
    .Q(main_gw5ddrphy_bitslip28_r[4]),
    .D(main_gw5ddrphy_bitslip28_i[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip28_r_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip28_r_3_s0 (
    .Q(main_gw5ddrphy_bitslip28_r[3]),
    .D(main_gw5ddrphy_bitslip28_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip28_r_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip28_r_2_s0 (
    .Q(main_gw5ddrphy_bitslip28_r[2]),
    .D(main_gw5ddrphy_bitslip28_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip28_r_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip28_r_1_s0 (
    .Q(main_gw5ddrphy_bitslip28_r[1]),
    .D(main_gw5ddrphy_bitslip28_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip28_r_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip28_r_0_s0 (
    .Q(main_gw5ddrphy_bitslip28_r[0]),
    .D(main_gw5ddrphy_bitslip28_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip28_r_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip29_r_7_s0 (
    .Q(main_gw5ddrphy_bitslip29_r[7]),
    .D(main_gw5ddrphy_bitslip29_i[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip29_r_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip29_r_6_s0 (
    .Q(main_gw5ddrphy_bitslip29_r[6]),
    .D(main_gw5ddrphy_bitslip29_i[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip29_r_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip29_r_5_s0 (
    .Q(main_gw5ddrphy_bitslip29_r[5]),
    .D(main_gw5ddrphy_bitslip29_i[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip29_r_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip29_r_4_s0 (
    .Q(main_gw5ddrphy_bitslip29_r[4]),
    .D(main_gw5ddrphy_bitslip29_i[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip29_r_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip29_r_3_s0 (
    .Q(main_gw5ddrphy_bitslip29_r[3]),
    .D(main_gw5ddrphy_bitslip29_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip29_r_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip29_r_2_s0 (
    .Q(main_gw5ddrphy_bitslip29_r[2]),
    .D(main_gw5ddrphy_bitslip29_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip29_r_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip29_r_1_s0 (
    .Q(main_gw5ddrphy_bitslip29_r[1]),
    .D(main_gw5ddrphy_bitslip29_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip29_r_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip29_r_0_s0 (
    .Q(main_gw5ddrphy_bitslip29_r[0]),
    .D(main_gw5ddrphy_bitslip29_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip29_r_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip30_r_7_s0 (
    .Q(main_gw5ddrphy_bitslip30_r[7]),
    .D(main_gw5ddrphy_bitslip30_i[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip30_r_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip30_r_6_s0 (
    .Q(main_gw5ddrphy_bitslip30_r[6]),
    .D(main_gw5ddrphy_bitslip30_i[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip30_r_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip30_r_5_s0 (
    .Q(main_gw5ddrphy_bitslip30_r[5]),
    .D(main_gw5ddrphy_bitslip30_i[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip30_r_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip30_r_4_s0 (
    .Q(main_gw5ddrphy_bitslip30_r[4]),
    .D(main_gw5ddrphy_bitslip30_i[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip30_r_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip30_r_3_s0 (
    .Q(main_gw5ddrphy_bitslip30_r[3]),
    .D(main_gw5ddrphy_bitslip30_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip30_r_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip30_r_2_s0 (
    .Q(main_gw5ddrphy_bitslip30_r[2]),
    .D(main_gw5ddrphy_bitslip30_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip30_r_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip30_r_1_s0 (
    .Q(main_gw5ddrphy_bitslip30_r[1]),
    .D(main_gw5ddrphy_bitslip30_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip30_r_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip30_r_0_s0 (
    .Q(main_gw5ddrphy_bitslip30_r[0]),
    .D(main_gw5ddrphy_bitslip30_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip30_r_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip31_r_7_s0 (
    .Q(main_gw5ddrphy_bitslip31_r[7]),
    .D(main_gw5ddrphy_bitslip31_i[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip31_r_7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip31_r_6_s0 (
    .Q(main_gw5ddrphy_bitslip31_r[6]),
    .D(main_gw5ddrphy_bitslip31_i[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip31_r_6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip31_r_5_s0 (
    .Q(main_gw5ddrphy_bitslip31_r[5]),
    .D(main_gw5ddrphy_bitslip31_i[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip31_r_5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip31_r_4_s0 (
    .Q(main_gw5ddrphy_bitslip31_r[4]),
    .D(main_gw5ddrphy_bitslip31_i[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip31_r_4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip31_r_3_s0 (
    .Q(main_gw5ddrphy_bitslip31_r[3]),
    .D(main_gw5ddrphy_bitslip31_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip31_r_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip31_r_2_s0 (
    .Q(main_gw5ddrphy_bitslip31_r[2]),
    .D(main_gw5ddrphy_bitslip31_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip31_r_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip31_r_1_s0 (
    .Q(main_gw5ddrphy_bitslip31_r[1]),
    .D(main_gw5ddrphy_bitslip31_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip31_r_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip31_r_0_s0 (
    .Q(main_gw5ddrphy_bitslip31_r[0]),
    .D(main_gw5ddrphy_bitslip31_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip31_r_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_rddata_en_tappeddelayline0_s0 (
    .Q(main_gw5ddrphy_rddata_en_tappeddelayline0),
    .D(n17155_6),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_rddata_en_tappeddelayline0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_rddata_en_tappeddelayline1_s0 (
    .Q(main_gw5ddrphy_rddata_en_tappeddelayline1),
    .D(main_gw5ddrphy_rddata_en_tappeddelayline0),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_rddata_en_tappeddelayline1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_rddata_en_tappeddelayline2_s0 (
    .Q(main_gw5ddrphy_rddata_en_tappeddelayline2),
    .D(main_gw5ddrphy_rddata_en_tappeddelayline1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_rddata_en_tappeddelayline2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_rddata_en_tappeddelayline3_s0 (
    .Q(main_gw5ddrphy_rddata_en_tappeddelayline3),
    .D(main_gw5ddrphy_rddata_en_tappeddelayline2),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_rddata_en_tappeddelayline3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_rddata_en_tappeddelayline4_s0 (
    .Q(main_gw5ddrphy_rddata_en_tappeddelayline4),
    .D(main_gw5ddrphy_rddata_en_tappeddelayline3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_rddata_en_tappeddelayline4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_rddata_en_tappeddelayline5_s0 (
    .Q(main_gw5ddrphy_rddata_en_tappeddelayline5),
    .D(main_gw5ddrphy_rddata_en_tappeddelayline4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_rddata_en_tappeddelayline5_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_rddata_en_tappeddelayline6_s0 (
    .Q(main_gw5ddrphy_rddata_en_tappeddelayline6),
    .D(main_gw5ddrphy_rddata_en_tappeddelayline5),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_rddata_en_tappeddelayline6_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_rddata_en_tappeddelayline7_s0 (
    .Q(main_gw5ddrphy_rddata_en_tappeddelayline7),
    .D(main_gw5ddrphy_rddata_en_tappeddelayline6),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_rddata_en_tappeddelayline7_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_rddata_en_tappeddelayline8_s0 (
    .Q(main_gw5ddrphy_rddata_en_tappeddelayline8),
    .D(main_gw5ddrphy_rddata_en_tappeddelayline7),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_rddata_en_tappeddelayline8_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_rddata_en_tappeddelayline9_s0 (
    .Q(main_gw5ddrphy_rddata_en_tappeddelayline9),
    .D(main_gw5ddrphy_rddata_en_tappeddelayline8),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_rddata_en_tappeddelayline9_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_rddata_en_tappeddelayline10_s0 (
    .Q(main_gw5ddrphy_rddata_en_tappeddelayline10),
    .D(main_gw5ddrphy_rddata_en_tappeddelayline9),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_rddata_en_tappeddelayline10_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_rddata_en_tappeddelayline11_s0 (
    .Q(main_gw5ddrphy_rddata_en_tappeddelayline11),
    .D(main_gw5ddrphy_rddata_en_tappeddelayline10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_rddata_en_tappeddelayline11_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_rddata_en_tappeddelayline12_s0 (
    .Q(main_gw5ddrphy_rddata_en_tappeddelayline12),
    .D(main_gw5ddrphy_rddata_en_tappeddelayline11),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_rddata_en_tappeddelayline12_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_wrdata_en_tappeddelayline0_s0 (
    .Q(main_gw5ddrphy_wrdata_en_tappeddelayline0),
    .D(n17156_6),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_wrdata_en_tappeddelayline0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_wrdata_en_tappeddelayline1_s0 (
    .Q(main_gw5ddrphy_wrdata_en_tappeddelayline1),
    .D(main_gw5ddrphy_wrdata_en_tappeddelayline0),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_wrdata_en_tappeddelayline1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_wrdata_en_tappeddelayline2_s0 (
    .Q(main_gw5ddrphy_wrdata_en_tappeddelayline2),
    .D(main_gw5ddrphy_wrdata_en_tappeddelayline1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_wrdata_en_tappeddelayline2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_wrdata_en_tappeddelayline3_s0 (
    .Q(main_gw5ddrphy_wrdata_en_tappeddelayline3),
    .D(main_gw5ddrphy_wrdata_en_tappeddelayline2),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_wrdata_en_tappeddelayline3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_wrdata_en_tappeddelayline4_s0 (
    .Q(main_gw5ddrphy_wrdata_en_tappeddelayline4),
    .D(main_gw5ddrphy_wrdata_en_tappeddelayline3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_wrdata_en_tappeddelayline4_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_wrdata_en_tappeddelayline5_s0 (
    .Q(main_gw5ddrphy_wrdata_en_tappeddelayline5),
    .D(main_gw5ddrphy_wrdata_en_tappeddelayline4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gw5ddrphy_wrdata_en_tappeddelayline5_s0.INIT=1'b0;
  DFFSE main_basesoc_sdram_timer_count1_8_s0 (
    .Q(main_basesoc_sdram_timer_count1[8]),
    .D(n17416_2),
    .CLK(main_crg_clkout0),
    .SET(n21501_4),
    .CE(VCC) 
);
defparam main_basesoc_sdram_timer_count1_8_s0.INIT=1'b1;
  DFFSE main_basesoc_sdram_timer_count1_7_s0 (
    .Q(main_basesoc_sdram_timer_count1[7]),
    .D(n17417_2),
    .CLK(main_crg_clkout0),
    .SET(n21501_4),
    .CE(VCC) 
);
defparam main_basesoc_sdram_timer_count1_7_s0.INIT=1'b1;
  DFFRE main_basesoc_sdram_timer_count1_6_s0 (
    .Q(main_basesoc_sdram_timer_count1[6]),
    .D(n17418_2),
    .CLK(main_crg_clkout0),
    .RESET(n21501_4),
    .CE(VCC) 
);
defparam main_basesoc_sdram_timer_count1_6_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_timer_count1_5_s0 (
    .Q(main_basesoc_sdram_timer_count1[5]),
    .D(n17419_2),
    .CLK(main_crg_clkout0),
    .RESET(n21501_4),
    .CE(VCC) 
);
defparam main_basesoc_sdram_timer_count1_5_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_timer_count1_4_s0 (
    .Q(main_basesoc_sdram_timer_count1[4]),
    .D(n17420_2),
    .CLK(main_crg_clkout0),
    .RESET(n21501_4),
    .CE(VCC) 
);
defparam main_basesoc_sdram_timer_count1_4_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_timer_count1_3_s0 (
    .Q(main_basesoc_sdram_timer_count1[3]),
    .D(n17421_2),
    .CLK(main_crg_clkout0),
    .RESET(n21501_4),
    .CE(VCC) 
);
defparam main_basesoc_sdram_timer_count1_3_s0.INIT=1'b0;
  DFFSE main_basesoc_sdram_timer_count1_2_s0 (
    .Q(main_basesoc_sdram_timer_count1[2]),
    .D(n17422_2),
    .CLK(main_crg_clkout0),
    .SET(n21501_4),
    .CE(VCC) 
);
defparam main_basesoc_sdram_timer_count1_2_s0.INIT=1'b1;
  DFFSE main_basesoc_sdram_timer_count1_1_s0 (
    .Q(main_basesoc_sdram_timer_count1[1]),
    .D(n17423_2),
    .CLK(main_crg_clkout0),
    .SET(n21501_4),
    .CE(VCC) 
);
defparam main_basesoc_sdram_timer_count1_1_s0.INIT=1'b1;
  DFFRE main_basesoc_sdram_timer_count1_0_s0 (
    .Q(main_basesoc_sdram_timer_count1[0]),
    .D(n17424_7),
    .CLK(main_crg_clkout0),
    .RESET(n21501_4),
    .CE(VCC) 
);
defparam main_basesoc_sdram_timer_count1_0_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_postponer_req_o_s0 (
    .Q(main_basesoc_sdram_postponer_req_o),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n21510_5),
    .CE(VCC) 
);
defparam main_basesoc_sdram_postponer_req_o_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_cmd_payload_a_10_s0 (
    .Q(main_basesoc_sdram_cmd_payload_a[10]),
    .D(n17559_8),
    .CLK(main_crg_clkout0),
    .RESET(n30935_5),
    .CE(VCC) 
);
defparam main_basesoc_sdram_cmd_payload_a_10_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_cmd_payload_cas_s0 (
    .Q(main_basesoc_sdram_cmd_payload_cas),
    .D(n17452_4),
    .CLK(main_crg_clkout0),
    .RESET(n30936_6),
    .CE(VCC) 
);
defparam main_basesoc_sdram_cmd_payload_cas_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_cmd_payload_we_s0 (
    .Q(main_basesoc_sdram_cmd_payload_we),
    .D(n17568_5),
    .CLK(main_crg_clkout0),
    .RESET(n30938_3),
    .CE(VCC) 
);
defparam main_basesoc_sdram_cmd_payload_we_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_sequencer_done1_s0 (
    .Q(main_basesoc_sdram_sequencer_done1),
    .D(n17471_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_sequencer_done1_s0.INIT=1'b0;
  DFFSE main_basesoc_sdram_zqcs_timer_count1_25_s0 (
    .Q(main_basesoc_sdram_zqcs_timer_count1[25]),
    .D(n17505_2),
    .CLK(main_crg_clkout0),
    .SET(n21521_6),
    .CE(VCC) 
);
defparam main_basesoc_sdram_zqcs_timer_count1_25_s0.INIT=1'b1;
  DFFRE main_basesoc_sdram_zqcs_timer_count1_24_s0 (
    .Q(main_basesoc_sdram_zqcs_timer_count1[24]),
    .D(n17506_2),
    .CLK(main_crg_clkout0),
    .RESET(n21521_6),
    .CE(VCC) 
);
defparam main_basesoc_sdram_zqcs_timer_count1_24_s0.INIT=1'b0;
  DFFSE main_basesoc_sdram_zqcs_timer_count1_23_s0 (
    .Q(main_basesoc_sdram_zqcs_timer_count1[23]),
    .D(n17507_2),
    .CLK(main_crg_clkout0),
    .SET(n21521_6),
    .CE(VCC) 
);
defparam main_basesoc_sdram_zqcs_timer_count1_23_s0.INIT=1'b1;
  DFFSE main_basesoc_sdram_zqcs_timer_count1_22_s0 (
    .Q(main_basesoc_sdram_zqcs_timer_count1[22]),
    .D(n17508_2),
    .CLK(main_crg_clkout0),
    .SET(n21521_6),
    .CE(VCC) 
);
defparam main_basesoc_sdram_zqcs_timer_count1_22_s0.INIT=1'b1;
  DFFSE main_basesoc_sdram_zqcs_timer_count1_21_s0 (
    .Q(main_basesoc_sdram_zqcs_timer_count1[21]),
    .D(n17509_2),
    .CLK(main_crg_clkout0),
    .SET(n21521_6),
    .CE(VCC) 
);
defparam main_basesoc_sdram_zqcs_timer_count1_21_s0.INIT=1'b1;
  DFFSE main_basesoc_sdram_zqcs_timer_count1_20_s0 (
    .Q(main_basesoc_sdram_zqcs_timer_count1[20]),
    .D(n17510_2),
    .CLK(main_crg_clkout0),
    .SET(n21521_6),
    .CE(VCC) 
);
defparam main_basesoc_sdram_zqcs_timer_count1_20_s0.INIT=1'b1;
  DFFSE main_basesoc_sdram_zqcs_timer_count1_19_s0 (
    .Q(main_basesoc_sdram_zqcs_timer_count1[19]),
    .D(n17511_2),
    .CLK(main_crg_clkout0),
    .SET(n21521_6),
    .CE(VCC) 
);
defparam main_basesoc_sdram_zqcs_timer_count1_19_s0.INIT=1'b1;
  DFFRE main_basesoc_sdram_zqcs_timer_count1_18_s0 (
    .Q(main_basesoc_sdram_zqcs_timer_count1[18]),
    .D(n17512_2),
    .CLK(main_crg_clkout0),
    .RESET(n21521_6),
    .CE(VCC) 
);
defparam main_basesoc_sdram_zqcs_timer_count1_18_s0.INIT=1'b0;
  DFFSE main_basesoc_sdram_zqcs_timer_count1_17_s0 (
    .Q(main_basesoc_sdram_zqcs_timer_count1[17]),
    .D(n17513_2),
    .CLK(main_crg_clkout0),
    .SET(n21521_6),
    .CE(VCC) 
);
defparam main_basesoc_sdram_zqcs_timer_count1_17_s0.INIT=1'b1;
  DFFRE main_basesoc_sdram_zqcs_timer_count1_16_s0 (
    .Q(main_basesoc_sdram_zqcs_timer_count1[16]),
    .D(n17514_2),
    .CLK(main_crg_clkout0),
    .RESET(n21521_6),
    .CE(VCC) 
);
defparam main_basesoc_sdram_zqcs_timer_count1_16_s0.INIT=1'b0;
  DFFSE main_basesoc_sdram_zqcs_timer_count1_15_s0 (
    .Q(main_basesoc_sdram_zqcs_timer_count1[15]),
    .D(n17515_2),
    .CLK(main_crg_clkout0),
    .SET(n21521_6),
    .CE(VCC) 
);
defparam main_basesoc_sdram_zqcs_timer_count1_15_s0.INIT=1'b1;
  DFFSE main_basesoc_sdram_zqcs_timer_count1_14_s0 (
    .Q(main_basesoc_sdram_zqcs_timer_count1[14]),
    .D(n17516_2),
    .CLK(main_crg_clkout0),
    .SET(n21521_6),
    .CE(VCC) 
);
defparam main_basesoc_sdram_zqcs_timer_count1_14_s0.INIT=1'b1;
  DFFSE main_basesoc_sdram_zqcs_timer_count1_13_s0 (
    .Q(main_basesoc_sdram_zqcs_timer_count1[13]),
    .D(n17517_2),
    .CLK(main_crg_clkout0),
    .SET(n21521_6),
    .CE(VCC) 
);
defparam main_basesoc_sdram_zqcs_timer_count1_13_s0.INIT=1'b1;
  DFFSE main_basesoc_sdram_zqcs_timer_count1_12_s0 (
    .Q(main_basesoc_sdram_zqcs_timer_count1[12]),
    .D(n17518_2),
    .CLK(main_crg_clkout0),
    .SET(n21521_6),
    .CE(VCC) 
);
defparam main_basesoc_sdram_zqcs_timer_count1_12_s0.INIT=1'b1;
  DFFRE main_basesoc_sdram_zqcs_timer_count1_11_s0 (
    .Q(main_basesoc_sdram_zqcs_timer_count1[11]),
    .D(n17519_2),
    .CLK(main_crg_clkout0),
    .RESET(n21521_6),
    .CE(VCC) 
);
defparam main_basesoc_sdram_zqcs_timer_count1_11_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_zqcs_timer_count1_10_s0 (
    .Q(main_basesoc_sdram_zqcs_timer_count1[10]),
    .D(n17520_2),
    .CLK(main_crg_clkout0),
    .RESET(n21521_6),
    .CE(VCC) 
);
defparam main_basesoc_sdram_zqcs_timer_count1_10_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_zqcs_timer_count1_9_s0 (
    .Q(main_basesoc_sdram_zqcs_timer_count1[9]),
    .D(n17521_2),
    .CLK(main_crg_clkout0),
    .RESET(n21521_6),
    .CE(VCC) 
);
defparam main_basesoc_sdram_zqcs_timer_count1_9_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_zqcs_timer_count1_8_s0 (
    .Q(main_basesoc_sdram_zqcs_timer_count1[8]),
    .D(n17522_2),
    .CLK(main_crg_clkout0),
    .RESET(n21521_6),
    .CE(VCC) 
);
defparam main_basesoc_sdram_zqcs_timer_count1_8_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_zqcs_timer_count1_7_s0 (
    .Q(main_basesoc_sdram_zqcs_timer_count1[7]),
    .D(n17523_2),
    .CLK(main_crg_clkout0),
    .RESET(n21521_6),
    .CE(VCC) 
);
defparam main_basesoc_sdram_zqcs_timer_count1_7_s0.INIT=1'b0;
  DFFSE main_basesoc_sdram_zqcs_timer_count1_6_s0 (
    .Q(main_basesoc_sdram_zqcs_timer_count1[6]),
    .D(n17524_2),
    .CLK(main_crg_clkout0),
    .SET(n21521_6),
    .CE(VCC) 
);
defparam main_basesoc_sdram_zqcs_timer_count1_6_s0.INIT=1'b1;
  DFFSE main_basesoc_sdram_zqcs_timer_count1_5_s0 (
    .Q(main_basesoc_sdram_zqcs_timer_count1[5]),
    .D(n17525_2),
    .CLK(main_crg_clkout0),
    .SET(n21521_6),
    .CE(VCC) 
);
defparam main_basesoc_sdram_zqcs_timer_count1_5_s0.INIT=1'b1;
  DFFSE main_basesoc_sdram_zqcs_timer_count1_4_s0 (
    .Q(main_basesoc_sdram_zqcs_timer_count1[4]),
    .D(n17526_2),
    .CLK(main_crg_clkout0),
    .SET(n21521_6),
    .CE(VCC) 
);
defparam main_basesoc_sdram_zqcs_timer_count1_4_s0.INIT=1'b1;
  DFFSE main_basesoc_sdram_zqcs_timer_count1_3_s0 (
    .Q(main_basesoc_sdram_zqcs_timer_count1[3]),
    .D(n17527_2),
    .CLK(main_crg_clkout0),
    .SET(n21521_6),
    .CE(VCC) 
);
defparam main_basesoc_sdram_zqcs_timer_count1_3_s0.INIT=1'b1;
  DFFSE main_basesoc_sdram_zqcs_timer_count1_2_s0 (
    .Q(main_basesoc_sdram_zqcs_timer_count1[2]),
    .D(n17528_2),
    .CLK(main_crg_clkout0),
    .SET(n21521_6),
    .CE(VCC) 
);
defparam main_basesoc_sdram_zqcs_timer_count1_2_s0.INIT=1'b1;
  DFFSE main_basesoc_sdram_zqcs_timer_count1_1_s0 (
    .Q(main_basesoc_sdram_zqcs_timer_count1[1]),
    .D(n17529_2),
    .CLK(main_crg_clkout0),
    .SET(n21521_6),
    .CE(VCC) 
);
defparam main_basesoc_sdram_zqcs_timer_count1_1_s0.INIT=1'b1;
  DFFSE main_basesoc_sdram_zqcs_timer_count1_0_s0 (
    .Q(main_basesoc_sdram_zqcs_timer_count1[0]),
    .D(n17530_7),
    .CLK(main_crg_clkout0),
    .SET(n21521_6),
    .CE(VCC) 
);
defparam main_basesoc_sdram_zqcs_timer_count1_0_s0.INIT=1'b1;
  DFFRE main_basesoc_sdram_zqcs_executer_done_s0 (
    .Q(main_basesoc_sdram_zqcs_executer_done),
    .D(n17579_8),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_zqcs_executer_done_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_row_opened_s0 (
    .Q(main_basesoc_sdram_bankmachine0_row_opened),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n31025_3),
    .CE(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine0_row_opened_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_row_14_s0 (
    .Q(main_basesoc_sdram_bankmachine0_row[14]),
    .D(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[21]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine0_row_14_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_row_13_s0 (
    .Q(main_basesoc_sdram_bankmachine0_row[13]),
    .D(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[20]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine0_row_13_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_row_12_s0 (
    .Q(main_basesoc_sdram_bankmachine0_row[12]),
    .D(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[19]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine0_row_12_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_row_11_s0 (
    .Q(main_basesoc_sdram_bankmachine0_row[11]),
    .D(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[18]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine0_row_11_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_row_10_s0 (
    .Q(main_basesoc_sdram_bankmachine0_row[10]),
    .D(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[17]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine0_row_10_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_row_9_s0 (
    .Q(main_basesoc_sdram_bankmachine0_row[9]),
    .D(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[16]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine0_row_9_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_row_8_s0 (
    .Q(main_basesoc_sdram_bankmachine0_row[8]),
    .D(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[15]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine0_row_8_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_row_7_s0 (
    .Q(main_basesoc_sdram_bankmachine0_row[7]),
    .D(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[14]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine0_row_7_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_row_6_s0 (
    .Q(main_basesoc_sdram_bankmachine0_row[6]),
    .D(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[13]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine0_row_6_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_row_5_s0 (
    .Q(main_basesoc_sdram_bankmachine0_row[5]),
    .D(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[12]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine0_row_5_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_row_4_s0 (
    .Q(main_basesoc_sdram_bankmachine0_row[4]),
    .D(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[11]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine0_row_4_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_row_3_s0 (
    .Q(main_basesoc_sdram_bankmachine0_row[3]),
    .D(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[10]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine0_row_3_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_row_2_s0 (
    .Q(main_basesoc_sdram_bankmachine0_row[2]),
    .D(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[9]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine0_row_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_row_1_s0 (
    .Q(main_basesoc_sdram_bankmachine0_row[1]),
    .D(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[8]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine0_row_1_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_row_0_s0 (
    .Q(main_basesoc_sdram_bankmachine0_row[0]),
    .D(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[7]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine0_row_0_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_produce_2_s0 (
    .Q(main_basesoc_sdram_bankmachine0_produce[2]),
    .D(n17640_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_wrport_we) 
);
defparam main_basesoc_sdram_bankmachine0_produce_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_consume_2_s0 (
    .Q(main_basesoc_sdram_bankmachine0_consume[2]),
    .D(n17647_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_do_read) 
);
defparam main_basesoc_sdram_bankmachine0_consume_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_consume_1_s0 (
    .Q(main_basesoc_sdram_bankmachine0_consume[1]),
    .D(n17648_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_do_read) 
);
defparam main_basesoc_sdram_bankmachine0_consume_1_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_consume_0_s0 (
    .Q(main_basesoc_sdram_bankmachine0_consume[0]),
    .D(n17649_6),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_do_read) 
);
defparam main_basesoc_sdram_bankmachine0_consume_0_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_pipe_valid_source_valid_s0 (
    .Q(main_basesoc_sdram_bankmachine0_pipe_valid_source_valid),
    .D(main_basesoc_sdram_bankmachine0_syncfifo0_readable),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine0_pipe_valid_source_valid_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_we_s0 (
    .Q(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_we),
    .D(main_basesoc_sdram_bankmachine0_rdport_dat_r[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_we_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_21_s0 (
    .Q(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[21]),
    .D(main_basesoc_sdram_bankmachine0_rdport_dat_r[22]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_21_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_20_s0 (
    .Q(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[20]),
    .D(main_basesoc_sdram_bankmachine0_rdport_dat_r[21]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_20_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_19_s0 (
    .Q(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[19]),
    .D(main_basesoc_sdram_bankmachine0_rdport_dat_r[20]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_19_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_18_s0 (
    .Q(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[18]),
    .D(main_basesoc_sdram_bankmachine0_rdport_dat_r[19]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_18_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_17_s0 (
    .Q(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[17]),
    .D(main_basesoc_sdram_bankmachine0_rdport_dat_r[18]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_17_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_16_s0 (
    .Q(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[16]),
    .D(main_basesoc_sdram_bankmachine0_rdport_dat_r[17]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_16_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_15_s0 (
    .Q(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[15]),
    .D(main_basesoc_sdram_bankmachine0_rdport_dat_r[16]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_15_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_14_s0 (
    .Q(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[14]),
    .D(main_basesoc_sdram_bankmachine0_rdport_dat_r[15]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_14_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_13_s0 (
    .Q(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[13]),
    .D(main_basesoc_sdram_bankmachine0_rdport_dat_r[14]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_13_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_12_s0 (
    .Q(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[12]),
    .D(main_basesoc_sdram_bankmachine0_rdport_dat_r[13]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_12_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_11_s0 (
    .Q(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[11]),
    .D(main_basesoc_sdram_bankmachine0_rdport_dat_r[12]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_11_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_10_s0 (
    .Q(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[10]),
    .D(main_basesoc_sdram_bankmachine0_rdport_dat_r[11]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_10_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_9_s0 (
    .Q(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[9]),
    .D(main_basesoc_sdram_bankmachine0_rdport_dat_r[10]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_9_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_8_s0 (
    .Q(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[8]),
    .D(main_basesoc_sdram_bankmachine0_rdport_dat_r[9]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_8_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_7_s0 (
    .Q(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[7]),
    .D(main_basesoc_sdram_bankmachine0_rdport_dat_r[8]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_7_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_6_s0 (
    .Q(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[6]),
    .D(main_basesoc_sdram_bankmachine0_rdport_dat_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_6_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_5_s0 (
    .Q(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[5]),
    .D(main_basesoc_sdram_bankmachine0_rdport_dat_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_5_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_4_s0 (
    .Q(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[4]),
    .D(main_basesoc_sdram_bankmachine0_rdport_dat_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_4_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_3_s0 (
    .Q(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[3]),
    .D(main_basesoc_sdram_bankmachine0_rdport_dat_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_3_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_2_s0 (
    .Q(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[2]),
    .D(main_basesoc_sdram_bankmachine0_rdport_dat_r[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_1_s0 (
    .Q(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[1]),
    .D(main_basesoc_sdram_bankmachine0_rdport_dat_r[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_1_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_0_s0 (
    .Q(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[0]),
    .D(main_basesoc_sdram_bankmachine0_rdport_dat_r[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr_0_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_twtpcon_ready_s0 (
    .Q(main_basesoc_sdram_bankmachine0_twtpcon_ready),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n31026_3),
    .CE(n30476_3) 
);
defparam main_basesoc_sdram_bankmachine0_twtpcon_ready_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_trccon_ready_s0 (
    .Q(main_basesoc_sdram_bankmachine0_trccon_ready),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n31028_8),
    .CE(n30477_3) 
);
defparam main_basesoc_sdram_bankmachine0_trccon_ready_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_trascon_ready_s0 (
    .Q(main_basesoc_sdram_bankmachine0_trascon_ready),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n31028_8),
    .CE(n30478_3) 
);
defparam main_basesoc_sdram_bankmachine0_trascon_ready_s0.INIT=1'b0;
  DFFRE builder_bankmachine0_state_2_s0 (
    .Q(builder_bankmachine0_state[2]),
    .D(builder_bankmachine0_next_state[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_bankmachine0_state_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_row_opened_s0 (
    .Q(main_basesoc_sdram_bankmachine1_row_opened),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n31032_3),
    .CE(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine1_row_opened_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_row_14_s0 (
    .Q(main_basesoc_sdram_bankmachine1_row[14]),
    .D(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[21]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine1_row_14_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_row_13_s0 (
    .Q(main_basesoc_sdram_bankmachine1_row[13]),
    .D(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[20]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine1_row_13_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_row_12_s0 (
    .Q(main_basesoc_sdram_bankmachine1_row[12]),
    .D(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[19]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine1_row_12_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_row_11_s0 (
    .Q(main_basesoc_sdram_bankmachine1_row[11]),
    .D(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[18]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine1_row_11_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_row_10_s0 (
    .Q(main_basesoc_sdram_bankmachine1_row[10]),
    .D(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[17]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine1_row_10_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_row_9_s0 (
    .Q(main_basesoc_sdram_bankmachine1_row[9]),
    .D(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[16]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine1_row_9_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_row_8_s0 (
    .Q(main_basesoc_sdram_bankmachine1_row[8]),
    .D(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[15]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine1_row_8_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_row_7_s0 (
    .Q(main_basesoc_sdram_bankmachine1_row[7]),
    .D(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[14]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine1_row_7_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_row_6_s0 (
    .Q(main_basesoc_sdram_bankmachine1_row[6]),
    .D(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[13]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine1_row_6_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_row_5_s0 (
    .Q(main_basesoc_sdram_bankmachine1_row[5]),
    .D(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[12]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine1_row_5_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_row_4_s0 (
    .Q(main_basesoc_sdram_bankmachine1_row[4]),
    .D(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[11]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine1_row_4_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_row_3_s0 (
    .Q(main_basesoc_sdram_bankmachine1_row[3]),
    .D(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[10]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine1_row_3_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_row_2_s0 (
    .Q(main_basesoc_sdram_bankmachine1_row[2]),
    .D(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[9]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine1_row_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_row_1_s0 (
    .Q(main_basesoc_sdram_bankmachine1_row[1]),
    .D(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[8]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine1_row_1_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_row_0_s0 (
    .Q(main_basesoc_sdram_bankmachine1_row[0]),
    .D(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[7]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine1_row_0_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_produce_2_s0 (
    .Q(main_basesoc_sdram_bankmachine1_produce[2]),
    .D(n17781_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_wrport_we) 
);
defparam main_basesoc_sdram_bankmachine1_produce_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_consume_2_s0 (
    .Q(main_basesoc_sdram_bankmachine1_consume[2]),
    .D(n17788_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_do_read) 
);
defparam main_basesoc_sdram_bankmachine1_consume_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_pipe_valid_source_valid_s0 (
    .Q(main_basesoc_sdram_bankmachine1_pipe_valid_source_valid),
    .D(main_basesoc_sdram_bankmachine1_syncfifo1_readable),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_source_valid_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_we_s0 (
    .Q(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_we),
    .D(main_basesoc_sdram_bankmachine1_rdport_dat_r[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_we_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_21_s0 (
    .Q(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[21]),
    .D(main_basesoc_sdram_bankmachine1_rdport_dat_r[22]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_21_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_20_s0 (
    .Q(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[20]),
    .D(main_basesoc_sdram_bankmachine1_rdport_dat_r[21]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_20_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_19_s0 (
    .Q(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[19]),
    .D(main_basesoc_sdram_bankmachine1_rdport_dat_r[20]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_19_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_18_s0 (
    .Q(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[18]),
    .D(main_basesoc_sdram_bankmachine1_rdport_dat_r[19]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_18_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_17_s0 (
    .Q(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[17]),
    .D(main_basesoc_sdram_bankmachine1_rdport_dat_r[18]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_17_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_16_s0 (
    .Q(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[16]),
    .D(main_basesoc_sdram_bankmachine1_rdport_dat_r[17]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_16_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_15_s0 (
    .Q(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[15]),
    .D(main_basesoc_sdram_bankmachine1_rdport_dat_r[16]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_15_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_14_s0 (
    .Q(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[14]),
    .D(main_basesoc_sdram_bankmachine1_rdport_dat_r[15]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_14_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_13_s0 (
    .Q(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[13]),
    .D(main_basesoc_sdram_bankmachine1_rdport_dat_r[14]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_13_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_12_s0 (
    .Q(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[12]),
    .D(main_basesoc_sdram_bankmachine1_rdport_dat_r[13]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_12_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_11_s0 (
    .Q(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[11]),
    .D(main_basesoc_sdram_bankmachine1_rdport_dat_r[12]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_11_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_10_s0 (
    .Q(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[10]),
    .D(main_basesoc_sdram_bankmachine1_rdport_dat_r[11]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_10_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_9_s0 (
    .Q(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[9]),
    .D(main_basesoc_sdram_bankmachine1_rdport_dat_r[10]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_9_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_8_s0 (
    .Q(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[8]),
    .D(main_basesoc_sdram_bankmachine1_rdport_dat_r[9]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_8_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_7_s0 (
    .Q(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[7]),
    .D(main_basesoc_sdram_bankmachine1_rdport_dat_r[8]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_7_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_6_s0 (
    .Q(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[6]),
    .D(main_basesoc_sdram_bankmachine1_rdport_dat_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_6_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_5_s0 (
    .Q(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[5]),
    .D(main_basesoc_sdram_bankmachine1_rdport_dat_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_5_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_4_s0 (
    .Q(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[4]),
    .D(main_basesoc_sdram_bankmachine1_rdport_dat_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_4_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_3_s0 (
    .Q(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[3]),
    .D(main_basesoc_sdram_bankmachine1_rdport_dat_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_3_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_2_s0 (
    .Q(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[2]),
    .D(main_basesoc_sdram_bankmachine1_rdport_dat_r[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_1_s0 (
    .Q(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[1]),
    .D(main_basesoc_sdram_bankmachine1_rdport_dat_r[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_1_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_0_s0 (
    .Q(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[0]),
    .D(main_basesoc_sdram_bankmachine1_rdport_dat_r[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr_0_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_twtpcon_ready_s0 (
    .Q(main_basesoc_sdram_bankmachine1_twtpcon_ready),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n31033_3),
    .CE(n30509_3) 
);
defparam main_basesoc_sdram_bankmachine1_twtpcon_ready_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_trccon_ready_s0 (
    .Q(main_basesoc_sdram_bankmachine1_trccon_ready),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n31035_3),
    .CE(n30510_3) 
);
defparam main_basesoc_sdram_bankmachine1_trccon_ready_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_trascon_ready_s0 (
    .Q(main_basesoc_sdram_bankmachine1_trascon_ready),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n31035_3),
    .CE(n30511_3) 
);
defparam main_basesoc_sdram_bankmachine1_trascon_ready_s0.INIT=1'b0;
  DFFRE builder_bankmachine1_state_2_s0 (
    .Q(builder_bankmachine1_state[2]),
    .D(builder_bankmachine1_next_state[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_bankmachine1_state_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_row_opened_s0 (
    .Q(main_basesoc_sdram_bankmachine2_row_opened),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n31039_3),
    .CE(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine2_row_opened_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_row_14_s0 (
    .Q(main_basesoc_sdram_bankmachine2_row[14]),
    .D(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[21]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine2_row_14_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_row_13_s0 (
    .Q(main_basesoc_sdram_bankmachine2_row[13]),
    .D(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[20]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine2_row_13_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_row_12_s0 (
    .Q(main_basesoc_sdram_bankmachine2_row[12]),
    .D(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[19]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine2_row_12_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_row_11_s0 (
    .Q(main_basesoc_sdram_bankmachine2_row[11]),
    .D(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[18]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine2_row_11_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_row_10_s0 (
    .Q(main_basesoc_sdram_bankmachine2_row[10]),
    .D(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[17]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine2_row_10_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_row_9_s0 (
    .Q(main_basesoc_sdram_bankmachine2_row[9]),
    .D(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[16]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine2_row_9_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_row_8_s0 (
    .Q(main_basesoc_sdram_bankmachine2_row[8]),
    .D(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[15]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine2_row_8_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_row_7_s0 (
    .Q(main_basesoc_sdram_bankmachine2_row[7]),
    .D(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[14]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine2_row_7_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_row_6_s0 (
    .Q(main_basesoc_sdram_bankmachine2_row[6]),
    .D(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[13]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine2_row_6_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_row_5_s0 (
    .Q(main_basesoc_sdram_bankmachine2_row[5]),
    .D(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[12]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine2_row_5_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_row_4_s0 (
    .Q(main_basesoc_sdram_bankmachine2_row[4]),
    .D(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[11]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine2_row_4_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_row_3_s0 (
    .Q(main_basesoc_sdram_bankmachine2_row[3]),
    .D(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[10]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine2_row_3_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_row_2_s0 (
    .Q(main_basesoc_sdram_bankmachine2_row[2]),
    .D(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[9]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine2_row_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_row_1_s0 (
    .Q(main_basesoc_sdram_bankmachine2_row[1]),
    .D(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[8]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine2_row_1_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_row_0_s0 (
    .Q(main_basesoc_sdram_bankmachine2_row[0]),
    .D(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[7]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine2_row_0_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_produce_2_s0 (
    .Q(main_basesoc_sdram_bankmachine2_produce[2]),
    .D(n17922_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_wrport_we) 
);
defparam main_basesoc_sdram_bankmachine2_produce_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_consume_2_s0 (
    .Q(main_basesoc_sdram_bankmachine2_consume[2]),
    .D(n17929_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_do_read) 
);
defparam main_basesoc_sdram_bankmachine2_consume_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_consume_1_s0 (
    .Q(main_basesoc_sdram_bankmachine2_consume[1]),
    .D(n17930_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_do_read) 
);
defparam main_basesoc_sdram_bankmachine2_consume_1_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_consume_0_s0 (
    .Q(main_basesoc_sdram_bankmachine2_consume[0]),
    .D(n17931_6),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_do_read) 
);
defparam main_basesoc_sdram_bankmachine2_consume_0_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_pipe_valid_source_valid_s0 (
    .Q(main_basesoc_sdram_bankmachine2_pipe_valid_source_valid),
    .D(main_basesoc_sdram_bankmachine2_syncfifo2_readable),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine2_pipe_valid_source_valid_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_we_s0 (
    .Q(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_we),
    .D(main_basesoc_sdram_bankmachine2_rdport_dat_r[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_we_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_21_s0 (
    .Q(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[21]),
    .D(main_basesoc_sdram_bankmachine2_rdport_dat_r[22]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_21_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_20_s0 (
    .Q(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[20]),
    .D(main_basesoc_sdram_bankmachine2_rdport_dat_r[21]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_20_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_19_s0 (
    .Q(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[19]),
    .D(main_basesoc_sdram_bankmachine2_rdport_dat_r[20]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_19_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_18_s0 (
    .Q(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[18]),
    .D(main_basesoc_sdram_bankmachine2_rdport_dat_r[19]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_18_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_17_s0 (
    .Q(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[17]),
    .D(main_basesoc_sdram_bankmachine2_rdport_dat_r[18]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_17_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_16_s0 (
    .Q(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[16]),
    .D(main_basesoc_sdram_bankmachine2_rdport_dat_r[17]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_16_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_15_s0 (
    .Q(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[15]),
    .D(main_basesoc_sdram_bankmachine2_rdport_dat_r[16]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_15_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_14_s0 (
    .Q(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[14]),
    .D(main_basesoc_sdram_bankmachine2_rdport_dat_r[15]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_14_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_13_s0 (
    .Q(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[13]),
    .D(main_basesoc_sdram_bankmachine2_rdport_dat_r[14]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_13_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_12_s0 (
    .Q(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[12]),
    .D(main_basesoc_sdram_bankmachine2_rdport_dat_r[13]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_12_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_11_s0 (
    .Q(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[11]),
    .D(main_basesoc_sdram_bankmachine2_rdport_dat_r[12]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_11_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_10_s0 (
    .Q(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[10]),
    .D(main_basesoc_sdram_bankmachine2_rdport_dat_r[11]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_10_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_9_s0 (
    .Q(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[9]),
    .D(main_basesoc_sdram_bankmachine2_rdport_dat_r[10]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_9_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_8_s0 (
    .Q(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[8]),
    .D(main_basesoc_sdram_bankmachine2_rdport_dat_r[9]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_8_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_7_s0 (
    .Q(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[7]),
    .D(main_basesoc_sdram_bankmachine2_rdport_dat_r[8]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_7_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_6_s0 (
    .Q(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[6]),
    .D(main_basesoc_sdram_bankmachine2_rdport_dat_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_6_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_5_s0 (
    .Q(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[5]),
    .D(main_basesoc_sdram_bankmachine2_rdport_dat_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_5_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_4_s0 (
    .Q(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[4]),
    .D(main_basesoc_sdram_bankmachine2_rdport_dat_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_4_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_3_s0 (
    .Q(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[3]),
    .D(main_basesoc_sdram_bankmachine2_rdport_dat_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_3_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_2_s0 (
    .Q(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[2]),
    .D(main_basesoc_sdram_bankmachine2_rdport_dat_r[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_1_s0 (
    .Q(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[1]),
    .D(main_basesoc_sdram_bankmachine2_rdport_dat_r[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_1_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_0_s0 (
    .Q(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[0]),
    .D(main_basesoc_sdram_bankmachine2_rdport_dat_r[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr_0_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_twtpcon_ready_s0 (
    .Q(main_basesoc_sdram_bankmachine2_twtpcon_ready),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n31040_6),
    .CE(n30542_3) 
);
defparam main_basesoc_sdram_bankmachine2_twtpcon_ready_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_trccon_ready_s0 (
    .Q(main_basesoc_sdram_bankmachine2_trccon_ready),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n31042_3),
    .CE(n30543_3) 
);
defparam main_basesoc_sdram_bankmachine2_trccon_ready_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_trascon_ready_s0 (
    .Q(main_basesoc_sdram_bankmachine2_trascon_ready),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n31042_3),
    .CE(n30544_3) 
);
defparam main_basesoc_sdram_bankmachine2_trascon_ready_s0.INIT=1'b0;
  DFFRE builder_bankmachine2_state_2_s0 (
    .Q(builder_bankmachine2_state[2]),
    .D(builder_bankmachine2_next_state[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_bankmachine2_state_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_row_opened_s0 (
    .Q(main_basesoc_sdram_bankmachine3_row_opened),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n31046_3),
    .CE(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine3_row_opened_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_row_14_s0 (
    .Q(main_basesoc_sdram_bankmachine3_row[14]),
    .D(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[21]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine3_row_14_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_row_13_s0 (
    .Q(main_basesoc_sdram_bankmachine3_row[13]),
    .D(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[20]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine3_row_13_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_row_12_s0 (
    .Q(main_basesoc_sdram_bankmachine3_row[12]),
    .D(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[19]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine3_row_12_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_row_11_s0 (
    .Q(main_basesoc_sdram_bankmachine3_row[11]),
    .D(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[18]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine3_row_11_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_row_10_s0 (
    .Q(main_basesoc_sdram_bankmachine3_row[10]),
    .D(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[17]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine3_row_10_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_row_9_s0 (
    .Q(main_basesoc_sdram_bankmachine3_row[9]),
    .D(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[16]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine3_row_9_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_row_8_s0 (
    .Q(main_basesoc_sdram_bankmachine3_row[8]),
    .D(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[15]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine3_row_8_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_row_7_s0 (
    .Q(main_basesoc_sdram_bankmachine3_row[7]),
    .D(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[14]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine3_row_7_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_row_6_s0 (
    .Q(main_basesoc_sdram_bankmachine3_row[6]),
    .D(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[13]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine3_row_6_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_row_5_s0 (
    .Q(main_basesoc_sdram_bankmachine3_row[5]),
    .D(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[12]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine3_row_5_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_row_4_s0 (
    .Q(main_basesoc_sdram_bankmachine3_row[4]),
    .D(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[11]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine3_row_4_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_row_3_s0 (
    .Q(main_basesoc_sdram_bankmachine3_row[3]),
    .D(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[10]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine3_row_3_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_row_2_s0 (
    .Q(main_basesoc_sdram_bankmachine3_row[2]),
    .D(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[9]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine3_row_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_row_1_s0 (
    .Q(main_basesoc_sdram_bankmachine3_row[1]),
    .D(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[8]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine3_row_1_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_row_0_s0 (
    .Q(main_basesoc_sdram_bankmachine3_row[0]),
    .D(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[7]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine3_row_0_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_produce_2_s0 (
    .Q(main_basesoc_sdram_bankmachine3_produce[2]),
    .D(n18063_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_wrport_we) 
);
defparam main_basesoc_sdram_bankmachine3_produce_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_consume_2_s0 (
    .Q(main_basesoc_sdram_bankmachine3_consume[2]),
    .D(n18070_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_do_read) 
);
defparam main_basesoc_sdram_bankmachine3_consume_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_consume_1_s0 (
    .Q(main_basesoc_sdram_bankmachine3_consume[1]),
    .D(n18071_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_do_read) 
);
defparam main_basesoc_sdram_bankmachine3_consume_1_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_pipe_valid_source_valid_s0 (
    .Q(main_basesoc_sdram_bankmachine3_pipe_valid_source_valid),
    .D(main_basesoc_sdram_bankmachine3_syncfifo3_readable),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine3_pipe_valid_source_valid_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_we_s0 (
    .Q(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_we),
    .D(main_basesoc_sdram_bankmachine3_rdport_dat_r[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_we_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_21_s0 (
    .Q(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[21]),
    .D(main_basesoc_sdram_bankmachine3_rdport_dat_r[22]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_21_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_20_s0 (
    .Q(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[20]),
    .D(main_basesoc_sdram_bankmachine3_rdport_dat_r[21]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_20_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_19_s0 (
    .Q(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[19]),
    .D(main_basesoc_sdram_bankmachine3_rdport_dat_r[20]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_19_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_18_s0 (
    .Q(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[18]),
    .D(main_basesoc_sdram_bankmachine3_rdport_dat_r[19]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_18_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_17_s0 (
    .Q(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[17]),
    .D(main_basesoc_sdram_bankmachine3_rdport_dat_r[18]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_17_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_16_s0 (
    .Q(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[16]),
    .D(main_basesoc_sdram_bankmachine3_rdport_dat_r[17]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_16_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_15_s0 (
    .Q(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[15]),
    .D(main_basesoc_sdram_bankmachine3_rdport_dat_r[16]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_15_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_14_s0 (
    .Q(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[14]),
    .D(main_basesoc_sdram_bankmachine3_rdport_dat_r[15]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_14_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_13_s0 (
    .Q(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[13]),
    .D(main_basesoc_sdram_bankmachine3_rdport_dat_r[14]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_13_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_12_s0 (
    .Q(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[12]),
    .D(main_basesoc_sdram_bankmachine3_rdport_dat_r[13]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_12_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_11_s0 (
    .Q(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[11]),
    .D(main_basesoc_sdram_bankmachine3_rdport_dat_r[12]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_11_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_10_s0 (
    .Q(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[10]),
    .D(main_basesoc_sdram_bankmachine3_rdport_dat_r[11]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_10_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_9_s0 (
    .Q(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[9]),
    .D(main_basesoc_sdram_bankmachine3_rdport_dat_r[10]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_9_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_8_s0 (
    .Q(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[8]),
    .D(main_basesoc_sdram_bankmachine3_rdport_dat_r[9]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_8_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_7_s0 (
    .Q(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[7]),
    .D(main_basesoc_sdram_bankmachine3_rdport_dat_r[8]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_7_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_6_s0 (
    .Q(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[6]),
    .D(main_basesoc_sdram_bankmachine3_rdport_dat_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_6_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_5_s0 (
    .Q(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[5]),
    .D(main_basesoc_sdram_bankmachine3_rdport_dat_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_5_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_4_s0 (
    .Q(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[4]),
    .D(main_basesoc_sdram_bankmachine3_rdport_dat_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_4_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_3_s0 (
    .Q(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[3]),
    .D(main_basesoc_sdram_bankmachine3_rdport_dat_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_3_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_2_s0 (
    .Q(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[2]),
    .D(main_basesoc_sdram_bankmachine3_rdport_dat_r[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_1_s0 (
    .Q(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[1]),
    .D(main_basesoc_sdram_bankmachine3_rdport_dat_r[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_1_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_0_s0 (
    .Q(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[0]),
    .D(main_basesoc_sdram_bankmachine3_rdport_dat_r[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr_0_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_twtpcon_ready_s0 (
    .Q(main_basesoc_sdram_bankmachine3_twtpcon_ready),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n31047_3),
    .CE(n30575_3) 
);
defparam main_basesoc_sdram_bankmachine3_twtpcon_ready_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_trccon_ready_s0 (
    .Q(main_basesoc_sdram_bankmachine3_trccon_ready),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n31049_3),
    .CE(n30576_3) 
);
defparam main_basesoc_sdram_bankmachine3_trccon_ready_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_trascon_ready_s0 (
    .Q(main_basesoc_sdram_bankmachine3_trascon_ready),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n31049_3),
    .CE(n30577_3) 
);
defparam main_basesoc_sdram_bankmachine3_trascon_ready_s0.INIT=1'b0;
  DFFRE builder_bankmachine3_state_2_s0 (
    .Q(builder_bankmachine3_state[2]),
    .D(builder_bankmachine3_next_state[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_bankmachine3_state_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_row_opened_s0 (
    .Q(main_basesoc_sdram_bankmachine4_row_opened),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n31053_3),
    .CE(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine4_row_opened_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_row_14_s0 (
    .Q(main_basesoc_sdram_bankmachine4_row[14]),
    .D(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[21]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine4_row_14_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_row_13_s0 (
    .Q(main_basesoc_sdram_bankmachine4_row[13]),
    .D(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[20]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine4_row_13_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_row_12_s0 (
    .Q(main_basesoc_sdram_bankmachine4_row[12]),
    .D(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[19]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine4_row_12_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_row_11_s0 (
    .Q(main_basesoc_sdram_bankmachine4_row[11]),
    .D(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[18]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine4_row_11_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_row_10_s0 (
    .Q(main_basesoc_sdram_bankmachine4_row[10]),
    .D(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[17]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine4_row_10_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_row_9_s0 (
    .Q(main_basesoc_sdram_bankmachine4_row[9]),
    .D(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[16]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine4_row_9_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_row_8_s0 (
    .Q(main_basesoc_sdram_bankmachine4_row[8]),
    .D(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[15]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine4_row_8_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_row_7_s0 (
    .Q(main_basesoc_sdram_bankmachine4_row[7]),
    .D(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[14]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine4_row_7_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_row_6_s0 (
    .Q(main_basesoc_sdram_bankmachine4_row[6]),
    .D(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[13]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine4_row_6_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_row_5_s0 (
    .Q(main_basesoc_sdram_bankmachine4_row[5]),
    .D(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[12]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine4_row_5_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_row_4_s0 (
    .Q(main_basesoc_sdram_bankmachine4_row[4]),
    .D(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[11]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine4_row_4_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_row_3_s0 (
    .Q(main_basesoc_sdram_bankmachine4_row[3]),
    .D(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[10]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine4_row_3_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_row_2_s0 (
    .Q(main_basesoc_sdram_bankmachine4_row[2]),
    .D(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[9]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine4_row_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_row_1_s0 (
    .Q(main_basesoc_sdram_bankmachine4_row[1]),
    .D(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[8]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine4_row_1_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_row_0_s0 (
    .Q(main_basesoc_sdram_bankmachine4_row[0]),
    .D(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[7]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine4_row_0_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_produce_2_s0 (
    .Q(main_basesoc_sdram_bankmachine4_produce[2]),
    .D(n18204_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_wrport_we) 
);
defparam main_basesoc_sdram_bankmachine4_produce_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_consume_2_s0 (
    .Q(main_basesoc_sdram_bankmachine4_consume[2]),
    .D(n18211_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_do_read) 
);
defparam main_basesoc_sdram_bankmachine4_consume_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_pipe_valid_source_valid_s0 (
    .Q(main_basesoc_sdram_bankmachine4_pipe_valid_source_valid),
    .D(main_basesoc_sdram_bankmachine4_syncfifo4_readable),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine4_pipe_valid_source_valid_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_we_s0 (
    .Q(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_we),
    .D(main_basesoc_sdram_bankmachine4_rdport_dat_r[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_we_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_21_s0 (
    .Q(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[21]),
    .D(main_basesoc_sdram_bankmachine4_rdport_dat_r[22]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_21_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_20_s0 (
    .Q(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[20]),
    .D(main_basesoc_sdram_bankmachine4_rdport_dat_r[21]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_20_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_19_s0 (
    .Q(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[19]),
    .D(main_basesoc_sdram_bankmachine4_rdport_dat_r[20]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_19_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_18_s0 (
    .Q(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[18]),
    .D(main_basesoc_sdram_bankmachine4_rdport_dat_r[19]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_18_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_17_s0 (
    .Q(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[17]),
    .D(main_basesoc_sdram_bankmachine4_rdport_dat_r[18]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_17_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_16_s0 (
    .Q(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[16]),
    .D(main_basesoc_sdram_bankmachine4_rdport_dat_r[17]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_16_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_15_s0 (
    .Q(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[15]),
    .D(main_basesoc_sdram_bankmachine4_rdport_dat_r[16]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_15_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_14_s0 (
    .Q(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[14]),
    .D(main_basesoc_sdram_bankmachine4_rdport_dat_r[15]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_14_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_13_s0 (
    .Q(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[13]),
    .D(main_basesoc_sdram_bankmachine4_rdport_dat_r[14]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_13_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_12_s0 (
    .Q(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[12]),
    .D(main_basesoc_sdram_bankmachine4_rdport_dat_r[13]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_12_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_11_s0 (
    .Q(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[11]),
    .D(main_basesoc_sdram_bankmachine4_rdport_dat_r[12]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_11_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_10_s0 (
    .Q(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[10]),
    .D(main_basesoc_sdram_bankmachine4_rdport_dat_r[11]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_10_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_9_s0 (
    .Q(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[9]),
    .D(main_basesoc_sdram_bankmachine4_rdport_dat_r[10]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_9_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_8_s0 (
    .Q(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[8]),
    .D(main_basesoc_sdram_bankmachine4_rdport_dat_r[9]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_8_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_7_s0 (
    .Q(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[7]),
    .D(main_basesoc_sdram_bankmachine4_rdport_dat_r[8]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_7_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_6_s0 (
    .Q(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[6]),
    .D(main_basesoc_sdram_bankmachine4_rdport_dat_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_6_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_5_s0 (
    .Q(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[5]),
    .D(main_basesoc_sdram_bankmachine4_rdport_dat_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_5_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_4_s0 (
    .Q(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[4]),
    .D(main_basesoc_sdram_bankmachine4_rdport_dat_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_4_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_3_s0 (
    .Q(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[3]),
    .D(main_basesoc_sdram_bankmachine4_rdport_dat_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_3_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_2_s0 (
    .Q(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[2]),
    .D(main_basesoc_sdram_bankmachine4_rdport_dat_r[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_1_s0 (
    .Q(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[1]),
    .D(main_basesoc_sdram_bankmachine4_rdport_dat_r[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_1_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_0_s0 (
    .Q(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[0]),
    .D(main_basesoc_sdram_bankmachine4_rdport_dat_r[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr_0_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_twtpcon_ready_s0 (
    .Q(main_basesoc_sdram_bankmachine4_twtpcon_ready),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n31054_3),
    .CE(n30608_3) 
);
defparam main_basesoc_sdram_bankmachine4_twtpcon_ready_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_trccon_ready_s0 (
    .Q(main_basesoc_sdram_bankmachine4_trccon_ready),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n31056_3),
    .CE(n30609_3) 
);
defparam main_basesoc_sdram_bankmachine4_trccon_ready_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_trascon_ready_s0 (
    .Q(main_basesoc_sdram_bankmachine4_trascon_ready),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n31056_3),
    .CE(n30610_3) 
);
defparam main_basesoc_sdram_bankmachine4_trascon_ready_s0.INIT=1'b0;
  DFFRE builder_bankmachine4_state_2_s0 (
    .Q(builder_bankmachine4_state[2]),
    .D(builder_bankmachine4_next_state[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_bankmachine4_state_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_row_opened_s0 (
    .Q(main_basesoc_sdram_bankmachine5_row_opened),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n31060_3),
    .CE(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine5_row_opened_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_row_14_s0 (
    .Q(main_basesoc_sdram_bankmachine5_row[14]),
    .D(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[21]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine5_row_14_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_row_13_s0 (
    .Q(main_basesoc_sdram_bankmachine5_row[13]),
    .D(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[20]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine5_row_13_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_row_12_s0 (
    .Q(main_basesoc_sdram_bankmachine5_row[12]),
    .D(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[19]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine5_row_12_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_row_11_s0 (
    .Q(main_basesoc_sdram_bankmachine5_row[11]),
    .D(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[18]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine5_row_11_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_row_10_s0 (
    .Q(main_basesoc_sdram_bankmachine5_row[10]),
    .D(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[17]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine5_row_10_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_row_9_s0 (
    .Q(main_basesoc_sdram_bankmachine5_row[9]),
    .D(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[16]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine5_row_9_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_row_8_s0 (
    .Q(main_basesoc_sdram_bankmachine5_row[8]),
    .D(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[15]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine5_row_8_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_row_7_s0 (
    .Q(main_basesoc_sdram_bankmachine5_row[7]),
    .D(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[14]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine5_row_7_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_row_6_s0 (
    .Q(main_basesoc_sdram_bankmachine5_row[6]),
    .D(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[13]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine5_row_6_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_row_5_s0 (
    .Q(main_basesoc_sdram_bankmachine5_row[5]),
    .D(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[12]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine5_row_5_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_row_4_s0 (
    .Q(main_basesoc_sdram_bankmachine5_row[4]),
    .D(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[11]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine5_row_4_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_row_3_s0 (
    .Q(main_basesoc_sdram_bankmachine5_row[3]),
    .D(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[10]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine5_row_3_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_row_2_s0 (
    .Q(main_basesoc_sdram_bankmachine5_row[2]),
    .D(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[9]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine5_row_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_row_1_s0 (
    .Q(main_basesoc_sdram_bankmachine5_row[1]),
    .D(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[8]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine5_row_1_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_row_0_s0 (
    .Q(main_basesoc_sdram_bankmachine5_row[0]),
    .D(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[7]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine5_row_0_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_produce_2_s0 (
    .Q(main_basesoc_sdram_bankmachine5_produce[2]),
    .D(n18345_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_wrport_we) 
);
defparam main_basesoc_sdram_bankmachine5_produce_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_consume_2_s0 (
    .Q(main_basesoc_sdram_bankmachine5_consume[2]),
    .D(n18352_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_do_read) 
);
defparam main_basesoc_sdram_bankmachine5_consume_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_pipe_valid_source_valid_s0 (
    .Q(main_basesoc_sdram_bankmachine5_pipe_valid_source_valid),
    .D(main_basesoc_sdram_bankmachine5_syncfifo5_readable),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine5_pipe_valid_source_valid_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_we_s0 (
    .Q(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_we),
    .D(main_basesoc_sdram_bankmachine5_rdport_dat_r[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_we_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_21_s0 (
    .Q(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[21]),
    .D(main_basesoc_sdram_bankmachine5_rdport_dat_r[22]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_21_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_20_s0 (
    .Q(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[20]),
    .D(main_basesoc_sdram_bankmachine5_rdport_dat_r[21]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_20_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_19_s0 (
    .Q(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[19]),
    .D(main_basesoc_sdram_bankmachine5_rdport_dat_r[20]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_19_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_18_s0 (
    .Q(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[18]),
    .D(main_basesoc_sdram_bankmachine5_rdport_dat_r[19]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_18_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_17_s0 (
    .Q(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[17]),
    .D(main_basesoc_sdram_bankmachine5_rdport_dat_r[18]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_17_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_16_s0 (
    .Q(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[16]),
    .D(main_basesoc_sdram_bankmachine5_rdport_dat_r[17]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_16_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_15_s0 (
    .Q(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[15]),
    .D(main_basesoc_sdram_bankmachine5_rdport_dat_r[16]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_15_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_14_s0 (
    .Q(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[14]),
    .D(main_basesoc_sdram_bankmachine5_rdport_dat_r[15]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_14_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_13_s0 (
    .Q(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[13]),
    .D(main_basesoc_sdram_bankmachine5_rdport_dat_r[14]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_13_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_12_s0 (
    .Q(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[12]),
    .D(main_basesoc_sdram_bankmachine5_rdport_dat_r[13]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_12_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_11_s0 (
    .Q(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[11]),
    .D(main_basesoc_sdram_bankmachine5_rdport_dat_r[12]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_11_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_10_s0 (
    .Q(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[10]),
    .D(main_basesoc_sdram_bankmachine5_rdport_dat_r[11]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_10_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_9_s0 (
    .Q(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[9]),
    .D(main_basesoc_sdram_bankmachine5_rdport_dat_r[10]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_9_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0 (
    .Q(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[8]),
    .D(main_basesoc_sdram_bankmachine5_rdport_dat_r[9]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_7_s0 (
    .Q(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[7]),
    .D(main_basesoc_sdram_bankmachine5_rdport_dat_r[8]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_7_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_6_s0 (
    .Q(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[6]),
    .D(main_basesoc_sdram_bankmachine5_rdport_dat_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_6_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_5_s0 (
    .Q(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[5]),
    .D(main_basesoc_sdram_bankmachine5_rdport_dat_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_5_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_4_s0 (
    .Q(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[4]),
    .D(main_basesoc_sdram_bankmachine5_rdport_dat_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_4_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_3_s0 (
    .Q(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[3]),
    .D(main_basesoc_sdram_bankmachine5_rdport_dat_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_3_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_2_s0 (
    .Q(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[2]),
    .D(main_basesoc_sdram_bankmachine5_rdport_dat_r[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_1_s0 (
    .Q(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[1]),
    .D(main_basesoc_sdram_bankmachine5_rdport_dat_r[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_1_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_0_s0 (
    .Q(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[0]),
    .D(main_basesoc_sdram_bankmachine5_rdport_dat_r[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_0_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_twtpcon_ready_s0 (
    .Q(main_basesoc_sdram_bankmachine5_twtpcon_ready),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n31061_3),
    .CE(n30641_3) 
);
defparam main_basesoc_sdram_bankmachine5_twtpcon_ready_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_trccon_ready_s0 (
    .Q(main_basesoc_sdram_bankmachine5_trccon_ready),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n31063_3),
    .CE(n30642_3) 
);
defparam main_basesoc_sdram_bankmachine5_trccon_ready_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_trascon_ready_s0 (
    .Q(main_basesoc_sdram_bankmachine5_trascon_ready),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n31063_3),
    .CE(n30643_3) 
);
defparam main_basesoc_sdram_bankmachine5_trascon_ready_s0.INIT=1'b0;
  DFFRE builder_bankmachine5_state_2_s0 (
    .Q(builder_bankmachine5_state[2]),
    .D(builder_bankmachine5_next_state[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_bankmachine5_state_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_row_opened_s0 (
    .Q(main_basesoc_sdram_bankmachine6_row_opened),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n31067_3),
    .CE(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine6_row_opened_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_row_14_s0 (
    .Q(main_basesoc_sdram_bankmachine6_row[14]),
    .D(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[21]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine6_row_14_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_row_13_s0 (
    .Q(main_basesoc_sdram_bankmachine6_row[13]),
    .D(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[20]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine6_row_13_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_row_12_s0 (
    .Q(main_basesoc_sdram_bankmachine6_row[12]),
    .D(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[19]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine6_row_12_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_row_11_s0 (
    .Q(main_basesoc_sdram_bankmachine6_row[11]),
    .D(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[18]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine6_row_11_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_row_10_s0 (
    .Q(main_basesoc_sdram_bankmachine6_row[10]),
    .D(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[17]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine6_row_10_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_row_9_s0 (
    .Q(main_basesoc_sdram_bankmachine6_row[9]),
    .D(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[16]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine6_row_9_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_row_8_s0 (
    .Q(main_basesoc_sdram_bankmachine6_row[8]),
    .D(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[15]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine6_row_8_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_row_7_s0 (
    .Q(main_basesoc_sdram_bankmachine6_row[7]),
    .D(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[14]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine6_row_7_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_row_6_s0 (
    .Q(main_basesoc_sdram_bankmachine6_row[6]),
    .D(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[13]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine6_row_6_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_row_5_s0 (
    .Q(main_basesoc_sdram_bankmachine6_row[5]),
    .D(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[12]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine6_row_5_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_row_4_s0 (
    .Q(main_basesoc_sdram_bankmachine6_row[4]),
    .D(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[11]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine6_row_4_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_row_3_s0 (
    .Q(main_basesoc_sdram_bankmachine6_row[3]),
    .D(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[10]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine6_row_3_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_row_2_s0 (
    .Q(main_basesoc_sdram_bankmachine6_row[2]),
    .D(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[9]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine6_row_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_row_1_s0 (
    .Q(main_basesoc_sdram_bankmachine6_row[1]),
    .D(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[8]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine6_row_1_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_row_0_s0 (
    .Q(main_basesoc_sdram_bankmachine6_row[0]),
    .D(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[7]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine6_row_0_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_produce_2_s0 (
    .Q(main_basesoc_sdram_bankmachine6_produce[2]),
    .D(n18486_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_wrport_we) 
);
defparam main_basesoc_sdram_bankmachine6_produce_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_consume_2_s0 (
    .Q(main_basesoc_sdram_bankmachine6_consume[2]),
    .D(n18493_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_do_read) 
);
defparam main_basesoc_sdram_bankmachine6_consume_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_pipe_valid_source_valid_s0 (
    .Q(main_basesoc_sdram_bankmachine6_pipe_valid_source_valid),
    .D(main_basesoc_sdram_bankmachine6_syncfifo6_readable),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine6_pipe_valid_source_valid_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_we_s0 (
    .Q(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_we),
    .D(main_basesoc_sdram_bankmachine6_rdport_dat_r[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_we_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_21_s0 (
    .Q(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[21]),
    .D(main_basesoc_sdram_bankmachine6_rdport_dat_r[22]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_21_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_20_s0 (
    .Q(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[20]),
    .D(main_basesoc_sdram_bankmachine6_rdport_dat_r[21]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_20_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_19_s0 (
    .Q(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[19]),
    .D(main_basesoc_sdram_bankmachine6_rdport_dat_r[20]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_19_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_18_s0 (
    .Q(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[18]),
    .D(main_basesoc_sdram_bankmachine6_rdport_dat_r[19]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_18_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_17_s0 (
    .Q(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[17]),
    .D(main_basesoc_sdram_bankmachine6_rdport_dat_r[18]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_17_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_16_s0 (
    .Q(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[16]),
    .D(main_basesoc_sdram_bankmachine6_rdport_dat_r[17]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_16_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_15_s0 (
    .Q(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[15]),
    .D(main_basesoc_sdram_bankmachine6_rdport_dat_r[16]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_15_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_14_s0 (
    .Q(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[14]),
    .D(main_basesoc_sdram_bankmachine6_rdport_dat_r[15]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_14_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_13_s0 (
    .Q(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[13]),
    .D(main_basesoc_sdram_bankmachine6_rdport_dat_r[14]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_13_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_12_s0 (
    .Q(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[12]),
    .D(main_basesoc_sdram_bankmachine6_rdport_dat_r[13]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_12_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_11_s0 (
    .Q(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[11]),
    .D(main_basesoc_sdram_bankmachine6_rdport_dat_r[12]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_11_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_10_s0 (
    .Q(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[10]),
    .D(main_basesoc_sdram_bankmachine6_rdport_dat_r[11]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_10_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_9_s0 (
    .Q(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[9]),
    .D(main_basesoc_sdram_bankmachine6_rdport_dat_r[10]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_9_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_8_s0 (
    .Q(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[8]),
    .D(main_basesoc_sdram_bankmachine6_rdport_dat_r[9]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_8_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_7_s0 (
    .Q(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[7]),
    .D(main_basesoc_sdram_bankmachine6_rdport_dat_r[8]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_7_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_6_s0 (
    .Q(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[6]),
    .D(main_basesoc_sdram_bankmachine6_rdport_dat_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_6_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_5_s0 (
    .Q(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[5]),
    .D(main_basesoc_sdram_bankmachine6_rdport_dat_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_5_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_4_s0 (
    .Q(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[4]),
    .D(main_basesoc_sdram_bankmachine6_rdport_dat_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_4_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_3_s0 (
    .Q(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[3]),
    .D(main_basesoc_sdram_bankmachine6_rdport_dat_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_3_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_2_s0 (
    .Q(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[2]),
    .D(main_basesoc_sdram_bankmachine6_rdport_dat_r[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_1_s0 (
    .Q(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[1]),
    .D(main_basesoc_sdram_bankmachine6_rdport_dat_r[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_1_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_0_s0 (
    .Q(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[0]),
    .D(main_basesoc_sdram_bankmachine6_rdport_dat_r[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr_0_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_twtpcon_ready_s0 (
    .Q(main_basesoc_sdram_bankmachine6_twtpcon_ready),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n31068_3),
    .CE(n30674_3) 
);
defparam main_basesoc_sdram_bankmachine6_twtpcon_ready_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_trccon_ready_s0 (
    .Q(main_basesoc_sdram_bankmachine6_trccon_ready),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n31070_9),
    .CE(n30675_3) 
);
defparam main_basesoc_sdram_bankmachine6_trccon_ready_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_trascon_ready_s0 (
    .Q(main_basesoc_sdram_bankmachine6_trascon_ready),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n31070_9),
    .CE(n30676_3) 
);
defparam main_basesoc_sdram_bankmachine6_trascon_ready_s0.INIT=1'b0;
  DFFRE builder_bankmachine6_state_2_s0 (
    .Q(builder_bankmachine6_state[2]),
    .D(builder_bankmachine6_next_state[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_bankmachine6_state_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_row_opened_s0 (
    .Q(main_basesoc_sdram_bankmachine7_row_opened),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n31074_3),
    .CE(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine7_row_opened_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_row_14_s0 (
    .Q(main_basesoc_sdram_bankmachine7_row[14]),
    .D(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[21]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine7_row_14_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_row_13_s0 (
    .Q(main_basesoc_sdram_bankmachine7_row[13]),
    .D(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[20]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine7_row_13_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_row_12_s0 (
    .Q(main_basesoc_sdram_bankmachine7_row[12]),
    .D(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[19]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine7_row_12_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_row_11_s0 (
    .Q(main_basesoc_sdram_bankmachine7_row[11]),
    .D(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[18]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine7_row_11_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_row_10_s0 (
    .Q(main_basesoc_sdram_bankmachine7_row[10]),
    .D(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[17]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine7_row_10_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_row_9_s0 (
    .Q(main_basesoc_sdram_bankmachine7_row[9]),
    .D(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[16]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine7_row_9_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_row_8_s0 (
    .Q(main_basesoc_sdram_bankmachine7_row[8]),
    .D(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[15]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine7_row_8_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_row_7_s0 (
    .Q(main_basesoc_sdram_bankmachine7_row[7]),
    .D(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[14]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine7_row_7_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_row_6_s0 (
    .Q(main_basesoc_sdram_bankmachine7_row[6]),
    .D(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[13]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine7_row_6_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_row_5_s0 (
    .Q(main_basesoc_sdram_bankmachine7_row[5]),
    .D(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[12]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine7_row_5_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_row_4_s0 (
    .Q(main_basesoc_sdram_bankmachine7_row[4]),
    .D(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[11]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine7_row_4_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_row_3_s0 (
    .Q(main_basesoc_sdram_bankmachine7_row[3]),
    .D(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[10]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine7_row_3_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_row_2_s0 (
    .Q(main_basesoc_sdram_bankmachine7_row[2]),
    .D(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[9]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine7_row_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_row_1_s0 (
    .Q(main_basesoc_sdram_bankmachine7_row[1]),
    .D(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[8]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine7_row_1_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_row_0_s0 (
    .Q(main_basesoc_sdram_bankmachine7_row[0]),
    .D(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[7]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_row_col_n_addr_sel) 
);
defparam main_basesoc_sdram_bankmachine7_row_0_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_produce_2_s0 (
    .Q(main_basesoc_sdram_bankmachine7_produce[2]),
    .D(n18627_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_wrport_we) 
);
defparam main_basesoc_sdram_bankmachine7_produce_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_consume_2_s0 (
    .Q(main_basesoc_sdram_bankmachine7_consume[2]),
    .D(n18634_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_do_read) 
);
defparam main_basesoc_sdram_bankmachine7_consume_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_pipe_valid_source_valid_s0 (
    .Q(main_basesoc_sdram_bankmachine7_pipe_valid_source_valid),
    .D(main_basesoc_sdram_bankmachine7_syncfifo7_readable),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine7_pipe_valid_source_valid_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_we_s0 (
    .Q(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_we),
    .D(main_basesoc_sdram_bankmachine7_rdport_dat_r[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_we_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_21_s0 (
    .Q(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[21]),
    .D(main_basesoc_sdram_bankmachine7_rdport_dat_r[22]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_21_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_20_s0 (
    .Q(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[20]),
    .D(main_basesoc_sdram_bankmachine7_rdport_dat_r[21]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_20_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_19_s0 (
    .Q(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[19]),
    .D(main_basesoc_sdram_bankmachine7_rdport_dat_r[20]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_19_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_18_s0 (
    .Q(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[18]),
    .D(main_basesoc_sdram_bankmachine7_rdport_dat_r[19]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_18_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_17_s0 (
    .Q(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[17]),
    .D(main_basesoc_sdram_bankmachine7_rdport_dat_r[18]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_17_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_16_s0 (
    .Q(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[16]),
    .D(main_basesoc_sdram_bankmachine7_rdport_dat_r[17]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_16_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_15_s0 (
    .Q(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[15]),
    .D(main_basesoc_sdram_bankmachine7_rdport_dat_r[16]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_15_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_14_s0 (
    .Q(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[14]),
    .D(main_basesoc_sdram_bankmachine7_rdport_dat_r[15]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_14_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_13_s0 (
    .Q(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[13]),
    .D(main_basesoc_sdram_bankmachine7_rdport_dat_r[14]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_13_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_12_s0 (
    .Q(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[12]),
    .D(main_basesoc_sdram_bankmachine7_rdport_dat_r[13]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_12_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_11_s0 (
    .Q(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[11]),
    .D(main_basesoc_sdram_bankmachine7_rdport_dat_r[12]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_11_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_10_s0 (
    .Q(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[10]),
    .D(main_basesoc_sdram_bankmachine7_rdport_dat_r[11]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_10_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_9_s0 (
    .Q(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[9]),
    .D(main_basesoc_sdram_bankmachine7_rdport_dat_r[10]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_9_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_8_s0 (
    .Q(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[8]),
    .D(main_basesoc_sdram_bankmachine7_rdport_dat_r[9]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_8_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_7_s0 (
    .Q(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[7]),
    .D(main_basesoc_sdram_bankmachine7_rdport_dat_r[8]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_7_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_6_s0 (
    .Q(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[6]),
    .D(main_basesoc_sdram_bankmachine7_rdport_dat_r[7]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_6_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_5_s0 (
    .Q(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[5]),
    .D(main_basesoc_sdram_bankmachine7_rdport_dat_r[6]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_5_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_4_s0 (
    .Q(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[4]),
    .D(main_basesoc_sdram_bankmachine7_rdport_dat_r[5]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_4_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_3_s0 (
    .Q(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[3]),
    .D(main_basesoc_sdram_bankmachine7_rdport_dat_r[4]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_3_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_2_s0 (
    .Q(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[2]),
    .D(main_basesoc_sdram_bankmachine7_rdport_dat_r[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_1_s0 (
    .Q(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[1]),
    .D(main_basesoc_sdram_bankmachine7_rdport_dat_r[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_1_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_0_s0 (
    .Q(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[0]),
    .D(main_basesoc_sdram_bankmachine7_rdport_dat_r[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready) 
);
defparam main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_0_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_twtpcon_ready_s0 (
    .Q(main_basesoc_sdram_bankmachine7_twtpcon_ready),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n31075_3),
    .CE(n30707_3) 
);
defparam main_basesoc_sdram_bankmachine7_twtpcon_ready_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_trccon_ready_s0 (
    .Q(main_basesoc_sdram_bankmachine7_trccon_ready),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n31077_3),
    .CE(n30708_3) 
);
defparam main_basesoc_sdram_bankmachine7_trccon_ready_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_trascon_ready_s0 (
    .Q(main_basesoc_sdram_bankmachine7_trascon_ready),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n31077_3),
    .CE(n30709_3) 
);
defparam main_basesoc_sdram_bankmachine7_trascon_ready_s0.INIT=1'b0;
  DFFRE builder_bankmachine7_state_2_s0 (
    .Q(builder_bankmachine7_state[2]),
    .D(builder_bankmachine7_next_state[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_bankmachine7_state_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_choose_cmd_grant_2_s0 (
    .Q(main_basesoc_sdram_choose_cmd_grant[2]),
    .D(n18935_11),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_choose_cmd_ce) 
);
defparam main_basesoc_sdram_choose_cmd_grant_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_choose_cmd_grant_1_s0 (
    .Q(main_basesoc_sdram_choose_cmd_grant[1]),
    .D(n18936_41),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_choose_cmd_ce) 
);
defparam main_basesoc_sdram_choose_cmd_grant_1_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_choose_cmd_grant_0_s0 (
    .Q(main_basesoc_sdram_choose_cmd_grant[0]),
    .D(n18937_41),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_choose_cmd_ce) 
);
defparam main_basesoc_sdram_choose_cmd_grant_0_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_choose_req_grant_2_s0 (
    .Q(main_basesoc_sdram_choose_req_grant[2]),
    .D(n19109_11),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_choose_req_ce) 
);
defparam main_basesoc_sdram_choose_req_grant_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_choose_req_grant_1_s0 (
    .Q(main_basesoc_sdram_choose_req_grant[1]),
    .D(n19110_41),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_choose_req_ce) 
);
defparam main_basesoc_sdram_choose_req_grant_1_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_choose_req_grant_0_s0 (
    .Q(main_basesoc_sdram_choose_req_grant[0]),
    .D(n19111_41),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_choose_req_ce) 
);
defparam main_basesoc_sdram_choose_req_grant_0_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p0_bank_2_s0 (
    .Q(main_basesoc_sdram_dfi_p0_bank[2]),
    .D(builder_array_muxed0_2_10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p0_bank_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p0_bank_1_s0 (
    .Q(main_basesoc_sdram_dfi_p0_bank[1]),
    .D(builder_array_muxed0_1_10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p0_bank_1_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p0_bank_0_s0 (
    .Q(main_basesoc_sdram_dfi_p0_bank[0]),
    .D(builder_array_muxed0_0_10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p0_bank_0_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p0_address_14_s0 (
    .Q(main_basesoc_sdram_dfi_p0_address[14]),
    .D(builder_array_muxed1_14_10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p0_address_14_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p0_address_13_s0 (
    .Q(main_basesoc_sdram_dfi_p0_address[13]),
    .D(builder_array_muxed1_13_10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p0_address_13_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p0_address_12_s0 (
    .Q(main_basesoc_sdram_dfi_p0_address[12]),
    .D(builder_array_muxed1_12_10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p0_address_12_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p0_address_11_s0 (
    .Q(main_basesoc_sdram_dfi_p0_address[11]),
    .D(builder_array_muxed1_11_10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p0_address_11_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p0_address_10_s0 (
    .Q(main_basesoc_sdram_dfi_p0_address[10]),
    .D(builder_array_muxed1[10]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p0_address_10_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p0_address_9_s0 (
    .Q(main_basesoc_sdram_dfi_p0_address[9]),
    .D(builder_array_muxed1_9_10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p0_address_9_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p0_address_8_s0 (
    .Q(main_basesoc_sdram_dfi_p0_address[8]),
    .D(builder_array_muxed1_8_10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p0_address_8_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p0_address_7_s0 (
    .Q(main_basesoc_sdram_dfi_p0_address[7]),
    .D(builder_array_muxed1_7_10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p0_address_7_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p0_address_6_s0 (
    .Q(main_basesoc_sdram_dfi_p0_address[6]),
    .D(builder_array_muxed1_6_10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p0_address_6_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p0_address_5_s0 (
    .Q(main_basesoc_sdram_dfi_p0_address[5]),
    .D(builder_array_muxed1_5_10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p0_address_5_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p0_address_4_s0 (
    .Q(main_basesoc_sdram_dfi_p0_address[4]),
    .D(builder_array_muxed1_4_10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p0_address_4_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p0_address_3_s0 (
    .Q(main_basesoc_sdram_dfi_p0_address[3]),
    .D(builder_array_muxed1_3_10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p0_address_3_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p0_address_2_s0 (
    .Q(main_basesoc_sdram_dfi_p0_address[2]),
    .D(builder_array_muxed1_2_10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p0_address_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p0_address_1_s0 (
    .Q(main_basesoc_sdram_dfi_p0_address[1]),
    .D(builder_array_muxed1_1_10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p0_address_1_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p0_address_0_s0 (
    .Q(main_basesoc_sdram_dfi_p0_address[0]),
    .D(builder_array_muxed1_0_10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p0_address_0_s0.INIT=1'b0;
  DFFSE main_basesoc_sdram_dfi_p0_cas_n_s0 (
    .Q(main_basesoc_sdram_dfi_p0_cas_n),
    .D(n21467_4),
    .CLK(main_crg_clkout0),
    .SET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p0_cas_n_s0.INIT=1'b1;
  DFFSE main_basesoc_sdram_dfi_p0_ras_n_s0 (
    .Q(main_basesoc_sdram_dfi_p0_ras_n),
    .D(n21469_4),
    .CLK(main_crg_clkout0),
    .SET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p0_ras_n_s0.INIT=1'b1;
  DFFSE main_basesoc_sdram_dfi_p0_we_n_s0 (
    .Q(main_basesoc_sdram_dfi_p0_we_n),
    .D(n21470_4),
    .CLK(main_crg_clkout0),
    .SET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p0_we_n_s0.INIT=1'b1;
  DFFRE main_basesoc_sdram_dfi_p0_rddata_en_s0 (
    .Q(main_basesoc_sdram_dfi_p0_rddata_en),
    .D(builder_array_muxed5_9),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p0_rddata_en_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p1_bank_2_s0 (
    .Q(main_basesoc_sdram_dfi_p1_bank[2]),
    .D(builder_array_muxed7_2_11),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p1_bank_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p1_bank_1_s0 (
    .Q(main_basesoc_sdram_dfi_p1_bank[1]),
    .D(builder_array_muxed7_1_10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p1_bank_1_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p1_bank_0_s0 (
    .Q(main_basesoc_sdram_dfi_p1_bank[0]),
    .D(builder_array_muxed7_0_10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p1_bank_0_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p1_address_14_s0 (
    .Q(main_basesoc_sdram_dfi_p1_address[14]),
    .D(builder_array_muxed8_14_10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p1_address_14_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p1_address_13_s0 (
    .Q(main_basesoc_sdram_dfi_p1_address[13]),
    .D(builder_array_muxed8_13_10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p1_address_13_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p1_address_12_s0 (
    .Q(main_basesoc_sdram_dfi_p1_address[12]),
    .D(builder_array_muxed8_12_10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p1_address_12_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p1_address_11_s0 (
    .Q(main_basesoc_sdram_dfi_p1_address[11]),
    .D(builder_array_muxed8_11_10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p1_address_11_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p1_address_10_s0 (
    .Q(main_basesoc_sdram_dfi_p1_address[10]),
    .D(builder_array_muxed8[10]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p1_address_10_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p1_address_9_s0 (
    .Q(main_basesoc_sdram_dfi_p1_address[9]),
    .D(builder_array_muxed8_9_10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p1_address_9_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p1_address_8_s0 (
    .Q(main_basesoc_sdram_dfi_p1_address[8]),
    .D(builder_array_muxed8_8_10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p1_address_8_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p1_address_7_s0 (
    .Q(main_basesoc_sdram_dfi_p1_address[7]),
    .D(builder_array_muxed8_7_10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p1_address_7_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p1_address_6_s0 (
    .Q(main_basesoc_sdram_dfi_p1_address[6]),
    .D(builder_array_muxed8_6_10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p1_address_6_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p1_address_5_s0 (
    .Q(main_basesoc_sdram_dfi_p1_address[5]),
    .D(builder_array_muxed8_5_10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p1_address_5_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p1_address_4_s0 (
    .Q(main_basesoc_sdram_dfi_p1_address[4]),
    .D(builder_array_muxed8_4_10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p1_address_4_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p1_address_3_s0 (
    .Q(main_basesoc_sdram_dfi_p1_address[3]),
    .D(builder_array_muxed8_3_10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p1_address_3_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p1_address_2_s0 (
    .Q(main_basesoc_sdram_dfi_p1_address[2]),
    .D(builder_array_muxed8_2_10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p1_address_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p1_address_1_s0 (
    .Q(main_basesoc_sdram_dfi_p1_address[1]),
    .D(builder_array_muxed8_1_10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p1_address_1_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_dfi_p1_address_0_s0 (
    .Q(main_basesoc_sdram_dfi_p1_address[0]),
    .D(builder_array_muxed8_0_10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p1_address_0_s0.INIT=1'b0;
  DFFSE main_basesoc_sdram_dfi_p1_cas_n_s0 (
    .Q(main_basesoc_sdram_dfi_p1_cas_n),
    .D(n21491_6),
    .CLK(main_crg_clkout0),
    .SET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p1_cas_n_s0.INIT=1'b1;
  DFFSE main_basesoc_sdram_dfi_p1_ras_n_s0 (
    .Q(main_basesoc_sdram_dfi_p1_ras_n),
    .D(n21493_4),
    .CLK(main_crg_clkout0),
    .SET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p1_ras_n_s0.INIT=1'b1;
  DFFSE main_basesoc_sdram_dfi_p1_we_n_s0 (
    .Q(main_basesoc_sdram_dfi_p1_we_n),
    .D(n21494_4),
    .CLK(main_crg_clkout0),
    .SET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p1_we_n_s0.INIT=1'b1;
  DFFRE main_basesoc_sdram_dfi_p1_wrdata_en_s0 (
    .Q(main_basesoc_sdram_dfi_p1_wrdata_en),
    .D(builder_array_muxed13_10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p1_wrdata_en_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_trrdcon_count_s0 (
    .Q(main_basesoc_sdram_trrdcon_count),
    .D(n19128_5),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_trrdcon_count_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_trrdcon_ready_s0 (
    .Q(main_basesoc_sdram_trrdcon_ready),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n31081_3),
    .CE(n30830_3) 
);
defparam main_basesoc_sdram_trrdcon_ready_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_tfawcon_window_2_s0 (
    .Q(main_basesoc_sdram_tfawcon_window[2]),
    .D(main_basesoc_sdram_tfawcon_window[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_tfawcon_window_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_tfawcon_window_1_s0 (
    .Q(main_basesoc_sdram_tfawcon_window[1]),
    .D(main_basesoc_sdram_tfawcon_window[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_tfawcon_window_1_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_tfawcon_window_0_s0 (
    .Q(main_basesoc_sdram_tfawcon_window[0]),
    .D(main_basesoc_sdram_trrdcon_valid),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_tfawcon_window_0_s0.INIT=1'b0;
  DFFSE main_basesoc_sdram_tfawcon_ready_s0 (
    .Q(main_basesoc_sdram_tfawcon_ready),
    .D(n22042_9),
    .CLK(main_crg_clkout0),
    .SET(n22042_5),
    .CE(VCC) 
);
defparam main_basesoc_sdram_tfawcon_ready_s0.INIT=1'b1;
  DFFRE main_basesoc_sdram_tccdcon_count_s0 (
    .Q(main_basesoc_sdram_tccdcon_count),
    .D(n19142_5),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_tccdcon_count_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_tccdcon_ready_s0 (
    .Q(main_basesoc_sdram_tccdcon_ready),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n31084_3),
    .CE(n30831_3) 
);
defparam main_basesoc_sdram_tccdcon_ready_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_twtrcon_ready_s0 (
    .Q(main_basesoc_sdram_twtrcon_ready),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n31085_3),
    .CE(n30832_3) 
);
defparam main_basesoc_sdram_twtrcon_ready_s0.INIT=1'b0;
  DFFRE builder_multiplexer_state_1_s0 (
    .Q(builder_multiplexer_state[1]),
    .D(builder_multiplexer_next_state_1_74),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_multiplexer_state_1_s0.INIT=1'b0;
  DFFRE builder_multiplexer_state_0_s0 (
    .Q(builder_multiplexer_state[0]),
    .D(builder_multiplexer_next_state_0_39),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_multiplexer_state_0_s0.INIT=1'b0;
  DFFRE builder_new_master_wdata_ready0_s0 (
    .Q(builder_new_master_wdata_ready0),
    .D(n19182_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_new_master_wdata_ready0_s0.INIT=1'b0;
  DFFRE builder_new_master_wdata_ready1_s0 (
    .Q(builder_new_master_wdata_ready1),
    .D(builder_new_master_wdata_ready0),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_new_master_wdata_ready1_s0.INIT=1'b0;
  DFFRE builder_new_master_wdata_ready2_s0 (
    .Q(builder_new_master_wdata_ready2),
    .D(builder_new_master_wdata_ready1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_new_master_wdata_ready2_s0.INIT=1'b0;
  DFFRE builder_new_master_wdata_ready3_s0 (
    .Q(builder_new_master_wdata_ready3),
    .D(builder_new_master_wdata_ready2),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_new_master_wdata_ready3_s0.INIT=1'b0;
  DFFRE builder_new_master_rdata_valid1_s0 (
    .Q(builder_new_master_rdata_valid1),
    .D(main_basesoc_sdram_dfi_p0_rddata_en),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_new_master_rdata_valid1_s0.INIT=1'b0;
  DFFRE builder_new_master_rdata_valid2_s0 (
    .Q(builder_new_master_rdata_valid2),
    .D(builder_new_master_rdata_valid1),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_new_master_rdata_valid2_s0.INIT=1'b0;
  DFFRE builder_new_master_rdata_valid3_s0 (
    .Q(builder_new_master_rdata_valid3),
    .D(builder_new_master_rdata_valid2),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_new_master_rdata_valid3_s0.INIT=1'b0;
  DFFRE builder_new_master_rdata_valid4_s0 (
    .Q(builder_new_master_rdata_valid4),
    .D(builder_new_master_rdata_valid3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_new_master_rdata_valid4_s0.INIT=1'b0;
  DFFRE builder_new_master_rdata_valid5_s0 (
    .Q(builder_new_master_rdata_valid5),
    .D(builder_new_master_rdata_valid4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_new_master_rdata_valid5_s0.INIT=1'b0;
  DFFRE builder_new_master_rdata_valid6_s0 (
    .Q(builder_new_master_rdata_valid6),
    .D(builder_new_master_rdata_valid5),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_new_master_rdata_valid6_s0.INIT=1'b0;
  DFFRE builder_new_master_rdata_valid7_s0 (
    .Q(builder_new_master_rdata_valid7),
    .D(builder_new_master_rdata_valid6),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_new_master_rdata_valid7_s0.INIT=1'b0;
  DFFRE builder_new_master_rdata_valid8_s0 (
    .Q(builder_new_master_rdata_valid8),
    .D(builder_new_master_rdata_valid7),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_new_master_rdata_valid8_s0.INIT=1'b0;
  DFFRE builder_new_master_rdata_valid9_s0 (
    .Q(builder_new_master_rdata_valid9),
    .D(builder_new_master_rdata_valid8),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_new_master_rdata_valid9_s0.INIT=1'b0;
  DFFRE builder_new_master_rdata_valid10_s0 (
    .Q(builder_new_master_rdata_valid10),
    .D(builder_new_master_rdata_valid9),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_new_master_rdata_valid10_s0.INIT=1'b0;
  DFFRE builder_new_master_rdata_valid11_s0 (
    .Q(builder_new_master_rdata_valid11),
    .D(builder_new_master_rdata_valid10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_new_master_rdata_valid11_s0.INIT=1'b0;
  DFFRE builder_new_master_rdata_valid12_s0 (
    .Q(builder_new_master_rdata_valid12),
    .D(builder_new_master_rdata_valid11),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_new_master_rdata_valid12_s0.INIT=1'b0;
  DFFRE builder_new_master_rdata_valid13_s0 (
    .Q(builder_new_master_rdata_valid13),
    .D(builder_new_master_rdata_valid12),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_new_master_rdata_valid13_s0.INIT=1'b0;
  DFFRE main_chaser_5_s0 (
    .Q(main_chaser[5]),
    .D(main_chaser[4]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_done) 
);
defparam main_chaser_5_s0.INIT=1'b0;
  DFFRE main_chaser_4_s0 (
    .Q(main_chaser[4]),
    .D(main_chaser[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_done) 
);
defparam main_chaser_4_s0.INIT=1'b0;
  DFFRE main_chaser_3_s0 (
    .Q(main_chaser[3]),
    .D(main_chaser[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_done) 
);
defparam main_chaser_3_s0.INIT=1'b0;
  DFFRE main_chaser_2_s0 (
    .Q(main_chaser[2]),
    .D(main_chaser[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_done) 
);
defparam main_chaser_2_s0.INIT=1'b0;
  DFFRE main_chaser_1_s0 (
    .Q(main_chaser[1]),
    .D(main_chaser[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_done) 
);
defparam main_chaser_1_s0.INIT=1'b0;
  DFFRE main_chaser_0_s0 (
    .Q(main_chaser[0]),
    .D(n19213_5),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_done) 
);
defparam main_chaser_0_s0.INIT=1'b0;
  DFFRE main_mode_s0 (
    .Q(main_mode),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_re) 
);
defparam main_mode_s0.INIT=1'b0;
  DFFSE main_count_21_s0 (
    .Q(main_count[21]),
    .D(n19217_2),
    .CLK(main_crg_clkout0),
    .SET(n22076_4),
    .CE(main_count_21_10) 
);
defparam main_count_21_s0.INIT=1'b1;
  DFFSE main_count_20_s0 (
    .Q(main_count[20]),
    .D(n19218_2),
    .CLK(main_crg_clkout0),
    .SET(n22076_4),
    .CE(main_count_21_10) 
);
defparam main_count_20_s0.INIT=1'b1;
  DFFSE main_count_19_s0 (
    .Q(main_count[19]),
    .D(n19219_2),
    .CLK(main_crg_clkout0),
    .SET(n22076_4),
    .CE(main_count_21_10) 
);
defparam main_count_19_s0.INIT=1'b1;
  DFFSE main_count_18_s0 (
    .Q(main_count[18]),
    .D(n19220_2),
    .CLK(main_crg_clkout0),
    .SET(n22076_4),
    .CE(main_count_21_10) 
);
defparam main_count_18_s0.INIT=1'b1;
  DFFSE main_count_17_s0 (
    .Q(main_count[17]),
    .D(n19221_2),
    .CLK(main_crg_clkout0),
    .SET(n22076_4),
    .CE(main_count_21_10) 
);
defparam main_count_17_s0.INIT=1'b1;
  DFFSE main_count_16_s0 (
    .Q(main_count[16]),
    .D(n19222_2),
    .CLK(main_crg_clkout0),
    .SET(n22076_4),
    .CE(main_count_21_10) 
);
defparam main_count_16_s0.INIT=1'b1;
  DFFSE main_count_15_s0 (
    .Q(main_count[15]),
    .D(n19223_2),
    .CLK(main_crg_clkout0),
    .SET(n22076_4),
    .CE(main_count_21_10) 
);
defparam main_count_15_s0.INIT=1'b1;
  DFFRE main_count_14_s0 (
    .Q(main_count[14]),
    .D(n19224_2),
    .CLK(main_crg_clkout0),
    .RESET(n22076_4),
    .CE(main_count_21_10) 
);
defparam main_count_14_s0.INIT=1'b0;
  DFFRE main_count_13_s0 (
    .Q(main_count[13]),
    .D(n19225_2),
    .CLK(main_crg_clkout0),
    .RESET(n22076_4),
    .CE(main_count_21_10) 
);
defparam main_count_13_s0.INIT=1'b0;
  DFFSE main_count_12_s0 (
    .Q(main_count[12]),
    .D(n19226_2),
    .CLK(main_crg_clkout0),
    .SET(n22076_4),
    .CE(main_count_21_10) 
);
defparam main_count_12_s0.INIT=1'b1;
  DFFRE main_count_11_s0 (
    .Q(main_count[11]),
    .D(n19227_2),
    .CLK(main_crg_clkout0),
    .RESET(n22076_4),
    .CE(main_count_21_10) 
);
defparam main_count_11_s0.INIT=1'b0;
  DFFSE main_count_10_s0 (
    .Q(main_count[10]),
    .D(n19228_2),
    .CLK(main_crg_clkout0),
    .SET(n22076_4),
    .CE(main_count_21_10) 
);
defparam main_count_10_s0.INIT=1'b1;
  DFFRE main_count_9_s0 (
    .Q(main_count[9]),
    .D(n19229_2),
    .CLK(main_crg_clkout0),
    .RESET(n22076_4),
    .CE(main_count_21_10) 
);
defparam main_count_9_s0.INIT=1'b0;
  DFFRE main_count_8_s0 (
    .Q(main_count[8]),
    .D(n19230_2),
    .CLK(main_crg_clkout0),
    .RESET(n22076_4),
    .CE(main_count_21_10) 
);
defparam main_count_8_s0.INIT=1'b0;
  DFFRE main_count_7_s0 (
    .Q(main_count[7]),
    .D(n19231_2),
    .CLK(main_crg_clkout0),
    .RESET(n22076_4),
    .CE(main_count_21_10) 
);
defparam main_count_7_s0.INIT=1'b0;
  DFFRE main_count_6_s0 (
    .Q(main_count[6]),
    .D(n19232_2),
    .CLK(main_crg_clkout0),
    .RESET(n22076_4),
    .CE(main_count_21_10) 
);
defparam main_count_6_s0.INIT=1'b0;
  DFFRE main_count_5_s0 (
    .Q(main_count[5]),
    .D(n19233_2),
    .CLK(main_crg_clkout0),
    .RESET(n22076_4),
    .CE(main_count_21_10) 
);
defparam main_count_5_s0.INIT=1'b0;
  DFFRE main_count_4_s0 (
    .Q(main_count[4]),
    .D(n19234_2),
    .CLK(main_crg_clkout0),
    .RESET(n22076_4),
    .CE(main_count_21_10) 
);
defparam main_count_4_s0.INIT=1'b0;
  DFFSE main_count_3_s0 (
    .Q(main_count[3]),
    .D(n19235_2),
    .CLK(main_crg_clkout0),
    .SET(n22076_4),
    .CE(main_count_21_10) 
);
defparam main_count_3_s0.INIT=1'b1;
  DFFRE main_count_2_s0 (
    .Q(main_count[2]),
    .D(n19236_2),
    .CLK(main_crg_clkout0),
    .RESET(n22076_4),
    .CE(main_count_21_10) 
);
defparam main_count_2_s0.INIT=1'b0;
  DFFSE main_count_1_s0 (
    .Q(main_count[1]),
    .D(n19237_2),
    .CLK(main_crg_clkout0),
    .SET(n22076_4),
    .CE(main_count_21_10) 
);
defparam main_count_1_s0.INIT=1'b1;
  DFFRE builder_wishbone2csr_state_0_s0 (
    .Q(builder_wishbone2csr_state[0]),
    .D(VCC),
    .CLK(main_crg_clkout0),
    .RESET(n22179_6),
    .CE(builder_interface0_cyc) 
);
defparam builder_wishbone2csr_state_0_s0.INIT=1'b0;
  DFFRE builder_interface1_adr_13_s0 (
    .Q(builder_interface1_adr[13]),
    .D(n12633_7),
    .CLK(main_crg_clkout0),
    .RESET(builder_wishbone2csr_next_state_1_24),
    .CE(builder_interface1_adr_wishbone2csr_next_value_ce1) 
);
defparam builder_interface1_adr_13_s0.INIT=1'b0;
  DFFRE builder_interface1_adr_12_s0 (
    .Q(builder_interface1_adr[12]),
    .D(n12634_7),
    .CLK(main_crg_clkout0),
    .RESET(builder_wishbone2csr_next_state_1_24),
    .CE(builder_interface1_adr_wishbone2csr_next_value_ce1) 
);
defparam builder_interface1_adr_12_s0.INIT=1'b0;
  DFFRE builder_interface1_adr_11_s0 (
    .Q(builder_interface1_adr[11]),
    .D(n12635_7),
    .CLK(main_crg_clkout0),
    .RESET(builder_wishbone2csr_next_state_1_24),
    .CE(builder_interface1_adr_wishbone2csr_next_value_ce1) 
);
defparam builder_interface1_adr_11_s0.INIT=1'b0;
  DFFRE builder_interface1_adr_10_s0 (
    .Q(builder_interface1_adr[10]),
    .D(n12636_7),
    .CLK(main_crg_clkout0),
    .RESET(builder_wishbone2csr_next_state_1_24),
    .CE(builder_interface1_adr_wishbone2csr_next_value_ce1) 
);
defparam builder_interface1_adr_10_s0.INIT=1'b0;
  DFFRE builder_interface1_adr_9_s0 (
    .Q(builder_interface1_adr[9]),
    .D(n12637_7),
    .CLK(main_crg_clkout0),
    .RESET(builder_wishbone2csr_next_state_1_24),
    .CE(builder_interface1_adr_wishbone2csr_next_value_ce1) 
);
defparam builder_interface1_adr_9_s0.INIT=1'b0;
  DFFRE builder_interface1_adr_8_s0 (
    .Q(builder_interface1_adr[8]),
    .D(n12638_7),
    .CLK(main_crg_clkout0),
    .RESET(builder_wishbone2csr_next_state_1_24),
    .CE(builder_interface1_adr_wishbone2csr_next_value_ce1) 
);
defparam builder_interface1_adr_8_s0.INIT=1'b0;
  DFFRE builder_interface1_adr_7_s0 (
    .Q(builder_interface1_adr[7]),
    .D(n12639_7),
    .CLK(main_crg_clkout0),
    .RESET(builder_wishbone2csr_next_state_1_24),
    .CE(builder_interface1_adr_wishbone2csr_next_value_ce1) 
);
defparam builder_interface1_adr_7_s0.INIT=1'b0;
  DFFRE builder_interface1_adr_6_s0 (
    .Q(builder_interface1_adr[6]),
    .D(n12640_7),
    .CLK(main_crg_clkout0),
    .RESET(builder_wishbone2csr_next_state_1_24),
    .CE(builder_interface1_adr_wishbone2csr_next_value_ce1) 
);
defparam builder_interface1_adr_6_s0.INIT=1'b0;
  DFFRE builder_interface1_adr_5_s0 (
    .Q(builder_interface1_adr[5]),
    .D(n12641_7),
    .CLK(main_crg_clkout0),
    .RESET(builder_wishbone2csr_next_state_1_24),
    .CE(builder_interface1_adr_wishbone2csr_next_value_ce1) 
);
defparam builder_interface1_adr_5_s0.INIT=1'b0;
  DFFRE builder_interface1_adr_4_s0 (
    .Q(builder_interface1_adr[4]),
    .D(n12642_7),
    .CLK(main_crg_clkout0),
    .RESET(builder_wishbone2csr_next_state_1_24),
    .CE(builder_interface1_adr_wishbone2csr_next_value_ce1) 
);
defparam builder_interface1_adr_4_s0.INIT=1'b0;
  DFFRE builder_interface1_adr_3_s0 (
    .Q(builder_interface1_adr[3]),
    .D(n12643_7),
    .CLK(main_crg_clkout0),
    .RESET(builder_wishbone2csr_next_state_1_24),
    .CE(builder_interface1_adr_wishbone2csr_next_value_ce1) 
);
defparam builder_interface1_adr_3_s0.INIT=1'b0;
  DFFRE builder_interface1_adr_2_s0 (
    .Q(builder_interface1_adr[2]),
    .D(n12644_7),
    .CLK(main_crg_clkout0),
    .RESET(builder_wishbone2csr_next_state_1_24),
    .CE(builder_interface1_adr_wishbone2csr_next_value_ce1) 
);
defparam builder_interface1_adr_2_s0.INIT=1'b0;
  DFFRE builder_interface1_adr_1_s0 (
    .Q(builder_interface1_adr[1]),
    .D(n12645_7),
    .CLK(main_crg_clkout0),
    .RESET(builder_wishbone2csr_next_state_1_24),
    .CE(builder_interface1_adr_wishbone2csr_next_value_ce1) 
);
defparam builder_interface1_adr_1_s0.INIT=1'b0;
  DFFRE builder_interface1_adr_0_s0 (
    .Q(builder_interface1_adr[0]),
    .D(n12646_7),
    .CLK(main_crg_clkout0),
    .RESET(builder_wishbone2csr_next_state_1_24),
    .CE(builder_interface1_adr_wishbone2csr_next_value_ce1) 
);
defparam builder_interface1_adr_0_s0.INIT=1'b0;
  DFFRE builder_interface1_we_s0 (
    .Q(builder_interface1_we),
    .D(builder_interface1_we_wishbone2csr_next_value3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_interface1_adr_wishbone2csr_next_value_ce1) 
);
defparam builder_interface1_we_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_31_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[31]),
    .D(n19338_10),
    .CLK(main_crg_clkout0),
    .RESET(n19399_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_31_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_30_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[30]),
    .D(n19340_10),
    .CLK(main_crg_clkout0),
    .RESET(n19399_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_30_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_29_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[29]),
    .D(n19342_10),
    .CLK(main_crg_clkout0),
    .RESET(n19399_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_29_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_28_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[28]),
    .D(n19344_10),
    .CLK(main_crg_clkout0),
    .RESET(n19399_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_28_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_27_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[27]),
    .D(n19346_10),
    .CLK(main_crg_clkout0),
    .RESET(n19399_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_27_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_26_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[26]),
    .D(n19348_10),
    .CLK(main_crg_clkout0),
    .RESET(n19399_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_26_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_25_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[25]),
    .D(n19350_10),
    .CLK(main_crg_clkout0),
    .RESET(n19399_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_25_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_24_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[24]),
    .D(n19352_10),
    .CLK(main_crg_clkout0),
    .RESET(n19399_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_24_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_23_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[23]),
    .D(n19354_10),
    .CLK(main_crg_clkout0),
    .RESET(n19399_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_23_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_22_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[22]),
    .D(n19356_10),
    .CLK(main_crg_clkout0),
    .RESET(n19399_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_22_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_21_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[21]),
    .D(n19358_10),
    .CLK(main_crg_clkout0),
    .RESET(n19399_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_21_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_20_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[20]),
    .D(n19360_10),
    .CLK(main_crg_clkout0),
    .RESET(n19399_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_20_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_19_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[19]),
    .D(n19362_10),
    .CLK(main_crg_clkout0),
    .RESET(n19399_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_19_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_18_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[18]),
    .D(n19364_10),
    .CLK(main_crg_clkout0),
    .RESET(n19399_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_18_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_17_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[17]),
    .D(n19366_10),
    .CLK(main_crg_clkout0),
    .RESET(n19399_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_17_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_16_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[16]),
    .D(n19368_10),
    .CLK(main_crg_clkout0),
    .RESET(n19399_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_16_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_15_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[15]),
    .D(n19370_10),
    .CLK(main_crg_clkout0),
    .RESET(n19399_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_15_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_14_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[14]),
    .D(n19372_10),
    .CLK(main_crg_clkout0),
    .RESET(n19399_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_14_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_13_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[13]),
    .D(n19374_10),
    .CLK(main_crg_clkout0),
    .RESET(n19399_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_13_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_12_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[12]),
    .D(n19376_10),
    .CLK(main_crg_clkout0),
    .RESET(n19399_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_12_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_11_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[11]),
    .D(n19378_10),
    .CLK(main_crg_clkout0),
    .RESET(n19399_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_11_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_10_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[10]),
    .D(n19380_10),
    .CLK(main_crg_clkout0),
    .RESET(n19399_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_10_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_9_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[9]),
    .D(n19382_10),
    .CLK(main_crg_clkout0),
    .RESET(n19399_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_9_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_8_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[8]),
    .D(n19384_10),
    .CLK(main_crg_clkout0),
    .RESET(n19399_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_8_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_7_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[7]),
    .D(n19386_10),
    .CLK(main_crg_clkout0),
    .RESET(n19399_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_7_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_6_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[6]),
    .D(n19388_10),
    .CLK(main_crg_clkout0),
    .RESET(n19399_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_6_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_5_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[5]),
    .D(n19390_10),
    .CLK(main_crg_clkout0),
    .RESET(n19399_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_5_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[4]),
    .D(n19392_10),
    .CLK(main_crg_clkout0),
    .RESET(n19399_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[3]),
    .D(n19394_10),
    .CLK(main_crg_clkout0),
    .RESET(n19399_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[2]),
    .D(n19396_10),
    .CLK(main_crg_clkout0),
    .RESET(n19399_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[1]),
    .D(n19397_9),
    .CLK(main_crg_clkout0),
    .RESET(n19399_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[0]),
    .D(n19398_9),
    .CLK(main_crg_clkout0),
    .RESET(n19399_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE main_basesoc_reset_storage_1_s0 (
    .Q(main_basesoc_reset_storage[1]),
    .D(builder_interface1_dat_w[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_reset0_re) 
);
defparam main_basesoc_reset_storage_1_s0.INIT=1'b0;
  DFFRE main_basesoc_reset_storage_0_s0 (
    .Q(main_basesoc_reset_storage[0]),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_reset0_re) 
);
defparam main_basesoc_reset_storage_0_s0.INIT=1'b0;
  DFFRE main_basesoc_reset_re_s0 (
    .Q(main_basesoc_reset_re),
    .D(builder_csr_bankarray_csrbank0_reset0_re),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_reset_re_s0.INIT=1'b0;
  DFFRE main_basesoc_scratch_storage_31_s0 (
    .Q(main_basesoc_scratch_storage[31]),
    .D(builder_interface1_dat_w[31]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_31_s0.INIT=1'b0;
  DFFRE main_basesoc_scratch_storage_30_s0 (
    .Q(main_basesoc_scratch_storage[30]),
    .D(builder_interface1_dat_w[30]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_30_s0.INIT=1'b0;
  DFFRE main_basesoc_scratch_storage_29_s0 (
    .Q(main_basesoc_scratch_storage[29]),
    .D(builder_interface1_dat_w[29]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_29_s0.INIT=1'b0;
  DFFSE main_basesoc_scratch_storage_28_s0 (
    .Q(main_basesoc_scratch_storage[28]),
    .D(builder_interface1_dat_w[28]),
    .CLK(main_crg_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_28_s0.INIT=1'b1;
  DFFRE main_basesoc_scratch_storage_27_s0 (
    .Q(main_basesoc_scratch_storage[27]),
    .D(builder_interface1_dat_w[27]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_27_s0.INIT=1'b0;
  DFFRE main_basesoc_scratch_storage_26_s0 (
    .Q(main_basesoc_scratch_storage[26]),
    .D(builder_interface1_dat_w[26]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_26_s0.INIT=1'b0;
  DFFSE main_basesoc_scratch_storage_25_s0 (
    .Q(main_basesoc_scratch_storage[25]),
    .D(builder_interface1_dat_w[25]),
    .CLK(main_crg_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_25_s0.INIT=1'b1;
  DFFRE main_basesoc_scratch_storage_24_s0 (
    .Q(main_basesoc_scratch_storage[24]),
    .D(builder_interface1_dat_w[24]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_24_s0.INIT=1'b0;
  DFFRE main_basesoc_scratch_storage_23_s0 (
    .Q(main_basesoc_scratch_storage[23]),
    .D(builder_interface1_dat_w[23]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_23_s0.INIT=1'b0;
  DFFRE main_basesoc_scratch_storage_22_s0 (
    .Q(main_basesoc_scratch_storage[22]),
    .D(builder_interface1_dat_w[22]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_22_s0.INIT=1'b0;
  DFFSE main_basesoc_scratch_storage_21_s0 (
    .Q(main_basesoc_scratch_storage[21]),
    .D(builder_interface1_dat_w[21]),
    .CLK(main_crg_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_21_s0.INIT=1'b1;
  DFFSE main_basesoc_scratch_storage_20_s0 (
    .Q(main_basesoc_scratch_storage[20]),
    .D(builder_interface1_dat_w[20]),
    .CLK(main_crg_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_20_s0.INIT=1'b1;
  DFFRE main_basesoc_scratch_storage_19_s0 (
    .Q(main_basesoc_scratch_storage[19]),
    .D(builder_interface1_dat_w[19]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_19_s0.INIT=1'b0;
  DFFSE main_basesoc_scratch_storage_18_s0 (
    .Q(main_basesoc_scratch_storage[18]),
    .D(builder_interface1_dat_w[18]),
    .CLK(main_crg_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_18_s0.INIT=1'b1;
  DFFRE main_basesoc_scratch_storage_17_s0 (
    .Q(main_basesoc_scratch_storage[17]),
    .D(builder_interface1_dat_w[17]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_17_s0.INIT=1'b0;
  DFFRE main_basesoc_scratch_storage_16_s0 (
    .Q(main_basesoc_scratch_storage[16]),
    .D(builder_interface1_dat_w[16]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_16_s0.INIT=1'b0;
  DFFRE main_basesoc_scratch_storage_15_s0 (
    .Q(main_basesoc_scratch_storage[15]),
    .D(builder_interface1_dat_w[15]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_15_s0.INIT=1'b0;
  DFFSE main_basesoc_scratch_storage_14_s0 (
    .Q(main_basesoc_scratch_storage[14]),
    .D(builder_interface1_dat_w[14]),
    .CLK(main_crg_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_14_s0.INIT=1'b1;
  DFFRE main_basesoc_scratch_storage_13_s0 (
    .Q(main_basesoc_scratch_storage[13]),
    .D(builder_interface1_dat_w[13]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_13_s0.INIT=1'b0;
  DFFSE main_basesoc_scratch_storage_12_s0 (
    .Q(main_basesoc_scratch_storage[12]),
    .D(builder_interface1_dat_w[12]),
    .CLK(main_crg_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_12_s0.INIT=1'b1;
  DFFRE main_basesoc_scratch_storage_11_s0 (
    .Q(main_basesoc_scratch_storage[11]),
    .D(builder_interface1_dat_w[11]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_11_s0.INIT=1'b0;
  DFFSE main_basesoc_scratch_storage_10_s0 (
    .Q(main_basesoc_scratch_storage[10]),
    .D(builder_interface1_dat_w[10]),
    .CLK(main_crg_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_10_s0.INIT=1'b1;
  DFFSE main_basesoc_scratch_storage_9_s0 (
    .Q(main_basesoc_scratch_storage[9]),
    .D(builder_interface1_dat_w[9]),
    .CLK(main_crg_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_9_s0.INIT=1'b1;
  DFFRE main_basesoc_scratch_storage_8_s0 (
    .Q(main_basesoc_scratch_storage[8]),
    .D(builder_interface1_dat_w[8]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_8_s0.INIT=1'b0;
  DFFRE main_basesoc_scratch_storage_7_s0 (
    .Q(main_basesoc_scratch_storage[7]),
    .D(builder_interface1_dat_w[7]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_7_s0.INIT=1'b0;
  DFFSE main_basesoc_scratch_storage_6_s0 (
    .Q(main_basesoc_scratch_storage[6]),
    .D(builder_interface1_dat_w[6]),
    .CLK(main_crg_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_6_s0.INIT=1'b1;
  DFFSE main_basesoc_scratch_storage_5_s0 (
    .Q(main_basesoc_scratch_storage[5]),
    .D(builder_interface1_dat_w[5]),
    .CLK(main_crg_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_5_s0.INIT=1'b1;
  DFFSE main_basesoc_scratch_storage_4_s0 (
    .Q(main_basesoc_scratch_storage[4]),
    .D(builder_interface1_dat_w[4]),
    .CLK(main_crg_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_4_s0.INIT=1'b1;
  DFFSE main_basesoc_scratch_storage_3_s0 (
    .Q(main_basesoc_scratch_storage[3]),
    .D(builder_interface1_dat_w[3]),
    .CLK(main_crg_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_3_s0.INIT=1'b1;
  DFFRE main_basesoc_scratch_storage_2_s0 (
    .Q(main_basesoc_scratch_storage[2]),
    .D(builder_interface1_dat_w[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_2_s0.INIT=1'b0;
  DFFRE main_basesoc_scratch_storage_1_s0 (
    .Q(main_basesoc_scratch_storage[1]),
    .D(builder_interface1_dat_w[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_1_s0.INIT=1'b0;
  DFFRE main_basesoc_scratch_storage_0_s0 (
    .Q(main_basesoc_scratch_storage[0]),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_basesoc_scratch_storage_0_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface1_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[3]),
    .D(n19483_10),
    .CLK(main_crg_clkout0),
    .RESET(n19490_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface1_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[2]),
    .D(n19485_10),
    .CLK(main_crg_clkout0),
    .RESET(n19490_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface1_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[1]),
    .D(n19487_10),
    .CLK(main_crg_clkout0),
    .RESET(n19490_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface1_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[0]),
    .D(n19489_10),
    .CLK(main_crg_clkout0),
    .RESET(n19490_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dly_sel_storage_3_s0 (
    .Q(main_gw5ddrphy_dly_sel_storage[3]),
    .D(builder_interface1_dat_w[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank1_dly_sel0_re) 
);
defparam main_gw5ddrphy_dly_sel_storage_3_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dly_sel_storage_2_s0 (
    .Q(main_gw5ddrphy_dly_sel_storage[2]),
    .D(builder_interface1_dat_w[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank1_dly_sel0_re) 
);
defparam main_gw5ddrphy_dly_sel_storage_2_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dly_sel_storage_1_s0 (
    .Q(main_gw5ddrphy_dly_sel_storage[1]),
    .D(builder_interface1_dat_w[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank1_dly_sel0_re) 
);
defparam main_gw5ddrphy_dly_sel_storage_1_s0.INIT=1'b0;
  DFFRE main_gw5ddrphy_dly_sel_storage_0_s0 (
    .Q(main_gw5ddrphy_dly_sel_storage[0]),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank1_dly_sel0_re) 
);
defparam main_gw5ddrphy_dly_sel_storage_0_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_sel_r_s0 (
    .Q(builder_csr_bankarray_sel_r),
    .D(builder_csr_bankarray_sel),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_csr_bankarray_sel_r_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface2_bank_bus_dat_r_5_s0 (
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[5]),
    .D(main_storage[5]),
    .CLK(main_crg_clkout0),
    .RESET(n19506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r_5_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface2_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[4]),
    .D(main_storage[4]),
    .CLK(main_crg_clkout0),
    .RESET(n19506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface2_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[3]),
    .D(main_storage[3]),
    .CLK(main_crg_clkout0),
    .RESET(n19506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface2_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[2]),
    .D(main_storage[2]),
    .CLK(main_crg_clkout0),
    .RESET(n19506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface2_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[1]),
    .D(main_storage[1]),
    .CLK(main_crg_clkout0),
    .RESET(n19506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface2_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[0]),
    .D(main_storage[0]),
    .CLK(main_crg_clkout0),
    .RESET(n19506_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE main_storage_5_s0 (
    .Q(main_storage[5]),
    .D(builder_interface1_dat_w[5]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank2_out0_re) 
);
defparam main_storage_5_s0.INIT=1'b0;
  DFFRE main_storage_4_s0 (
    .Q(main_storage[4]),
    .D(builder_interface1_dat_w[4]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank2_out0_re) 
);
defparam main_storage_4_s0.INIT=1'b0;
  DFFRE main_storage_3_s0 (
    .Q(main_storage[3]),
    .D(builder_interface1_dat_w[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank2_out0_re) 
);
defparam main_storage_3_s0.INIT=1'b0;
  DFFRE main_storage_2_s0 (
    .Q(main_storage[2]),
    .D(builder_interface1_dat_w[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank2_out0_re) 
);
defparam main_storage_2_s0.INIT=1'b0;
  DFFRE main_storage_1_s0 (
    .Q(main_storage[1]),
    .D(builder_interface1_dat_w[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank2_out0_re) 
);
defparam main_storage_1_s0.INIT=1'b0;
  DFFRE main_storage_0_s0 (
    .Q(main_storage[0]),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank2_out0_re) 
);
defparam main_storage_0_s0.INIT=1'b0;
  DFFRE main_re_s0 (
    .Q(main_re),
    .D(builder_csr_bankarray_csrbank2_out0_re),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_re_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_31_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[31]),
    .D(n19599_22),
    .CLK(main_crg_clkout0),
    .RESET(n19662_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_31_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_30_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[30]),
    .D(n19601_22),
    .CLK(main_crg_clkout0),
    .RESET(n19662_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_30_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_29_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[29]),
    .D(n19603_22),
    .CLK(main_crg_clkout0),
    .RESET(n19662_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_29_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_28_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[28]),
    .D(n19605_22),
    .CLK(main_crg_clkout0),
    .RESET(n19662_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_28_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_27_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[27]),
    .D(n19607_22),
    .CLK(main_crg_clkout0),
    .RESET(n19662_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_27_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_26_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[26]),
    .D(n19609_22),
    .CLK(main_crg_clkout0),
    .RESET(n19662_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_26_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_25_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[25]),
    .D(n19611_22),
    .CLK(main_crg_clkout0),
    .RESET(n19662_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_25_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_24_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[24]),
    .D(n19613_22),
    .CLK(main_crg_clkout0),
    .RESET(n19662_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_24_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_23_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[23]),
    .D(n19615_22),
    .CLK(main_crg_clkout0),
    .RESET(n19662_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_23_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_22_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[22]),
    .D(n19617_22),
    .CLK(main_crg_clkout0),
    .RESET(n19662_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_22_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_21_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[21]),
    .D(n19619_22),
    .CLK(main_crg_clkout0),
    .RESET(n19662_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_21_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_20_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[20]),
    .D(n19621_22),
    .CLK(main_crg_clkout0),
    .RESET(n19662_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_20_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_19_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[19]),
    .D(n19623_22),
    .CLK(main_crg_clkout0),
    .RESET(n19662_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_19_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_18_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[18]),
    .D(n19625_22),
    .CLK(main_crg_clkout0),
    .RESET(n19662_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_18_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_17_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[17]),
    .D(n19627_22),
    .CLK(main_crg_clkout0),
    .RESET(n19662_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_17_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_16_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[16]),
    .D(n19629_22),
    .CLK(main_crg_clkout0),
    .RESET(n19662_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_16_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_15_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[15]),
    .D(n19631_22),
    .CLK(main_crg_clkout0),
    .RESET(n19662_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_15_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_14_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[14]),
    .D(n19633_24),
    .CLK(main_crg_clkout0),
    .RESET(n19662_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_14_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_13_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[13]),
    .D(n19635_24),
    .CLK(main_crg_clkout0),
    .RESET(n19662_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_13_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_12_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[12]),
    .D(n19637_24),
    .CLK(main_crg_clkout0),
    .RESET(n19662_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_12_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_11_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[11]),
    .D(n19639_24),
    .CLK(main_crg_clkout0),
    .RESET(n19662_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_11_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_10_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[10]),
    .D(n19641_24),
    .CLK(main_crg_clkout0),
    .RESET(n19662_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_10_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_9_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[9]),
    .D(n19643_24),
    .CLK(main_crg_clkout0),
    .RESET(n19662_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_9_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_8_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[8]),
    .D(n19645_24),
    .CLK(main_crg_clkout0),
    .RESET(n19662_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_8_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_7_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[7]),
    .D(n19647_26),
    .CLK(main_crg_clkout0),
    .RESET(n19662_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_7_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_6_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[6]),
    .D(n19649_26),
    .CLK(main_crg_clkout0),
    .RESET(n19662_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_6_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_5_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[5]),
    .D(n19651_26),
    .CLK(main_crg_clkout0),
    .RESET(n19662_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_5_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[4]),
    .D(n19653_26),
    .CLK(main_crg_clkout0),
    .RESET(n19662_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[3]),
    .D(n19655_27),
    .CLK(main_crg_clkout0),
    .RESET(n19662_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[2]),
    .D(n19657_29),
    .CLK(main_crg_clkout0),
    .RESET(n19662_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[1]),
    .D(n19659_29),
    .CLK(main_crg_clkout0),
    .RESET(n19662_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[0]),
    .D(n19661_29),
    .CLK(main_crg_clkout0),
    .RESET(n19662_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_storage_3_s0 (
    .Q(main_basesoc_sdram_storage[3]),
    .D(builder_interface1_dat_w[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_control0_re) 
);
defparam main_basesoc_sdram_storage_3_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_storage_2_s0 (
    .Q(main_basesoc_sdram_storage[2]),
    .D(builder_interface1_dat_w[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_control0_re) 
);
defparam main_basesoc_sdram_storage_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_storage_1_s0 (
    .Q(main_basesoc_sdram_storage[1]),
    .D(builder_interface1_dat_w[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_control0_re) 
);
defparam main_basesoc_sdram_storage_1_s0.INIT=1'b0;
  DFFSE main_basesoc_sdram_storage_0_s0 (
    .Q(main_basesoc_sdram_storage[0]),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_control0_re) 
);
defparam main_basesoc_sdram_storage_0_s0.INIT=1'b1;
  DFFRE main_basesoc_sdram_phaseinjector0_command_storage_7_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_command_storage[7]),
    .D(builder_interface1_dat_w[7]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_command0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_command_storage_7_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_command_storage_6_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_command_storage[6]),
    .D(builder_interface1_dat_w[6]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_command0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_command_storage_6_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_command_storage_5_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_command_storage[5]),
    .D(builder_interface1_dat_w[5]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_command0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_command_storage_5_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_command_storage_4_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_command_storage[4]),
    .D(builder_interface1_dat_w[4]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_command0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_command_storage_4_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_command_storage_3_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_command_storage[3]),
    .D(builder_interface1_dat_w[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_command0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_command_storage_3_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_command_storage_2_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_command_storage[2]),
    .D(builder_interface1_dat_w[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_command0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_command_storage_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_command_storage_1_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_command_storage[1]),
    .D(builder_interface1_dat_w[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_command0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_command_storage_1_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_command_storage_0_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_command_storage[0]),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_command0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_command_storage_0_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_address_storage_14_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_address_storage[14]),
    .D(builder_interface1_dat_w[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_address_storage_14_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_address_storage_13_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_address_storage[13]),
    .D(builder_interface1_dat_w[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_address_storage_13_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_address_storage_12_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_address_storage[12]),
    .D(builder_interface1_dat_w[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_address_storage_12_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_address_storage_11_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_address_storage[11]),
    .D(builder_interface1_dat_w[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_address_storage_11_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_address_storage_10_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_address_storage[10]),
    .D(builder_interface1_dat_w[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_address_storage_10_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_address_storage_9_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_address_storage[9]),
    .D(builder_interface1_dat_w[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_address_storage_9_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_address_storage_8_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_address_storage[8]),
    .D(builder_interface1_dat_w[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_address_storage_8_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_address_storage_7_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_address_storage[7]),
    .D(builder_interface1_dat_w[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_address_storage_7_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_address_storage_6_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_address_storage[6]),
    .D(builder_interface1_dat_w[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_address_storage_6_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_address_storage_5_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_address_storage[5]),
    .D(builder_interface1_dat_w[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_address_storage_5_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_address_storage_4_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_address_storage[4]),
    .D(builder_interface1_dat_w[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_address_storage_4_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_address_storage_3_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_address_storage[3]),
    .D(builder_interface1_dat_w[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_address_storage_3_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_address_storage_2_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_address_storage[2]),
    .D(builder_interface1_dat_w[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_address_storage_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_address_storage_1_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_address_storage[1]),
    .D(builder_interface1_dat_w[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_address_storage_1_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_address_storage_0_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_address_storage[0]),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_address_storage_0_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_baddress_storage_2_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_baddress_storage[2]),
    .D(builder_interface1_dat_w[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_baddress_storage_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_baddress_storage_1_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_baddress_storage[1]),
    .D(builder_interface1_dat_w[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_baddress_storage_1_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_baddress_storage_0_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_baddress_storage[0]),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_baddress_storage_0_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_127_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[127]),
    .D(builder_interface1_dat_w[31]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_127_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_126_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[126]),
    .D(builder_interface1_dat_w[30]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_126_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_125_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[125]),
    .D(builder_interface1_dat_w[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_125_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_124_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[124]),
    .D(builder_interface1_dat_w[28]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_124_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_123_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[123]),
    .D(builder_interface1_dat_w[27]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_123_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_122_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[122]),
    .D(builder_interface1_dat_w[26]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_122_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_121_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[121]),
    .D(builder_interface1_dat_w[25]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_121_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_120_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[120]),
    .D(builder_interface1_dat_w[24]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_120_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_119_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[119]),
    .D(builder_interface1_dat_w[23]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_119_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_118_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[118]),
    .D(builder_interface1_dat_w[22]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_118_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_117_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[117]),
    .D(builder_interface1_dat_w[21]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_117_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_116_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[116]),
    .D(builder_interface1_dat_w[20]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_116_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_115_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[115]),
    .D(builder_interface1_dat_w[19]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_115_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_114_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[114]),
    .D(builder_interface1_dat_w[18]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_114_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_113_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[113]),
    .D(builder_interface1_dat_w[17]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_113_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_112_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[112]),
    .D(builder_interface1_dat_w[16]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_112_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_111_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[111]),
    .D(builder_interface1_dat_w[15]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_111_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_110_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[110]),
    .D(builder_interface1_dat_w[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_110_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_109_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[109]),
    .D(builder_interface1_dat_w[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_109_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_108_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[108]),
    .D(builder_interface1_dat_w[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_108_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_107_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[107]),
    .D(builder_interface1_dat_w[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_107_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_106_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[106]),
    .D(builder_interface1_dat_w[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_106_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_105_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[105]),
    .D(builder_interface1_dat_w[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_105_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_104_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[104]),
    .D(builder_interface1_dat_w[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_104_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_103_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[103]),
    .D(builder_interface1_dat_w[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_103_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_102_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[102]),
    .D(builder_interface1_dat_w[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_102_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_101_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[101]),
    .D(builder_interface1_dat_w[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_101_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_100_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[100]),
    .D(builder_interface1_dat_w[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_100_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_99_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[99]),
    .D(builder_interface1_dat_w[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_99_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_98_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[98]),
    .D(builder_interface1_dat_w[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_98_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_97_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[97]),
    .D(builder_interface1_dat_w[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_97_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_96_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[96]),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_96_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_95_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[95]),
    .D(builder_interface1_dat_w[31]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_95_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_94_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[94]),
    .D(builder_interface1_dat_w[30]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_94_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_93_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[93]),
    .D(builder_interface1_dat_w[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_93_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_92_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[92]),
    .D(builder_interface1_dat_w[28]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_92_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_91_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[91]),
    .D(builder_interface1_dat_w[27]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_91_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_90_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[90]),
    .D(builder_interface1_dat_w[26]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_90_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_89_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[89]),
    .D(builder_interface1_dat_w[25]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_89_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_88_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[88]),
    .D(builder_interface1_dat_w[24]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_88_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_87_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[87]),
    .D(builder_interface1_dat_w[23]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_87_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_86_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[86]),
    .D(builder_interface1_dat_w[22]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_86_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_85_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[85]),
    .D(builder_interface1_dat_w[21]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_85_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_84_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[84]),
    .D(builder_interface1_dat_w[20]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_84_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_83_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[83]),
    .D(builder_interface1_dat_w[19]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_83_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_82_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[82]),
    .D(builder_interface1_dat_w[18]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_82_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_81_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[81]),
    .D(builder_interface1_dat_w[17]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_81_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_80_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[80]),
    .D(builder_interface1_dat_w[16]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_80_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_79_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[79]),
    .D(builder_interface1_dat_w[15]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_79_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_78_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[78]),
    .D(builder_interface1_dat_w[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_78_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_77_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[77]),
    .D(builder_interface1_dat_w[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_77_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_76_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[76]),
    .D(builder_interface1_dat_w[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_76_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_75_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[75]),
    .D(builder_interface1_dat_w[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_75_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_74_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[74]),
    .D(builder_interface1_dat_w[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_74_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_73_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[73]),
    .D(builder_interface1_dat_w[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_73_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_72_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[72]),
    .D(builder_interface1_dat_w[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_72_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_71_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[71]),
    .D(builder_interface1_dat_w[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_71_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_70_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[70]),
    .D(builder_interface1_dat_w[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_70_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_69_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[69]),
    .D(builder_interface1_dat_w[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_69_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_68_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[68]),
    .D(builder_interface1_dat_w[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_68_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_67_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[67]),
    .D(builder_interface1_dat_w[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_67_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_66_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[66]),
    .D(builder_interface1_dat_w[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_66_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_65_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[65]),
    .D(builder_interface1_dat_w[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_65_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_64_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[64]),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_64_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_63_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[63]),
    .D(builder_interface1_dat_w[31]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_63_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_62_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[62]),
    .D(builder_interface1_dat_w[30]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_62_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_61_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[61]),
    .D(builder_interface1_dat_w[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_61_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_60_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[60]),
    .D(builder_interface1_dat_w[28]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_60_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_59_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[59]),
    .D(builder_interface1_dat_w[27]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_59_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_58_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[58]),
    .D(builder_interface1_dat_w[26]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_58_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_57_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[57]),
    .D(builder_interface1_dat_w[25]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_57_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_56_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[56]),
    .D(builder_interface1_dat_w[24]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_56_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_55_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[55]),
    .D(builder_interface1_dat_w[23]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_55_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_54_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[54]),
    .D(builder_interface1_dat_w[22]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_54_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_53_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[53]),
    .D(builder_interface1_dat_w[21]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_53_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_52_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[52]),
    .D(builder_interface1_dat_w[20]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_52_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_51_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[51]),
    .D(builder_interface1_dat_w[19]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_51_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_50_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[50]),
    .D(builder_interface1_dat_w[18]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_50_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_49_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[49]),
    .D(builder_interface1_dat_w[17]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_49_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_48_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[48]),
    .D(builder_interface1_dat_w[16]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_48_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_47_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[47]),
    .D(builder_interface1_dat_w[15]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_47_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_46_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[46]),
    .D(builder_interface1_dat_w[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_46_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_45_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[45]),
    .D(builder_interface1_dat_w[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_45_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_44_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[44]),
    .D(builder_interface1_dat_w[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_44_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_43_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[43]),
    .D(builder_interface1_dat_w[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_43_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_42_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[42]),
    .D(builder_interface1_dat_w[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_42_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_41_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[41]),
    .D(builder_interface1_dat_w[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_41_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_40_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[40]),
    .D(builder_interface1_dat_w[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_40_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_39_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[39]),
    .D(builder_interface1_dat_w[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_39_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_38_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[38]),
    .D(builder_interface1_dat_w[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_38_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_37_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[37]),
    .D(builder_interface1_dat_w[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_37_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_36_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[36]),
    .D(builder_interface1_dat_w[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_36_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_35_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[35]),
    .D(builder_interface1_dat_w[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_35_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_34_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[34]),
    .D(builder_interface1_dat_w[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_34_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_33_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[33]),
    .D(builder_interface1_dat_w[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_33_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_32_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[32]),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_32_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_31_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[31]),
    .D(builder_interface1_dat_w[31]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_31_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_30_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[30]),
    .D(builder_interface1_dat_w[30]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_30_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_29_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[29]),
    .D(builder_interface1_dat_w[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_29_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_28_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[28]),
    .D(builder_interface1_dat_w[28]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_28_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_27_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[27]),
    .D(builder_interface1_dat_w[27]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_27_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_26_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[26]),
    .D(builder_interface1_dat_w[26]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_26_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_25_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[25]),
    .D(builder_interface1_dat_w[25]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_25_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_24_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[24]),
    .D(builder_interface1_dat_w[24]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_24_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_23_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[23]),
    .D(builder_interface1_dat_w[23]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_23_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_22_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[22]),
    .D(builder_interface1_dat_w[22]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_22_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_21_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[21]),
    .D(builder_interface1_dat_w[21]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_21_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_20_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[20]),
    .D(builder_interface1_dat_w[20]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_20_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_19_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[19]),
    .D(builder_interface1_dat_w[19]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_19_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_18_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[18]),
    .D(builder_interface1_dat_w[18]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_18_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_17_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[17]),
    .D(builder_interface1_dat_w[17]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_17_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_16_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[16]),
    .D(builder_interface1_dat_w[16]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_16_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_15_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[15]),
    .D(builder_interface1_dat_w[15]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_15_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_14_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[14]),
    .D(builder_interface1_dat_w[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_14_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_13_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[13]),
    .D(builder_interface1_dat_w[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_13_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_12_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[12]),
    .D(builder_interface1_dat_w[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_12_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_11_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[11]),
    .D(builder_interface1_dat_w[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_11_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_10_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[10]),
    .D(builder_interface1_dat_w[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_10_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_9_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[9]),
    .D(builder_interface1_dat_w[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_9_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_8_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[8]),
    .D(builder_interface1_dat_w[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_8_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_7_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[7]),
    .D(builder_interface1_dat_w[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_7_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_6_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[6]),
    .D(builder_interface1_dat_w[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_6_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_5_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[5]),
    .D(builder_interface1_dat_w[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_5_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_4_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[4]),
    .D(builder_interface1_dat_w[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_4_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_3_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[3]),
    .D(builder_interface1_dat_w[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_3_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_2_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[2]),
    .D(builder_interface1_dat_w[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_1_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[1]),
    .D(builder_interface1_dat_w[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_1_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_wrdata_storage_0_s0 (
    .Q(main_basesoc_sdram_phaseinjector0_wrdata_storage[0]),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector0_wrdata_storage_0_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_command_storage_7_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_command_storage[7]),
    .D(builder_interface1_dat_w[7]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_command0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_command_storage_7_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_command_storage_6_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_command_storage[6]),
    .D(builder_interface1_dat_w[6]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_command0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_command_storage_6_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_command_storage_5_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_command_storage[5]),
    .D(builder_interface1_dat_w[5]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_command0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_command_storage_5_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_command_storage_4_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_command_storage[4]),
    .D(builder_interface1_dat_w[4]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_command0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_command_storage_4_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_command_storage_3_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_command_storage[3]),
    .D(builder_interface1_dat_w[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_command0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_command_storage_3_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_command_storage_2_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_command_storage[2]),
    .D(builder_interface1_dat_w[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_command0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_command_storage_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_command_storage_1_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_command_storage[1]),
    .D(builder_interface1_dat_w[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_command0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_command_storage_1_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_command_storage_0_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_command_storage[0]),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_command0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_command_storage_0_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_address_storage_14_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_address_storage[14]),
    .D(builder_interface1_dat_w[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_address_storage_14_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_address_storage_13_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_address_storage[13]),
    .D(builder_interface1_dat_w[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_address_storage_13_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_address_storage_12_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_address_storage[12]),
    .D(builder_interface1_dat_w[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_address_storage_12_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_address_storage_11_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_address_storage[11]),
    .D(builder_interface1_dat_w[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_address_storage_11_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_address_storage_10_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_address_storage[10]),
    .D(builder_interface1_dat_w[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_address_storage_10_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_address_storage_9_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_address_storage[9]),
    .D(builder_interface1_dat_w[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_address_storage_9_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_address_storage_8_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_address_storage[8]),
    .D(builder_interface1_dat_w[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_address_storage_8_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_address_storage_7_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_address_storage[7]),
    .D(builder_interface1_dat_w[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_address_storage_7_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_address_storage_6_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_address_storage[6]),
    .D(builder_interface1_dat_w[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_address_storage_6_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_address_storage_5_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_address_storage[5]),
    .D(builder_interface1_dat_w[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_address_storage_5_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_address_storage_4_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_address_storage[4]),
    .D(builder_interface1_dat_w[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_address_storage_4_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_address_storage_3_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_address_storage[3]),
    .D(builder_interface1_dat_w[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_address_storage_3_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_address_storage_2_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_address_storage[2]),
    .D(builder_interface1_dat_w[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_address_storage_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_address_storage_1_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_address_storage[1]),
    .D(builder_interface1_dat_w[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_address_storage_1_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_address_storage_0_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_address_storage[0]),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_address_storage_0_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_baddress_storage_2_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_baddress_storage[2]),
    .D(builder_interface1_dat_w[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_baddress_storage_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_baddress_storage_1_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_baddress_storage[1]),
    .D(builder_interface1_dat_w[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_baddress_storage_1_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_baddress_storage_0_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_baddress_storage[0]),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_baddress_storage_0_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_127_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[127]),
    .D(builder_interface1_dat_w[31]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_127_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_126_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[126]),
    .D(builder_interface1_dat_w[30]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_126_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_125_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[125]),
    .D(builder_interface1_dat_w[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_125_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_124_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[124]),
    .D(builder_interface1_dat_w[28]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_124_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_123_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[123]),
    .D(builder_interface1_dat_w[27]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_123_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_122_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[122]),
    .D(builder_interface1_dat_w[26]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_122_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_121_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[121]),
    .D(builder_interface1_dat_w[25]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_121_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_120_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[120]),
    .D(builder_interface1_dat_w[24]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_120_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_119_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[119]),
    .D(builder_interface1_dat_w[23]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_119_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_118_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[118]),
    .D(builder_interface1_dat_w[22]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_118_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_117_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[117]),
    .D(builder_interface1_dat_w[21]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_117_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_116_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[116]),
    .D(builder_interface1_dat_w[20]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_116_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_115_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[115]),
    .D(builder_interface1_dat_w[19]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_115_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_114_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[114]),
    .D(builder_interface1_dat_w[18]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_114_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_113_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[113]),
    .D(builder_interface1_dat_w[17]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_113_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_112_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[112]),
    .D(builder_interface1_dat_w[16]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_112_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_111_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[111]),
    .D(builder_interface1_dat_w[15]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_111_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_110_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[110]),
    .D(builder_interface1_dat_w[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_110_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_109_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[109]),
    .D(builder_interface1_dat_w[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_109_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_108_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[108]),
    .D(builder_interface1_dat_w[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_108_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_107_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[107]),
    .D(builder_interface1_dat_w[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_107_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_106_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[106]),
    .D(builder_interface1_dat_w[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_106_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_105_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[105]),
    .D(builder_interface1_dat_w[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_105_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_104_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[104]),
    .D(builder_interface1_dat_w[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_104_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_103_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[103]),
    .D(builder_interface1_dat_w[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_103_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_102_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[102]),
    .D(builder_interface1_dat_w[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_102_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_101_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[101]),
    .D(builder_interface1_dat_w[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_101_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_100_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[100]),
    .D(builder_interface1_dat_w[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_100_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_99_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[99]),
    .D(builder_interface1_dat_w[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_99_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_98_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[98]),
    .D(builder_interface1_dat_w[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_98_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_97_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[97]),
    .D(builder_interface1_dat_w[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_97_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_96_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[96]),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_96_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_95_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[95]),
    .D(builder_interface1_dat_w[31]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_95_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_94_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[94]),
    .D(builder_interface1_dat_w[30]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_94_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_93_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[93]),
    .D(builder_interface1_dat_w[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_93_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_92_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[92]),
    .D(builder_interface1_dat_w[28]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_92_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_91_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[91]),
    .D(builder_interface1_dat_w[27]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_91_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_90_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[90]),
    .D(builder_interface1_dat_w[26]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_90_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_89_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[89]),
    .D(builder_interface1_dat_w[25]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_89_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_88_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[88]),
    .D(builder_interface1_dat_w[24]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_88_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_87_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[87]),
    .D(builder_interface1_dat_w[23]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_87_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_86_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[86]),
    .D(builder_interface1_dat_w[22]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_86_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_85_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[85]),
    .D(builder_interface1_dat_w[21]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_85_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_84_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[84]),
    .D(builder_interface1_dat_w[20]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_84_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_83_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[83]),
    .D(builder_interface1_dat_w[19]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_83_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_82_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[82]),
    .D(builder_interface1_dat_w[18]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_82_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_81_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[81]),
    .D(builder_interface1_dat_w[17]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_81_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_80_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[80]),
    .D(builder_interface1_dat_w[16]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_80_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_79_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[79]),
    .D(builder_interface1_dat_w[15]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_79_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_78_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[78]),
    .D(builder_interface1_dat_w[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_78_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_77_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[77]),
    .D(builder_interface1_dat_w[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_77_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_76_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[76]),
    .D(builder_interface1_dat_w[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_76_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_75_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[75]),
    .D(builder_interface1_dat_w[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_75_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_74_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[74]),
    .D(builder_interface1_dat_w[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_74_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_73_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[73]),
    .D(builder_interface1_dat_w[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_73_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_72_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[72]),
    .D(builder_interface1_dat_w[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_72_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_71_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[71]),
    .D(builder_interface1_dat_w[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_71_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_70_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[70]),
    .D(builder_interface1_dat_w[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_70_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_69_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[69]),
    .D(builder_interface1_dat_w[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_69_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_68_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[68]),
    .D(builder_interface1_dat_w[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_68_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_67_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[67]),
    .D(builder_interface1_dat_w[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_67_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_66_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[66]),
    .D(builder_interface1_dat_w[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_66_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_65_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[65]),
    .D(builder_interface1_dat_w[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_65_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_64_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[64]),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_64_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_63_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[63]),
    .D(builder_interface1_dat_w[31]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_63_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_62_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[62]),
    .D(builder_interface1_dat_w[30]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_62_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_61_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[61]),
    .D(builder_interface1_dat_w[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_61_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_60_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[60]),
    .D(builder_interface1_dat_w[28]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_60_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_59_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[59]),
    .D(builder_interface1_dat_w[27]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_59_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_58_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[58]),
    .D(builder_interface1_dat_w[26]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_58_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_57_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[57]),
    .D(builder_interface1_dat_w[25]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_57_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_56_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[56]),
    .D(builder_interface1_dat_w[24]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_56_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_55_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[55]),
    .D(builder_interface1_dat_w[23]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_55_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_54_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[54]),
    .D(builder_interface1_dat_w[22]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_54_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_53_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[53]),
    .D(builder_interface1_dat_w[21]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_53_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_52_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[52]),
    .D(builder_interface1_dat_w[20]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_52_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_51_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[51]),
    .D(builder_interface1_dat_w[19]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_51_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_50_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[50]),
    .D(builder_interface1_dat_w[18]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_50_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_49_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[49]),
    .D(builder_interface1_dat_w[17]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_49_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_48_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[48]),
    .D(builder_interface1_dat_w[16]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_48_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_47_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[47]),
    .D(builder_interface1_dat_w[15]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_47_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_46_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[46]),
    .D(builder_interface1_dat_w[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_46_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_45_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[45]),
    .D(builder_interface1_dat_w[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_45_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_44_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[44]),
    .D(builder_interface1_dat_w[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_44_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_43_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[43]),
    .D(builder_interface1_dat_w[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_43_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_42_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[42]),
    .D(builder_interface1_dat_w[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_42_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_41_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[41]),
    .D(builder_interface1_dat_w[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_41_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_40_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[40]),
    .D(builder_interface1_dat_w[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_40_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_39_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[39]),
    .D(builder_interface1_dat_w[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_39_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_38_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[38]),
    .D(builder_interface1_dat_w[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_38_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_37_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[37]),
    .D(builder_interface1_dat_w[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_37_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_36_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[36]),
    .D(builder_interface1_dat_w[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_36_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_35_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[35]),
    .D(builder_interface1_dat_w[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_35_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_34_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[34]),
    .D(builder_interface1_dat_w[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_34_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_33_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[33]),
    .D(builder_interface1_dat_w[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_33_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_32_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[32]),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_32_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_31_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[31]),
    .D(builder_interface1_dat_w[31]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_31_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_30_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[30]),
    .D(builder_interface1_dat_w[30]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_30_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_29_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[29]),
    .D(builder_interface1_dat_w[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_29_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_28_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[28]),
    .D(builder_interface1_dat_w[28]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_28_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_27_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[27]),
    .D(builder_interface1_dat_w[27]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_27_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_26_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[26]),
    .D(builder_interface1_dat_w[26]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_26_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_25_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[25]),
    .D(builder_interface1_dat_w[25]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_25_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_24_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[24]),
    .D(builder_interface1_dat_w[24]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_24_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_23_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[23]),
    .D(builder_interface1_dat_w[23]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_23_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_22_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[22]),
    .D(builder_interface1_dat_w[22]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_22_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_21_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[21]),
    .D(builder_interface1_dat_w[21]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_21_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_20_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[20]),
    .D(builder_interface1_dat_w[20]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_20_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_19_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[19]),
    .D(builder_interface1_dat_w[19]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_19_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_18_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[18]),
    .D(builder_interface1_dat_w[18]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_18_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_17_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[17]),
    .D(builder_interface1_dat_w[17]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_17_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_16_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[16]),
    .D(builder_interface1_dat_w[16]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_16_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_15_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[15]),
    .D(builder_interface1_dat_w[15]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_15_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_14_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[14]),
    .D(builder_interface1_dat_w[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_14_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_13_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[13]),
    .D(builder_interface1_dat_w[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_13_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_12_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[12]),
    .D(builder_interface1_dat_w[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_12_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_11_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[11]),
    .D(builder_interface1_dat_w[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_11_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_10_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[10]),
    .D(builder_interface1_dat_w[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_10_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_9_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[9]),
    .D(builder_interface1_dat_w[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_9_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_8_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[8]),
    .D(builder_interface1_dat_w[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_8_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_7_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[7]),
    .D(builder_interface1_dat_w[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_7_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_6_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[6]),
    .D(builder_interface1_dat_w[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_6_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_5_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[5]),
    .D(builder_interface1_dat_w[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_5_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_4_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[4]),
    .D(builder_interface1_dat_w[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_4_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_3_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[3]),
    .D(builder_interface1_dat_w[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_3_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_2_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[2]),
    .D(builder_interface1_dat_w[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_2_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_1_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[1]),
    .D(builder_interface1_dat_w[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_1_s0.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_wrdata_storage_0_s0 (
    .Q(main_basesoc_sdram_phaseinjector1_wrdata_storage[0]),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_basesoc_sdram_phaseinjector1_wrdata_storage_0_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_31_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[31]),
    .D(n20028_9),
    .CLK(main_crg_clkout0),
    .RESET(n20090_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_31_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_30_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[30]),
    .D(n20030_9),
    .CLK(main_crg_clkout0),
    .RESET(n20090_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_30_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_29_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[29]),
    .D(n20032_9),
    .CLK(main_crg_clkout0),
    .RESET(n20090_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_29_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_28_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[28]),
    .D(n20034_9),
    .CLK(main_crg_clkout0),
    .RESET(n20090_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_28_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_27_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[27]),
    .D(n20036_9),
    .CLK(main_crg_clkout0),
    .RESET(n20090_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_27_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_26_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[26]),
    .D(n20038_9),
    .CLK(main_crg_clkout0),
    .RESET(n20090_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_26_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_25_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[25]),
    .D(n20040_9),
    .CLK(main_crg_clkout0),
    .RESET(n20090_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_25_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_24_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[24]),
    .D(n20042_9),
    .CLK(main_crg_clkout0),
    .RESET(n20090_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_24_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_23_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[23]),
    .D(n20044_9),
    .CLK(main_crg_clkout0),
    .RESET(n20090_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_23_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_22_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[22]),
    .D(n20046_9),
    .CLK(main_crg_clkout0),
    .RESET(n20090_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_22_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_21_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[21]),
    .D(n20048_9),
    .CLK(main_crg_clkout0),
    .RESET(n20090_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_21_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_20_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[20]),
    .D(n20050_9),
    .CLK(main_crg_clkout0),
    .RESET(n20090_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_20_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_19_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[19]),
    .D(n20052_9),
    .CLK(main_crg_clkout0),
    .RESET(n20090_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_19_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_18_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[18]),
    .D(n20054_9),
    .CLK(main_crg_clkout0),
    .RESET(n20090_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_18_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_17_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[17]),
    .D(n20056_9),
    .CLK(main_crg_clkout0),
    .RESET(n20090_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_17_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_16_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[16]),
    .D(n20058_9),
    .CLK(main_crg_clkout0),
    .RESET(n20090_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_16_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_15_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[15]),
    .D(n20060_9),
    .CLK(main_crg_clkout0),
    .RESET(n20090_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_15_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_14_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[14]),
    .D(n20062_9),
    .CLK(main_crg_clkout0),
    .RESET(n20090_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_14_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_13_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[13]),
    .D(n20064_9),
    .CLK(main_crg_clkout0),
    .RESET(n20090_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_13_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_12_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[12]),
    .D(n20066_9),
    .CLK(main_crg_clkout0),
    .RESET(n20090_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_12_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_11_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[11]),
    .D(n20068_9),
    .CLK(main_crg_clkout0),
    .RESET(n20090_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_11_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_10_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[10]),
    .D(n20070_9),
    .CLK(main_crg_clkout0),
    .RESET(n20090_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_10_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_9_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[9]),
    .D(n20072_9),
    .CLK(main_crg_clkout0),
    .RESET(n20090_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_9_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_8_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[8]),
    .D(n20074_9),
    .CLK(main_crg_clkout0),
    .RESET(n20090_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_8_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_7_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[7]),
    .D(n20076_9),
    .CLK(main_crg_clkout0),
    .RESET(n20090_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_7_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_6_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[6]),
    .D(n20078_9),
    .CLK(main_crg_clkout0),
    .RESET(n20090_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_6_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_5_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[5]),
    .D(n20080_9),
    .CLK(main_crg_clkout0),
    .RESET(n20090_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_5_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[4]),
    .D(n20082_9),
    .CLK(main_crg_clkout0),
    .RESET(n20090_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[3]),
    .D(n20084_9),
    .CLK(main_crg_clkout0),
    .RESET(n20090_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[2]),
    .D(n20086_9),
    .CLK(main_crg_clkout0),
    .RESET(n20090_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[1]),
    .D(n20088_9),
    .CLK(main_crg_clkout0),
    .RESET(n20090_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[0]),
    .D(n20089_14),
    .CLK(main_crg_clkout0),
    .RESET(n20090_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_31_s0 (
    .Q(main_basesoc_timer_load_storage[31]),
    .D(builder_interface1_dat_w[31]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_load0_re) 
);
defparam main_basesoc_timer_load_storage_31_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_30_s0 (
    .Q(main_basesoc_timer_load_storage[30]),
    .D(builder_interface1_dat_w[30]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_load0_re) 
);
defparam main_basesoc_timer_load_storage_30_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_29_s0 (
    .Q(main_basesoc_timer_load_storage[29]),
    .D(builder_interface1_dat_w[29]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_load0_re) 
);
defparam main_basesoc_timer_load_storage_29_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_28_s0 (
    .Q(main_basesoc_timer_load_storage[28]),
    .D(builder_interface1_dat_w[28]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_load0_re) 
);
defparam main_basesoc_timer_load_storage_28_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_27_s0 (
    .Q(main_basesoc_timer_load_storage[27]),
    .D(builder_interface1_dat_w[27]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_load0_re) 
);
defparam main_basesoc_timer_load_storage_27_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_26_s0 (
    .Q(main_basesoc_timer_load_storage[26]),
    .D(builder_interface1_dat_w[26]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_load0_re) 
);
defparam main_basesoc_timer_load_storage_26_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_25_s0 (
    .Q(main_basesoc_timer_load_storage[25]),
    .D(builder_interface1_dat_w[25]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_load0_re) 
);
defparam main_basesoc_timer_load_storage_25_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_24_s0 (
    .Q(main_basesoc_timer_load_storage[24]),
    .D(builder_interface1_dat_w[24]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_load0_re) 
);
defparam main_basesoc_timer_load_storage_24_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_23_s0 (
    .Q(main_basesoc_timer_load_storage[23]),
    .D(builder_interface1_dat_w[23]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_load0_re) 
);
defparam main_basesoc_timer_load_storage_23_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_22_s0 (
    .Q(main_basesoc_timer_load_storage[22]),
    .D(builder_interface1_dat_w[22]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_load0_re) 
);
defparam main_basesoc_timer_load_storage_22_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_21_s0 (
    .Q(main_basesoc_timer_load_storage[21]),
    .D(builder_interface1_dat_w[21]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_load0_re) 
);
defparam main_basesoc_timer_load_storage_21_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_20_s0 (
    .Q(main_basesoc_timer_load_storage[20]),
    .D(builder_interface1_dat_w[20]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_load0_re) 
);
defparam main_basesoc_timer_load_storage_20_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_19_s0 (
    .Q(main_basesoc_timer_load_storage[19]),
    .D(builder_interface1_dat_w[19]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_load0_re) 
);
defparam main_basesoc_timer_load_storage_19_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_18_s0 (
    .Q(main_basesoc_timer_load_storage[18]),
    .D(builder_interface1_dat_w[18]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_load0_re) 
);
defparam main_basesoc_timer_load_storage_18_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_17_s0 (
    .Q(main_basesoc_timer_load_storage[17]),
    .D(builder_interface1_dat_w[17]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_load0_re) 
);
defparam main_basesoc_timer_load_storage_17_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_16_s0 (
    .Q(main_basesoc_timer_load_storage[16]),
    .D(builder_interface1_dat_w[16]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_load0_re) 
);
defparam main_basesoc_timer_load_storage_16_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_15_s0 (
    .Q(main_basesoc_timer_load_storage[15]),
    .D(builder_interface1_dat_w[15]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_load0_re) 
);
defparam main_basesoc_timer_load_storage_15_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_14_s0 (
    .Q(main_basesoc_timer_load_storage[14]),
    .D(builder_interface1_dat_w[14]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_load0_re) 
);
defparam main_basesoc_timer_load_storage_14_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_13_s0 (
    .Q(main_basesoc_timer_load_storage[13]),
    .D(builder_interface1_dat_w[13]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_load0_re) 
);
defparam main_basesoc_timer_load_storage_13_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_12_s0 (
    .Q(main_basesoc_timer_load_storage[12]),
    .D(builder_interface1_dat_w[12]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_load0_re) 
);
defparam main_basesoc_timer_load_storage_12_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_11_s0 (
    .Q(main_basesoc_timer_load_storage[11]),
    .D(builder_interface1_dat_w[11]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_load0_re) 
);
defparam main_basesoc_timer_load_storage_11_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_10_s0 (
    .Q(main_basesoc_timer_load_storage[10]),
    .D(builder_interface1_dat_w[10]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_load0_re) 
);
defparam main_basesoc_timer_load_storage_10_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_9_s0 (
    .Q(main_basesoc_timer_load_storage[9]),
    .D(builder_interface1_dat_w[9]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_load0_re) 
);
defparam main_basesoc_timer_load_storage_9_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_8_s0 (
    .Q(main_basesoc_timer_load_storage[8]),
    .D(builder_interface1_dat_w[8]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_load0_re) 
);
defparam main_basesoc_timer_load_storage_8_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_7_s0 (
    .Q(main_basesoc_timer_load_storage[7]),
    .D(builder_interface1_dat_w[7]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_load0_re) 
);
defparam main_basesoc_timer_load_storage_7_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_6_s0 (
    .Q(main_basesoc_timer_load_storage[6]),
    .D(builder_interface1_dat_w[6]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_load0_re) 
);
defparam main_basesoc_timer_load_storage_6_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_5_s0 (
    .Q(main_basesoc_timer_load_storage[5]),
    .D(builder_interface1_dat_w[5]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_load0_re) 
);
defparam main_basesoc_timer_load_storage_5_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_4_s0 (
    .Q(main_basesoc_timer_load_storage[4]),
    .D(builder_interface1_dat_w[4]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_load0_re) 
);
defparam main_basesoc_timer_load_storage_4_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_3_s0 (
    .Q(main_basesoc_timer_load_storage[3]),
    .D(builder_interface1_dat_w[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_load0_re) 
);
defparam main_basesoc_timer_load_storage_3_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_2_s0 (
    .Q(main_basesoc_timer_load_storage[2]),
    .D(builder_interface1_dat_w[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_load0_re) 
);
defparam main_basesoc_timer_load_storage_2_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_1_s0 (
    .Q(main_basesoc_timer_load_storage[1]),
    .D(builder_interface1_dat_w[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_load0_re) 
);
defparam main_basesoc_timer_load_storage_1_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_0_s0 (
    .Q(main_basesoc_timer_load_storage[0]),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_load0_re) 
);
defparam main_basesoc_timer_load_storage_0_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_31_s0 (
    .Q(main_basesoc_timer_reload_storage[31]),
    .D(builder_interface1_dat_w[31]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_31_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_30_s0 (
    .Q(main_basesoc_timer_reload_storage[30]),
    .D(builder_interface1_dat_w[30]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_30_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_29_s0 (
    .Q(main_basesoc_timer_reload_storage[29]),
    .D(builder_interface1_dat_w[29]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_29_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_28_s0 (
    .Q(main_basesoc_timer_reload_storage[28]),
    .D(builder_interface1_dat_w[28]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_28_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_27_s0 (
    .Q(main_basesoc_timer_reload_storage[27]),
    .D(builder_interface1_dat_w[27]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_27_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_26_s0 (
    .Q(main_basesoc_timer_reload_storage[26]),
    .D(builder_interface1_dat_w[26]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_26_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_25_s0 (
    .Q(main_basesoc_timer_reload_storage[25]),
    .D(builder_interface1_dat_w[25]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_25_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_24_s0 (
    .Q(main_basesoc_timer_reload_storage[24]),
    .D(builder_interface1_dat_w[24]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_24_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_23_s0 (
    .Q(main_basesoc_timer_reload_storage[23]),
    .D(builder_interface1_dat_w[23]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_23_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_22_s0 (
    .Q(main_basesoc_timer_reload_storage[22]),
    .D(builder_interface1_dat_w[22]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_22_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_21_s0 (
    .Q(main_basesoc_timer_reload_storage[21]),
    .D(builder_interface1_dat_w[21]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_21_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_20_s0 (
    .Q(main_basesoc_timer_reload_storage[20]),
    .D(builder_interface1_dat_w[20]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_20_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_19_s0 (
    .Q(main_basesoc_timer_reload_storage[19]),
    .D(builder_interface1_dat_w[19]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_19_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_18_s0 (
    .Q(main_basesoc_timer_reload_storage[18]),
    .D(builder_interface1_dat_w[18]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_18_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_17_s0 (
    .Q(main_basesoc_timer_reload_storage[17]),
    .D(builder_interface1_dat_w[17]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_17_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_16_s0 (
    .Q(main_basesoc_timer_reload_storage[16]),
    .D(builder_interface1_dat_w[16]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_16_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_15_s0 (
    .Q(main_basesoc_timer_reload_storage[15]),
    .D(builder_interface1_dat_w[15]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_15_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_14_s0 (
    .Q(main_basesoc_timer_reload_storage[14]),
    .D(builder_interface1_dat_w[14]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_14_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_13_s0 (
    .Q(main_basesoc_timer_reload_storage[13]),
    .D(builder_interface1_dat_w[13]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_13_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_12_s0 (
    .Q(main_basesoc_timer_reload_storage[12]),
    .D(builder_interface1_dat_w[12]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_12_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_11_s0 (
    .Q(main_basesoc_timer_reload_storage[11]),
    .D(builder_interface1_dat_w[11]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_11_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_10_s0 (
    .Q(main_basesoc_timer_reload_storage[10]),
    .D(builder_interface1_dat_w[10]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_10_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_9_s0 (
    .Q(main_basesoc_timer_reload_storage[9]),
    .D(builder_interface1_dat_w[9]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_9_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_8_s0 (
    .Q(main_basesoc_timer_reload_storage[8]),
    .D(builder_interface1_dat_w[8]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_8_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_7_s0 (
    .Q(main_basesoc_timer_reload_storage[7]),
    .D(builder_interface1_dat_w[7]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_7_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_6_s0 (
    .Q(main_basesoc_timer_reload_storage[6]),
    .D(builder_interface1_dat_w[6]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_6_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_5_s0 (
    .Q(main_basesoc_timer_reload_storage[5]),
    .D(builder_interface1_dat_w[5]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_5_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_4_s0 (
    .Q(main_basesoc_timer_reload_storage[4]),
    .D(builder_interface1_dat_w[4]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_4_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_3_s0 (
    .Q(main_basesoc_timer_reload_storage[3]),
    .D(builder_interface1_dat_w[3]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_3_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_2_s0 (
    .Q(main_basesoc_timer_reload_storage[2]),
    .D(builder_interface1_dat_w[2]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_2_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_1_s0 (
    .Q(main_basesoc_timer_reload_storage[1]),
    .D(builder_interface1_dat_w[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_1_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_0_s0 (
    .Q(main_basesoc_timer_reload_storage[0]),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_reload0_re) 
);
defparam main_basesoc_timer_reload_storage_0_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_en_storage_s0 (
    .Q(main_basesoc_timer_en_storage),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_en0_re) 
);
defparam main_basesoc_timer_en_storage_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_update_value_storage_s0 (
    .Q(main_basesoc_timer_update_value_storage),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_update_value0_re) 
);
defparam main_basesoc_timer_update_value_storage_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_update_value_re_s0 (
    .Q(main_basesoc_timer_update_value_re),
    .D(builder_csr_bankarray_csrbank4_update_value0_re),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_update_value_re_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_pending_r_s0 (
    .Q(main_basesoc_timer_pending_r),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_ev_pending_re) 
);
defparam main_basesoc_timer_pending_r_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_pending_re_s0 (
    .Q(main_basesoc_timer_pending_re),
    .D(builder_csr_bankarray_csrbank4_ev_pending_re),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_timer_pending_re_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_enable_storage_s0 (
    .Q(main_basesoc_timer_enable_storage),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_ev_enable0_re) 
);
defparam main_basesoc_timer_enable_storage_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_7_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[7]),
    .D(storage_1_dat1[7]),
    .CLK(main_crg_clkout0),
    .RESET(n20220_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_7_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_6_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[6]),
    .D(storage_1_dat1[6]),
    .CLK(main_crg_clkout0),
    .RESET(n20220_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_6_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_5_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[5]),
    .D(storage_1_dat1[5]),
    .CLK(main_crg_clkout0),
    .RESET(n20220_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_5_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[4]),
    .D(storage_1_dat1[4]),
    .CLK(main_crg_clkout0),
    .RESET(n20220_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[3]),
    .D(storage_1_dat1[3]),
    .CLK(main_crg_clkout0),
    .RESET(n20220_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[2]),
    .D(storage_1_dat1[2]),
    .CLK(main_crg_clkout0),
    .RESET(n20220_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[1]),
    .D(n20218_10),
    .CLK(main_crg_clkout0),
    .RESET(n20226_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[0]),
    .D(n20219_16),
    .CLK(main_crg_clkout0),
    .RESET(n20226_4),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_pending_r_1_s0 (
    .Q(main_basesoc_uart_pending_r[1]),
    .D(builder_interface1_dat_w[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_ev_pending_re) 
);
defparam main_basesoc_uart_pending_r_1_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_pending_r_0_s0 (
    .Q(main_basesoc_uart_pending_r[0]),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_ev_pending_re) 
);
defparam main_basesoc_uart_pending_r_0_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_pending_re_s0 (
    .Q(main_basesoc_uart_pending_re),
    .D(builder_csr_bankarray_csrbank5_ev_pending_re),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_uart_pending_re_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_enable_storage_1_s0 (
    .Q(main_basesoc_uart_enable_storage[1]),
    .D(builder_interface1_dat_w[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_ev_enable0_re) 
);
defparam main_basesoc_uart_enable_storage_1_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_enable_storage_0_s0 (
    .Q(main_basesoc_uart_enable_storage[0]),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_ev_enable0_re) 
);
defparam main_basesoc_uart_enable_storage_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl0_regs0_s0 (
    .Q(builder_multiregimpl0_regs0),
    .D(serial_rx_d),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl0_regs0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl0_regs1_s0 (
    .Q(builder_multiregimpl0_regs1),
    .D(builder_multiregimpl0_regs0),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl0_regs1_s0.INIT=1'b0;
  DFFRE mem_adr0_5_s0 (
    .Q(mem_adr0[5]),
    .D(builder_interface1_adr[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE mem_adr0_4_s0 (
    .Q(mem_adr0[4]),
    .D(builder_interface1_adr[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE mem_adr0_3_s0 (
    .Q(mem_adr0[3]),
    .D(builder_interface1_adr[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE mem_adr0_2_s0 (
    .Q(mem_adr0[2]),
    .D(builder_interface1_adr[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE mem_adr0_1_s0 (
    .Q(mem_adr0[1]),
    .D(builder_interface1_adr[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE mem_adr0_0_s0 (
    .Q(mem_adr0[0]),
    .D(builder_interface1_adr[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_dat1_7_s0 (
    .Q(storage_dat1[7]),
    .D(n25228_2),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
  DFFRE storage_dat1_6_s0 (
    .Q(storage_dat1[6]),
    .D(n25229_2),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
  DFFRE storage_dat1_5_s0 (
    .Q(storage_dat1[5]),
    .D(n25230_2),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
  DFFRE storage_dat1_4_s0 (
    .Q(storage_dat1[4]),
    .D(n25231_2),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
  DFFRE storage_dat1_3_s0 (
    .Q(storage_dat1[3]),
    .D(n25232_2),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
  DFFRE storage_dat1_2_s0 (
    .Q(storage_dat1[2]),
    .D(n25233_2),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
  DFFRE storage_dat1_1_s0 (
    .Q(storage_dat1[1]),
    .D(n25234_2),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
  DFFRE storage_dat1_0_s0 (
    .Q(storage_dat1[0]),
    .D(n25235_2),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
  DFFRE storage_1_dat1_7_s0 (
    .Q(storage_1_dat1[7]),
    .D(n25302_2),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re) 
);
  DFFRE storage_1_dat1_6_s0 (
    .Q(storage_1_dat1[6]),
    .D(n25303_2),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re) 
);
  DFFRE storage_1_dat1_5_s0 (
    .Q(storage_1_dat1[5]),
    .D(n25304_2),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re) 
);
  DFFRE storage_1_dat1_4_s0 (
    .Q(storage_1_dat1[4]),
    .D(n25305_2),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re) 
);
  DFFRE storage_1_dat1_3_s0 (
    .Q(storage_1_dat1[3]),
    .D(n25306_2),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re) 
);
  DFFRE storage_1_dat1_2_s0 (
    .Q(storage_1_dat1[2]),
    .D(n25307_2),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re) 
);
  DFFRE storage_1_dat1_1_s0 (
    .Q(storage_1_dat1[1]),
    .D(n25308_2),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re) 
);
  DFFRE storage_1_dat1_0_s0 (
    .Q(storage_1_dat1[0]),
    .D(n25309_2),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re) 
);
  DFFRE main_gw5ddrphy_lock_d_s0 (
    .Q(main_gw5ddrphy_lock_d),
    .D(builder_multiregimpl1_regs1),
    .CLK(clk50_d),
    .RESET(main_crg_reset1),
    .CE(VCC) 
);
defparam main_gw5ddrphy_lock_d_s0.INIT=1'b0;
  DFFSE main_basesoc_sdram_dfi_p1_cs_n_s1 (
    .Q(main_basesoc_sdram_dfi_p1_cs_n),
    .D(sys_rst),
    .CLK(main_crg_clkout0),
    .SET(GND),
    .CE(VCC) 
);
defparam main_basesoc_sdram_dfi_p1_cs_n_s1.INIT=1'b1;
  DFFRE main_basesoc_rx_phase_31_s1 (
    .Q(main_basesoc_rx_phase[31]),
    .D(main_basesoc_rx_phase_31_9),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_rx_phase_31_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_2_s1 (
    .Q(main_basesoc_tx_phase[2]),
    .D(main_basesoc_tx_phase_2_9),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_2_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_4_s1 (
    .Q(main_basesoc_tx_phase[4]),
    .D(main_basesoc_tx_phase_4_12),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_4_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_5_s1 (
    .Q(main_basesoc_tx_phase[5]),
    .D(main_basesoc_tx_phase_5_9),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_5_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_7_s1 (
    .Q(main_basesoc_tx_phase[7]),
    .D(main_basesoc_tx_phase_7_9),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_7_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_9_s1 (
    .Q(main_basesoc_tx_phase[9]),
    .D(main_basesoc_tx_phase_9_9),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_9_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_10_s1 (
    .Q(main_basesoc_tx_phase[10]),
    .D(main_basesoc_tx_phase_10_12),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_10_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_11_s1 (
    .Q(main_basesoc_tx_phase[11]),
    .D(main_basesoc_tx_phase_11_9),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_11_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_12_s1 (
    .Q(main_basesoc_tx_phase[12]),
    .D(main_basesoc_tx_phase_12_9),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_12_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_13_s1 (
    .Q(main_basesoc_tx_phase[13]),
    .D(main_basesoc_tx_phase_13_9),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_13_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_14_s1 (
    .Q(main_basesoc_tx_phase[14]),
    .D(main_basesoc_tx_phase_14_9),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_14_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_15_s1 (
    .Q(main_basesoc_tx_phase[15]),
    .D(main_basesoc_tx_phase_15_9),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_15_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_17_s1 (
    .Q(main_basesoc_tx_phase[17]),
    .D(main_basesoc_tx_phase_17_12),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_17_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_18_s1 (
    .Q(main_basesoc_tx_phase[18]),
    .D(main_basesoc_tx_phase_18_9),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_18_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_20_s1 (
    .Q(main_basesoc_tx_phase[20]),
    .D(main_basesoc_tx_phase_20_12),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_20_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_phase_23_s1 (
    .Q(main_basesoc_tx_phase[23]),
    .D(main_basesoc_tx_phase_23_9),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_tx_phase_23_s1.INIT=1'b0;
  DFFSE main_crg_por_count_0_s2 (
    .Q(main_crg_por_count[0]),
    .D(n16023_7),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_crg_por_count_15_8) 
);
defparam main_crg_por_count_0_s2.INIT=1'b1;
  DFFSE main_crg_por_count_1_s2 (
    .Q(main_crg_por_count[1]),
    .D(n16022_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_crg_por_count_15_8) 
);
defparam main_crg_por_count_1_s2.INIT=1'b1;
  DFFSE main_crg_por_count_2_s2 (
    .Q(main_crg_por_count[2]),
    .D(n16021_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_crg_por_count_15_8) 
);
defparam main_crg_por_count_2_s2.INIT=1'b1;
  DFFSE main_crg_por_count_3_s2 (
    .Q(main_crg_por_count[3]),
    .D(n16020_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_crg_por_count_15_8) 
);
defparam main_crg_por_count_3_s2.INIT=1'b1;
  DFFSE main_crg_por_count_4_s2 (
    .Q(main_crg_por_count[4]),
    .D(n16019_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_crg_por_count_15_8) 
);
defparam main_crg_por_count_4_s2.INIT=1'b1;
  DFFSE main_crg_por_count_5_s2 (
    .Q(main_crg_por_count[5]),
    .D(n16018_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_crg_por_count_15_8) 
);
defparam main_crg_por_count_5_s2.INIT=1'b1;
  DFFSE main_crg_por_count_6_s2 (
    .Q(main_crg_por_count[6]),
    .D(n16017_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_crg_por_count_15_8) 
);
defparam main_crg_por_count_6_s2.INIT=1'b1;
  DFFSE main_crg_por_count_7_s2 (
    .Q(main_crg_por_count[7]),
    .D(n16016_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_crg_por_count_15_8) 
);
defparam main_crg_por_count_7_s2.INIT=1'b1;
  DFFSE main_crg_por_count_8_s2 (
    .Q(main_crg_por_count[8]),
    .D(n16015_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_crg_por_count_15_8) 
);
defparam main_crg_por_count_8_s2.INIT=1'b1;
  DFFSE main_crg_por_count_9_s2 (
    .Q(main_crg_por_count[9]),
    .D(n16014_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_crg_por_count_15_8) 
);
defparam main_crg_por_count_9_s2.INIT=1'b1;
  DFFSE main_crg_por_count_10_s2 (
    .Q(main_crg_por_count[10]),
    .D(n16013_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_crg_por_count_15_8) 
);
defparam main_crg_por_count_10_s2.INIT=1'b1;
  DFFSE main_crg_por_count_11_s2 (
    .Q(main_crg_por_count[11]),
    .D(n16012_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_crg_por_count_15_8) 
);
defparam main_crg_por_count_11_s2.INIT=1'b1;
  DFFSE main_crg_por_count_12_s2 (
    .Q(main_crg_por_count[12]),
    .D(n16011_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_crg_por_count_15_8) 
);
defparam main_crg_por_count_12_s2.INIT=1'b1;
  DFFSE main_crg_por_count_13_s2 (
    .Q(main_crg_por_count[13]),
    .D(n16010_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_crg_por_count_15_8) 
);
defparam main_crg_por_count_13_s2.INIT=1'b1;
  DFFSE main_crg_por_count_14_s2 (
    .Q(main_crg_por_count[14]),
    .D(n16009_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_crg_por_count_15_8) 
);
defparam main_crg_por_count_14_s2.INIT=1'b1;
  DFFSE main_crg_por_count_15_s2 (
    .Q(main_crg_por_count[15]),
    .D(n16008_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_crg_por_count_15_8) 
);
defparam main_crg_por_count_15_s2.INIT=1'b1;
  DFFRE main_gw5ddrphy_counter_6_s1 (
    .Q(main_gw5ddrphy_counter[6]),
    .D(n15956_5),
    .CLK(clk50_d),
    .RESET(n30397_6),
    .CE(main_gw5ddrphy_counter_6_8) 
);
defparam main_gw5ddrphy_counter_6_s1.INIT=1'b0;
  DFFRE main_gw5ddrphy_counter_5_s1 (
    .Q(main_gw5ddrphy_counter[5]),
    .D(n15957_5),
    .CLK(clk50_d),
    .RESET(n30397_6),
    .CE(main_gw5ddrphy_counter_6_8) 
);
defparam main_gw5ddrphy_counter_5_s1.INIT=1'b0;
  DFFRE main_gw5ddrphy_counter_4_s1 (
    .Q(main_gw5ddrphy_counter[4]),
    .D(n15958_5),
    .CLK(clk50_d),
    .RESET(n30397_6),
    .CE(main_gw5ddrphy_counter_6_8) 
);
defparam main_gw5ddrphy_counter_4_s1.INIT=1'b0;
  DFFRE main_gw5ddrphy_counter_3_s1 (
    .Q(main_gw5ddrphy_counter[3]),
    .D(n15959_5),
    .CLK(clk50_d),
    .RESET(n30397_6),
    .CE(main_gw5ddrphy_counter_6_8) 
);
defparam main_gw5ddrphy_counter_3_s1.INIT=1'b0;
  DFFRE main_gw5ddrphy_counter_2_s1 (
    .Q(main_gw5ddrphy_counter[2]),
    .D(n15960_5),
    .CLK(clk50_d),
    .RESET(n30397_6),
    .CE(main_gw5ddrphy_counter_6_8) 
);
defparam main_gw5ddrphy_counter_2_s1.INIT=1'b0;
  DFFRE main_gw5ddrphy_counter_1_s1 (
    .Q(main_gw5ddrphy_counter[1]),
    .D(n15961_5),
    .CLK(clk50_d),
    .RESET(n30397_6),
    .CE(main_gw5ddrphy_counter_6_8) 
);
defparam main_gw5ddrphy_counter_1_s1.INIT=1'b0;
  DFFRE main_gw5ddrphy_counter_0_s1 (
    .Q(main_gw5ddrphy_counter[0]),
    .D(n15962_7),
    .CLK(clk50_d),
    .RESET(n30397_6),
    .CE(main_gw5ddrphy_counter_6_8) 
);
defparam main_gw5ddrphy_counter_0_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_pending_s1 (
    .Q(main_basesoc_uart_tx_pending),
    .D(n16419_5),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_tx_pending_8) 
);
defparam main_basesoc_uart_tx_pending_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_pending_s1 (
    .Q(main_basesoc_uart_rx_pending),
    .D(n16423_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_rx_pending_10) 
);
defparam main_basesoc_uart_rx_pending_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_readable_s1 (
    .Q(main_basesoc_uart_tx_fifo_readable),
    .D(main_basesoc_uart_tx_fifo_syncfifo_re),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_tx_fifo_readable_8) 
);
defparam main_basesoc_uart_tx_fifo_readable_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_level0_4_s1 (
    .Q(main_basesoc_uart_tx_fifo_level0[4]),
    .D(n16470_2),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_tx_fifo_level0_4_8) 
);
defparam main_basesoc_uart_tx_fifo_level0_4_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_level0_3_s1 (
    .Q(main_basesoc_uart_tx_fifo_level0[3]),
    .D(n16471_2),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_tx_fifo_level0_4_8) 
);
defparam main_basesoc_uart_tx_fifo_level0_3_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_level0_2_s1 (
    .Q(main_basesoc_uart_tx_fifo_level0[2]),
    .D(n16472_2),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_tx_fifo_level0_4_8) 
);
defparam main_basesoc_uart_tx_fifo_level0_2_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_level0_1_s1 (
    .Q(main_basesoc_uart_tx_fifo_level0[1]),
    .D(n16473_2),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_tx_fifo_level0_4_8) 
);
defparam main_basesoc_uart_tx_fifo_level0_1_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_level0_0_s1 (
    .Q(main_basesoc_uart_tx_fifo_level0[0]),
    .D(n16474_2),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_tx_fifo_level0_4_8) 
);
defparam main_basesoc_uart_tx_fifo_level0_0_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_readable_s1 (
    .Q(main_basesoc_uart_rx_fifo_readable),
    .D(main_basesoc_uart_rx_fifo_syncfifo_re),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_rx_fifo_readable_8) 
);
defparam main_basesoc_uart_rx_fifo_readable_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_level0_4_s1 (
    .Q(main_basesoc_uart_rx_fifo_level0[4]),
    .D(n16520_2),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_rx_fifo_level0_4_8) 
);
defparam main_basesoc_uart_rx_fifo_level0_4_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_level0_3_s1 (
    .Q(main_basesoc_uart_rx_fifo_level0[3]),
    .D(n16521_2),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_rx_fifo_level0_4_8) 
);
defparam main_basesoc_uart_rx_fifo_level0_3_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_level0_2_s1 (
    .Q(main_basesoc_uart_rx_fifo_level0[2]),
    .D(n16522_2),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_rx_fifo_level0_4_8) 
);
defparam main_basesoc_uart_rx_fifo_level0_2_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_level0_1_s1 (
    .Q(main_basesoc_uart_rx_fifo_level0[1]),
    .D(n16523_2),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_rx_fifo_level0_4_8) 
);
defparam main_basesoc_uart_rx_fifo_level0_1_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_level0_0_s1 (
    .Q(main_basesoc_uart_rx_fifo_level0[0]),
    .D(n16524_2),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_uart_rx_fifo_level0_4_8) 
);
defparam main_basesoc_uart_rx_fifo_level0_0_s1.INIT=1'b0;
  DFFRE main_basesoc_timer_zero_pending_s1 (
    .Q(main_basesoc_timer_zero_pending),
    .D(n16657_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_timer_zero_pending_10) 
);
defparam main_basesoc_timer_zero_pending_s1.INIT=1'b0;
  DFFRE main_gw5ddrphy_rdly0_2_s1 (
    .Q(main_gw5ddrphy_rdly0[2]),
    .D(n16660_5),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_gw5ddrphy_rdly0_2_8) 
);
defparam main_gw5ddrphy_rdly0_2_s1.INIT=1'b0;
  DFFRE main_gw5ddrphy_rdly0_1_s1 (
    .Q(main_gw5ddrphy_rdly0[1]),
    .D(n16661_5),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_gw5ddrphy_rdly0_2_8) 
);
defparam main_gw5ddrphy_rdly0_1_s1.INIT=1'b0;
  DFFRE main_gw5ddrphy_rdly0_0_s1 (
    .Q(main_gw5ddrphy_rdly0[0]),
    .D(n16662_7),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_gw5ddrphy_rdly0_2_8) 
);
defparam main_gw5ddrphy_rdly0_0_s1.INIT=1'b0;
  DFFRE main_gw5ddrphy_burstdet_seen_status_3_s1 (
    .Q(main_gw5ddrphy_burstdet_seen_status[3]),
    .D(n16829_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_gw5ddrphy_burstdet_seen_status_3_11) 
);
defparam main_gw5ddrphy_burstdet_seen_status_3_s1.INIT=1'b0;
  DFFRE main_gw5ddrphy_burstdet_seen_status_2_s1 (
    .Q(main_gw5ddrphy_burstdet_seen_status[2]),
    .D(n16777_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_gw5ddrphy_burstdet_seen_status_2_10) 
);
defparam main_gw5ddrphy_burstdet_seen_status_2_s1.INIT=1'b0;
  DFFRE main_gw5ddrphy_burstdet_seen_status_1_s1 (
    .Q(main_gw5ddrphy_burstdet_seen_status[1]),
    .D(n16725_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_gw5ddrphy_burstdet_seen_status_1_10) 
);
defparam main_gw5ddrphy_burstdet_seen_status_1_s1.INIT=1'b0;
  DFFRE main_gw5ddrphy_burstdet_seen_status_0_s1 (
    .Q(main_gw5ddrphy_burstdet_seen_status[0]),
    .D(n16673_3),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_gw5ddrphy_burstdet_seen_status_0_10) 
);
defparam main_gw5ddrphy_burstdet_seen_status_0_s1.INIT=1'b0;
  DFFRE main_gw5ddrphy_rdly1_2_s1 (
    .Q(main_gw5ddrphy_rdly1[2]),
    .D(n16712_5),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_gw5ddrphy_rdly1_2_8) 
);
defparam main_gw5ddrphy_rdly1_2_s1.INIT=1'b0;
  DFFRE main_gw5ddrphy_rdly1_1_s1 (
    .Q(main_gw5ddrphy_rdly1[1]),
    .D(n16713_5),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_gw5ddrphy_rdly1_2_8) 
);
defparam main_gw5ddrphy_rdly1_1_s1.INIT=1'b0;
  DFFRE main_gw5ddrphy_rdly1_0_s1 (
    .Q(main_gw5ddrphy_rdly1[0]),
    .D(n16714_7),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_gw5ddrphy_rdly1_2_8) 
);
defparam main_gw5ddrphy_rdly1_0_s1.INIT=1'b0;
  DFFRE main_gw5ddrphy_rdly2_2_s1 (
    .Q(main_gw5ddrphy_rdly2[2]),
    .D(n16764_5),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_gw5ddrphy_rdly2_2_8) 
);
defparam main_gw5ddrphy_rdly2_2_s1.INIT=1'b0;
  DFFRE main_gw5ddrphy_rdly2_1_s1 (
    .Q(main_gw5ddrphy_rdly2[1]),
    .D(n16765_5),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_gw5ddrphy_rdly2_2_8) 
);
defparam main_gw5ddrphy_rdly2_1_s1.INIT=1'b0;
  DFFRE main_gw5ddrphy_rdly2_0_s1 (
    .Q(main_gw5ddrphy_rdly2[0]),
    .D(n16766_7),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_gw5ddrphy_rdly2_2_8) 
);
defparam main_gw5ddrphy_rdly2_0_s1.INIT=1'b0;
  DFFRE main_gw5ddrphy_rdly3_2_s1 (
    .Q(main_gw5ddrphy_rdly3[2]),
    .D(n16816_5),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_gw5ddrphy_rdly3_2_8) 
);
defparam main_gw5ddrphy_rdly3_2_s1.INIT=1'b0;
  DFFRE main_gw5ddrphy_rdly3_1_s1 (
    .Q(main_gw5ddrphy_rdly3[1]),
    .D(n16817_5),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_gw5ddrphy_rdly3_2_8) 
);
defparam main_gw5ddrphy_rdly3_1_s1.INIT=1'b0;
  DFFRE main_gw5ddrphy_rdly3_0_s1 (
    .Q(main_gw5ddrphy_rdly3[0]),
    .D(n16818_8),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_gw5ddrphy_rdly3_2_8) 
);
defparam main_gw5ddrphy_rdly3_0_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_sequencer_counter_6_s1 (
    .Q(main_basesoc_sdram_sequencer_counter[6]),
    .D(n17481_5),
    .CLK(main_crg_clkout0),
    .RESET(n30959_3),
    .CE(main_basesoc_sdram_sequencer_counter_6_8) 
);
defparam main_basesoc_sdram_sequencer_counter_6_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_sequencer_counter_5_s1 (
    .Q(main_basesoc_sdram_sequencer_counter[5]),
    .D(n17482_5),
    .CLK(main_crg_clkout0),
    .RESET(n30959_3),
    .CE(main_basesoc_sdram_sequencer_counter_6_8) 
);
defparam main_basesoc_sdram_sequencer_counter_5_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_sequencer_counter_4_s1 (
    .Q(main_basesoc_sdram_sequencer_counter[4]),
    .D(n17483_5),
    .CLK(main_crg_clkout0),
    .RESET(n30959_3),
    .CE(main_basesoc_sdram_sequencer_counter_6_8) 
);
defparam main_basesoc_sdram_sequencer_counter_4_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_sequencer_counter_3_s1 (
    .Q(main_basesoc_sdram_sequencer_counter[3]),
    .D(n17484_5),
    .CLK(main_crg_clkout0),
    .RESET(n30959_3),
    .CE(main_basesoc_sdram_sequencer_counter_6_8) 
);
defparam main_basesoc_sdram_sequencer_counter_3_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_sequencer_counter_2_s1 (
    .Q(main_basesoc_sdram_sequencer_counter[2]),
    .D(n17485_5),
    .CLK(main_crg_clkout0),
    .RESET(n30959_3),
    .CE(main_basesoc_sdram_sequencer_counter_6_8) 
);
defparam main_basesoc_sdram_sequencer_counter_2_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_sequencer_counter_1_s1 (
    .Q(main_basesoc_sdram_sequencer_counter[1]),
    .D(n17486_5),
    .CLK(main_crg_clkout0),
    .RESET(n30959_3),
    .CE(main_basesoc_sdram_sequencer_counter_6_8) 
);
defparam main_basesoc_sdram_sequencer_counter_1_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_sequencer_counter_0_s1 (
    .Q(main_basesoc_sdram_sequencer_counter[0]),
    .D(n17487_7),
    .CLK(main_crg_clkout0),
    .RESET(n30959_3),
    .CE(main_basesoc_sdram_sequencer_counter_6_8) 
);
defparam main_basesoc_sdram_sequencer_counter_0_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_zqcs_executer_counter_5_s1 (
    .Q(main_basesoc_sdram_zqcs_executer_counter[5]),
    .D(n17588_5),
    .CLK(main_crg_clkout0),
    .RESET(n30938_3),
    .CE(main_basesoc_sdram_zqcs_executer_counter_5_13) 
);
defparam main_basesoc_sdram_zqcs_executer_counter_5_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_zqcs_executer_counter_4_s1 (
    .Q(main_basesoc_sdram_zqcs_executer_counter[4]),
    .D(n17589_5),
    .CLK(main_crg_clkout0),
    .RESET(n30938_3),
    .CE(main_basesoc_sdram_zqcs_executer_counter_5_13) 
);
defparam main_basesoc_sdram_zqcs_executer_counter_4_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_zqcs_executer_counter_3_s1 (
    .Q(main_basesoc_sdram_zqcs_executer_counter[3]),
    .D(n17590_8),
    .CLK(main_crg_clkout0),
    .RESET(n30938_3),
    .CE(main_basesoc_sdram_zqcs_executer_counter_5_13) 
);
defparam main_basesoc_sdram_zqcs_executer_counter_3_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_zqcs_executer_counter_2_s1 (
    .Q(main_basesoc_sdram_zqcs_executer_counter[2]),
    .D(n17591_5),
    .CLK(main_crg_clkout0),
    .RESET(n30938_3),
    .CE(main_basesoc_sdram_zqcs_executer_counter_5_13) 
);
defparam main_basesoc_sdram_zqcs_executer_counter_2_s1.INIT=1'b0;
  DFFRE builder_refresher_state_1_s1 (
    .Q(builder_refresher_state[1]),
    .D(builder_refresher_next_state[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(n5706_3) 
);
defparam builder_refresher_state_1_s1.INIT=1'b0;
  DFFRE builder_refresher_state_0_s1 (
    .Q(builder_refresher_state[0]),
    .D(builder_refresher_next_state[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(n5706_3) 
);
defparam builder_refresher_state_0_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_level_3_s1 (
    .Q(main_basesoc_sdram_bankmachine0_level[3]),
    .D(n17673_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_level_3_11) 
);
defparam main_basesoc_sdram_bankmachine0_level_3_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_level_2_s1 (
    .Q(main_basesoc_sdram_bankmachine0_level[2]),
    .D(n17674_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_level_3_11) 
);
defparam main_basesoc_sdram_bankmachine0_level_2_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_twtpcon_count_2_s1 (
    .Q(main_basesoc_sdram_bankmachine0_twtpcon_count[2]),
    .D(n17713_5),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine0_twtpcon_count_2_10) 
);
defparam main_basesoc_sdram_bankmachine0_twtpcon_count_2_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_level_3_s1 (
    .Q(main_basesoc_sdram_bankmachine1_level[3]),
    .D(n17814_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_level_3_16) 
);
defparam main_basesoc_sdram_bankmachine1_level_3_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_level_2_s1 (
    .Q(main_basesoc_sdram_bankmachine1_level[2]),
    .D(n17815_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_level_3_16) 
);
defparam main_basesoc_sdram_bankmachine1_level_2_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_twtpcon_count_2_s1 (
    .Q(main_basesoc_sdram_bankmachine1_twtpcon_count[2]),
    .D(n17854_5),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine1_twtpcon_count_2_10) 
);
defparam main_basesoc_sdram_bankmachine1_twtpcon_count_2_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_level_3_s1 (
    .Q(main_basesoc_sdram_bankmachine2_level[3]),
    .D(n17955_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_level_3_11) 
);
defparam main_basesoc_sdram_bankmachine2_level_3_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_level_2_s1 (
    .Q(main_basesoc_sdram_bankmachine2_level[2]),
    .D(n17956_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_level_3_11) 
);
defparam main_basesoc_sdram_bankmachine2_level_2_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_twtpcon_count_2_s1 (
    .Q(main_basesoc_sdram_bankmachine2_twtpcon_count[2]),
    .D(n17995_5),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_twtpcon_count_2_10) 
);
defparam main_basesoc_sdram_bankmachine2_twtpcon_count_2_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_twtpcon_count_1_s1 (
    .Q(main_basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .D(n17996_5),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine2_twtpcon_count_2_10) 
);
defparam main_basesoc_sdram_bankmachine2_twtpcon_count_1_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_level_3_s1 (
    .Q(main_basesoc_sdram_bankmachine3_level[3]),
    .D(n18096_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_level_3_10) 
);
defparam main_basesoc_sdram_bankmachine3_level_3_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_level_2_s1 (
    .Q(main_basesoc_sdram_bankmachine3_level[2]),
    .D(n18097_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_level_3_10) 
);
defparam main_basesoc_sdram_bankmachine3_level_2_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_level_1_s1 (
    .Q(main_basesoc_sdram_bankmachine3_level[1]),
    .D(n18098_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_level_3_10) 
);
defparam main_basesoc_sdram_bankmachine3_level_1_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_level_0_s1 (
    .Q(main_basesoc_sdram_bankmachine3_level[0]),
    .D(n18099_5),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_level_3_10) 
);
defparam main_basesoc_sdram_bankmachine3_level_0_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_twtpcon_count_2_s1 (
    .Q(main_basesoc_sdram_bankmachine3_twtpcon_count[2]),
    .D(n18136_5),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_twtpcon_count_2_8) 
);
defparam main_basesoc_sdram_bankmachine3_twtpcon_count_2_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_twtpcon_count_1_s1 (
    .Q(main_basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .D(n18137_5),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine3_twtpcon_count_2_8) 
);
defparam main_basesoc_sdram_bankmachine3_twtpcon_count_1_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_level_3_s1 (
    .Q(main_basesoc_sdram_bankmachine4_level[3]),
    .D(n18237_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_level_3_14) 
);
defparam main_basesoc_sdram_bankmachine4_level_3_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_level_2_s1 (
    .Q(main_basesoc_sdram_bankmachine4_level[2]),
    .D(n18238_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_level_3_14) 
);
defparam main_basesoc_sdram_bankmachine4_level_2_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_twtpcon_count_2_s1 (
    .Q(main_basesoc_sdram_bankmachine4_twtpcon_count[2]),
    .D(n18277_5),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_twtpcon_count_2_10) 
);
defparam main_basesoc_sdram_bankmachine4_twtpcon_count_2_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_trccon_count_1_s1 (
    .Q(main_basesoc_sdram_bankmachine4_trccon_count[1]),
    .D(n18292_5),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_trccon_count_1_8) 
);
defparam main_basesoc_sdram_bankmachine4_trccon_count_1_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_trascon_count_1_s1 (
    .Q(main_basesoc_sdram_bankmachine4_trascon_count[1]),
    .D(n18305_5),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine4_trascon_count_1_8) 
);
defparam main_basesoc_sdram_bankmachine4_trascon_count_1_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_level_3_s1 (
    .Q(main_basesoc_sdram_bankmachine5_level[3]),
    .D(n18378_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_level_3_16) 
);
defparam main_basesoc_sdram_bankmachine5_level_3_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_level_2_s1 (
    .Q(main_basesoc_sdram_bankmachine5_level[2]),
    .D(n18379_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_level_3_16) 
);
defparam main_basesoc_sdram_bankmachine5_level_2_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_twtpcon_count_2_s1 (
    .Q(main_basesoc_sdram_bankmachine5_twtpcon_count[2]),
    .D(n18418_5),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_twtpcon_count_2_10) 
);
defparam main_basesoc_sdram_bankmachine5_twtpcon_count_2_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_trccon_count_1_s1 (
    .Q(main_basesoc_sdram_bankmachine5_trccon_count[1]),
    .D(n18433_5),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_trccon_count_1_8) 
);
defparam main_basesoc_sdram_bankmachine5_trccon_count_1_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_trascon_count_1_s1 (
    .Q(main_basesoc_sdram_bankmachine5_trascon_count[1]),
    .D(n18446_5),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine5_trascon_count_1_8) 
);
defparam main_basesoc_sdram_bankmachine5_trascon_count_1_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_level_3_s1 (
    .Q(main_basesoc_sdram_bankmachine6_level[3]),
    .D(n18519_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_level_3_16) 
);
defparam main_basesoc_sdram_bankmachine6_level_3_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_level_2_s1 (
    .Q(main_basesoc_sdram_bankmachine6_level[2]),
    .D(n18520_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_level_3_16) 
);
defparam main_basesoc_sdram_bankmachine6_level_2_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_twtpcon_count_2_s1 (
    .Q(main_basesoc_sdram_bankmachine6_twtpcon_count[2]),
    .D(n18559_5),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine6_twtpcon_count_2_10) 
);
defparam main_basesoc_sdram_bankmachine6_twtpcon_count_2_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_level_3_s1 (
    .Q(main_basesoc_sdram_bankmachine7_level[3]),
    .D(n18660_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_level_3_16) 
);
defparam main_basesoc_sdram_bankmachine7_level_3_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_level_2_s1 (
    .Q(main_basesoc_sdram_bankmachine7_level[2]),
    .D(n18661_4),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_level_3_16) 
);
defparam main_basesoc_sdram_bankmachine7_level_2_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_twtpcon_count_2_s1 (
    .Q(main_basesoc_sdram_bankmachine7_twtpcon_count[2]),
    .D(n18700_5),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_twtpcon_count_2_10) 
);
defparam main_basesoc_sdram_bankmachine7_twtpcon_count_2_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_trccon_count_1_s1 (
    .Q(main_basesoc_sdram_bankmachine7_trccon_count[1]),
    .D(n18715_5),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_trccon_count_1_8) 
);
defparam main_basesoc_sdram_bankmachine7_trccon_count_1_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_trascon_count_1_s1 (
    .Q(main_basesoc_sdram_bankmachine7_trascon_count[1]),
    .D(n18728_5),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_bankmachine7_trascon_count_1_8) 
);
defparam main_basesoc_sdram_bankmachine7_trascon_count_1_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_time0_3_s1 (
    .Q(main_basesoc_sdram_time0[3]),
    .D(n18743_6),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_time0_4_15) 
);
defparam main_basesoc_sdram_time0_3_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_time0_2_s1 (
    .Q(main_basesoc_sdram_time0[2]),
    .D(n18744_6),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_time0_4_15) 
);
defparam main_basesoc_sdram_time0_2_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_time0_1_s1 (
    .Q(main_basesoc_sdram_time0[1]),
    .D(n18745_6),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_time0_4_15) 
);
defparam main_basesoc_sdram_time0_1_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_time1_3_s1 (
    .Q(main_basesoc_sdram_time1[3]),
    .D(n18759_6),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_time1_3_14) 
);
defparam main_basesoc_sdram_time1_3_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_time1_2_s1 (
    .Q(main_basesoc_sdram_time1[2]),
    .D(n18760_9),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_time1_3_14) 
);
defparam main_basesoc_sdram_time1_2_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_twtrcon_count_2_s1 (
    .Q(main_basesoc_sdram_twtrcon_count[2]),
    .D(n19152_5),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_sdram_twtrcon_count_2_10) 
);
defparam main_basesoc_sdram_twtrcon_count_2_s1.INIT=1'b0;
  DFFRE builder_multiplexer_state_3_s1 (
    .Q(builder_multiplexer_state[3]),
    .D(n10160_5),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_multiplexer_state_2_7) 
);
defparam builder_multiplexer_state_3_s1.INIT=1'b0;
  DFFRE builder_litedramwishbone2native_state_1_s1 (
    .Q(builder_litedramwishbone2native_state[1]),
    .D(builder_litedramwishbone2native_next_state_1_19),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_litedramwishbone2native_state_1_8) 
);
defparam builder_litedramwishbone2native_state_1_s1.INIT=1'b0;
  DFFRE builder_litedramwishbone2native_state_0_s1 (
    .Q(builder_litedramwishbone2native_state[0]),
    .D(builder_litedramwishbone2native_next_state_0_15),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_litedramwishbone2native_state_1_8) 
);
defparam builder_litedramwishbone2native_state_0_s1.INIT=1'b0;
  DFFRE builder_bankmachine0_state_1_s1 (
    .Q(builder_bankmachine0_state[1]),
    .D(builder_bankmachine0_next_state[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_bankmachine0_next_state_1_22) 
);
defparam builder_bankmachine0_state_1_s1.INIT=1'b0;
  DFFRE builder_bankmachine0_state_0_s1 (
    .Q(builder_bankmachine0_state[0]),
    .D(builder_bankmachine0_next_state[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_bankmachine0_next_state_1_22) 
);
defparam builder_bankmachine0_state_0_s1.INIT=1'b0;
  DFFRE builder_bankmachine1_state_1_s1 (
    .Q(builder_bankmachine1_state[1]),
    .D(builder_bankmachine1_next_state[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_bankmachine1_next_state_1_22) 
);
defparam builder_bankmachine1_state_1_s1.INIT=1'b0;
  DFFRE builder_bankmachine1_state_0_s1 (
    .Q(builder_bankmachine1_state[0]),
    .D(builder_bankmachine1_next_state[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_bankmachine1_next_state_1_22) 
);
defparam builder_bankmachine1_state_0_s1.INIT=1'b0;
  DFFRE builder_bankmachine2_state_1_s1 (
    .Q(builder_bankmachine2_state[1]),
    .D(builder_bankmachine2_next_state[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_bankmachine2_next_state_1_22) 
);
defparam builder_bankmachine2_state_1_s1.INIT=1'b0;
  DFFRE builder_bankmachine2_state_0_s1 (
    .Q(builder_bankmachine2_state[0]),
    .D(builder_bankmachine2_next_state[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_bankmachine2_next_state_1_22) 
);
defparam builder_bankmachine2_state_0_s1.INIT=1'b0;
  DFFRE builder_bankmachine3_state_1_s1 (
    .Q(builder_bankmachine3_state[1]),
    .D(builder_bankmachine3_next_state[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_bankmachine3_next_state_1_22) 
);
defparam builder_bankmachine3_state_1_s1.INIT=1'b0;
  DFFRE builder_bankmachine3_state_0_s1 (
    .Q(builder_bankmachine3_state[0]),
    .D(builder_bankmachine3_next_state[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_bankmachine3_next_state_1_22) 
);
defparam builder_bankmachine3_state_0_s1.INIT=1'b0;
  DFFRE builder_bankmachine4_state_1_s1 (
    .Q(builder_bankmachine4_state[1]),
    .D(builder_bankmachine4_next_state[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_bankmachine4_next_state_1_22) 
);
defparam builder_bankmachine4_state_1_s1.INIT=1'b0;
  DFFRE builder_bankmachine4_state_0_s1 (
    .Q(builder_bankmachine4_state[0]),
    .D(builder_bankmachine4_next_state[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_bankmachine4_next_state_1_22) 
);
defparam builder_bankmachine4_state_0_s1.INIT=1'b0;
  DFFRE builder_bankmachine5_state_1_s1 (
    .Q(builder_bankmachine5_state[1]),
    .D(builder_bankmachine5_next_state[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_bankmachine5_next_state_1_22) 
);
defparam builder_bankmachine5_state_1_s1.INIT=1'b0;
  DFFRE builder_bankmachine5_state_0_s1 (
    .Q(builder_bankmachine5_state[0]),
    .D(builder_bankmachine5_next_state[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_bankmachine5_next_state_1_22) 
);
defparam builder_bankmachine5_state_0_s1.INIT=1'b0;
  DFFRE builder_bankmachine6_state_1_s1 (
    .Q(builder_bankmachine6_state[1]),
    .D(builder_bankmachine6_next_state[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_bankmachine6_next_state_1_22) 
);
defparam builder_bankmachine6_state_1_s1.INIT=1'b0;
  DFFRE builder_bankmachine6_state_0_s1 (
    .Q(builder_bankmachine6_state[0]),
    .D(builder_bankmachine6_next_state[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_bankmachine6_next_state_1_22) 
);
defparam builder_bankmachine6_state_0_s1.INIT=1'b0;
  DFFRE builder_bankmachine7_state_1_s1 (
    .Q(builder_bankmachine7_state[1]),
    .D(builder_bankmachine7_next_state[1]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_bankmachine7_next_state_1_22) 
);
defparam builder_bankmachine7_state_1_s1.INIT=1'b0;
  DFFRE builder_bankmachine7_state_0_s1 (
    .Q(builder_bankmachine7_state[0]),
    .D(builder_bankmachine7_next_state[0]),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_bankmachine7_next_state_1_22) 
);
defparam builder_bankmachine7_state_0_s1.INIT=1'b0;
  DFFRE builder_interface1_dat_w_31_s1 (
    .Q(builder_interface1_dat_w[31]),
    .D(main_basesoc_dbus_dat_w[31]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_interface1_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_interface1_dat_w_31_s1.INIT=1'b0;
  DFFRE builder_interface1_dat_w_30_s1 (
    .Q(builder_interface1_dat_w[30]),
    .D(main_basesoc_dbus_dat_w[30]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_interface1_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_interface1_dat_w_30_s1.INIT=1'b0;
  DFFRE builder_interface1_dat_w_29_s1 (
    .Q(builder_interface1_dat_w[29]),
    .D(main_basesoc_dbus_dat_w[29]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_interface1_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_interface1_dat_w_29_s1.INIT=1'b0;
  DFFRE builder_interface1_dat_w_28_s1 (
    .Q(builder_interface1_dat_w[28]),
    .D(main_basesoc_dbus_dat_w[28]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_interface1_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_interface1_dat_w_28_s1.INIT=1'b0;
  DFFRE builder_interface1_dat_w_27_s1 (
    .Q(builder_interface1_dat_w[27]),
    .D(main_basesoc_dbus_dat_w[27]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_interface1_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_interface1_dat_w_27_s1.INIT=1'b0;
  DFFRE builder_interface1_dat_w_26_s1 (
    .Q(builder_interface1_dat_w[26]),
    .D(main_basesoc_dbus_dat_w[26]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_interface1_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_interface1_dat_w_26_s1.INIT=1'b0;
  DFFRE builder_interface1_dat_w_25_s1 (
    .Q(builder_interface1_dat_w[25]),
    .D(main_basesoc_dbus_dat_w[25]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_interface1_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_interface1_dat_w_25_s1.INIT=1'b0;
  DFFRE builder_interface1_dat_w_24_s1 (
    .Q(builder_interface1_dat_w[24]),
    .D(main_basesoc_dbus_dat_w[24]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_interface1_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_interface1_dat_w_24_s1.INIT=1'b0;
  DFFRE builder_interface1_dat_w_23_s1 (
    .Q(builder_interface1_dat_w[23]),
    .D(main_basesoc_dbus_dat_w[23]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_interface1_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_interface1_dat_w_23_s1.INIT=1'b0;
  DFFRE builder_interface1_dat_w_22_s1 (
    .Q(builder_interface1_dat_w[22]),
    .D(main_basesoc_dbus_dat_w[22]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_interface1_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_interface1_dat_w_22_s1.INIT=1'b0;
  DFFRE builder_interface1_dat_w_21_s1 (
    .Q(builder_interface1_dat_w[21]),
    .D(main_basesoc_dbus_dat_w[21]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_interface1_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_interface1_dat_w_21_s1.INIT=1'b0;
  DFFRE builder_interface1_dat_w_20_s1 (
    .Q(builder_interface1_dat_w[20]),
    .D(main_basesoc_dbus_dat_w[20]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_interface1_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_interface1_dat_w_20_s1.INIT=1'b0;
  DFFRE builder_interface1_dat_w_19_s1 (
    .Q(builder_interface1_dat_w[19]),
    .D(main_basesoc_dbus_dat_w[19]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_interface1_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_interface1_dat_w_19_s1.INIT=1'b0;
  DFFRE builder_interface1_dat_w_18_s1 (
    .Q(builder_interface1_dat_w[18]),
    .D(main_basesoc_dbus_dat_w[18]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_interface1_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_interface1_dat_w_18_s1.INIT=1'b0;
  DFFRE builder_interface1_dat_w_17_s1 (
    .Q(builder_interface1_dat_w[17]),
    .D(main_basesoc_dbus_dat_w[17]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_interface1_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_interface1_dat_w_17_s1.INIT=1'b0;
  DFFRE builder_interface1_dat_w_16_s1 (
    .Q(builder_interface1_dat_w[16]),
    .D(main_basesoc_dbus_dat_w[16]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_interface1_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_interface1_dat_w_16_s1.INIT=1'b0;
  DFFRE builder_interface1_dat_w_15_s1 (
    .Q(builder_interface1_dat_w[15]),
    .D(main_basesoc_dbus_dat_w[15]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_interface1_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_interface1_dat_w_15_s1.INIT=1'b0;
  DFFRE builder_interface1_dat_w_14_s1 (
    .Q(builder_interface1_dat_w[14]),
    .D(main_basesoc_dbus_dat_w[14]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_interface1_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_interface1_dat_w_14_s1.INIT=1'b0;
  DFFRE builder_interface1_dat_w_13_s1 (
    .Q(builder_interface1_dat_w[13]),
    .D(main_basesoc_dbus_dat_w[13]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_interface1_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_interface1_dat_w_13_s1.INIT=1'b0;
  DFFRE builder_interface1_dat_w_12_s1 (
    .Q(builder_interface1_dat_w[12]),
    .D(main_basesoc_dbus_dat_w[12]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_interface1_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_interface1_dat_w_12_s1.INIT=1'b0;
  DFFRE builder_interface1_dat_w_11_s1 (
    .Q(builder_interface1_dat_w[11]),
    .D(main_basesoc_dbus_dat_w[11]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_interface1_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_interface1_dat_w_11_s1.INIT=1'b0;
  DFFRE builder_interface1_dat_w_10_s1 (
    .Q(builder_interface1_dat_w[10]),
    .D(main_basesoc_dbus_dat_w[10]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_interface1_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_interface1_dat_w_10_s1.INIT=1'b0;
  DFFRE builder_interface1_dat_w_9_s1 (
    .Q(builder_interface1_dat_w[9]),
    .D(main_basesoc_dbus_dat_w[9]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_interface1_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_interface1_dat_w_9_s1.INIT=1'b0;
  DFFRE builder_interface1_dat_w_8_s1 (
    .Q(builder_interface1_dat_w[8]),
    .D(main_basesoc_dbus_dat_w[8]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_interface1_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_interface1_dat_w_8_s1.INIT=1'b0;
  DFFRE builder_interface1_dat_w_7_s1 (
    .Q(builder_interface1_dat_w[7]),
    .D(main_basesoc_dbus_dat_w[7]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_interface1_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_interface1_dat_w_7_s1.INIT=1'b0;
  DFFRE builder_interface1_dat_w_6_s1 (
    .Q(builder_interface1_dat_w[6]),
    .D(main_basesoc_dbus_dat_w[6]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_interface1_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_interface1_dat_w_6_s1.INIT=1'b0;
  DFFRE builder_interface1_dat_w_5_s1 (
    .Q(builder_interface1_dat_w[5]),
    .D(main_basesoc_dbus_dat_w[5]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_interface1_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_interface1_dat_w_5_s1.INIT=1'b0;
  DFFRE builder_interface1_dat_w_4_s1 (
    .Q(builder_interface1_dat_w[4]),
    .D(main_basesoc_dbus_dat_w[4]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_interface1_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_interface1_dat_w_4_s1.INIT=1'b0;
  DFFRE builder_interface1_dat_w_3_s1 (
    .Q(builder_interface1_dat_w[3]),
    .D(main_basesoc_dbus_dat_w[3]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_interface1_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_interface1_dat_w_3_s1.INIT=1'b0;
  DFFRE builder_interface1_dat_w_2_s1 (
    .Q(builder_interface1_dat_w[2]),
    .D(main_basesoc_dbus_dat_w[2]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_interface1_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_interface1_dat_w_2_s1.INIT=1'b0;
  DFFRE builder_interface1_dat_w_1_s1 (
    .Q(builder_interface1_dat_w[1]),
    .D(main_basesoc_dbus_dat_w[1]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_interface1_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_interface1_dat_w_1_s1.INIT=1'b0;
  DFFRE builder_interface1_dat_w_0_s1 (
    .Q(builder_interface1_dat_w[0]),
    .D(main_basesoc_dbus_dat_w[0]),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(builder_interface1_dat_w_wishbone2csr_next_value_ce0_38) 
);
defparam builder_interface1_dat_w_0_s1.INIT=1'b0;
  DFFRE builder_multiplexer_state_2_s1 (
    .Q(builder_multiplexer_state[2]),
    .D(builder_multiplexer_next_state_2_45),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(builder_multiplexer_state_2_7) 
);
defparam builder_multiplexer_state_2_s1.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_0_s1 (
    .Q(main_basesoc_bus_errors[0]),
    .D(n16191_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_bus_errors_0_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_count_3_s1 (
    .Q(main_basesoc_tx_count[3]),
    .D(n1410_13),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_count_3_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_count_1_s1 (
    .Q(main_basesoc_tx_count[1]),
    .D(n1412_12),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_count_1_s1.INIT=1'b0;
  DFFRE main_basesoc_tx_count_0_s1 (
    .Q(main_basesoc_tx_count[0]),
    .D(n1413_9),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_basesoc_tx_count_0_s1.INIT=1'b0;
  DFFRE main_basesoc_rx_count_3_s1 (
    .Q(main_basesoc_rx_count[3]),
    .D(n1477_13),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_count_3_s1.INIT=1'b0;
  DFFRE main_basesoc_rx_count_1_s1 (
    .Q(main_basesoc_rx_count[1]),
    .D(n1479_12),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_count_1_s1.INIT=1'b0;
  DFFRE main_basesoc_rx_count_0_s1 (
    .Q(main_basesoc_rx_count[0]),
    .D(n1480_9),
    .CLK(main_crg_clkout0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_basesoc_rx_count_0_s1.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip0_value_0_s1 (
    .Q(main_gw5ddrphy_bitslip0_value[0]),
    .D(n16870_12),
    .CLK(main_crg_clkout0),
    .RESET(n30867_3),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip0_value_0_s1.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip8_value_0_s1 (
    .Q(main_gw5ddrphy_bitslip8_value[0]),
    .D(n16942_12),
    .CLK(main_crg_clkout0),
    .RESET(n30883_3),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip8_value_0_s1.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip16_value_0_s1 (
    .Q(main_gw5ddrphy_bitslip16_value[0]),
    .D(n17014_12),
    .CLK(main_crg_clkout0),
    .RESET(n30899_3),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip16_value_0_s1.INIT=1'b0;
  DFFRE main_gw5ddrphy_bitslip24_value_0_s1 (
    .Q(main_gw5ddrphy_bitslip24_value[0]),
    .D(n17086_12),
    .CLK(main_crg_clkout0),
    .RESET(n30915_3),
    .CE(VCC) 
);
defparam main_gw5ddrphy_bitslip24_value_0_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_127_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[127]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_127_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_127_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_126_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[126]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_126_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_126_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_125_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[125]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_125_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_125_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_124_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[124]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_124_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_124_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_123_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[123]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_123_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_123_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_122_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[122]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_122_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_122_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_121_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[121]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_121_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_121_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_120_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[120]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_120_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_120_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_119_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[119]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_119_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_119_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_118_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[118]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_118_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_118_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_117_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[117]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_117_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_117_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_116_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[116]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_116_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_116_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_115_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[115]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_115_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_115_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_114_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[114]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_114_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_114_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_113_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[113]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_113_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_113_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_112_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[112]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_112_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_112_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_111_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[111]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_111_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_111_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_110_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[110]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_110_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_110_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_109_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[109]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_109_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_109_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_108_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[108]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_108_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_108_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_107_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[107]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_107_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_107_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_106_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[106]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_106_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_106_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_105_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[105]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_105_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_105_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_104_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[104]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_104_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_104_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_103_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[103]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_103_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_103_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_102_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[102]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_102_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_102_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_101_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[101]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_101_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_101_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_100_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[100]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_100_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_100_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_99_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[99]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_99_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_99_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_98_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[98]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_98_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_98_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_97_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[97]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_97_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_97_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_96_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[96]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_96_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_96_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_95_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[95]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_95_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_95_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_94_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[94]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_94_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_94_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_93_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[93]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_93_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_93_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_92_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[92]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_92_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_92_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_91_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[91]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_91_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_91_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_90_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[90]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_90_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_90_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_89_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[89]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_89_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_89_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_88_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[88]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_88_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_88_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_87_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[87]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_87_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_87_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_86_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[86]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_86_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_86_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_85_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[85]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_85_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_85_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_84_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[84]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_84_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_84_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_83_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[83]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_83_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_83_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_82_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[82]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_82_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_82_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_81_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[81]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_81_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_81_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_80_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[80]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_80_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_80_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_79_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[79]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_79_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_79_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_78_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[78]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_78_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_78_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_77_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[77]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_77_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_77_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_76_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[76]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_76_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_76_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_75_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[75]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_75_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_75_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_74_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[74]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_74_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_74_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_73_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[73]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_73_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_73_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_72_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[72]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_72_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_72_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_71_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[71]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_71_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_71_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_70_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[70]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_70_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_70_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_69_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[69]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_69_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_69_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_68_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[68]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_68_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_68_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_67_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[67]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_67_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_67_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_66_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[66]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_66_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_66_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_65_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[65]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_65_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_65_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_64_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[64]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_64_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_64_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_63_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[63]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_63_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_63_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_62_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[62]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_62_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_62_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_61_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[61]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_61_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_61_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_60_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[60]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_60_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_60_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_59_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[59]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_59_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_59_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_58_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[58]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_58_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_58_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_57_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[57]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_57_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_57_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_56_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[56]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_56_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_56_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_55_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[55]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_55_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_55_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_54_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[54]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_54_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_54_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_53_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[53]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_53_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_53_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_52_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[52]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_52_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_52_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_51_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[51]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_51_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_51_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_50_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[50]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_50_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_50_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_49_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[49]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_49_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_49_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_48_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[48]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_48_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_48_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_47_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[47]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_47_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_47_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_46_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[46]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_46_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_46_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_45_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[45]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_45_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_45_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_44_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[44]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_44_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_44_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_43_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[43]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_43_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_43_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_42_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[42]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_42_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_42_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_41_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[41]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_41_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_41_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_40_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[40]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_40_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_40_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_39_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[39]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_39_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_39_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_38_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[38]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_38_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_38_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_37_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[37]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_37_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_37_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_36_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[36]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_36_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_36_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_35_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[35]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_35_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_35_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_34_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[34]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_34_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_34_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_33_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[33]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_33_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_33_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_32_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[32]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_32_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_32_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_31_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[31]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_31_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_31_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_30_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[30]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_30_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_30_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_29_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[29]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_29_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_29_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_28_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[28]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_28_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_28_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_27_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[27]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_27_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_27_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_26_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[26]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_26_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_26_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_25_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[25]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_25_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_25_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_24_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[24]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_24_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_24_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_23_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[23]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_23_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_23_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_22_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[22]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_22_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_22_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_21_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[21]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_21_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_21_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_20_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[20]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_20_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_20_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_19_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[19]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_19_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_19_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_18_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[18]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_18_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_18_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_17_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[17]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_17_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_17_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_16_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[16]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_16_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_16_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_15_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[15]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_15_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_15_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_14_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[14]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_14_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_14_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_13_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[13]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_13_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_13_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_12_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[12]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_12_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_12_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_11_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[11]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_11_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_11_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_10_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[10]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_10_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_10_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_9_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[9]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_9_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_9_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_8_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[8]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_8_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_8_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_7_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[7]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_7_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_7_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_6_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[6]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_6_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_6_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_5_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[5]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_5_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_5_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_4_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[4]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_4_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_4_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_3_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[3]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_3_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_3_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_2_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[2]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_2_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_2_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_1_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[1]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_1_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_1_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector0_rddata_status_0_s1 (
    .Q(main_basesoc_sdram_phaseinjector0_rddata_status[0]),
    .D(main_basesoc_sdram_csr_dfi_p0_rddata_0_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector0_rddata_status_0_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_127_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[127]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_127_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_127_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_126_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[126]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_126_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_126_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_125_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[125]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_125_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_125_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_124_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[124]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_124_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_124_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_123_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[123]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_123_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_123_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_122_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[122]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_122_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_122_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_121_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[121]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_121_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_121_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_120_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[120]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_120_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_120_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_119_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[119]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_119_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_119_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_118_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[118]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_118_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_118_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_117_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[117]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_117_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_117_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_116_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[116]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_116_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_116_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_115_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[115]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_115_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_115_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_114_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[114]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_114_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_114_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_113_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[113]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_113_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_113_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_112_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[112]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_112_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_112_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_111_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[111]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_111_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_111_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_110_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[110]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_110_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_110_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_109_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[109]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_109_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_109_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_108_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[108]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_108_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_108_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_107_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[107]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_107_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_107_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_106_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[106]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_106_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_106_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_105_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[105]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_105_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_105_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_104_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[104]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_104_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_104_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_103_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[103]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_103_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_103_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_102_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[102]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_102_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_102_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_101_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[101]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_101_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_101_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_100_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[100]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_100_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_100_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_99_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[99]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_99_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_99_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_98_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[98]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_98_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_98_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_97_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[97]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_97_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_97_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_96_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[96]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_96_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_96_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_95_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[95]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_95_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_95_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_94_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[94]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_94_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_94_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_93_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[93]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_93_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_93_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_92_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[92]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_92_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_92_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_91_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[91]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_91_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_91_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_90_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[90]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_90_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_90_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_89_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[89]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_89_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_89_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_88_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[88]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_88_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_88_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_87_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[87]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_87_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_87_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_86_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[86]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_86_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_86_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_85_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[85]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_85_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_85_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_84_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[84]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_84_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_84_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_83_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[83]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_83_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_83_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_82_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[82]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_82_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_82_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_81_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[81]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_81_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_81_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_80_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[80]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_80_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_80_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_79_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[79]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_79_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_79_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_78_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[78]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_78_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_78_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_77_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[77]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_77_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_77_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_76_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[76]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_76_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_76_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_75_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[75]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_75_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_75_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_74_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[74]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_74_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_74_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_73_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[73]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_73_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_73_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_72_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[72]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_72_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_72_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_71_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[71]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_71_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_71_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_70_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[70]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_70_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_70_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_69_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[69]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_69_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_69_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_68_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[68]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_68_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_68_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_67_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[67]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_67_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_67_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_66_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[66]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_66_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_66_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_65_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[65]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_65_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_65_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_64_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[64]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_64_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_64_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_63_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[63]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_63_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_63_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_62_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[62]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_62_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_62_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_61_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[61]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_61_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_61_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_60_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[60]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_60_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_60_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_59_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[59]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_59_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_59_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_58_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[58]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_58_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_58_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_57_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[57]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_57_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_57_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_56_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[56]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_56_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_56_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_55_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[55]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_55_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_55_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_54_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[54]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_54_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_54_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_53_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[53]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_53_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_53_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_52_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[52]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_52_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_52_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_51_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[51]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_51_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_51_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_50_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[50]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_50_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_50_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_49_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[49]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_49_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_49_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_48_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[48]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_48_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_48_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_47_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[47]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_47_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_47_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_46_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[46]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_46_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_46_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_45_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[45]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_45_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_45_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_44_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[44]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_44_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_44_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_43_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[43]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_43_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_43_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_42_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[42]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_42_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_42_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_41_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[41]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_41_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_41_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_40_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[40]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_40_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_40_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_39_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[39]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_39_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_39_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_38_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[38]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_38_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_38_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_37_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[37]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_37_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_37_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_36_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[36]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_36_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_36_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_35_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[35]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_35_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_35_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_34_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[34]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_34_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_34_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_33_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[33]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_33_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_33_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_32_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[32]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_32_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_32_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_31_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[31]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_31_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_31_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_30_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[30]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_30_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_30_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_29_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[29]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_29_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_29_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_28_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[28]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_28_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_28_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_27_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[27]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_27_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_27_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_26_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[26]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_26_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_26_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_25_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[25]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_25_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_25_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_24_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[24]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_24_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_24_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_23_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[23]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_23_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_23_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_22_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[22]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_22_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_22_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_21_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[21]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_21_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_21_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_20_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[20]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_20_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_20_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_19_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[19]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_19_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_19_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_18_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[18]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_18_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_18_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_17_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[17]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_17_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_17_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_16_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[16]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_16_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_16_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_15_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[15]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_15_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_15_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_14_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[14]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_14_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_14_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_13_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[13]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_13_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_13_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_12_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[12]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_12_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_12_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_11_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[11]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_11_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_11_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_10_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[10]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_10_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_10_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_9_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[9]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_9_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_9_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_8_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[8]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_8_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_8_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_7_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[7]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_7_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_7_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_6_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[6]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_6_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_6_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_5_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[5]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_5_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_5_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_4_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[4]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_4_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_4_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_3_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[3]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_3_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_3_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_2_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[2]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_2_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_2_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_1_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[1]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_1_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_1_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_phaseinjector1_rddata_status_0_s1 (
    .Q(main_basesoc_sdram_phaseinjector1_rddata_status[0]),
    .D(main_basesoc_sdram_csr_dfi_p1_rddata_0_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_phaseinjector1_rddata_status_0_s1.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_produce_1_s2 (
    .Q(main_basesoc_sdram_bankmachine0_produce[1]),
    .D(n17641_7),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine0_produce_1_s2.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_produce_0_s2 (
    .Q(main_basesoc_sdram_bankmachine0_produce[0]),
    .D(n17642_8),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine0_produce_0_s2.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_twtpcon_count_0_s3 (
    .Q(main_basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .D(n17709_12),
    .CLK(main_crg_clkout0),
    .RESET(n31026_3),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine0_twtpcon_count_0_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_trccon_count_0_s3 (
    .Q(main_basesoc_sdram_bankmachine0_trccon_count[0]),
    .D(n17724_12),
    .CLK(main_crg_clkout0),
    .RESET(n31028_8),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine0_trccon_count_0_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_trascon_count_0_s3 (
    .Q(main_basesoc_sdram_bankmachine0_trascon_count[0]),
    .D(n17737_12),
    .CLK(main_crg_clkout0),
    .RESET(n31028_8),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine0_trascon_count_0_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_produce_1_s2 (
    .Q(main_basesoc_sdram_bankmachine1_produce[1]),
    .D(n17782_7),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine1_produce_1_s2.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_produce_0_s2 (
    .Q(main_basesoc_sdram_bankmachine1_produce[0]),
    .D(n17783_8),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine1_produce_0_s2.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_consume_1_s2 (
    .Q(main_basesoc_sdram_bankmachine1_consume[1]),
    .D(n17789_11),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine1_consume_1_s2.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_consume_0_s2 (
    .Q(main_basesoc_sdram_bankmachine1_consume[0]),
    .D(n17790_12),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine1_consume_0_s2.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_twtpcon_count_0_s3 (
    .Q(main_basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .D(n17850_12),
    .CLK(main_crg_clkout0),
    .RESET(n31033_3),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine1_twtpcon_count_0_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_trccon_count_0_s3 (
    .Q(main_basesoc_sdram_bankmachine1_trccon_count[0]),
    .D(n17865_12),
    .CLK(main_crg_clkout0),
    .RESET(n31035_3),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine1_trccon_count_0_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_trascon_count_0_s3 (
    .Q(main_basesoc_sdram_bankmachine1_trascon_count[0]),
    .D(n17878_12),
    .CLK(main_crg_clkout0),
    .RESET(n31035_3),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine1_trascon_count_0_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_produce_1_s2 (
    .Q(main_basesoc_sdram_bankmachine2_produce[1]),
    .D(n17923_7),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine2_produce_1_s2.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_produce_0_s2 (
    .Q(main_basesoc_sdram_bankmachine2_produce[0]),
    .D(n17924_8),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine2_produce_0_s2.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_twtpcon_count_0_s3 (
    .Q(main_basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .D(n17991_12),
    .CLK(main_crg_clkout0),
    .RESET(n31040_6),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine2_twtpcon_count_0_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_trccon_count_0_s3 (
    .Q(main_basesoc_sdram_bankmachine2_trccon_count[0]),
    .D(n18006_12),
    .CLK(main_crg_clkout0),
    .RESET(n31042_3),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine2_trccon_count_0_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_trascon_count_0_s3 (
    .Q(main_basesoc_sdram_bankmachine2_trascon_count[0]),
    .D(n18019_12),
    .CLK(main_crg_clkout0),
    .RESET(n31042_3),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine2_trascon_count_0_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_produce_1_s2 (
    .Q(main_basesoc_sdram_bankmachine3_produce[1]),
    .D(n18064_7),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine3_produce_1_s2.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_produce_0_s2 (
    .Q(main_basesoc_sdram_bankmachine3_produce[0]),
    .D(n18065_8),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine3_produce_0_s2.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_consume_0_s2 (
    .Q(main_basesoc_sdram_bankmachine3_consume[0]),
    .D(n18072_12),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine3_consume_0_s2.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_twtpcon_count_0_s3 (
    .Q(main_basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .D(n18132_12),
    .CLK(main_crg_clkout0),
    .RESET(n31047_3),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine3_twtpcon_count_0_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_trccon_count_0_s3 (
    .Q(main_basesoc_sdram_bankmachine3_trccon_count[0]),
    .D(n18147_12),
    .CLK(main_crg_clkout0),
    .RESET(n31049_3),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine3_trccon_count_0_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_trascon_count_0_s3 (
    .Q(main_basesoc_sdram_bankmachine3_trascon_count[0]),
    .D(n18160_12),
    .CLK(main_crg_clkout0),
    .RESET(n31049_3),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine3_trascon_count_0_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_produce_1_s2 (
    .Q(main_basesoc_sdram_bankmachine4_produce[1]),
    .D(n18205_7),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine4_produce_1_s2.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_produce_0_s2 (
    .Q(main_basesoc_sdram_bankmachine4_produce[0]),
    .D(n18206_8),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine4_produce_0_s2.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_consume_1_s2 (
    .Q(main_basesoc_sdram_bankmachine4_consume[1]),
    .D(n18212_11),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine4_consume_1_s2.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_consume_0_s2 (
    .Q(main_basesoc_sdram_bankmachine4_consume[0]),
    .D(n18213_12),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine4_consume_0_s2.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_twtpcon_count_0_s3 (
    .Q(main_basesoc_sdram_bankmachine4_twtpcon_count[0]),
    .D(n18273_12),
    .CLK(main_crg_clkout0),
    .RESET(n31054_3),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine4_twtpcon_count_0_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_trccon_count_0_s3 (
    .Q(main_basesoc_sdram_bankmachine4_trccon_count[0]),
    .D(n18288_12),
    .CLK(main_crg_clkout0),
    .RESET(n31056_3),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine4_trccon_count_0_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_trascon_count_0_s3 (
    .Q(main_basesoc_sdram_bankmachine4_trascon_count[0]),
    .D(n18301_12),
    .CLK(main_crg_clkout0),
    .RESET(n31056_3),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine4_trascon_count_0_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_produce_1_s2 (
    .Q(main_basesoc_sdram_bankmachine5_produce[1]),
    .D(n18346_7),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine5_produce_1_s2.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_produce_0_s2 (
    .Q(main_basesoc_sdram_bankmachine5_produce[0]),
    .D(n18347_8),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine5_produce_0_s2.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_consume_1_s2 (
    .Q(main_basesoc_sdram_bankmachine5_consume[1]),
    .D(n18353_11),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine5_consume_1_s2.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_consume_0_s2 (
    .Q(main_basesoc_sdram_bankmachine5_consume[0]),
    .D(n18354_12),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine5_consume_0_s2.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_twtpcon_count_0_s3 (
    .Q(main_basesoc_sdram_bankmachine5_twtpcon_count[0]),
    .D(n18414_12),
    .CLK(main_crg_clkout0),
    .RESET(n31061_3),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine5_twtpcon_count_0_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_trccon_count_0_s3 (
    .Q(main_basesoc_sdram_bankmachine5_trccon_count[0]),
    .D(n18429_12),
    .CLK(main_crg_clkout0),
    .RESET(n31063_3),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine5_trccon_count_0_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_trascon_count_0_s3 (
    .Q(main_basesoc_sdram_bankmachine5_trascon_count[0]),
    .D(n18442_12),
    .CLK(main_crg_clkout0),
    .RESET(n31063_3),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine5_trascon_count_0_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_produce_1_s2 (
    .Q(main_basesoc_sdram_bankmachine6_produce[1]),
    .D(n18487_7),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine6_produce_1_s2.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_produce_0_s2 (
    .Q(main_basesoc_sdram_bankmachine6_produce[0]),
    .D(n18488_8),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine6_produce_0_s2.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_consume_1_s2 (
    .Q(main_basesoc_sdram_bankmachine6_consume[1]),
    .D(n18494_11),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine6_consume_1_s2.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_consume_0_s2 (
    .Q(main_basesoc_sdram_bankmachine6_consume[0]),
    .D(n18495_12),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine6_consume_0_s2.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_twtpcon_count_0_s3 (
    .Q(main_basesoc_sdram_bankmachine6_twtpcon_count[0]),
    .D(n18555_12),
    .CLK(main_crg_clkout0),
    .RESET(n31068_3),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine6_twtpcon_count_0_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_trccon_count_0_s3 (
    .Q(main_basesoc_sdram_bankmachine6_trccon_count[0]),
    .D(n18570_12),
    .CLK(main_crg_clkout0),
    .RESET(n31070_9),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine6_trccon_count_0_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_trascon_count_0_s3 (
    .Q(main_basesoc_sdram_bankmachine6_trascon_count[0]),
    .D(n18583_12),
    .CLK(main_crg_clkout0),
    .RESET(n31070_9),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine6_trascon_count_0_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_produce_1_s2 (
    .Q(main_basesoc_sdram_bankmachine7_produce[1]),
    .D(n18628_7),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine7_produce_1_s2.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_produce_0_s2 (
    .Q(main_basesoc_sdram_bankmachine7_produce[0]),
    .D(n18629_8),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine7_produce_0_s2.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_consume_1_s2 (
    .Q(main_basesoc_sdram_bankmachine7_consume[1]),
    .D(n18635_11),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine7_consume_1_s2.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_consume_0_s2 (
    .Q(main_basesoc_sdram_bankmachine7_consume[0]),
    .D(n18636_12),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine7_consume_0_s2.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_twtpcon_count_0_s3 (
    .Q(main_basesoc_sdram_bankmachine7_twtpcon_count[0]),
    .D(n18696_12),
    .CLK(main_crg_clkout0),
    .RESET(n31075_3),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine7_twtpcon_count_0_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_trccon_count_0_s3 (
    .Q(main_basesoc_sdram_bankmachine7_trccon_count[0]),
    .D(n18711_12),
    .CLK(main_crg_clkout0),
    .RESET(n31077_3),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine7_trccon_count_0_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_trascon_count_0_s3 (
    .Q(main_basesoc_sdram_bankmachine7_trascon_count[0]),
    .D(n18724_12),
    .CLK(main_crg_clkout0),
    .RESET(n31077_3),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine7_trascon_count_0_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_twtrcon_count_0_s3 (
    .Q(main_basesoc_sdram_twtrcon_count[0]),
    .D(n19148_12),
    .CLK(main_crg_clkout0),
    .RESET(n31085_3),
    .CE(VCC) 
);
defparam main_basesoc_sdram_twtrcon_count_0_s3.INIT=1'b0;
  DFFRE main_count_0_s2 (
    .Q(main_count[0]),
    .D(n19238_9),
    .CLK(main_crg_clkout0),
    .RESET(n22076_4),
    .CE(VCC) 
);
defparam main_count_0_s2.INIT=1'b0;
  DFFRE builder_grant_s2 (
    .Q(builder_grant),
    .D(n16063_9),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_grant_s2.INIT=1'b0;
  DFFRE builder_rs232phytx_state_s2 (
    .Q(builder_rs232phytx_state),
    .D(main_basesoc_tx_count_rs232phytx_next_value0_3_11),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_rs232phytx_state_s2.INIT=1'b0;
  DFFRE builder_rs232phyrx_state_s2 (
    .Q(builder_rs232phyrx_state),
    .D(main_basesoc_rx_count_rs232phyrx_next_value0_3_7),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_rs232phyrx_state_s2.INIT=1'b0;
  DFFRE main_basesoc_sdram_zqcs_executer_counter_1_s3 (
    .Q(main_basesoc_sdram_zqcs_executer_counter[1]),
    .D(n17592_12),
    .CLK(main_crg_clkout0),
    .RESET(n30938_3),
    .CE(VCC) 
);
defparam main_basesoc_sdram_zqcs_executer_counter_1_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_zqcs_executer_counter_0_s3 (
    .Q(main_basesoc_sdram_zqcs_executer_counter[0]),
    .D(n17593_13),
    .CLK(main_crg_clkout0),
    .RESET(n30938_3),
    .CE(VCC) 
);
defparam main_basesoc_sdram_zqcs_executer_counter_0_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_level_1_s3 (
    .Q(main_basesoc_sdram_bankmachine0_level[1]),
    .D(n17675_7),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine0_level_1_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_level_0_s3 (
    .Q(main_basesoc_sdram_bankmachine0_level[0]),
    .D(n17676_7),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine0_level_0_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_twtpcon_count_1_s3 (
    .Q(main_basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .D(n17714_12),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine0_twtpcon_count_1_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_trccon_count_1_s4 (
    .Q(main_basesoc_sdram_bankmachine0_trccon_count[1]),
    .D(n17728_8),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine0_trccon_count_1_s4.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine0_trascon_count_1_s4 (
    .Q(main_basesoc_sdram_bankmachine0_trascon_count[1]),
    .D(n17741_8),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine0_trascon_count_1_s4.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_level_0_s3 (
    .Q(main_basesoc_sdram_bankmachine1_level[0]),
    .D(n17817_11),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine1_level_0_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_twtpcon_count_1_s3 (
    .Q(main_basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .D(n17855_12),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine1_twtpcon_count_1_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_trccon_count_1_s4 (
    .Q(main_basesoc_sdram_bankmachine1_trccon_count[1]),
    .D(n17869_12),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine1_trccon_count_1_s4.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_trascon_count_1_s4 (
    .Q(main_basesoc_sdram_bankmachine1_trascon_count[1]),
    .D(n17882_12),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine1_trascon_count_1_s4.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_level_1_s3 (
    .Q(main_basesoc_sdram_bankmachine2_level[1]),
    .D(n17957_7),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine2_level_1_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_level_0_s3 (
    .Q(main_basesoc_sdram_bankmachine2_level[0]),
    .D(n17958_7),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine2_level_0_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_trccon_count_1_s4 (
    .Q(main_basesoc_sdram_bankmachine2_trccon_count[1]),
    .D(n18010_12),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine2_trccon_count_1_s4.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine2_trascon_count_1_s4 (
    .Q(main_basesoc_sdram_bankmachine2_trascon_count[1]),
    .D(n18023_12),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine2_trascon_count_1_s4.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_trccon_count_1_s4 (
    .Q(main_basesoc_sdram_bankmachine3_trccon_count[1]),
    .D(n18151_12),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine3_trccon_count_1_s4.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine3_trascon_count_1_s4 (
    .Q(main_basesoc_sdram_bankmachine3_trascon_count[1]),
    .D(n18164_12),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine3_trascon_count_1_s4.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_level_0_s3 (
    .Q(main_basesoc_sdram_bankmachine4_level[0]),
    .D(n18240_11),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine4_level_0_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_twtpcon_count_1_s3 (
    .Q(main_basesoc_sdram_bankmachine4_twtpcon_count[1]),
    .D(n18278_12),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine4_twtpcon_count_1_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_level_0_s3 (
    .Q(main_basesoc_sdram_bankmachine5_level[0]),
    .D(n18381_11),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine5_level_0_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_twtpcon_count_1_s3 (
    .Q(main_basesoc_sdram_bankmachine5_twtpcon_count[1]),
    .D(n18419_12),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine5_twtpcon_count_1_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_level_0_s3 (
    .Q(main_basesoc_sdram_bankmachine6_level[0]),
    .D(n18522_11),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine6_level_0_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_twtpcon_count_1_s3 (
    .Q(main_basesoc_sdram_bankmachine6_twtpcon_count[1]),
    .D(n18560_12),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine6_twtpcon_count_1_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_trccon_count_1_s4 (
    .Q(main_basesoc_sdram_bankmachine6_trccon_count[1]),
    .D(n18574_8),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine6_trccon_count_1_s4.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_trascon_count_1_s4 (
    .Q(main_basesoc_sdram_bankmachine6_trascon_count[1]),
    .D(n18587_8),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine6_trascon_count_1_s4.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_level_0_s3 (
    .Q(main_basesoc_sdram_bankmachine7_level[0]),
    .D(n18663_11),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine7_level_0_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_twtpcon_count_1_s3 (
    .Q(main_basesoc_sdram_bankmachine7_twtpcon_count[1]),
    .D(n18701_12),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine7_twtpcon_count_1_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_time0_4_s6 (
    .Q(main_basesoc_sdram_time0[4]),
    .D(n18742_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_time0_4_s6.INIT=1'b0;
  DFFRE main_basesoc_sdram_time0_0_s3 (
    .Q(main_basesoc_sdram_time0[0]),
    .D(n18746_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_time0_0_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_time1_1_s3 (
    .Q(main_basesoc_sdram_time1[1]),
    .D(n18761_13),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_time1_1_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_time1_0_s3 (
    .Q(main_basesoc_sdram_time1[0]),
    .D(n18762_9),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_time1_0_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_twtrcon_count_1_s3 (
    .Q(main_basesoc_sdram_twtrcon_count[1]),
    .D(n19153_12),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_twtrcon_count_1_s3.INIT=1'b0;
  DFFRE main_basesoc_rx_data_7_s2 (
    .Q(main_basesoc_rx_data[7]),
    .D(n1482_12),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_rx_data_7_s2.INIT=1'b0;
  DFFRE main_basesoc_rx_data_6_s2 (
    .Q(main_basesoc_rx_data[6]),
    .D(n1483_12),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_rx_data_6_s2.INIT=1'b0;
  DFFRE main_basesoc_rx_data_5_s2 (
    .Q(main_basesoc_rx_data[5]),
    .D(n1484_12),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_rx_data_5_s2.INIT=1'b0;
  DFFRE main_basesoc_rx_data_4_s2 (
    .Q(main_basesoc_rx_data[4]),
    .D(n1485_12),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_rx_data_4_s2.INIT=1'b0;
  DFFRE main_basesoc_rx_data_3_s2 (
    .Q(main_basesoc_rx_data[3]),
    .D(n1486_12),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_rx_data_3_s2.INIT=1'b0;
  DFFRE main_basesoc_rx_data_2_s2 (
    .Q(main_basesoc_rx_data[2]),
    .D(n1487_12),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_rx_data_2_s2.INIT=1'b0;
  DFFRE main_basesoc_rx_data_1_s2 (
    .Q(main_basesoc_rx_data[1]),
    .D(n1488_12),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_rx_data_1_s2.INIT=1'b0;
  DFFRE main_basesoc_rx_data_0_s2 (
    .Q(main_basesoc_rx_data[0]),
    .D(n1489_12),
    .CLK(main_crg_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_basesoc_rx_data_0_s2.INIT=1'b0;
  DFFRE main_basesoc_aborted_s7 (
    .Q(main_basesoc_aborted),
    .D(n12348_19),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_aborted_s7.INIT=1'b0;
  DFFRE builder_wishbone2csr_state_1_s6 (
    .Q(builder_wishbone2csr_state[1]),
    .D(builder_wishbone2csr_next_state_1_22),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_wishbone2csr_state_1_s6.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine1_level_1_s3 (
    .Q(main_basesoc_sdram_bankmachine1_level[1]),
    .D(n17816_10),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine1_level_1_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine4_level_1_s3 (
    .Q(main_basesoc_sdram_bankmachine4_level[1]),
    .D(n18239_7),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine4_level_1_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine5_level_1_s3 (
    .Q(main_basesoc_sdram_bankmachine5_level[1]),
    .D(n18380_7),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine5_level_1_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine6_level_1_s3 (
    .Q(main_basesoc_sdram_bankmachine6_level[1]),
    .D(n18521_7),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine6_level_1_s3.INIT=1'b0;
  DFFRE main_basesoc_sdram_bankmachine7_level_1_s3 (
    .Q(main_basesoc_sdram_bankmachine7_level[1]),
    .D(n18662_7),
    .CLK(main_crg_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_basesoc_sdram_bankmachine7_level_1_s3.INIT=1'b0;
  pROM rom_rom_0_0_s (
    .DO({DO[31:2],rom_dat0[1:0]}),
    .CLK(main_crg_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD({builder_rhs_array_muxed0[12:0],GND}) 
);
defparam rom_rom_0_0_s.BIT_WIDTH=2;
defparam rom_rom_0_0_s.INIT_RAM_00=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_01=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_02=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_03=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_04=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_05=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_06=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_07=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_08=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_09=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_0A=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_0B=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_0C=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_0D=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_0E=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_0F=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_10=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_11=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_12=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_13=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_14=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_15=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_16=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_17=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_18=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_19=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_1A=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_1B=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_1C=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_1D=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_1E=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_1F=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_20=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_21=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_22=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_23=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_24=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_25=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_26=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_27=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_28=256'h80CF53FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_29=256'h30C70900C5DAC4587050C00041F00FC604219CEF31CCE30C490BFF249954F355;
defparam rom_rom_0_0_s.INIT_RAM_2A=256'h44C362525ED31D008300090004000A4515003644430D2DF1121490C0B227091A;
defparam rom_rom_0_0_s.INIT_RAM_2B=256'h036E5F522444950780D4C047E0C24763B6D3B4080008020440909888D2127272;
defparam rom_rom_0_0_s.INIT_RAM_2C=256'h4379B1E46737707C90237148BB824B70909094EC2F510072225C77723377004F;
defparam rom_rom_0_0_s.INIT_RAM_2D=256'h7B2E07F1955755570509BF7048105C81031A84CFFC30F30ECF00EC330D110957;
defparam rom_rom_0_0_s.INIT_RAM_2E=256'hFFFFFFFFF11129EB7D55FF55B5E555115665A5575115B5D441205FBF7B45FCC8;
defparam rom_rom_0_0_s.INIT_RAM_2F=256'h8000000000000000002AA81554000000000C44C4448880448880000000000000;
defparam rom_rom_0_0_s.INIT_RAM_30=256'hE4E4E4EB1B1B1B1E4E4E4E41B1B1B1B4E4E4E4EB1B1B1B1E4E4E4E4000000001;
defparam rom_rom_0_0_s.INIT_RAM_31=256'hE4E4E4EB1B1B1B1E4E4E4E41B1B1B1B4E4E4E4EB1B1B1B1E4E4E4E41B1B1B1B4;
defparam rom_rom_0_0_s.INIT_RAM_32=256'h722DD887722DD887722DD887722DD887722DD887722DD887722DD881B1B1B1B4;
defparam rom_rom_0_0_s.INIT_RAM_33=256'h722DD887722DD887722DD887722DD887722DD887722DD887722DD887722DD887;
defparam rom_rom_0_0_s.INIT_RAM_34=256'hBFB514894495D750E00E00AC1534CD245CE104410D80B54005555517722DD887;
defparam rom_rom_0_0_s.INIT_RAM_35=256'h0808080808080000000000000000000000104646466428125D287090AD4BFADC;
defparam rom_rom_0_0_s.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000300404040404040408;
defparam rom_rom_0_0_s.READ_MODE=1'b0;
defparam rom_rom_0_0_s.RESET_MODE="SYNC";
  pROM rom_rom_0_1_s (
    .DO({DO_1[31:2],rom_dat0[3:2]}),
    .CLK(main_crg_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD({builder_rhs_array_muxed0[12:0],GND}) 
);
defparam rom_rom_0_1_s.BIT_WIDTH=2;
defparam rom_rom_0_1_s.INIT_RAM_00=256'h400000000000000000000001501F07004700044411000000000C000000000003;
defparam rom_rom_0_1_s.INIT_RAM_01=256'h00003000C0001000C0C3000000003000000000000300000030000C00C0000000;
defparam rom_rom_0_1_s.INIT_RAM_02=256'h030000030CC00000000003000000000000C0C000C00000000003000000300000;
defparam rom_rom_0_1_s.INIT_RAM_03=256'h303C000C000C004100033CF100040004401C7000001F00F00303C700010100C0;
defparam rom_rom_0_1_s.INIT_RAM_04=256'h0574000004004CC7C300000033CC00000010000030033F1030C00000000C33CC;
defparam rom_rom_0_1_s.INIT_RAM_05=256'h000033100000304304C100C0004CCF33300030000C00C01C004000000C100000;
defparam rom_rom_0_1_s.INIT_RAM_06=256'h0041000000C00C0003044700014047D04000140C400010030300000140700400;
defparam rom_rom_0_1_s.INIT_RAM_07=256'h0C403000000C4304C07C4C3CC40C0403100C000310C71103100C000C44311000;
defparam rom_rom_0_1_s.INIT_RAM_08=256'h30000C403000C40301000C40300000310C70C30C000000C00C403003100C0400;
defparam rom_rom_0_1_s.INIT_RAM_09=256'h0C4F03100C00400C40300000C4C7431000C003100C0C403010003100C00000C4;
defparam rom_rom_0_1_s.INIT_RAM_0A=256'h00C441F00C403003100C003100C04000C403000000C43C3100C00400C4030000;
defparam rom_rom_0_1_s.INIT_RAM_0B=256'hFC3004F100C0403100C000310C3C35C00C403000C403003100C004003100C000;
defparam rom_rom_0_1_s.INIT_RAM_0C=256'hCD31C7130F13C4073C304F34C734C707005C05C731CF1CC71CC71C71C7340000;
defparam rom_rom_0_1_s.INIT_RAM_0D=256'h30300400000000001C0050000000001010F0C30303030705F1CC4F13CC40F31C;
defparam rom_rom_0_1_s.INIT_RAM_0E=256'h00000000C000000000000CF01F003000040C000000300310010000C030330000;
defparam rom_rom_0_1_s.INIT_RAM_0F=256'h0030000070C0030000000010140044411C0C0013C10000040C00130000030001;
defparam rom_rom_0_1_s.INIT_RAM_10=256'h05F0000000300003030C301300C00000F000004000030300C000410040000000;
defparam rom_rom_0_1_s.INIT_RAM_11=256'hC3331003C0F030000003030300301300000C300C0C00100000030030C030300C;
defparam rom_rom_0_1_s.INIT_RAM_12=256'h3C0C0C300330000C0000004000413C001040001CC0C030130000F0000C000000;
defparam rom_rom_0_1_s.INIT_RAM_13=256'h000C4003040000130400001000400100010000000400031CC40100400C010001;
defparam rom_rom_0_1_s.INIT_RAM_14=256'h400C4000110000000050C0000043041000000000030400100401300000110000;
defparam rom_rom_0_1_s.INIT_RAM_15=256'h00000000C00C0000000000000C0400C30CC00000000000000000000000000400;
defparam rom_rom_0_1_s.INIT_RAM_16=256'h00C030C0003030000CCC30040000000000030400000000044400000000100000;
defparam rom_rom_0_1_s.INIT_RAM_17=256'h3000000000000000400000000403300430C00000C000CC00000000000030C00C;
defparam rom_rom_0_1_s.INIT_RAM_18=256'h000004000000C30000000000030C000C0C3043000C000C00000000030C000303;
defparam rom_rom_0_1_s.INIT_RAM_19=256'h0000C0000C030000000000100C03004330C040C403103000003103300040C300;
defparam rom_rom_0_1_s.INIT_RAM_1A=256'h30CC0000C0000000000000000000000000C3100000000C00000C0000C000C333;
defparam rom_rom_0_1_s.INIT_RAM_1B=256'h0000001C000004004403031000000000000001000000000000001000700C0000;
defparam rom_rom_0_1_s.INIT_RAM_1C=256'h0110010C400004310000105C0000000000000000000000000000000040000004;
defparam rom_rom_0_1_s.INIT_RAM_1D=256'h300C0030040004F00401F00004440C040004005C10CC1000C400310001C40071;
defparam rom_rom_0_1_s.INIT_RAM_1E=256'h0C7010400DF1C1040400000000001333000000400000000000017C0000041C00;
defparam rom_rom_0_1_s.INIT_RAM_1F=256'h1FC71F0007011000000001C73130001000030C000400000C330000C0C4000000;
defparam rom_rom_0_1_s.INIT_RAM_20=256'h0C701C070100300300C104000CC730001000C00300331C100031F00070110000;
defparam rom_rom_0_1_s.INIT_RAM_21=256'h111C4300104000100140150300040404C000100151070000000545001CC50000;
defparam rom_rom_0_1_s.INIT_RAM_22=256'h04000400010140F000C1000C40001040003110001040C04041140400C0104011;
defparam rom_rom_0_1_s.INIT_RAM_23=256'h00013000C0030000000000001000000000C00040C00000000C00400000000040;
defparam rom_rom_0_1_s.INIT_RAM_24=256'h000000CCCC00CC00000C4000310C00000010C400000000000300300000000000;
defparam rom_rom_0_1_s.INIT_RAM_25=256'h000C0C04000000140400170405C1014445333010000000303303404003040000;
defparam rom_rom_0_1_s.INIT_RAM_26=256'hC40114000FC4C03005C000CC0400000000CC0C0C0733310301C040C00301C04C;
defparam rom_rom_0_1_s.INIT_RAM_27=256'h013000000400C000013007040000000040034135FC003000000000003040C103;
defparam rom_rom_0_1_s.INIT_RAM_28=256'hA04D51004100451041011100011040444000447040C300400000C0130000000C;
defparam rom_rom_0_1_s.INIT_RAM_29=256'hC808D233191BF898F65450804200800704213D6E450D4310D903CC3863FCBEFF;
defparam rom_rom_0_1_s.INIT_RAM_2A=256'h8410E4949B9C5700400000200000028DC6420559806C01005906530C0348529C;
defparam rom_rom_0_1_s.INIT_RAM_2B=256'h14FCC0D348312C32853691E4E710C45C4FFC4E9F069F064D55252F3330148704;
defparam rom_rom_0_1_s.INIT_RAM_2C=256'h04C10F08C57C74952307C3C03330C30121212C81019E33C000C155C000C311D3;
defparam rom_rom_0_1_s.INIT_RAM_2D=256'hA2064A227FFC3FF0290A138000A02C0A02D0048FFC20F30ABF80A8330A621AAC;
defparam rom_rom_0_1_s.INIT_RAM_2E=256'hAAAAAAFFF1115C2EABFFB2FFB7FFFF73FEB0CFFEA73FAFAC6300F2A2A20E8840;
defparam rom_rom_0_1_s.INIT_RAM_2F=256'hB800000000000000000000000014000080B658F25036D07214F2C000B8118D9A;
defparam rom_rom_0_1_s.INIT_RAM_30=256'hAFF0055AAFF0055AAFF0055FFAA5500FFAA5500FFAA5500FFAA5500BEFFFFCF0;
defparam rom_rom_0_1_s.INIT_RAM_31=256'h055AAFF0055AAFF0055AAFF5500FFAA5500FFAA5500FFAA5500FFAAAAFF0055A;
defparam rom_rom_0_1_s.INIT_RAM_32=256'h41EB41E4BE14BE11EB41EB4E14BE14BB41EB41E4BE14BE11EB41EB40055AAFF0;
defparam rom_rom_0_1_s.INIT_RAM_33=256'h41EB41E4BE14BE11EB41EB4E14BE14BB41EB41E4BE14BE11EB41EB4E14BE14BB;
defparam rom_rom_0_1_s.INIT_RAM_34=256'h10267991509ADE75045045800744D22810C10C4201E001C02659651E14BE14BB;
defparam rom_rom_0_1_s.INIT_RAM_35=256'hF2C2D2E2E2F1F221D380C36000000000001A474747456E02A500C3948011080D;
defparam rom_rom_0_1_s.INIT_RAM_36=256'h000000000000000000000000000000000000000000000000072586F421C1C1A2;
defparam rom_rom_0_1_s.READ_MODE=1'b0;
defparam rom_rom_0_1_s.RESET_MODE="SYNC";
  pROM rom_rom_0_2_s (
    .DO({DO_2[31:2],rom_dat0[5:4]}),
    .CLK(main_crg_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD({builder_rhs_array_muxed0[12:0],GND}) 
);
defparam rom_rom_0_2_s.BIT_WIDTH=2;
defparam rom_rom_0_2_s.INIT_RAM_00=256'h90000009D4A3855556AAAAABF46ADE695658955755D000000009AAAAAAAA5556;
defparam rom_rom_0_2_s.INIT_RAM_01=256'hAA76668A9A387559A596A21DA6222A9964DA9C662666D52669A69959A4BE569A;
defparam rom_rom_0_2_s.INIT_RAM_02=256'h22AA79629AA6A9A38996F658892D524D92A4A499A95963866EF692A8E9A93694;
defparam rom_rom_0_2_s.INIT_RAM_03=256'hA9698A6AAAA955D798EAA9A7855DA66EE179EAAAA97A508554F69EA95B66A996;
defparam rom_rom_0_2_s.INIT_RAM_04=256'h2FEDAAAA9D86D99E96D35354269B53535024000066A2AA796695D7509B4AAAAA;
defparam rom_rom_0_2_s.INIT_RAM_05=256'hD685A666869965C25D9706A746D99A666F966653599694F9D5D69CD659700000;
defparam rom_rom_0_2_s.INIT_RAM_06=256'h16D64000259A5960825DDE6AABDAD8A49025BE999000214A126556ABE9A599A2;
defparam rom_rom_0_2_s.INIT_RAM_07=256'h09E12AA51999E65CA5E9D92A9E094902784A946679AE7642784A9519E92778A5;
defparam rom_rom_0_2_s.INIT_RAM_08=256'h692F59E125259E12524009E12A94666799E69A596AA5559499E1252678494900;
defparam rom_rom_0_2_s.INIT_RAM_09=256'h99EA567849499009E12A51999E9ED67A559582784949E12524002784AAA5199E;
defparam rom_rom_0_2_s.INIT_RAM_0A=256'h999EA7A559E3252678C94967849490009E12AA51999E6967849499009E12A519;
defparam rom_rom_0_2_s.INIT_RAM_0B=256'hA9295DA78494902784A94667992A6F9559E125259E125267849499002784AA51;
defparam rom_rom_0_2_s.INIT_RAM_0C=256'h9B679E769A769CDEA929DA6D9E6D9E5E55F95F9E679A799E799E79E79E6FDAA9;
defparam rom_rom_0_2_s.INIT_RAM_0D=256'hA5284900000019867995F9955AAA9AB6B9A59A4656625E5FA799EA7A99E5A679;
defparam rom_rom_0_2_s.INIT_RAM_0E=256'h26254AA99B9A3863DD856AA57A6E65B61F5A62B696661678A76585996966C521;
defparam rom_rom_0_2_s.INIT_RAM_0F=256'h676164D9E292562696AAA8B93A65EEE7BA4B4B729240098E4B4B72F5B4A65003;
defparam rom_rom_0_2_s.INIT_RAM_10=256'h5FA5558C6B28CB529649277294BDE489A5564DE599A696369156F635E5A5995A;
defparam rom_rom_0_2_s.INIT_RAM_11=256'h92627F8294A52A2248824A52952772F5B609248A48382440001A8924AC252929;
defparam rom_rom_0_2_s.INIT_RAM_12=256'h294A492FA265A249492235E2A4E3A92838E6687A94A52772F5E0A52249492224;
defparam rom_rom_0_2_s.INIT_RAM_13=256'h8649B89E9AE652669BA0F5A791A946E942BD8F596A56267AAC93A0E949D7262F;
defparam rom_rom_0_2_s.INIT_RAM_14=256'hE65A98462A441952A4E4AAA986E669244091594AA6696924199266D91962419A;
defparam rom_rom_0_2_s.INIT_RAM_15=256'h02A95E5595595556555AAAAA999E799A699467EF95565549A525196695155A99;
defparam rom_rom_0_2_s.INIT_RAM_16=256'h6699A79691ADEF9969996918D2595555555669592589559EDE42AAAAAA644000;
defparam rom_rom_0_2_s.INIT_RAM_17=256'hE5999D5FF905999991000000694EEB696596524999499BB6551995556AA69669;
defparam rom_rom_0_2_s.INIT_RAM_18=256'hBDBDA967E66596695665599956599919496696659959995B4166556659664652;
defparam rom_rom_0_2_s.INIT_RAM_19=256'h6BADBAEBA9AA7AEA556AAA6449666992A9AE95A936A56565966A56E6D2A5A6D7;
defparam rom_rom_0_2_s.INIT_RAM_1A=256'hE599FFDDAAF56D5FFDFF7D575D5F7FE65796644004FFD99AEB6BFF759AA7966E;
defparam rom_rom_0_2_s.INIT_RAM_1B=256'hF75B5D7B54DD4ADDD902966FF5D5D5F57D5D56FFD5F55FDD5F577F57EFF95959;
defparam rom_rom_0_2_s.INIT_RAM_1C=256'h666FD76AA2A5AF6A8A96BDEB4D7D0D7D0D7D0D7D0D7D0D734D734D749B4D747E;
defparam rom_rom_0_2_s.INIT_RAM_1D=256'h66D96366D9025C8A5E578956AD994A5D889E21F9709A75799DDD67DD679DD6E7;
defparam rom_rom_0_2_s.INIT_RAM_1E=256'h09E57AD55B27979D5E0956AAAAAA66666D5FD690096CD5FD6557E2555AADB963;
defparam rom_rom_0_2_s.INIT_RAM_1F=256'h789E7AFFDE1B79AA52A66B9E67A6A5B75A66595AE9489949665BB4A599100000;
defparam rom_rom_0_2_s.INIT_RAM_20=256'h09E5795E5767E55655979D95999E6AAA7569A40235E679700027AFFDE1B7958A;
defparam rom_rom_0_2_s.INIT_RAM_21=256'hBBBAA2EB78E378B753BC3E9285DE2D1FA5232887F39EAE09485FCE99399E4400;
defparam rom_rom_0_2_s.INIT_RAM_22=256'h59DDDF7DF7D7A5A7DFB68D99900277FEAA66EE6D7F94A5D9A33B7937A579E63B;
defparam rom_rom_0_2_s.INIT_RAM_23=256'h555F669A9A6A666A6E75175579BB53D555999AE5966E5F7F5955CD5AAAAAB7DA;
defparam rom_rom_0_2_s.INIT_RAM_24=256'h09677999995999596F99D55A67596AAAA979991000000B657E7127426756F535;
defparam rom_rom_0_2_s.INIT_RAM_25=256'h5959595D5AAAAABE9A66BA6E4E9B93999E666564000009A66656D5D7DE5C0000;
defparam rom_rom_0_2_s.INIT_RAM_26=256'hAEA779400A9E95655F9AA99959000000259999595EA66792579FFDA5565795D9;
defparam rom_rom_0_2_s.INIT_RAM_27=256'h576D7FD56E75900157656E5D00265AA99006D7AFAA6A69A9AAA9A66666E69B9A;
defparam rom_rom_0_2_s.INIT_RAM_28=256'h3EAAC248AFA5AEBDA7B76B953769EDDAE54DD9E5C09697D7D6D99576D7FD5759;
defparam rom_rom_0_2_s.INIT_RAM_29=256'hEEE9BC2AF2E2AA20AFEEFAEBBA18EC6AAAC3C83ABA09BABE92EA9B6AA2FE61FE;
defparam rom_rom_0_2_s.INIT_RAM_2A=256'h0EFABF3F267FAEBBA8FFE4FFE2EFA7AA8AD23AB38FAAB322D82EB84BC2F3BCAF;
defparam rom_rom_0_2_s.INIT_RAM_2B=256'h9BABA2BAF0ABCAA9EAEB6BAA8EEB8AABAAABABFAEBFAEBEB8BCBCBFFA3BF3ABF;
defparam rom_rom_0_2_s.INIT_RAM_2C=256'h27B68AFA19DBAF9BC2BDB2A0A6CBA2B3C3C3C67EAEEA82AB93AE9BAB82BA93AE;
defparam rom_rom_0_2_s.INIT_RAM_2D=256'h112CA1126FF8FFEAAA8FFA98AFBAAAFBA1AFEE76A69E5AA476AA4699A6EA8E2B;
defparam rom_rom_0_2_s.INIT_RAM_2E=256'h555555000222AA0DB6FF61FE2E8BFEEBF8AAB2FDAEBED86AA82885D515A8440A;
defparam rom_rom_0_2_s.INIT_RAM_2F=256'hA80000000000000002400140014156AAA83333222211150000370000202004A1;
defparam rom_rom_0_2_s.INIT_RAM_30=256'h22222227777777788888888DDDDDDDD2222222277777777888888883EDFCFFFA;
defparam rom_rom_0_2_s.INIT_RAM_31=256'h22222227777777788888888DDDDDDDD222222227777777788888888DDDDDDDD2;
defparam rom_rom_0_2_s.INIT_RAM_32=256'hB4EE4B1B1E44E1B1B4EE4B1E4B11B4E4E1BB1E4E4B11B4E4E1BB1E4DDDDDDDD2;
defparam rom_rom_0_2_s.INIT_RAM_33=256'h1E44E1B1B4EE4B1B1E44E1B4E1BB1E4E4B11B4E4E1BB1E4E4B11B4EB1E44E1B1;
defparam rom_rom_0_2_s.INIT_RAM_34=256'h69EBAEAFEA28208AFEAFAAFEE8BAAE88A492B0A28EBEFA8AFAAAAA21B4EE4B1B;
defparam rom_rom_0_2_s.INIT_RAM_35=256'h23B113B123913290E0335039393939393FAF8E8E8E8A6BCB8A9EBBEA3AB693AB;
defparam rom_rom_0_2_s.INIT_RAM_36=256'h00000000000000000000000000000000000000000000000340139113B0E39121;
defparam rom_rom_0_2_s.READ_MODE=1'b0;
defparam rom_rom_0_2_s.RESET_MODE="SYNC";
  pROM rom_rom_0_3_s (
    .DO({DO_3[31:2],rom_dat0[7:6]}),
    .CLK(main_crg_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD({builder_rhs_array_muxed0[12:0],GND}) 
);
defparam rom_rom_0_3_s.BIT_WIDTH=2;
defparam rom_rom_0_3_s.INIT_RAM_00=256'h48888886A25A48A02800000280974106810242810048888888AC000000000001;
defparam rom_rom_0_3_s.INIT_RAM_01=256'h0080106541A488A072491980031110040004088131310AB31CD1460440692945;
defparam rom_rom_0_3_s.INIT_RAM_02=256'h1100A2B9E741DE5A40E9A92C4430A300E3404AE046A41A481BA92956865283C8;
defparam rom_rom_0_3_s.INIT_RAM_03=256'h501CEC0C005E0828469774D062280000902C3000000722C0005BC30280010263;
defparam rom_rom_0_3_s.INIT_RAM_04=256'h183A0000002884C1E3AA2AA2B1CC2282209222223159B70EB1C0A2A2E2AF5B4D;
defparam rom_rom_0_3_s.INIT_RAM_05=256'h09E8191160E09023204089C28884C7131A6331AA8C63C2AC0A2B22A12408888A;
defparam rom_rom_0_3_s.INIT_RAM_06=256'h28810888BAC70C1869028380020004724898200442223A2789182002005024F8;
defparam rom_rom_0_3_s.INIT_RAM_07=256'h2C18B00822041902C01C2CBC41AE048B06AC2001064B090B062C202414B0A6E2;
defparam rom_rom_0_3_s.INIT_RAM_08=256'h92B8A418B812418B81222C1AB020801064186106857228E04418B819062E0422;
defparam rom_rom_0_3_s.INIT_RAM_09=256'h04170906AC86422C18B08200414129078ACA41062E041AB81088B062C0080041;
defparam rom_rom_0_3_s.INIT_RAM_0A=256'h00414272241AB819062E049062E04222C1AB008200419C906AC86422C18B0820;
defparam rom_rom_0_3_s.INIT_RAM_0B=256'h7CB022D062E048B06AC2001064BC12C2841AB21A41AB219062E06488B06AC082;
defparam rom_rom_0_3_s.INIT_RAM_0C=256'hCCB0C30B6F0BC22B3CB02F32C332C323222C82C330CF0CC30CC30C30C3316000;
defparam rom_rom_0_3_s.INIT_RAM_0D=256'h70B2248888888E48AC488E2A000020202072C70B231B2B28F0CC1F07CC1AF30C;
defparam rom_rom_0_3_s.INIT_RAM_0E=256'h1912800040CDA6380ACA04722733324108049801C131032452B862649E132092;
defparam rom_rom_0_3_s.INIT_RAM_0F=256'h82B21A0AB0E12B0800000200A782888224AC0289C9222428AC028B204A410A2A;
defparam rom_rom_0_3_s.INIT_RAM_10=256'h827A22CA92B2A229EB2CB08322C882EE788BAAB06659C929CAA0A9A2125A660D;
defparam rom_rom_0_3_s.INIT_RAM_11=256'hC99B08E9E2789189A2E9AF8B28B083226B86B2E4AE2C90222881E2B278B892BC;
defparam rom_rom_0_3_s.INIT_RAM_12=256'h1C24AC98CB321B2E2299AA98483ADC86A2909687E2C8B08322B878BBAE22BB8A;
defparam rom_rom_0_3_s.INIT_RAM_13=256'h21A64469A532A191C45AA050E27A893621E02826178091A4482818862E20918A;
defparam rom_rom_0_3_s.INIT_RAM_14=256'h9927CE09B120A6880292C00008813E9022408620013C0090844110A60CB90840;
defparam rom_rom_0_3_s.INIT_RAM_15=256'h8BD80128E02E228920A00000040B866DB64290906AA902245010A61BE8802440;
defparam rom_rom_0_3_s.INIT_RAM_16=256'h194650416A50106694441E86A9A48A2082019C8698622A20A988000000102222;
defparam rom_rom_0_3_s.INIT_RAM_17=256'hB2646A82A48A6644408A22223C891C1C98C9A9A4620444610AA460801FD14194;
defparam rom_rom_0_3_s.INIT_RAM_18=256'h6A487C9011986116A912A6EE29044C060693C9B84684468422912011041B0981;
defparam rom_rom_0_3_s.INIT_RAM_19=256'h0252409554058095220000102C9B004BF073C27E29F098184B9F21138BC27908;
defparam rom_rom_0_3_s.INIT_RAM_1A=256'h32C6882A43803A022800000A288A081902CB12888282AC60949628284058CB13;
defparam rom_rom_0_3_s.INIT_RAM_1B=256'h88248A2428A885A8848B0110000080A0280AA9200008A80AA2AAA2829A26848E;
defparam rom_rom_0_3_s.INIT_RAM_1C=256'h991022145008081140202016200200082AA08AA08AA08AA8800280004E8000A9;
defparam rom_rom_0_3_s.INIT_RAM_1D=256'h98A61A98A48920C12120C48800442C0262288A2408CC0820420810001A422190;
defparam rom_rom_0_3_s.INIT_RAM_1E=256'h2C380520AE30E04229A480000000119900AAA1422C1AAAAA988231882008661A;
defparam rom_rom_0_3_s.INIT_RAM_1F=256'h2CC30F2883802E00804002C33070000A80818C85BC2646AC932628C86408A222;
defparam rom_rom_0_3_s.INIT_RAM_20=256'h2C320C83201AB82322C84A624CC330000A0072A9AAB904088A30F28830026040;
defparam rom_rom_0_3_s.INIT_RAM_21=256'h2224794004113E4BA240A1C10A0312814A8A96682A090006AEA2894624C1008A;
defparam rom_rom_0_3_s.INIT_RAM_22=256'h8422282080887071A94B6A6C4889A09C001955888742C02672A5B49BC2268022;
defparam rom_rom_0_3_s.INIT_RAM_23=256'h880AB020C08308838B0888088E2C80080AC22030618B202A8620202000000AA0;
defparam rom_rom_0_3_s.INIT_RAM_24=256'h861826464C846C86126C8825B20C80000200440888A22C908300B08BB008280A;
defparam rom_rom_0_3_s.INIT_RAM_25=256'h86262C8A000000080400250129404A44411B321222222C71B323820001022222;
defparam rom_rom_0_3_s.INIT_RAM_26=256'hC00204222FC3C83822C0006C84888888B8CC6C8C81F332EB22C082C08B22C8AC;
defparam rom_rom_0_3_s.INIT_RAM_27=256'h883A2088998248A0883219008A19800042238872FC00B00000000880B008C023;
defparam rom_rom_0_3_s.INIT_RAM_28=256'h00455102C808490A42009228809080248A20261028E32222A0004883A208A824;
defparam rom_rom_0_3_s.INIT_RAM_29=256'h1445551154415450555450405150054000015555554551145145554454001400;
defparam rom_rom_0_3_s.INIT_RAM_2A=256'h4451555555515500410005100400044555511555455505515515514411555551;
defparam rom_rom_0_3_s.INIT_RAM_2B=256'h1555555154555515455551554551455155515554055404455555544451155555;
defparam rom_rom_0_3_s.INIT_RAM_2C=256'h4555555455551055511551445551455151515455155511511155555111551155;
defparam rom_rom_0_3_s.INIT_RAM_2D=256'h1414414140050005150005504050540501554404040050001400001100511555;
defparam rom_rom_0_3_s.INIT_RAM_2E=256'h5555555550005540400054001550015000555401550001000150540414405054;
defparam rom_rom_0_3_s.INIT_RAM_2F=256'h1000000000000000000004000400000000BBBB33B33333B333223FFFFFDE3BDD;
defparam rom_rom_0_3_s.INIT_RAM_30=256'h0FA50FA05AF05AF05AF05AFAF05AF05AF05AF05FA50FA50FA50FA50555555555;
defparam rom_rom_0_3_s.INIT_RAM_31=256'hA50FA50AF05AF05AF05AF0505AF05AF05AF05AF50FA50FA50FA50FA50FA50FA5;
defparam rom_rom_0_3_s.INIT_RAM_32=256'hDDDDDDD77777777222222222222222277777777DDDDDDDD88888888FA50FA50F;
defparam rom_rom_0_3_s.INIT_RAM_33=256'hDDDDDDD77777777222222222222222277777777DDDDDDDD8888888888888888D;
defparam rom_rom_0_3_s.INIT_RAM_34=256'h550145155405555554554514555415005450144105545540110410088888888D;
defparam rom_rom_0_3_s.INIT_RAM_35=256'h9141603033E3F3C3B2A141403FEA954000050404041040115510510415555155;
defparam rom_rom_0_3_s.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000230033C3C281303022;
defparam rom_rom_0_3_s.READ_MODE=1'b0;
defparam rom_rom_0_3_s.RESET_MODE="SYNC";
  pROM rom_rom_0_4_s (
    .DO({DO_4[31:2],rom_dat0[9:8]}),
    .CLK(main_crg_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD({builder_rhs_array_muxed0[12:0],GND}) 
);
defparam rom_rom_0_4_s.BIT_WIDTH=2;
defparam rom_rom_0_4_s.INIT_RAM_00=256'h150FA503BF800BBBC8882A22F5C0144154922954551FA0FA5F81222222220000;
defparam rom_rom_0_4_s.INIT_RAM_01=256'h8802040A100250D120200CE00266422265A21EEA0442A30088AA214A008080A8;
defparam rom_rom_0_4_s.INIT_RAM_02=256'hA888C8C0320A0380A280FC02AA803000800000B2080800AC82C0002800080090;
defparam rom_rom_0_4_s.INIT_RAM_03=256'h884132220803CA5203E00005BE908CECE531488A09505A00000C14291904232C;
defparam rom_rom_0_4_s.INIT_RAM_04=256'h0F8982889512D11404AB5BBAC411476779C7E940462CC05B0604F3DF3BD28832;
defparam rom_rom_0_4_s.INIT_RAM_05=256'h5A2D0C46BC33C540561504254C501040448006F7010205C0577E3EB03150FA50;
defparam rom_rom_0_4_s.INIT_RAM_06=256'hA6F47A500C1A31862C3D9808895850031000821019404D785C60962021073124;
defparam rom_rom_0_4_s.INIT_RAM_07=256'h014CC08658914C542541514214F191005B329904530C54405332197141055B3F;
defparam rom_rom_0_4_s.INIT_RAM_08=256'hC38AB14FC64F14DC6454016DC2992045314C30E2C005AF19314EC64C53719194;
defparam rom_rom_0_4_s.INIT_RAM_09=256'h1140645B725314014DC8648114149C520716385371914CC6465005330A865114;
defparam rom_rom_0_4_s.INIT_RAM_0A=256'h81140F05A16EC64C537199C53B19194014DC0A648114C145B725314014DC8648;
defparam rom_rom_0_4_s.INIT_RAM_0B=256'h0149950533191005B32990453102451A514DC94D16DC94C53719B15005B70A64;
defparam rom_rom_0_4_s.INIT_RAM_0C=256'h11451454305415BC81494045144514545A516514451051145114514514403889;
defparam rom_rom_0_4_s.INIT_RAM_0D=256'h06497150FA501BBCF18DD321B888B0A209051894584C54510511405811430451;
defparam rom_rom_0_4_s.INIT_RAM_0E=256'h2EE44A2113B859CB9F2BC205B06E05BEF4F2CC143444DC7984CF2F3BC34459EF;
defparam rom_rom_0_4_s.INIT_RAM_0F=256'h07C6EF53C406F864A22A2391F0CFCECFB0F2635C145400BCF2635C590D005543;
defparam rom_rom_0_4_s.INIT_RAM_10=256'h6501AF1F03C0F35C8C5146581716241B06BEFBEF3B8C30C2178CCCFB8BAE3372;
defparam rom_rom_0_4_s.INIT_RAM_11=256'h144C561C250140CEB330F01419C658590ED3C532F173C57E9010BBC52FC140E1;
defparam rom_rom_0_4_s.INIT_RAM_12=256'h4352F14604450CF252CECCC22EAA01622A8AA3B00505C6585921096CB050EEEF;
defparam rom_rom_0_4_s.INIT_RAM_13=256'h36F31BB4F08BDEC4B18BBE053F0DFC61689E37EAC278EC002F3F8BCBF175CCCC;
defparam rom_rom_0_4_s.INIT_RAM_14=256'hCE32131048440B0E85C4282A16E461C540050B78844121C4113C45E2E1CC4102;
defparam rom_rom_0_4_s.INIT_RAM_15=256'h022C429C261168B2C678A208913E9308023384E4BFFE9C398767E2C8ABDEC013;
defparam rom_rom_0_4_s.INIT_RAM_16=256'h080A81108904471280000342AEABEBEB051461434F9207B43EEE2228884543E9;
defparam rom_rom_0_4_s.INIT_RAM_17=256'h0A8888056350222A1153E940005C00614314641A10FA1132304A9A9022020080;
defparam rom_rom_0_4_s.INIT_RAM_18=256'h34342161C6442000A802A2000051AB61D18214AA218A2002D408A008514AD874;
defparam rom_rom_0_4_s.INIT_RAM_19=256'h632F08C8008882C05A2A2044414C2110890E05017081444916405000CA252441;
defparam rom_rom_0_4_s.INIT_RAM_1A=256'h4410C1302084E32DEB30D13BF38C7CC87B1046650483F1B8C3C3306A088D1040;
defparam rom_rom_0_4_s.INIT_RAM_1B=256'h79EA83E1FEFDE0E5B150B4C755A6FFBFEFFEA865FF7AADFEA6BFF7FFCC3309E3;
defparam rom_rom_0_4_s.INIT_RAM_1C=256'h6C4577E20E0B8DC8382E37C3FAAFBAAFBFFEFFFBEFFEFFFEEAABEAAE1BFFF798;
defparam rom_rom_0_4_s.INIT_RAM_1D=256'h8CA34A8CA102FD08FEF70BC28D114255BB3ECBF15012562115A645A5A715B8C5;
defparam rom_rom_0_4_s.INIT_RAM_1E=256'h01465A44600515A25AFA3222A20844CCCAFFFA140B455FFF6AF680BC4889334A;
defparam rom_rom_0_4_s.INIT_RAM_1F=256'hF014506A5499FB88F68CE3144586891508649168C1A301514453362531153E94;
defparam rom_rom_0_4_s.INIT_RAM_20=256'h0145916459A3C6685A173D1791144222542123FCFDC4515A500506A5419F1618;
defparam rom_rom_0_4_s.INIT_RAM_21=256'h3B300403F8CC1935FA15FC1C9FFEAEEE2FCFC3BAE73C0473FB1A4C33F11457A4;
defparam rom_rom_0_4_s.INIT_RAM_22=256'hD1777D75DFFF0404FF0CBF911500140E224402CFF214255B2EF0F10F255BECFB;
defparam rom_rom_0_4_s.INIT_RAM_23=256'h0440C4B212C842CACABB3AD4CB2BB5398713B20E1C84DC3FC2C67DA888881DDA;
defparam rom_rom_0_4_s.INIT_RAM_24=256'h034C3301116821696FB1391846D022A221A111950F940AC04054C51CEBD84AFD;
defparam rom_rom_0_4_s.INIT_RAM_25=256'h6390916C0822A23890ECB046EC11BB11144445843E9401864458954260543E94;
defparam rom_rom_0_4_s.INIT_RAM_26=256'h0225515400160646450A21016150FA500C1181616484473C5B15DD255C5B16C1;
defparam rom_rom_0_4_s.INIT_RAM_27=256'hADC69154CC571501ADC68C56502C88A1140469850062C18B222182CEC44E1138;
defparam rom_rom_0_4_s.INIT_RAM_28=256'h018000400C8D0C3F2F15C33FD5CBC570CFF571454014A75AC2C11ADC69557031;
defparam rom_rom_0_4_s.INIT_RAM_29=256'h60094A11231051C0E0075C5C10080C2C000159E9C8450657703E38A7AD55E755;
defparam rom_rom_0_4_s.INIT_RAM_2A=256'h8BA352A29CDB09000300052006000EEC63210090071A48E3403F1944A3288AA1;
defparam rom_rom_0_4_s.INIT_RAM_2B=256'h50496D582810AAD0401B214891A14BA0549056600A600A7C98A8A39551628802;
defparam rom_rom_0_4_s.INIT_RAM_2C=256'h74C4930ED27C00A0A117C32CC4512C10A0A0A39A3114515D5172225D737E5142;
defparam rom_rom_0_4_s.INIT_RAM_2D=256'h473444335553455D50060208902C3512C05414D30F347F0CF3F0CC0F0C6C258C;
defparam rom_rom_0_4_s.INIT_RAM_2E=256'h9398398393213ED31D550F5515F554ED54005554E5D579E73014B37B4F893C45;
defparam rom_rom_0_4_s.INIT_RAM_2F=256'h9800000000000000002AA8155400000000111111111111111111000030314BAA;
defparam rom_rom_0_4_s.INIT_RAM_30=256'h5550000FFFFAAAA55550000FFFFAAAA55550000FFFFAAAA55550000555555554;
defparam rom_rom_0_4_s.INIT_RAM_31=256'h0005555AAAAFFFF00005555AAAAFFFF00005555AAAAFFFF00005555FFFFAAAA5;
defparam rom_rom_0_4_s.INIT_RAM_32=256'h5050505050505050505050550505050505050505050505050505050AAAAFFFF0;
defparam rom_rom_0_4_s.INIT_RAM_33=256'hAFAFAFAFAFAFAFAFAFAFAFAAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF050505050;
defparam rom_rom_0_4_s.INIT_RAM_34=256'h43134D87888AF7DBA4BA8B300D84E0082450544001D0BF401E08200FAFAFAFAF;
defparam rom_rom_0_4_s.INIT_RAM_35=256'h3030300033C3D01010201025400000001505CD050D00081D681240003EB433EB;
defparam rom_rom_0_4_s.INIT_RAM_36=256'h000000000000000000000000000000000000000000000032C291717171515160;
defparam rom_rom_0_4_s.READ_MODE=1'b0;
defparam rom_rom_0_4_s.RESET_MODE="SYNC";
  pROM rom_rom_0_5_s (
    .DO({DO_5[31:2],rom_dat0[11:10]}),
    .CLK(main_crg_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD({builder_rhs_array_muxed0[12:0],GND}) 
);
defparam rom_rom_0_5_s.BIT_WIDTH=2;
defparam rom_rom_0_5_s.INIT_RAM_00=256'h0FFAAA5955FAA2BB1C1606F4F14014495451D554500FFA55500005AF05AF0000;
defparam rom_rom_0_5_s.INIT_RAM_01=256'h50A884AD12ABFFA22A38703A5BB884379AFD630E745BF895CDDFF2970AE9EAB8;
defparam rom_rom_0_5_s.INIT_RAM_02=256'h54502218420C707A336800AF7BDA88AAA81A0AC306AD7A30C828297A8246A81A;
defparam rom_rom_0_5_s.INIT_RAM_03=256'h8541595141929AA6DD70C105DAA5544566514C16BD1055000004145D59704117;
defparam rom_rom_0_5_s.INIT_RAM_04=256'h4A8ABFC15696411414555555441155555542AA9444444059461555559D51C413;
defparam rom_rom_0_5_s.INIT_RAM_05=256'h57D50445D4D14144550514155543104C497CC755F1BD357395551555505FAAA4;
defparam rom_rom_0_5_s.INIT_RAM_06=256'h55502AA525165155145AA87C1A964005053554410A94455C5455AB596C051164;
defparam rom_rom_0_5_s.INIT_RAM_07=256'h41654C556D016414144151411651505051511550590454105153D451600555B5;
defparam rom_rom_0_5_s.INIT_RAM_08=256'h41655165456516645429415641D54505914410614E655515D1664544599150A9;
defparam rom_rom_0_5_s.INIT_RAM_09=256'hC160545951590941564E559C1614A4525915D4599151654542A505953C556016;
defparam rom_rom_0_5_s.INIT_RAM_0A=256'h14160505516545645991524599150A941664C75514164145951590941564E559;
defparam rom_rom_0_5_s.INIT_RAM_0B=256'h0145550595150505151155059001051561754575165456459915D0A505590755;
defparam rom_rom_0_5_s.INIT_RAM_0C=256'h11451454D05415544145504514451454555155144510511451145145144416BC;
defparam rom_rom_0_5_s.INIT_RAM_0D=256'h454550FFAAA51954517AAD26AC145BE650051454547458560511605411650451;
defparam rom_rom_0_5_s.INIT_RAM_0E=256'h565997042116595565954005507B455B6F6074252D4778616765551149485545;
defparam rom_rom_0_5_s.INIT_RAM_0F=256'h4546B55545155458E70B5D2853455565905151541429415451515455D5C41691;
defparam rom_rom_0_5_s.INIT_RAM_10=256'h5505551571415154545145545515751D0555554559B4E456169B545555B51552;
defparam rom_rom_0_5_s.INIT_RAM_11=256'h14845514250540579514585459455455975145135155426AA5201D4505454561;
defparam rom_rom_0_5_s.INIT_RAM_12=256'h8253514584452592567555455545815555656552151545545545095591556475;
defparam rom_rom_0_5_s.INIT_RAM_13=256'h51511554D1575744D15555C5D52D545554510459314430521555956D51557445;
defparam rom_rom_0_5_s.INIT_RAM_14=256'h4593115544151957B1401F9D5460914254165D914061544111144455514411D1;
defparam rom_rom_0_5_s.INIT_RAM_15=256'h505D95AB155157A59A9165BC01D555288119566695565699447559155553605D;
defparam rom_rom_0_5_s.INIT_RAM_16=256'h571D8626D7898DB571114AD1555A13FCA56C4172E9B6D91CD56705AC17027EAA;
defparam rom_rom_0_5_s.INIT_RAM_17=256'hC53595555E5551D50DFEAA94E15447A146155DFD3D9D32D765DD55756FC51571;
defparam rom_rom_0_5_s.INIT_RAM_18=256'hDD9FC1476F4514795675517954515651934F1465D35991599565556451659464;
defparam rom_rom_0_5_s.INIT_RAM_19=256'h4185106C61049063AA6C5B0141645400C417352154CD475556405CCC551514B6;
defparam rom_rom_0_5_s.INIT_RAM_1A=256'h4512699A0096695555555995595656775514426A5495511065415A5510751444;
defparam rom_rom_0_5_s.INIT_RAM_1B=256'h555D6951555551555050D045555555555555545555555555555555554691A955;
defparam rom_rom_0_5_s.INIT_RAM_1C=256'h644555411545154455145541155145545551455455514555555555551D555557;
defparam rom_rom_0_5_s.INIT_RAM_1D=256'h445155445053550557550157B410414551144550511155541555455545155445;
defparam rom_rom_0_5_s.INIT_RAM_1E=256'h414551FBA305159EAB9A6705B1B104444555560941555555655540559414D155;
defparam rom_rom_0_5_s.INIT_RAM_1F=256'h5014505554955550591445144548E9565B90A15B415D37914859191520DFEAA9;
defparam rom_rom_0_5_s.INIT_RAM_20=256'h414551545575455856166669E114405B556C15545644505AA4450555455566E5;
defparam rom_rom_0_5_s.INIT_RAM_21=256'h1150040156649D55551554D415575555354545555594854D599564D9521426A9;
defparam rom_rom_0_5_s.INIT_RAM_22=256'h4155555555553404551495110A506955AF04014551041455355050051519665D;
defparam rom_rom_0_5_s.INIT_RAM_23=256'hE5F745191464764D4555955655155595551519551647569561255AAC116B1AA7;
defparam rom_rom_0_5_s.INIT_RAM_24=256'h11955532215D215695E1EAEC86A145DA056C309FFAA942A97455455545546557;
defparam rom_rom_0_5_s.INIT_RAM_25=256'h51A1A15BDCF0456A814650465411951114484543EAA94A458454A5559417EAA9;
defparam rom_rom_0_5_s.INIT_RAM_26=256'h04551069401715455A1DAC1150FFAAA52511D15154C445D455195517E4551551;
defparam rom_rom_0_5_s.INIT_RAM_27=256'h5545555567A90A4555455415A45456BC094455C501494525494A546544651194;
defparam rom_rom_0_5_s.INIT_RAM_28=256'h3804601005540415159549955541455145555141511455555854155455955551;
defparam rom_rom_0_5_s.INIT_RAM_29=256'h003D431D2431DCEC007891965B00A00000839A593B06106433CC00303FFF9AFF;
defparam rom_rom_0_5_s.INIT_RAM_2A=256'hCE3F50F0F1144100000802008E000ECC1C011024405401C0030FD546810C03F1;
defparam rom_rom_0_5_s.INIT_RAM_2B=256'hD05E4F550CE43FA7741CCD4D29CD4FD2B5D2B6648264824C20303400D100C050;
defparam rom_rom_0_5_s.INIT_RAM_2C=256'hC5D00340C05D4AC031D5D31CD56A1DD03030320CF2372251114000513340D140;
defparam rom_rom_0_5_s.INIT_RAM_2D=256'h8638C8207FF2CFF046C247C03042D904208528BFFF2FBF08B3F0880F088184DD;
defparam rom_rom_0_5_s.INIT_RAM_2E=256'h5406406400333FD24BFF3EFF1DFFFC8BFCC7A7FCEABFA0A44124A6A28E920889;
defparam rom_rom_0_5_s.INIT_RAM_2F=256'h6C00000000000000000000000015020080333333333333333333400044000000;
defparam rom_rom_0_5_s.INIT_RAM_30=256'hFFFFFFFAAAAAAAAAAAAAAAA55555555555555550000000000000000FFFFFFFFD;
defparam rom_rom_0_5_s.INIT_RAM_31=256'hFFFFFFFAAAAAAAAAAAAAAAA55555555555555550000000000000000FFFFFFFFF;
defparam rom_rom_0_5_s.INIT_RAM_32=256'hFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFFFFFFFF;
defparam rom_rom_0_5_s.INIT_RAM_33=256'hFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500F;
defparam rom_rom_0_5_s.INIT_RAM_34=256'h097041800193871B80B80B301180210CF4C01401076C004090F3CF3FFAA5500F;
defparam rom_rom_0_5_s.INIT_RAM_35=256'hB282B282815141717171717000000000003D05CDC9CC0FB23BD4500C3C3093C7;
defparam rom_rom_0_5_s.INIT_RAM_36=256'h00000000000000000000000000000000000000000000000002B2929292929292;
defparam rom_rom_0_5_s.READ_MODE=1'b0;
defparam rom_rom_0_5_s.RESET_MODE="SYNC";
  pROM rom_rom_0_6_s (
    .DO({DO_6[31:2],rom_dat0[13:12]}),
    .CLK(main_crg_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD({builder_rhs_array_muxed0[12:0],GND}) 
);
defparam rom_rom_0_6_s.BIT_WIDTH=2;
defparam rom_rom_0_6_s.INIT_RAM_00=256'h0AAAAAA41210E00002AAAAA812014720030A0C01020AAAAAAAA0AAAAAAAA0000;
defparam rom_rom_0_6_s.INIT_RAM_01=256'hAA0632A1C90E0008D0C39881A198BA80221282638311108100420000E2363208;
defparam rom_rom_0_6_s.INIT_RAM_02=256'h8BAA093B7DE1E880E8B1D30228810B2108E2E248EF3F00E20DD389282C788402;
defparam rom_rom_0_6_s.INIT_RAM_03=256'h3B3C620EAA4C00C044033CC1600CA222D0186AAAA8130AD001D386A80920A8C0;
defparam rom_rom_0_6_s.INIT_RAM_04=256'h8554AAAA84A2CC47C392025033C642025002AAAA3103321430919640400D33CD;
defparam rom_rom_0_6_s.INIT_RAM_05=256'h10000301024810690441A1A022CC4D31304113C00441401400708201041AAAAA;
defparam rom_rom_0_6_s.INIT_RAM_06=256'h82402AAA9041041A68044D2AABCA41C20A90BE8C0AAA8825881002ABE8300042;
defparam rom_rom_0_6_s.INIT_RAM_07=256'hA4409AA088844106607448AEC42420A91026822110E910291026808440913440;
defparam rom_rom_0_6_s.INIT_RAM_08=256'h38804C409080C409082AA4409A8222110C72C70C040000424C409083102420AA;
defparam rom_rom_0_6_s.INIT_RAM_09=256'h844F031024200AA4409A088844C7431100402B10242C409082AA91026AA08844;
defparam rom_rom_0_6_s.INIT_RAM_0A=256'h884820E00C43908310E4203102420AAA4409AA0888443831024200AA4409A088;
defparam rom_rom_0_6_s.INIT_RAM_0B=256'hFF98D9F102420A92026822120CBE20800C809090C8090832024200AA91026A08;
defparam rom_rom_0_6_s.INIT_RAM_0C=256'h0C0208230C230A03BC888C380830490900A40A49124D24492449249249264AA8;
defparam rom_rom_0_6_s.INIT_RAM_0D=256'h408A20AAAAAA84422040F4000AAA8A8288C007230000080A020088230080C020;
defparam rom_rom_0_6_s.INIT_RAM_0E=256'hB1902AA8C044000001000EC02C090060040E1201410000124010000434302190;
defparam rom_rom_0_6_s.INIT_RAM_0F=256'h0C080C308809CCA282AAAAB8B10022208E20202B082AA4AE20202800C2200AAB;
defparam rom_rom_0_6_s.INIT_RAM_10=256'h0AF0000210B020084020802882002224F000C0850003430508008081A00300C4;
defparam rom_rom_0_6_s.INIT_RAM_11=256'h0B3820EB02C0BAAA2AE824088080280003AC822E220E822AAA836882E2808880;
defparam rom_rom_0_6_s.INIT_RAM_12=256'hB02E20B0E800AA202889810A620830A68A12060D02208028003AC0BA202889A2;
defparam rom_rom_0_6_s.INIT_RAM_13=256'h90CC0403011000034050000040100014004000080100032EE2889A2020108000;
defparam rom_rom_0_6_s.INIT_RAM_14=256'h120D060188228702A2C22AA8A2E310822A40030AA3C328828070308007082B06;
defparam rom_rom_0_6_s.INIT_RAM_15=256'hAB60330000C0004C003AAAAA8C80C3C71CC08313F323000418100400F0003208;
defparam rom_rom_0_6_s.INIT_RAM_16=256'h8DE778C84B72303B2EEE84221AC80000000300041008008A88E2AAAAAA022AAA;
defparam rom_rom_0_6_s.INIT_RAM_17=256'h300359E034AC334008AAAAAA1003380030C03924C024C040C384CC85D039E8DE;
defparam rom_rom_0_6_s.INIT_RAM_18=256'h4000400010DCC0135D117341DF5F30BC2C3003104C240D722B0CC5D35D4C2F48;
defparam rom_rom_0_6_s.INIT_RAM_19=256'h2B1CDAC450A01AC5002AAA022C11280918C000D00340300C0CF403300820CC00;
defparam rom_rom_0_6_s.INIT_RAM_1A=256'h000C6540E8A55043CD0C2952594915200000022AA265000AC7125500CA300034;
defparam rom_rom_0_6_s.INIT_RAM_1B=256'h0078002C1511400080AB8300CC315F17C5F5D40C3144F101F41F041F354C0408;
defparam rom_rom_0_6_s.INIT_RAM_1C=256'h20030C4E1AA0AC386A82B00C61C121C121C121C121C121C061C061C00461C008;
defparam rom_rom_0_6_s.INIT_RAM_1D=256'h721C087210A906D90503D412AC002A0C2A86A8383ACA3008CC417341748D4F23;
defparam rom_rom_0_6_s.INIT_RAM_1E=256'hA87131C00C61C35C01A102AAAAAA03332153340AA40E1533400075010AA48C08;
defparam rom_rom_0_6_s.INIT_RAM_1F=256'h3D863F0CCE8B3CAA0A622B8F2322A0B00A230C01D022012C330782E0C08AAAAA;
defparam rom_rom_0_6_s.INIT_RAM_20=256'hA8E0781E0740300300C0C0C04C8F2AAA3028F2AB84F3381AAAA3F0CCE8B3412A;
defparam rom_rom_0_6_s.INIT_RAM_21=256'h888E186002D9E20EC83280488C0080B2ECA08223088F82A326032077BC8C22AA;
defparam rom_rom_0_6_s.INIT_RAM_22=256'h0311C44DC3C510E1C6F0210C0AA9332AAA30C8E04E02A0CC1881A09A200022B8;
defparam rom_rom_0_6_s.INIT_RAM_23=256'h0002328ACA2B2229212100002486100000C88A90C001C9CCD000200AAAAA80CA;
defparam rom_rom_0_6_s.INIT_RAM_24=256'hA41000CCC000C000104C4001F1002AAAA818C08AAAAAA41003C03C0116500080;
defparam rom_rom_0_6_s.INIT_RAM_25=256'h000000040AAAAA968222A12C284B0A0000330002AAAAA431300140F4010EAAAA;
defparam rom_rom_0_6_s.INIT_RAM_26=256'h6AA0302AAF4D000005CAA8C000AAAAAA904C40040F931348014083E0000140C0;
defparam rom_rom_0_6_s.INIT_RAM_27=256'h03200C9571654AA8132C310CAAA10AA80AA30030FE2A38A8AAA8A22232A2C88B;
defparam rom_rom_0_6_s.INIT_RAM_28=256'h2EFEF02A25A02494218049B0804860126C201010EAC180C30208C03200C9565C;
defparam rom_rom_0_6_s.INIT_RAM_29=256'hB38AEE3E3BA2AA10EBEAADABAAA0EE888EF2E0F2428E3BAAA2AB8EEBEAFF69FE;
defparam rom_rom_0_6_s.INIT_RAM_2A=256'h89FEABAB9FAFAE3FE9FFF0BFE0FFA0BABBB23AE88BABA7B2AA25AE8BD2B8EEEA;
defparam rom_rom_0_6_s.INIT_RAM_2B=256'hA3BBBAAEB8BAEE7BBAEFFE8BCAFE8AAAABAAA8BEFCBEFCAAEEEEEEEEA2BB8EFB;
defparam rom_rom_0_6_s.INIT_RAM_2C=256'h1B62E18D8BB6AFB2E3EB62A8BBAAABA2E2E2E1FFE2AAA2AEA2ABB3AEA2BBA28F;
defparam rom_rom_0_6_s.INIT_RAM_2D=256'h35280353AFF9AFEBED0FEEA08FF2ACFF23EABA6D569BA9A4696A46A5A4A39AB6;
defparam rom_rom_0_6_s.INIT_RAM_2E=256'hFFF0000003222AA9F6FFE9FE3AABFE47F8AEBAFFB87E144881A8D1153128D4AA;
defparam rom_rom_0_6_s.INIT_RAM_2F=256'hA80000000000000000400140014054AAAA111111111111111111AAAAAAAAAAAA;
defparam rom_rom_0_6_s.INIT_RAM_30=256'hE4E4E4EB1B1B1B1E4E4E4E41B1B1B1B4E4E4E4EB1B1B1B1E4E4E4E4AAAAAAAAB;
defparam rom_rom_0_6_s.INIT_RAM_31=256'hB1B1B1BE4E4E4E4B1B1B1B14E4E4E4E1B1B1B1BE4E4E4E4B1B1B1B11B1B1B1B4;
defparam rom_rom_0_6_s.INIT_RAM_32=256'h6C6C6C6393939396C6C6C6C93939393C6C6C6C6393939396C6C6C6C4E4E4E4E1;
defparam rom_rom_0_6_s.INIT_RAM_33=256'h6C6C6C6393939396C6C6C6C93939393C6C6C6C6393939396C6C6C6C93939393C;
defparam rom_rom_0_6_s.INIT_RAM_34=256'h2BAF8E2FEAAE38E2FA2FE2AABEFAFF88A8A3A8A38EA8FB88ECA28A293939393C;
defparam rom_rom_0_6_s.INIT_RAM_35=256'h41514151515151414141414000000000002AC28282880AC6AEAABABA2BE2B2BA;
defparam rom_rom_0_6_s.INIT_RAM_36=256'h000000000000000000000000000000000000000000000003C141515151515141;
defparam rom_rom_0_6_s.READ_MODE=1'b0;
defparam rom_rom_0_6_s.RESET_MODE="SYNC";
  pROM rom_rom_0_7_s (
    .DO({DO_7[31:2],rom_dat0[15:14]}),
    .CLK(main_crg_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD({builder_rhs_array_muxed0[12:0],GND}) 
);
defparam rom_rom_0_7_s.BIT_WIDTH=2;
defparam rom_rom_0_7_s.INIT_RAM_00=256'h80000004AAAE6820000000000020030203000600000000000004000000000000;
defparam rom_rom_0_7_s.INIT_RAM_01=256'h002AB2EACAE60008E2CBA20A20003A8800828A21A323A8A208A18008E2B1398E;
defparam rom_rom_0_7_s.INIT_RAM_02=256'h8BAA2ABBBEE2DCEE687ACB20043809080AE2EAA8E7BDAE622ECBAAB7ACB22202;
defparam rom_rom_0_7_s.INIT_RAM_03=256'h38308000000000030B000C01A000A22E069040000013201000600402810200E0;
defparam rom_rom_0_7_s.INIT_RAM_04=256'h1544000004284C0723E707A1430307072560000002A7001880127BA5AA1330C0;
defparam rom_rom_0_7_s.INIT_RAM_05=256'h02BA8B2292A8004004010002A04C0C30BA000BEC00000B100A73220380100000;
defparam rom_rom_0_7_s.INIT_RAM_06=256'hA00200002200028AA0064400014049E08008140C800028808008200140B00AAC;
defparam rom_rom_0_7_s.INIT_RAM_07=256'h006C0000820070040070420CC6C008001B0000801CE012001B0000A058019982;
defparam rom_rom_0_7_s.INIT_RAM_08=256'h32828C6C0020C6C00200006C00000801CC7AEB0EA02000028C6C00A31B002800;
defparam rom_rom_0_7_s.INIT_RAM_09=256'h005F031B000880006C00002005C7431A8802231B000C6C00200001B000002007;
defparam rom_rom_0_7_s.INIT_RAM_0A=256'h2005A0C80C6C00231B000831B000800006C0000020073031B000880006C00002;
defparam rom_rom_0_7_s.INIT_RAM_0B=256'hC300F431B0008001B0000801C00000C20C6C0030C6C00231B000880001B00000;
defparam rom_rom_0_7_s.INIT_RAM_0C=256'h0001041000100464020040000400040420508504010C10041004104104058000;
defparam rom_rom_0_7_s.INIT_RAM_0D=256'h0002080000000A3090085AA88000200800C823030024048501004C1B00400010;
defparam rom_rom_0_7_s.INIT_RAM_0E=256'h38202000C20AC9260A102EC81C840810450E2C20010040920028B008B230A00C;
defparam rom_rom_0_7_s.INIT_RAM_0F=256'hA6002D1240024400200000109AAA22208EA0281B02000026A0281802C2A00801;
defparam rom_rom_0_7_s.INIT_RAM_10=256'h85FA0038083B0800A800009020028888F802FA5488E38BE8008A62A252B10048;
defparam rom_rom_0_7_s.INIT_RAM_11=256'h03F018C320C8330380C0888020009008A90E008C80CC200000038200F8080020;
defparam rom_rom_0_7_s.INIT_RAM_12=256'h300C8030C002338200222A204828F00A0220B00E200800900890C83382002208;
defparam rom_rom_0_7_s.INIT_RAM_13=256'h12DEA383AA82AC238A2F80222C8AB202362028040880839EE220BA262020A260;
defparam rom_rom_0_7_s.INIT_RAM_14=256'h030D821122080B0C0260000020431AA000048B30035900A0081E30480D220380;
defparam rom_rom_0_7_s.INIT_RAM_15=256'h01B013822A40A8CE223000000C82CBC30CC1CA00FBB900100460482278401A88;
defparam rom_rom_0_7_s.INIT_RAM_16=256'h66D9B4E7A9B13097BDDD4ADAA1EC00000003928AE8B0002466C4000000200000;
defparam rom_rom_0_7_s.INIT_RAM_17=256'h3801B6520EAE99888000000010BB3410B8E212A8E228E0004B28C6C45AB6D66D;
defparam rom_rom_0_7_s.INIT_RAM_18=256'hAAE090A01AECE82BEE3BBB03674D129CAC310B208C188F11AB8444634D26A768;
defparam rom_rom_0_7_s.INIT_RAM_19=256'h830EF0C08000104A220000200C00008000D102D2EB40B82C8EF4A3390102EC20;
defparam rom_rom_0_7_s.INIT_RAM_1A=256'h882CF868C050424A6502D41F66C724300A20208000F68000C3236C20C03220BC;
defparam rom_rom_0_7_s.INIT_RAM_1B=256'h00F6801D33AC59A0480303204713C330CC36B2241548990A962986093B2E000C;
defparam rom_rom_0_7_s.INIT_RAM_1C=256'h3225246E8AA0A03A2A8280EF4857485D6AF56AF56AF56AF5C855C851B1C85186;
defparam rom_rom_0_7_s.INIT_RAM_1D=256'hBAAE2ABAA80204D20602D83008880C048024022C10CC1220C4C8714194C54531;
defparam rom_rom_0_7_s.INIT_RAM_1E=256'h0C7018600E71C1060AAB8000000023BB0AEF3C80002EAEF3C800F483000CCE2A;
defparam rom_rom_0_7_s.INIT_RAM_1F=256'h0DC71F808F890EAA0A2228C7B130081080838C2A4A2A802E330980C2C8000000;
defparam rom_rom_0_7_s.INIT_RAM_20=256'h0C725C1725A2B08380EAC8C00EC730001080F0038A7B1C100031F808F890832A;
defparam rom_rom_0_7_s.INIT_RAM_21=256'h888CA0A00000C88CC88082009E000010CE0E2888088388238A2022198CC60000;
defparam rom_rom_0_7_s.INIT_RAM_22=256'h099960E540C580FAF0D2A84C80009100003266E00480C04C888AC82C021A6288;
defparam rom_rom_0_7_s.INIT_RAM_23=256'h80083000C0030002AA3840000AA9840000C00000C2A264FCF000282000002A40;
defparam rom_rom_0_7_s.INIT_RAM_24=256'h080204ECE220E224922E4280390000000010C800000008820354F59EA5488020;
defparam rom_rom_0_7_s.INIT_RAM_25=256'h28200024800000140A228B2622C988888E3B08A0000000383083405503040000;
defparam rom_rom_0_7_s.INIT_RAM_26=256'hC00018000FC4000205C000E02800000000EC800C277339A009E048C00009E260;
defparam rom_rom_0_7_s.INIT_RAM_27=256'h893800C952F6C000193413040032800080030030FC003000000000003000C303;
defparam rom_rom_0_7_s.INIT_RAM_28=256'h155452000800A208A00028380028000A0E00083040CB02482080C893820C9F6C;
defparam rom_rom_0_7_s.INIT_RAM_29=256'h5015451105015554514555045104441400015101514515555155144554005500;
defparam rom_rom_0_7_s.INIT_RAM_2A=256'h4541515155554500010405004400045455111054455545514115554411144511;
defparam rom_rom_0_7_s.INIT_RAM_2B=256'h5155555514545154445111455511455155515404040404545454551151514451;
defparam rom_rom_0_7_s.INIT_RAM_2C=256'h5554514551554550511551145541155050505141111551555151115551555145;
defparam rom_rom_0_7_s.INIT_RAM_2D=256'h0514505140004004154005445054550540551455541401044140440504551555;
defparam rom_rom_0_7_s.INIT_RAM_2E=256'h0005555551001541440015001550001000455400550015415110051505141444;
defparam rom_rom_0_7_s.INIT_RAM_2F=256'h4400000000000000000004000400020000111111111111111111000000000000;
defparam rom_rom_0_7_s.INIT_RAM_30=256'hAFF0055AAFF0055AAFF0055FFAA5500FFAA5500FFAA5500FFAA5500000000001;
defparam rom_rom_0_7_s.INIT_RAM_31=256'h055AAFF0055AAFF0055AAFF5500FFAA5500FFAA5500FFAA5500FFAAAAFF0055A;
defparam rom_rom_0_7_s.INIT_RAM_32=256'h0AFFA0550AFFA0550AFFA0505FAAF5005FAAF5005FAAF5005FAAF500055AAFF0;
defparam rom_rom_0_7_s.INIT_RAM_33=256'hA0550AFFA0550AFFA0550AFAF5005FAAF5005FAAF5005FAAF5005FA50AFFA055;
defparam rom_rom_0_7_s.INIT_RAM_34=256'h4541450545155550140140101514450054515441055155404555551FA0550AFF;
defparam rom_rom_0_7_s.INIT_RAM_35=256'h4141414141414141414141400000000000104444444401555155100015545155;
defparam rom_rom_0_7_s.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000100151414141414141;
defparam rom_rom_0_7_s.READ_MODE=1'b0;
defparam rom_rom_0_7_s.RESET_MODE="SYNC";
  pROM rom_rom_0_8_s (
    .DO({DO_8[31:2],rom_dat0[17:16]}),
    .CLK(main_crg_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD({builder_rhs_array_muxed0[12:0],GND}) 
);
defparam rom_rom_0_8_s.BIT_WIDTH=2;
defparam rom_rom_0_8_s.INIT_RAM_00=256'h1555555CBF813833015555540560535513966111441555555551555555550000;
defparam rom_rom_0_8_s.INIT_RAM_01=256'h00233338CC1B000CC0E3F308B199BFC026ABCB30E70080E008020000F30E0208;
defparam rom_rom_0_8_s.INIT_RAM_02=256'hAB002C0FCCFA4C81BE83F3088E080F080EF3F3FEFC0801B38333CC0072302213;
defparam rom_rom_0_8_s.INIT_RAM_03=256'h3170D111551002020F544C04C000F3FB13C105555543050000301056545454EE;
defparam rom_rom_0_8_s.INIT_RAM_04=256'h4002555551751C1303E707B1430347677545555503F7404001073FD5DF5334D0;
defparam rom_rom_0_8_s.INIT_RAM_05=256'h96BECF43D1FE851441145011511C2CF0B4000CDD020003405733F64301455555;
defparam rom_rom_0_8_s.INIT_RAM_06=256'hFD145555403C026FB0811015541510F01540415C15553E44D00095541530525D;
defparam rom_rom_0_8_s.INIT_RAM_07=256'h513D4554155130511531104DD3D101544F5150544CF044544F5151D101444DFF;
defparam rom_rom_0_8_s.INIT_RAM_08=256'h3BB5CD3D4400D3D44055513D45505544CD3FFF0EFFE001104D3D44134F510155;
defparam rom_rom_0_8_s.INIT_RAM_09=256'h510F534F504015513D45415510D3034D0420834F511D3D44455544F515545513;
defparam rom_rom_0_8_s.INIT_RAM_0A=256'h551030C64D3C44034F110034F510155513D4554155133134F504015513D45415;
defparam rom_rom_0_8_s.INIT_RAM_0B=256'hC0451034F5101544F5150544C14140D10D3D4130D3D41034F510015544F51541;
defparam rom_rom_0_8_s.INIT_RAM_0C=256'h000410444044117C404510001008104050014010040C4010401041041000C555;
defparam rom_rom_0_8_s.INIT_RAM_0D=256'h4D47D15555554FF2C34D0FE05555454145C117575434401004011C4301140040;
defparam rom_rom_0_8_s.INIT_RAM_0E=256'h7F9E6555DEF5772F43B00CCD0CFC04FF034C3241F54FC0C4703FB00FF774317C;
defparam rom_rom_0_8_s.INIT_RAM_0F=256'h37443D570506445155555545C3FF3330CCC14D0304555070C14D0051C0604D54;
defparam rom_rom_0_8_s.INIT_RAM_10=256'h40F1527D1C7F1C14C010440471001558F54BEB3F88E333211CCC37FB22B344C1;
defparam rom_rom_0_8_s.INIT_RAM_11=256'h077444D721C077541514D00470440401FD5F41DDD1CD45555543D741CD404441;
defparam rom_rom_0_8_s.INIT_RAM_12=256'h731DD0745400769214777C2FBE28F072CE23F70C011C44040115C8741014775D;
defparam rom_rom_0_8_s.INIT_RAM_13=256'h57DF3FD7F3FBD643F3FB5287FD3DD4A9549ED784627B670CF0FCEC0F00743330;
defparam rom_rom_0_8_s.INIT_RAM_14=256'h234DC50174514F155705155575171C0555405F15571D554540F430CC0D7457D5;
defparam rom_rom_0_8_s.INIT_RAM_15=256'h54B440592462600B296555555CC28ECB2CFF8F45FFFE0CF894F14C33AF70614C;
defparam rom_rom_0_8_s.INIT_RAM_16=256'h21C870E240747D4E7CCC07CAA79400000003D9455455254133D5555555455555;
defparam rom_rom_0_8_s.INIT_RAM_17=256'h78408401040088441455555518773C5871D60504E404E1C000484A401571C21C;
defparam rom_rom_0_8_s.INIT_RAM_18=256'h101058474198C012A1428840035D880C0C3187108C044C09002200135D620340;
defparam rom_rom_0_8_s.INIT_RAM_19=256'h577EEF74A0DC0F79E95555451C00551445C581D9E360742849B6533C0591D87D;
defparam rom_rom_0_8_s.INIT_RAM_1A=256'h092C8830D5D46E23FC32111F3CCE20E20C24859551B2C285DFA32821C57024B8;
defparam rom_rom_0_8_s.INIT_RAM_1B=256'hF150844EF7BD706C115757078763FFFFFFF6A46E3D6899CE963DD73DFA3E081C;
defparam rom_rom_0_8_s.INIT_RAM_1C=256'h7045345F3FF0F13CFFC3C70FEAAFEAAFFBFEFBFBFBFEFBFEEAAEEAAF37FBF591;
defparam rom_rom_0_8_s.INIT_RAM_1D=256'hFE3F68FE3157C5C7C7C2CF1559011D51F5755F2D45CD4595D145744554D18534;
defparam rom_rom_0_8_s.INIT_RAM_1E=256'h5D314D000C34C45203A9A555555543FFE3FF3D155F553FF3DA01338195515F68;
defparam rom_rom_0_8_s.INIT_RAM_1F=256'h0CD34F051BDC07FF0F733CD334B9594555579D1F5E4C056DF70DC5DDC1455555;
defparam rom_rom_0_8_s.INIT_RAM_20=256'h5D340DB36877B00731C4C0C44CD335554555D003CD774D455574F051BDC040BF;
defparam rom_rom_0_8_s.INIT_RAM_21=256'hCCCF1C6FC32C4744E807C0CCBFF2E3E0FFEECEF80CC396A3EE1030FFCCD05555;
defparam rom_rom_0_8_s.INIT_RAM_22=256'h51DD7DF55FF514F7F4C3F15C15540001557003BF4011D51C38C3C17C114F33CC;
defparam rom_rom_0_8_s.INIT_RAM_23=256'h000C7000C0030003EE8B83400FB9B44100C00036C299DCFCF0053D3555557D05;
defparam rom_rom_0_8_s.INIT_RAM_24=256'h54133CFCD020F00CB66C0145700055555485C16555555ED0035D3513E9E910F0;
defparam rom_rom_0_8_s.INIT_RAM_25=256'h30400023855555415333C37230DC8C001C37008555555570300B040147515555;
defparam rom_rom_0_8_s.INIT_RAM_26=256'hD15441155FD0010100C555C03155555540CC000D13BF3CF40CF715D0000CF000;
defparam rom_rom_0_8_s.INIT_RAM_27=256'h547400D442B2D555047413515571555515530070FC003000000000003400D003;
defparam rom_rom_0_8_s.INIT_RAM_28=256'h046650518C5130CC30544C7C544C15131F15103515C34617A975D047415C0B2D;
defparam rom_rom_0_8_s.INIT_RAM_29=256'h301C6718066346C4810B148C35B454D0080010D350811BAFB17C4161FE552955;
defparam rom_rom_0_8_s.INIT_RAM_2A=256'hC3C04DCDC5E68500020006804300049990101C244C803D700D034400301C5733;
defparam rom_rom_0_8_s.INIT_RAM_2B=256'h714054479C4E742EB855674CA6154211860D8407090705B969757B88133DC551;
defparam rom_rom_0_8_s.INIT_RAM_2C=256'h0C2743811D2691D271B2626CC88DECA27272729173B1B343115D5143004D7345;
defparam rom_rom_0_8_s.INIT_RAM_2D=256'h5D2C05532557F55B504D2024D71F96A1F173306FFF1B83C43340430004E45046;
defparam rom_rom_0_8_s.INIT_RAM_2E=256'hAAA000000122107056555955200955FD5465065596D505430340794515156490;
defparam rom_rom_0_8_s.INIT_RAM_2F=256'h0400000000000000002AAA155500000000000000000000000000000000000000;
defparam rom_rom_0_8_s.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000002;
defparam rom_rom_0_8_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_8_s.INIT_RAM_32=256'hC3993C6396CC693C693396C93C66C396C3993C6396CC693C693396C000000000;
defparam rom_rom_0_8_s.INIT_RAM_33=256'hC3993C6396CC693C693396C93C66C396C3993C6396CC693C693396C93C66C396;
defparam rom_rom_0_8_s.INIT_RAM_34=256'h751A082071A6861130131126011005C804201401C800CC40405145193C66C396;
defparam rom_rom_0_8_s.INIT_RAM_35=256'h0000000000000000000000000000000000000404040008421951282109075090;
defparam rom_rom_0_8_s.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000303000000000000000;
defparam rom_rom_0_8_s.READ_MODE=1'b0;
defparam rom_rom_0_8_s.RESET_MODE="SYNC";
  pROM rom_rom_0_9_s (
    .DO({DO_9[31:2],rom_dat0[19:18]}),
    .CLK(main_crg_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD({builder_rhs_array_muxed0[12:0],GND}) 
);
defparam rom_rom_0_9_s.BIT_WIDTH=2;
defparam rom_rom_0_9_s.INIT_RAM_00=256'h0000000455699033000000004150535513555111400000000000000000000000;
defparam rom_rom_0_9_s.INIT_RAM_01=256'hAA19B196C69D0006EAFB4886DAEEF4083B7C05555722685204A38008D9A32B8E;
defparam rom_rom_0_9_s.INIT_RAM_02=256'h57AA16A72EDD90E9D7A80BAEE3A684A685D9D907DAA9A9D1E88B66BE5BBA9991;
defparam rom_rom_0_9_s.INIT_RAM_03=256'h75706642AA50020355944D045000515D154100000103500000501001504054D5;
defparam rom_rom_0_9_s.INIT_RAM_04=256'h0001000011140C131351015003014111500000000153004441115550550270C1;
defparam rom_rom_0_9_s.INIT_RAM_05=256'h555547415155410051040501500F2CBCB9C5CB5402C53D009915518140400000;
defparam rom_rom_0_9_s.INIT_RAM_06=256'h540000001125429554822000001000D50015000D000056946415540000305155;
defparam rom_rom_0_9_s.INIT_RAM_07=256'h01150000510110100431110CD14010004540014044D044004540005100044455;
defparam rom_rom_0_9_s.INIT_RAM_08=256'h355A4D150050D15004000115000144044D35D70D555005018D15006345401000;
defparam rom_rom_0_9_s.INIT_RAM_09=256'h010FA345401400011500051010D3034658255745402D15008000045400009011;
defparam rom_rom_0_9_s.INIT_RAM_0A=256'h101010CA8D140053450014345401000011500005101132345401400011500051;
defparam rom_rom_0_9_s.INIT_RAM_0B=256'hC10151345401000454001404400000E20D150050D15005345401400004540005;
defparam rom_rom_0_9_s.INIT_RAM_0C=256'h100410444044105C010110401040104050014010441C41104110410410414000;
defparam rom_rom_0_9_s.INIT_RAM_0D=256'h4901A00000000556428A05655000100400C627070050006004111C4711140441;
defparam rom_rom_0_9_s.INIT_RAM_0E=256'h15555000E655555545505FC74CA94D6942CF1693A74984879015510575785195;
defparam rom_rom_0_9_s.INIT_RAM_0F=256'h550015510001440014000200415511104D52560700000511525644A551540400;
defparam rom_rom_0_9_s.INIT_RAM_10=256'h50F60654153545405400054012154444F8195515445367650845115511514445;
defparam rom_rom_0_9_s.INIT_RAM_11=256'h03B0454320C431094240444010854055550D024C4254008000074100D4040091;
defparam rom_rom_0_9_s.INIT_RAM_12=256'h320C40354045128200911515551470954511550D100485405550C81141009104;
defparam rom_rom_0_9_s.INIT_RAM_13=256'h115D1557515555435155514555155455545114445144574DD154551511545154;
defparam rom_rom_0_9_s.INIT_RAM_14=256'h114D455110040514010000001403154080545510035540400054314445540154;
defparam rom_rom_0_9_s.INIT_RAM_15=256'h03A9975A2962A445155000000C4145C71CD565655555045454514411D5505144;
defparam rom_rom_0_9_s.INIT_RAM_16=256'h57D5F4D5D5F9B7DDCDDD4E955274000000039BBD74D017301154000000008000;
defparam rom_rom_0_9_s.INIT_RAM_17=256'h78C55551055555CC03000000199FF998BDFD135CE11CD2B1451445C57FF7D57D;
defparam rom_rom_0_9_s.INIT_RAM_18=256'h7FFFD8999D55DC7557FD55C5575D555C5C3D8B304C1CCD55555545735D555754;
defparam rom_rom_0_9_s.INIT_RAM_19=256'hA995E55450641555554000004C10400040C9B2DA676CBB144576EFF5D182D49A;
defparam rom_rom_0_9_s.INIT_RAM_1A=256'h491CA958EA5655595555999596462551052440800496428A65516911CA912478;
defparam rom_rom_0_9_s.INIT_RAM_1B=256'h515A444D555550541003030545515555555554551554554555154515FA5E1414;
defparam rom_rom_0_9_s.INIT_RAM_1C=256'h5045145D155051345541450D1551555455515554555155555555555515555551;
defparam rom_rom_0_9_s.INIT_RAM_1D=256'h755D5575500144C14542C51408000C415555552C40DC4550D145744554D14534;
defparam rom_rom_0_9_s.INIT_RAM_1E=256'h0D364A301C34D4A2015554000000037755551600055555516500314150004D55;
defparam rom_rom_0_9_s.INIT_RAM_1F=256'h0CD34F4A5B540955459114D374B405055043AF799655766EBBD654CAC0300000;
defparam rom_rom_0_9_s.INIT_RAM_20=256'h0D354DA36495B44761D850544DD370004540E557567B4C400034F4A5B5408195;
defparam rom_rom_0_9_s.INIT_RAM_21=256'h444D1455491645445405404455515150D555455404435559551010554CD00800;
defparam rom_rom_0_9_s.INIT_RAM_22=256'h01555D55545514F958D5559D00014100003045554400C4141441401401051144;
defparam rom_rom_0_9_s.INIT_RAM_23=256'hC1043145C5171115556541040555564010C44511C15556545004252000001A00;
defparam rom_rom_0_9_s.INIT_RAM_24=256'h086168ECE125E13B9A6D0699740040000080C02000000AB33759756555558050;
defparam rom_rom_0_9_s.INIT_RAM_25=256'h24900122800000000111435110D44400183B048000000A75304B05168B100000;
defparam rom_rom_0_9_s.INIT_RAM_26=256'hC00400000FD1124240C000D12000000011FD413D63BB745044D935C40044D511;
defparam rom_rom_0_9_s.INIT_RAM_27=256'hA47405699155C001147413110011500000030070FD153454555451113511D447;
defparam rom_rom_0_9_s.INIT_RAM_28=256'h250490045400104410544454544415111515103100D725155450D54742A5555D;
defparam rom_rom_0_9_s.INIT_RAM_29=256'h4255541506C0C108F10FFA8E0548942000E03122D3C72013F27D006DDEFF14FF;
defparam rom_rom_0_9_s.INIT_RAM_2A=256'h0404C1110BF33B0800042F8000200CD300631114400131C21124414601D0441C;
defparam rom_rom_0_9_s.INIT_RAM_2B=256'h41C4DCC3104C4DFCC37EF0C43F10C755CF41CC04E004E0F350404FDD304104A5;
defparam rom_rom_0_9_s.INIT_RAM_2C=256'h104C3005720CB1604150C0CCC0000C0040404031333040C040D122C040C240C6;
defparam rom_rom_0_9_s.INIT_RAM_2D=256'h70308740AFFE2FF880810048312CAF02C30DBC2BFF0AC3C03F80030000C08388;
defparam rom_rom_0_9_s.INIT_RAM_2E=256'hFFF00000012215C07AFFDCFF314BFFBBFC5A4EFFC3BF02053354A0803C09C015;
defparam rom_rom_0_9_s.INIT_RAM_2F=256'hC4000000000000000000000000150000A0000000000000000000000000000000;
defparam rom_rom_0_9_s.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000002;
defparam rom_rom_0_9_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_9_s.INIT_RAM_32=256'h11E4BB44BB4E11E1EE1B44B4BB4E11E1EE1B44BB44B1EE1E11E4BB4000000000;
defparam rom_rom_0_9_s.INIT_RAM_33=256'hBB4E11EE11E4BB4B44B1EE1E11E4BB4B44B1EE11EE1B44B4BB4E11EB44B1EE1E;
defparam rom_rom_0_9_s.INIT_RAM_34=256'hCA12CB208EA19E71311301048714054CD0F05C414D10C1C060514511EE1B44B4;
defparam rom_rom_0_9_s.INIT_RAM_35=256'h0000000000000000000000000000000000330BCBCBCC0A47EA4160C33D4CA3D4;
defparam rom_rom_0_9_s.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000300000000000000000;
defparam rom_rom_0_9_s.READ_MODE=1'b0;
defparam rom_rom_0_9_s.RESET_MODE="SYNC";
  pROM rom_rom_0_10_s (
    .DO({DO_10[31:2],rom_dat0[21:20]}),
    .CLK(main_crg_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD({builder_rhs_array_muxed0[12:0],GND}) 
);
defparam rom_rom_0_10_s.BIT_WIDTH=2;
defparam rom_rom_0_10_s.INIT_RAM_00=256'h00000003CC000D595B93E2440000010C0104C001008000000000E44E4EE50000;
defparam rom_rom_0_10_s.INIT_RAM_01=256'h09C05C835000CD29434D403034331029E408BC06058C0F04424D30604415FD25;
defparam rom_rom_0_10_s.INIT_RAM_02=256'h31031C61764C57400170B13CC300F0C0704C5C3147F3000088D153D451D5005C;
defparam rom_rom_0_10_s.INIT_RAM_03=256'hD9950367C0078413580D154006D0A60C00000E4D84010000000100440400C34F;
defparam rom_rom_0_10_s.INIT_RAM_04=256'h101041E4C081044155490D011D760A0E010000005C9D900C5C4CC2163804D966;
defparam rom_rom_0_10_s.INIT_RAM_05=256'hA4840540828010010040025300054515104053C084405004C00C4CC104000000;
defparam rom_rom_0_10_s.INIT_RAM_06=256'h010000003542140040000106440E004000104104000000010010013810101023;
defparam rom_rom_0_10_s.INIT_RAM_07=256'h040012400C442500501404164004000100054001094100010005000420100044;
defparam rom_rom_0_10_s.INIT_RAM_08=256'h95358400103640010000000019C01010941269156B0480408400103900040000;
defparam rom_rom_0_10_s.INIT_RAM_09=256'h00240100000D000000060040024105020400810000040000000000000D400802;
defparam rom_rom_0_10_s.INIT_RAM_0A=256'h400224500402003D00800C900000000000002700400254D00000D00000006004;
defparam rom_rom_0_10_s.INIT_RAM_0B=256'h430CC0100000000000140000900110400400001C400003900000D00000002700;
defparam rom_rom_0_10_s.INIT_RAM_0C=256'h40104100F10040C0801C01004100000000002000000000000000000000100E44;
defparam rom_rom_0_10_s.INIT_RAM_0D=256'h101C000000000C0304E00C000E4E48C104504000010001001044050044311104;
defparam rom_rom_0_10_s.INIT_RAM_0E=256'h0C00079056C400008E0804500503100422474124C21001003071000450518200;
defparam rom_rom_0_10_s.INIT_RAM_0F=256'h6D1180F91263FD34039530C80200020C07440F41400003C3440F01BD34053000;
defparam rom_rom_0_10_s.INIT_RAM_10=256'h005400040710C30030000000C02CEC0F5000CD00DF75C51C020010023F13DEF6;
defparam rom_rom_0_10_s.INIT_RAM_11=256'h01500FC130441D330CC0C4C0CC0000B1AF0700074038000000310F0078040C00;
defparam rom_rom_0_10_s.INIT_RAM_12=256'h1307C01FA000E3010C001210F4301334040DC404303000C0B1904C13010C003C;
defparam rom_rom_0_10_s.INIT_RAM_13=256'h006520CD100E50011110A30E100940454017CAFD005F010460D0A03D40E02408;
defparam rom_rom_0_10_s.INIT_RAM_14=256'h3404204C0C003209400004940331C000001002E461C310003328DF40B3000301;
defparam rom_rom_0_10_s.INIT_RAM_15=256'h01D0780040C401FCC004D18E47A0A161045082C5738F48182022585E7D00300A;
defparam rom_rom_0_10_s.INIT_RAM_16=256'h0240514000D4140704448110E1C0EA4A0301001A650C00C3008B939E44000000;
defparam rom_rom_0_10_s.INIT_RAM_17=256'h52000CC9E003001000000000C1019AC01040C0034843420030312F00C4914004;
defparam rom_rom_0_10_s.INIT_RAM_18=256'h10890001204240400820200005070004041811000400341300C020C5040001C0;
defparam rom_rom_0_10_s.INIT_RAM_19=256'h3B077C4100200C000015380005381000046010401D04114308900912101048C0;
defparam rom_rom_0_10_s.INIT_RAM_1A=256'h8004C5D05405CCF9D3B4C97ED5CC220E06000000008B80D380C01101442A0018;
defparam rom_rom_0_10_s.INIT_RAM_1B=256'hD1C23F0740E0038C00014109A7199769DB74407A95964E4A47370E07DCC40C1B;
defparam rom_rom_0_10_s.INIT_RAM_1C=256'h2C4BB64502A502940A94080602ECC2F88EE04EC80EE0CECB02F702F03F0AF430;
defparam rom_rom_0_10_s.INIT_RAM_1D=256'h966561966000444844824221480045004CD732240045000040229022B042EF50;
defparam rom_rom_0_10_s.INIT_RAM_1E=256'h041200304410402310020393798401556201D4000164E0CD4C4010060640C561;
defparam rom_rom_0_10_s.INIT_RAM_1F=256'h444104918D084CAA3226C041101160030431140040001E041501804050000000;
defparam rom_rom_0_10_s.INIT_RAM_20=256'h00008020084211010040000004011939001040013911040000104908D084020A;
defparam rom_rom_0_10_s.INIT_RAM_21=256'h0006303800208C00D02C00C0CDC300007D3300C000916B0F4080001205000000;
defparam rom_rom_0_10_s.INIT_RAM_22=256'h0388F32ABF950C40BC7C0E80000007039110003C800C10093000400410002E00;
defparam rom_rom_0_10_s.INIT_RAM_23=256'h0C0C1DF07741D7C22C640300008E41C0007DD0004265D34B500C8F0E4464A23F;
defparam rom_rom_0_10_s.INIT_RAM_24=256'h0F3C40474009440C3C143030500413D99000500000000430C9F01F00320E7C01;
defparam rom_rom_0_10_s.INIT_RAM_25=256'h0F0000000E395302426EC1224048A012081500000000031310010034ED000000;
defparam rom_rom_0_10_s.INIT_RAM_26=256'h611000400541100000479050000000003144C00401911030004A2D7000004010;
defparam rom_rom_0_10_s.INIT_RAM_27=256'h0000BAEAB0204000200CB500002C0E5000048002512304C8767B17EB03080C01;
defparam rom_rom_0_10_s.INIT_RAM_28=256'h3BBAA000384400C9243088F530890C223D4C201000414303014040008BAEA8A4;
defparam rom_rom_0_10_s.INIT_RAM_29=256'hA3EBBA2E28B3AB68AEAAAE3BAA80AB008CB3A082328E2BFAA3ABA98AA8FFEBFF;
defparam rom_rom_0_10_s.INIT_RAM_2A=256'h8EAB8EBA89BBFA3FF9BFF03BE9FFE0AEAEE22FA88AEBA2A2A32ACACB83A8AA2F;
defparam rom_rom_0_10_s.INIT_RAM_2B=256'hB28EAB8AE8EBA6FBFFA6BB8AE6AA8EEABAEEB8EABEEABEAEAEAEAEEEE3AE8AAA;
defparam rom_rom_0_10_s.INIT_RAM_2C=256'h0CF1A2CE863B0AA3A2EBB338888678B3A3A3A3DAA2EAF38FA2AEA28FB38BB38B;
defparam rom_rom_0_10_s.INIT_RAM_2D=256'hA72C2A72CFFD5FF2FA8FBAE0EFAA2AFAA2BBAAC659B1E9ACDDAACDAAACBA0A8B;
defparam rom_rom_0_10_s.INIT_RAM_2E=256'hFFF0000002223EB3ACFFABFF2AE3FF67FCAAE8FEAA7F30C902B81733232A9C2E;
defparam rom_rom_0_10_s.INIT_RAM_2F=256'h8C0000000000000000400040004055AAAA000000000000000000000000000000;
defparam rom_rom_0_10_s.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000002;
defparam rom_rom_0_10_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_10_s.INIT_RAM_32=256'h0AA55FF55FF00AAAA00FF55AA00FF5555FF00AA00AA55FFFF55AA00000000000;
defparam rom_rom_0_10_s.INIT_RAM_33=256'hF55AA00AA00FF5555FF00AA55FF00AAAA00FF55FF55AA0000AA55FFFF55AA000;
defparam rom_rom_0_10_s.INIT_RAM_34=256'h1A2F8E2ABA8F38E2AA2AA2BAAEAA2A48BCA2E8A24BBAAB88B8F3CF300AA55FFF;
defparam rom_rom_0_10_s.INIT_RAM_35=256'h00000000000000000000000000000000002E8A8A8A8803A2A2AAB8FA2AA1A2AE;
defparam rom_rom_0_10_s.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_10_s.READ_MODE=1'b0;
defparam rom_rom_0_10_s.RESET_MODE="SYNC";
  pROM rom_rom_0_11_s (
    .DO({DO_11[31:2],rom_dat0[23:22]}),
    .CLK(main_crg_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD({builder_rhs_array_muxed0[12:0],GND}) 
);
defparam rom_rom_0_11_s.BIT_WIDTH=2;
defparam rom_rom_0_11_s.INIT_RAM_00=256'h01B1B1B3DD00C18C3AA9095A4100414B335C91318001B1B1B1B8FF0FFA540000;
defparam rom_rom_0_11_s.INIT_RAM_01=256'h30040CD0F03CC9C0734C3B71121968C083D0367342CCDF43D0B8E6EFC01074C3;
defparam rom_rom_0_11_s.INIT_RAM_02=256'hB5314534BC7C0303CC30D2365F01F4C1384D8C3C03FB03C708C402000C60C40E;
defparam rom_rom_0_11_s.INIT_RAM_03=256'h044D002C10000002489030600380F3080283355221020EC0000281F02820C38F;
defparam rom_rom_0_11_s.INIT_RAM_04=256'hA030A85520220CB045E303202A6282722C031B1B285FA98C22CCEB8F8A3E582D;
defparam rom_rom_0_11_s.INIT_RAM_05=256'h80C03200C2D030394088E2C3A208B951CA8233C2C3828480E13EDCC200C6C6C7;
defparam rom_rom_0_11_s.INIT_RAM_06=256'h000006C6F8B04206B0C22321581000C406EA02850B1B0001402B004028000033;
defparam rom_rom_0_11_s.INIT_RAM_07=256'hB000C42C00802313883204CE5037106D0034B02188A1002D0034B00020F480F1;
defparam rom_rom_0_11_s.INIT_RAM_08=256'h1C3F0300CCB0B00EC431B300C030223C832441440AD100F3D300CCB1003710B1;
defparam rom_rom_0_11_s.INIT_RAM_09=256'h8326058034DC01B000C0C088B2D0024050A0C2C0372600CC42C6F803D22C00A2;
defparam rom_rom_0_11_s.INIT_RAM_0A=256'h88A230700902CCF380B72C1C03F10B1B800E40C088A22CDC03CDC01B800E0C08;
defparam rom_rom_0_11_s.INIT_RAM_0B=256'h37FAC04003F106F803CB023880EC20800600C3E0E00E3B0803F1C0C6F003C0C0;
defparam rom_rom_0_11_s.INIT_RAM_0C=256'hBC3CA102F58093C19CF809E081E081411102C0A1FCB5438183B1813C91C000A0;
defparam rom_rom_0_11_s.INIT_RAM_0D=256'h10E900C6C6C6C0030C6B00140AA4150588F9B03331C20190F0B20542B130FD03;
defparam rom_rom_0_11_s.INIT_RAM_0E=256'hAE0000280C0C30030D08083001C83020230B0100026001C1300000CC38179100;
defparam rom_rom_0_11_s.INIT_RAM_0F=256'h2E85C4F806C7EE7001584AC00301030C07038300AC31B3E3038302ACA0211B1C;
defparam rom_rom_0_11_s.INIT_RAM_10=256'h4060C0090BE0F31231A0BB0DCAE8AC3F23004C0ADFFA6360A0002030373BFEF5;
defparam rom_rom_0_11_s.INIT_RAM_11=256'hAF218F8FBAF09DFB0ECDC5E9CCBB0EA0AF3FFA3B323CC031B6F33FFB3F329C80;
defparam rom_rom_0_11_s.INIT_RAM_12=256'h33ABF2CAAC30DF002C80E52CF13011BCCD3FCF04BAB0BBCEA0A3BE9F002C80FF;
defparam rom_rom_0_11_s.INIT_RAM_13=256'h8008208803CF000003F0F30E000C00CC003F4FF8000D030830C8F43C80D43000;
defparam rom_rom_0_11_s.INIT_RAM_14=256'h3314210CC812F000A20330F1E231C0401B0000CA03C30842F300FFED33082F00;
defparam rom_rom_0_11_s.INIT_RAM_15=256'h6E58360000C002DC400A58508BC020E2884002C0338F8008122004F9F401300D;
defparam rom_rom_0_11_s.INIT_RAM_16=256'h02005B0010DCDF0F28290000C3C8EE9AEF02000C310E01F31012A950A1001B1B;
defparam rom_rom_0_11_s.INIT_RAM_17=256'h420008CBA24900ED08C71B1BC00830C01080C84C0D0C05A09A5CCE00CF500008;
defparam rom_rom_0_11_s.INIT_RAM_18=256'h28E80002800841000C203000080F010C48901332EA0CF022924020F70A8041D0;
defparam rom_rom_0_11_s.INIT_RAM_19=256'h3A0F0CC00C201CC0002142023F38080C303800002F0020C2005003808C3005C2;
defparam rom_rom_0_11_s.INIT_RAM_1A=256'h9004C0CC4C20C8FF37CDEC3FCCCF3FFF0203012C63AB80C383C6FF30062E0319;
defparam rom_rom_0_11_s.INIT_RAM_1B=256'hBB2F9B0B00CE83E800EF230FA3C0C0F0FC3D00FAC0F03FDC0F830F13DFF40C0B;
defparam rom_rom_0_11_s.INIT_RAM_1C=256'h2C0F800303E0030C0F800C0D8CDECCF6CCDECCF6CCDE8CFB8CFB8CF83B8CF0A0;
defparam rom_rom_0_11_s.INIT_RAM_1D=256'h23CC3333C06E47CA4682CA00A80030C0ECD73A204E80403820DEDCDEB482DF38;
defparam rom_rom_0_11_s.INIT_RAM_1E=256'hB3208130043C4C43001002A9405A00003C0FC001B83C80BC0E00028000A0CC33;
defparam rom_rom_0_11_s.INIT_RAM_1F=256'h04B1C3BD8D3C0CFF3333C091383101400A004E008032080400C1B3F0808C71B1;
defparam rom_rom_0_11_s.INIT_RAM_20=256'hB230020100025002004080800491354000286393304240C6C7BC9BE8F0C0400F;
defparam rom_rom_0_11_s.INIT_RAM_21=256'h000A3F3B413CCF08C02D80C8CCD38060FCF3C1B400C01B8F221010000490006D;
defparam rom_rom_0_11_s.INIT_RAM_22=256'h038AF36CF0D10CBCF87C0C800C6CC300282000AF000F80083C0000C042003300;
defparam rom_rom_0_11_s.INIT_RAM_23=256'h4D002EE07B40E342783203050DEB23C0147CE030C13CC20B0020033AAA152A14;
defparam rom_rom_0_11_s.INIT_RAM_24=256'hEF3E288B8C244C2432041030008C29052884808C6C71B660E8F02F086BAFF020;
defparam rom_rom_0_11_s.INIT_RAM_25=256'h3C080C300A422981433E81B3008CF0110C206081B1B1B30024092C130101B1B1;
defparam rom_rom_0_11_s.INIT_RAM_26=256'h82880031B2A243221040280C30C6C6C6F4BC0C31003C303C08BA28F00808800C;
defparam rom_rom_0_11_s.INIT_RAM_27=256'h00186AAA70478C7B201C7110C7AC008801B10020AE832ACCBBB023F3230C4C30;
defparam rom_rom_0_11_s.INIT_RAM_28=256'h11555023382000C830340CC0340C0D03340D00311E410F0282C8B00306AA9EC3;
defparam rom_rom_0_11_s.INIT_RAM_29=256'h5155551504014544150555051554055000511151414515555155414554001400;
defparam rom_rom_0_11_s.INIT_RAM_2A=256'h4545455545444504010015000110045554511514444115511515454511545511;
defparam rom_rom_0_11_s.INIT_RAM_2B=256'h5144554554455505145545445515455554455405510551555151511151554555;
defparam rom_rom_0_11_s.INIT_RAM_2C=256'h1455514555151051515151544445545151515111515151455155514551455145;
defparam rom_rom_0_11_s.INIT_RAM_2D=256'h1414414140014001004000544015110151115400510001001500010000545145;
defparam rom_rom_0_11_s.INIT_RAM_2E=256'h5550000000001550500054001140005400554401554005051014140414145045;
defparam rom_rom_0_11_s.INIT_RAM_2F=256'h4400000000000000000005000500000000000000000000000000000000000000;
defparam rom_rom_0_11_s.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_11_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_11_s.INIT_RAM_32=256'h055FFAAFFAA00555500AAFF5500AAFFFFAA00550055FFAAAAFF5500000000000;
defparam rom_rom_0_11_s.INIT_RAM_33=256'hAFF55005500AAFFFFAA0055FFAA00555500AAFFAAFF55000055FFAAAAFF55000;
defparam rom_rom_0_11_s.INIT_RAM_34=256'h55004100550514501101101505140540141054414110454010514510055FFAAA;
defparam rom_rom_0_11_s.INIT_RAM_35=256'h0000000000000000000000000000000000110545454401055150444115455154;
defparam rom_rom_0_11_s.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000200000000000000000;
defparam rom_rom_0_11_s.READ_MODE=1'b0;
defparam rom_rom_0_11_s.RESET_MODE="SYNC";
  pROM rom_rom_0_12_s (
    .DO({DO_12[31:2],rom_dat0[25:24]}),
    .CLK(main_crg_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD({builder_rhs_array_muxed0[12:0],GND}) 
);
defparam rom_rom_0_12_s.BIT_WIDTH=2;
defparam rom_rom_0_12_s.INIT_RAM_00=256'h30055AAB0C0104041D55F95844020301020033308400055AAFF05550AAAA0003;
defparam rom_rom_0_12_s.INIT_RAM_01=256'h15113D0B3410A764DFFD533442201144D044701021DE4F21D815780E50077FE7;
defparam rom_rom_0_12_s.INIT_RAM_02=256'hCF1410029B5E55C1847849F337C4F3C4F01CDCB4D7D361010658435C58C412CC;
defparam rom_rom_0_12_s.INIT_RAM_03=256'h4430110D502C0200C91E38881050008003C007FEEB0000C000000100100803FE;
defparam rom_rom_0_12_s.INIT_RAM_04=256'hC0005A7FD0F20860C7040451720C04745141AAFF305229C0321100000846F30D;
defparam rom_rom_0_12_s.INIT_RAM_05=256'h028022000882050280D002C000300122C0D302E14C530C48203E00041CC56ABF;
defparam rom_rom_0_12_s.INIT_RAM_06=256'h000C801560F1060083C1010150052040100000382055000B0303005402020000;
defparam rom_rom_0_12_s.INIT_RAM_07=256'hAD2017A0049101508F130C00201103AA48129026C040809648000208013C40A0;
defparam rom_rom_0_12_s.INIT_RAM_08=256'h202003003020D00200DAA7203E402254001184081A900040030010034000035A;
defparam rom_rom_0_12_s.INIT_RAM_09=256'h2C0B03C00C0825592001000290B2004900F000C00C0E00200D6A848096A00D70;
defparam rom_rom_0_12_s.INIT_RAM_0A=256'h89F000D0030010234000083000C035AA9200790089E020F000C0825592001000;
defparam rom_rom_0_12_s.INIT_RAM_0B=256'h7B30D10401D03A9C81E902540128C24003001020E000023400C0036AA4803900;
defparam rom_rom_0_12_s.INIT_RAM_0C=256'hB030010037C2208330310DF083D03162E800F042E8F00762CFC08414B3C00502;
defparam rom_rom_0_12_s.INIT_RAM_0D=256'h9000016ABFC00C008CC30C3C07FD3FCF03B302911BE10130E0F205C8BD00CD8B;
defparam rom_rom_0_12_s.INIT_RAM_0E=256'hAC0009E901C800004000005807CD0CB0021C2112C00001C00030008824020020;
defparam rom_rom_0_12_s.INIT_RAM_0F=256'h0C80E03B32C2DD0203505306C203000C0800840180DAAB300C84020C0000CDA8;
defparam rom_rom_0_12_s.INIT_RAM_10=256'hC050600220401029B302080603000E1B4182430503224300E18A0C00072788FD;
defparam rom_rom_0_12_s.INIT_RAM_11=256'h81188024B0323B4C23A7EDC20EF806008C9743101F0A49300572935021B010EB;
defparam rom_rom_0_12_s.INIT_RAM_12=256'h9F0CD4102420962880EA4C000124B4C1010CE046B0C2C8C700298C162C80EA4D;
defparam rom_rom_0_12_s.INIT_RAM_13=256'h0E080003802E00030000038C80280020008300F0220C0080C1000508180C4A04;
defparam rom_rom_0_12_s.INIT_RAM_14=256'h202E080C009178000B014FA2B220C004008000C01CC303043380FC003B004300;
defparam rom_rom_0_12_s.INIT_RAM_15=256'hAADB340040CC004C80055A579722000128C0000F776CC1010B0C00AABC083101;
defparam rom_rom_0_12_s.INIT_RAM_16=256'h0080380800E2B20B6588200000E1CA3E290020080201033000035557A94E0055;
defparam rom_rom_0_12_s.INIT_RAM_17=256'h40801180000C80A230C055AAC0036DE20040C00B0002CD00030A0D85C5A1C010;
defparam rom_rom_0_12_s.INIT_RAM_18=256'h8494A32110208101581170891957080C082020453B5329780302058C55420241;
defparam rom_rom_0_12_s.INIT_RAM_19=256'h002330802C01308A000154840401031093E408E00C830082221002030008C100;
defparam rom_rom_0_12_s.INIT_RAM_1A=256'h00401500D04040704511C01C40400024284108015100208008C0000884048211;
defparam rom_rom_0_12_s.INIT_RAM_1B=256'h2C3003001400000002060B0003000000003014000000000030000040E0000089;
defparam rom_rom_0_12_s.INIT_RAM_1C=256'h0C00002C040002F01000090400C0C0C0C0C0C0C0C0C0C0CC00CC00C03000C002;
defparam rom_rom_0_12_s.INIT_RAM_1D=256'h00000000025444C244828A000A010430801402290000C003E0A054A024D0AE10;
defparam rom_rom_0_12_s.INIT_RAM_1E=256'h0F100B30043C8CC3020001FFF4F0C02100500210000005000C00300001038000;
defparam rom_rom_0_12_s.INIT_RAM_1F=256'h04F04B818B4009003400C04328B1114100DB08004000880011C100C0C186AFF0;
defparam rom_rom_0_12_s.INIT_RAM_20=256'h5C3C0502002040010000000084C10554C002240100E1C6C015747808A6004090;
defparam rom_rom_0_12_s.INIT_RAM_21=256'h88880420C804C900C80280098C32A0800C40401C080142832030200040D09001;
defparam rom_rom_0_12_s.INIT_RAM_22=256'hD3100C000F112C5830CC00842156800140900002001C0B082480010003C80040;
defparam rom_rom_0_12_s.INIT_RAM_23=256'h5E0470004083224803004050000800015080002DC001C4100041040D5A95C405;
defparam rom_rom_0_12_s.INIT_RAM_24=256'hA30C00C3C814001405040032000C1565E805834C015AA514C3C4CC51201C0000;
defparam rom_rom_0_12_s.INIT_RAM_25=256'h2008001007F43F03F000014000F000000C93804C055AA3311B00040247D0055A;
defparam rom_rom_0_12_s.INIT_RAM_26=256'h900CC20550E0011000814244216ABFC000FC401900FC04B204F00C8003000004;
defparam rom_rom_0_12_s.INIT_RAM_27=256'h0020800040542156002C81A0156C050210000010D4103002000400001400D001;
defparam rom_rom_0_12_s.INIT_RAM_28=256'h2073B04000030000000C00004C00030000030014004004000003800048001443;
defparam rom_rom_0_12_s.INIT_RAM_29=256'h01CC1F27180279209B660D00406C81B00012324241C92C96421084CA40555115;
defparam rom_rom_0_12_s.INIT_RAM_2A=256'hC78DC7CFC840530400800340022000F5102014D887502C01D31CC30C707CCF03;
defparam rom_rom_0_12_s.INIT_RAM_2B=256'h41C7C0C17C69F399197240C073F0C8244C744C0B180B1825A0F0F100331FCCE7;
defparam rom_rom_0_12_s.INIT_RAM_2C=256'h2050114740192001F26191700CC870D3F2F1F34F026640C700C300C711C440C4;
defparam rom_rom_0_12_s.INIT_RAM_2D=256'hED109ED28554F551AF094B1C85B1021B12D1524CFF131F04730C47CC04939D09;
defparam rom_rom_0_12_s.INIT_RAM_2E=256'h000000000333204108553D1509215535541E5C54C1551640130445152D00B481;
defparam rom_rom_0_12_s.INIT_RAM_2F=256'hC000000000000000002AAA155500000000000000000000000000000000000000;
defparam rom_rom_0_12_s.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_12_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_12_s.INIT_RAM_32=256'hC93C639C6396C93936C39C6936C39C6C6396C936C93C63939C6936C000000000;
defparam rom_rom_0_12_s.INIT_RAM_33=256'h9C6936C936C39C6C6396C93C6396C93936C39C639C6936C6C93C63939C6936C6;
defparam rom_rom_0_12_s.INIT_RAM_34=256'h08004125C7800000650640791012048814000CA28955970410E18E26C93C6393;
defparam rom_rom_0_12_s.INIT_RAM_35=256'h00000000000000000000000000000000000008484844020B4280040920C0820F;
defparam rom_rom_0_12_s.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000100000000000000000;
defparam rom_rom_0_12_s.READ_MODE=1'b0;
defparam rom_rom_0_12_s.RESET_MODE="SYNC";
  pROM rom_rom_0_13_s (
    .DO({DO_13[31:2],rom_dat0[27:26]}),
    .CLK(main_crg_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD({builder_rhs_array_muxed0[12:0],GND}) 
);
defparam rom_rom_0_13_s.BIT_WIDTH=2;
defparam rom_rom_0_13_s.INIT_RAM_00=256'h000000030C100014100000001C0323031300110044100000000BFFFFFFFF0002;
defparam rom_rom_0_13_s.INIT_RAM_01=256'h00003C0130000540BF3F0030010100004000300010ED0F2348D4500840003C47;
defparam rom_rom_0_13_s.INIT_RAM_02=256'hCE000003BE4CCC00007D0FF333C0F0C0314C4CB0C3B3C040130901040000000C;
defparam rom_rom_0_13_s.INIT_RAM_03=256'h10A9CC00004800004402B818001000001285100000C200800030C300300C03BE;
defparam rom_rom_0_13_s.INIT_RAM_04=256'h10300000303030A0C6000000055400300004000027901240340000008C0E63CC;
defparam rom_rom_0_13_s.INIT_RAM_05=256'h00C0030040C0210200800040A03C2C20C00310F046438C08303F00000DC00000;
defparam rom_rom_0_13_s.INIT_RAM_06=256'h000C000020730A0000C31000002030C0000500380000000100070000033000F0;
defparam rom_rom_0_13_s.INIT_RAM_07=256'h00000000003A03008F2C040CC00C00000000000DC0C2C002C008030F0038C0F0;
defparam rom_rom_0_13_s.INIT_RAM_08=256'h30100A000000800100000F00200000CC0330C30C001000400A002022C00C0000;
defparam rom_rom_0_13_s.INIT_RAM_09=256'h310A02000000000800200003C03301C300100284000900100000340080000300;
defparam rom_rom_0_13_s.INIT_RAM_0A=256'h03200000060010018008042C0080000000000000035024EC00400000C0030000;
defparam rom_rom_0_13_s.INIT_RAM_0B=256'h8702C07C00000024004000F4000CF000070000007001002C004080003000C000;
defparam rom_rom_0_13_s.INIT_RAM_0C=256'h3008618135419011182107E0D3F00000F0078061D47A4B82CBB38E34C3F0CAA9;
defparam rom_rom_0_13_s.INIT_RAM_0D=256'h1010010000154DC048470D36000150044689610341C6529064BC07C2FF008C83;
defparam rom_rom_0_13_s.INIT_RAM_0E=256'h0F000003C0D8003000C025F80BE3480000191880D02002C5503400013D110400;
defparam rom_rom_0_13_s.INIT_RAM_0F=256'h0C0050330001CD0000555706C348111C48048003800003300880010C00810C00;
defparam rom_rom_0_13_s.INIT_RAM_10=256'h40F000C000100003F300380003800C8BB00283302569C100404700002393CCFD;
defparam rom_rom_0_13_s.INIT_RAM_11=256'h423180C3B0E0300C0300CCC00CF802000E0F23CC0B0C05055570C300B00000E2;
defparam rom_rom_0_13_s.INIT_RAM_12=256'h2704C800C210130C00C100151134D4D5450DC50BB080E8C00000CC130000D30C;
defparam rom_rom_0_13_s.INIT_RAM_13=256'h0D0C0003C03F0003C000030CC03C003000C300F0030C034DD14445101C005100;
defparam rom_rom_0_13_s.INIT_RAM_14=256'h000A0C0C000030000F04C000300FF000000000C00FF303003300EC003F000300;
defparam rom_rom_0_13_s.INIT_RAM_15=256'h028C300080C8000C000000003F43008A248000007FCC000021200023FC003004;
defparam rom_rom_0_13_s.INIT_RAM_16=256'h08551080C1202013DCCC3C0001F4401554031000008003300300555555800000;
defparam rom_rom_0_13_s.INIT_RAM_17=256'h104100C0000C4A9114155555D0031CC020C0D009C001848203010E0080C80006;
defparam rom_rom_0_13_s.INIT_RAM_18=256'h808050200200C0080C0035884F0F0C040431022119015438032280D70C030201;
defparam rom_rom_0_13_s.INIT_RAM_19=256'h0003C0002C000000000000C00C010300D3F100400E0030000138032300006300;
defparam rom_rom_0_13_s.INIT_RAM_1A=256'h10440001C00020300000C00C00000020004100000000040004EC000040000023;
defparam rom_rom_0_13_s.INIT_RAM_1B=256'h0C34430C0000001000030F0003000000003000000000000030000000C0000000;
defparam rom_rom_0_13_s.INIT_RAM_1C=256'h0C00000C000000300000010800C0C0C0C0C0C0C0C0C0C0CC00CC00C03C00C040;
defparam rom_rom_0_13_s.INIT_RAM_1D=256'h20080020000144814582C6000B0000B000140224804840039010341000D01C04;
defparam rom_rom_0_13_s.INIT_RAM_1E=256'h5320C230081CC883000C000005058231000000000C0000002C0032000003C800;
defparam rom_rom_0_13_s.INIT_RAM_1F=256'h0431010021000C003080C0C23C70030000CF0B00100000040080004001000005;
defparam rom_rom_0_13_s.INIT_RAM_20=256'h020405014010200200C0000088C30000000370010002C8C00020B00230008080;
defparam rom_rom_0_13_s.INIT_RAM_21=256'h444C34D88007FD40440140C444234040D4484018040301411C2010400CE00000;
defparam rom_rom_0_13_s.INIT_RAM_22=256'h20000C0000113CEB338C00080000403C00E00001000C8B003443303340C20004;
defparam rom_rom_0_13_s.INIT_RAM_23=256'h4C002000C0030013030000040C0C0000008000208003C0000400000155554805;
defparam rom_rom_0_13_s.INIT_RAM_24=256'h070C008B4C30C03400480035300400000003014155555C10C0CCDC33300C0000;
defparam rom_rom_0_13_s.INIT_RAM_25=256'h0C000C10000540402000030000F00000082270C000000F1104030C0003300000;
defparam rom_rom_0_13_s.INIT_RAM_26=256'h0004C0000B5301000080038401000015703C4C15011D24B00C90008301001008;
defparam rom_rom_0_13_s.INIT_RAM_27=256'h0010400011008002003C5320000E0003000000006CC033000000000010005000;
defparam rom_rom_0_13_s.INIT_RAM_28=256'h20F7C0000003000000080000080002000002001200420C00000330000400000A;
defparam rom_rom_0_13_s.INIT_RAM_29=256'h41D103301C1200C49047C127590C8430089271A0D1093F178374140CC4FFC73F;
defparam rom_rom_0_13_s.INIT_RAM_2A=256'hCFF2C8CCC84C4700208013C000008019E2B03AECC444100100100C00424C131C;
defparam rom_rom_0_13_s.INIT_RAM_2B=256'hD1C4C0CF0C5D333D2C7205C74185CD098C418C8F998F9979D1313111305CC1F4;
defparam rom_rom_0_13_s.INIT_RAM_2C=256'h0441600545200411333E02744CC774E0303030C8534C11C051C051C062C4D1C4;
defparam rom_rom_0_13_s.INIT_RAM_2D=256'h2B1892B10FFCEFF06149031CB712167122A014CBFF323F0CF30CCFCC0CCEF24C;
defparam rom_rom_0_13_s.INIT_RAM_2E=256'h00000000000030C3B0FF233F1603FF33FC4EACFC9E3F3FC3304C833F2B15AC93;
defparam rom_rom_0_13_s.INIT_RAM_2F=256'hCC00000000000000000000000005000020000000000000000000000000000000;
defparam rom_rom_0_13_s.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_13_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_13_s.INIT_RAM_32=256'h1B41E4BB4E14B1E4B1EB4E14B1EB4E1B4E14B1EE1B41E4B1E4BE1B4000000000;
defparam rom_rom_0_13_s.INIT_RAM_33=256'hE4BE1B44B1EB4E1B4E14B1EB4E14B1E4B1EB4E11E4BE1B4E1B41E4B1E4BE1B4E;
defparam rom_rom_0_13_s.INIT_RAM_34=256'h1D040026C4800413443453411110040C2412108209E5174CB073CB0E1B41E4B1;
defparam rom_rom_0_13_s.INIT_RAM_35=256'h00000000000000000000000000000000002B0343434403019350C4113461D344;
defparam rom_rom_0_13_s.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000300000000000000000;
defparam rom_rom_0_13_s.READ_MODE=1'b0;
defparam rom_rom_0_13_s.RESET_MODE="SYNC";
  pROM rom_rom_0_14_s (
    .DO({DO_14[31:2],rom_dat0[29:28]}),
    .CLK(main_crg_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD({builder_rhs_array_muxed0[12:0],GND}) 
);
defparam rom_rom_0_14_s.BIT_WIDTH=2;
defparam rom_rom_0_14_s.INIT_RAM_00=256'h000000030C000000000000000C02C30247002077CDC000000003FFFFFFFF0000;
defparam rom_rom_0_14_s.INIT_RAM_01=256'h00001C00B0000000BFFE0030030030000000300133FC0F330CC00C08C0000C42;
defparam rom_rom_0_14_s.INIT_RAM_02=256'hCF000023CF8CCC0000CC0FFB33D0F1C0714CCCF040F0C000030F00000020028C;
defparam rom_rom_0_14_s.INIT_RAM_03=256'h30FCCC0C000C00C0002B3C18000C0000C28A25555682008000F2A200100C03FD;
defparam rom_rom_0_14_s.INIT_RAM_04=256'h0020000020203CE34000000022840030000555552003208D20C00000C84B32C8;
defparam rom_rom_0_14_s.INIT_RAM_05=256'h00C0030000C01301C04C0000003C9EF2B0032C3009038808203F000008400000;
defparam rom_rom_0_14_s.INIT_RAM_06=256'h01C8000030D30F0000813000003030C0000F003C00000002000E0000033000F0;
defparam rom_rom_0_14_s.INIT_RAM_07=256'h040020000035011043340024C0080002000C000EC0CEC002C00C030B016C40F0;
defparam rom_rom_0_14_s.INIT_RAM_08=256'h30300D000000E00000000D00000000C40D30C30C003000400D001003C0040000;
defparam rom_rom_0_14_s.INIT_RAM_09=256'h370D03C0080000040020000370E3038300A003400C0E003000002800C00003E0;
defparam rom_rom_0_14_s.INIT_RAM_0A=256'h03C003D00F000003C00000340000000000010000033030F40040000000010000;
defparam rom_rom_0_14_s.INIT_RAM_0B=256'hFC1100FC00800014008000D4002CD0C00C003000C003003000C000002000C000;
defparam rom_rom_0_14_s.INIT_RAM_0C=256'hD430C3013701C02114300F50C3500000F003C0304C18C130812082082073C003;
defparam rom_rom_0_14_s.INIT_RAM_0D=256'h3030000000000C400C0E0C360000101413E5910002400250249902029800F70D;
defparam rom_rom_0_14_s.INIT_RAM_0E=256'h0C000003C0C80020008029F40F730C0000090880C0200041013000443C330000;
defparam rom_rom_0_14_s.INIT_RAM_0F=256'h0000000200000000000002038308555D5C084003400003200840000C00020800;
defparam rom_rom_0_14_s.INIT_RAM_10=256'h40F0004000100001F20C340302400C8C80020220C033C300808B00080300443C;
defparam rom_rom_0_14_s.INIT_RAM_11=256'h032140C330C030080200CDC10C9403000C0F1200060000000031C320F02000BD;
defparam rom_rom_0_14_s.INIT_RAM_12=256'h3B0CC82041100308008000551175EC91554DC11BF0C084C20030CC330000B30C;
defparam rom_rom_0_14_s.INIT_RAM_13=256'h0C0C0003C03F0003C000030CC03C003000C300F0030C020DD545455010014001;
defparam rom_rom_0_14_s.INIT_RAM_14=256'h400F0C0C000030000E008000200FF000000000C00F3003003300FC003C000000;
defparam rom_rom_0_14_s.INIT_RAM_15=256'h03CC0000C00C0004002000003B4600CF3CC000000CCC000000000003CC000004;
defparam rom_rom_0_14_s.INIT_RAM_16=256'h80C430C000303000CCCC0C000030000000032000008003300200000000C00000;
defparam rom_rom_0_14_s.INIT_RAM_17=256'h304000C0000C200000000000F0033CC03000C000C0008C0003000300CFF8D84C;
defparam rom_rom_0_14_s.INIT_RAM_18=256'h000010000000C0000C0030880F0C2C1C0C3203B00C000C30030800C30C0B0701;
defparam rom_rom_0_14_s.INIT_RAM_19=256'h0003C00000010000000000C00C000300C37000300CC03000030C03330100F000;
defparam rom_rom_0_14_s.INIT_RAM_1A=256'h000C0000830030300000C00C00000001004100000000080000D00000C0008232;
defparam rom_rom_0_14_s.INIT_RAM_1B=256'h0C30030C0000000000030F000300000000000000000000000000C000E00C0008;
defparam rom_rom_0_14_s.INIT_RAM_1C=256'h0C00000C00000C30000033080000C000C000C000C000C00C000C00003C000000;
defparam rom_rom_0_14_s.INIT_RAM_1D=256'h300C003000004440448242000B000830001402E800C80003C000300000800C30;
defparam rom_rom_0_14_s.INIT_RAM_1E=256'h0D0000300C340003000000000000C333000000000C0000000C00000000030C00;
defparam rom_rom_0_14_s.INIT_RAM_1F=256'h34514B0001103C003000C3521050000000CE0C003000000C300000C0C0000000;
defparam rom_rom_0_14_s.INIT_RAM_20=256'h0D340D03400030020040020204D000004003F003001200400004600001030000;
defparam rom_rom_0_14_s.INIT_RAM_21=256'h555C34D090C7FD13050154C440274447D040401B550F01401C2754003C900000;
defparam rom_rom_0_14_s.INIT_RAM_22=256'h300030000F113CF733CC00040000407C00F0CC011F0C07003553303302C00035;
defparam rom_rom_0_14_s.INIT_RAM_23=256'h0C03100040010003030000003C0C0000008000F0C00300000000000000000800;
defparam rom_rom_0_14_s.INIT_RAM_24=256'h030C00CFCC00C00000000030000000000043C00000000400C10CD033300C0000;
defparam rom_rom_0_14_s.INIT_RAM_25=256'h1000041000000000300031800C5003002032200000000F303306040002100000;
defparam rom_rom_0_14_s.INIT_RAM_26=256'hCC08C00005E30101004003C010000000201C001203C408F10000004081046004;
defparam rom_rom_0_14_s.INIT_RAM_27=256'h0030000000004002003C0120000C0003000000202800200300000000BC00F001;
defparam rom_rom_0_14_s.INIT_RAM_28=256'h0EAAA00003030C30030D03000D00C340C0034000008008000003E0030000000E;
defparam rom_rom_0_14_s.INIT_RAM_29=256'hA2AF2A3B28B3AA8C2EAEAE3EBE903A400CE3A34382822AEEE2EEB2CBACFFAEBF;
defparam rom_rom_0_14_s.INIT_RAM_2A=256'h86FF4A8A8EEAAD3FFA3EF93FE9FFE8EEA2A32EA88BAEEEC2A72BCB8CB2A8EA3B;
defparam rom_rom_0_14_s.INIT_RAM_2B=256'hB24AAC4AA8BAA2DAAE93AB4EA27A4BBAA4AAA4FAEEFAEEEEA2A2A3AA93AA8EAA;
defparam rom_rom_0_14_s.INIT_RAM_2C=256'h1CA0E28AA32E1FB2A3BEE3ACC882ACA3A3A3A367B2BAB34BA24FB34BB34AB34A;
defparam rom_rom_0_14_s.INIT_RAM_2D=256'hF628EF634FFF9FF2BEC3FCB00EEE32EEE06AB88755A1A6A8A9AA8966A8AA86CA;
defparam rom_rom_0_14_s.INIT_RAM_2E=256'h0000000003332A82ECFF9EBF2AA3FFEFFCABA8FE7AFF208023A83222363ED82A;
defparam rom_rom_0_14_s.INIT_RAM_2F=256'h880000000000000000400040005055AAAA000000000000000000000000000000;
defparam rom_rom_0_14_s.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_14_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_14_s.INIT_RAM_32=256'hC6C6C6CC6C6C6C693939393C6C6C6C693939393393939396C6C6C6C000000000;
defparam rom_rom_0_14_s.INIT_RAM_33=256'h6C6C6C66C6C6C6C393939396C6C6C6C3939393993939393C6C6C6C6393939396;
defparam rom_rom_0_14_s.INIT_RAM_34=256'h8B3A8A2ABB8A2CB2BA2BA2BF2B290AC8ACA2ACD3C2AAE9C0EC2082093939393C;
defparam rom_rom_0_14_s.INIT_RAM_35=256'h00000000000000000000000555555555553EC2C2C2CC02C6B2E3A82A2EE8B2EF;
defparam rom_rom_0_14_s.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000100000000000000000;
defparam rom_rom_0_14_s.READ_MODE=1'b0;
defparam rom_rom_0_14_s.RESET_MODE="SYNC";
  pROM rom_rom_0_15_s (
    .DO({DO_15[31:2],rom_dat0[31:30]}),
    .CLK(main_crg_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD({builder_rhs_array_muxed0[12:0],GND}) 
);
defparam rom_rom_0_15_s.BIT_WIDTH=2;
defparam rom_rom_0_15_s.INIT_RAM_00=256'h000000070C000010000000000C01230103002030CC0000000007FFFFFFFF0000;
defparam rom_rom_0_15_s.INIT_RAM_01=256'h00003C00F0000000FFFF0030030030000000300033FC0F330CC00000C0000C00;
defparam rom_rom_0_15_s.INIT_RAM_02=256'hCF000033CFCCCC0000CC0FFF33F0F3C0F3CCCCF0C0F0C000030F0000003003CC;
defparam rom_rom_0_15_s.INIT_RAM_03=256'h38F0EE02AA0003C000000C40200CA2E2C000000000C2000000210000000C03BF;
defparam rom_rom_0_15_s.INIT_RAM_04=256'h0010000000203C430300000003040030000000000003000C00400000CC0330C0;
defparam rom_rom_0_15_s.INIT_RAM_05=256'h00C0030000C0100100400041F03C5D313103103005034004003F000004000000;
defparam rom_rom_0_15_s.INIT_RAM_06=256'h10CC00003003000000822100000030C0000A003C00000000000A0000033000F0;
defparam rom_rom_0_15_s.INIT_RAM_07=256'h01000000003100100731000CD00000004000000C00EC000000000300000080F0;
defparam rom_rom_0_15_s.INIT_RAM_08=256'h30300D000000D00000000500000000C40D30C30C003000000D00000300000000;
defparam rom_rom_0_15_s.INIT_RAM_09=256'h350F0340040000050010000350D3034300500340040D00100000140040000350;
defparam rom_rom_0_15_s.INIT_RAM_0A=256'h032003C00D001003400400340040000050010000035034F40040000050010000;
defparam rom_rom_0_15_s.INIT_RAM_0B=256'hC002003000000008000000C80410C4C00E000000E00000380000000004000000;
defparam rom_rom_0_15_s.INIT_RAM_0C=256'h451C71C031C0700004130510711030C0A0028020080880208020820820008003;
defparam rom_rom_0_15_s.INIT_RAM_0D=256'h0000000000000C00C00A0C000000000003DF7202010101F05C470DC2470011C4;
defparam rom_rom_0_15_s.INIT_RAM_0E=256'h0C000003C0CC003000C00CCC0C331000000C0000C0000100003000003C300000;
defparam rom_rom_0_15_s.INIT_RAM_0F=256'h0000000300000000000002038301000C0C00C0030000032000C0000C10000800;
defparam rom_rom_0_15_s.INIT_RAM_10=256'hC0E000C000200000F1041C0102404CCCF00303340003C30040CF000C0300443C;
defparam rom_rom_0_15_s.INIT_RAM_11=256'h4231C48370D0200802C0CDC10C9C00001F0F12CC060C00000033C310F41000B7;
defparam rom_rom_0_15_s.INIT_RAM_12=256'h330CC03480000300008004000030E080000CC00F30009CC00060DC330400A30C;
defparam rom_rom_0_15_s.INIT_RAM_13=256'h0C0C1003C03F0003C100030DC03C007000C300F0030C03CC8000000000040000;
defparam rom_rom_0_15_s.INIT_RAM_14=256'h000F0C0C000030000E000000200FF000000000C00F3003003300FC003C000000;
defparam rom_rom_0_15_s.INIT_RAM_15=256'h03CC00000000004C000000003F0310CF3CC000000CCC000000000003CC000000;
defparam rom_rom_0_15_s.INIT_RAM_16=256'h00C031C000303000CCCC0C000030000000030000000003300000000000C00000;
defparam rom_rom_0_15_s.INIT_RAM_17=256'h600000D5400C000000000000F0033DC03080C000C000C10003000300CFF0C00C;
defparam rom_rom_0_15_s.INIT_RAM_18=256'h101030004000C0000C0030CC0F0C0C0C0C2303300C000C30030000C34D030340;
defparam rom_rom_0_15_s.INIT_RAM_19=256'h0003C00000000000000000C00C000300C3B700F00FC03004037C03730300F401;
defparam rom_rom_0_15_s.INIT_RAM_1A=256'h400C0004C30034341100C00C00000040010000000000400000C00010C0010030;
defparam rom_rom_0_15_s.INIT_RAM_1B=256'h0C31430C0000004000020E001340000000000001401000400100C100F01C000C;
defparam rom_rom_0_15_s.INIT_RAM_1C=256'h0000420E0AA0AC382A82B00C0000C000C000C000C000C00C000C00003C000040;
defparam rom_rom_0_15_s.INIT_RAM_1D=256'h300C0030000044C04482C2000B000CB0001402EC80CC8003E004380401E00038;
defparam rom_rom_0_15_s.INIT_RAM_1E=256'h083080300820C803000000000000C333000040000C0000040C00300000030C00;
defparam rom_rom_0_15_s.INIT_RAM_1F=256'h38828B1102A83C003A22EBA22820020000CF0A003000000833800080C0000000;
defparam rom_rom_0_15_s.INIT_RAM_20=256'h0E380E03800020020080000008E220008003F003002388000028B1102A83002A;
defparam rom_rom_0_15_s.INIT_RAM_21=256'h000C308040C2EC00000400C000130000C0000007000F00000C1300003CE00000;
defparam rom_rom_0_15_s.INIT_RAM_22=256'h3000300010113CEA32CC00080000002C00F00000000CCB003002202200C10030;
defparam rom_rom_0_15_s.INIT_RAM_23=256'h0C033000C0030003030000003C0C000000C000F0C00300010000800000001900;
defparam rom_rom_0_15_s.INIT_RAM_24=256'h030C10CFC400C000050C0030300000000003C00000000C00C30CF033300C0000;
defparam rom_rom_0_15_s.INIT_RAM_25=256'h0000040000000000300033800CE003000032100000000F202103080443200000;
defparam rom_rom_0_15_s.INIT_RAM_26=256'h8C09C0000FA3401000C003C40000000030C8040E03F338F100F010804100E004;
defparam rom_rom_0_15_s.INIT_RAM_27=256'h0034110004008002003002200000000300020124FC007000000000003400C003;
defparam rom_rom_0_15_s.INIT_RAM_28=256'h0055500823032CB023040B000408C102C001006200C208000003E0034110000E;
defparam rom_rom_0_15_s.INIT_RAM_29=256'h4055150504005514155545041554055004405051514114554054544144004500;
defparam rom_rom_0_15_s.INIT_RAM_2A=256'h4505454544445500100001400100405551511554455450415515450401545515;
defparam rom_rom_0_15_s.INIT_RAM_2B=256'h5145444554555155115145455155411544554405410541555151511111554555;
defparam rom_rom_0_15_s.INIT_RAM_2C=256'h1451514545151411504151544445545050505045515551455145514551445144;
defparam rom_rom_0_15_s.INIT_RAM_2D=256'h4114441140005001454001141014150140115545551104044100454404545545;
defparam rom_rom_0_15_s.INIT_RAM_2E=256'h0000000001111041500005001510001000555400150015410140051501150410;
defparam rom_rom_0_15_s.INIT_RAM_2F=256'h4400000000000000000005000500000000000000000000000000000000000000;
defparam rom_rom_0_15_s.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_15_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_15_s.INIT_RAM_32=256'h1E1E1E1E1E1E1E1E1E1E1E1B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4000000000;
defparam rom_rom_0_15_s.INIT_RAM_33=256'hE1E1E1E1E1E1E1E1E1E1E1E4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4BE1E1E1E1E;
defparam rom_rom_0_15_s.INIT_RAM_34=256'h15044101550004111511511501110440141014104154554040410411E1E1E1E1;
defparam rom_rom_0_15_s.INIT_RAM_35=256'h0000000000000000000000000000000000150545454400155150041404515045;
defparam rom_rom_0_15_s.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_15_s.READ_MODE=1'b0;
defparam rom_rom_0_15_s.RESET_MODE="SYNC";
  SP sram_3_sram_3_0_0_s (
    .DO({DO_16[31:8],main_basesoc_ram_dat_r[31:24]}),
    .CLK(main_crg_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_basesoc_ram_we[3]),
    .AD({builder_rhs_array_muxed0[10:0],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_basesoc_dbus_dat_w[31:24]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam sram_3_sram_3_0_0_s.BIT_WIDTH=8;
defparam sram_3_sram_3_0_0_s.BLK_SEL=3'b000;
defparam sram_3_sram_3_0_0_s.READ_MODE=1'b0;
defparam sram_3_sram_3_0_0_s.RESET_MODE="SYNC";
defparam sram_3_sram_3_0_0_s.WRITE_MODE=2'b01;
  SP sram_2_sram_2_0_0_s (
    .DO({DO_17[31:8],main_basesoc_ram_dat_r[23:16]}),
    .CLK(main_crg_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_basesoc_ram_we[2]),
    .AD({builder_rhs_array_muxed0[10:0],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_basesoc_dbus_dat_w[23:16]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam sram_2_sram_2_0_0_s.BIT_WIDTH=8;
defparam sram_2_sram_2_0_0_s.BLK_SEL=3'b000;
defparam sram_2_sram_2_0_0_s.READ_MODE=1'b0;
defparam sram_2_sram_2_0_0_s.RESET_MODE="SYNC";
defparam sram_2_sram_2_0_0_s.WRITE_MODE=2'b01;
  SP sram_1_sram_1_0_0_s (
    .DO({DO_18[31:8],main_basesoc_ram_dat_r[15:8]}),
    .CLK(main_crg_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_basesoc_ram_we[1]),
    .AD({builder_rhs_array_muxed0[10:0],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_basesoc_dbus_dat_w[15:8]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam sram_1_sram_1_0_0_s.BIT_WIDTH=8;
defparam sram_1_sram_1_0_0_s.BLK_SEL=3'b000;
defparam sram_1_sram_1_0_0_s.READ_MODE=1'b0;
defparam sram_1_sram_1_0_0_s.RESET_MODE="SYNC";
defparam sram_1_sram_1_0_0_s.WRITE_MODE=2'b01;
  SP sram_0_sram_0_0_0_s (
    .DO({DO_19[31:8],main_basesoc_ram_dat_r[7:0]}),
    .CLK(main_crg_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_basesoc_ram_we[0]),
    .AD({builder_rhs_array_muxed0[10:0],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_basesoc_dbus_dat_w[7:0]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam sram_0_sram_0_0_0_s.BIT_WIDTH=8;
defparam sram_0_sram_0_0_0_s.BLK_SEL=3'b000;
defparam sram_0_sram_0_0_0_s.READ_MODE=1'b0;
defparam sram_0_sram_0_0_0_s.RESET_MODE="SYNC";
defparam sram_0_sram_0_0_0_s.WRITE_MODE=2'b01;
  RAM16SDP4 storage_5_storage_5_0_0_s (
    .DO(main_basesoc_sdram_bankmachine3_rdport_dat_r[3:0]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine3_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine3_produce[2:0]}),
    .DI({builder_rhs_array_muxed0[5:3],builder_rhs_array_muxed5}),
    .RAD({GND,main_basesoc_sdram_bankmachine3_consume[2:0]}) 
);
  RAM16SDP4 storage_5_storage_5_0_1_s (
    .DO(main_basesoc_sdram_bankmachine3_rdport_dat_r[7:4]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine3_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine3_produce[2:0]}),
    .DI(builder_rhs_array_muxed0[9:6]),
    .RAD({GND,main_basesoc_sdram_bankmachine3_consume[2:0]}) 
);
  RAM16SDP4 storage_5_storage_5_0_2_s (
    .DO(main_basesoc_sdram_bankmachine3_rdport_dat_r[11:8]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine3_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine3_produce[2:0]}),
    .DI(builder_rhs_array_muxed0[16:13]),
    .RAD({GND,main_basesoc_sdram_bankmachine3_consume[2:0]}) 
);
  RAM16SDP4 storage_5_storage_5_0_3_s (
    .DO(main_basesoc_sdram_bankmachine3_rdport_dat_r[15:12]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine3_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine3_produce[2:0]}),
    .DI(builder_rhs_array_muxed0[20:17]),
    .RAD({GND,main_basesoc_sdram_bankmachine3_consume[2:0]}) 
);
  RAM16SDP4 storage_5_storage_5_0_4_s (
    .DO(main_basesoc_sdram_bankmachine3_rdport_dat_r[19:16]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine3_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine3_produce[2:0]}),
    .DI(builder_rhs_array_muxed0[24:21]),
    .RAD({GND,main_basesoc_sdram_bankmachine3_consume[2:0]}) 
);
  RAM16SDP4 storage_5_storage_5_0_5_s (
    .DO({DO_20[3],main_basesoc_sdram_bankmachine3_rdport_dat_r[22:20]}),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine3_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine3_produce[2:0]}),
    .DI({GND,builder_rhs_array_muxed0[27:25]}),
    .RAD({GND,main_basesoc_sdram_bankmachine3_consume[2:0]}) 
);
  RAM16SDP4 storage_6_storage_6_0_0_s (
    .DO(main_basesoc_sdram_bankmachine4_rdport_dat_r[3:0]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine4_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine4_produce[2:0]}),
    .DI({builder_rhs_array_muxed0[5:3],builder_rhs_array_muxed5}),
    .RAD({GND,main_basesoc_sdram_bankmachine4_consume[2:0]}) 
);
  RAM16SDP4 storage_6_storage_6_0_1_s (
    .DO(main_basesoc_sdram_bankmachine4_rdport_dat_r[7:4]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine4_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine4_produce[2:0]}),
    .DI(builder_rhs_array_muxed0[9:6]),
    .RAD({GND,main_basesoc_sdram_bankmachine4_consume[2:0]}) 
);
  RAM16SDP4 storage_6_storage_6_0_2_s (
    .DO(main_basesoc_sdram_bankmachine4_rdport_dat_r[11:8]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine4_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine4_produce[2:0]}),
    .DI(builder_rhs_array_muxed0[16:13]),
    .RAD({GND,main_basesoc_sdram_bankmachine4_consume[2:0]}) 
);
  RAM16SDP4 storage_6_storage_6_0_3_s (
    .DO(main_basesoc_sdram_bankmachine4_rdport_dat_r[15:12]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine4_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine4_produce[2:0]}),
    .DI(builder_rhs_array_muxed0[20:17]),
    .RAD({GND,main_basesoc_sdram_bankmachine4_consume[2:0]}) 
);
  RAM16SDP4 storage_6_storage_6_0_4_s (
    .DO(main_basesoc_sdram_bankmachine4_rdport_dat_r[19:16]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine4_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine4_produce[2:0]}),
    .DI(builder_rhs_array_muxed0[24:21]),
    .RAD({GND,main_basesoc_sdram_bankmachine4_consume[2:0]}) 
);
  RAM16SDP4 storage_6_storage_6_0_5_s (
    .DO({DO_21[3],main_basesoc_sdram_bankmachine4_rdport_dat_r[22:20]}),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine4_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine4_produce[2:0]}),
    .DI({GND,builder_rhs_array_muxed0[27:25]}),
    .RAD({GND,main_basesoc_sdram_bankmachine4_consume[2:0]}) 
);
  RAM16SDP4 storage_7_storage_7_0_0_s (
    .DO(main_basesoc_sdram_bankmachine5_rdport_dat_r[3:0]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine5_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine5_produce[2:0]}),
    .DI({builder_rhs_array_muxed0[5:3],builder_rhs_array_muxed5}),
    .RAD({GND,main_basesoc_sdram_bankmachine5_consume[2:0]}) 
);
  RAM16SDP4 storage_7_storage_7_0_1_s (
    .DO(main_basesoc_sdram_bankmachine5_rdport_dat_r[7:4]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine5_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine5_produce[2:0]}),
    .DI(builder_rhs_array_muxed0[9:6]),
    .RAD({GND,main_basesoc_sdram_bankmachine5_consume[2:0]}) 
);
  RAM16SDP4 storage_7_storage_7_0_2_s (
    .DO(main_basesoc_sdram_bankmachine5_rdport_dat_r[11:8]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine5_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine5_produce[2:0]}),
    .DI(builder_rhs_array_muxed0[16:13]),
    .RAD({GND,main_basesoc_sdram_bankmachine5_consume[2:0]}) 
);
  RAM16SDP4 storage_7_storage_7_0_3_s (
    .DO(main_basesoc_sdram_bankmachine5_rdport_dat_r[15:12]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine5_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine5_produce[2:0]}),
    .DI(builder_rhs_array_muxed0[20:17]),
    .RAD({GND,main_basesoc_sdram_bankmachine5_consume[2:0]}) 
);
  RAM16SDP4 storage_7_storage_7_0_4_s (
    .DO(main_basesoc_sdram_bankmachine5_rdport_dat_r[19:16]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine5_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine5_produce[2:0]}),
    .DI(builder_rhs_array_muxed0[24:21]),
    .RAD({GND,main_basesoc_sdram_bankmachine5_consume[2:0]}) 
);
  RAM16SDP4 storage_7_storage_7_0_5_s (
    .DO({DO_22[3],main_basesoc_sdram_bankmachine5_rdport_dat_r[22:20]}),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine5_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine5_produce[2:0]}),
    .DI({GND,builder_rhs_array_muxed0[27:25]}),
    .RAD({GND,main_basesoc_sdram_bankmachine5_consume[2:0]}) 
);
  RAM16SDP4 storage_8_storage_8_0_0_s (
    .DO(main_basesoc_sdram_bankmachine6_rdport_dat_r[3:0]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine6_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine6_produce[2:0]}),
    .DI({builder_rhs_array_muxed0[5:3],builder_rhs_array_muxed5}),
    .RAD({GND,main_basesoc_sdram_bankmachine6_consume[2:0]}) 
);
  RAM16SDP4 storage_8_storage_8_0_1_s (
    .DO(main_basesoc_sdram_bankmachine6_rdport_dat_r[7:4]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine6_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine6_produce[2:0]}),
    .DI(builder_rhs_array_muxed0[9:6]),
    .RAD({GND,main_basesoc_sdram_bankmachine6_consume[2:0]}) 
);
  RAM16SDP4 storage_8_storage_8_0_2_s (
    .DO(main_basesoc_sdram_bankmachine6_rdport_dat_r[11:8]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine6_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine6_produce[2:0]}),
    .DI(builder_rhs_array_muxed0[16:13]),
    .RAD({GND,main_basesoc_sdram_bankmachine6_consume[2:0]}) 
);
  RAM16SDP4 storage_8_storage_8_0_3_s (
    .DO(main_basesoc_sdram_bankmachine6_rdport_dat_r[15:12]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine6_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine6_produce[2:0]}),
    .DI(builder_rhs_array_muxed0[20:17]),
    .RAD({GND,main_basesoc_sdram_bankmachine6_consume[2:0]}) 
);
  RAM16SDP4 storage_8_storage_8_0_4_s (
    .DO(main_basesoc_sdram_bankmachine6_rdport_dat_r[19:16]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine6_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine6_produce[2:0]}),
    .DI(builder_rhs_array_muxed0[24:21]),
    .RAD({GND,main_basesoc_sdram_bankmachine6_consume[2:0]}) 
);
  RAM16SDP4 storage_8_storage_8_0_5_s (
    .DO({DO_23[3],main_basesoc_sdram_bankmachine6_rdport_dat_r[22:20]}),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine6_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine6_produce[2:0]}),
    .DI({GND,builder_rhs_array_muxed0[27:25]}),
    .RAD({GND,main_basesoc_sdram_bankmachine6_consume[2:0]}) 
);
  RAM16SDP4 storage_9_storage_9_0_0_s (
    .DO(main_basesoc_sdram_bankmachine7_rdport_dat_r[3:0]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine7_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine7_produce[2:0]}),
    .DI({builder_rhs_array_muxed0[5:3],builder_rhs_array_muxed5}),
    .RAD({GND,main_basesoc_sdram_bankmachine7_consume[2:0]}) 
);
  RAM16SDP4 storage_9_storage_9_0_1_s (
    .DO(main_basesoc_sdram_bankmachine7_rdport_dat_r[7:4]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine7_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine7_produce[2:0]}),
    .DI(builder_rhs_array_muxed0[9:6]),
    .RAD({GND,main_basesoc_sdram_bankmachine7_consume[2:0]}) 
);
  RAM16SDP4 storage_9_storage_9_0_2_s (
    .DO(main_basesoc_sdram_bankmachine7_rdport_dat_r[11:8]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine7_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine7_produce[2:0]}),
    .DI(builder_rhs_array_muxed0[16:13]),
    .RAD({GND,main_basesoc_sdram_bankmachine7_consume[2:0]}) 
);
  RAM16SDP4 storage_9_storage_9_0_3_s (
    .DO(main_basesoc_sdram_bankmachine7_rdport_dat_r[15:12]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine7_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine7_produce[2:0]}),
    .DI(builder_rhs_array_muxed0[20:17]),
    .RAD({GND,main_basesoc_sdram_bankmachine7_consume[2:0]}) 
);
  RAM16SDP4 storage_9_storage_9_0_4_s (
    .DO(main_basesoc_sdram_bankmachine7_rdport_dat_r[19:16]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine7_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine7_produce[2:0]}),
    .DI(builder_rhs_array_muxed0[24:21]),
    .RAD({GND,main_basesoc_sdram_bankmachine7_consume[2:0]}) 
);
  RAM16SDP4 storage_9_storage_9_0_5_s (
    .DO({DO_24[3],main_basesoc_sdram_bankmachine7_rdport_dat_r[22:20]}),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine7_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine7_produce[2:0]}),
    .DI({GND,builder_rhs_array_muxed0[27:25]}),
    .RAD({GND,main_basesoc_sdram_bankmachine7_consume[2:0]}) 
);
  RAM16SDP4 storage_4_storage_4_0_0_s (
    .DO(main_basesoc_sdram_bankmachine2_rdport_dat_r[3:0]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine2_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine2_produce[2:0]}),
    .DI({builder_rhs_array_muxed0[5:3],builder_rhs_array_muxed5}),
    .RAD({GND,main_basesoc_sdram_bankmachine2_consume[2:0]}) 
);
  RAM16SDP4 storage_4_storage_4_0_1_s (
    .DO(main_basesoc_sdram_bankmachine2_rdport_dat_r[7:4]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine2_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine2_produce[2:0]}),
    .DI(builder_rhs_array_muxed0[9:6]),
    .RAD({GND,main_basesoc_sdram_bankmachine2_consume[2:0]}) 
);
  RAM16SDP4 storage_4_storage_4_0_2_s (
    .DO(main_basesoc_sdram_bankmachine2_rdport_dat_r[11:8]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine2_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine2_produce[2:0]}),
    .DI(builder_rhs_array_muxed0[16:13]),
    .RAD({GND,main_basesoc_sdram_bankmachine2_consume[2:0]}) 
);
  RAM16SDP4 storage_4_storage_4_0_3_s (
    .DO(main_basesoc_sdram_bankmachine2_rdport_dat_r[15:12]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine2_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine2_produce[2:0]}),
    .DI(builder_rhs_array_muxed0[20:17]),
    .RAD({GND,main_basesoc_sdram_bankmachine2_consume[2:0]}) 
);
  RAM16SDP4 storage_4_storage_4_0_4_s (
    .DO(main_basesoc_sdram_bankmachine2_rdport_dat_r[19:16]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine2_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine2_produce[2:0]}),
    .DI(builder_rhs_array_muxed0[24:21]),
    .RAD({GND,main_basesoc_sdram_bankmachine2_consume[2:0]}) 
);
  RAM16SDP4 storage_4_storage_4_0_5_s (
    .DO({DO_25[3],main_basesoc_sdram_bankmachine2_rdport_dat_r[22:20]}),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine2_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine2_produce[2:0]}),
    .DI({GND,builder_rhs_array_muxed0[27:25]}),
    .RAD({GND,main_basesoc_sdram_bankmachine2_consume[2:0]}) 
);
  RAM16SDP4 storage_3_storage_3_0_0_s (
    .DO(main_basesoc_sdram_bankmachine1_rdport_dat_r[3:0]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine1_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine1_produce[2:0]}),
    .DI({builder_rhs_array_muxed0[5:3],builder_rhs_array_muxed5}),
    .RAD({GND,main_basesoc_sdram_bankmachine1_consume[2:0]}) 
);
  RAM16SDP4 storage_3_storage_3_0_1_s (
    .DO(main_basesoc_sdram_bankmachine1_rdport_dat_r[7:4]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine1_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine1_produce[2:0]}),
    .DI(builder_rhs_array_muxed0[9:6]),
    .RAD({GND,main_basesoc_sdram_bankmachine1_consume[2:0]}) 
);
  RAM16SDP4 storage_3_storage_3_0_2_s (
    .DO(main_basesoc_sdram_bankmachine1_rdport_dat_r[11:8]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine1_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine1_produce[2:0]}),
    .DI(builder_rhs_array_muxed0[16:13]),
    .RAD({GND,main_basesoc_sdram_bankmachine1_consume[2:0]}) 
);
  RAM16SDP4 storage_3_storage_3_0_3_s (
    .DO(main_basesoc_sdram_bankmachine1_rdport_dat_r[15:12]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine1_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine1_produce[2:0]}),
    .DI(builder_rhs_array_muxed0[20:17]),
    .RAD({GND,main_basesoc_sdram_bankmachine1_consume[2:0]}) 
);
  RAM16SDP4 storage_3_storage_3_0_4_s (
    .DO(main_basesoc_sdram_bankmachine1_rdport_dat_r[19:16]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine1_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine1_produce[2:0]}),
    .DI(builder_rhs_array_muxed0[24:21]),
    .RAD({GND,main_basesoc_sdram_bankmachine1_consume[2:0]}) 
);
  RAM16SDP4 storage_3_storage_3_0_5_s (
    .DO({DO_26[3],main_basesoc_sdram_bankmachine1_rdport_dat_r[22:20]}),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine1_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine1_produce[2:0]}),
    .DI({GND,builder_rhs_array_muxed0[27:25]}),
    .RAD({GND,main_basesoc_sdram_bankmachine1_consume[2:0]}) 
);
  RAM16SDP4 storage_2_storage_2_0_0_s (
    .DO(main_basesoc_sdram_bankmachine0_rdport_dat_r[3:0]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine0_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine0_produce[2:0]}),
    .DI({builder_rhs_array_muxed0[5:3],builder_rhs_array_muxed5}),
    .RAD({GND,main_basesoc_sdram_bankmachine0_consume[2:0]}) 
);
  RAM16SDP4 storage_2_storage_2_0_1_s (
    .DO(main_basesoc_sdram_bankmachine0_rdport_dat_r[7:4]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine0_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine0_produce[2:0]}),
    .DI(builder_rhs_array_muxed0[9:6]),
    .RAD({GND,main_basesoc_sdram_bankmachine0_consume[2:0]}) 
);
  RAM16SDP4 storage_2_storage_2_0_2_s (
    .DO(main_basesoc_sdram_bankmachine0_rdport_dat_r[11:8]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine0_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine0_produce[2:0]}),
    .DI(builder_rhs_array_muxed0[16:13]),
    .RAD({GND,main_basesoc_sdram_bankmachine0_consume[2:0]}) 
);
  RAM16SDP4 storage_2_storage_2_0_3_s (
    .DO(main_basesoc_sdram_bankmachine0_rdport_dat_r[15:12]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine0_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine0_produce[2:0]}),
    .DI(builder_rhs_array_muxed0[20:17]),
    .RAD({GND,main_basesoc_sdram_bankmachine0_consume[2:0]}) 
);
  RAM16SDP4 storage_2_storage_2_0_4_s (
    .DO(main_basesoc_sdram_bankmachine0_rdport_dat_r[19:16]),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine0_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine0_produce[2:0]}),
    .DI(builder_rhs_array_muxed0[24:21]),
    .RAD({GND,main_basesoc_sdram_bankmachine0_consume[2:0]}) 
);
  RAM16SDP4 storage_2_storage_2_0_5_s (
    .DO({DO_27[3],main_basesoc_sdram_bankmachine0_rdport_dat_r[22:20]}),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_sdram_bankmachine0_wrport_we),
    .WAD({GND,main_basesoc_sdram_bankmachine0_produce[2:0]}),
    .DI({GND,builder_rhs_array_muxed0[27:25]}),
    .RAD({GND,main_basesoc_sdram_bankmachine0_consume[2:0]}) 
);
  RAM16SDP4 storage_1_storage_1_0_0_s (
    .DO({n25306_2,n25307_2,n25308_2,n25309_2}),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_uart_rx_fifo_wrport_we),
    .WAD(main_basesoc_uart_rx_fifo_produce[3:0]),
    .DI(main_basesoc_rx_source_payload_data[3:0]),
    .RAD(main_basesoc_uart_rx_fifo_consume[3:0]) 
);
  RAM16SDP4 storage_1_storage_1_0_1_s (
    .DO({n25302_2,n25303_2,n25304_2,n25305_2}),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_uart_rx_fifo_wrport_we),
    .WAD(main_basesoc_uart_rx_fifo_produce[3:0]),
    .DI(main_basesoc_rx_source_payload_data[7:4]),
    .RAD(main_basesoc_uart_rx_fifo_consume[3:0]) 
);
  RAM16SDP4 storage_storage_0_0_s (
    .DO({n25232_2,n25233_2,n25234_2,n25235_2}),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_uart_tx_fifo_wrport_we),
    .WAD(main_basesoc_uart_tx_fifo_produce[3:0]),
    .DI(builder_interface1_dat_w[3:0]),
    .RAD(main_basesoc_uart_tx_fifo_consume[3:0]) 
);
  RAM16SDP4 storage_storage_0_1_s (
    .DO({n25228_2,n25229_2,n25230_2,n25231_2}),
    .CLK(main_crg_clkout0),
    .WRE(main_basesoc_uart_tx_fifo_wrport_we),
    .WAD(main_basesoc_uart_tx_fifo_produce[3:0]),
    .DI(builder_interface1_dat_w[7:4]),
    .RAD(main_basesoc_uart_tx_fifo_consume[3:0]) 
);
  DHCE DHCE (
    .CLKOUT(sys2x_clk),
    .CLKIN(main_crg_clkout1),
    .CEN(main_gw5ddrphy_stop1) 
);
  DDRDLL DDRDLL (
    .STEP(main_gw5ddrphy_delay1[7:0]),
    .LOCK(main_gw5ddrphy_lock0),
    .CLKIN(sys2x_clk),
    .STOP(main_gw5ddrphy_freeze),
    .UPDNCNTL(n25350_6),
    .RESET(main_crg_reset1) 
);
defparam DDRDLL.SCAL_EN="FALSE";
  OSER4 OSER4 (
    .Q0(main_gw5ddrphy_pad_oddrx2f0),
    .Q1(main_gw5ddrphy0),
    .D3(VCC),
    .D2(GND),
    .D1(VCC),
    .D0(GND),
    .TX1(GND),
    .TX0(GND),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4.TXCLK_POL=1'b0;
  IODELAY IODELAY (
    .DF(main_gw5ddrphy1),
    .DO(main_gw5ddrphy_pad_clk),
    .DI(main_gw5ddrphy_pad_oddrx2f0),
    .SDTAP(GND),
    .VALUE(GND),
    .DLYSTEP({GND,GND,GND,GND,GND,GND,GND,GND}) 
);
defparam IODELAY.ADAPT_EN="FALSE";
defparam IODELAY.C_STATIC_DLY=0;
defparam IODELAY.DYN_DLY_EN="FALSE";
  OSER4 OSER4_1 (
    .Q0(main_gw5ddrphy_pad_oddrx2f1),
    .Q1(main_gw5ddrphy2),
    .D3(main_basesoc_sdram_master_p0_reset_n),
    .D2(main_basesoc_sdram_master_p0_reset_n),
    .D1(main_basesoc_sdram_master_p0_reset_n),
    .D0(main_basesoc_sdram_master_p0_reset_n),
    .TX1(GND),
    .TX0(GND),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_1.TXCLK_POL=1'b0;
  IODELAY IODELAY_1 (
    .DF(main_gw5ddrphy3),
    .DO(ddram_reset_n_d),
    .DI(main_gw5ddrphy_pad_oddrx2f1),
    .SDTAP(GND),
    .VALUE(GND),
    .DLYSTEP({GND,GND,GND,GND,GND,GND,GND,GND}) 
);
defparam IODELAY_1.ADAPT_EN="FALSE";
defparam IODELAY_1.C_STATIC_DLY=0;
defparam IODELAY_1.DYN_DLY_EN="FALSE";
  OSER4 OSER4_2 (
    .Q0(main_gw5ddrphy_pad_oddrx2f2),
    .Q1(main_gw5ddrphy4),
    .D3(main_basesoc_sdram_master_p1_cs_n),
    .D2(main_basesoc_sdram_master_p1_cs_n),
    .D1(main_basesoc_sdram_master_p0_cs_n),
    .D0(main_basesoc_sdram_master_p0_cs_n),
    .TX1(GND),
    .TX0(GND),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_2.TXCLK_POL=1'b0;
  IODELAY IODELAY_2 (
    .DF(main_gw5ddrphy5),
    .DO(ddram_cs_n_d),
    .DI(main_gw5ddrphy_pad_oddrx2f2),
    .SDTAP(GND),
    .VALUE(GND),
    .DLYSTEP({GND,GND,GND,GND,GND,GND,GND,GND}) 
);
defparam IODELAY_2.ADAPT_EN="FALSE";
defparam IODELAY_2.C_STATIC_DLY=0;
defparam IODELAY_2.DYN_DLY_EN="FALSE";
  OSER4 OSER4_3 (
    .Q0(main_gw5ddrphy_pad_oddrx2f3),
    .Q1(main_gw5ddrphy6),
    .D3(main_basesoc_sdram_master_p1_address[0]),
    .D2(main_basesoc_sdram_master_p1_address[0]),
    .D1(main_basesoc_sdram_master_p0_address[0]),
    .D0(main_basesoc_sdram_master_p0_address[0]),
    .TX1(GND),
    .TX0(GND),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_3.TXCLK_POL=1'b0;
  IODELAY IODELAY_3 (
    .DF(main_gw5ddrphy7),
    .DO(ddram_a_d[0]),
    .DI(main_gw5ddrphy_pad_oddrx2f3),
    .SDTAP(GND),
    .VALUE(GND),
    .DLYSTEP({GND,GND,GND,GND,GND,GND,GND,GND}) 
);
defparam IODELAY_3.ADAPT_EN="FALSE";
defparam IODELAY_3.C_STATIC_DLY=0;
defparam IODELAY_3.DYN_DLY_EN="FALSE";
  OSER4 OSER4_4 (
    .Q0(main_gw5ddrphy_pad_oddrx2f4),
    .Q1(main_gw5ddrphy8),
    .D3(main_basesoc_sdram_master_p1_address[1]),
    .D2(main_basesoc_sdram_master_p1_address[1]),
    .D1(main_basesoc_sdram_master_p0_address[1]),
    .D0(main_basesoc_sdram_master_p0_address[1]),
    .TX1(GND),
    .TX0(GND),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_4.TXCLK_POL=1'b0;
  IODELAY IODELAY_4 (
    .DF(main_gw5ddrphy9),
    .DO(ddram_a_d[1]),
    .DI(main_gw5ddrphy_pad_oddrx2f4),
    .SDTAP(GND),
    .VALUE(GND),
    .DLYSTEP({GND,GND,GND,GND,GND,GND,GND,GND}) 
);
defparam IODELAY_4.ADAPT_EN="FALSE";
defparam IODELAY_4.C_STATIC_DLY=0;
defparam IODELAY_4.DYN_DLY_EN="FALSE";
  OSER4 OSER4_5 (
    .Q0(main_gw5ddrphy_pad_oddrx2f5),
    .Q1(main_gw5ddrphy10),
    .D3(main_basesoc_sdram_master_p1_address[2]),
    .D2(main_basesoc_sdram_master_p1_address[2]),
    .D1(main_basesoc_sdram_master_p0_address[2]),
    .D0(main_basesoc_sdram_master_p0_address[2]),
    .TX1(GND),
    .TX0(GND),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_5.TXCLK_POL=1'b0;
  IODELAY IODELAY_5 (
    .DF(main_gw5ddrphy11),
    .DO(ddram_a_d[2]),
    .DI(main_gw5ddrphy_pad_oddrx2f5),
    .SDTAP(GND),
    .VALUE(GND),
    .DLYSTEP({GND,GND,GND,GND,GND,GND,GND,GND}) 
);
defparam IODELAY_5.ADAPT_EN="FALSE";
defparam IODELAY_5.C_STATIC_DLY=0;
defparam IODELAY_5.DYN_DLY_EN="FALSE";
  OSER4 OSER4_6 (
    .Q0(main_gw5ddrphy_pad_oddrx2f6),
    .Q1(main_gw5ddrphy12),
    .D3(main_basesoc_sdram_master_p1_address[3]),
    .D2(main_basesoc_sdram_master_p1_address[3]),
    .D1(main_basesoc_sdram_master_p0_address[3]),
    .D0(main_basesoc_sdram_master_p0_address[3]),
    .TX1(GND),
    .TX0(GND),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_6.TXCLK_POL=1'b0;
  IODELAY IODELAY_6 (
    .DF(main_gw5ddrphy13),
    .DO(ddram_a_d[3]),
    .DI(main_gw5ddrphy_pad_oddrx2f6),
    .SDTAP(GND),
    .VALUE(GND),
    .DLYSTEP({GND,GND,GND,GND,GND,GND,GND,GND}) 
);
defparam IODELAY_6.ADAPT_EN="FALSE";
defparam IODELAY_6.C_STATIC_DLY=0;
defparam IODELAY_6.DYN_DLY_EN="FALSE";
  OSER4 OSER4_7 (
    .Q0(main_gw5ddrphy_pad_oddrx2f7),
    .Q1(main_gw5ddrphy14),
    .D3(main_basesoc_sdram_master_p1_address[4]),
    .D2(main_basesoc_sdram_master_p1_address[4]),
    .D1(main_basesoc_sdram_master_p0_address[4]),
    .D0(main_basesoc_sdram_master_p0_address[4]),
    .TX1(GND),
    .TX0(GND),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_7.TXCLK_POL=1'b0;
  IODELAY IODELAY_7 (
    .DF(main_gw5ddrphy15),
    .DO(ddram_a_d[4]),
    .DI(main_gw5ddrphy_pad_oddrx2f7),
    .SDTAP(GND),
    .VALUE(GND),
    .DLYSTEP({GND,GND,GND,GND,GND,GND,GND,GND}) 
);
defparam IODELAY_7.ADAPT_EN="FALSE";
defparam IODELAY_7.C_STATIC_DLY=0;
defparam IODELAY_7.DYN_DLY_EN="FALSE";
  OSER4 OSER4_8 (
    .Q0(main_gw5ddrphy_pad_oddrx2f8),
    .Q1(main_gw5ddrphy16),
    .D3(main_basesoc_sdram_master_p1_address[5]),
    .D2(main_basesoc_sdram_master_p1_address[5]),
    .D1(main_basesoc_sdram_master_p0_address[5]),
    .D0(main_basesoc_sdram_master_p0_address[5]),
    .TX1(GND),
    .TX0(GND),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_8.TXCLK_POL=1'b0;
  IODELAY IODELAY_8 (
    .DF(main_gw5ddrphy17),
    .DO(ddram_a_d[5]),
    .DI(main_gw5ddrphy_pad_oddrx2f8),
    .SDTAP(GND),
    .VALUE(GND),
    .DLYSTEP({GND,GND,GND,GND,GND,GND,GND,GND}) 
);
defparam IODELAY_8.ADAPT_EN="FALSE";
defparam IODELAY_8.C_STATIC_DLY=0;
defparam IODELAY_8.DYN_DLY_EN="FALSE";
  OSER4 OSER4_9 (
    .Q0(main_gw5ddrphy_pad_oddrx2f9),
    .Q1(main_gw5ddrphy18),
    .D3(main_basesoc_sdram_master_p1_address[6]),
    .D2(main_basesoc_sdram_master_p1_address[6]),
    .D1(main_basesoc_sdram_master_p0_address[6]),
    .D0(main_basesoc_sdram_master_p0_address[6]),
    .TX1(GND),
    .TX0(GND),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_9.TXCLK_POL=1'b0;
  IODELAY IODELAY_9 (
    .DF(main_gw5ddrphy19),
    .DO(ddram_a_d[6]),
    .DI(main_gw5ddrphy_pad_oddrx2f9),
    .SDTAP(GND),
    .VALUE(GND),
    .DLYSTEP({GND,GND,GND,GND,GND,GND,GND,GND}) 
);
defparam IODELAY_9.ADAPT_EN="FALSE";
defparam IODELAY_9.C_STATIC_DLY=0;
defparam IODELAY_9.DYN_DLY_EN="FALSE";
  OSER4 OSER4_10 (
    .Q0(main_gw5ddrphy_pad_oddrx2f10),
    .Q1(main_gw5ddrphy20),
    .D3(main_basesoc_sdram_master_p1_address[7]),
    .D2(main_basesoc_sdram_master_p1_address[7]),
    .D1(main_basesoc_sdram_master_p0_address[7]),
    .D0(main_basesoc_sdram_master_p0_address[7]),
    .TX1(GND),
    .TX0(GND),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_10.TXCLK_POL=1'b0;
  IODELAY IODELAY_10 (
    .DF(main_gw5ddrphy21),
    .DO(ddram_a_d[7]),
    .DI(main_gw5ddrphy_pad_oddrx2f10),
    .SDTAP(GND),
    .VALUE(GND),
    .DLYSTEP({GND,GND,GND,GND,GND,GND,GND,GND}) 
);
defparam IODELAY_10.ADAPT_EN="FALSE";
defparam IODELAY_10.C_STATIC_DLY=0;
defparam IODELAY_10.DYN_DLY_EN="FALSE";
  OSER4 OSER4_11 (
    .Q0(main_gw5ddrphy_pad_oddrx2f11),
    .Q1(main_gw5ddrphy22),
    .D3(main_basesoc_sdram_master_p1_address[8]),
    .D2(main_basesoc_sdram_master_p1_address[8]),
    .D1(main_basesoc_sdram_master_p0_address[8]),
    .D0(main_basesoc_sdram_master_p0_address[8]),
    .TX1(GND),
    .TX0(GND),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_11.TXCLK_POL=1'b0;
  IODELAY IODELAY_11 (
    .DF(main_gw5ddrphy23),
    .DO(ddram_a_d[8]),
    .DI(main_gw5ddrphy_pad_oddrx2f11),
    .SDTAP(GND),
    .VALUE(GND),
    .DLYSTEP({GND,GND,GND,GND,GND,GND,GND,GND}) 
);
defparam IODELAY_11.ADAPT_EN="FALSE";
defparam IODELAY_11.C_STATIC_DLY=0;
defparam IODELAY_11.DYN_DLY_EN="FALSE";
  OSER4 OSER4_12 (
    .Q0(main_gw5ddrphy_pad_oddrx2f12),
    .Q1(main_gw5ddrphy24),
    .D3(main_basesoc_sdram_master_p1_address[9]),
    .D2(main_basesoc_sdram_master_p1_address[9]),
    .D1(main_basesoc_sdram_master_p0_address[9]),
    .D0(main_basesoc_sdram_master_p0_address[9]),
    .TX1(GND),
    .TX0(GND),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_12.TXCLK_POL=1'b0;
  IODELAY IODELAY_12 (
    .DF(main_gw5ddrphy25),
    .DO(ddram_a_d[9]),
    .DI(main_gw5ddrphy_pad_oddrx2f12),
    .SDTAP(GND),
    .VALUE(GND),
    .DLYSTEP({GND,GND,GND,GND,GND,GND,GND,GND}) 
);
defparam IODELAY_12.ADAPT_EN="FALSE";
defparam IODELAY_12.C_STATIC_DLY=0;
defparam IODELAY_12.DYN_DLY_EN="FALSE";
  OSER4 OSER4_13 (
    .Q0(main_gw5ddrphy_pad_oddrx2f13),
    .Q1(main_gw5ddrphy26),
    .D3(main_basesoc_sdram_master_p1_address[10]),
    .D2(main_basesoc_sdram_master_p1_address[10]),
    .D1(main_basesoc_sdram_master_p0_address[10]),
    .D0(main_basesoc_sdram_master_p0_address[10]),
    .TX1(GND),
    .TX0(GND),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_13.TXCLK_POL=1'b0;
  IODELAY IODELAY_13 (
    .DF(main_gw5ddrphy27),
    .DO(ddram_a_d[10]),
    .DI(main_gw5ddrphy_pad_oddrx2f13),
    .SDTAP(GND),
    .VALUE(GND),
    .DLYSTEP({GND,GND,GND,GND,GND,GND,GND,GND}) 
);
defparam IODELAY_13.ADAPT_EN="FALSE";
defparam IODELAY_13.C_STATIC_DLY=0;
defparam IODELAY_13.DYN_DLY_EN="FALSE";
  OSER4 OSER4_14 (
    .Q0(main_gw5ddrphy_pad_oddrx2f14),
    .Q1(main_gw5ddrphy28),
    .D3(main_basesoc_sdram_master_p1_address[11]),
    .D2(main_basesoc_sdram_master_p1_address[11]),
    .D1(main_basesoc_sdram_master_p0_address[11]),
    .D0(main_basesoc_sdram_master_p0_address[11]),
    .TX1(GND),
    .TX0(GND),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_14.TXCLK_POL=1'b0;
  IODELAY IODELAY_14 (
    .DF(main_gw5ddrphy29),
    .DO(ddram_a_d[11]),
    .DI(main_gw5ddrphy_pad_oddrx2f14),
    .SDTAP(GND),
    .VALUE(GND),
    .DLYSTEP({GND,GND,GND,GND,GND,GND,GND,GND}) 
);
defparam IODELAY_14.ADAPT_EN="FALSE";
defparam IODELAY_14.C_STATIC_DLY=0;
defparam IODELAY_14.DYN_DLY_EN="FALSE";
  OSER4 OSER4_15 (
    .Q0(main_gw5ddrphy_pad_oddrx2f15),
    .Q1(main_gw5ddrphy30),
    .D3(main_basesoc_sdram_master_p1_address[12]),
    .D2(main_basesoc_sdram_master_p1_address[12]),
    .D1(main_basesoc_sdram_master_p0_address[12]),
    .D0(main_basesoc_sdram_master_p0_address[12]),
    .TX1(GND),
    .TX0(GND),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_15.TXCLK_POL=1'b0;
  IODELAY IODELAY_15 (
    .DF(main_gw5ddrphy31),
    .DO(ddram_a_d[12]),
    .DI(main_gw5ddrphy_pad_oddrx2f15),
    .SDTAP(GND),
    .VALUE(GND),
    .DLYSTEP({GND,GND,GND,GND,GND,GND,GND,GND}) 
);
defparam IODELAY_15.ADAPT_EN="FALSE";
defparam IODELAY_15.C_STATIC_DLY=0;
defparam IODELAY_15.DYN_DLY_EN="FALSE";
  OSER4 OSER4_16 (
    .Q0(main_gw5ddrphy_pad_oddrx2f16),
    .Q1(main_gw5ddrphy32),
    .D3(main_basesoc_sdram_master_p1_address[13]),
    .D2(main_basesoc_sdram_master_p1_address[13]),
    .D1(main_basesoc_sdram_master_p0_address[13]),
    .D0(main_basesoc_sdram_master_p0_address[13]),
    .TX1(GND),
    .TX0(GND),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_16.TXCLK_POL=1'b0;
  IODELAY IODELAY_16 (
    .DF(main_gw5ddrphy33),
    .DO(ddram_a_d[13]),
    .DI(main_gw5ddrphy_pad_oddrx2f16),
    .SDTAP(GND),
    .VALUE(GND),
    .DLYSTEP({GND,GND,GND,GND,GND,GND,GND,GND}) 
);
defparam IODELAY_16.ADAPT_EN="FALSE";
defparam IODELAY_16.C_STATIC_DLY=0;
defparam IODELAY_16.DYN_DLY_EN="FALSE";
  OSER4 OSER4_17 (
    .Q0(main_gw5ddrphy_pad_oddrx2f17),
    .Q1(main_gw5ddrphy34),
    .D3(main_basesoc_sdram_master_p1_address[14]),
    .D2(main_basesoc_sdram_master_p1_address[14]),
    .D1(main_basesoc_sdram_master_p0_address[14]),
    .D0(main_basesoc_sdram_master_p0_address[14]),
    .TX1(GND),
    .TX0(GND),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_17.TXCLK_POL=1'b0;
  IODELAY IODELAY_17 (
    .DF(main_gw5ddrphy35),
    .DO(ddram_a_d[14]),
    .DI(main_gw5ddrphy_pad_oddrx2f17),
    .SDTAP(GND),
    .VALUE(GND),
    .DLYSTEP({GND,GND,GND,GND,GND,GND,GND,GND}) 
);
defparam IODELAY_17.ADAPT_EN="FALSE";
defparam IODELAY_17.C_STATIC_DLY=0;
defparam IODELAY_17.DYN_DLY_EN="FALSE";
  OSER4 OSER4_18 (
    .Q0(main_gw5ddrphy_pad_oddrx2f18),
    .Q1(main_gw5ddrphy36),
    .D3(main_basesoc_sdram_master_p1_bank[0]),
    .D2(main_basesoc_sdram_master_p1_bank[0]),
    .D1(main_basesoc_sdram_master_p0_bank[0]),
    .D0(main_basesoc_sdram_master_p0_bank[0]),
    .TX1(GND),
    .TX0(GND),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_18.TXCLK_POL=1'b0;
  IODELAY IODELAY_18 (
    .DF(main_gw5ddrphy37),
    .DO(ddram_ba_d[0]),
    .DI(main_gw5ddrphy_pad_oddrx2f18),
    .SDTAP(GND),
    .VALUE(GND),
    .DLYSTEP({GND,GND,GND,GND,GND,GND,GND,GND}) 
);
defparam IODELAY_18.ADAPT_EN="FALSE";
defparam IODELAY_18.C_STATIC_DLY=0;
defparam IODELAY_18.DYN_DLY_EN="FALSE";
  OSER4 OSER4_19 (
    .Q0(main_gw5ddrphy_pad_oddrx2f19),
    .Q1(main_gw5ddrphy38),
    .D3(main_basesoc_sdram_master_p1_bank[1]),
    .D2(main_basesoc_sdram_master_p1_bank[1]),
    .D1(main_basesoc_sdram_master_p0_bank[1]),
    .D0(main_basesoc_sdram_master_p0_bank[1]),
    .TX1(GND),
    .TX0(GND),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_19.TXCLK_POL=1'b0;
  IODELAY IODELAY_19 (
    .DF(main_gw5ddrphy39),
    .DO(ddram_ba_d[1]),
    .DI(main_gw5ddrphy_pad_oddrx2f19),
    .SDTAP(GND),
    .VALUE(GND),
    .DLYSTEP({GND,GND,GND,GND,GND,GND,GND,GND}) 
);
defparam IODELAY_19.ADAPT_EN="FALSE";
defparam IODELAY_19.C_STATIC_DLY=0;
defparam IODELAY_19.DYN_DLY_EN="FALSE";
  OSER4 OSER4_20 (
    .Q0(main_gw5ddrphy_pad_oddrx2f20),
    .Q1(main_gw5ddrphy40),
    .D3(main_basesoc_sdram_master_p1_bank[2]),
    .D2(main_basesoc_sdram_master_p1_bank[2]),
    .D1(main_basesoc_sdram_master_p0_bank[2]),
    .D0(main_basesoc_sdram_master_p0_bank[2]),
    .TX1(GND),
    .TX0(GND),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_20.TXCLK_POL=1'b0;
  IODELAY IODELAY_20 (
    .DF(main_gw5ddrphy41),
    .DO(ddram_ba_d[2]),
    .DI(main_gw5ddrphy_pad_oddrx2f20),
    .SDTAP(GND),
    .VALUE(GND),
    .DLYSTEP({GND,GND,GND,GND,GND,GND,GND,GND}) 
);
defparam IODELAY_20.ADAPT_EN="FALSE";
defparam IODELAY_20.C_STATIC_DLY=0;
defparam IODELAY_20.DYN_DLY_EN="FALSE";
  OSER4 OSER4_21 (
    .Q0(main_gw5ddrphy_pad_oddrx2f21),
    .Q1(main_gw5ddrphy42),
    .D3(main_basesoc_sdram_master_p1_ras_n),
    .D2(main_basesoc_sdram_master_p1_ras_n),
    .D1(main_basesoc_sdram_master_p0_ras_n),
    .D0(main_basesoc_sdram_master_p0_ras_n),
    .TX1(GND),
    .TX0(GND),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_21.TXCLK_POL=1'b0;
  IODELAY IODELAY_21 (
    .DF(main_gw5ddrphy43),
    .DO(ddram_ras_n_d),
    .DI(main_gw5ddrphy_pad_oddrx2f21),
    .SDTAP(GND),
    .VALUE(GND),
    .DLYSTEP({GND,GND,GND,GND,GND,GND,GND,GND}) 
);
defparam IODELAY_21.ADAPT_EN="FALSE";
defparam IODELAY_21.C_STATIC_DLY=0;
defparam IODELAY_21.DYN_DLY_EN="FALSE";
  OSER4 OSER4_22 (
    .Q0(main_gw5ddrphy_pad_oddrx2f22),
    .Q1(main_gw5ddrphy44),
    .D3(main_basesoc_sdram_master_p1_cas_n),
    .D2(main_basesoc_sdram_master_p1_cas_n),
    .D1(main_basesoc_sdram_master_p0_cas_n),
    .D0(main_basesoc_sdram_master_p0_cas_n),
    .TX1(GND),
    .TX0(GND),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_22.TXCLK_POL=1'b0;
  IODELAY IODELAY_22 (
    .DF(main_gw5ddrphy45),
    .DO(ddram_cas_n_d),
    .DI(main_gw5ddrphy_pad_oddrx2f22),
    .SDTAP(GND),
    .VALUE(GND),
    .DLYSTEP({GND,GND,GND,GND,GND,GND,GND,GND}) 
);
defparam IODELAY_22.ADAPT_EN="FALSE";
defparam IODELAY_22.C_STATIC_DLY=0;
defparam IODELAY_22.DYN_DLY_EN="FALSE";
  OSER4 OSER4_23 (
    .Q0(main_gw5ddrphy_pad_oddrx2f23),
    .Q1(main_gw5ddrphy46),
    .D3(main_basesoc_sdram_master_p1_we_n),
    .D2(main_basesoc_sdram_master_p1_we_n),
    .D1(main_basesoc_sdram_master_p0_we_n),
    .D0(main_basesoc_sdram_master_p0_we_n),
    .TX1(GND),
    .TX0(GND),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_23.TXCLK_POL=1'b0;
  IODELAY IODELAY_23 (
    .DF(main_gw5ddrphy47),
    .DO(ddram_we_n_d),
    .DI(main_gw5ddrphy_pad_oddrx2f23),
    .SDTAP(GND),
    .VALUE(GND),
    .DLYSTEP({GND,GND,GND,GND,GND,GND,GND,GND}) 
);
defparam IODELAY_23.ADAPT_EN="FALSE";
defparam IODELAY_23.C_STATIC_DLY=0;
defparam IODELAY_23.DYN_DLY_EN="FALSE";
  OSER4 OSER4_24 (
    .Q0(main_gw5ddrphy_pad_oddrx2f24),
    .Q1(main_gw5ddrphy48),
    .D3(main_basesoc_sdram_master_p0_cke),
    .D2(main_basesoc_sdram_master_p0_cke),
    .D1(main_basesoc_sdram_master_p0_cke),
    .D0(main_basesoc_sdram_master_p0_cke),
    .TX1(GND),
    .TX0(GND),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_24.TXCLK_POL=1'b0;
  IODELAY IODELAY_24 (
    .DF(main_gw5ddrphy49),
    .DO(ddram_cke_d),
    .DI(main_gw5ddrphy_pad_oddrx2f24),
    .SDTAP(GND),
    .VALUE(GND),
    .DLYSTEP({GND,GND,GND,GND,GND,GND,GND,GND}) 
);
defparam IODELAY_24.ADAPT_EN="FALSE";
defparam IODELAY_24.C_STATIC_DLY=0;
defparam IODELAY_24.DYN_DLY_EN="FALSE";
  OSER4 OSER4_25 (
    .Q0(main_gw5ddrphy_pad_oddrx2f25),
    .Q1(main_gw5ddrphy50),
    .D3(main_basesoc_sdram_master_p0_odt),
    .D2(main_basesoc_sdram_master_p0_odt),
    .D1(main_basesoc_sdram_master_p0_odt),
    .D0(main_basesoc_sdram_master_p0_odt),
    .TX1(GND),
    .TX0(GND),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .RESET(sys_rst) 
);
defparam OSER4_25.TXCLK_POL=1'b0;
  IODELAY IODELAY_25 (
    .DF(main_gw5ddrphy51),
    .DO(ddram_odt_d),
    .DI(main_gw5ddrphy_pad_oddrx2f25),
    .SDTAP(GND),
    .VALUE(GND),
    .DLYSTEP({GND,GND,GND,GND,GND,GND,GND,GND}) 
);
defparam IODELAY_25.ADAPT_EN="FALSE";
defparam IODELAY_25.C_STATIC_DLY=0;
defparam IODELAY_25.DYN_DLY_EN="FALSE";
  DQS DQS (
    .DQSR90(main_gw5ddrphy_dqsr900),
    .DQSW0(main_gw5ddrphy_dqsw0),
    .DQSW270(main_gw5ddrphy_dqsw2700),
    .RPOINT(main_gw5ddrphy_rdpntr0[2:0]),
    .WPOINT(main_gw5ddrphy_wrpntr0[2:0]),
    .RVALID(main_gw5ddrphy_datavalid[0]),
    .RBURST(main_gw5ddrphy_burstdet0),
    .RFLAG(main_gw5ddrphy52),
    .WFLAG(main_gw5ddrphy53),
    .DQSIN(main_gw5ddrphy_dqs_i0),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .READ({main_gw5ddrphy_dqs_re,main_gw5ddrphy_dqs_re,main_gw5ddrphy_dqs_re,main_gw5ddrphy_dqs_re}),
    .RCLKSEL(main_gw5ddrphy_rdly0[2:0]),
    .DLLSTEP(main_gw5ddrphy_delay1[7:0]),
    .WSTEP({GND,GND,GND,GND,GND,GND,GND,GND}),
    .RLOADN(GND),
    .RMOVE(GND),
    .RDIR(VCC),
    .WLOADN(GND),
    .WMOVE(GND),
    .WDIR(VCC),
    .HOLD(n25466_3) 
);
defparam DQS.DQS_MODE="X2_DDR3";
  OSER4_MEM OSER4_MEM (
    .Q0(main_gw5ddrphy_dqs_o0),
    .Q1(main_gw5ddrphy_dqs_o_oen0),
    .D0(GND),
    .D1(VCC),
    .D2(GND),
    .D3(VCC),
    .TX0(n25481_7),
    .TX1(n25483_7),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw0),
    .RESET(sys_rst) 
);
defparam OSER4_MEM.TCLK_SOURCE="DQSW";
defparam OSER4_MEM.TXCLK_POL=1'b1;
  OSER4_MEM OSER4_MEM_1 (
    .Q0(ddram_dm_d[0]),
    .Q1(main_gw5ddrphy54),
    .D0(main_gw5ddrphy_dm_o_data_muxed0[0]),
    .D1(main_gw5ddrphy_dm_o_data_muxed0[1]),
    .D2(main_gw5ddrphy_dm_o_data_muxed0[2]),
    .D3(main_gw5ddrphy_dm_o_data_muxed0[3]),
    .TX0(GND),
    .TX1(GND),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2700),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_1.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_1.TXCLK_POL=1'b0;
  OSER4_MEM OSER4_MEM_2 (
    .Q0(main_gw5ddrphy_dq_o0),
    .Q1(main_gw5ddrphy_dq_o_oen0),
    .D0(main_gw5ddrphy_dq_o_data_muxed0[0]),
    .D1(main_gw5ddrphy_dq_o_data_muxed0[1]),
    .D2(main_gw5ddrphy_dq_o_data_muxed0[2]),
    .D3(main_gw5ddrphy_dq_o_data_muxed0[3]),
    .TX0(n25489_5),
    .TX1(n25489_5),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2700),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_2.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_2.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM (
    .Q0(main_gw5ddrphy_bitslip0_i[0]),
    .Q1(main_gw5ddrphy_bitslip0_i[1]),
    .Q2(main_gw5ddrphy_bitslip0_i[2]),
    .Q3(main_gw5ddrphy_bitslip0_i[3]),
    .PCLK(main_crg_clkout0),
    .D(main_gw5ddrphy_dq_i0),
    .ICLK(main_gw5ddrphy_dqsr900),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .CALIB(GND),
    .WADDR(main_gw5ddrphy_wrpntr0[2:0]),
    .RADDR(main_gw5ddrphy_rdpntr0[2:0]) 
);
  OSER4_MEM OSER4_MEM_3 (
    .Q0(main_gw5ddrphy_dq_o1),
    .Q1(main_gw5ddrphy_dq_o_oen1),
    .D0(main_gw5ddrphy_dq_o_data_muxed1[0]),
    .D1(main_gw5ddrphy_dq_o_data_muxed1[1]),
    .D2(main_gw5ddrphy_dq_o_data_muxed1[2]),
    .D3(main_gw5ddrphy_dq_o_data_muxed1[3]),
    .TX0(n25489_5),
    .TX1(n25489_5),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2700),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_3.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_3.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_1 (
    .Q0(main_gw5ddrphy_bitslip1_i[0]),
    .Q1(main_gw5ddrphy_bitslip1_i[1]),
    .Q2(main_gw5ddrphy_bitslip1_i[2]),
    .Q3(main_gw5ddrphy_bitslip1_i[3]),
    .PCLK(main_crg_clkout0),
    .D(main_gw5ddrphy_dq_i1),
    .ICLK(main_gw5ddrphy_dqsr900),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .CALIB(GND),
    .WADDR(main_gw5ddrphy_wrpntr0[2:0]),
    .RADDR(main_gw5ddrphy_rdpntr0[2:0]) 
);
  OSER4_MEM OSER4_MEM_4 (
    .Q0(main_gw5ddrphy_dq_o2),
    .Q1(main_gw5ddrphy_dq_o_oen2),
    .D0(main_gw5ddrphy_dq_o_data_muxed2[0]),
    .D1(main_gw5ddrphy_dq_o_data_muxed2[1]),
    .D2(main_gw5ddrphy_dq_o_data_muxed2[2]),
    .D3(main_gw5ddrphy_dq_o_data_muxed2[3]),
    .TX0(n25489_5),
    .TX1(n25489_5),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2700),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_4.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_4.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_2 (
    .Q0(main_gw5ddrphy_bitslip2_i[0]),
    .Q1(main_gw5ddrphy_bitslip2_i[1]),
    .Q2(main_gw5ddrphy_bitslip2_i[2]),
    .Q3(main_gw5ddrphy_bitslip2_i[3]),
    .PCLK(main_crg_clkout0),
    .D(main_gw5ddrphy_dq_i2),
    .ICLK(main_gw5ddrphy_dqsr900),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .CALIB(GND),
    .WADDR(main_gw5ddrphy_wrpntr0[2:0]),
    .RADDR(main_gw5ddrphy_rdpntr0[2:0]) 
);
  OSER4_MEM OSER4_MEM_5 (
    .Q0(main_gw5ddrphy_dq_o3),
    .Q1(main_gw5ddrphy_dq_o_oen3),
    .D0(main_gw5ddrphy_dq_o_data_muxed3[0]),
    .D1(main_gw5ddrphy_dq_o_data_muxed3[1]),
    .D2(main_gw5ddrphy_dq_o_data_muxed3[2]),
    .D3(main_gw5ddrphy_dq_o_data_muxed3[3]),
    .TX0(n25489_5),
    .TX1(n25489_5),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2700),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_5.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_5.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_3 (
    .Q0(main_gw5ddrphy_bitslip3_i[0]),
    .Q1(main_gw5ddrphy_bitslip3_i[1]),
    .Q2(main_gw5ddrphy_bitslip3_i[2]),
    .Q3(main_gw5ddrphy_bitslip3_i[3]),
    .PCLK(main_crg_clkout0),
    .D(main_gw5ddrphy_dq_i3),
    .ICLK(main_gw5ddrphy_dqsr900),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .CALIB(GND),
    .WADDR(main_gw5ddrphy_wrpntr0[2:0]),
    .RADDR(main_gw5ddrphy_rdpntr0[2:0]) 
);
  OSER4_MEM OSER4_MEM_6 (
    .Q0(main_gw5ddrphy_dq_o4),
    .Q1(main_gw5ddrphy_dq_o_oen4),
    .D0(main_gw5ddrphy_dq_o_data_muxed4[0]),
    .D1(main_gw5ddrphy_dq_o_data_muxed4[1]),
    .D2(main_gw5ddrphy_dq_o_data_muxed4[2]),
    .D3(main_gw5ddrphy_dq_o_data_muxed4[3]),
    .TX0(n25489_5),
    .TX1(n25489_5),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2700),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_6.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_6.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_4 (
    .Q0(main_gw5ddrphy_bitslip4_i[0]),
    .Q1(main_gw5ddrphy_bitslip4_i[1]),
    .Q2(main_gw5ddrphy_bitslip4_i[2]),
    .Q3(main_gw5ddrphy_bitslip4_i[3]),
    .PCLK(main_crg_clkout0),
    .D(main_gw5ddrphy_dq_i4),
    .ICLK(main_gw5ddrphy_dqsr900),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .CALIB(GND),
    .WADDR(main_gw5ddrphy_wrpntr0[2:0]),
    .RADDR(main_gw5ddrphy_rdpntr0[2:0]) 
);
  OSER4_MEM OSER4_MEM_7 (
    .Q0(main_gw5ddrphy_dq_o5),
    .Q1(main_gw5ddrphy_dq_o_oen5),
    .D0(main_gw5ddrphy_dq_o_data_muxed5[0]),
    .D1(main_gw5ddrphy_dq_o_data_muxed5[1]),
    .D2(main_gw5ddrphy_dq_o_data_muxed5[2]),
    .D3(main_gw5ddrphy_dq_o_data_muxed5[3]),
    .TX0(n25489_5),
    .TX1(n25489_5),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2700),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_7.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_7.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_5 (
    .Q0(main_gw5ddrphy_bitslip5_i[0]),
    .Q1(main_gw5ddrphy_bitslip5_i[1]),
    .Q2(main_gw5ddrphy_bitslip5_i[2]),
    .Q3(main_gw5ddrphy_bitslip5_i[3]),
    .PCLK(main_crg_clkout0),
    .D(main_gw5ddrphy_dq_i5),
    .ICLK(main_gw5ddrphy_dqsr900),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .CALIB(GND),
    .WADDR(main_gw5ddrphy_wrpntr0[2:0]),
    .RADDR(main_gw5ddrphy_rdpntr0[2:0]) 
);
  OSER4_MEM OSER4_MEM_8 (
    .Q0(main_gw5ddrphy_dq_o6),
    .Q1(main_gw5ddrphy_dq_o_oen6),
    .D0(main_gw5ddrphy_dq_o_data_muxed6[0]),
    .D1(main_gw5ddrphy_dq_o_data_muxed6[1]),
    .D2(main_gw5ddrphy_dq_o_data_muxed6[2]),
    .D3(main_gw5ddrphy_dq_o_data_muxed6[3]),
    .TX0(n25489_5),
    .TX1(n25489_5),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2700),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_8.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_8.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_6 (
    .Q0(main_gw5ddrphy_bitslip6_i[0]),
    .Q1(main_gw5ddrphy_bitslip6_i[1]),
    .Q2(main_gw5ddrphy_bitslip6_i[2]),
    .Q3(main_gw5ddrphy_bitslip6_i[3]),
    .PCLK(main_crg_clkout0),
    .D(main_gw5ddrphy_dq_i6),
    .ICLK(main_gw5ddrphy_dqsr900),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .CALIB(GND),
    .WADDR(main_gw5ddrphy_wrpntr0[2:0]),
    .RADDR(main_gw5ddrphy_rdpntr0[2:0]) 
);
  OSER4_MEM OSER4_MEM_9 (
    .Q0(main_gw5ddrphy_dq_o7),
    .Q1(main_gw5ddrphy_dq_o_oen7),
    .D0(main_gw5ddrphy_dq_o_data_muxed7[0]),
    .D1(main_gw5ddrphy_dq_o_data_muxed7[1]),
    .D2(main_gw5ddrphy_dq_o_data_muxed7[2]),
    .D3(main_gw5ddrphy_dq_o_data_muxed7[3]),
    .TX0(n25489_5),
    .TX1(n25489_5),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2700),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_9.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_9.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_7 (
    .Q0(main_gw5ddrphy_bitslip7_i[0]),
    .Q1(main_gw5ddrphy_bitslip7_i[1]),
    .Q2(main_gw5ddrphy_bitslip7_i[2]),
    .Q3(main_gw5ddrphy_bitslip7_i[3]),
    .PCLK(main_crg_clkout0),
    .D(main_gw5ddrphy_dq_i7),
    .ICLK(main_gw5ddrphy_dqsr900),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .CALIB(GND),
    .WADDR(main_gw5ddrphy_wrpntr0[2:0]),
    .RADDR(main_gw5ddrphy_rdpntr0[2:0]) 
);
  DQS DQS_1 (
    .DQSR90(main_gw5ddrphy_dqsr901),
    .DQSW0(main_gw5ddrphy_dqsw1),
    .DQSW270(main_gw5ddrphy_dqsw2701),
    .RPOINT(main_gw5ddrphy_rdpntr1[2:0]),
    .WPOINT(main_gw5ddrphy_wrpntr1[2:0]),
    .RVALID(main_gw5ddrphy_datavalid[1]),
    .RBURST(main_gw5ddrphy_burstdet1),
    .RFLAG(main_gw5ddrphy55),
    .WFLAG(main_gw5ddrphy56),
    .DQSIN(main_gw5ddrphy_dqs_i1),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .READ({main_gw5ddrphy_dqs_re,main_gw5ddrphy_dqs_re,main_gw5ddrphy_dqs_re,main_gw5ddrphy_dqs_re}),
    .RCLKSEL(main_gw5ddrphy_rdly1[2:0]),
    .DLLSTEP(main_gw5ddrphy_delay1[7:0]),
    .WSTEP({GND,GND,GND,GND,GND,GND,GND,GND}),
    .RLOADN(GND),
    .RMOVE(GND),
    .RDIR(VCC),
    .WLOADN(GND),
    .WMOVE(GND),
    .WDIR(VCC),
    .HOLD(n25561_3) 
);
defparam DQS_1.DQS_MODE="X2_DDR3";
  OSER4_MEM OSER4_MEM_10 (
    .Q0(main_gw5ddrphy_dqs_o1),
    .Q1(main_gw5ddrphy_dqs_o_oen1),
    .D0(GND),
    .D1(VCC),
    .D2(GND),
    .D3(VCC),
    .TX0(n25481_7),
    .TX1(n25483_7),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw1),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_10.TCLK_SOURCE="DQSW";
defparam OSER4_MEM_10.TXCLK_POL=1'b1;
  OSER4_MEM OSER4_MEM_11 (
    .Q0(ddram_dm_d[1]),
    .Q1(main_gw5ddrphy57),
    .D0(main_gw5ddrphy_dm_o_data_muxed1[0]),
    .D1(main_gw5ddrphy_dm_o_data_muxed1[1]),
    .D2(main_gw5ddrphy_dm_o_data_muxed1[2]),
    .D3(main_gw5ddrphy_dm_o_data_muxed1[3]),
    .TX0(GND),
    .TX1(GND),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2701),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_11.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_11.TXCLK_POL=1'b0;
  OSER4_MEM OSER4_MEM_12 (
    .Q0(main_gw5ddrphy_dq_o8),
    .Q1(main_gw5ddrphy_dq_o_oen8),
    .D0(main_gw5ddrphy_dq_o_data_muxed8[0]),
    .D1(main_gw5ddrphy_dq_o_data_muxed8[1]),
    .D2(main_gw5ddrphy_dq_o_data_muxed8[2]),
    .D3(main_gw5ddrphy_dq_o_data_muxed8[3]),
    .TX0(n25489_5),
    .TX1(n25489_5),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2701),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_12.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_12.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_8 (
    .Q0(main_gw5ddrphy_bitslip8_i[0]),
    .Q1(main_gw5ddrphy_bitslip8_i[1]),
    .Q2(main_gw5ddrphy_bitslip8_i[2]),
    .Q3(main_gw5ddrphy_bitslip8_i[3]),
    .PCLK(main_crg_clkout0),
    .D(main_gw5ddrphy_dq_i8),
    .ICLK(main_gw5ddrphy_dqsr901),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .CALIB(GND),
    .WADDR(main_gw5ddrphy_wrpntr1[2:0]),
    .RADDR(main_gw5ddrphy_rdpntr1[2:0]) 
);
  OSER4_MEM OSER4_MEM_13 (
    .Q0(main_gw5ddrphy_dq_o9),
    .Q1(main_gw5ddrphy_dq_o_oen9),
    .D0(main_gw5ddrphy_dq_o_data_muxed9[0]),
    .D1(main_gw5ddrphy_dq_o_data_muxed9[1]),
    .D2(main_gw5ddrphy_dq_o_data_muxed9[2]),
    .D3(main_gw5ddrphy_dq_o_data_muxed9[3]),
    .TX0(n25489_5),
    .TX1(n25489_5),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2701),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_13.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_13.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_9 (
    .Q0(main_gw5ddrphy_bitslip9_i[0]),
    .Q1(main_gw5ddrphy_bitslip9_i[1]),
    .Q2(main_gw5ddrphy_bitslip9_i[2]),
    .Q3(main_gw5ddrphy_bitslip9_i[3]),
    .PCLK(main_crg_clkout0),
    .D(main_gw5ddrphy_dq_i9),
    .ICLK(main_gw5ddrphy_dqsr901),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .CALIB(GND),
    .WADDR(main_gw5ddrphy_wrpntr1[2:0]),
    .RADDR(main_gw5ddrphy_rdpntr1[2:0]) 
);
  OSER4_MEM OSER4_MEM_14 (
    .Q0(main_gw5ddrphy_dq_o10),
    .Q1(main_gw5ddrphy_dq_o_oen10),
    .D0(main_gw5ddrphy_dq_o_data_muxed10[0]),
    .D1(main_gw5ddrphy_dq_o_data_muxed10[1]),
    .D2(main_gw5ddrphy_dq_o_data_muxed10[2]),
    .D3(main_gw5ddrphy_dq_o_data_muxed10[3]),
    .TX0(n25489_5),
    .TX1(n25489_5),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2701),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_14.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_14.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_10 (
    .Q0(main_gw5ddrphy_bitslip10_i[0]),
    .Q1(main_gw5ddrphy_bitslip10_i[1]),
    .Q2(main_gw5ddrphy_bitslip10_i[2]),
    .Q3(main_gw5ddrphy_bitslip10_i[3]),
    .PCLK(main_crg_clkout0),
    .D(main_gw5ddrphy_dq_i10),
    .ICLK(main_gw5ddrphy_dqsr901),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .CALIB(GND),
    .WADDR(main_gw5ddrphy_wrpntr1[2:0]),
    .RADDR(main_gw5ddrphy_rdpntr1[2:0]) 
);
  OSER4_MEM OSER4_MEM_15 (
    .Q0(main_gw5ddrphy_dq_o11),
    .Q1(main_gw5ddrphy_dq_o_oen11),
    .D0(main_gw5ddrphy_dq_o_data_muxed11[0]),
    .D1(main_gw5ddrphy_dq_o_data_muxed11[1]),
    .D2(main_gw5ddrphy_dq_o_data_muxed11[2]),
    .D3(main_gw5ddrphy_dq_o_data_muxed11[3]),
    .TX0(n25489_5),
    .TX1(n25489_5),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2701),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_15.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_15.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_11 (
    .Q0(main_gw5ddrphy_bitslip11_i[0]),
    .Q1(main_gw5ddrphy_bitslip11_i[1]),
    .Q2(main_gw5ddrphy_bitslip11_i[2]),
    .Q3(main_gw5ddrphy_bitslip11_i[3]),
    .PCLK(main_crg_clkout0),
    .D(main_gw5ddrphy_dq_i11),
    .ICLK(main_gw5ddrphy_dqsr901),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .CALIB(GND),
    .WADDR(main_gw5ddrphy_wrpntr1[2:0]),
    .RADDR(main_gw5ddrphy_rdpntr1[2:0]) 
);
  OSER4_MEM OSER4_MEM_16 (
    .Q0(main_gw5ddrphy_dq_o12),
    .Q1(main_gw5ddrphy_dq_o_oen12),
    .D0(main_gw5ddrphy_dq_o_data_muxed12[0]),
    .D1(main_gw5ddrphy_dq_o_data_muxed12[1]),
    .D2(main_gw5ddrphy_dq_o_data_muxed12[2]),
    .D3(main_gw5ddrphy_dq_o_data_muxed12[3]),
    .TX0(n25489_5),
    .TX1(n25489_5),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2701),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_16.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_16.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_12 (
    .Q0(main_gw5ddrphy_bitslip12_i[0]),
    .Q1(main_gw5ddrphy_bitslip12_i[1]),
    .Q2(main_gw5ddrphy_bitslip12_i[2]),
    .Q3(main_gw5ddrphy_bitslip12_i[3]),
    .PCLK(main_crg_clkout0),
    .D(main_gw5ddrphy_dq_i12),
    .ICLK(main_gw5ddrphy_dqsr901),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .CALIB(GND),
    .WADDR(main_gw5ddrphy_wrpntr1[2:0]),
    .RADDR(main_gw5ddrphy_rdpntr1[2:0]) 
);
  OSER4_MEM OSER4_MEM_17 (
    .Q0(main_gw5ddrphy_dq_o13),
    .Q1(main_gw5ddrphy_dq_o_oen13),
    .D0(main_gw5ddrphy_dq_o_data_muxed13[0]),
    .D1(main_gw5ddrphy_dq_o_data_muxed13[1]),
    .D2(main_gw5ddrphy_dq_o_data_muxed13[2]),
    .D3(main_gw5ddrphy_dq_o_data_muxed13[3]),
    .TX0(n25489_5),
    .TX1(n25489_5),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2701),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_17.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_17.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_13 (
    .Q0(main_gw5ddrphy_bitslip13_i[0]),
    .Q1(main_gw5ddrphy_bitslip13_i[1]),
    .Q2(main_gw5ddrphy_bitslip13_i[2]),
    .Q3(main_gw5ddrphy_bitslip13_i[3]),
    .PCLK(main_crg_clkout0),
    .D(main_gw5ddrphy_dq_i13),
    .ICLK(main_gw5ddrphy_dqsr901),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .CALIB(GND),
    .WADDR(main_gw5ddrphy_wrpntr1[2:0]),
    .RADDR(main_gw5ddrphy_rdpntr1[2:0]) 
);
  OSER4_MEM OSER4_MEM_18 (
    .Q0(main_gw5ddrphy_dq_o14),
    .Q1(main_gw5ddrphy_dq_o_oen14),
    .D0(main_gw5ddrphy_dq_o_data_muxed14[0]),
    .D1(main_gw5ddrphy_dq_o_data_muxed14[1]),
    .D2(main_gw5ddrphy_dq_o_data_muxed14[2]),
    .D3(main_gw5ddrphy_dq_o_data_muxed14[3]),
    .TX0(n25489_5),
    .TX1(n25489_5),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2701),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_18.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_18.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_14 (
    .Q0(main_gw5ddrphy_bitslip14_i[0]),
    .Q1(main_gw5ddrphy_bitslip14_i[1]),
    .Q2(main_gw5ddrphy_bitslip14_i[2]),
    .Q3(main_gw5ddrphy_bitslip14_i[3]),
    .PCLK(main_crg_clkout0),
    .D(main_gw5ddrphy_dq_i14),
    .ICLK(main_gw5ddrphy_dqsr901),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .CALIB(GND),
    .WADDR(main_gw5ddrphy_wrpntr1[2:0]),
    .RADDR(main_gw5ddrphy_rdpntr1[2:0]) 
);
  OSER4_MEM OSER4_MEM_19 (
    .Q0(main_gw5ddrphy_dq_o15),
    .Q1(main_gw5ddrphy_dq_o_oen15),
    .D0(main_gw5ddrphy_dq_o_data_muxed15[0]),
    .D1(main_gw5ddrphy_dq_o_data_muxed15[1]),
    .D2(main_gw5ddrphy_dq_o_data_muxed15[2]),
    .D3(main_gw5ddrphy_dq_o_data_muxed15[3]),
    .TX0(n25489_5),
    .TX1(n25489_5),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2701),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_19.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_19.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_15 (
    .Q0(main_gw5ddrphy_bitslip15_i[0]),
    .Q1(main_gw5ddrphy_bitslip15_i[1]),
    .Q2(main_gw5ddrphy_bitslip15_i[2]),
    .Q3(main_gw5ddrphy_bitslip15_i[3]),
    .PCLK(main_crg_clkout0),
    .D(main_gw5ddrphy_dq_i15),
    .ICLK(main_gw5ddrphy_dqsr901),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .CALIB(GND),
    .WADDR(main_gw5ddrphy_wrpntr1[2:0]),
    .RADDR(main_gw5ddrphy_rdpntr1[2:0]) 
);
  DQS DQS_2 (
    .DQSR90(main_gw5ddrphy_dqsr902),
    .DQSW0(main_gw5ddrphy_dqsw2),
    .DQSW270(main_gw5ddrphy_dqsw2702),
    .RPOINT(main_gw5ddrphy_rdpntr2[2:0]),
    .WPOINT(main_gw5ddrphy_wrpntr2[2:0]),
    .RVALID(main_gw5ddrphy_datavalid[2]),
    .RBURST(main_gw5ddrphy_burstdet2),
    .RFLAG(main_gw5ddrphy58),
    .WFLAG(main_gw5ddrphy59),
    .DQSIN(main_gw5ddrphy_dqs_i2),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .READ({main_gw5ddrphy_dqs_re,main_gw5ddrphy_dqs_re,main_gw5ddrphy_dqs_re,main_gw5ddrphy_dqs_re}),
    .RCLKSEL(main_gw5ddrphy_rdly2[2:0]),
    .DLLSTEP(main_gw5ddrphy_delay1[7:0]),
    .WSTEP({GND,GND,GND,GND,GND,GND,GND,GND}),
    .RLOADN(GND),
    .RMOVE(GND),
    .RDIR(VCC),
    .WLOADN(GND),
    .WMOVE(GND),
    .WDIR(VCC),
    .HOLD(n25656_3) 
);
defparam DQS_2.DQS_MODE="X2_DDR3";
  OSER4_MEM OSER4_MEM_20 (
    .Q0(main_gw5ddrphy_dqs_o2),
    .Q1(main_gw5ddrphy_dqs_o_oen2),
    .D0(GND),
    .D1(VCC),
    .D2(GND),
    .D3(VCC),
    .TX0(n25481_7),
    .TX1(n25483_7),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_20.TCLK_SOURCE="DQSW";
defparam OSER4_MEM_20.TXCLK_POL=1'b1;
  OSER4_MEM OSER4_MEM_21 (
    .Q0(ddram_dm_d[2]),
    .Q1(main_gw5ddrphy60),
    .D0(main_gw5ddrphy_dm_o_data_muxed2[0]),
    .D1(main_gw5ddrphy_dm_o_data_muxed2[1]),
    .D2(main_gw5ddrphy_dm_o_data_muxed2[2]),
    .D3(main_gw5ddrphy_dm_o_data_muxed2[3]),
    .TX0(GND),
    .TX1(GND),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2702),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_21.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_21.TXCLK_POL=1'b0;
  OSER4_MEM OSER4_MEM_22 (
    .Q0(main_gw5ddrphy_dq_o16),
    .Q1(main_gw5ddrphy_dq_o_oen16),
    .D0(main_gw5ddrphy_dq_o_data_muxed16[0]),
    .D1(main_gw5ddrphy_dq_o_data_muxed16[1]),
    .D2(main_gw5ddrphy_dq_o_data_muxed16[2]),
    .D3(main_gw5ddrphy_dq_o_data_muxed16[3]),
    .TX0(n25489_5),
    .TX1(n25489_5),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2702),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_22.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_22.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_16 (
    .Q0(main_gw5ddrphy_bitslip16_i[0]),
    .Q1(main_gw5ddrphy_bitslip16_i[1]),
    .Q2(main_gw5ddrphy_bitslip16_i[2]),
    .Q3(main_gw5ddrphy_bitslip16_i[3]),
    .PCLK(main_crg_clkout0),
    .D(main_gw5ddrphy_dq_i16),
    .ICLK(main_gw5ddrphy_dqsr902),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .CALIB(GND),
    .WADDR(main_gw5ddrphy_wrpntr2[2:0]),
    .RADDR(main_gw5ddrphy_rdpntr2[2:0]) 
);
  OSER4_MEM OSER4_MEM_23 (
    .Q0(main_gw5ddrphy_dq_o17),
    .Q1(main_gw5ddrphy_dq_o_oen17),
    .D0(main_gw5ddrphy_dq_o_data_muxed17[0]),
    .D1(main_gw5ddrphy_dq_o_data_muxed17[1]),
    .D2(main_gw5ddrphy_dq_o_data_muxed17[2]),
    .D3(main_gw5ddrphy_dq_o_data_muxed17[3]),
    .TX0(n25489_5),
    .TX1(n25489_5),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2702),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_23.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_23.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_17 (
    .Q0(main_gw5ddrphy_bitslip17_i[0]),
    .Q1(main_gw5ddrphy_bitslip17_i[1]),
    .Q2(main_gw5ddrphy_bitslip17_i[2]),
    .Q3(main_gw5ddrphy_bitslip17_i[3]),
    .PCLK(main_crg_clkout0),
    .D(main_gw5ddrphy_dq_i17),
    .ICLK(main_gw5ddrphy_dqsr902),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .CALIB(GND),
    .WADDR(main_gw5ddrphy_wrpntr2[2:0]),
    .RADDR(main_gw5ddrphy_rdpntr2[2:0]) 
);
  OSER4_MEM OSER4_MEM_24 (
    .Q0(main_gw5ddrphy_dq_o18),
    .Q1(main_gw5ddrphy_dq_o_oen18),
    .D0(main_gw5ddrphy_dq_o_data_muxed18[0]),
    .D1(main_gw5ddrphy_dq_o_data_muxed18[1]),
    .D2(main_gw5ddrphy_dq_o_data_muxed18[2]),
    .D3(main_gw5ddrphy_dq_o_data_muxed18[3]),
    .TX0(n25489_5),
    .TX1(n25489_5),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2702),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_24.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_24.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_18 (
    .Q0(main_gw5ddrphy_bitslip18_i[0]),
    .Q1(main_gw5ddrphy_bitslip18_i[1]),
    .Q2(main_gw5ddrphy_bitslip18_i[2]),
    .Q3(main_gw5ddrphy_bitslip18_i[3]),
    .PCLK(main_crg_clkout0),
    .D(main_gw5ddrphy_dq_i18),
    .ICLK(main_gw5ddrphy_dqsr902),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .CALIB(GND),
    .WADDR(main_gw5ddrphy_wrpntr2[2:0]),
    .RADDR(main_gw5ddrphy_rdpntr2[2:0]) 
);
  OSER4_MEM OSER4_MEM_25 (
    .Q0(main_gw5ddrphy_dq_o19),
    .Q1(main_gw5ddrphy_dq_o_oen19),
    .D0(main_gw5ddrphy_dq_o_data_muxed19[0]),
    .D1(main_gw5ddrphy_dq_o_data_muxed19[1]),
    .D2(main_gw5ddrphy_dq_o_data_muxed19[2]),
    .D3(main_gw5ddrphy_dq_o_data_muxed19[3]),
    .TX0(n25489_5),
    .TX1(n25489_5),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2702),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_25.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_25.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_19 (
    .Q0(main_gw5ddrphy_bitslip19_i[0]),
    .Q1(main_gw5ddrphy_bitslip19_i[1]),
    .Q2(main_gw5ddrphy_bitslip19_i[2]),
    .Q3(main_gw5ddrphy_bitslip19_i[3]),
    .PCLK(main_crg_clkout0),
    .D(main_gw5ddrphy_dq_i19),
    .ICLK(main_gw5ddrphy_dqsr902),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .CALIB(GND),
    .WADDR(main_gw5ddrphy_wrpntr2[2:0]),
    .RADDR(main_gw5ddrphy_rdpntr2[2:0]) 
);
  OSER4_MEM OSER4_MEM_26 (
    .Q0(main_gw5ddrphy_dq_o20),
    .Q1(main_gw5ddrphy_dq_o_oen20),
    .D0(main_gw5ddrphy_dq_o_data_muxed20[0]),
    .D1(main_gw5ddrphy_dq_o_data_muxed20[1]),
    .D2(main_gw5ddrphy_dq_o_data_muxed20[2]),
    .D3(main_gw5ddrphy_dq_o_data_muxed20[3]),
    .TX0(n25489_5),
    .TX1(n25489_5),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2702),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_26.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_26.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_20 (
    .Q0(main_gw5ddrphy_bitslip20_i[0]),
    .Q1(main_gw5ddrphy_bitslip20_i[1]),
    .Q2(main_gw5ddrphy_bitslip20_i[2]),
    .Q3(main_gw5ddrphy_bitslip20_i[3]),
    .PCLK(main_crg_clkout0),
    .D(main_gw5ddrphy_dq_i20),
    .ICLK(main_gw5ddrphy_dqsr902),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .CALIB(GND),
    .WADDR(main_gw5ddrphy_wrpntr2[2:0]),
    .RADDR(main_gw5ddrphy_rdpntr2[2:0]) 
);
  OSER4_MEM OSER4_MEM_27 (
    .Q0(main_gw5ddrphy_dq_o21),
    .Q1(main_gw5ddrphy_dq_o_oen21),
    .D0(main_gw5ddrphy_dq_o_data_muxed21[0]),
    .D1(main_gw5ddrphy_dq_o_data_muxed21[1]),
    .D2(main_gw5ddrphy_dq_o_data_muxed21[2]),
    .D3(main_gw5ddrphy_dq_o_data_muxed21[3]),
    .TX0(n25489_5),
    .TX1(n25489_5),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2702),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_27.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_27.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_21 (
    .Q0(main_gw5ddrphy_bitslip21_i[0]),
    .Q1(main_gw5ddrphy_bitslip21_i[1]),
    .Q2(main_gw5ddrphy_bitslip21_i[2]),
    .Q3(main_gw5ddrphy_bitslip21_i[3]),
    .PCLK(main_crg_clkout0),
    .D(main_gw5ddrphy_dq_i21),
    .ICLK(main_gw5ddrphy_dqsr902),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .CALIB(GND),
    .WADDR(main_gw5ddrphy_wrpntr2[2:0]),
    .RADDR(main_gw5ddrphy_rdpntr2[2:0]) 
);
  OSER4_MEM OSER4_MEM_28 (
    .Q0(main_gw5ddrphy_dq_o22),
    .Q1(main_gw5ddrphy_dq_o_oen22),
    .D0(main_gw5ddrphy_dq_o_data_muxed22[0]),
    .D1(main_gw5ddrphy_dq_o_data_muxed22[1]),
    .D2(main_gw5ddrphy_dq_o_data_muxed22[2]),
    .D3(main_gw5ddrphy_dq_o_data_muxed22[3]),
    .TX0(n25489_5),
    .TX1(n25489_5),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2702),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_28.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_28.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_22 (
    .Q0(main_gw5ddrphy_bitslip22_i[0]),
    .Q1(main_gw5ddrphy_bitslip22_i[1]),
    .Q2(main_gw5ddrphy_bitslip22_i[2]),
    .Q3(main_gw5ddrphy_bitslip22_i[3]),
    .PCLK(main_crg_clkout0),
    .D(main_gw5ddrphy_dq_i22),
    .ICLK(main_gw5ddrphy_dqsr902),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .CALIB(GND),
    .WADDR(main_gw5ddrphy_wrpntr2[2:0]),
    .RADDR(main_gw5ddrphy_rdpntr2[2:0]) 
);
  OSER4_MEM OSER4_MEM_29 (
    .Q0(main_gw5ddrphy_dq_o23),
    .Q1(main_gw5ddrphy_dq_o_oen23),
    .D0(main_gw5ddrphy_dq_o_data_muxed23[0]),
    .D1(main_gw5ddrphy_dq_o_data_muxed23[1]),
    .D2(main_gw5ddrphy_dq_o_data_muxed23[2]),
    .D3(main_gw5ddrphy_dq_o_data_muxed23[3]),
    .TX0(n25489_5),
    .TX1(n25489_5),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2702),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_29.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_29.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_23 (
    .Q0(main_gw5ddrphy_bitslip23_i[0]),
    .Q1(main_gw5ddrphy_bitslip23_i[1]),
    .Q2(main_gw5ddrphy_bitslip23_i[2]),
    .Q3(main_gw5ddrphy_bitslip23_i[3]),
    .PCLK(main_crg_clkout0),
    .D(main_gw5ddrphy_dq_i23),
    .ICLK(main_gw5ddrphy_dqsr902),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .CALIB(GND),
    .WADDR(main_gw5ddrphy_wrpntr2[2:0]),
    .RADDR(main_gw5ddrphy_rdpntr2[2:0]) 
);
  DQS DQS_3 (
    .DQSR90(main_gw5ddrphy_dqsr903),
    .DQSW0(main_gw5ddrphy_dqsw3),
    .DQSW270(main_gw5ddrphy_dqsw2703),
    .RPOINT(main_gw5ddrphy_rdpntr3[2:0]),
    .WPOINT(main_gw5ddrphy_wrpntr3[2:0]),
    .RVALID(main_gw5ddrphy_datavalid[3]),
    .RBURST(main_gw5ddrphy_burstdet3),
    .RFLAG(main_gw5ddrphy61),
    .WFLAG(main_gw5ddrphy62),
    .DQSIN(main_gw5ddrphy_dqs_i3),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .READ({main_gw5ddrphy_dqs_re,main_gw5ddrphy_dqs_re,main_gw5ddrphy_dqs_re,main_gw5ddrphy_dqs_re}),
    .RCLKSEL(main_gw5ddrphy_rdly3[2:0]),
    .DLLSTEP(main_gw5ddrphy_delay1[7:0]),
    .WSTEP({GND,GND,GND,GND,GND,GND,GND,GND}),
    .RLOADN(GND),
    .RMOVE(GND),
    .RDIR(VCC),
    .WLOADN(GND),
    .WMOVE(GND),
    .WDIR(VCC),
    .HOLD(n25751_3) 
);
defparam DQS_3.DQS_MODE="X2_DDR3";
  OSER4_MEM OSER4_MEM_30 (
    .Q0(main_gw5ddrphy_dqs_o3),
    .Q1(main_gw5ddrphy_dqs_o_oen3),
    .D0(GND),
    .D1(VCC),
    .D2(GND),
    .D3(VCC),
    .TX0(n25481_7),
    .TX1(n25483_7),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw3),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_30.TCLK_SOURCE="DQSW";
defparam OSER4_MEM_30.TXCLK_POL=1'b1;
  OSER4_MEM OSER4_MEM_31 (
    .Q0(ddram_dm_d[3]),
    .Q1(main_gw5ddrphy63),
    .D0(main_gw5ddrphy_dm_o_data_muxed3[0]),
    .D1(main_gw5ddrphy_dm_o_data_muxed3[1]),
    .D2(main_gw5ddrphy_dm_o_data_muxed3[2]),
    .D3(main_gw5ddrphy_dm_o_data_muxed3[3]),
    .TX0(GND),
    .TX1(GND),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2703),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_31.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_31.TXCLK_POL=1'b0;
  OSER4_MEM OSER4_MEM_32 (
    .Q0(main_gw5ddrphy_dq_o24),
    .Q1(main_gw5ddrphy_dq_o_oen24),
    .D0(main_gw5ddrphy_dq_o_data_muxed24[0]),
    .D1(main_gw5ddrphy_dq_o_data_muxed24[1]),
    .D2(main_gw5ddrphy_dq_o_data_muxed24[2]),
    .D3(main_gw5ddrphy_dq_o_data_muxed24[3]),
    .TX0(n25489_5),
    .TX1(n25489_5),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2703),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_32.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_32.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_24 (
    .Q0(main_gw5ddrphy_bitslip24_i[0]),
    .Q1(main_gw5ddrphy_bitslip24_i[1]),
    .Q2(main_gw5ddrphy_bitslip24_i[2]),
    .Q3(main_gw5ddrphy_bitslip24_i[3]),
    .PCLK(main_crg_clkout0),
    .D(main_gw5ddrphy_dq_i24),
    .ICLK(main_gw5ddrphy_dqsr903),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .CALIB(GND),
    .WADDR(main_gw5ddrphy_wrpntr3[2:0]),
    .RADDR(main_gw5ddrphy_rdpntr3[2:0]) 
);
  OSER4_MEM OSER4_MEM_33 (
    .Q0(main_gw5ddrphy_dq_o25),
    .Q1(main_gw5ddrphy_dq_o_oen25),
    .D0(main_gw5ddrphy_dq_o_data_muxed25[0]),
    .D1(main_gw5ddrphy_dq_o_data_muxed25[1]),
    .D2(main_gw5ddrphy_dq_o_data_muxed25[2]),
    .D3(main_gw5ddrphy_dq_o_data_muxed25[3]),
    .TX0(n25489_5),
    .TX1(n25489_5),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2703),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_33.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_33.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_25 (
    .Q0(main_gw5ddrphy_bitslip25_i[0]),
    .Q1(main_gw5ddrphy_bitslip25_i[1]),
    .Q2(main_gw5ddrphy_bitslip25_i[2]),
    .Q3(main_gw5ddrphy_bitslip25_i[3]),
    .PCLK(main_crg_clkout0),
    .D(main_gw5ddrphy_dq_i25),
    .ICLK(main_gw5ddrphy_dqsr903),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .CALIB(GND),
    .WADDR(main_gw5ddrphy_wrpntr3[2:0]),
    .RADDR(main_gw5ddrphy_rdpntr3[2:0]) 
);
  OSER4_MEM OSER4_MEM_34 (
    .Q0(main_gw5ddrphy_dq_o26),
    .Q1(main_gw5ddrphy_dq_o_oen26),
    .D0(main_gw5ddrphy_dq_o_data_muxed26[0]),
    .D1(main_gw5ddrphy_dq_o_data_muxed26[1]),
    .D2(main_gw5ddrphy_dq_o_data_muxed26[2]),
    .D3(main_gw5ddrphy_dq_o_data_muxed26[3]),
    .TX0(n25489_5),
    .TX1(n25489_5),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2703),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_34.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_34.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_26 (
    .Q0(main_gw5ddrphy_bitslip26_i[0]),
    .Q1(main_gw5ddrphy_bitslip26_i[1]),
    .Q2(main_gw5ddrphy_bitslip26_i[2]),
    .Q3(main_gw5ddrphy_bitslip26_i[3]),
    .PCLK(main_crg_clkout0),
    .D(main_gw5ddrphy_dq_i26),
    .ICLK(main_gw5ddrphy_dqsr903),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .CALIB(GND),
    .WADDR(main_gw5ddrphy_wrpntr3[2:0]),
    .RADDR(main_gw5ddrphy_rdpntr3[2:0]) 
);
  OSER4_MEM OSER4_MEM_35 (
    .Q0(main_gw5ddrphy_dq_o27),
    .Q1(main_gw5ddrphy_dq_o_oen27),
    .D0(main_gw5ddrphy_dq_o_data_muxed27[0]),
    .D1(main_gw5ddrphy_dq_o_data_muxed27[1]),
    .D2(main_gw5ddrphy_dq_o_data_muxed27[2]),
    .D3(main_gw5ddrphy_dq_o_data_muxed27[3]),
    .TX0(n25489_5),
    .TX1(n25489_5),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2703),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_35.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_35.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_27 (
    .Q0(main_gw5ddrphy_bitslip27_i[0]),
    .Q1(main_gw5ddrphy_bitslip27_i[1]),
    .Q2(main_gw5ddrphy_bitslip27_i[2]),
    .Q3(main_gw5ddrphy_bitslip27_i[3]),
    .PCLK(main_crg_clkout0),
    .D(main_gw5ddrphy_dq_i27),
    .ICLK(main_gw5ddrphy_dqsr903),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .CALIB(GND),
    .WADDR(main_gw5ddrphy_wrpntr3[2:0]),
    .RADDR(main_gw5ddrphy_rdpntr3[2:0]) 
);
  OSER4_MEM OSER4_MEM_36 (
    .Q0(main_gw5ddrphy_dq_o28),
    .Q1(main_gw5ddrphy_dq_o_oen28),
    .D0(main_gw5ddrphy_dq_o_data_muxed28[0]),
    .D1(main_gw5ddrphy_dq_o_data_muxed28[1]),
    .D2(main_gw5ddrphy_dq_o_data_muxed28[2]),
    .D3(main_gw5ddrphy_dq_o_data_muxed28[3]),
    .TX0(n25489_5),
    .TX1(n25489_5),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2703),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_36.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_36.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_28 (
    .Q0(main_gw5ddrphy_bitslip28_i[0]),
    .Q1(main_gw5ddrphy_bitslip28_i[1]),
    .Q2(main_gw5ddrphy_bitslip28_i[2]),
    .Q3(main_gw5ddrphy_bitslip28_i[3]),
    .PCLK(main_crg_clkout0),
    .D(main_gw5ddrphy_dq_i28),
    .ICLK(main_gw5ddrphy_dqsr903),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .CALIB(GND),
    .WADDR(main_gw5ddrphy_wrpntr3[2:0]),
    .RADDR(main_gw5ddrphy_rdpntr3[2:0]) 
);
  OSER4_MEM OSER4_MEM_37 (
    .Q0(main_gw5ddrphy_dq_o29),
    .Q1(main_gw5ddrphy_dq_o_oen29),
    .D0(main_gw5ddrphy_dq_o_data_muxed29[0]),
    .D1(main_gw5ddrphy_dq_o_data_muxed29[1]),
    .D2(main_gw5ddrphy_dq_o_data_muxed29[2]),
    .D3(main_gw5ddrphy_dq_o_data_muxed29[3]),
    .TX0(n25489_5),
    .TX1(n25489_5),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2703),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_37.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_37.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_29 (
    .Q0(main_gw5ddrphy_bitslip29_i[0]),
    .Q1(main_gw5ddrphy_bitslip29_i[1]),
    .Q2(main_gw5ddrphy_bitslip29_i[2]),
    .Q3(main_gw5ddrphy_bitslip29_i[3]),
    .PCLK(main_crg_clkout0),
    .D(main_gw5ddrphy_dq_i29),
    .ICLK(main_gw5ddrphy_dqsr903),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .CALIB(GND),
    .WADDR(main_gw5ddrphy_wrpntr3[2:0]),
    .RADDR(main_gw5ddrphy_rdpntr3[2:0]) 
);
  OSER4_MEM OSER4_MEM_38 (
    .Q0(main_gw5ddrphy_dq_o30),
    .Q1(main_gw5ddrphy_dq_o_oen30),
    .D0(main_gw5ddrphy_dq_o_data_muxed30[0]),
    .D1(main_gw5ddrphy_dq_o_data_muxed30[1]),
    .D2(main_gw5ddrphy_dq_o_data_muxed30[2]),
    .D3(main_gw5ddrphy_dq_o_data_muxed30[3]),
    .TX0(n25489_5),
    .TX1(n25489_5),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2703),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_38.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_38.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_30 (
    .Q0(main_gw5ddrphy_bitslip30_i[0]),
    .Q1(main_gw5ddrphy_bitslip30_i[1]),
    .Q2(main_gw5ddrphy_bitslip30_i[2]),
    .Q3(main_gw5ddrphy_bitslip30_i[3]),
    .PCLK(main_crg_clkout0),
    .D(main_gw5ddrphy_dq_i30),
    .ICLK(main_gw5ddrphy_dqsr903),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .CALIB(GND),
    .WADDR(main_gw5ddrphy_wrpntr3[2:0]),
    .RADDR(main_gw5ddrphy_rdpntr3[2:0]) 
);
  OSER4_MEM OSER4_MEM_39 (
    .Q0(main_gw5ddrphy_dq_o31),
    .Q1(main_gw5ddrphy_dq_o_oen31),
    .D0(main_gw5ddrphy_dq_o_data_muxed31[0]),
    .D1(main_gw5ddrphy_dq_o_data_muxed31[1]),
    .D2(main_gw5ddrphy_dq_o_data_muxed31[2]),
    .D3(main_gw5ddrphy_dq_o_data_muxed31[3]),
    .TX0(n25489_5),
    .TX1(n25489_5),
    .PCLK(main_crg_clkout0),
    .FCLK(sys2x_clk),
    .TCLK(main_gw5ddrphy_dqsw2703),
    .RESET(sys_rst) 
);
defparam OSER4_MEM_39.TCLK_SOURCE="DQSW270";
defparam OSER4_MEM_39.TXCLK_POL=1'b0;
  IDES4_MEM IDES4_MEM_31 (
    .Q0(main_gw5ddrphy_bitslip31_i[0]),
    .Q1(main_gw5ddrphy_bitslip31_i[1]),
    .Q2(main_gw5ddrphy_bitslip31_i[2]),
    .Q3(main_gw5ddrphy_bitslip31_i[3]),
    .PCLK(main_crg_clkout0),
    .D(main_gw5ddrphy_dq_i31),
    .ICLK(main_gw5ddrphy_dqsr903),
    .FCLK(sys2x_clk),
    .RESET(sys_rst),
    .CALIB(GND),
    .WADDR(main_gw5ddrphy_wrpntr3[2:0]),
    .RADDR(main_gw5ddrphy_rdpntr3[2:0]) 
);
  PLL PLL (
    .LOCK(main_crg_locked),
    .CLKOUT0(main_crg_clkout0),
    .CLKOUT1(main_crg_clkout1),
    .CLKOUT2(builder_gw5apll0),
    .CLKOUT3(builder_gw5apll1),
    .CLKOUT4(builder_gw5apll2),
    .CLKOUT5(builder_gw5apll3),
    .CLKOUT6(builder_gw5apll4),
    .CLKFBOUT(builder_gw5apll5),
    .CLKIN(clk50_d),
    .CLKFB(GND),
    .RESET(main_crg_reset1),
    .PLLPWD(GND),
    .RESET_I(GND),
    .RESET_O(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .MDSEL({GND,GND,GND,GND,GND,GND,GND}),
    .MDSEL_FRAC({GND,GND,GND}),
    .ODSEL0({GND,GND,GND,GND,GND,GND,GND}),
    .ODSEL0_FRAC({GND,GND,GND}),
    .ODSEL1({GND,GND,GND,GND,GND,GND,GND}),
    .ODSEL2({GND,GND,GND,GND,GND,GND,GND}),
    .ODSEL3({GND,GND,GND,GND,GND,GND,GND}),
    .ODSEL4({GND,GND,GND,GND,GND,GND,GND}),
    .ODSEL5({GND,GND,GND,GND,GND,GND,GND}),
    .ODSEL6({GND,GND,GND,GND,GND,GND,GND}),
    .DT0({GND,GND,GND,GND}),
    .DT1({GND,GND,GND,GND}),
    .DT2({GND,GND,GND,GND}),
    .DT3({GND,GND,GND,GND}),
    .ICPSEL({GND,GND,GND,GND,GND,GND}),
    .LPFRES({GND,GND,GND}),
    .LPFCAP({GND,GND}),
    .PSSEL({GND,GND,GND}),
    .PSDIR(GND),
    .PSPULSE(GND),
    .ENCLK0(VCC),
    .ENCLK1(VCC),
    .ENCLK2(VCC),
    .ENCLK3(VCC),
    .ENCLK4(VCC),
    .ENCLK5(VCC),
    .ENCLK6(VCC),
    .SSCPOL(GND),
    .SSCON(GND),
    .SSCMDSEL({GND,GND,GND,GND,GND,GND,GND}),
    .SSCMDSEL_FRAC({GND,GND,GND}) 
);
defparam PLL.CLK0_IN_SEL=1'b0;
defparam PLL.CLK0_OUT_SEL=1'b0;
defparam PLL.CLK1_IN_SEL=1'b0;
defparam PLL.CLK1_OUT_SEL=1'b0;
defparam PLL.CLK2_IN_SEL=1'b0;
defparam PLL.CLK2_OUT_SEL=1'b0;
defparam PLL.CLK3_IN_SEL=1'b0;
defparam PLL.CLK3_OUT_SEL=1'b0;
defparam PLL.CLK4_IN_SEL=2'b00;
defparam PLL.CLK4_OUT_SEL=1'b0;
defparam PLL.CLK5_IN_SEL=1'b0;
defparam PLL.CLK5_OUT_SEL=1'b0;
defparam PLL.CLKFB_SEL="INTERNAL";
defparam PLL.CLKOUT0_DT_DIR=1'b1;
defparam PLL.CLKOUT0_DT_STEP=0;
defparam PLL.CLKOUT0_EN="TRUE";
defparam PLL.CLKOUT0_PE_COARSE=0;
defparam PLL.CLKOUT0_PE_FINE=0;
defparam PLL.CLKOUT1_DT_DIR=1'b1;
defparam PLL.CLKOUT1_DT_STEP=0;
defparam PLL.CLKOUT1_EN="TRUE";
defparam PLL.CLKOUT1_PE_COARSE=0;
defparam PLL.CLKOUT1_PE_FINE=0;
defparam PLL.CLKOUT2_DT_DIR=1'b1;
defparam PLL.CLKOUT2_DT_STEP=0;
defparam PLL.CLKOUT2_EN="FALSE";
defparam PLL.CLKOUT2_PE_COARSE=0;
defparam PLL.CLKOUT2_PE_FINE=0;
defparam PLL.CLKOUT3_DT_DIR=1'b1;
defparam PLL.CLKOUT3_DT_STEP=0;
defparam PLL.CLKOUT3_EN="FALSE";
defparam PLL.CLKOUT3_PE_COARSE=0;
defparam PLL.CLKOUT3_PE_FINE=0;
defparam PLL.CLKOUT4_EN="FALSE";
defparam PLL.CLKOUT4_PE_COARSE=0;
defparam PLL.CLKOUT4_PE_FINE=0;
defparam PLL.CLKOUT5_EN="FALSE";
defparam PLL.CLKOUT5_PE_COARSE=0;
defparam PLL.CLKOUT5_PE_FINE=0;
defparam PLL.CLKOUT6_EN="FALSE";
defparam PLL.CLKOUT6_PE_COARSE=0;
defparam PLL.CLKOUT6_PE_FINE=0;
defparam PLL.DE0_EN="FALSE";
defparam PLL.DE1_EN="FALSE";
defparam PLL.DE2_EN="FALSE";
defparam PLL.DE3_EN="FALSE";
defparam PLL.DE4_EN="FALSE";
defparam PLL.DE5_EN="FALSE";
defparam PLL.DE6_EN="FALSE";
defparam PLL.DYN_DPA_EN="FALSE";
defparam PLL.DYN_DT0_SEL="FALSE";
defparam PLL.DYN_DT1_SEL="FALSE";
defparam PLL.DYN_DT2_SEL="FALSE";
defparam PLL.DYN_DT3_SEL="FALSE";
defparam PLL.DYN_FBDIV_SEL="FALSE";
defparam PLL.DYN_ICP_SEL="FALSE";
defparam PLL.DYN_IDIV_SEL="FALSE";
defparam PLL.DYN_LPF_SEL="FALSE";
defparam PLL.DYN_ODIV0_SEL="FALSE";
defparam PLL.DYN_ODIV1_SEL="FALSE";
defparam PLL.DYN_ODIV2_SEL="FALSE";
defparam PLL.DYN_ODIV3_SEL="FALSE";
defparam PLL.DYN_ODIV4_SEL="FALSE";
defparam PLL.DYN_ODIV5_SEL="FALSE";
defparam PLL.DYN_ODIV6_SEL="FALSE";
defparam PLL.DYN_PE0_SEL="FALSE";
defparam PLL.DYN_PE1_SEL="FALSE";
defparam PLL.DYN_PE2_SEL="FALSE";
defparam PLL.DYN_PE3_SEL="FALSE";
defparam PLL.DYN_PE4_SEL="FALSE";
defparam PLL.DYN_PE5_SEL="FALSE";
defparam PLL.DYN_PE6_SEL="FALSE";
defparam PLL.FBDIV_SEL=1;
defparam PLL.FCLKIN="50.0";
defparam PLL.IDIV_SEL=1;
defparam PLL.MDIV_FRAC_SEL=0;
defparam PLL.MDIV_SEL=16;
defparam PLL.ODIV0_FRAC_SEL=0;
defparam PLL.ODIV0_SEL=16;
defparam PLL.ODIV1_SEL=8;
defparam PLL.ODIV2_SEL=8;
defparam PLL.ODIV3_SEL=8;
defparam PLL.ODIV4_SEL=8;
defparam PLL.ODIV5_SEL=8;
defparam PLL.ODIV6_SEL=8;
defparam PLL.RESET_I_EN="FALSE";
defparam PLL.RESET_O_EN="FALSE";
defparam PLL.SSC_EN="FALSE";
  ALU n16474_1_s (
    .SUM(n16474_2),
    .COUT(n16474_1_1),
    .I0(main_basesoc_uart_tx_fifo_level0[0]),
    .I1(VCC),
    .I3(main_basesoc_uart_tx_fifo_wrport_we),
    .CIN(main_basesoc_uart_tx_fifo_wrport_we_1_4) 
);
defparam n16474_1_s.ALU_MODE=2;
  ALU n16473_1_s (
    .SUM(n16473_2),
    .COUT(n16473_1_1),
    .I0(main_basesoc_uart_tx_fifo_level0[1]),
    .I1(GND),
    .I3(main_basesoc_uart_tx_fifo_wrport_we),
    .CIN(n16474_1_1) 
);
defparam n16473_1_s.ALU_MODE=2;
  ALU n16472_1_s (
    .SUM(n16472_2),
    .COUT(n16472_1_1),
    .I0(main_basesoc_uart_tx_fifo_level0[2]),
    .I1(GND),
    .I3(main_basesoc_uart_tx_fifo_wrport_we),
    .CIN(n16473_1_1) 
);
defparam n16472_1_s.ALU_MODE=2;
  ALU n16471_1_s (
    .SUM(n16471_2),
    .COUT(n16471_1_1),
    .I0(main_basesoc_uart_tx_fifo_level0[3]),
    .I1(GND),
    .I3(main_basesoc_uart_tx_fifo_wrport_we),
    .CIN(n16472_1_1) 
);
defparam n16471_1_s.ALU_MODE=2;
  ALU n16470_1_s (
    .SUM(n16470_2),
    .COUT(n16470_1_0_COUT),
    .I0(main_basesoc_uart_tx_fifo_level0[4]),
    .I1(GND),
    .I3(main_basesoc_uart_tx_fifo_wrport_we),
    .CIN(n16471_1_1) 
);
defparam n16470_1_s.ALU_MODE=2;
  ALU n16524_1_s (
    .SUM(n16524_2),
    .COUT(n16524_1_1),
    .I0(main_basesoc_uart_rx_fifo_level0[0]),
    .I1(VCC),
    .I3(main_basesoc_uart_rx_fifo_wrport_we),
    .CIN(main_basesoc_uart_rx_fifo_wrport_we_1_4) 
);
defparam n16524_1_s.ALU_MODE=2;
  ALU n16523_1_s (
    .SUM(n16523_2),
    .COUT(n16523_1_1),
    .I0(main_basesoc_uart_rx_fifo_level0[1]),
    .I1(GND),
    .I3(main_basesoc_uart_rx_fifo_wrport_we),
    .CIN(n16524_1_1) 
);
defparam n16523_1_s.ALU_MODE=2;
  ALU n16522_1_s (
    .SUM(n16522_2),
    .COUT(n16522_1_1),
    .I0(main_basesoc_uart_rx_fifo_level0[2]),
    .I1(GND),
    .I3(main_basesoc_uart_rx_fifo_wrport_we),
    .CIN(n16523_1_1) 
);
defparam n16522_1_s.ALU_MODE=2;
  ALU n16521_1_s (
    .SUM(n16521_2),
    .COUT(n16521_1_1),
    .I0(main_basesoc_uart_rx_fifo_level0[3]),
    .I1(GND),
    .I3(main_basesoc_uart_rx_fifo_wrport_we),
    .CIN(n16522_1_1) 
);
defparam n16521_1_s.ALU_MODE=2;
  ALU n16520_1_s (
    .SUM(n16520_2),
    .COUT(n16520_1_0_COUT),
    .I0(main_basesoc_uart_rx_fifo_level0[4]),
    .I1(GND),
    .I3(main_basesoc_uart_rx_fifo_wrport_we),
    .CIN(n16521_1_1) 
);
defparam n16520_1_s.ALU_MODE=2;
  ALU n16190_s (
    .SUM(n16190_1),
    .COUT(n16190_2),
    .I0(main_basesoc_bus_errors[1]),
    .I1(main_basesoc_bus_errors[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n16190_s.ALU_MODE=0;
  ALU n16189_s (
    .SUM(n16189_1),
    .COUT(n16189_2),
    .I0(main_basesoc_bus_errors[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n16190_2) 
);
defparam n16189_s.ALU_MODE=0;
  ALU n16188_s (
    .SUM(n16188_1),
    .COUT(n16188_2),
    .I0(main_basesoc_bus_errors[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n16189_2) 
);
defparam n16188_s.ALU_MODE=0;
  ALU n16187_s (
    .SUM(n16187_1),
    .COUT(n16187_2),
    .I0(main_basesoc_bus_errors[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n16188_2) 
);
defparam n16187_s.ALU_MODE=0;
  ALU n16186_s (
    .SUM(n16186_1),
    .COUT(n16186_2),
    .I0(main_basesoc_bus_errors[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n16187_2) 
);
defparam n16186_s.ALU_MODE=0;
  ALU n16185_s (
    .SUM(n16185_1),
    .COUT(n16185_2),
    .I0(main_basesoc_bus_errors[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n16186_2) 
);
defparam n16185_s.ALU_MODE=0;
  ALU n16184_s (
    .SUM(n16184_1),
    .COUT(n16184_2),
    .I0(main_basesoc_bus_errors[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n16185_2) 
);
defparam n16184_s.ALU_MODE=0;
  ALU n16183_s (
    .SUM(n16183_1),
    .COUT(n16183_2),
    .I0(main_basesoc_bus_errors[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n16184_2) 
);
defparam n16183_s.ALU_MODE=0;
  ALU n16182_s (
    .SUM(n16182_1),
    .COUT(n16182_2),
    .I0(main_basesoc_bus_errors[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n16183_2) 
);
defparam n16182_s.ALU_MODE=0;
  ALU n16181_s (
    .SUM(n16181_1),
    .COUT(n16181_2),
    .I0(main_basesoc_bus_errors[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n16182_2) 
);
defparam n16181_s.ALU_MODE=0;
  ALU n16180_s (
    .SUM(n16180_1),
    .COUT(n16180_2),
    .I0(main_basesoc_bus_errors[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n16181_2) 
);
defparam n16180_s.ALU_MODE=0;
  ALU n16179_s (
    .SUM(n16179_1),
    .COUT(n16179_2),
    .I0(main_basesoc_bus_errors[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n16180_2) 
);
defparam n16179_s.ALU_MODE=0;
  ALU n16178_s (
    .SUM(n16178_1),
    .COUT(n16178_2),
    .I0(main_basesoc_bus_errors[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n16179_2) 
);
defparam n16178_s.ALU_MODE=0;
  ALU n16177_s (
    .SUM(n16177_1),
    .COUT(n16177_2),
    .I0(main_basesoc_bus_errors[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n16178_2) 
);
defparam n16177_s.ALU_MODE=0;
  ALU n16176_s (
    .SUM(n16176_1),
    .COUT(n16176_2),
    .I0(main_basesoc_bus_errors[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n16177_2) 
);
defparam n16176_s.ALU_MODE=0;
  ALU n16175_s (
    .SUM(n16175_1),
    .COUT(n16175_2),
    .I0(main_basesoc_bus_errors[16]),
    .I1(GND),
    .I3(GND),
    .CIN(n16176_2) 
);
defparam n16175_s.ALU_MODE=0;
  ALU n16174_s (
    .SUM(n16174_1),
    .COUT(n16174_2),
    .I0(main_basesoc_bus_errors[17]),
    .I1(GND),
    .I3(GND),
    .CIN(n16175_2) 
);
defparam n16174_s.ALU_MODE=0;
  ALU n16173_s (
    .SUM(n16173_1),
    .COUT(n16173_2),
    .I0(main_basesoc_bus_errors[18]),
    .I1(GND),
    .I3(GND),
    .CIN(n16174_2) 
);
defparam n16173_s.ALU_MODE=0;
  ALU n16172_s (
    .SUM(n16172_1),
    .COUT(n16172_2),
    .I0(main_basesoc_bus_errors[19]),
    .I1(GND),
    .I3(GND),
    .CIN(n16173_2) 
);
defparam n16172_s.ALU_MODE=0;
  ALU n16171_s (
    .SUM(n16171_1),
    .COUT(n16171_2),
    .I0(main_basesoc_bus_errors[20]),
    .I1(GND),
    .I3(GND),
    .CIN(n16172_2) 
);
defparam n16171_s.ALU_MODE=0;
  ALU n16170_s (
    .SUM(n16170_1),
    .COUT(n16170_2),
    .I0(main_basesoc_bus_errors[21]),
    .I1(GND),
    .I3(GND),
    .CIN(n16171_2) 
);
defparam n16170_s.ALU_MODE=0;
  ALU n16169_s (
    .SUM(n16169_1),
    .COUT(n16169_2),
    .I0(main_basesoc_bus_errors[22]),
    .I1(GND),
    .I3(GND),
    .CIN(n16170_2) 
);
defparam n16169_s.ALU_MODE=0;
  ALU n16168_s (
    .SUM(n16168_1),
    .COUT(n16168_2),
    .I0(main_basesoc_bus_errors[23]),
    .I1(GND),
    .I3(GND),
    .CIN(n16169_2) 
);
defparam n16168_s.ALU_MODE=0;
  ALU n16167_s (
    .SUM(n16167_1),
    .COUT(n16167_2),
    .I0(main_basesoc_bus_errors[24]),
    .I1(GND),
    .I3(GND),
    .CIN(n16168_2) 
);
defparam n16167_s.ALU_MODE=0;
  ALU n16166_s (
    .SUM(n16166_1),
    .COUT(n16166_2),
    .I0(main_basesoc_bus_errors[25]),
    .I1(GND),
    .I3(GND),
    .CIN(n16167_2) 
);
defparam n16166_s.ALU_MODE=0;
  ALU n16165_s (
    .SUM(n16165_1),
    .COUT(n16165_2),
    .I0(main_basesoc_bus_errors[26]),
    .I1(GND),
    .I3(GND),
    .CIN(n16166_2) 
);
defparam n16165_s.ALU_MODE=0;
  ALU n16164_s (
    .SUM(n16164_1),
    .COUT(n16164_2),
    .I0(main_basesoc_bus_errors[27]),
    .I1(GND),
    .I3(GND),
    .CIN(n16165_2) 
);
defparam n16164_s.ALU_MODE=0;
  ALU n16163_s (
    .SUM(n16163_1),
    .COUT(n16163_2),
    .I0(main_basesoc_bus_errors[28]),
    .I1(GND),
    .I3(GND),
    .CIN(n16164_2) 
);
defparam n16163_s.ALU_MODE=0;
  ALU n16162_s (
    .SUM(n16162_1),
    .COUT(n16162_2),
    .I0(main_basesoc_bus_errors[29]),
    .I1(GND),
    .I3(GND),
    .CIN(n16163_2) 
);
defparam n16162_s.ALU_MODE=0;
  ALU n16161_s (
    .SUM(n16161_1),
    .COUT(n16161_2),
    .I0(main_basesoc_bus_errors[30]),
    .I1(GND),
    .I3(GND),
    .CIN(n16162_2) 
);
defparam n16161_s.ALU_MODE=0;
  ALU n16160_s (
    .SUM(n16160_1),
    .COUT(n16160_0_COUT),
    .I0(main_basesoc_bus_errors[31]),
    .I1(GND),
    .I3(GND),
    .CIN(n16161_2) 
);
defparam n16160_s.ALU_MODE=0;
  ALU n16022_s (
    .SUM(n16022_2),
    .COUT(n16022_3),
    .I0(main_crg_por_count[1]),
    .I1(VCC),
    .I3(GND),
    .CIN(main_crg_por_count[0]) 
);
defparam n16022_s.ALU_MODE=0;
  ALU n16021_s (
    .SUM(n16021_2),
    .COUT(n16021_3),
    .I0(main_crg_por_count[2]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16022_3) 
);
defparam n16021_s.ALU_MODE=0;
  ALU n16020_s (
    .SUM(n16020_2),
    .COUT(n16020_3),
    .I0(main_crg_por_count[3]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16021_3) 
);
defparam n16020_s.ALU_MODE=0;
  ALU n16019_s (
    .SUM(n16019_2),
    .COUT(n16019_3),
    .I0(main_crg_por_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16020_3) 
);
defparam n16019_s.ALU_MODE=0;
  ALU n16018_s (
    .SUM(n16018_2),
    .COUT(n16018_3),
    .I0(main_crg_por_count[5]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16019_3) 
);
defparam n16018_s.ALU_MODE=0;
  ALU n16017_s (
    .SUM(n16017_2),
    .COUT(n16017_3),
    .I0(main_crg_por_count[6]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16018_3) 
);
defparam n16017_s.ALU_MODE=0;
  ALU n16016_s (
    .SUM(n16016_2),
    .COUT(n16016_3),
    .I0(main_crg_por_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16017_3) 
);
defparam n16016_s.ALU_MODE=0;
  ALU n16015_s (
    .SUM(n16015_2),
    .COUT(n16015_3),
    .I0(main_crg_por_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16016_3) 
);
defparam n16015_s.ALU_MODE=0;
  ALU n16014_s (
    .SUM(n16014_2),
    .COUT(n16014_3),
    .I0(main_crg_por_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16015_3) 
);
defparam n16014_s.ALU_MODE=0;
  ALU n16013_s (
    .SUM(n16013_2),
    .COUT(n16013_3),
    .I0(main_crg_por_count[10]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16014_3) 
);
defparam n16013_s.ALU_MODE=0;
  ALU n16012_s (
    .SUM(n16012_2),
    .COUT(n16012_3),
    .I0(main_crg_por_count[11]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16013_3) 
);
defparam n16012_s.ALU_MODE=0;
  ALU n16011_s (
    .SUM(n16011_2),
    .COUT(n16011_3),
    .I0(main_crg_por_count[12]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16012_3) 
);
defparam n16011_s.ALU_MODE=0;
  ALU n16010_s (
    .SUM(n16010_2),
    .COUT(n16010_3),
    .I0(main_crg_por_count[13]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16011_3) 
);
defparam n16010_s.ALU_MODE=0;
  ALU n16009_s (
    .SUM(n16009_2),
    .COUT(n16009_3),
    .I0(main_crg_por_count[14]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16010_3) 
);
defparam n16009_s.ALU_MODE=0;
  ALU n16008_s (
    .SUM(n16008_2),
    .COUT(n16008_0_COUT),
    .I0(main_crg_por_count[15]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16009_3) 
);
defparam n16008_s.ALU_MODE=0;
  ALU n16084_s (
    .SUM(n16084_2),
    .COUT(n16084_3),
    .I0(builder_count[1]),
    .I1(VCC),
    .I3(GND),
    .CIN(builder_count[0]) 
);
defparam n16084_s.ALU_MODE=0;
  ALU n16083_s (
    .SUM(n16083_2),
    .COUT(n16083_3),
    .I0(builder_count[2]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16084_3) 
);
defparam n16083_s.ALU_MODE=0;
  ALU n16082_s (
    .SUM(n16082_2),
    .COUT(n16082_3),
    .I0(builder_count[3]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16083_3) 
);
defparam n16082_s.ALU_MODE=0;
  ALU n16081_s (
    .SUM(n16081_2),
    .COUT(n16081_3),
    .I0(builder_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16082_3) 
);
defparam n16081_s.ALU_MODE=0;
  ALU n16080_s (
    .SUM(n16080_2),
    .COUT(n16080_3),
    .I0(builder_count[5]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16081_3) 
);
defparam n16080_s.ALU_MODE=0;
  ALU n16079_s (
    .SUM(n16079_2),
    .COUT(n16079_3),
    .I0(builder_count[6]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16080_3) 
);
defparam n16079_s.ALU_MODE=0;
  ALU n16078_s (
    .SUM(n16078_2),
    .COUT(n16078_3),
    .I0(builder_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16079_3) 
);
defparam n16078_s.ALU_MODE=0;
  ALU n16077_s (
    .SUM(n16077_2),
    .COUT(n16077_3),
    .I0(builder_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16078_3) 
);
defparam n16077_s.ALU_MODE=0;
  ALU n16076_s (
    .SUM(n16076_2),
    .COUT(n16076_3),
    .I0(builder_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16077_3) 
);
defparam n16076_s.ALU_MODE=0;
  ALU n16075_s (
    .SUM(n16075_2),
    .COUT(n16075_3),
    .I0(builder_count[10]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16076_3) 
);
defparam n16075_s.ALU_MODE=0;
  ALU n16074_s (
    .SUM(n16074_2),
    .COUT(n16074_3),
    .I0(builder_count[11]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16075_3) 
);
defparam n16074_s.ALU_MODE=0;
  ALU n16073_s (
    .SUM(n16073_2),
    .COUT(n16073_3),
    .I0(builder_count[12]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16074_3) 
);
defparam n16073_s.ALU_MODE=0;
  ALU n16072_s (
    .SUM(n16072_2),
    .COUT(n16072_3),
    .I0(builder_count[13]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16073_3) 
);
defparam n16072_s.ALU_MODE=0;
  ALU n16071_s (
    .SUM(n16071_2),
    .COUT(n16071_3),
    .I0(builder_count[14]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16072_3) 
);
defparam n16071_s.ALU_MODE=0;
  ALU n16070_s (
    .SUM(n16070_2),
    .COUT(n16070_3),
    .I0(builder_count[15]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16071_3) 
);
defparam n16070_s.ALU_MODE=0;
  ALU n16069_s (
    .SUM(n16069_2),
    .COUT(n16069_3),
    .I0(builder_count[16]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16070_3) 
);
defparam n16069_s.ALU_MODE=0;
  ALU n16068_s (
    .SUM(n16068_2),
    .COUT(n16068_3),
    .I0(builder_count[17]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16069_3) 
);
defparam n16068_s.ALU_MODE=0;
  ALU n16067_s (
    .SUM(n16067_2),
    .COUT(n16067_3),
    .I0(builder_count[18]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16068_3) 
);
defparam n16067_s.ALU_MODE=0;
  ALU n16066_s (
    .SUM(n16066_2),
    .COUT(n16066_0_COUT),
    .I0(builder_count[19]),
    .I1(VCC),
    .I3(GND),
    .CIN(n16067_3) 
);
defparam n16066_s.ALU_MODE=0;
  ALU n17423_s (
    .SUM(n17423_2),
    .COUT(n17423_3),
    .I0(main_basesoc_sdram_timer_count1[1]),
    .I1(VCC),
    .I3(GND),
    .CIN(main_basesoc_sdram_timer_count1[0]) 
);
defparam n17423_s.ALU_MODE=0;
  ALU n17422_s (
    .SUM(n17422_2),
    .COUT(n17422_3),
    .I0(main_basesoc_sdram_timer_count1[2]),
    .I1(VCC),
    .I3(GND),
    .CIN(n17423_3) 
);
defparam n17422_s.ALU_MODE=0;
  ALU n17421_s (
    .SUM(n17421_2),
    .COUT(n17421_3),
    .I0(main_basesoc_sdram_timer_count1[3]),
    .I1(VCC),
    .I3(GND),
    .CIN(n17422_3) 
);
defparam n17421_s.ALU_MODE=0;
  ALU n17420_s (
    .SUM(n17420_2),
    .COUT(n17420_3),
    .I0(main_basesoc_sdram_timer_count1[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(n17421_3) 
);
defparam n17420_s.ALU_MODE=0;
  ALU n17419_s (
    .SUM(n17419_2),
    .COUT(n17419_3),
    .I0(main_basesoc_sdram_timer_count1[5]),
    .I1(VCC),
    .I3(GND),
    .CIN(n17420_3) 
);
defparam n17419_s.ALU_MODE=0;
  ALU n17418_s (
    .SUM(n17418_2),
    .COUT(n17418_3),
    .I0(main_basesoc_sdram_timer_count1[6]),
    .I1(VCC),
    .I3(GND),
    .CIN(n17419_3) 
);
defparam n17418_s.ALU_MODE=0;
  ALU n17417_s (
    .SUM(n17417_2),
    .COUT(n17417_3),
    .I0(main_basesoc_sdram_timer_count1[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(n17418_3) 
);
defparam n17417_s.ALU_MODE=0;
  ALU n17416_s (
    .SUM(n17416_2),
    .COUT(n17416_0_COUT),
    .I0(main_basesoc_sdram_timer_count1[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(n17417_3) 
);
defparam n17416_s.ALU_MODE=0;
  ALU n17529_s (
    .SUM(n17529_2),
    .COUT(n17529_3),
    .I0(main_basesoc_sdram_zqcs_timer_count1[1]),
    .I1(VCC),
    .I3(GND),
    .CIN(main_basesoc_sdram_zqcs_timer_count1[0]) 
);
defparam n17529_s.ALU_MODE=0;
  ALU n17528_s (
    .SUM(n17528_2),
    .COUT(n17528_3),
    .I0(main_basesoc_sdram_zqcs_timer_count1[2]),
    .I1(VCC),
    .I3(GND),
    .CIN(n17529_3) 
);
defparam n17528_s.ALU_MODE=0;
  ALU n17527_s (
    .SUM(n17527_2),
    .COUT(n17527_3),
    .I0(main_basesoc_sdram_zqcs_timer_count1[3]),
    .I1(VCC),
    .I3(GND),
    .CIN(n17528_3) 
);
defparam n17527_s.ALU_MODE=0;
  ALU n17526_s (
    .SUM(n17526_2),
    .COUT(n17526_3),
    .I0(main_basesoc_sdram_zqcs_timer_count1[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(n17527_3) 
);
defparam n17526_s.ALU_MODE=0;
  ALU n17525_s (
    .SUM(n17525_2),
    .COUT(n17525_3),
    .I0(main_basesoc_sdram_zqcs_timer_count1[5]),
    .I1(VCC),
    .I3(GND),
    .CIN(n17526_3) 
);
defparam n17525_s.ALU_MODE=0;
  ALU n17524_s (
    .SUM(n17524_2),
    .COUT(n17524_3),
    .I0(main_basesoc_sdram_zqcs_timer_count1[6]),
    .I1(VCC),
    .I3(GND),
    .CIN(n17525_3) 
);
defparam n17524_s.ALU_MODE=0;
  ALU n17523_s (
    .SUM(n17523_2),
    .COUT(n17523_3),
    .I0(main_basesoc_sdram_zqcs_timer_count1[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(n17524_3) 
);
defparam n17523_s.ALU_MODE=0;
  ALU n17522_s (
    .SUM(n17522_2),
    .COUT(n17522_3),
    .I0(main_basesoc_sdram_zqcs_timer_count1[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(n17523_3) 
);
defparam n17522_s.ALU_MODE=0;
  ALU n17521_s (
    .SUM(n17521_2),
    .COUT(n17521_3),
    .I0(main_basesoc_sdram_zqcs_timer_count1[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(n17522_3) 
);
defparam n17521_s.ALU_MODE=0;
  ALU n17520_s (
    .SUM(n17520_2),
    .COUT(n17520_3),
    .I0(main_basesoc_sdram_zqcs_timer_count1[10]),
    .I1(VCC),
    .I3(GND),
    .CIN(n17521_3) 
);
defparam n17520_s.ALU_MODE=0;
  ALU n17519_s (
    .SUM(n17519_2),
    .COUT(n17519_3),
    .I0(main_basesoc_sdram_zqcs_timer_count1[11]),
    .I1(VCC),
    .I3(GND),
    .CIN(n17520_3) 
);
defparam n17519_s.ALU_MODE=0;
  ALU n17518_s (
    .SUM(n17518_2),
    .COUT(n17518_3),
    .I0(main_basesoc_sdram_zqcs_timer_count1[12]),
    .I1(VCC),
    .I3(GND),
    .CIN(n17519_3) 
);
defparam n17518_s.ALU_MODE=0;
  ALU n17517_s (
    .SUM(n17517_2),
    .COUT(n17517_3),
    .I0(main_basesoc_sdram_zqcs_timer_count1[13]),
    .I1(VCC),
    .I3(GND),
    .CIN(n17518_3) 
);
defparam n17517_s.ALU_MODE=0;
  ALU n17516_s (
    .SUM(n17516_2),
    .COUT(n17516_3),
    .I0(main_basesoc_sdram_zqcs_timer_count1[14]),
    .I1(VCC),
    .I3(GND),
    .CIN(n17517_3) 
);
defparam n17516_s.ALU_MODE=0;
  ALU n17515_s (
    .SUM(n17515_2),
    .COUT(n17515_3),
    .I0(main_basesoc_sdram_zqcs_timer_count1[15]),
    .I1(VCC),
    .I3(GND),
    .CIN(n17516_3) 
);
defparam n17515_s.ALU_MODE=0;
  ALU n17514_s (
    .SUM(n17514_2),
    .COUT(n17514_3),
    .I0(main_basesoc_sdram_zqcs_timer_count1[16]),
    .I1(VCC),
    .I3(GND),
    .CIN(n17515_3) 
);
defparam n17514_s.ALU_MODE=0;
  ALU n17513_s (
    .SUM(n17513_2),
    .COUT(n17513_3),
    .I0(main_basesoc_sdram_zqcs_timer_count1[17]),
    .I1(VCC),
    .I3(GND),
    .CIN(n17514_3) 
);
defparam n17513_s.ALU_MODE=0;
  ALU n17512_s (
    .SUM(n17512_2),
    .COUT(n17512_3),
    .I0(main_basesoc_sdram_zqcs_timer_count1[18]),
    .I1(VCC),
    .I3(GND),
    .CIN(n17513_3) 
);
defparam n17512_s.ALU_MODE=0;
  ALU n17511_s (
    .SUM(n17511_2),
    .COUT(n17511_3),
    .I0(main_basesoc_sdram_zqcs_timer_count1[19]),
    .I1(VCC),
    .I3(GND),
    .CIN(n17512_3) 
);
defparam n17511_s.ALU_MODE=0;
  ALU n17510_s (
    .SUM(n17510_2),
    .COUT(n17510_3),
    .I0(main_basesoc_sdram_zqcs_timer_count1[20]),
    .I1(VCC),
    .I3(GND),
    .CIN(n17511_3) 
);
defparam n17510_s.ALU_MODE=0;
  ALU n17509_s (
    .SUM(n17509_2),
    .COUT(n17509_3),
    .I0(main_basesoc_sdram_zqcs_timer_count1[21]),
    .I1(VCC),
    .I3(GND),
    .CIN(n17510_3) 
);
defparam n17509_s.ALU_MODE=0;
  ALU n17508_s (
    .SUM(n17508_2),
    .COUT(n17508_3),
    .I0(main_basesoc_sdram_zqcs_timer_count1[22]),
    .I1(VCC),
    .I3(GND),
    .CIN(n17509_3) 
);
defparam n17508_s.ALU_MODE=0;
  ALU n17507_s (
    .SUM(n17507_2),
    .COUT(n17507_3),
    .I0(main_basesoc_sdram_zqcs_timer_count1[23]),
    .I1(VCC),
    .I3(GND),
    .CIN(n17508_3) 
);
defparam n17507_s.ALU_MODE=0;
  ALU n17506_s (
    .SUM(n17506_2),
    .COUT(n17506_3),
    .I0(main_basesoc_sdram_zqcs_timer_count1[24]),
    .I1(VCC),
    .I3(GND),
    .CIN(n17507_3) 
);
defparam n17506_s.ALU_MODE=0;
  ALU n17505_s (
    .SUM(n17505_2),
    .COUT(n17505_0_COUT),
    .I0(main_basesoc_sdram_zqcs_timer_count1[25]),
    .I1(VCC),
    .I3(GND),
    .CIN(n17506_3) 
);
defparam n17505_s.ALU_MODE=0;
  ALU n19237_s (
    .SUM(n19237_2),
    .COUT(n19237_3),
    .I0(main_count[1]),
    .I1(VCC),
    .I3(GND),
    .CIN(main_count[0]) 
);
defparam n19237_s.ALU_MODE=0;
  ALU n19236_s (
    .SUM(n19236_2),
    .COUT(n19236_3),
    .I0(main_count[2]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19237_3) 
);
defparam n19236_s.ALU_MODE=0;
  ALU n19235_s (
    .SUM(n19235_2),
    .COUT(n19235_3),
    .I0(main_count[3]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19236_3) 
);
defparam n19235_s.ALU_MODE=0;
  ALU n19234_s (
    .SUM(n19234_2),
    .COUT(n19234_3),
    .I0(main_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19235_3) 
);
defparam n19234_s.ALU_MODE=0;
  ALU n19233_s (
    .SUM(n19233_2),
    .COUT(n19233_3),
    .I0(main_count[5]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19234_3) 
);
defparam n19233_s.ALU_MODE=0;
  ALU n19232_s (
    .SUM(n19232_2),
    .COUT(n19232_3),
    .I0(main_count[6]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19233_3) 
);
defparam n19232_s.ALU_MODE=0;
  ALU n19231_s (
    .SUM(n19231_2),
    .COUT(n19231_3),
    .I0(main_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19232_3) 
);
defparam n19231_s.ALU_MODE=0;
  ALU n19230_s (
    .SUM(n19230_2),
    .COUT(n19230_3),
    .I0(main_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19231_3) 
);
defparam n19230_s.ALU_MODE=0;
  ALU n19229_s (
    .SUM(n19229_2),
    .COUT(n19229_3),
    .I0(main_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19230_3) 
);
defparam n19229_s.ALU_MODE=0;
  ALU n19228_s (
    .SUM(n19228_2),
    .COUT(n19228_3),
    .I0(main_count[10]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19229_3) 
);
defparam n19228_s.ALU_MODE=0;
  ALU n19227_s (
    .SUM(n19227_2),
    .COUT(n19227_3),
    .I0(main_count[11]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19228_3) 
);
defparam n19227_s.ALU_MODE=0;
  ALU n19226_s (
    .SUM(n19226_2),
    .COUT(n19226_3),
    .I0(main_count[12]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19227_3) 
);
defparam n19226_s.ALU_MODE=0;
  ALU n19225_s (
    .SUM(n19225_2),
    .COUT(n19225_3),
    .I0(main_count[13]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19226_3) 
);
defparam n19225_s.ALU_MODE=0;
  ALU n19224_s (
    .SUM(n19224_2),
    .COUT(n19224_3),
    .I0(main_count[14]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19225_3) 
);
defparam n19224_s.ALU_MODE=0;
  ALU n19223_s (
    .SUM(n19223_2),
    .COUT(n19223_3),
    .I0(main_count[15]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19224_3) 
);
defparam n19223_s.ALU_MODE=0;
  ALU n19222_s (
    .SUM(n19222_2),
    .COUT(n19222_3),
    .I0(main_count[16]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19223_3) 
);
defparam n19222_s.ALU_MODE=0;
  ALU n19221_s (
    .SUM(n19221_2),
    .COUT(n19221_3),
    .I0(main_count[17]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19222_3) 
);
defparam n19221_s.ALU_MODE=0;
  ALU n19220_s (
    .SUM(n19220_2),
    .COUT(n19220_3),
    .I0(main_count[18]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19221_3) 
);
defparam n19220_s.ALU_MODE=0;
  ALU n19219_s (
    .SUM(n19219_2),
    .COUT(n19219_3),
    .I0(main_count[19]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19220_3) 
);
defparam n19219_s.ALU_MODE=0;
  ALU n19218_s (
    .SUM(n19218_2),
    .COUT(n19218_3),
    .I0(main_count[20]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19219_3) 
);
defparam n19218_s.ALU_MODE=0;
  ALU n19217_s (
    .SUM(n19217_2),
    .COUT(n19217_0_COUT),
    .I0(main_count[21]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19218_3) 
);
defparam n19217_s.ALU_MODE=0;
  ALU n5775_s0 (
    .SUM(n5775_1_SUM),
    .COUT(n5775_3),
    .I0(main_basesoc_sdram_bankmachine0_row[0]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n5775_s0.ALU_MODE=3;
  ALU n5776_s0 (
    .SUM(n5776_1_SUM),
    .COUT(n5776_3),
    .I0(main_basesoc_sdram_bankmachine0_row[1]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(n5775_3) 
);
defparam n5776_s0.ALU_MODE=3;
  ALU n5777_s0 (
    .SUM(n5777_1_SUM),
    .COUT(n5777_3),
    .I0(main_basesoc_sdram_bankmachine0_row[2]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n5776_3) 
);
defparam n5777_s0.ALU_MODE=3;
  ALU n5778_s0 (
    .SUM(n5778_1_SUM),
    .COUT(n5778_3),
    .I0(main_basesoc_sdram_bankmachine0_row[3]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n5777_3) 
);
defparam n5778_s0.ALU_MODE=3;
  ALU n5779_s0 (
    .SUM(n5779_1_SUM),
    .COUT(n5779_3),
    .I0(main_basesoc_sdram_bankmachine0_row[4]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n5778_3) 
);
defparam n5779_s0.ALU_MODE=3;
  ALU n5780_s0 (
    .SUM(n5780_1_SUM),
    .COUT(n5780_3),
    .I0(main_basesoc_sdram_bankmachine0_row[5]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n5779_3) 
);
defparam n5780_s0.ALU_MODE=3;
  ALU n5781_s0 (
    .SUM(n5781_1_SUM),
    .COUT(n5781_3),
    .I0(main_basesoc_sdram_bankmachine0_row[6]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n5780_3) 
);
defparam n5781_s0.ALU_MODE=3;
  ALU n5782_s0 (
    .SUM(n5782_1_SUM),
    .COUT(n5782_3),
    .I0(main_basesoc_sdram_bankmachine0_row[7]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n5781_3) 
);
defparam n5782_s0.ALU_MODE=3;
  ALU n5783_s0 (
    .SUM(n5783_1_SUM),
    .COUT(n5783_3),
    .I0(main_basesoc_sdram_bankmachine0_row[8]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n5782_3) 
);
defparam n5783_s0.ALU_MODE=3;
  ALU n5784_s0 (
    .SUM(n5784_1_SUM),
    .COUT(n5784_3),
    .I0(main_basesoc_sdram_bankmachine0_row[9]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n5783_3) 
);
defparam n5784_s0.ALU_MODE=3;
  ALU n5785_s0 (
    .SUM(n5785_1_SUM),
    .COUT(n5785_3),
    .I0(main_basesoc_sdram_bankmachine0_row[10]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n5784_3) 
);
defparam n5785_s0.ALU_MODE=3;
  ALU n5786_s0 (
    .SUM(n5786_1_SUM),
    .COUT(n5786_3),
    .I0(main_basesoc_sdram_bankmachine0_row[11]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n5785_3) 
);
defparam n5786_s0.ALU_MODE=3;
  ALU n5787_s0 (
    .SUM(n5787_1_SUM),
    .COUT(n5787_3),
    .I0(main_basesoc_sdram_bankmachine0_row[12]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n5786_3) 
);
defparam n5787_s0.ALU_MODE=3;
  ALU n5788_s0 (
    .SUM(n5788_1_SUM),
    .COUT(n5788_3),
    .I0(main_basesoc_sdram_bankmachine0_row[13]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[20]),
    .I3(GND),
    .CIN(n5787_3) 
);
defparam n5788_s0.ALU_MODE=3;
  ALU n5789_s0 (
    .SUM(n5789_1_SUM),
    .COUT(n5789_3),
    .I0(main_basesoc_sdram_bankmachine0_row[14]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[21]),
    .I3(GND),
    .CIN(n5788_3) 
);
defparam n5789_s0.ALU_MODE=3;
  ALU n5816_s0 (
    .SUM(n5816_1_SUM),
    .COUT(n5816_3),
    .I0(main_basesoc_sdram_bankmachine0_rdport_dat_r[8]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n5816_s0.ALU_MODE=3;
  ALU n5817_s0 (
    .SUM(n5817_1_SUM),
    .COUT(n5817_3),
    .I0(main_basesoc_sdram_bankmachine0_rdport_dat_r[9]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(n5816_3) 
);
defparam n5817_s0.ALU_MODE=3;
  ALU n5818_s0 (
    .SUM(n5818_1_SUM),
    .COUT(n5818_3),
    .I0(main_basesoc_sdram_bankmachine0_rdport_dat_r[10]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n5817_3) 
);
defparam n5818_s0.ALU_MODE=3;
  ALU n5819_s0 (
    .SUM(n5819_1_SUM),
    .COUT(n5819_3),
    .I0(main_basesoc_sdram_bankmachine0_rdport_dat_r[11]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n5818_3) 
);
defparam n5819_s0.ALU_MODE=3;
  ALU n5820_s0 (
    .SUM(n5820_1_SUM),
    .COUT(n5820_3),
    .I0(main_basesoc_sdram_bankmachine0_rdport_dat_r[12]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n5819_3) 
);
defparam n5820_s0.ALU_MODE=3;
  ALU n5821_s0 (
    .SUM(n5821_1_SUM),
    .COUT(n5821_3),
    .I0(main_basesoc_sdram_bankmachine0_rdport_dat_r[13]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n5820_3) 
);
defparam n5821_s0.ALU_MODE=3;
  ALU n5822_s0 (
    .SUM(n5822_1_SUM),
    .COUT(n5822_3),
    .I0(main_basesoc_sdram_bankmachine0_rdport_dat_r[14]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n5821_3) 
);
defparam n5822_s0.ALU_MODE=3;
  ALU n5823_s0 (
    .SUM(n5823_1_SUM),
    .COUT(n5823_3),
    .I0(main_basesoc_sdram_bankmachine0_rdport_dat_r[15]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n5822_3) 
);
defparam n5823_s0.ALU_MODE=3;
  ALU n5824_s0 (
    .SUM(n5824_1_SUM),
    .COUT(n5824_3),
    .I0(main_basesoc_sdram_bankmachine0_rdport_dat_r[16]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n5823_3) 
);
defparam n5824_s0.ALU_MODE=3;
  ALU n5825_s0 (
    .SUM(n5825_1_SUM),
    .COUT(n5825_3),
    .I0(main_basesoc_sdram_bankmachine0_rdport_dat_r[17]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n5824_3) 
);
defparam n5825_s0.ALU_MODE=3;
  ALU n5826_s0 (
    .SUM(n5826_1_SUM),
    .COUT(n5826_3),
    .I0(main_basesoc_sdram_bankmachine0_rdport_dat_r[18]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n5825_3) 
);
defparam n5826_s0.ALU_MODE=3;
  ALU n5827_s0 (
    .SUM(n5827_1_SUM),
    .COUT(n5827_3),
    .I0(main_basesoc_sdram_bankmachine0_rdport_dat_r[19]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n5826_3) 
);
defparam n5827_s0.ALU_MODE=3;
  ALU n5828_s0 (
    .SUM(n5828_1_SUM),
    .COUT(n5828_3),
    .I0(main_basesoc_sdram_bankmachine0_rdport_dat_r[20]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n5827_3) 
);
defparam n5828_s0.ALU_MODE=3;
  ALU n5829_s0 (
    .SUM(n5829_1_SUM),
    .COUT(n5829_3),
    .I0(main_basesoc_sdram_bankmachine0_rdport_dat_r[21]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[20]),
    .I3(GND),
    .CIN(n5828_3) 
);
defparam n5829_s0.ALU_MODE=3;
  ALU n5830_s0 (
    .SUM(n5830_1_SUM),
    .COUT(n5831_2),
    .I0(main_basesoc_sdram_bankmachine0_rdport_dat_r[22]),
    .I1(main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[21]),
    .I3(GND),
    .CIN(n5829_3) 
);
defparam n5830_s0.ALU_MODE=3;
  ALU n6206_s0 (
    .SUM(n6206_1_SUM),
    .COUT(n6206_3),
    .I0(main_basesoc_sdram_bankmachine1_row[0]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n6206_s0.ALU_MODE=3;
  ALU n6207_s0 (
    .SUM(n6207_1_SUM),
    .COUT(n6207_3),
    .I0(main_basesoc_sdram_bankmachine1_row[1]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(n6206_3) 
);
defparam n6207_s0.ALU_MODE=3;
  ALU n6208_s0 (
    .SUM(n6208_1_SUM),
    .COUT(n6208_3),
    .I0(main_basesoc_sdram_bankmachine1_row[2]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n6207_3) 
);
defparam n6208_s0.ALU_MODE=3;
  ALU n6209_s0 (
    .SUM(n6209_1_SUM),
    .COUT(n6209_3),
    .I0(main_basesoc_sdram_bankmachine1_row[3]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n6208_3) 
);
defparam n6209_s0.ALU_MODE=3;
  ALU n6210_s0 (
    .SUM(n6210_1_SUM),
    .COUT(n6210_3),
    .I0(main_basesoc_sdram_bankmachine1_row[4]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n6209_3) 
);
defparam n6210_s0.ALU_MODE=3;
  ALU n6211_s0 (
    .SUM(n6211_1_SUM),
    .COUT(n6211_3),
    .I0(main_basesoc_sdram_bankmachine1_row[5]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n6210_3) 
);
defparam n6211_s0.ALU_MODE=3;
  ALU n6212_s0 (
    .SUM(n6212_1_SUM),
    .COUT(n6212_3),
    .I0(main_basesoc_sdram_bankmachine1_row[6]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n6211_3) 
);
defparam n6212_s0.ALU_MODE=3;
  ALU n6213_s0 (
    .SUM(n6213_1_SUM),
    .COUT(n6213_3),
    .I0(main_basesoc_sdram_bankmachine1_row[7]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n6212_3) 
);
defparam n6213_s0.ALU_MODE=3;
  ALU n6214_s0 (
    .SUM(n6214_1_SUM),
    .COUT(n6214_3),
    .I0(main_basesoc_sdram_bankmachine1_row[8]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n6213_3) 
);
defparam n6214_s0.ALU_MODE=3;
  ALU n6215_s0 (
    .SUM(n6215_1_SUM),
    .COUT(n6215_3),
    .I0(main_basesoc_sdram_bankmachine1_row[9]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n6214_3) 
);
defparam n6215_s0.ALU_MODE=3;
  ALU n6216_s0 (
    .SUM(n6216_1_SUM),
    .COUT(n6216_3),
    .I0(main_basesoc_sdram_bankmachine1_row[10]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n6215_3) 
);
defparam n6216_s0.ALU_MODE=3;
  ALU n6217_s0 (
    .SUM(n6217_1_SUM),
    .COUT(n6217_3),
    .I0(main_basesoc_sdram_bankmachine1_row[11]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n6216_3) 
);
defparam n6217_s0.ALU_MODE=3;
  ALU n6218_s0 (
    .SUM(n6218_1_SUM),
    .COUT(n6218_3),
    .I0(main_basesoc_sdram_bankmachine1_row[12]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n6217_3) 
);
defparam n6218_s0.ALU_MODE=3;
  ALU n6219_s0 (
    .SUM(n6219_1_SUM),
    .COUT(n6219_3),
    .I0(main_basesoc_sdram_bankmachine1_row[13]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[20]),
    .I3(GND),
    .CIN(n6218_3) 
);
defparam n6219_s0.ALU_MODE=3;
  ALU n6220_s0 (
    .SUM(n6220_1_SUM),
    .COUT(n6220_3),
    .I0(main_basesoc_sdram_bankmachine1_row[14]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[21]),
    .I3(GND),
    .CIN(n6219_3) 
);
defparam n6220_s0.ALU_MODE=3;
  ALU n6247_s0 (
    .SUM(n6247_1_SUM),
    .COUT(n6247_3),
    .I0(main_basesoc_sdram_bankmachine1_rdport_dat_r[8]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n6247_s0.ALU_MODE=3;
  ALU n6248_s0 (
    .SUM(n6248_1_SUM),
    .COUT(n6248_3),
    .I0(main_basesoc_sdram_bankmachine1_rdport_dat_r[9]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(n6247_3) 
);
defparam n6248_s0.ALU_MODE=3;
  ALU n6249_s0 (
    .SUM(n6249_1_SUM),
    .COUT(n6249_3),
    .I0(main_basesoc_sdram_bankmachine1_rdport_dat_r[10]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n6248_3) 
);
defparam n6249_s0.ALU_MODE=3;
  ALU n6250_s0 (
    .SUM(n6250_1_SUM),
    .COUT(n6250_3),
    .I0(main_basesoc_sdram_bankmachine1_rdport_dat_r[11]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n6249_3) 
);
defparam n6250_s0.ALU_MODE=3;
  ALU n6251_s0 (
    .SUM(n6251_1_SUM),
    .COUT(n6251_3),
    .I0(main_basesoc_sdram_bankmachine1_rdport_dat_r[12]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n6250_3) 
);
defparam n6251_s0.ALU_MODE=3;
  ALU n6252_s0 (
    .SUM(n6252_1_SUM),
    .COUT(n6252_3),
    .I0(main_basesoc_sdram_bankmachine1_rdport_dat_r[13]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n6251_3) 
);
defparam n6252_s0.ALU_MODE=3;
  ALU n6253_s0 (
    .SUM(n6253_1_SUM),
    .COUT(n6253_3),
    .I0(main_basesoc_sdram_bankmachine1_rdport_dat_r[14]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n6252_3) 
);
defparam n6253_s0.ALU_MODE=3;
  ALU n6254_s0 (
    .SUM(n6254_1_SUM),
    .COUT(n6254_3),
    .I0(main_basesoc_sdram_bankmachine1_rdport_dat_r[15]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n6253_3) 
);
defparam n6254_s0.ALU_MODE=3;
  ALU n6255_s0 (
    .SUM(n6255_1_SUM),
    .COUT(n6255_3),
    .I0(main_basesoc_sdram_bankmachine1_rdport_dat_r[16]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n6254_3) 
);
defparam n6255_s0.ALU_MODE=3;
  ALU n6256_s0 (
    .SUM(n6256_1_SUM),
    .COUT(n6256_3),
    .I0(main_basesoc_sdram_bankmachine1_rdport_dat_r[17]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n6255_3) 
);
defparam n6256_s0.ALU_MODE=3;
  ALU n6257_s0 (
    .SUM(n6257_1_SUM),
    .COUT(n6257_3),
    .I0(main_basesoc_sdram_bankmachine1_rdport_dat_r[18]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n6256_3) 
);
defparam n6257_s0.ALU_MODE=3;
  ALU n6258_s0 (
    .SUM(n6258_1_SUM),
    .COUT(n6258_3),
    .I0(main_basesoc_sdram_bankmachine1_rdport_dat_r[19]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n6257_3) 
);
defparam n6258_s0.ALU_MODE=3;
  ALU n6259_s0 (
    .SUM(n6259_1_SUM),
    .COUT(n6259_3),
    .I0(main_basesoc_sdram_bankmachine1_rdport_dat_r[20]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n6258_3) 
);
defparam n6259_s0.ALU_MODE=3;
  ALU n6260_s0 (
    .SUM(n6260_1_SUM),
    .COUT(n6260_3),
    .I0(main_basesoc_sdram_bankmachine1_rdport_dat_r[21]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[20]),
    .I3(GND),
    .CIN(n6259_3) 
);
defparam n6260_s0.ALU_MODE=3;
  ALU n6261_s0 (
    .SUM(n6261_1_SUM),
    .COUT(n6262_2),
    .I0(main_basesoc_sdram_bankmachine1_rdport_dat_r[22]),
    .I1(main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[21]),
    .I3(GND),
    .CIN(n6260_3) 
);
defparam n6261_s0.ALU_MODE=3;
  ALU n6637_s0 (
    .SUM(n6637_1_SUM),
    .COUT(n6637_3),
    .I0(main_basesoc_sdram_bankmachine2_row[0]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n6637_s0.ALU_MODE=3;
  ALU n6638_s0 (
    .SUM(n6638_1_SUM),
    .COUT(n6638_3),
    .I0(main_basesoc_sdram_bankmachine2_row[1]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(n6637_3) 
);
defparam n6638_s0.ALU_MODE=3;
  ALU n6639_s0 (
    .SUM(n6639_1_SUM),
    .COUT(n6639_3),
    .I0(main_basesoc_sdram_bankmachine2_row[2]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n6638_3) 
);
defparam n6639_s0.ALU_MODE=3;
  ALU n6640_s0 (
    .SUM(n6640_1_SUM),
    .COUT(n6640_3),
    .I0(main_basesoc_sdram_bankmachine2_row[3]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n6639_3) 
);
defparam n6640_s0.ALU_MODE=3;
  ALU n6641_s0 (
    .SUM(n6641_1_SUM),
    .COUT(n6641_3),
    .I0(main_basesoc_sdram_bankmachine2_row[4]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n6640_3) 
);
defparam n6641_s0.ALU_MODE=3;
  ALU n6642_s0 (
    .SUM(n6642_1_SUM),
    .COUT(n6642_3),
    .I0(main_basesoc_sdram_bankmachine2_row[5]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n6641_3) 
);
defparam n6642_s0.ALU_MODE=3;
  ALU n6643_s0 (
    .SUM(n6643_1_SUM),
    .COUT(n6643_3),
    .I0(main_basesoc_sdram_bankmachine2_row[6]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n6642_3) 
);
defparam n6643_s0.ALU_MODE=3;
  ALU n6644_s0 (
    .SUM(n6644_1_SUM),
    .COUT(n6644_3),
    .I0(main_basesoc_sdram_bankmachine2_row[7]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n6643_3) 
);
defparam n6644_s0.ALU_MODE=3;
  ALU n6645_s0 (
    .SUM(n6645_1_SUM),
    .COUT(n6645_3),
    .I0(main_basesoc_sdram_bankmachine2_row[8]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n6644_3) 
);
defparam n6645_s0.ALU_MODE=3;
  ALU n6646_s0 (
    .SUM(n6646_1_SUM),
    .COUT(n6646_3),
    .I0(main_basesoc_sdram_bankmachine2_row[9]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n6645_3) 
);
defparam n6646_s0.ALU_MODE=3;
  ALU n6647_s0 (
    .SUM(n6647_1_SUM),
    .COUT(n6647_3),
    .I0(main_basesoc_sdram_bankmachine2_row[10]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n6646_3) 
);
defparam n6647_s0.ALU_MODE=3;
  ALU n6648_s0 (
    .SUM(n6648_1_SUM),
    .COUT(n6648_3),
    .I0(main_basesoc_sdram_bankmachine2_row[11]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n6647_3) 
);
defparam n6648_s0.ALU_MODE=3;
  ALU n6649_s0 (
    .SUM(n6649_1_SUM),
    .COUT(n6649_3),
    .I0(main_basesoc_sdram_bankmachine2_row[12]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n6648_3) 
);
defparam n6649_s0.ALU_MODE=3;
  ALU n6650_s0 (
    .SUM(n6650_1_SUM),
    .COUT(n6650_3),
    .I0(main_basesoc_sdram_bankmachine2_row[13]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[20]),
    .I3(GND),
    .CIN(n6649_3) 
);
defparam n6650_s0.ALU_MODE=3;
  ALU n6651_s0 (
    .SUM(n6651_1_SUM),
    .COUT(n6651_3),
    .I0(main_basesoc_sdram_bankmachine2_row[14]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[21]),
    .I3(GND),
    .CIN(n6650_3) 
);
defparam n6651_s0.ALU_MODE=3;
  ALU n6678_s0 (
    .SUM(n6678_1_SUM),
    .COUT(n6678_3),
    .I0(main_basesoc_sdram_bankmachine2_rdport_dat_r[8]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n6678_s0.ALU_MODE=3;
  ALU n6679_s0 (
    .SUM(n6679_1_SUM),
    .COUT(n6679_3),
    .I0(main_basesoc_sdram_bankmachine2_rdport_dat_r[9]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(n6678_3) 
);
defparam n6679_s0.ALU_MODE=3;
  ALU n6680_s0 (
    .SUM(n6680_1_SUM),
    .COUT(n6680_3),
    .I0(main_basesoc_sdram_bankmachine2_rdport_dat_r[10]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n6679_3) 
);
defparam n6680_s0.ALU_MODE=3;
  ALU n6681_s0 (
    .SUM(n6681_1_SUM),
    .COUT(n6681_3),
    .I0(main_basesoc_sdram_bankmachine2_rdport_dat_r[11]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n6680_3) 
);
defparam n6681_s0.ALU_MODE=3;
  ALU n6682_s0 (
    .SUM(n6682_1_SUM),
    .COUT(n6682_3),
    .I0(main_basesoc_sdram_bankmachine2_rdport_dat_r[12]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n6681_3) 
);
defparam n6682_s0.ALU_MODE=3;
  ALU n6683_s0 (
    .SUM(n6683_1_SUM),
    .COUT(n6683_3),
    .I0(main_basesoc_sdram_bankmachine2_rdport_dat_r[13]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n6682_3) 
);
defparam n6683_s0.ALU_MODE=3;
  ALU n6684_s0 (
    .SUM(n6684_1_SUM),
    .COUT(n6684_3),
    .I0(main_basesoc_sdram_bankmachine2_rdport_dat_r[14]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n6683_3) 
);
defparam n6684_s0.ALU_MODE=3;
  ALU n6685_s0 (
    .SUM(n6685_1_SUM),
    .COUT(n6685_3),
    .I0(main_basesoc_sdram_bankmachine2_rdport_dat_r[15]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n6684_3) 
);
defparam n6685_s0.ALU_MODE=3;
  ALU n6686_s0 (
    .SUM(n6686_1_SUM),
    .COUT(n6686_3),
    .I0(main_basesoc_sdram_bankmachine2_rdport_dat_r[16]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n6685_3) 
);
defparam n6686_s0.ALU_MODE=3;
  ALU n6687_s0 (
    .SUM(n6687_1_SUM),
    .COUT(n6687_3),
    .I0(main_basesoc_sdram_bankmachine2_rdport_dat_r[17]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n6686_3) 
);
defparam n6687_s0.ALU_MODE=3;
  ALU n6688_s0 (
    .SUM(n6688_1_SUM),
    .COUT(n6688_3),
    .I0(main_basesoc_sdram_bankmachine2_rdport_dat_r[18]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n6687_3) 
);
defparam n6688_s0.ALU_MODE=3;
  ALU n6689_s0 (
    .SUM(n6689_1_SUM),
    .COUT(n6689_3),
    .I0(main_basesoc_sdram_bankmachine2_rdport_dat_r[19]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n6688_3) 
);
defparam n6689_s0.ALU_MODE=3;
  ALU n6690_s0 (
    .SUM(n6690_1_SUM),
    .COUT(n6690_3),
    .I0(main_basesoc_sdram_bankmachine2_rdport_dat_r[20]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n6689_3) 
);
defparam n6690_s0.ALU_MODE=3;
  ALU n6691_s0 (
    .SUM(n6691_1_SUM),
    .COUT(n6691_3),
    .I0(main_basesoc_sdram_bankmachine2_rdport_dat_r[21]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[20]),
    .I3(GND),
    .CIN(n6690_3) 
);
defparam n6691_s0.ALU_MODE=3;
  ALU n6692_s0 (
    .SUM(n6692_1_SUM),
    .COUT(n6693_2),
    .I0(main_basesoc_sdram_bankmachine2_rdport_dat_r[22]),
    .I1(main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[21]),
    .I3(GND),
    .CIN(n6691_3) 
);
defparam n6692_s0.ALU_MODE=3;
  ALU n7068_s0 (
    .SUM(n7068_1_SUM),
    .COUT(n7068_3),
    .I0(main_basesoc_sdram_bankmachine3_row[0]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n7068_s0.ALU_MODE=3;
  ALU n7069_s0 (
    .SUM(n7069_1_SUM),
    .COUT(n7069_3),
    .I0(main_basesoc_sdram_bankmachine3_row[1]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(n7068_3) 
);
defparam n7069_s0.ALU_MODE=3;
  ALU n7070_s0 (
    .SUM(n7070_1_SUM),
    .COUT(n7070_3),
    .I0(main_basesoc_sdram_bankmachine3_row[2]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n7069_3) 
);
defparam n7070_s0.ALU_MODE=3;
  ALU n7071_s0 (
    .SUM(n7071_1_SUM),
    .COUT(n7071_3),
    .I0(main_basesoc_sdram_bankmachine3_row[3]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n7070_3) 
);
defparam n7071_s0.ALU_MODE=3;
  ALU n7072_s0 (
    .SUM(n7072_1_SUM),
    .COUT(n7072_3),
    .I0(main_basesoc_sdram_bankmachine3_row[4]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n7071_3) 
);
defparam n7072_s0.ALU_MODE=3;
  ALU n7073_s0 (
    .SUM(n7073_1_SUM),
    .COUT(n7073_3),
    .I0(main_basesoc_sdram_bankmachine3_row[5]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n7072_3) 
);
defparam n7073_s0.ALU_MODE=3;
  ALU n7074_s0 (
    .SUM(n7074_1_SUM),
    .COUT(n7074_3),
    .I0(main_basesoc_sdram_bankmachine3_row[6]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n7073_3) 
);
defparam n7074_s0.ALU_MODE=3;
  ALU n7075_s0 (
    .SUM(n7075_1_SUM),
    .COUT(n7075_3),
    .I0(main_basesoc_sdram_bankmachine3_row[7]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n7074_3) 
);
defparam n7075_s0.ALU_MODE=3;
  ALU n7076_s0 (
    .SUM(n7076_1_SUM),
    .COUT(n7076_3),
    .I0(main_basesoc_sdram_bankmachine3_row[8]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n7075_3) 
);
defparam n7076_s0.ALU_MODE=3;
  ALU n7077_s0 (
    .SUM(n7077_1_SUM),
    .COUT(n7077_3),
    .I0(main_basesoc_sdram_bankmachine3_row[9]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n7076_3) 
);
defparam n7077_s0.ALU_MODE=3;
  ALU n7078_s0 (
    .SUM(n7078_1_SUM),
    .COUT(n7078_3),
    .I0(main_basesoc_sdram_bankmachine3_row[10]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n7077_3) 
);
defparam n7078_s0.ALU_MODE=3;
  ALU n7079_s0 (
    .SUM(n7079_1_SUM),
    .COUT(n7079_3),
    .I0(main_basesoc_sdram_bankmachine3_row[11]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n7078_3) 
);
defparam n7079_s0.ALU_MODE=3;
  ALU n7080_s0 (
    .SUM(n7080_1_SUM),
    .COUT(n7080_3),
    .I0(main_basesoc_sdram_bankmachine3_row[12]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n7079_3) 
);
defparam n7080_s0.ALU_MODE=3;
  ALU n7081_s0 (
    .SUM(n7081_1_SUM),
    .COUT(n7081_3),
    .I0(main_basesoc_sdram_bankmachine3_row[13]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[20]),
    .I3(GND),
    .CIN(n7080_3) 
);
defparam n7081_s0.ALU_MODE=3;
  ALU n7082_s0 (
    .SUM(n7082_1_SUM),
    .COUT(n7082_3),
    .I0(main_basesoc_sdram_bankmachine3_row[14]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[21]),
    .I3(GND),
    .CIN(n7081_3) 
);
defparam n7082_s0.ALU_MODE=3;
  ALU n7109_s0 (
    .SUM(n7109_1_SUM),
    .COUT(n7109_3),
    .I0(main_basesoc_sdram_bankmachine3_rdport_dat_r[8]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n7109_s0.ALU_MODE=3;
  ALU n7110_s0 (
    .SUM(n7110_1_SUM),
    .COUT(n7110_3),
    .I0(main_basesoc_sdram_bankmachine3_rdport_dat_r[9]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(n7109_3) 
);
defparam n7110_s0.ALU_MODE=3;
  ALU n7111_s0 (
    .SUM(n7111_1_SUM),
    .COUT(n7111_3),
    .I0(main_basesoc_sdram_bankmachine3_rdport_dat_r[10]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n7110_3) 
);
defparam n7111_s0.ALU_MODE=3;
  ALU n7112_s0 (
    .SUM(n7112_1_SUM),
    .COUT(n7112_3),
    .I0(main_basesoc_sdram_bankmachine3_rdport_dat_r[11]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n7111_3) 
);
defparam n7112_s0.ALU_MODE=3;
  ALU n7113_s0 (
    .SUM(n7113_1_SUM),
    .COUT(n7113_3),
    .I0(main_basesoc_sdram_bankmachine3_rdport_dat_r[12]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n7112_3) 
);
defparam n7113_s0.ALU_MODE=3;
  ALU n7114_s0 (
    .SUM(n7114_1_SUM),
    .COUT(n7114_3),
    .I0(main_basesoc_sdram_bankmachine3_rdport_dat_r[13]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n7113_3) 
);
defparam n7114_s0.ALU_MODE=3;
  ALU n7115_s0 (
    .SUM(n7115_1_SUM),
    .COUT(n7115_3),
    .I0(main_basesoc_sdram_bankmachine3_rdport_dat_r[14]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n7114_3) 
);
defparam n7115_s0.ALU_MODE=3;
  ALU n7116_s0 (
    .SUM(n7116_1_SUM),
    .COUT(n7116_3),
    .I0(main_basesoc_sdram_bankmachine3_rdport_dat_r[15]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n7115_3) 
);
defparam n7116_s0.ALU_MODE=3;
  ALU n7117_s0 (
    .SUM(n7117_1_SUM),
    .COUT(n7117_3),
    .I0(main_basesoc_sdram_bankmachine3_rdport_dat_r[16]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n7116_3) 
);
defparam n7117_s0.ALU_MODE=3;
  ALU n7118_s0 (
    .SUM(n7118_1_SUM),
    .COUT(n7118_3),
    .I0(main_basesoc_sdram_bankmachine3_rdport_dat_r[17]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n7117_3) 
);
defparam n7118_s0.ALU_MODE=3;
  ALU n7119_s0 (
    .SUM(n7119_1_SUM),
    .COUT(n7119_3),
    .I0(main_basesoc_sdram_bankmachine3_rdport_dat_r[18]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n7118_3) 
);
defparam n7119_s0.ALU_MODE=3;
  ALU n7120_s0 (
    .SUM(n7120_1_SUM),
    .COUT(n7120_3),
    .I0(main_basesoc_sdram_bankmachine3_rdport_dat_r[19]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n7119_3) 
);
defparam n7120_s0.ALU_MODE=3;
  ALU n7121_s0 (
    .SUM(n7121_1_SUM),
    .COUT(n7121_3),
    .I0(main_basesoc_sdram_bankmachine3_rdport_dat_r[20]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n7120_3) 
);
defparam n7121_s0.ALU_MODE=3;
  ALU n7122_s0 (
    .SUM(n7122_1_SUM),
    .COUT(n7122_3),
    .I0(main_basesoc_sdram_bankmachine3_rdport_dat_r[21]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[20]),
    .I3(GND),
    .CIN(n7121_3) 
);
defparam n7122_s0.ALU_MODE=3;
  ALU n7123_s0 (
    .SUM(n7123_1_SUM),
    .COUT(n7124_2),
    .I0(main_basesoc_sdram_bankmachine3_rdport_dat_r[22]),
    .I1(main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[21]),
    .I3(GND),
    .CIN(n7122_3) 
);
defparam n7123_s0.ALU_MODE=3;
  ALU n7499_s0 (
    .SUM(n7499_1_SUM),
    .COUT(n7499_3),
    .I0(main_basesoc_sdram_bankmachine4_row[0]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n7499_s0.ALU_MODE=3;
  ALU n7500_s0 (
    .SUM(n7500_1_SUM),
    .COUT(n7500_3),
    .I0(main_basesoc_sdram_bankmachine4_row[1]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(n7499_3) 
);
defparam n7500_s0.ALU_MODE=3;
  ALU n7501_s0 (
    .SUM(n7501_1_SUM),
    .COUT(n7501_3),
    .I0(main_basesoc_sdram_bankmachine4_row[2]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n7500_3) 
);
defparam n7501_s0.ALU_MODE=3;
  ALU n7502_s0 (
    .SUM(n7502_1_SUM),
    .COUT(n7502_3),
    .I0(main_basesoc_sdram_bankmachine4_row[3]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n7501_3) 
);
defparam n7502_s0.ALU_MODE=3;
  ALU n7503_s0 (
    .SUM(n7503_1_SUM),
    .COUT(n7503_3),
    .I0(main_basesoc_sdram_bankmachine4_row[4]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n7502_3) 
);
defparam n7503_s0.ALU_MODE=3;
  ALU n7504_s0 (
    .SUM(n7504_1_SUM),
    .COUT(n7504_3),
    .I0(main_basesoc_sdram_bankmachine4_row[5]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n7503_3) 
);
defparam n7504_s0.ALU_MODE=3;
  ALU n7505_s0 (
    .SUM(n7505_1_SUM),
    .COUT(n7505_3),
    .I0(main_basesoc_sdram_bankmachine4_row[6]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n7504_3) 
);
defparam n7505_s0.ALU_MODE=3;
  ALU n7506_s0 (
    .SUM(n7506_1_SUM),
    .COUT(n7506_3),
    .I0(main_basesoc_sdram_bankmachine4_row[7]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n7505_3) 
);
defparam n7506_s0.ALU_MODE=3;
  ALU n7507_s0 (
    .SUM(n7507_1_SUM),
    .COUT(n7507_3),
    .I0(main_basesoc_sdram_bankmachine4_row[8]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n7506_3) 
);
defparam n7507_s0.ALU_MODE=3;
  ALU n7508_s0 (
    .SUM(n7508_1_SUM),
    .COUT(n7508_3),
    .I0(main_basesoc_sdram_bankmachine4_row[9]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n7507_3) 
);
defparam n7508_s0.ALU_MODE=3;
  ALU n7509_s0 (
    .SUM(n7509_1_SUM),
    .COUT(n7509_3),
    .I0(main_basesoc_sdram_bankmachine4_row[10]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n7508_3) 
);
defparam n7509_s0.ALU_MODE=3;
  ALU n7510_s0 (
    .SUM(n7510_1_SUM),
    .COUT(n7510_3),
    .I0(main_basesoc_sdram_bankmachine4_row[11]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n7509_3) 
);
defparam n7510_s0.ALU_MODE=3;
  ALU n7511_s0 (
    .SUM(n7511_1_SUM),
    .COUT(n7511_3),
    .I0(main_basesoc_sdram_bankmachine4_row[12]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n7510_3) 
);
defparam n7511_s0.ALU_MODE=3;
  ALU n7512_s0 (
    .SUM(n7512_1_SUM),
    .COUT(n7512_3),
    .I0(main_basesoc_sdram_bankmachine4_row[13]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[20]),
    .I3(GND),
    .CIN(n7511_3) 
);
defparam n7512_s0.ALU_MODE=3;
  ALU n7513_s0 (
    .SUM(n7513_1_SUM),
    .COUT(n7513_3),
    .I0(main_basesoc_sdram_bankmachine4_row[14]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[21]),
    .I3(GND),
    .CIN(n7512_3) 
);
defparam n7513_s0.ALU_MODE=3;
  ALU n7540_s0 (
    .SUM(n7540_1_SUM),
    .COUT(n7540_3),
    .I0(main_basesoc_sdram_bankmachine4_rdport_dat_r[8]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n7540_s0.ALU_MODE=3;
  ALU n7541_s0 (
    .SUM(n7541_1_SUM),
    .COUT(n7541_3),
    .I0(main_basesoc_sdram_bankmachine4_rdport_dat_r[9]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(n7540_3) 
);
defparam n7541_s0.ALU_MODE=3;
  ALU n7542_s0 (
    .SUM(n7542_1_SUM),
    .COUT(n7542_3),
    .I0(main_basesoc_sdram_bankmachine4_rdport_dat_r[10]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n7541_3) 
);
defparam n7542_s0.ALU_MODE=3;
  ALU n7543_s0 (
    .SUM(n7543_1_SUM),
    .COUT(n7543_3),
    .I0(main_basesoc_sdram_bankmachine4_rdport_dat_r[11]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n7542_3) 
);
defparam n7543_s0.ALU_MODE=3;
  ALU n7544_s0 (
    .SUM(n7544_1_SUM),
    .COUT(n7544_3),
    .I0(main_basesoc_sdram_bankmachine4_rdport_dat_r[12]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n7543_3) 
);
defparam n7544_s0.ALU_MODE=3;
  ALU n7545_s0 (
    .SUM(n7545_1_SUM),
    .COUT(n7545_3),
    .I0(main_basesoc_sdram_bankmachine4_rdport_dat_r[13]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n7544_3) 
);
defparam n7545_s0.ALU_MODE=3;
  ALU n7546_s0 (
    .SUM(n7546_1_SUM),
    .COUT(n7546_3),
    .I0(main_basesoc_sdram_bankmachine4_rdport_dat_r[14]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n7545_3) 
);
defparam n7546_s0.ALU_MODE=3;
  ALU n7547_s0 (
    .SUM(n7547_1_SUM),
    .COUT(n7547_3),
    .I0(main_basesoc_sdram_bankmachine4_rdport_dat_r[15]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n7546_3) 
);
defparam n7547_s0.ALU_MODE=3;
  ALU n7548_s0 (
    .SUM(n7548_1_SUM),
    .COUT(n7548_3),
    .I0(main_basesoc_sdram_bankmachine4_rdport_dat_r[16]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n7547_3) 
);
defparam n7548_s0.ALU_MODE=3;
  ALU n7549_s0 (
    .SUM(n7549_1_SUM),
    .COUT(n7549_3),
    .I0(main_basesoc_sdram_bankmachine4_rdport_dat_r[17]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n7548_3) 
);
defparam n7549_s0.ALU_MODE=3;
  ALU n7550_s0 (
    .SUM(n7550_1_SUM),
    .COUT(n7550_3),
    .I0(main_basesoc_sdram_bankmachine4_rdport_dat_r[18]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n7549_3) 
);
defparam n7550_s0.ALU_MODE=3;
  ALU n7551_s0 (
    .SUM(n7551_1_SUM),
    .COUT(n7551_3),
    .I0(main_basesoc_sdram_bankmachine4_rdport_dat_r[19]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n7550_3) 
);
defparam n7551_s0.ALU_MODE=3;
  ALU n7552_s0 (
    .SUM(n7552_1_SUM),
    .COUT(n7552_3),
    .I0(main_basesoc_sdram_bankmachine4_rdport_dat_r[20]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n7551_3) 
);
defparam n7552_s0.ALU_MODE=3;
  ALU n7553_s0 (
    .SUM(n7553_1_SUM),
    .COUT(n7553_3),
    .I0(main_basesoc_sdram_bankmachine4_rdport_dat_r[21]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[20]),
    .I3(GND),
    .CIN(n7552_3) 
);
defparam n7553_s0.ALU_MODE=3;
  ALU n7554_s0 (
    .SUM(n7554_1_SUM),
    .COUT(n7555_2),
    .I0(main_basesoc_sdram_bankmachine4_rdport_dat_r[22]),
    .I1(main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr[21]),
    .I3(GND),
    .CIN(n7553_3) 
);
defparam n7554_s0.ALU_MODE=3;
  ALU n7930_s0 (
    .SUM(n7930_1_SUM),
    .COUT(n7930_3),
    .I0(main_basesoc_sdram_bankmachine5_row[0]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n7930_s0.ALU_MODE=3;
  ALU n7931_s0 (
    .SUM(n7931_1_SUM),
    .COUT(n7931_3),
    .I0(main_basesoc_sdram_bankmachine5_row[1]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(n7930_3) 
);
defparam n7931_s0.ALU_MODE=3;
  ALU n7932_s0 (
    .SUM(n7932_1_SUM),
    .COUT(n7932_3),
    .I0(main_basesoc_sdram_bankmachine5_row[2]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n7931_3) 
);
defparam n7932_s0.ALU_MODE=3;
  ALU n7933_s0 (
    .SUM(n7933_1_SUM),
    .COUT(n7933_3),
    .I0(main_basesoc_sdram_bankmachine5_row[3]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n7932_3) 
);
defparam n7933_s0.ALU_MODE=3;
  ALU n7934_s0 (
    .SUM(n7934_1_SUM),
    .COUT(n7934_3),
    .I0(main_basesoc_sdram_bankmachine5_row[4]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n7933_3) 
);
defparam n7934_s0.ALU_MODE=3;
  ALU n7935_s0 (
    .SUM(n7935_1_SUM),
    .COUT(n7935_3),
    .I0(main_basesoc_sdram_bankmachine5_row[5]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n7934_3) 
);
defparam n7935_s0.ALU_MODE=3;
  ALU n7936_s0 (
    .SUM(n7936_1_SUM),
    .COUT(n7936_3),
    .I0(main_basesoc_sdram_bankmachine5_row[6]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n7935_3) 
);
defparam n7936_s0.ALU_MODE=3;
  ALU n7937_s0 (
    .SUM(n7937_1_SUM),
    .COUT(n7937_3),
    .I0(main_basesoc_sdram_bankmachine5_row[7]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n7936_3) 
);
defparam n7937_s0.ALU_MODE=3;
  ALU n7938_s0 (
    .SUM(n7938_1_SUM),
    .COUT(n7938_3),
    .I0(main_basesoc_sdram_bankmachine5_row[8]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n7937_3) 
);
defparam n7938_s0.ALU_MODE=3;
  ALU n7939_s0 (
    .SUM(n7939_1_SUM),
    .COUT(n7939_3),
    .I0(main_basesoc_sdram_bankmachine5_row[9]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n7938_3) 
);
defparam n7939_s0.ALU_MODE=3;
  ALU n7940_s0 (
    .SUM(n7940_1_SUM),
    .COUT(n7940_3),
    .I0(main_basesoc_sdram_bankmachine5_row[10]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n7939_3) 
);
defparam n7940_s0.ALU_MODE=3;
  ALU n7941_s0 (
    .SUM(n7941_1_SUM),
    .COUT(n7941_3),
    .I0(main_basesoc_sdram_bankmachine5_row[11]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n7940_3) 
);
defparam n7941_s0.ALU_MODE=3;
  ALU n7942_s0 (
    .SUM(n7942_1_SUM),
    .COUT(n7942_3),
    .I0(main_basesoc_sdram_bankmachine5_row[12]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n7941_3) 
);
defparam n7942_s0.ALU_MODE=3;
  ALU n7943_s0 (
    .SUM(n7943_1_SUM),
    .COUT(n7943_3),
    .I0(main_basesoc_sdram_bankmachine5_row[13]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[20]),
    .I3(GND),
    .CIN(n7942_3) 
);
defparam n7943_s0.ALU_MODE=3;
  ALU n7944_s0 (
    .SUM(n7944_1_SUM),
    .COUT(n7944_3),
    .I0(main_basesoc_sdram_bankmachine5_row[14]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[21]),
    .I3(GND),
    .CIN(n7943_3) 
);
defparam n7944_s0.ALU_MODE=3;
  ALU n7971_s0 (
    .SUM(n7971_1_SUM),
    .COUT(n7971_3),
    .I0(main_basesoc_sdram_bankmachine5_rdport_dat_r[8]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n7971_s0.ALU_MODE=3;
  ALU n7972_s0 (
    .SUM(n7972_1_SUM),
    .COUT(n7972_3),
    .I0(main_basesoc_sdram_bankmachine5_rdport_dat_r[9]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(n7971_3) 
);
defparam n7972_s0.ALU_MODE=3;
  ALU n7973_s0 (
    .SUM(n7973_1_SUM),
    .COUT(n7973_3),
    .I0(main_basesoc_sdram_bankmachine5_rdport_dat_r[10]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n7972_3) 
);
defparam n7973_s0.ALU_MODE=3;
  ALU n7974_s0 (
    .SUM(n7974_1_SUM),
    .COUT(n7974_3),
    .I0(main_basesoc_sdram_bankmachine5_rdport_dat_r[11]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n7973_3) 
);
defparam n7974_s0.ALU_MODE=3;
  ALU n7975_s0 (
    .SUM(n7975_1_SUM),
    .COUT(n7975_3),
    .I0(main_basesoc_sdram_bankmachine5_rdport_dat_r[12]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n7974_3) 
);
defparam n7975_s0.ALU_MODE=3;
  ALU n7976_s0 (
    .SUM(n7976_1_SUM),
    .COUT(n7976_3),
    .I0(main_basesoc_sdram_bankmachine5_rdport_dat_r[13]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n7975_3) 
);
defparam n7976_s0.ALU_MODE=3;
  ALU n7977_s0 (
    .SUM(n7977_1_SUM),
    .COUT(n7977_3),
    .I0(main_basesoc_sdram_bankmachine5_rdport_dat_r[14]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n7976_3) 
);
defparam n7977_s0.ALU_MODE=3;
  ALU n7978_s0 (
    .SUM(n7978_1_SUM),
    .COUT(n7978_3),
    .I0(main_basesoc_sdram_bankmachine5_rdport_dat_r[15]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n7977_3) 
);
defparam n7978_s0.ALU_MODE=3;
  ALU n7979_s0 (
    .SUM(n7979_1_SUM),
    .COUT(n7979_3),
    .I0(main_basesoc_sdram_bankmachine5_rdport_dat_r[16]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n7978_3) 
);
defparam n7979_s0.ALU_MODE=3;
  ALU n7980_s0 (
    .SUM(n7980_1_SUM),
    .COUT(n7980_3),
    .I0(main_basesoc_sdram_bankmachine5_rdport_dat_r[17]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n7979_3) 
);
defparam n7980_s0.ALU_MODE=3;
  ALU n7981_s0 (
    .SUM(n7981_1_SUM),
    .COUT(n7981_3),
    .I0(main_basesoc_sdram_bankmachine5_rdport_dat_r[18]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n7980_3) 
);
defparam n7981_s0.ALU_MODE=3;
  ALU n7982_s0 (
    .SUM(n7982_1_SUM),
    .COUT(n7982_3),
    .I0(main_basesoc_sdram_bankmachine5_rdport_dat_r[19]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n7981_3) 
);
defparam n7982_s0.ALU_MODE=3;
  ALU n7983_s0 (
    .SUM(n7983_1_SUM),
    .COUT(n7983_3),
    .I0(main_basesoc_sdram_bankmachine5_rdport_dat_r[20]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n7982_3) 
);
defparam n7983_s0.ALU_MODE=3;
  ALU n7984_s0 (
    .SUM(n7984_1_SUM),
    .COUT(n7984_3),
    .I0(main_basesoc_sdram_bankmachine5_rdport_dat_r[21]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[20]),
    .I3(GND),
    .CIN(n7983_3) 
);
defparam n7984_s0.ALU_MODE=3;
  ALU n7985_s0 (
    .SUM(n7985_1_SUM),
    .COUT(n7986_2),
    .I0(main_basesoc_sdram_bankmachine5_rdport_dat_r[22]),
    .I1(main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr[21]),
    .I3(GND),
    .CIN(n7984_3) 
);
defparam n7985_s0.ALU_MODE=3;
  ALU n8361_s0 (
    .SUM(n8361_1_SUM),
    .COUT(n8361_3),
    .I0(main_basesoc_sdram_bankmachine6_row[0]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n8361_s0.ALU_MODE=3;
  ALU n8362_s0 (
    .SUM(n8362_1_SUM),
    .COUT(n8362_3),
    .I0(main_basesoc_sdram_bankmachine6_row[1]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(n8361_3) 
);
defparam n8362_s0.ALU_MODE=3;
  ALU n8363_s0 (
    .SUM(n8363_1_SUM),
    .COUT(n8363_3),
    .I0(main_basesoc_sdram_bankmachine6_row[2]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n8362_3) 
);
defparam n8363_s0.ALU_MODE=3;
  ALU n8364_s0 (
    .SUM(n8364_1_SUM),
    .COUT(n8364_3),
    .I0(main_basesoc_sdram_bankmachine6_row[3]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n8363_3) 
);
defparam n8364_s0.ALU_MODE=3;
  ALU n8365_s0 (
    .SUM(n8365_1_SUM),
    .COUT(n8365_3),
    .I0(main_basesoc_sdram_bankmachine6_row[4]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n8364_3) 
);
defparam n8365_s0.ALU_MODE=3;
  ALU n8366_s0 (
    .SUM(n8366_1_SUM),
    .COUT(n8366_3),
    .I0(main_basesoc_sdram_bankmachine6_row[5]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n8365_3) 
);
defparam n8366_s0.ALU_MODE=3;
  ALU n8367_s0 (
    .SUM(n8367_1_SUM),
    .COUT(n8367_3),
    .I0(main_basesoc_sdram_bankmachine6_row[6]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n8366_3) 
);
defparam n8367_s0.ALU_MODE=3;
  ALU n8368_s0 (
    .SUM(n8368_1_SUM),
    .COUT(n8368_3),
    .I0(main_basesoc_sdram_bankmachine6_row[7]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n8367_3) 
);
defparam n8368_s0.ALU_MODE=3;
  ALU n8369_s0 (
    .SUM(n8369_1_SUM),
    .COUT(n8369_3),
    .I0(main_basesoc_sdram_bankmachine6_row[8]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n8368_3) 
);
defparam n8369_s0.ALU_MODE=3;
  ALU n8370_s0 (
    .SUM(n8370_1_SUM),
    .COUT(n8370_3),
    .I0(main_basesoc_sdram_bankmachine6_row[9]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n8369_3) 
);
defparam n8370_s0.ALU_MODE=3;
  ALU n8371_s0 (
    .SUM(n8371_1_SUM),
    .COUT(n8371_3),
    .I0(main_basesoc_sdram_bankmachine6_row[10]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n8370_3) 
);
defparam n8371_s0.ALU_MODE=3;
  ALU n8372_s0 (
    .SUM(n8372_1_SUM),
    .COUT(n8372_3),
    .I0(main_basesoc_sdram_bankmachine6_row[11]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n8371_3) 
);
defparam n8372_s0.ALU_MODE=3;
  ALU n8373_s0 (
    .SUM(n8373_1_SUM),
    .COUT(n8373_3),
    .I0(main_basesoc_sdram_bankmachine6_row[12]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n8372_3) 
);
defparam n8373_s0.ALU_MODE=3;
  ALU n8374_s0 (
    .SUM(n8374_1_SUM),
    .COUT(n8374_3),
    .I0(main_basesoc_sdram_bankmachine6_row[13]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[20]),
    .I3(GND),
    .CIN(n8373_3) 
);
defparam n8374_s0.ALU_MODE=3;
  ALU n8375_s0 (
    .SUM(n8375_1_SUM),
    .COUT(n8375_3),
    .I0(main_basesoc_sdram_bankmachine6_row[14]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[21]),
    .I3(GND),
    .CIN(n8374_3) 
);
defparam n8375_s0.ALU_MODE=3;
  ALU n8402_s0 (
    .SUM(n8402_1_SUM),
    .COUT(n8402_3),
    .I0(main_basesoc_sdram_bankmachine6_rdport_dat_r[8]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n8402_s0.ALU_MODE=3;
  ALU n8403_s0 (
    .SUM(n8403_1_SUM),
    .COUT(n8403_3),
    .I0(main_basesoc_sdram_bankmachine6_rdport_dat_r[9]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(n8402_3) 
);
defparam n8403_s0.ALU_MODE=3;
  ALU n8404_s0 (
    .SUM(n8404_1_SUM),
    .COUT(n8404_3),
    .I0(main_basesoc_sdram_bankmachine6_rdport_dat_r[10]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n8403_3) 
);
defparam n8404_s0.ALU_MODE=3;
  ALU n8405_s0 (
    .SUM(n8405_1_SUM),
    .COUT(n8405_3),
    .I0(main_basesoc_sdram_bankmachine6_rdport_dat_r[11]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n8404_3) 
);
defparam n8405_s0.ALU_MODE=3;
  ALU n8406_s0 (
    .SUM(n8406_1_SUM),
    .COUT(n8406_3),
    .I0(main_basesoc_sdram_bankmachine6_rdport_dat_r[12]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n8405_3) 
);
defparam n8406_s0.ALU_MODE=3;
  ALU n8407_s0 (
    .SUM(n8407_1_SUM),
    .COUT(n8407_3),
    .I0(main_basesoc_sdram_bankmachine6_rdport_dat_r[13]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n8406_3) 
);
defparam n8407_s0.ALU_MODE=3;
  ALU n8408_s0 (
    .SUM(n8408_1_SUM),
    .COUT(n8408_3),
    .I0(main_basesoc_sdram_bankmachine6_rdport_dat_r[14]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n8407_3) 
);
defparam n8408_s0.ALU_MODE=3;
  ALU n8409_s0 (
    .SUM(n8409_1_SUM),
    .COUT(n8409_3),
    .I0(main_basesoc_sdram_bankmachine6_rdport_dat_r[15]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n8408_3) 
);
defparam n8409_s0.ALU_MODE=3;
  ALU n8410_s0 (
    .SUM(n8410_1_SUM),
    .COUT(n8410_3),
    .I0(main_basesoc_sdram_bankmachine6_rdport_dat_r[16]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n8409_3) 
);
defparam n8410_s0.ALU_MODE=3;
  ALU n8411_s0 (
    .SUM(n8411_1_SUM),
    .COUT(n8411_3),
    .I0(main_basesoc_sdram_bankmachine6_rdport_dat_r[17]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n8410_3) 
);
defparam n8411_s0.ALU_MODE=3;
  ALU n8412_s0 (
    .SUM(n8412_1_SUM),
    .COUT(n8412_3),
    .I0(main_basesoc_sdram_bankmachine6_rdport_dat_r[18]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n8411_3) 
);
defparam n8412_s0.ALU_MODE=3;
  ALU n8413_s0 (
    .SUM(n8413_1_SUM),
    .COUT(n8413_3),
    .I0(main_basesoc_sdram_bankmachine6_rdport_dat_r[19]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n8412_3) 
);
defparam n8413_s0.ALU_MODE=3;
  ALU n8414_s0 (
    .SUM(n8414_1_SUM),
    .COUT(n8414_3),
    .I0(main_basesoc_sdram_bankmachine6_rdport_dat_r[20]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n8413_3) 
);
defparam n8414_s0.ALU_MODE=3;
  ALU n8415_s0 (
    .SUM(n8415_1_SUM),
    .COUT(n8415_3),
    .I0(main_basesoc_sdram_bankmachine6_rdport_dat_r[21]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[20]),
    .I3(GND),
    .CIN(n8414_3) 
);
defparam n8415_s0.ALU_MODE=3;
  ALU n8416_s0 (
    .SUM(n8416_1_SUM),
    .COUT(n8417_2),
    .I0(main_basesoc_sdram_bankmachine6_rdport_dat_r[22]),
    .I1(main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr[21]),
    .I3(GND),
    .CIN(n8415_3) 
);
defparam n8416_s0.ALU_MODE=3;
  ALU n8792_s0 (
    .SUM(n8792_1_SUM),
    .COUT(n8792_3),
    .I0(main_basesoc_sdram_bankmachine7_row[0]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n8792_s0.ALU_MODE=3;
  ALU n8793_s0 (
    .SUM(n8793_1_SUM),
    .COUT(n8793_3),
    .I0(main_basesoc_sdram_bankmachine7_row[1]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(n8792_3) 
);
defparam n8793_s0.ALU_MODE=3;
  ALU n8794_s0 (
    .SUM(n8794_1_SUM),
    .COUT(n8794_3),
    .I0(main_basesoc_sdram_bankmachine7_row[2]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n8793_3) 
);
defparam n8794_s0.ALU_MODE=3;
  ALU n8795_s0 (
    .SUM(n8795_1_SUM),
    .COUT(n8795_3),
    .I0(main_basesoc_sdram_bankmachine7_row[3]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n8794_3) 
);
defparam n8795_s0.ALU_MODE=3;
  ALU n8796_s0 (
    .SUM(n8796_1_SUM),
    .COUT(n8796_3),
    .I0(main_basesoc_sdram_bankmachine7_row[4]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n8795_3) 
);
defparam n8796_s0.ALU_MODE=3;
  ALU n8797_s0 (
    .SUM(n8797_1_SUM),
    .COUT(n8797_3),
    .I0(main_basesoc_sdram_bankmachine7_row[5]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n8796_3) 
);
defparam n8797_s0.ALU_MODE=3;
  ALU n8798_s0 (
    .SUM(n8798_1_SUM),
    .COUT(n8798_3),
    .I0(main_basesoc_sdram_bankmachine7_row[6]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n8797_3) 
);
defparam n8798_s0.ALU_MODE=3;
  ALU n8799_s0 (
    .SUM(n8799_1_SUM),
    .COUT(n8799_3),
    .I0(main_basesoc_sdram_bankmachine7_row[7]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n8798_3) 
);
defparam n8799_s0.ALU_MODE=3;
  ALU n8800_s0 (
    .SUM(n8800_1_SUM),
    .COUT(n8800_3),
    .I0(main_basesoc_sdram_bankmachine7_row[8]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n8799_3) 
);
defparam n8800_s0.ALU_MODE=3;
  ALU n8801_s0 (
    .SUM(n8801_1_SUM),
    .COUT(n8801_3),
    .I0(main_basesoc_sdram_bankmachine7_row[9]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n8800_3) 
);
defparam n8801_s0.ALU_MODE=3;
  ALU n8802_s0 (
    .SUM(n8802_1_SUM),
    .COUT(n8802_3),
    .I0(main_basesoc_sdram_bankmachine7_row[10]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n8801_3) 
);
defparam n8802_s0.ALU_MODE=3;
  ALU n8803_s0 (
    .SUM(n8803_1_SUM),
    .COUT(n8803_3),
    .I0(main_basesoc_sdram_bankmachine7_row[11]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n8802_3) 
);
defparam n8803_s0.ALU_MODE=3;
  ALU n8804_s0 (
    .SUM(n8804_1_SUM),
    .COUT(n8804_3),
    .I0(main_basesoc_sdram_bankmachine7_row[12]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n8803_3) 
);
defparam n8804_s0.ALU_MODE=3;
  ALU n8805_s0 (
    .SUM(n8805_1_SUM),
    .COUT(n8805_3),
    .I0(main_basesoc_sdram_bankmachine7_row[13]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[20]),
    .I3(GND),
    .CIN(n8804_3) 
);
defparam n8805_s0.ALU_MODE=3;
  ALU n8806_s0 (
    .SUM(n8806_1_SUM),
    .COUT(n8806_3),
    .I0(main_basesoc_sdram_bankmachine7_row[14]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[21]),
    .I3(GND),
    .CIN(n8805_3) 
);
defparam n8806_s0.ALU_MODE=3;
  ALU n8833_s0 (
    .SUM(n8833_1_SUM),
    .COUT(n8833_3),
    .I0(main_basesoc_sdram_bankmachine7_rdport_dat_r[8]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam n8833_s0.ALU_MODE=3;
  ALU n8834_s0 (
    .SUM(n8834_1_SUM),
    .COUT(n8834_3),
    .I0(main_basesoc_sdram_bankmachine7_rdport_dat_r[9]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(n8833_3) 
);
defparam n8834_s0.ALU_MODE=3;
  ALU n8835_s0 (
    .SUM(n8835_1_SUM),
    .COUT(n8835_3),
    .I0(main_basesoc_sdram_bankmachine7_rdport_dat_r[10]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n8834_3) 
);
defparam n8835_s0.ALU_MODE=3;
  ALU n8836_s0 (
    .SUM(n8836_1_SUM),
    .COUT(n8836_3),
    .I0(main_basesoc_sdram_bankmachine7_rdport_dat_r[11]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n8835_3) 
);
defparam n8836_s0.ALU_MODE=3;
  ALU n8837_s0 (
    .SUM(n8837_1_SUM),
    .COUT(n8837_3),
    .I0(main_basesoc_sdram_bankmachine7_rdport_dat_r[12]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n8836_3) 
);
defparam n8837_s0.ALU_MODE=3;
  ALU n8838_s0 (
    .SUM(n8838_1_SUM),
    .COUT(n8838_3),
    .I0(main_basesoc_sdram_bankmachine7_rdport_dat_r[13]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n8837_3) 
);
defparam n8838_s0.ALU_MODE=3;
  ALU n8839_s0 (
    .SUM(n8839_1_SUM),
    .COUT(n8839_3),
    .I0(main_basesoc_sdram_bankmachine7_rdport_dat_r[14]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n8838_3) 
);
defparam n8839_s0.ALU_MODE=3;
  ALU n8840_s0 (
    .SUM(n8840_1_SUM),
    .COUT(n8840_3),
    .I0(main_basesoc_sdram_bankmachine7_rdport_dat_r[15]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n8839_3) 
);
defparam n8840_s0.ALU_MODE=3;
  ALU n8841_s0 (
    .SUM(n8841_1_SUM),
    .COUT(n8841_3),
    .I0(main_basesoc_sdram_bankmachine7_rdport_dat_r[16]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n8840_3) 
);
defparam n8841_s0.ALU_MODE=3;
  ALU n8842_s0 (
    .SUM(n8842_1_SUM),
    .COUT(n8842_3),
    .I0(main_basesoc_sdram_bankmachine7_rdport_dat_r[17]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n8841_3) 
);
defparam n8842_s0.ALU_MODE=3;
  ALU n8843_s0 (
    .SUM(n8843_1_SUM),
    .COUT(n8843_3),
    .I0(main_basesoc_sdram_bankmachine7_rdport_dat_r[18]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n8842_3) 
);
defparam n8843_s0.ALU_MODE=3;
  ALU n8844_s0 (
    .SUM(n8844_1_SUM),
    .COUT(n8844_3),
    .I0(main_basesoc_sdram_bankmachine7_rdport_dat_r[19]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n8843_3) 
);
defparam n8844_s0.ALU_MODE=3;
  ALU n8845_s0 (
    .SUM(n8845_1_SUM),
    .COUT(n8845_3),
    .I0(main_basesoc_sdram_bankmachine7_rdport_dat_r[20]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n8844_3) 
);
defparam n8845_s0.ALU_MODE=3;
  ALU n8846_s0 (
    .SUM(n8846_1_SUM),
    .COUT(n8846_3),
    .I0(main_basesoc_sdram_bankmachine7_rdport_dat_r[21]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[20]),
    .I3(GND),
    .CIN(n8845_3) 
);
defparam n8846_s0.ALU_MODE=3;
  ALU n8847_s0 (
    .SUM(n8847_1_SUM),
    .COUT(n8848_2),
    .I0(main_basesoc_sdram_bankmachine7_rdport_dat_r[22]),
    .I1(main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr[21]),
    .I3(GND),
    .CIN(n8846_3) 
);
defparam n8847_s0.ALU_MODE=3;
  MUX2_LUT6 n18935_s7 (
    .O(n18935_11),
    .I0(n18935_13),
    .I1(n18935_15),
    .S0(main_basesoc_sdram_choose_cmd_grant[2]) 
);
  MUX2_LUT5 n18935_s21 (
    .O(n18935_13),
    .I0(n18785_5),
    .I1(n18935_17),
    .S0(main_basesoc_sdram_choose_cmd_grant[1]) 
);
  MUX2_LUT5 n18935_s22 (
    .O(n18935_15),
    .I0(n18869_5),
    .I1(n18935_19),
    .S0(main_basesoc_sdram_choose_cmd_grant[1]) 
);
  MUX2_LUT6 n19109_s7 (
    .O(n19109_11),
    .I0(n19109_13),
    .I1(n19109_15),
    .S0(main_basesoc_sdram_choose_req_grant[2]) 
);
  MUX2_LUT5 n19109_s22 (
    .O(n19109_13),
    .I0(n18959_5),
    .I1(n19109_17),
    .S0(main_basesoc_sdram_choose_req_grant[1]) 
);
  MUX2_LUT5 n19109_s23 (
    .O(n19109_15),
    .I0(n19043_5),
    .I1(n19109_19),
    .S0(main_basesoc_sdram_choose_req_grant[1]) 
);
  MUX2_LUT7 n18936_s31 (
    .O(n18936_41),
    .I0(n18936_43),
    .I1(n18936_45),
    .S0(main_basesoc_sdram_choose_cmd_grant[2]) 
);
  MUX2_LUT6 n18936_s38 (
    .O(n18936_43),
    .I0(n18936_47),
    .I1(n18936_49),
    .S0(main_basesoc_sdram_choose_cmd_grant[1]) 
);
  MUX2_LUT6 n18936_s39 (
    .O(n18936_45),
    .I0(n18936_51),
    .I1(n18936_53),
    .S0(main_basesoc_sdram_choose_cmd_grant[1]) 
);
  MUX2_LUT5 n18936_s40 (
    .O(n18936_47),
    .I0(n18786_5),
    .I1(n18807_5),
    .S0(main_basesoc_sdram_choose_cmd_grant[0]) 
);
  MUX2_LUT5 n18936_s41 (
    .O(n18936_49),
    .I0(n18828_5),
    .I1(n18849_6),
    .S0(main_basesoc_sdram_choose_cmd_grant[0]) 
);
  MUX2_LUT5 n18936_s42 (
    .O(n18936_51),
    .I0(n18870_5),
    .I1(n18891_5),
    .S0(main_basesoc_sdram_choose_cmd_grant[0]) 
);
  MUX2_LUT5 n18936_s43 (
    .O(n18936_53),
    .I0(n18912_5),
    .I1(n18933_8),
    .S0(main_basesoc_sdram_choose_cmd_grant[0]) 
);
  MUX2_LUT7 n18937_s31 (
    .O(n18937_41),
    .I0(n18937_43),
    .I1(n18937_45),
    .S0(main_basesoc_sdram_choose_cmd_grant[2]) 
);
  MUX2_LUT6 n18937_s38 (
    .O(n18937_43),
    .I0(n18937_47),
    .I1(n18937_49),
    .S0(main_basesoc_sdram_choose_cmd_grant[1]) 
);
  MUX2_LUT6 n18937_s39 (
    .O(n18937_45),
    .I0(n18937_51),
    .I1(n18937_53),
    .S0(main_basesoc_sdram_choose_cmd_grant[1]) 
);
  MUX2_LUT5 n18937_s40 (
    .O(n18937_47),
    .I0(n18787_5),
    .I1(n18808_6),
    .S0(main_basesoc_sdram_choose_cmd_grant[0]) 
);
  MUX2_LUT5 n18937_s41 (
    .O(n18937_49),
    .I0(n18829_5),
    .I1(n18850_6),
    .S0(main_basesoc_sdram_choose_cmd_grant[0]) 
);
  MUX2_LUT5 n18937_s42 (
    .O(n18937_51),
    .I0(n18871_7),
    .I1(n18892_6),
    .S0(main_basesoc_sdram_choose_cmd_grant[0]) 
);
  MUX2_LUT5 n18937_s43 (
    .O(n18937_53),
    .I0(n18913_7),
    .I1(n18934_6),
    .S0(main_basesoc_sdram_choose_cmd_grant[0]) 
);
  MUX2_LUT7 n19110_s31 (
    .O(n19110_41),
    .I0(n19110_43),
    .I1(n19110_45),
    .S0(main_basesoc_sdram_choose_req_grant[2]) 
);
  MUX2_LUT6 n19110_s38 (
    .O(n19110_43),
    .I0(n19110_47),
    .I1(n19110_49),
    .S0(main_basesoc_sdram_choose_req_grant[1]) 
);
  MUX2_LUT6 n19110_s39 (
    .O(n19110_45),
    .I0(n19110_51),
    .I1(n19110_53),
    .S0(main_basesoc_sdram_choose_req_grant[1]) 
);
  MUX2_LUT5 n19110_s40 (
    .O(n19110_47),
    .I0(n18960_5),
    .I1(n18981_5),
    .S0(main_basesoc_sdram_choose_req_grant[0]) 
);
  MUX2_LUT5 n19110_s41 (
    .O(n19110_49),
    .I0(n19002_5),
    .I1(n19023_6),
    .S0(main_basesoc_sdram_choose_req_grant[0]) 
);
  MUX2_LUT5 n19110_s42 (
    .O(n19110_51),
    .I0(n19044_5),
    .I1(n19065_5),
    .S0(main_basesoc_sdram_choose_req_grant[0]) 
);
  MUX2_LUT5 n19110_s43 (
    .O(n19110_53),
    .I0(n19086_5),
    .I1(n19107_6),
    .S0(main_basesoc_sdram_choose_req_grant[0]) 
);
  MUX2_LUT7 n19111_s31 (
    .O(n19111_41),
    .I0(n19111_43),
    .I1(n19111_45),
    .S0(main_basesoc_sdram_choose_req_grant[2]) 
);
  MUX2_LUT6 n19111_s38 (
    .O(n19111_43),
    .I0(n19111_47),
    .I1(n19111_49),
    .S0(main_basesoc_sdram_choose_req_grant[1]) 
);
  MUX2_LUT6 n19111_s39 (
    .O(n19111_45),
    .I0(n19111_51),
    .I1(n19111_53),
    .S0(main_basesoc_sdram_choose_req_grant[1]) 
);
  MUX2_LUT5 n19111_s40 (
    .O(n19111_47),
    .I0(n18961_5),
    .I1(n18982_6),
    .S0(main_basesoc_sdram_choose_req_grant[0]) 
);
  MUX2_LUT5 n19111_s41 (
    .O(n19111_49),
    .I0(n19003_5),
    .I1(n19024_6),
    .S0(main_basesoc_sdram_choose_req_grant[0]) 
);
  MUX2_LUT5 n19111_s42 (
    .O(n19111_51),
    .I0(n19045_5),
    .I1(n19066_6),
    .S0(main_basesoc_sdram_choose_req_grant[0]) 
);
  MUX2_LUT5 n19111_s43 (
    .O(n19111_53),
    .I0(n19087_5),
    .I1(n19108_6),
    .S0(main_basesoc_sdram_choose_req_grant[0]) 
);
  MUX2_LUT7 main_basesoc_wb_sdram_dat_r_31_s23 (
    .O(main_basesoc_wb_sdram_dat_r[31]),
    .I0(main_basesoc_wb_sdram_dat_r_31_33),
    .I1(main_basesoc_wb_sdram_dat_r_31_35),
    .S0(builder_rhs_array_muxed0[2]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_31_s30 (
    .O(main_basesoc_wb_sdram_dat_r_31_33),
    .I0(main_basesoc_wb_sdram_dat_r_31_37),
    .I1(main_basesoc_wb_sdram_dat_r_31_39),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_31_s31 (
    .O(main_basesoc_wb_sdram_dat_r_31_35),
    .I0(main_basesoc_wb_sdram_dat_r_31_41),
    .I1(main_basesoc_wb_sdram_dat_r_31_43),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_31_s32 (
    .O(main_basesoc_wb_sdram_dat_r_31_37),
    .I0(n12300_7),
    .I1(n12268_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_31_s33 (
    .O(main_basesoc_wb_sdram_dat_r_31_39),
    .I0(n12236_7),
    .I1(n12204_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_31_s34 (
    .O(main_basesoc_wb_sdram_dat_r_31_41),
    .I0(n12172_7),
    .I1(n12140_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_31_s35 (
    .O(main_basesoc_wb_sdram_dat_r_31_43),
    .I0(n12108_7),
    .I1(n12076_8),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT7 main_basesoc_wb_sdram_dat_r_30_s23 (
    .O(main_basesoc_wb_sdram_dat_r[30]),
    .I0(main_basesoc_wb_sdram_dat_r_30_33),
    .I1(main_basesoc_wb_sdram_dat_r_30_35),
    .S0(builder_rhs_array_muxed0[2]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_30_s30 (
    .O(main_basesoc_wb_sdram_dat_r_30_33),
    .I0(main_basesoc_wb_sdram_dat_r_30_37),
    .I1(main_basesoc_wb_sdram_dat_r_30_39),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_30_s31 (
    .O(main_basesoc_wb_sdram_dat_r_30_35),
    .I0(main_basesoc_wb_sdram_dat_r_30_41),
    .I1(main_basesoc_wb_sdram_dat_r_30_43),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_30_s32 (
    .O(main_basesoc_wb_sdram_dat_r_30_37),
    .I0(n12301_7),
    .I1(n12269_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_30_s33 (
    .O(main_basesoc_wb_sdram_dat_r_30_39),
    .I0(n12237_7),
    .I1(n12205_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_30_s34 (
    .O(main_basesoc_wb_sdram_dat_r_30_41),
    .I0(n12173_7),
    .I1(n12141_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_30_s35 (
    .O(main_basesoc_wb_sdram_dat_r_30_43),
    .I0(n12109_7),
    .I1(n12077_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT7 main_basesoc_wb_sdram_dat_r_29_s23 (
    .O(main_basesoc_wb_sdram_dat_r[29]),
    .I0(main_basesoc_wb_sdram_dat_r_29_33),
    .I1(main_basesoc_wb_sdram_dat_r_29_35),
    .S0(builder_rhs_array_muxed0[2]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_29_s30 (
    .O(main_basesoc_wb_sdram_dat_r_29_33),
    .I0(main_basesoc_wb_sdram_dat_r_29_37),
    .I1(main_basesoc_wb_sdram_dat_r_29_39),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_29_s31 (
    .O(main_basesoc_wb_sdram_dat_r_29_35),
    .I0(main_basesoc_wb_sdram_dat_r_29_41),
    .I1(main_basesoc_wb_sdram_dat_r_29_43),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_29_s32 (
    .O(main_basesoc_wb_sdram_dat_r_29_37),
    .I0(n12302_7),
    .I1(n12270_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_29_s33 (
    .O(main_basesoc_wb_sdram_dat_r_29_39),
    .I0(n12238_7),
    .I1(n12206_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_29_s34 (
    .O(main_basesoc_wb_sdram_dat_r_29_41),
    .I0(n12174_7),
    .I1(n12142_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_29_s35 (
    .O(main_basesoc_wb_sdram_dat_r_29_43),
    .I0(n12110_7),
    .I1(n12078_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT7 main_basesoc_wb_sdram_dat_r_28_s23 (
    .O(main_basesoc_wb_sdram_dat_r[28]),
    .I0(main_basesoc_wb_sdram_dat_r_28_33),
    .I1(main_basesoc_wb_sdram_dat_r_28_35),
    .S0(builder_rhs_array_muxed0[2]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_28_s30 (
    .O(main_basesoc_wb_sdram_dat_r_28_33),
    .I0(main_basesoc_wb_sdram_dat_r_28_37),
    .I1(main_basesoc_wb_sdram_dat_r_28_39),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_28_s31 (
    .O(main_basesoc_wb_sdram_dat_r_28_35),
    .I0(main_basesoc_wb_sdram_dat_r_28_41),
    .I1(main_basesoc_wb_sdram_dat_r_28_43),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_28_s32 (
    .O(main_basesoc_wb_sdram_dat_r_28_37),
    .I0(n12303_7),
    .I1(n12271_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_28_s33 (
    .O(main_basesoc_wb_sdram_dat_r_28_39),
    .I0(n12239_7),
    .I1(n12207_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_28_s34 (
    .O(main_basesoc_wb_sdram_dat_r_28_41),
    .I0(n12175_7),
    .I1(n12143_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_28_s35 (
    .O(main_basesoc_wb_sdram_dat_r_28_43),
    .I0(n12111_7),
    .I1(n12079_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT7 main_basesoc_wb_sdram_dat_r_27_s23 (
    .O(main_basesoc_wb_sdram_dat_r[27]),
    .I0(main_basesoc_wb_sdram_dat_r_27_33),
    .I1(main_basesoc_wb_sdram_dat_r_27_35),
    .S0(builder_rhs_array_muxed0[2]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_27_s30 (
    .O(main_basesoc_wb_sdram_dat_r_27_33),
    .I0(main_basesoc_wb_sdram_dat_r_27_37),
    .I1(main_basesoc_wb_sdram_dat_r_27_39),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_27_s31 (
    .O(main_basesoc_wb_sdram_dat_r_27_35),
    .I0(main_basesoc_wb_sdram_dat_r_27_41),
    .I1(main_basesoc_wb_sdram_dat_r_27_43),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_27_s32 (
    .O(main_basesoc_wb_sdram_dat_r_27_37),
    .I0(n12304_7),
    .I1(n12272_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_27_s33 (
    .O(main_basesoc_wb_sdram_dat_r_27_39),
    .I0(n12240_7),
    .I1(n12208_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_27_s34 (
    .O(main_basesoc_wb_sdram_dat_r_27_41),
    .I0(n12176_7),
    .I1(n12144_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_27_s35 (
    .O(main_basesoc_wb_sdram_dat_r_27_43),
    .I0(n12112_7),
    .I1(n12080_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT7 main_basesoc_wb_sdram_dat_r_26_s23 (
    .O(main_basesoc_wb_sdram_dat_r[26]),
    .I0(main_basesoc_wb_sdram_dat_r_26_33),
    .I1(main_basesoc_wb_sdram_dat_r_26_35),
    .S0(builder_rhs_array_muxed0[2]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_26_s30 (
    .O(main_basesoc_wb_sdram_dat_r_26_33),
    .I0(main_basesoc_wb_sdram_dat_r_26_37),
    .I1(main_basesoc_wb_sdram_dat_r_26_39),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_26_s31 (
    .O(main_basesoc_wb_sdram_dat_r_26_35),
    .I0(main_basesoc_wb_sdram_dat_r_26_41),
    .I1(main_basesoc_wb_sdram_dat_r_26_43),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_26_s32 (
    .O(main_basesoc_wb_sdram_dat_r_26_37),
    .I0(n12305_7),
    .I1(n12273_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_26_s33 (
    .O(main_basesoc_wb_sdram_dat_r_26_39),
    .I0(n12241_7),
    .I1(n12209_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_26_s34 (
    .O(main_basesoc_wb_sdram_dat_r_26_41),
    .I0(n12177_7),
    .I1(n12145_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_26_s35 (
    .O(main_basesoc_wb_sdram_dat_r_26_43),
    .I0(n12113_7),
    .I1(n12081_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT7 main_basesoc_wb_sdram_dat_r_25_s23 (
    .O(main_basesoc_wb_sdram_dat_r[25]),
    .I0(main_basesoc_wb_sdram_dat_r_25_33),
    .I1(main_basesoc_wb_sdram_dat_r_25_35),
    .S0(builder_rhs_array_muxed0[2]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_25_s30 (
    .O(main_basesoc_wb_sdram_dat_r_25_33),
    .I0(main_basesoc_wb_sdram_dat_r_25_37),
    .I1(main_basesoc_wb_sdram_dat_r_25_39),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_25_s31 (
    .O(main_basesoc_wb_sdram_dat_r_25_35),
    .I0(main_basesoc_wb_sdram_dat_r_25_41),
    .I1(main_basesoc_wb_sdram_dat_r_25_43),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_25_s32 (
    .O(main_basesoc_wb_sdram_dat_r_25_37),
    .I0(n12306_7),
    .I1(n12274_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_25_s33 (
    .O(main_basesoc_wb_sdram_dat_r_25_39),
    .I0(n12242_7),
    .I1(n12210_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_25_s34 (
    .O(main_basesoc_wb_sdram_dat_r_25_41),
    .I0(n12178_7),
    .I1(n12146_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_25_s35 (
    .O(main_basesoc_wb_sdram_dat_r_25_43),
    .I0(n12114_7),
    .I1(n12082_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT7 main_basesoc_wb_sdram_dat_r_24_s23 (
    .O(main_basesoc_wb_sdram_dat_r[24]),
    .I0(main_basesoc_wb_sdram_dat_r_24_33),
    .I1(main_basesoc_wb_sdram_dat_r_24_35),
    .S0(builder_rhs_array_muxed0[2]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_24_s30 (
    .O(main_basesoc_wb_sdram_dat_r_24_33),
    .I0(main_basesoc_wb_sdram_dat_r_24_37),
    .I1(main_basesoc_wb_sdram_dat_r_24_39),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_24_s31 (
    .O(main_basesoc_wb_sdram_dat_r_24_35),
    .I0(main_basesoc_wb_sdram_dat_r_24_41),
    .I1(main_basesoc_wb_sdram_dat_r_24_43),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_24_s32 (
    .O(main_basesoc_wb_sdram_dat_r_24_37),
    .I0(n12307_7),
    .I1(n12275_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_24_s33 (
    .O(main_basesoc_wb_sdram_dat_r_24_39),
    .I0(n12243_7),
    .I1(n12211_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_24_s34 (
    .O(main_basesoc_wb_sdram_dat_r_24_41),
    .I0(n12179_7),
    .I1(n12147_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_24_s35 (
    .O(main_basesoc_wb_sdram_dat_r_24_43),
    .I0(n12115_7),
    .I1(n12083_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT7 main_basesoc_wb_sdram_dat_r_23_s23 (
    .O(main_basesoc_wb_sdram_dat_r[23]),
    .I0(main_basesoc_wb_sdram_dat_r_23_33),
    .I1(main_basesoc_wb_sdram_dat_r_23_35),
    .S0(builder_rhs_array_muxed0[2]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_23_s30 (
    .O(main_basesoc_wb_sdram_dat_r_23_33),
    .I0(main_basesoc_wb_sdram_dat_r_23_37),
    .I1(main_basesoc_wb_sdram_dat_r_23_39),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_23_s31 (
    .O(main_basesoc_wb_sdram_dat_r_23_35),
    .I0(main_basesoc_wb_sdram_dat_r_23_41),
    .I1(main_basesoc_wb_sdram_dat_r_23_43),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_23_s32 (
    .O(main_basesoc_wb_sdram_dat_r_23_37),
    .I0(n12308_7),
    .I1(n12276_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_23_s33 (
    .O(main_basesoc_wb_sdram_dat_r_23_39),
    .I0(n12244_7),
    .I1(n12212_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_23_s34 (
    .O(main_basesoc_wb_sdram_dat_r_23_41),
    .I0(n12180_7),
    .I1(n12148_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_23_s35 (
    .O(main_basesoc_wb_sdram_dat_r_23_43),
    .I0(n12116_7),
    .I1(n12084_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT7 main_basesoc_wb_sdram_dat_r_22_s23 (
    .O(main_basesoc_wb_sdram_dat_r[22]),
    .I0(main_basesoc_wb_sdram_dat_r_22_33),
    .I1(main_basesoc_wb_sdram_dat_r_22_35),
    .S0(builder_rhs_array_muxed0[2]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_22_s30 (
    .O(main_basesoc_wb_sdram_dat_r_22_33),
    .I0(main_basesoc_wb_sdram_dat_r_22_37),
    .I1(main_basesoc_wb_sdram_dat_r_22_39),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_22_s31 (
    .O(main_basesoc_wb_sdram_dat_r_22_35),
    .I0(main_basesoc_wb_sdram_dat_r_22_41),
    .I1(main_basesoc_wb_sdram_dat_r_22_43),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_22_s32 (
    .O(main_basesoc_wb_sdram_dat_r_22_37),
    .I0(n12309_7),
    .I1(n12277_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_22_s33 (
    .O(main_basesoc_wb_sdram_dat_r_22_39),
    .I0(n12245_7),
    .I1(n12213_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_22_s34 (
    .O(main_basesoc_wb_sdram_dat_r_22_41),
    .I0(n12181_7),
    .I1(n12149_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_22_s35 (
    .O(main_basesoc_wb_sdram_dat_r_22_43),
    .I0(n12117_7),
    .I1(n12085_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT7 main_basesoc_wb_sdram_dat_r_21_s23 (
    .O(main_basesoc_wb_sdram_dat_r[21]),
    .I0(main_basesoc_wb_sdram_dat_r_21_33),
    .I1(main_basesoc_wb_sdram_dat_r_21_35),
    .S0(builder_rhs_array_muxed0[2]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_21_s30 (
    .O(main_basesoc_wb_sdram_dat_r_21_33),
    .I0(main_basesoc_wb_sdram_dat_r_21_37),
    .I1(main_basesoc_wb_sdram_dat_r_21_39),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_21_s31 (
    .O(main_basesoc_wb_sdram_dat_r_21_35),
    .I0(main_basesoc_wb_sdram_dat_r_21_41),
    .I1(main_basesoc_wb_sdram_dat_r_21_43),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_21_s32 (
    .O(main_basesoc_wb_sdram_dat_r_21_37),
    .I0(n12310_7),
    .I1(n12278_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_21_s33 (
    .O(main_basesoc_wb_sdram_dat_r_21_39),
    .I0(n12246_7),
    .I1(n12214_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_21_s34 (
    .O(main_basesoc_wb_sdram_dat_r_21_41),
    .I0(n12182_7),
    .I1(n12150_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_21_s35 (
    .O(main_basesoc_wb_sdram_dat_r_21_43),
    .I0(n12118_7),
    .I1(n12086_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT7 main_basesoc_wb_sdram_dat_r_20_s23 (
    .O(main_basesoc_wb_sdram_dat_r[20]),
    .I0(main_basesoc_wb_sdram_dat_r_20_33),
    .I1(main_basesoc_wb_sdram_dat_r_20_35),
    .S0(builder_rhs_array_muxed0[2]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_20_s30 (
    .O(main_basesoc_wb_sdram_dat_r_20_33),
    .I0(main_basesoc_wb_sdram_dat_r_20_37),
    .I1(main_basesoc_wb_sdram_dat_r_20_39),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_20_s31 (
    .O(main_basesoc_wb_sdram_dat_r_20_35),
    .I0(main_basesoc_wb_sdram_dat_r_20_41),
    .I1(main_basesoc_wb_sdram_dat_r_20_43),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_20_s32 (
    .O(main_basesoc_wb_sdram_dat_r_20_37),
    .I0(n12311_7),
    .I1(n12279_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_20_s33 (
    .O(main_basesoc_wb_sdram_dat_r_20_39),
    .I0(n12247_7),
    .I1(n12215_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_20_s34 (
    .O(main_basesoc_wb_sdram_dat_r_20_41),
    .I0(n12183_7),
    .I1(n12151_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_20_s35 (
    .O(main_basesoc_wb_sdram_dat_r_20_43),
    .I0(n12119_7),
    .I1(n12087_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT7 main_basesoc_wb_sdram_dat_r_19_s23 (
    .O(main_basesoc_wb_sdram_dat_r[19]),
    .I0(main_basesoc_wb_sdram_dat_r_19_33),
    .I1(main_basesoc_wb_sdram_dat_r_19_35),
    .S0(builder_rhs_array_muxed0[2]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_19_s30 (
    .O(main_basesoc_wb_sdram_dat_r_19_33),
    .I0(main_basesoc_wb_sdram_dat_r_19_37),
    .I1(main_basesoc_wb_sdram_dat_r_19_39),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_19_s31 (
    .O(main_basesoc_wb_sdram_dat_r_19_35),
    .I0(main_basesoc_wb_sdram_dat_r_19_41),
    .I1(main_basesoc_wb_sdram_dat_r_19_43),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_19_s32 (
    .O(main_basesoc_wb_sdram_dat_r_19_37),
    .I0(n12312_7),
    .I1(n12280_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_19_s33 (
    .O(main_basesoc_wb_sdram_dat_r_19_39),
    .I0(n12248_7),
    .I1(n12216_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_19_s34 (
    .O(main_basesoc_wb_sdram_dat_r_19_41),
    .I0(n12184_7),
    .I1(n12152_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_19_s35 (
    .O(main_basesoc_wb_sdram_dat_r_19_43),
    .I0(n12120_7),
    .I1(n12088_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT7 main_basesoc_wb_sdram_dat_r_18_s23 (
    .O(main_basesoc_wb_sdram_dat_r[18]),
    .I0(main_basesoc_wb_sdram_dat_r_18_33),
    .I1(main_basesoc_wb_sdram_dat_r_18_35),
    .S0(builder_rhs_array_muxed0[2]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_18_s30 (
    .O(main_basesoc_wb_sdram_dat_r_18_33),
    .I0(main_basesoc_wb_sdram_dat_r_18_37),
    .I1(main_basesoc_wb_sdram_dat_r_18_39),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_18_s31 (
    .O(main_basesoc_wb_sdram_dat_r_18_35),
    .I0(main_basesoc_wb_sdram_dat_r_18_41),
    .I1(main_basesoc_wb_sdram_dat_r_18_43),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_18_s32 (
    .O(main_basesoc_wb_sdram_dat_r_18_37),
    .I0(n12313_7),
    .I1(n12281_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_18_s33 (
    .O(main_basesoc_wb_sdram_dat_r_18_39),
    .I0(n12249_7),
    .I1(n12217_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_18_s34 (
    .O(main_basesoc_wb_sdram_dat_r_18_41),
    .I0(n12185_7),
    .I1(n12153_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_18_s35 (
    .O(main_basesoc_wb_sdram_dat_r_18_43),
    .I0(n12121_7),
    .I1(n12089_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT7 main_basesoc_wb_sdram_dat_r_17_s23 (
    .O(main_basesoc_wb_sdram_dat_r[17]),
    .I0(main_basesoc_wb_sdram_dat_r_17_33),
    .I1(main_basesoc_wb_sdram_dat_r_17_35),
    .S0(builder_rhs_array_muxed0[2]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_17_s30 (
    .O(main_basesoc_wb_sdram_dat_r_17_33),
    .I0(main_basesoc_wb_sdram_dat_r_17_37),
    .I1(main_basesoc_wb_sdram_dat_r_17_39),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_17_s31 (
    .O(main_basesoc_wb_sdram_dat_r_17_35),
    .I0(main_basesoc_wb_sdram_dat_r_17_41),
    .I1(main_basesoc_wb_sdram_dat_r_17_43),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_17_s32 (
    .O(main_basesoc_wb_sdram_dat_r_17_37),
    .I0(n12314_7),
    .I1(n12282_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_17_s33 (
    .O(main_basesoc_wb_sdram_dat_r_17_39),
    .I0(n12250_7),
    .I1(n12218_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_17_s34 (
    .O(main_basesoc_wb_sdram_dat_r_17_41),
    .I0(n12186_7),
    .I1(n12154_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_17_s35 (
    .O(main_basesoc_wb_sdram_dat_r_17_43),
    .I0(n12122_7),
    .I1(n12090_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT7 main_basesoc_wb_sdram_dat_r_16_s23 (
    .O(main_basesoc_wb_sdram_dat_r[16]),
    .I0(main_basesoc_wb_sdram_dat_r_16_33),
    .I1(main_basesoc_wb_sdram_dat_r_16_35),
    .S0(builder_rhs_array_muxed0[2]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_16_s30 (
    .O(main_basesoc_wb_sdram_dat_r_16_33),
    .I0(main_basesoc_wb_sdram_dat_r_16_37),
    .I1(main_basesoc_wb_sdram_dat_r_16_39),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_16_s31 (
    .O(main_basesoc_wb_sdram_dat_r_16_35),
    .I0(main_basesoc_wb_sdram_dat_r_16_41),
    .I1(main_basesoc_wb_sdram_dat_r_16_43),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_16_s32 (
    .O(main_basesoc_wb_sdram_dat_r_16_37),
    .I0(n12315_7),
    .I1(n12283_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_16_s33 (
    .O(main_basesoc_wb_sdram_dat_r_16_39),
    .I0(n12251_7),
    .I1(n12219_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_16_s34 (
    .O(main_basesoc_wb_sdram_dat_r_16_41),
    .I0(n12187_7),
    .I1(n12155_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_16_s35 (
    .O(main_basesoc_wb_sdram_dat_r_16_43),
    .I0(n12123_7),
    .I1(n12091_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT7 main_basesoc_wb_sdram_dat_r_15_s23 (
    .O(main_basesoc_wb_sdram_dat_r[15]),
    .I0(main_basesoc_wb_sdram_dat_r_15_33),
    .I1(main_basesoc_wb_sdram_dat_r_15_35),
    .S0(builder_rhs_array_muxed0[2]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_15_s30 (
    .O(main_basesoc_wb_sdram_dat_r_15_33),
    .I0(main_basesoc_wb_sdram_dat_r_15_37),
    .I1(main_basesoc_wb_sdram_dat_r_15_39),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_15_s31 (
    .O(main_basesoc_wb_sdram_dat_r_15_35),
    .I0(main_basesoc_wb_sdram_dat_r_15_41),
    .I1(main_basesoc_wb_sdram_dat_r_15_43),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_15_s32 (
    .O(main_basesoc_wb_sdram_dat_r_15_37),
    .I0(n12316_7),
    .I1(n12284_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_15_s33 (
    .O(main_basesoc_wb_sdram_dat_r_15_39),
    .I0(n12252_7),
    .I1(n12220_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_15_s34 (
    .O(main_basesoc_wb_sdram_dat_r_15_41),
    .I0(n12188_7),
    .I1(n12156_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_15_s35 (
    .O(main_basesoc_wb_sdram_dat_r_15_43),
    .I0(n12124_7),
    .I1(n12092_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT7 main_basesoc_wb_sdram_dat_r_14_s23 (
    .O(main_basesoc_wb_sdram_dat_r[14]),
    .I0(main_basesoc_wb_sdram_dat_r_14_33),
    .I1(main_basesoc_wb_sdram_dat_r_14_35),
    .S0(builder_rhs_array_muxed0[2]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_14_s30 (
    .O(main_basesoc_wb_sdram_dat_r_14_33),
    .I0(main_basesoc_wb_sdram_dat_r_14_37),
    .I1(main_basesoc_wb_sdram_dat_r_14_39),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_14_s31 (
    .O(main_basesoc_wb_sdram_dat_r_14_35),
    .I0(main_basesoc_wb_sdram_dat_r_14_41),
    .I1(main_basesoc_wb_sdram_dat_r_14_43),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_14_s32 (
    .O(main_basesoc_wb_sdram_dat_r_14_37),
    .I0(n12317_7),
    .I1(n12285_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_14_s33 (
    .O(main_basesoc_wb_sdram_dat_r_14_39),
    .I0(n12253_7),
    .I1(n12221_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_14_s34 (
    .O(main_basesoc_wb_sdram_dat_r_14_41),
    .I0(n12189_7),
    .I1(n12157_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_14_s35 (
    .O(main_basesoc_wb_sdram_dat_r_14_43),
    .I0(n12125_7),
    .I1(n12093_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT7 main_basesoc_wb_sdram_dat_r_13_s23 (
    .O(main_basesoc_wb_sdram_dat_r[13]),
    .I0(main_basesoc_wb_sdram_dat_r_13_33),
    .I1(main_basesoc_wb_sdram_dat_r_13_35),
    .S0(builder_rhs_array_muxed0[2]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_13_s30 (
    .O(main_basesoc_wb_sdram_dat_r_13_33),
    .I0(main_basesoc_wb_sdram_dat_r_13_37),
    .I1(main_basesoc_wb_sdram_dat_r_13_39),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_13_s31 (
    .O(main_basesoc_wb_sdram_dat_r_13_35),
    .I0(main_basesoc_wb_sdram_dat_r_13_41),
    .I1(main_basesoc_wb_sdram_dat_r_13_43),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_13_s32 (
    .O(main_basesoc_wb_sdram_dat_r_13_37),
    .I0(n12318_7),
    .I1(n12286_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_13_s33 (
    .O(main_basesoc_wb_sdram_dat_r_13_39),
    .I0(n12254_7),
    .I1(n12222_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_13_s34 (
    .O(main_basesoc_wb_sdram_dat_r_13_41),
    .I0(n12190_7),
    .I1(n12158_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_13_s35 (
    .O(main_basesoc_wb_sdram_dat_r_13_43),
    .I0(n12126_7),
    .I1(n12094_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT7 main_basesoc_wb_sdram_dat_r_12_s23 (
    .O(main_basesoc_wb_sdram_dat_r[12]),
    .I0(main_basesoc_wb_sdram_dat_r_12_33),
    .I1(main_basesoc_wb_sdram_dat_r_12_35),
    .S0(builder_rhs_array_muxed0[2]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_12_s30 (
    .O(main_basesoc_wb_sdram_dat_r_12_33),
    .I0(main_basesoc_wb_sdram_dat_r_12_37),
    .I1(main_basesoc_wb_sdram_dat_r_12_39),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_12_s31 (
    .O(main_basesoc_wb_sdram_dat_r_12_35),
    .I0(main_basesoc_wb_sdram_dat_r_12_41),
    .I1(main_basesoc_wb_sdram_dat_r_12_43),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_12_s32 (
    .O(main_basesoc_wb_sdram_dat_r_12_37),
    .I0(n12319_7),
    .I1(n12287_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_12_s33 (
    .O(main_basesoc_wb_sdram_dat_r_12_39),
    .I0(n12255_7),
    .I1(n12223_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_12_s34 (
    .O(main_basesoc_wb_sdram_dat_r_12_41),
    .I0(n12191_7),
    .I1(n12159_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_12_s35 (
    .O(main_basesoc_wb_sdram_dat_r_12_43),
    .I0(n12127_7),
    .I1(n12095_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT7 main_basesoc_wb_sdram_dat_r_11_s23 (
    .O(main_basesoc_wb_sdram_dat_r[11]),
    .I0(main_basesoc_wb_sdram_dat_r_11_33),
    .I1(main_basesoc_wb_sdram_dat_r_11_35),
    .S0(builder_rhs_array_muxed0[2]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_11_s30 (
    .O(main_basesoc_wb_sdram_dat_r_11_33),
    .I0(main_basesoc_wb_sdram_dat_r_11_37),
    .I1(main_basesoc_wb_sdram_dat_r_11_39),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_11_s31 (
    .O(main_basesoc_wb_sdram_dat_r_11_35),
    .I0(main_basesoc_wb_sdram_dat_r_11_41),
    .I1(main_basesoc_wb_sdram_dat_r_11_43),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_11_s32 (
    .O(main_basesoc_wb_sdram_dat_r_11_37),
    .I0(n12320_7),
    .I1(n12288_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_11_s33 (
    .O(main_basesoc_wb_sdram_dat_r_11_39),
    .I0(n12256_7),
    .I1(n12224_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_11_s34 (
    .O(main_basesoc_wb_sdram_dat_r_11_41),
    .I0(n12192_7),
    .I1(n12160_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_11_s35 (
    .O(main_basesoc_wb_sdram_dat_r_11_43),
    .I0(n12128_7),
    .I1(n12096_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT7 main_basesoc_wb_sdram_dat_r_10_s23 (
    .O(main_basesoc_wb_sdram_dat_r[10]),
    .I0(main_basesoc_wb_sdram_dat_r_10_33),
    .I1(main_basesoc_wb_sdram_dat_r_10_35),
    .S0(builder_rhs_array_muxed0[2]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_10_s30 (
    .O(main_basesoc_wb_sdram_dat_r_10_33),
    .I0(main_basesoc_wb_sdram_dat_r_10_37),
    .I1(main_basesoc_wb_sdram_dat_r_10_39),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_10_s31 (
    .O(main_basesoc_wb_sdram_dat_r_10_35),
    .I0(main_basesoc_wb_sdram_dat_r_10_41),
    .I1(main_basesoc_wb_sdram_dat_r_10_43),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_10_s32 (
    .O(main_basesoc_wb_sdram_dat_r_10_37),
    .I0(n12321_7),
    .I1(n12289_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_10_s33 (
    .O(main_basesoc_wb_sdram_dat_r_10_39),
    .I0(n12257_7),
    .I1(n12225_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_10_s34 (
    .O(main_basesoc_wb_sdram_dat_r_10_41),
    .I0(n12193_7),
    .I1(n12161_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_10_s35 (
    .O(main_basesoc_wb_sdram_dat_r_10_43),
    .I0(n12129_7),
    .I1(n12097_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT7 main_basesoc_wb_sdram_dat_r_9_s23 (
    .O(main_basesoc_wb_sdram_dat_r[9]),
    .I0(main_basesoc_wb_sdram_dat_r_9_33),
    .I1(main_basesoc_wb_sdram_dat_r_9_35),
    .S0(builder_rhs_array_muxed0[2]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_9_s30 (
    .O(main_basesoc_wb_sdram_dat_r_9_33),
    .I0(main_basesoc_wb_sdram_dat_r_9_37),
    .I1(main_basesoc_wb_sdram_dat_r_9_39),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_9_s31 (
    .O(main_basesoc_wb_sdram_dat_r_9_35),
    .I0(main_basesoc_wb_sdram_dat_r_9_41),
    .I1(main_basesoc_wb_sdram_dat_r_9_43),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_9_s32 (
    .O(main_basesoc_wb_sdram_dat_r_9_37),
    .I0(n12322_7),
    .I1(n12290_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_9_s33 (
    .O(main_basesoc_wb_sdram_dat_r_9_39),
    .I0(n12258_7),
    .I1(n12226_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_9_s34 (
    .O(main_basesoc_wb_sdram_dat_r_9_41),
    .I0(n12194_7),
    .I1(n12162_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_9_s35 (
    .O(main_basesoc_wb_sdram_dat_r_9_43),
    .I0(n12130_7),
    .I1(n12098_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT7 main_basesoc_wb_sdram_dat_r_8_s23 (
    .O(main_basesoc_wb_sdram_dat_r[8]),
    .I0(main_basesoc_wb_sdram_dat_r_8_33),
    .I1(main_basesoc_wb_sdram_dat_r_8_35),
    .S0(builder_rhs_array_muxed0[2]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_8_s30 (
    .O(main_basesoc_wb_sdram_dat_r_8_33),
    .I0(main_basesoc_wb_sdram_dat_r_8_37),
    .I1(main_basesoc_wb_sdram_dat_r_8_39),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_8_s31 (
    .O(main_basesoc_wb_sdram_dat_r_8_35),
    .I0(main_basesoc_wb_sdram_dat_r_8_41),
    .I1(main_basesoc_wb_sdram_dat_r_8_43),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_8_s32 (
    .O(main_basesoc_wb_sdram_dat_r_8_37),
    .I0(n12323_7),
    .I1(n12291_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_8_s33 (
    .O(main_basesoc_wb_sdram_dat_r_8_39),
    .I0(n12259_7),
    .I1(n12227_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_8_s34 (
    .O(main_basesoc_wb_sdram_dat_r_8_41),
    .I0(n12195_7),
    .I1(n12163_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_8_s35 (
    .O(main_basesoc_wb_sdram_dat_r_8_43),
    .I0(n12131_7),
    .I1(n12099_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT7 main_basesoc_wb_sdram_dat_r_7_s23 (
    .O(main_basesoc_wb_sdram_dat_r[7]),
    .I0(main_basesoc_wb_sdram_dat_r_7_33),
    .I1(main_basesoc_wb_sdram_dat_r_7_35),
    .S0(builder_rhs_array_muxed0[2]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_7_s30 (
    .O(main_basesoc_wb_sdram_dat_r_7_33),
    .I0(main_basesoc_wb_sdram_dat_r_7_37),
    .I1(main_basesoc_wb_sdram_dat_r_7_39),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_7_s31 (
    .O(main_basesoc_wb_sdram_dat_r_7_35),
    .I0(main_basesoc_wb_sdram_dat_r_7_41),
    .I1(main_basesoc_wb_sdram_dat_r_7_43),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_7_s32 (
    .O(main_basesoc_wb_sdram_dat_r_7_37),
    .I0(n12324_7),
    .I1(n12292_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_7_s33 (
    .O(main_basesoc_wb_sdram_dat_r_7_39),
    .I0(n12260_7),
    .I1(n12228_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_7_s34 (
    .O(main_basesoc_wb_sdram_dat_r_7_41),
    .I0(n12196_7),
    .I1(n12164_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_7_s35 (
    .O(main_basesoc_wb_sdram_dat_r_7_43),
    .I0(n12132_7),
    .I1(n12100_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT7 main_basesoc_wb_sdram_dat_r_6_s23 (
    .O(main_basesoc_wb_sdram_dat_r[6]),
    .I0(main_basesoc_wb_sdram_dat_r_6_33),
    .I1(main_basesoc_wb_sdram_dat_r_6_35),
    .S0(builder_rhs_array_muxed0[2]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_6_s30 (
    .O(main_basesoc_wb_sdram_dat_r_6_33),
    .I0(main_basesoc_wb_sdram_dat_r_6_37),
    .I1(main_basesoc_wb_sdram_dat_r_6_39),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_6_s31 (
    .O(main_basesoc_wb_sdram_dat_r_6_35),
    .I0(main_basesoc_wb_sdram_dat_r_6_41),
    .I1(main_basesoc_wb_sdram_dat_r_6_43),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_6_s32 (
    .O(main_basesoc_wb_sdram_dat_r_6_37),
    .I0(n12325_7),
    .I1(n12293_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_6_s33 (
    .O(main_basesoc_wb_sdram_dat_r_6_39),
    .I0(n12261_7),
    .I1(n12229_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_6_s34 (
    .O(main_basesoc_wb_sdram_dat_r_6_41),
    .I0(n12197_7),
    .I1(n12165_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_6_s35 (
    .O(main_basesoc_wb_sdram_dat_r_6_43),
    .I0(n12133_7),
    .I1(n12101_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT7 main_basesoc_wb_sdram_dat_r_5_s23 (
    .O(main_basesoc_wb_sdram_dat_r[5]),
    .I0(main_basesoc_wb_sdram_dat_r_5_33),
    .I1(main_basesoc_wb_sdram_dat_r_5_35),
    .S0(builder_rhs_array_muxed0[2]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_5_s30 (
    .O(main_basesoc_wb_sdram_dat_r_5_33),
    .I0(main_basesoc_wb_sdram_dat_r_5_37),
    .I1(main_basesoc_wb_sdram_dat_r_5_39),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_5_s31 (
    .O(main_basesoc_wb_sdram_dat_r_5_35),
    .I0(main_basesoc_wb_sdram_dat_r_5_41),
    .I1(main_basesoc_wb_sdram_dat_r_5_43),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_5_s32 (
    .O(main_basesoc_wb_sdram_dat_r_5_37),
    .I0(n12326_7),
    .I1(n12294_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_5_s33 (
    .O(main_basesoc_wb_sdram_dat_r_5_39),
    .I0(n12262_7),
    .I1(n12230_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_5_s34 (
    .O(main_basesoc_wb_sdram_dat_r_5_41),
    .I0(n12198_7),
    .I1(n12166_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_5_s35 (
    .O(main_basesoc_wb_sdram_dat_r_5_43),
    .I0(n12134_7),
    .I1(n12102_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT7 main_basesoc_wb_sdram_dat_r_4_s23 (
    .O(main_basesoc_wb_sdram_dat_r[4]),
    .I0(main_basesoc_wb_sdram_dat_r_4_33),
    .I1(main_basesoc_wb_sdram_dat_r_4_35),
    .S0(builder_rhs_array_muxed0[2]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_4_s30 (
    .O(main_basesoc_wb_sdram_dat_r_4_33),
    .I0(main_basesoc_wb_sdram_dat_r_4_37),
    .I1(main_basesoc_wb_sdram_dat_r_4_39),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_4_s31 (
    .O(main_basesoc_wb_sdram_dat_r_4_35),
    .I0(main_basesoc_wb_sdram_dat_r_4_41),
    .I1(main_basesoc_wb_sdram_dat_r_4_43),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_4_s32 (
    .O(main_basesoc_wb_sdram_dat_r_4_37),
    .I0(n12327_7),
    .I1(n12295_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_4_s33 (
    .O(main_basesoc_wb_sdram_dat_r_4_39),
    .I0(n12263_7),
    .I1(n12231_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_4_s34 (
    .O(main_basesoc_wb_sdram_dat_r_4_41),
    .I0(n12199_7),
    .I1(n12167_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_4_s35 (
    .O(main_basesoc_wb_sdram_dat_r_4_43),
    .I0(n12135_7),
    .I1(n12103_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT7 main_basesoc_wb_sdram_dat_r_3_s23 (
    .O(main_basesoc_wb_sdram_dat_r[3]),
    .I0(main_basesoc_wb_sdram_dat_r_3_33),
    .I1(main_basesoc_wb_sdram_dat_r_3_35),
    .S0(builder_rhs_array_muxed0[2]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_3_s30 (
    .O(main_basesoc_wb_sdram_dat_r_3_33),
    .I0(main_basesoc_wb_sdram_dat_r_3_37),
    .I1(main_basesoc_wb_sdram_dat_r_3_39),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_3_s31 (
    .O(main_basesoc_wb_sdram_dat_r_3_35),
    .I0(main_basesoc_wb_sdram_dat_r_3_41),
    .I1(main_basesoc_wb_sdram_dat_r_3_43),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_3_s32 (
    .O(main_basesoc_wb_sdram_dat_r_3_37),
    .I0(n12328_7),
    .I1(n12296_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_3_s33 (
    .O(main_basesoc_wb_sdram_dat_r_3_39),
    .I0(n12264_7),
    .I1(n12232_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_3_s34 (
    .O(main_basesoc_wb_sdram_dat_r_3_41),
    .I0(n12200_7),
    .I1(n12168_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_3_s35 (
    .O(main_basesoc_wb_sdram_dat_r_3_43),
    .I0(n12136_7),
    .I1(n12104_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT7 main_basesoc_wb_sdram_dat_r_2_s23 (
    .O(main_basesoc_wb_sdram_dat_r[2]),
    .I0(main_basesoc_wb_sdram_dat_r_2_33),
    .I1(main_basesoc_wb_sdram_dat_r_2_35),
    .S0(builder_rhs_array_muxed0[2]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_2_s30 (
    .O(main_basesoc_wb_sdram_dat_r_2_33),
    .I0(main_basesoc_wb_sdram_dat_r_2_37),
    .I1(main_basesoc_wb_sdram_dat_r_2_39),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_2_s31 (
    .O(main_basesoc_wb_sdram_dat_r_2_35),
    .I0(main_basesoc_wb_sdram_dat_r_2_41),
    .I1(main_basesoc_wb_sdram_dat_r_2_43),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_2_s32 (
    .O(main_basesoc_wb_sdram_dat_r_2_37),
    .I0(n12329_7),
    .I1(n12297_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_2_s33 (
    .O(main_basesoc_wb_sdram_dat_r_2_39),
    .I0(n12265_7),
    .I1(n12233_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_2_s34 (
    .O(main_basesoc_wb_sdram_dat_r_2_41),
    .I0(n12201_7),
    .I1(n12169_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_2_s35 (
    .O(main_basesoc_wb_sdram_dat_r_2_43),
    .I0(n12137_7),
    .I1(n12105_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT7 main_basesoc_wb_sdram_dat_r_1_s23 (
    .O(main_basesoc_wb_sdram_dat_r[1]),
    .I0(main_basesoc_wb_sdram_dat_r_1_33),
    .I1(main_basesoc_wb_sdram_dat_r_1_35),
    .S0(builder_rhs_array_muxed0[2]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_1_s30 (
    .O(main_basesoc_wb_sdram_dat_r_1_33),
    .I0(main_basesoc_wb_sdram_dat_r_1_37),
    .I1(main_basesoc_wb_sdram_dat_r_1_39),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_1_s31 (
    .O(main_basesoc_wb_sdram_dat_r_1_35),
    .I0(main_basesoc_wb_sdram_dat_r_1_41),
    .I1(main_basesoc_wb_sdram_dat_r_1_43),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_1_s32 (
    .O(main_basesoc_wb_sdram_dat_r_1_37),
    .I0(n12330_7),
    .I1(n12298_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_1_s33 (
    .O(main_basesoc_wb_sdram_dat_r_1_39),
    .I0(n12266_7),
    .I1(n12234_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_1_s34 (
    .O(main_basesoc_wb_sdram_dat_r_1_41),
    .I0(n12202_7),
    .I1(n12170_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_1_s35 (
    .O(main_basesoc_wb_sdram_dat_r_1_43),
    .I0(n12138_7),
    .I1(n12106_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT7 main_basesoc_wb_sdram_dat_r_0_s23 (
    .O(main_basesoc_wb_sdram_dat_r[0]),
    .I0(main_basesoc_wb_sdram_dat_r_0_33),
    .I1(main_basesoc_wb_sdram_dat_r_0_35),
    .S0(builder_rhs_array_muxed0[2]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_0_s30 (
    .O(main_basesoc_wb_sdram_dat_r_0_33),
    .I0(main_basesoc_wb_sdram_dat_r_0_37),
    .I1(main_basesoc_wb_sdram_dat_r_0_39),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT6 main_basesoc_wb_sdram_dat_r_0_s31 (
    .O(main_basesoc_wb_sdram_dat_r_0_35),
    .I0(main_basesoc_wb_sdram_dat_r_0_41),
    .I1(main_basesoc_wb_sdram_dat_r_0_43),
    .S0(builder_rhs_array_muxed0[1]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_0_s32 (
    .O(main_basesoc_wb_sdram_dat_r_0_37),
    .I0(n12331_7),
    .I1(n12299_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_0_s33 (
    .O(main_basesoc_wb_sdram_dat_r_0_39),
    .I0(n12267_7),
    .I1(n12235_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_0_s34 (
    .O(main_basesoc_wb_sdram_dat_r_0_41),
    .I0(n12203_7),
    .I1(n12171_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  MUX2_LUT5 main_basesoc_wb_sdram_dat_r_0_s35 (
    .O(main_basesoc_wb_sdram_dat_r_0_43),
    .I0(n12139_7),
    .I1(n12107_7),
    .S0(builder_rhs_array_muxed0[0]) 
);
  INV n25350_s2 (
    .O(n25350_6),
    .I(main_gw5ddrphy_update) 
);
  INV n19213_s2 (
    .O(n19213_5),
    .I(main_chaser[5]) 
);
  INV n16371_s5 (
    .O(n16371_10),
    .I(main_basesoc_rx_phase[2]) 
);
  INV n17487_s3 (
    .O(n17487_7),
    .I(main_basesoc_sdram_sequencer_counter[0]) 
);
  INV n15962_s3 (
    .O(n15962_7),
    .I(main_gw5ddrphy_counter[0]) 
);
  INV n16432_s2 (
    .O(n16432_6),
    .I(main_basesoc_uart_tx_fifo_produce[0]) 
);
  INV n16441_s2 (
    .O(n16441_6),
    .I(main_basesoc_uart_tx_fifo_consume[0]) 
);
  INV n16482_s2 (
    .O(n16482_6),
    .I(main_basesoc_uart_rx_fifo_produce[0]) 
);
  INV n16491_s2 (
    .O(n16491_6),
    .I(main_basesoc_uart_rx_fifo_consume[0]) 
);
  INV n17649_s2 (
    .O(n17649_6),
    .I(main_basesoc_sdram_bankmachine0_consume[0]) 
);
  INV n17931_s2 (
    .O(n17931_6),
    .I(main_basesoc_sdram_bankmachine2_consume[0]) 
);
  INV n16023_s2 (
    .O(n16023_7),
    .I(main_crg_por_count[0]) 
);
  INV n16085_s2 (
    .O(n16085_7),
    .I(builder_count[0]) 
);
  INV n17424_s2 (
    .O(n17424_7),
    .I(main_basesoc_sdram_timer_count1[0]) 
);
  INV n17530_s2 (
    .O(n17530_7),
    .I(main_basesoc_sdram_zqcs_timer_count1[0]) 
);
  INV n18099_s1 (
    .O(n18099_5),
    .I(main_basesoc_sdram_bankmachine3_level[0]) 
);
  INV main_basesoc_tx_count_rs232phytx_next_value0_3_s6 (
    .O(main_basesoc_tx_count_rs232phytx_next_value0_3_12),
    .I(builder_rs232phytx_state) 
);
  INV main_basesoc_rx_count_rs232phyrx_next_value0_3_s5 (
    .O(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .I(builder_rs232phyrx_state) 
);
  VexRiscv VexRiscv (
    .main_crg_clkout0(main_crg_clkout0),
    .n26687_5(n26687_5),
    .main_basesoc_reset(main_basesoc_reset),
    .sys_rst(sys_rst),
    .main_basesoc_timer_enable_storage(main_basesoc_timer_enable_storage),
    .n1613_3(n1613_3),
    .n1612_3(n1612_3),
    .n1196_3(n1196_3),
    .builder_done(builder_done),
    .n1195_3(n1195_3),
    .n1194_3(n1194_3),
    .n1193_3(n1193_3),
    .n1192_3(n1192_3),
    .n1191_3(n1191_3),
    .n1190_3(n1190_3),
    .n1189_3(n1189_3),
    .n1188_3(n1188_3),
    .n1187_3(n1187_3),
    .n1186_3(n1186_3),
    .n1185_3(n1185_3),
    .n1184_3(n1184_3),
    .n1183_3(n1183_3),
    .n1182_3(n1182_3),
    .n1181_3(n1181_3),
    .n1180_3(n1180_3),
    .n1179_3(n1179_3),
    .n1178_3(n1178_3),
    .n1177_3(n1177_3),
    .n1176_3(n1176_3),
    .n1175_3(n1175_3),
    .n1174_3(n1174_3),
    .n1173_3(n1173_3),
    .n1172_3(n1172_3),
    .n1171_3(n1171_3),
    .n1170_3(n1170_3),
    .n1169_3(n1169_3),
    .n1168_3(n1168_3),
    .n1167_3(n1167_3),
    .n1166_3(n1166_3),
    .n1165_3(n1165_3),
    .builder_grant(builder_grant),
    .main_basesoc_aborted(main_basesoc_aborted),
    .builder_litedramwishbone2native_state_1_10(builder_litedramwishbone2native_state_1_10),
    .main_basesoc_aborted_13(main_basesoc_aborted_13),
    .main_basesoc_basesoc_ram_bus_ack(main_basesoc_basesoc_ram_bus_ack),
    .main_basesoc_ram_bus_ram_bus_ack(main_basesoc_ram_bus_ram_bus_ack),
    .n1165_10(n1165_10),
    .main_basesoc_reset_re(main_basesoc_reset_re),
    .n16062_4(n16062_4),
    .main_basesoc_timer_zero_pending(main_basesoc_timer_zero_pending),
    .main_basesoc_reset_storage(main_basesoc_reset_storage[1:0]),
    .main_basesoc_dbus_stb(main_basesoc_dbus_stb),
    .main_basesoc_dbus_we(main_basesoc_dbus_we),
    .iBus_cmd_ready_4(iBus_cmd_ready_4),
    .n17969_8(n17969_8),
    .lineLoader_cmdSent(lineLoader_cmdSent),
    .lineLoader_valid(lineLoader_valid),
    .main_basesoc_ibus_adr(main_basesoc_ibus_adr[2:0]),
    ._zz_dBusWishbone_ADR(_zz_dBusWishbone_ADR[2:0]),
    .main_basesoc_dbus_adr(main_basesoc_dbus_adr[29:3]),
    .toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[4:2]),
    .main_basesoc_dbus_dat_w(main_basesoc_dbus_dat_w[31:0]),
    .toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[3:0]),
    .lineLoader_address(lineLoader_address[31:5])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* sipeed_tang_mega_138k_pro */
