Protel Design System Design Rule Check
PCB File : F:\Git_repository\OurEDA\OurEDA-B2S\Hardware\Board\WaterDepthAnalysisBoardv2\WaterDepthAnalysisBoardv2.PcbDoc
Date     : 2022/4/2
Time     : 16:30:40

Processing Rule : Clearance Constraint (Gap=0.1mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=1mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.065mm < 0.254mm) Between Pad C10-1(16.891mm,7.605mm) on Top Layer And Via (17.106mm,6.702mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.065mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad JP1-1(2.286mm,2.278mm) on Multi-Layer And Pad JP1-2(2.286mm,3.528mm) on Multi-Layer [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad JP1-2(2.286mm,3.528mm) on Multi-Layer And Pad JP1-3(2.286mm,4.778mm) on Multi-Layer [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad JP1-3(2.286mm,4.778mm) on Multi-Layer And Pad JP1-4(2.286mm,6.028mm) on Multi-Layer [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad JP2-1(12.767mm,26.797mm) on Top Layer And Pad JP2-2(11.517mm,26.797mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad JP2-2(11.517mm,26.797mm) on Top Layer And Pad JP2-3(10.267mm,26.797mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad JP2-3(10.267mm,26.797mm) on Top Layer And Pad JP2-4(9.017mm,26.797mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
Rule Violations :7

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Arc (17.004mm,24.016mm) on Top Overlay And Pad V1-1(17.804mm,24.464mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C10-1(16.891mm,7.605mm) on Top Layer And Track (16.241mm,6.955mm)(16.241mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C10-1(16.891mm,7.605mm) on Top Layer And Track (16.241mm,6.955mm)(17.541mm,6.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C10-1(16.891mm,7.605mm) on Top Layer And Track (16.662mm,8.255mm)(17.12mm,8.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C10-1(16.891mm,7.605mm) on Top Layer And Track (16.891mm,8.179mm)(16.891mm,8.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C10-1(16.891mm,7.605mm) on Top Layer And Track (16.891mm,8.255mm)(16.891mm,8.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C10-1(16.891mm,7.605mm) on Top Layer And Track (17.511mm,6.955mm)(17.511mm,9.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C10-1(16.891mm,7.605mm) on Top Layer And Track (17.541mm,6.955mm)(17.541mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C10-2(16.891mm,8.905mm) on Top Layer And Track (16.241mm,8.636mm)(16.241mm,9.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C10-2(16.891mm,8.905mm) on Top Layer And Track (16.241mm,9.555mm)(17.541mm,9.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C10-2(16.891mm,8.905mm) on Top Layer And Track (16.662mm,8.255mm)(17.12mm,8.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C10-2(16.891mm,8.905mm) on Top Layer And Track (16.891mm,8.179mm)(16.891mm,8.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C10-2(16.891mm,8.905mm) on Top Layer And Track (16.891mm,8.255mm)(16.891mm,8.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C10-2(16.891mm,8.905mm) on Top Layer And Track (17.511mm,6.955mm)(17.511mm,9.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C10-2(16.891mm,8.905mm) on Top Layer And Track (17.541mm,8.636mm)(17.541mm,9.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C1-1(17.892mm,21.59mm) on Top Layer And Track (17.242mm,20.94mm)(17.242mm,22.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C1-1(17.892mm,21.59mm) on Top Layer And Track (17.242mm,20.94mm)(18.161mm,20.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C1-1(17.892mm,21.59mm) on Top Layer And Track (17.242mm,22.21mm)(18.161mm,22.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C1-1(17.892mm,21.59mm) on Top Layer And Track (17.242mm,22.24mm)(18.161mm,22.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C1-1(17.892mm,21.59mm) on Top Layer And Track (18.466mm,21.59mm)(18.542mm,21.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C1-1(17.892mm,21.59mm) on Top Layer And Track (18.542mm,21.361mm)(18.542mm,21.819mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C1-1(17.892mm,21.59mm) on Top Layer And Track (18.542mm,21.59mm)(18.618mm,21.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C1-2(19.192mm,21.59mm) on Top Layer And Track (18.466mm,21.59mm)(18.542mm,21.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C1-2(19.192mm,21.59mm) on Top Layer And Track (18.542mm,21.361mm)(18.542mm,21.819mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C1-2(19.192mm,21.59mm) on Top Layer And Track (18.542mm,21.59mm)(18.618mm,21.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C1-2(19.192mm,21.59mm) on Top Layer And Track (18.923mm,20.94mm)(19.842mm,20.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C1-2(19.192mm,21.59mm) on Top Layer And Track (18.923mm,22.21mm)(19.842mm,22.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C1-2(19.192mm,21.59mm) on Top Layer And Track (18.923mm,22.24mm)(19.842mm,22.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C1-2(19.192mm,21.59mm) on Top Layer And Track (19.842mm,20.94mm)(19.842mm,22.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C2-1(17.892mm,22.86mm) on Top Layer And Track (17.242mm,22.21mm)(17.242mm,23.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C2-1(17.892mm,22.86mm) on Top Layer And Track (17.242mm,22.21mm)(18.161mm,22.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C2-1(17.892mm,22.86mm) on Top Layer And Track (17.242mm,22.24mm)(18.161mm,22.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C2-1(17.892mm,22.86mm) on Top Layer And Track (17.242mm,23.51mm)(18.161mm,23.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C2-1(17.892mm,22.86mm) on Top Layer And Track (18.466mm,22.86mm)(18.542mm,22.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C2-1(17.892mm,22.86mm) on Top Layer And Track (18.542mm,22.631mm)(18.542mm,23.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C2-1(17.892mm,22.86mm) on Top Layer And Track (18.542mm,22.86mm)(18.618mm,22.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C2-2(19.192mm,22.86mm) on Top Layer And Track (18.466mm,22.86mm)(18.542mm,22.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C2-2(19.192mm,22.86mm) on Top Layer And Track (18.542mm,22.631mm)(18.542mm,23.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C2-2(19.192mm,22.86mm) on Top Layer And Track (18.542mm,22.86mm)(18.618mm,22.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C2-2(19.192mm,22.86mm) on Top Layer And Track (18.923mm,22.21mm)(19.842mm,22.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C2-2(19.192mm,22.86mm) on Top Layer And Track (18.923mm,22.24mm)(19.842mm,22.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C2-2(19.192mm,22.86mm) on Top Layer And Track (18.923mm,23.51mm)(19.842mm,23.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C2-2(19.192mm,22.86mm) on Top Layer And Track (19.842mm,22.21mm)(19.842mm,23.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-1(17.765mm,29.972mm) on Top Layer And Track (17.115mm,29.322mm)(17.115mm,30.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-1(17.765mm,29.972mm) on Top Layer And Track (17.115mm,29.322mm)(18.034mm,29.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-1(17.765mm,29.972mm) on Top Layer And Track (17.115mm,30.622mm)(18.034mm,30.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C3-1(17.765mm,29.972mm) on Top Layer And Track (18.339mm,29.972mm)(18.415mm,29.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C3-1(17.765mm,29.972mm) on Top Layer And Track (18.415mm,29.743mm)(18.415mm,30.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C3-1(17.765mm,29.972mm) on Top Layer And Track (18.415mm,29.972mm)(18.491mm,29.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C3-2(19.065mm,29.972mm) on Top Layer And Track (18.339mm,29.972mm)(18.415mm,29.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C3-2(19.065mm,29.972mm) on Top Layer And Track (18.415mm,29.743mm)(18.415mm,30.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C3-2(19.065mm,29.972mm) on Top Layer And Track (18.415mm,29.972mm)(18.491mm,29.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-2(19.065mm,29.972mm) on Top Layer And Track (18.796mm,29.322mm)(19.715mm,29.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-2(19.065mm,29.972mm) on Top Layer And Track (18.796mm,30.622mm)(19.715mm,30.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-2(19.065mm,29.972mm) on Top Layer And Track (19.715mm,29.322mm)(19.715mm,30.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C4-1(1.621mm,13.589mm) on Top Layer And Track (0.971mm,12.939mm)(0.971mm,14.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C4-1(1.621mm,13.589mm) on Top Layer And Track (0.971mm,12.939mm)(1.89mm,12.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C4-1(1.621mm,13.589mm) on Top Layer And Track (0.971mm,14.209mm)(1.89mm,14.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C4-1(1.621mm,13.589mm) on Top Layer And Track (0.971mm,14.239mm)(1.89mm,14.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C4-1(1.621mm,13.589mm) on Top Layer And Track (2.195mm,13.589mm)(2.271mm,13.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C4-1(1.621mm,13.589mm) on Top Layer And Track (2.271mm,13.36mm)(2.271mm,13.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C4-1(1.621mm,13.589mm) on Top Layer And Track (2.271mm,13.589mm)(2.347mm,13.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C4-2(2.921mm,13.589mm) on Top Layer And Track (2.195mm,13.589mm)(2.271mm,13.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C4-2(2.921mm,13.589mm) on Top Layer And Track (2.271mm,13.36mm)(2.271mm,13.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C4-2(2.921mm,13.589mm) on Top Layer And Track (2.271mm,13.589mm)(2.347mm,13.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C4-2(2.921mm,13.589mm) on Top Layer And Track (2.652mm,12.939mm)(3.571mm,12.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C4-2(2.921mm,13.589mm) on Top Layer And Track (2.652mm,14.209mm)(3.571mm,14.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C4-2(2.921mm,13.589mm) on Top Layer And Track (2.652mm,14.239mm)(3.571mm,14.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C4-2(2.921mm,13.589mm) on Top Layer And Track (3.571mm,12.939mm)(3.571mm,14.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C5-1(1.621mm,14.859mm) on Top Layer And Track (0.971mm,14.209mm)(0.971mm,15.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C5-1(1.621mm,14.859mm) on Top Layer And Track (0.971mm,14.209mm)(1.89mm,14.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C5-1(1.621mm,14.859mm) on Top Layer And Track (0.971mm,14.239mm)(1.89mm,14.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C5-1(1.621mm,14.859mm) on Top Layer And Track (0.971mm,15.509mm)(1.89mm,15.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C5-1(1.621mm,14.859mm) on Top Layer And Track (2.195mm,14.859mm)(2.271mm,14.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C5-1(1.621mm,14.859mm) on Top Layer And Track (2.271mm,14.63mm)(2.271mm,15.088mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C5-1(1.621mm,14.859mm) on Top Layer And Track (2.271mm,14.859mm)(2.347mm,14.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C5-2(2.921mm,14.859mm) on Top Layer And Track (2.195mm,14.859mm)(2.271mm,14.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C5-2(2.921mm,14.859mm) on Top Layer And Track (2.271mm,14.63mm)(2.271mm,15.088mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C5-2(2.921mm,14.859mm) on Top Layer And Track (2.271mm,14.859mm)(2.347mm,14.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C5-2(2.921mm,14.859mm) on Top Layer And Track (2.652mm,14.209mm)(3.571mm,14.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C5-2(2.921mm,14.859mm) on Top Layer And Track (2.652mm,14.239mm)(3.571mm,14.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C5-2(2.921mm,14.859mm) on Top Layer And Track (2.652mm,15.509mm)(3.571mm,15.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C5-2(2.921mm,14.859mm) on Top Layer And Track (3.571mm,14.209mm)(3.571mm,15.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C6-1(14.986mm,23.002mm) on Top Layer And Track (14.336mm,22.733mm)(14.336mm,23.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C6-1(14.986mm,23.002mm) on Top Layer And Track (14.336mm,23.652mm)(15.636mm,23.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C6-1(14.986mm,23.002mm) on Top Layer And Track (14.757mm,22.352mm)(15.215mm,22.352mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C6-1(14.986mm,23.002mm) on Top Layer And Track (14.986mm,22.276mm)(14.986mm,22.352mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C6-1(14.986mm,23.002mm) on Top Layer And Track (14.986mm,22.352mm)(14.986mm,22.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C6-1(14.986mm,23.002mm) on Top Layer And Track (15.636mm,22.733mm)(15.636mm,23.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C6-2(14.986mm,21.702mm) on Top Layer And Track (14.336mm,21.052mm)(14.336mm,21.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C6-2(14.986mm,21.702mm) on Top Layer And Track (14.336mm,21.052mm)(15.636mm,21.052mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C6-2(14.986mm,21.702mm) on Top Layer And Track (14.757mm,22.352mm)(15.215mm,22.352mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C6-2(14.986mm,21.702mm) on Top Layer And Track (14.986mm,22.276mm)(14.986mm,22.352mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C6-2(14.986mm,21.702mm) on Top Layer And Track (14.986mm,22.352mm)(14.986mm,22.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C6-2(14.986mm,21.702mm) on Top Layer And Track (15.636mm,21.052mm)(15.636mm,21.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C7-1(4.572mm,24.526mm) on Top Layer And Track (3.922mm,24.257mm)(3.922mm,25.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C7-1(4.572mm,24.526mm) on Top Layer And Track (3.922mm,25.176mm)(5.222mm,25.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C7-1(4.572mm,24.526mm) on Top Layer And Track (3.952mm,22.576mm)(3.952mm,25.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C7-1(4.572mm,24.526mm) on Top Layer And Track (4.343mm,23.876mm)(4.801mm,23.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C7-1(4.572mm,24.526mm) on Top Layer And Track (4.572mm,23.876mm)(4.572mm,23.952mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C7-1(4.572mm,24.526mm) on Top Layer And Track (4.572mm,23.8mm)(4.572mm,23.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C7-1(4.572mm,24.526mm) on Top Layer And Track (5.192mm,22.561mm)(5.192mm,25.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad C7-1(4.572mm,24.526mm) on Top Layer And Track (5.192mm,25.161mm)(6.492mm,25.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C7-1(4.572mm,24.526mm) on Top Layer And Track (5.222mm,24.257mm)(5.222mm,25.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C7-2(4.572mm,23.226mm) on Top Layer And Track (3.922mm,22.576mm)(3.922mm,23.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C7-2(4.572mm,23.226mm) on Top Layer And Track (3.922mm,22.576mm)(5.222mm,22.576mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C7-2(4.572mm,23.226mm) on Top Layer And Track (3.952mm,22.576mm)(3.952mm,25.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C7-2(4.572mm,23.226mm) on Top Layer And Track (4.343mm,23.876mm)(4.801mm,23.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C7-2(4.572mm,23.226mm) on Top Layer And Track (4.572mm,23.876mm)(4.572mm,23.952mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C7-2(4.572mm,23.226mm) on Top Layer And Track (4.572mm,23.8mm)(4.572mm,23.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C7-2(4.572mm,23.226mm) on Top Layer And Track (5.192mm,22.561mm)(5.192mm,25.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C7-2(4.572mm,23.226mm) on Top Layer And Track (5.222mm,22.576mm)(5.222mm,23.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C8-1(4.191mm,7mm) on Top Layer And Track (3.541mm,6.731mm)(3.541mm,7.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C8-1(4.191mm,7mm) on Top Layer And Track (3.541mm,7.65mm)(4.841mm,7.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C8-1(4.191mm,7mm) on Top Layer And Track (3.556mm,0.674mm)(3.556mm,7.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C8-1(4.191mm,7mm) on Top Layer And Track (3.962mm,6.35mm)(4.42mm,6.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C8-1(4.191mm,7mm) on Top Layer And Track (4.191mm,6.274mm)(4.191mm,6.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C8-1(4.191mm,7mm) on Top Layer And Track (4.191mm,6.35mm)(4.191mm,6.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C8-1(4.191mm,7mm) on Top Layer And Track (4.841mm,6.731mm)(4.841mm,7.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C8-2(4.191mm,5.7mm) on Top Layer And Track (3.541mm,5.05mm)(3.541mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C8-2(4.191mm,5.7mm) on Top Layer And Track (3.541mm,5.05mm)(4.841mm,5.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C8-2(4.191mm,5.7mm) on Top Layer And Track (3.556mm,0.674mm)(3.556mm,7.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C8-2(4.191mm,5.7mm) on Top Layer And Track (3.962mm,6.35mm)(4.42mm,6.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C8-2(4.191mm,5.7mm) on Top Layer And Track (4.191mm,6.274mm)(4.191mm,6.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C8-2(4.191mm,5.7mm) on Top Layer And Track (4.191mm,6.35mm)(4.191mm,6.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C8-2(4.191mm,5.7mm) on Top Layer And Track (4.841mm,5.05mm)(4.841mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C9-1(11.811mm,5.954mm) on Top Layer And Track (11.161mm,5.304mm)(11.161mm,6.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C9-1(11.811mm,5.954mm) on Top Layer And Track (11.161mm,5.304mm)(12.461mm,5.304mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C9-1(11.811mm,5.954mm) on Top Layer And Track (11.582mm,6.604mm)(12.04mm,6.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C9-1(11.811mm,5.954mm) on Top Layer And Track (11.811mm,6.528mm)(11.811mm,6.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C9-1(11.811mm,5.954mm) on Top Layer And Track (11.811mm,6.604mm)(11.811mm,6.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C9-1(11.811mm,5.954mm) on Top Layer And Track (12.461mm,5.304mm)(12.461mm,6.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C9-2(11.811mm,7.254mm) on Top Layer And Track (11.161mm,6.985mm)(11.161mm,7.904mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C9-2(11.811mm,7.254mm) on Top Layer And Track (11.161mm,7.904mm)(12.461mm,7.904mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C9-2(11.811mm,7.254mm) on Top Layer And Track (11.582mm,6.604mm)(12.04mm,6.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C9-2(11.811mm,7.254mm) on Top Layer And Track (11.811mm,6.528mm)(11.811mm,6.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C9-2(11.811mm,7.254mm) on Top Layer And Track (11.811mm,6.604mm)(11.811mm,6.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C9-2(11.811mm,7.254mm) on Top Layer And Track (12.461mm,6.985mm)(12.461mm,7.904mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad DIO-1(0mm,27.547mm) on Multi-Layer And Text "DIO" (1.132mm,26.996mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad GND-1(0mm,25.873mm) on Multi-Layer And Text "GND" (1.132mm,25.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad JP2-0(15.51mm,29.439mm) on Top Layer And Track (16.173mm,26.924mm)(16.173mm,27.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad JP2-0(15.51mm,29.439mm) on Top Layer And Track (16.764mm,26.67mm)(16.764mm,27.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad JP2-0(15.51mm,29.439mm) on Top Layer And Track (16.764mm,27.94mm)(18.034mm,27.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.02mm < 0.254mm) Between Pad JP2-0(15.51mm,29.439mm) on Top Layer And Track (5.611mm,30.836mm)(16.018mm,30.836mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.02mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad JP2-0(6.274mm,29.439mm) on Top Layer And Track (5.611mm,26.924mm)(5.611mm,27.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.02mm < 0.254mm) Between Pad JP2-0(6.274mm,29.439mm) on Top Layer And Track (5.611mm,30.836mm)(16.018mm,30.836mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.02mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad JP2-1(12.767mm,26.797mm) on Top Layer And Track (13.506mm,26.924mm)(16.173mm,26.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad JP2-4(9.017mm,26.797mm) on Top Layer And Track (5.611mm,26.924mm)(8.278mm,26.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JP3-1(23.241mm,1.651mm) on Multi-Layer And Text "Q" (22.949mm,1.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad JRST-1(0mm,19.177mm) on Multi-Layer And Text "JRST" (0.689mm,19.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad JTDI-1(0mm,22.525mm) on Multi-Layer And Text "JTDI" (0.718mm,22.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad JTDO-1(0mm,20.851mm) on Multi-Layer And Text "JTDO" (0.659mm,20.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad LED1-1(2.787mm,26.961mm) on Top Layer And Track (2.076mm,26.046mm)(3.448mm,26.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad LED1-1(2.787mm,26.961mm) on Top Layer And Track (2.076mm,26.072mm)(2.076mm,27.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad LED1-1(2.787mm,26.961mm) on Top Layer And Track (3.448mm,26.046mm)(3.499mm,26.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad LED1-1(2.787mm,26.961mm) on Top Layer And Track (3.499mm,26.046mm)(3.499mm,27.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad LED1-1(2.787mm,26.961mm) on Top Layer And Track (3.541mm,27.312mm)(3.541mm,29.912mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad LED1-1(2.787mm,26.961mm) on Top Layer And Track (3.541mm,27.312mm)(4.841mm,27.312mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad LED1-2(2.787mm,28.739mm) on Top Layer And Track (2.076mm,28.282mm)(2.076mm,29.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad LED1-2(2.787mm,28.739mm) on Top Layer And Track (2.127mm,29.653mm)(3.499mm,29.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad LED1-2(2.787mm,28.739mm) on Top Layer And Track (3.499mm,28.282mm)(3.499mm,29.628mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad LED1-2(2.787mm,28.739mm) on Top Layer And Track (3.541mm,27.312mm)(3.541mm,29.912mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad LED2-1(19.939mm,3.295mm) on Top Layer And Track (18.253mm,4.049mm)(20.853mm,4.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad LED2-1(19.939mm,3.295mm) on Top Layer And Track (19.482mm,2.584mm)(20.828mm,2.584mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad LED2-1(19.939mm,3.295mm) on Top Layer And Track (19.482mm,4.007mm)(20.853mm,4.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad LED2-1(19.939mm,3.295mm) on Top Layer And Track (20.853mm,2.584mm)(20.853mm,3.956mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad LED2-1(19.939mm,3.295mm) on Top Layer And Track (20.853mm,3.956mm)(20.853mm,4.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad LED2-2(18.161mm,3.295mm) on Top Layer And Track (17.246mm,2.584mm)(18.618mm,2.584mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad LED2-2(18.161mm,3.295mm) on Top Layer And Track (17.246mm,2.635mm)(17.246mm,4.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad LED2-2(18.161mm,3.295mm) on Top Layer And Track (17.272mm,4.007mm)(18.618mm,4.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad LED2-2(18.161mm,3.295mm) on Top Layer And Track (18.253mm,4.049mm)(18.253mm,5.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad LED2-2(18.161mm,3.295mm) on Top Layer And Track (18.253mm,4.049mm)(20.853mm,4.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad Q1-B(13.589mm,7.366mm) on Top Layer And Track (13.036mm,5.319mm)(13.036mm,6.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad Q1-B(13.589mm,7.366mm) on Top Layer And Track (13.036mm,6.619mm)(15.636mm,6.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad Q1-E(15.494mm,7.366mm) on Top Layer And Track (13.036mm,6.619mm)(15.636mm,6.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad Q1-E(15.494mm,7.366mm) on Top Layer And Track (15.636mm,5.319mm)(15.636mm,6.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad Q1-E(15.494mm,7.366mm) on Top Layer And Track (16.241mm,6.955mm)(16.241mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad Q1-E(15.494mm,7.366mm) on Top Layer And Track (16.241mm,6.955mm)(17.541mm,6.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R10-1(7.493mm,3.332mm) on Top Layer And Track (6.843mm,1.382mm)(6.843mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R10-1(7.493mm,3.332mm) on Top Layer And Track (6.843mm,3.982mm)(8.143mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R10-1(7.493mm,3.332mm) on Top Layer And Track (8.113mm,1.382mm)(8.113mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R10-1(7.493mm,3.332mm) on Top Layer And Track (8.143mm,1.382mm)(8.143mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R10-2(7.493mm,2.032mm) on Top Layer And Track (6.843mm,1.382mm)(6.843mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R10-2(7.493mm,2.032mm) on Top Layer And Track (6.843mm,1.382mm)(8.143mm,1.382mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R10-2(7.493mm,2.032mm) on Top Layer And Track (8.113mm,1.382mm)(8.113mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R10-2(7.493mm,2.032mm) on Top Layer And Track (8.143mm,1.382mm)(8.143mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R1-1(4.826mm,3.332mm) on Top Layer And Track (4.176mm,1.382mm)(4.176mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R1-1(4.826mm,3.332mm) on Top Layer And Track (4.176mm,3.982mm)(5.476mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R1-1(4.826mm,3.332mm) on Top Layer And Track (5.446mm,1.382mm)(5.446mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R1-1(4.826mm,3.332mm) on Top Layer And Track (5.476mm,1.382mm)(5.476mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad R11-1(5.842mm,23.211mm) on Top Layer And Track (3.922mm,22.576mm)(5.222mm,22.576mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R11-1(5.842mm,23.211mm) on Top Layer And Track (5.192mm,22.561mm)(5.192mm,25.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R11-1(5.842mm,23.211mm) on Top Layer And Track (5.192mm,22.561mm)(6.492mm,22.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R11-1(5.842mm,23.211mm) on Top Layer And Track (5.222mm,22.576mm)(5.222mm,23.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R11-1(5.842mm,23.211mm) on Top Layer And Track (6.492mm,22.561mm)(6.492mm,25.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R11-2(5.842mm,24.511mm) on Top Layer And Track (5.192mm,22.561mm)(5.192mm,25.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R11-2(5.842mm,24.511mm) on Top Layer And Track (5.192mm,25.161mm)(6.492mm,25.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R11-2(5.842mm,24.511mm) on Top Layer And Track (5.222mm,24.257mm)(5.222mm,25.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R11-2(5.842mm,24.511mm) on Top Layer And Track (6.492mm,22.561mm)(6.492mm,25.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R1-2(4.826mm,2.032mm) on Top Layer And Track (4.176mm,1.382mm)(4.176mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R1-2(4.826mm,2.032mm) on Top Layer And Track (4.176mm,1.382mm)(5.476mm,1.382mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R1-2(4.826mm,2.032mm) on Top Layer And Track (5.446mm,1.382mm)(5.446mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R1-2(4.826mm,2.032mm) on Top Layer And Track (5.476mm,1.382mm)(5.476mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R12-1(3.302mm,24.526mm) on Top Layer And Track (2.652mm,22.576mm)(2.652mm,25.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R12-1(3.302mm,24.526mm) on Top Layer And Track (2.652mm,25.176mm)(3.952mm,25.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R12-1(3.302mm,24.526mm) on Top Layer And Track (3.922mm,24.257mm)(3.922mm,25.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R12-1(3.302mm,24.526mm) on Top Layer And Track (3.952mm,22.576mm)(3.952mm,25.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R12-2(3.302mm,23.226mm) on Top Layer And Track (2.652mm,22.576mm)(2.652mm,25.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R12-2(3.302mm,23.226mm) on Top Layer And Track (2.652mm,22.576mm)(3.952mm,22.576mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R12-2(3.302mm,23.226mm) on Top Layer And Track (3.922mm,22.576mm)(3.922mm,23.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R12-2(3.302mm,23.226mm) on Top Layer And Track (3.952mm,22.576mm)(3.952mm,25.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R13-1(1.636mm,12.192mm) on Top Layer And Track (0.986mm,11.542mm)(0.986mm,12.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R13-1(1.636mm,12.192mm) on Top Layer And Track (0.986mm,11.542mm)(3.586mm,11.542mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R13-1(1.636mm,12.192mm) on Top Layer And Track (0.986mm,11.572mm)(3.586mm,11.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R13-1(1.636mm,12.192mm) on Top Layer And Track (0.986mm,12.842mm)(3.586mm,12.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R13-2(2.936mm,12.192mm) on Top Layer And Track (0.986mm,11.542mm)(3.586mm,11.542mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R13-2(2.936mm,12.192mm) on Top Layer And Track (0.986mm,11.572mm)(3.586mm,11.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R13-2(2.936mm,12.192mm) on Top Layer And Track (0.986mm,12.842mm)(3.586mm,12.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R13-2(2.936mm,12.192mm) on Top Layer And Track (3.586mm,11.542mm)(3.586mm,12.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R14-1(1.636mm,10.922mm) on Top Layer And Track (0.971mm,10.302mm)(3.571mm,10.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R14-1(1.636mm,10.922mm) on Top Layer And Track (0.986mm,10.272mm)(0.986mm,11.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R14-1(1.636mm,10.922mm) on Top Layer And Track (0.986mm,10.272mm)(3.586mm,10.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R14-1(1.636mm,10.922mm) on Top Layer And Track (0.986mm,11.542mm)(3.586mm,11.542mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R14-1(1.636mm,10.922mm) on Top Layer And Track (0.986mm,11.572mm)(3.586mm,11.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R14-2(2.936mm,10.922mm) on Top Layer And Track (0.971mm,10.302mm)(3.571mm,10.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R14-2(2.936mm,10.922mm) on Top Layer And Track (0.986mm,10.272mm)(3.586mm,10.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R14-2(2.936mm,10.922mm) on Top Layer And Track (0.986mm,11.542mm)(3.586mm,11.542mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R14-2(2.936mm,10.922mm) on Top Layer And Track (0.986mm,11.572mm)(3.586mm,11.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad R14-2(2.936mm,10.922mm) on Top Layer And Track (3.571mm,9.002mm)(3.571mm,10.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R14-2(2.936mm,10.922mm) on Top Layer And Track (3.586mm,10.272mm)(3.586mm,11.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R15-1(1.621mm,9.652mm) on Top Layer And Track (0.971mm,10.302mm)(3.571mm,10.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R15-1(1.621mm,9.652mm) on Top Layer And Track (0.971mm,9.002mm)(0.971mm,10.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R15-1(1.621mm,9.652mm) on Top Layer And Track (0.971mm,9.002mm)(3.571mm,9.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad R15-1(1.621mm,9.652mm) on Top Layer And Track (0.986mm,10.272mm)(0.986mm,11.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R15-1(1.621mm,9.652mm) on Top Layer And Track (0.986mm,10.272mm)(3.586mm,10.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R15-2(2.921mm,9.652mm) on Top Layer And Track (0.971mm,10.302mm)(3.571mm,10.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R15-2(2.921mm,9.652mm) on Top Layer And Track (0.971mm,9.002mm)(3.571mm,9.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R15-2(2.921mm,9.652mm) on Top Layer And Track (0.986mm,10.272mm)(3.586mm,10.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R15-2(2.921mm,9.652mm) on Top Layer And Track (3.571mm,9.002mm)(3.571mm,10.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R16-1(1.636mm,16.764mm) on Top Layer And Track (0.986mm,16.114mm)(0.986mm,17.414mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R16-1(1.636mm,16.764mm) on Top Layer And Track (0.986mm,16.114mm)(3.586mm,16.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R16-1(1.636mm,16.764mm) on Top Layer And Track (0.986mm,17.384mm)(3.586mm,17.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R16-1(1.636mm,16.764mm) on Top Layer And Track (0.986mm,17.414mm)(3.586mm,17.414mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R16-2(2.936mm,16.764mm) on Top Layer And Track (0.986mm,16.114mm)(3.586mm,16.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R16-2(2.936mm,16.764mm) on Top Layer And Track (0.986mm,17.384mm)(3.586mm,17.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R16-2(2.936mm,16.764mm) on Top Layer And Track (0.986mm,17.414mm)(3.586mm,17.414mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R16-2(2.936mm,16.764mm) on Top Layer And Track (3.586mm,16.114mm)(3.586mm,17.414mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R17-1(1.636mm,18.034mm) on Top Layer And Track (0.986mm,17.384mm)(0.986mm,18.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R17-1(1.636mm,18.034mm) on Top Layer And Track (0.986mm,17.384mm)(3.586mm,17.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R17-1(1.636mm,18.034mm) on Top Layer And Track (0.986mm,17.414mm)(3.586mm,17.414mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R17-1(1.636mm,18.034mm) on Top Layer And Track (0.986mm,18.684mm)(3.586mm,18.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R17-2(2.936mm,18.034mm) on Top Layer And Track (0.986mm,17.384mm)(3.586mm,17.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R17-2(2.936mm,18.034mm) on Top Layer And Track (0.986mm,17.414mm)(3.586mm,17.414mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R17-2(2.936mm,18.034mm) on Top Layer And Track (0.986mm,18.684mm)(3.586mm,18.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R17-2(2.936mm,18.034mm) on Top Layer And Track (3.586mm,17.384mm)(3.586mm,18.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R18-1(19.431mm,7.605mm) on Top Layer And Track (18.781mm,6.955mm)(18.781mm,9.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R18-1(19.431mm,7.605mm) on Top Layer And Track (18.781mm,6.955mm)(20.081mm,6.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R18-1(19.431mm,7.605mm) on Top Layer And Track (18.811mm,6.955mm)(18.811mm,9.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R18-1(19.431mm,7.605mm) on Top Layer And Track (20.081mm,6.955mm)(20.081mm,9.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R18-2(19.431mm,8.905mm) on Top Layer And Track (18.781mm,6.955mm)(18.781mm,9.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R18-2(19.431mm,8.905mm) on Top Layer And Track (18.781mm,9.555mm)(20.081mm,9.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R18-2(19.431mm,8.905mm) on Top Layer And Track (18.811mm,6.955mm)(18.811mm,9.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R18-2(19.431mm,8.905mm) on Top Layer And Track (20.081mm,6.955mm)(20.081mm,9.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R19-1(10.033mm,3.332mm) on Top Layer And Track (10.683mm,1.382mm)(10.683mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R19-1(10.033mm,3.332mm) on Top Layer And Track (9.383mm,1.382mm)(9.383mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R19-1(10.033mm,3.332mm) on Top Layer And Track (9.383mm,3.982mm)(10.683mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R19-1(10.033mm,3.332mm) on Top Layer And Track (9.413mm,1.382mm)(9.413mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R19-2(10.033mm,2.032mm) on Top Layer And Track (10.683mm,1.382mm)(10.683mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R19-2(10.033mm,2.032mm) on Top Layer And Track (9.383mm,1.382mm)(10.683mm,1.382mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R19-2(10.033mm,2.032mm) on Top Layer And Track (9.383mm,1.382mm)(9.383mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R19-2(10.033mm,2.032mm) on Top Layer And Track (9.413mm,1.382mm)(9.413mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R20-1(13.686mm,5.969mm) on Top Layer And Track (13.036mm,5.319mm)(13.036mm,6.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R20-1(13.686mm,5.969mm) on Top Layer And Track (13.036mm,5.319mm)(15.636mm,5.319mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R20-1(13.686mm,5.969mm) on Top Layer And Track (13.036mm,6.619mm)(15.636mm,6.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R20-2(14.986mm,5.969mm) on Top Layer And Track (13.036mm,5.319mm)(15.636mm,5.319mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R20-2(14.986mm,5.969mm) on Top Layer And Track (13.036mm,6.619mm)(15.636mm,6.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R20-2(14.986mm,5.969mm) on Top Layer And Track (15.636mm,5.319mm)(15.636mm,6.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R2-1(6.096mm,3.332mm) on Top Layer And Track (5.446mm,1.382mm)(5.446mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R2-1(6.096mm,3.332mm) on Top Layer And Track (5.446mm,3.982mm)(6.746mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R2-1(6.096mm,3.332mm) on Top Layer And Track (5.476mm,1.382mm)(5.476mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R2-1(6.096mm,3.332mm) on Top Layer And Track (6.746mm,1.382mm)(6.746mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R21-1(18.161mm,8.905mm) on Top Layer And Track (17.511mm,6.955mm)(17.511mm,9.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R21-1(18.161mm,8.905mm) on Top Layer And Track (17.511mm,9.555mm)(18.811mm,9.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R21-1(18.161mm,8.905mm) on Top Layer And Track (17.541mm,8.636mm)(17.541mm,9.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R21-1(18.161mm,8.905mm) on Top Layer And Track (18.781mm,6.955mm)(18.781mm,9.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R21-1(18.161mm,8.905mm) on Top Layer And Track (18.811mm,6.955mm)(18.811mm,9.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R21-2(18.161mm,7.605mm) on Top Layer And Track (17.511mm,6.955mm)(17.511mm,9.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R21-2(18.161mm,7.605mm) on Top Layer And Track (17.511mm,6.955mm)(18.811mm,6.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R21-2(18.161mm,7.605mm) on Top Layer And Track (17.541mm,6.955mm)(17.541mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R21-2(18.161mm,7.605mm) on Top Layer And Track (18.781mm,6.955mm)(18.781mm,9.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R21-2(18.161mm,7.605mm) on Top Layer And Track (18.811mm,6.955mm)(18.811mm,9.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R2-2(6.096mm,2.032mm) on Top Layer And Track (5.446mm,1.382mm)(5.446mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R2-2(6.096mm,2.032mm) on Top Layer And Track (5.446mm,1.382mm)(6.746mm,1.382mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R2-2(6.096mm,2.032mm) on Top Layer And Track (5.476mm,1.382mm)(5.476mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R2-2(6.096mm,2.032mm) on Top Layer And Track (6.746mm,1.382mm)(6.746mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R3-1(16.749mm,13.081mm) on Top Layer And Track (16.099mm,12.431mm)(16.099mm,13.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R3-1(16.749mm,13.081mm) on Top Layer And Track (16.099mm,12.431mm)(18.699mm,12.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R3-1(16.749mm,13.081mm) on Top Layer And Track (16.099mm,13.731mm)(18.699mm,13.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R3-2(18.049mm,13.081mm) on Top Layer And Track (16.099mm,12.431mm)(18.699mm,12.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R3-2(18.049mm,13.081mm) on Top Layer And Track (16.099mm,13.731mm)(18.699mm,13.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R3-2(18.049mm,13.081mm) on Top Layer And Track (18.699mm,12.431mm)(18.699mm,13.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R4-1(4.191mm,27.962mm) on Top Layer And Track (3.499mm,26.046mm)(3.499mm,27.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R4-1(4.191mm,27.962mm) on Top Layer And Track (3.499mm,28.282mm)(3.499mm,29.628mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R4-1(4.191mm,27.962mm) on Top Layer And Track (3.541mm,27.312mm)(3.541mm,29.912mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R4-1(4.191mm,27.962mm) on Top Layer And Track (3.541mm,27.312mm)(4.841mm,27.312mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R4-1(4.191mm,27.962mm) on Top Layer And Track (4.841mm,27.312mm)(4.841mm,29.912mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R4-2(4.191mm,29.262mm) on Top Layer And Track (2.127mm,29.653mm)(3.499mm,29.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R4-2(4.191mm,29.262mm) on Top Layer And Track (3.499mm,28.282mm)(3.499mm,29.628mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R4-2(4.191mm,29.262mm) on Top Layer And Track (3.499mm,29.653mm)(3.499mm,29.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R4-2(4.191mm,29.262mm) on Top Layer And Track (3.541mm,27.312mm)(3.541mm,29.912mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R4-2(4.191mm,29.262mm) on Top Layer And Track (3.541mm,29.912mm)(4.841mm,29.912mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R4-2(4.191mm,29.262mm) on Top Layer And Track (4.841mm,27.312mm)(4.841mm,29.912mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R5-1(20.203mm,4.699mm) on Top Layer And Track (18.253mm,4.049mm)(20.853mm,4.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R5-1(20.203mm,4.699mm) on Top Layer And Track (18.253mm,5.349mm)(20.853mm,5.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R5-1(20.203mm,4.699mm) on Top Layer And Track (19.482mm,4.007mm)(20.853mm,4.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R5-1(20.203mm,4.699mm) on Top Layer And Track (20.853mm,4.049mm)(20.853mm,5.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R5-2(18.903mm,4.699mm) on Top Layer And Track (17.272mm,4.007mm)(18.618mm,4.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R5-2(18.903mm,4.699mm) on Top Layer And Track (18.253mm,4.049mm)(18.253mm,5.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R5-2(18.903mm,4.699mm) on Top Layer And Track (18.253mm,4.049mm)(20.853mm,4.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R5-2(18.903mm,4.699mm) on Top Layer And Track (18.253mm,5.349mm)(20.853mm,5.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R6-1(16.734mm,11.684mm) on Top Layer And Track (16.084mm,11.034mm)(16.084mm,12.334mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R6-1(16.734mm,11.684mm) on Top Layer And Track (16.084mm,11.034mm)(18.684mm,11.034mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R6-1(16.734mm,11.684mm) on Top Layer And Track (16.084mm,12.334mm)(18.684mm,12.334mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R6-2(18.034mm,11.684mm) on Top Layer And Track (16.084mm,11.034mm)(18.684mm,11.034mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R6-2(18.034mm,11.684mm) on Top Layer And Track (16.084mm,12.334mm)(18.684mm,12.334mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R6-2(18.034mm,11.684mm) on Top Layer And Track (18.684mm,11.034mm)(18.684mm,12.334mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R7-1(18.049mm,19.05mm) on Top Layer And Track (16.099mm,18.43mm)(18.699mm,18.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R7-1(18.049mm,19.05mm) on Top Layer And Track (16.099mm,18.4mm)(18.699mm,18.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R7-1(18.049mm,19.05mm) on Top Layer And Track (16.099mm,19.7mm)(18.699mm,19.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R7-1(18.049mm,19.05mm) on Top Layer And Track (18.699mm,18.4mm)(18.699mm,19.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R7-2(16.749mm,19.05mm) on Top Layer And Track (16.099mm,18.43mm)(18.699mm,18.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R7-2(16.749mm,19.05mm) on Top Layer And Track (16.099mm,18.4mm)(16.099mm,19.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R7-2(16.749mm,19.05mm) on Top Layer And Track (16.099mm,18.4mm)(18.699mm,18.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R7-2(16.749mm,19.05mm) on Top Layer And Track (16.099mm,19.7mm)(18.699mm,19.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R8-1(18.049mm,17.78mm) on Top Layer And Track (16.099mm,17.13mm)(18.699mm,17.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R8-1(18.049mm,17.78mm) on Top Layer And Track (16.099mm,18.43mm)(18.699mm,18.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R8-1(18.049mm,17.78mm) on Top Layer And Track (16.099mm,18.4mm)(18.699mm,18.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R8-1(18.049mm,17.78mm) on Top Layer And Track (18.699mm,17.13mm)(18.699mm,18.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R8-2(16.749mm,17.78mm) on Top Layer And Track (16.099mm,17.13mm)(16.099mm,18.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R8-2(16.749mm,17.78mm) on Top Layer And Track (16.099mm,17.13mm)(18.699mm,17.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R8-2(16.749mm,17.78mm) on Top Layer And Track (16.099mm,18.43mm)(18.699mm,18.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R8-2(16.749mm,17.78mm) on Top Layer And Track (16.099mm,18.4mm)(18.699mm,18.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R9-1(8.763mm,3.332mm) on Top Layer And Track (8.113mm,1.382mm)(8.113mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R9-1(8.763mm,3.332mm) on Top Layer And Track (8.113mm,3.982mm)(9.413mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R9-1(8.763mm,3.332mm) on Top Layer And Track (8.143mm,1.382mm)(8.143mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R9-1(8.763mm,3.332mm) on Top Layer And Track (9.383mm,1.382mm)(9.383mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R9-1(8.763mm,3.332mm) on Top Layer And Track (9.413mm,1.382mm)(9.413mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R9-2(8.763mm,2.032mm) on Top Layer And Track (8.113mm,1.382mm)(8.113mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R9-2(8.763mm,2.032mm) on Top Layer And Track (8.113mm,1.382mm)(9.413mm,1.382mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R9-2(8.763mm,2.032mm) on Top Layer And Track (8.143mm,1.382mm)(8.143mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R9-2(8.763mm,2.032mm) on Top Layer And Track (9.383mm,1.382mm)(9.383mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R9-2(8.763mm,2.032mm) on Top Layer And Track (9.413mm,1.382mm)(9.413mm,3.982mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad RM-1(9.413mm,10.033mm) on Top Layer And Track (10.063mm,9.383mm)(10.063mm,10.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad RM-1(9.413mm,10.033mm) on Top Layer And Track (7.463mm,10.683mm)(10.063mm,10.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad RM-1(9.413mm,10.033mm) on Top Layer And Track (7.463mm,9.383mm)(10.063mm,9.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad RM-2(8.113mm,10.033mm) on Top Layer And Track (7.463mm,10.683mm)(10.063mm,10.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad RM-2(8.113mm,10.033mm) on Top Layer And Track (7.463mm,9.383mm)(10.063mm,9.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad RM-2(8.113mm,10.033mm) on Top Layer And Track (7.463mm,9.383mm)(7.463mm,10.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad U1-25(12.402mm,21.982mm) on Top Layer And Track (12.446mm,14.986mm)(12.446mm,20.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad U1-25(12.402mm,21.982mm) on Top Layer And Track (6.858mm,20.574mm)(12.446mm,20.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad U1-26(11.902mm,21.982mm) on Top Layer And Track (6.858mm,20.574mm)(12.446mm,20.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad U1-27(11.402mm,21.982mm) on Top Layer And Track (6.858mm,20.574mm)(12.446mm,20.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad U1-28(10.902mm,21.982mm) on Top Layer And Track (6.858mm,20.574mm)(12.446mm,20.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad U1-29(10.402mm,21.982mm) on Top Layer And Track (6.858mm,20.574mm)(12.446mm,20.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad U1-30(9.902mm,21.982mm) on Top Layer And Track (6.858mm,20.574mm)(12.446mm,20.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad U1-31(9.402mm,21.982mm) on Top Layer And Track (6.858mm,20.574mm)(12.446mm,20.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad U1-32(8.902mm,21.982mm) on Top Layer And Track (6.858mm,20.574mm)(12.446mm,20.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad U1-33(8.402mm,21.982mm) on Top Layer And Track (6.858mm,20.574mm)(12.446mm,20.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad U1-34(7.902mm,21.982mm) on Top Layer And Track (6.858mm,20.574mm)(12.446mm,20.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad U1-35(7.402mm,21.982mm) on Top Layer And Track (6.858mm,20.574mm)(12.446mm,20.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad U1-36(6.902mm,21.982mm) on Top Layer And Track (5.192mm,22.561mm)(6.492mm,22.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad U1-36(6.902mm,21.982mm) on Top Layer And Track (6.492mm,22.561mm)(6.492mm,25.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad U1-36(6.902mm,21.982mm) on Top Layer And Track (6.858mm,14.986mm)(6.858mm,20.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad U1-36(6.902mm,21.982mm) on Top Layer And Track (6.858mm,20.574mm)(12.446mm,20.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad U1-41(5.425mm,18.53mm) on Top Layer And Text "R17" (3.693mm,18.616mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U1-42(5.425mm,18.03mm) on Top Layer And Text "R17" (3.693mm,18.616mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad U1-43(5.425mm,17.53mm) on Top Layer And Text "R17" (3.693mm,18.616mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad U1-44(5.425mm,17.03mm) on Top Layer And Text "R16" (3.697mm,17.219mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad U1-45(5.425mm,16.53mm) on Top Layer And Text "R16" (3.697mm,17.219mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad U1-46(5.425mm,16.03mm) on Top Layer And Text "R16" (3.697mm,17.219mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U1-48(5.425mm,15.03mm) on Top Layer And Text "C5" (3.694mm,15.263mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad V1-1(17.804mm,24.464mm) on Top Layer And Track (17.242mm,22.21mm)(17.242mm,23.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad V1-1(17.804mm,24.464mm) on Top Layer And Track (17.242mm,23.51mm)(18.161mm,23.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad V1-2(19.304mm,24.79mm) on Top Layer And Track (18.923mm,23.51mm)(19.842mm,23.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad V1-2(19.304mm,24.79mm) on Top Layer And Track (19.842mm,22.21mm)(19.842mm,23.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad V1-2(19.304mm,27.432mm) on Top Layer And Track (16.764mm,27.94mm)(18.034mm,27.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad V1-2(19.304mm,27.432mm) on Top Layer And Track (18.796mm,29.322mm)(19.715mm,29.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad V1-2(19.304mm,27.432mm) on Top Layer And Track (19.715mm,29.322mm)(19.715mm,30.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad V1-2(19.304mm,27.432mm) on Top Layer And Track (20.574mm,27.94mm)(21.844mm,27.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad V1-3(20.804mm,24.464mm) on Top Layer And Text "CLK" (21.836mm,23.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad X1-1(6.228mm,5.962mm) on Top Layer And Track (5.08mm,5.08mm)(5.08mm,6.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad X1-1(6.228mm,5.962mm) on Top Layer And Track (5.08mm,5.08mm)(6.223mm,5.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad X1-1(6.228mm,5.962mm) on Top Layer And Track (5.588mm,6.858mm)(5.588mm,7.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad X1-1(6.228mm,5.962mm) on Top Layer And Track (6.223mm,6.858mm)(6.223mm,7.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad X1-1(6.228mm,5.962mm) on Top Layer And Track (7.366mm,5.461mm)(8.89mm,5.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad X1-2(10.028mm,5.962mm) on Top Layer And Track (10.668mm,6.858mm)(10.668mm,7.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad X1-2(10.028mm,5.962mm) on Top Layer And Track (11.161mm,5.304mm)(11.161mm,6.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad X1-2(10.028mm,5.962mm) on Top Layer And Track (11.161mm,5.304mm)(12.461mm,5.304mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad X1-2(10.028mm,5.962mm) on Top Layer And Track (7.366mm,5.461mm)(8.89mm,5.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-3(10.028mm,8.384mm) on Top Layer And Track (10.063mm,9.383mm)(10.063mm,10.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad X1-3(10.028mm,8.384mm) on Top Layer And Track (10.668mm,6.858mm)(10.668mm,7.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad X1-3(10.028mm,8.384mm) on Top Layer And Track (11.161mm,6.985mm)(11.161mm,7.904mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad X1-3(10.028mm,8.384mm) on Top Layer And Track (11.161mm,7.904mm)(12.461mm,7.904mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad X1-3(10.028mm,8.384mm) on Top Layer And Track (7.366mm,8.763mm)(8.89mm,8.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad X1-3(10.028mm,8.384mm) on Top Layer And Track (7.463mm,9.383mm)(10.063mm,9.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad X1-4(6.228mm,8.384mm) on Top Layer And Text "X1" (5.49mm,9.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad X1-4(6.228mm,8.384mm) on Top Layer And Track (5.588mm,6.858mm)(5.588mm,7.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad X1-4(6.228mm,8.384mm) on Top Layer And Track (7.366mm,8.763mm)(8.89mm,8.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
Rule Violations :408

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.027mm < 0.254mm) Between Text "+5V" (21.836mm,29.083mm) on Top Overlay And Track (21.971mm,0.381mm)(21.971mm,30.861mm) on Top Overlay Silk Text to Silk Clearance [0.027mm]
   Violation between Silk To Silk Clearance Constraint: (0.027mm < 0.254mm) Between Text "ADC1_N" (21.709mm,18.288mm) on Top Overlay And Track (21.971mm,0.381mm)(21.971mm,30.861mm) on Top Overlay Silk Text to Silk Clearance [0.027mm]
   Violation between Silk To Silk Clearance Constraint: (0.027mm < 0.254mm) Between Text "ADC1_P" (21.709mm,15.367mm) on Top Overlay And Track (21.971mm,0.381mm)(21.971mm,30.861mm) on Top Overlay Silk Text to Silk Clearance [0.027mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (17.134mm,21.108mm) on Top Overlay And Track (17.242mm,20.94mm)(17.242mm,22.24mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.181mm < 0.254mm) Between Text "C1" (17.134mm,21.108mm) on Top Overlay And Track (17.242mm,20.94mm)(18.161mm,20.94mm) on Top Overlay Silk Text to Silk Clearance [0.181mm]
   Violation between Silk To Silk Clearance Constraint: (0.144mm < 0.254mm) Between Text "C10" (16.3mm,9.663mm) on Top Overlay And Text "R21" (17.626mm,9.662mm) on Top Overlay Silk Text to Silk Clearance [0.144mm]
   Violation between Silk To Silk Clearance Constraint: (0.101mm < 0.254mm) Between Text "C10" (16.3mm,9.663mm) on Top Overlay And Track (16.241mm,8.636mm)(16.241mm,9.555mm) on Top Overlay Silk Text to Silk Clearance [0.101mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C10" (16.3mm,9.663mm) on Top Overlay And Track (16.241mm,9.555mm)(17.541mm,9.555mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.06mm < 0.254mm) Between Text "C10" (16.3mm,9.663mm) on Top Overlay And Track (17.511mm,6.955mm)(17.511mm,9.555mm) on Top Overlay Silk Text to Silk Clearance [0.06mm]
   Violation between Silk To Silk Clearance Constraint: (0.06mm < 0.254mm) Between Text "C10" (16.3mm,9.663mm) on Top Overlay And Track (17.511mm,9.555mm)(18.811mm,9.555mm) on Top Overlay Silk Text to Silk Clearance [0.06mm]
   Violation between Silk To Silk Clearance Constraint: (0.08mm < 0.254mm) Between Text "C10" (16.3mm,9.663mm) on Top Overlay And Track (17.541mm,8.636mm)(17.541mm,9.555mm) on Top Overlay Silk Text to Silk Clearance [0.08mm]
   Violation between Silk To Silk Clearance Constraint: (0.223mm < 0.254mm) Between Text "C2" (17.134mm,22.46mm) on Top Overlay And Track (17.242mm,20.94mm)(17.242mm,22.24mm) on Top Overlay Silk Text to Silk Clearance [0.223mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2" (17.134mm,22.46mm) on Top Overlay And Track (17.242mm,22.21mm)(17.242mm,23.51mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.248mm < 0.254mm) Between Text "C2" (17.134mm,22.46mm) on Top Overlay And Track (17.242mm,22.21mm)(18.161mm,22.21mm) on Top Overlay Silk Text to Silk Clearance [0.248mm]
   Violation between Silk To Silk Clearance Constraint: (0.223mm < 0.254mm) Between Text "C2" (17.134mm,22.46mm) on Top Overlay And Track (17.242mm,22.24mm)(18.161mm,22.24mm) on Top Overlay Silk Text to Silk Clearance [0.223mm]
   Violation between Silk To Silk Clearance Constraint: (0.17mm < 0.254mm) Between Text "C2" (17.134mm,22.46mm) on Top Overlay And Track (17.242mm,23.51mm)(18.161mm,23.51mm) on Top Overlay Silk Text to Silk Clearance [0.17mm]
   Violation between Silk To Silk Clearance Constraint: (0.166mm < 0.254mm) Between Text "C3" (19.918mm,29.348mm) on Top Overlay And Track (18.796mm,29.322mm)(19.715mm,29.322mm) on Top Overlay Silk Text to Silk Clearance [0.166mm]
   Violation between Silk To Silk Clearance Constraint: (0.101mm < 0.254mm) Between Text "C3" (19.918mm,29.348mm) on Top Overlay And Track (19.715mm,29.322mm)(19.715mm,30.622mm) on Top Overlay Silk Text to Silk Clearance [0.101mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "C4" (3.694mm,13.99mm) on Top Overlay And Track (2.652mm,12.939mm)(3.571mm,12.939mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.231mm < 0.254mm) Between Text "C4" (3.694mm,13.99mm) on Top Overlay And Track (2.652mm,14.209mm)(3.571mm,14.209mm) on Top Overlay Silk Text to Silk Clearance [0.231mm]
   Violation between Silk To Silk Clearance Constraint: (0.013mm < 0.254mm) Between Text "C4" (3.694mm,13.99mm) on Top Overlay And Track (3.571mm,12.939mm)(3.571mm,14.239mm) on Top Overlay Silk Text to Silk Clearance [0.013mm]
   Violation between Silk To Silk Clearance Constraint: (0.231mm < 0.254mm) Between Text "C4" (3.694mm,13.99mm) on Top Overlay And Track (3.571mm,14.209mm)(3.571mm,15.509mm) on Top Overlay Silk Text to Silk Clearance [0.231mm]
   Violation between Silk To Silk Clearance Constraint: (0.23mm < 0.254mm) Between Text "C5" (3.694mm,15.263mm) on Top Overlay And Track (2.652mm,14.209mm)(3.571mm,14.209mm) on Top Overlay Silk Text to Silk Clearance [0.23mm]
   Violation between Silk To Silk Clearance Constraint: (0.206mm < 0.254mm) Between Text "C5" (3.694mm,15.263mm) on Top Overlay And Track (2.652mm,14.239mm)(3.571mm,14.239mm) on Top Overlay Silk Text to Silk Clearance [0.206mm]
   Violation between Silk To Silk Clearance Constraint: (0.253mm < 0.254mm) Between Text "C5" (3.694mm,15.263mm) on Top Overlay And Track (2.652mm,15.509mm)(3.571mm,15.509mm) on Top Overlay Silk Text to Silk Clearance [0.253mm]
   Violation between Silk To Silk Clearance Constraint: (0.206mm < 0.254mm) Between Text "C5" (3.694mm,15.263mm) on Top Overlay And Track (3.571mm,12.939mm)(3.571mm,14.239mm) on Top Overlay Silk Text to Silk Clearance [0.206mm]
   Violation between Silk To Silk Clearance Constraint: (0.013mm < 0.254mm) Between Text "C5" (3.694mm,15.263mm) on Top Overlay And Track (3.571mm,14.209mm)(3.571mm,15.509mm) on Top Overlay Silk Text to Silk Clearance [0.013mm]
   Violation between Silk To Silk Clearance Constraint: (0.116mm < 0.254mm) Between Text "C6" (13.314mm,21.093mm) on Top Overlay And Track (14.336mm,21.052mm)(14.336mm,21.971mm) on Top Overlay Silk Text to Silk Clearance [0.116mm]
   Violation between Silk To Silk Clearance Constraint: (0.161mm < 0.254mm) Between Text "C6" (13.314mm,21.093mm) on Top Overlay And Track (14.336mm,21.052mm)(15.636mm,21.052mm) on Top Overlay Silk Text to Silk Clearance [0.161mm]
   Violation between Silk To Silk Clearance Constraint: (0.125mm < 0.254mm) Between Text "C7" (4.17mm,21.855mm) on Top Overlay And Track (3.922mm,22.576mm)(5.222mm,22.576mm) on Top Overlay Silk Text to Silk Clearance [0.125mm]
   Violation between Silk To Silk Clearance Constraint: (0.212mm < 0.254mm) Between Text "C7" (4.17mm,21.855mm) on Top Overlay And Track (5.192mm,22.561mm)(5.192mm,25.161mm) on Top Overlay Silk Text to Silk Clearance [0.212mm]
   Violation between Silk To Silk Clearance Constraint: (0.212mm < 0.254mm) Between Text "C7" (4.17mm,21.855mm) on Top Overlay And Track (5.192mm,22.561mm)(6.492mm,22.561mm) on Top Overlay Silk Text to Silk Clearance [0.212mm]
   Violation between Silk To Silk Clearance Constraint: (0.244mm < 0.254mm) Between Text "C7" (4.17mm,21.855mm) on Top Overlay And Track (5.222mm,22.576mm)(5.222mm,23.495mm) on Top Overlay Silk Text to Silk Clearance [0.244mm]
   Violation between Silk To Silk Clearance Constraint: (0.251mm < 0.254mm) Between Text "C8" (3.788mm,8.012mm) on Top Overlay And Track (3.541mm,7.65mm)(4.841mm,7.65mm) on Top Overlay Silk Text to Silk Clearance [0.251mm]
   Violation between Silk To Silk Clearance Constraint: (0.125mm < 0.254mm) Between Text "C9" (11.408mm,8.139mm) on Top Overlay And Track (11.161mm,7.904mm)(12.461mm,7.904mm) on Top Overlay Silk Text to Silk Clearance [0.125mm]
   Violation between Silk To Silk Clearance Constraint: (0.027mm < 0.254mm) Between Text "CLK" (21.836mm,23.749mm) on Top Overlay And Track (21.971mm,0.381mm)(21.971mm,30.861mm) on Top Overlay Silk Text to Silk Clearance [0.027mm]
   Violation between Silk To Silk Clearance Constraint: (0.027mm < 0.254mm) Between Text "CTRL" (21.836mm,8.509mm) on Top Overlay And Track (21.971mm,0.381mm)(21.971mm,30.861mm) on Top Overlay Silk Text to Silk Clearance [0.027mm]
   Violation between Silk To Silk Clearance Constraint: (0.027mm < 0.254mm) Between Text "DIO" (21.709mm,26.416mm) on Top Overlay And Track (21.844mm,26.67mm)(21.844mm,27.94mm) on Top Overlay Silk Text to Silk Clearance [0.027mm]
   Violation between Silk To Silk Clearance Constraint: (0.154mm < 0.254mm) Between Text "DIO" (21.709mm,26.416mm) on Top Overlay And Track (21.971mm,0.381mm)(21.971mm,30.861mm) on Top Overlay Silk Text to Silk Clearance [0.154mm]
   Violation between Silk To Silk Clearance Constraint: (0.027mm < 0.254mm) Between Text "GND" (21.836mm,21.336mm) on Top Overlay And Track (21.971mm,0.381mm)(21.971mm,30.861mm) on Top Overlay Silk Text to Silk Clearance [0.027mm]
   Violation between Silk To Silk Clearance Constraint: (0.163mm < 0.254mm) Between Text "JP1" (0.12mm,0.014mm) on Top Overlay And Track (0.127mm,0.674mm)(0.127mm,7.652mm) on Top Overlay Silk Text to Silk Clearance [0.163mm]
   Violation between Silk To Silk Clearance Constraint: (0.071mm < 0.254mm) Between Text "JP1" (0.12mm,0.014mm) on Top Overlay And Track (0.127mm,0.674mm)(3.556mm,0.674mm) on Top Overlay Silk Text to Silk Clearance [0.071mm]
   Violation between Silk To Silk Clearance Constraint: (0.101mm < 0.254mm) Between Text "JP3" (20.646mm,0.268mm) on Top Overlay And Track (21.971mm,0.381mm)(21.971mm,30.861mm) on Top Overlay Silk Text to Silk Clearance [0.101mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.254mm) Between Text "JP3" (20.646mm,0.268mm) on Top Overlay And Track (21.971mm,0.381mm)(24.511mm,0.381mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.033mm < 0.254mm) Between Text "JP4" (19.573mm,1.196mm) on Top Overlay And Track (19.431mm,-1.27mm)(19.431mm,1.27mm) on Top Overlay Silk Text to Silk Clearance [0.033mm]
   Violation between Silk To Silk Clearance Constraint: (0.099mm < 0.254mm) Between Text "JP4" (19.573mm,1.196mm) on Top Overlay And Track (9.271mm,1.27mm)(19.431mm,1.27mm) on Top Overlay Silk Text to Silk Clearance [0.099mm]
   Violation between Silk To Silk Clearance Constraint: (0.027mm < 0.254mm) Between Text "KEY" (21.844mm,6.096mm) on Top Overlay And Track (21.971mm,0.381mm)(21.971mm,30.861mm) on Top Overlay Silk Text to Silk Clearance [0.027mm]
   Violation between Silk To Silk Clearance Constraint: (0.027mm < 0.254mm) Between Text "LED" (21.844mm,3.556mm) on Top Overlay And Track (21.971mm,0.381mm)(21.971mm,30.861mm) on Top Overlay Silk Text to Silk Clearance [0.027mm]
   Violation between Silk To Silk Clearance Constraint: (0.242mm < 0.254mm) Between Text "LED1" (2.031mm,30.145mm) on Top Overlay And Text "R4" (3.799mm,30.146mm) on Top Overlay Silk Text to Silk Clearance [0.242mm]
   Violation between Silk To Silk Clearance Constraint: (0.136mm < 0.254mm) Between Text "LED1" (2.031mm,30.145mm) on Top Overlay And Track (2.076mm,29.653mm)(2.076mm,29.907mm) on Top Overlay Silk Text to Silk Clearance [0.136mm]
   Violation between Silk To Silk Clearance Constraint: (0.136mm < 0.254mm) Between Text "LED1" (2.031mm,30.145mm) on Top Overlay And Track (2.076mm,29.907mm)(3.499mm,29.907mm) on Top Overlay Silk Text to Silk Clearance [0.136mm]
   Violation between Silk To Silk Clearance Constraint: (0.136mm < 0.254mm) Between Text "LED1" (2.031mm,30.145mm) on Top Overlay And Track (3.499mm,29.653mm)(3.499mm,29.907mm) on Top Overlay Silk Text to Silk Clearance [0.136mm]
   Violation between Silk To Silk Clearance Constraint: (0.132mm < 0.254mm) Between Text "LED1" (2.031mm,30.145mm) on Top Overlay And Track (3.541mm,27.312mm)(3.541mm,29.912mm) on Top Overlay Silk Text to Silk Clearance [0.132mm]
   Violation between Silk To Silk Clearance Constraint: (0.132mm < 0.254mm) Between Text "LED1" (2.031mm,30.145mm) on Top Overlay And Track (3.541mm,29.912mm)(4.841mm,29.912mm) on Top Overlay Silk Text to Silk Clearance [0.132mm]
   Violation between Silk To Silk Clearance Constraint: (0.079mm < 0.254mm) Between Text "LED2" (19.131mm,1.915mm) on Top Overlay And Track (19.482mm,2.584mm)(20.828mm,2.584mm) on Top Overlay Silk Text to Silk Clearance [0.079mm]
   Violation between Silk To Silk Clearance Constraint: (0.148mm < 0.254mm) Between Text "LED2" (19.131mm,1.915mm) on Top Overlay And Track (20.828mm,2.584mm)(20.853mm,2.584mm) on Top Overlay Silk Text to Silk Clearance [0.148mm]
   Violation between Silk To Silk Clearance Constraint: (0.163mm < 0.254mm) Between Text "LED2" (19.131mm,1.915mm) on Top Overlay And Track (20.853mm,2.584mm)(20.853mm,3.956mm) on Top Overlay Silk Text to Silk Clearance [0.163mm]
   Violation between Silk To Silk Clearance Constraint: (0.159mm < 0.254mm) Between Text "OurEDA-ROV" (11.049mm,1.539mm) on Top Overlay And Track (16.992mm,2.584mm)(16.992mm,4.007mm) on Top Overlay Silk Text to Silk Clearance [0.159mm]
   Violation between Silk To Silk Clearance Constraint: (0.058mm < 0.254mm) Between Text "OurEDA-ROV" (11.049mm,1.539mm) on Top Overlay And Track (16.992mm,2.584mm)(17.246mm,2.584mm) on Top Overlay Silk Text to Silk Clearance [0.058mm]
   Violation between Silk To Silk Clearance Constraint: (0.044mm < 0.254mm) Between Text "OurEDA-ROV" (11.049mm,1.539mm) on Top Overlay And Track (17.246mm,2.584mm)(18.618mm,2.584mm) on Top Overlay Silk Text to Silk Clearance [0.044mm]
   Violation between Silk To Silk Clearance Constraint: (0.108mm < 0.254mm) Between Text "OurEDA-ROV" (11.049mm,1.539mm) on Top Overlay And Track (17.246mm,2.635mm)(17.246mm,4.007mm) on Top Overlay Silk Text to Silk Clearance [0.108mm]
   Violation between Silk To Silk Clearance Constraint: (0.154mm < 0.254mm) Between Text "OurEDA-ROV" (11.049mm,1.539mm) on Top Overlay And Track (9.271mm,1.27mm)(19.431mm,1.27mm) on Top Overlay Silk Text to Silk Clearance [0.154mm]
   Violation between Silk To Silk Clearance Constraint: (0.027mm < 0.254mm) Between Text "Q" (21.806mm,1.397mm) on Top Overlay And Track (21.971mm,0.381mm)(21.971mm,30.861mm) on Top Overlay Silk Text to Silk Clearance [0.027mm]
   Violation between Silk To Silk Clearance Constraint: (0.216mm < 0.254mm) Between Text "Q1" (12.959mm,9.931mm) on Top Overlay And Track (13.081mm,9.525mm)(13.589mm,9.525mm) on Top Overlay Silk Text to Silk Clearance [0.216mm]
   Violation between Silk To Silk Clearance Constraint: (0.147mm < 0.254mm) Between Text "R1" (4.481mm,0.645mm) on Top Overlay And Track (4.176mm,1.382mm)(5.476mm,1.382mm) on Top Overlay Silk Text to Silk Clearance [0.147mm]
   Violation between Silk To Silk Clearance Constraint: (0.176mm < 0.254mm) Between Text "R10" (6.912mm,4.205mm) on Top Overlay And Track (5.446mm,3.982mm)(6.746mm,3.982mm) on Top Overlay Silk Text to Silk Clearance [0.176mm]
   Violation between Silk To Silk Clearance Constraint: (0.176mm < 0.254mm) Between Text "R10" (6.912mm,4.205mm) on Top Overlay And Track (6.746mm,1.382mm)(6.746mm,3.982mm) on Top Overlay Silk Text to Silk Clearance [0.176mm]
   Violation between Silk To Silk Clearance Constraint: (0.132mm < 0.254mm) Between Text "R10" (6.912mm,4.205mm) on Top Overlay And Track (6.843mm,1.382mm)(6.843mm,3.982mm) on Top Overlay Silk Text to Silk Clearance [0.132mm]
   Violation between Silk To Silk Clearance Constraint: (0.113mm < 0.254mm) Between Text "R10" (6.912mm,4.205mm) on Top Overlay And Track (6.843mm,3.982mm)(8.143mm,3.982mm) on Top Overlay Silk Text to Silk Clearance [0.113mm]
   Violation between Silk To Silk Clearance Constraint: (0.162mm < 0.254mm) Between Text "R10" (6.912mm,4.205mm) on Top Overlay And Track (8.113mm,1.382mm)(8.113mm,3.982mm) on Top Overlay Silk Text to Silk Clearance [0.162mm]
   Violation between Silk To Silk Clearance Constraint: (0.162mm < 0.254mm) Between Text "R10" (6.912mm,4.205mm) on Top Overlay And Track (8.113mm,3.982mm)(9.413mm,3.982mm) on Top Overlay Silk Text to Silk Clearance [0.162mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "R10" (6.912mm,4.205mm) on Top Overlay And Track (8.143mm,1.382mm)(8.143mm,3.982mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.149mm < 0.254mm) Between Text "R11" (5.307mm,21.854mm) on Top Overlay And Track (3.922mm,22.576mm)(5.222mm,22.576mm) on Top Overlay Silk Text to Silk Clearance [0.149mm]
   Violation between Silk To Silk Clearance Constraint: (0.147mm < 0.254mm) Between Text "R11" (5.307mm,21.854mm) on Top Overlay And Track (5.192mm,22.561mm)(5.192mm,25.161mm) on Top Overlay Silk Text to Silk Clearance [0.147mm]
   Violation between Silk To Silk Clearance Constraint: (0.117mm < 0.254mm) Between Text "R11" (5.307mm,21.854mm) on Top Overlay And Track (5.192mm,22.561mm)(6.492mm,22.561mm) on Top Overlay Silk Text to Silk Clearance [0.117mm]
   Violation between Silk To Silk Clearance Constraint: (0.149mm < 0.254mm) Between Text "R11" (5.307mm,21.854mm) on Top Overlay And Track (5.222mm,22.576mm)(5.222mm,23.495mm) on Top Overlay Silk Text to Silk Clearance [0.149mm]
   Violation between Silk To Silk Clearance Constraint: (0.145mm < 0.254mm) Between Text "R11" (5.307mm,21.854mm) on Top Overlay And Track (6.492mm,22.561mm)(6.492mm,25.161mm) on Top Overlay Silk Text to Silk Clearance [0.145mm]
   Violation between Silk To Silk Clearance Constraint: (0.13mm < 0.254mm) Between Text "R12" (2.723mm,21.869mm) on Top Overlay And Track (2.652mm,22.576mm)(2.652mm,25.176mm) on Top Overlay Silk Text to Silk Clearance [0.13mm]
   Violation between Silk To Silk Clearance Constraint: (0.117mm < 0.254mm) Between Text "R12" (2.723mm,21.869mm) on Top Overlay And Track (2.652mm,22.576mm)(3.952mm,22.576mm) on Top Overlay Silk Text to Silk Clearance [0.117mm]
   Violation between Silk To Silk Clearance Constraint: (0.161mm < 0.254mm) Between Text "R12" (2.723mm,21.869mm) on Top Overlay And Track (3.922mm,22.576mm)(3.922mm,23.495mm) on Top Overlay Silk Text to Silk Clearance [0.161mm]
   Violation between Silk To Silk Clearance Constraint: (0.161mm < 0.254mm) Between Text "R12" (2.723mm,21.869mm) on Top Overlay And Track (3.922mm,22.576mm)(5.222mm,22.576mm) on Top Overlay Silk Text to Silk Clearance [0.161mm]
   Violation between Silk To Silk Clearance Constraint: (0.175mm < 0.254mm) Between Text "R12" (2.723mm,21.869mm) on Top Overlay And Track (3.952mm,22.576mm)(3.952mm,25.176mm) on Top Overlay Silk Text to Silk Clearance [0.175mm]
   Violation between Silk To Silk Clearance Constraint: (0.234mm < 0.254mm) Between Text "R13" (3.697mm,12.774mm) on Top Overlay And Text "R14" (3.677mm,11.376mm) on Top Overlay Silk Text to Silk Clearance [0.234mm]
   Violation between Silk To Silk Clearance Constraint: (0.085mm < 0.254mm) Between Text "R13" (3.697mm,12.774mm) on Top Overlay And Track (0.986mm,11.542mm)(3.586mm,11.542mm) on Top Overlay Silk Text to Silk Clearance [0.085mm]
   Violation between Silk To Silk Clearance Constraint: (0.066mm < 0.254mm) Between Text "R13" (3.697mm,12.774mm) on Top Overlay And Track (0.986mm,11.572mm)(3.586mm,11.572mm) on Top Overlay Silk Text to Silk Clearance [0.066mm]
   Violation between Silk To Silk Clearance Constraint: (0.028mm < 0.254mm) Between Text "R13" (3.697mm,12.774mm) on Top Overlay And Track (0.986mm,12.842mm)(3.586mm,12.842mm) on Top Overlay Silk Text to Silk Clearance [0.028mm]
   Violation between Silk To Silk Clearance Constraint: (0.106mm < 0.254mm) Between Text "R13" (3.697mm,12.774mm) on Top Overlay And Track (2.652mm,12.939mm)(3.571mm,12.939mm) on Top Overlay Silk Text to Silk Clearance [0.106mm]
   Violation between Silk To Silk Clearance Constraint: (0.106mm < 0.254mm) Between Text "R13" (3.697mm,12.774mm) on Top Overlay And Track (3.571mm,12.939mm)(3.571mm,14.239mm) on Top Overlay Silk Text to Silk Clearance [0.106mm]
   Violation between Silk To Silk Clearance Constraint: (0.066mm < 0.254mm) Between Text "R13" (3.697mm,12.774mm) on Top Overlay And Track (3.586mm,10.272mm)(3.586mm,11.572mm) on Top Overlay Silk Text to Silk Clearance [0.066mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "R13" (3.697mm,12.774mm) on Top Overlay And Track (3.586mm,11.542mm)(3.586mm,12.842mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.105mm < 0.254mm) Between Text "R14" (3.677mm,11.376mm) on Top Overlay And Text "R15" (3.697mm,10.109mm) on Top Overlay Silk Text to Silk Clearance [0.105mm]
   Violation between Silk To Silk Clearance Constraint: (0.005mm < 0.254mm) Between Text "R14" (3.677mm,11.376mm) on Top Overlay And Track (0.971mm,10.302mm)(3.571mm,10.302mm) on Top Overlay Silk Text to Silk Clearance [0.005mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R14" (3.677mm,11.376mm) on Top Overlay And Track (0.986mm,10.272mm)(3.586mm,10.272mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.088mm < 0.254mm) Between Text "R14" (3.677mm,11.376mm) on Top Overlay And Track (0.986mm,11.542mm)(3.586mm,11.542mm) on Top Overlay Silk Text to Silk Clearance [0.088mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.254mm) Between Text "R14" (3.677mm,11.376mm) on Top Overlay And Track (0.986mm,11.572mm)(3.586mm,11.572mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (0.005mm < 0.254mm) Between Text "R14" (3.677mm,11.376mm) on Top Overlay And Track (3.571mm,9.002mm)(3.571mm,10.302mm) on Top Overlay Silk Text to Silk Clearance [0.005mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R14" (3.677mm,11.376mm) on Top Overlay And Track (3.586mm,10.272mm)(3.586mm,11.572mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.088mm < 0.254mm) Between Text "R14" (3.677mm,11.376mm) on Top Overlay And Track (3.586mm,11.542mm)(3.586mm,12.842mm) on Top Overlay Silk Text to Silk Clearance [0.088mm]
   Violation between Silk To Silk Clearance Constraint: (0.129mm < 0.254mm) Between Text "R15" (3.697mm,10.109mm) on Top Overlay And Track (0.971mm,10.302mm)(3.571mm,10.302mm) on Top Overlay Silk Text to Silk Clearance [0.129mm]
   Violation between Silk To Silk Clearance Constraint: (0.035mm < 0.254mm) Between Text "R15" (3.697mm,10.109mm) on Top Overlay And Track (0.971mm,9.002mm)(3.571mm,9.002mm) on Top Overlay Silk Text to Silk Clearance [0.035mm]
   Violation between Silk To Silk Clearance Constraint: (0.096mm < 0.254mm) Between Text "R15" (3.697mm,10.109mm) on Top Overlay And Track (0.986mm,10.272mm)(3.586mm,10.272mm) on Top Overlay Silk Text to Silk Clearance [0.096mm]
   Violation between Silk To Silk Clearance Constraint: (0.016mm < 0.254mm) Between Text "R15" (3.697mm,10.109mm) on Top Overlay And Track (3.571mm,9.002mm)(3.571mm,10.302mm) on Top Overlay Silk Text to Silk Clearance [0.016mm]
   Violation between Silk To Silk Clearance Constraint: (0.096mm < 0.254mm) Between Text "R15" (3.697mm,10.109mm) on Top Overlay And Track (3.586mm,10.272mm)(3.586mm,11.572mm) on Top Overlay Silk Text to Silk Clearance [0.096mm]
   Violation between Silk To Silk Clearance Constraint: (0.233mm < 0.254mm) Between Text "R16" (3.697mm,17.219mm) on Top Overlay And Text "R17" (3.693mm,18.616mm) on Top Overlay Silk Text to Silk Clearance [0.233mm]
   Violation between Silk To Silk Clearance Constraint: (0.018mm < 0.254mm) Between Text "R16" (3.697mm,17.219mm) on Top Overlay And Track (0.986mm,16.114mm)(3.586mm,16.114mm) on Top Overlay Silk Text to Silk Clearance [0.018mm]
   Violation between Silk To Silk Clearance Constraint: (0.097mm < 0.254mm) Between Text "R16" (3.697mm,17.219mm) on Top Overlay And Track (0.986mm,17.384mm)(3.586mm,17.384mm) on Top Overlay Silk Text to Silk Clearance [0.097mm]
   Violation between Silk To Silk Clearance Constraint: (0.123mm < 0.254mm) Between Text "R16" (3.697mm,17.219mm) on Top Overlay And Track (0.986mm,17.414mm)(3.586mm,17.414mm) on Top Overlay Silk Text to Silk Clearance [0.123mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "R16" (3.697mm,17.219mm) on Top Overlay And Track (3.586mm,16.114mm)(3.586mm,17.414mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.097mm < 0.254mm) Between Text "R16" (3.697mm,17.219mm) on Top Overlay And Track (3.586mm,17.384mm)(3.586mm,18.684mm) on Top Overlay Silk Text to Silk Clearance [0.097mm]
   Violation between Silk To Silk Clearance Constraint: (0.174mm < 0.254mm) Between Text "R17" (3.693mm,18.616mm) on Top Overlay And Track (0.986mm,17.384mm)(3.586mm,17.384mm) on Top Overlay Silk Text to Silk Clearance [0.174mm]
   Violation between Silk To Silk Clearance Constraint: (0.146mm < 0.254mm) Between Text "R17" (3.693mm,18.616mm) on Top Overlay And Track (0.986mm,17.414mm)(3.586mm,17.414mm) on Top Overlay Silk Text to Silk Clearance [0.146mm]
   Violation between Silk To Silk Clearance Constraint: (0.025mm < 0.254mm) Between Text "R17" (3.693mm,18.616mm) on Top Overlay And Track (0.986mm,18.684mm)(3.586mm,18.684mm) on Top Overlay Silk Text to Silk Clearance [0.025mm]
   Violation between Silk To Silk Clearance Constraint: (0.146mm < 0.254mm) Between Text "R17" (3.693mm,18.616mm) on Top Overlay And Track (3.586mm,16.114mm)(3.586mm,17.414mm) on Top Overlay Silk Text to Silk Clearance [0.146mm]
   Violation between Silk To Silk Clearance Constraint: (0.005mm < 0.254mm) Between Text "R17" (3.693mm,18.616mm) on Top Overlay And Track (3.586mm,17.384mm)(3.586mm,18.684mm) on Top Overlay Silk Text to Silk Clearance [0.005mm]
   Violation between Silk To Silk Clearance Constraint: (0.153mm < 0.254mm) Between Text "R18" (18.849mm,9.666mm) on Top Overlay And Text "R21" (17.626mm,9.662mm) on Top Overlay Silk Text to Silk Clearance [0.153mm]
   Violation between Silk To Silk Clearance Constraint: (0.015mm < 0.254mm) Between Text "R18" (18.849mm,9.666mm) on Top Overlay And Track (17.511mm,9.555mm)(18.811mm,9.555mm) on Top Overlay Silk Text to Silk Clearance [0.015mm]
   Violation between Silk To Silk Clearance Constraint: (0.028mm < 0.254mm) Between Text "R18" (18.849mm,9.666mm) on Top Overlay And Track (18.781mm,6.955mm)(18.781mm,9.555mm) on Top Overlay Silk Text to Silk Clearance [0.028mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "R18" (18.849mm,9.666mm) on Top Overlay And Track (18.781mm,9.555mm)(20.081mm,9.555mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.015mm < 0.254mm) Between Text "R18" (18.849mm,9.666mm) on Top Overlay And Track (18.811mm,6.955mm)(18.811mm,9.555mm) on Top Overlay Silk Text to Silk Clearance [0.015mm]
   Violation between Silk To Silk Clearance Constraint: (0.081mm < 0.254mm) Between Text "R18" (18.849mm,9.666mm) on Top Overlay And Track (20.081mm,6.955mm)(20.081mm,9.555mm) on Top Overlay Silk Text to Silk Clearance [0.081mm]
   Violation between Silk To Silk Clearance Constraint: (0.183mm < 0.254mm) Between Text "R19" (9.451mm,4.205mm) on Top Overlay And Track (10.683mm,1.382mm)(10.683mm,3.982mm) on Top Overlay Silk Text to Silk Clearance [0.183mm]
   Violation between Silk To Silk Clearance Constraint: (0.124mm < 0.254mm) Between Text "R19" (9.451mm,4.205mm) on Top Overlay And Track (8.113mm,3.982mm)(9.413mm,3.982mm) on Top Overlay Silk Text to Silk Clearance [0.124mm]
   Violation between Silk To Silk Clearance Constraint: (0.131mm < 0.254mm) Between Text "R19" (9.451mm,4.205mm) on Top Overlay And Track (9.383mm,1.382mm)(9.383mm,3.982mm) on Top Overlay Silk Text to Silk Clearance [0.131mm]
   Violation between Silk To Silk Clearance Constraint: (0.113mm < 0.254mm) Between Text "R19" (9.451mm,4.205mm) on Top Overlay And Track (9.383mm,3.982mm)(10.683mm,3.982mm) on Top Overlay Silk Text to Silk Clearance [0.113mm]
   Violation between Silk To Silk Clearance Constraint: (0.124mm < 0.254mm) Between Text "R19" (9.451mm,4.205mm) on Top Overlay And Track (9.413mm,1.382mm)(9.413mm,3.982mm) on Top Overlay Silk Text to Silk Clearance [0.124mm]
   Violation between Silk To Silk Clearance Constraint: (0.238mm < 0.254mm) Between Text "R2" (5.706mm,0.645mm) on Top Overlay And Track (4.176mm,1.382mm)(5.476mm,1.382mm) on Top Overlay Silk Text to Silk Clearance [0.238mm]
   Violation between Silk To Silk Clearance Constraint: (0.147mm < 0.254mm) Between Text "R2" (5.706mm,0.645mm) on Top Overlay And Track (5.446mm,1.382mm)(6.746mm,1.382mm) on Top Overlay Silk Text to Silk Clearance [0.147mm]
   Violation between Silk To Silk Clearance Constraint: (0.238mm < 0.254mm) Between Text "R2" (5.706mm,0.645mm) on Top Overlay And Track (5.476mm,1.382mm)(5.476mm,3.982mm) on Top Overlay Silk Text to Silk Clearance [0.238mm]
   Violation between Silk To Silk Clearance Constraint: (0.053mm < 0.254mm) Between Text "R20" (13.135mm,4.713mm) on Top Overlay And Track (13.036mm,5.319mm)(13.036mm,6.619mm) on Top Overlay Silk Text to Silk Clearance [0.053mm]
   Violation between Silk To Silk Clearance Constraint: (0.016mm < 0.254mm) Between Text "R20" (13.135mm,4.713mm) on Top Overlay And Track (13.036mm,5.319mm)(15.636mm,5.319mm) on Top Overlay Silk Text to Silk Clearance [0.016mm]
   Violation between Silk To Silk Clearance Constraint: (0.035mm < 0.254mm) Between Text "R21" (17.626mm,9.662mm) on Top Overlay And Track (16.241mm,9.555mm)(17.541mm,9.555mm) on Top Overlay Silk Text to Silk Clearance [0.035mm]
   Violation between Silk To Silk Clearance Constraint: (0.055mm < 0.254mm) Between Text "R21" (17.626mm,9.662mm) on Top Overlay And Track (17.511mm,6.955mm)(17.511mm,9.555mm) on Top Overlay Silk Text to Silk Clearance [0.055mm]
   Violation between Silk To Silk Clearance Constraint: (0.005mm < 0.254mm) Between Text "R21" (17.626mm,9.662mm) on Top Overlay And Track (17.511mm,9.555mm)(18.811mm,9.555mm) on Top Overlay Silk Text to Silk Clearance [0.005mm]
   Violation between Silk To Silk Clearance Constraint: (0.035mm < 0.254mm) Between Text "R21" (17.626mm,9.662mm) on Top Overlay And Track (17.541mm,8.636mm)(17.541mm,9.555mm) on Top Overlay Silk Text to Silk Clearance [0.035mm]
   Violation between Silk To Silk Clearance Constraint: (0.035mm < 0.254mm) Between Text "R21" (17.626mm,9.662mm) on Top Overlay And Track (18.781mm,6.955mm)(18.781mm,9.555mm) on Top Overlay Silk Text to Silk Clearance [0.035mm]
   Violation between Silk To Silk Clearance Constraint: (0.035mm < 0.254mm) Between Text "R21" (17.626mm,9.662mm) on Top Overlay And Track (18.781mm,9.555mm)(20.081mm,9.555mm) on Top Overlay Silk Text to Silk Clearance [0.035mm]
   Violation between Silk To Silk Clearance Constraint: (0.055mm < 0.254mm) Between Text "R21" (17.626mm,9.662mm) on Top Overlay And Track (18.811mm,6.955mm)(18.811mm,9.555mm) on Top Overlay Silk Text to Silk Clearance [0.055mm]
   Violation between Silk To Silk Clearance Constraint: (0.111mm < 0.254mm) Between Text "R3" (18.911mm,12.841mm) on Top Overlay And Track (18.699mm,12.431mm)(18.699mm,13.731mm) on Top Overlay Silk Text to Silk Clearance [0.111mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "R4" (3.799mm,30.146mm) on Top Overlay And Track (3.541mm,27.312mm)(3.541mm,29.912mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (0.133mm < 0.254mm) Between Text "R4" (3.799mm,30.146mm) on Top Overlay And Track (3.541mm,29.912mm)(4.841mm,29.912mm) on Top Overlay Silk Text to Silk Clearance [0.133mm]
   Violation between Silk To Silk Clearance Constraint: (0.104mm < 0.254mm) Between Text "R5" (17.259mm,4.587mm) on Top Overlay And Track (18.253mm,4.049mm)(18.253mm,5.349mm) on Top Overlay Silk Text to Silk Clearance [0.104mm]
   Violation between Silk To Silk Clearance Constraint: (0.126mm < 0.254mm) Between Text "R6" (18.911mm,11.444mm) on Top Overlay And Track (18.684mm,11.034mm)(18.684mm,12.334mm) on Top Overlay Silk Text to Silk Clearance [0.126mm]
   Violation between Silk To Silk Clearance Constraint: (0.111mm < 0.254mm) Between Text "R7" (18.911mm,18.807mm) on Top Overlay And Track (18.699mm,18.4mm)(18.699mm,19.7mm) on Top Overlay Silk Text to Silk Clearance [0.111mm]
   Violation between Silk To Silk Clearance Constraint: (0.11mm < 0.254mm) Between Text "R8" (18.911mm,17.54mm) on Top Overlay And Track (18.699mm,17.13mm)(18.699mm,18.43mm) on Top Overlay Silk Text to Silk Clearance [0.11mm]
   Violation between Silk To Silk Clearance Constraint: (0.233mm < 0.254mm) Between Text "R9" (8.37mm,0.649mm) on Top Overlay And Track (6.843mm,1.382mm)(8.143mm,1.382mm) on Top Overlay Silk Text to Silk Clearance [0.233mm]
   Violation between Silk To Silk Clearance Constraint: (0.143mm < 0.254mm) Between Text "R9" (8.37mm,0.649mm) on Top Overlay And Track (8.113mm,1.382mm)(9.413mm,1.382mm) on Top Overlay Silk Text to Silk Clearance [0.143mm]
   Violation between Silk To Silk Clearance Constraint: (0.233mm < 0.254mm) Between Text "R9" (8.37mm,0.649mm) on Top Overlay And Track (8.143mm,1.382mm)(8.143mm,3.982mm) on Top Overlay Silk Text to Silk Clearance [0.233mm]
   Violation between Silk To Silk Clearance Constraint: (0.148mm < 0.254mm) Between Text "R9" (8.37mm,0.649mm) on Top Overlay And Track (9.271mm,1.27mm)(19.431mm,1.27mm) on Top Overlay Silk Text to Silk Clearance [0.148mm]
   Violation between Silk To Silk Clearance Constraint: (0.015mm < 0.254mm) Between Text "R9" (8.37mm,0.649mm) on Top Overlay And Track (9.271mm,-1.27mm)(9.271mm,1.27mm) on Top Overlay Silk Text to Silk Clearance [0.015mm]
   Violation between Silk To Silk Clearance Constraint: (0.021mm < 0.254mm) Between Text "RM" (7.398mm,10.806mm) on Top Overlay And Track (7.463mm,10.683mm)(10.063mm,10.683mm) on Top Overlay Silk Text to Silk Clearance [0.021mm]
   Violation between Silk To Silk Clearance Constraint: (0.021mm < 0.254mm) Between Text "RM" (7.398mm,10.806mm) on Top Overlay And Track (7.463mm,9.383mm)(7.463mm,10.683mm) on Top Overlay Silk Text to Silk Clearance [0.021mm]
   Violation between Silk To Silk Clearance Constraint: (0.027mm < 0.254mm) Between Text "RX" (21.844mm,11.43mm) on Top Overlay And Track (21.971mm,0.381mm)(21.971mm,30.861mm) on Top Overlay Silk Text to Silk Clearance [0.027mm]
   Violation between Silk To Silk Clearance Constraint: (0.027mm < 0.254mm) Between Text "TX" (21.844mm,13.97mm) on Top Overlay And Track (21.971mm,0.381mm)(21.971mm,30.861mm) on Top Overlay Silk Text to Silk Clearance [0.027mm]
   Violation between Silk To Silk Clearance Constraint: (0.164mm < 0.254mm) Between Text "V1" (20.73mm,28.204mm) on Top Overlay And Track (20.574mm,27.94mm)(21.844mm,27.94mm) on Top Overlay Silk Text to Silk Clearance [0.164mm]
Rule Violations :154

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=25.4mm) (InDifferentialPair ('OSC'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=25.4mm) (InDifferentialPair ('OSC'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 569
Waived Violations : 0
Time Elapsed        : 00:00:02