Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Jul  9 10:57:55 2024
| Host         : McCook2-22302 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blinky_timing_summary_routed.rpt -pb blinky_timing_summary_routed.pb -rpx blinky_timing_summary_routed.rpx -warn_on_violation
| Design       : blinky
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.776        0.000                      0                  123        0.252        0.000                      0                  123        4.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.776        0.000                      0                   98        0.252        0.000                      0                   98        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      7.780        0.000                      0                   25        0.400        0.000                      0                   25  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.776ns  (required time - arrival time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.704ns (18.727%)  route 3.055ns (81.273%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.632     5.216    clk_IBUF_BUFG
    SLICE_X4Y38          FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456     5.672 f  counter_reg[26]/Q
                         net (fo=2, routed)           1.048     6.720    counter[26]
    SLICE_X5Y37          LUT6 (Prop_lut6_I4_O)        0.124     6.844 r  counter[26]_i_7/O
                         net (fo=1, routed)           0.940     7.785    counter[26]_i_7_n_0
    SLICE_X5Y34          LUT5 (Prop_lut5_I4_O)        0.124     7.909 r  counter[26]_i_1/O
                         net (fo=35, routed)          1.067     8.976    bugs_pattern
    SLICE_X4Y38          FDRE                                         r  counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514    14.919    clk_IBUF_BUFG
    SLICE_X4Y38          FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.297    15.216    
                         clock uncertainty           -0.035    15.181    
    SLICE_X4Y38          FDRE (Setup_fdre_C_R)       -0.429    14.752    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                  5.776    

Slack (MET) :             5.776ns  (required time - arrival time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.704ns (18.727%)  route 3.055ns (81.273%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.632     5.216    clk_IBUF_BUFG
    SLICE_X4Y38          FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456     5.672 f  counter_reg[26]/Q
                         net (fo=2, routed)           1.048     6.720    counter[26]
    SLICE_X5Y37          LUT6 (Prop_lut6_I4_O)        0.124     6.844 r  counter[26]_i_7/O
                         net (fo=1, routed)           0.940     7.785    counter[26]_i_7_n_0
    SLICE_X5Y34          LUT5 (Prop_lut5_I4_O)        0.124     7.909 r  counter[26]_i_1/O
                         net (fo=35, routed)          1.067     8.976    bugs_pattern
    SLICE_X4Y38          FDRE                                         r  counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514    14.919    clk_IBUF_BUFG
    SLICE_X4Y38          FDRE                                         r  counter_reg[26]/C
                         clock pessimism              0.297    15.216    
                         clock uncertainty           -0.035    15.181    
    SLICE_X4Y38          FDRE (Setup_fdre_C_R)       -0.429    14.752    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                  5.776    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.704ns (19.443%)  route 2.917ns (80.557%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.632     5.216    clk_IBUF_BUFG
    SLICE_X4Y38          FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456     5.672 f  counter_reg[26]/Q
                         net (fo=2, routed)           1.048     6.720    counter[26]
    SLICE_X5Y37          LUT6 (Prop_lut6_I4_O)        0.124     6.844 r  counter[26]_i_7/O
                         net (fo=1, routed)           0.940     7.785    counter[26]_i_7_n_0
    SLICE_X5Y34          LUT5 (Prop_lut5_I4_O)        0.124     7.909 r  counter[26]_i_1/O
                         net (fo=35, routed)          0.929     8.837    bugs_pattern
    SLICE_X4Y37          FDRE                                         r  counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.513    14.918    clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.272    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X4Y37          FDRE (Setup_fdre_C_R)       -0.429    14.726    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.704ns (19.443%)  route 2.917ns (80.557%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.632     5.216    clk_IBUF_BUFG
    SLICE_X4Y38          FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456     5.672 f  counter_reg[26]/Q
                         net (fo=2, routed)           1.048     6.720    counter[26]
    SLICE_X5Y37          LUT6 (Prop_lut6_I4_O)        0.124     6.844 r  counter[26]_i_7/O
                         net (fo=1, routed)           0.940     7.785    counter[26]_i_7_n_0
    SLICE_X5Y34          LUT5 (Prop_lut5_I4_O)        0.124     7.909 r  counter[26]_i_1/O
                         net (fo=35, routed)          0.929     8.837    bugs_pattern
    SLICE_X4Y37          FDRE                                         r  counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.513    14.918    clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.272    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X4Y37          FDRE (Setup_fdre_C_R)       -0.429    14.726    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.704ns (19.443%)  route 2.917ns (80.557%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.632     5.216    clk_IBUF_BUFG
    SLICE_X4Y38          FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456     5.672 f  counter_reg[26]/Q
                         net (fo=2, routed)           1.048     6.720    counter[26]
    SLICE_X5Y37          LUT6 (Prop_lut6_I4_O)        0.124     6.844 r  counter[26]_i_7/O
                         net (fo=1, routed)           0.940     7.785    counter[26]_i_7_n_0
    SLICE_X5Y34          LUT5 (Prop_lut5_I4_O)        0.124     7.909 r  counter[26]_i_1/O
                         net (fo=35, routed)          0.929     8.837    bugs_pattern
    SLICE_X4Y37          FDRE                                         r  counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.513    14.918    clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.272    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X4Y37          FDRE (Setup_fdre_C_R)       -0.429    14.726    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.704ns (19.443%)  route 2.917ns (80.557%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.632     5.216    clk_IBUF_BUFG
    SLICE_X4Y38          FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456     5.672 f  counter_reg[26]/Q
                         net (fo=2, routed)           1.048     6.720    counter[26]
    SLICE_X5Y37          LUT6 (Prop_lut6_I4_O)        0.124     6.844 r  counter[26]_i_7/O
                         net (fo=1, routed)           0.940     7.785    counter[26]_i_7_n_0
    SLICE_X5Y34          LUT5 (Prop_lut5_I4_O)        0.124     7.909 r  counter[26]_i_1/O
                         net (fo=35, routed)          0.929     8.837    bugs_pattern
    SLICE_X4Y37          FDRE                                         r  counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.513    14.918    clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  counter_reg[24]/C
                         clock pessimism              0.272    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X4Y37          FDRE (Setup_fdre_C_R)       -0.429    14.726    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.704ns (20.273%)  route 2.769ns (79.727%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.632     5.216    clk_IBUF_BUFG
    SLICE_X4Y38          FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456     5.672 f  counter_reg[26]/Q
                         net (fo=2, routed)           1.048     6.720    counter[26]
    SLICE_X5Y37          LUT6 (Prop_lut6_I4_O)        0.124     6.844 r  counter[26]_i_7/O
                         net (fo=1, routed)           0.940     7.785    counter[26]_i_7_n_0
    SLICE_X5Y34          LUT5 (Prop_lut5_I4_O)        0.124     7.909 r  counter[26]_i_1/O
                         net (fo=35, routed)          0.780     8.689    bugs_pattern
    SLICE_X4Y36          FDRE                                         r  counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.512    14.917    clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.272    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y36          FDRE (Setup_fdre_C_R)       -0.429    14.725    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.704ns (20.273%)  route 2.769ns (79.727%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.632     5.216    clk_IBUF_BUFG
    SLICE_X4Y38          FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456     5.672 f  counter_reg[26]/Q
                         net (fo=2, routed)           1.048     6.720    counter[26]
    SLICE_X5Y37          LUT6 (Prop_lut6_I4_O)        0.124     6.844 r  counter[26]_i_7/O
                         net (fo=1, routed)           0.940     7.785    counter[26]_i_7_n_0
    SLICE_X5Y34          LUT5 (Prop_lut5_I4_O)        0.124     7.909 r  counter[26]_i_1/O
                         net (fo=35, routed)          0.780     8.689    bugs_pattern
    SLICE_X4Y36          FDRE                                         r  counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.512    14.917    clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  counter_reg[18]/C
                         clock pessimism              0.272    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y36          FDRE (Setup_fdre_C_R)       -0.429    14.725    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.704ns (20.273%)  route 2.769ns (79.727%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.632     5.216    clk_IBUF_BUFG
    SLICE_X4Y38          FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456     5.672 f  counter_reg[26]/Q
                         net (fo=2, routed)           1.048     6.720    counter[26]
    SLICE_X5Y37          LUT6 (Prop_lut6_I4_O)        0.124     6.844 r  counter[26]_i_7/O
                         net (fo=1, routed)           0.940     7.785    counter[26]_i_7_n_0
    SLICE_X5Y34          LUT5 (Prop_lut5_I4_O)        0.124     7.909 r  counter[26]_i_1/O
                         net (fo=35, routed)          0.780     8.689    bugs_pattern
    SLICE_X4Y36          FDRE                                         r  counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.512    14.917    clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  counter_reg[19]/C
                         clock pessimism              0.272    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y36          FDRE (Setup_fdre_C_R)       -0.429    14.725    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.704ns (20.273%)  route 2.769ns (79.727%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.632     5.216    clk_IBUF_BUFG
    SLICE_X4Y38          FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456     5.672 f  counter_reg[26]/Q
                         net (fo=2, routed)           1.048     6.720    counter[26]
    SLICE_X5Y37          LUT6 (Prop_lut6_I4_O)        0.124     6.844 r  counter[26]_i_7/O
                         net (fo=1, routed)           0.940     7.785    counter[26]_i_7_n_0
    SLICE_X5Y34          LUT5 (Prop_lut5_I4_O)        0.124     7.909 r  counter[26]_i_1/O
                         net (fo=35, routed)          0.780     8.689    bugs_pattern
    SLICE_X4Y36          FDRE                                         r  counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.512    14.917    clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.272    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y36          FDRE (Setup_fdre_C_R)       -0.429    14.725    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  6.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 wave_inst/ctr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wave_inst/ctr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.533    wave_inst/CLK
    SLICE_X3Y32          FDCE                                         r  wave_inst/ctr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141     1.674 r  wave_inst/ctr_reg[11]/Q
                         net (fo=1, routed)           0.108     1.782    wave_inst/ctr_reg_n_0_[11]
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  wave_inst/ctr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    wave_inst/ctr_reg[8]_i_1_n_4
    SLICE_X3Y32          FDCE                                         r  wave_inst/ctr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.858     2.048    wave_inst/CLK
    SLICE_X3Y32          FDCE                                         r  wave_inst/ctr_reg[11]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.105     1.638    wave_inst/ctr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 wave_inst/ctr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wave_inst/ctr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.590     1.534    wave_inst/CLK
    SLICE_X3Y33          FDCE                                         r  wave_inst/ctr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     1.675 r  wave_inst/ctr_reg[15]/Q
                         net (fo=1, routed)           0.108     1.783    wave_inst/ctr_reg_n_0_[15]
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  wave_inst/ctr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    wave_inst/ctr_reg[12]_i_1_n_4
    SLICE_X3Y33          FDCE                                         r  wave_inst/ctr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.859     2.049    wave_inst/CLK
    SLICE_X3Y33          FDCE                                         r  wave_inst/ctr_reg[15]/C
                         clock pessimism             -0.515     1.534    
    SLICE_X3Y33          FDCE (Hold_fdce_C_D)         0.105     1.639    wave_inst/ctr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 wave_inst/ctr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wave_inst/ctr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.590     1.534    wave_inst/CLK
    SLICE_X3Y33          FDCE                                         r  wave_inst/ctr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     1.675 r  wave_inst/ctr_reg[12]/Q
                         net (fo=1, routed)           0.105     1.780    wave_inst/ctr_reg_n_0_[12]
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.895 r  wave_inst/ctr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.895    wave_inst/ctr_reg[12]_i_1_n_7
    SLICE_X3Y33          FDCE                                         r  wave_inst/ctr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.859     2.049    wave_inst/CLK
    SLICE_X3Y33          FDCE                                         r  wave_inst/ctr_reg[12]/C
                         clock pessimism             -0.515     1.534    
    SLICE_X3Y33          FDCE (Hold_fdce_C_D)         0.105     1.639    wave_inst/ctr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 wave_inst/ctr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wave_inst/ctr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.533    wave_inst/CLK
    SLICE_X3Y32          FDCE                                         r  wave_inst/ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141     1.674 r  wave_inst/ctr_reg[8]/Q
                         net (fo=1, routed)           0.105     1.779    wave_inst/ctr_reg_n_0_[8]
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.894 r  wave_inst/ctr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.894    wave_inst/ctr_reg[8]_i_1_n_7
    SLICE_X3Y32          FDCE                                         r  wave_inst/ctr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.858     2.048    wave_inst/CLK
    SLICE_X3Y32          FDCE                                         r  wave_inst/ctr_reg[8]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.105     1.638    wave_inst/ctr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 wave_inst/ctr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wave_inst/ctr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.590     1.534    wave_inst/CLK
    SLICE_X3Y33          FDCE                                         r  wave_inst/ctr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     1.675 r  wave_inst/ctr_reg[14]/Q
                         net (fo=1, routed)           0.109     1.784    wave_inst/ctr_reg_n_0_[14]
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.895 r  wave_inst/ctr_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    wave_inst/ctr_reg[12]_i_1_n_5
    SLICE_X3Y33          FDCE                                         r  wave_inst/ctr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.859     2.049    wave_inst/CLK
    SLICE_X3Y33          FDCE                                         r  wave_inst/ctr_reg[14]/C
                         clock pessimism             -0.515     1.534    
    SLICE_X3Y33          FDCE (Hold_fdce_C_D)         0.105     1.639    wave_inst/ctr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 wave_inst/ctr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wave_inst/ctr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.533    wave_inst/CLK
    SLICE_X3Y32          FDCE                                         r  wave_inst/ctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141     1.674 r  wave_inst/ctr_reg[10]/Q
                         net (fo=1, routed)           0.109     1.783    wave_inst/ctr_reg_n_0_[10]
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.894 r  wave_inst/ctr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.894    wave_inst/ctr_reg[8]_i_1_n_5
    SLICE_X3Y32          FDCE                                         r  wave_inst/ctr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.858     2.048    wave_inst/CLK
    SLICE_X3Y32          FDCE                                         r  wave_inst/ctr_reg[10]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.105     1.638    wave_inst/ctr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 bugs_pattern_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bugs_pattern_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.535    clk_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  bugs_pattern_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.164     1.699 f  bugs_pattern_reg[4]/Q
                         net (fo=2, routed)           0.174     1.873    bugs_pattern_reg_n_0_[4]
    SLICE_X2Y35          LUT1 (Prop_lut1_I0_O)        0.045     1.918 r  bugs_pattern[4]_i_1/O
                         net (fo=1, routed)           0.000     1.918    bugs_pattern[4]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  bugs_pattern_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.861     2.051    clk_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  bugs_pattern_reg[4]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.120     1.655    bugs_pattern_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 bugs_pattern_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bugs_pattern_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.535    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  bugs_pattern_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     1.676 f  bugs_pattern_reg[1]/Q
                         net (fo=2, routed)           0.168     1.844    bugs_pattern_reg_n_0_[1]
    SLICE_X1Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.889 r  bugs_pattern[1]_i_1/O
                         net (fo=1, routed)           0.000     1.889    bugs_pattern[1]_i_1_n_0
    SLICE_X1Y36          FDRE                                         r  bugs_pattern_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.861     2.051    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  bugs_pattern_reg[1]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.091     1.626    bugs_pattern_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 wave_inst/ctr_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wave_inst/ctr_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.535    wave_inst/CLK
    SLICE_X3Y36          FDCE                                         r  wave_inst/ctr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.141     1.676 r  wave_inst/ctr_reg[24]/Q
                         net (fo=43, routed)          0.117     1.793    wave_inst/acmp1[8]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.908 r  wave_inst/ctr_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.908    wave_inst/ctr_reg[24]_i_1_n_7
    SLICE_X3Y36          FDCE                                         r  wave_inst/ctr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.861     2.051    wave_inst/CLK
    SLICE_X3Y36          FDCE                                         r  wave_inst/ctr_reg[24]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X3Y36          FDCE (Hold_fdce_C_D)         0.105     1.640    wave_inst/ctr_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 wave_inst/ctr_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wave_inst/ctr_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.535    wave_inst/CLK
    SLICE_X3Y34          FDCE                                         r  wave_inst/ctr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141     1.676 r  wave_inst/ctr_reg[18]/Q
                         net (fo=17, routed)          0.122     1.797    wave_inst/acmp1[2]
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.908 r  wave_inst/ctr_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    wave_inst/ctr_reg[16]_i_1_n_5
    SLICE_X3Y34          FDCE                                         r  wave_inst/ctr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.860     2.050    wave_inst/CLK
    SLICE_X3Y34          FDCE                                         r  wave_inst/ctr_reg[18]/C
                         clock pessimism             -0.515     1.535    
    SLICE_X3Y34          FDCE (Hold_fdce_C_D)         0.105     1.640    wave_inst/ctr_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y36    bugs_pattern_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y36    bugs_pattern_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y34    bugs_pattern_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y34    bugs_pattern_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y35    bugs_pattern_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y35    bugs_pattern_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y35    bugs_pattern_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y35    bugs_pattern_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y33    counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36    bugs_pattern_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36    bugs_pattern_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36    bugs_pattern_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36    bugs_pattern_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    bugs_pattern_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    bugs_pattern_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    bugs_pattern_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    bugs_pattern_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35    bugs_pattern_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35    bugs_pattern_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36    bugs_pattern_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36    bugs_pattern_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36    bugs_pattern_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36    bugs_pattern_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    bugs_pattern_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    bugs_pattern_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    bugs_pattern_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    bugs_pattern_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35    bugs_pattern_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35    bugs_pattern_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.780ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wave_inst/ctr_reg[20]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.456ns (26.112%)  route 1.290ns (73.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.627     5.211    reset_cond/CLK
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDSE (Prop_fdse_C_Q)         0.456     5.667 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=33, routed)          1.290     6.958    wave_inst/ctr_reg[24]_0[0]
    SLICE_X3Y35          FDCE                                         f  wave_inst/ctr_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514    14.919    wave_inst/CLK
    SLICE_X3Y35          FDCE                                         r  wave_inst/ctr_reg[20]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X3Y35          FDCE (Recov_fdce_C_CLR)     -0.405    14.738    wave_inst/ctr_reg[20]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -6.958    
  -------------------------------------------------------------------
                         slack                                  7.780    

Slack (MET) :             7.780ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wave_inst/ctr_reg[21]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.456ns (26.112%)  route 1.290ns (73.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.627     5.211    reset_cond/CLK
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDSE (Prop_fdse_C_Q)         0.456     5.667 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=33, routed)          1.290     6.958    wave_inst/ctr_reg[24]_0[0]
    SLICE_X3Y35          FDCE                                         f  wave_inst/ctr_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514    14.919    wave_inst/CLK
    SLICE_X3Y35          FDCE                                         r  wave_inst/ctr_reg[21]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X3Y35          FDCE (Recov_fdce_C_CLR)     -0.405    14.738    wave_inst/ctr_reg[21]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -6.958    
  -------------------------------------------------------------------
                         slack                                  7.780    

Slack (MET) :             7.780ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wave_inst/ctr_reg[22]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.456ns (26.112%)  route 1.290ns (73.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.627     5.211    reset_cond/CLK
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDSE (Prop_fdse_C_Q)         0.456     5.667 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=33, routed)          1.290     6.958    wave_inst/ctr_reg[24]_0[0]
    SLICE_X3Y35          FDCE                                         f  wave_inst/ctr_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514    14.919    wave_inst/CLK
    SLICE_X3Y35          FDCE                                         r  wave_inst/ctr_reg[22]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X3Y35          FDCE (Recov_fdce_C_CLR)     -0.405    14.738    wave_inst/ctr_reg[22]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -6.958    
  -------------------------------------------------------------------
                         slack                                  7.780    

Slack (MET) :             7.780ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wave_inst/ctr_reg[23]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.456ns (26.112%)  route 1.290ns (73.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.627     5.211    reset_cond/CLK
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDSE (Prop_fdse_C_Q)         0.456     5.667 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=33, routed)          1.290     6.958    wave_inst/ctr_reg[24]_0[0]
    SLICE_X3Y35          FDCE                                         f  wave_inst/ctr_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514    14.919    wave_inst/CLK
    SLICE_X3Y35          FDCE                                         r  wave_inst/ctr_reg[23]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X3Y35          FDCE (Recov_fdce_C_CLR)     -0.405    14.738    wave_inst/ctr_reg[23]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -6.958    
  -------------------------------------------------------------------
                         slack                                  7.780    

Slack (MET) :             7.937ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wave_inst/ctr_reg[24]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.456ns (28.681%)  route 1.134ns (71.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.627     5.211    reset_cond/CLK
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDSE (Prop_fdse_C_Q)         0.456     5.667 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=33, routed)          1.134     6.801    wave_inst/ctr_reg[24]_0[0]
    SLICE_X3Y36          FDCE                                         f  wave_inst/ctr_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514    14.919    wave_inst/CLK
    SLICE_X3Y36          FDCE                                         r  wave_inst/ctr_reg[24]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X3Y36          FDCE (Recov_fdce_C_CLR)     -0.405    14.738    wave_inst/ctr_reg[24]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -6.801    
  -------------------------------------------------------------------
                         slack                                  7.937    

Slack (MET) :             7.948ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wave_inst/ctr_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.456ns (28.980%)  route 1.117ns (71.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.627     5.211    reset_cond/CLK
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDSE (Prop_fdse_C_Q)         0.456     5.667 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=33, routed)          1.117     6.785    wave_inst/ctr_reg[24]_0[0]
    SLICE_X3Y31          FDCE                                         f  wave_inst/ctr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.509    14.914    wave_inst/CLK
    SLICE_X3Y31          FDCE                                         r  wave_inst/ctr_reg[4]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X3Y31          FDCE (Recov_fdce_C_CLR)     -0.405    14.733    wave_inst/ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  7.948    

Slack (MET) :             7.948ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wave_inst/ctr_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.456ns (28.980%)  route 1.117ns (71.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.627     5.211    reset_cond/CLK
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDSE (Prop_fdse_C_Q)         0.456     5.667 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=33, routed)          1.117     6.785    wave_inst/ctr_reg[24]_0[0]
    SLICE_X3Y31          FDCE                                         f  wave_inst/ctr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.509    14.914    wave_inst/CLK
    SLICE_X3Y31          FDCE                                         r  wave_inst/ctr_reg[5]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X3Y31          FDCE (Recov_fdce_C_CLR)     -0.405    14.733    wave_inst/ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  7.948    

Slack (MET) :             7.948ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wave_inst/ctr_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.456ns (28.980%)  route 1.117ns (71.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.627     5.211    reset_cond/CLK
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDSE (Prop_fdse_C_Q)         0.456     5.667 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=33, routed)          1.117     6.785    wave_inst/ctr_reg[24]_0[0]
    SLICE_X3Y31          FDCE                                         f  wave_inst/ctr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.509    14.914    wave_inst/CLK
    SLICE_X3Y31          FDCE                                         r  wave_inst/ctr_reg[6]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X3Y31          FDCE (Recov_fdce_C_CLR)     -0.405    14.733    wave_inst/ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  7.948    

Slack (MET) :             7.948ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wave_inst/ctr_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.456ns (28.980%)  route 1.117ns (71.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.627     5.211    reset_cond/CLK
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDSE (Prop_fdse_C_Q)         0.456     5.667 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=33, routed)          1.117     6.785    wave_inst/ctr_reg[24]_0[0]
    SLICE_X3Y31          FDCE                                         f  wave_inst/ctr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.509    14.914    wave_inst/CLK
    SLICE_X3Y31          FDCE                                         r  wave_inst/ctr_reg[7]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X3Y31          FDCE (Recov_fdce_C_CLR)     -0.405    14.733    wave_inst/ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  7.948    

Slack (MET) :             8.086ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wave_inst/ctr_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.456ns (31.775%)  route 0.979ns (68.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.627     5.211    reset_cond/CLK
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDSE (Prop_fdse_C_Q)         0.456     5.667 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=33, routed)          0.979     6.646    wave_inst/ctr_reg[24]_0[0]
    SLICE_X3Y30          FDCE                                         f  wave_inst/ctr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.508    14.913    wave_inst/CLK
    SLICE_X3Y30          FDCE                                         r  wave_inst/ctr_reg[0]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X3Y30          FDCE (Recov_fdce_C_CLR)     -0.405    14.732    wave_inst/ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -6.646    
  -------------------------------------------------------------------
                         slack                                  8.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wave_inst/ctr_reg[16]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.777%)  route 0.205ns (59.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.588     1.532    reset_cond/CLK
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDSE (Prop_fdse_C_Q)         0.141     1.673 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=33, routed)          0.205     1.877    wave_inst/ctr_reg[24]_0[0]
    SLICE_X3Y34          FDCE                                         f  wave_inst/ctr_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.860     2.050    wave_inst/CLK
    SLICE_X3Y34          FDCE                                         r  wave_inst/ctr_reg[16]/C
                         clock pessimism             -0.480     1.570    
    SLICE_X3Y34          FDCE (Remov_fdce_C_CLR)     -0.092     1.478    wave_inst/ctr_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wave_inst/ctr_reg[17]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.777%)  route 0.205ns (59.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.588     1.532    reset_cond/CLK
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDSE (Prop_fdse_C_Q)         0.141     1.673 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=33, routed)          0.205     1.877    wave_inst/ctr_reg[24]_0[0]
    SLICE_X3Y34          FDCE                                         f  wave_inst/ctr_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.860     2.050    wave_inst/CLK
    SLICE_X3Y34          FDCE                                         r  wave_inst/ctr_reg[17]/C
                         clock pessimism             -0.480     1.570    
    SLICE_X3Y34          FDCE (Remov_fdce_C_CLR)     -0.092     1.478    wave_inst/ctr_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wave_inst/ctr_reg[18]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.777%)  route 0.205ns (59.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.588     1.532    reset_cond/CLK
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDSE (Prop_fdse_C_Q)         0.141     1.673 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=33, routed)          0.205     1.877    wave_inst/ctr_reg[24]_0[0]
    SLICE_X3Y34          FDCE                                         f  wave_inst/ctr_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.860     2.050    wave_inst/CLK
    SLICE_X3Y34          FDCE                                         r  wave_inst/ctr_reg[18]/C
                         clock pessimism             -0.480     1.570    
    SLICE_X3Y34          FDCE (Remov_fdce_C_CLR)     -0.092     1.478    wave_inst/ctr_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wave_inst/ctr_reg[19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.777%)  route 0.205ns (59.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.588     1.532    reset_cond/CLK
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDSE (Prop_fdse_C_Q)         0.141     1.673 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=33, routed)          0.205     1.877    wave_inst/ctr_reg[24]_0[0]
    SLICE_X3Y34          FDCE                                         f  wave_inst/ctr_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.860     2.050    wave_inst/CLK
    SLICE_X3Y34          FDCE                                         r  wave_inst/ctr_reg[19]/C
                         clock pessimism             -0.480     1.570    
    SLICE_X3Y34          FDCE (Remov_fdce_C_CLR)     -0.092     1.478    wave_inst/ctr_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wave_inst/ctr_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.738%)  route 0.214ns (60.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.588     1.532    reset_cond/CLK
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDSE (Prop_fdse_C_Q)         0.141     1.673 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=33, routed)          0.214     1.887    wave_inst/ctr_reg[24]_0[0]
    SLICE_X3Y33          FDCE                                         f  wave_inst/ctr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.859     2.049    wave_inst/CLK
    SLICE_X3Y33          FDCE                                         r  wave_inst/ctr_reg[12]/C
                         clock pessimism             -0.480     1.569    
    SLICE_X3Y33          FDCE (Remov_fdce_C_CLR)     -0.092     1.477    wave_inst/ctr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wave_inst/ctr_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.738%)  route 0.214ns (60.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.588     1.532    reset_cond/CLK
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDSE (Prop_fdse_C_Q)         0.141     1.673 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=33, routed)          0.214     1.887    wave_inst/ctr_reg[24]_0[0]
    SLICE_X3Y33          FDCE                                         f  wave_inst/ctr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.859     2.049    wave_inst/CLK
    SLICE_X3Y33          FDCE                                         r  wave_inst/ctr_reg[13]/C
                         clock pessimism             -0.480     1.569    
    SLICE_X3Y33          FDCE (Remov_fdce_C_CLR)     -0.092     1.477    wave_inst/ctr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wave_inst/ctr_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.738%)  route 0.214ns (60.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.588     1.532    reset_cond/CLK
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDSE (Prop_fdse_C_Q)         0.141     1.673 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=33, routed)          0.214     1.887    wave_inst/ctr_reg[24]_0[0]
    SLICE_X3Y33          FDCE                                         f  wave_inst/ctr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.859     2.049    wave_inst/CLK
    SLICE_X3Y33          FDCE                                         r  wave_inst/ctr_reg[14]/C
                         clock pessimism             -0.480     1.569    
    SLICE_X3Y33          FDCE (Remov_fdce_C_CLR)     -0.092     1.477    wave_inst/ctr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wave_inst/ctr_reg[15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.738%)  route 0.214ns (60.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.588     1.532    reset_cond/CLK
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDSE (Prop_fdse_C_Q)         0.141     1.673 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=33, routed)          0.214     1.887    wave_inst/ctr_reg[24]_0[0]
    SLICE_X3Y33          FDCE                                         f  wave_inst/ctr_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.859     2.049    wave_inst/CLK
    SLICE_X3Y33          FDCE                                         r  wave_inst/ctr_reg[15]/C
                         clock pessimism             -0.480     1.569    
    SLICE_X3Y33          FDCE (Remov_fdce_C_CLR)     -0.092     1.477    wave_inst/ctr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wave_inst/ctr_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.534%)  route 0.306ns (68.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.588     1.532    reset_cond/CLK
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDSE (Prop_fdse_C_Q)         0.141     1.673 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=33, routed)          0.306     1.979    wave_inst/ctr_reg[24]_0[0]
    SLICE_X3Y32          FDCE                                         f  wave_inst/ctr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.858     2.048    wave_inst/CLK
    SLICE_X3Y32          FDCE                                         r  wave_inst/ctr_reg[10]/C
                         clock pessimism             -0.480     1.568    
    SLICE_X3Y32          FDCE (Remov_fdce_C_CLR)     -0.092     1.476    wave_inst/ctr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wave_inst/ctr_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.534%)  route 0.306ns (68.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.588     1.532    reset_cond/CLK
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDSE (Prop_fdse_C_Q)         0.141     1.673 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=33, routed)          0.306     1.979    wave_inst/ctr_reg[24]_0[0]
    SLICE_X3Y32          FDCE                                         f  wave_inst/ctr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.858     2.048    wave_inst/CLK
    SLICE_X3Y32          FDCE                                         r  wave_inst/ctr_reg[11]/C
                         clock pessimism             -0.480     1.568    
    SLICE_X3Y32          FDCE (Remov_fdce_C_CLR)     -0.092     1.476    wave_inst/ctr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.503    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wave_inst/ctr_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.926ns  (logic 5.113ns (46.800%)  route 5.813ns (53.200%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.633     5.217    wave_inst/CLK
    SLICE_X3Y36          FDCE                                         r  wave_inst/ctr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.456     5.673 r  wave_inst/ctr_reg[24]/Q
                         net (fo=43, routed)          1.323     6.996    wave_inst/acmp1[8]
    SLICE_X2Y32          LUT3 (Prop_lut3_I2_O)        0.150     7.146 r  wave_inst/i__carry_i_9__0/O
                         net (fo=12, routed)          0.987     8.133    wave_inst/i__carry_i_9__0_n_0
    SLICE_X1Y33          LUT5 (Prop_lut5_I3_O)        0.328     8.461 r  wave_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     8.461    wave_inst/i__carry_i_7_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.011 r  wave_inst/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.431    10.442    reset_cond/led[1][0]
    SLICE_X1Y36          LUT3 (Prop_lut3_I2_O)        0.124    10.566 r  reset_cond/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.072    12.638    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         3.505    16.144 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.144    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wave_inst/ctr_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.588ns  (logic 4.974ns (46.983%)  route 5.613ns (53.017%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.633     5.217    wave_inst/CLK
    SLICE_X3Y36          FDCE                                         r  wave_inst/ctr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.456     5.673 r  wave_inst/ctr_reg[24]/Q
                         net (fo=43, routed)          1.323     6.996    wave_inst/acmp1[8]
    SLICE_X2Y32          LUT3 (Prop_lut3_I2_O)        0.124     7.120 r  wave_inst/i__carry_i_9/O
                         net (fo=12, routed)          1.163     8.283    wave_inst/i__carry_i_9_n_0
    SLICE_X1Y32          LUT5 (Prop_lut5_I3_O)        0.124     8.407 r  wave_inst/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     8.407    wave_inst/i__carry_i_6__1_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.805 r  wave_inst/out0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           1.260    10.066    reset_cond/led[3][0]
    SLICE_X0Y34          LUT3 (Prop_lut3_I2_O)        0.154    10.220 r  reset_cond/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.867    12.087    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         3.718    15.805 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.805    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wave_inst/ctr_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.493ns  (logic 5.364ns (51.123%)  route 5.129ns (48.877%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.633     5.217    wave_inst/CLK
    SLICE_X3Y36          FDCE                                         r  wave_inst/ctr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.456     5.673 r  wave_inst/ctr_reg[24]/Q
                         net (fo=43, routed)          1.323     6.996    wave_inst/acmp1[8]
    SLICE_X2Y32          LUT3 (Prop_lut3_I2_O)        0.150     7.146 r  wave_inst/i__carry_i_9__0/O
                         net (fo=12, routed)          0.687     7.833    wave_inst/i__carry_i_9__0_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I2_O)        0.328     8.161 r  wave_inst/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000     8.161    wave_inst/i__carry_i_7__3_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.694 r  wave_inst/out0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           1.256     9.950    reset_cond/led[5][0]
    SLICE_X2Y35          LUT3 (Prop_lut3_I2_O)        0.153    10.103 r  reset_cond/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.863    11.966    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         3.744    15.711 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.711    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wave_inst/ctr_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.408ns  (logic 4.762ns (45.751%)  route 5.646ns (54.249%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.631     5.215    wave_inst/CLK
    SLICE_X3Y34          FDCE                                         r  wave_inst/ctr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.456     5.671 r  wave_inst/ctr_reg[19]/Q
                         net (fo=17, routed)          2.051     7.723    wave_inst/acmp1[3]
    SLICE_X6Y32          LUT6 (Prop_lut6_I3_O)        0.124     7.847 r  wave_inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.539     8.386    wave_inst/i__carry_i_3__0_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.906 r  wave_inst/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.045     9.951    reset_cond/led[2][0]
    SLICE_X0Y34          LUT3 (Prop_lut3_I2_O)        0.124    10.075 r  reset_cond/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.011    12.085    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         3.538    15.623 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.623    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wave_inst/ctr_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.117ns  (logic 5.011ns (49.531%)  route 5.106ns (50.469%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.633     5.217    wave_inst/CLK
    SLICE_X3Y36          FDCE                                         r  wave_inst/ctr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.456     5.673 r  wave_inst/ctr_reg[24]/Q
                         net (fo=43, routed)          1.323     6.996    wave_inst/acmp1[8]
    SLICE_X2Y32          LUT3 (Prop_lut3_I2_O)        0.124     7.120 r  wave_inst/i__carry_i_9/O
                         net (fo=12, routed)          0.988     8.108    wave_inst/i__carry_i_9_n_0
    SLICE_X0Y32          LUT5 (Prop_lut5_I2_O)        0.124     8.232 r  wave_inst/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000     8.232    wave_inst/i__carry_i_6__5_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.630 r  wave_inst/out0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           1.263     9.893    reset_cond/led[7][0]
    SLICE_X0Y35          LUT3 (Prop_lut3_I2_O)        0.154    10.047 r  reset_cond/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.533    11.580    led_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         3.755    15.335 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.335    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wave_inst/ctr_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.719ns  (logic 4.736ns (48.730%)  route 4.983ns (51.270%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.631     5.215    wave_inst/CLK
    SLICE_X3Y34          FDCE                                         r  wave_inst/ctr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.456     5.671 r  wave_inst/ctr_reg[19]/Q
                         net (fo=17, routed)          2.064     7.736    wave_inst/acmp1[3]
    SLICE_X4Y31          LUT6 (Prop_lut6_I5_O)        0.124     7.860 r  wave_inst/i__carry_i_3__4/O
                         net (fo=1, routed)           0.190     8.049    wave_inst/i__carry_i_3__4_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.556 r  wave_inst/out0_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.919     9.476    reset_cond/led[6][0]
    SLICE_X0Y35          LUT3 (Prop_lut3_I2_O)        0.124     9.600 r  reset_cond/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.810    11.410    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         3.525    14.935 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.935    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wave_inst/ctr_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.574ns  (logic 4.779ns (49.914%)  route 4.795ns (50.086%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.633     5.217    wave_inst/CLK
    SLICE_X3Y36          FDCE                                         r  wave_inst/ctr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.456     5.673 r  wave_inst/ctr_reg[24]/Q
                         net (fo=43, routed)          1.918     7.592    wave_inst/acmp1[8]
    SLICE_X2Y31          LUT5 (Prop_lut5_I2_O)        0.124     7.716 r  wave_inst/i__carry_i_8__2/O
                         net (fo=1, routed)           0.000     7.716    wave_inst/i__carry_i_8__2_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.229 r  wave_inst/out0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           1.075     9.304    reset_cond/led[4][0]
    SLICE_X2Y35          LUT3 (Prop_lut3_I2_O)        0.124     9.428 r  reset_cond/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.802    11.229    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         3.562    14.791 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.791    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wave_inst/ctr_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.474ns  (logic 5.000ns (52.773%)  route 4.474ns (47.227%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.633     5.217    wave_inst/CLK
    SLICE_X3Y36          FDCE                                         r  wave_inst/ctr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.456     5.673 r  wave_inst/ctr_reg[24]/Q
                         net (fo=43, routed)          1.499     7.172    wave_inst/acmp1[8]
    SLICE_X0Y33          LUT5 (Prop_lut5_I3_O)        0.124     7.296 r  wave_inst/out0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.296    wave_inst/out0_carry_i_7_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.846 r  wave_inst/out0_carry/CO[3]
                         net (fo=1, routed)           1.261     9.108    reset_cond/CO[0]
    SLICE_X1Y36          LUT3 (Prop_lut3_I2_O)        0.154     9.262 r  reset_cond/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.714    10.976    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.716    14.692 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.692    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bugs_pattern_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.021ns  (logic 1.501ns (74.265%)  route 0.520ns (25.735%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.535    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  bugs_pattern_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  bugs_pattern_reg[7]/Q
                         net (fo=2, routed)           0.234     1.910    reset_cond/Q[7]
    SLICE_X0Y35          LUT3 (Prop_lut3_I0_O)        0.042     1.952 r  reset_cond/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.286     2.238    led_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         1.318     3.556 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.556    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bugs_pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 1.465ns (72.216%)  route 0.564ns (27.784%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.535    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  bugs_pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  bugs_pattern_reg[0]/Q
                         net (fo=2, routed)           0.207     1.883    reset_cond/Q[0]
    SLICE_X1Y36          LUT3 (Prop_lut3_I0_O)        0.045     1.928 r  reset_cond/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.356     2.284    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.279     3.563 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.563    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bugs_pattern_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.047ns  (logic 1.393ns (68.047%)  route 0.654ns (31.953%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.535    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  bugs_pattern_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  bugs_pattern_reg[1]/Q
                         net (fo=2, routed)           0.147     1.823    reset_cond/Q[1]
    SLICE_X1Y36          LUT3 (Prop_lut3_I0_O)        0.045     1.868 r  reset_cond/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.507     2.375    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         1.207     3.581 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.581    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bugs_pattern_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.099ns  (logic 1.412ns (67.271%)  route 0.687ns (32.729%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.535    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  bugs_pattern_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  bugs_pattern_reg[6]/Q
                         net (fo=2, routed)           0.296     1.972    reset_cond/Q[6]
    SLICE_X0Y35          LUT3 (Prop_lut3_I0_O)        0.045     2.017 r  reset_cond/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.391     2.408    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         1.226     3.634 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.634    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bugs_pattern_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.104ns  (logic 1.464ns (69.614%)  route 0.639ns (30.386%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.535    clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  bugs_pattern_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  bugs_pattern_reg[3]/Q
                         net (fo=2, routed)           0.234     1.910    reset_cond/Q[3]
    SLICE_X0Y34          LUT3 (Prop_lut3_I0_O)        0.042     1.952 r  reset_cond/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.405     2.357    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         1.281     3.638 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.638    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bugs_pattern_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.142ns  (logic 1.471ns (68.696%)  route 0.670ns (31.304%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.535    clk_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  bugs_pattern_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.164     1.699 r  bugs_pattern_reg[4]/Q
                         net (fo=2, routed)           0.292     1.991    reset_cond/Q[4]
    SLICE_X2Y35          LUT3 (Prop_lut3_I0_O)        0.045     2.036 r  reset_cond/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.378     2.414    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         1.262     3.676 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.676    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bugs_pattern_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.143ns  (logic 1.519ns (70.897%)  route 0.624ns (29.103%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.535    clk_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  bugs_pattern_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.164     1.699 r  bugs_pattern_reg[5]/Q
                         net (fo=2, routed)           0.209     1.908    reset_cond/Q[5]
    SLICE_X2Y35          LUT3 (Prop_lut3_I0_O)        0.049     1.957 r  reset_cond/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.371    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         1.306     3.678 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.678    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bugs_pattern_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.145ns  (logic 1.425ns (66.396%)  route 0.721ns (33.604%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.535    clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  bugs_pattern_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  bugs_pattern_reg[2]/Q
                         net (fo=2, routed)           0.245     1.921    reset_cond/Q[2]
    SLICE_X0Y34          LUT3 (Prop_lut3_I0_O)        0.045     1.966 r  reset_cond/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.476     2.442    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         1.239     3.680 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.680    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.706ns  (logic 1.634ns (34.719%)  route 3.072ns (65.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.078     3.588    reset_cond/rst_n_IBUF
    SLICE_X4Y28          LUT1 (Prop_lut1_I0_O)        0.124     3.712 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.994     4.706    reset_cond/in0
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.510     4.915    reset_cond/CLK
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.706ns  (logic 1.634ns (34.719%)  route 3.072ns (65.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.078     3.588    reset_cond/rst_n_IBUF
    SLICE_X4Y28          LUT1 (Prop_lut1_I0_O)        0.124     3.712 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.994     4.706    reset_cond/in0
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.510     4.915    reset_cond/CLK
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.706ns  (logic 1.634ns (34.719%)  route 3.072ns (65.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.078     3.588    reset_cond/rst_n_IBUF
    SLICE_X4Y28          LUT1 (Prop_lut1_I0_O)        0.124     3.712 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.994     4.706    reset_cond/in0
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.510     4.915    reset_cond/CLK
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.706ns  (logic 1.634ns (34.719%)  route 3.072ns (65.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.078     3.588    reset_cond/rst_n_IBUF
    SLICE_X4Y28          LUT1 (Prop_lut1_I0_O)        0.124     3.712 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.994     4.706    reset_cond/in0
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.510     4.915    reset_cond/CLK
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.650ns  (logic 0.322ns (19.545%)  route 1.327ns (80.455%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.849     1.127    reset_cond/rst_n_IBUF
    SLICE_X4Y28          LUT1 (Prop_lut1_I0_O)        0.045     1.172 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.478     1.650    reset_cond/in0
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.857     2.047    reset_cond/CLK
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.650ns  (logic 0.322ns (19.545%)  route 1.327ns (80.455%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.849     1.127    reset_cond/rst_n_IBUF
    SLICE_X4Y28          LUT1 (Prop_lut1_I0_O)        0.045     1.172 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.478     1.650    reset_cond/in0
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.857     2.047    reset_cond/CLK
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.650ns  (logic 0.322ns (19.545%)  route 1.327ns (80.455%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.849     1.127    reset_cond/rst_n_IBUF
    SLICE_X4Y28          LUT1 (Prop_lut1_I0_O)        0.045     1.172 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.478     1.650    reset_cond/in0
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.857     2.047    reset_cond/CLK
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.650ns  (logic 0.322ns (19.545%)  route 1.327ns (80.455%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.849     1.127    reset_cond/rst_n_IBUF
    SLICE_X4Y28          LUT1 (Prop_lut1_I0_O)        0.045     1.172 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.478     1.650    reset_cond/in0
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.857     2.047    reset_cond/CLK
    SLICE_X5Y33          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C





