/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* D1_A */
.set D1_A__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set D1_A__0__MASK, 0x02
.set D1_A__0__PC, CYREG_PRT12_PC1
.set D1_A__0__PORT, 12
.set D1_A__0__SHIFT, 1
.set D1_A__AG, CYREG_PRT12_AG
.set D1_A__BIE, CYREG_PRT12_BIE
.set D1_A__BIT_MASK, CYREG_PRT12_BIT_MASK
.set D1_A__BYP, CYREG_PRT12_BYP
.set D1_A__DM0, CYREG_PRT12_DM0
.set D1_A__DM1, CYREG_PRT12_DM1
.set D1_A__DM2, CYREG_PRT12_DM2
.set D1_A__DR, CYREG_PRT12_DR
.set D1_A__INP_DIS, CYREG_PRT12_INP_DIS
.set D1_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set D1_A__MASK, 0x02
.set D1_A__PORT, 12
.set D1_A__PRT, CYREG_PRT12_PRT
.set D1_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set D1_A__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set D1_A__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set D1_A__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set D1_A__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set D1_A__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set D1_A__PS, CYREG_PRT12_PS
.set D1_A__SHIFT, 1
.set D1_A__SIO_CFG, CYREG_PRT12_SIO_CFG
.set D1_A__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set D1_A__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set D1_A__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set D1_A__SLW, CYREG_PRT12_SLW

/* D1_B */
.set D1_B__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set D1_B__0__MASK, 0x01
.set D1_B__0__PC, CYREG_IO_PC_PRT15_PC0
.set D1_B__0__PORT, 15
.set D1_B__0__SHIFT, 0
.set D1_B__AG, CYREG_PRT15_AG
.set D1_B__AMUX, CYREG_PRT15_AMUX
.set D1_B__BIE, CYREG_PRT15_BIE
.set D1_B__BIT_MASK, CYREG_PRT15_BIT_MASK
.set D1_B__BYP, CYREG_PRT15_BYP
.set D1_B__CTL, CYREG_PRT15_CTL
.set D1_B__DM0, CYREG_PRT15_DM0
.set D1_B__DM1, CYREG_PRT15_DM1
.set D1_B__DM2, CYREG_PRT15_DM2
.set D1_B__DR, CYREG_PRT15_DR
.set D1_B__INP_DIS, CYREG_PRT15_INP_DIS
.set D1_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set D1_B__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set D1_B__LCD_EN, CYREG_PRT15_LCD_EN
.set D1_B__MASK, 0x01
.set D1_B__PORT, 15
.set D1_B__PRT, CYREG_PRT15_PRT
.set D1_B__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set D1_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set D1_B__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set D1_B__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set D1_B__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set D1_B__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set D1_B__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set D1_B__PS, CYREG_PRT15_PS
.set D1_B__SHIFT, 0
.set D1_B__SLW, CYREG_PRT15_SLW

/* D2_A */
.set D2_A__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set D2_A__0__MASK, 0x04
.set D2_A__0__PC, CYREG_PRT12_PC2
.set D2_A__0__PORT, 12
.set D2_A__0__SHIFT, 2
.set D2_A__AG, CYREG_PRT12_AG
.set D2_A__BIE, CYREG_PRT12_BIE
.set D2_A__BIT_MASK, CYREG_PRT12_BIT_MASK
.set D2_A__BYP, CYREG_PRT12_BYP
.set D2_A__DM0, CYREG_PRT12_DM0
.set D2_A__DM1, CYREG_PRT12_DM1
.set D2_A__DM2, CYREG_PRT12_DM2
.set D2_A__DR, CYREG_PRT12_DR
.set D2_A__INP_DIS, CYREG_PRT12_INP_DIS
.set D2_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set D2_A__MASK, 0x04
.set D2_A__PORT, 12
.set D2_A__PRT, CYREG_PRT12_PRT
.set D2_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set D2_A__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set D2_A__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set D2_A__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set D2_A__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set D2_A__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set D2_A__PS, CYREG_PRT12_PS
.set D2_A__SHIFT, 2
.set D2_A__SIO_CFG, CYREG_PRT12_SIO_CFG
.set D2_A__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set D2_A__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set D2_A__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set D2_A__SLW, CYREG_PRT12_SLW

/* D2_B */
.set D2_B__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set D2_B__0__MASK, 0x02
.set D2_B__0__PC, CYREG_IO_PC_PRT15_PC1
.set D2_B__0__PORT, 15
.set D2_B__0__SHIFT, 1
.set D2_B__AG, CYREG_PRT15_AG
.set D2_B__AMUX, CYREG_PRT15_AMUX
.set D2_B__BIE, CYREG_PRT15_BIE
.set D2_B__BIT_MASK, CYREG_PRT15_BIT_MASK
.set D2_B__BYP, CYREG_PRT15_BYP
.set D2_B__CTL, CYREG_PRT15_CTL
.set D2_B__DM0, CYREG_PRT15_DM0
.set D2_B__DM1, CYREG_PRT15_DM1
.set D2_B__DM2, CYREG_PRT15_DM2
.set D2_B__DR, CYREG_PRT15_DR
.set D2_B__INP_DIS, CYREG_PRT15_INP_DIS
.set D2_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set D2_B__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set D2_B__LCD_EN, CYREG_PRT15_LCD_EN
.set D2_B__MASK, 0x02
.set D2_B__PORT, 15
.set D2_B__PRT, CYREG_PRT15_PRT
.set D2_B__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set D2_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set D2_B__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set D2_B__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set D2_B__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set D2_B__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set D2_B__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set D2_B__PS, CYREG_PRT15_PS
.set D2_B__SHIFT, 1
.set D2_B__SLW, CYREG_PRT15_SLW

/* EN_A */
.set EN_A__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set EN_A__0__MASK, 0x40
.set EN_A__0__PC, CYREG_PRT1_PC6
.set EN_A__0__PORT, 1
.set EN_A__0__SHIFT, 6
.set EN_A__AG, CYREG_PRT1_AG
.set EN_A__AMUX, CYREG_PRT1_AMUX
.set EN_A__BIE, CYREG_PRT1_BIE
.set EN_A__BIT_MASK, CYREG_PRT1_BIT_MASK
.set EN_A__BYP, CYREG_PRT1_BYP
.set EN_A__CTL, CYREG_PRT1_CTL
.set EN_A__DM0, CYREG_PRT1_DM0
.set EN_A__DM1, CYREG_PRT1_DM1
.set EN_A__DM2, CYREG_PRT1_DM2
.set EN_A__DR, CYREG_PRT1_DR
.set EN_A__INP_DIS, CYREG_PRT1_INP_DIS
.set EN_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set EN_A__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set EN_A__LCD_EN, CYREG_PRT1_LCD_EN
.set EN_A__MASK, 0x40
.set EN_A__PORT, 1
.set EN_A__PRT, CYREG_PRT1_PRT
.set EN_A__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set EN_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set EN_A__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set EN_A__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set EN_A__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set EN_A__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set EN_A__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set EN_A__PS, CYREG_PRT1_PS
.set EN_A__SHIFT, 6
.set EN_A__SLW, CYREG_PRT1_SLW

/* EN_B */
.set EN_B__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set EN_B__0__MASK, 0x10
.set EN_B__0__PC, CYREG_IO_PC_PRT15_PC4
.set EN_B__0__PORT, 15
.set EN_B__0__SHIFT, 4
.set EN_B__AG, CYREG_PRT15_AG
.set EN_B__AMUX, CYREG_PRT15_AMUX
.set EN_B__BIE, CYREG_PRT15_BIE
.set EN_B__BIT_MASK, CYREG_PRT15_BIT_MASK
.set EN_B__BYP, CYREG_PRT15_BYP
.set EN_B__CTL, CYREG_PRT15_CTL
.set EN_B__DM0, CYREG_PRT15_DM0
.set EN_B__DM1, CYREG_PRT15_DM1
.set EN_B__DM2, CYREG_PRT15_DM2
.set EN_B__DR, CYREG_PRT15_DR
.set EN_B__INP_DIS, CYREG_PRT15_INP_DIS
.set EN_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set EN_B__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set EN_B__LCD_EN, CYREG_PRT15_LCD_EN
.set EN_B__MASK, 0x10
.set EN_B__PORT, 15
.set EN_B__PRT, CYREG_PRT15_PRT
.set EN_B__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set EN_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set EN_B__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set EN_B__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set EN_B__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set EN_B__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set EN_B__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set EN_B__PS, CYREG_PRT15_PS
.set EN_B__SHIFT, 4
.set EN_B__SLW, CYREG_PRT15_SLW

/* IN1_A */
.set IN1_A__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set IN1_A__0__MASK, 0x80
.set IN1_A__0__PC, CYREG_PRT1_PC7
.set IN1_A__0__PORT, 1
.set IN1_A__0__SHIFT, 7
.set IN1_A__AG, CYREG_PRT1_AG
.set IN1_A__AMUX, CYREG_PRT1_AMUX
.set IN1_A__BIE, CYREG_PRT1_BIE
.set IN1_A__BIT_MASK, CYREG_PRT1_BIT_MASK
.set IN1_A__BYP, CYREG_PRT1_BYP
.set IN1_A__CTL, CYREG_PRT1_CTL
.set IN1_A__DM0, CYREG_PRT1_DM0
.set IN1_A__DM1, CYREG_PRT1_DM1
.set IN1_A__DM2, CYREG_PRT1_DM2
.set IN1_A__DR, CYREG_PRT1_DR
.set IN1_A__INP_DIS, CYREG_PRT1_INP_DIS
.set IN1_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set IN1_A__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set IN1_A__LCD_EN, CYREG_PRT1_LCD_EN
.set IN1_A__MASK, 0x80
.set IN1_A__PORT, 1
.set IN1_A__PRT, CYREG_PRT1_PRT
.set IN1_A__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set IN1_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set IN1_A__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set IN1_A__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set IN1_A__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set IN1_A__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set IN1_A__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set IN1_A__PS, CYREG_PRT1_PS
.set IN1_A__SHIFT, 7
.set IN1_A__SLW, CYREG_PRT1_SLW

/* IN1_B */
.set IN1_B__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set IN1_B__0__MASK, 0x04
.set IN1_B__0__PC, CYREG_IO_PC_PRT15_PC2
.set IN1_B__0__PORT, 15
.set IN1_B__0__SHIFT, 2
.set IN1_B__AG, CYREG_PRT15_AG
.set IN1_B__AMUX, CYREG_PRT15_AMUX
.set IN1_B__BIE, CYREG_PRT15_BIE
.set IN1_B__BIT_MASK, CYREG_PRT15_BIT_MASK
.set IN1_B__BYP, CYREG_PRT15_BYP
.set IN1_B__CTL, CYREG_PRT15_CTL
.set IN1_B__DM0, CYREG_PRT15_DM0
.set IN1_B__DM1, CYREG_PRT15_DM1
.set IN1_B__DM2, CYREG_PRT15_DM2
.set IN1_B__DR, CYREG_PRT15_DR
.set IN1_B__INP_DIS, CYREG_PRT15_INP_DIS
.set IN1_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set IN1_B__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set IN1_B__LCD_EN, CYREG_PRT15_LCD_EN
.set IN1_B__MASK, 0x04
.set IN1_B__PORT, 15
.set IN1_B__PRT, CYREG_PRT15_PRT
.set IN1_B__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set IN1_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set IN1_B__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set IN1_B__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set IN1_B__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set IN1_B__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set IN1_B__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set IN1_B__PS, CYREG_PRT15_PS
.set IN1_B__SHIFT, 2
.set IN1_B__SLW, CYREG_PRT15_SLW

/* IN2_A */
.set IN2_A__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set IN2_A__0__MASK, 0x01
.set IN2_A__0__PC, CYREG_PRT12_PC0
.set IN2_A__0__PORT, 12
.set IN2_A__0__SHIFT, 0
.set IN2_A__AG, CYREG_PRT12_AG
.set IN2_A__BIE, CYREG_PRT12_BIE
.set IN2_A__BIT_MASK, CYREG_PRT12_BIT_MASK
.set IN2_A__BYP, CYREG_PRT12_BYP
.set IN2_A__DM0, CYREG_PRT12_DM0
.set IN2_A__DM1, CYREG_PRT12_DM1
.set IN2_A__DM2, CYREG_PRT12_DM2
.set IN2_A__DR, CYREG_PRT12_DR
.set IN2_A__INP_DIS, CYREG_PRT12_INP_DIS
.set IN2_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set IN2_A__MASK, 0x01
.set IN2_A__PORT, 12
.set IN2_A__PRT, CYREG_PRT12_PRT
.set IN2_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set IN2_A__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set IN2_A__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set IN2_A__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set IN2_A__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set IN2_A__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set IN2_A__PS, CYREG_PRT12_PS
.set IN2_A__SHIFT, 0
.set IN2_A__SIO_CFG, CYREG_PRT12_SIO_CFG
.set IN2_A__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set IN2_A__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set IN2_A__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set IN2_A__SLW, CYREG_PRT12_SLW

/* IN2_B */
.set IN2_B__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set IN2_B__0__MASK, 0x08
.set IN2_B__0__PC, CYREG_IO_PC_PRT15_PC3
.set IN2_B__0__PORT, 15
.set IN2_B__0__SHIFT, 3
.set IN2_B__AG, CYREG_PRT15_AG
.set IN2_B__AMUX, CYREG_PRT15_AMUX
.set IN2_B__BIE, CYREG_PRT15_BIE
.set IN2_B__BIT_MASK, CYREG_PRT15_BIT_MASK
.set IN2_B__BYP, CYREG_PRT15_BYP
.set IN2_B__CTL, CYREG_PRT15_CTL
.set IN2_B__DM0, CYREG_PRT15_DM0
.set IN2_B__DM1, CYREG_PRT15_DM1
.set IN2_B__DM2, CYREG_PRT15_DM2
.set IN2_B__DR, CYREG_PRT15_DR
.set IN2_B__INP_DIS, CYREG_PRT15_INP_DIS
.set IN2_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set IN2_B__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set IN2_B__LCD_EN, CYREG_PRT15_LCD_EN
.set IN2_B__MASK, 0x08
.set IN2_B__PORT, 15
.set IN2_B__PRT, CYREG_PRT15_PRT
.set IN2_B__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set IN2_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set IN2_B__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set IN2_B__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set IN2_B__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set IN2_B__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set IN2_B__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set IN2_B__PS, CYREG_PRT15_PS
.set IN2_B__SHIFT, 3
.set IN2_B__SLW, CYREG_PRT15_SLW

/* LED_1 */
.set LED_1__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set LED_1__0__MASK, 0x04
.set LED_1__0__PC, CYREG_PRT2_PC2
.set LED_1__0__PORT, 2
.set LED_1__0__SHIFT, 2
.set LED_1__AG, CYREG_PRT2_AG
.set LED_1__AMUX, CYREG_PRT2_AMUX
.set LED_1__BIE, CYREG_PRT2_BIE
.set LED_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED_1__BYP, CYREG_PRT2_BYP
.set LED_1__CTL, CYREG_PRT2_CTL
.set LED_1__DM0, CYREG_PRT2_DM0
.set LED_1__DM1, CYREG_PRT2_DM1
.set LED_1__DM2, CYREG_PRT2_DM2
.set LED_1__DR, CYREG_PRT2_DR
.set LED_1__INP_DIS, CYREG_PRT2_INP_DIS
.set LED_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED_1__LCD_EN, CYREG_PRT2_LCD_EN
.set LED_1__MASK, 0x04
.set LED_1__PORT, 2
.set LED_1__PRT, CYREG_PRT2_PRT
.set LED_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED_1__PS, CYREG_PRT2_PS
.set LED_1__SHIFT, 2
.set LED_1__SLW, CYREG_PRT2_SLW

/* LED_2 */
.set LED_2__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set LED_2__0__MASK, 0x02
.set LED_2__0__PC, CYREG_PRT2_PC1
.set LED_2__0__PORT, 2
.set LED_2__0__SHIFT, 1
.set LED_2__AG, CYREG_PRT2_AG
.set LED_2__AMUX, CYREG_PRT2_AMUX
.set LED_2__BIE, CYREG_PRT2_BIE
.set LED_2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED_2__BYP, CYREG_PRT2_BYP
.set LED_2__CTL, CYREG_PRT2_CTL
.set LED_2__DM0, CYREG_PRT2_DM0
.set LED_2__DM1, CYREG_PRT2_DM1
.set LED_2__DM2, CYREG_PRT2_DM2
.set LED_2__DR, CYREG_PRT2_DR
.set LED_2__INP_DIS, CYREG_PRT2_INP_DIS
.set LED_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED_2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED_2__LCD_EN, CYREG_PRT2_LCD_EN
.set LED_2__MASK, 0x02
.set LED_2__PORT, 2
.set LED_2__PRT, CYREG_PRT2_PRT
.set LED_2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED_2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED_2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED_2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED_2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED_2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED_2__PS, CYREG_PRT2_PS
.set LED_2__SHIFT, 1
.set LED_2__SLW, CYREG_PRT2_SLW

/* LED_3 */
.set LED_3__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LED_3__0__MASK, 0x01
.set LED_3__0__PC, CYREG_PRT2_PC0
.set LED_3__0__PORT, 2
.set LED_3__0__SHIFT, 0
.set LED_3__AG, CYREG_PRT2_AG
.set LED_3__AMUX, CYREG_PRT2_AMUX
.set LED_3__BIE, CYREG_PRT2_BIE
.set LED_3__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED_3__BYP, CYREG_PRT2_BYP
.set LED_3__CTL, CYREG_PRT2_CTL
.set LED_3__DM0, CYREG_PRT2_DM0
.set LED_3__DM1, CYREG_PRT2_DM1
.set LED_3__DM2, CYREG_PRT2_DM2
.set LED_3__DR, CYREG_PRT2_DR
.set LED_3__INP_DIS, CYREG_PRT2_INP_DIS
.set LED_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED_3__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED_3__LCD_EN, CYREG_PRT2_LCD_EN
.set LED_3__MASK, 0x01
.set LED_3__PORT, 2
.set LED_3__PRT, CYREG_PRT2_PRT
.set LED_3__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED_3__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED_3__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED_3__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED_3__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED_3__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED_3__PS, CYREG_PRT2_PS
.set LED_3__SHIFT, 0
.set LED_3__SLW, CYREG_PRT2_SLW

/* PWM_1 */
.set PWM_1_PWMHW__CAP0, CYREG_TMR0_CAP0
.set PWM_1_PWMHW__CAP1, CYREG_TMR0_CAP1
.set PWM_1_PWMHW__CFG0, CYREG_TMR0_CFG0
.set PWM_1_PWMHW__CFG1, CYREG_TMR0_CFG1
.set PWM_1_PWMHW__CFG2, CYREG_TMR0_CFG2
.set PWM_1_PWMHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set PWM_1_PWMHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set PWM_1_PWMHW__PER0, CYREG_TMR0_PER0
.set PWM_1_PWMHW__PER1, CYREG_TMR0_PER1
.set PWM_1_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set PWM_1_PWMHW__PM_ACT_MSK, 0x01
.set PWM_1_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set PWM_1_PWMHW__PM_STBY_MSK, 0x01
.set PWM_1_PWMHW__RT0, CYREG_TMR0_RT0
.set PWM_1_PWMHW__RT1, CYREG_TMR0_RT1
.set PWM_1_PWMHW__SR0, CYREG_TMR0_SR0

/* PWM_2 */
.set PWM_2_PWMHW__CAP0, CYREG_TMR1_CAP0
.set PWM_2_PWMHW__CAP1, CYREG_TMR1_CAP1
.set PWM_2_PWMHW__CFG0, CYREG_TMR1_CFG0
.set PWM_2_PWMHW__CFG1, CYREG_TMR1_CFG1
.set PWM_2_PWMHW__CFG2, CYREG_TMR1_CFG2
.set PWM_2_PWMHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set PWM_2_PWMHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set PWM_2_PWMHW__PER0, CYREG_TMR1_PER0
.set PWM_2_PWMHW__PER1, CYREG_TMR1_PER1
.set PWM_2_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set PWM_2_PWMHW__PM_ACT_MSK, 0x02
.set PWM_2_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set PWM_2_PWMHW__PM_STBY_MSK, 0x02
.set PWM_2_PWMHW__RT0, CYREG_TMR1_RT0
.set PWM_2_PWMHW__RT1, CYREG_TMR1_RT1
.set PWM_2_PWMHW__SR0, CYREG_TMR1_SR0

/* Sin_L */
.set Sin_L__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set Sin_L__0__MASK, 0x04
.set Sin_L__0__PC, CYREG_PRT3_PC2
.set Sin_L__0__PORT, 3
.set Sin_L__0__SHIFT, 2
.set Sin_L__AG, CYREG_PRT3_AG
.set Sin_L__AMUX, CYREG_PRT3_AMUX
.set Sin_L__BIE, CYREG_PRT3_BIE
.set Sin_L__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Sin_L__BYP, CYREG_PRT3_BYP
.set Sin_L__CTL, CYREG_PRT3_CTL
.set Sin_L__DM0, CYREG_PRT3_DM0
.set Sin_L__DM1, CYREG_PRT3_DM1
.set Sin_L__DM2, CYREG_PRT3_DM2
.set Sin_L__DR, CYREG_PRT3_DR
.set Sin_L__INP_DIS, CYREG_PRT3_INP_DIS
.set Sin_L__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Sin_L__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Sin_L__LCD_EN, CYREG_PRT3_LCD_EN
.set Sin_L__MASK, 0x04
.set Sin_L__PORT, 3
.set Sin_L__PRT, CYREG_PRT3_PRT
.set Sin_L__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Sin_L__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Sin_L__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Sin_L__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Sin_L__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Sin_L__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Sin_L__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Sin_L__PS, CYREG_PRT3_PS
.set Sin_L__SHIFT, 2
.set Sin_L__SLW, CYREG_PRT3_SLW

/* Sin_R */
.set Sin_R__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Sin_R__0__MASK, 0x08
.set Sin_R__0__PC, CYREG_PRT3_PC3
.set Sin_R__0__PORT, 3
.set Sin_R__0__SHIFT, 3
.set Sin_R__AG, CYREG_PRT3_AG
.set Sin_R__AMUX, CYREG_PRT3_AMUX
.set Sin_R__BIE, CYREG_PRT3_BIE
.set Sin_R__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Sin_R__BYP, CYREG_PRT3_BYP
.set Sin_R__CTL, CYREG_PRT3_CTL
.set Sin_R__DM0, CYREG_PRT3_DM0
.set Sin_R__DM1, CYREG_PRT3_DM1
.set Sin_R__DM2, CYREG_PRT3_DM2
.set Sin_R__DR, CYREG_PRT3_DR
.set Sin_R__INP_DIS, CYREG_PRT3_INP_DIS
.set Sin_R__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Sin_R__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Sin_R__LCD_EN, CYREG_PRT3_LCD_EN
.set Sin_R__MASK, 0x08
.set Sin_R__PORT, 3
.set Sin_R__PRT, CYREG_PRT3_PRT
.set Sin_R__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Sin_R__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Sin_R__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Sin_R__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Sin_R__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Sin_R__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Sin_R__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Sin_R__PS, CYREG_PRT3_PS
.set Sin_R__SHIFT, 3
.set Sin_R__SLW, CYREG_PRT3_SLW

/* isr_1 */
.set isr_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_1__INTC_MASK, 0x80000
.set isr_1__INTC_NUMBER, 19
.set isr_1__INTC_PRIOR_NUM, 7
.set isr_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_19
.set isr_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Comp_0 */
.set Comp_0_ctComp__CLK, CYREG_CMP0_CLK
.set Comp_0_ctComp__CMP_MASK, 0x01
.set Comp_0_ctComp__CMP_NUMBER, 0
.set Comp_0_ctComp__CR, CYREG_CMP0_CR
.set Comp_0_ctComp__LUT__CR, CYREG_LUT0_CR
.set Comp_0_ctComp__LUT__MSK, CYREG_LUT_MSK
.set Comp_0_ctComp__LUT__MSK_MASK, 0x01
.set Comp_0_ctComp__LUT__MSK_SHIFT, 0
.set Comp_0_ctComp__LUT__MX, CYREG_LUT0_MX
.set Comp_0_ctComp__LUT__SR, CYREG_LUT_SR
.set Comp_0_ctComp__LUT__SR_MASK, 0x01
.set Comp_0_ctComp__LUT__SR_SHIFT, 0
.set Comp_0_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set Comp_0_ctComp__PM_ACT_MSK, 0x01
.set Comp_0_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set Comp_0_ctComp__PM_STBY_MSK, 0x01
.set Comp_0_ctComp__SW0, CYREG_CMP0_SW0
.set Comp_0_ctComp__SW2, CYREG_CMP0_SW2
.set Comp_0_ctComp__SW3, CYREG_CMP0_SW3
.set Comp_0_ctComp__SW4, CYREG_CMP0_SW4
.set Comp_0_ctComp__SW6, CYREG_CMP0_SW6
.set Comp_0_ctComp__TR0, CYREG_CMP0_TR0
.set Comp_0_ctComp__TR1, CYREG_CMP0_TR1
.set Comp_0_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP0_TR0
.set Comp_0_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
.set Comp_0_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP0_TR1
.set Comp_0_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
.set Comp_0_ctComp__WRK, CYREG_CMP_WRK
.set Comp_0_ctComp__WRK_MASK, 0x01
.set Comp_0_ctComp__WRK_SHIFT, 0

/* Comp_1 */
.set Comp_1_ctComp__CLK, CYREG_CMP3_CLK
.set Comp_1_ctComp__CMP_MASK, 0x08
.set Comp_1_ctComp__CMP_NUMBER, 3
.set Comp_1_ctComp__CR, CYREG_CMP3_CR
.set Comp_1_ctComp__LUT__CR, CYREG_LUT3_CR
.set Comp_1_ctComp__LUT__MSK, CYREG_LUT_MSK
.set Comp_1_ctComp__LUT__MSK_MASK, 0x08
.set Comp_1_ctComp__LUT__MSK_SHIFT, 3
.set Comp_1_ctComp__LUT__MX, CYREG_LUT3_MX
.set Comp_1_ctComp__LUT__SR, CYREG_LUT_SR
.set Comp_1_ctComp__LUT__SR_MASK, 0x08
.set Comp_1_ctComp__LUT__SR_SHIFT, 3
.set Comp_1_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set Comp_1_ctComp__PM_ACT_MSK, 0x08
.set Comp_1_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set Comp_1_ctComp__PM_STBY_MSK, 0x08
.set Comp_1_ctComp__SW0, CYREG_CMP3_SW0
.set Comp_1_ctComp__SW2, CYREG_CMP3_SW2
.set Comp_1_ctComp__SW3, CYREG_CMP3_SW3
.set Comp_1_ctComp__SW4, CYREG_CMP3_SW4
.set Comp_1_ctComp__SW6, CYREG_CMP3_SW6
.set Comp_1_ctComp__TR0, CYREG_CMP3_TR0
.set Comp_1_ctComp__TR1, CYREG_CMP3_TR1
.set Comp_1_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP3_TR0
.set Comp_1_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
.set Comp_1_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP3_TR1
.set Comp_1_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
.set Comp_1_ctComp__WRK, CYREG_CMP_WRK
.set Comp_1_ctComp__WRK_MASK, 0x08
.set Comp_1_ctComp__WRK_SHIFT, 3

/* Comp_2 */
.set Comp_2_ctComp__CLK, CYREG_CMP2_CLK
.set Comp_2_ctComp__CMP_MASK, 0x04
.set Comp_2_ctComp__CMP_NUMBER, 2
.set Comp_2_ctComp__CR, CYREG_CMP2_CR
.set Comp_2_ctComp__LUT__CR, CYREG_LUT2_CR
.set Comp_2_ctComp__LUT__MSK, CYREG_LUT_MSK
.set Comp_2_ctComp__LUT__MSK_MASK, 0x04
.set Comp_2_ctComp__LUT__MSK_SHIFT, 2
.set Comp_2_ctComp__LUT__MX, CYREG_LUT2_MX
.set Comp_2_ctComp__LUT__SR, CYREG_LUT_SR
.set Comp_2_ctComp__LUT__SR_MASK, 0x04
.set Comp_2_ctComp__LUT__SR_SHIFT, 2
.set Comp_2_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set Comp_2_ctComp__PM_ACT_MSK, 0x04
.set Comp_2_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set Comp_2_ctComp__PM_STBY_MSK, 0x04
.set Comp_2_ctComp__SW0, CYREG_CMP2_SW0
.set Comp_2_ctComp__SW2, CYREG_CMP2_SW2
.set Comp_2_ctComp__SW3, CYREG_CMP2_SW3
.set Comp_2_ctComp__SW4, CYREG_CMP2_SW4
.set Comp_2_ctComp__SW6, CYREG_CMP2_SW6
.set Comp_2_ctComp__TR0, CYREG_CMP2_TR0
.set Comp_2_ctComp__TR1, CYREG_CMP2_TR1
.set Comp_2_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP2_TR0
.set Comp_2_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
.set Comp_2_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP2_TR1
.set Comp_2_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
.set Comp_2_ctComp__WRK, CYREG_CMP_WRK
.set Comp_2_ctComp__WRK_MASK, 0x04
.set Comp_2_ctComp__WRK_SHIFT, 2

/* Comp_3 */
.set Comp_3_ctComp__CLK, CYREG_CMP1_CLK
.set Comp_3_ctComp__CMP_MASK, 0x02
.set Comp_3_ctComp__CMP_NUMBER, 1
.set Comp_3_ctComp__CR, CYREG_CMP1_CR
.set Comp_3_ctComp__LUT__CR, CYREG_LUT1_CR
.set Comp_3_ctComp__LUT__MSK, CYREG_LUT_MSK
.set Comp_3_ctComp__LUT__MSK_MASK, 0x02
.set Comp_3_ctComp__LUT__MSK_SHIFT, 1
.set Comp_3_ctComp__LUT__MX, CYREG_LUT1_MX
.set Comp_3_ctComp__LUT__SR, CYREG_LUT_SR
.set Comp_3_ctComp__LUT__SR_MASK, 0x02
.set Comp_3_ctComp__LUT__SR_SHIFT, 1
.set Comp_3_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set Comp_3_ctComp__PM_ACT_MSK, 0x02
.set Comp_3_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set Comp_3_ctComp__PM_STBY_MSK, 0x02
.set Comp_3_ctComp__SW0, CYREG_CMP1_SW0
.set Comp_3_ctComp__SW2, CYREG_CMP1_SW2
.set Comp_3_ctComp__SW3, CYREG_CMP1_SW3
.set Comp_3_ctComp__SW4, CYREG_CMP1_SW4
.set Comp_3_ctComp__SW6, CYREG_CMP1_SW6
.set Comp_3_ctComp__TR0, CYREG_CMP1_TR0
.set Comp_3_ctComp__TR1, CYREG_CMP1_TR1
.set Comp_3_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP1_TR0
.set Comp_3_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
.set Comp_3_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP1_TR1
.set Comp_3_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
.set Comp_3_ctComp__WRK, CYREG_CMP_WRK
.set Comp_3_ctComp__WRK_MASK, 0x02
.set Comp_3_ctComp__WRK_SHIFT, 1

/* Sin_M1 */
.set Sin_M1__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Sin_M1__0__MASK, 0x01
.set Sin_M1__0__PC, CYREG_PRT3_PC0
.set Sin_M1__0__PORT, 3
.set Sin_M1__0__SHIFT, 0
.set Sin_M1__AG, CYREG_PRT3_AG
.set Sin_M1__AMUX, CYREG_PRT3_AMUX
.set Sin_M1__BIE, CYREG_PRT3_BIE
.set Sin_M1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Sin_M1__BYP, CYREG_PRT3_BYP
.set Sin_M1__CTL, CYREG_PRT3_CTL
.set Sin_M1__DM0, CYREG_PRT3_DM0
.set Sin_M1__DM1, CYREG_PRT3_DM1
.set Sin_M1__DM2, CYREG_PRT3_DM2
.set Sin_M1__DR, CYREG_PRT3_DR
.set Sin_M1__INP_DIS, CYREG_PRT3_INP_DIS
.set Sin_M1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Sin_M1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Sin_M1__LCD_EN, CYREG_PRT3_LCD_EN
.set Sin_M1__MASK, 0x01
.set Sin_M1__PORT, 3
.set Sin_M1__PRT, CYREG_PRT3_PRT
.set Sin_M1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Sin_M1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Sin_M1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Sin_M1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Sin_M1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Sin_M1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Sin_M1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Sin_M1__PS, CYREG_PRT3_PS
.set Sin_M1__SHIFT, 0
.set Sin_M1__SLW, CYREG_PRT3_SLW

/* Sin_M2 */
.set Sin_M2__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set Sin_M2__0__MASK, 0x02
.set Sin_M2__0__PC, CYREG_PRT3_PC1
.set Sin_M2__0__PORT, 3
.set Sin_M2__0__SHIFT, 1
.set Sin_M2__AG, CYREG_PRT3_AG
.set Sin_M2__AMUX, CYREG_PRT3_AMUX
.set Sin_M2__BIE, CYREG_PRT3_BIE
.set Sin_M2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Sin_M2__BYP, CYREG_PRT3_BYP
.set Sin_M2__CTL, CYREG_PRT3_CTL
.set Sin_M2__DM0, CYREG_PRT3_DM0
.set Sin_M2__DM1, CYREG_PRT3_DM1
.set Sin_M2__DM2, CYREG_PRT3_DM2
.set Sin_M2__DR, CYREG_PRT3_DR
.set Sin_M2__INP_DIS, CYREG_PRT3_INP_DIS
.set Sin_M2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Sin_M2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Sin_M2__LCD_EN, CYREG_PRT3_LCD_EN
.set Sin_M2__MASK, 0x02
.set Sin_M2__PORT, 3
.set Sin_M2__PRT, CYREG_PRT3_PRT
.set Sin_M2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Sin_M2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Sin_M2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Sin_M2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Sin_M2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Sin_M2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Sin_M2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Sin_M2__PS, CYREG_PRT3_PS
.set Sin_M2__SHIFT, 1
.set Sin_M2__SLW, CYREG_PRT3_SLW

/* Sout_L */
.set Sout_L__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set Sout_L__0__MASK, 0x04
.set Sout_L__0__PC, CYREG_PRT0_PC2
.set Sout_L__0__PORT, 0
.set Sout_L__0__SHIFT, 2
.set Sout_L__AG, CYREG_PRT0_AG
.set Sout_L__AMUX, CYREG_PRT0_AMUX
.set Sout_L__BIE, CYREG_PRT0_BIE
.set Sout_L__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Sout_L__BYP, CYREG_PRT0_BYP
.set Sout_L__CTL, CYREG_PRT0_CTL
.set Sout_L__DM0, CYREG_PRT0_DM0
.set Sout_L__DM1, CYREG_PRT0_DM1
.set Sout_L__DM2, CYREG_PRT0_DM2
.set Sout_L__DR, CYREG_PRT0_DR
.set Sout_L__INP_DIS, CYREG_PRT0_INP_DIS
.set Sout_L__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Sout_L__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Sout_L__LCD_EN, CYREG_PRT0_LCD_EN
.set Sout_L__MASK, 0x04
.set Sout_L__PORT, 0
.set Sout_L__PRT, CYREG_PRT0_PRT
.set Sout_L__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Sout_L__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Sout_L__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Sout_L__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Sout_L__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Sout_L__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Sout_L__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Sout_L__PS, CYREG_PRT0_PS
.set Sout_L__SHIFT, 2
.set Sout_L__SLW, CYREG_PRT0_SLW

/* Sout_R */
.set Sout_R__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set Sout_R__0__MASK, 0x08
.set Sout_R__0__PC, CYREG_PRT0_PC3
.set Sout_R__0__PORT, 0
.set Sout_R__0__SHIFT, 3
.set Sout_R__AG, CYREG_PRT0_AG
.set Sout_R__AMUX, CYREG_PRT0_AMUX
.set Sout_R__BIE, CYREG_PRT0_BIE
.set Sout_R__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Sout_R__BYP, CYREG_PRT0_BYP
.set Sout_R__CTL, CYREG_PRT0_CTL
.set Sout_R__DM0, CYREG_PRT0_DM0
.set Sout_R__DM1, CYREG_PRT0_DM1
.set Sout_R__DM2, CYREG_PRT0_DM2
.set Sout_R__DR, CYREG_PRT0_DR
.set Sout_R__INP_DIS, CYREG_PRT0_INP_DIS
.set Sout_R__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Sout_R__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Sout_R__LCD_EN, CYREG_PRT0_LCD_EN
.set Sout_R__MASK, 0x08
.set Sout_R__PORT, 0
.set Sout_R__PRT, CYREG_PRT0_PRT
.set Sout_R__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Sout_R__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Sout_R__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Sout_R__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Sout_R__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Sout_R__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Sout_R__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Sout_R__PS, CYREG_PRT0_PS
.set Sout_R__SHIFT, 3
.set Sout_R__SLW, CYREG_PRT0_SLW

/* Sout_M1 */
.set Sout_M1__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Sout_M1__0__MASK, 0x01
.set Sout_M1__0__PC, CYREG_PRT0_PC0
.set Sout_M1__0__PORT, 0
.set Sout_M1__0__SHIFT, 0
.set Sout_M1__AG, CYREG_PRT0_AG
.set Sout_M1__AMUX, CYREG_PRT0_AMUX
.set Sout_M1__BIE, CYREG_PRT0_BIE
.set Sout_M1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Sout_M1__BYP, CYREG_PRT0_BYP
.set Sout_M1__CTL, CYREG_PRT0_CTL
.set Sout_M1__DM0, CYREG_PRT0_DM0
.set Sout_M1__DM1, CYREG_PRT0_DM1
.set Sout_M1__DM2, CYREG_PRT0_DM2
.set Sout_M1__DR, CYREG_PRT0_DR
.set Sout_M1__INP_DIS, CYREG_PRT0_INP_DIS
.set Sout_M1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Sout_M1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Sout_M1__LCD_EN, CYREG_PRT0_LCD_EN
.set Sout_M1__MASK, 0x01
.set Sout_M1__PORT, 0
.set Sout_M1__PRT, CYREG_PRT0_PRT
.set Sout_M1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Sout_M1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Sout_M1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Sout_M1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Sout_M1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Sout_M1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Sout_M1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Sout_M1__PS, CYREG_PRT0_PS
.set Sout_M1__SHIFT, 0
.set Sout_M1__SLW, CYREG_PRT0_SLW

/* Sout_M2 */
.set Sout_M2__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set Sout_M2__0__MASK, 0x02
.set Sout_M2__0__PC, CYREG_PRT0_PC1
.set Sout_M2__0__PORT, 0
.set Sout_M2__0__SHIFT, 1
.set Sout_M2__AG, CYREG_PRT0_AG
.set Sout_M2__AMUX, CYREG_PRT0_AMUX
.set Sout_M2__BIE, CYREG_PRT0_BIE
.set Sout_M2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Sout_M2__BYP, CYREG_PRT0_BYP
.set Sout_M2__CTL, CYREG_PRT0_CTL
.set Sout_M2__DM0, CYREG_PRT0_DM0
.set Sout_M2__DM1, CYREG_PRT0_DM1
.set Sout_M2__DM2, CYREG_PRT0_DM2
.set Sout_M2__DR, CYREG_PRT0_DR
.set Sout_M2__INP_DIS, CYREG_PRT0_INP_DIS
.set Sout_M2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Sout_M2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Sout_M2__LCD_EN, CYREG_PRT0_LCD_EN
.set Sout_M2__MASK, 0x02
.set Sout_M2__PORT, 0
.set Sout_M2__PRT, CYREG_PRT0_PRT
.set Sout_M2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Sout_M2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Sout_M2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Sout_M2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Sout_M2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Sout_M2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Sout_M2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Sout_M2__PS, CYREG_PRT0_PS
.set Sout_M2__SHIFT, 1
.set Sout_M2__SLW, CYREG_PRT0_SLW

/* Timer_1 */
.set Timer_1_TimerHW__CAP0, CYREG_TMR2_CAP0
.set Timer_1_TimerHW__CAP1, CYREG_TMR2_CAP1
.set Timer_1_TimerHW__CFG0, CYREG_TMR2_CFG0
.set Timer_1_TimerHW__CFG1, CYREG_TMR2_CFG1
.set Timer_1_TimerHW__CFG2, CYREG_TMR2_CFG2
.set Timer_1_TimerHW__CNT_CMP0, CYREG_TMR2_CNT_CMP0
.set Timer_1_TimerHW__CNT_CMP1, CYREG_TMR2_CNT_CMP1
.set Timer_1_TimerHW__PER0, CYREG_TMR2_PER0
.set Timer_1_TimerHW__PER1, CYREG_TMR2_PER1
.set Timer_1_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_1_TimerHW__PM_ACT_MSK, 0x04
.set Timer_1_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_1_TimerHW__PM_STBY_MSK, 0x04
.set Timer_1_TimerHW__RT0, CYREG_TMR2_RT0
.set Timer_1_TimerHW__RT1, CYREG_TMR2_RT1
.set Timer_1_TimerHW__SR0, CYREG_TMR2_SR0

/* ENCD_A_1 */
.set ENCD_A_1__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set ENCD_A_1__0__MASK, 0x20
.set ENCD_A_1__0__PC, CYREG_PRT12_PC5
.set ENCD_A_1__0__PORT, 12
.set ENCD_A_1__0__SHIFT, 5
.set ENCD_A_1__AG, CYREG_PRT12_AG
.set ENCD_A_1__BIE, CYREG_PRT12_BIE
.set ENCD_A_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set ENCD_A_1__BYP, CYREG_PRT12_BYP
.set ENCD_A_1__DM0, CYREG_PRT12_DM0
.set ENCD_A_1__DM1, CYREG_PRT12_DM1
.set ENCD_A_1__DM2, CYREG_PRT12_DM2
.set ENCD_A_1__DR, CYREG_PRT12_DR
.set ENCD_A_1__INP_DIS, CYREG_PRT12_INP_DIS
.set ENCD_A_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set ENCD_A_1__MASK, 0x20
.set ENCD_A_1__PORT, 12
.set ENCD_A_1__PRT, CYREG_PRT12_PRT
.set ENCD_A_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set ENCD_A_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set ENCD_A_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set ENCD_A_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set ENCD_A_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set ENCD_A_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set ENCD_A_1__PS, CYREG_PRT12_PS
.set ENCD_A_1__SHIFT, 5
.set ENCD_A_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set ENCD_A_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set ENCD_A_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set ENCD_A_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set ENCD_A_1__SLW, CYREG_PRT12_SLW

/* ENCD_A_2 */
.set ENCD_A_2__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set ENCD_A_2__0__MASK, 0x40
.set ENCD_A_2__0__PC, CYREG_PRT12_PC6
.set ENCD_A_2__0__PORT, 12
.set ENCD_A_2__0__SHIFT, 6
.set ENCD_A_2__AG, CYREG_PRT12_AG
.set ENCD_A_2__BIE, CYREG_PRT12_BIE
.set ENCD_A_2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set ENCD_A_2__BYP, CYREG_PRT12_BYP
.set ENCD_A_2__DM0, CYREG_PRT12_DM0
.set ENCD_A_2__DM1, CYREG_PRT12_DM1
.set ENCD_A_2__DM2, CYREG_PRT12_DM2
.set ENCD_A_2__DR, CYREG_PRT12_DR
.set ENCD_A_2__INP_DIS, CYREG_PRT12_INP_DIS
.set ENCD_A_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set ENCD_A_2__MASK, 0x40
.set ENCD_A_2__PORT, 12
.set ENCD_A_2__PRT, CYREG_PRT12_PRT
.set ENCD_A_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set ENCD_A_2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set ENCD_A_2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set ENCD_A_2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set ENCD_A_2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set ENCD_A_2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set ENCD_A_2__PS, CYREG_PRT12_PS
.set ENCD_A_2__SHIFT, 6
.set ENCD_A_2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set ENCD_A_2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set ENCD_A_2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set ENCD_A_2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set ENCD_A_2__SLW, CYREG_PRT12_SLW

/* ENCD_B_1 */
.set ENCD_B_1__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set ENCD_B_1__0__MASK, 0x40
.set ENCD_B_1__0__PC, CYREG_PRT3_PC6
.set ENCD_B_1__0__PORT, 3
.set ENCD_B_1__0__SHIFT, 6
.set ENCD_B_1__AG, CYREG_PRT3_AG
.set ENCD_B_1__AMUX, CYREG_PRT3_AMUX
.set ENCD_B_1__BIE, CYREG_PRT3_BIE
.set ENCD_B_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set ENCD_B_1__BYP, CYREG_PRT3_BYP
.set ENCD_B_1__CTL, CYREG_PRT3_CTL
.set ENCD_B_1__DM0, CYREG_PRT3_DM0
.set ENCD_B_1__DM1, CYREG_PRT3_DM1
.set ENCD_B_1__DM2, CYREG_PRT3_DM2
.set ENCD_B_1__DR, CYREG_PRT3_DR
.set ENCD_B_1__INP_DIS, CYREG_PRT3_INP_DIS
.set ENCD_B_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set ENCD_B_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set ENCD_B_1__LCD_EN, CYREG_PRT3_LCD_EN
.set ENCD_B_1__MASK, 0x40
.set ENCD_B_1__PORT, 3
.set ENCD_B_1__PRT, CYREG_PRT3_PRT
.set ENCD_B_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set ENCD_B_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set ENCD_B_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set ENCD_B_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set ENCD_B_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set ENCD_B_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set ENCD_B_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set ENCD_B_1__PS, CYREG_PRT3_PS
.set ENCD_B_1__SHIFT, 6
.set ENCD_B_1__SLW, CYREG_PRT3_SLW

/* ENCD_B_2 */
.set ENCD_B_2__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set ENCD_B_2__0__MASK, 0x80
.set ENCD_B_2__0__PC, CYREG_PRT3_PC7
.set ENCD_B_2__0__PORT, 3
.set ENCD_B_2__0__SHIFT, 7
.set ENCD_B_2__AG, CYREG_PRT3_AG
.set ENCD_B_2__AMUX, CYREG_PRT3_AMUX
.set ENCD_B_2__BIE, CYREG_PRT3_BIE
.set ENCD_B_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set ENCD_B_2__BYP, CYREG_PRT3_BYP
.set ENCD_B_2__CTL, CYREG_PRT3_CTL
.set ENCD_B_2__DM0, CYREG_PRT3_DM0
.set ENCD_B_2__DM1, CYREG_PRT3_DM1
.set ENCD_B_2__DM2, CYREG_PRT3_DM2
.set ENCD_B_2__DR, CYREG_PRT3_DR
.set ENCD_B_2__INP_DIS, CYREG_PRT3_INP_DIS
.set ENCD_B_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set ENCD_B_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set ENCD_B_2__LCD_EN, CYREG_PRT3_LCD_EN
.set ENCD_B_2__MASK, 0x80
.set ENCD_B_2__PORT, 3
.set ENCD_B_2__PRT, CYREG_PRT3_PRT
.set ENCD_B_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set ENCD_B_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set ENCD_B_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set ENCD_B_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set ENCD_B_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set ENCD_B_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set ENCD_B_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set ENCD_B_2__PS, CYREG_PRT3_PS
.set ENCD_B_2__SHIFT, 7
.set ENCD_B_2__SLW, CYREG_PRT3_SLW

/* comp_clk */
.set comp_clk__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set comp_clk__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set comp_clk__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set comp_clk__CFG2_SRC_SEL_MASK, 0x07
.set comp_clk__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set comp_clk__CFG3_PHASE_DLY_MASK, 0x0F
.set comp_clk__INDEX, 0x00
.set comp_clk__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set comp_clk__PM_ACT_MSK, 0x01
.set comp_clk__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set comp_clk__PM_STBY_MSK, 0x01

/* Clock_PWM */
.set Clock_PWM__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_PWM__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_PWM__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_PWM__CFG2_SRC_SEL_MASK, 0x07
.set Clock_PWM__INDEX, 0x02
.set Clock_PWM__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_PWM__PM_ACT_MSK, 0x04
.set Clock_PWM__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_PWM__PM_STBY_MSK, 0x04

/* Clock_QENC */
.set Clock_QENC__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_QENC__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_QENC__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_QENC__CFG2_SRC_SEL_MASK, 0x07
.set Clock_QENC__INDEX, 0x00
.set Clock_QENC__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_QENC__PM_ACT_MSK, 0x01
.set Clock_QENC__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_QENC__PM_STBY_MSK, 0x01

/* QuadDec_M1 */
.set QuadDec_M1_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDec_M1_bQuadDec_Stsreg__0__POS, 0
.set QuadDec_M1_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDec_M1_bQuadDec_Stsreg__1__POS, 1
.set QuadDec_M1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set QuadDec_M1_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set QuadDec_M1_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDec_M1_bQuadDec_Stsreg__2__POS, 2
.set QuadDec_M1_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDec_M1_bQuadDec_Stsreg__3__POS, 3
.set QuadDec_M1_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDec_M1_bQuadDec_Stsreg__MASK_REG, CYREG_B1_UDB04_MSK
.set QuadDec_M1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set QuadDec_M1_bQuadDec_Stsreg__STATUS_REG, CYREG_B1_UDB04_ST
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B1_UDB06_CTL
.set QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B1_UDB06_MSK
.set QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB06_MSK
.set QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB06_ST
.set QuadDec_M1_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set QuadDec_M1_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set QuadDec_M1_isr__INTC_MASK, 0x01
.set QuadDec_M1_isr__INTC_NUMBER, 0
.set QuadDec_M1_isr__INTC_PRIOR_NUM, 7
.set QuadDec_M1_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set QuadDec_M1_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set QuadDec_M1_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* QuadDec_M2 */
.set QuadDec_M2_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDec_M2_bQuadDec_Stsreg__0__POS, 0
.set QuadDec_M2_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDec_M2_bQuadDec_Stsreg__1__POS, 1
.set QuadDec_M2_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set QuadDec_M2_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set QuadDec_M2_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDec_M2_bQuadDec_Stsreg__2__POS, 2
.set QuadDec_M2_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDec_M2_bQuadDec_Stsreg__3__POS, 3
.set QuadDec_M2_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDec_M2_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB07_MSK
.set QuadDec_M2_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set QuadDec_M2_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set QuadDec_M2_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set QuadDec_M2_bQuadDec_Stsreg__STATUS_CNT_REG, CYREG_B0_UDB07_ST_CTL
.set QuadDec_M2_bQuadDec_Stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB07_ST_CTL
.set QuadDec_M2_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB07_ST
.set QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB00_A0
.set QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB00_A1
.set QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB00_D0
.set QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB00_D1
.set QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB00_F0
.set QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB00_F1
.set QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB01_A0
.set QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB01_A1
.set QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB01_D0
.set QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB01_D1
.set QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB01_F0
.set QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB01_F1
.set QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB07_CTL
.set QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB07_MSK
.set QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB02_MSK
.set QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB02_ST
.set QuadDec_M2_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set QuadDec_M2_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set QuadDec_M2_isr__INTC_MASK, 0x02
.set QuadDec_M2_isr__INTC_NUMBER, 1
.set QuadDec_M2_isr__INTC_PRIOR_NUM, 7
.set QuadDec_M2_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set QuadDec_M2_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set QuadDec_M2_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* timer_clock_1 */
.set timer_clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set timer_clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set timer_clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set timer_clock_1__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock_1__INDEX, 0x01
.set timer_clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock_1__PM_ACT_MSK, 0x02
.set timer_clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock_1__PM_STBY_MSK, 0x02

/* GlitchFilter_1 */
.set GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set GlitchFilter_1_genblk2_Counter0_DP_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set GlitchFilter_1_genblk2_Counter0_DP_u0__A0_REG, CYREG_B0_UDB02_A0
.set GlitchFilter_1_genblk2_Counter0_DP_u0__A1_REG, CYREG_B0_UDB02_A1
.set GlitchFilter_1_genblk2_Counter0_DP_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set GlitchFilter_1_genblk2_Counter0_DP_u0__D0_REG, CYREG_B0_UDB02_D0
.set GlitchFilter_1_genblk2_Counter0_DP_u0__D1_REG, CYREG_B0_UDB02_D1
.set GlitchFilter_1_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set GlitchFilter_1_genblk2_Counter0_DP_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set GlitchFilter_1_genblk2_Counter0_DP_u0__F0_REG, CYREG_B0_UDB02_F0
.set GlitchFilter_1_genblk2_Counter0_DP_u0__F1_REG, CYREG_B0_UDB02_F1

/* GlitchFilter_2 */
.set GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set GlitchFilter_2_genblk2_Counter0_DP_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set GlitchFilter_2_genblk2_Counter0_DP_u0__A0_REG, CYREG_B0_UDB05_A0
.set GlitchFilter_2_genblk2_Counter0_DP_u0__A1_REG, CYREG_B0_UDB05_A1
.set GlitchFilter_2_genblk2_Counter0_DP_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set GlitchFilter_2_genblk2_Counter0_DP_u0__D0_REG, CYREG_B0_UDB05_D0
.set GlitchFilter_2_genblk2_Counter0_DP_u0__D1_REG, CYREG_B0_UDB05_D1
.set GlitchFilter_2_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set GlitchFilter_2_genblk2_Counter0_DP_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set GlitchFilter_2_genblk2_Counter0_DP_u0__F0_REG, CYREG_B0_UDB05_F0
.set GlitchFilter_2_genblk2_Counter0_DP_u0__F1_REG, CYREG_B0_UDB05_F1

/* GlitchFilter_3 */
.set GlitchFilter_3_genblk2_Counter0_DP_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set GlitchFilter_3_genblk2_Counter0_DP_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set GlitchFilter_3_genblk2_Counter0_DP_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set GlitchFilter_3_genblk2_Counter0_DP_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set GlitchFilter_3_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set GlitchFilter_3_genblk2_Counter0_DP_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set GlitchFilter_3_genblk2_Counter0_DP_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set GlitchFilter_3_genblk2_Counter0_DP_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set GlitchFilter_3_genblk2_Counter0_DP_u0__A0_REG, CYREG_B1_UDB06_A0
.set GlitchFilter_3_genblk2_Counter0_DP_u0__A1_REG, CYREG_B1_UDB06_A1
.set GlitchFilter_3_genblk2_Counter0_DP_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set GlitchFilter_3_genblk2_Counter0_DP_u0__D0_REG, CYREG_B1_UDB06_D0
.set GlitchFilter_3_genblk2_Counter0_DP_u0__D1_REG, CYREG_B1_UDB06_D1
.set GlitchFilter_3_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set GlitchFilter_3_genblk2_Counter0_DP_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set GlitchFilter_3_genblk2_Counter0_DP_u0__F0_REG, CYREG_B1_UDB06_F0
.set GlitchFilter_3_genblk2_Counter0_DP_u0__F1_REG, CYREG_B1_UDB06_F1
.set GlitchFilter_3_genblk2_Counter0_DP_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set GlitchFilter_3_genblk2_Counter0_DP_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL

/* GlitchFilter_4 */
.set GlitchFilter_4_genblk2_Counter0_DP_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set GlitchFilter_4_genblk2_Counter0_DP_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set GlitchFilter_4_genblk2_Counter0_DP_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set GlitchFilter_4_genblk2_Counter0_DP_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set GlitchFilter_4_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set GlitchFilter_4_genblk2_Counter0_DP_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set GlitchFilter_4_genblk2_Counter0_DP_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set GlitchFilter_4_genblk2_Counter0_DP_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set GlitchFilter_4_genblk2_Counter0_DP_u0__A0_REG, CYREG_B0_UDB04_A0
.set GlitchFilter_4_genblk2_Counter0_DP_u0__A1_REG, CYREG_B0_UDB04_A1
.set GlitchFilter_4_genblk2_Counter0_DP_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set GlitchFilter_4_genblk2_Counter0_DP_u0__D0_REG, CYREG_B0_UDB04_D0
.set GlitchFilter_4_genblk2_Counter0_DP_u0__D1_REG, CYREG_B0_UDB04_D1
.set GlitchFilter_4_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set GlitchFilter_4_genblk2_Counter0_DP_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set GlitchFilter_4_genblk2_Counter0_DP_u0__F0_REG, CYREG_B0_UDB04_F0
.set GlitchFilter_4_genblk2_Counter0_DP_u0__F1_REG, CYREG_B0_UDB04_F1
.set GlitchFilter_4_genblk2_Counter0_DP_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set GlitchFilter_4_genblk2_Counter0_DP_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL

/* CONTROL_ENABLE_0 */
.set CONTROL_ENABLE_0_Sync_ctrl_reg__0__MASK, 0x01
.set CONTROL_ENABLE_0_Sync_ctrl_reg__0__POS, 0
.set CONTROL_ENABLE_0_Sync_ctrl_reg__1__MASK, 0x02
.set CONTROL_ENABLE_0_Sync_ctrl_reg__1__POS, 1
.set CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set CONTROL_ENABLE_0_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set CONTROL_ENABLE_0_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set CONTROL_ENABLE_0_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set CONTROL_ENABLE_0_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB04_CTL
.set CONTROL_ENABLE_0_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set CONTROL_ENABLE_0_Sync_ctrl_reg__MASK, 0x03
.set CONTROL_ENABLE_0_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set CONTROL_ENABLE_0_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set CONTROL_ENABLE_0_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB04_MSK

/* CONTROL_DISABLE_1 */
.set CONTROL_DISABLE_1_Sync_ctrl_reg__0__MASK, 0x01
.set CONTROL_DISABLE_1_Sync_ctrl_reg__0__POS, 0
.set CONTROL_DISABLE_1_Sync_ctrl_reg__1__MASK, 0x02
.set CONTROL_DISABLE_1_Sync_ctrl_reg__1__POS, 1
.set CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set CONTROL_DISABLE_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set CONTROL_DISABLE_1_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set CONTROL_DISABLE_1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set CONTROL_DISABLE_1_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB07_CTL
.set CONTROL_DISABLE_1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set CONTROL_DISABLE_1_Sync_ctrl_reg__MASK, 0x03
.set CONTROL_DISABLE_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set CONTROL_DISABLE_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set CONTROL_DISABLE_1_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB07_MSK

/* CONTROL_DISABLE_2 */
.set CONTROL_DISABLE_2_Sync_ctrl_reg__0__MASK, 0x01
.set CONTROL_DISABLE_2_Sync_ctrl_reg__0__POS, 0
.set CONTROL_DISABLE_2_Sync_ctrl_reg__1__MASK, 0x02
.set CONTROL_DISABLE_2_Sync_ctrl_reg__1__POS, 1
.set CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set CONTROL_DISABLE_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set CONTROL_DISABLE_2_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set CONTROL_DISABLE_2_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set CONTROL_DISABLE_2_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB05_CTL
.set CONTROL_DISABLE_2_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set CONTROL_DISABLE_2_Sync_ctrl_reg__MASK, 0x03
.set CONTROL_DISABLE_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set CONTROL_DISABLE_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set CONTROL_DISABLE_2_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB05_MSK

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 48000000
.set BCLK__BUS_CLK__KHZ, 48000
.set BCLK__BUS_CLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00080003
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
