vendor_name = ModelSim
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/giro_final.smf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/cte1.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/control_prueba.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/ADC_tutorial.smf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/giro_nuevo.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/giro_nuevo.smf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/giroviejo.smf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_1celda_sim.bdf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/sumador_4bits.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Sistema_De_Orientacion.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Sistema_De_Orientacion.smf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/Prueba_de_Linea.bdf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Detector_Cambio_Casilla.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Detector_Cambio_Casilla.smf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Sistema_De_Control_Prueba.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/giro.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/prueba_motores.bdf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/Main_Esquematico.bdf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/subsistema_3.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/subsistema_1.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Comparador.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/altera_up_avalon_adv_adc.v
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/adc_adc_mega_0.v
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/adc.vhd
source_file = 1, Bloque_ADC_Controller/ADC_tutorial.bdf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/PLL.qip
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/PLL.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/giro.smf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/subsistema_3.smf
source_file = 1, Bloque_ADC_Controller/Detector_Cambio_Casilla.smf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/pllauto.qip
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/pllauto.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/clockgeneral.qip
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/clockgeneral.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador_7600.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/prueba_Contador7600.vwf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Sistema_De_Control_Prueba.smf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/delay_5000.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/output_files/Waveform.vwf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/output_files/Chain1.cdf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/output_files/Chain2.cdf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/output_files/Chain3.cdf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/output_files/Chain4.cdf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador_10.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Waveform.vwf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador_6bits.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/output_files/contador_15200.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/comparador_paredes.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill.bdf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/mux_2x1_4bit.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Comparador_Celda.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/sumador_completo.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Waveform1.vwf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/FFD_4bits.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Main_prueba.bdf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/pared.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Waveform3.vwf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/generate_constant.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Waveform5.vwf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/cte_cero.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/pruebaflood.vwf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/paredes.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/pruebaparedes.bdf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/pruebaparedes.vwf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/mux_16x1_2bit.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Waveform6.vwf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/control.txt
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/control.vhd
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Waveform7.vwf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/db/ADC_tutorial.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/db/pllauto_altpll.v
source_file = 1, C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/db/clockgeneral_altpll.v
design_name = main
instance = comp, \inst1|adc_mega_0|ADC_CTRL|counter[0] , inst1|adc_mega_0|ADC_CTRL|counter[0], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|counter[4] , inst1|adc_mega_0|ADC_CTRL|counter[4], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|counter[5] , inst1|adc_mega_0|ADC_CTRL|counter[5], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|counter[6] , inst1|adc_mega_0|ADC_CTRL|counter[6], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|counter[7] , inst1|adc_mega_0|ADC_CTRL|counter[7], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|counter[0]~10 , inst1|adc_mega_0|ADC_CTRL|counter[0]~10, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|counter[3]~16 , inst1|adc_mega_0|ADC_CTRL|counter[3]~16, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|counter[4]~18 , inst1|adc_mega_0|ADC_CTRL|counter[4]~18, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|counter[5]~20 , inst1|adc_mega_0|ADC_CTRL|counter[5]~20, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|counter[6]~22 , inst1|adc_mega_0|ADC_CTRL|counter[6]~22, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|counter[7]~24 , inst1|adc_mega_0|ADC_CTRL|counter[7]~24, main, 1
instance = comp, \inst7|count[31] , inst7|count[31], main, 1
instance = comp, \inst7|count[6] , inst7|count[6], main, 1
instance = comp, \inst7|count[22] , inst7|count[22], main, 1
instance = comp, \inst7|count[27] , inst7|count[27], main, 1
instance = comp, \inst7|count[3] , inst7|count[3], main, 1
instance = comp, \inst7|count[3]~38 , inst7|count[3]~38, main, 1
instance = comp, \inst7|count[6]~44 , inst7|count[6]~44, main, 1
instance = comp, \inst7|count[22]~76 , inst7|count[22]~76, main, 1
instance = comp, \inst7|count[27]~86 , inst7|count[27]~86, main, 1
instance = comp, \inst7|count[30]~92 , inst7|count[30]~92, main, 1
instance = comp, \inst7|count[31]~94 , inst7|count[31]~94, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|Equal1~1 , inst1|adc_mega_0|ADC_CTRL|Equal1~1, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|Equal1~2 , inst1|adc_mega_0|ADC_CTRL|Equal1~2, main, 1
instance = comp, \inst52|Selector3~0 , inst52|Selector3~0, main, 1
instance = comp, \inst52|Selector0~0 , inst52|Selector0~0, main, 1
instance = comp, \inst21|fstate.ESTE , inst21|fstate.ESTE, main, 1
instance = comp, \inst1|adc_mega_0|CH0[9] , inst1|adc_mega_0|CH0[9], main, 1
instance = comp, \inst1|adc_mega_0|CH0[3] , inst1|adc_mega_0|CH0[3], main, 1
instance = comp, \inst1|adc_mega_0|CH0[0] , inst1|adc_mega_0|CH0[0], main, 1
instance = comp, \inst1|adc_mega_0|CH0[1] , inst1|adc_mega_0|CH0[1], main, 1
instance = comp, \inst6|LessThan0~0 , inst6|LessThan0~0, main, 1
instance = comp, \inst1|adc_mega_0|CH0[6] , inst1|adc_mega_0|CH0[6], main, 1
instance = comp, \inst1|adc_mega_0|CH1[11] , inst1|adc_mega_0|CH1[11], main, 1
instance = comp, \inst1|adc_mega_0|CH1[7] , inst1|adc_mega_0|CH1[7], main, 1
instance = comp, \inst1|adc_mega_0|CH1[4] , inst1|adc_mega_0|CH1[4], main, 1
instance = comp, \inst1|adc_mega_0|CH1[1] , inst1|adc_mega_0|CH1[1], main, 1
instance = comp, \inst6|LessThan3~0 , inst6|LessThan3~0, main, 1
instance = comp, \inst6|LessThan1~2 , inst6|LessThan1~2, main, 1
instance = comp, \inst6|D~1 , inst6|D~1, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[3] , inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[3], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|next_addr[0] , inst1|adc_mega_0|ADC_CTRL|next_addr[0], main, 1
instance = comp, \inst7|LessThan0~6 , inst7|LessThan0~6, main, 1
instance = comp, \inst21|fstate.NORTE_IDLE , inst21|fstate.NORTE_IDLE, main, 1
instance = comp, \inst21|Selector3~0 , inst21|Selector3~0, main, 1
instance = comp, \inst21|Selector2~0 , inst21|Selector2~0, main, 1
instance = comp, \inst21|Selector2~1 , inst21|Selector2~1, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading0[9] , inst1|adc_mega_0|ADC_CTRL|reading0[9], main, 1
instance = comp, \inst1|adc_mega_0|CH0~0 , inst1|adc_mega_0|CH0~0, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading0[10] , inst1|adc_mega_0|ADC_CTRL|reading0[10], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading0[3] , inst1|adc_mega_0|ADC_CTRL|reading0[3], main, 1
instance = comp, \inst1|adc_mega_0|CH0~2 , inst1|adc_mega_0|CH0~2, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading0[0] , inst1|adc_mega_0|ADC_CTRL|reading0[0], main, 1
instance = comp, \inst1|adc_mega_0|CH0~4 , inst1|adc_mega_0|CH0~4, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading0[1] , inst1|adc_mega_0|ADC_CTRL|reading0[1], main, 1
instance = comp, \inst1|adc_mega_0|CH0~5 , inst1|adc_mega_0|CH0~5, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading0[6] , inst1|adc_mega_0|ADC_CTRL|reading0[6], main, 1
instance = comp, \inst1|adc_mega_0|CH0~9 , inst1|adc_mega_0|CH0~9, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading0[11] , inst1|adc_mega_0|ADC_CTRL|reading0[11], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading1[11] , inst1|adc_mega_0|ADC_CTRL|reading1[11], main, 1
instance = comp, \inst1|adc_mega_0|CH1~3 , inst1|adc_mega_0|CH1~3, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading1[7] , inst1|adc_mega_0|ADC_CTRL|reading1[7], main, 1
instance = comp, \inst1|adc_mega_0|CH1~4 , inst1|adc_mega_0|CH1~4, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading1[4] , inst1|adc_mega_0|ADC_CTRL|reading1[4], main, 1
instance = comp, \inst1|adc_mega_0|CH1~6 , inst1|adc_mega_0|CH1~6, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading1[1] , inst1|adc_mega_0|ADC_CTRL|reading1[1], main, 1
instance = comp, \inst1|adc_mega_0|CH1~10 , inst1|adc_mega_0|CH1~10, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[2] , inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[2], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~3 , inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~3, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|Selector2~0 , inst1|adc_mega_0|ADC_CTRL|Selector2~0, main, 1
instance = comp, \inst21|fstate.NORTE , inst21|fstate.NORTE, main, 1
instance = comp, \inst21|Selector4~0 , inst21|Selector4~0, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|shift_reg[10] , inst1|adc_mega_0|ADC_CTRL|shift_reg[10], main, 1
instance = comp, \inst9|fin_contador , inst9|fin_contador, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[1] , inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[1], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~4 , inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~4, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~5 , inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~5, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~6 , inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~6, main, 1
instance = comp, \inst21|Selector0~0 , inst21|Selector0~0, main, 1
instance = comp, \inst21|Selector0~1 , inst21|Selector0~1, main, 1
instance = comp, \inst9|contando , inst9|contando, main, 1
instance = comp, \inst9|contador[3] , inst9|contador[3], main, 1
instance = comp, \inst9|contador[1] , inst9|contador[1], main, 1
instance = comp, \inst9|contador[2] , inst9|contador[2], main, 1
instance = comp, \inst9|fin_contador~0 , inst9|fin_contador~0, main, 1
instance = comp, \inst9|fin_contador~1 , inst9|fin_contador~1, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[0] , inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[0], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~7 , inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~7, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~8 , inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~8, main, 1
instance = comp, \inst9|process_0~0 , inst9|process_0~0, main, 1
instance = comp, \inst9|contador[3]~0 , inst9|contador[3]~0, main, 1
instance = comp, \inst9|contador[0] , inst9|contador[0], main, 1
instance = comp, \inst9|Add0~0 , inst9|Add0~0, main, 1
instance = comp, \inst9|contador[3]~1 , inst9|contador[3]~1, main, 1
instance = comp, \inst9|contador[3]~2 , inst9|contador[3]~2, main, 1
instance = comp, \inst9|contador[1]~3 , inst9|contador[1]~3, main, 1
instance = comp, \inst9|contador[2]~4 , inst9|contador[2]~4, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~9 , inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~9, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~10 , inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~10, main, 1
instance = comp, \inst9|contador[0]~5 , inst9|contador[0]~5, main, 1
instance = comp, \inst9|contando~2 , inst9|contando~2, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|next_addr[0]~0 , inst1|adc_mega_0|ADC_CTRL|next_addr[0]~0, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading0[1]~feeder , inst1|adc_mega_0|ADC_CTRL|reading0[1]~feeder, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading1[4]~feeder , inst1|adc_mega_0|ADC_CTRL|reading1[4]~feeder, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading0[6]~feeder , inst1|adc_mega_0|ADC_CTRL|reading0[6]~feeder, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading0[11]~feeder , inst1|adc_mega_0|ADC_CTRL|reading0[11]~feeder, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading1[11]~feeder , inst1|adc_mega_0|ADC_CTRL|reading1[11]~feeder, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading0[0]~feeder , inst1|adc_mega_0|ADC_CTRL|reading0[0]~feeder, main, 1
instance = comp, \ADC_DIN~output , ADC_DIN~output, main, 1
instance = comp, \ADC_SCLK~output , ADC_SCLK~output, main, 1
instance = comp, \ADC_CS_N~output , ADC_CS_N~output, main, 1
instance = comp, \M1I~output , M1I~output, main, 1
instance = comp, \girar~output , girar~output, main, 1
instance = comp, \dir_min[1]~output , dir_min[1]~output, main, 1
instance = comp, \dir_min[0]~output , dir_min[0]~output, main, 1
instance = comp, \orientacion[1]~output , orientacion[1]~output, main, 1
instance = comp, \orientacion[0]~output , orientacion[0]~output, main, 1
instance = comp, \izq_der~output , izq_der~output, main, 1
instance = comp, \FW~output , FW~output, main, 1
instance = comp, \M0I~output , M0I~output, main, 1
instance = comp, \M1D~output , M1D~output, main, 1
instance = comp, \M0D~output , M0D~output, main, 1
instance = comp, \veld~output , veld~output, main, 1
instance = comp, \veli~output , veli~output, main, 1
instance = comp, \clockgral~output , clockgral~output, main, 1
instance = comp, \Dir_Min12[1]~output , Dir_Min12[1]~output, main, 1
instance = comp, \Dir_Min12[0]~output , Dir_Min12[0]~output, main, 1
instance = comp, \Dir_Min13[1]~output , Dir_Min13[1]~output, main, 1
instance = comp, \Dir_Min13[0]~output , Dir_Min13[0]~output, main, 1
instance = comp, \Dir_Min14[1]~output , Dir_Min14[1]~output, main, 1
instance = comp, \Dir_Min14[0]~output , Dir_Min14[0]~output, main, 1
instance = comp, \Dir_Min15[1]~output , Dir_Min15[1]~output, main, 1
instance = comp, \Dir_Min15[0]~output , Dir_Min15[0]~output, main, 1
instance = comp, \Dir_Min2[1]~output , Dir_Min2[1]~output, main, 1
instance = comp, \Dir_Min2[0]~output , Dir_Min2[0]~output, main, 1
instance = comp, \Dir_Min3[1]~output , Dir_Min3[1]~output, main, 1
instance = comp, \Dir_Min3[0]~output , Dir_Min3[0]~output, main, 1
instance = comp, \Dir_Min4[1]~output , Dir_Min4[1]~output, main, 1
instance = comp, \Dir_Min4[0]~output , Dir_Min4[0]~output, main, 1
instance = comp, \Dir_Min5[1]~output , Dir_Min5[1]~output, main, 1
instance = comp, \Dir_Min5[0]~output , Dir_Min5[0]~output, main, 1
instance = comp, \Dir_Min6[1]~output , Dir_Min6[1]~output, main, 1
instance = comp, \Dir_Min6[0]~output , Dir_Min6[0]~output, main, 1
instance = comp, \Dir_Min7[1]~output , Dir_Min7[1]~output, main, 1
instance = comp, \Dir_Min7[0]~output , Dir_Min7[0]~output, main, 1
instance = comp, \Dir_Min8[1]~output , Dir_Min8[1]~output, main, 1
instance = comp, \Dir_Min8[0]~output , Dir_Min8[0]~output, main, 1
instance = comp, \Dir_Min9[1]~output , Dir_Min9[1]~output, main, 1
instance = comp, \Dir_Min9[0]~output , Dir_Min9[0]~output, main, 1
instance = comp, \Dir_Min_10_[1]~output , Dir_Min_10_[1]~output, main, 1
instance = comp, \Dir_Min_10_[0]~output , Dir_Min_10_[0]~output, main, 1
instance = comp, \Dir_Min_11_[1]~output , Dir_Min_11_[1]~output, main, 1
instance = comp, \Dir_Min_11_[0]~output , Dir_Min_11_[0]~output, main, 1
instance = comp, \Dir_Min_1_[1]~output , Dir_Min_1_[1]~output, main, 1
instance = comp, \Dir_Min_1_[0]~output , Dir_Min_1_[0]~output, main, 1
instance = comp, \LEDS[5]~output , LEDS[5]~output, main, 1
instance = comp, \LEDS[4]~output , LEDS[4]~output, main, 1
instance = comp, \LEDS[3]~output , LEDS[3]~output, main, 1
instance = comp, \LEDS[2]~output , LEDS[2]~output, main, 1
instance = comp, \LEDS[1]~output , LEDS[1]~output, main, 1
instance = comp, \LEDS[0]~output , LEDS[0]~output, main, 1
instance = comp, \Mi_Peso12[3]~output , Mi_Peso12[3]~output, main, 1
instance = comp, \Mi_Peso12[2]~output , Mi_Peso12[2]~output, main, 1
instance = comp, \Mi_Peso12[1]~output , Mi_Peso12[1]~output, main, 1
instance = comp, \Mi_Peso12[0]~output , Mi_Peso12[0]~output, main, 1
instance = comp, \Mi_Peso13[3]~output , Mi_Peso13[3]~output, main, 1
instance = comp, \Mi_Peso13[2]~output , Mi_Peso13[2]~output, main, 1
instance = comp, \Mi_Peso13[1]~output , Mi_Peso13[1]~output, main, 1
instance = comp, \Mi_Peso13[0]~output , Mi_Peso13[0]~output, main, 1
instance = comp, \Mi_Peso14[3]~output , Mi_Peso14[3]~output, main, 1
instance = comp, \Mi_Peso14[2]~output , Mi_Peso14[2]~output, main, 1
instance = comp, \Mi_Peso14[1]~output , Mi_Peso14[1]~output, main, 1
instance = comp, \Mi_Peso14[0]~output , Mi_Peso14[0]~output, main, 1
instance = comp, \Mi_Peso15[3]~output , Mi_Peso15[3]~output, main, 1
instance = comp, \Mi_Peso15[2]~output , Mi_Peso15[2]~output, main, 1
instance = comp, \Mi_Peso15[1]~output , Mi_Peso15[1]~output, main, 1
instance = comp, \Mi_Peso15[0]~output , Mi_Peso15[0]~output, main, 1
instance = comp, \Mi_Peso2[3]~output , Mi_Peso2[3]~output, main, 1
instance = comp, \Mi_Peso2[2]~output , Mi_Peso2[2]~output, main, 1
instance = comp, \Mi_Peso2[1]~output , Mi_Peso2[1]~output, main, 1
instance = comp, \Mi_Peso2[0]~output , Mi_Peso2[0]~output, main, 1
instance = comp, \Mi_Peso3[3]~output , Mi_Peso3[3]~output, main, 1
instance = comp, \Mi_Peso3[2]~output , Mi_Peso3[2]~output, main, 1
instance = comp, \Mi_Peso3[1]~output , Mi_Peso3[1]~output, main, 1
instance = comp, \Mi_Peso3[0]~output , Mi_Peso3[0]~output, main, 1
instance = comp, \Mi_Peso4[3]~output , Mi_Peso4[3]~output, main, 1
instance = comp, \Mi_Peso4[2]~output , Mi_Peso4[2]~output, main, 1
instance = comp, \Mi_Peso4[1]~output , Mi_Peso4[1]~output, main, 1
instance = comp, \Mi_Peso4[0]~output , Mi_Peso4[0]~output, main, 1
instance = comp, \Mi_Peso5[3]~output , Mi_Peso5[3]~output, main, 1
instance = comp, \Mi_Peso5[2]~output , Mi_Peso5[2]~output, main, 1
instance = comp, \Mi_Peso5[1]~output , Mi_Peso5[1]~output, main, 1
instance = comp, \Mi_Peso5[0]~output , Mi_Peso5[0]~output, main, 1
instance = comp, \Mi_Peso6[3]~output , Mi_Peso6[3]~output, main, 1
instance = comp, \Mi_Peso6[2]~output , Mi_Peso6[2]~output, main, 1
instance = comp, \Mi_Peso6[1]~output , Mi_Peso6[1]~output, main, 1
instance = comp, \Mi_Peso6[0]~output , Mi_Peso6[0]~output, main, 1
instance = comp, \Mi_Peso7[3]~output , Mi_Peso7[3]~output, main, 1
instance = comp, \Mi_Peso7[2]~output , Mi_Peso7[2]~output, main, 1
instance = comp, \Mi_Peso7[1]~output , Mi_Peso7[1]~output, main, 1
instance = comp, \Mi_Peso7[0]~output , Mi_Peso7[0]~output, main, 1
instance = comp, \Mi_Peso8[3]~output , Mi_Peso8[3]~output, main, 1
instance = comp, \Mi_Peso8[2]~output , Mi_Peso8[2]~output, main, 1
instance = comp, \Mi_Peso8[1]~output , Mi_Peso8[1]~output, main, 1
instance = comp, \Mi_Peso8[0]~output , Mi_Peso8[0]~output, main, 1
instance = comp, \Mi_Peso9[3]~output , Mi_Peso9[3]~output, main, 1
instance = comp, \Mi_Peso9[2]~output , Mi_Peso9[2]~output, main, 1
instance = comp, \Mi_Peso9[1]~output , Mi_Peso9[1]~output, main, 1
instance = comp, \Mi_Peso9[0]~output , Mi_Peso9[0]~output, main, 1
instance = comp, \Mi_Peso_0_[3]~output , Mi_Peso_0_[3]~output, main, 1
instance = comp, \Mi_Peso_0_[2]~output , Mi_Peso_0_[2]~output, main, 1
instance = comp, \Mi_Peso_0_[1]~output , Mi_Peso_0_[1]~output, main, 1
instance = comp, \Mi_Peso_0_[0]~output , Mi_Peso_0_[0]~output, main, 1
instance = comp, \Mi_Peso_10_[3]~output , Mi_Peso_10_[3]~output, main, 1
instance = comp, \Mi_Peso_10_[2]~output , Mi_Peso_10_[2]~output, main, 1
instance = comp, \Mi_Peso_10_[1]~output , Mi_Peso_10_[1]~output, main, 1
instance = comp, \Mi_Peso_10_[0]~output , Mi_Peso_10_[0]~output, main, 1
instance = comp, \Mi_Peso_11_[3]~output , Mi_Peso_11_[3]~output, main, 1
instance = comp, \Mi_Peso_11_[2]~output , Mi_Peso_11_[2]~output, main, 1
instance = comp, \Mi_Peso_11_[1]~output , Mi_Peso_11_[1]~output, main, 1
instance = comp, \Mi_Peso_11_[0]~output , Mi_Peso_11_[0]~output, main, 1
instance = comp, \Mi_Peso_1_[3]~output , Mi_Peso_1_[3]~output, main, 1
instance = comp, \Mi_Peso_1_[2]~output , Mi_Peso_1_[2]~output, main, 1
instance = comp, \Mi_Peso_1_[1]~output , Mi_Peso_1_[1]~output, main, 1
instance = comp, \Mi_Peso_1_[0]~output , Mi_Peso_1_[0]~output, main, 1
instance = comp, \clk0~input , clk0~input, main, 1
instance = comp, \inst|altpll_component|auto_generated|pll1 , inst|altpll_component|auto_generated|pll1, main, 1
instance = comp, \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|Selector0~0 , inst1|adc_mega_0|ADC_CTRL|Selector0~0, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|currState.waitState , inst1|adc_mega_0|ADC_CTRL|currState.waitState, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|always8~0 , inst1|adc_mega_0|ADC_CTRL|always8~0, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|currState.resetState~feeder , inst1|adc_mega_0|ADC_CTRL|currState.resetState~feeder, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|currState.resetState , inst1|adc_mega_0|ADC_CTRL|currState.resetState, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|Add2~1 , inst1|adc_mega_0|ADC_CTRL|Add2~1, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|next_addr[1] , inst1|adc_mega_0|ADC_CTRL|next_addr[1], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|address~2 , inst1|adc_mega_0|ADC_CTRL|address~2, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|address[1]~1 , inst1|adc_mega_0|ADC_CTRL|address[1]~1, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|address[1] , inst1|adc_mega_0|ADC_CTRL|address[1], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|LessThan0~0 , inst1|adc_mega_0|ADC_CTRL|LessThan0~0, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|address~3 , inst1|adc_mega_0|ADC_CTRL|address~3, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|address[0] , inst1|adc_mega_0|ADC_CTRL|address[0], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|Selector1~0 , inst1|adc_mega_0|ADC_CTRL|Selector1~0, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|Selector1~1 , inst1|adc_mega_0|ADC_CTRL|Selector1~1, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|currState.transState , inst1|adc_mega_0|ADC_CTRL|currState.transState, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|sclk_counter~7 , inst1|adc_mega_0|ADC_CTRL|sclk_counter~7, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|cs_n~2 , inst1|adc_mega_0|ADC_CTRL|cs_n~2, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|counter[1]~12 , inst1|adc_mega_0|ADC_CTRL|counter[1]~12, main, 1
instance = comp, \~GND , ~GND, main, 1
instance = comp, \areset~input , areset~input, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|counter[4]~26 , inst1|adc_mega_0|ADC_CTRL|counter[4]~26, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|counter[1] , inst1|adc_mega_0|ADC_CTRL|counter[1], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|counter[2]~14 , inst1|adc_mega_0|ADC_CTRL|counter[2]~14, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|counter[2] , inst1|adc_mega_0|ADC_CTRL|counter[2], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|counter[3] , inst1|adc_mega_0|ADC_CTRL|counter[3], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|Equal1~0 , inst1|adc_mega_0|ADC_CTRL|Equal1~0, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|sclk~0 , inst1|adc_mega_0|ADC_CTRL|sclk~0, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|sclk , inst1|adc_mega_0|ADC_CTRL|sclk, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|sclk_counter~2 , inst1|adc_mega_0|ADC_CTRL|sclk_counter~2, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|sclk_counter[3]~3 , inst1|adc_mega_0|ADC_CTRL|sclk_counter[3]~3, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|sclk_counter[3] , inst1|adc_mega_0|ADC_CTRL|sclk_counter[3], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|sclk_counter~5 , inst1|adc_mega_0|ADC_CTRL|sclk_counter~5, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|sclk_counter[0] , inst1|adc_mega_0|ADC_CTRL|sclk_counter[0], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|sclk_counter~6 , inst1|adc_mega_0|ADC_CTRL|sclk_counter~6, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|sclk_counter[1] , inst1|adc_mega_0|ADC_CTRL|sclk_counter[1], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|sclk_counter~4 , inst1|adc_mega_0|ADC_CTRL|sclk_counter~4, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|sclk_counter[2] , inst1|adc_mega_0|ADC_CTRL|sclk_counter[2], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|always5~0 , inst1|adc_mega_0|ADC_CTRL|always5~0, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|nextState.pauseState~0 , inst1|adc_mega_0|ADC_CTRL|nextState.pauseState~0, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|currState.pauseState , inst1|adc_mega_0|ADC_CTRL|currState.pauseState, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|Selector2~1 , inst1|adc_mega_0|ADC_CTRL|Selector2~1, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|currState.doneState , inst1|adc_mega_0|ADC_CTRL|currState.doneState, main, 1
instance = comp, \inst1|adc_mega_0|go~0 , inst1|adc_mega_0|go~0, main, 1
instance = comp, \inst1|adc_mega_0|go~1 , inst1|adc_mega_0|go~1, main, 1
instance = comp, \inst1|adc_mega_0|go , inst1|adc_mega_0|go, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~2 , inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~2, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~1 , inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~1, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[4] , inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[4], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~0 , inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~0, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[5] , inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[5], main, 1
instance = comp, \Sensor_Frente~input , Sensor_Frente~input, main, 1
instance = comp, \inst7|count[0]~32 , inst7|count[0]~32, main, 1
instance = comp, \inst5|reg_fstate.confirmo_giro_d~0 , inst5|reg_fstate.confirmo_giro_d~0, main, 1
instance = comp, \inst5|fstate.confirmo_giro_d , inst5|fstate.confirmo_giro_d, main, 1
instance = comp, \inst5|Selector2~0 , inst5|Selector2~0, main, 1
instance = comp, \fin_giro~input , fin_giro~input, main, 1
instance = comp, \inst52|Selector1~0 , inst52|Selector1~0, main, 1
instance = comp, \inst21|Equal0~0 , inst21|Equal0~0, main, 1
instance = comp, \inst21|Selector3~1 , inst21|Selector3~1, main, 1
instance = comp, \inst21|fstate.OESTE , inst21|fstate.OESTE, main, 1
instance = comp, \inst21|Selector7~0 , inst21|Selector7~0, main, 1
instance = comp, \inst21|fstate.OESTE_IDLE , inst21|fstate.OESTE_IDLE, main, 1
instance = comp, \inst21|Selector6~0 , inst21|Selector6~0, main, 1
instance = comp, \inst21|fstate.ESTE_IDLE , inst21|fstate.ESTE_IDLE, main, 1
instance = comp, \inst21|orientacion~1 , inst21|orientacion~1, main, 1
instance = comp, \inst52|Selector1~1 , inst52|Selector1~1, main, 1
instance = comp, \inst52|fstate.giro_i , inst52|fstate.giro_i, main, 1
instance = comp, \inst52|Selector2~0 , inst52|Selector2~0, main, 1
instance = comp, \inst52|fstate.giro_d , inst52|fstate.giro_d, main, 1
instance = comp, \inst52|Selector0~1 , inst52|Selector0~1, main, 1
instance = comp, \inst52|fstate.Check , inst52|fstate.Check, main, 1
instance = comp, \c_casilla~input , c_casilla~input, main, 1
instance = comp, \inst52|Selector3~1 , inst52|Selector3~1, main, 1
instance = comp, \inst52|fstate.avanzo , inst52|fstate.avanzo, main, 1
instance = comp, \inst52|girar~0 , inst52|girar~0, main, 1
instance = comp, \inst5|reg_fstate.idle~0 , inst5|reg_fstate.idle~0, main, 1
instance = comp, \inst5|reg_fstate.idle~1 , inst5|reg_fstate.idle~1, main, 1
instance = comp, \inst5|fstate.idle , inst5|fstate.idle, main, 1
instance = comp, \inst5|Selector2~1 , inst5|Selector2~1, main, 1
instance = comp, \inst5|fstate.giro_der , inst5|fstate.giro_der, main, 1
instance = comp, \inst5|hab_cont~0 , inst5|hab_cont~0, main, 1
instance = comp, \inst7|count[0] , inst7|count[0], main, 1
instance = comp, \inst7|count[1]~34 , inst7|count[1]~34, main, 1
instance = comp, \inst7|count[1] , inst7|count[1], main, 1
instance = comp, \inst7|count[2]~36 , inst7|count[2]~36, main, 1
instance = comp, \inst7|count[2] , inst7|count[2], main, 1
instance = comp, \inst7|count[4]~40 , inst7|count[4]~40, main, 1
instance = comp, \inst7|count[4] , inst7|count[4], main, 1
instance = comp, \inst7|count[5]~42 , inst7|count[5]~42, main, 1
instance = comp, \inst7|count[7]~46 , inst7|count[7]~46, main, 1
instance = comp, \inst7|count[7] , inst7|count[7], main, 1
instance = comp, \inst7|count[8]~48 , inst7|count[8]~48, main, 1
instance = comp, \inst7|count[8] , inst7|count[8], main, 1
instance = comp, \inst7|count[9]~50 , inst7|count[9]~50, main, 1
instance = comp, \inst7|count[9] , inst7|count[9], main, 1
instance = comp, \inst7|count[10]~52 , inst7|count[10]~52, main, 1
instance = comp, \inst7|count[10] , inst7|count[10], main, 1
instance = comp, \inst7|count[11]~54 , inst7|count[11]~54, main, 1
instance = comp, \inst7|count[12]~56 , inst7|count[12]~56, main, 1
instance = comp, \inst7|count[12] , inst7|count[12], main, 1
instance = comp, \inst7|count[13]~58 , inst7|count[13]~58, main, 1
instance = comp, \inst7|count[14]~60 , inst7|count[14]~60, main, 1
instance = comp, \inst7|count[14] , inst7|count[14], main, 1
instance = comp, \inst7|count[15]~62 , inst7|count[15]~62, main, 1
instance = comp, \inst7|count[16]~64 , inst7|count[16]~64, main, 1
instance = comp, \inst7|count[16] , inst7|count[16], main, 1
instance = comp, \inst7|count[17]~66 , inst7|count[17]~66, main, 1
instance = comp, \inst7|count[17] , inst7|count[17], main, 1
instance = comp, \inst7|count[18]~68 , inst7|count[18]~68, main, 1
instance = comp, \inst7|count[18] , inst7|count[18], main, 1
instance = comp, \inst7|count[19]~70 , inst7|count[19]~70, main, 1
instance = comp, \inst7|count[20]~72 , inst7|count[20]~72, main, 1
instance = comp, \inst7|count[20] , inst7|count[20], main, 1
instance = comp, \inst7|count[21]~74 , inst7|count[21]~74, main, 1
instance = comp, \inst7|count[23]~78 , inst7|count[23]~78, main, 1
instance = comp, \inst7|count[23] , inst7|count[23], main, 1
instance = comp, \inst7|count[24]~80 , inst7|count[24]~80, main, 1
instance = comp, \inst7|count[24] , inst7|count[24], main, 1
instance = comp, \inst7|count[25]~82 , inst7|count[25]~82, main, 1
instance = comp, \inst7|count[25] , inst7|count[25], main, 1
instance = comp, \inst7|count[26]~84 , inst7|count[26]~84, main, 1
instance = comp, \inst7|count[26] , inst7|count[26], main, 1
instance = comp, \inst7|count[28]~88 , inst7|count[28]~88, main, 1
instance = comp, \inst7|count[28] , inst7|count[28], main, 1
instance = comp, \inst7|count[29]~90 , inst7|count[29]~90, main, 1
instance = comp, \inst7|count[30] , inst7|count[30], main, 1
instance = comp, \inst7|count[29] , inst7|count[29], main, 1
instance = comp, \inst7|count[19] , inst7|count[19], main, 1
instance = comp, \inst7|LessThan0~4 , inst7|LessThan0~4, main, 1
instance = comp, \inst7|count[15] , inst7|count[15], main, 1
instance = comp, \inst7|count[13] , inst7|count[13], main, 1
instance = comp, \inst7|LessThan0~3 , inst7|LessThan0~3, main, 1
instance = comp, \inst7|count[21] , inst7|count[21], main, 1
instance = comp, \inst7|LessThan0~5 , inst7|LessThan0~5, main, 1
instance = comp, \inst7|LessThan0~7 , inst7|LessThan0~7, main, 1
instance = comp, \inst7|LessThan0~8 , inst7|LessThan0~8, main, 1
instance = comp, \inst7|count[11] , inst7|count[11], main, 1
instance = comp, \inst7|LessThan0~0 , inst7|LessThan0~0, main, 1
instance = comp, \inst7|count[5] , inst7|count[5], main, 1
instance = comp, \inst7|LessThan0~1 , inst7|LessThan0~1, main, 1
instance = comp, \inst7|LessThan0~2 , inst7|LessThan0~2, main, 1
instance = comp, \inst7|fin_contador~0 , inst7|fin_contador~0, main, 1
instance = comp, \inst7|fin_contador~1 , inst7|fin_contador~1, main, 1
instance = comp, \inst7|fin_contador , inst7|fin_contador, main, 1
instance = comp, \inst5|reg_fstate.confirmo_giro_i~0 , inst5|reg_fstate.confirmo_giro_i~0, main, 1
instance = comp, \inst5|fstate.confirmo_giro_i , inst5|fstate.confirmo_giro_i, main, 1
instance = comp, \inst5|Selector1~0 , inst5|Selector1~0, main, 1
instance = comp, \inst5|Selector1~1 , inst5|Selector1~1, main, 1
instance = comp, \inst5|fstate.giro_izq , inst5|fstate.giro_izq, main, 1
instance = comp, \inst5|M1I~0 , inst5|M1I~0, main, 1
instance = comp, \inst21|Selector1~0 , inst21|Selector1~0, main, 1
instance = comp, \inst21|Selector1~1 , inst21|Selector1~1, main, 1
instance = comp, \inst21|fstate.SUR , inst21|fstate.SUR, main, 1
instance = comp, \inst21|Selector5~0 , inst21|Selector5~0, main, 1
instance = comp, \inst21|fstate.SUR_IDLE , inst21|fstate.SUR_IDLE, main, 1
instance = comp, \inst21|orientacion~0 , inst21|orientacion~0, main, 1
instance = comp, \ADC_DOUT~input , ADC_DOUT~input, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|shift_reg[0]~feeder , inst1|adc_mega_0|ADC_CTRL|shift_reg[0]~feeder, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|always5~1 , inst1|adc_mega_0|ADC_CTRL|always5~1, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|always7~0 , inst1|adc_mega_0|ADC_CTRL|always7~0, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|shift_reg[0] , inst1|adc_mega_0|ADC_CTRL|shift_reg[0], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|shift_reg[1] , inst1|adc_mega_0|ADC_CTRL|shift_reg[1], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading0[2]~feeder , inst1|adc_mega_0|ADC_CTRL|reading0[2]~feeder, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|always5~2 , inst1|adc_mega_0|ADC_CTRL|always5~2, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|Add2~0 , inst1|adc_mega_0|ADC_CTRL|Add2~0, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|next_addr[2] , inst1|adc_mega_0|ADC_CTRL|next_addr[2], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|address~0 , inst1|adc_mega_0|ADC_CTRL|address~0, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|address[2] , inst1|adc_mega_0|ADC_CTRL|address[2], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|Decoder0~0 , inst1|adc_mega_0|ADC_CTRL|Decoder0~0, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading0[2] , inst1|adc_mega_0|ADC_CTRL|reading0[2], main, 1
instance = comp, \inst1|adc_mega_0|CH0~3 , inst1|adc_mega_0|CH0~3, main, 1
instance = comp, \inst1|adc_mega_0|CH0[2] , inst1|adc_mega_0|CH0[2], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|shift_reg[2]~feeder , inst1|adc_mega_0|ADC_CTRL|shift_reg[2]~feeder, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|shift_reg[2] , inst1|adc_mega_0|ADC_CTRL|shift_reg[2], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|shift_reg[3] , inst1|adc_mega_0|ADC_CTRL|shift_reg[3], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|shift_reg[4]~feeder , inst1|adc_mega_0|ADC_CTRL|shift_reg[4]~feeder, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|shift_reg[4] , inst1|adc_mega_0|ADC_CTRL|shift_reg[4], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|shift_reg[5]~feeder , inst1|adc_mega_0|ADC_CTRL|shift_reg[5]~feeder, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|shift_reg[5] , inst1|adc_mega_0|ADC_CTRL|shift_reg[5], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|shift_reg[6]~feeder , inst1|adc_mega_0|ADC_CTRL|shift_reg[6]~feeder, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|shift_reg[6] , inst1|adc_mega_0|ADC_CTRL|shift_reg[6], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|shift_reg[7]~feeder , inst1|adc_mega_0|ADC_CTRL|shift_reg[7]~feeder, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|shift_reg[7] , inst1|adc_mega_0|ADC_CTRL|shift_reg[7], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading0[8]~feeder , inst1|adc_mega_0|ADC_CTRL|reading0[8]~feeder, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading0[8] , inst1|adc_mega_0|ADC_CTRL|reading0[8], main, 1
instance = comp, \inst1|adc_mega_0|CH0~6 , inst1|adc_mega_0|CH0~6, main, 1
instance = comp, \inst1|adc_mega_0|CH0[8] , inst1|adc_mega_0|CH0[8], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading0[7]~feeder , inst1|adc_mega_0|ADC_CTRL|reading0[7]~feeder, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading0[7] , inst1|adc_mega_0|ADC_CTRL|reading0[7], main, 1
instance = comp, \inst1|adc_mega_0|CH0~10 , inst1|adc_mega_0|CH0~10, main, 1
instance = comp, \inst1|adc_mega_0|CH0[7] , inst1|adc_mega_0|CH0[7], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading0[4]~feeder , inst1|adc_mega_0|ADC_CTRL|reading0[4]~feeder, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading0[4] , inst1|adc_mega_0|ADC_CTRL|reading0[4], main, 1
instance = comp, \inst1|adc_mega_0|CH0~7 , inst1|adc_mega_0|CH0~7, main, 1
instance = comp, \inst1|adc_mega_0|CH0[4] , inst1|adc_mega_0|CH0[4], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading0[5] , inst1|adc_mega_0|ADC_CTRL|reading0[5], main, 1
instance = comp, \inst1|adc_mega_0|CH0~8 , inst1|adc_mega_0|CH0~8, main, 1
instance = comp, \inst1|adc_mega_0|CH0[5] , inst1|adc_mega_0|CH0[5], main, 1
instance = comp, \inst6|LessThan0~1 , inst6|LessThan0~1, main, 1
instance = comp, \inst6|LessThan0~2 , inst6|LessThan0~2, main, 1
instance = comp, \inst1|adc_mega_0|CH0~1 , inst1|adc_mega_0|CH0~1, main, 1
instance = comp, \inst1|adc_mega_0|CH0[10] , inst1|adc_mega_0|CH0[10], main, 1
instance = comp, \inst6|LessThan2~0 , inst6|LessThan2~0, main, 1
instance = comp, \inst6|LessThan2~1 , inst6|LessThan2~1, main, 1
instance = comp, \inst1|adc_mega_0|CH0~11 , inst1|adc_mega_0|CH0~11, main, 1
instance = comp, \inst1|adc_mega_0|CH0[11] , inst1|adc_mega_0|CH0[11], main, 1
instance = comp, \inst6|LessThan0~3 , inst6|LessThan0~3, main, 1
instance = comp, \inst4|Selector2~0 , inst4|Selector2~0, main, 1
instance = comp, \inst4|reg_fstate.Pared_der~2 , inst4|reg_fstate.Pared_der~2, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|shift_reg[8]~feeder , inst1|adc_mega_0|ADC_CTRL|shift_reg[8]~feeder, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|shift_reg[8] , inst1|adc_mega_0|ADC_CTRL|shift_reg[8], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|shift_reg[9] , inst1|adc_mega_0|ADC_CTRL|shift_reg[9], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading1[10]~feeder , inst1|adc_mega_0|ADC_CTRL|reading1[10]~feeder, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|Decoder0~1 , inst1|adc_mega_0|ADC_CTRL|Decoder0~1, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading1[10] , inst1|adc_mega_0|ADC_CTRL|reading1[10], main, 1
instance = comp, \inst1|adc_mega_0|CH1~2 , inst1|adc_mega_0|CH1~2, main, 1
instance = comp, \inst1|adc_mega_0|CH1[10] , inst1|adc_mega_0|CH1[10], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading1[9]~feeder , inst1|adc_mega_0|ADC_CTRL|reading1[9]~feeder, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading1[9] , inst1|adc_mega_0|ADC_CTRL|reading1[9], main, 1
instance = comp, \inst1|adc_mega_0|CH1~1 , inst1|adc_mega_0|CH1~1, main, 1
instance = comp, \inst1|adc_mega_0|CH1[9] , inst1|adc_mega_0|CH1[9], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading1[8]~feeder , inst1|adc_mega_0|ADC_CTRL|reading1[8]~feeder, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading1[8] , inst1|adc_mega_0|ADC_CTRL|reading1[8], main, 1
instance = comp, \inst1|adc_mega_0|CH1~0 , inst1|adc_mega_0|CH1~0, main, 1
instance = comp, \inst1|adc_mega_0|CH1[8] , inst1|adc_mega_0|CH1[8], main, 1
instance = comp, \inst4|reg_fstate.Pared_der~0 , inst4|reg_fstate.Pared_der~0, main, 1
instance = comp, \inst4|reg_fstate.Pared_der~1 , inst4|reg_fstate.Pared_der~1, main, 1
instance = comp, \inst4|reg_fstate.Pared_der~3 , inst4|reg_fstate.Pared_der~3, main, 1
instance = comp, \inst4|fstate.Pared_der , inst4|fstate.Pared_der, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading1[2]~feeder , inst1|adc_mega_0|ADC_CTRL|reading1[2]~feeder, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading1[2] , inst1|adc_mega_0|ADC_CTRL|reading1[2], main, 1
instance = comp, \inst1|adc_mega_0|CH1~9 , inst1|adc_mega_0|CH1~9, main, 1
instance = comp, \inst1|adc_mega_0|CH1[2] , inst1|adc_mega_0|CH1[2], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading1[0]~feeder , inst1|adc_mega_0|ADC_CTRL|reading1[0]~feeder, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading1[0] , inst1|adc_mega_0|ADC_CTRL|reading1[0], main, 1
instance = comp, \inst1|adc_mega_0|CH1~11 , inst1|adc_mega_0|CH1~11, main, 1
instance = comp, \inst1|adc_mega_0|CH1[0] , inst1|adc_mega_0|CH1[0], main, 1
instance = comp, \inst6|LessThan1~1 , inst6|LessThan1~1, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading1[3]~feeder , inst1|adc_mega_0|ADC_CTRL|reading1[3]~feeder, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading1[3] , inst1|adc_mega_0|ADC_CTRL|reading1[3], main, 1
instance = comp, \inst1|adc_mega_0|CH1~5 , inst1|adc_mega_0|CH1~5, main, 1
instance = comp, \inst1|adc_mega_0|CH1[3] , inst1|adc_mega_0|CH1[3], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading1[6]~feeder , inst1|adc_mega_0|ADC_CTRL|reading1[6]~feeder, main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading1[6] , inst1|adc_mega_0|ADC_CTRL|reading1[6], main, 1
instance = comp, \inst1|adc_mega_0|CH1~8 , inst1|adc_mega_0|CH1~8, main, 1
instance = comp, \inst1|adc_mega_0|CH1[6] , inst1|adc_mega_0|CH1[6], main, 1
instance = comp, \inst1|adc_mega_0|ADC_CTRL|reading1[5] , inst1|adc_mega_0|ADC_CTRL|reading1[5], main, 1
instance = comp, \inst1|adc_mega_0|CH1~7 , inst1|adc_mega_0|CH1~7, main, 1
instance = comp, \inst1|adc_mega_0|CH1[5] , inst1|adc_mega_0|CH1[5], main, 1
instance = comp, \inst6|LessThan1~0 , inst6|LessThan1~0, main, 1
instance = comp, \inst6|D~0 , inst6|D~0, main, 1
instance = comp, \inst6|I~0 , inst6|I~0, main, 1
instance = comp, \inst4|reg_fstate.Idle~0 , inst4|reg_fstate.Idle~0, main, 1
instance = comp, \inst4|fstate.Idle , inst4|fstate.Idle, main, 1
instance = comp, \inst13~0 , inst13~0, main, 1
instance = comp, \inst5|M0I~0 , inst5|M0I~0, main, 1
instance = comp, \inst4|Selector2~1 , inst4|Selector2~1, main, 1
instance = comp, \inst4|fstate.Pared_Izq , inst4|fstate.Pared_Izq, main, 1
instance = comp, \inst15~0 , inst15~0, main, 1
instance = comp, \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, main, 1
instance = comp, \inst17|altpll_component|auto_generated|pll1 , inst17|altpll_component|auto_generated|pll1, main, 1
instance = comp, \inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, main, 1
instance = comp, \Sensor_Linea~input , Sensor_Linea~input, main, 1
instance = comp, \inst8|Selector2~0 , inst8|Selector2~0, main, 1
instance = comp, \inst8|Selector2~1 , inst8|Selector2~1, main, 1
instance = comp, \inst8|fstate.Detecto_Negro , inst8|fstate.Detecto_Negro, main, 1
instance = comp, \inst8|Selector3~0 , inst8|Selector3~0, main, 1
instance = comp, \inst8|fstate.Confirmo_N , inst8|fstate.Confirmo_N, main, 1
instance = comp, \inst8|reg_fstate~0 , inst8|reg_fstate~0, main, 1
instance = comp, \inst8|fstate.Casilla_Cambiada , inst8|fstate.Casilla_Cambiada, main, 1
instance = comp, \inst8|fstate.Casilla_Cambiada~clkctrl , inst8|fstate.Casilla_Cambiada~clkctrl, main, 1
instance = comp, \inst16|Add0~0 , inst16|Add0~0, main, 1
instance = comp, \inst16|Add0~2 , inst16|Add0~2, main, 1
instance = comp, \inst16|contador[1] , inst16|contador[1], main, 1
instance = comp, \inst16|Add0~4 , inst16|Add0~4, main, 1
instance = comp, \inst16|contador[2] , inst16|contador[2], main, 1
instance = comp, \inst16|Add0~6 , inst16|Add0~6, main, 1
instance = comp, \inst16|contador[3] , inst16|contador[3], main, 1
instance = comp, \inst16|Add0~8 , inst16|Add0~8, main, 1
instance = comp, \inst16|contador[4] , inst16|contador[4], main, 1
instance = comp, \inst16|contador~0 , inst16|contador~0, main, 1
instance = comp, \inst16|Add0~10 , inst16|Add0~10, main, 1
instance = comp, \inst16|contador~1 , inst16|contador~1, main, 1
instance = comp, \inst16|contador[5] , inst16|contador[5], main, 1
instance = comp, \inst16|contador[0] , inst16|contador[0], main, 1
instance = comp, \pos[0]~input , pos[0]~input, main, 1
instance = comp, \pos[1]~input , pos[1]~input, main, 1
instance = comp, \pos[2]~input , pos[2]~input, main, 1
instance = comp, \pos[3]~input , pos[3]~input, main, 1
