// Seed: 2061828717
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  integer id_4 = id_4;
  assign id_4[1] = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  assign id_2 = id_2;
  module_0(
      id_4, id_3, id_5
  );
endmodule
module module_2 (
    input supply0 id_0,
    output wor id_1,
    input uwire id_2,
    input tri0 id_3,
    output uwire id_4,
    output tri id_5,
    input tri id_6
);
  assign id_5 = 1;
  supply0 id_8;
  function logic [7:0] id_9;
    input id_10;
    begin
      if (id_2) begin
        if (1) begin
          cover (1);
        end
      end
    end
  endfunction
  assign id_1 = 1;
  assign id_9[1] = 1;
  tri1 id_11;
  wire id_12;
  initial
  fork : id_13
    disable id_14;
    $display(id_11 * id_8 - 1);
  join
  module_0(
      id_8, id_12, id_12
  );
endmodule
