ENTITY rf_in_buf_2 IS
PORT (
  ck     : in  BIT;
  nck 	 : out BIT;
  vdd	 : in  BIT;
  vss	 : in  BIT
);
END rf_in_buf_2;

ARCHITECTURE VBE OF rf_in_buf_2 IS

BEGIN
  ASSERT (vdd and not (vss))
  REPORT "power supply is missing on rf_in_buf_2"
  SEVERITY WARNING;

  nck <= not ck;

END;
