<stg><name>case_1</name>


<trans_list>

<trans id="756" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:75 %in_data_2_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_2

]]></Node>
<StgValue><ssdm name="in_data_2_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:80 %in_data_7_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_7

]]></Node>
<StgValue><ssdm name="in_data_7_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:81 %in8 = trunc i16 %in_data_7_read

]]></Node>
<StgValue><ssdm name="in8"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:96 %trunc_ln181 = trunc i16 %in_data_2_read

]]></Node>
<StgValue><ssdm name="trunc_ln181"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:97 %sext_ln181 = sext i4 %in8

]]></Node>
<StgValue><ssdm name="sext_ln181"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:98 %m19 = mul i10 %trunc_ln181, i10 %sext_ln181

]]></Node>
<StgValue><ssdm name="m19"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:103 %sext_ln183 = sext i10 %m19

]]></Node>
<StgValue><ssdm name="sext_ln183"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:104 %mul_ln183 = mul i20 %sext_ln183, i20 %sext_ln183

]]></Node>
<StgValue><ssdm name="mul_ln183"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:105 %specfucore_ln3 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln183, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln3"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:106 %m21 = trunc i20 %mul_ln183

]]></Node>
<StgValue><ssdm name="m21"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="5" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:189 %trunc_ln200 = trunc i20 %mul_ln183

]]></Node>
<StgValue><ssdm name="trunc_ln200"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:76 %in5 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_4

]]></Node>
<StgValue><ssdm name="in5"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:77 %in6 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_5

]]></Node>
<StgValue><ssdm name="in6"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:78 %in_data_6_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_6

]]></Node>
<StgValue><ssdm name="in_data_6_read"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:79 %in7 = trunc i16 %in_data_6_read

]]></Node>
<StgValue><ssdm name="in7"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:89 %in_data_14_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_14

]]></Node>
<StgValue><ssdm name="in_data_14_read"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:90 %in15 = trunc i16 %in_data_14_read

]]></Node>
<StgValue><ssdm name="in15"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:109 %zext_ln184 = zext i16 %in6

]]></Node>
<StgValue><ssdm name="zext_ln184"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="19" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:110 %zext_ln184_1 = zext i9 %in7

]]></Node>
<StgValue><ssdm name="zext_ln184_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.80:111 %mul_ln184 = mul i19 %zext_ln184, i19 %zext_ln184_1

]]></Node>
<StgValue><ssdm name="mul_ln184"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.80:112 %m22 = trunc i19 %mul_ln184

]]></Node>
<StgValue><ssdm name="m22"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:113 %specfucore_ln4 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln184, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln4"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:116 %zext_ln185 = zext i16 %in5

]]></Node>
<StgValue><ssdm name="zext_ln185"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:117 %zext_ln185_1 = zext i10 %m21

]]></Node>
<StgValue><ssdm name="zext_ln185_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="19" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:118 %zext_ln185_2 = zext i10 %m21

]]></Node>
<StgValue><ssdm name="zext_ln185_2"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.80:119 %mul_ln185 = mul i19 %zext_ln185, i19 %zext_ln185_2

]]></Node>
<StgValue><ssdm name="mul_ln185"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.80:120 %m23 = trunc i19 %mul_ln185

]]></Node>
<StgValue><ssdm name="m23"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:121 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln185, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:123 %trunc_ln186 = trunc i16 %in_data_14_read

]]></Node>
<StgValue><ssdm name="trunc_ln186"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:124 %trunc_ln186_1 = trunc i16 %in_data_6_read

]]></Node>
<StgValue><ssdm name="trunc_ln186_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.80:125 %m24 = mul i6 %trunc_ln186, i6 %trunc_ln186_1

]]></Node>
<StgValue><ssdm name="m24"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:130 %trunc_ln188 = trunc i16 %in_data_14_read

]]></Node>
<StgValue><ssdm name="trunc_ln188"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:132 %zext_ln188_1 = zext i10 %in15

]]></Node>
<StgValue><ssdm name="zext_ln188_1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:133 %mul_ln188 = mul i20 %zext_ln185_1, i20 %zext_ln188_1

]]></Node>
<StgValue><ssdm name="mul_ln188"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:134 %m26 = trunc i20 %mul_ln188

]]></Node>
<StgValue><ssdm name="m26"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:135 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln188, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:83 %in_data_10_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_10

]]></Node>
<StgValue><ssdm name="in_data_10_read"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:84 %in11 = trunc i16 %in_data_10_read

]]></Node>
<StgValue><ssdm name="in11"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:85 %in_data_12_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_12

]]></Node>
<StgValue><ssdm name="in_data_12_read"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:86 %in13 = trunc i16 %in_data_12_read

]]></Node>
<StgValue><ssdm name="in13"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:87 %in_data_13_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_13

]]></Node>
<StgValue><ssdm name="in_data_13_read"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:88 %in14 = trunc i16 %in_data_13_read

]]></Node>
<StgValue><ssdm name="in14"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:92 %in_data_16_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_16

]]></Node>
<StgValue><ssdm name="in_data_16_read"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:93 %in17 = trunc i16 %in_data_16_read

]]></Node>
<StgValue><ssdm name="in17"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:94 %in_data_17_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_17

]]></Node>
<StgValue><ssdm name="in_data_17_read"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:95 %in18 = trunc i16 %in_data_17_read

]]></Node>
<StgValue><ssdm name="in18"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:126 %sext_ln187 = sext i8 %in14

]]></Node>
<StgValue><ssdm name="sext_ln187"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:127 %trunc_ln187 = trunc i16 %in_data_13_read

]]></Node>
<StgValue><ssdm name="trunc_ln187"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:128 %m25 = add i5 %trunc_ln187, i5 %in13

]]></Node>
<StgValue><ssdm name="m25"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.80:137 %sext_ln189 = sext i6 %m24

]]></Node>
<StgValue><ssdm name="sext_ln189"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:138 %add_ln189 = add i9 %sext_ln187, i9 %sext_ln189

]]></Node>
<StgValue><ssdm name="add_ln189"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="15" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:141 %zext_ln190_1 = zext i9 %m23

]]></Node>
<StgValue><ssdm name="zext_ln190_1"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="15" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:142 %zext_ln190_2 = zext i8 %in14

]]></Node>
<StgValue><ssdm name="zext_ln190_2"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:143 %mul_ln190 = mul i15 %zext_ln190_1, i15 %zext_ln190_2

]]></Node>
<StgValue><ssdm name="mul_ln190"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:144 %m28 = trunc i15 %mul_ln190

]]></Node>
<StgValue><ssdm name="m28"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:145 %specfucore_ln10 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln190, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln10"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:147 %sext_ln191 = sext i9 %in18

]]></Node>
<StgValue><ssdm name="sext_ln191"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:148 %sext_ln191_1 = sext i9 %in11

]]></Node>
<StgValue><ssdm name="sext_ln191_1"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:149 %m29 = add i10 %sext_ln191, i10 %sext_ln191_1

]]></Node>
<StgValue><ssdm name="m29"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:156 %trunc_ln195 = trunc i16 %in_data_16_read

]]></Node>
<StgValue><ssdm name="trunc_ln195"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:157 %m31 = add i10 %trunc_ln195, i10 %m29

]]></Node>
<StgValue><ssdm name="m31"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:158 %m32 = add i10 %trunc_ln195, i10 %sext_ln191

]]></Node>
<StgValue><ssdm name="m32"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:159 %m33 = mul i10 %trunc_ln195, i10 %m26

]]></Node>
<StgValue><ssdm name="m33"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="18" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:168 %zext_ln197 = zext i9 %in17

]]></Node>
<StgValue><ssdm name="zext_ln197"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="18" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:169 %zext_ln197_1 = zext i9 %m22

]]></Node>
<StgValue><ssdm name="zext_ln197_1"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.80:170 %mul_ln197 = mul i18 %zext_ln197_1, i18 %zext_ln197

]]></Node>
<StgValue><ssdm name="mul_ln197"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.80:171 %m35 = trunc i18 %mul_ln197

]]></Node>
<StgValue><ssdm name="m35"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:172 %specfucore_ln17 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln197, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln17"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:190 %trunc_ln200_1 = trunc i10 %m29

]]></Node>
<StgValue><ssdm name="trunc_ln200_1"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:191 %m38 = mul i5 %trunc_ln200, i5 %trunc_ln200_1

]]></Node>
<StgValue><ssdm name="m38"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="3" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:192 %trunc_ln201 = trunc i10 %m29

]]></Node>
<StgValue><ssdm name="trunc_ln201"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="3" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:193 %trunc_ln201_1 = trunc i15 %mul_ln190

]]></Node>
<StgValue><ssdm name="trunc_ln201_1"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:207 %trunc_ln204 = trunc i10 %m29

]]></Node>
<StgValue><ssdm name="trunc_ln204"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="5" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:229 %trunc_ln208 = trunc i15 %mul_ln190

]]></Node>
<StgValue><ssdm name="trunc_ln208"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="16" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:682 %sext_ln308 = sext i9 %add_ln189

]]></Node>
<StgValue><ssdm name="sext_ln308"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="16" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:683 %sext_ln309 = sext i9 %m35

]]></Node>
<StgValue><ssdm name="sext_ln309"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:699 %write_ln308 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_0, i16 %sext_ln308

]]></Node>
<StgValue><ssdm name="write_ln308"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:700 %write_ln309 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_1, i16 %sext_ln309

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:82 %in_data_9_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_9

]]></Node>
<StgValue><ssdm name="in_data_9_read"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:91 %in_data_15_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_15

]]></Node>
<StgValue><ssdm name="in_data_15_read"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:99 %trunc_ln182 = trunc i16 %in_data_15_read

]]></Node>
<StgValue><ssdm name="trunc_ln182"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:100 %trunc_ln182_1 = trunc i16 %in_data_9_read

]]></Node>
<StgValue><ssdm name="trunc_ln182_1"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.entry.80:101 %m20 = mul i3 %trunc_ln182, i3 %trunc_ln182_1

]]></Node>
<StgValue><ssdm name="m20"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.80:131 %zext_ln188 = zext i3 %trunc_ln188

]]></Node>
<StgValue><ssdm name="zext_ln188"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="19" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:140 %zext_ln190 = zext i9 %m23

]]></Node>
<StgValue><ssdm name="zext_ln190"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.80:151 %zext_ln192 = zext i3 %m20

]]></Node>
<StgValue><ssdm name="zext_ln192"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.80:152 %mul_ln192 = mul i6 %zext_ln188, i6 %zext_ln192

]]></Node>
<StgValue><ssdm name="mul_ln192"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.80:153 %m30 = trunc i6 %mul_ln192

]]></Node>
<StgValue><ssdm name="m30"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:154 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i6 %mul_ln192, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="19" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:161 %sext_ln196 = sext i9 %in18

]]></Node>
<StgValue><ssdm name="sext_ln196"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="19" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:162 %zext_ln196 = zext i10 %m31

]]></Node>
<StgValue><ssdm name="zext_ln196"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.80:163 %mul_ln196 = mul i19 %zext_ln196, i19 %sext_ln196

]]></Node>
<StgValue><ssdm name="mul_ln196"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.80:164 %m34 = trunc i19 %mul_ln196

]]></Node>
<StgValue><ssdm name="m34"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:165 %specfucore_ln16 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln196, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln16"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="15" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:175 %zext_ln198 = zext i10 %m26

]]></Node>
<StgValue><ssdm name="zext_ln198"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:176 %zext_ln198_1 = zext i10 %m26

]]></Node>
<StgValue><ssdm name="zext_ln198_1"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="11" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:177 %zext_ln198_2 = zext i5 %m25

]]></Node>
<StgValue><ssdm name="zext_ln198_2"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.80:178 %mul_ln198 = mul i11 %zext_ln198_1, i11 %zext_ln198_2

]]></Node>
<StgValue><ssdm name="mul_ln198"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="5" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.80:179 %m36 = trunc i11 %mul_ln198

]]></Node>
<StgValue><ssdm name="m36"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:180 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln198, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:183 %zext_ln199 = zext i10 %m32

]]></Node>
<StgValue><ssdm name="zext_ln199"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="19" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:184 %zext_ln199_1 = zext i10 %m32

]]></Node>
<StgValue><ssdm name="zext_ln199_1"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.80:185 %mul_ln199 = mul i19 %zext_ln190, i19 %zext_ln199_1

]]></Node>
<StgValue><ssdm name="mul_ln199"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="9" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.80:186 %m37 = trunc i19 %mul_ln199

]]></Node>
<StgValue><ssdm name="m37"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:187 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln199, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.entry.80:194 %m39 = mul i3 %trunc_ln201, i3 %trunc_ln201_1

]]></Node>
<StgValue><ssdm name="m39"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:196 %sext_ln202 = sext i7 %m28

]]></Node>
<StgValue><ssdm name="sext_ln202"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:197 %mul_ln202 = mul i15 %zext_ln198, i15 %sext_ln202

]]></Node>
<StgValue><ssdm name="mul_ln202"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:198 %trunc_ln212 = trunc i15 %mul_ln202

]]></Node>
<StgValue><ssdm name="trunc_ln212"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:199 %specfucore_ln22 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln202, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln22"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:212 %zext_ln205 = zext i10 %m33

]]></Node>
<StgValue><ssdm name="zext_ln205"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:213 %mul_ln205 = mul i20 %zext_ln205, i20 %zext_ln199

]]></Node>
<StgValue><ssdm name="mul_ln205"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="10" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:214 %m43 = trunc i20 %mul_ln205

]]></Node>
<StgValue><ssdm name="m43"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:215 %specfucore_ln25 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln205, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln25"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.80:227 %trunc_ln207 = trunc i19 %mul_ln196

]]></Node>
<StgValue><ssdm name="trunc_ln207"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.80:202 %zext_ln203 = zext i3 %m39

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:203 %mul_ln203 = mul i7 %zext_ln203, i7 %m28

]]></Node>
<StgValue><ssdm name="mul_ln203"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="3" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:204 %m41 = trunc i7 %mul_ln203

]]></Node>
<StgValue><ssdm name="m41"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:205 %specfucore_ln23 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln203, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln23"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.80:208 %sext_ln204 = sext i3 %m30

]]></Node>
<StgValue><ssdm name="sext_ln204"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:209 %add_ln207 = add i8 %sext_ln204, i8 %trunc_ln204

]]></Node>
<StgValue><ssdm name="add_ln207"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="7" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:210 %m42 = trunc i8 %add_ln207

]]></Node>
<StgValue><ssdm name="m42"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="19" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:218 %zext_ln206 = zext i10 %m43

]]></Node>
<StgValue><ssdm name="zext_ln206"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:220 %zext_ln206_2 = zext i10 %m43

]]></Node>
<StgValue><ssdm name="zext_ln206_2"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:221 %zext_ln206_3 = zext i10 %m43

]]></Node>
<StgValue><ssdm name="zext_ln206_3"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="11" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:222 %zext_ln206_4 = zext i5 %m38

]]></Node>
<StgValue><ssdm name="zext_ln206_4"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.80:223 %mul_ln206 = mul i11 %zext_ln206_4, i11 %zext_ln206_3

]]></Node>
<StgValue><ssdm name="mul_ln206"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.80:224 %m44 = trunc i11 %mul_ln206

]]></Node>
<StgValue><ssdm name="m44"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:225 %specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln206, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln26"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:228 %m45 = mul i8 %trunc_ln207, i8 %add_ln207

]]></Node>
<StgValue><ssdm name="m45"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:235 %mul_ln210 = mul i20 %zext_ln205, i20 %zext_ln206_2

]]></Node>
<StgValue><ssdm name="mul_ln210"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:236 %trunc_ln227 = trunc i20 %mul_ln210

]]></Node>
<StgValue><ssdm name="trunc_ln227"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:237 %specfucore_ln30 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln210, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln30"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:248 %zext_ln213 = zext i10 %m34

]]></Node>
<StgValue><ssdm name="zext_ln213"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:249 %mul_ln213 = mul i20 %zext_ln213, i20 %zext_ln206_2

]]></Node>
<StgValue><ssdm name="mul_ln213"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="10" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:250 %trunc_ln227_1 = trunc i20 %mul_ln213

]]></Node>
<StgValue><ssdm name="trunc_ln227_1"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:251 %specfucore_ln33 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln213, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln33"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="9" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:252 %m51 = trunc i20 %mul_ln213

]]></Node>
<StgValue><ssdm name="m51"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="19" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:255 %zext_ln214 = zext i9 %m37

]]></Node>
<StgValue><ssdm name="zext_ln214"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.80:256 %mul_ln214 = mul i19 %zext_ln214, i19 %zext_ln206

]]></Node>
<StgValue><ssdm name="mul_ln214"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.80:257 %m52 = trunc i19 %mul_ln214

]]></Node>
<StgValue><ssdm name="m52"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:258 %specfucore_ln34 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln214, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln34"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="15" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:219 %zext_ln206_1 = zext i10 %m43

]]></Node>
<StgValue><ssdm name="zext_ln206_1"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:230 %m46 = mul i5 %m44, i5 %trunc_ln208

]]></Node>
<StgValue><ssdm name="m46"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:232 %zext_ln209 = zext i5 %m44

]]></Node>
<StgValue><ssdm name="zext_ln209"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:240 %zext_ln211 = zext i7 %m42

]]></Node>
<StgValue><ssdm name="zext_ln211"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:241 %mul_ln211 = mul i15 %zext_ln206_1, i15 %zext_ln211

]]></Node>
<StgValue><ssdm name="mul_ln211"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:242 %m49 = trunc i15 %mul_ln211

]]></Node>
<StgValue><ssdm name="m49"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:243 %specfucore_ln31 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln211, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln31"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:245 %sext_ln212 = sext i5 %m44

]]></Node>
<StgValue><ssdm name="sext_ln212"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:246 %m50 = mul i7 %trunc_ln212, i7 %sext_ln212

]]></Node>
<StgValue><ssdm name="m50"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="7" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.80:267 %sext_ln216 = sext i3 %m41

]]></Node>
<StgValue><ssdm name="sext_ln216"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="4" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:269 %trunc_ln216 = trunc i15 %mul_ln211

]]></Node>
<StgValue><ssdm name="trunc_ln216"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="2" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:271 %trunc_ln222 = trunc i7 %m50

]]></Node>
<StgValue><ssdm name="trunc_ln222"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:278 %mul_ln220 = mul i7 %zext_ln209, i7 %sext_ln216

]]></Node>
<StgValue><ssdm name="mul_ln220"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="3" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:279 %m58 = trunc i7 %mul_ln220

]]></Node>
<StgValue><ssdm name="m58"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:280 %specfucore_ln40 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln220, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln40"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="3" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:300 %trunc_ln225 = trunc i7 %m50

]]></Node>
<StgValue><ssdm name="trunc_ln225"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:684 %sext_ln310 = sext i5 %m46

]]></Node>
<StgValue><ssdm name="sext_ln310"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:701 %write_ln310 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_2, i16 %sext_ln310

]]></Node>
<StgValue><ssdm name="write_ln310"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:231 %sext_ln209 = sext i5 %m44

]]></Node>
<StgValue><ssdm name="sext_ln209"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:233 %m47 = mul i8 %m45, i8 %sext_ln209

]]></Node>
<StgValue><ssdm name="m47"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="4" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.80:268 %sext_ln216_1 = sext i3 %m41

]]></Node>
<StgValue><ssdm name="sext_ln216_1"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:270 %m54 = add i4 %trunc_ln216, i4 %sext_ln216_1

]]></Node>
<StgValue><ssdm name="m54"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:272 %m55 = add i7 %m49, i7 %m50

]]></Node>
<StgValue><ssdm name="m55"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:275 %sext_ln219 = sext i8 %m45

]]></Node>
<StgValue><ssdm name="sext_ln219"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:276 %add_ln233 = add i10 %m43, i10 %sext_ln219

]]></Node>
<StgValue><ssdm name="add_ln233"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.80:283 %sext_ln221 = sext i3 %m58

]]></Node>
<StgValue><ssdm name="sext_ln221"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:284 %mul_ln221 = mul i8 %sext_ln209, i8 %sext_ln221

]]></Node>
<StgValue><ssdm name="mul_ln221"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:285 %specfucore_ln41 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln221, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln41"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="5" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:286 %m59 = trunc i8 %mul_ln221

]]></Node>
<StgValue><ssdm name="m59"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="2" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:288 %trunc_ln222_1 = trunc i4 %m54

]]></Node>
<StgValue><ssdm name="trunc_ln222_1"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
fpga_resource_hint.entry.80:289 %m60 = add i2 %trunc_ln222_1, i2 %trunc_ln222

]]></Node>
<StgValue><ssdm name="m60"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:290 %sext_ln223 = sext i7 %m50

]]></Node>
<StgValue><ssdm name="sext_ln223"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:291 %sext_ln223_1 = sext i5 %m59

]]></Node>
<StgValue><ssdm name="sext_ln223_1"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:292 %m61 = add i8 %sext_ln223, i8 %sext_ln223_1

]]></Node>
<StgValue><ssdm name="m61"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:294 %sext_ln224 = sext i7 %m49

]]></Node>
<StgValue><ssdm name="sext_ln224"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="15" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:295 %sext_ln224_1 = sext i8 %m45

]]></Node>
<StgValue><ssdm name="sext_ln224_1"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:296 %mul_ln224 = mul i15 %sext_ln224_1, i15 %sext_ln224

]]></Node>
<StgValue><ssdm name="mul_ln224"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:297 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln224, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:298 %m62 = trunc i15 %mul_ln224

]]></Node>
<StgValue><ssdm name="m62"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:301 %trunc_ln225_1 = trunc i4 %m54

]]></Node>
<StgValue><ssdm name="trunc_ln225_1"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.entry.80:302 %m63 = mul i3 %trunc_ln225_1, i3 %trunc_ln225

]]></Node>
<StgValue><ssdm name="m63"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="10" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:303 %sext_ln226 = sext i7 %m55

]]></Node>
<StgValue><ssdm name="sext_ln226"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:304 %sext_ln226_1 = sext i9 %m52

]]></Node>
<StgValue><ssdm name="sext_ln226_1"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:305 %add_ln226 = add i10 %sext_ln226_1, i10 %sext_ln226

]]></Node>
<StgValue><ssdm name="add_ln226"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:306 %sext_ln226_2 = sext i10 %add_ln226

]]></Node>
<StgValue><ssdm name="sext_ln226_2"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="4" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.80:357 %sext_ln236 = sext i3 %m58

]]></Node>
<StgValue><ssdm name="sext_ln236"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="4" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:358 %trunc_ln236 = trunc i10 %add_ln233

]]></Node>
<StgValue><ssdm name="trunc_ln236"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:359 %m74 = mul i4 %trunc_ln236, i4 %sext_ln236

]]></Node>
<StgValue><ssdm name="m74"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:685 %sext_ln311 = sext i8 %m47

]]></Node>
<StgValue><ssdm name="sext_ln311"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:702 %write_ln311 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_3, i16 %sext_ln311

]]></Node>
<StgValue><ssdm name="write_ln311"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:703 %write_ln312 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_4, i16 %sext_ln226_2

]]></Node>
<StgValue><ssdm name="write_ln312"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="221" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:261 %zext_ln215 = zext i5 %m36

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.80:262 %sext_ln215 = sext i3 %m41

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:263 %mul_ln215 = mul i8 %zext_ln215, i8 %sext_ln215

]]></Node>
<StgValue><ssdm name="mul_ln215"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="5" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:264 %m53 = trunc i8 %mul_ln215

]]></Node>
<StgValue><ssdm name="m53"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:265 %specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln215, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln35"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="4" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:273 %trunc_ln218 = trunc i8 %mul_ln215

]]></Node>
<StgValue><ssdm name="trunc_ln218"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="11" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.80:319 %sext_ln229 = sext i3 %m63

]]></Node>
<StgValue><ssdm name="sext_ln229"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="11" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:320 %sext_ln229_1 = sext i8 %m61

]]></Node>
<StgValue><ssdm name="sext_ln229_1"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.80:321 %mul_ln229 = mul i11 %sext_ln229_1, i11 %sext_ln229

]]></Node>
<StgValue><ssdm name="mul_ln229"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:322 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln229, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.80:323 %m67 = trunc i11 %mul_ln229

]]></Node>
<StgValue><ssdm name="m67"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="232" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:274 %m56 = mul i4 %m54, i4 %trunc_ln218

]]></Node>
<StgValue><ssdm name="m56"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:307 %m65 = mul i10 %trunc_ln227_1, i10 %trunc_ln227

]]></Node>
<StgValue><ssdm name="m65"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="13" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:312 %sext_ln228_3 = sext i5 %m59

]]></Node>
<StgValue><ssdm name="sext_ln228_3"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="13" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:313 %zext_ln228 = zext i10 %add_ln233

]]></Node>
<StgValue><ssdm name="zext_ln228"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:314 %mul_ln228 = mul i13 %zext_ln228, i13 %sext_ln228_3

]]></Node>
<StgValue><ssdm name="mul_ln228"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="6" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:315 %m66 = trunc i13 %mul_ln228

]]></Node>
<StgValue><ssdm name="m66"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:316 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln228, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="17" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:326 %sext_ln230 = sext i8 %m67

]]></Node>
<StgValue><ssdm name="sext_ln230"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:327 %zext_ln230 = zext i8 %m67

]]></Node>
<StgValue><ssdm name="zext_ln230"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="9" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:328 %sext_ln230_1 = sext i4 %m54

]]></Node>
<StgValue><ssdm name="sext_ln230_1"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:329 %mul_ln230 = mul i9 %zext_ln230, i9 %sext_ln230_1

]]></Node>
<StgValue><ssdm name="mul_ln230"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="4" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:330 %m68 = trunc i9 %mul_ln230

]]></Node>
<StgValue><ssdm name="m68"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:331 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln230, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="17" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:334 %zext_ln231 = zext i9 %m51

]]></Node>
<StgValue><ssdm name="zext_ln231"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.80:335 %mul_ln231 = mul i17 %zext_ln231, i17 %sext_ln230

]]></Node>
<StgValue><ssdm name="mul_ln231"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="9" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.80:336 %m69 = trunc i17 %mul_ln231

]]></Node>
<StgValue><ssdm name="m69"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:337 %specfucore_ln51 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln231, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln51"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.80:345 %sext_ln233 = sext i3 %m58

]]></Node>
<StgValue><ssdm name="sext_ln233"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:346 %m71 = add i10 %add_ln233, i10 %sext_ln233

]]></Node>
<StgValue><ssdm name="m71"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:348 %sext_ln234 = sext i4 %m56

]]></Node>
<StgValue><ssdm name="sext_ln234"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:349 %sext_ln234_1 = sext i4 %m54

]]></Node>
<StgValue><ssdm name="sext_ln234_1"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:350 %mul_ln234 = mul i8 %sext_ln234, i8 %sext_ln234_1

]]></Node>
<StgValue><ssdm name="mul_ln234"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:351 %specfucore_ln54 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln234, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln54"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="4" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:352 %m72 = trunc i8 %mul_ln234

]]></Node>
<StgValue><ssdm name="m72"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="16" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:686 %sext_ln313 = sext i4 %m68

]]></Node>
<StgValue><ssdm name="sext_ln313"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:704 %write_ln313 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_5, i16 %sext_ln313

]]></Node>
<StgValue><ssdm name="write_ln313"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="258" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:307 %m65 = mul i10 %trunc_ln227_1, i10 %trunc_ln227

]]></Node>
<StgValue><ssdm name="m65"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:309 %sext_ln228 = sext i5 %m59

]]></Node>
<StgValue><ssdm name="sext_ln228"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="14" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:310 %sext_ln228_1 = sext i5 %m59

]]></Node>
<StgValue><ssdm name="sext_ln228_1"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:311 %sext_ln228_2 = sext i5 %m59

]]></Node>
<StgValue><ssdm name="sext_ln228_2"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:340 %zext_ln232 = zext i5 %m53

]]></Node>
<StgValue><ssdm name="zext_ln232"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:341 %mul_ln232 = mul i10 %zext_ln232, i10 %sext_ln228_2

]]></Node>
<StgValue><ssdm name="mul_ln232"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:342 %trunc_ln248 = trunc i10 %mul_ln232

]]></Node>
<StgValue><ssdm name="trunc_ln248"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:343 %specfucore_ln52 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln232, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln52"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:354 %sext_ln235 = sext i9 %m69

]]></Node>
<StgValue><ssdm name="sext_ln235"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="10" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.80:355 %sext_ln235_1 = sext i6 %m66

]]></Node>
<StgValue><ssdm name="sext_ln235_1"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:356 %add_ln235 = add i10 %sext_ln235, i10 %sext_ln235_1

]]></Node>
<StgValue><ssdm name="add_ln235"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="13" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:361 %sext_ln237 = sext i9 %m69

]]></Node>
<StgValue><ssdm name="sext_ln237"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:362 %zext_ln237 = zext i9 %m69

]]></Node>
<StgValue><ssdm name="zext_ln237"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="14" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:363 %zext_ln237_1 = zext i9 %m69

]]></Node>
<StgValue><ssdm name="zext_ln237_1"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.80:364 %mul_ln237 = mul i14 %zext_ln237_1, i14 %sext_ln228_1

]]></Node>
<StgValue><ssdm name="mul_ln237"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.80:365 %m75 = trunc i14 %mul_ln237

]]></Node>
<StgValue><ssdm name="m75"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:366 %specfucore_ln57 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln237, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln57"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="7" op_0_bw="2">
<![CDATA[
fpga_resource_hint.entry.80:369 %sext_ln238 = sext i2 %m60

]]></Node>
<StgValue><ssdm name="sext_ln238"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:370 %m76 = mul i7 %sext_ln228, i7 %sext_ln238

]]></Node>
<StgValue><ssdm name="m76"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:371 %specfucore_ln58 = specfucore void @_ssdm_op_SpecFUCore, i7 %m76, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln58"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:375 %zext_ln239_1 = zext i10 %m71

]]></Node>
<StgValue><ssdm name="zext_ln239_1"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.80:376 %mul_ln239 = mul i11 %zext_ln239_1, i11 %zext_ln237

]]></Node>
<StgValue><ssdm name="mul_ln239"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="5" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.80:377 %m77 = trunc i11 %mul_ln239

]]></Node>
<StgValue><ssdm name="m77"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:378 %specfucore_ln59 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln239, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln59"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="13" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:381 %sext_ln240 = sext i4 %m72

]]></Node>
<StgValue><ssdm name="sext_ln240"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:382 %mul_ln240 = mul i13 %sext_ln237, i13 %sext_ln240

]]></Node>
<StgValue><ssdm name="mul_ln240"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:383 %specfucore_ln60 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln240, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln60"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:384 %m78 = trunc i13 %mul_ln240

]]></Node>
<StgValue><ssdm name="m78"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="13" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:387 %sext_ln241 = sext i4 %m74

]]></Node>
<StgValue><ssdm name="sext_ln241"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:388 %mul_ln241 = mul i13 %sext_ln237, i13 %sext_ln241

]]></Node>
<StgValue><ssdm name="mul_ln241"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:389 %specfucore_ln61 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln241, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln61"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="9" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:390 %m79 = trunc i13 %mul_ln241

]]></Node>
<StgValue><ssdm name="m79"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:437 %trunc_ln252_1 = trunc i13 %mul_ln241

]]></Node>
<StgValue><ssdm name="trunc_ln252_1"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:687 %sext_ln314 = sext i8 %m75

]]></Node>
<StgValue><ssdm name="sext_ln314"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:705 %write_ln314 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_6, i16 %sext_ln314

]]></Node>
<StgValue><ssdm name="write_ln314"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="293" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:307 %m65 = mul i10 %trunc_ln227_1, i10 %trunc_ln227

]]></Node>
<StgValue><ssdm name="m65"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:393 %zext_ln242 = zext i8 %m62

]]></Node>
<StgValue><ssdm name="zext_ln242"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="15" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:394 %zext_ln242_1 = zext i8 %m78

]]></Node>
<StgValue><ssdm name="zext_ln242_1"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:395 %zext_ln242_2 = zext i8 %m78

]]></Node>
<StgValue><ssdm name="zext_ln242_2"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:396 %mul_ln242 = mul i16 %zext_ln242_2, i16 %zext_ln242

]]></Node>
<StgValue><ssdm name="mul_ln242"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:397 %m80 = trunc i16 %mul_ln242

]]></Node>
<StgValue><ssdm name="m80"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:398 %specfucore_ln62 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln242, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln62"/></StgValue>
</operation>

<operation id="300" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="19" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:400 %sext_ln243 = sext i9 %m79

]]></Node>
<StgValue><ssdm name="sext_ln243"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="19" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:401 %sext_ln243_1 = sext i10 %add_ln235

]]></Node>
<StgValue><ssdm name="sext_ln243_1"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.80:402 %mul_ln243 = mul i19 %sext_ln243_1, i19 %sext_ln243

]]></Node>
<StgValue><ssdm name="mul_ln243"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="10" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.80:403 %m81 = trunc i19 %mul_ln243

]]></Node>
<StgValue><ssdm name="m81"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:404 %sext_ln244 = sext i5 %m77

]]></Node>
<StgValue><ssdm name="sext_ln244"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:405 %m82 = add i10 %m65, i10 %sext_ln244

]]></Node>
<StgValue><ssdm name="m82"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:415 %sext_ln246 = sext i7 %m76

]]></Node>
<StgValue><ssdm name="sext_ln246"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:416 %mul_ln246 = mul i15 %zext_ln242_1, i15 %sext_ln246

]]></Node>
<StgValue><ssdm name="mul_ln246"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:417 %m84 = trunc i15 %mul_ln246

]]></Node>
<StgValue><ssdm name="m84"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:418 %specfucore_ln66 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln246, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln66"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:420 %sext_ln247 = sext i8 %m67

]]></Node>
<StgValue><ssdm name="sext_ln247"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:421 %m85 = mul i10 %m71, i10 %sext_ln247

]]></Node>
<StgValue><ssdm name="m85"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:422 %m86 = mul i5 %trunc_ln248, i5 %m77

]]></Node>
<StgValue><ssdm name="m86"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="13" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:423 %sext_ln249 = sext i10 %add_ln235

]]></Node>
<StgValue><ssdm name="sext_ln249"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="13" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:424 %sext_ln249_1 = sext i7 %m76

]]></Node>
<StgValue><ssdm name="sext_ln249_1"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:425 %m87 = mul i13 %sext_ln249, i13 %sext_ln249_1

]]></Node>
<StgValue><ssdm name="m87"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:433 %specfucore_ln71 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln246, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln71"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="6" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:434 %m89 = trunc i15 %mul_ln246

]]></Node>
<StgValue><ssdm name="m89"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.80:436 %trunc_ln252 = trunc i19 %mul_ln243

]]></Node>
<StgValue><ssdm name="trunc_ln252"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:438 %m90 = add i8 %trunc_ln252, i8 %trunc_ln252_1

]]></Node>
<StgValue><ssdm name="m90"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="4" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:440 %trunc_ln253 = trunc i15 %mul_ln246

]]></Node>
<StgValue><ssdm name="trunc_ln253"/></StgValue>
</operation>

<operation id="321" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="4" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:441 %trunc_ln253_1 = trunc i13 %m87

]]></Node>
<StgValue><ssdm name="trunc_ln253_1"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="10" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:446 %trunc_ln255 = trunc i13 %m87

]]></Node>
<StgValue><ssdm name="trunc_ln255"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:447 %m93 = add i10 %trunc_ln255, i10 %m81

]]></Node>
<StgValue><ssdm name="m93"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="8" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:448 %trunc_ln256_1 = trunc i10 %m85

]]></Node>
<StgValue><ssdm name="trunc_ln256_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="325" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:374 %zext_ln239 = zext i10 %m71

]]></Node>
<StgValue><ssdm name="zext_ln239"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:405 %m82 = add i10 %m65, i10 %sext_ln244

]]></Node>
<StgValue><ssdm name="m82"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="13" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:408 %zext_ln245_1 = zext i8 %m80

]]></Node>
<StgValue><ssdm name="zext_ln245_1"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="17" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:409 %zext_ln245_2 = zext i8 %m80

]]></Node>
<StgValue><ssdm name="zext_ln245_2"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.80:410 %mul_ln245 = mul i17 %zext_ln239, i17 %zext_ln245_2

]]></Node>
<StgValue><ssdm name="mul_ln245"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.80:411 %m83 = trunc i17 %mul_ln245

]]></Node>
<StgValue><ssdm name="m83"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:412 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln245, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="13" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:427 %sext_ln250 = sext i5 %m77

]]></Node>
<StgValue><ssdm name="sext_ln250"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:428 %mul_ln250 = mul i13 %zext_ln245_1, i13 %sext_ln250

]]></Node>
<StgValue><ssdm name="mul_ln250"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:429 %trunc_ln256 = trunc i13 %mul_ln250

]]></Node>
<StgValue><ssdm name="trunc_ln256"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:430 %specfucore_ln70 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln250, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln70"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:442 %m91 = mul i4 %trunc_ln253, i4 %trunc_ln253_1

]]></Node>
<StgValue><ssdm name="m91"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="13" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.80:443 %sext_ln254 = sext i6 %m89

]]></Node>
<StgValue><ssdm name="sext_ln254"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="13" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:444 %sext_ln254_1 = sext i8 %m90

]]></Node>
<StgValue><ssdm name="sext_ln254_1"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:445 %m92 = mul i13 %sext_ln254_1, i13 %sext_ln254

]]></Node>
<StgValue><ssdm name="m92"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:460 %sext_ln259 = sext i8 %m90

]]></Node>
<StgValue><ssdm name="sext_ln259"/></StgValue>
</operation>

<operation id="341" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:461 %sext_ln259_1 = sext i10 %m85

]]></Node>
<StgValue><ssdm name="sext_ln259_1"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:462 %mul_ln259 = mul i16 %sext_ln259_1, i16 %sext_ln259

]]></Node>
<StgValue><ssdm name="mul_ln259"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:463 %m98 = mul i10 %m93, i10 %m82

]]></Node>
<StgValue><ssdm name="m98"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="11" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:491 %zext_ln265 = zext i5 %m86

]]></Node>
<StgValue><ssdm name="zext_ln265"/></StgValue>
</operation>

<operation id="345" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:492 %zext_ln265_1 = zext i10 %m93

]]></Node>
<StgValue><ssdm name="zext_ln265_1"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.80:493 %mul_ln265 = mul i11 %zext_ln265_1, i11 %zext_ln265

]]></Node>
<StgValue><ssdm name="mul_ln265"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="5" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.80:494 %m103 = trunc i11 %mul_ln265

]]></Node>
<StgValue><ssdm name="m103"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:495 %specfucore_ln85 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln265, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln85"/></StgValue>
</operation>

<operation id="349" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="7" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:507 %trunc_ln268_1 = trunc i13 %mul_ln250

]]></Node>
<StgValue><ssdm name="trunc_ln268_1"/></StgValue>
</operation>

<operation id="350" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:509 %trunc_ln269 = trunc i10 %m98

]]></Node>
<StgValue><ssdm name="trunc_ln269"/></StgValue>
</operation>

<operation id="351" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:688 %sext_ln315 = sext i8 %m83

]]></Node>
<StgValue><ssdm name="sext_ln315"/></StgValue>
</operation>

<operation id="352" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:689 %sext_ln316 = sext i4 %m91

]]></Node>
<StgValue><ssdm name="sext_ln316"/></StgValue>
</operation>

<operation id="353" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:706 %write_ln315 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_7, i16 %sext_ln315

]]></Node>
<StgValue><ssdm name="write_ln315"/></StgValue>
</operation>

<operation id="354" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:707 %write_ln316 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_8, i16 %sext_ln316

]]></Node>
<StgValue><ssdm name="write_ln316"/></StgValue>
</operation>

<operation id="355" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:708 %write_ln317 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_9, i16 %mul_ln259

]]></Node>
<StgValue><ssdm name="write_ln317"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="356" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="15" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:407 %zext_ln245 = zext i8 %m80

]]></Node>
<StgValue><ssdm name="zext_ln245"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="19" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.80:439 %sext_ln253 = sext i6 %m89

]]></Node>
<StgValue><ssdm name="sext_ln253"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:449 %m94 = mul i8 %trunc_ln256, i8 %trunc_ln256_1

]]></Node>
<StgValue><ssdm name="m94"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:451 %zext_ln257 = zext i10 %m82

]]></Node>
<StgValue><ssdm name="zext_ln257"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="15" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:452 %zext_ln257_1 = zext i10 %m82

]]></Node>
<StgValue><ssdm name="zext_ln257_1"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:453 %mul_ln257 = mul i15 %zext_ln257_1, i15 %zext_ln245

]]></Node>
<StgValue><ssdm name="mul_ln257"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:454 %trunc_ln268 = trunc i15 %mul_ln257

]]></Node>
<StgValue><ssdm name="trunc_ln268"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:455 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln257, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="15" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:467 %zext_ln262 = zext i10 %m98

]]></Node>
<StgValue><ssdm name="zext_ln262"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:468 %zext_ln262_1 = zext i10 %m98

]]></Node>
<StgValue><ssdm name="zext_ln262_1"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:469 %mul_ln262 = mul i20 %zext_ln262_1, i20 %zext_ln257

]]></Node>
<StgValue><ssdm name="mul_ln262"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="10" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:470 %m100 = trunc i20 %mul_ln262

]]></Node>
<StgValue><ssdm name="m100"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:471 %specfucore_ln82 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln262, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln82"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="15" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:474 %zext_ln263 = zext i13 %m92

]]></Node>
<StgValue><ssdm name="zext_ln263"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="19" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:475 %zext_ln263_1 = zext i13 %m92

]]></Node>
<StgValue><ssdm name="zext_ln263_1"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.80:476 %mul_ln263 = mul i19 %zext_ln263_1, i19 %sext_ln253

]]></Node>
<StgValue><ssdm name="mul_ln263"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="9" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.80:477 %trunc_ln275 = trunc i19 %mul_ln263

]]></Node>
<StgValue><ssdm name="trunc_ln275"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:478 %specfucore_ln83 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln263, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln83"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:503 %mul_ln267 = mul i15 %zext_ln262, i15 %zext_ln263

]]></Node>
<StgValue><ssdm name="mul_ln267"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:504 %m105 = trunc i15 %mul_ln267

]]></Node>
<StgValue><ssdm name="m105"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:505 %specfucore_ln87 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln267, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln87"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="377" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.80:457 %sext_ln258 = sext i6 %m89

]]></Node>
<StgValue><ssdm name="sext_ln258"/></StgValue>
</operation>

<operation id="378" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:458 %sext_ln258_1 = sext i8 %m84

]]></Node>
<StgValue><ssdm name="sext_ln258_1"/></StgValue>
</operation>

<operation id="379" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:459 %add_ln258 = add i9 %sext_ln258_1, i9 %sext_ln258

]]></Node>
<StgValue><ssdm name="add_ln258"/></StgValue>
</operation>

<operation id="380" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:464 %sext_ln261 = sext i9 %add_ln258

]]></Node>
<StgValue><ssdm name="sext_ln261"/></StgValue>
</operation>

<operation id="381" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:465 %m99 = mul i10 %m82, i10 %sext_ln261

]]></Node>
<StgValue><ssdm name="m99"/></StgValue>
</operation>

<operation id="382" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="17" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:482 %zext_ln264_1 = zext i8 %m94

]]></Node>
<StgValue><ssdm name="zext_ln264_1"/></StgValue>
</operation>

<operation id="383" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:484 %zext_ln264_3 = zext i10 %m100

]]></Node>
<StgValue><ssdm name="zext_ln264_3"/></StgValue>
</operation>

<operation id="384" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:485 %zext_ln264_4 = zext i10 %m100

]]></Node>
<StgValue><ssdm name="zext_ln264_4"/></StgValue>
</operation>

<operation id="385" st_id="15" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.80:486 %mul_ln264 = mul i17 %zext_ln264_4, i17 %zext_ln264_1

]]></Node>
<StgValue><ssdm name="mul_ln264"/></StgValue>
</operation>

<operation id="386" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.80:487 %m102 = trunc i17 %mul_ln264

]]></Node>
<StgValue><ssdm name="m102"/></StgValue>
</operation>

<operation id="387" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:488 %specfucore_ln84 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln264, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln84"/></StgValue>
</operation>

<operation id="388" st_id="15" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:498 %mul_ln266 = mul i20 %zext_ln262_1, i20 %zext_ln264_3

]]></Node>
<StgValue><ssdm name="mul_ln266"/></StgValue>
</operation>

<operation id="389" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="10" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:499 %m104 = trunc i20 %mul_ln266

]]></Node>
<StgValue><ssdm name="m104"/></StgValue>
</operation>

<operation id="390" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:500 %specfucore_ln86 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln266, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln86"/></StgValue>
</operation>

<operation id="391" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:508 %m106 = mul i7 %trunc_ln268, i7 %trunc_ln268_1

]]></Node>
<StgValue><ssdm name="m106"/></StgValue>
</operation>

<operation id="392" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:510 %trunc_ln269_1 = trunc i20 %mul_ln266

]]></Node>
<StgValue><ssdm name="trunc_ln269_1"/></StgValue>
</operation>

<operation id="393" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="7" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.80:518 %trunc_ln271 = trunc i17 %mul_ln264

]]></Node>
<StgValue><ssdm name="trunc_ln271"/></StgValue>
</operation>

<operation id="394" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="7" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:519 %trunc_ln271_1 = trunc i9 %add_ln258

]]></Node>
<StgValue><ssdm name="trunc_ln271_1"/></StgValue>
</operation>

<operation id="395" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:541 %m113 = mul i9 %trunc_ln275, i9 %add_ln258

]]></Node>
<StgValue><ssdm name="m113"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="396" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="15" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:483 %zext_ln264_2 = zext i10 %m100

]]></Node>
<StgValue><ssdm name="zext_ln264_2"/></StgValue>
</operation>

<operation id="397" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:511 %m107 = add i8 %trunc_ln269, i8 %trunc_ln269_1

]]></Node>
<StgValue><ssdm name="m107"/></StgValue>
</operation>

<operation id="398" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:520 %m109 = mul i7 %trunc_ln271, i7 %trunc_ln271_1

]]></Node>
<StgValue><ssdm name="m109"/></StgValue>
</operation>

<operation id="399" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:543 %zext_ln276 = zext i7 %m106

]]></Node>
<StgValue><ssdm name="zext_ln276"/></StgValue>
</operation>

<operation id="400" st_id="16" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:545 %mul_ln276 = mul i15 %zext_ln264_2, i15 %zext_ln276

]]></Node>
<StgValue><ssdm name="mul_ln276"/></StgValue>
</operation>

<operation id="401" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:546 %m114 = trunc i15 %mul_ln276

]]></Node>
<StgValue><ssdm name="m114"/></StgValue>
</operation>

<operation id="402" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:547 %specfucore_ln96 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln276, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln96"/></StgValue>
</operation>

<operation id="403" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:549 %sext_ln277 = sext i7 %m105

]]></Node>
<StgValue><ssdm name="sext_ln277"/></StgValue>
</operation>

<operation id="404" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:550 %m115 = mul i8 %m102, i8 %sext_ln277

]]></Node>
<StgValue><ssdm name="m115"/></StgValue>
</operation>

<operation id="405" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="15" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:563 %zext_ln281 = zext i10 %m104

]]></Node>
<StgValue><ssdm name="zext_ln281"/></StgValue>
</operation>

<operation id="406" st_id="16" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:564 %mul_ln281 = mul i15 %zext_ln281, i15 %zext_ln281

]]></Node>
<StgValue><ssdm name="mul_ln281"/></StgValue>
</operation>

<operation id="407" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:565 %m119 = trunc i15 %mul_ln281

]]></Node>
<StgValue><ssdm name="m119"/></StgValue>
</operation>

<operation id="408" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:566 %specfucore_ln101 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln281, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln101"/></StgValue>
</operation>

<operation id="409" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:691 %sext_ln319 = sext i7 %m119

]]></Node>
<StgValue><ssdm name="sext_ln319"/></StgValue>
</operation>

<operation id="410" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:710 %write_ln319 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_11, i16 %sext_ln319

]]></Node>
<StgValue><ssdm name="write_ln319"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="411" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="15" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:481 %zext_ln264 = zext i8 %m94

]]></Node>
<StgValue><ssdm name="zext_ln264"/></StgValue>
</operation>

<operation id="412" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="11" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:522 %zext_ln272 = zext i5 %m103

]]></Node>
<StgValue><ssdm name="zext_ln272"/></StgValue>
</operation>

<operation id="413" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="11" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:524 %zext_ln272_2 = zext i8 %m107

]]></Node>
<StgValue><ssdm name="zext_ln272_2"/></StgValue>
</operation>

<operation id="414" st_id="17" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.80:525 %mul_ln272 = mul i11 %zext_ln272_2, i11 %zext_ln272

]]></Node>
<StgValue><ssdm name="mul_ln272"/></StgValue>
</operation>

<operation id="415" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="5" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.80:526 %m110 = trunc i11 %mul_ln272

]]></Node>
<StgValue><ssdm name="m110"/></StgValue>
</operation>

<operation id="416" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:527 %specfucore_ln92 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln272, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln92"/></StgValue>
</operation>

<operation id="417" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:536 %zext_ln274 = zext i7 %m109

]]></Node>
<StgValue><ssdm name="zext_ln274"/></StgValue>
</operation>

<operation id="418" st_id="17" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:537 %mul_ln274 = mul i15 %zext_ln274, i15 %zext_ln264

]]></Node>
<StgValue><ssdm name="mul_ln274"/></StgValue>
</operation>

<operation id="419" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:538 %m112 = trunc i15 %mul_ln274

]]></Node>
<StgValue><ssdm name="m112"/></StgValue>
</operation>

<operation id="420" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:539 %specfucore_ln94 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln274, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln94"/></StgValue>
</operation>

<operation id="421" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:690 %sext_ln318 = sext i7 %m112

]]></Node>
<StgValue><ssdm name="sext_ln318"/></StgValue>
</operation>

<operation id="422" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:709 %write_ln318 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_10, i16 %sext_ln318

]]></Node>
<StgValue><ssdm name="write_ln318"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="423" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:530 %zext_ln273 = zext i5 %m110

]]></Node>
<StgValue><ssdm name="zext_ln273"/></StgValue>
</operation>

<operation id="424" st_id="18" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:531 %mul_ln273 = mul i10 %zext_ln273, i10 %zext_ln273

]]></Node>
<StgValue><ssdm name="mul_ln273"/></StgValue>
</operation>

<operation id="425" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:532 %m111 = trunc i10 %mul_ln273

]]></Node>
<StgValue><ssdm name="m111"/></StgValue>
</operation>

<operation id="426" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:533 %specfucore_ln93 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln273, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln93"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="427" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="14" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:513 %sext_ln270 = sext i7 %m105

]]></Node>
<StgValue><ssdm name="sext_ln270"/></StgValue>
</operation>

<operation id="428" st_id="19" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.80:514 %mul_ln270 = mul i14 %sext_ln270, i14 %sext_ln270

]]></Node>
<StgValue><ssdm name="mul_ln270"/></StgValue>
</operation>

<operation id="429" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:515 %specfucore_ln90 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln270, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln90"/></StgValue>
</operation>

<operation id="430" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.80:516 %m108 = trunc i14 %mul_ln270

]]></Node>
<StgValue><ssdm name="m108"/></StgValue>
</operation>

<operation id="431" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="15" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.80:552 %sext_ln279 = sext i5 %m111

]]></Node>
<StgValue><ssdm name="sext_ln279"/></StgValue>
</operation>

<operation id="432" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="15" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:553 %zext_ln279 = zext i10 %m99

]]></Node>
<StgValue><ssdm name="zext_ln279"/></StgValue>
</operation>

<operation id="433" st_id="19" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:554 %mul_ln279 = mul i15 %zext_ln279, i15 %sext_ln279

]]></Node>
<StgValue><ssdm name="mul_ln279"/></StgValue>
</operation>

<operation id="434" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="10" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:555 %trunc_ln280 = trunc i15 %mul_ln279

]]></Node>
<StgValue><ssdm name="trunc_ln280"/></StgValue>
</operation>

<operation id="435" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:556 %specfucore_ln99 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln279, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln99"/></StgValue>
</operation>

<operation id="436" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:557 %m117 = trunc i15 %mul_ln279

]]></Node>
<StgValue><ssdm name="m117"/></StgValue>
</operation>

<operation id="437" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="9" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:623 %trunc_ln300_1 = trunc i15 %mul_ln279

]]></Node>
<StgValue><ssdm name="trunc_ln300_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="438" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:523 %zext_ln272_1 = zext i8 %m107

]]></Node>
<StgValue><ssdm name="zext_ln272_1"/></StgValue>
</operation>

<operation id="439" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="14" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:544 %zext_ln276_1 = zext i7 %m106

]]></Node>
<StgValue><ssdm name="zext_ln276_1"/></StgValue>
</operation>

<operation id="440" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="14" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:559 %zext_ln280 = zext i7 %m117

]]></Node>
<StgValue><ssdm name="zext_ln280"/></StgValue>
</operation>

<operation id="441" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:560 %sext_ln280 = sext i8 %m108

]]></Node>
<StgValue><ssdm name="sext_ln280"/></StgValue>
</operation>

<operation id="442" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:561 %m118 = mul i10 %trunc_ln280, i10 %sext_ln280

]]></Node>
<StgValue><ssdm name="m118"/></StgValue>
</operation>

<operation id="443" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:569 %sext_ln282 = sext i8 %m108

]]></Node>
<StgValue><ssdm name="sext_ln282"/></StgValue>
</operation>

<operation id="444" st_id="20" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:570 %mul_ln282 = mul i16 %zext_ln272_1, i16 %sext_ln282

]]></Node>
<StgValue><ssdm name="mul_ln282"/></StgValue>
</operation>

<operation id="445" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:571 %m120 = trunc i16 %mul_ln282

]]></Node>
<StgValue><ssdm name="m120"/></StgValue>
</operation>

<operation id="446" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:572 %specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln282, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln102"/></StgValue>
</operation>

<operation id="447" st_id="20" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.80:575 %mul_ln283 = mul i14 %zext_ln280, i14 %zext_ln276_1

]]></Node>
<StgValue><ssdm name="mul_ln283"/></StgValue>
</operation>

<operation id="448" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="7" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.80:576 %m121 = trunc i14 %mul_ln283

]]></Node>
<StgValue><ssdm name="m121"/></StgValue>
</operation>

<operation id="449" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:577 %specfucore_ln103 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln283, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln103"/></StgValue>
</operation>

<operation id="450" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:600 %sext_ln287 = sext i9 %m113

]]></Node>
<StgValue><ssdm name="sext_ln287"/></StgValue>
</operation>

<operation id="451" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:601 %m125 = add i10 %sext_ln287, i10 %m118

]]></Node>
<StgValue><ssdm name="m125"/></StgValue>
</operation>

<operation id="452" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="4" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:629 %trunc_ln294_1 = trunc i10 %m125

]]></Node>
<StgValue><ssdm name="trunc_ln294_1"/></StgValue>
</operation>

<operation id="453" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="8" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:635 %trunc_ln295 = trunc i10 %m125

]]></Node>
<StgValue><ssdm name="trunc_ln295"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="454" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="15" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:581 %zext_ln284_1 = zext i10 %m118

]]></Node>
<StgValue><ssdm name="zext_ln284_1"/></StgValue>
</operation>

<operation id="455" st_id="21" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:582 %mul_ln284 = mul i15 %zext_ln284_1, i15 %sext_ln279

]]></Node>
<StgValue><ssdm name="mul_ln284"/></StgValue>
</operation>

<operation id="456" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="10" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:583 %m122 = trunc i15 %mul_ln284

]]></Node>
<StgValue><ssdm name="m122"/></StgValue>
</operation>

<operation id="457" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:584 %specfucore_ln104 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln284, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln104"/></StgValue>
</operation>

<operation id="458" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
fpga_resource_hint.entry.80:602 %shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %m111, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="459" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="9" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:622 %trunc_ln300 = trunc i15 %mul_ln284

]]></Node>
<StgValue><ssdm name="trunc_ln300"/></StgValue>
</operation>

<operation id="460" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:628 %sext_ln294 = sext i10 %m125

]]></Node>
<StgValue><ssdm name="sext_ln294"/></StgValue>
</operation>

<operation id="461" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.80:647 %sext_ln298 = sext i6 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln298"/></StgValue>
</operation>

<operation id="462" st_id="21" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:648 %mul_ln298 = mul i16 %sext_ln294, i16 %sext_ln298

]]></Node>
<StgValue><ssdm name="mul_ln298"/></StgValue>
</operation>

<operation id="463" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:649 %specfucore_ln118 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln298, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln118"/></StgValue>
</operation>

<operation id="464" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="11" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:650 %m136 = trunc i16 %mul_ln298

]]></Node>
<StgValue><ssdm name="m136"/></StgValue>
</operation>

<operation id="465" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.80:693 %sext_ln321 = sext i11 %m136

]]></Node>
<StgValue><ssdm name="sext_ln321"/></StgValue>
</operation>

<operation id="466" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:712 %write_ln321 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_13, i16 %sext_ln321

]]></Node>
<StgValue><ssdm name="write_ln321"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="467" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="13" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:587 %zext_ln285 = zext i10 %m122

]]></Node>
<StgValue><ssdm name="zext_ln285"/></StgValue>
</operation>

<operation id="468" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:588 %zext_ln285_1 = zext i10 %m122

]]></Node>
<StgValue><ssdm name="zext_ln285_1"/></StgValue>
</operation>

<operation id="469" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="17" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:589 %zext_ln285_2 = zext i8 %m115

]]></Node>
<StgValue><ssdm name="zext_ln285_2"/></StgValue>
</operation>

<operation id="470" st_id="22" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.80:590 %mul_ln285 = mul i17 %zext_ln285_1, i17 %zext_ln285_2

]]></Node>
<StgValue><ssdm name="mul_ln285"/></StgValue>
</operation>

<operation id="471" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.80:591 %m123 = trunc i17 %mul_ln285

]]></Node>
<StgValue><ssdm name="m123"/></StgValue>
</operation>

<operation id="472" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:592 %specfucore_ln105 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln285, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln105"/></StgValue>
</operation>

<operation id="473" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="17" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:604 %sext_ln289 = sext i7 %m114

]]></Node>
<StgValue><ssdm name="sext_ln289"/></StgValue>
</operation>

<operation id="474" st_id="22" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.80:605 %mul_ln289 = mul i17 %zext_ln285_1, i17 %sext_ln289

]]></Node>
<StgValue><ssdm name="mul_ln289"/></StgValue>
</operation>

<operation id="475" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="10" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.80:606 %m127 = trunc i17 %mul_ln289

]]></Node>
<StgValue><ssdm name="m127"/></StgValue>
</operation>

<operation id="476" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:607 %specfucore_ln109 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln289, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln109"/></StgValue>
</operation>

<operation id="477" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="13" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:616 %zext_ln291 = zext i8 %m120

]]></Node>
<StgValue><ssdm name="zext_ln291"/></StgValue>
</operation>

<operation id="478" st_id="22" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:617 %mul_ln291 = mul i13 %zext_ln285, i13 %zext_ln291

]]></Node>
<StgValue><ssdm name="mul_ln291"/></StgValue>
</operation>

<operation id="479" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="6" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:618 %m129 = trunc i13 %mul_ln291

]]></Node>
<StgValue><ssdm name="m129"/></StgValue>
</operation>

<operation id="480" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:619 %specfucore_ln111 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln291, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln111"/></StgValue>
</operation>

<operation id="481" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:624 %mul_ln300 = mul i9 %trunc_ln300, i9 %trunc_ln300_1

]]></Node>
<StgValue><ssdm name="mul_ln300"/></StgValue>
</operation>

<operation id="482" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="4" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.80:626 %trunc_ln294 = trunc i17 %mul_ln289

]]></Node>
<StgValue><ssdm name="trunc_ln294"/></StgValue>
</operation>

<operation id="483" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:636 %m133 = mul i8 %trunc_ln295, i8 %m120

]]></Node>
<StgValue><ssdm name="m133"/></StgValue>
</operation>

<operation id="484" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="8" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.80:644 %trunc_ln297 = trunc i17 %mul_ln289

]]></Node>
<StgValue><ssdm name="trunc_ln297"/></StgValue>
</operation>

<operation id="485" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="7" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:678 %trunc_ln306 = trunc i8 %m133

]]></Node>
<StgValue><ssdm name="trunc_ln306"/></StgValue>
</operation>

<operation id="486" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.80:692 %sext_ln320 = sext i6 %m129

]]></Node>
<StgValue><ssdm name="sext_ln320"/></StgValue>
</operation>

<operation id="487" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:711 %write_ln320 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_12, i16 %sext_ln320

]]></Node>
<StgValue><ssdm name="write_ln320"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="488" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="17" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:595 %zext_ln286 = zext i8 %m123

]]></Node>
<StgValue><ssdm name="zext_ln286"/></StgValue>
</operation>

<operation id="489" st_id="23" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.80:596 %mul_ln286 = mul i17 %zext_ln285_1, i17 %zext_ln286

]]></Node>
<StgValue><ssdm name="mul_ln286"/></StgValue>
</operation>

<operation id="490" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.80:597 %m124 = trunc i17 %mul_ln286

]]></Node>
<StgValue><ssdm name="m124"/></StgValue>
</operation>

<operation id="491" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:598 %specfucore_ln106 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln286, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln106"/></StgValue>
</operation>

<operation id="492" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:621 %m130 = mul i10 %m127, i10 %m104

]]></Node>
<StgValue><ssdm name="m130"/></StgValue>
</operation>

<operation id="493" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:624 %mul_ln300 = mul i9 %trunc_ln300, i9 %trunc_ln300_1

]]></Node>
<StgValue><ssdm name="mul_ln300"/></StgValue>
</operation>

<operation id="494" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="8" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:627 %zext_ln294 = zext i4 %trunc_ln294

]]></Node>
<StgValue><ssdm name="zext_ln294"/></StgValue>
</operation>

<operation id="495" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="8" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:630 %zext_ln294_1 = zext i4 %trunc_ln294_1

]]></Node>
<StgValue><ssdm name="zext_ln294_1"/></StgValue>
</operation>

<operation id="496" st_id="23" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:631 %mul_ln294 = mul i8 %zext_ln294, i8 %zext_ln294_1

]]></Node>
<StgValue><ssdm name="mul_ln294"/></StgValue>
</operation>

<operation id="497" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="4" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:632 %m132 = trunc i8 %mul_ln294

]]></Node>
<StgValue><ssdm name="m132"/></StgValue>
</operation>

<operation id="498" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:633 %specfucore_ln114 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln294, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln114"/></StgValue>
</operation>

<operation id="499" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="15" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:638 %sext_ln296 = sext i8 %m133

]]></Node>
<StgValue><ssdm name="sext_ln296"/></StgValue>
</operation>

<operation id="500" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:639 %sext_ln296_1 = sext i7 %m121

]]></Node>
<StgValue><ssdm name="sext_ln296_1"/></StgValue>
</operation>

<operation id="501" st_id="23" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:640 %mul_ln296 = mul i15 %sext_ln296, i15 %sext_ln296_1

]]></Node>
<StgValue><ssdm name="mul_ln296"/></StgValue>
</operation>

<operation id="502" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:641 %specfucore_ln116 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln296, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="503" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="10" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.80:642 %m134 = trunc i15 %mul_ln296

]]></Node>
<StgValue><ssdm name="m134"/></StgValue>
</operation>

<operation id="504" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="9" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:659 %trunc_ln300_2 = trunc i10 %m130

]]></Node>
<StgValue><ssdm name="trunc_ln300_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="505" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="18" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:580 %zext_ln284 = zext i10 %m118

]]></Node>
<StgValue><ssdm name="zext_ln284"/></StgValue>
</operation>

<operation id="506" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="18" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:610 %sext_ln290 = sext i8 %m124

]]></Node>
<StgValue><ssdm name="sext_ln290"/></StgValue>
</operation>

<operation id="507" st_id="24" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.80:611 %mul_ln290 = mul i18 %zext_ln284, i18 %sext_ln290

]]></Node>
<StgValue><ssdm name="mul_ln290"/></StgValue>
</operation>

<operation id="508" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="9" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.80:612 %m128 = trunc i18 %mul_ln290

]]></Node>
<StgValue><ssdm name="m128"/></StgValue>
</operation>

<operation id="509" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:613 %specfucore_ln110 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln290, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln110"/></StgValue>
</operation>

<operation id="510" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:624 %mul_ln300 = mul i9 %trunc_ln300, i9 %trunc_ln300_1

]]></Node>
<StgValue><ssdm name="mul_ln300"/></StgValue>
</operation>

<operation id="511" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:645 %mul_ln297 = mul i8 %m124, i8 %trunc_ln297

]]></Node>
<StgValue><ssdm name="mul_ln297"/></StgValue>
</operation>

<operation id="512" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:653 %zext_ln299 = zext i8 %m120

]]></Node>
<StgValue><ssdm name="zext_ln299"/></StgValue>
</operation>

<operation id="513" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="9" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:654 %zext_ln299_1 = zext i4 %m132

]]></Node>
<StgValue><ssdm name="zext_ln299_1"/></StgValue>
</operation>

<operation id="514" st_id="24" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:655 %mul_ln299 = mul i9 %zext_ln299_1, i9 %zext_ln299

]]></Node>
<StgValue><ssdm name="mul_ln299"/></StgValue>
</operation>

<operation id="515" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="4" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:656 %m137 = trunc i9 %mul_ln299

]]></Node>
<StgValue><ssdm name="m137"/></StgValue>
</operation>

<operation id="516" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:657 %specfucore_ln119 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln299, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln119"/></StgValue>
</operation>

<operation id="517" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:660 %m138 = add i9 %trunc_ln300_2, i9 %mul_ln300

]]></Node>
<StgValue><ssdm name="m138"/></StgValue>
</operation>

<operation id="518" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:663 %zext_ln302 = zext i10 %m134

]]></Node>
<StgValue><ssdm name="zext_ln302"/></StgValue>
</operation>

<operation id="519" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:664 %zext_ln302_1 = zext i10 %m130

]]></Node>
<StgValue><ssdm name="zext_ln302_1"/></StgValue>
</operation>

<operation id="520" st_id="24" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:665 %mul_ln302 = mul i20 %zext_ln302_1, i20 %zext_ln302

]]></Node>
<StgValue><ssdm name="mul_ln302"/></StgValue>
</operation>

<operation id="521" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="10" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.80:666 %m140 = trunc i20 %mul_ln302

]]></Node>
<StgValue><ssdm name="m140"/></StgValue>
</operation>

<operation id="522" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:667 %specfucore_ln122 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln302, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln122"/></StgValue>
</operation>

<operation id="523" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.80:695 %sext_ln323 = sext i10 %m140

]]></Node>
<StgValue><ssdm name="sext_ln323"/></StgValue>
</operation>

<operation id="524" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:714 %write_ln323 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_15, i16 %sext_ln323

]]></Node>
<StgValue><ssdm name="write_ln323"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="525" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:645 %mul_ln297 = mul i8 %m124, i8 %trunc_ln297

]]></Node>
<StgValue><ssdm name="mul_ln297"/></StgValue>
</operation>

<operation id="526" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:660 %m138 = add i9 %trunc_ln300_2, i9 %mul_ln300

]]></Node>
<StgValue><ssdm name="m138"/></StgValue>
</operation>

<operation id="527" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="13" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:670 %zext_ln303 = zext i9 %m128

]]></Node>
<StgValue><ssdm name="zext_ln303"/></StgValue>
</operation>

<operation id="528" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="13" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:671 %sext_ln303 = sext i4 %m137

]]></Node>
<StgValue><ssdm name="sext_ln303"/></StgValue>
</operation>

<operation id="529" st_id="25" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:672 %mul_ln303 = mul i13 %zext_ln303, i13 %sext_ln303

]]></Node>
<StgValue><ssdm name="mul_ln303"/></StgValue>
</operation>

<operation id="530" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="9" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.80:673 %m141 = trunc i13 %mul_ln303

]]></Node>
<StgValue><ssdm name="m141"/></StgValue>
</operation>

<operation id="531" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.80:674 %specfucore_ln123 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln303, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln123"/></StgValue>
</operation>

<operation id="532" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.80:679 %sext_ln306 = sext i4 %m137

]]></Node>
<StgValue><ssdm name="sext_ln306"/></StgValue>
</operation>

<operation id="533" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:680 %mul_ln306 = mul i7 %trunc_ln306, i7 %sext_ln306

]]></Node>
<StgValue><ssdm name="mul_ln306"/></StgValue>
</operation>

<operation id="534" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
fpga_resource_hint.entry.80:681 %m144 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %mul_ln306, i1 0

]]></Node>
<StgValue><ssdm name="m144"/></StgValue>
</operation>

<operation id="535" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="16" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:694 %sext_ln322 = sext i9 %m138

]]></Node>
<StgValue><ssdm name="sext_ln322"/></StgValue>
</operation>

<operation id="536" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.80:696 %sext_ln324 = sext i9 %m141

]]></Node>
<StgValue><ssdm name="sext_ln324"/></StgValue>
</operation>

<operation id="537" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:698 %sext_ln326 = sext i8 %m144

]]></Node>
<StgValue><ssdm name="sext_ln326"/></StgValue>
</operation>

<operation id="538" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:713 %write_ln322 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_14, i16 %sext_ln322

]]></Node>
<StgValue><ssdm name="write_ln322"/></StgValue>
</operation>

<operation id="539" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:715 %write_ln324 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_16, i16 %sext_ln324

]]></Node>
<StgValue><ssdm name="write_ln324"/></StgValue>
</operation>

<operation id="540" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:717 %write_ln326 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_18, i16 %sext_ln326

]]></Node>
<StgValue><ssdm name="write_ln326"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="541" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:645 %mul_ln297 = mul i8 %m124, i8 %trunc_ln297

]]></Node>
<StgValue><ssdm name="mul_ln297"/></StgValue>
</operation>

<operation id="542" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.80:661 %sext_ln301 = sext i7 %m121

]]></Node>
<StgValue><ssdm name="sext_ln301"/></StgValue>
</operation>

<operation id="543" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:676 %add_ln304 = add i8 %mul_ln297, i8 %sext_ln301

]]></Node>
<StgValue><ssdm name="add_ln304"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="544" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:0 %spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_51

]]></Node>
<StgValue><ssdm name="spectopmodule_ln6"/></StgValue>
</operation>

<operation id="545" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="546" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_0, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="547" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="548" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_1, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="549" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="550" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_2, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="551" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="552" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_3, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="553" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="554" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_4, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="555" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="556" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_5, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="557" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="558" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_6, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="559" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="560" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_7, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="561" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="562" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_8, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="563" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="564" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_9, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="565" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="566" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_10, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="567" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="568" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_11, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="569" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="570" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_12, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="571" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="572" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_13, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="573" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="574" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_14, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="575" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="576" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_15, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="577" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_16

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="578" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_16, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="579" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="580" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_17, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="581" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:37 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="582" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_0, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="583" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:39 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="584" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_1, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="585" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:41 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="586" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_2, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="587" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:43 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="588" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_3, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="589" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:45 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="590" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_4, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="591" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:47 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="592" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_5, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="593" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:49 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="594" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_6, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="595" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:51 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="596" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_7, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="597" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:53 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="598" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_8, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="599" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:55 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="600" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_9, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="601" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:57 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="602" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_10, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="603" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:59 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="604" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:60 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_11, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="605" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:61 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="606" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:62 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_12, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="607" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:63 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="608" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:64 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_13, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="609" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:65 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="610" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:66 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_14, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="611" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:67 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="612" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:68 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_15, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="613" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:69 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_16

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="614" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:70 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_16, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="615" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:71 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="616" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:72 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_17, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="617" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:73 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_18

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="618" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:74 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_18, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="619" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:102 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="620" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:107 %rend159 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend159"/></StgValue>
</operation>

<operation id="621" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:108 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_65

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="622" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:114 %rend155 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_65, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend155"/></StgValue>
</operation>

<operation id="623" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:115 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="624" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:122 %rend153 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend153"/></StgValue>
</operation>

<operation id="625" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:129 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_62

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="626" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:136 %rend149 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_62, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend149"/></StgValue>
</operation>

<operation id="627" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:139 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_61

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="628" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:146 %rend145 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_61, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend145"/></StgValue>
</operation>

<operation id="629" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:150 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="630" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:155 %rend141 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend141"/></StgValue>
</operation>

<operation id="631" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:160 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="632" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:166 %rend133 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend133"/></StgValue>
</operation>

<operation id="633" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:167 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="634" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:173 %rend131 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend131"/></StgValue>
</operation>

<operation id="635" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:174 %rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38

]]></Node>
<StgValue><ssdm name="rbegin11"/></StgValue>
</operation>

<operation id="636" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:181 %rend129 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin11

]]></Node>
<StgValue><ssdm name="rend129"/></StgValue>
</operation>

<operation id="637" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:182 %rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46

]]></Node>
<StgValue><ssdm name="rbegin13"/></StgValue>
</operation>

<operation id="638" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:188 %rend127 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin13

]]></Node>
<StgValue><ssdm name="rend127"/></StgValue>
</operation>

<operation id="639" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:195 %rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45

]]></Node>
<StgValue><ssdm name="rbegin15"/></StgValue>
</operation>

<operation id="640" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:200 %rend125 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin15

]]></Node>
<StgValue><ssdm name="rend125"/></StgValue>
</operation>

<operation id="641" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:201 %rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52

]]></Node>
<StgValue><ssdm name="rbegin17"/></StgValue>
</operation>

<operation id="642" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:206 %rend123 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin17

]]></Node>
<StgValue><ssdm name="rend123"/></StgValue>
</operation>

<operation id="643" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:211 %rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_60

]]></Node>
<StgValue><ssdm name="rbegin19"/></StgValue>
</operation>

<operation id="644" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:216 %rend121 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_60, i32 %rbegin19

]]></Node>
<StgValue><ssdm name="rend121"/></StgValue>
</operation>

<operation id="645" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:217 %rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43

]]></Node>
<StgValue><ssdm name="rbegin21"/></StgValue>
</operation>

<operation id="646" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:226 %rend119 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin21

]]></Node>
<StgValue><ssdm name="rend119"/></StgValue>
</operation>

<operation id="647" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:234 %rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42

]]></Node>
<StgValue><ssdm name="rbegin23"/></StgValue>
</operation>

<operation id="648" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:238 %rend117 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin23

]]></Node>
<StgValue><ssdm name="rend117"/></StgValue>
</operation>

<operation id="649" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:239 %rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58

]]></Node>
<StgValue><ssdm name="rbegin25"/></StgValue>
</operation>

<operation id="650" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:244 %rend115 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin25

]]></Node>
<StgValue><ssdm name="rend115"/></StgValue>
</operation>

<operation id="651" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:247 %rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49

]]></Node>
<StgValue><ssdm name="rbegin27"/></StgValue>
</operation>

<operation id="652" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:253 %rend111 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin27

]]></Node>
<StgValue><ssdm name="rend111"/></StgValue>
</operation>

<operation id="653" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:254 %rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48

]]></Node>
<StgValue><ssdm name="rbegin29"/></StgValue>
</operation>

<operation id="654" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:259 %rend109 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin29

]]></Node>
<StgValue><ssdm name="rend109"/></StgValue>
</operation>

<operation id="655" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:260 %rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55

]]></Node>
<StgValue><ssdm name="rbegin31"/></StgValue>
</operation>

<operation id="656" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:266 %rend107 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin31

]]></Node>
<StgValue><ssdm name="rend107"/></StgValue>
</operation>

<operation id="657" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:277 %rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_63

]]></Node>
<StgValue><ssdm name="rbegin33"/></StgValue>
</operation>

<operation id="658" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:281 %rend101 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_63, i32 %rbegin33

]]></Node>
<StgValue><ssdm name="rend101"/></StgValue>
</operation>

<operation id="659" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:282 %rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53

]]></Node>
<StgValue><ssdm name="rbegin35"/></StgValue>
</operation>

<operation id="660" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:287 %rend99 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin35

]]></Node>
<StgValue><ssdm name="rend99"/></StgValue>
</operation>

<operation id="661" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:293 %rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35

]]></Node>
<StgValue><ssdm name="rbegin37"/></StgValue>
</operation>

<operation id="662" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:299 %rend97 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin37

]]></Node>
<StgValue><ssdm name="rend97"/></StgValue>
</operation>

<operation id="663" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:308 %rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50

]]></Node>
<StgValue><ssdm name="rbegin39"/></StgValue>
</operation>

<operation id="664" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:317 %rend93 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin39

]]></Node>
<StgValue><ssdm name="rend93"/></StgValue>
</operation>

<operation id="665" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:318 %rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26

]]></Node>
<StgValue><ssdm name="rbegin41"/></StgValue>
</operation>

<operation id="666" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:324 %rend89 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin41

]]></Node>
<StgValue><ssdm name="rend89"/></StgValue>
</operation>

<operation id="667" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:325 %rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40

]]></Node>
<StgValue><ssdm name="rbegin43"/></StgValue>
</operation>

<operation id="668" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:332 %rend87 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin43

]]></Node>
<StgValue><ssdm name="rend87"/></StgValue>
</operation>

<operation id="669" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:333 %rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24

]]></Node>
<StgValue><ssdm name="rbegin45"/></StgValue>
</operation>

<operation id="670" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:338 %rend85 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin45

]]></Node>
<StgValue><ssdm name="rend85"/></StgValue>
</operation>

<operation id="671" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:339 %rbegin46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47

]]></Node>
<StgValue><ssdm name="rbegin46"/></StgValue>
</operation>

<operation id="672" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:344 %rend83 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin46

]]></Node>
<StgValue><ssdm name="rend83"/></StgValue>
</operation>

<operation id="673" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:347 %rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54

]]></Node>
<StgValue><ssdm name="rbegin47"/></StgValue>
</operation>

<operation id="674" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:353 %rend79 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin47

]]></Node>
<StgValue><ssdm name="rend79"/></StgValue>
</operation>

<operation id="675" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:360 %rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44

]]></Node>
<StgValue><ssdm name="rbegin49"/></StgValue>
</operation>

<operation id="676" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:367 %rend77 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin49

]]></Node>
<StgValue><ssdm name="rend77"/></StgValue>
</operation>

<operation id="677" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:368 %rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34

]]></Node>
<StgValue><ssdm name="rbegin51"/></StgValue>
</operation>

<operation id="678" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:372 %rend75 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin51

]]></Node>
<StgValue><ssdm name="rend75"/></StgValue>
</operation>

<operation id="679" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:373 %rbegin52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31

]]></Node>
<StgValue><ssdm name="rbegin52"/></StgValue>
</operation>

<operation id="680" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:379 %rend73 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin52

]]></Node>
<StgValue><ssdm name="rend73"/></StgValue>
</operation>

<operation id="681" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:380 %rbegin53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30

]]></Node>
<StgValue><ssdm name="rbegin53"/></StgValue>
</operation>

<operation id="682" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:385 %rend71 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin53

]]></Node>
<StgValue><ssdm name="rend71"/></StgValue>
</operation>

<operation id="683" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:386 %rbegin54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29

]]></Node>
<StgValue><ssdm name="rbegin54"/></StgValue>
</operation>

<operation id="684" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:391 %rend67 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin54

]]></Node>
<StgValue><ssdm name="rend67"/></StgValue>
</operation>

<operation id="685" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:392 %rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28

]]></Node>
<StgValue><ssdm name="rbegin55"/></StgValue>
</operation>

<operation id="686" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:399 %rend65 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin55

]]></Node>
<StgValue><ssdm name="rend65"/></StgValue>
</operation>

<operation id="687" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:406 %rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27

]]></Node>
<StgValue><ssdm name="rbegin57"/></StgValue>
</operation>

<operation id="688" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:413 %rend63 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin57

]]></Node>
<StgValue><ssdm name="rend63"/></StgValue>
</operation>

<operation id="689" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:414 %rbegin59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin59"/></StgValue>
</operation>

<operation id="690" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:419 %rend61 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin59

]]></Node>
<StgValue><ssdm name="rend61"/></StgValue>
</operation>

<operation id="691" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:426 %rbegin58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25

]]></Node>
<StgValue><ssdm name="rbegin58"/></StgValue>
</operation>

<operation id="692" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:431 %rend59 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin58

]]></Node>
<StgValue><ssdm name="rend59"/></StgValue>
</operation>

<operation id="693" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:432 %rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64

]]></Node>
<StgValue><ssdm name="rbegin56"/></StgValue>
</operation>

<operation id="694" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:435 %rend57 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin56

]]></Node>
<StgValue><ssdm name="rend57"/></StgValue>
</operation>

<operation id="695" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:450 %rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36

]]></Node>
<StgValue><ssdm name="rbegin50"/></StgValue>
</operation>

<operation id="696" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:456 %rend51 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin50

]]></Node>
<StgValue><ssdm name="rend51"/></StgValue>
</operation>

<operation id="697" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:466 %rbegin48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4

]]></Node>
<StgValue><ssdm name="rbegin48"/></StgValue>
</operation>

<operation id="698" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:472 %rend49 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin48

]]></Node>
<StgValue><ssdm name="rend49"/></StgValue>
</operation>

<operation id="699" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:473 %rbegin44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3

]]></Node>
<StgValue><ssdm name="rbegin44"/></StgValue>
</operation>

<operation id="700" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:479 %rend45 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin44

]]></Node>
<StgValue><ssdm name="rend45"/></StgValue>
</operation>

<operation id="701" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:480 %rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2

]]></Node>
<StgValue><ssdm name="rbegin42"/></StgValue>
</operation>

<operation id="702" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:489 %rend43 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin42

]]></Node>
<StgValue><ssdm name="rend43"/></StgValue>
</operation>

<operation id="703" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:490 %rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin40"/></StgValue>
</operation>

<operation id="704" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:496 %rend41 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin40

]]></Node>
<StgValue><ssdm name="rend41"/></StgValue>
</operation>

<operation id="705" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:497 %rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18

]]></Node>
<StgValue><ssdm name="rbegin38"/></StgValue>
</operation>

<operation id="706" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:501 %rend39 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin38

]]></Node>
<StgValue><ssdm name="rend39"/></StgValue>
</operation>

<operation id="707" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:502 %rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin36"/></StgValue>
</operation>

<operation id="708" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:506 %rend37 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin36

]]></Node>
<StgValue><ssdm name="rend37"/></StgValue>
</operation>

<operation id="709" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:512 %rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16

]]></Node>
<StgValue><ssdm name="rbegin34"/></StgValue>
</operation>

<operation id="710" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:517 %rend35 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin34

]]></Node>
<StgValue><ssdm name="rend35"/></StgValue>
</operation>

<operation id="711" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:521 %rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin32"/></StgValue>
</operation>

<operation id="712" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:528 %rend33 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin32

]]></Node>
<StgValue><ssdm name="rend33"/></StgValue>
</operation>

<operation id="713" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:529 %rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22

]]></Node>
<StgValue><ssdm name="rbegin30"/></StgValue>
</operation>

<operation id="714" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:534 %rend31 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin30

]]></Node>
<StgValue><ssdm name="rend31"/></StgValue>
</operation>

<operation id="715" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:535 %rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21

]]></Node>
<StgValue><ssdm name="rbegin28"/></StgValue>
</operation>

<operation id="716" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:540 %rend29 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin28

]]></Node>
<StgValue><ssdm name="rend29"/></StgValue>
</operation>

<operation id="717" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:542 %rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15

]]></Node>
<StgValue><ssdm name="rbegin26"/></StgValue>
</operation>

<operation id="718" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:548 %rend27 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin26

]]></Node>
<StgValue><ssdm name="rend27"/></StgValue>
</operation>

<operation id="719" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:551 %rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14

]]></Node>
<StgValue><ssdm name="rbegin22"/></StgValue>
</operation>

<operation id="720" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:558 %rend23 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin22

]]></Node>
<StgValue><ssdm name="rend23"/></StgValue>
</operation>

<operation id="721" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:562 %rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13

]]></Node>
<StgValue><ssdm name="rbegin20"/></StgValue>
</operation>

<operation id="722" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:567 %rend21 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin20

]]></Node>
<StgValue><ssdm name="rend21"/></StgValue>
</operation>

<operation id="723" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:568 %rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12

]]></Node>
<StgValue><ssdm name="rbegin18"/></StgValue>
</operation>

<operation id="724" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:573 %rend19 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin18

]]></Node>
<StgValue><ssdm name="rend19"/></StgValue>
</operation>

<operation id="725" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:574 %rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11

]]></Node>
<StgValue><ssdm name="rbegin16"/></StgValue>
</operation>

<operation id="726" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:578 %rend17 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin16

]]></Node>
<StgValue><ssdm name="rend17"/></StgValue>
</operation>

<operation id="727" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:579 %rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10

]]></Node>
<StgValue><ssdm name="rbegin14"/></StgValue>
</operation>

<operation id="728" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:585 %rend15 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin14

]]></Node>
<StgValue><ssdm name="rend15"/></StgValue>
</operation>

<operation id="729" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:586 %rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_66

]]></Node>
<StgValue><ssdm name="rbegin12"/></StgValue>
</operation>

<operation id="730" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:593 %rend13 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_66, i32 %rbegin12

]]></Node>
<StgValue><ssdm name="rend13"/></StgValue>
</operation>

<operation id="731" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:594 %rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin10"/></StgValue>
</operation>

<operation id="732" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:599 %rend11 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin10

]]></Node>
<StgValue><ssdm name="rend11"/></StgValue>
</operation>

<operation id="733" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:603 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="734" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:608 %rend5 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend5"/></StgValue>
</operation>

<operation id="735" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:609 %rbegin60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20

]]></Node>
<StgValue><ssdm name="rbegin60"/></StgValue>
</operation>

<operation id="736" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:614 %rend161 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin60

]]></Node>
<StgValue><ssdm name="rend161"/></StgValue>
</operation>

<operation id="737" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:615 %rbegin61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19

]]></Node>
<StgValue><ssdm name="rbegin61"/></StgValue>
</operation>

<operation id="738" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:620 %rend157 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin61

]]></Node>
<StgValue><ssdm name="rend157"/></StgValue>
</operation>

<operation id="739" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:625 %rbegin62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39

]]></Node>
<StgValue><ssdm name="rbegin62"/></StgValue>
</operation>

<operation id="740" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:634 %rend135 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin62

]]></Node>
<StgValue><ssdm name="rend135"/></StgValue>
</operation>

<operation id="741" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:637 %rbegin63 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8

]]></Node>
<StgValue><ssdm name="rbegin63"/></StgValue>
</operation>

<operation id="742" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:643 %rend113 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin63

]]></Node>
<StgValue><ssdm name="rend113"/></StgValue>
</operation>

<operation id="743" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:646 %rbegin64 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin64"/></StgValue>
</operation>

<operation id="744" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:651 %rend91 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin64

]]></Node>
<StgValue><ssdm name="rend91"/></StgValue>
</operation>

<operation id="745" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:652 %rbegin65 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin65"/></StgValue>
</operation>

<operation id="746" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:658 %rend69 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin65

]]></Node>
<StgValue><ssdm name="rend69"/></StgValue>
</operation>

<operation id="747" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:662 %rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin24"/></StgValue>
</operation>

<operation id="748" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:668 %rend25 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin24

]]></Node>
<StgValue><ssdm name="rend25"/></StgValue>
</operation>

<operation id="749" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.80:669 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="750" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.80:675 %rend3 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend3"/></StgValue>
</operation>

<operation id="751" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:676 %add_ln304 = add i8 %mul_ln297, i8 %sext_ln301

]]></Node>
<StgValue><ssdm name="add_ln304"/></StgValue>
</operation>

<operation id="752" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:677 %m142 = add i8 %add_ln304, i8 %m133

]]></Node>
<StgValue><ssdm name="m142"/></StgValue>
</operation>

<operation id="753" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.80:697 %sext_ln325 = sext i8 %m142

]]></Node>
<StgValue><ssdm name="sext_ln325"/></StgValue>
</operation>

<operation id="754" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.80:716 %write_ln325 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_17, i16 %sext_ln325

]]></Node>
<StgValue><ssdm name="write_ln325"/></StgValue>
</operation>

<operation id="755" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="0">
<![CDATA[
fpga_resource_hint.entry.80:718 %ret_ln329 = ret

]]></Node>
<StgValue><ssdm name="ret_ln329"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="782" name="in_data_0" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_data_0"/></StgValue>
</port>
<port id="783" name="in_data_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_data_1"/></StgValue>
</port>
<port id="784" name="in_data_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_data_2"/></StgValue>
</port>
<port id="785" name="in_data_3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_data_3"/></StgValue>
</port>
<port id="786" name="in_data_4" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_data_4"/></StgValue>
</port>
<port id="787" name="in_data_5" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_data_5"/></StgValue>
</port>
<port id="788" name="in_data_6" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_data_6"/></StgValue>
</port>
<port id="789" name="in_data_7" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_data_7"/></StgValue>
</port>
<port id="790" name="in_data_8" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_data_8"/></StgValue>
</port>
<port id="791" name="in_data_9" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_data_9"/></StgValue>
</port>
<port id="792" name="in_data_10" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_data_10"/></StgValue>
</port>
<port id="793" name="in_data_11" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_data_11"/></StgValue>
</port>
<port id="794" name="in_data_12" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_data_12"/></StgValue>
</port>
<port id="795" name="in_data_13" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_data_13"/></StgValue>
</port>
<port id="796" name="in_data_14" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_data_14"/></StgValue>
</port>
<port id="797" name="in_data_15" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_data_15"/></StgValue>
</port>
<port id="798" name="in_data_16" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_data_16"/></StgValue>
</port>
<port id="799" name="in_data_17" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_data_17"/></StgValue>
</port>
<port id="800" name="out_data_0" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_0"/></StgValue>
</port>
<port id="801" name="out_data_1" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_1"/></StgValue>
</port>
<port id="802" name="out_data_2" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_2"/></StgValue>
</port>
<port id="803" name="out_data_3" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_3"/></StgValue>
</port>
<port id="804" name="out_data_4" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_4"/></StgValue>
</port>
<port id="805" name="out_data_5" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_5"/></StgValue>
</port>
<port id="806" name="out_data_6" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_6"/></StgValue>
</port>
<port id="807" name="out_data_7" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_7"/></StgValue>
</port>
<port id="808" name="out_data_8" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_8"/></StgValue>
</port>
<port id="809" name="out_data_9" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_9"/></StgValue>
</port>
<port id="810" name="out_data_10" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_10"/></StgValue>
</port>
<port id="811" name="out_data_11" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_11"/></StgValue>
</port>
<port id="812" name="out_data_12" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_12"/></StgValue>
</port>
<port id="813" name="out_data_13" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_13"/></StgValue>
</port>
<port id="814" name="out_data_14" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_14"/></StgValue>
</port>
<port id="815" name="out_data_15" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_15"/></StgValue>
</port>
<port id="816" name="out_data_16" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_16"/></StgValue>
</port>
<port id="817" name="out_data_17" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_17"/></StgValue>
</port>
<port id="818" name="out_data_18" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_18"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="820" from="_ssdm_op_Read.ap_auto.i16P0A" to="in_data_2_read" fromId="819" toId="28">
</dataflow>
<dataflow id="821" from="in_data_2" to="in_data_2_read" fromId="784" toId="28">
</dataflow>
<dataflow id="822" from="_ssdm_op_Read.ap_auto.i16P0A" to="in_data_7_read" fromId="819" toId="29">
</dataflow>
<dataflow id="823" from="in_data_7" to="in_data_7_read" fromId="789" toId="29">
</dataflow>
<dataflow id="824" from="in_data_7_read" to="in8" fromId="29" toId="30">
</dataflow>
<dataflow id="825" from="in_data_2_read" to="trunc_ln181" fromId="28" toId="31">
</dataflow>
<dataflow id="826" from="in8" to="sext_ln181" fromId="30" toId="32">
</dataflow>
<dataflow id="827" from="trunc_ln181" to="m19" fromId="31" toId="33">
</dataflow>
<dataflow id="828" from="sext_ln181" to="m19" fromId="32" toId="33">
</dataflow>
<dataflow id="829" from="m19" to="sext_ln183" fromId="33" toId="34">
</dataflow>
<dataflow id="830" from="sext_ln183" to="mul_ln183" fromId="34" toId="35">
</dataflow>
<dataflow id="831" from="sext_ln183" to="mul_ln183" fromId="34" toId="35">
</dataflow>
<dataflow id="833" from="_ssdm_op_SpecFUCore" to="specfucore_ln3" fromId="832" toId="36">
</dataflow>
<dataflow id="834" from="mul_ln183" to="specfucore_ln3" fromId="35" toId="36">
</dataflow>
<dataflow id="836" from="StgValue_835" to="specfucore_ln3" fromId="835" toId="36">
</dataflow>
<dataflow id="838" from="StgValue_837" to="specfucore_ln3" fromId="837" toId="36">
</dataflow>
<dataflow id="840" from="StgValue_839" to="specfucore_ln3" fromId="839" toId="36">
</dataflow>
<dataflow id="841" from="mul_ln183" to="m21" fromId="35" toId="37">
</dataflow>
<dataflow id="842" from="mul_ln183" to="trunc_ln200" fromId="35" toId="38">
</dataflow>
<dataflow id="843" from="_ssdm_op_Read.ap_auto.i16P0A" to="in5" fromId="819" toId="39">
</dataflow>
<dataflow id="844" from="in_data_4" to="in5" fromId="786" toId="39">
</dataflow>
<dataflow id="845" from="_ssdm_op_Read.ap_auto.i16P0A" to="in6" fromId="819" toId="40">
</dataflow>
<dataflow id="846" from="in_data_5" to="in6" fromId="787" toId="40">
</dataflow>
<dataflow id="847" from="_ssdm_op_Read.ap_auto.i16P0A" to="in_data_6_read" fromId="819" toId="41">
</dataflow>
<dataflow id="848" from="in_data_6" to="in_data_6_read" fromId="788" toId="41">
</dataflow>
<dataflow id="849" from="in_data_6_read" to="in7" fromId="41" toId="42">
</dataflow>
<dataflow id="850" from="_ssdm_op_Read.ap_auto.i16P0A" to="in_data_14_read" fromId="819" toId="43">
</dataflow>
<dataflow id="851" from="in_data_14" to="in_data_14_read" fromId="796" toId="43">
</dataflow>
<dataflow id="852" from="in_data_14_read" to="in15" fromId="43" toId="44">
</dataflow>
<dataflow id="853" from="in6" to="zext_ln184" fromId="40" toId="45">
</dataflow>
<dataflow id="854" from="in7" to="zext_ln184_1" fromId="42" toId="46">
</dataflow>
<dataflow id="855" from="zext_ln184" to="mul_ln184" fromId="45" toId="47">
</dataflow>
<dataflow id="856" from="zext_ln184_1" to="mul_ln184" fromId="46" toId="47">
</dataflow>
<dataflow id="857" from="mul_ln184" to="m22" fromId="47" toId="48">
</dataflow>
<dataflow id="858" from="_ssdm_op_SpecFUCore" to="specfucore_ln4" fromId="832" toId="49">
</dataflow>
<dataflow id="859" from="mul_ln184" to="specfucore_ln4" fromId="47" toId="49">
</dataflow>
<dataflow id="860" from="StgValue_835" to="specfucore_ln4" fromId="835" toId="49">
</dataflow>
<dataflow id="861" from="StgValue_837" to="specfucore_ln4" fromId="837" toId="49">
</dataflow>
<dataflow id="862" from="StgValue_839" to="specfucore_ln4" fromId="839" toId="49">
</dataflow>
<dataflow id="863" from="in5" to="zext_ln185" fromId="39" toId="50">
</dataflow>
<dataflow id="864" from="m21" to="zext_ln185_1" fromId="37" toId="51">
</dataflow>
<dataflow id="865" from="m21" to="zext_ln185_2" fromId="37" toId="52">
</dataflow>
<dataflow id="866" from="zext_ln185" to="mul_ln185" fromId="50" toId="53">
</dataflow>
<dataflow id="867" from="zext_ln185_2" to="mul_ln185" fromId="52" toId="53">
</dataflow>
<dataflow id="868" from="mul_ln185" to="m23" fromId="53" toId="54">
</dataflow>
<dataflow id="869" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="832" toId="55">
</dataflow>
<dataflow id="870" from="mul_ln185" to="specfucore_ln5" fromId="53" toId="55">
</dataflow>
<dataflow id="871" from="StgValue_835" to="specfucore_ln5" fromId="835" toId="55">
</dataflow>
<dataflow id="872" from="StgValue_837" to="specfucore_ln5" fromId="837" toId="55">
</dataflow>
<dataflow id="873" from="StgValue_839" to="specfucore_ln5" fromId="839" toId="55">
</dataflow>
<dataflow id="874" from="in_data_14_read" to="trunc_ln186" fromId="43" toId="56">
</dataflow>
<dataflow id="875" from="in_data_6_read" to="trunc_ln186_1" fromId="41" toId="57">
</dataflow>
<dataflow id="876" from="trunc_ln186" to="m24" fromId="56" toId="58">
</dataflow>
<dataflow id="877" from="trunc_ln186_1" to="m24" fromId="57" toId="58">
</dataflow>
<dataflow id="878" from="in_data_14_read" to="trunc_ln188" fromId="43" toId="59">
</dataflow>
<dataflow id="879" from="in15" to="zext_ln188_1" fromId="44" toId="60">
</dataflow>
<dataflow id="880" from="zext_ln185_1" to="mul_ln188" fromId="51" toId="61">
</dataflow>
<dataflow id="881" from="zext_ln188_1" to="mul_ln188" fromId="60" toId="61">
</dataflow>
<dataflow id="882" from="mul_ln188" to="m26" fromId="61" toId="62">
</dataflow>
<dataflow id="883" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="832" toId="63">
</dataflow>
<dataflow id="884" from="mul_ln188" to="specfucore_ln8" fromId="61" toId="63">
</dataflow>
<dataflow id="885" from="StgValue_835" to="specfucore_ln8" fromId="835" toId="63">
</dataflow>
<dataflow id="886" from="StgValue_837" to="specfucore_ln8" fromId="837" toId="63">
</dataflow>
<dataflow id="887" from="StgValue_839" to="specfucore_ln8" fromId="839" toId="63">
</dataflow>
<dataflow id="888" from="_ssdm_op_Read.ap_auto.i16P0A" to="in_data_10_read" fromId="819" toId="64">
</dataflow>
<dataflow id="889" from="in_data_10" to="in_data_10_read" fromId="792" toId="64">
</dataflow>
<dataflow id="890" from="in_data_10_read" to="in11" fromId="64" toId="65">
</dataflow>
<dataflow id="891" from="_ssdm_op_Read.ap_auto.i16P0A" to="in_data_12_read" fromId="819" toId="66">
</dataflow>
<dataflow id="892" from="in_data_12" to="in_data_12_read" fromId="794" toId="66">
</dataflow>
<dataflow id="893" from="in_data_12_read" to="in13" fromId="66" toId="67">
</dataflow>
<dataflow id="894" from="_ssdm_op_Read.ap_auto.i16P0A" to="in_data_13_read" fromId="819" toId="68">
</dataflow>
<dataflow id="895" from="in_data_13" to="in_data_13_read" fromId="795" toId="68">
</dataflow>
<dataflow id="896" from="in_data_13_read" to="in14" fromId="68" toId="69">
</dataflow>
<dataflow id="897" from="_ssdm_op_Read.ap_auto.i16P0A" to="in_data_16_read" fromId="819" toId="70">
</dataflow>
<dataflow id="898" from="in_data_16" to="in_data_16_read" fromId="798" toId="70">
</dataflow>
<dataflow id="899" from="in_data_16_read" to="in17" fromId="70" toId="71">
</dataflow>
<dataflow id="900" from="_ssdm_op_Read.ap_auto.i16P0A" to="in_data_17_read" fromId="819" toId="72">
</dataflow>
<dataflow id="901" from="in_data_17" to="in_data_17_read" fromId="799" toId="72">
</dataflow>
<dataflow id="902" from="in_data_17_read" to="in18" fromId="72" toId="73">
</dataflow>
<dataflow id="903" from="in14" to="sext_ln187" fromId="69" toId="74">
</dataflow>
<dataflow id="904" from="in_data_13_read" to="trunc_ln187" fromId="68" toId="75">
</dataflow>
<dataflow id="905" from="trunc_ln187" to="m25" fromId="75" toId="76">
</dataflow>
<dataflow id="906" from="in13" to="m25" fromId="67" toId="76">
</dataflow>
<dataflow id="907" from="m24" to="sext_ln189" fromId="58" toId="77">
</dataflow>
<dataflow id="908" from="sext_ln187" to="add_ln189" fromId="74" toId="78">
</dataflow>
<dataflow id="909" from="sext_ln189" to="add_ln189" fromId="77" toId="78">
</dataflow>
<dataflow id="910" from="m23" to="zext_ln190_1" fromId="54" toId="79">
</dataflow>
<dataflow id="911" from="in14" to="zext_ln190_2" fromId="69" toId="80">
</dataflow>
<dataflow id="912" from="zext_ln190_1" to="mul_ln190" fromId="79" toId="81">
</dataflow>
<dataflow id="913" from="zext_ln190_2" to="mul_ln190" fromId="80" toId="81">
</dataflow>
<dataflow id="914" from="mul_ln190" to="m28" fromId="81" toId="82">
</dataflow>
<dataflow id="915" from="_ssdm_op_SpecFUCore" to="specfucore_ln10" fromId="832" toId="83">
</dataflow>
<dataflow id="916" from="mul_ln190" to="specfucore_ln10" fromId="81" toId="83">
</dataflow>
<dataflow id="917" from="StgValue_835" to="specfucore_ln10" fromId="835" toId="83">
</dataflow>
<dataflow id="918" from="StgValue_837" to="specfucore_ln10" fromId="837" toId="83">
</dataflow>
<dataflow id="919" from="StgValue_839" to="specfucore_ln10" fromId="839" toId="83">
</dataflow>
<dataflow id="920" from="in18" to="sext_ln191" fromId="73" toId="84">
</dataflow>
<dataflow id="921" from="in11" to="sext_ln191_1" fromId="65" toId="85">
</dataflow>
<dataflow id="922" from="sext_ln191" to="m29" fromId="84" toId="86">
</dataflow>
<dataflow id="923" from="sext_ln191_1" to="m29" fromId="85" toId="86">
</dataflow>
<dataflow id="924" from="in_data_16_read" to="trunc_ln195" fromId="70" toId="87">
</dataflow>
<dataflow id="925" from="trunc_ln195" to="m31" fromId="87" toId="88">
</dataflow>
<dataflow id="926" from="m29" to="m31" fromId="86" toId="88">
</dataflow>
<dataflow id="927" from="trunc_ln195" to="m32" fromId="87" toId="89">
</dataflow>
<dataflow id="928" from="sext_ln191" to="m32" fromId="84" toId="89">
</dataflow>
<dataflow id="929" from="trunc_ln195" to="m33" fromId="87" toId="90">
</dataflow>
<dataflow id="930" from="m26" to="m33" fromId="62" toId="90">
</dataflow>
<dataflow id="931" from="in17" to="zext_ln197" fromId="71" toId="91">
</dataflow>
<dataflow id="932" from="m22" to="zext_ln197_1" fromId="48" toId="92">
</dataflow>
<dataflow id="933" from="zext_ln197_1" to="mul_ln197" fromId="92" toId="93">
</dataflow>
<dataflow id="934" from="zext_ln197" to="mul_ln197" fromId="91" toId="93">
</dataflow>
<dataflow id="935" from="mul_ln197" to="m35" fromId="93" toId="94">
</dataflow>
<dataflow id="936" from="_ssdm_op_SpecFUCore" to="specfucore_ln17" fromId="832" toId="95">
</dataflow>
<dataflow id="937" from="mul_ln197" to="specfucore_ln17" fromId="93" toId="95">
</dataflow>
<dataflow id="938" from="StgValue_835" to="specfucore_ln17" fromId="835" toId="95">
</dataflow>
<dataflow id="939" from="StgValue_837" to="specfucore_ln17" fromId="837" toId="95">
</dataflow>
<dataflow id="940" from="StgValue_839" to="specfucore_ln17" fromId="839" toId="95">
</dataflow>
<dataflow id="941" from="m29" to="trunc_ln200_1" fromId="86" toId="96">
</dataflow>
<dataflow id="942" from="trunc_ln200" to="m38" fromId="38" toId="97">
</dataflow>
<dataflow id="943" from="trunc_ln200_1" to="m38" fromId="96" toId="97">
</dataflow>
<dataflow id="944" from="m29" to="trunc_ln201" fromId="86" toId="98">
</dataflow>
<dataflow id="945" from="mul_ln190" to="trunc_ln201_1" fromId="81" toId="99">
</dataflow>
<dataflow id="946" from="m29" to="trunc_ln204" fromId="86" toId="100">
</dataflow>
<dataflow id="947" from="mul_ln190" to="trunc_ln208" fromId="81" toId="101">
</dataflow>
<dataflow id="948" from="add_ln189" to="sext_ln308" fromId="78" toId="102">
</dataflow>
<dataflow id="949" from="m35" to="sext_ln309" fromId="94" toId="103">
</dataflow>
<dataflow id="951" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln308" fromId="950" toId="104">
</dataflow>
<dataflow id="952" from="out_data_0" to="write_ln308" fromId="800" toId="104">
</dataflow>
<dataflow id="953" from="sext_ln308" to="write_ln308" fromId="102" toId="104">
</dataflow>
<dataflow id="954" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln309" fromId="950" toId="105">
</dataflow>
<dataflow id="955" from="out_data_1" to="write_ln309" fromId="801" toId="105">
</dataflow>
<dataflow id="956" from="sext_ln309" to="write_ln309" fromId="103" toId="105">
</dataflow>
<dataflow id="957" from="_ssdm_op_Read.ap_auto.i16P0A" to="in_data_9_read" fromId="819" toId="106">
</dataflow>
<dataflow id="958" from="in_data_9" to="in_data_9_read" fromId="791" toId="106">
</dataflow>
<dataflow id="959" from="_ssdm_op_Read.ap_auto.i16P0A" to="in_data_15_read" fromId="819" toId="107">
</dataflow>
<dataflow id="960" from="in_data_15" to="in_data_15_read" fromId="797" toId="107">
</dataflow>
<dataflow id="961" from="in_data_15_read" to="trunc_ln182" fromId="107" toId="108">
</dataflow>
<dataflow id="962" from="in_data_9_read" to="trunc_ln182_1" fromId="106" toId="109">
</dataflow>
<dataflow id="963" from="trunc_ln182" to="m20" fromId="108" toId="110">
</dataflow>
<dataflow id="964" from="trunc_ln182_1" to="m20" fromId="109" toId="110">
</dataflow>
<dataflow id="965" from="trunc_ln188" to="zext_ln188" fromId="59" toId="111">
</dataflow>
<dataflow id="966" from="m23" to="zext_ln190" fromId="54" toId="112">
</dataflow>
<dataflow id="967" from="m20" to="zext_ln192" fromId="110" toId="113">
</dataflow>
<dataflow id="968" from="zext_ln188" to="mul_ln192" fromId="111" toId="114">
</dataflow>
<dataflow id="969" from="zext_ln192" to="mul_ln192" fromId="113" toId="114">
</dataflow>
<dataflow id="970" from="mul_ln192" to="m30" fromId="114" toId="115">
</dataflow>
<dataflow id="971" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="832" toId="116">
</dataflow>
<dataflow id="972" from="mul_ln192" to="specfucore_ln12" fromId="114" toId="116">
</dataflow>
<dataflow id="973" from="StgValue_835" to="specfucore_ln12" fromId="835" toId="116">
</dataflow>
<dataflow id="974" from="StgValue_837" to="specfucore_ln12" fromId="837" toId="116">
</dataflow>
<dataflow id="975" from="StgValue_839" to="specfucore_ln12" fromId="839" toId="116">
</dataflow>
<dataflow id="976" from="in18" to="sext_ln196" fromId="73" toId="117">
</dataflow>
<dataflow id="977" from="m31" to="zext_ln196" fromId="88" toId="118">
</dataflow>
<dataflow id="978" from="zext_ln196" to="mul_ln196" fromId="118" toId="119">
</dataflow>
<dataflow id="979" from="sext_ln196" to="mul_ln196" fromId="117" toId="119">
</dataflow>
<dataflow id="980" from="mul_ln196" to="m34" fromId="119" toId="120">
</dataflow>
<dataflow id="981" from="_ssdm_op_SpecFUCore" to="specfucore_ln16" fromId="832" toId="121">
</dataflow>
<dataflow id="982" from="mul_ln196" to="specfucore_ln16" fromId="119" toId="121">
</dataflow>
<dataflow id="983" from="StgValue_835" to="specfucore_ln16" fromId="835" toId="121">
</dataflow>
<dataflow id="984" from="StgValue_837" to="specfucore_ln16" fromId="837" toId="121">
</dataflow>
<dataflow id="985" from="StgValue_839" to="specfucore_ln16" fromId="839" toId="121">
</dataflow>
<dataflow id="986" from="m26" to="zext_ln198" fromId="62" toId="122">
</dataflow>
<dataflow id="987" from="m26" to="zext_ln198_1" fromId="62" toId="123">
</dataflow>
<dataflow id="988" from="m25" to="zext_ln198_2" fromId="76" toId="124">
</dataflow>
<dataflow id="989" from="zext_ln198_1" to="mul_ln198" fromId="123" toId="125">
</dataflow>
<dataflow id="990" from="zext_ln198_2" to="mul_ln198" fromId="124" toId="125">
</dataflow>
<dataflow id="991" from="mul_ln198" to="m36" fromId="125" toId="126">
</dataflow>
<dataflow id="992" from="_ssdm_op_SpecFUCore" to="specfucore_ln18" fromId="832" toId="127">
</dataflow>
<dataflow id="993" from="mul_ln198" to="specfucore_ln18" fromId="125" toId="127">
</dataflow>
<dataflow id="994" from="StgValue_835" to="specfucore_ln18" fromId="835" toId="127">
</dataflow>
<dataflow id="995" from="StgValue_837" to="specfucore_ln18" fromId="837" toId="127">
</dataflow>
<dataflow id="996" from="StgValue_839" to="specfucore_ln18" fromId="839" toId="127">
</dataflow>
<dataflow id="997" from="m32" to="zext_ln199" fromId="89" toId="128">
</dataflow>
<dataflow id="998" from="m32" to="zext_ln199_1" fromId="89" toId="129">
</dataflow>
<dataflow id="999" from="zext_ln190" to="mul_ln199" fromId="112" toId="130">
</dataflow>
<dataflow id="1000" from="zext_ln199_1" to="mul_ln199" fromId="129" toId="130">
</dataflow>
<dataflow id="1001" from="mul_ln199" to="m37" fromId="130" toId="131">
</dataflow>
<dataflow id="1002" from="_ssdm_op_SpecFUCore" to="specfucore_ln19" fromId="832" toId="132">
</dataflow>
<dataflow id="1003" from="mul_ln199" to="specfucore_ln19" fromId="130" toId="132">
</dataflow>
<dataflow id="1004" from="StgValue_835" to="specfucore_ln19" fromId="835" toId="132">
</dataflow>
<dataflow id="1005" from="StgValue_837" to="specfucore_ln19" fromId="837" toId="132">
</dataflow>
<dataflow id="1006" from="StgValue_839" to="specfucore_ln19" fromId="839" toId="132">
</dataflow>
<dataflow id="1007" from="trunc_ln201" to="m39" fromId="98" toId="133">
</dataflow>
<dataflow id="1008" from="trunc_ln201_1" to="m39" fromId="99" toId="133">
</dataflow>
<dataflow id="1009" from="m28" to="sext_ln202" fromId="82" toId="134">
</dataflow>
<dataflow id="1010" from="zext_ln198" to="mul_ln202" fromId="122" toId="135">
</dataflow>
<dataflow id="1011" from="sext_ln202" to="mul_ln202" fromId="134" toId="135">
</dataflow>
<dataflow id="1012" from="mul_ln202" to="trunc_ln212" fromId="135" toId="136">
</dataflow>
<dataflow id="1013" from="_ssdm_op_SpecFUCore" to="specfucore_ln22" fromId="832" toId="137">
</dataflow>
<dataflow id="1014" from="mul_ln202" to="specfucore_ln22" fromId="135" toId="137">
</dataflow>
<dataflow id="1015" from="StgValue_835" to="specfucore_ln22" fromId="835" toId="137">
</dataflow>
<dataflow id="1016" from="StgValue_837" to="specfucore_ln22" fromId="837" toId="137">
</dataflow>
<dataflow id="1017" from="StgValue_839" to="specfucore_ln22" fromId="839" toId="137">
</dataflow>
<dataflow id="1018" from="m33" to="zext_ln205" fromId="90" toId="138">
</dataflow>
<dataflow id="1019" from="zext_ln205" to="mul_ln205" fromId="138" toId="139">
</dataflow>
<dataflow id="1020" from="zext_ln199" to="mul_ln205" fromId="128" toId="139">
</dataflow>
<dataflow id="1021" from="mul_ln205" to="m43" fromId="139" toId="140">
</dataflow>
<dataflow id="1022" from="_ssdm_op_SpecFUCore" to="specfucore_ln25" fromId="832" toId="141">
</dataflow>
<dataflow id="1023" from="mul_ln205" to="specfucore_ln25" fromId="139" toId="141">
</dataflow>
<dataflow id="1024" from="StgValue_835" to="specfucore_ln25" fromId="835" toId="141">
</dataflow>
<dataflow id="1025" from="StgValue_837" to="specfucore_ln25" fromId="837" toId="141">
</dataflow>
<dataflow id="1026" from="StgValue_839" to="specfucore_ln25" fromId="839" toId="141">
</dataflow>
<dataflow id="1027" from="mul_ln196" to="trunc_ln207" fromId="119" toId="142">
</dataflow>
<dataflow id="1028" from="m39" to="zext_ln203" fromId="133" toId="143">
</dataflow>
<dataflow id="1029" from="zext_ln203" to="mul_ln203" fromId="143" toId="144">
</dataflow>
<dataflow id="1030" from="m28" to="mul_ln203" fromId="82" toId="144">
</dataflow>
<dataflow id="1031" from="mul_ln203" to="m41" fromId="144" toId="145">
</dataflow>
<dataflow id="1032" from="_ssdm_op_SpecFUCore" to="specfucore_ln23" fromId="832" toId="146">
</dataflow>
<dataflow id="1033" from="mul_ln203" to="specfucore_ln23" fromId="144" toId="146">
</dataflow>
<dataflow id="1034" from="StgValue_835" to="specfucore_ln23" fromId="835" toId="146">
</dataflow>
<dataflow id="1035" from="StgValue_837" to="specfucore_ln23" fromId="837" toId="146">
</dataflow>
<dataflow id="1036" from="StgValue_839" to="specfucore_ln23" fromId="839" toId="146">
</dataflow>
<dataflow id="1037" from="m30" to="sext_ln204" fromId="115" toId="147">
</dataflow>
<dataflow id="1038" from="sext_ln204" to="add_ln207" fromId="147" toId="148">
</dataflow>
<dataflow id="1039" from="trunc_ln204" to="add_ln207" fromId="100" toId="148">
</dataflow>
<dataflow id="1040" from="add_ln207" to="m42" fromId="148" toId="149">
</dataflow>
<dataflow id="1041" from="m43" to="zext_ln206" fromId="140" toId="150">
</dataflow>
<dataflow id="1042" from="m43" to="zext_ln206_2" fromId="140" toId="151">
</dataflow>
<dataflow id="1043" from="m43" to="zext_ln206_3" fromId="140" toId="152">
</dataflow>
<dataflow id="1044" from="m38" to="zext_ln206_4" fromId="97" toId="153">
</dataflow>
<dataflow id="1045" from="zext_ln206_4" to="mul_ln206" fromId="153" toId="154">
</dataflow>
<dataflow id="1046" from="zext_ln206_3" to="mul_ln206" fromId="152" toId="154">
</dataflow>
<dataflow id="1047" from="mul_ln206" to="m44" fromId="154" toId="155">
</dataflow>
<dataflow id="1048" from="_ssdm_op_SpecFUCore" to="specfucore_ln26" fromId="832" toId="156">
</dataflow>
<dataflow id="1049" from="mul_ln206" to="specfucore_ln26" fromId="154" toId="156">
</dataflow>
<dataflow id="1050" from="StgValue_835" to="specfucore_ln26" fromId="835" toId="156">
</dataflow>
<dataflow id="1051" from="StgValue_837" to="specfucore_ln26" fromId="837" toId="156">
</dataflow>
<dataflow id="1052" from="StgValue_839" to="specfucore_ln26" fromId="839" toId="156">
</dataflow>
<dataflow id="1053" from="trunc_ln207" to="m45" fromId="142" toId="157">
</dataflow>
<dataflow id="1054" from="add_ln207" to="m45" fromId="148" toId="157">
</dataflow>
<dataflow id="1055" from="zext_ln205" to="mul_ln210" fromId="138" toId="158">
</dataflow>
<dataflow id="1056" from="zext_ln206_2" to="mul_ln210" fromId="151" toId="158">
</dataflow>
<dataflow id="1057" from="mul_ln210" to="trunc_ln227" fromId="158" toId="159">
</dataflow>
<dataflow id="1058" from="_ssdm_op_SpecFUCore" to="specfucore_ln30" fromId="832" toId="160">
</dataflow>
<dataflow id="1059" from="mul_ln210" to="specfucore_ln30" fromId="158" toId="160">
</dataflow>
<dataflow id="1060" from="StgValue_835" to="specfucore_ln30" fromId="835" toId="160">
</dataflow>
<dataflow id="1061" from="StgValue_837" to="specfucore_ln30" fromId="837" toId="160">
</dataflow>
<dataflow id="1062" from="StgValue_839" to="specfucore_ln30" fromId="839" toId="160">
</dataflow>
<dataflow id="1063" from="m34" to="zext_ln213" fromId="120" toId="161">
</dataflow>
<dataflow id="1064" from="zext_ln213" to="mul_ln213" fromId="161" toId="162">
</dataflow>
<dataflow id="1065" from="zext_ln206_2" to="mul_ln213" fromId="151" toId="162">
</dataflow>
<dataflow id="1066" from="mul_ln213" to="trunc_ln227_1" fromId="162" toId="163">
</dataflow>
<dataflow id="1067" from="_ssdm_op_SpecFUCore" to="specfucore_ln33" fromId="832" toId="164">
</dataflow>
<dataflow id="1068" from="mul_ln213" to="specfucore_ln33" fromId="162" toId="164">
</dataflow>
<dataflow id="1069" from="StgValue_835" to="specfucore_ln33" fromId="835" toId="164">
</dataflow>
<dataflow id="1070" from="StgValue_837" to="specfucore_ln33" fromId="837" toId="164">
</dataflow>
<dataflow id="1071" from="StgValue_839" to="specfucore_ln33" fromId="839" toId="164">
</dataflow>
<dataflow id="1072" from="mul_ln213" to="m51" fromId="162" toId="165">
</dataflow>
<dataflow id="1073" from="m37" to="zext_ln214" fromId="131" toId="166">
</dataflow>
<dataflow id="1074" from="zext_ln214" to="mul_ln214" fromId="166" toId="167">
</dataflow>
<dataflow id="1075" from="zext_ln206" to="mul_ln214" fromId="150" toId="167">
</dataflow>
<dataflow id="1076" from="mul_ln214" to="m52" fromId="167" toId="168">
</dataflow>
<dataflow id="1077" from="_ssdm_op_SpecFUCore" to="specfucore_ln34" fromId="832" toId="169">
</dataflow>
<dataflow id="1078" from="mul_ln214" to="specfucore_ln34" fromId="167" toId="169">
</dataflow>
<dataflow id="1079" from="StgValue_835" to="specfucore_ln34" fromId="835" toId="169">
</dataflow>
<dataflow id="1080" from="StgValue_837" to="specfucore_ln34" fromId="837" toId="169">
</dataflow>
<dataflow id="1081" from="StgValue_839" to="specfucore_ln34" fromId="839" toId="169">
</dataflow>
<dataflow id="1082" from="m43" to="zext_ln206_1" fromId="140" toId="170">
</dataflow>
<dataflow id="1083" from="m44" to="m46" fromId="155" toId="171">
</dataflow>
<dataflow id="1084" from="trunc_ln208" to="m46" fromId="101" toId="171">
</dataflow>
<dataflow id="1085" from="m44" to="zext_ln209" fromId="155" toId="172">
</dataflow>
<dataflow id="1086" from="m42" to="zext_ln211" fromId="149" toId="173">
</dataflow>
<dataflow id="1087" from="zext_ln206_1" to="mul_ln211" fromId="170" toId="174">
</dataflow>
<dataflow id="1088" from="zext_ln211" to="mul_ln211" fromId="173" toId="174">
</dataflow>
<dataflow id="1089" from="mul_ln211" to="m49" fromId="174" toId="175">
</dataflow>
<dataflow id="1090" from="_ssdm_op_SpecFUCore" to="specfucore_ln31" fromId="832" toId="176">
</dataflow>
<dataflow id="1091" from="mul_ln211" to="specfucore_ln31" fromId="174" toId="176">
</dataflow>
<dataflow id="1092" from="StgValue_835" to="specfucore_ln31" fromId="835" toId="176">
</dataflow>
<dataflow id="1093" from="StgValue_837" to="specfucore_ln31" fromId="837" toId="176">
</dataflow>
<dataflow id="1094" from="StgValue_839" to="specfucore_ln31" fromId="839" toId="176">
</dataflow>
<dataflow id="1095" from="m44" to="sext_ln212" fromId="155" toId="177">
</dataflow>
<dataflow id="1096" from="trunc_ln212" to="m50" fromId="136" toId="178">
</dataflow>
<dataflow id="1097" from="sext_ln212" to="m50" fromId="177" toId="178">
</dataflow>
<dataflow id="1098" from="m41" to="sext_ln216" fromId="145" toId="179">
</dataflow>
<dataflow id="1099" from="mul_ln211" to="trunc_ln216" fromId="174" toId="180">
</dataflow>
<dataflow id="1100" from="m50" to="trunc_ln222" fromId="178" toId="181">
</dataflow>
<dataflow id="1101" from="zext_ln209" to="mul_ln220" fromId="172" toId="182">
</dataflow>
<dataflow id="1102" from="sext_ln216" to="mul_ln220" fromId="179" toId="182">
</dataflow>
<dataflow id="1103" from="mul_ln220" to="m58" fromId="182" toId="183">
</dataflow>
<dataflow id="1104" from="_ssdm_op_SpecFUCore" to="specfucore_ln40" fromId="832" toId="184">
</dataflow>
<dataflow id="1105" from="mul_ln220" to="specfucore_ln40" fromId="182" toId="184">
</dataflow>
<dataflow id="1106" from="StgValue_835" to="specfucore_ln40" fromId="835" toId="184">
</dataflow>
<dataflow id="1107" from="StgValue_837" to="specfucore_ln40" fromId="837" toId="184">
</dataflow>
<dataflow id="1108" from="StgValue_839" to="specfucore_ln40" fromId="839" toId="184">
</dataflow>
<dataflow id="1109" from="m50" to="trunc_ln225" fromId="178" toId="185">
</dataflow>
<dataflow id="1110" from="m46" to="sext_ln310" fromId="171" toId="186">
</dataflow>
<dataflow id="1111" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln310" fromId="950" toId="187">
</dataflow>
<dataflow id="1112" from="out_data_2" to="write_ln310" fromId="802" toId="187">
</dataflow>
<dataflow id="1113" from="sext_ln310" to="write_ln310" fromId="186" toId="187">
</dataflow>
<dataflow id="1114" from="m44" to="sext_ln209" fromId="155" toId="188">
</dataflow>
<dataflow id="1115" from="m45" to="m47" fromId="157" toId="189">
</dataflow>
<dataflow id="1116" from="sext_ln209" to="m47" fromId="188" toId="189">
</dataflow>
<dataflow id="1117" from="m41" to="sext_ln216_1" fromId="145" toId="190">
</dataflow>
<dataflow id="1118" from="trunc_ln216" to="m54" fromId="180" toId="191">
</dataflow>
<dataflow id="1119" from="sext_ln216_1" to="m54" fromId="190" toId="191">
</dataflow>
<dataflow id="1120" from="m49" to="m55" fromId="175" toId="192">
</dataflow>
<dataflow id="1121" from="m50" to="m55" fromId="178" toId="192">
</dataflow>
<dataflow id="1122" from="m45" to="sext_ln219" fromId="157" toId="193">
</dataflow>
<dataflow id="1123" from="m43" to="add_ln233" fromId="140" toId="194">
</dataflow>
<dataflow id="1124" from="sext_ln219" to="add_ln233" fromId="193" toId="194">
</dataflow>
<dataflow id="1125" from="m58" to="sext_ln221" fromId="183" toId="195">
</dataflow>
<dataflow id="1126" from="sext_ln209" to="mul_ln221" fromId="188" toId="196">
</dataflow>
<dataflow id="1127" from="sext_ln221" to="mul_ln221" fromId="195" toId="196">
</dataflow>
<dataflow id="1128" from="_ssdm_op_SpecFUCore" to="specfucore_ln41" fromId="832" toId="197">
</dataflow>
<dataflow id="1129" from="mul_ln221" to="specfucore_ln41" fromId="196" toId="197">
</dataflow>
<dataflow id="1130" from="StgValue_835" to="specfucore_ln41" fromId="835" toId="197">
</dataflow>
<dataflow id="1131" from="StgValue_837" to="specfucore_ln41" fromId="837" toId="197">
</dataflow>
<dataflow id="1132" from="StgValue_839" to="specfucore_ln41" fromId="839" toId="197">
</dataflow>
<dataflow id="1133" from="mul_ln221" to="m59" fromId="196" toId="198">
</dataflow>
<dataflow id="1134" from="m54" to="trunc_ln222_1" fromId="191" toId="199">
</dataflow>
<dataflow id="1135" from="trunc_ln222_1" to="m60" fromId="199" toId="200">
</dataflow>
<dataflow id="1136" from="trunc_ln222" to="m60" fromId="181" toId="200">
</dataflow>
<dataflow id="1137" from="m50" to="sext_ln223" fromId="178" toId="201">
</dataflow>
<dataflow id="1138" from="m59" to="sext_ln223_1" fromId="198" toId="202">
</dataflow>
<dataflow id="1139" from="sext_ln223" to="m61" fromId="201" toId="203">
</dataflow>
<dataflow id="1140" from="sext_ln223_1" to="m61" fromId="202" toId="203">
</dataflow>
<dataflow id="1141" from="m49" to="sext_ln224" fromId="175" toId="204">
</dataflow>
<dataflow id="1142" from="m45" to="sext_ln224_1" fromId="157" toId="205">
</dataflow>
<dataflow id="1143" from="sext_ln224_1" to="mul_ln224" fromId="205" toId="206">
</dataflow>
<dataflow id="1144" from="sext_ln224" to="mul_ln224" fromId="204" toId="206">
</dataflow>
<dataflow id="1145" from="_ssdm_op_SpecFUCore" to="specfucore_ln44" fromId="832" toId="207">
</dataflow>
<dataflow id="1146" from="mul_ln224" to="specfucore_ln44" fromId="206" toId="207">
</dataflow>
<dataflow id="1147" from="StgValue_835" to="specfucore_ln44" fromId="835" toId="207">
</dataflow>
<dataflow id="1148" from="StgValue_837" to="specfucore_ln44" fromId="837" toId="207">
</dataflow>
<dataflow id="1149" from="StgValue_839" to="specfucore_ln44" fromId="839" toId="207">
</dataflow>
<dataflow id="1150" from="mul_ln224" to="m62" fromId="206" toId="208">
</dataflow>
<dataflow id="1151" from="m54" to="trunc_ln225_1" fromId="191" toId="209">
</dataflow>
<dataflow id="1152" from="trunc_ln225_1" to="m63" fromId="209" toId="210">
</dataflow>
<dataflow id="1153" from="trunc_ln225" to="m63" fromId="185" toId="210">
</dataflow>
<dataflow id="1154" from="m55" to="sext_ln226" fromId="192" toId="211">
</dataflow>
<dataflow id="1155" from="m52" to="sext_ln226_1" fromId="168" toId="212">
</dataflow>
<dataflow id="1156" from="sext_ln226_1" to="add_ln226" fromId="212" toId="213">
</dataflow>
<dataflow id="1157" from="sext_ln226" to="add_ln226" fromId="211" toId="213">
</dataflow>
<dataflow id="1158" from="add_ln226" to="sext_ln226_2" fromId="213" toId="214">
</dataflow>
<dataflow id="1159" from="m58" to="sext_ln236" fromId="183" toId="215">
</dataflow>
<dataflow id="1160" from="add_ln233" to="trunc_ln236" fromId="194" toId="216">
</dataflow>
<dataflow id="1161" from="trunc_ln236" to="m74" fromId="216" toId="217">
</dataflow>
<dataflow id="1162" from="sext_ln236" to="m74" fromId="215" toId="217">
</dataflow>
<dataflow id="1163" from="m47" to="sext_ln311" fromId="189" toId="218">
</dataflow>
<dataflow id="1164" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln311" fromId="950" toId="219">
</dataflow>
<dataflow id="1165" from="out_data_3" to="write_ln311" fromId="803" toId="219">
</dataflow>
<dataflow id="1166" from="sext_ln311" to="write_ln311" fromId="218" toId="219">
</dataflow>
<dataflow id="1167" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln312" fromId="950" toId="220">
</dataflow>
<dataflow id="1168" from="out_data_4" to="write_ln312" fromId="804" toId="220">
</dataflow>
<dataflow id="1169" from="sext_ln226_2" to="write_ln312" fromId="214" toId="220">
</dataflow>
<dataflow id="1170" from="m36" to="zext_ln215" fromId="126" toId="221">
</dataflow>
<dataflow id="1171" from="m41" to="sext_ln215" fromId="145" toId="222">
</dataflow>
<dataflow id="1172" from="zext_ln215" to="mul_ln215" fromId="221" toId="223">
</dataflow>
<dataflow id="1173" from="sext_ln215" to="mul_ln215" fromId="222" toId="223">
</dataflow>
<dataflow id="1174" from="mul_ln215" to="m53" fromId="223" toId="224">
</dataflow>
<dataflow id="1175" from="_ssdm_op_SpecFUCore" to="specfucore_ln35" fromId="832" toId="225">
</dataflow>
<dataflow id="1176" from="mul_ln215" to="specfucore_ln35" fromId="223" toId="225">
</dataflow>
<dataflow id="1177" from="StgValue_835" to="specfucore_ln35" fromId="835" toId="225">
</dataflow>
<dataflow id="1178" from="StgValue_837" to="specfucore_ln35" fromId="837" toId="225">
</dataflow>
<dataflow id="1179" from="StgValue_839" to="specfucore_ln35" fromId="839" toId="225">
</dataflow>
<dataflow id="1180" from="mul_ln215" to="trunc_ln218" fromId="223" toId="226">
</dataflow>
<dataflow id="1181" from="m63" to="sext_ln229" fromId="210" toId="227">
</dataflow>
<dataflow id="1182" from="m61" to="sext_ln229_1" fromId="203" toId="228">
</dataflow>
<dataflow id="1183" from="sext_ln229_1" to="mul_ln229" fromId="228" toId="229">
</dataflow>
<dataflow id="1184" from="sext_ln229" to="mul_ln229" fromId="227" toId="229">
</dataflow>
<dataflow id="1185" from="_ssdm_op_SpecFUCore" to="specfucore_ln49" fromId="832" toId="230">
</dataflow>
<dataflow id="1186" from="mul_ln229" to="specfucore_ln49" fromId="229" toId="230">
</dataflow>
<dataflow id="1187" from="StgValue_835" to="specfucore_ln49" fromId="835" toId="230">
</dataflow>
<dataflow id="1188" from="StgValue_837" to="specfucore_ln49" fromId="837" toId="230">
</dataflow>
<dataflow id="1189" from="StgValue_839" to="specfucore_ln49" fromId="839" toId="230">
</dataflow>
<dataflow id="1190" from="mul_ln229" to="m67" fromId="229" toId="231">
</dataflow>
<dataflow id="1191" from="m54" to="m56" fromId="191" toId="232">
</dataflow>
<dataflow id="1192" from="trunc_ln218" to="m56" fromId="226" toId="232">
</dataflow>
<dataflow id="1193" from="trunc_ln227_1" to="m65" fromId="163" toId="233">
</dataflow>
<dataflow id="1194" from="trunc_ln227" to="m65" fromId="159" toId="233">
</dataflow>
<dataflow id="1195" from="m59" to="sext_ln228_3" fromId="198" toId="234">
</dataflow>
<dataflow id="1196" from="add_ln233" to="zext_ln228" fromId="194" toId="235">
</dataflow>
<dataflow id="1197" from="zext_ln228" to="mul_ln228" fromId="235" toId="236">
</dataflow>
<dataflow id="1198" from="sext_ln228_3" to="mul_ln228" fromId="234" toId="236">
</dataflow>
<dataflow id="1199" from="mul_ln228" to="m66" fromId="236" toId="237">
</dataflow>
<dataflow id="1200" from="_ssdm_op_SpecFUCore" to="specfucore_ln48" fromId="832" toId="238">
</dataflow>
<dataflow id="1201" from="mul_ln228" to="specfucore_ln48" fromId="236" toId="238">
</dataflow>
<dataflow id="1202" from="StgValue_835" to="specfucore_ln48" fromId="835" toId="238">
</dataflow>
<dataflow id="1203" from="StgValue_837" to="specfucore_ln48" fromId="837" toId="238">
</dataflow>
<dataflow id="1204" from="StgValue_839" to="specfucore_ln48" fromId="839" toId="238">
</dataflow>
<dataflow id="1205" from="m67" to="sext_ln230" fromId="231" toId="239">
</dataflow>
<dataflow id="1206" from="m67" to="zext_ln230" fromId="231" toId="240">
</dataflow>
<dataflow id="1207" from="m54" to="sext_ln230_1" fromId="191" toId="241">
</dataflow>
<dataflow id="1208" from="zext_ln230" to="mul_ln230" fromId="240" toId="242">
</dataflow>
<dataflow id="1209" from="sext_ln230_1" to="mul_ln230" fromId="241" toId="242">
</dataflow>
<dataflow id="1210" from="mul_ln230" to="m68" fromId="242" toId="243">
</dataflow>
<dataflow id="1211" from="_ssdm_op_SpecFUCore" to="specfucore_ln50" fromId="832" toId="244">
</dataflow>
<dataflow id="1212" from="mul_ln230" to="specfucore_ln50" fromId="242" toId="244">
</dataflow>
<dataflow id="1213" from="StgValue_835" to="specfucore_ln50" fromId="835" toId="244">
</dataflow>
<dataflow id="1214" from="StgValue_837" to="specfucore_ln50" fromId="837" toId="244">
</dataflow>
<dataflow id="1215" from="StgValue_839" to="specfucore_ln50" fromId="839" toId="244">
</dataflow>
<dataflow id="1216" from="m51" to="zext_ln231" fromId="165" toId="245">
</dataflow>
<dataflow id="1217" from="zext_ln231" to="mul_ln231" fromId="245" toId="246">
</dataflow>
<dataflow id="1218" from="sext_ln230" to="mul_ln231" fromId="239" toId="246">
</dataflow>
<dataflow id="1219" from="mul_ln231" to="m69" fromId="246" toId="247">
</dataflow>
<dataflow id="1220" from="_ssdm_op_SpecFUCore" to="specfucore_ln51" fromId="832" toId="248">
</dataflow>
<dataflow id="1221" from="mul_ln231" to="specfucore_ln51" fromId="246" toId="248">
</dataflow>
<dataflow id="1222" from="StgValue_835" to="specfucore_ln51" fromId="835" toId="248">
</dataflow>
<dataflow id="1223" from="StgValue_837" to="specfucore_ln51" fromId="837" toId="248">
</dataflow>
<dataflow id="1224" from="StgValue_839" to="specfucore_ln51" fromId="839" toId="248">
</dataflow>
<dataflow id="1225" from="m58" to="sext_ln233" fromId="183" toId="249">
</dataflow>
<dataflow id="1226" from="add_ln233" to="m71" fromId="194" toId="250">
</dataflow>
<dataflow id="1227" from="sext_ln233" to="m71" fromId="249" toId="250">
</dataflow>
<dataflow id="1228" from="m56" to="sext_ln234" fromId="232" toId="251">
</dataflow>
<dataflow id="1229" from="m54" to="sext_ln234_1" fromId="191" toId="252">
</dataflow>
<dataflow id="1230" from="sext_ln234" to="mul_ln234" fromId="251" toId="253">
</dataflow>
<dataflow id="1231" from="sext_ln234_1" to="mul_ln234" fromId="252" toId="253">
</dataflow>
<dataflow id="1232" from="_ssdm_op_SpecFUCore" to="specfucore_ln54" fromId="832" toId="254">
</dataflow>
<dataflow id="1233" from="mul_ln234" to="specfucore_ln54" fromId="253" toId="254">
</dataflow>
<dataflow id="1234" from="StgValue_835" to="specfucore_ln54" fromId="835" toId="254">
</dataflow>
<dataflow id="1235" from="StgValue_837" to="specfucore_ln54" fromId="837" toId="254">
</dataflow>
<dataflow id="1236" from="StgValue_839" to="specfucore_ln54" fromId="839" toId="254">
</dataflow>
<dataflow id="1237" from="mul_ln234" to="m72" fromId="253" toId="255">
</dataflow>
<dataflow id="1238" from="m68" to="sext_ln313" fromId="243" toId="256">
</dataflow>
<dataflow id="1239" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln313" fromId="950" toId="257">
</dataflow>
<dataflow id="1240" from="out_data_5" to="write_ln313" fromId="805" toId="257">
</dataflow>
<dataflow id="1241" from="sext_ln313" to="write_ln313" fromId="256" toId="257">
</dataflow>
<dataflow id="1242" from="trunc_ln227_1" to="m65" fromId="163" toId="258">
</dataflow>
<dataflow id="1243" from="trunc_ln227" to="m65" fromId="159" toId="258">
</dataflow>
<dataflow id="1244" from="m59" to="sext_ln228" fromId="198" toId="259">
</dataflow>
<dataflow id="1245" from="m59" to="sext_ln228_1" fromId="198" toId="260">
</dataflow>
<dataflow id="1246" from="m59" to="sext_ln228_2" fromId="198" toId="261">
</dataflow>
<dataflow id="1247" from="m53" to="zext_ln232" fromId="224" toId="262">
</dataflow>
<dataflow id="1248" from="zext_ln232" to="mul_ln232" fromId="262" toId="263">
</dataflow>
<dataflow id="1249" from="sext_ln228_2" to="mul_ln232" fromId="261" toId="263">
</dataflow>
<dataflow id="1250" from="mul_ln232" to="trunc_ln248" fromId="263" toId="264">
</dataflow>
<dataflow id="1251" from="_ssdm_op_SpecFUCore" to="specfucore_ln52" fromId="832" toId="265">
</dataflow>
<dataflow id="1252" from="mul_ln232" to="specfucore_ln52" fromId="263" toId="265">
</dataflow>
<dataflow id="1253" from="StgValue_835" to="specfucore_ln52" fromId="835" toId="265">
</dataflow>
<dataflow id="1254" from="StgValue_837" to="specfucore_ln52" fromId="837" toId="265">
</dataflow>
<dataflow id="1255" from="StgValue_839" to="specfucore_ln52" fromId="839" toId="265">
</dataflow>
<dataflow id="1256" from="m69" to="sext_ln235" fromId="247" toId="266">
</dataflow>
<dataflow id="1257" from="m66" to="sext_ln235_1" fromId="237" toId="267">
</dataflow>
<dataflow id="1258" from="sext_ln235" to="add_ln235" fromId="266" toId="268">
</dataflow>
<dataflow id="1259" from="sext_ln235_1" to="add_ln235" fromId="267" toId="268">
</dataflow>
<dataflow id="1260" from="m69" to="sext_ln237" fromId="247" toId="269">
</dataflow>
<dataflow id="1261" from="m69" to="zext_ln237" fromId="247" toId="270">
</dataflow>
<dataflow id="1262" from="m69" to="zext_ln237_1" fromId="247" toId="271">
</dataflow>
<dataflow id="1263" from="zext_ln237_1" to="mul_ln237" fromId="271" toId="272">
</dataflow>
<dataflow id="1264" from="sext_ln228_1" to="mul_ln237" fromId="260" toId="272">
</dataflow>
<dataflow id="1265" from="mul_ln237" to="m75" fromId="272" toId="273">
</dataflow>
<dataflow id="1266" from="_ssdm_op_SpecFUCore" to="specfucore_ln57" fromId="832" toId="274">
</dataflow>
<dataflow id="1267" from="mul_ln237" to="specfucore_ln57" fromId="272" toId="274">
</dataflow>
<dataflow id="1268" from="StgValue_835" to="specfucore_ln57" fromId="835" toId="274">
</dataflow>
<dataflow id="1269" from="StgValue_837" to="specfucore_ln57" fromId="837" toId="274">
</dataflow>
<dataflow id="1270" from="StgValue_839" to="specfucore_ln57" fromId="839" toId="274">
</dataflow>
<dataflow id="1271" from="m60" to="sext_ln238" fromId="200" toId="275">
</dataflow>
<dataflow id="1272" from="sext_ln228" to="m76" fromId="259" toId="276">
</dataflow>
<dataflow id="1273" from="sext_ln238" to="m76" fromId="275" toId="276">
</dataflow>
<dataflow id="1274" from="_ssdm_op_SpecFUCore" to="specfucore_ln58" fromId="832" toId="277">
</dataflow>
<dataflow id="1275" from="m76" to="specfucore_ln58" fromId="276" toId="277">
</dataflow>
<dataflow id="1276" from="StgValue_835" to="specfucore_ln58" fromId="835" toId="277">
</dataflow>
<dataflow id="1277" from="StgValue_837" to="specfucore_ln58" fromId="837" toId="277">
</dataflow>
<dataflow id="1278" from="StgValue_839" to="specfucore_ln58" fromId="839" toId="277">
</dataflow>
<dataflow id="1279" from="m71" to="zext_ln239_1" fromId="250" toId="278">
</dataflow>
<dataflow id="1280" from="zext_ln239_1" to="mul_ln239" fromId="278" toId="279">
</dataflow>
<dataflow id="1281" from="zext_ln237" to="mul_ln239" fromId="270" toId="279">
</dataflow>
<dataflow id="1282" from="mul_ln239" to="m77" fromId="279" toId="280">
</dataflow>
<dataflow id="1283" from="_ssdm_op_SpecFUCore" to="specfucore_ln59" fromId="832" toId="281">
</dataflow>
<dataflow id="1284" from="mul_ln239" to="specfucore_ln59" fromId="279" toId="281">
</dataflow>
<dataflow id="1285" from="StgValue_835" to="specfucore_ln59" fromId="835" toId="281">
</dataflow>
<dataflow id="1286" from="StgValue_837" to="specfucore_ln59" fromId="837" toId="281">
</dataflow>
<dataflow id="1287" from="StgValue_839" to="specfucore_ln59" fromId="839" toId="281">
</dataflow>
<dataflow id="1288" from="m72" to="sext_ln240" fromId="255" toId="282">
</dataflow>
<dataflow id="1289" from="sext_ln237" to="mul_ln240" fromId="269" toId="283">
</dataflow>
<dataflow id="1290" from="sext_ln240" to="mul_ln240" fromId="282" toId="283">
</dataflow>
<dataflow id="1291" from="_ssdm_op_SpecFUCore" to="specfucore_ln60" fromId="832" toId="284">
</dataflow>
<dataflow id="1292" from="mul_ln240" to="specfucore_ln60" fromId="283" toId="284">
</dataflow>
<dataflow id="1293" from="StgValue_835" to="specfucore_ln60" fromId="835" toId="284">
</dataflow>
<dataflow id="1294" from="StgValue_837" to="specfucore_ln60" fromId="837" toId="284">
</dataflow>
<dataflow id="1295" from="StgValue_839" to="specfucore_ln60" fromId="839" toId="284">
</dataflow>
<dataflow id="1296" from="mul_ln240" to="m78" fromId="283" toId="285">
</dataflow>
<dataflow id="1297" from="m74" to="sext_ln241" fromId="217" toId="286">
</dataflow>
<dataflow id="1298" from="sext_ln237" to="mul_ln241" fromId="269" toId="287">
</dataflow>
<dataflow id="1299" from="sext_ln241" to="mul_ln241" fromId="286" toId="287">
</dataflow>
<dataflow id="1300" from="_ssdm_op_SpecFUCore" to="specfucore_ln61" fromId="832" toId="288">
</dataflow>
<dataflow id="1301" from="mul_ln241" to="specfucore_ln61" fromId="287" toId="288">
</dataflow>
<dataflow id="1302" from="StgValue_835" to="specfucore_ln61" fromId="835" toId="288">
</dataflow>
<dataflow id="1303" from="StgValue_837" to="specfucore_ln61" fromId="837" toId="288">
</dataflow>
<dataflow id="1304" from="StgValue_839" to="specfucore_ln61" fromId="839" toId="288">
</dataflow>
<dataflow id="1305" from="mul_ln241" to="m79" fromId="287" toId="289">
</dataflow>
<dataflow id="1306" from="mul_ln241" to="trunc_ln252_1" fromId="287" toId="290">
</dataflow>
<dataflow id="1307" from="m75" to="sext_ln314" fromId="273" toId="291">
</dataflow>
<dataflow id="1308" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln314" fromId="950" toId="292">
</dataflow>
<dataflow id="1309" from="out_data_6" to="write_ln314" fromId="806" toId="292">
</dataflow>
<dataflow id="1310" from="sext_ln314" to="write_ln314" fromId="291" toId="292">
</dataflow>
<dataflow id="1311" from="trunc_ln227_1" to="m65" fromId="163" toId="293">
</dataflow>
<dataflow id="1312" from="trunc_ln227" to="m65" fromId="159" toId="293">
</dataflow>
<dataflow id="1313" from="m62" to="zext_ln242" fromId="208" toId="294">
</dataflow>
<dataflow id="1314" from="m78" to="zext_ln242_1" fromId="285" toId="295">
</dataflow>
<dataflow id="1315" from="m78" to="zext_ln242_2" fromId="285" toId="296">
</dataflow>
<dataflow id="1316" from="zext_ln242_2" to="mul_ln242" fromId="296" toId="297">
</dataflow>
<dataflow id="1317" from="zext_ln242" to="mul_ln242" fromId="294" toId="297">
</dataflow>
<dataflow id="1318" from="mul_ln242" to="m80" fromId="297" toId="298">
</dataflow>
<dataflow id="1319" from="_ssdm_op_SpecFUCore" to="specfucore_ln62" fromId="832" toId="299">
</dataflow>
<dataflow id="1320" from="mul_ln242" to="specfucore_ln62" fromId="297" toId="299">
</dataflow>
<dataflow id="1321" from="StgValue_835" to="specfucore_ln62" fromId="835" toId="299">
</dataflow>
<dataflow id="1322" from="StgValue_837" to="specfucore_ln62" fromId="837" toId="299">
</dataflow>
<dataflow id="1323" from="StgValue_839" to="specfucore_ln62" fromId="839" toId="299">
</dataflow>
<dataflow id="1324" from="m79" to="sext_ln243" fromId="289" toId="300">
</dataflow>
<dataflow id="1325" from="add_ln235" to="sext_ln243_1" fromId="268" toId="301">
</dataflow>
<dataflow id="1326" from="sext_ln243_1" to="mul_ln243" fromId="301" toId="302">
</dataflow>
<dataflow id="1327" from="sext_ln243" to="mul_ln243" fromId="300" toId="302">
</dataflow>
<dataflow id="1328" from="mul_ln243" to="m81" fromId="302" toId="303">
</dataflow>
<dataflow id="1329" from="m77" to="sext_ln244" fromId="280" toId="304">
</dataflow>
<dataflow id="1330" from="m65" to="m82" fromId="293" toId="305">
</dataflow>
<dataflow id="1331" from="sext_ln244" to="m82" fromId="304" toId="305">
</dataflow>
<dataflow id="1332" from="m76" to="sext_ln246" fromId="276" toId="306">
</dataflow>
<dataflow id="1333" from="zext_ln242_1" to="mul_ln246" fromId="295" toId="307">
</dataflow>
<dataflow id="1334" from="sext_ln246" to="mul_ln246" fromId="306" toId="307">
</dataflow>
<dataflow id="1335" from="mul_ln246" to="m84" fromId="307" toId="308">
</dataflow>
<dataflow id="1336" from="_ssdm_op_SpecFUCore" to="specfucore_ln66" fromId="832" toId="309">
</dataflow>
<dataflow id="1337" from="mul_ln246" to="specfucore_ln66" fromId="307" toId="309">
</dataflow>
<dataflow id="1338" from="StgValue_835" to="specfucore_ln66" fromId="835" toId="309">
</dataflow>
<dataflow id="1339" from="StgValue_837" to="specfucore_ln66" fromId="837" toId="309">
</dataflow>
<dataflow id="1340" from="StgValue_839" to="specfucore_ln66" fromId="839" toId="309">
</dataflow>
<dataflow id="1341" from="m67" to="sext_ln247" fromId="231" toId="310">
</dataflow>
<dataflow id="1342" from="m71" to="m85" fromId="250" toId="311">
</dataflow>
<dataflow id="1343" from="sext_ln247" to="m85" fromId="310" toId="311">
</dataflow>
<dataflow id="1344" from="trunc_ln248" to="m86" fromId="264" toId="312">
</dataflow>
<dataflow id="1345" from="m77" to="m86" fromId="280" toId="312">
</dataflow>
<dataflow id="1346" from="add_ln235" to="sext_ln249" fromId="268" toId="313">
</dataflow>
<dataflow id="1347" from="m76" to="sext_ln249_1" fromId="276" toId="314">
</dataflow>
<dataflow id="1348" from="sext_ln249" to="m87" fromId="313" toId="315">
</dataflow>
<dataflow id="1349" from="sext_ln249_1" to="m87" fromId="314" toId="315">
</dataflow>
<dataflow id="1350" from="_ssdm_op_SpecFUCore" to="specfucore_ln71" fromId="832" toId="316">
</dataflow>
<dataflow id="1351" from="mul_ln246" to="specfucore_ln71" fromId="307" toId="316">
</dataflow>
<dataflow id="1352" from="StgValue_835" to="specfucore_ln71" fromId="835" toId="316">
</dataflow>
<dataflow id="1353" from="StgValue_837" to="specfucore_ln71" fromId="837" toId="316">
</dataflow>
<dataflow id="1354" from="StgValue_839" to="specfucore_ln71" fromId="839" toId="316">
</dataflow>
<dataflow id="1355" from="mul_ln246" to="m89" fromId="307" toId="317">
</dataflow>
<dataflow id="1356" from="mul_ln243" to="trunc_ln252" fromId="302" toId="318">
</dataflow>
<dataflow id="1357" from="trunc_ln252" to="m90" fromId="318" toId="319">
</dataflow>
<dataflow id="1358" from="trunc_ln252_1" to="m90" fromId="290" toId="319">
</dataflow>
<dataflow id="1359" from="mul_ln246" to="trunc_ln253" fromId="307" toId="320">
</dataflow>
<dataflow id="1360" from="m87" to="trunc_ln253_1" fromId="315" toId="321">
</dataflow>
<dataflow id="1361" from="m87" to="trunc_ln255" fromId="315" toId="322">
</dataflow>
<dataflow id="1362" from="trunc_ln255" to="m93" fromId="322" toId="323">
</dataflow>
<dataflow id="1363" from="m81" to="m93" fromId="303" toId="323">
</dataflow>
<dataflow id="1364" from="m85" to="trunc_ln256_1" fromId="311" toId="324">
</dataflow>
<dataflow id="1365" from="m71" to="zext_ln239" fromId="250" toId="325">
</dataflow>
<dataflow id="1366" from="m65" to="m82" fromId="293" toId="326">
</dataflow>
<dataflow id="1367" from="sext_ln244" to="m82" fromId="304" toId="326">
</dataflow>
<dataflow id="1368" from="m80" to="zext_ln245_1" fromId="298" toId="327">
</dataflow>
<dataflow id="1369" from="m80" to="zext_ln245_2" fromId="298" toId="328">
</dataflow>
<dataflow id="1370" from="zext_ln239" to="mul_ln245" fromId="325" toId="329">
</dataflow>
<dataflow id="1371" from="zext_ln245_2" to="mul_ln245" fromId="328" toId="329">
</dataflow>
<dataflow id="1372" from="mul_ln245" to="m83" fromId="329" toId="330">
</dataflow>
<dataflow id="1373" from="_ssdm_op_SpecFUCore" to="specfucore_ln65" fromId="832" toId="331">
</dataflow>
<dataflow id="1374" from="mul_ln245" to="specfucore_ln65" fromId="329" toId="331">
</dataflow>
<dataflow id="1375" from="StgValue_835" to="specfucore_ln65" fromId="835" toId="331">
</dataflow>
<dataflow id="1376" from="StgValue_837" to="specfucore_ln65" fromId="837" toId="331">
</dataflow>
<dataflow id="1377" from="StgValue_839" to="specfucore_ln65" fromId="839" toId="331">
</dataflow>
<dataflow id="1378" from="m77" to="sext_ln250" fromId="280" toId="332">
</dataflow>
<dataflow id="1379" from="zext_ln245_1" to="mul_ln250" fromId="327" toId="333">
</dataflow>
<dataflow id="1380" from="sext_ln250" to="mul_ln250" fromId="332" toId="333">
</dataflow>
<dataflow id="1381" from="mul_ln250" to="trunc_ln256" fromId="333" toId="334">
</dataflow>
<dataflow id="1382" from="_ssdm_op_SpecFUCore" to="specfucore_ln70" fromId="832" toId="335">
</dataflow>
<dataflow id="1383" from="mul_ln250" to="specfucore_ln70" fromId="333" toId="335">
</dataflow>
<dataflow id="1384" from="StgValue_835" to="specfucore_ln70" fromId="835" toId="335">
</dataflow>
<dataflow id="1385" from="StgValue_837" to="specfucore_ln70" fromId="837" toId="335">
</dataflow>
<dataflow id="1386" from="StgValue_839" to="specfucore_ln70" fromId="839" toId="335">
</dataflow>
<dataflow id="1387" from="trunc_ln253" to="m91" fromId="320" toId="336">
</dataflow>
<dataflow id="1388" from="trunc_ln253_1" to="m91" fromId="321" toId="336">
</dataflow>
<dataflow id="1389" from="m89" to="sext_ln254" fromId="317" toId="337">
</dataflow>
<dataflow id="1390" from="m90" to="sext_ln254_1" fromId="319" toId="338">
</dataflow>
<dataflow id="1391" from="sext_ln254_1" to="m92" fromId="338" toId="339">
</dataflow>
<dataflow id="1392" from="sext_ln254" to="m92" fromId="337" toId="339">
</dataflow>
<dataflow id="1393" from="m90" to="sext_ln259" fromId="319" toId="340">
</dataflow>
<dataflow id="1394" from="m85" to="sext_ln259_1" fromId="311" toId="341">
</dataflow>
<dataflow id="1395" from="sext_ln259_1" to="mul_ln259" fromId="341" toId="342">
</dataflow>
<dataflow id="1396" from="sext_ln259" to="mul_ln259" fromId="340" toId="342">
</dataflow>
<dataflow id="1397" from="m93" to="m98" fromId="323" toId="343">
</dataflow>
<dataflow id="1398" from="m82" to="m98" fromId="326" toId="343">
</dataflow>
<dataflow id="1399" from="m86" to="zext_ln265" fromId="312" toId="344">
</dataflow>
<dataflow id="1400" from="m93" to="zext_ln265_1" fromId="323" toId="345">
</dataflow>
<dataflow id="1401" from="zext_ln265_1" to="mul_ln265" fromId="345" toId="346">
</dataflow>
<dataflow id="1402" from="zext_ln265" to="mul_ln265" fromId="344" toId="346">
</dataflow>
<dataflow id="1403" from="mul_ln265" to="m103" fromId="346" toId="347">
</dataflow>
<dataflow id="1404" from="_ssdm_op_SpecFUCore" to="specfucore_ln85" fromId="832" toId="348">
</dataflow>
<dataflow id="1405" from="mul_ln265" to="specfucore_ln85" fromId="346" toId="348">
</dataflow>
<dataflow id="1406" from="StgValue_835" to="specfucore_ln85" fromId="835" toId="348">
</dataflow>
<dataflow id="1407" from="StgValue_837" to="specfucore_ln85" fromId="837" toId="348">
</dataflow>
<dataflow id="1408" from="StgValue_839" to="specfucore_ln85" fromId="839" toId="348">
</dataflow>
<dataflow id="1409" from="mul_ln250" to="trunc_ln268_1" fromId="333" toId="349">
</dataflow>
<dataflow id="1410" from="m98" to="trunc_ln269" fromId="343" toId="350">
</dataflow>
<dataflow id="1411" from="m83" to="sext_ln315" fromId="330" toId="351">
</dataflow>
<dataflow id="1412" from="m91" to="sext_ln316" fromId="336" toId="352">
</dataflow>
<dataflow id="1413" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln315" fromId="950" toId="353">
</dataflow>
<dataflow id="1414" from="out_data_7" to="write_ln315" fromId="807" toId="353">
</dataflow>
<dataflow id="1415" from="sext_ln315" to="write_ln315" fromId="351" toId="353">
</dataflow>
<dataflow id="1416" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln316" fromId="950" toId="354">
</dataflow>
<dataflow id="1417" from="out_data_8" to="write_ln316" fromId="808" toId="354">
</dataflow>
<dataflow id="1418" from="sext_ln316" to="write_ln316" fromId="352" toId="354">
</dataflow>
<dataflow id="1419" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln317" fromId="950" toId="355">
</dataflow>
<dataflow id="1420" from="out_data_9" to="write_ln317" fromId="809" toId="355">
</dataflow>
<dataflow id="1421" from="mul_ln259" to="write_ln317" fromId="342" toId="355">
</dataflow>
<dataflow id="1422" from="m80" to="zext_ln245" fromId="298" toId="356">
</dataflow>
<dataflow id="1423" from="m89" to="sext_ln253" fromId="317" toId="357">
</dataflow>
<dataflow id="1424" from="trunc_ln256" to="m94" fromId="334" toId="358">
</dataflow>
<dataflow id="1425" from="trunc_ln256_1" to="m94" fromId="324" toId="358">
</dataflow>
<dataflow id="1426" from="m82" to="zext_ln257" fromId="326" toId="359">
</dataflow>
<dataflow id="1427" from="m82" to="zext_ln257_1" fromId="326" toId="360">
</dataflow>
<dataflow id="1428" from="zext_ln257_1" to="mul_ln257" fromId="360" toId="361">
</dataflow>
<dataflow id="1429" from="zext_ln245" to="mul_ln257" fromId="356" toId="361">
</dataflow>
<dataflow id="1430" from="mul_ln257" to="trunc_ln268" fromId="361" toId="362">
</dataflow>
<dataflow id="1431" from="_ssdm_op_SpecFUCore" to="specfucore_ln77" fromId="832" toId="363">
</dataflow>
<dataflow id="1432" from="mul_ln257" to="specfucore_ln77" fromId="361" toId="363">
</dataflow>
<dataflow id="1433" from="StgValue_835" to="specfucore_ln77" fromId="835" toId="363">
</dataflow>
<dataflow id="1434" from="StgValue_837" to="specfucore_ln77" fromId="837" toId="363">
</dataflow>
<dataflow id="1435" from="StgValue_839" to="specfucore_ln77" fromId="839" toId="363">
</dataflow>
<dataflow id="1436" from="m98" to="zext_ln262" fromId="343" toId="364">
</dataflow>
<dataflow id="1437" from="m98" to="zext_ln262_1" fromId="343" toId="365">
</dataflow>
<dataflow id="1438" from="zext_ln262_1" to="mul_ln262" fromId="365" toId="366">
</dataflow>
<dataflow id="1439" from="zext_ln257" to="mul_ln262" fromId="359" toId="366">
</dataflow>
<dataflow id="1440" from="mul_ln262" to="m100" fromId="366" toId="367">
</dataflow>
<dataflow id="1441" from="_ssdm_op_SpecFUCore" to="specfucore_ln82" fromId="832" toId="368">
</dataflow>
<dataflow id="1442" from="mul_ln262" to="specfucore_ln82" fromId="366" toId="368">
</dataflow>
<dataflow id="1443" from="StgValue_835" to="specfucore_ln82" fromId="835" toId="368">
</dataflow>
<dataflow id="1444" from="StgValue_837" to="specfucore_ln82" fromId="837" toId="368">
</dataflow>
<dataflow id="1445" from="StgValue_839" to="specfucore_ln82" fromId="839" toId="368">
</dataflow>
<dataflow id="1446" from="m92" to="zext_ln263" fromId="339" toId="369">
</dataflow>
<dataflow id="1447" from="m92" to="zext_ln263_1" fromId="339" toId="370">
</dataflow>
<dataflow id="1448" from="zext_ln263_1" to="mul_ln263" fromId="370" toId="371">
</dataflow>
<dataflow id="1449" from="sext_ln253" to="mul_ln263" fromId="357" toId="371">
</dataflow>
<dataflow id="1450" from="mul_ln263" to="trunc_ln275" fromId="371" toId="372">
</dataflow>
<dataflow id="1451" from="_ssdm_op_SpecFUCore" to="specfucore_ln83" fromId="832" toId="373">
</dataflow>
<dataflow id="1452" from="mul_ln263" to="specfucore_ln83" fromId="371" toId="373">
</dataflow>
<dataflow id="1453" from="StgValue_835" to="specfucore_ln83" fromId="835" toId="373">
</dataflow>
<dataflow id="1454" from="StgValue_837" to="specfucore_ln83" fromId="837" toId="373">
</dataflow>
<dataflow id="1455" from="StgValue_839" to="specfucore_ln83" fromId="839" toId="373">
</dataflow>
<dataflow id="1456" from="zext_ln262" to="mul_ln267" fromId="364" toId="374">
</dataflow>
<dataflow id="1457" from="zext_ln263" to="mul_ln267" fromId="369" toId="374">
</dataflow>
<dataflow id="1458" from="mul_ln267" to="m105" fromId="374" toId="375">
</dataflow>
<dataflow id="1459" from="_ssdm_op_SpecFUCore" to="specfucore_ln87" fromId="832" toId="376">
</dataflow>
<dataflow id="1460" from="mul_ln267" to="specfucore_ln87" fromId="374" toId="376">
</dataflow>
<dataflow id="1461" from="StgValue_835" to="specfucore_ln87" fromId="835" toId="376">
</dataflow>
<dataflow id="1462" from="StgValue_837" to="specfucore_ln87" fromId="837" toId="376">
</dataflow>
<dataflow id="1463" from="StgValue_839" to="specfucore_ln87" fromId="839" toId="376">
</dataflow>
<dataflow id="1464" from="m89" to="sext_ln258" fromId="317" toId="377">
</dataflow>
<dataflow id="1465" from="m84" to="sext_ln258_1" fromId="308" toId="378">
</dataflow>
<dataflow id="1466" from="sext_ln258_1" to="add_ln258" fromId="378" toId="379">
</dataflow>
<dataflow id="1467" from="sext_ln258" to="add_ln258" fromId="377" toId="379">
</dataflow>
<dataflow id="1468" from="add_ln258" to="sext_ln261" fromId="379" toId="380">
</dataflow>
<dataflow id="1469" from="m82" to="m99" fromId="326" toId="381">
</dataflow>
<dataflow id="1470" from="sext_ln261" to="m99" fromId="380" toId="381">
</dataflow>
<dataflow id="1471" from="m94" to="zext_ln264_1" fromId="358" toId="382">
</dataflow>
<dataflow id="1472" from="m100" to="zext_ln264_3" fromId="367" toId="383">
</dataflow>
<dataflow id="1473" from="m100" to="zext_ln264_4" fromId="367" toId="384">
</dataflow>
<dataflow id="1474" from="zext_ln264_4" to="mul_ln264" fromId="384" toId="385">
</dataflow>
<dataflow id="1475" from="zext_ln264_1" to="mul_ln264" fromId="382" toId="385">
</dataflow>
<dataflow id="1476" from="mul_ln264" to="m102" fromId="385" toId="386">
</dataflow>
<dataflow id="1477" from="_ssdm_op_SpecFUCore" to="specfucore_ln84" fromId="832" toId="387">
</dataflow>
<dataflow id="1478" from="mul_ln264" to="specfucore_ln84" fromId="385" toId="387">
</dataflow>
<dataflow id="1479" from="StgValue_835" to="specfucore_ln84" fromId="835" toId="387">
</dataflow>
<dataflow id="1480" from="StgValue_837" to="specfucore_ln84" fromId="837" toId="387">
</dataflow>
<dataflow id="1481" from="StgValue_839" to="specfucore_ln84" fromId="839" toId="387">
</dataflow>
<dataflow id="1482" from="zext_ln262_1" to="mul_ln266" fromId="365" toId="388">
</dataflow>
<dataflow id="1483" from="zext_ln264_3" to="mul_ln266" fromId="383" toId="388">
</dataflow>
<dataflow id="1484" from="mul_ln266" to="m104" fromId="388" toId="389">
</dataflow>
<dataflow id="1485" from="_ssdm_op_SpecFUCore" to="specfucore_ln86" fromId="832" toId="390">
</dataflow>
<dataflow id="1486" from="mul_ln266" to="specfucore_ln86" fromId="388" toId="390">
</dataflow>
<dataflow id="1487" from="StgValue_835" to="specfucore_ln86" fromId="835" toId="390">
</dataflow>
<dataflow id="1488" from="StgValue_837" to="specfucore_ln86" fromId="837" toId="390">
</dataflow>
<dataflow id="1489" from="StgValue_839" to="specfucore_ln86" fromId="839" toId="390">
</dataflow>
<dataflow id="1490" from="trunc_ln268" to="m106" fromId="362" toId="391">
</dataflow>
<dataflow id="1491" from="trunc_ln268_1" to="m106" fromId="349" toId="391">
</dataflow>
<dataflow id="1492" from="mul_ln266" to="trunc_ln269_1" fromId="388" toId="392">
</dataflow>
<dataflow id="1493" from="mul_ln264" to="trunc_ln271" fromId="385" toId="393">
</dataflow>
<dataflow id="1494" from="add_ln258" to="trunc_ln271_1" fromId="379" toId="394">
</dataflow>
<dataflow id="1495" from="trunc_ln275" to="m113" fromId="372" toId="395">
</dataflow>
<dataflow id="1496" from="add_ln258" to="m113" fromId="379" toId="395">
</dataflow>
<dataflow id="1497" from="m100" to="zext_ln264_2" fromId="367" toId="396">
</dataflow>
<dataflow id="1498" from="trunc_ln269" to="m107" fromId="350" toId="397">
</dataflow>
<dataflow id="1499" from="trunc_ln269_1" to="m107" fromId="392" toId="397">
</dataflow>
<dataflow id="1500" from="trunc_ln271" to="m109" fromId="393" toId="398">
</dataflow>
<dataflow id="1501" from="trunc_ln271_1" to="m109" fromId="394" toId="398">
</dataflow>
<dataflow id="1502" from="m106" to="zext_ln276" fromId="391" toId="399">
</dataflow>
<dataflow id="1503" from="zext_ln264_2" to="mul_ln276" fromId="396" toId="400">
</dataflow>
<dataflow id="1504" from="zext_ln276" to="mul_ln276" fromId="399" toId="400">
</dataflow>
<dataflow id="1505" from="mul_ln276" to="m114" fromId="400" toId="401">
</dataflow>
<dataflow id="1506" from="_ssdm_op_SpecFUCore" to="specfucore_ln96" fromId="832" toId="402">
</dataflow>
<dataflow id="1507" from="mul_ln276" to="specfucore_ln96" fromId="400" toId="402">
</dataflow>
<dataflow id="1508" from="StgValue_835" to="specfucore_ln96" fromId="835" toId="402">
</dataflow>
<dataflow id="1509" from="StgValue_837" to="specfucore_ln96" fromId="837" toId="402">
</dataflow>
<dataflow id="1510" from="StgValue_839" to="specfucore_ln96" fromId="839" toId="402">
</dataflow>
<dataflow id="1511" from="m105" to="sext_ln277" fromId="375" toId="403">
</dataflow>
<dataflow id="1512" from="m102" to="m115" fromId="386" toId="404">
</dataflow>
<dataflow id="1513" from="sext_ln277" to="m115" fromId="403" toId="404">
</dataflow>
<dataflow id="1514" from="m104" to="zext_ln281" fromId="389" toId="405">
</dataflow>
<dataflow id="1515" from="zext_ln281" to="mul_ln281" fromId="405" toId="406">
</dataflow>
<dataflow id="1516" from="zext_ln281" to="mul_ln281" fromId="405" toId="406">
</dataflow>
<dataflow id="1517" from="mul_ln281" to="m119" fromId="406" toId="407">
</dataflow>
<dataflow id="1518" from="_ssdm_op_SpecFUCore" to="specfucore_ln101" fromId="832" toId="408">
</dataflow>
<dataflow id="1519" from="mul_ln281" to="specfucore_ln101" fromId="406" toId="408">
</dataflow>
<dataflow id="1520" from="StgValue_835" to="specfucore_ln101" fromId="835" toId="408">
</dataflow>
<dataflow id="1521" from="StgValue_837" to="specfucore_ln101" fromId="837" toId="408">
</dataflow>
<dataflow id="1522" from="StgValue_839" to="specfucore_ln101" fromId="839" toId="408">
</dataflow>
<dataflow id="1523" from="m119" to="sext_ln319" fromId="407" toId="409">
</dataflow>
<dataflow id="1524" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln319" fromId="950" toId="410">
</dataflow>
<dataflow id="1525" from="out_data_11" to="write_ln319" fromId="811" toId="410">
</dataflow>
<dataflow id="1526" from="sext_ln319" to="write_ln319" fromId="409" toId="410">
</dataflow>
<dataflow id="1527" from="m94" to="zext_ln264" fromId="358" toId="411">
</dataflow>
<dataflow id="1528" from="m103" to="zext_ln272" fromId="347" toId="412">
</dataflow>
<dataflow id="1529" from="m107" to="zext_ln272_2" fromId="397" toId="413">
</dataflow>
<dataflow id="1530" from="zext_ln272_2" to="mul_ln272" fromId="413" toId="414">
</dataflow>
<dataflow id="1531" from="zext_ln272" to="mul_ln272" fromId="412" toId="414">
</dataflow>
<dataflow id="1532" from="mul_ln272" to="m110" fromId="414" toId="415">
</dataflow>
<dataflow id="1533" from="_ssdm_op_SpecFUCore" to="specfucore_ln92" fromId="832" toId="416">
</dataflow>
<dataflow id="1534" from="mul_ln272" to="specfucore_ln92" fromId="414" toId="416">
</dataflow>
<dataflow id="1535" from="StgValue_835" to="specfucore_ln92" fromId="835" toId="416">
</dataflow>
<dataflow id="1536" from="StgValue_837" to="specfucore_ln92" fromId="837" toId="416">
</dataflow>
<dataflow id="1537" from="StgValue_839" to="specfucore_ln92" fromId="839" toId="416">
</dataflow>
<dataflow id="1538" from="m109" to="zext_ln274" fromId="398" toId="417">
</dataflow>
<dataflow id="1539" from="zext_ln274" to="mul_ln274" fromId="417" toId="418">
</dataflow>
<dataflow id="1540" from="zext_ln264" to="mul_ln274" fromId="411" toId="418">
</dataflow>
<dataflow id="1541" from="mul_ln274" to="m112" fromId="418" toId="419">
</dataflow>
<dataflow id="1542" from="_ssdm_op_SpecFUCore" to="specfucore_ln94" fromId="832" toId="420">
</dataflow>
<dataflow id="1543" from="mul_ln274" to="specfucore_ln94" fromId="418" toId="420">
</dataflow>
<dataflow id="1544" from="StgValue_835" to="specfucore_ln94" fromId="835" toId="420">
</dataflow>
<dataflow id="1545" from="StgValue_837" to="specfucore_ln94" fromId="837" toId="420">
</dataflow>
<dataflow id="1546" from="StgValue_839" to="specfucore_ln94" fromId="839" toId="420">
</dataflow>
<dataflow id="1547" from="m112" to="sext_ln318" fromId="419" toId="421">
</dataflow>
<dataflow id="1548" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln318" fromId="950" toId="422">
</dataflow>
<dataflow id="1549" from="out_data_10" to="write_ln318" fromId="810" toId="422">
</dataflow>
<dataflow id="1550" from="sext_ln318" to="write_ln318" fromId="421" toId="422">
</dataflow>
<dataflow id="1551" from="m110" to="zext_ln273" fromId="415" toId="423">
</dataflow>
<dataflow id="1552" from="zext_ln273" to="mul_ln273" fromId="423" toId="424">
</dataflow>
<dataflow id="1553" from="zext_ln273" to="mul_ln273" fromId="423" toId="424">
</dataflow>
<dataflow id="1554" from="mul_ln273" to="m111" fromId="424" toId="425">
</dataflow>
<dataflow id="1555" from="_ssdm_op_SpecFUCore" to="specfucore_ln93" fromId="832" toId="426">
</dataflow>
<dataflow id="1556" from="mul_ln273" to="specfucore_ln93" fromId="424" toId="426">
</dataflow>
<dataflow id="1557" from="StgValue_835" to="specfucore_ln93" fromId="835" toId="426">
</dataflow>
<dataflow id="1558" from="StgValue_837" to="specfucore_ln93" fromId="837" toId="426">
</dataflow>
<dataflow id="1559" from="StgValue_839" to="specfucore_ln93" fromId="839" toId="426">
</dataflow>
<dataflow id="1560" from="m105" to="sext_ln270" fromId="375" toId="427">
</dataflow>
<dataflow id="1561" from="sext_ln270" to="mul_ln270" fromId="427" toId="428">
</dataflow>
<dataflow id="1562" from="sext_ln270" to="mul_ln270" fromId="427" toId="428">
</dataflow>
<dataflow id="1563" from="_ssdm_op_SpecFUCore" to="specfucore_ln90" fromId="832" toId="429">
</dataflow>
<dataflow id="1564" from="mul_ln270" to="specfucore_ln90" fromId="428" toId="429">
</dataflow>
<dataflow id="1565" from="StgValue_835" to="specfucore_ln90" fromId="835" toId="429">
</dataflow>
<dataflow id="1566" from="StgValue_837" to="specfucore_ln90" fromId="837" toId="429">
</dataflow>
<dataflow id="1567" from="StgValue_839" to="specfucore_ln90" fromId="839" toId="429">
</dataflow>
<dataflow id="1568" from="mul_ln270" to="m108" fromId="428" toId="430">
</dataflow>
<dataflow id="1569" from="m111" to="sext_ln279" fromId="425" toId="431">
</dataflow>
<dataflow id="1570" from="m99" to="zext_ln279" fromId="381" toId="432">
</dataflow>
<dataflow id="1571" from="zext_ln279" to="mul_ln279" fromId="432" toId="433">
</dataflow>
<dataflow id="1572" from="sext_ln279" to="mul_ln279" fromId="431" toId="433">
</dataflow>
<dataflow id="1573" from="mul_ln279" to="trunc_ln280" fromId="433" toId="434">
</dataflow>
<dataflow id="1574" from="_ssdm_op_SpecFUCore" to="specfucore_ln99" fromId="832" toId="435">
</dataflow>
<dataflow id="1575" from="mul_ln279" to="specfucore_ln99" fromId="433" toId="435">
</dataflow>
<dataflow id="1576" from="StgValue_835" to="specfucore_ln99" fromId="835" toId="435">
</dataflow>
<dataflow id="1577" from="StgValue_837" to="specfucore_ln99" fromId="837" toId="435">
</dataflow>
<dataflow id="1578" from="StgValue_839" to="specfucore_ln99" fromId="839" toId="435">
</dataflow>
<dataflow id="1579" from="mul_ln279" to="m117" fromId="433" toId="436">
</dataflow>
<dataflow id="1580" from="mul_ln279" to="trunc_ln300_1" fromId="433" toId="437">
</dataflow>
<dataflow id="1581" from="m107" to="zext_ln272_1" fromId="397" toId="438">
</dataflow>
<dataflow id="1582" from="m106" to="zext_ln276_1" fromId="391" toId="439">
</dataflow>
<dataflow id="1583" from="m117" to="zext_ln280" fromId="436" toId="440">
</dataflow>
<dataflow id="1584" from="m108" to="sext_ln280" fromId="430" toId="441">
</dataflow>
<dataflow id="1585" from="trunc_ln280" to="m118" fromId="434" toId="442">
</dataflow>
<dataflow id="1586" from="sext_ln280" to="m118" fromId="441" toId="442">
</dataflow>
<dataflow id="1587" from="m108" to="sext_ln282" fromId="430" toId="443">
</dataflow>
<dataflow id="1588" from="zext_ln272_1" to="mul_ln282" fromId="438" toId="444">
</dataflow>
<dataflow id="1589" from="sext_ln282" to="mul_ln282" fromId="443" toId="444">
</dataflow>
<dataflow id="1590" from="mul_ln282" to="m120" fromId="444" toId="445">
</dataflow>
<dataflow id="1591" from="_ssdm_op_SpecFUCore" to="specfucore_ln102" fromId="832" toId="446">
</dataflow>
<dataflow id="1592" from="mul_ln282" to="specfucore_ln102" fromId="444" toId="446">
</dataflow>
<dataflow id="1593" from="StgValue_835" to="specfucore_ln102" fromId="835" toId="446">
</dataflow>
<dataflow id="1594" from="StgValue_837" to="specfucore_ln102" fromId="837" toId="446">
</dataflow>
<dataflow id="1595" from="StgValue_839" to="specfucore_ln102" fromId="839" toId="446">
</dataflow>
<dataflow id="1596" from="zext_ln280" to="mul_ln283" fromId="440" toId="447">
</dataflow>
<dataflow id="1597" from="zext_ln276_1" to="mul_ln283" fromId="439" toId="447">
</dataflow>
<dataflow id="1598" from="mul_ln283" to="m121" fromId="447" toId="448">
</dataflow>
<dataflow id="1599" from="_ssdm_op_SpecFUCore" to="specfucore_ln103" fromId="832" toId="449">
</dataflow>
<dataflow id="1600" from="mul_ln283" to="specfucore_ln103" fromId="447" toId="449">
</dataflow>
<dataflow id="1601" from="StgValue_835" to="specfucore_ln103" fromId="835" toId="449">
</dataflow>
<dataflow id="1602" from="StgValue_837" to="specfucore_ln103" fromId="837" toId="449">
</dataflow>
<dataflow id="1603" from="StgValue_839" to="specfucore_ln103" fromId="839" toId="449">
</dataflow>
<dataflow id="1604" from="m113" to="sext_ln287" fromId="395" toId="450">
</dataflow>
<dataflow id="1605" from="sext_ln287" to="m125" fromId="450" toId="451">
</dataflow>
<dataflow id="1606" from="m118" to="m125" fromId="442" toId="451">
</dataflow>
<dataflow id="1607" from="m125" to="trunc_ln294_1" fromId="451" toId="452">
</dataflow>
<dataflow id="1608" from="m125" to="trunc_ln295" fromId="451" toId="453">
</dataflow>
<dataflow id="1609" from="m118" to="zext_ln284_1" fromId="442" toId="454">
</dataflow>
<dataflow id="1610" from="zext_ln284_1" to="mul_ln284" fromId="454" toId="455">
</dataflow>
<dataflow id="1611" from="sext_ln279" to="mul_ln284" fromId="431" toId="455">
</dataflow>
<dataflow id="1612" from="mul_ln284" to="m122" fromId="455" toId="456">
</dataflow>
<dataflow id="1613" from="_ssdm_op_SpecFUCore" to="specfucore_ln104" fromId="832" toId="457">
</dataflow>
<dataflow id="1614" from="mul_ln284" to="specfucore_ln104" fromId="455" toId="457">
</dataflow>
<dataflow id="1615" from="StgValue_835" to="specfucore_ln104" fromId="835" toId="457">
</dataflow>
<dataflow id="1616" from="StgValue_837" to="specfucore_ln104" fromId="837" toId="457">
</dataflow>
<dataflow id="1617" from="StgValue_839" to="specfucore_ln104" fromId="839" toId="457">
</dataflow>
<dataflow id="1619" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="shl_ln" fromId="1618" toId="458">
</dataflow>
<dataflow id="1620" from="m111" to="shl_ln" fromId="425" toId="458">
</dataflow>
<dataflow id="1622" from="StgValue_1621" to="shl_ln" fromId="1621" toId="458">
</dataflow>
<dataflow id="1623" from="mul_ln284" to="trunc_ln300" fromId="455" toId="459">
</dataflow>
<dataflow id="1624" from="m125" to="sext_ln294" fromId="451" toId="460">
</dataflow>
<dataflow id="1625" from="shl_ln" to="sext_ln298" fromId="458" toId="461">
</dataflow>
<dataflow id="1626" from="sext_ln294" to="mul_ln298" fromId="460" toId="462">
</dataflow>
<dataflow id="1627" from="sext_ln298" to="mul_ln298" fromId="461" toId="462">
</dataflow>
<dataflow id="1628" from="_ssdm_op_SpecFUCore" to="specfucore_ln118" fromId="832" toId="463">
</dataflow>
<dataflow id="1629" from="mul_ln298" to="specfucore_ln118" fromId="462" toId="463">
</dataflow>
<dataflow id="1630" from="StgValue_835" to="specfucore_ln118" fromId="835" toId="463">
</dataflow>
<dataflow id="1631" from="StgValue_837" to="specfucore_ln118" fromId="837" toId="463">
</dataflow>
<dataflow id="1632" from="StgValue_839" to="specfucore_ln118" fromId="839" toId="463">
</dataflow>
<dataflow id="1633" from="mul_ln298" to="m136" fromId="462" toId="464">
</dataflow>
<dataflow id="1634" from="m136" to="sext_ln321" fromId="464" toId="465">
</dataflow>
<dataflow id="1635" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln321" fromId="950" toId="466">
</dataflow>
<dataflow id="1636" from="out_data_13" to="write_ln321" fromId="813" toId="466">
</dataflow>
<dataflow id="1637" from="sext_ln321" to="write_ln321" fromId="465" toId="466">
</dataflow>
<dataflow id="1638" from="m122" to="zext_ln285" fromId="456" toId="467">
</dataflow>
<dataflow id="1639" from="m122" to="zext_ln285_1" fromId="456" toId="468">
</dataflow>
<dataflow id="1640" from="m115" to="zext_ln285_2" fromId="404" toId="469">
</dataflow>
<dataflow id="1641" from="zext_ln285_1" to="mul_ln285" fromId="468" toId="470">
</dataflow>
<dataflow id="1642" from="zext_ln285_2" to="mul_ln285" fromId="469" toId="470">
</dataflow>
<dataflow id="1643" from="mul_ln285" to="m123" fromId="470" toId="471">
</dataflow>
<dataflow id="1644" from="_ssdm_op_SpecFUCore" to="specfucore_ln105" fromId="832" toId="472">
</dataflow>
<dataflow id="1645" from="mul_ln285" to="specfucore_ln105" fromId="470" toId="472">
</dataflow>
<dataflow id="1646" from="StgValue_835" to="specfucore_ln105" fromId="835" toId="472">
</dataflow>
<dataflow id="1647" from="StgValue_837" to="specfucore_ln105" fromId="837" toId="472">
</dataflow>
<dataflow id="1648" from="StgValue_839" to="specfucore_ln105" fromId="839" toId="472">
</dataflow>
<dataflow id="1649" from="m114" to="sext_ln289" fromId="401" toId="473">
</dataflow>
<dataflow id="1650" from="zext_ln285_1" to="mul_ln289" fromId="468" toId="474">
</dataflow>
<dataflow id="1651" from="sext_ln289" to="mul_ln289" fromId="473" toId="474">
</dataflow>
<dataflow id="1652" from="mul_ln289" to="m127" fromId="474" toId="475">
</dataflow>
<dataflow id="1653" from="_ssdm_op_SpecFUCore" to="specfucore_ln109" fromId="832" toId="476">
</dataflow>
<dataflow id="1654" from="mul_ln289" to="specfucore_ln109" fromId="474" toId="476">
</dataflow>
<dataflow id="1655" from="StgValue_835" to="specfucore_ln109" fromId="835" toId="476">
</dataflow>
<dataflow id="1656" from="StgValue_837" to="specfucore_ln109" fromId="837" toId="476">
</dataflow>
<dataflow id="1657" from="StgValue_839" to="specfucore_ln109" fromId="839" toId="476">
</dataflow>
<dataflow id="1658" from="m120" to="zext_ln291" fromId="445" toId="477">
</dataflow>
<dataflow id="1659" from="zext_ln285" to="mul_ln291" fromId="467" toId="478">
</dataflow>
<dataflow id="1660" from="zext_ln291" to="mul_ln291" fromId="477" toId="478">
</dataflow>
<dataflow id="1661" from="mul_ln291" to="m129" fromId="478" toId="479">
</dataflow>
<dataflow id="1662" from="_ssdm_op_SpecFUCore" to="specfucore_ln111" fromId="832" toId="480">
</dataflow>
<dataflow id="1663" from="mul_ln291" to="specfucore_ln111" fromId="478" toId="480">
</dataflow>
<dataflow id="1664" from="StgValue_835" to="specfucore_ln111" fromId="835" toId="480">
</dataflow>
<dataflow id="1665" from="StgValue_837" to="specfucore_ln111" fromId="837" toId="480">
</dataflow>
<dataflow id="1666" from="StgValue_839" to="specfucore_ln111" fromId="839" toId="480">
</dataflow>
<dataflow id="1667" from="trunc_ln300" to="mul_ln300" fromId="459" toId="481">
</dataflow>
<dataflow id="1668" from="trunc_ln300_1" to="mul_ln300" fromId="437" toId="481">
</dataflow>
<dataflow id="1669" from="mul_ln289" to="trunc_ln294" fromId="474" toId="482">
</dataflow>
<dataflow id="1670" from="trunc_ln295" to="m133" fromId="453" toId="483">
</dataflow>
<dataflow id="1671" from="m120" to="m133" fromId="445" toId="483">
</dataflow>
<dataflow id="1672" from="mul_ln289" to="trunc_ln297" fromId="474" toId="484">
</dataflow>
<dataflow id="1673" from="m133" to="trunc_ln306" fromId="483" toId="485">
</dataflow>
<dataflow id="1674" from="m129" to="sext_ln320" fromId="479" toId="486">
</dataflow>
<dataflow id="1675" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln320" fromId="950" toId="487">
</dataflow>
<dataflow id="1676" from="out_data_12" to="write_ln320" fromId="812" toId="487">
</dataflow>
<dataflow id="1677" from="sext_ln320" to="write_ln320" fromId="486" toId="487">
</dataflow>
<dataflow id="1678" from="m123" to="zext_ln286" fromId="471" toId="488">
</dataflow>
<dataflow id="1679" from="zext_ln285_1" to="mul_ln286" fromId="468" toId="489">
</dataflow>
<dataflow id="1680" from="zext_ln286" to="mul_ln286" fromId="488" toId="489">
</dataflow>
<dataflow id="1681" from="mul_ln286" to="m124" fromId="489" toId="490">
</dataflow>
<dataflow id="1682" from="_ssdm_op_SpecFUCore" to="specfucore_ln106" fromId="832" toId="491">
</dataflow>
<dataflow id="1683" from="mul_ln286" to="specfucore_ln106" fromId="489" toId="491">
</dataflow>
<dataflow id="1684" from="StgValue_835" to="specfucore_ln106" fromId="835" toId="491">
</dataflow>
<dataflow id="1685" from="StgValue_837" to="specfucore_ln106" fromId="837" toId="491">
</dataflow>
<dataflow id="1686" from="StgValue_839" to="specfucore_ln106" fromId="839" toId="491">
</dataflow>
<dataflow id="1687" from="m127" to="m130" fromId="475" toId="492">
</dataflow>
<dataflow id="1688" from="m104" to="m130" fromId="389" toId="492">
</dataflow>
<dataflow id="1689" from="trunc_ln300" to="mul_ln300" fromId="459" toId="493">
</dataflow>
<dataflow id="1690" from="trunc_ln300_1" to="mul_ln300" fromId="437" toId="493">
</dataflow>
<dataflow id="1691" from="trunc_ln294" to="zext_ln294" fromId="482" toId="494">
</dataflow>
<dataflow id="1692" from="trunc_ln294_1" to="zext_ln294_1" fromId="452" toId="495">
</dataflow>
<dataflow id="1693" from="zext_ln294" to="mul_ln294" fromId="494" toId="496">
</dataflow>
<dataflow id="1694" from="zext_ln294_1" to="mul_ln294" fromId="495" toId="496">
</dataflow>
<dataflow id="1695" from="mul_ln294" to="m132" fromId="496" toId="497">
</dataflow>
<dataflow id="1696" from="_ssdm_op_SpecFUCore" to="specfucore_ln114" fromId="832" toId="498">
</dataflow>
<dataflow id="1697" from="mul_ln294" to="specfucore_ln114" fromId="496" toId="498">
</dataflow>
<dataflow id="1698" from="StgValue_835" to="specfucore_ln114" fromId="835" toId="498">
</dataflow>
<dataflow id="1699" from="StgValue_837" to="specfucore_ln114" fromId="837" toId="498">
</dataflow>
<dataflow id="1700" from="StgValue_839" to="specfucore_ln114" fromId="839" toId="498">
</dataflow>
<dataflow id="1701" from="m133" to="sext_ln296" fromId="483" toId="499">
</dataflow>
<dataflow id="1702" from="m121" to="sext_ln296_1" fromId="448" toId="500">
</dataflow>
<dataflow id="1703" from="sext_ln296" to="mul_ln296" fromId="499" toId="501">
</dataflow>
<dataflow id="1704" from="sext_ln296_1" to="mul_ln296" fromId="500" toId="501">
</dataflow>
<dataflow id="1705" from="_ssdm_op_SpecFUCore" to="specfucore_ln116" fromId="832" toId="502">
</dataflow>
<dataflow id="1706" from="mul_ln296" to="specfucore_ln116" fromId="501" toId="502">
</dataflow>
<dataflow id="1707" from="StgValue_835" to="specfucore_ln116" fromId="835" toId="502">
</dataflow>
<dataflow id="1708" from="StgValue_837" to="specfucore_ln116" fromId="837" toId="502">
</dataflow>
<dataflow id="1709" from="StgValue_839" to="specfucore_ln116" fromId="839" toId="502">
</dataflow>
<dataflow id="1710" from="mul_ln296" to="m134" fromId="501" toId="503">
</dataflow>
<dataflow id="1711" from="m130" to="trunc_ln300_2" fromId="492" toId="504">
</dataflow>
<dataflow id="1712" from="m118" to="zext_ln284" fromId="442" toId="505">
</dataflow>
<dataflow id="1713" from="m124" to="sext_ln290" fromId="490" toId="506">
</dataflow>
<dataflow id="1714" from="zext_ln284" to="mul_ln290" fromId="505" toId="507">
</dataflow>
<dataflow id="1715" from="sext_ln290" to="mul_ln290" fromId="506" toId="507">
</dataflow>
<dataflow id="1716" from="mul_ln290" to="m128" fromId="507" toId="508">
</dataflow>
<dataflow id="1717" from="_ssdm_op_SpecFUCore" to="specfucore_ln110" fromId="832" toId="509">
</dataflow>
<dataflow id="1718" from="mul_ln290" to="specfucore_ln110" fromId="507" toId="509">
</dataflow>
<dataflow id="1719" from="StgValue_835" to="specfucore_ln110" fromId="835" toId="509">
</dataflow>
<dataflow id="1720" from="StgValue_837" to="specfucore_ln110" fromId="837" toId="509">
</dataflow>
<dataflow id="1721" from="StgValue_839" to="specfucore_ln110" fromId="839" toId="509">
</dataflow>
<dataflow id="1722" from="trunc_ln300" to="mul_ln300" fromId="459" toId="510">
</dataflow>
<dataflow id="1723" from="trunc_ln300_1" to="mul_ln300" fromId="437" toId="510">
</dataflow>
<dataflow id="1724" from="m124" to="mul_ln297" fromId="490" toId="511">
</dataflow>
<dataflow id="1725" from="trunc_ln297" to="mul_ln297" fromId="484" toId="511">
</dataflow>
<dataflow id="1726" from="m120" to="zext_ln299" fromId="445" toId="512">
</dataflow>
<dataflow id="1727" from="m132" to="zext_ln299_1" fromId="497" toId="513">
</dataflow>
<dataflow id="1728" from="zext_ln299_1" to="mul_ln299" fromId="513" toId="514">
</dataflow>
<dataflow id="1729" from="zext_ln299" to="mul_ln299" fromId="512" toId="514">
</dataflow>
<dataflow id="1730" from="mul_ln299" to="m137" fromId="514" toId="515">
</dataflow>
<dataflow id="1731" from="_ssdm_op_SpecFUCore" to="specfucore_ln119" fromId="832" toId="516">
</dataflow>
<dataflow id="1732" from="mul_ln299" to="specfucore_ln119" fromId="514" toId="516">
</dataflow>
<dataflow id="1733" from="StgValue_835" to="specfucore_ln119" fromId="835" toId="516">
</dataflow>
<dataflow id="1734" from="StgValue_837" to="specfucore_ln119" fromId="837" toId="516">
</dataflow>
<dataflow id="1735" from="StgValue_839" to="specfucore_ln119" fromId="839" toId="516">
</dataflow>
<dataflow id="1736" from="trunc_ln300_2" to="m138" fromId="504" toId="517">
</dataflow>
<dataflow id="1737" from="mul_ln300" to="m138" fromId="510" toId="517">
</dataflow>
<dataflow id="1738" from="m134" to="zext_ln302" fromId="503" toId="518">
</dataflow>
<dataflow id="1739" from="m130" to="zext_ln302_1" fromId="492" toId="519">
</dataflow>
<dataflow id="1740" from="zext_ln302_1" to="mul_ln302" fromId="519" toId="520">
</dataflow>
<dataflow id="1741" from="zext_ln302" to="mul_ln302" fromId="518" toId="520">
</dataflow>
<dataflow id="1742" from="mul_ln302" to="m140" fromId="520" toId="521">
</dataflow>
<dataflow id="1743" from="_ssdm_op_SpecFUCore" to="specfucore_ln122" fromId="832" toId="522">
</dataflow>
<dataflow id="1744" from="mul_ln302" to="specfucore_ln122" fromId="520" toId="522">
</dataflow>
<dataflow id="1745" from="StgValue_835" to="specfucore_ln122" fromId="835" toId="522">
</dataflow>
<dataflow id="1746" from="StgValue_837" to="specfucore_ln122" fromId="837" toId="522">
</dataflow>
<dataflow id="1747" from="StgValue_839" to="specfucore_ln122" fromId="839" toId="522">
</dataflow>
<dataflow id="1748" from="m140" to="sext_ln323" fromId="521" toId="523">
</dataflow>
<dataflow id="1749" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln323" fromId="950" toId="524">
</dataflow>
<dataflow id="1750" from="out_data_15" to="write_ln323" fromId="815" toId="524">
</dataflow>
<dataflow id="1751" from="sext_ln323" to="write_ln323" fromId="523" toId="524">
</dataflow>
<dataflow id="1752" from="m124" to="mul_ln297" fromId="490" toId="525">
</dataflow>
<dataflow id="1753" from="trunc_ln297" to="mul_ln297" fromId="484" toId="525">
</dataflow>
<dataflow id="1754" from="trunc_ln300_2" to="m138" fromId="504" toId="526">
</dataflow>
<dataflow id="1755" from="mul_ln300" to="m138" fromId="510" toId="526">
</dataflow>
<dataflow id="1756" from="m128" to="zext_ln303" fromId="508" toId="527">
</dataflow>
<dataflow id="1757" from="m137" to="sext_ln303" fromId="515" toId="528">
</dataflow>
<dataflow id="1758" from="zext_ln303" to="mul_ln303" fromId="527" toId="529">
</dataflow>
<dataflow id="1759" from="sext_ln303" to="mul_ln303" fromId="528" toId="529">
</dataflow>
<dataflow id="1760" from="mul_ln303" to="m141" fromId="529" toId="530">
</dataflow>
<dataflow id="1761" from="_ssdm_op_SpecFUCore" to="specfucore_ln123" fromId="832" toId="531">
</dataflow>
<dataflow id="1762" from="mul_ln303" to="specfucore_ln123" fromId="529" toId="531">
</dataflow>
<dataflow id="1763" from="StgValue_835" to="specfucore_ln123" fromId="835" toId="531">
</dataflow>
<dataflow id="1764" from="StgValue_837" to="specfucore_ln123" fromId="837" toId="531">
</dataflow>
<dataflow id="1765" from="StgValue_839" to="specfucore_ln123" fromId="839" toId="531">
</dataflow>
<dataflow id="1766" from="m137" to="sext_ln306" fromId="515" toId="532">
</dataflow>
<dataflow id="1767" from="trunc_ln306" to="mul_ln306" fromId="485" toId="533">
</dataflow>
<dataflow id="1768" from="sext_ln306" to="mul_ln306" fromId="532" toId="533">
</dataflow>
<dataflow id="1770" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="m144" fromId="1769" toId="534">
</dataflow>
<dataflow id="1771" from="mul_ln306" to="m144" fromId="533" toId="534">
</dataflow>
<dataflow id="1772" from="StgValue_1621" to="m144" fromId="1621" toId="534">
</dataflow>
<dataflow id="1773" from="m138" to="sext_ln322" fromId="526" toId="535">
</dataflow>
<dataflow id="1774" from="m141" to="sext_ln324" fromId="530" toId="536">
</dataflow>
<dataflow id="1775" from="m144" to="sext_ln326" fromId="534" toId="537">
</dataflow>
<dataflow id="1776" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln322" fromId="950" toId="538">
</dataflow>
<dataflow id="1777" from="out_data_14" to="write_ln322" fromId="814" toId="538">
</dataflow>
<dataflow id="1778" from="sext_ln322" to="write_ln322" fromId="535" toId="538">
</dataflow>
<dataflow id="1779" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln324" fromId="950" toId="539">
</dataflow>
<dataflow id="1780" from="out_data_16" to="write_ln324" fromId="816" toId="539">
</dataflow>
<dataflow id="1781" from="sext_ln324" to="write_ln324" fromId="536" toId="539">
</dataflow>
<dataflow id="1782" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln326" fromId="950" toId="540">
</dataflow>
<dataflow id="1783" from="out_data_18" to="write_ln326" fromId="818" toId="540">
</dataflow>
<dataflow id="1784" from="sext_ln326" to="write_ln326" fromId="537" toId="540">
</dataflow>
<dataflow id="1785" from="m124" to="mul_ln297" fromId="490" toId="541">
</dataflow>
<dataflow id="1786" from="trunc_ln297" to="mul_ln297" fromId="484" toId="541">
</dataflow>
<dataflow id="1787" from="m121" to="sext_ln301" fromId="448" toId="542">
</dataflow>
<dataflow id="1788" from="mul_ln297" to="add_ln304" fromId="541" toId="543">
</dataflow>
<dataflow id="1789" from="sext_ln301" to="add_ln304" fromId="542" toId="543">
</dataflow>
<dataflow id="1791" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln6" fromId="1790" toId="544">
</dataflow>
<dataflow id="1793" from="empty_51" to="spectopmodule_ln6" fromId="1792" toId="544">
</dataflow>
<dataflow id="1795" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="545">
</dataflow>
<dataflow id="1796" from="in_data_0" to="specbitsmap_ln0" fromId="782" toId="545">
</dataflow>
<dataflow id="1798" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="546">
</dataflow>
<dataflow id="1799" from="in_data_0" to="specinterface_ln0" fromId="782" toId="546">
</dataflow>
<dataflow id="1801" from="empty_67" to="specinterface_ln0" fromId="1800" toId="546">
</dataflow>
<dataflow id="1803" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="546">
</dataflow>
<dataflow id="1804" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="546">
</dataflow>
<dataflow id="1806" from="empty_59" to="specinterface_ln0" fromId="1805" toId="546">
</dataflow>
<dataflow id="1807" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="546">
</dataflow>
<dataflow id="1808" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="546">
</dataflow>
<dataflow id="1809" from="empty_59" to="specinterface_ln0" fromId="1805" toId="546">
</dataflow>
<dataflow id="1810" from="empty_59" to="specinterface_ln0" fromId="1805" toId="546">
</dataflow>
<dataflow id="1811" from="empty_59" to="specinterface_ln0" fromId="1805" toId="546">
</dataflow>
<dataflow id="1812" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="546">
</dataflow>
<dataflow id="1813" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="546">
</dataflow>
<dataflow id="1814" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="546">
</dataflow>
<dataflow id="1815" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="546">
</dataflow>
<dataflow id="1816" from="empty_59" to="specinterface_ln0" fromId="1805" toId="546">
</dataflow>
<dataflow id="1817" from="empty_59" to="specinterface_ln0" fromId="1805" toId="546">
</dataflow>
<dataflow id="1819" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="546">
</dataflow>
<dataflow id="1820" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="546">
</dataflow>
<dataflow id="1821" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="546">
</dataflow>
<dataflow id="1822" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="547">
</dataflow>
<dataflow id="1823" from="in_data_1" to="specbitsmap_ln0" fromId="783" toId="547">
</dataflow>
<dataflow id="1824" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="548">
</dataflow>
<dataflow id="1825" from="in_data_1" to="specinterface_ln0" fromId="783" toId="548">
</dataflow>
<dataflow id="1826" from="empty_67" to="specinterface_ln0" fromId="1800" toId="548">
</dataflow>
<dataflow id="1827" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="548">
</dataflow>
<dataflow id="1828" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="548">
</dataflow>
<dataflow id="1829" from="empty_59" to="specinterface_ln0" fromId="1805" toId="548">
</dataflow>
<dataflow id="1830" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="548">
</dataflow>
<dataflow id="1831" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="548">
</dataflow>
<dataflow id="1832" from="empty_59" to="specinterface_ln0" fromId="1805" toId="548">
</dataflow>
<dataflow id="1833" from="empty_59" to="specinterface_ln0" fromId="1805" toId="548">
</dataflow>
<dataflow id="1834" from="empty_59" to="specinterface_ln0" fromId="1805" toId="548">
</dataflow>
<dataflow id="1835" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="548">
</dataflow>
<dataflow id="1836" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="548">
</dataflow>
<dataflow id="1837" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="548">
</dataflow>
<dataflow id="1838" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="548">
</dataflow>
<dataflow id="1839" from="empty_59" to="specinterface_ln0" fromId="1805" toId="548">
</dataflow>
<dataflow id="1840" from="empty_59" to="specinterface_ln0" fromId="1805" toId="548">
</dataflow>
<dataflow id="1841" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="548">
</dataflow>
<dataflow id="1842" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="548">
</dataflow>
<dataflow id="1843" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="548">
</dataflow>
<dataflow id="1844" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="549">
</dataflow>
<dataflow id="1845" from="in_data_2" to="specbitsmap_ln0" fromId="784" toId="549">
</dataflow>
<dataflow id="1846" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="550">
</dataflow>
<dataflow id="1847" from="in_data_2" to="specinterface_ln0" fromId="784" toId="550">
</dataflow>
<dataflow id="1848" from="empty_67" to="specinterface_ln0" fromId="1800" toId="550">
</dataflow>
<dataflow id="1849" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="550">
</dataflow>
<dataflow id="1850" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="550">
</dataflow>
<dataflow id="1851" from="empty_59" to="specinterface_ln0" fromId="1805" toId="550">
</dataflow>
<dataflow id="1852" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="550">
</dataflow>
<dataflow id="1853" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="550">
</dataflow>
<dataflow id="1854" from="empty_59" to="specinterface_ln0" fromId="1805" toId="550">
</dataflow>
<dataflow id="1855" from="empty_59" to="specinterface_ln0" fromId="1805" toId="550">
</dataflow>
<dataflow id="1856" from="empty_59" to="specinterface_ln0" fromId="1805" toId="550">
</dataflow>
<dataflow id="1857" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="550">
</dataflow>
<dataflow id="1858" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="550">
</dataflow>
<dataflow id="1859" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="550">
</dataflow>
<dataflow id="1860" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="550">
</dataflow>
<dataflow id="1861" from="empty_59" to="specinterface_ln0" fromId="1805" toId="550">
</dataflow>
<dataflow id="1862" from="empty_59" to="specinterface_ln0" fromId="1805" toId="550">
</dataflow>
<dataflow id="1863" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="550">
</dataflow>
<dataflow id="1864" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="550">
</dataflow>
<dataflow id="1865" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="550">
</dataflow>
<dataflow id="1866" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="551">
</dataflow>
<dataflow id="1867" from="in_data_3" to="specbitsmap_ln0" fromId="785" toId="551">
</dataflow>
<dataflow id="1868" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="552">
</dataflow>
<dataflow id="1869" from="in_data_3" to="specinterface_ln0" fromId="785" toId="552">
</dataflow>
<dataflow id="1870" from="empty_67" to="specinterface_ln0" fromId="1800" toId="552">
</dataflow>
<dataflow id="1871" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="552">
</dataflow>
<dataflow id="1872" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="552">
</dataflow>
<dataflow id="1873" from="empty_59" to="specinterface_ln0" fromId="1805" toId="552">
</dataflow>
<dataflow id="1874" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="552">
</dataflow>
<dataflow id="1875" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="552">
</dataflow>
<dataflow id="1876" from="empty_59" to="specinterface_ln0" fromId="1805" toId="552">
</dataflow>
<dataflow id="1877" from="empty_59" to="specinterface_ln0" fromId="1805" toId="552">
</dataflow>
<dataflow id="1878" from="empty_59" to="specinterface_ln0" fromId="1805" toId="552">
</dataflow>
<dataflow id="1879" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="552">
</dataflow>
<dataflow id="1880" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="552">
</dataflow>
<dataflow id="1881" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="552">
</dataflow>
<dataflow id="1882" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="552">
</dataflow>
<dataflow id="1883" from="empty_59" to="specinterface_ln0" fromId="1805" toId="552">
</dataflow>
<dataflow id="1884" from="empty_59" to="specinterface_ln0" fromId="1805" toId="552">
</dataflow>
<dataflow id="1885" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="552">
</dataflow>
<dataflow id="1886" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="552">
</dataflow>
<dataflow id="1887" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="552">
</dataflow>
<dataflow id="1888" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="553">
</dataflow>
<dataflow id="1889" from="in_data_4" to="specbitsmap_ln0" fromId="786" toId="553">
</dataflow>
<dataflow id="1890" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="554">
</dataflow>
<dataflow id="1891" from="in_data_4" to="specinterface_ln0" fromId="786" toId="554">
</dataflow>
<dataflow id="1892" from="empty_67" to="specinterface_ln0" fromId="1800" toId="554">
</dataflow>
<dataflow id="1893" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="554">
</dataflow>
<dataflow id="1894" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="554">
</dataflow>
<dataflow id="1895" from="empty_59" to="specinterface_ln0" fromId="1805" toId="554">
</dataflow>
<dataflow id="1896" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="554">
</dataflow>
<dataflow id="1897" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="554">
</dataflow>
<dataflow id="1898" from="empty_59" to="specinterface_ln0" fromId="1805" toId="554">
</dataflow>
<dataflow id="1899" from="empty_59" to="specinterface_ln0" fromId="1805" toId="554">
</dataflow>
<dataflow id="1900" from="empty_59" to="specinterface_ln0" fromId="1805" toId="554">
</dataflow>
<dataflow id="1901" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="554">
</dataflow>
<dataflow id="1902" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="554">
</dataflow>
<dataflow id="1903" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="554">
</dataflow>
<dataflow id="1904" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="554">
</dataflow>
<dataflow id="1905" from="empty_59" to="specinterface_ln0" fromId="1805" toId="554">
</dataflow>
<dataflow id="1906" from="empty_59" to="specinterface_ln0" fromId="1805" toId="554">
</dataflow>
<dataflow id="1907" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="554">
</dataflow>
<dataflow id="1908" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="554">
</dataflow>
<dataflow id="1909" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="554">
</dataflow>
<dataflow id="1910" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="555">
</dataflow>
<dataflow id="1911" from="in_data_5" to="specbitsmap_ln0" fromId="787" toId="555">
</dataflow>
<dataflow id="1912" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="556">
</dataflow>
<dataflow id="1913" from="in_data_5" to="specinterface_ln0" fromId="787" toId="556">
</dataflow>
<dataflow id="1914" from="empty_67" to="specinterface_ln0" fromId="1800" toId="556">
</dataflow>
<dataflow id="1915" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="556">
</dataflow>
<dataflow id="1916" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="556">
</dataflow>
<dataflow id="1917" from="empty_59" to="specinterface_ln0" fromId="1805" toId="556">
</dataflow>
<dataflow id="1918" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="556">
</dataflow>
<dataflow id="1919" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="556">
</dataflow>
<dataflow id="1920" from="empty_59" to="specinterface_ln0" fromId="1805" toId="556">
</dataflow>
<dataflow id="1921" from="empty_59" to="specinterface_ln0" fromId="1805" toId="556">
</dataflow>
<dataflow id="1922" from="empty_59" to="specinterface_ln0" fromId="1805" toId="556">
</dataflow>
<dataflow id="1923" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="556">
</dataflow>
<dataflow id="1924" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="556">
</dataflow>
<dataflow id="1925" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="556">
</dataflow>
<dataflow id="1926" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="556">
</dataflow>
<dataflow id="1927" from="empty_59" to="specinterface_ln0" fromId="1805" toId="556">
</dataflow>
<dataflow id="1928" from="empty_59" to="specinterface_ln0" fromId="1805" toId="556">
</dataflow>
<dataflow id="1929" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="556">
</dataflow>
<dataflow id="1930" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="556">
</dataflow>
<dataflow id="1931" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="556">
</dataflow>
<dataflow id="1932" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="557">
</dataflow>
<dataflow id="1933" from="in_data_6" to="specbitsmap_ln0" fromId="788" toId="557">
</dataflow>
<dataflow id="1934" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="558">
</dataflow>
<dataflow id="1935" from="in_data_6" to="specinterface_ln0" fromId="788" toId="558">
</dataflow>
<dataflow id="1936" from="empty_67" to="specinterface_ln0" fromId="1800" toId="558">
</dataflow>
<dataflow id="1937" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="558">
</dataflow>
<dataflow id="1938" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="558">
</dataflow>
<dataflow id="1939" from="empty_59" to="specinterface_ln0" fromId="1805" toId="558">
</dataflow>
<dataflow id="1940" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="558">
</dataflow>
<dataflow id="1941" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="558">
</dataflow>
<dataflow id="1942" from="empty_59" to="specinterface_ln0" fromId="1805" toId="558">
</dataflow>
<dataflow id="1943" from="empty_59" to="specinterface_ln0" fromId="1805" toId="558">
</dataflow>
<dataflow id="1944" from="empty_59" to="specinterface_ln0" fromId="1805" toId="558">
</dataflow>
<dataflow id="1945" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="558">
</dataflow>
<dataflow id="1946" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="558">
</dataflow>
<dataflow id="1947" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="558">
</dataflow>
<dataflow id="1948" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="558">
</dataflow>
<dataflow id="1949" from="empty_59" to="specinterface_ln0" fromId="1805" toId="558">
</dataflow>
<dataflow id="1950" from="empty_59" to="specinterface_ln0" fromId="1805" toId="558">
</dataflow>
<dataflow id="1951" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="558">
</dataflow>
<dataflow id="1952" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="558">
</dataflow>
<dataflow id="1953" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="558">
</dataflow>
<dataflow id="1954" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="559">
</dataflow>
<dataflow id="1955" from="in_data_7" to="specbitsmap_ln0" fromId="789" toId="559">
</dataflow>
<dataflow id="1956" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="560">
</dataflow>
<dataflow id="1957" from="in_data_7" to="specinterface_ln0" fromId="789" toId="560">
</dataflow>
<dataflow id="1958" from="empty_67" to="specinterface_ln0" fromId="1800" toId="560">
</dataflow>
<dataflow id="1959" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="560">
</dataflow>
<dataflow id="1960" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="560">
</dataflow>
<dataflow id="1961" from="empty_59" to="specinterface_ln0" fromId="1805" toId="560">
</dataflow>
<dataflow id="1962" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="560">
</dataflow>
<dataflow id="1963" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="560">
</dataflow>
<dataflow id="1964" from="empty_59" to="specinterface_ln0" fromId="1805" toId="560">
</dataflow>
<dataflow id="1965" from="empty_59" to="specinterface_ln0" fromId="1805" toId="560">
</dataflow>
<dataflow id="1966" from="empty_59" to="specinterface_ln0" fromId="1805" toId="560">
</dataflow>
<dataflow id="1967" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="560">
</dataflow>
<dataflow id="1968" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="560">
</dataflow>
<dataflow id="1969" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="560">
</dataflow>
<dataflow id="1970" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="560">
</dataflow>
<dataflow id="1971" from="empty_59" to="specinterface_ln0" fromId="1805" toId="560">
</dataflow>
<dataflow id="1972" from="empty_59" to="specinterface_ln0" fromId="1805" toId="560">
</dataflow>
<dataflow id="1973" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="560">
</dataflow>
<dataflow id="1974" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="560">
</dataflow>
<dataflow id="1975" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="560">
</dataflow>
<dataflow id="1976" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="561">
</dataflow>
<dataflow id="1977" from="in_data_8" to="specbitsmap_ln0" fromId="790" toId="561">
</dataflow>
<dataflow id="1978" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="562">
</dataflow>
<dataflow id="1979" from="in_data_8" to="specinterface_ln0" fromId="790" toId="562">
</dataflow>
<dataflow id="1980" from="empty_67" to="specinterface_ln0" fromId="1800" toId="562">
</dataflow>
<dataflow id="1981" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="562">
</dataflow>
<dataflow id="1982" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="562">
</dataflow>
<dataflow id="1983" from="empty_59" to="specinterface_ln0" fromId="1805" toId="562">
</dataflow>
<dataflow id="1984" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="562">
</dataflow>
<dataflow id="1985" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="562">
</dataflow>
<dataflow id="1986" from="empty_59" to="specinterface_ln0" fromId="1805" toId="562">
</dataflow>
<dataflow id="1987" from="empty_59" to="specinterface_ln0" fromId="1805" toId="562">
</dataflow>
<dataflow id="1988" from="empty_59" to="specinterface_ln0" fromId="1805" toId="562">
</dataflow>
<dataflow id="1989" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="562">
</dataflow>
<dataflow id="1990" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="562">
</dataflow>
<dataflow id="1991" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="562">
</dataflow>
<dataflow id="1992" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="562">
</dataflow>
<dataflow id="1993" from="empty_59" to="specinterface_ln0" fromId="1805" toId="562">
</dataflow>
<dataflow id="1994" from="empty_59" to="specinterface_ln0" fromId="1805" toId="562">
</dataflow>
<dataflow id="1995" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="562">
</dataflow>
<dataflow id="1996" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="562">
</dataflow>
<dataflow id="1997" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="562">
</dataflow>
<dataflow id="1998" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="563">
</dataflow>
<dataflow id="1999" from="in_data_9" to="specbitsmap_ln0" fromId="791" toId="563">
</dataflow>
<dataflow id="2000" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="564">
</dataflow>
<dataflow id="2001" from="in_data_9" to="specinterface_ln0" fromId="791" toId="564">
</dataflow>
<dataflow id="2002" from="empty_67" to="specinterface_ln0" fromId="1800" toId="564">
</dataflow>
<dataflow id="2003" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="564">
</dataflow>
<dataflow id="2004" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="564">
</dataflow>
<dataflow id="2005" from="empty_59" to="specinterface_ln0" fromId="1805" toId="564">
</dataflow>
<dataflow id="2006" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="564">
</dataflow>
<dataflow id="2007" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="564">
</dataflow>
<dataflow id="2008" from="empty_59" to="specinterface_ln0" fromId="1805" toId="564">
</dataflow>
<dataflow id="2009" from="empty_59" to="specinterface_ln0" fromId="1805" toId="564">
</dataflow>
<dataflow id="2010" from="empty_59" to="specinterface_ln0" fromId="1805" toId="564">
</dataflow>
<dataflow id="2011" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="564">
</dataflow>
<dataflow id="2012" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="564">
</dataflow>
<dataflow id="2013" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="564">
</dataflow>
<dataflow id="2014" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="564">
</dataflow>
<dataflow id="2015" from="empty_59" to="specinterface_ln0" fromId="1805" toId="564">
</dataflow>
<dataflow id="2016" from="empty_59" to="specinterface_ln0" fromId="1805" toId="564">
</dataflow>
<dataflow id="2017" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="564">
</dataflow>
<dataflow id="2018" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="564">
</dataflow>
<dataflow id="2019" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="564">
</dataflow>
<dataflow id="2020" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="565">
</dataflow>
<dataflow id="2021" from="in_data_10" to="specbitsmap_ln0" fromId="792" toId="565">
</dataflow>
<dataflow id="2022" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="566">
</dataflow>
<dataflow id="2023" from="in_data_10" to="specinterface_ln0" fromId="792" toId="566">
</dataflow>
<dataflow id="2024" from="empty_67" to="specinterface_ln0" fromId="1800" toId="566">
</dataflow>
<dataflow id="2025" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="566">
</dataflow>
<dataflow id="2026" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="566">
</dataflow>
<dataflow id="2027" from="empty_59" to="specinterface_ln0" fromId="1805" toId="566">
</dataflow>
<dataflow id="2028" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="566">
</dataflow>
<dataflow id="2029" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="566">
</dataflow>
<dataflow id="2030" from="empty_59" to="specinterface_ln0" fromId="1805" toId="566">
</dataflow>
<dataflow id="2031" from="empty_59" to="specinterface_ln0" fromId="1805" toId="566">
</dataflow>
<dataflow id="2032" from="empty_59" to="specinterface_ln0" fromId="1805" toId="566">
</dataflow>
<dataflow id="2033" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="566">
</dataflow>
<dataflow id="2034" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="566">
</dataflow>
<dataflow id="2035" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="566">
</dataflow>
<dataflow id="2036" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="566">
</dataflow>
<dataflow id="2037" from="empty_59" to="specinterface_ln0" fromId="1805" toId="566">
</dataflow>
<dataflow id="2038" from="empty_59" to="specinterface_ln0" fromId="1805" toId="566">
</dataflow>
<dataflow id="2039" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="566">
</dataflow>
<dataflow id="2040" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="566">
</dataflow>
<dataflow id="2041" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="566">
</dataflow>
<dataflow id="2042" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="567">
</dataflow>
<dataflow id="2043" from="in_data_11" to="specbitsmap_ln0" fromId="793" toId="567">
</dataflow>
<dataflow id="2044" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="568">
</dataflow>
<dataflow id="2045" from="in_data_11" to="specinterface_ln0" fromId="793" toId="568">
</dataflow>
<dataflow id="2046" from="empty_67" to="specinterface_ln0" fromId="1800" toId="568">
</dataflow>
<dataflow id="2047" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="568">
</dataflow>
<dataflow id="2048" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="568">
</dataflow>
<dataflow id="2049" from="empty_59" to="specinterface_ln0" fromId="1805" toId="568">
</dataflow>
<dataflow id="2050" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="568">
</dataflow>
<dataflow id="2051" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="568">
</dataflow>
<dataflow id="2052" from="empty_59" to="specinterface_ln0" fromId="1805" toId="568">
</dataflow>
<dataflow id="2053" from="empty_59" to="specinterface_ln0" fromId="1805" toId="568">
</dataflow>
<dataflow id="2054" from="empty_59" to="specinterface_ln0" fromId="1805" toId="568">
</dataflow>
<dataflow id="2055" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="568">
</dataflow>
<dataflow id="2056" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="568">
</dataflow>
<dataflow id="2057" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="568">
</dataflow>
<dataflow id="2058" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="568">
</dataflow>
<dataflow id="2059" from="empty_59" to="specinterface_ln0" fromId="1805" toId="568">
</dataflow>
<dataflow id="2060" from="empty_59" to="specinterface_ln0" fromId="1805" toId="568">
</dataflow>
<dataflow id="2061" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="568">
</dataflow>
<dataflow id="2062" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="568">
</dataflow>
<dataflow id="2063" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="568">
</dataflow>
<dataflow id="2064" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="569">
</dataflow>
<dataflow id="2065" from="in_data_12" to="specbitsmap_ln0" fromId="794" toId="569">
</dataflow>
<dataflow id="2066" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="570">
</dataflow>
<dataflow id="2067" from="in_data_12" to="specinterface_ln0" fromId="794" toId="570">
</dataflow>
<dataflow id="2068" from="empty_67" to="specinterface_ln0" fromId="1800" toId="570">
</dataflow>
<dataflow id="2069" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="570">
</dataflow>
<dataflow id="2070" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="570">
</dataflow>
<dataflow id="2071" from="empty_59" to="specinterface_ln0" fromId="1805" toId="570">
</dataflow>
<dataflow id="2072" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="570">
</dataflow>
<dataflow id="2073" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="570">
</dataflow>
<dataflow id="2074" from="empty_59" to="specinterface_ln0" fromId="1805" toId="570">
</dataflow>
<dataflow id="2075" from="empty_59" to="specinterface_ln0" fromId="1805" toId="570">
</dataflow>
<dataflow id="2076" from="empty_59" to="specinterface_ln0" fromId="1805" toId="570">
</dataflow>
<dataflow id="2077" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="570">
</dataflow>
<dataflow id="2078" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="570">
</dataflow>
<dataflow id="2079" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="570">
</dataflow>
<dataflow id="2080" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="570">
</dataflow>
<dataflow id="2081" from="empty_59" to="specinterface_ln0" fromId="1805" toId="570">
</dataflow>
<dataflow id="2082" from="empty_59" to="specinterface_ln0" fromId="1805" toId="570">
</dataflow>
<dataflow id="2083" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="570">
</dataflow>
<dataflow id="2084" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="570">
</dataflow>
<dataflow id="2085" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="570">
</dataflow>
<dataflow id="2086" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="571">
</dataflow>
<dataflow id="2087" from="in_data_13" to="specbitsmap_ln0" fromId="795" toId="571">
</dataflow>
<dataflow id="2088" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="572">
</dataflow>
<dataflow id="2089" from="in_data_13" to="specinterface_ln0" fromId="795" toId="572">
</dataflow>
<dataflow id="2090" from="empty_67" to="specinterface_ln0" fromId="1800" toId="572">
</dataflow>
<dataflow id="2091" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="572">
</dataflow>
<dataflow id="2092" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="572">
</dataflow>
<dataflow id="2093" from="empty_59" to="specinterface_ln0" fromId="1805" toId="572">
</dataflow>
<dataflow id="2094" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="572">
</dataflow>
<dataflow id="2095" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="572">
</dataflow>
<dataflow id="2096" from="empty_59" to="specinterface_ln0" fromId="1805" toId="572">
</dataflow>
<dataflow id="2097" from="empty_59" to="specinterface_ln0" fromId="1805" toId="572">
</dataflow>
<dataflow id="2098" from="empty_59" to="specinterface_ln0" fromId="1805" toId="572">
</dataflow>
<dataflow id="2099" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="572">
</dataflow>
<dataflow id="2100" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="572">
</dataflow>
<dataflow id="2101" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="572">
</dataflow>
<dataflow id="2102" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="572">
</dataflow>
<dataflow id="2103" from="empty_59" to="specinterface_ln0" fromId="1805" toId="572">
</dataflow>
<dataflow id="2104" from="empty_59" to="specinterface_ln0" fromId="1805" toId="572">
</dataflow>
<dataflow id="2105" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="572">
</dataflow>
<dataflow id="2106" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="572">
</dataflow>
<dataflow id="2107" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="572">
</dataflow>
<dataflow id="2108" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="573">
</dataflow>
<dataflow id="2109" from="in_data_14" to="specbitsmap_ln0" fromId="796" toId="573">
</dataflow>
<dataflow id="2110" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="574">
</dataflow>
<dataflow id="2111" from="in_data_14" to="specinterface_ln0" fromId="796" toId="574">
</dataflow>
<dataflow id="2112" from="empty_67" to="specinterface_ln0" fromId="1800" toId="574">
</dataflow>
<dataflow id="2113" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="574">
</dataflow>
<dataflow id="2114" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="574">
</dataflow>
<dataflow id="2115" from="empty_59" to="specinterface_ln0" fromId="1805" toId="574">
</dataflow>
<dataflow id="2116" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="574">
</dataflow>
<dataflow id="2117" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="574">
</dataflow>
<dataflow id="2118" from="empty_59" to="specinterface_ln0" fromId="1805" toId="574">
</dataflow>
<dataflow id="2119" from="empty_59" to="specinterface_ln0" fromId="1805" toId="574">
</dataflow>
<dataflow id="2120" from="empty_59" to="specinterface_ln0" fromId="1805" toId="574">
</dataflow>
<dataflow id="2121" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="574">
</dataflow>
<dataflow id="2122" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="574">
</dataflow>
<dataflow id="2123" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="574">
</dataflow>
<dataflow id="2124" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="574">
</dataflow>
<dataflow id="2125" from="empty_59" to="specinterface_ln0" fromId="1805" toId="574">
</dataflow>
<dataflow id="2126" from="empty_59" to="specinterface_ln0" fromId="1805" toId="574">
</dataflow>
<dataflow id="2127" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="574">
</dataflow>
<dataflow id="2128" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="574">
</dataflow>
<dataflow id="2129" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="574">
</dataflow>
<dataflow id="2130" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="575">
</dataflow>
<dataflow id="2131" from="in_data_15" to="specbitsmap_ln0" fromId="797" toId="575">
</dataflow>
<dataflow id="2132" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="576">
</dataflow>
<dataflow id="2133" from="in_data_15" to="specinterface_ln0" fromId="797" toId="576">
</dataflow>
<dataflow id="2134" from="empty_67" to="specinterface_ln0" fromId="1800" toId="576">
</dataflow>
<dataflow id="2135" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="576">
</dataflow>
<dataflow id="2136" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="576">
</dataflow>
<dataflow id="2137" from="empty_59" to="specinterface_ln0" fromId="1805" toId="576">
</dataflow>
<dataflow id="2138" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="576">
</dataflow>
<dataflow id="2139" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="576">
</dataflow>
<dataflow id="2140" from="empty_59" to="specinterface_ln0" fromId="1805" toId="576">
</dataflow>
<dataflow id="2141" from="empty_59" to="specinterface_ln0" fromId="1805" toId="576">
</dataflow>
<dataflow id="2142" from="empty_59" to="specinterface_ln0" fromId="1805" toId="576">
</dataflow>
<dataflow id="2143" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="576">
</dataflow>
<dataflow id="2144" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="576">
</dataflow>
<dataflow id="2145" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="576">
</dataflow>
<dataflow id="2146" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="576">
</dataflow>
<dataflow id="2147" from="empty_59" to="specinterface_ln0" fromId="1805" toId="576">
</dataflow>
<dataflow id="2148" from="empty_59" to="specinterface_ln0" fromId="1805" toId="576">
</dataflow>
<dataflow id="2149" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="576">
</dataflow>
<dataflow id="2150" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="576">
</dataflow>
<dataflow id="2151" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="576">
</dataflow>
<dataflow id="2152" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="577">
</dataflow>
<dataflow id="2153" from="in_data_16" to="specbitsmap_ln0" fromId="798" toId="577">
</dataflow>
<dataflow id="2154" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="578">
</dataflow>
<dataflow id="2155" from="in_data_16" to="specinterface_ln0" fromId="798" toId="578">
</dataflow>
<dataflow id="2156" from="empty_67" to="specinterface_ln0" fromId="1800" toId="578">
</dataflow>
<dataflow id="2157" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="578">
</dataflow>
<dataflow id="2158" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="578">
</dataflow>
<dataflow id="2159" from="empty_59" to="specinterface_ln0" fromId="1805" toId="578">
</dataflow>
<dataflow id="2160" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="578">
</dataflow>
<dataflow id="2161" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="578">
</dataflow>
<dataflow id="2162" from="empty_59" to="specinterface_ln0" fromId="1805" toId="578">
</dataflow>
<dataflow id="2163" from="empty_59" to="specinterface_ln0" fromId="1805" toId="578">
</dataflow>
<dataflow id="2164" from="empty_59" to="specinterface_ln0" fromId="1805" toId="578">
</dataflow>
<dataflow id="2165" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="578">
</dataflow>
<dataflow id="2166" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="578">
</dataflow>
<dataflow id="2167" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="578">
</dataflow>
<dataflow id="2168" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="578">
</dataflow>
<dataflow id="2169" from="empty_59" to="specinterface_ln0" fromId="1805" toId="578">
</dataflow>
<dataflow id="2170" from="empty_59" to="specinterface_ln0" fromId="1805" toId="578">
</dataflow>
<dataflow id="2171" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="578">
</dataflow>
<dataflow id="2172" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="578">
</dataflow>
<dataflow id="2173" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="578">
</dataflow>
<dataflow id="2174" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="579">
</dataflow>
<dataflow id="2175" from="in_data_17" to="specbitsmap_ln0" fromId="799" toId="579">
</dataflow>
<dataflow id="2176" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="580">
</dataflow>
<dataflow id="2177" from="in_data_17" to="specinterface_ln0" fromId="799" toId="580">
</dataflow>
<dataflow id="2178" from="empty_67" to="specinterface_ln0" fromId="1800" toId="580">
</dataflow>
<dataflow id="2179" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="580">
</dataflow>
<dataflow id="2180" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="580">
</dataflow>
<dataflow id="2181" from="empty_59" to="specinterface_ln0" fromId="1805" toId="580">
</dataflow>
<dataflow id="2182" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="580">
</dataflow>
<dataflow id="2183" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="580">
</dataflow>
<dataflow id="2184" from="empty_59" to="specinterface_ln0" fromId="1805" toId="580">
</dataflow>
<dataflow id="2185" from="empty_59" to="specinterface_ln0" fromId="1805" toId="580">
</dataflow>
<dataflow id="2186" from="empty_59" to="specinterface_ln0" fromId="1805" toId="580">
</dataflow>
<dataflow id="2187" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="580">
</dataflow>
<dataflow id="2188" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="580">
</dataflow>
<dataflow id="2189" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="580">
</dataflow>
<dataflow id="2190" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="580">
</dataflow>
<dataflow id="2191" from="empty_59" to="specinterface_ln0" fromId="1805" toId="580">
</dataflow>
<dataflow id="2192" from="empty_59" to="specinterface_ln0" fromId="1805" toId="580">
</dataflow>
<dataflow id="2193" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="580">
</dataflow>
<dataflow id="2194" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="580">
</dataflow>
<dataflow id="2195" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="580">
</dataflow>
<dataflow id="2196" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="581">
</dataflow>
<dataflow id="2197" from="out_data_0" to="specbitsmap_ln0" fromId="800" toId="581">
</dataflow>
<dataflow id="2198" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="582">
</dataflow>
<dataflow id="2199" from="out_data_0" to="specinterface_ln0" fromId="800" toId="582">
</dataflow>
<dataflow id="2200" from="empty_67" to="specinterface_ln0" fromId="1800" toId="582">
</dataflow>
<dataflow id="2201" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="582">
</dataflow>
<dataflow id="2202" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="582">
</dataflow>
<dataflow id="2203" from="empty_59" to="specinterface_ln0" fromId="1805" toId="582">
</dataflow>
<dataflow id="2204" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="582">
</dataflow>
<dataflow id="2205" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="582">
</dataflow>
<dataflow id="2206" from="empty_59" to="specinterface_ln0" fromId="1805" toId="582">
</dataflow>
<dataflow id="2207" from="empty_59" to="specinterface_ln0" fromId="1805" toId="582">
</dataflow>
<dataflow id="2208" from="empty_59" to="specinterface_ln0" fromId="1805" toId="582">
</dataflow>
<dataflow id="2209" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="582">
</dataflow>
<dataflow id="2210" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="582">
</dataflow>
<dataflow id="2211" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="582">
</dataflow>
<dataflow id="2212" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="582">
</dataflow>
<dataflow id="2213" from="empty_59" to="specinterface_ln0" fromId="1805" toId="582">
</dataflow>
<dataflow id="2214" from="empty_59" to="specinterface_ln0" fromId="1805" toId="582">
</dataflow>
<dataflow id="2215" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="582">
</dataflow>
<dataflow id="2216" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="582">
</dataflow>
<dataflow id="2217" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="582">
</dataflow>
<dataflow id="2218" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="583">
</dataflow>
<dataflow id="2219" from="out_data_1" to="specbitsmap_ln0" fromId="801" toId="583">
</dataflow>
<dataflow id="2220" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="584">
</dataflow>
<dataflow id="2221" from="out_data_1" to="specinterface_ln0" fromId="801" toId="584">
</dataflow>
<dataflow id="2222" from="empty_67" to="specinterface_ln0" fromId="1800" toId="584">
</dataflow>
<dataflow id="2223" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="584">
</dataflow>
<dataflow id="2224" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="584">
</dataflow>
<dataflow id="2225" from="empty_59" to="specinterface_ln0" fromId="1805" toId="584">
</dataflow>
<dataflow id="2226" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="584">
</dataflow>
<dataflow id="2227" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="584">
</dataflow>
<dataflow id="2228" from="empty_59" to="specinterface_ln0" fromId="1805" toId="584">
</dataflow>
<dataflow id="2229" from="empty_59" to="specinterface_ln0" fromId="1805" toId="584">
</dataflow>
<dataflow id="2230" from="empty_59" to="specinterface_ln0" fromId="1805" toId="584">
</dataflow>
<dataflow id="2231" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="584">
</dataflow>
<dataflow id="2232" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="584">
</dataflow>
<dataflow id="2233" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="584">
</dataflow>
<dataflow id="2234" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="584">
</dataflow>
<dataflow id="2235" from="empty_59" to="specinterface_ln0" fromId="1805" toId="584">
</dataflow>
<dataflow id="2236" from="empty_59" to="specinterface_ln0" fromId="1805" toId="584">
</dataflow>
<dataflow id="2237" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="584">
</dataflow>
<dataflow id="2238" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="584">
</dataflow>
<dataflow id="2239" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="584">
</dataflow>
<dataflow id="2240" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="585">
</dataflow>
<dataflow id="2241" from="out_data_2" to="specbitsmap_ln0" fromId="802" toId="585">
</dataflow>
<dataflow id="2242" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="586">
</dataflow>
<dataflow id="2243" from="out_data_2" to="specinterface_ln0" fromId="802" toId="586">
</dataflow>
<dataflow id="2244" from="empty_67" to="specinterface_ln0" fromId="1800" toId="586">
</dataflow>
<dataflow id="2245" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="586">
</dataflow>
<dataflow id="2246" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="586">
</dataflow>
<dataflow id="2247" from="empty_59" to="specinterface_ln0" fromId="1805" toId="586">
</dataflow>
<dataflow id="2248" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="586">
</dataflow>
<dataflow id="2249" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="586">
</dataflow>
<dataflow id="2250" from="empty_59" to="specinterface_ln0" fromId="1805" toId="586">
</dataflow>
<dataflow id="2251" from="empty_59" to="specinterface_ln0" fromId="1805" toId="586">
</dataflow>
<dataflow id="2252" from="empty_59" to="specinterface_ln0" fromId="1805" toId="586">
</dataflow>
<dataflow id="2253" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="586">
</dataflow>
<dataflow id="2254" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="586">
</dataflow>
<dataflow id="2255" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="586">
</dataflow>
<dataflow id="2256" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="586">
</dataflow>
<dataflow id="2257" from="empty_59" to="specinterface_ln0" fromId="1805" toId="586">
</dataflow>
<dataflow id="2258" from="empty_59" to="specinterface_ln0" fromId="1805" toId="586">
</dataflow>
<dataflow id="2259" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="586">
</dataflow>
<dataflow id="2260" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="586">
</dataflow>
<dataflow id="2261" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="586">
</dataflow>
<dataflow id="2262" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="587">
</dataflow>
<dataflow id="2263" from="out_data_3" to="specbitsmap_ln0" fromId="803" toId="587">
</dataflow>
<dataflow id="2264" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="588">
</dataflow>
<dataflow id="2265" from="out_data_3" to="specinterface_ln0" fromId="803" toId="588">
</dataflow>
<dataflow id="2266" from="empty_67" to="specinterface_ln0" fromId="1800" toId="588">
</dataflow>
<dataflow id="2267" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="588">
</dataflow>
<dataflow id="2268" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="588">
</dataflow>
<dataflow id="2269" from="empty_59" to="specinterface_ln0" fromId="1805" toId="588">
</dataflow>
<dataflow id="2270" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="588">
</dataflow>
<dataflow id="2271" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="588">
</dataflow>
<dataflow id="2272" from="empty_59" to="specinterface_ln0" fromId="1805" toId="588">
</dataflow>
<dataflow id="2273" from="empty_59" to="specinterface_ln0" fromId="1805" toId="588">
</dataflow>
<dataflow id="2274" from="empty_59" to="specinterface_ln0" fromId="1805" toId="588">
</dataflow>
<dataflow id="2275" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="588">
</dataflow>
<dataflow id="2276" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="588">
</dataflow>
<dataflow id="2277" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="588">
</dataflow>
<dataflow id="2278" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="588">
</dataflow>
<dataflow id="2279" from="empty_59" to="specinterface_ln0" fromId="1805" toId="588">
</dataflow>
<dataflow id="2280" from="empty_59" to="specinterface_ln0" fromId="1805" toId="588">
</dataflow>
<dataflow id="2281" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="588">
</dataflow>
<dataflow id="2282" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="588">
</dataflow>
<dataflow id="2283" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="588">
</dataflow>
<dataflow id="2284" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="589">
</dataflow>
<dataflow id="2285" from="out_data_4" to="specbitsmap_ln0" fromId="804" toId="589">
</dataflow>
<dataflow id="2286" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="590">
</dataflow>
<dataflow id="2287" from="out_data_4" to="specinterface_ln0" fromId="804" toId="590">
</dataflow>
<dataflow id="2288" from="empty_67" to="specinterface_ln0" fromId="1800" toId="590">
</dataflow>
<dataflow id="2289" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="590">
</dataflow>
<dataflow id="2290" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="590">
</dataflow>
<dataflow id="2291" from="empty_59" to="specinterface_ln0" fromId="1805" toId="590">
</dataflow>
<dataflow id="2292" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="590">
</dataflow>
<dataflow id="2293" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="590">
</dataflow>
<dataflow id="2294" from="empty_59" to="specinterface_ln0" fromId="1805" toId="590">
</dataflow>
<dataflow id="2295" from="empty_59" to="specinterface_ln0" fromId="1805" toId="590">
</dataflow>
<dataflow id="2296" from="empty_59" to="specinterface_ln0" fromId="1805" toId="590">
</dataflow>
<dataflow id="2297" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="590">
</dataflow>
<dataflow id="2298" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="590">
</dataflow>
<dataflow id="2299" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="590">
</dataflow>
<dataflow id="2300" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="590">
</dataflow>
<dataflow id="2301" from="empty_59" to="specinterface_ln0" fromId="1805" toId="590">
</dataflow>
<dataflow id="2302" from="empty_59" to="specinterface_ln0" fromId="1805" toId="590">
</dataflow>
<dataflow id="2303" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="590">
</dataflow>
<dataflow id="2304" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="590">
</dataflow>
<dataflow id="2305" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="590">
</dataflow>
<dataflow id="2306" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="591">
</dataflow>
<dataflow id="2307" from="out_data_5" to="specbitsmap_ln0" fromId="805" toId="591">
</dataflow>
<dataflow id="2308" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="592">
</dataflow>
<dataflow id="2309" from="out_data_5" to="specinterface_ln0" fromId="805" toId="592">
</dataflow>
<dataflow id="2310" from="empty_67" to="specinterface_ln0" fromId="1800" toId="592">
</dataflow>
<dataflow id="2311" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="592">
</dataflow>
<dataflow id="2312" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="592">
</dataflow>
<dataflow id="2313" from="empty_59" to="specinterface_ln0" fromId="1805" toId="592">
</dataflow>
<dataflow id="2314" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="592">
</dataflow>
<dataflow id="2315" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="592">
</dataflow>
<dataflow id="2316" from="empty_59" to="specinterface_ln0" fromId="1805" toId="592">
</dataflow>
<dataflow id="2317" from="empty_59" to="specinterface_ln0" fromId="1805" toId="592">
</dataflow>
<dataflow id="2318" from="empty_59" to="specinterface_ln0" fromId="1805" toId="592">
</dataflow>
<dataflow id="2319" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="592">
</dataflow>
<dataflow id="2320" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="592">
</dataflow>
<dataflow id="2321" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="592">
</dataflow>
<dataflow id="2322" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="592">
</dataflow>
<dataflow id="2323" from="empty_59" to="specinterface_ln0" fromId="1805" toId="592">
</dataflow>
<dataflow id="2324" from="empty_59" to="specinterface_ln0" fromId="1805" toId="592">
</dataflow>
<dataflow id="2325" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="592">
</dataflow>
<dataflow id="2326" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="592">
</dataflow>
<dataflow id="2327" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="592">
</dataflow>
<dataflow id="2328" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="593">
</dataflow>
<dataflow id="2329" from="out_data_6" to="specbitsmap_ln0" fromId="806" toId="593">
</dataflow>
<dataflow id="2330" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="594">
</dataflow>
<dataflow id="2331" from="out_data_6" to="specinterface_ln0" fromId="806" toId="594">
</dataflow>
<dataflow id="2332" from="empty_67" to="specinterface_ln0" fromId="1800" toId="594">
</dataflow>
<dataflow id="2333" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="594">
</dataflow>
<dataflow id="2334" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="594">
</dataflow>
<dataflow id="2335" from="empty_59" to="specinterface_ln0" fromId="1805" toId="594">
</dataflow>
<dataflow id="2336" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="594">
</dataflow>
<dataflow id="2337" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="594">
</dataflow>
<dataflow id="2338" from="empty_59" to="specinterface_ln0" fromId="1805" toId="594">
</dataflow>
<dataflow id="2339" from="empty_59" to="specinterface_ln0" fromId="1805" toId="594">
</dataflow>
<dataflow id="2340" from="empty_59" to="specinterface_ln0" fromId="1805" toId="594">
</dataflow>
<dataflow id="2341" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="594">
</dataflow>
<dataflow id="2342" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="594">
</dataflow>
<dataflow id="2343" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="594">
</dataflow>
<dataflow id="2344" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="594">
</dataflow>
<dataflow id="2345" from="empty_59" to="specinterface_ln0" fromId="1805" toId="594">
</dataflow>
<dataflow id="2346" from="empty_59" to="specinterface_ln0" fromId="1805" toId="594">
</dataflow>
<dataflow id="2347" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="594">
</dataflow>
<dataflow id="2348" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="594">
</dataflow>
<dataflow id="2349" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="594">
</dataflow>
<dataflow id="2350" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="595">
</dataflow>
<dataflow id="2351" from="out_data_7" to="specbitsmap_ln0" fromId="807" toId="595">
</dataflow>
<dataflow id="2352" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="596">
</dataflow>
<dataflow id="2353" from="out_data_7" to="specinterface_ln0" fromId="807" toId="596">
</dataflow>
<dataflow id="2354" from="empty_67" to="specinterface_ln0" fromId="1800" toId="596">
</dataflow>
<dataflow id="2355" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="596">
</dataflow>
<dataflow id="2356" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="596">
</dataflow>
<dataflow id="2357" from="empty_59" to="specinterface_ln0" fromId="1805" toId="596">
</dataflow>
<dataflow id="2358" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="596">
</dataflow>
<dataflow id="2359" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="596">
</dataflow>
<dataflow id="2360" from="empty_59" to="specinterface_ln0" fromId="1805" toId="596">
</dataflow>
<dataflow id="2361" from="empty_59" to="specinterface_ln0" fromId="1805" toId="596">
</dataflow>
<dataflow id="2362" from="empty_59" to="specinterface_ln0" fromId="1805" toId="596">
</dataflow>
<dataflow id="2363" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="596">
</dataflow>
<dataflow id="2364" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="596">
</dataflow>
<dataflow id="2365" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="596">
</dataflow>
<dataflow id="2366" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="596">
</dataflow>
<dataflow id="2367" from="empty_59" to="specinterface_ln0" fromId="1805" toId="596">
</dataflow>
<dataflow id="2368" from="empty_59" to="specinterface_ln0" fromId="1805" toId="596">
</dataflow>
<dataflow id="2369" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="596">
</dataflow>
<dataflow id="2370" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="596">
</dataflow>
<dataflow id="2371" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="596">
</dataflow>
<dataflow id="2372" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="597">
</dataflow>
<dataflow id="2373" from="out_data_8" to="specbitsmap_ln0" fromId="808" toId="597">
</dataflow>
<dataflow id="2374" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="598">
</dataflow>
<dataflow id="2375" from="out_data_8" to="specinterface_ln0" fromId="808" toId="598">
</dataflow>
<dataflow id="2376" from="empty_67" to="specinterface_ln0" fromId="1800" toId="598">
</dataflow>
<dataflow id="2377" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="598">
</dataflow>
<dataflow id="2378" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="598">
</dataflow>
<dataflow id="2379" from="empty_59" to="specinterface_ln0" fromId="1805" toId="598">
</dataflow>
<dataflow id="2380" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="598">
</dataflow>
<dataflow id="2381" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="598">
</dataflow>
<dataflow id="2382" from="empty_59" to="specinterface_ln0" fromId="1805" toId="598">
</dataflow>
<dataflow id="2383" from="empty_59" to="specinterface_ln0" fromId="1805" toId="598">
</dataflow>
<dataflow id="2384" from="empty_59" to="specinterface_ln0" fromId="1805" toId="598">
</dataflow>
<dataflow id="2385" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="598">
</dataflow>
<dataflow id="2386" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="598">
</dataflow>
<dataflow id="2387" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="598">
</dataflow>
<dataflow id="2388" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="598">
</dataflow>
<dataflow id="2389" from="empty_59" to="specinterface_ln0" fromId="1805" toId="598">
</dataflow>
<dataflow id="2390" from="empty_59" to="specinterface_ln0" fromId="1805" toId="598">
</dataflow>
<dataflow id="2391" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="598">
</dataflow>
<dataflow id="2392" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="598">
</dataflow>
<dataflow id="2393" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="598">
</dataflow>
<dataflow id="2394" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="599">
</dataflow>
<dataflow id="2395" from="out_data_9" to="specbitsmap_ln0" fromId="809" toId="599">
</dataflow>
<dataflow id="2396" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="600">
</dataflow>
<dataflow id="2397" from="out_data_9" to="specinterface_ln0" fromId="809" toId="600">
</dataflow>
<dataflow id="2398" from="empty_67" to="specinterface_ln0" fromId="1800" toId="600">
</dataflow>
<dataflow id="2399" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="600">
</dataflow>
<dataflow id="2400" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="600">
</dataflow>
<dataflow id="2401" from="empty_59" to="specinterface_ln0" fromId="1805" toId="600">
</dataflow>
<dataflow id="2402" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="600">
</dataflow>
<dataflow id="2403" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="600">
</dataflow>
<dataflow id="2404" from="empty_59" to="specinterface_ln0" fromId="1805" toId="600">
</dataflow>
<dataflow id="2405" from="empty_59" to="specinterface_ln0" fromId="1805" toId="600">
</dataflow>
<dataflow id="2406" from="empty_59" to="specinterface_ln0" fromId="1805" toId="600">
</dataflow>
<dataflow id="2407" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="600">
</dataflow>
<dataflow id="2408" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="600">
</dataflow>
<dataflow id="2409" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="600">
</dataflow>
<dataflow id="2410" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="600">
</dataflow>
<dataflow id="2411" from="empty_59" to="specinterface_ln0" fromId="1805" toId="600">
</dataflow>
<dataflow id="2412" from="empty_59" to="specinterface_ln0" fromId="1805" toId="600">
</dataflow>
<dataflow id="2413" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="600">
</dataflow>
<dataflow id="2414" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="600">
</dataflow>
<dataflow id="2415" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="600">
</dataflow>
<dataflow id="2416" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="601">
</dataflow>
<dataflow id="2417" from="out_data_10" to="specbitsmap_ln0" fromId="810" toId="601">
</dataflow>
<dataflow id="2418" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="602">
</dataflow>
<dataflow id="2419" from="out_data_10" to="specinterface_ln0" fromId="810" toId="602">
</dataflow>
<dataflow id="2420" from="empty_67" to="specinterface_ln0" fromId="1800" toId="602">
</dataflow>
<dataflow id="2421" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="602">
</dataflow>
<dataflow id="2422" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="602">
</dataflow>
<dataflow id="2423" from="empty_59" to="specinterface_ln0" fromId="1805" toId="602">
</dataflow>
<dataflow id="2424" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="602">
</dataflow>
<dataflow id="2425" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="602">
</dataflow>
<dataflow id="2426" from="empty_59" to="specinterface_ln0" fromId="1805" toId="602">
</dataflow>
<dataflow id="2427" from="empty_59" to="specinterface_ln0" fromId="1805" toId="602">
</dataflow>
<dataflow id="2428" from="empty_59" to="specinterface_ln0" fromId="1805" toId="602">
</dataflow>
<dataflow id="2429" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="602">
</dataflow>
<dataflow id="2430" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="602">
</dataflow>
<dataflow id="2431" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="602">
</dataflow>
<dataflow id="2432" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="602">
</dataflow>
<dataflow id="2433" from="empty_59" to="specinterface_ln0" fromId="1805" toId="602">
</dataflow>
<dataflow id="2434" from="empty_59" to="specinterface_ln0" fromId="1805" toId="602">
</dataflow>
<dataflow id="2435" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="602">
</dataflow>
<dataflow id="2436" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="602">
</dataflow>
<dataflow id="2437" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="602">
</dataflow>
<dataflow id="2438" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="603">
</dataflow>
<dataflow id="2439" from="out_data_11" to="specbitsmap_ln0" fromId="811" toId="603">
</dataflow>
<dataflow id="2440" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="604">
</dataflow>
<dataflow id="2441" from="out_data_11" to="specinterface_ln0" fromId="811" toId="604">
</dataflow>
<dataflow id="2442" from="empty_67" to="specinterface_ln0" fromId="1800" toId="604">
</dataflow>
<dataflow id="2443" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="604">
</dataflow>
<dataflow id="2444" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="604">
</dataflow>
<dataflow id="2445" from="empty_59" to="specinterface_ln0" fromId="1805" toId="604">
</dataflow>
<dataflow id="2446" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="604">
</dataflow>
<dataflow id="2447" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="604">
</dataflow>
<dataflow id="2448" from="empty_59" to="specinterface_ln0" fromId="1805" toId="604">
</dataflow>
<dataflow id="2449" from="empty_59" to="specinterface_ln0" fromId="1805" toId="604">
</dataflow>
<dataflow id="2450" from="empty_59" to="specinterface_ln0" fromId="1805" toId="604">
</dataflow>
<dataflow id="2451" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="604">
</dataflow>
<dataflow id="2452" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="604">
</dataflow>
<dataflow id="2453" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="604">
</dataflow>
<dataflow id="2454" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="604">
</dataflow>
<dataflow id="2455" from="empty_59" to="specinterface_ln0" fromId="1805" toId="604">
</dataflow>
<dataflow id="2456" from="empty_59" to="specinterface_ln0" fromId="1805" toId="604">
</dataflow>
<dataflow id="2457" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="604">
</dataflow>
<dataflow id="2458" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="604">
</dataflow>
<dataflow id="2459" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="604">
</dataflow>
<dataflow id="2460" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="605">
</dataflow>
<dataflow id="2461" from="out_data_12" to="specbitsmap_ln0" fromId="812" toId="605">
</dataflow>
<dataflow id="2462" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="606">
</dataflow>
<dataflow id="2463" from="out_data_12" to="specinterface_ln0" fromId="812" toId="606">
</dataflow>
<dataflow id="2464" from="empty_67" to="specinterface_ln0" fromId="1800" toId="606">
</dataflow>
<dataflow id="2465" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="606">
</dataflow>
<dataflow id="2466" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="606">
</dataflow>
<dataflow id="2467" from="empty_59" to="specinterface_ln0" fromId="1805" toId="606">
</dataflow>
<dataflow id="2468" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="606">
</dataflow>
<dataflow id="2469" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="606">
</dataflow>
<dataflow id="2470" from="empty_59" to="specinterface_ln0" fromId="1805" toId="606">
</dataflow>
<dataflow id="2471" from="empty_59" to="specinterface_ln0" fromId="1805" toId="606">
</dataflow>
<dataflow id="2472" from="empty_59" to="specinterface_ln0" fromId="1805" toId="606">
</dataflow>
<dataflow id="2473" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="606">
</dataflow>
<dataflow id="2474" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="606">
</dataflow>
<dataflow id="2475" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="606">
</dataflow>
<dataflow id="2476" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="606">
</dataflow>
<dataflow id="2477" from="empty_59" to="specinterface_ln0" fromId="1805" toId="606">
</dataflow>
<dataflow id="2478" from="empty_59" to="specinterface_ln0" fromId="1805" toId="606">
</dataflow>
<dataflow id="2479" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="606">
</dataflow>
<dataflow id="2480" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="606">
</dataflow>
<dataflow id="2481" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="606">
</dataflow>
<dataflow id="2482" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="607">
</dataflow>
<dataflow id="2483" from="out_data_13" to="specbitsmap_ln0" fromId="813" toId="607">
</dataflow>
<dataflow id="2484" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="608">
</dataflow>
<dataflow id="2485" from="out_data_13" to="specinterface_ln0" fromId="813" toId="608">
</dataflow>
<dataflow id="2486" from="empty_67" to="specinterface_ln0" fromId="1800" toId="608">
</dataflow>
<dataflow id="2487" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="608">
</dataflow>
<dataflow id="2488" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="608">
</dataflow>
<dataflow id="2489" from="empty_59" to="specinterface_ln0" fromId="1805" toId="608">
</dataflow>
<dataflow id="2490" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="608">
</dataflow>
<dataflow id="2491" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="608">
</dataflow>
<dataflow id="2492" from="empty_59" to="specinterface_ln0" fromId="1805" toId="608">
</dataflow>
<dataflow id="2493" from="empty_59" to="specinterface_ln0" fromId="1805" toId="608">
</dataflow>
<dataflow id="2494" from="empty_59" to="specinterface_ln0" fromId="1805" toId="608">
</dataflow>
<dataflow id="2495" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="608">
</dataflow>
<dataflow id="2496" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="608">
</dataflow>
<dataflow id="2497" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="608">
</dataflow>
<dataflow id="2498" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="608">
</dataflow>
<dataflow id="2499" from="empty_59" to="specinterface_ln0" fromId="1805" toId="608">
</dataflow>
<dataflow id="2500" from="empty_59" to="specinterface_ln0" fromId="1805" toId="608">
</dataflow>
<dataflow id="2501" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="608">
</dataflow>
<dataflow id="2502" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="608">
</dataflow>
<dataflow id="2503" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="608">
</dataflow>
<dataflow id="2504" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="609">
</dataflow>
<dataflow id="2505" from="out_data_14" to="specbitsmap_ln0" fromId="814" toId="609">
</dataflow>
<dataflow id="2506" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="610">
</dataflow>
<dataflow id="2507" from="out_data_14" to="specinterface_ln0" fromId="814" toId="610">
</dataflow>
<dataflow id="2508" from="empty_67" to="specinterface_ln0" fromId="1800" toId="610">
</dataflow>
<dataflow id="2509" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="610">
</dataflow>
<dataflow id="2510" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="610">
</dataflow>
<dataflow id="2511" from="empty_59" to="specinterface_ln0" fromId="1805" toId="610">
</dataflow>
<dataflow id="2512" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="610">
</dataflow>
<dataflow id="2513" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="610">
</dataflow>
<dataflow id="2514" from="empty_59" to="specinterface_ln0" fromId="1805" toId="610">
</dataflow>
<dataflow id="2515" from="empty_59" to="specinterface_ln0" fromId="1805" toId="610">
</dataflow>
<dataflow id="2516" from="empty_59" to="specinterface_ln0" fromId="1805" toId="610">
</dataflow>
<dataflow id="2517" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="610">
</dataflow>
<dataflow id="2518" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="610">
</dataflow>
<dataflow id="2519" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="610">
</dataflow>
<dataflow id="2520" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="610">
</dataflow>
<dataflow id="2521" from="empty_59" to="specinterface_ln0" fromId="1805" toId="610">
</dataflow>
<dataflow id="2522" from="empty_59" to="specinterface_ln0" fromId="1805" toId="610">
</dataflow>
<dataflow id="2523" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="610">
</dataflow>
<dataflow id="2524" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="610">
</dataflow>
<dataflow id="2525" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="610">
</dataflow>
<dataflow id="2526" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="611">
</dataflow>
<dataflow id="2527" from="out_data_15" to="specbitsmap_ln0" fromId="815" toId="611">
</dataflow>
<dataflow id="2528" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="612">
</dataflow>
<dataflow id="2529" from="out_data_15" to="specinterface_ln0" fromId="815" toId="612">
</dataflow>
<dataflow id="2530" from="empty_67" to="specinterface_ln0" fromId="1800" toId="612">
</dataflow>
<dataflow id="2531" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="612">
</dataflow>
<dataflow id="2532" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="612">
</dataflow>
<dataflow id="2533" from="empty_59" to="specinterface_ln0" fromId="1805" toId="612">
</dataflow>
<dataflow id="2534" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="612">
</dataflow>
<dataflow id="2535" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="612">
</dataflow>
<dataflow id="2536" from="empty_59" to="specinterface_ln0" fromId="1805" toId="612">
</dataflow>
<dataflow id="2537" from="empty_59" to="specinterface_ln0" fromId="1805" toId="612">
</dataflow>
<dataflow id="2538" from="empty_59" to="specinterface_ln0" fromId="1805" toId="612">
</dataflow>
<dataflow id="2539" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="612">
</dataflow>
<dataflow id="2540" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="612">
</dataflow>
<dataflow id="2541" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="612">
</dataflow>
<dataflow id="2542" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="612">
</dataflow>
<dataflow id="2543" from="empty_59" to="specinterface_ln0" fromId="1805" toId="612">
</dataflow>
<dataflow id="2544" from="empty_59" to="specinterface_ln0" fromId="1805" toId="612">
</dataflow>
<dataflow id="2545" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="612">
</dataflow>
<dataflow id="2546" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="612">
</dataflow>
<dataflow id="2547" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="612">
</dataflow>
<dataflow id="2548" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="613">
</dataflow>
<dataflow id="2549" from="out_data_16" to="specbitsmap_ln0" fromId="816" toId="613">
</dataflow>
<dataflow id="2550" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="614">
</dataflow>
<dataflow id="2551" from="out_data_16" to="specinterface_ln0" fromId="816" toId="614">
</dataflow>
<dataflow id="2552" from="empty_67" to="specinterface_ln0" fromId="1800" toId="614">
</dataflow>
<dataflow id="2553" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="614">
</dataflow>
<dataflow id="2554" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="614">
</dataflow>
<dataflow id="2555" from="empty_59" to="specinterface_ln0" fromId="1805" toId="614">
</dataflow>
<dataflow id="2556" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="614">
</dataflow>
<dataflow id="2557" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="614">
</dataflow>
<dataflow id="2558" from="empty_59" to="specinterface_ln0" fromId="1805" toId="614">
</dataflow>
<dataflow id="2559" from="empty_59" to="specinterface_ln0" fromId="1805" toId="614">
</dataflow>
<dataflow id="2560" from="empty_59" to="specinterface_ln0" fromId="1805" toId="614">
</dataflow>
<dataflow id="2561" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="614">
</dataflow>
<dataflow id="2562" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="614">
</dataflow>
<dataflow id="2563" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="614">
</dataflow>
<dataflow id="2564" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="614">
</dataflow>
<dataflow id="2565" from="empty_59" to="specinterface_ln0" fromId="1805" toId="614">
</dataflow>
<dataflow id="2566" from="empty_59" to="specinterface_ln0" fromId="1805" toId="614">
</dataflow>
<dataflow id="2567" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="614">
</dataflow>
<dataflow id="2568" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="614">
</dataflow>
<dataflow id="2569" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="614">
</dataflow>
<dataflow id="2570" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="615">
</dataflow>
<dataflow id="2571" from="out_data_17" to="specbitsmap_ln0" fromId="817" toId="615">
</dataflow>
<dataflow id="2572" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="616">
</dataflow>
<dataflow id="2573" from="out_data_17" to="specinterface_ln0" fromId="817" toId="616">
</dataflow>
<dataflow id="2574" from="empty_67" to="specinterface_ln0" fromId="1800" toId="616">
</dataflow>
<dataflow id="2575" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="616">
</dataflow>
<dataflow id="2576" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="616">
</dataflow>
<dataflow id="2577" from="empty_59" to="specinterface_ln0" fromId="1805" toId="616">
</dataflow>
<dataflow id="2578" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="616">
</dataflow>
<dataflow id="2579" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="616">
</dataflow>
<dataflow id="2580" from="empty_59" to="specinterface_ln0" fromId="1805" toId="616">
</dataflow>
<dataflow id="2581" from="empty_59" to="specinterface_ln0" fromId="1805" toId="616">
</dataflow>
<dataflow id="2582" from="empty_59" to="specinterface_ln0" fromId="1805" toId="616">
</dataflow>
<dataflow id="2583" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="616">
</dataflow>
<dataflow id="2584" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="616">
</dataflow>
<dataflow id="2585" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="616">
</dataflow>
<dataflow id="2586" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="616">
</dataflow>
<dataflow id="2587" from="empty_59" to="specinterface_ln0" fromId="1805" toId="616">
</dataflow>
<dataflow id="2588" from="empty_59" to="specinterface_ln0" fromId="1805" toId="616">
</dataflow>
<dataflow id="2589" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="616">
</dataflow>
<dataflow id="2590" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="616">
</dataflow>
<dataflow id="2591" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="616">
</dataflow>
<dataflow id="2592" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="1794" toId="617">
</dataflow>
<dataflow id="2593" from="out_data_18" to="specbitsmap_ln0" fromId="818" toId="617">
</dataflow>
<dataflow id="2594" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1797" toId="618">
</dataflow>
<dataflow id="2595" from="out_data_18" to="specinterface_ln0" fromId="818" toId="618">
</dataflow>
<dataflow id="2596" from="empty_67" to="specinterface_ln0" fromId="1800" toId="618">
</dataflow>
<dataflow id="2597" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="618">
</dataflow>
<dataflow id="2598" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="618">
</dataflow>
<dataflow id="2599" from="empty_59" to="specinterface_ln0" fromId="1805" toId="618">
</dataflow>
<dataflow id="2600" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="618">
</dataflow>
<dataflow id="2601" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="618">
</dataflow>
<dataflow id="2602" from="empty_59" to="specinterface_ln0" fromId="1805" toId="618">
</dataflow>
<dataflow id="2603" from="empty_59" to="specinterface_ln0" fromId="1805" toId="618">
</dataflow>
<dataflow id="2604" from="empty_59" to="specinterface_ln0" fromId="1805" toId="618">
</dataflow>
<dataflow id="2605" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="618">
</dataflow>
<dataflow id="2606" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="618">
</dataflow>
<dataflow id="2607" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="618">
</dataflow>
<dataflow id="2608" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="618">
</dataflow>
<dataflow id="2609" from="empty_59" to="specinterface_ln0" fromId="1805" toId="618">
</dataflow>
<dataflow id="2610" from="empty_59" to="specinterface_ln0" fromId="1805" toId="618">
</dataflow>
<dataflow id="2611" from="StgValue_1818" to="specinterface_ln0" fromId="1818" toId="618">
</dataflow>
<dataflow id="2612" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="618">
</dataflow>
<dataflow id="2613" from="StgValue_1802" to="specinterface_ln0" fromId="1802" toId="618">
</dataflow>
<dataflow id="2615" from="_ssdm_op_SpecRegionBegin" to="rbegin1" fromId="2614" toId="619">
</dataflow>
<dataflow id="2617" from="empty_57" to="rbegin1" fromId="2616" toId="619">
</dataflow>
<dataflow id="2619" from="_ssdm_op_SpecRegionEnd" to="rend159" fromId="2618" toId="620">
</dataflow>
<dataflow id="2620" from="empty_57" to="rend159" fromId="2616" toId="620">
</dataflow>
<dataflow id="2621" from="rbegin1" to="rend159" fromId="619" toId="620">
</dataflow>
<dataflow id="2622" from="_ssdm_op_SpecRegionBegin" to="rbegin3" fromId="2614" toId="621">
</dataflow>
<dataflow id="2624" from="empty_65" to="rbegin3" fromId="2623" toId="621">
</dataflow>
<dataflow id="2625" from="_ssdm_op_SpecRegionEnd" to="rend155" fromId="2618" toId="622">
</dataflow>
<dataflow id="2626" from="empty_65" to="rend155" fromId="2623" toId="622">
</dataflow>
<dataflow id="2627" from="rbegin3" to="rend155" fromId="621" toId="622">
</dataflow>
<dataflow id="2628" from="_ssdm_op_SpecRegionBegin" to="rbegin5" fromId="2614" toId="623">
</dataflow>
<dataflow id="2630" from="empty_37" to="rbegin5" fromId="2629" toId="623">
</dataflow>
<dataflow id="2631" from="_ssdm_op_SpecRegionEnd" to="rend153" fromId="2618" toId="624">
</dataflow>
<dataflow id="2632" from="empty_37" to="rend153" fromId="2629" toId="624">
</dataflow>
<dataflow id="2633" from="rbegin5" to="rend153" fromId="623" toId="624">
</dataflow>
<dataflow id="2634" from="_ssdm_op_SpecRegionBegin" to="rbegin9" fromId="2614" toId="625">
</dataflow>
<dataflow id="2636" from="empty_62" to="rbegin9" fromId="2635" toId="625">
</dataflow>
<dataflow id="2637" from="_ssdm_op_SpecRegionEnd" to="rend149" fromId="2618" toId="626">
</dataflow>
<dataflow id="2638" from="empty_62" to="rend149" fromId="2635" toId="626">
</dataflow>
<dataflow id="2639" from="rbegin9" to="rend149" fromId="625" toId="626">
</dataflow>
<dataflow id="2640" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="2614" toId="627">
</dataflow>
<dataflow id="2642" from="empty_61" to="rbegin" fromId="2641" toId="627">
</dataflow>
<dataflow id="2643" from="_ssdm_op_SpecRegionEnd" to="rend145" fromId="2618" toId="628">
</dataflow>
<dataflow id="2644" from="empty_61" to="rend145" fromId="2641" toId="628">
</dataflow>
<dataflow id="2645" from="rbegin" to="rend145" fromId="627" toId="628">
</dataflow>
<dataflow id="2646" from="_ssdm_op_SpecRegionBegin" to="rbegin6" fromId="2614" toId="629">
</dataflow>
<dataflow id="2648" from="empty_33" to="rbegin6" fromId="2647" toId="629">
</dataflow>
<dataflow id="2649" from="_ssdm_op_SpecRegionEnd" to="rend141" fromId="2618" toId="630">
</dataflow>
<dataflow id="2650" from="empty_33" to="rend141" fromId="2647" toId="630">
</dataflow>
<dataflow id="2651" from="rbegin6" to="rend141" fromId="629" toId="630">
</dataflow>
<dataflow id="2652" from="_ssdm_op_SpecRegionBegin" to="rbegin7" fromId="2614" toId="631">
</dataflow>
<dataflow id="2654" from="empty_41" to="rbegin7" fromId="2653" toId="631">
</dataflow>
<dataflow id="2655" from="_ssdm_op_SpecRegionEnd" to="rend133" fromId="2618" toId="632">
</dataflow>
<dataflow id="2656" from="empty_41" to="rend133" fromId="2653" toId="632">
</dataflow>
<dataflow id="2657" from="rbegin7" to="rend133" fromId="631" toId="632">
</dataflow>
<dataflow id="2658" from="_ssdm_op_SpecRegionBegin" to="rbegin8" fromId="2614" toId="633">
</dataflow>
<dataflow id="2660" from="empty_56" to="rbegin8" fromId="2659" toId="633">
</dataflow>
<dataflow id="2661" from="_ssdm_op_SpecRegionEnd" to="rend131" fromId="2618" toId="634">
</dataflow>
<dataflow id="2662" from="empty_56" to="rend131" fromId="2659" toId="634">
</dataflow>
<dataflow id="2663" from="rbegin8" to="rend131" fromId="633" toId="634">
</dataflow>
<dataflow id="2664" from="_ssdm_op_SpecRegionBegin" to="rbegin11" fromId="2614" toId="635">
</dataflow>
<dataflow id="2666" from="empty_38" to="rbegin11" fromId="2665" toId="635">
</dataflow>
<dataflow id="2667" from="_ssdm_op_SpecRegionEnd" to="rend129" fromId="2618" toId="636">
</dataflow>
<dataflow id="2668" from="empty_38" to="rend129" fromId="2665" toId="636">
</dataflow>
<dataflow id="2669" from="rbegin11" to="rend129" fromId="635" toId="636">
</dataflow>
<dataflow id="2670" from="_ssdm_op_SpecRegionBegin" to="rbegin13" fromId="2614" toId="637">
</dataflow>
<dataflow id="2672" from="empty_46" to="rbegin13" fromId="2671" toId="637">
</dataflow>
<dataflow id="2673" from="_ssdm_op_SpecRegionEnd" to="rend127" fromId="2618" toId="638">
</dataflow>
<dataflow id="2674" from="empty_46" to="rend127" fromId="2671" toId="638">
</dataflow>
<dataflow id="2675" from="rbegin13" to="rend127" fromId="637" toId="638">
</dataflow>
<dataflow id="2676" from="_ssdm_op_SpecRegionBegin" to="rbegin15" fromId="2614" toId="639">
</dataflow>
<dataflow id="2678" from="empty_45" to="rbegin15" fromId="2677" toId="639">
</dataflow>
<dataflow id="2679" from="_ssdm_op_SpecRegionEnd" to="rend125" fromId="2618" toId="640">
</dataflow>
<dataflow id="2680" from="empty_45" to="rend125" fromId="2677" toId="640">
</dataflow>
<dataflow id="2681" from="rbegin15" to="rend125" fromId="639" toId="640">
</dataflow>
<dataflow id="2682" from="_ssdm_op_SpecRegionBegin" to="rbegin17" fromId="2614" toId="641">
</dataflow>
<dataflow id="2684" from="empty_52" to="rbegin17" fromId="2683" toId="641">
</dataflow>
<dataflow id="2685" from="_ssdm_op_SpecRegionEnd" to="rend123" fromId="2618" toId="642">
</dataflow>
<dataflow id="2686" from="empty_52" to="rend123" fromId="2683" toId="642">
</dataflow>
<dataflow id="2687" from="rbegin17" to="rend123" fromId="641" toId="642">
</dataflow>
<dataflow id="2688" from="_ssdm_op_SpecRegionBegin" to="rbegin19" fromId="2614" toId="643">
</dataflow>
<dataflow id="2690" from="empty_60" to="rbegin19" fromId="2689" toId="643">
</dataflow>
<dataflow id="2691" from="_ssdm_op_SpecRegionEnd" to="rend121" fromId="2618" toId="644">
</dataflow>
<dataflow id="2692" from="empty_60" to="rend121" fromId="2689" toId="644">
</dataflow>
<dataflow id="2693" from="rbegin19" to="rend121" fromId="643" toId="644">
</dataflow>
<dataflow id="2694" from="_ssdm_op_SpecRegionBegin" to="rbegin21" fromId="2614" toId="645">
</dataflow>
<dataflow id="2696" from="empty_43" to="rbegin21" fromId="2695" toId="645">
</dataflow>
<dataflow id="2697" from="_ssdm_op_SpecRegionEnd" to="rend119" fromId="2618" toId="646">
</dataflow>
<dataflow id="2698" from="empty_43" to="rend119" fromId="2695" toId="646">
</dataflow>
<dataflow id="2699" from="rbegin21" to="rend119" fromId="645" toId="646">
</dataflow>
<dataflow id="2700" from="_ssdm_op_SpecRegionBegin" to="rbegin23" fromId="2614" toId="647">
</dataflow>
<dataflow id="2702" from="empty_42" to="rbegin23" fromId="2701" toId="647">
</dataflow>
<dataflow id="2703" from="_ssdm_op_SpecRegionEnd" to="rend117" fromId="2618" toId="648">
</dataflow>
<dataflow id="2704" from="empty_42" to="rend117" fromId="2701" toId="648">
</dataflow>
<dataflow id="2705" from="rbegin23" to="rend117" fromId="647" toId="648">
</dataflow>
<dataflow id="2706" from="_ssdm_op_SpecRegionBegin" to="rbegin25" fromId="2614" toId="649">
</dataflow>
<dataflow id="2708" from="empty_58" to="rbegin25" fromId="2707" toId="649">
</dataflow>
<dataflow id="2709" from="_ssdm_op_SpecRegionEnd" to="rend115" fromId="2618" toId="650">
</dataflow>
<dataflow id="2710" from="empty_58" to="rend115" fromId="2707" toId="650">
</dataflow>
<dataflow id="2711" from="rbegin25" to="rend115" fromId="649" toId="650">
</dataflow>
<dataflow id="2712" from="_ssdm_op_SpecRegionBegin" to="rbegin27" fromId="2614" toId="651">
</dataflow>
<dataflow id="2714" from="empty_49" to="rbegin27" fromId="2713" toId="651">
</dataflow>
<dataflow id="2715" from="_ssdm_op_SpecRegionEnd" to="rend111" fromId="2618" toId="652">
</dataflow>
<dataflow id="2716" from="empty_49" to="rend111" fromId="2713" toId="652">
</dataflow>
<dataflow id="2717" from="rbegin27" to="rend111" fromId="651" toId="652">
</dataflow>
<dataflow id="2718" from="_ssdm_op_SpecRegionBegin" to="rbegin29" fromId="2614" toId="653">
</dataflow>
<dataflow id="2720" from="empty_48" to="rbegin29" fromId="2719" toId="653">
</dataflow>
<dataflow id="2721" from="_ssdm_op_SpecRegionEnd" to="rend109" fromId="2618" toId="654">
</dataflow>
<dataflow id="2722" from="empty_48" to="rend109" fromId="2719" toId="654">
</dataflow>
<dataflow id="2723" from="rbegin29" to="rend109" fromId="653" toId="654">
</dataflow>
<dataflow id="2724" from="_ssdm_op_SpecRegionBegin" to="rbegin31" fromId="2614" toId="655">
</dataflow>
<dataflow id="2726" from="empty_55" to="rbegin31" fromId="2725" toId="655">
</dataflow>
<dataflow id="2727" from="_ssdm_op_SpecRegionEnd" to="rend107" fromId="2618" toId="656">
</dataflow>
<dataflow id="2728" from="empty_55" to="rend107" fromId="2725" toId="656">
</dataflow>
<dataflow id="2729" from="rbegin31" to="rend107" fromId="655" toId="656">
</dataflow>
<dataflow id="2730" from="_ssdm_op_SpecRegionBegin" to="rbegin33" fromId="2614" toId="657">
</dataflow>
<dataflow id="2732" from="empty_63" to="rbegin33" fromId="2731" toId="657">
</dataflow>
<dataflow id="2733" from="_ssdm_op_SpecRegionEnd" to="rend101" fromId="2618" toId="658">
</dataflow>
<dataflow id="2734" from="empty_63" to="rend101" fromId="2731" toId="658">
</dataflow>
<dataflow id="2735" from="rbegin33" to="rend101" fromId="657" toId="658">
</dataflow>
<dataflow id="2736" from="_ssdm_op_SpecRegionBegin" to="rbegin35" fromId="2614" toId="659">
</dataflow>
<dataflow id="2738" from="empty_53" to="rbegin35" fromId="2737" toId="659">
</dataflow>
<dataflow id="2739" from="_ssdm_op_SpecRegionEnd" to="rend99" fromId="2618" toId="660">
</dataflow>
<dataflow id="2740" from="empty_53" to="rend99" fromId="2737" toId="660">
</dataflow>
<dataflow id="2741" from="rbegin35" to="rend99" fromId="659" toId="660">
</dataflow>
<dataflow id="2742" from="_ssdm_op_SpecRegionBegin" to="rbegin37" fromId="2614" toId="661">
</dataflow>
<dataflow id="2744" from="empty_35" to="rbegin37" fromId="2743" toId="661">
</dataflow>
<dataflow id="2745" from="_ssdm_op_SpecRegionEnd" to="rend97" fromId="2618" toId="662">
</dataflow>
<dataflow id="2746" from="empty_35" to="rend97" fromId="2743" toId="662">
</dataflow>
<dataflow id="2747" from="rbegin37" to="rend97" fromId="661" toId="662">
</dataflow>
<dataflow id="2748" from="_ssdm_op_SpecRegionBegin" to="rbegin39" fromId="2614" toId="663">
</dataflow>
<dataflow id="2750" from="empty_50" to="rbegin39" fromId="2749" toId="663">
</dataflow>
<dataflow id="2751" from="_ssdm_op_SpecRegionEnd" to="rend93" fromId="2618" toId="664">
</dataflow>
<dataflow id="2752" from="empty_50" to="rend93" fromId="2749" toId="664">
</dataflow>
<dataflow id="2753" from="rbegin39" to="rend93" fromId="663" toId="664">
</dataflow>
<dataflow id="2754" from="_ssdm_op_SpecRegionBegin" to="rbegin41" fromId="2614" toId="665">
</dataflow>
<dataflow id="2756" from="empty_26" to="rbegin41" fromId="2755" toId="665">
</dataflow>
<dataflow id="2757" from="_ssdm_op_SpecRegionEnd" to="rend89" fromId="2618" toId="666">
</dataflow>
<dataflow id="2758" from="empty_26" to="rend89" fromId="2755" toId="666">
</dataflow>
<dataflow id="2759" from="rbegin41" to="rend89" fromId="665" toId="666">
</dataflow>
<dataflow id="2760" from="_ssdm_op_SpecRegionBegin" to="rbegin43" fromId="2614" toId="667">
</dataflow>
<dataflow id="2762" from="empty_40" to="rbegin43" fromId="2761" toId="667">
</dataflow>
<dataflow id="2763" from="_ssdm_op_SpecRegionEnd" to="rend87" fromId="2618" toId="668">
</dataflow>
<dataflow id="2764" from="empty_40" to="rend87" fromId="2761" toId="668">
</dataflow>
<dataflow id="2765" from="rbegin43" to="rend87" fromId="667" toId="668">
</dataflow>
<dataflow id="2766" from="_ssdm_op_SpecRegionBegin" to="rbegin45" fromId="2614" toId="669">
</dataflow>
<dataflow id="2768" from="empty_24" to="rbegin45" fromId="2767" toId="669">
</dataflow>
<dataflow id="2769" from="_ssdm_op_SpecRegionEnd" to="rend85" fromId="2618" toId="670">
</dataflow>
<dataflow id="2770" from="empty_24" to="rend85" fromId="2767" toId="670">
</dataflow>
<dataflow id="2771" from="rbegin45" to="rend85" fromId="669" toId="670">
</dataflow>
<dataflow id="2772" from="_ssdm_op_SpecRegionBegin" to="rbegin46" fromId="2614" toId="671">
</dataflow>
<dataflow id="2774" from="empty_47" to="rbegin46" fromId="2773" toId="671">
</dataflow>
<dataflow id="2775" from="_ssdm_op_SpecRegionEnd" to="rend83" fromId="2618" toId="672">
</dataflow>
<dataflow id="2776" from="empty_47" to="rend83" fromId="2773" toId="672">
</dataflow>
<dataflow id="2777" from="rbegin46" to="rend83" fromId="671" toId="672">
</dataflow>
<dataflow id="2778" from="_ssdm_op_SpecRegionBegin" to="rbegin47" fromId="2614" toId="673">
</dataflow>
<dataflow id="2780" from="empty_54" to="rbegin47" fromId="2779" toId="673">
</dataflow>
<dataflow id="2781" from="_ssdm_op_SpecRegionEnd" to="rend79" fromId="2618" toId="674">
</dataflow>
<dataflow id="2782" from="empty_54" to="rend79" fromId="2779" toId="674">
</dataflow>
<dataflow id="2783" from="rbegin47" to="rend79" fromId="673" toId="674">
</dataflow>
<dataflow id="2784" from="_ssdm_op_SpecRegionBegin" to="rbegin49" fromId="2614" toId="675">
</dataflow>
<dataflow id="2786" from="empty_44" to="rbegin49" fromId="2785" toId="675">
</dataflow>
<dataflow id="2787" from="_ssdm_op_SpecRegionEnd" to="rend77" fromId="2618" toId="676">
</dataflow>
<dataflow id="2788" from="empty_44" to="rend77" fromId="2785" toId="676">
</dataflow>
<dataflow id="2789" from="rbegin49" to="rend77" fromId="675" toId="676">
</dataflow>
<dataflow id="2790" from="_ssdm_op_SpecRegionBegin" to="rbegin51" fromId="2614" toId="677">
</dataflow>
<dataflow id="2792" from="empty_34" to="rbegin51" fromId="2791" toId="677">
</dataflow>
<dataflow id="2793" from="_ssdm_op_SpecRegionEnd" to="rend75" fromId="2618" toId="678">
</dataflow>
<dataflow id="2794" from="empty_34" to="rend75" fromId="2791" toId="678">
</dataflow>
<dataflow id="2795" from="rbegin51" to="rend75" fromId="677" toId="678">
</dataflow>
<dataflow id="2796" from="_ssdm_op_SpecRegionBegin" to="rbegin52" fromId="2614" toId="679">
</dataflow>
<dataflow id="2798" from="empty_31" to="rbegin52" fromId="2797" toId="679">
</dataflow>
<dataflow id="2799" from="_ssdm_op_SpecRegionEnd" to="rend73" fromId="2618" toId="680">
</dataflow>
<dataflow id="2800" from="empty_31" to="rend73" fromId="2797" toId="680">
</dataflow>
<dataflow id="2801" from="rbegin52" to="rend73" fromId="679" toId="680">
</dataflow>
<dataflow id="2802" from="_ssdm_op_SpecRegionBegin" to="rbegin53" fromId="2614" toId="681">
</dataflow>
<dataflow id="2804" from="empty_30" to="rbegin53" fromId="2803" toId="681">
</dataflow>
<dataflow id="2805" from="_ssdm_op_SpecRegionEnd" to="rend71" fromId="2618" toId="682">
</dataflow>
<dataflow id="2806" from="empty_30" to="rend71" fromId="2803" toId="682">
</dataflow>
<dataflow id="2807" from="rbegin53" to="rend71" fromId="681" toId="682">
</dataflow>
<dataflow id="2808" from="_ssdm_op_SpecRegionBegin" to="rbegin54" fromId="2614" toId="683">
</dataflow>
<dataflow id="2810" from="empty_29" to="rbegin54" fromId="2809" toId="683">
</dataflow>
<dataflow id="2811" from="_ssdm_op_SpecRegionEnd" to="rend67" fromId="2618" toId="684">
</dataflow>
<dataflow id="2812" from="empty_29" to="rend67" fromId="2809" toId="684">
</dataflow>
<dataflow id="2813" from="rbegin54" to="rend67" fromId="683" toId="684">
</dataflow>
<dataflow id="2814" from="_ssdm_op_SpecRegionBegin" to="rbegin55" fromId="2614" toId="685">
</dataflow>
<dataflow id="2816" from="empty_28" to="rbegin55" fromId="2815" toId="685">
</dataflow>
<dataflow id="2817" from="_ssdm_op_SpecRegionEnd" to="rend65" fromId="2618" toId="686">
</dataflow>
<dataflow id="2818" from="empty_28" to="rend65" fromId="2815" toId="686">
</dataflow>
<dataflow id="2819" from="rbegin55" to="rend65" fromId="685" toId="686">
</dataflow>
<dataflow id="2820" from="_ssdm_op_SpecRegionBegin" to="rbegin57" fromId="2614" toId="687">
</dataflow>
<dataflow id="2822" from="empty_27" to="rbegin57" fromId="2821" toId="687">
</dataflow>
<dataflow id="2823" from="_ssdm_op_SpecRegionEnd" to="rend63" fromId="2618" toId="688">
</dataflow>
<dataflow id="2824" from="empty_27" to="rend63" fromId="2821" toId="688">
</dataflow>
<dataflow id="2825" from="rbegin57" to="rend63" fromId="687" toId="688">
</dataflow>
<dataflow id="2826" from="_ssdm_op_SpecRegionBegin" to="rbegin59" fromId="2614" toId="689">
</dataflow>
<dataflow id="2828" from="empty_17" to="rbegin59" fromId="2827" toId="689">
</dataflow>
<dataflow id="2829" from="_ssdm_op_SpecRegionEnd" to="rend61" fromId="2618" toId="690">
</dataflow>
<dataflow id="2830" from="empty_17" to="rend61" fromId="2827" toId="690">
</dataflow>
<dataflow id="2831" from="rbegin59" to="rend61" fromId="689" toId="690">
</dataflow>
<dataflow id="2832" from="_ssdm_op_SpecRegionBegin" to="rbegin58" fromId="2614" toId="691">
</dataflow>
<dataflow id="2834" from="empty_25" to="rbegin58" fromId="2833" toId="691">
</dataflow>
<dataflow id="2835" from="_ssdm_op_SpecRegionEnd" to="rend59" fromId="2618" toId="692">
</dataflow>
<dataflow id="2836" from="empty_25" to="rend59" fromId="2833" toId="692">
</dataflow>
<dataflow id="2837" from="rbegin58" to="rend59" fromId="691" toId="692">
</dataflow>
<dataflow id="2838" from="_ssdm_op_SpecRegionBegin" to="rbegin56" fromId="2614" toId="693">
</dataflow>
<dataflow id="2840" from="empty_64" to="rbegin56" fromId="2839" toId="693">
</dataflow>
<dataflow id="2841" from="_ssdm_op_SpecRegionEnd" to="rend57" fromId="2618" toId="694">
</dataflow>
<dataflow id="2842" from="empty_64" to="rend57" fromId="2839" toId="694">
</dataflow>
<dataflow id="2843" from="rbegin56" to="rend57" fromId="693" toId="694">
</dataflow>
<dataflow id="2844" from="_ssdm_op_SpecRegionBegin" to="rbegin50" fromId="2614" toId="695">
</dataflow>
<dataflow id="2846" from="empty_36" to="rbegin50" fromId="2845" toId="695">
</dataflow>
<dataflow id="2847" from="_ssdm_op_SpecRegionEnd" to="rend51" fromId="2618" toId="696">
</dataflow>
<dataflow id="2848" from="empty_36" to="rend51" fromId="2845" toId="696">
</dataflow>
<dataflow id="2849" from="rbegin50" to="rend51" fromId="695" toId="696">
</dataflow>
<dataflow id="2850" from="_ssdm_op_SpecRegionBegin" to="rbegin48" fromId="2614" toId="697">
</dataflow>
<dataflow id="2852" from="empty_4" to="rbegin48" fromId="2851" toId="697">
</dataflow>
<dataflow id="2853" from="_ssdm_op_SpecRegionEnd" to="rend49" fromId="2618" toId="698">
</dataflow>
<dataflow id="2854" from="empty_4" to="rend49" fromId="2851" toId="698">
</dataflow>
<dataflow id="2855" from="rbegin48" to="rend49" fromId="697" toId="698">
</dataflow>
<dataflow id="2856" from="_ssdm_op_SpecRegionBegin" to="rbegin44" fromId="2614" toId="699">
</dataflow>
<dataflow id="2858" from="empty_3" to="rbegin44" fromId="2857" toId="699">
</dataflow>
<dataflow id="2859" from="_ssdm_op_SpecRegionEnd" to="rend45" fromId="2618" toId="700">
</dataflow>
<dataflow id="2860" from="empty_3" to="rend45" fromId="2857" toId="700">
</dataflow>
<dataflow id="2861" from="rbegin44" to="rend45" fromId="699" toId="700">
</dataflow>
<dataflow id="2862" from="_ssdm_op_SpecRegionBegin" to="rbegin42" fromId="2614" toId="701">
</dataflow>
<dataflow id="2864" from="empty_2" to="rbegin42" fromId="2863" toId="701">
</dataflow>
<dataflow id="2865" from="_ssdm_op_SpecRegionEnd" to="rend43" fromId="2618" toId="702">
</dataflow>
<dataflow id="2866" from="empty_2" to="rend43" fromId="2863" toId="702">
</dataflow>
<dataflow id="2867" from="rbegin42" to="rend43" fromId="701" toId="702">
</dataflow>
<dataflow id="2868" from="_ssdm_op_SpecRegionBegin" to="rbegin40" fromId="2614" toId="703">
</dataflow>
<dataflow id="2870" from="empty_1" to="rbegin40" fromId="2869" toId="703">
</dataflow>
<dataflow id="2871" from="_ssdm_op_SpecRegionEnd" to="rend41" fromId="2618" toId="704">
</dataflow>
<dataflow id="2872" from="empty_1" to="rend41" fromId="2869" toId="704">
</dataflow>
<dataflow id="2873" from="rbegin40" to="rend41" fromId="703" toId="704">
</dataflow>
<dataflow id="2874" from="_ssdm_op_SpecRegionBegin" to="rbegin38" fromId="2614" toId="705">
</dataflow>
<dataflow id="2876" from="empty_18" to="rbegin38" fromId="2875" toId="705">
</dataflow>
<dataflow id="2877" from="_ssdm_op_SpecRegionEnd" to="rend39" fromId="2618" toId="706">
</dataflow>
<dataflow id="2878" from="empty_18" to="rend39" fromId="2875" toId="706">
</dataflow>
<dataflow id="2879" from="rbegin38" to="rend39" fromId="705" toId="706">
</dataflow>
<dataflow id="2880" from="_ssdm_op_SpecRegionBegin" to="rbegin36" fromId="2614" toId="707">
</dataflow>
<dataflow id="2882" from="empty_9" to="rbegin36" fromId="2881" toId="707">
</dataflow>
<dataflow id="2883" from="_ssdm_op_SpecRegionEnd" to="rend37" fromId="2618" toId="708">
</dataflow>
<dataflow id="2884" from="empty_9" to="rend37" fromId="2881" toId="708">
</dataflow>
<dataflow id="2885" from="rbegin36" to="rend37" fromId="707" toId="708">
</dataflow>
<dataflow id="2886" from="_ssdm_op_SpecRegionBegin" to="rbegin34" fromId="2614" toId="709">
</dataflow>
<dataflow id="2888" from="empty_16" to="rbegin34" fromId="2887" toId="709">
</dataflow>
<dataflow id="2889" from="_ssdm_op_SpecRegionEnd" to="rend35" fromId="2618" toId="710">
</dataflow>
<dataflow id="2890" from="empty_16" to="rend35" fromId="2887" toId="710">
</dataflow>
<dataflow id="2891" from="rbegin34" to="rend35" fromId="709" toId="710">
</dataflow>
<dataflow id="2892" from="_ssdm_op_SpecRegionBegin" to="rbegin32" fromId="2614" toId="711">
</dataflow>
<dataflow id="2894" from="empty_7" to="rbegin32" fromId="2893" toId="711">
</dataflow>
<dataflow id="2895" from="_ssdm_op_SpecRegionEnd" to="rend33" fromId="2618" toId="712">
</dataflow>
<dataflow id="2896" from="empty_7" to="rend33" fromId="2893" toId="712">
</dataflow>
<dataflow id="2897" from="rbegin32" to="rend33" fromId="711" toId="712">
</dataflow>
<dataflow id="2898" from="_ssdm_op_SpecRegionBegin" to="rbegin30" fromId="2614" toId="713">
</dataflow>
<dataflow id="2900" from="empty_22" to="rbegin30" fromId="2899" toId="713">
</dataflow>
<dataflow id="2901" from="_ssdm_op_SpecRegionEnd" to="rend31" fromId="2618" toId="714">
</dataflow>
<dataflow id="2902" from="empty_22" to="rend31" fromId="2899" toId="714">
</dataflow>
<dataflow id="2903" from="rbegin30" to="rend31" fromId="713" toId="714">
</dataflow>
<dataflow id="2904" from="_ssdm_op_SpecRegionBegin" to="rbegin28" fromId="2614" toId="715">
</dataflow>
<dataflow id="2906" from="empty_21" to="rbegin28" fromId="2905" toId="715">
</dataflow>
<dataflow id="2907" from="_ssdm_op_SpecRegionEnd" to="rend29" fromId="2618" toId="716">
</dataflow>
<dataflow id="2908" from="empty_21" to="rend29" fromId="2905" toId="716">
</dataflow>
<dataflow id="2909" from="rbegin28" to="rend29" fromId="715" toId="716">
</dataflow>
<dataflow id="2910" from="_ssdm_op_SpecRegionBegin" to="rbegin26" fromId="2614" toId="717">
</dataflow>
<dataflow id="2912" from="empty_15" to="rbegin26" fromId="2911" toId="717">
</dataflow>
<dataflow id="2913" from="_ssdm_op_SpecRegionEnd" to="rend27" fromId="2618" toId="718">
</dataflow>
<dataflow id="2914" from="empty_15" to="rend27" fromId="2911" toId="718">
</dataflow>
<dataflow id="2915" from="rbegin26" to="rend27" fromId="717" toId="718">
</dataflow>
<dataflow id="2916" from="_ssdm_op_SpecRegionBegin" to="rbegin22" fromId="2614" toId="719">
</dataflow>
<dataflow id="2918" from="empty_14" to="rbegin22" fromId="2917" toId="719">
</dataflow>
<dataflow id="2919" from="_ssdm_op_SpecRegionEnd" to="rend23" fromId="2618" toId="720">
</dataflow>
<dataflow id="2920" from="empty_14" to="rend23" fromId="2917" toId="720">
</dataflow>
<dataflow id="2921" from="rbegin22" to="rend23" fromId="719" toId="720">
</dataflow>
<dataflow id="2922" from="_ssdm_op_SpecRegionBegin" to="rbegin20" fromId="2614" toId="721">
</dataflow>
<dataflow id="2924" from="empty_13" to="rbegin20" fromId="2923" toId="721">
</dataflow>
<dataflow id="2925" from="_ssdm_op_SpecRegionEnd" to="rend21" fromId="2618" toId="722">
</dataflow>
<dataflow id="2926" from="empty_13" to="rend21" fromId="2923" toId="722">
</dataflow>
<dataflow id="2927" from="rbegin20" to="rend21" fromId="721" toId="722">
</dataflow>
<dataflow id="2928" from="_ssdm_op_SpecRegionBegin" to="rbegin18" fromId="2614" toId="723">
</dataflow>
<dataflow id="2930" from="empty_12" to="rbegin18" fromId="2929" toId="723">
</dataflow>
<dataflow id="2931" from="_ssdm_op_SpecRegionEnd" to="rend19" fromId="2618" toId="724">
</dataflow>
<dataflow id="2932" from="empty_12" to="rend19" fromId="2929" toId="724">
</dataflow>
<dataflow id="2933" from="rbegin18" to="rend19" fromId="723" toId="724">
</dataflow>
<dataflow id="2934" from="_ssdm_op_SpecRegionBegin" to="rbegin16" fromId="2614" toId="725">
</dataflow>
<dataflow id="2936" from="empty_11" to="rbegin16" fromId="2935" toId="725">
</dataflow>
<dataflow id="2937" from="_ssdm_op_SpecRegionEnd" to="rend17" fromId="2618" toId="726">
</dataflow>
<dataflow id="2938" from="empty_11" to="rend17" fromId="2935" toId="726">
</dataflow>
<dataflow id="2939" from="rbegin16" to="rend17" fromId="725" toId="726">
</dataflow>
<dataflow id="2940" from="_ssdm_op_SpecRegionBegin" to="rbegin14" fromId="2614" toId="727">
</dataflow>
<dataflow id="2942" from="empty_10" to="rbegin14" fromId="2941" toId="727">
</dataflow>
<dataflow id="2943" from="_ssdm_op_SpecRegionEnd" to="rend15" fromId="2618" toId="728">
</dataflow>
<dataflow id="2944" from="empty_10" to="rend15" fromId="2941" toId="728">
</dataflow>
<dataflow id="2945" from="rbegin14" to="rend15" fromId="727" toId="728">
</dataflow>
<dataflow id="2946" from="_ssdm_op_SpecRegionBegin" to="rbegin12" fromId="2614" toId="729">
</dataflow>
<dataflow id="2948" from="empty_66" to="rbegin12" fromId="2947" toId="729">
</dataflow>
<dataflow id="2949" from="_ssdm_op_SpecRegionEnd" to="rend13" fromId="2618" toId="730">
</dataflow>
<dataflow id="2950" from="empty_66" to="rend13" fromId="2947" toId="730">
</dataflow>
<dataflow id="2951" from="rbegin12" to="rend13" fromId="729" toId="730">
</dataflow>
<dataflow id="2952" from="_ssdm_op_SpecRegionBegin" to="rbegin10" fromId="2614" toId="731">
</dataflow>
<dataflow id="2954" from="empty" to="rbegin10" fromId="2953" toId="731">
</dataflow>
<dataflow id="2955" from="_ssdm_op_SpecRegionEnd" to="rend11" fromId="2618" toId="732">
</dataflow>
<dataflow id="2956" from="empty" to="rend11" fromId="2953" toId="732">
</dataflow>
<dataflow id="2957" from="rbegin10" to="rend11" fromId="731" toId="732">
</dataflow>
<dataflow id="2958" from="_ssdm_op_SpecRegionBegin" to="rbegin4" fromId="2614" toId="733">
</dataflow>
<dataflow id="2960" from="empty_23" to="rbegin4" fromId="2959" toId="733">
</dataflow>
<dataflow id="2961" from="_ssdm_op_SpecRegionEnd" to="rend5" fromId="2618" toId="734">
</dataflow>
<dataflow id="2962" from="empty_23" to="rend5" fromId="2959" toId="734">
</dataflow>
<dataflow id="2963" from="rbegin4" to="rend5" fromId="733" toId="734">
</dataflow>
<dataflow id="2964" from="_ssdm_op_SpecRegionBegin" to="rbegin60" fromId="2614" toId="735">
</dataflow>
<dataflow id="2966" from="empty_20" to="rbegin60" fromId="2965" toId="735">
</dataflow>
<dataflow id="2967" from="_ssdm_op_SpecRegionEnd" to="rend161" fromId="2618" toId="736">
</dataflow>
<dataflow id="2968" from="empty_20" to="rend161" fromId="2965" toId="736">
</dataflow>
<dataflow id="2969" from="rbegin60" to="rend161" fromId="735" toId="736">
</dataflow>
<dataflow id="2970" from="_ssdm_op_SpecRegionBegin" to="rbegin61" fromId="2614" toId="737">
</dataflow>
<dataflow id="2972" from="empty_19" to="rbegin61" fromId="2971" toId="737">
</dataflow>
<dataflow id="2973" from="_ssdm_op_SpecRegionEnd" to="rend157" fromId="2618" toId="738">
</dataflow>
<dataflow id="2974" from="empty_19" to="rend157" fromId="2971" toId="738">
</dataflow>
<dataflow id="2975" from="rbegin61" to="rend157" fromId="737" toId="738">
</dataflow>
<dataflow id="2976" from="_ssdm_op_SpecRegionBegin" to="rbegin62" fromId="2614" toId="739">
</dataflow>
<dataflow id="2978" from="empty_39" to="rbegin62" fromId="2977" toId="739">
</dataflow>
<dataflow id="2979" from="_ssdm_op_SpecRegionEnd" to="rend135" fromId="2618" toId="740">
</dataflow>
<dataflow id="2980" from="empty_39" to="rend135" fromId="2977" toId="740">
</dataflow>
<dataflow id="2981" from="rbegin62" to="rend135" fromId="739" toId="740">
</dataflow>
<dataflow id="2982" from="_ssdm_op_SpecRegionBegin" to="rbegin63" fromId="2614" toId="741">
</dataflow>
<dataflow id="2984" from="empty_8" to="rbegin63" fromId="2983" toId="741">
</dataflow>
<dataflow id="2985" from="_ssdm_op_SpecRegionEnd" to="rend113" fromId="2618" toId="742">
</dataflow>
<dataflow id="2986" from="empty_8" to="rend113" fromId="2983" toId="742">
</dataflow>
<dataflow id="2987" from="rbegin63" to="rend113" fromId="741" toId="742">
</dataflow>
<dataflow id="2988" from="_ssdm_op_SpecRegionBegin" to="rbegin64" fromId="2614" toId="743">
</dataflow>
<dataflow id="2990" from="empty_6" to="rbegin64" fromId="2989" toId="743">
</dataflow>
<dataflow id="2991" from="_ssdm_op_SpecRegionEnd" to="rend91" fromId="2618" toId="744">
</dataflow>
<dataflow id="2992" from="empty_6" to="rend91" fromId="2989" toId="744">
</dataflow>
<dataflow id="2993" from="rbegin64" to="rend91" fromId="743" toId="744">
</dataflow>
<dataflow id="2994" from="_ssdm_op_SpecRegionBegin" to="rbegin65" fromId="2614" toId="745">
</dataflow>
<dataflow id="2996" from="empty_5" to="rbegin65" fromId="2995" toId="745">
</dataflow>
<dataflow id="2997" from="_ssdm_op_SpecRegionEnd" to="rend69" fromId="2618" toId="746">
</dataflow>
<dataflow id="2998" from="empty_5" to="rend69" fromId="2995" toId="746">
</dataflow>
<dataflow id="2999" from="rbegin65" to="rend69" fromId="745" toId="746">
</dataflow>
<dataflow id="3000" from="_ssdm_op_SpecRegionBegin" to="rbegin24" fromId="2614" toId="747">
</dataflow>
<dataflow id="3002" from="empty_0" to="rbegin24" fromId="3001" toId="747">
</dataflow>
<dataflow id="3003" from="_ssdm_op_SpecRegionEnd" to="rend25" fromId="2618" toId="748">
</dataflow>
<dataflow id="3004" from="empty_0" to="rend25" fromId="3001" toId="748">
</dataflow>
<dataflow id="3005" from="rbegin24" to="rend25" fromId="747" toId="748">
</dataflow>
<dataflow id="3006" from="_ssdm_op_SpecRegionBegin" to="rbegin2" fromId="2614" toId="749">
</dataflow>
<dataflow id="3008" from="empty_32" to="rbegin2" fromId="3007" toId="749">
</dataflow>
<dataflow id="3009" from="_ssdm_op_SpecRegionEnd" to="rend3" fromId="2618" toId="750">
</dataflow>
<dataflow id="3010" from="empty_32" to="rend3" fromId="3007" toId="750">
</dataflow>
<dataflow id="3011" from="rbegin2" to="rend3" fromId="749" toId="750">
</dataflow>
<dataflow id="3012" from="mul_ln297" to="add_ln304" fromId="541" toId="751">
</dataflow>
<dataflow id="3013" from="sext_ln301" to="add_ln304" fromId="542" toId="751">
</dataflow>
<dataflow id="3014" from="add_ln304" to="m142" fromId="751" toId="752">
</dataflow>
<dataflow id="3015" from="m133" to="m142" fromId="483" toId="752">
</dataflow>
<dataflow id="3016" from="m142" to="sext_ln325" fromId="752" toId="753">
</dataflow>
<dataflow id="3017" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln325" fromId="950" toId="754">
</dataflow>
<dataflow id="3018" from="out_data_17" to="write_ln325" fromId="817" toId="754">
</dataflow>
<dataflow id="3019" from="sext_ln325" to="write_ln325" fromId="753" toId="754">
</dataflow>
</dataflows>


</stg>
