
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032452                       # Number of seconds simulated
sim_ticks                                 32452351128                       # Number of ticks simulated
final_tick                               603955274247                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  54290                       # Simulator instruction rate (inst/s)
host_op_rate                                    70697                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 773659                       # Simulator tick rate (ticks/s)
host_mem_usage                               16920604                       # Number of bytes of host memory used
host_seconds                                 41946.59                       # Real time elapsed on the host
sim_insts                                  2277273413                       # Number of instructions simulated
sim_ops                                    2965496817                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       843136                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1096448                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1943040                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1139584                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1139584                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6587                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8566                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15180                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8903                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8903                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        55219                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25980737                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51275                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     33786396                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                59873628                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        55219                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51275                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             106495                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          35115607                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               35115607                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          35115607                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        55219                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25980737                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51275                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     33786396                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               94989235                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                77823385                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28417658                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24847212                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1802016                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14218459                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13669957                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2045156                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56782                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33518855                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158124241                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28417658                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15715113                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32555691                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8839040                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3493837                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16523256                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       715834                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76595166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.376523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.174555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44039475     57.50%     57.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1616836      2.11%     59.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2950948      3.85%     63.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2770843      3.62%     67.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4549550      5.94%     73.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4746068      6.20%     79.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1126343      1.47%     80.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          848545      1.11%     81.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13946558     18.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76595166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365156                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.031835                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34552779                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3384163                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31510199                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126439                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7021576                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3093091                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5203                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176942879                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1380                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7021576                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35995873                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1037433                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       410242                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30173589                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1956444                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172287684                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        689255                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       757316                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228763481                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784199923                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784199923                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79867309                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20308                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9933                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5297960                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26488310                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5759012                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        98644                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2118586                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163039598                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19851                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137600682                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       181220                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48951514                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134366004                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76595166                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.796467                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840815                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26310259     34.35%     34.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14249437     18.60%     52.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12601629     16.45%     69.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7676659     10.02%     79.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8006085     10.45%     89.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4733763      6.18%     96.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2078058      2.71%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       557701      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       381575      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76595166                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         542593     66.42%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        174343     21.34%     87.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        99950     12.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107943448     78.45%     78.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085538      0.79%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23678208     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4883567      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137600682                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.768115                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             816886                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005937                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    352794636                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212011397                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133106556                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138417568                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339530                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7558239                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          836                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          434                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1405657                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7021576                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         533766                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        48994                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163059452                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       189652                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26488310                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5759012                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9929                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30292                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          185                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          434                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       959662                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1059946                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2019608                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135026753                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22754295                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2573929                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27521178                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20406274                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4766883                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.735041                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133256138                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133106556                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81824943                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199718152                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.710367                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409702                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49448469                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1806763                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69573590                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.632970                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.322178                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     31761886     45.65%     45.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14843386     21.33%     66.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8303754     11.94%     78.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2814211      4.04%     82.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2695067      3.87%     86.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1131956      1.63%     88.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3015312      4.33%     92.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       878006      1.26%     94.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4130012      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69573590                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4130012                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228503632                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333147750                       # The number of ROB writes
system.switch_cpus0.timesIdled                  23012                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1228219                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.778234                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.778234                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.284961                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.284961                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624576321                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174490739                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182330811                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                77823385                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28076790                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22842591                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1917186                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11818427                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10951719                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2962049                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81485                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28182113                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             155754837                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28076790                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13913768                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34255961                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10290962                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5750256                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13788732                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       807627                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     76519331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.513864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.305512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42263370     55.23%     55.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3011424      3.94%     59.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2449491      3.20%     62.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5907213      7.72%     70.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1597526      2.09%     72.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2054159      2.68%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1494146      1.95%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          834660      1.09%     77.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16907342     22.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     76519331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360776                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.001389                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29479223                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5578575                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         32947105                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       221382                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8293041                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4781847                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        38256                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186177762                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        75490                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8293041                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31630873                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1176013                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1224511                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30966320                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3228568                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     179634595                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        25542                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1339796                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1004552                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          454                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    251558357                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    838584685                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    838584685                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154155976                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97402330                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36925                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20835                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8862018                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16744086                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8523225                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       134615                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3133105                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         169839830                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35512                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        134876939                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       259675                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58674505                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    179352819                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5652                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     76519331                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.762652                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.884521                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26498790     34.63%     34.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16404414     21.44%     56.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10979855     14.35%     70.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7988590     10.44%     80.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6821885      8.92%     89.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3566868      4.66%     94.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3036433      3.97%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       573401      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       649095      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     76519331                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         790669     71.26%     71.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             7      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        160612     14.48%     85.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       158268     14.26%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112401949     83.34%     83.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1919986      1.42%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14930      0.01%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13396452      9.93%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7143622      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     134876939                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.733116                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1109556                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008226                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    347642435                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    228550438                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131453544                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     135986495                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       508188                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6599716                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2719                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          591                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2179265                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8293041                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         489225                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        72652                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    169875343                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       428075                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16744086                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8523225                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20582                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         65176                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          591                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1147492                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1076507                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2223999                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    132751950                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12569650                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2124984                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19539540                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18731516                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6969890                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.705811                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131541679                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131453544                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85680793                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        241874713                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.689127                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354236                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90307612                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    110904755                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     58971315                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29860                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1921652                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68226290                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.625543                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.138016                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26462882     38.79%     38.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18929140     27.74%     66.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7699495     11.29%     77.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4329768      6.35%     84.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3547752      5.20%     89.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1449723      2.12%     91.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1727246      2.53%     94.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       858050      1.26%     95.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3222234      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68226290                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90307612                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     110904755                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16488326                       # Number of memory references committed
system.switch_cpus1.commit.loads             10144366                       # Number of loads committed
system.switch_cpus1.commit.membars              14930                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15934680                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         99929034                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2257578                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3222234                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           234880126                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          348050465                       # The number of ROB writes
system.switch_cpus1.timesIdled                  35461                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1304054                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90307612                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            110904755                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90307612                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.861759                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.861759                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.160417                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.160417                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       597187853                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      181736611                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      171803554                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29860                       # number of misc regfile writes
system.l20.replacements                          6601                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                          385962                       # Total number of references to valid blocks.
system.l20.sampled_refs                         72137                       # Sample count of references to valid blocks.
system.l20.avg_refs                          5.350403                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        33229.360135                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.991626                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3270.956143                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst           134.738943                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         28886.953153                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.507040                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000213                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.049911                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002056                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.440780                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        42995                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  42996                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18606                       # number of Writeback hits
system.l20.Writeback_hits::total                18606                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        42995                       # number of demand (read+write) hits
system.l20.demand_hits::total                   42996                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        42995                       # number of overall hits
system.l20.overall_hits::total                  42996                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6587                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6601                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6587                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6601                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6587                       # number of overall misses
system.l20.overall_misses::total                 6601                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1230867                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    666982617                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      668213484                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1230867                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    666982617                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       668213484                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1230867                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    666982617                       # number of overall miss cycles
system.l20.overall_miss_latency::total      668213484                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49582                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49597                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18606                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18606                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49582                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49597                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49582                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49597                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.132851                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.133093                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.132851                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.133093                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.132851                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.133093                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 87919.071429                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 101257.418704                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 101229.129526                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 87919.071429                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 101257.418704                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 101229.129526                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 87919.071429                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 101257.418704                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 101229.129526                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5314                       # number of writebacks
system.l20.writebacks::total                     5314                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6587                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6601                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6587                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6601                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6587                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6601                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1125345                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    617533112                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    618658457                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1125345                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    617533112                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    618658457                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1125345                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    617533112                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    618658457                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.132851                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.133093                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.132851                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.133093                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.132851                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.133093                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 80381.785714                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93750.282678                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 93721.929556                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 80381.785714                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 93750.282678                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 93721.929556                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 80381.785714                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 93750.282678                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 93721.929556                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8579                       # number of replacements
system.l21.tagsinuse                            65536                       # Cycle average of tags in use
system.l21.total_refs                         1050194                       # Total number of references to valid blocks.
system.l21.sampled_refs                         74115                       # Sample count of references to valid blocks.
system.l21.avg_refs                         14.169790                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        35241.265256                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.850032                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4376.142334                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                  111                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         25794.742379                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.537739                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000196                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.066775                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.001694                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.393597                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        56911                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  56911                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           23930                       # number of Writeback hits
system.l21.Writeback_hits::total                23930                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        56911                       # number of demand (read+write) hits
system.l21.demand_hits::total                   56911                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        56911                       # number of overall hits
system.l21.overall_hits::total                  56911                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8566                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8579                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8566                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8579                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8566                       # number of overall misses
system.l21.overall_misses::total                 8579                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1486136                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    876921552                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      878407688                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1486136                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    876921552                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       878407688                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1486136                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    876921552                       # number of overall miss cycles
system.l21.overall_miss_latency::total      878407688                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        65477                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              65490                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        23930                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            23930                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        65477                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               65490                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        65477                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              65490                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.130825                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.130997                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.130825                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.130997                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.130825                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.130997                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 114318.153846                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 102372.350222                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 102390.452034                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 114318.153846                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 102372.350222                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 102390.452034                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 114318.153846                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 102372.350222                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 102390.452034                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3589                       # number of writebacks
system.l21.writebacks::total                     3589                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8566                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8579                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8566                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8579                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8566                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8579                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1388690                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    811000101                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    812388791                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1388690                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    811000101                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    812388791                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1388690                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    811000101                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    812388791                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.130825                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.130997                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.130825                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.130997                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.130825                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.130997                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 106822.307692                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94676.640322                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 94695.044994                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 106822.307692                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 94676.640322                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 94695.044994                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 106822.307692                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 94676.640322                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 94695.044994                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.991269                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016555354                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875563.383764                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.991269                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024024                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868576                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16523240                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16523240                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16523240                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16523240                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16523240                       # number of overall hits
system.cpu0.icache.overall_hits::total       16523240                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1414530                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1414530                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1414530                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1414530                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1414530                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1414530                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16523256                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16523256                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16523256                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16523256                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16523256                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16523256                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 88408.125000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 88408.125000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 88408.125000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 88408.125000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 88408.125000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 88408.125000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1251144                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1251144                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1251144                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1251144                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1251144                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1251144                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 83409.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 83409.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 83409.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 83409.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 83409.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 83409.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49582                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246464742                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49838                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4945.317669                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.505628                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.494372                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826194                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173806                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20681983                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20681983                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9929                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9929                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25015475                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25015475                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25015475                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25015475                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       129275                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       129275                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       129275                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        129275                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       129275                       # number of overall misses
system.cpu0.dcache.overall_misses::total       129275                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   5845738127                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5845738127                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5845738127                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5845738127                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5845738127                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5845738127                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20811258                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20811258                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25144750                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25144750                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25144750                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25144750                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006212                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006212                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005141                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005141                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005141                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005141                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 45219.401485                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45219.401485                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 45219.401485                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45219.401485                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 45219.401485                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45219.401485                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18606                       # number of writebacks
system.cpu0.dcache.writebacks::total            18606                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        79693                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        79693                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        79693                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        79693                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        79693                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        79693                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49582                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49582                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49582                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49582                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49582                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49582                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    962650945                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    962650945                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    962650945                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    962650945                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    962650945                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    962650945                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19415.331068                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19415.331068                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19415.331068                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19415.331068                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19415.331068                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19415.331068                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997036                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100762130                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219278.487903                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997036                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13788716                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13788716                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13788716                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13788716                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13788716                       # number of overall hits
system.cpu1.icache.overall_hits::total       13788716                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1787943                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1787943                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1787943                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1787943                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1787943                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1787943                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13788732                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13788732                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13788732                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13788732                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13788732                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13788732                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 111746.437500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 111746.437500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 111746.437500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 111746.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 111746.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 111746.437500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1502806                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1502806                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1502806                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1502806                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1502806                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1502806                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 115600.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 115600.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 115600.461538                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 115600.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 115600.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 115600.461538                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65477                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192096078                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 65733                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2922.368947                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.102452                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.897548                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898838                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101162                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9546092                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9546092                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6314100                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6314100                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20272                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20272                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14930                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14930                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15860192                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15860192                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15860192                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15860192                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       140379                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       140379                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       140379                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        140379                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       140379                       # number of overall misses
system.cpu1.dcache.overall_misses::total       140379                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4870117596                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4870117596                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4870117596                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4870117596                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4870117596                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4870117596                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9686471                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9686471                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6314100                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6314100                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14930                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14930                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16000571                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16000571                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16000571                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16000571                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014492                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014492                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008773                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008773                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008773                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008773                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34692.636334                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34692.636334                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34692.636334                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34692.636334                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34692.636334                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34692.636334                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23930                       # number of writebacks
system.cpu1.dcache.writebacks::total            23930                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        74902                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        74902                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        74902                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        74902                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        74902                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        74902                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65477                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65477                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65477                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65477                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65477                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65477                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1325745154                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1325745154                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1325745154                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1325745154                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1325745154                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1325745154                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006760                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006760                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004092                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004092                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004092                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004092                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20247.493838                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20247.493838                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20247.493838                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20247.493838                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20247.493838                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20247.493838                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
