
*** Running vivado
    with args -log axi_becvip2_bec_ip_2_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_becvip2_bec_ip_2_0_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source axi_becvip2_bec_ip_2_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1004.480 ; gain = 118.977
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/LAB_VNU/bec_ip_2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado_setting/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: axi_becvip2_bec_ip_2_0_0
Command: synth_design -top axi_becvip2_bec_ip_2_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17212
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/vivado_setting/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1851.078 ; gain = 407.934
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_becvip2_bec_ip_2_0_0' [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ip/axi_becvip2_bec_ip_2_0_0/synth/axi_becvip2_bec_ip_2_0_0.vhd:82]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter BEC_DATA_BUS_WIDTH bound to: 163 - type: integer 
INFO: [Synth 8-3491] module 'bec_ip_2_v1_0' declared at 'd:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/hdl/bec_ip_2_v1_0.vhd:5' bound to instance 'U0' of component 'bec_ip_2_v1_0' [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ip/axi_becvip2_bec_ip_2_0_0/synth/axi_becvip2_bec_ip_2_0_0.vhd:149]
INFO: [Synth 8-638] synthesizing module 'bec_ip_2_v1_0' [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/hdl/bec_ip_2_v1_0.vhd:49]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'bec_ip_2_v1_0_S_AXI' declared at 'd:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/hdl/bec_ip_2_v1_0_S_AXI.vhd:8' bound to instance 'bec_ip_2_v1_0_S_AXI_inst' of component 'bec_ip_2_v1_0_S_AXI' [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/hdl/bec_ip_2_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'bec_ip_2_v1_0_S_AXI' [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/hdl/bec_ip_2_v1_0_S_AXI.vhd:89]
WARNING: [Synth 8-614] signal 'enable_reg' is read in the process but is not in the sensitivity list [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/hdl/bec_ip_2_v1_0_S_AXI.vhd:420]
WARNING: [Synth 8-614] signal 'key_reg' is read in the process but is not in the sensitivity list [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/hdl/bec_ip_2_v1_0_S_AXI.vhd:420]
WARNING: [Synth 8-614] signal 'reg_busy' is read in the process but is not in the sensitivity list [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/hdl/bec_ip_2_v1_0_S_AXI.vhd:420]
WARNING: [Synth 8-614] signal 'read_result_reg' is read in the process but is not in the sensitivity list [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/hdl/bec_ip_2_v1_0_S_AXI.vhd:420]
INFO: [Synth 8-3491] module 'sm_bec' declared at 'd:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/src/sm_bec.vhd:16' bound to instance 'SM_BEC_module' of component 'sm_bec' [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/hdl/bec_ip_2_v1_0_S_AXI.vhd:472]
INFO: [Synth 8-638] synthesizing module 'sm_bec' [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/src/sm_bec.vhd:33]
INFO: [Synth 8-3491] module 'acb' declared at 'd:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/src/acb.vhd:21' bound to instance 'U1' of component 'acb' [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/src/sm_bec.vhd:59]
INFO: [Synth 8-638] synthesizing module 'acb' [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/src/acb.vhd:30]
INFO: [Synth 8-3491] module 'classic_squarer' declared at 'd:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/src/classic_squarer.vhd:61' bound to instance 'U1' of component 'classic_squarer' [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/src/acb.vhd:52]
INFO: [Synth 8-638] synthesizing module 'classic_squarer' [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/src/classic_squarer.vhd:68]
INFO: [Synth 8-3491] module 'poly_reducer' declared at 'd:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/src/classic_squarer.vhd:26' bound to instance 'inst_reduc' of component 'poly_reducer' [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/src/classic_squarer.vhd:85]
INFO: [Synth 8-638] synthesizing module 'poly_reducer' [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/src/classic_squarer.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'poly_reducer' (0#1) [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/src/classic_squarer.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'classic_squarer' (0#1) [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/src/classic_squarer.vhd:68]
INFO: [Synth 8-3491] module 'interleaved_mult' declared at 'd:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/src/interleaved_mult.vhd:104' bound to instance 'U2' of component 'interleaved_mult' [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/src/acb.vhd:58]
INFO: [Synth 8-638] synthesizing module 'interleaved_mult' [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/src/interleaved_mult.vhd:113]
INFO: [Synth 8-3491] module 'interleaved_data_path' declared at 'd:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/src/interleaved_mult.vhd:22' bound to instance 'data_path' of component 'interleaved_data_path' [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/src/interleaved_mult.vhd:131]
INFO: [Synth 8-638] synthesizing module 'interleaved_data_path' [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/src/interleaved_mult.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'interleaved_data_path' (0#1) [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/src/interleaved_mult.vhd:31]
INFO: [Synth 8-226] default block is never used [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/src/interleaved_mult.vhd:156]
INFO: [Synth 8-226] default block is never used [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/src/interleaved_mult.vhd:187]
WARNING: [Synth 8-614] signal 'current_state' is read in the process but is not in the sensitivity list [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/src/interleaved_mult.vhd:185]
INFO: [Synth 8-256] done synthesizing module 'interleaved_mult' (0#1) [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/src/interleaved_mult.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'acb' (0#1) [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/src/acb.vhd:30]
WARNING: [Synth 8-614] signal 'current_state' is read in the process but is not in the sensitivity list [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/src/sm_bec.vhd:87]
INFO: [Synth 8-226] default block is never used [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/src/sm_bec.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'sm_bec' (0#1) [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/src/sm_bec.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'bec_ip_2_v1_0_S_AXI' (0#1) [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/hdl/bec_ip_2_v1_0_S_AXI.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'bec_ip_2_v1_0' (0#1) [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/hdl/bec_ip_2_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'axi_becvip2_bec_ip_2_0_0' (0#1) [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ip/axi_becvip2_bec_ip_2_0_0/synth/axi_becvip2_bec_ip_2_0_0.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element count_key_reg was removed.  [d:/LAB_VNU/axi_becvip2/axi_becvip2.gen/sources_1/bd/axi_becvip2/ipshared/c7d5/hdl/bec_ip_2_v1_0_S_AXI.vhd:572]
WARNING: [Synth 8-7129] Port ce_c in module interleaved_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module bec_ip_2_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module bec_ip_2_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module bec_ip_2_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module bec_ip_2_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module bec_ip_2_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module bec_ip_2_v1_0_S_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 2024.422 ; gain = 581.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 2024.422 ; gain = 581.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 2024.422 ; gain = 581.277
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 2024.422 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2086.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2086.277 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/vivado_setting/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 2086.277 ; gain = 643.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 2086.277 ; gain = 643.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 2086.277 ; gain = 643.133
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'interleaved_mult'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'interleaved_mult'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 2086.277 ; gain = 643.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 3     
+---XORs : 
	   2 Input    163 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 231   
	   3 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 121   
	   5 Input      1 Bit         XORs := 34    
	   6 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	              163 Bit    Registers := 10    
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input  163 Bit        Muxes := 27    
	   8 Input  163 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 4     
	   3 Input   32 Bit        Muxes := 2     
	   8 Input   32 Bit        Muxes := 2     
	   7 Input   32 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 21    
	   4 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axi_awprot[2] in module axi_becvip2_bec_ip_2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[1] in module axi_becvip2_bec_ip_2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[0] in module axi_becvip2_bec_ip_2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[2] in module axi_becvip2_bec_ip_2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[1] in module axi_becvip2_bec_ip_2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[0] in module axi_becvip2_bec_ip_2_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:45 . Memory (MB): peak = 2086.277 ; gain = 643.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:01:10 . Memory (MB): peak = 2086.277 ; gain = 643.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:13 . Memory (MB): peak = 2086.277 ; gain = 643.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:01:19 . Memory (MB): peak = 2086.277 ; gain = 643.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:01:28 . Memory (MB): peak = 2086.277 ; gain = 643.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:01:29 . Memory (MB): peak = 2086.277 ; gain = 643.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:01:29 . Memory (MB): peak = 2086.277 ; gain = 643.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:01:29 . Memory (MB): peak = 2086.277 ; gain = 643.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:30 . Memory (MB): peak = 2086.277 ; gain = 643.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:30 . Memory (MB): peak = 2086.277 ; gain = 643.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |   832|
|3     |LUT3  |   277|
|4     |LUT4  |   432|
|5     |LUT5  |   495|
|6     |LUT6  |  1980|
|7     |MUXF7 |     6|
|8     |FDCE  |  1515|
|9     |FDRE  |   841|
|10    |FDSE  |     6|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:30 . Memory (MB): peak = 2086.277 ; gain = 643.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:01:27 . Memory (MB): peak = 2086.277 ; gain = 581.277
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:30 . Memory (MB): peak = 2086.277 ; gain = 643.133
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2086.277 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2086.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: da12622c
INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:53 . Memory (MB): peak = 2086.277 ; gain = 1043.109
INFO: [Common 17-1381] The checkpoint 'D:/LAB_VNU/axi_becvip2/axi_becvip2.runs/axi_becvip2_bec_ip_2_0_0_synth_1/axi_becvip2_bec_ip_2_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP axi_becvip2_bec_ip_2_0_0, cache-ID = ceea9295dabf20fb
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/LAB_VNU/axi_becvip2/axi_becvip2.runs/axi_becvip2_bec_ip_2_0_0_synth_1/axi_becvip2_bec_ip_2_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_becvip2_bec_ip_2_0_0_utilization_synth.rpt -pb axi_becvip2_bec_ip_2_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 17 10:07:24 2024...
