#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Aug 21 20:21:44 2020
# Process ID: 3624
# Current directory: C:/Github/Zybo_mipi/zybo_ov5640
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent820 C:\Github\Zybo_mipi\zybo_ov5640\zybo_ov5640.xpr
# Log file: C:/Github/Zybo_mipi/zybo_ov5640/vivado.log
# Journal file: C:/Github/Zybo_mipi/zybo_ov5640\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Github/Zybo_mipi/zybo_ov5640/zybo_ov5640.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Github/Zybo_mipi/zybo_ov5640/IP/system_AXI_BayerToRGB_1_0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/../Downloads/vivado-library-master/vivado-library-master'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Github/Zybo_mipi/zybo_ov5640/IP/system_AXI_BayerToRGB_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:Downloads/vivado-library-master/vivado-library-master'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1086.148 ; gain = 423.789
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-14:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1407.770 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A6C9E3A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2493.172 ; gain = 1085.402
set_property PROGRAM.FILE {C:/Github/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/Github/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Github/Zybo_mipi/zybo_ov5640/zybo_ov5640.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
Processed interface AXI_BayerToRGB_0_m_axis_video_ila1_slot0
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Aug-21 20:25:48
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Aug-21 20:25:49
upload_hw_ila_data: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2750.719 ; gain = 187.414
Processed interface AXI_BayerToRGB_0_m_axis_video_ila1_slot0
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Github/Zybo_mipi/zybo_ov5640/zybo_ov5640.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2791.609 ; gain = 40.891
write_hw_ila_data -csv_file {C:\Github\Zybo_mipi\convert\bayertorgb.csv} hw_ila_data_1
C:/Github/Zybo_mipi/convert/bayertorgb.csv
save_wave_config {C:/Github/Zybo_mipi/zybo_ov5640/zybo_ov5640.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 21 20:35:11 2020...
