timestamp=1767399672703

[~A]
LastVerilogToplevel=tb_alu
ModifyID=1
Version=74
design.sv_testbench.sv=0*806*2341

[~MFT]
0=5|0work.mgf|2341|0
1=3|1work.mgf|3392|0
3=6|3work.mgf|9914|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|c73a565f2ade592f8ac1c68f484c921656d7bddb0ef13cf8fd195a8e35de5727

[alu]
A/alu=22|../design.sv|1|1*374
BinL64/alu=3*174
R=../design.sv|1
SLP=3*3417
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|fdc9c85601beb4171a6a25c637e2168e8372e75b48fb08538c45df4fe8702fa1

[tb_alu]
A/tb_alu=22|../testbench.sv|1|1*3392
BinL64/tb_alu=3*5150
R=../testbench.sv|1
SLP=3*9914
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|491b309bd74b78e85a4f5c145db9b98f65bdb6327283eb5e620e09f22394a113

[~U]
$root=12|0*0|
alu=12|0*182|
tb_alu=12|0*482||0x10
