// Seed: 2021328625
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    input wor id_3,
    input tri id_4,
    input uwire id_5,
    input tri0 id_6
);
endmodule
module module_1 (
    input  wire id_0,
    output tri1 id_1
);
  assign id_1 = (-1);
  wire id_3;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_4 = 32'd97
) (
    output supply0 id_0,
    input wand id_1,
    input tri id_2,
    output wor id_3,
    input supply1 _id_4,
    output supply1 id_5
);
  wire [id_4 : -1] id_7;
  wire id_8;
  wire id_9;
  logic id_10;
  ;
  wire id_11;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule : SymbolIdentifier
