<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/Mips/MipsSubtarget.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L69'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===-- MipsSubtarget.cpp - Mips Subtarget Information --------------------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file implements the Mips specific subclass of TargetSubtargetInfo.</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MipsSubtarget.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;Mips.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MipsCallLowering.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MipsLegalizerInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MipsMachineFunction.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MipsRegisterBankInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MipsRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MipsTargetMachine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/Attributes.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/Function.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/TargetRegistry.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/CommandLine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/Debug.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/raw_ostream.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;mips-subtarget&quot;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_SUBTARGETINFO_TARGET_DESC</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_SUBTARGETINFO_CTOR</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MipsGenSubtargetInfo.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// FIXME: Maybe this should be on by default when Mips16 is specified</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;bool&gt;</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    Mixed16_32(&quot;mips-mixed-16-32&quot;, cl::init(false),</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>               cl::desc(&quot;Allow for a mixture of Mips16 &quot;</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        &quot;and Mips32 code in a single output file&quot;),</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>               cl::Hidden);</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;bool&gt; Mips_Os16(&quot;mips-os16&quot;, cl::init(false),</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               cl::desc(&quot;Compile all functions that don&apos;t use &quot;</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        &quot;floating point as Mips 16&quot;),</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               cl::Hidden);</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;bool&gt; Mips16HardFloat(&quot;mips16-hard-float&quot;, cl::NotHidden,</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     cl::desc(&quot;Enable mips16 hard float.&quot;),</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     cl::init(false));</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;bool&gt;</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    Mips16ConstantIslands(&quot;mips16-constant-islands&quot;, cl::NotHidden,</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          cl::desc(&quot;Enable mips16 constant islands.&quot;),</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          cl::init(true));</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;bool&gt;</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    GPOpt(&quot;mgpopt&quot;, cl::Hidden,</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          cl::desc(&quot;Enable gp-relative addressing of mips small data items&quot;));</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool MipsSubtarget::DspWarningPrinted = false;</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool MipsSubtarget::MSAWarningPrinted = false;</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool MipsSubtarget::VirtWarningPrinted = false;</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool MipsSubtarget::CRCWarningPrinted = false;</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool MipsSubtarget::GINVWarningPrinted = false;</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool MipsSubtarget::MIPS1WarningPrinted = false;</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>void MipsSubtarget::anchor() <span class='red'>{}</span></pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MipsSubtarget::MipsSubtarget(const Triple &amp;TT, StringRef CPU, StringRef FS,</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             bool little, const MipsTargetMachine &amp;TM,</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             MaybeAlign StackAlignOverride)</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>    : MipsGenSubtargetInfo(TT, CPU, /*TuneCPU*/ CPU, FS),</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>      MipsArchVersion(MipsDefault), IsLittle(little), IsSoftFloat(false),</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>      IsSingleFloat(false), IsFPXX(false), NoABICalls(false), Abs2008(false),</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>      IsFP64bit(false), UseOddSPReg(true), IsNaN2008bit(false),</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>      IsGP64bit(false), HasVFPU(false), HasCnMips(false), HasCnMipsP(false),</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>      HasMips3_32(false), HasMips3_32r2(false), HasMips4_32(false),</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>      HasMips4_32r2(false), HasMips5_32r2(false), InMips16Mode(false),</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>      InMips16HardFloat(Mips16HardFloat), InMicroMipsMode(false), HasDSP(false),</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>      HasDSPR2(false), HasDSPR3(false), AllowMixed16_32(Mixed16_32 || <div class='tooltip'>Mips_Os16<span class='tooltip-content'>12.2k</span></div>),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L82' href='#L82'><span>82:57</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>93</span>, <span class='None'>False</span>: <span class='covered-line'>12.2k</span>]
  Branch (<span class='line-number'><a name='L82' href='#L82'><span>82:71</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>12.2k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L82'><span>82:57</span></a></span>) to (<span class='line-number'><a href='#L82'><span>82:80</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (82:57)
     Condition C2 --> (82:71)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>      Os16(Mips_Os16), HasMSA(false), UseTCCInDIV(false), HasSym32(false),</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>      HasEVA(false), DisableMadd4(false), HasMT(false), HasCRC(false),</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>      HasVirt(false), HasGINV(false), UseIndirectJumpsHazard(false), StrictAlign(false),</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>      StackAlignOverride(StackAlignOverride), TM(TM), TargetTriple(TT),</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>      TSInfo(), InstrInfo(MipsInstrInfo::create(</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>                    initializeSubtargetDependencies(CPU, FS, TM))),</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>      FrameLowering(MipsFrameLowering::create(*this)),</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>      TLInfo(MipsTargetLowering::create(TM, *this)) {</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  if (MipsArchVersion == MipsDefault)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L92' href='#L92'><span>92:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>12.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    MipsArchVersion = Mips32;</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // MIPS-I has not been tested.</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  if (MipsArchVersion == Mips1 &amp;&amp; <div class='tooltip'>!MIPS1WarningPrinted<span class='tooltip-content'>10</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L96' href='#L96'><span>96:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>12.3k</span>]
  Branch (<span class='line-number'><a name='L96' href='#L96'><span>96:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L96'><span>96:7</span></a></span>) to (<span class='line-number'><a href='#L96'><span>96:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (96:7)
     Condition C2 --> (96:35)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    errs() &lt;&lt; &quot;warning: MIPS-I support is experimental\n&quot;;</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    MIPS1WarningPrinted = true;</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Don&apos;t even attempt to generate code for MIPS-V. It has not</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // been tested and currently exists for the integrated assembler only.</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  if (MipsArchVersion == Mips5)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L103' href='#L103'><span>103:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>12.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    report_fatal_error(&quot;Code generation for MIPS-V is not implemented&quot;, false);</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check if Architecture and ABI are compatible.</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  assert(((!isGP64bit() &amp;&amp; isABI_O32()) || isGP64bit()) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>         &quot;Invalid  Arch &amp; ABI pair.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  if (hasMSA() &amp;&amp; <div class='tooltip'>!isFP64bit()<span class='tooltip-content'>1.19k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L110' href='#L110'><span>110:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.19k</span>, <span class='None'>False</span>: <span class='covered-line'>11.1k</span>]
  Branch (<span class='line-number'><a name='L110' href='#L110'><span>110:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1.19k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L110'><span>110:7</span></a></span>) to (<span class='line-number'><a href='#L110'><span>110:31</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (110:7)
     Condition C2 --> (110:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    report_fatal_error(&quot;MSA requires a 64-bit FPU register file (FR=1 mode). &quot;</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>                       &quot;See -mattr=+fp64.&quot;,</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>                       false);</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  if (isFP64bit() &amp;&amp; <div class='tooltip'>!hasMips64()<span class='tooltip-content'>6.17k</span></div> &amp;&amp; <div class='tooltip'>hasMips32()<span class='tooltip-content'>2.91k</span></div> &amp;&amp; <div class='tooltip'>!hasMips32r2()<span class='tooltip-content'>2.39k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L115' href='#L115'><span>115:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.17k</span>, <span class='None'>False</span>: <span class='covered-line'>6.19k</span>]
  Branch (<span class='line-number'><a name='L115' href='#L115'><span>115:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.91k</span>, <span class='None'>False</span>: <span class='covered-line'>3.26k</span>]
  Branch (<span class='line-number'><a name='L115' href='#L115'><span>115:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.39k</span>, <span class='None'>False</span>: <span class='covered-line'>513</span>]
  Branch (<span class='line-number'><a name='L115' href='#L115'><span>115:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>2.39k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L115'><span>115:7</span></a></span>) to (<span class='line-number'><a href='#L115'><span>115:67</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (115:7)
     Condition C2 --> (115:22)
     Condition C3 --> (115:38)
     Condition C4 --> (115:53)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  F,  -  = F      }
  4 { T,  T,  T,  F  = F      }
  5 { T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,5)
  C2-Pair: covered: (2,5)
  C3-Pair: covered: (3,5)
  C4-Pair: covered: (4,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    report_fatal_error(</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        &quot;FPU with 64-bit registers is not available on MIPS32 pre revision 2. &quot;</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        &quot;Use -mcpu=mips32r2 or greater.&quot;, false);</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  if (!isABI_O32() &amp;&amp; <div class='tooltip'>!useOddSPReg()<span class='tooltip-content'>3.78k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L120' href='#L120'><span>120:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.78k</span>, <span class='None'>False</span>: <span class='covered-line'>8.59k</span>]
  Branch (<span class='line-number'><a name='L120' href='#L120'><span>120:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>3.77k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L120'><span>120:7</span></a></span>) to (<span class='line-number'><a href='#L120'><span>120:37</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (120:7)
     Condition C2 --> (120:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    report_fatal_error(&quot;-mattr=+nooddspreg requires the O32 ABI.&quot;, false);</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  if (IsFPXX &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>70</span></div><div class='tooltip'>isABI_N32()<span class='tooltip-content'>70</span></div> || <div class='tooltip'>isABI_N64()<span class='tooltip-content'>70</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L123' href='#L123'><span>123:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>12.3k</span>]
  Branch (<span class='line-number'><a name='L123' href='#L123'><span>123:18</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>70</span>]
  Branch (<span class='line-number'><a name='L123' href='#L123'><span>123:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>68</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L123'><span>123:7</span></a></span>) to (<span class='line-number'><a href='#L123'><span>123:45</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (123:7)
     Condition C2 --> (123:18)
     Condition C3 --> (123:33)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    report_fatal_error(&quot;FPXX is not permitted for the N32/N64 ABI&apos;s.&quot;, false);</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  if (hasMips64r6() &amp;&amp; <div class='tooltip'>InMicroMipsMode<span class='tooltip-content'>535</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L126' href='#L126'><span>126:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>535</span>, <span class='None'>False</span>: <span class='covered-line'>11.8k</span>]
  Branch (<span class='line-number'><a name='L126' href='#L126'><span>126:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>534</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L126'><span>126:7</span></a></span>) to (<span class='line-number'><a href='#L126'><span>126:39</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (126:7)
     Condition C2 --> (126:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    report_fatal_error(&quot;microMIPS64R6 is not supported&quot;, false);</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  if (!isABI_O32() &amp;&amp; <div class='tooltip'>InMicroMipsMode<span class='tooltip-content'>3.77k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L129' href='#L129'><span>129:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.77k</span>, <span class='None'>False</span>: <span class='covered-line'>8.59k</span>]
  Branch (<span class='line-number'><a name='L129' href='#L129'><span>129:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>3.77k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L129'><span>129:7</span></a></span>) to (<span class='line-number'><a href='#L129'><span>129:38</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (129:7)
     Condition C2 --> (129:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    report_fatal_error(&quot;microMIPS64 is not supported.&quot;, false);</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  if (UseIndirectJumpsHazard) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L132' href='#L132'><span>132:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>135</span>, <span class='None'>False</span>: <span class='covered-line'>12.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>    if (InMicroMipsMode)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L133' href='#L133'><span>133:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>135</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>report_fatal_error(</span></pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          &quot;cannot combine indirect jumps with hazard barriers and microMIPS&quot;)</span>;</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>    if (!hasMips32r2())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L136' href='#L136'><span>136:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>135</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>report_fatal_error(</span></pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          &quot;indirect jumps with hazard barriers requires MIPS32R2 or later&quot;)</span>;</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  if (inAbs2008Mode() &amp;&amp; <div class='tooltip'>hasMips32()<span class='tooltip-content'>1.64k</span></div> &amp;&amp; <div class='tooltip'>!hasMips32r2()<span class='tooltip-content'>1.64k</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L140' href='#L140'><span>140:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.64k</span>, <span class='None'>False</span>: <span class='covered-line'>10.7k</span>]
  Branch (<span class='line-number'><a name='L140' href='#L140'><span>140:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.64k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L140' href='#L140'><span>140:41</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.64k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L140'><span>140:7</span></a></span>) to (<span class='line-number'><a href='#L140'><span>140:55</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (140:7)
     Condition C2 --> (140:26)
     Condition C3 --> (140:41)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    report_fatal_error(&quot;IEEE 754-2008 abs.fmt is not supported for the given &quot;</span></pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                       &quot;architecture.&quot;,</span></pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                       false);</span></pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  if (hasMips32r6()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L146' href='#L146'><span>146:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.56k</span>, <span class='None'>False</span>: <span class='covered-line'>10.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>    StringRef ISA = hasMips64r6() ? <div class='tooltip'>&quot;MIPS64r6&quot;<span class='tooltip-content'>534</span></div> : <div class='tooltip'>&quot;MIPS32r6&quot;<span class='tooltip-content'>1.02k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L147' href='#L147'><span>147:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>534</span>, <span class='None'>False</span>: <span class='covered-line'>1.02k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>    assert(isFP64bit());</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>    assert(isNaN2008());</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>    assert(inAbs2008Mode());</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>    if (hasDSP())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L152' href='#L152'><span>152:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1.55k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      report_fatal_error(ISA + &quot; is not compatible with the DSP ASE&quot;, false);</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  if (NoABICalls &amp;&amp; <div class='tooltip'>TM.isPositionIndependent()<span class='tooltip-content'>119</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L156' href='#L156'><span>156:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>119</span>, <span class='None'>False</span>: <span class='covered-line'>12.2k</span>]
  Branch (<span class='line-number'><a name='L156' href='#L156'><span>156:21</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>119</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L156'><span>156:7</span></a></span>) to (<span class='line-number'><a href='#L156'><span>156:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (156:7)
     Condition C2 --> (156:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>report_fatal_error(&quot;position-independent code requires &apos;-mabicalls&apos;&quot;)</span>;</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  if (isABI_N64() &amp;&amp; <div class='tooltip'>!TM.isPositionIndependent()<span class='tooltip-content'>3.32k</span></div> &amp;&amp; <div class='tooltip'>!hasSym32()<span class='tooltip-content'>2.22k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L159' href='#L159'><span>159:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.32k</span>, <span class='None'>False</span>: <span class='covered-line'>9.04k</span>]
  Branch (<span class='line-number'><a name='L159' href='#L159'><span>159:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.22k</span>, <span class='None'>False</span>: <span class='covered-line'>1.09k</span>]
  Branch (<span class='line-number'><a name='L159' href='#L159'><span>159:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.21k</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L159'><span>159:7</span></a></span>) to (<span class='line-number'><a href='#L159'><span>159:64</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (159:7)
     Condition C2 --> (159:22)
     Condition C3 --> (159:53)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>2.21k</pre></td><td class='code'><pre>    NoABICalls = true;</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Set UseSmallSection.</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  UseSmallSection = GPOpt;</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  if (!NoABICalls &amp;&amp; <div class='tooltip'>GPOpt<span class='tooltip-content'>10.0k</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L164' href='#L164'><span>164:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.0k</span>, <span class='None'>False</span>: <span class='covered-line'>2.31k</span>]
  Branch (<span class='line-number'><a name='L164' href='#L164'><span>164:22</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10.0k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L164'><span>164:7</span></a></span>) to (<span class='line-number'><a href='#L164'><span>164:27</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (164:7)
     Condition C2 --> (164:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    errs() &lt;&lt; &quot;warning: cannot use small-data accesses for &apos;-mabicalls&apos;&quot;</span></pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>           &lt;&lt; &quot;\n&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    UseSmallSection = false;</span></pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  if (hasDSPR2() &amp;&amp; <div class='tooltip'>!DspWarningPrinted<span class='tooltip-content'>28</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L170' href='#L170'><span>170:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>12.3k</span>]
  Branch (<span class='line-number'><a name='L170' href='#L170'><span>170:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L170'><span>170:7</span></a></span>) to (<span class='line-number'><a href='#L170'><span>170:39</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (170:7)
     Condition C2 --> (170:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    if (hasMips64() &amp;&amp; <div class='tooltip'>!hasMips64r2()<span class='tooltip-content'>5</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L171' href='#L171'><span>171:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
  Branch (<span class='line-number'><a name='L171' href='#L171'><span>171:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L171'><span>171:9</span></a></span>) to (<span class='line-number'><a href='#L171'><span>171:38</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (171:9)
     Condition C2 --> (171:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      errs() &lt;&lt; &quot;warning: the &apos;dspr2&apos; ASE requires MIPS64 revision 2 or &quot;</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>             &lt;&lt; &quot;greater\n&quot;;</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      DspWarningPrinted = true;</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    } else if (hasMips32() &amp;&amp; !hasMips32r2()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L175' href='#L175'><span>175:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L175' href='#L175'><span>175:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L175'><span>175:16</span></a></span>) to (<span class='line-number'><a href='#L175'><span>175:45</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (175:16)
     Condition C2 --> (175:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      errs() &lt;&lt; &quot;warning: the &apos;dspr2&apos; ASE requires MIPS32 revision 2 or &quot;</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>             &lt;&lt; &quot;greater\n&quot;;</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      DspWarningPrinted = true;</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  } else if (hasDSP() &amp;&amp; <div class='tooltip'>!DspWarningPrinted<span class='tooltip-content'>91</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L180' href='#L180'><span>180:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>91</span>, <span class='None'>False</span>: <span class='covered-line'>12.2k</span>]
  Branch (<span class='line-number'><a name='L180' href='#L180'><span>180:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L180'><span>180:14</span></a></span>) to (<span class='line-number'><a href='#L180'><span>180:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (180:14)
     Condition C2 --> (180:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>    if (hasMips64() &amp;&amp; <div class='tooltip'>!hasMips64r2()<span class='tooltip-content'>5</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L181' href='#L181'><span>181:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>38</span>]
  Branch (<span class='line-number'><a name='L181' href='#L181'><span>181:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L181'><span>181:9</span></a></span>) to (<span class='line-number'><a href='#L181'><span>181:38</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (181:9)
     Condition C2 --> (181:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      errs() &lt;&lt; &quot;warning: the &apos;dsp&apos; ASE requires MIPS64 revision 2 or &quot;</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>             &lt;&lt; &quot;greater\n&quot;;</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      DspWarningPrinted = true;</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>    } else if (hasMips32() &amp;&amp; !hasMips32r2()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L185' href='#L185'><span>185:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L185' href='#L185'><span>185:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>33</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L185'><span>185:16</span></a></span>) to (<span class='line-number'><a href='#L185'><span>185:45</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (185:16)
     Condition C2 --> (185:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      errs() &lt;&lt; &quot;warning: the &apos;dsp&apos; ASE requires MIPS32 revision 2 or &quot;</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>             &lt;&lt; &quot;greater\n&quot;;</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      DspWarningPrinted = true;</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  StringRef ArchName = hasMips64() ? <div class='tooltip'>&quot;MIPS64&quot;<span class='tooltip-content'>3.26k</span></div> : <div class='tooltip'>&quot;MIPS32&quot;<span class='tooltip-content'>9.11k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L192' href='#L192'><span>192:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.26k</span>, <span class='None'>False</span>: <span class='covered-line'>9.11k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  if (!hasMips32r5() &amp;&amp; <div class='tooltip'>hasMSA()<span class='tooltip-content'>10.1k</span></div> &amp;&amp; <div class='tooltip'>!MSAWarningPrinted<span class='tooltip-content'>773</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L194' href='#L194'><span>194:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.1k</span>, <span class='None'>False</span>: <span class='covered-line'>2.21k</span>]
  Branch (<span class='line-number'><a name='L194' href='#L194'><span>194:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>773</span>, <span class='None'>False</span>: <span class='covered-line'>9.38k</span>]
  Branch (<span class='line-number'><a name='L194' href='#L194'><span>194:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>155</span>, <span class='None'>False</span>: <span class='covered-line'>618</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L194'><span>194:7</span></a></span>) to (<span class='line-number'><a href='#L194'><span>194:55</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (194:7)
     Condition C2 --> (194:25)
     Condition C3 --> (194:37)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>    errs() &lt;&lt; &quot;warning: the &apos;msa&apos; ASE requires &quot; &lt;&lt; ArchName</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>           &lt;&lt; &quot; revision 5 or greater\n&quot;;</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>    MSAWarningPrinted = true;</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  if (!hasMips32r5() &amp;&amp; <div class='tooltip'>hasVirt()<span class='tooltip-content'>10.1k</span></div> &amp;&amp; <div class='tooltip'>!VirtWarningPrinted<span class='tooltip-content'>8</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L199' href='#L199'><span>199:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.1k</span>, <span class='None'>False</span>: <span class='covered-line'>2.21k</span>]
  Branch (<span class='line-number'><a name='L199' href='#L199'><span>199:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>10.1k</span>]
  Branch (<span class='line-number'><a name='L199' href='#L199'><span>199:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L199'><span>199:7</span></a></span>) to (<span class='line-number'><a href='#L199'><span>199:57</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (199:7)
     Condition C2 --> (199:25)
     Condition C3 --> (199:38)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    errs() &lt;&lt; &quot;warning: the &apos;virt&apos; ASE requires &quot; &lt;&lt; ArchName</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>           &lt;&lt; &quot; revision 5 or greater\n&quot;;</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    VirtWarningPrinted = true;</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  if (!hasMips32r6() &amp;&amp; <div class='tooltip'>hasCRC()<span class='tooltip-content'>10.8k</span></div> &amp;&amp; <div class='tooltip'>!CRCWarningPrinted<span class='tooltip-content'>8</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L204' href='#L204'><span>204:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.8k</span>, <span class='None'>False</span>: <span class='covered-line'>1.56k</span>]
  Branch (<span class='line-number'><a name='L204' href='#L204'><span>204:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>10.7k</span>]
  Branch (<span class='line-number'><a name='L204' href='#L204'><span>204:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L204'><span>204:7</span></a></span>) to (<span class='line-number'><a href='#L204'><span>204:55</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (204:7)
     Condition C2 --> (204:25)
     Condition C3 --> (204:37)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    errs() &lt;&lt; &quot;warning: the &apos;crc&apos; ASE requires &quot; &lt;&lt; ArchName</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>           &lt;&lt; &quot; revision 6 or greater\n&quot;;</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    CRCWarningPrinted = true;</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  if (!hasMips32r6() &amp;&amp; <div class='tooltip'>hasGINV()<span class='tooltip-content'>10.8k</span></div> &amp;&amp; <div class='tooltip'>!GINVWarningPrinted<span class='tooltip-content'>8</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L209' href='#L209'><span>209:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.8k</span>, <span class='None'>False</span>: <span class='covered-line'>1.56k</span>]
  Branch (<span class='line-number'><a name='L209' href='#L209'><span>209:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>10.7k</span>]
  Branch (<span class='line-number'><a name='L209' href='#L209'><span>209:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L209'><span>209:7</span></a></span>) to (<span class='line-number'><a href='#L209'><span>209:57</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (209:7)
     Condition C2 --> (209:25)
     Condition C3 --> (209:38)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    errs() &lt;&lt; &quot;warning: the &apos;ginv&apos; ASE requires &quot; &lt;&lt; ArchName</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>           &lt;&lt; &quot; revision 6 or greater\n&quot;;</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    GINVWarningPrinted = true;</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  CallLoweringInfo.reset(new MipsCallLowering(*getTargetLowering()));</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  Legalizer.reset(new MipsLegalizerInfo(*this));</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  auto *RBI = new MipsRegisterBankInfo(*getRegisterInfo());</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  RegBankInfo.reset(RBI);</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  InstSelector.reset(createMipsInstructionSelector(</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>      *static_cast&lt;const MipsTargetMachine *&gt;(&amp;TM), *this, *RBI));</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>9.28k</pre></td><td class='code'><pre>bool MipsSubtarget::isPositionIndependent() const {</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>9.28k</pre></td><td class='code'><pre>  return TM.isPositionIndependent();</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>9.28k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// This overrides the PostRAScheduler bit in the SchedModel for any CPU.</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>bool MipsSubtarget::enablePostRAScheduler() const { return true; }</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>void MipsSubtarget::getCriticalPathRCs(RegClassVector &amp;CriticalPathRCs) const {</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>  CriticalPathRCs.clear();</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>  CriticalPathRCs.push_back(isGP64bit() ? <div class='tooltip'>&amp;Mips::GPR64RegClass<span class='tooltip-content'>4.74k</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L233' href='#L233'><span>233:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.74k</span>, <span class='None'>False</span>: <span class='covered-line'>8.34k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>                                        : <div class='tooltip'>&amp;Mips::GPR32RegClass<span class='tooltip-content'>8.34k</span></div>);</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>CodeGenOptLevel MipsSubtarget::getOptLevelToEnablePostRAScheduler() const {</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>  return CodeGenOptLevel::Aggressive;</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MipsSubtarget &amp;</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MipsSubtarget::initializeSubtargetDependencies(StringRef CPU, StringRef FS,</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>                                               const TargetMachine &amp;TM) {</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  StringRef CPUName = MIPS_MC::selectMipsCPU(TM.getTargetTriple(), CPU);</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Parse features string.</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  ParseSubtargetFeatures(CPUName, /*TuneCPU*/ CPUName, FS);</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Initialize scheduling itinerary for the specified CPU.</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  InstrItins = getInstrItineraryForCPU(CPUName);</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  if (InMips16Mode &amp;&amp; <div class='tooltip'>!IsSoftFloat<span class='tooltip-content'>3.08k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L251' href='#L251'><span>251:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.08k</span>, <span class='None'>False</span>: <span class='covered-line'>9.28k</span>]
  Branch (<span class='line-number'><a name='L251' href='#L251'><span>251:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.91k</span>, <span class='None'>False</span>: <span class='covered-line'>171</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L251'><span>251:7</span></a></span>) to (<span class='line-number'><a href='#L251'><span>251:35</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (251:7)
     Condition C2 --> (251:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>2.91k</pre></td><td class='code'><pre>    InMips16HardFloat = true;</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  if (StackAlignOverride)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L254' href='#L254'><span>254:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>12.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    stackAlignment = *StackAlignOverride;</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  else if (isABI_N32() || <div class='tooltip'>isABI_N64()<span class='tooltip-content'>11.9k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L256' href='#L256'><span>256:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>448</span>, <span class='None'>False</span>: <span class='covered-line'>11.9k</span>]
  Branch (<span class='line-number'><a name='L256' href='#L256'><span>256:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.33k</span>, <span class='None'>False</span>: <span class='covered-line'>8.59k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L256'><span>256:12</span></a></span>) to (<span class='line-number'><a href='#L256'><span>256:38</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (256:12)
     Condition C2 --> (256:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='covered-line'><pre>3.78k</pre></td><td class='code'><pre>    stackAlignment = Align(16);</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>8.59k</pre></td><td class='code'><pre>  else {</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>8.59k</pre></td><td class='code'><pre>    assert(isABI_O32() &amp;&amp; &quot;Unknown ABI for stack alignment!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='covered-line'><pre>8.59k</pre></td><td class='code'><pre>    stackAlignment = Align(8);</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>8.59k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  if ((isABI_N32() || <div class='tooltip'>isABI_N64()<span class='tooltip-content'>11.9k</span></div>) &amp;&amp; <div class='tooltip'>!isGP64bit()<span class='tooltip-content'>3.78k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L263' href='#L263'><span>263:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>448</span>, <span class='None'>False</span>: <span class='covered-line'>11.9k</span>]
  Branch (<span class='line-number'><a name='L263' href='#L263'><span>263:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.33k</span>, <span class='None'>False</span>: <span class='covered-line'>8.59k</span>]
  Branch (<span class='line-number'><a name='L263' href='#L263'><span>263:39</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.78k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L263'><span>263:7</span></a></span>) to (<span class='line-number'><a href='#L263'><span>263:51</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (263:8)
     Condition C2 --> (263:23)
     Condition C3 --> (263:39)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  F  = F      }
  3 { F,  T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>report_fatal_error(&quot;64-bit code requested on a subtarget that doesn&apos;t &quot;</span></pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                       &quot;support it!&quot;)</span>;</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  return *this;</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='covered-line'><pre>764</pre></td><td class='code'><pre>bool MipsSubtarget::useConstantIslands() {</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='covered-line'><pre>764</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;use constant islands &quot; &lt;&lt; Mips16ConstantIslands</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>764</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>764</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>4</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>760</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>764</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='covered-line'><pre>764</pre></td><td class='code'><pre>                    &lt;&lt; &quot;\n&quot;);</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>764</pre></td><td class='code'><pre>  return Mips16ConstantIslands;</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='covered-line'><pre>764</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>Reloc::Model MipsSubtarget::getRelocationModel() const {</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  return TM.getRelocationModel();</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>282k</pre></td><td class='code'><pre>bool MipsSubtarget::isABI_N64() const { return getABI().IsN64(); }</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='covered-line'><pre>218k</pre></td><td class='code'><pre>bool MipsSubtarget::isABI_N32() const { return getABI().IsN32(); }</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='covered-line'><pre>126k</pre></td><td class='code'><pre>bool MipsSubtarget::isABI_O32() const { return getABI().IsO32(); }</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='covered-line'><pre>961k</pre></td><td class='code'><pre>const MipsABIInfo &amp;MipsSubtarget::getABI() const { return TM.getABI(); }</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='covered-line'><pre>853</pre></td><td class='code'><pre>const CallLowering *MipsSubtarget::getCallLowering() const {</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='covered-line'><pre>853</pre></td><td class='code'><pre>  return CallLoweringInfo.get();</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='covered-line'><pre>853</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>4.79k</pre></td><td class='code'><pre>const LegalizerInfo *MipsSubtarget::getLegalizerInfo() const {</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>4.79k</pre></td><td class='code'><pre>  return Legalizer.get();</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='covered-line'><pre>4.79k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>218k</pre></td><td class='code'><pre>const RegisterBankInfo *MipsSubtarget::getRegBankInfo() const {</pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>218k</pre></td><td class='code'><pre>  return RegBankInfo.get();</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='covered-line'><pre>218k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>InstructionSelector *MipsSubtarget::getInstructionSelector() const {</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>  return InstSelector.get();</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>