#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x558f5ad7dd00 .scope module, "UFIB_tb" "UFIB_tb" 2 9;
 .timescale -9 -12;
P_0x558f5af0fa40 .param/l "lpBlockAdrsWidth" 1 2 60, +C4<00000000000000000000000000000010>;
P_0x558f5af0fa80 .param/l "lpBlockConnectNum" 1 2 59, +C4<00000000000000000000000000000011>;
P_0x558f5af0fac0 .param/l "lpCsrAdrsWidth" 1 2 61, +C4<00000000000000000000000000010000>;
P_0x558f5af0fb00 .param/l "lpMCBAdrsMap" 1 2 69, C4<01>;
P_0x558f5af0fb40 .param/l "lpMCBCsrActiveWidth" 1 2 82, +C4<00000000000000000000000000001000>;
P_0x558f5af0fb80 .param/l "lpMCLKCycle" 1 2 27, +C4<00000000000000000000000000000111>;
P_0x558f5af0fbc0 .param/l "lpMUfiAdrsWidth" 1 2 157, +C4<0000000000000000000000000000000000000000000000000000000001000000>;
P_0x558f5af0fc00 .param/l "lpMUfiDqWidth" 1 2 156, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
P_0x558f5af0fc40 .param/l "lpNullActiveWidth" 1 2 83, +C4<00000000000000000000000000001000>;
P_0x558f5af0fc80 .param/l "lpNullAdrsMap" 1 2 70, C4<00>;
P_0x558f5af0fcc0 .param/l "lpRAMAdrsMap" 1 2 67, C4<11>;
P_0x558f5af0fd00 .param/l "lpRAMCsrActiveWidth" 1 2 80, +C4<00000000000000000000000000001000>;
P_0x558f5af0fd40 .param/l "lpRamAdrsWidth" 1 2 150, +C4<00000000000000000000000000001001>;
P_0x558f5af0fd80 .param/l "lpRamDepth" 1 2 16, +C4<00000000000000000000001000000000>;
P_0x558f5af0fdc0 .param/l "lpRamDqWidth" 1 2 151, +C4<00000000000000000000000000010000>;
P_0x558f5af0fe00 .param/l "lpSCLKCycle" 1 2 26, +C4<00000000000000000000000000000100>;
P_0x558f5af0fe40 .param/l "lpSUsiBusWidth" 1 2 62, +C4<0000000000000000000000000000000000000000000000000000000001100000>;
P_0x558f5af0fe80 .param/l "lpSynCsrActiveWidth" 1 2 79, +C4<00000000000000000000000000001000>;
P_0x558f5af0fec0 .param/l "lpSynthesizerAdrsMap" 1 2 66, C4<10>;
P_0x558f5af0ff00 .param/l "lpUfiAdrsBusWidth" 1 2 153, +C4<00000000000000000000000000100000>;
P_0x558f5af0ff40 .param/l "lpUfiBlockAdrsWidth" 1 2 155, +C4<00000000000000000000000000000001>;
P_0x558f5af0ff80 .param/l "lpUfiBlockConnectNum" 1 2 154, +C4<00000000000000000000000000000010>;
P_0x558f5af0ffc0 .param/l "lpUfiDqBusWidth" 1 2 152, +C4<00000000000000000000000000010000>;
P_0x558f5af10000 .param/l "lpUfiMcbAdrsMap" 1 2 169, C4<0>;
P_0x558f5af10040 .param/l "lpUfiNullAdrsMap" 1 2 171, C4<0>;
P_0x558f5af10080 .param/l "lpUfiSynAdrsMap" 1 2 170, C4<1>;
P_0x558f5af100c0 .param/l "lpUfibMasterBlockNum" 1 2 15, +C4<00000000000000000000000000000010>;
P_0x558f5af10100 .param/l "lpUsiBusWidth" 1 2 58, +C4<00000000000000000000000000100000>;
L_0x558f5ab58860 .functor BUFZ 32, v0x558f5af39030_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x558f5aa7f230 .functor BUFZ 32, v0x558f5af38f90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x558f5af378b0_0 .net *"_ivl_21", 0 0, L_0x558f5af4d3f0;  1 drivers
v0x558f5af37950_0 .net *"_ivl_29", 0 0, L_0x558f5af4e620;  1 drivers
L_0x7fe9473b89b0 .functor BUFT 1, C4<z>, C4<0>, C4<0>, C4<0>;
v0x558f5af379f0_0 .net *"_ivl_39", 0 0, L_0x7fe9473b89b0;  1 drivers
o0x7fe947654a48 .functor BUFZ 28, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x558f5af37a90_0 name=_ivl_41
v0x558f5af37b30_0 .net *"_ivl_9", 0 0, L_0x558f5af4c660;  1 drivers
v0x558f5af37bd0_0 .var "qMUfiWAdrs", 63 0;
v0x558f5af37c70_0 .var "qMUfiWd", 31 0;
v0x558f5af37d10_0 .var "qMemWEd", 0 0;
v0x558f5af37db0_0 .var "qRd", 15 0;
v0x558f5af37ee0 .array "rMem", 0 511, 15 0;
v0x558f5af38f90_0 .var "rSUsiAdrs", 31 0;
v0x558f5af39030_0 .var "rSUsiWd", 31 0;
v0x558f5af390d0_0 .net "wAdrs", 8 0, L_0x558f5a89ab20;  1 drivers
v0x558f5af39170_0 .net "wCe", 0 0, L_0x558f5a89e610;  1 drivers
v0x558f5af39210_0 .net "wCmd", 0 0, L_0x558f5a89db70;  1 drivers
v0x558f5af392b0_0 .net "wI2S_BCLK", 0 0, L_0x558f5a96c870;  1 drivers
v0x558f5af39350_0 .net "wI2S_LRCLK", 0 0, L_0x558f5a96cf40;  1 drivers
v0x558f5af39500_0 .net "wI2S_MCLK", 0 0, L_0x558f5a96c1a0;  1 drivers
v0x558f5af395a0_0 .net "wI2S_SDATA", 0 0, L_0x558f5af4d350;  1 drivers
v0x558f5af39640_0 .var "wMCLK", 0 0;
o0x7fe947650d28 .functor BUFZ 1, C4<z>; HiZ drive
v0x558f5af396e0_0 .net "wMIDI_In", 0 0, o0x7fe947650d28;  0 drivers
v0x558f5af39780_0 .var "wMRST", 0 0;
v0x558f5af39820_0 .net "wMUfiAdrs", 31 0, L_0x558f5a9b4090;  1 drivers
v0x558f5af398c0_0 .net "wMUfiRd", 15 0, L_0x558f5aa4b8a0;  1 drivers
v0x558f5af399f0_0 .net "wMUfiRdy", 1 0, v0x558f5af36140_0;  1 drivers
v0x558f5af39a90 .array "wMUfiWAdrs", 1 0;
v0x558f5af39a90_0 .net v0x558f5af39a90 0, 31 0, L_0x558f5af4c5c0; 1 drivers
v0x558f5af39a90_1 .net v0x558f5af39a90 1, 31 0, L_0x558f5af4cd10; 1 drivers
v0x558f5af39b30 .array "wMUfiWd", 1 0;
v0x558f5af39b30_0 .net v0x558f5af39b30 0, 15 0, L_0x558f5af4c480; 1 drivers
L_0x7fe9473b7e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558f5af39b30_1 .net v0x558f5af39b30 1, 15 0, L_0x7fe9473b7e28; 1 drivers
v0x558f5af39bd0_0 .net "wMUsiAdrsMcb", 0 0, L_0x558f5af4c7a0;  1 drivers
v0x558f5af39c70_0 .net "wMUsiWdMcb", 0 0, L_0x558f5af4c700;  1 drivers
v0x558f5af39d10_0 .net "wMidiRd", 7 0, L_0x558f5a95d860;  1 drivers
v0x558f5af39db0_0 .net "wMidiVd", 0 0, L_0x558f5a95e940;  1 drivers
v0x558f5af39e50_0 .var "wSCLK", 0 0;
v0x558f5af3a700_0 .var "wSRST", 0 0;
v0x558f5af3a9b0_0 .net "wSUfiAdrs", 31 0, L_0x558f5af4e0a0;  1 drivers
v0x558f5af3aa50_0 .net "wSUfiRd", 15 0, L_0x558f5a94d340;  1 drivers
v0x558f5af3ab80_0 .net "wSUfiRdy", 0 0, L_0x558f5af4e460;  1 drivers
v0x558f5af3ac20_0 .net "wSUfiWAdrs", 31 0, v0x558f5af36320_0;  1 drivers
v0x558f5af3acc0_0 .net "wSUfiWd", 15 0, L_0x558f5aa1f970;  1 drivers
v0x558f5af3adf0_0 .net "wSUsiAdrs", 31 0, L_0x558f5aa7f230;  1 drivers
v0x558f5af3ae90_0 .net "wSUsiRd", 31 0, L_0x558f5af4e6c0;  1 drivers
v0x558f5af3af30_0 .net "wSUsiWd", 31 0, L_0x558f5ab58860;  1 drivers
v0x558f5af3afd0_0 .net "wWd", 15 0, L_0x558f5a89bbb0;  1 drivers
v0x558f5af3b070_0 .var "wnMRST", 0 0;
v0x558f5af3b110_0 .var "wnSRST", 0 0;
v0x558f5af37ee0_0 .array/port v0x558f5af37ee0, 0;
v0x558f5af37ee0_1 .array/port v0x558f5af37ee0, 1;
v0x558f5af37ee0_2 .array/port v0x558f5af37ee0, 2;
E_0x558f5ad750b0/0 .event edge, v0x558f5ad01490_0, v0x558f5af37ee0_0, v0x558f5af37ee0_1, v0x558f5af37ee0_2;
v0x558f5af37ee0_3 .array/port v0x558f5af37ee0, 3;
v0x558f5af37ee0_4 .array/port v0x558f5af37ee0, 4;
v0x558f5af37ee0_5 .array/port v0x558f5af37ee0, 5;
v0x558f5af37ee0_6 .array/port v0x558f5af37ee0, 6;
E_0x558f5ad750b0/1 .event edge, v0x558f5af37ee0_3, v0x558f5af37ee0_4, v0x558f5af37ee0_5, v0x558f5af37ee0_6;
v0x558f5af37ee0_7 .array/port v0x558f5af37ee0, 7;
v0x558f5af37ee0_8 .array/port v0x558f5af37ee0, 8;
v0x558f5af37ee0_9 .array/port v0x558f5af37ee0, 9;
v0x558f5af37ee0_10 .array/port v0x558f5af37ee0, 10;
E_0x558f5ad750b0/2 .event edge, v0x558f5af37ee0_7, v0x558f5af37ee0_8, v0x558f5af37ee0_9, v0x558f5af37ee0_10;
v0x558f5af37ee0_11 .array/port v0x558f5af37ee0, 11;
v0x558f5af37ee0_12 .array/port v0x558f5af37ee0, 12;
v0x558f5af37ee0_13 .array/port v0x558f5af37ee0, 13;
v0x558f5af37ee0_14 .array/port v0x558f5af37ee0, 14;
E_0x558f5ad750b0/3 .event edge, v0x558f5af37ee0_11, v0x558f5af37ee0_12, v0x558f5af37ee0_13, v0x558f5af37ee0_14;
v0x558f5af37ee0_15 .array/port v0x558f5af37ee0, 15;
v0x558f5af37ee0_16 .array/port v0x558f5af37ee0, 16;
v0x558f5af37ee0_17 .array/port v0x558f5af37ee0, 17;
v0x558f5af37ee0_18 .array/port v0x558f5af37ee0, 18;
E_0x558f5ad750b0/4 .event edge, v0x558f5af37ee0_15, v0x558f5af37ee0_16, v0x558f5af37ee0_17, v0x558f5af37ee0_18;
v0x558f5af37ee0_19 .array/port v0x558f5af37ee0, 19;
v0x558f5af37ee0_20 .array/port v0x558f5af37ee0, 20;
v0x558f5af37ee0_21 .array/port v0x558f5af37ee0, 21;
v0x558f5af37ee0_22 .array/port v0x558f5af37ee0, 22;
E_0x558f5ad750b0/5 .event edge, v0x558f5af37ee0_19, v0x558f5af37ee0_20, v0x558f5af37ee0_21, v0x558f5af37ee0_22;
v0x558f5af37ee0_23 .array/port v0x558f5af37ee0, 23;
v0x558f5af37ee0_24 .array/port v0x558f5af37ee0, 24;
v0x558f5af37ee0_25 .array/port v0x558f5af37ee0, 25;
v0x558f5af37ee0_26 .array/port v0x558f5af37ee0, 26;
E_0x558f5ad750b0/6 .event edge, v0x558f5af37ee0_23, v0x558f5af37ee0_24, v0x558f5af37ee0_25, v0x558f5af37ee0_26;
v0x558f5af37ee0_27 .array/port v0x558f5af37ee0, 27;
v0x558f5af37ee0_28 .array/port v0x558f5af37ee0, 28;
v0x558f5af37ee0_29 .array/port v0x558f5af37ee0, 29;
v0x558f5af37ee0_30 .array/port v0x558f5af37ee0, 30;
E_0x558f5ad750b0/7 .event edge, v0x558f5af37ee0_27, v0x558f5af37ee0_28, v0x558f5af37ee0_29, v0x558f5af37ee0_30;
v0x558f5af37ee0_31 .array/port v0x558f5af37ee0, 31;
v0x558f5af37ee0_32 .array/port v0x558f5af37ee0, 32;
v0x558f5af37ee0_33 .array/port v0x558f5af37ee0, 33;
v0x558f5af37ee0_34 .array/port v0x558f5af37ee0, 34;
E_0x558f5ad750b0/8 .event edge, v0x558f5af37ee0_31, v0x558f5af37ee0_32, v0x558f5af37ee0_33, v0x558f5af37ee0_34;
v0x558f5af37ee0_35 .array/port v0x558f5af37ee0, 35;
v0x558f5af37ee0_36 .array/port v0x558f5af37ee0, 36;
v0x558f5af37ee0_37 .array/port v0x558f5af37ee0, 37;
v0x558f5af37ee0_38 .array/port v0x558f5af37ee0, 38;
E_0x558f5ad750b0/9 .event edge, v0x558f5af37ee0_35, v0x558f5af37ee0_36, v0x558f5af37ee0_37, v0x558f5af37ee0_38;
v0x558f5af37ee0_39 .array/port v0x558f5af37ee0, 39;
v0x558f5af37ee0_40 .array/port v0x558f5af37ee0, 40;
v0x558f5af37ee0_41 .array/port v0x558f5af37ee0, 41;
v0x558f5af37ee0_42 .array/port v0x558f5af37ee0, 42;
E_0x558f5ad750b0/10 .event edge, v0x558f5af37ee0_39, v0x558f5af37ee0_40, v0x558f5af37ee0_41, v0x558f5af37ee0_42;
v0x558f5af37ee0_43 .array/port v0x558f5af37ee0, 43;
v0x558f5af37ee0_44 .array/port v0x558f5af37ee0, 44;
v0x558f5af37ee0_45 .array/port v0x558f5af37ee0, 45;
v0x558f5af37ee0_46 .array/port v0x558f5af37ee0, 46;
E_0x558f5ad750b0/11 .event edge, v0x558f5af37ee0_43, v0x558f5af37ee0_44, v0x558f5af37ee0_45, v0x558f5af37ee0_46;
v0x558f5af37ee0_47 .array/port v0x558f5af37ee0, 47;
v0x558f5af37ee0_48 .array/port v0x558f5af37ee0, 48;
v0x558f5af37ee0_49 .array/port v0x558f5af37ee0, 49;
v0x558f5af37ee0_50 .array/port v0x558f5af37ee0, 50;
E_0x558f5ad750b0/12 .event edge, v0x558f5af37ee0_47, v0x558f5af37ee0_48, v0x558f5af37ee0_49, v0x558f5af37ee0_50;
v0x558f5af37ee0_51 .array/port v0x558f5af37ee0, 51;
v0x558f5af37ee0_52 .array/port v0x558f5af37ee0, 52;
v0x558f5af37ee0_53 .array/port v0x558f5af37ee0, 53;
v0x558f5af37ee0_54 .array/port v0x558f5af37ee0, 54;
E_0x558f5ad750b0/13 .event edge, v0x558f5af37ee0_51, v0x558f5af37ee0_52, v0x558f5af37ee0_53, v0x558f5af37ee0_54;
v0x558f5af37ee0_55 .array/port v0x558f5af37ee0, 55;
v0x558f5af37ee0_56 .array/port v0x558f5af37ee0, 56;
v0x558f5af37ee0_57 .array/port v0x558f5af37ee0, 57;
v0x558f5af37ee0_58 .array/port v0x558f5af37ee0, 58;
E_0x558f5ad750b0/14 .event edge, v0x558f5af37ee0_55, v0x558f5af37ee0_56, v0x558f5af37ee0_57, v0x558f5af37ee0_58;
v0x558f5af37ee0_59 .array/port v0x558f5af37ee0, 59;
v0x558f5af37ee0_60 .array/port v0x558f5af37ee0, 60;
v0x558f5af37ee0_61 .array/port v0x558f5af37ee0, 61;
v0x558f5af37ee0_62 .array/port v0x558f5af37ee0, 62;
E_0x558f5ad750b0/15 .event edge, v0x558f5af37ee0_59, v0x558f5af37ee0_60, v0x558f5af37ee0_61, v0x558f5af37ee0_62;
v0x558f5af37ee0_63 .array/port v0x558f5af37ee0, 63;
v0x558f5af37ee0_64 .array/port v0x558f5af37ee0, 64;
v0x558f5af37ee0_65 .array/port v0x558f5af37ee0, 65;
v0x558f5af37ee0_66 .array/port v0x558f5af37ee0, 66;
E_0x558f5ad750b0/16 .event edge, v0x558f5af37ee0_63, v0x558f5af37ee0_64, v0x558f5af37ee0_65, v0x558f5af37ee0_66;
v0x558f5af37ee0_67 .array/port v0x558f5af37ee0, 67;
v0x558f5af37ee0_68 .array/port v0x558f5af37ee0, 68;
v0x558f5af37ee0_69 .array/port v0x558f5af37ee0, 69;
v0x558f5af37ee0_70 .array/port v0x558f5af37ee0, 70;
E_0x558f5ad750b0/17 .event edge, v0x558f5af37ee0_67, v0x558f5af37ee0_68, v0x558f5af37ee0_69, v0x558f5af37ee0_70;
v0x558f5af37ee0_71 .array/port v0x558f5af37ee0, 71;
v0x558f5af37ee0_72 .array/port v0x558f5af37ee0, 72;
v0x558f5af37ee0_73 .array/port v0x558f5af37ee0, 73;
v0x558f5af37ee0_74 .array/port v0x558f5af37ee0, 74;
E_0x558f5ad750b0/18 .event edge, v0x558f5af37ee0_71, v0x558f5af37ee0_72, v0x558f5af37ee0_73, v0x558f5af37ee0_74;
v0x558f5af37ee0_75 .array/port v0x558f5af37ee0, 75;
v0x558f5af37ee0_76 .array/port v0x558f5af37ee0, 76;
v0x558f5af37ee0_77 .array/port v0x558f5af37ee0, 77;
v0x558f5af37ee0_78 .array/port v0x558f5af37ee0, 78;
E_0x558f5ad750b0/19 .event edge, v0x558f5af37ee0_75, v0x558f5af37ee0_76, v0x558f5af37ee0_77, v0x558f5af37ee0_78;
v0x558f5af37ee0_79 .array/port v0x558f5af37ee0, 79;
v0x558f5af37ee0_80 .array/port v0x558f5af37ee0, 80;
v0x558f5af37ee0_81 .array/port v0x558f5af37ee0, 81;
v0x558f5af37ee0_82 .array/port v0x558f5af37ee0, 82;
E_0x558f5ad750b0/20 .event edge, v0x558f5af37ee0_79, v0x558f5af37ee0_80, v0x558f5af37ee0_81, v0x558f5af37ee0_82;
v0x558f5af37ee0_83 .array/port v0x558f5af37ee0, 83;
v0x558f5af37ee0_84 .array/port v0x558f5af37ee0, 84;
v0x558f5af37ee0_85 .array/port v0x558f5af37ee0, 85;
v0x558f5af37ee0_86 .array/port v0x558f5af37ee0, 86;
E_0x558f5ad750b0/21 .event edge, v0x558f5af37ee0_83, v0x558f5af37ee0_84, v0x558f5af37ee0_85, v0x558f5af37ee0_86;
v0x558f5af37ee0_87 .array/port v0x558f5af37ee0, 87;
v0x558f5af37ee0_88 .array/port v0x558f5af37ee0, 88;
v0x558f5af37ee0_89 .array/port v0x558f5af37ee0, 89;
v0x558f5af37ee0_90 .array/port v0x558f5af37ee0, 90;
E_0x558f5ad750b0/22 .event edge, v0x558f5af37ee0_87, v0x558f5af37ee0_88, v0x558f5af37ee0_89, v0x558f5af37ee0_90;
v0x558f5af37ee0_91 .array/port v0x558f5af37ee0, 91;
v0x558f5af37ee0_92 .array/port v0x558f5af37ee0, 92;
v0x558f5af37ee0_93 .array/port v0x558f5af37ee0, 93;
v0x558f5af37ee0_94 .array/port v0x558f5af37ee0, 94;
E_0x558f5ad750b0/23 .event edge, v0x558f5af37ee0_91, v0x558f5af37ee0_92, v0x558f5af37ee0_93, v0x558f5af37ee0_94;
v0x558f5af37ee0_95 .array/port v0x558f5af37ee0, 95;
v0x558f5af37ee0_96 .array/port v0x558f5af37ee0, 96;
v0x558f5af37ee0_97 .array/port v0x558f5af37ee0, 97;
v0x558f5af37ee0_98 .array/port v0x558f5af37ee0, 98;
E_0x558f5ad750b0/24 .event edge, v0x558f5af37ee0_95, v0x558f5af37ee0_96, v0x558f5af37ee0_97, v0x558f5af37ee0_98;
v0x558f5af37ee0_99 .array/port v0x558f5af37ee0, 99;
v0x558f5af37ee0_100 .array/port v0x558f5af37ee0, 100;
v0x558f5af37ee0_101 .array/port v0x558f5af37ee0, 101;
v0x558f5af37ee0_102 .array/port v0x558f5af37ee0, 102;
E_0x558f5ad750b0/25 .event edge, v0x558f5af37ee0_99, v0x558f5af37ee0_100, v0x558f5af37ee0_101, v0x558f5af37ee0_102;
v0x558f5af37ee0_103 .array/port v0x558f5af37ee0, 103;
v0x558f5af37ee0_104 .array/port v0x558f5af37ee0, 104;
v0x558f5af37ee0_105 .array/port v0x558f5af37ee0, 105;
v0x558f5af37ee0_106 .array/port v0x558f5af37ee0, 106;
E_0x558f5ad750b0/26 .event edge, v0x558f5af37ee0_103, v0x558f5af37ee0_104, v0x558f5af37ee0_105, v0x558f5af37ee0_106;
v0x558f5af37ee0_107 .array/port v0x558f5af37ee0, 107;
v0x558f5af37ee0_108 .array/port v0x558f5af37ee0, 108;
v0x558f5af37ee0_109 .array/port v0x558f5af37ee0, 109;
v0x558f5af37ee0_110 .array/port v0x558f5af37ee0, 110;
E_0x558f5ad750b0/27 .event edge, v0x558f5af37ee0_107, v0x558f5af37ee0_108, v0x558f5af37ee0_109, v0x558f5af37ee0_110;
v0x558f5af37ee0_111 .array/port v0x558f5af37ee0, 111;
v0x558f5af37ee0_112 .array/port v0x558f5af37ee0, 112;
v0x558f5af37ee0_113 .array/port v0x558f5af37ee0, 113;
v0x558f5af37ee0_114 .array/port v0x558f5af37ee0, 114;
E_0x558f5ad750b0/28 .event edge, v0x558f5af37ee0_111, v0x558f5af37ee0_112, v0x558f5af37ee0_113, v0x558f5af37ee0_114;
v0x558f5af37ee0_115 .array/port v0x558f5af37ee0, 115;
v0x558f5af37ee0_116 .array/port v0x558f5af37ee0, 116;
v0x558f5af37ee0_117 .array/port v0x558f5af37ee0, 117;
v0x558f5af37ee0_118 .array/port v0x558f5af37ee0, 118;
E_0x558f5ad750b0/29 .event edge, v0x558f5af37ee0_115, v0x558f5af37ee0_116, v0x558f5af37ee0_117, v0x558f5af37ee0_118;
v0x558f5af37ee0_119 .array/port v0x558f5af37ee0, 119;
v0x558f5af37ee0_120 .array/port v0x558f5af37ee0, 120;
v0x558f5af37ee0_121 .array/port v0x558f5af37ee0, 121;
v0x558f5af37ee0_122 .array/port v0x558f5af37ee0, 122;
E_0x558f5ad750b0/30 .event edge, v0x558f5af37ee0_119, v0x558f5af37ee0_120, v0x558f5af37ee0_121, v0x558f5af37ee0_122;
v0x558f5af37ee0_123 .array/port v0x558f5af37ee0, 123;
v0x558f5af37ee0_124 .array/port v0x558f5af37ee0, 124;
v0x558f5af37ee0_125 .array/port v0x558f5af37ee0, 125;
v0x558f5af37ee0_126 .array/port v0x558f5af37ee0, 126;
E_0x558f5ad750b0/31 .event edge, v0x558f5af37ee0_123, v0x558f5af37ee0_124, v0x558f5af37ee0_125, v0x558f5af37ee0_126;
v0x558f5af37ee0_127 .array/port v0x558f5af37ee0, 127;
v0x558f5af37ee0_128 .array/port v0x558f5af37ee0, 128;
v0x558f5af37ee0_129 .array/port v0x558f5af37ee0, 129;
v0x558f5af37ee0_130 .array/port v0x558f5af37ee0, 130;
E_0x558f5ad750b0/32 .event edge, v0x558f5af37ee0_127, v0x558f5af37ee0_128, v0x558f5af37ee0_129, v0x558f5af37ee0_130;
v0x558f5af37ee0_131 .array/port v0x558f5af37ee0, 131;
v0x558f5af37ee0_132 .array/port v0x558f5af37ee0, 132;
v0x558f5af37ee0_133 .array/port v0x558f5af37ee0, 133;
v0x558f5af37ee0_134 .array/port v0x558f5af37ee0, 134;
E_0x558f5ad750b0/33 .event edge, v0x558f5af37ee0_131, v0x558f5af37ee0_132, v0x558f5af37ee0_133, v0x558f5af37ee0_134;
v0x558f5af37ee0_135 .array/port v0x558f5af37ee0, 135;
v0x558f5af37ee0_136 .array/port v0x558f5af37ee0, 136;
v0x558f5af37ee0_137 .array/port v0x558f5af37ee0, 137;
v0x558f5af37ee0_138 .array/port v0x558f5af37ee0, 138;
E_0x558f5ad750b0/34 .event edge, v0x558f5af37ee0_135, v0x558f5af37ee0_136, v0x558f5af37ee0_137, v0x558f5af37ee0_138;
v0x558f5af37ee0_139 .array/port v0x558f5af37ee0, 139;
v0x558f5af37ee0_140 .array/port v0x558f5af37ee0, 140;
v0x558f5af37ee0_141 .array/port v0x558f5af37ee0, 141;
v0x558f5af37ee0_142 .array/port v0x558f5af37ee0, 142;
E_0x558f5ad750b0/35 .event edge, v0x558f5af37ee0_139, v0x558f5af37ee0_140, v0x558f5af37ee0_141, v0x558f5af37ee0_142;
v0x558f5af37ee0_143 .array/port v0x558f5af37ee0, 143;
v0x558f5af37ee0_144 .array/port v0x558f5af37ee0, 144;
v0x558f5af37ee0_145 .array/port v0x558f5af37ee0, 145;
v0x558f5af37ee0_146 .array/port v0x558f5af37ee0, 146;
E_0x558f5ad750b0/36 .event edge, v0x558f5af37ee0_143, v0x558f5af37ee0_144, v0x558f5af37ee0_145, v0x558f5af37ee0_146;
v0x558f5af37ee0_147 .array/port v0x558f5af37ee0, 147;
v0x558f5af37ee0_148 .array/port v0x558f5af37ee0, 148;
v0x558f5af37ee0_149 .array/port v0x558f5af37ee0, 149;
v0x558f5af37ee0_150 .array/port v0x558f5af37ee0, 150;
E_0x558f5ad750b0/37 .event edge, v0x558f5af37ee0_147, v0x558f5af37ee0_148, v0x558f5af37ee0_149, v0x558f5af37ee0_150;
v0x558f5af37ee0_151 .array/port v0x558f5af37ee0, 151;
v0x558f5af37ee0_152 .array/port v0x558f5af37ee0, 152;
v0x558f5af37ee0_153 .array/port v0x558f5af37ee0, 153;
v0x558f5af37ee0_154 .array/port v0x558f5af37ee0, 154;
E_0x558f5ad750b0/38 .event edge, v0x558f5af37ee0_151, v0x558f5af37ee0_152, v0x558f5af37ee0_153, v0x558f5af37ee0_154;
v0x558f5af37ee0_155 .array/port v0x558f5af37ee0, 155;
v0x558f5af37ee0_156 .array/port v0x558f5af37ee0, 156;
v0x558f5af37ee0_157 .array/port v0x558f5af37ee0, 157;
v0x558f5af37ee0_158 .array/port v0x558f5af37ee0, 158;
E_0x558f5ad750b0/39 .event edge, v0x558f5af37ee0_155, v0x558f5af37ee0_156, v0x558f5af37ee0_157, v0x558f5af37ee0_158;
v0x558f5af37ee0_159 .array/port v0x558f5af37ee0, 159;
v0x558f5af37ee0_160 .array/port v0x558f5af37ee0, 160;
v0x558f5af37ee0_161 .array/port v0x558f5af37ee0, 161;
v0x558f5af37ee0_162 .array/port v0x558f5af37ee0, 162;
E_0x558f5ad750b0/40 .event edge, v0x558f5af37ee0_159, v0x558f5af37ee0_160, v0x558f5af37ee0_161, v0x558f5af37ee0_162;
v0x558f5af37ee0_163 .array/port v0x558f5af37ee0, 163;
v0x558f5af37ee0_164 .array/port v0x558f5af37ee0, 164;
v0x558f5af37ee0_165 .array/port v0x558f5af37ee0, 165;
v0x558f5af37ee0_166 .array/port v0x558f5af37ee0, 166;
E_0x558f5ad750b0/41 .event edge, v0x558f5af37ee0_163, v0x558f5af37ee0_164, v0x558f5af37ee0_165, v0x558f5af37ee0_166;
v0x558f5af37ee0_167 .array/port v0x558f5af37ee0, 167;
v0x558f5af37ee0_168 .array/port v0x558f5af37ee0, 168;
v0x558f5af37ee0_169 .array/port v0x558f5af37ee0, 169;
v0x558f5af37ee0_170 .array/port v0x558f5af37ee0, 170;
E_0x558f5ad750b0/42 .event edge, v0x558f5af37ee0_167, v0x558f5af37ee0_168, v0x558f5af37ee0_169, v0x558f5af37ee0_170;
v0x558f5af37ee0_171 .array/port v0x558f5af37ee0, 171;
v0x558f5af37ee0_172 .array/port v0x558f5af37ee0, 172;
v0x558f5af37ee0_173 .array/port v0x558f5af37ee0, 173;
v0x558f5af37ee0_174 .array/port v0x558f5af37ee0, 174;
E_0x558f5ad750b0/43 .event edge, v0x558f5af37ee0_171, v0x558f5af37ee0_172, v0x558f5af37ee0_173, v0x558f5af37ee0_174;
v0x558f5af37ee0_175 .array/port v0x558f5af37ee0, 175;
v0x558f5af37ee0_176 .array/port v0x558f5af37ee0, 176;
v0x558f5af37ee0_177 .array/port v0x558f5af37ee0, 177;
v0x558f5af37ee0_178 .array/port v0x558f5af37ee0, 178;
E_0x558f5ad750b0/44 .event edge, v0x558f5af37ee0_175, v0x558f5af37ee0_176, v0x558f5af37ee0_177, v0x558f5af37ee0_178;
v0x558f5af37ee0_179 .array/port v0x558f5af37ee0, 179;
v0x558f5af37ee0_180 .array/port v0x558f5af37ee0, 180;
v0x558f5af37ee0_181 .array/port v0x558f5af37ee0, 181;
v0x558f5af37ee0_182 .array/port v0x558f5af37ee0, 182;
E_0x558f5ad750b0/45 .event edge, v0x558f5af37ee0_179, v0x558f5af37ee0_180, v0x558f5af37ee0_181, v0x558f5af37ee0_182;
v0x558f5af37ee0_183 .array/port v0x558f5af37ee0, 183;
v0x558f5af37ee0_184 .array/port v0x558f5af37ee0, 184;
v0x558f5af37ee0_185 .array/port v0x558f5af37ee0, 185;
v0x558f5af37ee0_186 .array/port v0x558f5af37ee0, 186;
E_0x558f5ad750b0/46 .event edge, v0x558f5af37ee0_183, v0x558f5af37ee0_184, v0x558f5af37ee0_185, v0x558f5af37ee0_186;
v0x558f5af37ee0_187 .array/port v0x558f5af37ee0, 187;
v0x558f5af37ee0_188 .array/port v0x558f5af37ee0, 188;
v0x558f5af37ee0_189 .array/port v0x558f5af37ee0, 189;
v0x558f5af37ee0_190 .array/port v0x558f5af37ee0, 190;
E_0x558f5ad750b0/47 .event edge, v0x558f5af37ee0_187, v0x558f5af37ee0_188, v0x558f5af37ee0_189, v0x558f5af37ee0_190;
v0x558f5af37ee0_191 .array/port v0x558f5af37ee0, 191;
v0x558f5af37ee0_192 .array/port v0x558f5af37ee0, 192;
v0x558f5af37ee0_193 .array/port v0x558f5af37ee0, 193;
v0x558f5af37ee0_194 .array/port v0x558f5af37ee0, 194;
E_0x558f5ad750b0/48 .event edge, v0x558f5af37ee0_191, v0x558f5af37ee0_192, v0x558f5af37ee0_193, v0x558f5af37ee0_194;
v0x558f5af37ee0_195 .array/port v0x558f5af37ee0, 195;
v0x558f5af37ee0_196 .array/port v0x558f5af37ee0, 196;
v0x558f5af37ee0_197 .array/port v0x558f5af37ee0, 197;
v0x558f5af37ee0_198 .array/port v0x558f5af37ee0, 198;
E_0x558f5ad750b0/49 .event edge, v0x558f5af37ee0_195, v0x558f5af37ee0_196, v0x558f5af37ee0_197, v0x558f5af37ee0_198;
v0x558f5af37ee0_199 .array/port v0x558f5af37ee0, 199;
v0x558f5af37ee0_200 .array/port v0x558f5af37ee0, 200;
v0x558f5af37ee0_201 .array/port v0x558f5af37ee0, 201;
v0x558f5af37ee0_202 .array/port v0x558f5af37ee0, 202;
E_0x558f5ad750b0/50 .event edge, v0x558f5af37ee0_199, v0x558f5af37ee0_200, v0x558f5af37ee0_201, v0x558f5af37ee0_202;
v0x558f5af37ee0_203 .array/port v0x558f5af37ee0, 203;
v0x558f5af37ee0_204 .array/port v0x558f5af37ee0, 204;
v0x558f5af37ee0_205 .array/port v0x558f5af37ee0, 205;
v0x558f5af37ee0_206 .array/port v0x558f5af37ee0, 206;
E_0x558f5ad750b0/51 .event edge, v0x558f5af37ee0_203, v0x558f5af37ee0_204, v0x558f5af37ee0_205, v0x558f5af37ee0_206;
v0x558f5af37ee0_207 .array/port v0x558f5af37ee0, 207;
v0x558f5af37ee0_208 .array/port v0x558f5af37ee0, 208;
v0x558f5af37ee0_209 .array/port v0x558f5af37ee0, 209;
v0x558f5af37ee0_210 .array/port v0x558f5af37ee0, 210;
E_0x558f5ad750b0/52 .event edge, v0x558f5af37ee0_207, v0x558f5af37ee0_208, v0x558f5af37ee0_209, v0x558f5af37ee0_210;
v0x558f5af37ee0_211 .array/port v0x558f5af37ee0, 211;
v0x558f5af37ee0_212 .array/port v0x558f5af37ee0, 212;
v0x558f5af37ee0_213 .array/port v0x558f5af37ee0, 213;
v0x558f5af37ee0_214 .array/port v0x558f5af37ee0, 214;
E_0x558f5ad750b0/53 .event edge, v0x558f5af37ee0_211, v0x558f5af37ee0_212, v0x558f5af37ee0_213, v0x558f5af37ee0_214;
v0x558f5af37ee0_215 .array/port v0x558f5af37ee0, 215;
v0x558f5af37ee0_216 .array/port v0x558f5af37ee0, 216;
v0x558f5af37ee0_217 .array/port v0x558f5af37ee0, 217;
v0x558f5af37ee0_218 .array/port v0x558f5af37ee0, 218;
E_0x558f5ad750b0/54 .event edge, v0x558f5af37ee0_215, v0x558f5af37ee0_216, v0x558f5af37ee0_217, v0x558f5af37ee0_218;
v0x558f5af37ee0_219 .array/port v0x558f5af37ee0, 219;
v0x558f5af37ee0_220 .array/port v0x558f5af37ee0, 220;
v0x558f5af37ee0_221 .array/port v0x558f5af37ee0, 221;
v0x558f5af37ee0_222 .array/port v0x558f5af37ee0, 222;
E_0x558f5ad750b0/55 .event edge, v0x558f5af37ee0_219, v0x558f5af37ee0_220, v0x558f5af37ee0_221, v0x558f5af37ee0_222;
v0x558f5af37ee0_223 .array/port v0x558f5af37ee0, 223;
v0x558f5af37ee0_224 .array/port v0x558f5af37ee0, 224;
v0x558f5af37ee0_225 .array/port v0x558f5af37ee0, 225;
v0x558f5af37ee0_226 .array/port v0x558f5af37ee0, 226;
E_0x558f5ad750b0/56 .event edge, v0x558f5af37ee0_223, v0x558f5af37ee0_224, v0x558f5af37ee0_225, v0x558f5af37ee0_226;
v0x558f5af37ee0_227 .array/port v0x558f5af37ee0, 227;
v0x558f5af37ee0_228 .array/port v0x558f5af37ee0, 228;
v0x558f5af37ee0_229 .array/port v0x558f5af37ee0, 229;
v0x558f5af37ee0_230 .array/port v0x558f5af37ee0, 230;
E_0x558f5ad750b0/57 .event edge, v0x558f5af37ee0_227, v0x558f5af37ee0_228, v0x558f5af37ee0_229, v0x558f5af37ee0_230;
v0x558f5af37ee0_231 .array/port v0x558f5af37ee0, 231;
v0x558f5af37ee0_232 .array/port v0x558f5af37ee0, 232;
v0x558f5af37ee0_233 .array/port v0x558f5af37ee0, 233;
v0x558f5af37ee0_234 .array/port v0x558f5af37ee0, 234;
E_0x558f5ad750b0/58 .event edge, v0x558f5af37ee0_231, v0x558f5af37ee0_232, v0x558f5af37ee0_233, v0x558f5af37ee0_234;
v0x558f5af37ee0_235 .array/port v0x558f5af37ee0, 235;
v0x558f5af37ee0_236 .array/port v0x558f5af37ee0, 236;
v0x558f5af37ee0_237 .array/port v0x558f5af37ee0, 237;
v0x558f5af37ee0_238 .array/port v0x558f5af37ee0, 238;
E_0x558f5ad750b0/59 .event edge, v0x558f5af37ee0_235, v0x558f5af37ee0_236, v0x558f5af37ee0_237, v0x558f5af37ee0_238;
v0x558f5af37ee0_239 .array/port v0x558f5af37ee0, 239;
v0x558f5af37ee0_240 .array/port v0x558f5af37ee0, 240;
v0x558f5af37ee0_241 .array/port v0x558f5af37ee0, 241;
v0x558f5af37ee0_242 .array/port v0x558f5af37ee0, 242;
E_0x558f5ad750b0/60 .event edge, v0x558f5af37ee0_239, v0x558f5af37ee0_240, v0x558f5af37ee0_241, v0x558f5af37ee0_242;
v0x558f5af37ee0_243 .array/port v0x558f5af37ee0, 243;
v0x558f5af37ee0_244 .array/port v0x558f5af37ee0, 244;
v0x558f5af37ee0_245 .array/port v0x558f5af37ee0, 245;
v0x558f5af37ee0_246 .array/port v0x558f5af37ee0, 246;
E_0x558f5ad750b0/61 .event edge, v0x558f5af37ee0_243, v0x558f5af37ee0_244, v0x558f5af37ee0_245, v0x558f5af37ee0_246;
v0x558f5af37ee0_247 .array/port v0x558f5af37ee0, 247;
v0x558f5af37ee0_248 .array/port v0x558f5af37ee0, 248;
v0x558f5af37ee0_249 .array/port v0x558f5af37ee0, 249;
v0x558f5af37ee0_250 .array/port v0x558f5af37ee0, 250;
E_0x558f5ad750b0/62 .event edge, v0x558f5af37ee0_247, v0x558f5af37ee0_248, v0x558f5af37ee0_249, v0x558f5af37ee0_250;
v0x558f5af37ee0_251 .array/port v0x558f5af37ee0, 251;
v0x558f5af37ee0_252 .array/port v0x558f5af37ee0, 252;
v0x558f5af37ee0_253 .array/port v0x558f5af37ee0, 253;
v0x558f5af37ee0_254 .array/port v0x558f5af37ee0, 254;
E_0x558f5ad750b0/63 .event edge, v0x558f5af37ee0_251, v0x558f5af37ee0_252, v0x558f5af37ee0_253, v0x558f5af37ee0_254;
v0x558f5af37ee0_255 .array/port v0x558f5af37ee0, 255;
v0x558f5af37ee0_256 .array/port v0x558f5af37ee0, 256;
v0x558f5af37ee0_257 .array/port v0x558f5af37ee0, 257;
v0x558f5af37ee0_258 .array/port v0x558f5af37ee0, 258;
E_0x558f5ad750b0/64 .event edge, v0x558f5af37ee0_255, v0x558f5af37ee0_256, v0x558f5af37ee0_257, v0x558f5af37ee0_258;
v0x558f5af37ee0_259 .array/port v0x558f5af37ee0, 259;
v0x558f5af37ee0_260 .array/port v0x558f5af37ee0, 260;
v0x558f5af37ee0_261 .array/port v0x558f5af37ee0, 261;
v0x558f5af37ee0_262 .array/port v0x558f5af37ee0, 262;
E_0x558f5ad750b0/65 .event edge, v0x558f5af37ee0_259, v0x558f5af37ee0_260, v0x558f5af37ee0_261, v0x558f5af37ee0_262;
v0x558f5af37ee0_263 .array/port v0x558f5af37ee0, 263;
v0x558f5af37ee0_264 .array/port v0x558f5af37ee0, 264;
v0x558f5af37ee0_265 .array/port v0x558f5af37ee0, 265;
v0x558f5af37ee0_266 .array/port v0x558f5af37ee0, 266;
E_0x558f5ad750b0/66 .event edge, v0x558f5af37ee0_263, v0x558f5af37ee0_264, v0x558f5af37ee0_265, v0x558f5af37ee0_266;
v0x558f5af37ee0_267 .array/port v0x558f5af37ee0, 267;
v0x558f5af37ee0_268 .array/port v0x558f5af37ee0, 268;
v0x558f5af37ee0_269 .array/port v0x558f5af37ee0, 269;
v0x558f5af37ee0_270 .array/port v0x558f5af37ee0, 270;
E_0x558f5ad750b0/67 .event edge, v0x558f5af37ee0_267, v0x558f5af37ee0_268, v0x558f5af37ee0_269, v0x558f5af37ee0_270;
v0x558f5af37ee0_271 .array/port v0x558f5af37ee0, 271;
v0x558f5af37ee0_272 .array/port v0x558f5af37ee0, 272;
v0x558f5af37ee0_273 .array/port v0x558f5af37ee0, 273;
v0x558f5af37ee0_274 .array/port v0x558f5af37ee0, 274;
E_0x558f5ad750b0/68 .event edge, v0x558f5af37ee0_271, v0x558f5af37ee0_272, v0x558f5af37ee0_273, v0x558f5af37ee0_274;
v0x558f5af37ee0_275 .array/port v0x558f5af37ee0, 275;
v0x558f5af37ee0_276 .array/port v0x558f5af37ee0, 276;
v0x558f5af37ee0_277 .array/port v0x558f5af37ee0, 277;
v0x558f5af37ee0_278 .array/port v0x558f5af37ee0, 278;
E_0x558f5ad750b0/69 .event edge, v0x558f5af37ee0_275, v0x558f5af37ee0_276, v0x558f5af37ee0_277, v0x558f5af37ee0_278;
v0x558f5af37ee0_279 .array/port v0x558f5af37ee0, 279;
v0x558f5af37ee0_280 .array/port v0x558f5af37ee0, 280;
v0x558f5af37ee0_281 .array/port v0x558f5af37ee0, 281;
v0x558f5af37ee0_282 .array/port v0x558f5af37ee0, 282;
E_0x558f5ad750b0/70 .event edge, v0x558f5af37ee0_279, v0x558f5af37ee0_280, v0x558f5af37ee0_281, v0x558f5af37ee0_282;
v0x558f5af37ee0_283 .array/port v0x558f5af37ee0, 283;
v0x558f5af37ee0_284 .array/port v0x558f5af37ee0, 284;
v0x558f5af37ee0_285 .array/port v0x558f5af37ee0, 285;
v0x558f5af37ee0_286 .array/port v0x558f5af37ee0, 286;
E_0x558f5ad750b0/71 .event edge, v0x558f5af37ee0_283, v0x558f5af37ee0_284, v0x558f5af37ee0_285, v0x558f5af37ee0_286;
v0x558f5af37ee0_287 .array/port v0x558f5af37ee0, 287;
v0x558f5af37ee0_288 .array/port v0x558f5af37ee0, 288;
v0x558f5af37ee0_289 .array/port v0x558f5af37ee0, 289;
v0x558f5af37ee0_290 .array/port v0x558f5af37ee0, 290;
E_0x558f5ad750b0/72 .event edge, v0x558f5af37ee0_287, v0x558f5af37ee0_288, v0x558f5af37ee0_289, v0x558f5af37ee0_290;
v0x558f5af37ee0_291 .array/port v0x558f5af37ee0, 291;
v0x558f5af37ee0_292 .array/port v0x558f5af37ee0, 292;
v0x558f5af37ee0_293 .array/port v0x558f5af37ee0, 293;
v0x558f5af37ee0_294 .array/port v0x558f5af37ee0, 294;
E_0x558f5ad750b0/73 .event edge, v0x558f5af37ee0_291, v0x558f5af37ee0_292, v0x558f5af37ee0_293, v0x558f5af37ee0_294;
v0x558f5af37ee0_295 .array/port v0x558f5af37ee0, 295;
v0x558f5af37ee0_296 .array/port v0x558f5af37ee0, 296;
v0x558f5af37ee0_297 .array/port v0x558f5af37ee0, 297;
v0x558f5af37ee0_298 .array/port v0x558f5af37ee0, 298;
E_0x558f5ad750b0/74 .event edge, v0x558f5af37ee0_295, v0x558f5af37ee0_296, v0x558f5af37ee0_297, v0x558f5af37ee0_298;
v0x558f5af37ee0_299 .array/port v0x558f5af37ee0, 299;
v0x558f5af37ee0_300 .array/port v0x558f5af37ee0, 300;
v0x558f5af37ee0_301 .array/port v0x558f5af37ee0, 301;
v0x558f5af37ee0_302 .array/port v0x558f5af37ee0, 302;
E_0x558f5ad750b0/75 .event edge, v0x558f5af37ee0_299, v0x558f5af37ee0_300, v0x558f5af37ee0_301, v0x558f5af37ee0_302;
v0x558f5af37ee0_303 .array/port v0x558f5af37ee0, 303;
v0x558f5af37ee0_304 .array/port v0x558f5af37ee0, 304;
v0x558f5af37ee0_305 .array/port v0x558f5af37ee0, 305;
v0x558f5af37ee0_306 .array/port v0x558f5af37ee0, 306;
E_0x558f5ad750b0/76 .event edge, v0x558f5af37ee0_303, v0x558f5af37ee0_304, v0x558f5af37ee0_305, v0x558f5af37ee0_306;
v0x558f5af37ee0_307 .array/port v0x558f5af37ee0, 307;
v0x558f5af37ee0_308 .array/port v0x558f5af37ee0, 308;
v0x558f5af37ee0_309 .array/port v0x558f5af37ee0, 309;
v0x558f5af37ee0_310 .array/port v0x558f5af37ee0, 310;
E_0x558f5ad750b0/77 .event edge, v0x558f5af37ee0_307, v0x558f5af37ee0_308, v0x558f5af37ee0_309, v0x558f5af37ee0_310;
v0x558f5af37ee0_311 .array/port v0x558f5af37ee0, 311;
v0x558f5af37ee0_312 .array/port v0x558f5af37ee0, 312;
v0x558f5af37ee0_313 .array/port v0x558f5af37ee0, 313;
v0x558f5af37ee0_314 .array/port v0x558f5af37ee0, 314;
E_0x558f5ad750b0/78 .event edge, v0x558f5af37ee0_311, v0x558f5af37ee0_312, v0x558f5af37ee0_313, v0x558f5af37ee0_314;
v0x558f5af37ee0_315 .array/port v0x558f5af37ee0, 315;
v0x558f5af37ee0_316 .array/port v0x558f5af37ee0, 316;
v0x558f5af37ee0_317 .array/port v0x558f5af37ee0, 317;
v0x558f5af37ee0_318 .array/port v0x558f5af37ee0, 318;
E_0x558f5ad750b0/79 .event edge, v0x558f5af37ee0_315, v0x558f5af37ee0_316, v0x558f5af37ee0_317, v0x558f5af37ee0_318;
v0x558f5af37ee0_319 .array/port v0x558f5af37ee0, 319;
v0x558f5af37ee0_320 .array/port v0x558f5af37ee0, 320;
v0x558f5af37ee0_321 .array/port v0x558f5af37ee0, 321;
v0x558f5af37ee0_322 .array/port v0x558f5af37ee0, 322;
E_0x558f5ad750b0/80 .event edge, v0x558f5af37ee0_319, v0x558f5af37ee0_320, v0x558f5af37ee0_321, v0x558f5af37ee0_322;
v0x558f5af37ee0_323 .array/port v0x558f5af37ee0, 323;
v0x558f5af37ee0_324 .array/port v0x558f5af37ee0, 324;
v0x558f5af37ee0_325 .array/port v0x558f5af37ee0, 325;
v0x558f5af37ee0_326 .array/port v0x558f5af37ee0, 326;
E_0x558f5ad750b0/81 .event edge, v0x558f5af37ee0_323, v0x558f5af37ee0_324, v0x558f5af37ee0_325, v0x558f5af37ee0_326;
v0x558f5af37ee0_327 .array/port v0x558f5af37ee0, 327;
v0x558f5af37ee0_328 .array/port v0x558f5af37ee0, 328;
v0x558f5af37ee0_329 .array/port v0x558f5af37ee0, 329;
v0x558f5af37ee0_330 .array/port v0x558f5af37ee0, 330;
E_0x558f5ad750b0/82 .event edge, v0x558f5af37ee0_327, v0x558f5af37ee0_328, v0x558f5af37ee0_329, v0x558f5af37ee0_330;
v0x558f5af37ee0_331 .array/port v0x558f5af37ee0, 331;
v0x558f5af37ee0_332 .array/port v0x558f5af37ee0, 332;
v0x558f5af37ee0_333 .array/port v0x558f5af37ee0, 333;
v0x558f5af37ee0_334 .array/port v0x558f5af37ee0, 334;
E_0x558f5ad750b0/83 .event edge, v0x558f5af37ee0_331, v0x558f5af37ee0_332, v0x558f5af37ee0_333, v0x558f5af37ee0_334;
v0x558f5af37ee0_335 .array/port v0x558f5af37ee0, 335;
v0x558f5af37ee0_336 .array/port v0x558f5af37ee0, 336;
v0x558f5af37ee0_337 .array/port v0x558f5af37ee0, 337;
v0x558f5af37ee0_338 .array/port v0x558f5af37ee0, 338;
E_0x558f5ad750b0/84 .event edge, v0x558f5af37ee0_335, v0x558f5af37ee0_336, v0x558f5af37ee0_337, v0x558f5af37ee0_338;
v0x558f5af37ee0_339 .array/port v0x558f5af37ee0, 339;
v0x558f5af37ee0_340 .array/port v0x558f5af37ee0, 340;
v0x558f5af37ee0_341 .array/port v0x558f5af37ee0, 341;
v0x558f5af37ee0_342 .array/port v0x558f5af37ee0, 342;
E_0x558f5ad750b0/85 .event edge, v0x558f5af37ee0_339, v0x558f5af37ee0_340, v0x558f5af37ee0_341, v0x558f5af37ee0_342;
v0x558f5af37ee0_343 .array/port v0x558f5af37ee0, 343;
v0x558f5af37ee0_344 .array/port v0x558f5af37ee0, 344;
v0x558f5af37ee0_345 .array/port v0x558f5af37ee0, 345;
v0x558f5af37ee0_346 .array/port v0x558f5af37ee0, 346;
E_0x558f5ad750b0/86 .event edge, v0x558f5af37ee0_343, v0x558f5af37ee0_344, v0x558f5af37ee0_345, v0x558f5af37ee0_346;
v0x558f5af37ee0_347 .array/port v0x558f5af37ee0, 347;
v0x558f5af37ee0_348 .array/port v0x558f5af37ee0, 348;
v0x558f5af37ee0_349 .array/port v0x558f5af37ee0, 349;
v0x558f5af37ee0_350 .array/port v0x558f5af37ee0, 350;
E_0x558f5ad750b0/87 .event edge, v0x558f5af37ee0_347, v0x558f5af37ee0_348, v0x558f5af37ee0_349, v0x558f5af37ee0_350;
v0x558f5af37ee0_351 .array/port v0x558f5af37ee0, 351;
v0x558f5af37ee0_352 .array/port v0x558f5af37ee0, 352;
v0x558f5af37ee0_353 .array/port v0x558f5af37ee0, 353;
v0x558f5af37ee0_354 .array/port v0x558f5af37ee0, 354;
E_0x558f5ad750b0/88 .event edge, v0x558f5af37ee0_351, v0x558f5af37ee0_352, v0x558f5af37ee0_353, v0x558f5af37ee0_354;
v0x558f5af37ee0_355 .array/port v0x558f5af37ee0, 355;
v0x558f5af37ee0_356 .array/port v0x558f5af37ee0, 356;
v0x558f5af37ee0_357 .array/port v0x558f5af37ee0, 357;
v0x558f5af37ee0_358 .array/port v0x558f5af37ee0, 358;
E_0x558f5ad750b0/89 .event edge, v0x558f5af37ee0_355, v0x558f5af37ee0_356, v0x558f5af37ee0_357, v0x558f5af37ee0_358;
v0x558f5af37ee0_359 .array/port v0x558f5af37ee0, 359;
v0x558f5af37ee0_360 .array/port v0x558f5af37ee0, 360;
v0x558f5af37ee0_361 .array/port v0x558f5af37ee0, 361;
v0x558f5af37ee0_362 .array/port v0x558f5af37ee0, 362;
E_0x558f5ad750b0/90 .event edge, v0x558f5af37ee0_359, v0x558f5af37ee0_360, v0x558f5af37ee0_361, v0x558f5af37ee0_362;
v0x558f5af37ee0_363 .array/port v0x558f5af37ee0, 363;
v0x558f5af37ee0_364 .array/port v0x558f5af37ee0, 364;
v0x558f5af37ee0_365 .array/port v0x558f5af37ee0, 365;
v0x558f5af37ee0_366 .array/port v0x558f5af37ee0, 366;
E_0x558f5ad750b0/91 .event edge, v0x558f5af37ee0_363, v0x558f5af37ee0_364, v0x558f5af37ee0_365, v0x558f5af37ee0_366;
v0x558f5af37ee0_367 .array/port v0x558f5af37ee0, 367;
v0x558f5af37ee0_368 .array/port v0x558f5af37ee0, 368;
v0x558f5af37ee0_369 .array/port v0x558f5af37ee0, 369;
v0x558f5af37ee0_370 .array/port v0x558f5af37ee0, 370;
E_0x558f5ad750b0/92 .event edge, v0x558f5af37ee0_367, v0x558f5af37ee0_368, v0x558f5af37ee0_369, v0x558f5af37ee0_370;
v0x558f5af37ee0_371 .array/port v0x558f5af37ee0, 371;
v0x558f5af37ee0_372 .array/port v0x558f5af37ee0, 372;
v0x558f5af37ee0_373 .array/port v0x558f5af37ee0, 373;
v0x558f5af37ee0_374 .array/port v0x558f5af37ee0, 374;
E_0x558f5ad750b0/93 .event edge, v0x558f5af37ee0_371, v0x558f5af37ee0_372, v0x558f5af37ee0_373, v0x558f5af37ee0_374;
v0x558f5af37ee0_375 .array/port v0x558f5af37ee0, 375;
v0x558f5af37ee0_376 .array/port v0x558f5af37ee0, 376;
v0x558f5af37ee0_377 .array/port v0x558f5af37ee0, 377;
v0x558f5af37ee0_378 .array/port v0x558f5af37ee0, 378;
E_0x558f5ad750b0/94 .event edge, v0x558f5af37ee0_375, v0x558f5af37ee0_376, v0x558f5af37ee0_377, v0x558f5af37ee0_378;
v0x558f5af37ee0_379 .array/port v0x558f5af37ee0, 379;
v0x558f5af37ee0_380 .array/port v0x558f5af37ee0, 380;
v0x558f5af37ee0_381 .array/port v0x558f5af37ee0, 381;
v0x558f5af37ee0_382 .array/port v0x558f5af37ee0, 382;
E_0x558f5ad750b0/95 .event edge, v0x558f5af37ee0_379, v0x558f5af37ee0_380, v0x558f5af37ee0_381, v0x558f5af37ee0_382;
v0x558f5af37ee0_383 .array/port v0x558f5af37ee0, 383;
v0x558f5af37ee0_384 .array/port v0x558f5af37ee0, 384;
v0x558f5af37ee0_385 .array/port v0x558f5af37ee0, 385;
v0x558f5af37ee0_386 .array/port v0x558f5af37ee0, 386;
E_0x558f5ad750b0/96 .event edge, v0x558f5af37ee0_383, v0x558f5af37ee0_384, v0x558f5af37ee0_385, v0x558f5af37ee0_386;
v0x558f5af37ee0_387 .array/port v0x558f5af37ee0, 387;
v0x558f5af37ee0_388 .array/port v0x558f5af37ee0, 388;
v0x558f5af37ee0_389 .array/port v0x558f5af37ee0, 389;
v0x558f5af37ee0_390 .array/port v0x558f5af37ee0, 390;
E_0x558f5ad750b0/97 .event edge, v0x558f5af37ee0_387, v0x558f5af37ee0_388, v0x558f5af37ee0_389, v0x558f5af37ee0_390;
v0x558f5af37ee0_391 .array/port v0x558f5af37ee0, 391;
v0x558f5af37ee0_392 .array/port v0x558f5af37ee0, 392;
v0x558f5af37ee0_393 .array/port v0x558f5af37ee0, 393;
v0x558f5af37ee0_394 .array/port v0x558f5af37ee0, 394;
E_0x558f5ad750b0/98 .event edge, v0x558f5af37ee0_391, v0x558f5af37ee0_392, v0x558f5af37ee0_393, v0x558f5af37ee0_394;
v0x558f5af37ee0_395 .array/port v0x558f5af37ee0, 395;
v0x558f5af37ee0_396 .array/port v0x558f5af37ee0, 396;
v0x558f5af37ee0_397 .array/port v0x558f5af37ee0, 397;
v0x558f5af37ee0_398 .array/port v0x558f5af37ee0, 398;
E_0x558f5ad750b0/99 .event edge, v0x558f5af37ee0_395, v0x558f5af37ee0_396, v0x558f5af37ee0_397, v0x558f5af37ee0_398;
v0x558f5af37ee0_399 .array/port v0x558f5af37ee0, 399;
v0x558f5af37ee0_400 .array/port v0x558f5af37ee0, 400;
v0x558f5af37ee0_401 .array/port v0x558f5af37ee0, 401;
v0x558f5af37ee0_402 .array/port v0x558f5af37ee0, 402;
E_0x558f5ad750b0/100 .event edge, v0x558f5af37ee0_399, v0x558f5af37ee0_400, v0x558f5af37ee0_401, v0x558f5af37ee0_402;
v0x558f5af37ee0_403 .array/port v0x558f5af37ee0, 403;
v0x558f5af37ee0_404 .array/port v0x558f5af37ee0, 404;
v0x558f5af37ee0_405 .array/port v0x558f5af37ee0, 405;
v0x558f5af37ee0_406 .array/port v0x558f5af37ee0, 406;
E_0x558f5ad750b0/101 .event edge, v0x558f5af37ee0_403, v0x558f5af37ee0_404, v0x558f5af37ee0_405, v0x558f5af37ee0_406;
v0x558f5af37ee0_407 .array/port v0x558f5af37ee0, 407;
v0x558f5af37ee0_408 .array/port v0x558f5af37ee0, 408;
v0x558f5af37ee0_409 .array/port v0x558f5af37ee0, 409;
v0x558f5af37ee0_410 .array/port v0x558f5af37ee0, 410;
E_0x558f5ad750b0/102 .event edge, v0x558f5af37ee0_407, v0x558f5af37ee0_408, v0x558f5af37ee0_409, v0x558f5af37ee0_410;
v0x558f5af37ee0_411 .array/port v0x558f5af37ee0, 411;
v0x558f5af37ee0_412 .array/port v0x558f5af37ee0, 412;
v0x558f5af37ee0_413 .array/port v0x558f5af37ee0, 413;
v0x558f5af37ee0_414 .array/port v0x558f5af37ee0, 414;
E_0x558f5ad750b0/103 .event edge, v0x558f5af37ee0_411, v0x558f5af37ee0_412, v0x558f5af37ee0_413, v0x558f5af37ee0_414;
v0x558f5af37ee0_415 .array/port v0x558f5af37ee0, 415;
v0x558f5af37ee0_416 .array/port v0x558f5af37ee0, 416;
v0x558f5af37ee0_417 .array/port v0x558f5af37ee0, 417;
v0x558f5af37ee0_418 .array/port v0x558f5af37ee0, 418;
E_0x558f5ad750b0/104 .event edge, v0x558f5af37ee0_415, v0x558f5af37ee0_416, v0x558f5af37ee0_417, v0x558f5af37ee0_418;
v0x558f5af37ee0_419 .array/port v0x558f5af37ee0, 419;
v0x558f5af37ee0_420 .array/port v0x558f5af37ee0, 420;
v0x558f5af37ee0_421 .array/port v0x558f5af37ee0, 421;
v0x558f5af37ee0_422 .array/port v0x558f5af37ee0, 422;
E_0x558f5ad750b0/105 .event edge, v0x558f5af37ee0_419, v0x558f5af37ee0_420, v0x558f5af37ee0_421, v0x558f5af37ee0_422;
v0x558f5af37ee0_423 .array/port v0x558f5af37ee0, 423;
v0x558f5af37ee0_424 .array/port v0x558f5af37ee0, 424;
v0x558f5af37ee0_425 .array/port v0x558f5af37ee0, 425;
v0x558f5af37ee0_426 .array/port v0x558f5af37ee0, 426;
E_0x558f5ad750b0/106 .event edge, v0x558f5af37ee0_423, v0x558f5af37ee0_424, v0x558f5af37ee0_425, v0x558f5af37ee0_426;
v0x558f5af37ee0_427 .array/port v0x558f5af37ee0, 427;
v0x558f5af37ee0_428 .array/port v0x558f5af37ee0, 428;
v0x558f5af37ee0_429 .array/port v0x558f5af37ee0, 429;
v0x558f5af37ee0_430 .array/port v0x558f5af37ee0, 430;
E_0x558f5ad750b0/107 .event edge, v0x558f5af37ee0_427, v0x558f5af37ee0_428, v0x558f5af37ee0_429, v0x558f5af37ee0_430;
v0x558f5af37ee0_431 .array/port v0x558f5af37ee0, 431;
v0x558f5af37ee0_432 .array/port v0x558f5af37ee0, 432;
v0x558f5af37ee0_433 .array/port v0x558f5af37ee0, 433;
v0x558f5af37ee0_434 .array/port v0x558f5af37ee0, 434;
E_0x558f5ad750b0/108 .event edge, v0x558f5af37ee0_431, v0x558f5af37ee0_432, v0x558f5af37ee0_433, v0x558f5af37ee0_434;
v0x558f5af37ee0_435 .array/port v0x558f5af37ee0, 435;
v0x558f5af37ee0_436 .array/port v0x558f5af37ee0, 436;
v0x558f5af37ee0_437 .array/port v0x558f5af37ee0, 437;
v0x558f5af37ee0_438 .array/port v0x558f5af37ee0, 438;
E_0x558f5ad750b0/109 .event edge, v0x558f5af37ee0_435, v0x558f5af37ee0_436, v0x558f5af37ee0_437, v0x558f5af37ee0_438;
v0x558f5af37ee0_439 .array/port v0x558f5af37ee0, 439;
v0x558f5af37ee0_440 .array/port v0x558f5af37ee0, 440;
v0x558f5af37ee0_441 .array/port v0x558f5af37ee0, 441;
v0x558f5af37ee0_442 .array/port v0x558f5af37ee0, 442;
E_0x558f5ad750b0/110 .event edge, v0x558f5af37ee0_439, v0x558f5af37ee0_440, v0x558f5af37ee0_441, v0x558f5af37ee0_442;
v0x558f5af37ee0_443 .array/port v0x558f5af37ee0, 443;
v0x558f5af37ee0_444 .array/port v0x558f5af37ee0, 444;
v0x558f5af37ee0_445 .array/port v0x558f5af37ee0, 445;
v0x558f5af37ee0_446 .array/port v0x558f5af37ee0, 446;
E_0x558f5ad750b0/111 .event edge, v0x558f5af37ee0_443, v0x558f5af37ee0_444, v0x558f5af37ee0_445, v0x558f5af37ee0_446;
v0x558f5af37ee0_447 .array/port v0x558f5af37ee0, 447;
v0x558f5af37ee0_448 .array/port v0x558f5af37ee0, 448;
v0x558f5af37ee0_449 .array/port v0x558f5af37ee0, 449;
v0x558f5af37ee0_450 .array/port v0x558f5af37ee0, 450;
E_0x558f5ad750b0/112 .event edge, v0x558f5af37ee0_447, v0x558f5af37ee0_448, v0x558f5af37ee0_449, v0x558f5af37ee0_450;
v0x558f5af37ee0_451 .array/port v0x558f5af37ee0, 451;
v0x558f5af37ee0_452 .array/port v0x558f5af37ee0, 452;
v0x558f5af37ee0_453 .array/port v0x558f5af37ee0, 453;
v0x558f5af37ee0_454 .array/port v0x558f5af37ee0, 454;
E_0x558f5ad750b0/113 .event edge, v0x558f5af37ee0_451, v0x558f5af37ee0_452, v0x558f5af37ee0_453, v0x558f5af37ee0_454;
v0x558f5af37ee0_455 .array/port v0x558f5af37ee0, 455;
v0x558f5af37ee0_456 .array/port v0x558f5af37ee0, 456;
v0x558f5af37ee0_457 .array/port v0x558f5af37ee0, 457;
v0x558f5af37ee0_458 .array/port v0x558f5af37ee0, 458;
E_0x558f5ad750b0/114 .event edge, v0x558f5af37ee0_455, v0x558f5af37ee0_456, v0x558f5af37ee0_457, v0x558f5af37ee0_458;
v0x558f5af37ee0_459 .array/port v0x558f5af37ee0, 459;
v0x558f5af37ee0_460 .array/port v0x558f5af37ee0, 460;
v0x558f5af37ee0_461 .array/port v0x558f5af37ee0, 461;
v0x558f5af37ee0_462 .array/port v0x558f5af37ee0, 462;
E_0x558f5ad750b0/115 .event edge, v0x558f5af37ee0_459, v0x558f5af37ee0_460, v0x558f5af37ee0_461, v0x558f5af37ee0_462;
v0x558f5af37ee0_463 .array/port v0x558f5af37ee0, 463;
v0x558f5af37ee0_464 .array/port v0x558f5af37ee0, 464;
v0x558f5af37ee0_465 .array/port v0x558f5af37ee0, 465;
v0x558f5af37ee0_466 .array/port v0x558f5af37ee0, 466;
E_0x558f5ad750b0/116 .event edge, v0x558f5af37ee0_463, v0x558f5af37ee0_464, v0x558f5af37ee0_465, v0x558f5af37ee0_466;
v0x558f5af37ee0_467 .array/port v0x558f5af37ee0, 467;
v0x558f5af37ee0_468 .array/port v0x558f5af37ee0, 468;
v0x558f5af37ee0_469 .array/port v0x558f5af37ee0, 469;
v0x558f5af37ee0_470 .array/port v0x558f5af37ee0, 470;
E_0x558f5ad750b0/117 .event edge, v0x558f5af37ee0_467, v0x558f5af37ee0_468, v0x558f5af37ee0_469, v0x558f5af37ee0_470;
v0x558f5af37ee0_471 .array/port v0x558f5af37ee0, 471;
v0x558f5af37ee0_472 .array/port v0x558f5af37ee0, 472;
v0x558f5af37ee0_473 .array/port v0x558f5af37ee0, 473;
v0x558f5af37ee0_474 .array/port v0x558f5af37ee0, 474;
E_0x558f5ad750b0/118 .event edge, v0x558f5af37ee0_471, v0x558f5af37ee0_472, v0x558f5af37ee0_473, v0x558f5af37ee0_474;
v0x558f5af37ee0_475 .array/port v0x558f5af37ee0, 475;
v0x558f5af37ee0_476 .array/port v0x558f5af37ee0, 476;
v0x558f5af37ee0_477 .array/port v0x558f5af37ee0, 477;
v0x558f5af37ee0_478 .array/port v0x558f5af37ee0, 478;
E_0x558f5ad750b0/119 .event edge, v0x558f5af37ee0_475, v0x558f5af37ee0_476, v0x558f5af37ee0_477, v0x558f5af37ee0_478;
v0x558f5af37ee0_479 .array/port v0x558f5af37ee0, 479;
v0x558f5af37ee0_480 .array/port v0x558f5af37ee0, 480;
v0x558f5af37ee0_481 .array/port v0x558f5af37ee0, 481;
v0x558f5af37ee0_482 .array/port v0x558f5af37ee0, 482;
E_0x558f5ad750b0/120 .event edge, v0x558f5af37ee0_479, v0x558f5af37ee0_480, v0x558f5af37ee0_481, v0x558f5af37ee0_482;
v0x558f5af37ee0_483 .array/port v0x558f5af37ee0, 483;
v0x558f5af37ee0_484 .array/port v0x558f5af37ee0, 484;
v0x558f5af37ee0_485 .array/port v0x558f5af37ee0, 485;
v0x558f5af37ee0_486 .array/port v0x558f5af37ee0, 486;
E_0x558f5ad750b0/121 .event edge, v0x558f5af37ee0_483, v0x558f5af37ee0_484, v0x558f5af37ee0_485, v0x558f5af37ee0_486;
v0x558f5af37ee0_487 .array/port v0x558f5af37ee0, 487;
v0x558f5af37ee0_488 .array/port v0x558f5af37ee0, 488;
v0x558f5af37ee0_489 .array/port v0x558f5af37ee0, 489;
v0x558f5af37ee0_490 .array/port v0x558f5af37ee0, 490;
E_0x558f5ad750b0/122 .event edge, v0x558f5af37ee0_487, v0x558f5af37ee0_488, v0x558f5af37ee0_489, v0x558f5af37ee0_490;
v0x558f5af37ee0_491 .array/port v0x558f5af37ee0, 491;
v0x558f5af37ee0_492 .array/port v0x558f5af37ee0, 492;
v0x558f5af37ee0_493 .array/port v0x558f5af37ee0, 493;
v0x558f5af37ee0_494 .array/port v0x558f5af37ee0, 494;
E_0x558f5ad750b0/123 .event edge, v0x558f5af37ee0_491, v0x558f5af37ee0_492, v0x558f5af37ee0_493, v0x558f5af37ee0_494;
v0x558f5af37ee0_495 .array/port v0x558f5af37ee0, 495;
v0x558f5af37ee0_496 .array/port v0x558f5af37ee0, 496;
v0x558f5af37ee0_497 .array/port v0x558f5af37ee0, 497;
v0x558f5af37ee0_498 .array/port v0x558f5af37ee0, 498;
E_0x558f5ad750b0/124 .event edge, v0x558f5af37ee0_495, v0x558f5af37ee0_496, v0x558f5af37ee0_497, v0x558f5af37ee0_498;
v0x558f5af37ee0_499 .array/port v0x558f5af37ee0, 499;
v0x558f5af37ee0_500 .array/port v0x558f5af37ee0, 500;
v0x558f5af37ee0_501 .array/port v0x558f5af37ee0, 501;
v0x558f5af37ee0_502 .array/port v0x558f5af37ee0, 502;
E_0x558f5ad750b0/125 .event edge, v0x558f5af37ee0_499, v0x558f5af37ee0_500, v0x558f5af37ee0_501, v0x558f5af37ee0_502;
v0x558f5af37ee0_503 .array/port v0x558f5af37ee0, 503;
v0x558f5af37ee0_504 .array/port v0x558f5af37ee0, 504;
v0x558f5af37ee0_505 .array/port v0x558f5af37ee0, 505;
v0x558f5af37ee0_506 .array/port v0x558f5af37ee0, 506;
E_0x558f5ad750b0/126 .event edge, v0x558f5af37ee0_503, v0x558f5af37ee0_504, v0x558f5af37ee0_505, v0x558f5af37ee0_506;
v0x558f5af37ee0_507 .array/port v0x558f5af37ee0, 507;
v0x558f5af37ee0_508 .array/port v0x558f5af37ee0, 508;
v0x558f5af37ee0_509 .array/port v0x558f5af37ee0, 509;
v0x558f5af37ee0_510 .array/port v0x558f5af37ee0, 510;
E_0x558f5ad750b0/127 .event edge, v0x558f5af37ee0_507, v0x558f5af37ee0_508, v0x558f5af37ee0_509, v0x558f5af37ee0_510;
v0x558f5af37ee0_511 .array/port v0x558f5af37ee0, 511;
E_0x558f5ad750b0/128 .event edge, v0x558f5af37ee0_511, v0x558f5acf2580_0, v0x558f5acfc4e0_0;
E_0x558f5ad750b0 .event/or E_0x558f5ad750b0/0, E_0x558f5ad750b0/1, E_0x558f5ad750b0/2, E_0x558f5ad750b0/3, E_0x558f5ad750b0/4, E_0x558f5ad750b0/5, E_0x558f5ad750b0/6, E_0x558f5ad750b0/7, E_0x558f5ad750b0/8, E_0x558f5ad750b0/9, E_0x558f5ad750b0/10, E_0x558f5ad750b0/11, E_0x558f5ad750b0/12, E_0x558f5ad750b0/13, E_0x558f5ad750b0/14, E_0x558f5ad750b0/15, E_0x558f5ad750b0/16, E_0x558f5ad750b0/17, E_0x558f5ad750b0/18, E_0x558f5ad750b0/19, E_0x558f5ad750b0/20, E_0x558f5ad750b0/21, E_0x558f5ad750b0/22, E_0x558f5ad750b0/23, E_0x558f5ad750b0/24, E_0x558f5ad750b0/25, E_0x558f5ad750b0/26, E_0x558f5ad750b0/27, E_0x558f5ad750b0/28, E_0x558f5ad750b0/29, E_0x558f5ad750b0/30, E_0x558f5ad750b0/31, E_0x558f5ad750b0/32, E_0x558f5ad750b0/33, E_0x558f5ad750b0/34, E_0x558f5ad750b0/35, E_0x558f5ad750b0/36, E_0x558f5ad750b0/37, E_0x558f5ad750b0/38, E_0x558f5ad750b0/39, E_0x558f5ad750b0/40, E_0x558f5ad750b0/41, E_0x558f5ad750b0/42, E_0x558f5ad750b0/43, E_0x558f5ad750b0/44, E_0x558f5ad750b0/45, E_0x558f5ad750b0/46, E_0x558f5ad750b0/47, E_0x558f5ad750b0/48, E_0x558f5ad750b0/49, E_0x558f5ad750b0/50, E_0x558f5ad750b0/51, E_0x558f5ad750b0/52, E_0x558f5ad750b0/53, E_0x558f5ad750b0/54, E_0x558f5ad750b0/55, E_0x558f5ad750b0/56, E_0x558f5ad750b0/57, E_0x558f5ad750b0/58, E_0x558f5ad750b0/59, E_0x558f5ad750b0/60, E_0x558f5ad750b0/61, E_0x558f5ad750b0/62, E_0x558f5ad750b0/63, E_0x558f5ad750b0/64, E_0x558f5ad750b0/65, E_0x558f5ad750b0/66, E_0x558f5ad750b0/67, E_0x558f5ad750b0/68, E_0x558f5ad750b0/69, E_0x558f5ad750b0/70, E_0x558f5ad750b0/71, E_0x558f5ad750b0/72, E_0x558f5ad750b0/73, E_0x558f5ad750b0/74, E_0x558f5ad750b0/75, E_0x558f5ad750b0/76, E_0x558f5ad750b0/77, E_0x558f5ad750b0/78, E_0x558f5ad750b0/79, E_0x558f5ad750b0/80, E_0x558f5ad750b0/81, E_0x558f5ad750b0/82, E_0x558f5ad750b0/83, E_0x558f5ad750b0/84, E_0x558f5ad750b0/85, E_0x558f5ad750b0/86, E_0x558f5ad750b0/87, E_0x558f5ad750b0/88, E_0x558f5ad750b0/89, E_0x558f5ad750b0/90, E_0x558f5ad750b0/91, E_0x558f5ad750b0/92, E_0x558f5ad750b0/93, E_0x558f5ad750b0/94, E_0x558f5ad750b0/95, E_0x558f5ad750b0/96, E_0x558f5ad750b0/97, E_0x558f5ad750b0/98, E_0x558f5ad750b0/99, E_0x558f5ad750b0/100, E_0x558f5ad750b0/101, E_0x558f5ad750b0/102, E_0x558f5ad750b0/103, E_0x558f5ad750b0/104, E_0x558f5ad750b0/105, E_0x558f5ad750b0/106, E_0x558f5ad750b0/107, E_0x558f5ad750b0/108, E_0x558f5ad750b0/109, E_0x558f5ad750b0/110, E_0x558f5ad750b0/111, E_0x558f5ad750b0/112, E_0x558f5ad750b0/113, E_0x558f5ad750b0/114, E_0x558f5ad750b0/115, E_0x558f5ad750b0/116, E_0x558f5ad750b0/117, E_0x558f5ad750b0/118, E_0x558f5ad750b0/119, E_0x558f5ad750b0/120, E_0x558f5ad750b0/121, E_0x558f5ad750b0/122, E_0x558f5ad750b0/123, E_0x558f5ad750b0/124, E_0x558f5ad750b0/125, E_0x558f5ad750b0/126, E_0x558f5ad750b0/127, E_0x558f5ad750b0/128;
L_0x558f5af4c660 .part v0x558f5aa44d50_0, 0, 1;
L_0x7fe9473b7018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947649f78 .resolv tri, L_0x7fe9473b7018, v0x558f5adecf20_0;
L_0x558f5af4c700 .part RS_0x7fe947649f78, 0, 1;
L_0x7fe9473b7060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947649f48 .resolv tri, L_0x7fe9473b7060, v0x558f5aee8f20_0;
L_0x558f5af4c7a0 .part RS_0x7fe947649f48, 0, 1;
L_0x558f5af4c840 .part v0x558f5af36140_0, 0, 1;
L_0x558f5af4d3f0 .part v0x558f5af1eb60_0, 0, 1;
L_0x558f5af4d490 .part v0x558f5af36140_0, 1, 1;
L_0x558f5af4e620 .part v0x558f5ae68ec0_0, 0, 1;
LS_0x558f5af4e6c0_0_0 .concat [ 1 1 1 1], L_0x7fe9473b89b0, L_0x558f5af4c660, L_0x558f5af4d3f0, L_0x558f5af4e620;
LS_0x558f5af4e6c0_0_4 .concat [ 28 0 0 0], o0x7fe947654a48;
L_0x558f5af4e6c0 .concat [ 4 28 0 0], LS_0x558f5af4e6c0_0_0, LS_0x558f5af4e6c0_0_4;
S_0x558f5ad7db70 .scope module, "MicroControllerBlock" "MicroControllerBlock" 2 253, 3 7 0, S_0x558f5ad7dd00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "iMUsiRd";
    .port_info 1 /OUTPUT 32 "oSUsiRd";
    .port_info 2 /OUTPUT 32 "oMUsiWd";
    .port_info 3 /OUTPUT 32 "oMUsiAdrs";
    .port_info 4 /INPUT 32 "iSUsiWd";
    .port_info 5 /INPUT 32 "iSUsiAdrs";
    .port_info 6 /INPUT 16 "iMUfiRd";
    .port_info 7 /INPUT 32 "iMUfiAdrs";
    .port_info 8 /OUTPUT 16 "oMUfiWd";
    .port_info 9 /OUTPUT 32 "oMUfiAdrs";
    .port_info 10 /INPUT 1 "iMUfiRdy";
    .port_info 11 /OUTPUT 1 "oTxd";
    .port_info 12 /INPUT 1 "iRxd";
    .port_info 13 /OUTPUT 1 "oSocRST";
    .port_info 14 /INPUT 1 "iSRST";
    .port_info 15 /INPUT 1 "inSRST";
    .port_info 16 /INPUT 1 "iSCLK";
    .port_info 17 /INPUT 1 "jtag_inst1_TCK";
    .port_info 18 /OUTPUT 1 "jtag_inst1_TDO";
    .port_info 19 /INPUT 1 "jtag_inst1_TDI";
    .port_info 20 /INPUT 1 "jtag_inst1_TMS";
    .port_info 21 /INPUT 1 "jtag_inst1_RUNTEST";
    .port_info 22 /INPUT 1 "jtag_inst1_SEL";
    .port_info 23 /INPUT 1 "jtag_inst1_CAPTURE";
    .port_info 24 /INPUT 1 "jtag_inst1_SHIFT";
    .port_info 25 /INPUT 1 "jtag_inst1_UPDATE";
    .port_info 26 /INPUT 1 "jtag_inst1_RESET";
P_0x558f5a86b550 .param/l "lpMcmBitWidth" 1 3 184, +C4<00000000000000000000000000110000>;
P_0x558f5a86b590 .param/l "lpMcmDepth" 1 3 183, +C4<00000000000000000000001000000000>;
P_0x558f5a86b5d0 .param/l "pAdrsMap" 0 3 9, C4<11>;
P_0x558f5a86b610 .param/l "pBlockAdrsWidth" 0 3 8, +C4<00000000000000000000000000000010>;
P_0x558f5a86b650 .param/l "pCsrActiveWidth" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x558f5a86b690 .param/l "pCsrAdrsWidth" 0 3 11, +C4<00000000000000000000000000010000>;
P_0x558f5a86b6d0 .param/str "pSimlation" 0 3 17, "yes";
P_0x558f5a86b710 .param/l "pUfiAdrsBusWidth" 0 3 14, +C4<00000000000000000000000000100000>;
P_0x558f5a86b750 .param/l "pUfiAdrsMap" 0 3 15, C4<0000>;
P_0x558f5a86b790 .param/l "pUfiDqBusWidth" 0 3 13, +C4<00000000000000000000000000010000>;
P_0x558f5a86b7d0 .param/l "pUfiEnableBit" 0 3 16, +C4<00000000000000000000000000100000>;
P_0x558f5a86b810 .param/l "pUsiBusWidth" 0 3 10, +C4<00000000000000000000000000100000>;
L_0x558f5a9f5800 .functor BUFZ 1, v0x558f5a8cace0_0, C4<0>, C4<0>, C4<0>;
v0x558f5aa10cf0_0 .net *"_ivl_13", 30 0, L_0x558f5af4c520;  1 drivers
v0x558f5aa073b0_0 .net *"_ivl_18", 0 0, L_0x558f5a9f5800;  1 drivers
v0x558f5aa0b560_0 .net "iMUfiAdrs", 31 0, L_0x558f5a9b4090;  alias, 1 drivers
v0x558f5aa0dec0_0 .net "iMUfiRd", 15 0, L_0x558f5aa4b8a0;  alias, 1 drivers
v0x558f5aa13850_0 .net "iMUfiRdy", 0 0, L_0x558f5af4c840;  1 drivers
L_0x7fe9473b8968 .functor BUFT 1, C4<0000000000000000000000000000000z>, C4<0>, C4<0>, C4<0>;
v0x558f5a9b4840_0 .net "iMUsiRd", 31 0, L_0x7fe9473b8968;  1 drivers
o0x7fe947649cd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x558f5a8822a0_0 .net "iRxd", 0 0, o0x7fe947649cd8;  0 drivers
v0x558f5a8b0320_0 .net "iSCLK", 0 0, v0x558f5af39e50_0;  1 drivers
v0x558f5a86bdb0_0 .net "iSRST", 0 0, v0x558f5af3a700_0;  1 drivers
v0x558f5a89a0a0_0 .net "iSUsiAdrs", 31 0, L_0x558f5aa7f230;  alias, 1 drivers
v0x558f5a89e800_0 .net "iSUsiWd", 31 0, L_0x558f5ab58860;  alias, 1 drivers
v0x558f5adf7070_0 .net "inSRST", 0 0, v0x558f5af3b110_0;  1 drivers
o0x7fe947649d08 .functor BUFZ 1, C4<z>; HiZ drive
v0x558f5ae501a0_0 .net "jtag_inst1_CAPTURE", 0 0, o0x7fe947649d08;  0 drivers
o0x7fe947649d38 .functor BUFZ 1, C4<z>; HiZ drive
v0x558f5aef4bd0_0 .net "jtag_inst1_RESET", 0 0, o0x7fe947649d38;  0 drivers
o0x7fe947649d68 .functor BUFZ 1, C4<z>; HiZ drive
v0x558f5a8e2860_0 .net "jtag_inst1_RUNTEST", 0 0, o0x7fe947649d68;  0 drivers
o0x7fe947649d98 .functor BUFZ 1, C4<z>; HiZ drive
v0x558f5a8ca820_0 .net "jtag_inst1_SEL", 0 0, o0x7fe947649d98;  0 drivers
o0x7fe947649dc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x558f5a7ccc70_0 .net "jtag_inst1_SHIFT", 0 0, o0x7fe947649dc8;  0 drivers
o0x7fe947649df8 .functor BUFZ 1, C4<z>; HiZ drive
v0x558f5a8b5520_0 .net "jtag_inst1_TCK", 0 0, o0x7fe947649df8;  0 drivers
o0x7fe947649e28 .functor BUFZ 1, C4<z>; HiZ drive
v0x558f5ae5f6a0_0 .net "jtag_inst1_TDI", 0 0, o0x7fe947649e28;  0 drivers
o0x7fe947649e58 .functor BUFZ 1, C4<z>; HiZ drive
v0x558f5aded5c0_0 .net "jtag_inst1_TDO", 0 0, o0x7fe947649e58;  0 drivers
o0x7fe947649e88 .functor BUFZ 1, C4<z>; HiZ drive
v0x558f5ad65ba0_0 .net "jtag_inst1_TMS", 0 0, o0x7fe947649e88;  0 drivers
o0x7fe947649eb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x558f5ad65c60_0 .net "jtag_inst1_UPDATE", 0 0, o0x7fe947649eb8;  0 drivers
v0x558f5ae3f250_0 .net "oMUfiAdrs", 31 0, L_0x558f5af4c5c0;  alias, 1 drivers
v0x558f5ae16f60_0 .net "oMUfiWd", 15 0, L_0x558f5af4c480;  alias, 1 drivers
v0x558f5ae12240_0 .net8 "oMUsiAdrs", 31 0, RS_0x7fe947649f48;  2 drivers
v0x558f5adf82a0_0 .net8 "oMUsiWd", 31 0, RS_0x7fe947649f78;  2 drivers
v0x558f5ae52d20_0 .net "oSUsiRd", 31 0, v0x558f5aa44d50_0;  1 drivers
o0x7fe947649fa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x558f5ae52de0_0 .net "oSocRST", 0 0, o0x7fe947649fa8;  0 drivers
o0x7fe947649fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x558f5ae76730_0 .net "oTxd", 0 0, o0x7fe947649fd8;  0 drivers
v0x558f5ae767f0_0 .var "qMUfiRdyPos", 0 0;
v0x558f5aebc2f0_0 .var "qMcmRe", 0 0;
v0x558f5aebc390_0 .var "qMcmWd", 47 0;
v0x558f5aea3730_0 .var "qMcmWe", 0 0;
v0x558f5a8ae170_0 .var "qRamBurstStop", 0 0;
v0x558f5a8ae210_0 .var "qRamEmpCsr", 0 0;
v0x558f5a8ae2b0_0 .var "qRamFullCsr", 0 0;
v0x558f5a8ae350_0 .var "qRamRdVdCsr", 0 0;
v0x558f5aea37d0_0 .var "qUfiRdCke", 0 0;
v0x558f5aee8e80_0 .var "qUfiRdCsr", 15 0;
v0x558f5aee8f20_0 .var "rMBusAdrs", 31 0;
v0x558f5adecf20_0 .var "rMBusWd", 31 0;
v0x558f5adecfc0_0 .var "rMUfiRdyEdge", 1 0;
v0x558f5ae155f0_0 .var "rMcmWeOneShot", 0 0;
v0x558f5ae15690_0 .var "rTarRun", 0 0;
v0x558f5ae79ae0_0 .var "rUfiRd", 15 0;
o0x7fe94764a188 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x558f5aebf6a0_0 .net "wGpioAdrsEn", 15 0, o0x7fe94764a188;  0 drivers
o0x7fe94764a1b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x558f5aea6660_0 .net "wGpioDataEn", 15 0, o0x7fe94764a1b8;  0 drivers
v0x558f5aeebdb0_0 .net "wGpioReadLsb", 15 0, L_0x558f5af4b930;  1 drivers
v0x558f5acda760_0 .net "wGpioReadMsb", 15 0, L_0x558f5af4b9d0;  1 drivers
o0x7fe94764a248 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x558f5ad24c20_0 .net "wGpioWriteLsb", 15 0, o0x7fe94764a248;  0 drivers
o0x7fe94764a278 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x558f5ad1fcc0_0 .net "wGpioWriteMsb", 15 0, o0x7fe94764a278;  0 drivers
v0x558f5ad18910_0 .net "wMcmEmp", 0 0, L_0x558f5a9ef5d0;  1 drivers
v0x558f5ad189b0_0 .net "wMcmFull", 0 0, L_0x558f5a9f93c0;  1 drivers
v0x558f5adf8ae0_0 .net "wMcmRd", 47 0, L_0x558f5a9f5b00;  1 drivers
v0x558f5adf8b80_0 .net "wMcmRvd", 0 0, v0x558f5a8cace0_0;  1 drivers
v0x558f5ad38ac0_0 .net "wRamAdrsCsr", 31 0, L_0x558f5aa1bbc0;  1 drivers
v0x558f5ad38b60_0 .net "wRamBurstRunCsr", 0 0, L_0x558f5aa1b350;  1 drivers
v0x558f5ad4c1d0_0 .net "wRamEnCsr", 0 0, L_0x558f5aa1d210;  1 drivers
v0x558f5ad4c270_0 .net "wRamWdCsr", 15 0, L_0x558f5aa1cf40;  1 drivers
E_0x558f5a898380 .event edge, v0x558f5aa0b560_0, v0x558f5aea37d0_0, v0x558f5ae79ae0_0;
E_0x558f5a897870/0 .event edge, v0x558f5a8115f0_0, v0x558f5abf9250_0, v0x558f5ab20e50_0, v0x558f5abf6850_0;
E_0x558f5a897870/1 .event edge, v0x558f5ae155f0_0, v0x558f5aa13850_0, v0x558f5a9343c0_0, v0x558f5ae15690_0;
E_0x558f5a897870/2 .event edge, v0x558f5a8b5790_0, v0x558f5adecfc0_0;
E_0x558f5a897870 .event/or E_0x558f5a897870/0, E_0x558f5a897870/1, E_0x558f5a897870/2;
L_0x558f5af4b930 .part L_0x7fe9473b8968, 0, 16;
L_0x558f5af4b9d0 .part L_0x7fe9473b8968, 16, 16;
L_0x558f5af4c480 .part L_0x558f5a9f5b00, 0, 16;
L_0x558f5af4c520 .part L_0x558f5a9f5b00, 16, 31;
L_0x558f5af4c5c0 .concat8 [ 31 1 0 0], L_0x558f5af4c520, L_0x558f5a9f5800;
S_0x558f5ad64610 .scope module, "McbCacheMemory" "SyncFifoController" 3 201, 4 20 0, S_0x558f5ad7db70;
 .timescale 0 0;
    .port_info 0 /INPUT 48 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 48 "oRd";
    .port_info 4 /INPUT 1 "iRe";
    .port_info 5 /OUTPUT 1 "oRvd";
    .port_info 6 /OUTPUT 1 "oEmp";
    .port_info 7 /INPUT 1 "inARST";
    .port_info 8 /INPUT 1 "iCLK";
P_0x558f5ae40850 .param/l "lpBramGenNum" 1 4 95, C4<00000110>;
P_0x558f5ae40890 .param/l "lpDataWidth" 1 4 94, C4<00001000>;
P_0x558f5ae408d0 .param/l "pAddrWidth" 1 4 40, C4<00001001>;
P_0x558f5ae40910 .param/l "pFifoBitWidth" 0 4 22, +C4<00000000000000000000000000110000>;
P_0x558f5ae40950 .param/str "pFifoBlockRam" 0 4 23, "yes";
P_0x558f5ae40990 .param/l "pFifoDepth" 0 4 21, +C4<00000000000000000000001000000000>;
L_0x558f5a9f93c0 .functor BUFZ 1, v0x558f5a8e6130_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a9ef5d0 .functor BUFZ 1, v0x558f5a8e13f0_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a9f5b00 .functor BUFZ 48, L_0x558f5af4c130, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
L_0x7fe9473b7918 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x558f5a8ae9a0_0 .net/2u *"_ivl_13", 8 0, L_0x7fe9473b7918;  1 drivers
v0x558f5a8ae500_0 .net "iCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5ad707a0_0 .net "iRe", 0 0, v0x558f5aebc2f0_0;  1 drivers
v0x558f5aef2650_0 .net "iWd", 47 0, v0x558f5aebc390_0;  1 drivers
v0x558f5ad6d3a0_0 .net "iWe", 0 0, v0x558f5aea3730_0;  1 drivers
v0x558f5a939910_0 .net "inARST", 0 0, v0x558f5af3b110_0;  alias, 1 drivers
v0x558f5a9343c0_0 .net "oEmp", 0 0, L_0x558f5a9ef5d0;  alias, 1 drivers
v0x558f5ab20e50_0 .net "oFull", 0 0, L_0x558f5a9f93c0;  alias, 1 drivers
v0x558f5a9121b0_0 .net "oRd", 47 0, L_0x558f5a9f5b00;  alias, 1 drivers
v0x558f5a901a30_0 .net "oRvd", 0 0, v0x558f5a8cace0_0;  alias, 1 drivers
v0x558f5a8e13f0_0 .var "qEmp", 0 0;
v0x558f5a8e6130_0 .var "qFull", 0 0;
v0x558f5a8d7430_0 .var "qRe", 0 0;
v0x558f5a7cad20 .array "qWd", 0 5, 7 0;
v0x558f5a7b8750_0 .var "qWe", 0 0;
v0x558f5a7c4b40_0 .var "rRa", 8 0;
v0x558f5a8cace0_0 .var "rRe", 0 0;
v0x558f5a85dba0_0 .var "rWa", 8 0;
v0x558f5a85d720_0 .net "wRd", 47 0, L_0x558f5af4c130;  1 drivers
v0x558f5a851620_0 .net "wWa", 8 0, L_0x558f5af4c3e0;  1 drivers
E_0x558f5a789b10/0 .event edge, v0x558f5a851620_0, v0x558f5ad60f20_0, v0x558f5a937a50_0, v0x558f5ad6d3a0_0;
E_0x558f5a789b10/1 .event edge, v0x558f5a8e6130_0, v0x558f5ad707a0_0, v0x558f5a8e13f0_0;
E_0x558f5a789b10 .event/or E_0x558f5a789b10/0, E_0x558f5a789b10/1;
E_0x558f5ad64fa0/0 .event negedge, v0x558f5a939910_0;
E_0x558f5ad64fa0/1 .event posedge, v0x558f5ae49df0_0;
E_0x558f5ad64fa0 .event/or E_0x558f5ad64fa0/0, E_0x558f5ad64fa0/1;
LS_0x558f5af4c130_0_0 .concat8 [ 8 8 8 8], v0x558f5aef8730_0, v0x558f5a776e50_0, v0x558f5ab51d30_0, v0x558f5ab342e0_0;
LS_0x558f5af4c130_0_4 .concat8 [ 8 8 0 0], v0x558f5aa5a360_0, v0x558f5a9b4540_0;
L_0x558f5af4c130 .concat8 [ 32 16 0 0], LS_0x558f5af4c130_0_0, LS_0x558f5af4c130_0_4;
L_0x558f5af4c3e0 .arith/sum 9, v0x558f5a85dba0_0, L_0x7fe9473b7918;
S_0x558f5ae40ba0 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 180, 4 180 0, S_0x558f5ad64610;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x558f5ae40ba0
v0x558f5ad9e1b0_0 .var/i "i", 31 0;
v0x558f5adf7130_0 .var "iVAL", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5ad9e1b0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x558f5ad9e1b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x558f5adf7130_0;
    %load/vec4 v0x558f5ad9e1b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x558f5ad9e1b0_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_0.2 ;
    %load/vec4 v0x558f5ad9e1b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5ad9e1b0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_0.4 ;
    %end;
S_0x558f5ae40e90 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 156, 4 156 0, S_0x558f5ad64610;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x558f5ae40e90
v0x558f5aef60c0_0 .var/i "i", 31 0;
v0x558f5ae5f360_0 .var "lpDataWidth", 31 0;
v0x558f5adf7660_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.f_barm_gennum ;
    %load/vec4 v0x558f5adf7660_0;
    %load/vec4 v0x558f5ae5f360_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.6, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x558f5adf7660_0;
    %store/vec4 v0x558f5aef60c0_0, 0, 32;
T_1.8 ;
    %load/vec4 v0x558f5ae5f360_0;
    %load/vec4 v0x558f5aef60c0_0;
    %cmp/u;
    %jmp/0xz T_1.9, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x558f5aef60c0_0;
    %load/vec4 v0x558f5ae5f360_0;
    %sub;
    %store/vec4 v0x558f5aef60c0_0, 0, 32;
    %jmp T_1.8;
T_1.9 ;
T_1.7 ;
    %end;
S_0x558f5ae400e0 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 140, 4 140 0, S_0x558f5ad64610;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x558f5ae400e0
v0x558f5ae90440_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.f_get_datawidth ;
    %load/vec4 v0x558f5ae90440_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_2.16;
T_2.10 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_2.16;
T_2.11 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_2.16;
T_2.12 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_2.16;
T_2.13 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_2.16;
T_2.14 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %end;
S_0x558f5ad69be0 .scope generate, "genblk1[0]" "genblk1[0]" 4 101, 4 101 0, S_0x558f5ad64610;
 .timescale 0 0;
P_0x558f5a7d0900 .param/l "x" 0 4 101, +C4<00>;
E_0x558f5ad65f40 .event edge, v0x558f5aef2650_0;
S_0x558f5ad69f30 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x558f5ad69be0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iCLK";
P_0x558f5adf6350 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x558f5adf6390 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x558f5a7ca730_0 .net "iCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5a892870_0 .net "iRa", 8 0, v0x558f5a7c4b40_0;  1 drivers
v0x558f5aad4a90_0 .net "iRe", 0 0, v0x558f5a8d7430_0;  1 drivers
v0x558f5aad4900_0 .net "iWa", 8 0, v0x558f5a85dba0_0;  1 drivers
v0x558f5a7cad20_0 .array/port v0x558f5a7cad20, 0;
v0x558f5aad4770_0 .net "iWd", 7 0, v0x558f5a7cad20_0;  1 drivers
v0x558f5aad45f0_0 .net "iWe", 0 0, v0x558f5a7b8750_0;  1 drivers
v0x558f5a7cab90_0 .net "oRd", 7 0, v0x558f5aef8730_0;  1 drivers
S_0x558f5ad6a660 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 57, 6 36 0, S_0x558f5ad69f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x558f5af11170 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af111b0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af111f0 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af11230 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af11270 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af112b0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af112f0 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af11330 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af11370 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af113b0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af113f0 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af11430 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af11470 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af114b0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af114f0 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af11530 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af11570 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af115b0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af115f0 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af11630 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af11670 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x558f5af116b0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x558f5af116f0 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x558f5af11730 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x558f5af11770 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x558f5af117b0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x558f5af117f0 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x558f5af11830 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x558f5af11870 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x558f5af118b0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x558f5af118f0 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x558f5af11930 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x558f5aa2a560 .functor BUFZ 1, v0x558f5a7b8750_0, C4<0>, C4<0>, C4<0>;
L_0x558f5aa27d00 .functor BUFZ 1, v0x558f5a7b8750_0, C4<0>, C4<0>, C4<0>;
L_0x558f5aa2a9e0 .functor BUFZ 1, v0x558f5a8d7430_0, C4<0>, C4<0>, C4<0>;
L_0x558f5aa26b00 .functor BUFZ 9, v0x558f5a85dba0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x558f5aa26e20 .functor BUFZ 9, v0x558f5a7c4b40_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x558f5aa20f90 .functor BUFZ 1, v0x558f5af39e50_0, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b70f0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947646618 .resolv tri, L_0x7fe9473b70f0, L_0x558f5aa27d00;
L_0x558f5aa262d0 .functor BUFZ 1, RS_0x7fe947646618, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b70a8 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe9476466d8 .resolv tri, L_0x7fe9473b70a8, L_0x558f5aa2a560;
L_0x558f5aa26620 .functor BUFZ 1, RS_0x7fe9476466d8, C4<0>, C4<0>, C4<0>;
L_0x558f5aa26ca0 .functor BUFZ 1, v0x558f5af39e50_0, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b7138 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947646528 .resolv tri, L_0x7fe9473b7138, L_0x558f5aa2a9e0;
L_0x558f5aa267c0 .functor BUFZ 1, RS_0x7fe947646528, C4<0>, C4<0>, C4<0>;
v0x558f5ad60f20_0 .net "RADDR", 8 0, v0x558f5a7c4b40_0;  alias, 1 drivers
L_0x7fe9473b71c8 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947646348 .resolv tri, L_0x7fe9473b71c8, L_0x558f5aa26e20;
v0x558f5ad67310_0 .net8 "RADDR_net", 8 0, RS_0x7fe947646348;  2 drivers, strength-aware
v0x558f5ae49df0_0 .net "RCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5ae445d0_0 .net "RCLK_i", 0 0, L_0x558f5aa26ca0;  1 drivers
v0x558f5ae51be0_0 .net "RDATA", 7 0, v0x558f5aef8730_0;  alias, 1 drivers
v0x558f5adfb900_0 .var "RDATA_early", 7 0;
v0x558f5adfd490_0 .var "RDATA_late", 7 0;
v0x558f5aef8730_0 .var "RDATA_out", 7 0;
v0x558f5a922930_0 .var "RDATA_reg", 7 0;
v0x558f5a9325a0_0 .net "RE", 0 0, v0x558f5a8d7430_0;  alias, 1 drivers
v0x558f5a932760_0 .net "RE_i", 0 0, L_0x558f5aa267c0;  1 drivers
v0x558f5a9328e0_0 .net8 "RE_net", 0 0, RS_0x7fe947646528;  2 drivers, strength-aware
v0x558f5a937a50_0 .net "WADDR", 8 0, v0x558f5a85dba0_0;  alias, 1 drivers
L_0x7fe9473b7180 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947646588 .resolv tri, L_0x7fe9473b7180, L_0x558f5aa26b00;
v0x558f5a937d90_0 .net8 "WADDR_net", 8 0, RS_0x7fe947646588;  2 drivers, strength-aware
v0x558f5adf79d0_0 .net "WCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5a922780_0 .net "WCLKE", 0 0, v0x558f5a7b8750_0;  alias, 1 drivers
v0x558f5a8d27a0_0 .net "WCLKE_i", 0 0, L_0x558f5aa262d0;  1 drivers
v0x558f5a8e5ef0_0 .net8 "WCLKE_net", 0 0, RS_0x7fe947646618;  2 drivers, strength-aware
v0x558f5a8e1590_0 .net "WCLK_i", 0 0, L_0x558f5aa20f90;  1 drivers
v0x558f5a8ed2b0_0 .net "WDATA", 7 0, v0x558f5a7cad20_0;  alias, 1 drivers
v0x558f5a8ed470_0 .net "WE", 0 0, v0x558f5a7b8750_0;  alias, 1 drivers
v0x558f5a901880_0 .net "WE_i", 0 0, L_0x558f5aa26620;  1 drivers
v0x558f5a912000_0 .net8 "WE_net", 0 0, RS_0x7fe9476466d8;  2 drivers, strength-aware
v0x558f5a8d2540_0 .var/i "i", 31 0;
v0x558f5a7caa10 .array "mem", 0 5119, 0 0;
E_0x558f5ad68920 .event posedge, v0x558f5ae445d0_0;
E_0x558f5ad67fb0 .event posedge, v0x558f5a8e1590_0;
S_0x558f5ae40500 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x558f5ad6a660;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x558f5ae40500
v0x558f5ae61be0_0 .var/i "w1", 31 0;
v0x558f5ae62780_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x558f5ae61be0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5ae61be0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5ae61be0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5ae61be0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5ae61be0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5ae62780_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5ae62780_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5ae62780_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5ae62780_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5ae62780_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x558f5ae61be0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5ae61be0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5ae61be0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5ae62780_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5ae62780_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5ae62780_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x558f5ae31040 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x558f5ad6a660;
 .timescale 0 0;
S_0x558f5ae313c0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x558f5ad6a660;
 .timescale 0 0;
v0x558f5adf2510_0 .var "addr", 8 0;
v0x558f5adf1f60_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5a8d2540_0, 0, 32;
T_4.17 ;
    %load/vec4 v0x558f5a8d2540_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_4.18, 5;
    %load/vec4 v0x558f5adf2510_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x558f5a8d2540_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x558f5a7caa10, 4;
    %ix/getv/s 4, v0x558f5a8d2540_0;
    %store/vec4 v0x558f5adf1f60_0, 4, 1;
    %load/vec4 v0x558f5a8d2540_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5a8d2540_0, 0, 32;
    %jmp T_4.17;
T_4.18 ;
    %end;
S_0x558f5ae317b0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x558f5ad6a660;
 .timescale 0 0;
v0x558f5adf6200_0 .var "addr", 8 0;
v0x558f5adfeb20_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5a8d2540_0, 0, 32;
T_5.19 ;
    %load/vec4 v0x558f5a8d2540_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_5.20, 5;
    %load/vec4 v0x558f5adfeb20_0;
    %load/vec4 v0x558f5a8d2540_0;
    %part/s 1;
    %load/vec4 v0x558f5adf6200_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x558f5a8d2540_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x558f5a7caa10, 4, 0;
    %load/vec4 v0x558f5a8d2540_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5a8d2540_0, 0, 32;
    %jmp T_5.19;
T_5.20 ;
    %end;
S_0x558f5ae31ba0 .scope generate, "genblk1[1]" "genblk1[1]" 4 101, 4 101 0, S_0x558f5ad64610;
 .timescale 0 0;
P_0x558f5a93e4c0 .param/l "x" 0 4 101, +C4<01>;
S_0x558f5ae31f90 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x558f5ae31ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iCLK";
P_0x558f5adf1b40 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x558f5adf1b80 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x558f5a829c50_0 .net "iCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5a829920_0 .net "iRa", 8 0, v0x558f5a7c4b40_0;  alias, 1 drivers
v0x558f5a885dc0_0 .net "iRe", 0 0, v0x558f5a8d7430_0;  alias, 1 drivers
v0x558f5a7efa90_0 .net "iWa", 8 0, v0x558f5a85dba0_0;  alias, 1 drivers
v0x558f5a7cad20_1 .array/port v0x558f5a7cad20, 1;
v0x558f5a7e9b90_0 .net "iWd", 7 0, v0x558f5a7cad20_1;  1 drivers
v0x558f5a7ea330_0 .net "iWe", 0 0, v0x558f5a7b8750_0;  alias, 1 drivers
v0x558f5a7ea010_0 .net "oRd", 7 0, v0x558f5a776e50_0;  1 drivers
S_0x558f5ae323b0 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 57, 6 36 0, S_0x558f5ae31f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x558f5af11980 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af119c0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af11a00 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af11a40 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af11a80 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af11ac0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af11b00 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af11b40 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af11b80 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af11bc0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af11c00 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af11c40 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af11c80 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af11cc0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af11d00 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af11d40 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af11d80 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af11dc0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af11e00 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af11e40 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af11e80 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x558f5af11ec0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x558f5af11f00 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x558f5af11f40 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x558f5af11f80 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x558f5af11fc0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x558f5af12000 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x558f5af12040 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x558f5af12080 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x558f5af120c0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x558f5af12100 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x558f5af12140 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x558f5aa2aeb0 .functor BUFZ 1, v0x558f5a7b8750_0, C4<0>, C4<0>, C4<0>;
L_0x558f5aa2b010 .functor BUFZ 1, v0x558f5a7b8750_0, C4<0>, C4<0>, C4<0>;
L_0x558f5aa2b590 .functor BUFZ 1, v0x558f5a8d7430_0, C4<0>, C4<0>, C4<0>;
L_0x558f5aa2b2d0 .functor BUFZ 9, v0x558f5a85dba0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x558f5aa275a0 .functor BUFZ 9, v0x558f5a7c4b40_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x558f5aa29470 .functor BUFZ 1, v0x558f5af39e50_0, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b7258 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947646d98 .resolv tri, L_0x7fe9473b7258, L_0x558f5aa2b010;
L_0x558f5aa272a0 .functor BUFZ 1, RS_0x7fe947646d98, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b7210 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947646e58 .resolv tri, L_0x7fe9473b7210, L_0x558f5aa2aeb0;
L_0x558f5aa27420 .functor BUFZ 1, RS_0x7fe947646e58, C4<0>, C4<0>, C4<0>;
L_0x558f5aa27120 .functor BUFZ 1, v0x558f5af39e50_0, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b72a0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947646d08 .resolv tri, L_0x7fe9473b72a0, L_0x558f5aa2b590;
L_0x558f5aa213b0 .functor BUFZ 1, RS_0x7fe947646d08, C4<0>, C4<0>, C4<0>;
v0x558f5ac07ff0_0 .net "RADDR", 8 0, v0x558f5a7c4b40_0;  alias, 1 drivers
L_0x7fe9473b7330 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947646b88 .resolv tri, L_0x7fe9473b7330, L_0x558f5aa275a0;
v0x558f5a851490_0 .net8 "RADDR_net", 8 0, RS_0x7fe947646b88;  2 drivers, strength-aware
v0x558f5a85d8c0_0 .net "RCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5a85d590_0 .net "RCLK_i", 0 0, L_0x558f5aa27120;  1 drivers
v0x558f5a8c8f90_0 .net "RDATA", 7 0, v0x558f5a776e50_0;  alias, 1 drivers
v0x558f5a8c9110_0 .var "RDATA_early", 7 0;
v0x558f5a766400_0 .var "RDATA_late", 7 0;
v0x558f5a776e50_0 .var "RDATA_out", 7 0;
v0x558f5a8517c0_0 .var "RDATA_reg", 7 0;
v0x558f5a806ca0_0 .net "RE", 0 0, v0x558f5a8d7430_0;  alias, 1 drivers
v0x558f5a806e00_0 .net "RE_i", 0 0, L_0x558f5aa213b0;  1 drivers
v0x558f5a8b7420_0 .net8 "RE_net", 0 0, RS_0x7fe947646d08;  2 drivers, strength-aware
v0x558f5a851aa0_0 .net "WADDR", 8 0, v0x558f5a85dba0_0;  alias, 1 drivers
L_0x7fe9473b72e8 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947646d38 .resolv tri, L_0x7fe9473b72e8, L_0x558f5aa2b2d0;
v0x558f5a851c30_0 .net8 "WADDR_net", 8 0, RS_0x7fe947646d38;  2 drivers, strength-aware
v0x558f5a8521e0_0 .net "WCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5a852080_0 .net "WCLKE", 0 0, v0x558f5a7b8750_0;  alias, 1 drivers
v0x558f5a806b10_0 .net "WCLKE_i", 0 0, L_0x558f5aa272a0;  1 drivers
v0x558f5a7ea630_0 .net8 "WCLKE_net", 0 0, RS_0x7fe947646d98;  2 drivers, strength-aware
v0x558f5a7ea4b0_0 .net "WCLK_i", 0 0, L_0x558f5aa29470;  1 drivers
v0x558f5a7e9a00_0 .net "WDATA", 7 0, v0x558f5a7cad20_1;  alias, 1 drivers
v0x558f5a7f68c0_0 .net "WE", 0 0, v0x558f5a7b8750_0;  alias, 1 drivers
v0x558f5a7f65e0_0 .net "WE_i", 0 0, L_0x558f5aa27420;  1 drivers
v0x558f5a7f62b0_0 .net8 "WE_net", 0 0, RS_0x7fe947646e58;  2 drivers, strength-aware
v0x558f5a806fc0_0 .var/i "i", 31 0;
v0x558f5a7ea1a0 .array "mem", 0 5119, 0 0;
E_0x558f5af0ebb0 .event posedge, v0x558f5a85d590_0;
E_0x558f5ac15310 .event posedge, v0x558f5a7ea4b0_0;
S_0x558f5ae327a0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x558f5ae323b0;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x558f5ae327a0
v0x558f5a7ac340_0 .var/i "w1", 31 0;
v0x558f5a7bd3a0_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x558f5a7ac340_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5a7ac340_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a7ac340_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a7ac340_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a7ac340_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a7bd3a0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5a7bd3a0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a7bd3a0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a7bd3a0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a7bd3a0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x558f5a7ac340_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5a7ac340_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a7ac340_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a7bd3a0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5a7bd3a0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a7bd3a0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x558f5ae30cc0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x558f5ae323b0;
 .timescale 0 0;
S_0x558f5ae1d560 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x558f5ae323b0;
 .timescale 0 0;
v0x558f5a7b8460_0 .var "addr", 8 0;
v0x558f5a7b82e0_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5a806fc0_0, 0, 32;
T_7.21 ;
    %load/vec4 v0x558f5a806fc0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_7.22, 5;
    %load/vec4 v0x558f5a7b8460_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x558f5a806fc0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x558f5a7ea1a0, 4;
    %ix/getv/s 4, v0x558f5a806fc0_0;
    %store/vec4 v0x558f5a7b82e0_0, 4, 1;
    %load/vec4 v0x558f5a806fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5a806fc0_0, 0, 32;
    %jmp T_7.21;
T_7.22 ;
    %end;
S_0x558f5ae1d950 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x558f5ae323b0;
 .timescale 0 0;
v0x558f5a7b85f0_0 .var "addr", 8 0;
v0x558f5a7b8000_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5a806fc0_0, 0, 32;
T_8.23 ;
    %load/vec4 v0x558f5a806fc0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_8.24, 5;
    %load/vec4 v0x558f5a7b8000_0;
    %load/vec4 v0x558f5a806fc0_0;
    %part/s 1;
    %load/vec4 v0x558f5a7b85f0_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x558f5a806fc0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x558f5a7ea1a0, 4, 0;
    %load/vec4 v0x558f5a806fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5a806fc0_0, 0, 32;
    %jmp T_8.23;
T_8.24 ;
    %end;
S_0x558f5ae1dd70 .scope generate, "genblk1[2]" "genblk1[2]" 4 101, 4 101 0, S_0x558f5ad64610;
 .timescale 0 0;
P_0x558f5ac0baa0 .param/l "x" 0 4 101, +C4<010>;
S_0x558f5ae1e160 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x558f5ae1dd70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iCLK";
P_0x558f5aef53a0 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x558f5aef53e0 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x558f5ab48520_0 .net "iCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5ab489a0_0 .net "iRa", 8 0, v0x558f5a7c4b40_0;  alias, 1 drivers
v0x558f5ab48820_0 .net "iRe", 0 0, v0x558f5a8d7430_0;  alias, 1 drivers
v0x558f5ab486a0_0 .net "iWa", 8 0, v0x558f5a85dba0_0;  alias, 1 drivers
v0x558f5a7cad20_2 .array/port v0x558f5a7cad20, 2;
v0x558f5ab48220_0 .net "iWd", 7 0, v0x558f5a7cad20_2;  1 drivers
v0x558f5ab483a0_0 .net "iWe", 0 0, v0x558f5a7b8750_0;  alias, 1 drivers
v0x558f5ab49120_0 .net "oRd", 7 0, v0x558f5ab51d30_0;  1 drivers
S_0x558f5ae2c170 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 57, 6 36 0, S_0x558f5ae1e160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x558f5af12190 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af121d0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af12210 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af12250 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af12290 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af122d0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af12310 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af12350 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af12390 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af123d0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af12410 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af12450 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af12490 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af124d0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af12510 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af12550 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af12590 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af125d0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af12610 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af12650 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af12690 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x558f5af126d0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x558f5af12710 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x558f5af12750 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x558f5af12790 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x558f5af127d0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x558f5af12810 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x558f5af12850 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x558f5af12890 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x558f5af128d0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x558f5af12910 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x558f5af12950 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x558f5aa11430 .functor BUFZ 1, v0x558f5a7b8750_0, C4<0>, C4<0>, C4<0>;
L_0x558f5aa117a0 .functor BUFZ 1, v0x558f5a7b8750_0, C4<0>, C4<0>, C4<0>;
L_0x558f5aa07e10 .functor BUFZ 1, v0x558f5a8d7430_0, C4<0>, C4<0>, C4<0>;
L_0x558f5aa07af0 .functor BUFZ 9, v0x558f5a85dba0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x558f5aa090b0 .functor BUFZ 9, v0x558f5a7c4b40_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x558f5aa08570 .functor BUFZ 1, v0x558f5af39e50_0, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b73c0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947647518 .resolv tri, L_0x7fe9473b73c0, L_0x558f5aa117a0;
L_0x558f5aa0b400 .functor BUFZ 1, RS_0x7fe947647518, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b7378 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe9476475d8 .resolv tri, L_0x7fe9473b7378, L_0x558f5aa11430;
L_0x558f5aa0b700 .functor BUFZ 1, RS_0x7fe9476475d8, C4<0>, C4<0>, C4<0>;
L_0x558f5aa0bb20 .functor BUFZ 1, v0x558f5af39e50_0, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b7408 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947647488 .resolv tri, L_0x7fe9473b7408, L_0x558f5aa07e10;
L_0x558f5aa0be90 .functor BUFZ 1, RS_0x7fe947647488, C4<0>, C4<0>, C4<0>;
v0x558f5a811460_0 .net "RADDR", 8 0, v0x558f5a7c4b40_0;  alias, 1 drivers
L_0x7fe9473b7498 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947647308 .resolv tri, L_0x7fe9473b7498, L_0x558f5aa090b0;
v0x558f5a8b3e10_0 .net8 "RADDR_net", 8 0, RS_0x7fe947647308;  2 drivers, strength-aware
v0x558f5ab521b0_0 .net "RCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5ab52330_0 .net "RCLK_i", 0 0, L_0x558f5aa0bb20;  1 drivers
v0x558f5ab52030_0 .net "RDATA", 7 0, v0x558f5ab51d30_0;  alias, 1 drivers
v0x558f5ab51eb0_0 .var "RDATA_early", 7 0;
v0x558f5ab51bb0_0 .var "RDATA_late", 7 0;
v0x558f5ab51d30_0 .var "RDATA_out", 7 0;
v0x558f5a8b3c90_0 .var "RDATA_reg", 7 0;
v0x558f5abd1b40_0 .net "RE", 0 0, v0x558f5a8d7430_0;  alias, 1 drivers
v0x558f5ab9f020_0 .net "RE_i", 0 0, L_0x558f5aa0be90;  1 drivers
v0x558f5ab9f1a0_0 .net8 "RE_net", 0 0, RS_0x7fe947647488;  2 drivers, strength-aware
v0x558f5ab9f4a0_0 .net "WADDR", 8 0, v0x558f5a85dba0_0;  alias, 1 drivers
L_0x7fe9473b7450 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe9476474b8 .resolv tri, L_0x7fe9473b7450, L_0x558f5aa07af0;
v0x558f5abd1f70_0 .net8 "WADDR_net", 8 0, RS_0x7fe9476474b8;  2 drivers, strength-aware
v0x558f5abd19c0_0 .net "WCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5abd16c0_0 .net "WCLKE", 0 0, v0x558f5a7b8750_0;  alias, 1 drivers
v0x558f5abd1840_0 .net "WCLKE_i", 0 0, L_0x558f5aa0b400;  1 drivers
v0x558f5ab9f320_0 .net8 "WCLKE_net", 0 0, RS_0x7fe947647518;  2 drivers, strength-aware
v0x558f5ab480a0_0 .net "WCLK_i", 0 0, L_0x558f5aa08570;  1 drivers
v0x558f5ab47f20_0 .net "WDATA", 7 0, v0x558f5a7cad20_2;  alias, 1 drivers
v0x558f5ab8db50_0 .net "WE", 0 0, v0x558f5a7b8750_0;  alias, 1 drivers
v0x558f5ab5a1c0_0 .net "WE_i", 0 0, L_0x558f5aa0b700;  1 drivers
v0x558f5ab5a720_0 .net8 "WE_net", 0 0, RS_0x7fe9476475d8;  2 drivers, strength-aware
v0x558f5ab5a880_0 .var/i "i", 31 0;
v0x558f5ab9f8d0 .array "mem", 0 5119, 0 0;
E_0x558f5a7a5a40 .event posedge, v0x558f5ab52330_0;
E_0x558f5a7a5a80 .event posedge, v0x558f5ab480a0_0;
S_0x558f5ae305c0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x558f5ae2c170;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x558f5ae305c0
v0x558f5a7d51c0_0 .var/i "w1", 31 0;
v0x558f5a812060_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x558f5a7d51c0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5a7d51c0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a7d51c0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a7d51c0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a7d51c0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a812060_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5a812060_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a812060_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a812060_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a812060_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x558f5a7d51c0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5a7d51c0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a7d51c0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a812060_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5a812060_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a812060_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x558f5ae30940 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x558f5ae2c170;
 .timescale 0 0;
S_0x558f5ae1d170 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x558f5ae2c170;
 .timescale 0 0;
v0x558f5a811a70_0 .var "addr", 8 0;
v0x558f5a811c00_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5ab5a880_0, 0, 32;
T_10.25 ;
    %load/vec4 v0x558f5ab5a880_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_10.26, 5;
    %load/vec4 v0x558f5a811a70_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x558f5ab5a880_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x558f5ab9f8d0, 4;
    %ix/getv/s 4, v0x558f5ab5a880_0;
    %store/vec4 v0x558f5a811c00_0, 4, 1;
    %load/vec4 v0x558f5ab5a880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5ab5a880_0, 0, 32;
    %jmp T_10.25;
T_10.26 ;
    %end;
S_0x558f5ae14010 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x558f5ae2c170;
 .timescale 0 0;
v0x558f5a8121c0_0 .var "addr", 8 0;
v0x558f5a811790_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5ab5a880_0, 0, 32;
T_11.27 ;
    %load/vec4 v0x558f5ab5a880_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_11.28, 5;
    %load/vec4 v0x558f5a811790_0;
    %load/vec4 v0x558f5ab5a880_0;
    %part/s 1;
    %load/vec4 v0x558f5a8121c0_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x558f5ab5a880_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x558f5ab9f8d0, 4, 0;
    %load/vec4 v0x558f5ab5a880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5ab5a880_0, 0, 32;
    %jmp T_11.27;
T_11.28 ;
    %end;
S_0x558f5ae17710 .scope generate, "genblk1[3]" "genblk1[3]" 4 101, 4 101 0, S_0x558f5ad64610;
 .timescale 0 0;
P_0x558f5ac14ee0 .param/l "x" 0 4 101, +C4<011>;
S_0x558f5ae1bf80 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x558f5ae17710;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iCLK";
P_0x558f5af0ef00 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x558f5af0ef40 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x558f5aa65930_0 .net "iCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5aa814d0_0 .net "iRa", 8 0, v0x558f5a7c4b40_0;  alias, 1 drivers
v0x558f5aa81370_0 .net "iRe", 0 0, v0x558f5a8d7430_0;  alias, 1 drivers
v0x558f5aa81630_0 .net "iWa", 8 0, v0x558f5a85dba0_0;  alias, 1 drivers
v0x558f5a7cad20_3 .array/port v0x558f5a7cad20, 3;
v0x558f5aa80df0_0 .net "iWd", 7 0, v0x558f5a7cad20_3;  1 drivers
v0x558f5aa81210_0 .net "iWe", 0 0, v0x558f5a7b8750_0;  alias, 1 drivers
v0x558f5aa810b0_0 .net "oRd", 7 0, v0x558f5ab342e0_0;  1 drivers
S_0x558f5ae1c300 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 57, 6 36 0, S_0x558f5ae1bf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x558f5af129a0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af129e0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af12a20 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af12a60 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af12aa0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af12ae0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af12b20 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af12b60 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af12ba0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af12be0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af12c20 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af12c60 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af12ca0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af12ce0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af12d20 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af12d60 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af12da0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af12de0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af12e20 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af12e60 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af12ea0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x558f5af12ee0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x558f5af12f20 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x558f5af12f60 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x558f5af12fa0 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x558f5af12fe0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x558f5af13020 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x558f5af13060 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x558f5af130a0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x558f5af130e0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x558f5af13120 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x558f5af13160 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x558f5aa0e060 .functor BUFZ 1, v0x558f5a7b8750_0, C4<0>, C4<0>, C4<0>;
L_0x558f5aa0e950 .functor BUFZ 1, v0x558f5a7b8750_0, C4<0>, C4<0>, C4<0>;
L_0x558f5aa139f0 .functor BUFZ 1, v0x558f5a8d7430_0, C4<0>, C4<0>, C4<0>;
L_0x558f5aa153f0 .functor BUFZ 9, v0x558f5a85dba0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x558f5aa15ad0 .functor BUFZ 9, v0x558f5a7c4b40_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x558f5aa15c70 .functor BUFZ 1, v0x558f5af39e50_0, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b7528 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947647c98 .resolv tri, L_0x7fe9473b7528, L_0x558f5aa0e950;
L_0x558f5aa14410 .functor BUFZ 1, RS_0x7fe947647c98, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b74e0 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947647d58 .resolv tri, L_0x7fe9473b74e0, L_0x558f5aa0e060;
L_0x558f5aa14910 .functor BUFZ 1, RS_0x7fe947647d58, C4<0>, C4<0>, C4<0>;
L_0x558f5aa15760 .functor BUFZ 1, v0x558f5af39e50_0, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b7570 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947647c08 .resolv tri, L_0x7fe9473b7570, L_0x558f5aa139f0;
L_0x558f5a9e90a0 .functor BUFZ 1, RS_0x7fe947647c08, C4<0>, C4<0>, C4<0>;
v0x558f5ab48fa0_0 .net "RADDR", 8 0, v0x558f5a7c4b40_0;  alias, 1 drivers
L_0x7fe9473b7600 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947647a88 .resolv tri, L_0x7fe9473b7600, L_0x558f5aa15ad0;
v0x558f5ab48e20_0 .net8 "RADDR_net", 8 0, RS_0x7fe947647a88;  2 drivers, strength-aware
v0x558f5ab3ef40_0 .net "RCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5aac2f40_0 .net "RCLK_i", 0 0, L_0x558f5aa15760;  1 drivers
v0x558f5ab345e0_0 .net "RDATA", 7 0, v0x558f5ab342e0_0;  alias, 1 drivers
v0x558f5ab34760_0 .var "RDATA_early", 7 0;
v0x558f5ab34460_0 .var "RDATA_late", 7 0;
v0x558f5ab342e0_0 .var "RDATA_out", 7 0;
v0x558f5ab33fe0_0 .var "RDATA_reg", 7 0;
v0x558f5ab34160_0 .net "RE", 0 0, v0x558f5a8d7430_0;  alias, 1 drivers
v0x558f5aac3ea0_0 .net "RE_i", 0 0, L_0x558f5a9e90a0;  1 drivers
v0x558f5aa63a60_0 .net8 "RE_net", 0 0, RS_0x7fe947647c08;  2 drivers, strength-aware
v0x558f5aa65670_0 .net "WADDR", 8 0, v0x558f5a85dba0_0;  alias, 1 drivers
L_0x7fe9473b75b8 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947647c38 .resolv tri, L_0x7fe9473b75b8, L_0x558f5aa153f0;
v0x558f5aa65bf0_0 .net8 "WADDR_net", 8 0, RS_0x7fe947647c38;  2 drivers, strength-aware
v0x558f5aaa4dc0_0 .net "WCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5aaa4c40_0 .net "WCLKE", 0 0, v0x558f5a7b8750_0;  alias, 1 drivers
v0x558f5aaa7930_0 .net "WCLKE_i", 0 0, L_0x558f5aa14410;  1 drivers
v0x558f5aa99db0_0 .net8 "WCLKE_net", 0 0, RS_0x7fe947647c98;  2 drivers, strength-aware
v0x558f5aa657d0_0 .net "WCLK_i", 0 0, L_0x558f5aa15c70;  1 drivers
v0x558f5aa6bc10_0 .net "WDATA", 7 0, v0x558f5a7cad20_3;  alias, 1 drivers
v0x558f5aa6d3a0_0 .net "WE", 0 0, v0x558f5a7b8750_0;  alias, 1 drivers
v0x558f5aa6bf10_0 .net "WE_i", 0 0, L_0x558f5aa14910;  1 drivers
v0x558f5aa65a90_0 .net8 "WE_net", 0 0, RS_0x7fe947647d58;  2 drivers, strength-aware
v0x558f5aa65d50_0 .var/i "i", 31 0;
v0x558f5aa65510 .array "mem", 0 5119, 0 0;
E_0x558f5a8553e0 .event posedge, v0x558f5aac2f40_0;
E_0x558f5a855420 .event posedge, v0x558f5aa657d0_0;
S_0x558f5ae1c680 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x558f5ae1c300;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x558f5ae1c680
v0x558f5ab48ca0_0 .var/i "w1", 31 0;
v0x558f5ab3ca10_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x558f5ab48ca0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5ab48ca0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5ab48ca0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5ab48ca0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5ab48ca0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5ab3ca10_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5ab3ca10_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5ab3ca10_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5ab3ca10_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5ab3ca10_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x558f5ab48ca0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5ab48ca0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5ab48ca0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5ab3ca10_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5ab3ca10_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5ab3ca10_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x558f5ae1ca00 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x558f5ae1c300;
 .timescale 0 0;
S_0x558f5ae1cd80 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x558f5ae1c300;
 .timescale 0 0;
v0x558f5ab47d20_0 .var "addr", 8 0;
v0x558f5ab495a0_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5aa65d50_0, 0, 32;
T_13.29 ;
    %load/vec4 v0x558f5aa65d50_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_13.30, 5;
    %load/vec4 v0x558f5ab47d20_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x558f5aa65d50_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x558f5aa65510, 4;
    %ix/getv/s 4, v0x558f5aa65d50_0;
    %store/vec4 v0x558f5ab495a0_0, 4, 1;
    %load/vec4 v0x558f5aa65d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5aa65d50_0, 0, 32;
    %jmp T_13.29;
T_13.30 ;
    %end;
S_0x558f5ae13cc0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x558f5ae1c300;
 .timescale 0 0;
v0x558f5ab49420_0 .var "addr", 8 0;
v0x558f5ab492a0_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5aa65d50_0, 0, 32;
T_14.31 ;
    %load/vec4 v0x558f5aa65d50_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_14.32, 5;
    %load/vec4 v0x558f5ab492a0_0;
    %load/vec4 v0x558f5aa65d50_0;
    %part/s 1;
    %load/vec4 v0x558f5ab49420_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x558f5aa65d50_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x558f5aa65510, 4, 0;
    %load/vec4 v0x558f5aa65d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5aa65d50_0, 0, 32;
    %jmp T_14.31;
T_14.32 ;
    %end;
S_0x558f5ae04990 .scope generate, "genblk1[4]" "genblk1[4]" 4 101, 4 101 0, S_0x558f5ad64610;
 .timescale 0 0;
P_0x558f5a8b7300 .param/l "x" 0 4 101, +C4<0100>;
S_0x558f5ae04d80 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x558f5ae04990;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iCLK";
P_0x558f5af0ed50 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x558f5af0ed90 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x558f5aa2ab60_0 .net "iCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5aa2a260_0 .net "iRa", 8 0, v0x558f5a7c4b40_0;  alias, 1 drivers
v0x558f5aa07550_0 .net "iRe", 0 0, v0x558f5a8d7430_0;  alias, 1 drivers
v0x558f5a9eaf50_0 .net "iWa", 8 0, v0x558f5a85dba0_0;  alias, 1 drivers
v0x558f5a7cad20_4 .array/port v0x558f5a7cad20, 4;
v0x558f5a9eadf0_0 .net "iWd", 7 0, v0x558f5a7cad20_4;  1 drivers
v0x558f5a9eac90_0 .net "iWe", 0 0, v0x558f5a7b8750_0;  alias, 1 drivers
v0x558f5a9eb210_0 .net "oRd", 7 0, v0x558f5aa5a360_0;  1 drivers
S_0x558f5ae051a0 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 57, 6 36 0, S_0x558f5ae04d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x558f5af131b0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af131f0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af13230 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af13270 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af132b0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af132f0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af13330 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af13370 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af133b0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af133f0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af13430 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af13470 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af134b0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af134f0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af13530 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af13570 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af135b0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af135f0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af13630 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af13670 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af136b0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x558f5af136f0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x558f5af13730 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x558f5af13770 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x558f5af137b0 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x558f5af137f0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x558f5af13830 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x558f5af13870 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x558f5af138b0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x558f5af138f0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x558f5af13930 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x558f5af13970 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x558f5a9e9370 .functor BUFZ 1, v0x558f5a7b8750_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a9ed6c0 .functor BUFZ 1, v0x558f5a7b8750_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a9eb500 .functor BUFZ 1, v0x558f5a8d7430_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a9ec5e0 .functor BUFZ 9, v0x558f5a85dba0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x558f5a9e9be0 .functor BUFZ 9, v0x558f5a7c4b40_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x558f5a9edc60 .functor BUFZ 1, v0x558f5af39e50_0, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b7690 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947648418 .resolv tri, L_0x7fe9473b7690, L_0x558f5a9ed6c0;
L_0x558f5a9ed120 .functor BUFZ 1, RS_0x7fe947648418, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b7648 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe9476484d8 .resolv tri, L_0x7fe9473b7648, L_0x558f5a9e9370;
L_0x558f5a9ee4d0 .functor BUFZ 1, RS_0x7fe9476484d8, C4<0>, C4<0>, C4<0>;
L_0x558f5a9e9910 .functor BUFZ 1, v0x558f5af39e50_0, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b76d8 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947648388 .resolv tri, L_0x7fe9473b76d8, L_0x558f5a9eb500;
L_0x558f5a9ecb80 .functor BUFZ 1, RS_0x7fe947648388, C4<0>, C4<0>, C4<0>;
v0x558f5aab08e0_0 .net "RADDR", 8 0, v0x558f5a7c4b40_0;  alias, 1 drivers
L_0x7fe9473b7768 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947648208 .resolv tri, L_0x7fe9473b7768, L_0x558f5a9e9be0;
v0x558f5aab9650_0 .net8 "RADDR_net", 8 0, RS_0x7fe947648208;  2 drivers, strength-aware
v0x558f5aab9ac0_0 .net "RCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5aa4db50_0 .net "RCLK_i", 0 0, L_0x558f5a9e9910;  1 drivers
v0x558f5aa38a50_0 .net "RDATA", 7 0, v0x558f5aa5a360_0;  alias, 1 drivers
v0x558f5aa43360_0 .var "RDATA_early", 7 0;
v0x558f5aa42390_0 .var "RDATA_late", 7 0;
v0x558f5aa5a360_0 .var "RDATA_out", 7 0;
v0x558f5aa4dcb0_0 .var "RDATA_reg", 7 0;
v0x558f5aa4eab0_0 .net "RE", 0 0, v0x558f5a8d7430_0;  alias, 1 drivers
v0x558f5aa4d730_0 .net "RE_i", 0 0, L_0x558f5a9ecb80;  1 drivers
v0x558f5aa3c780_0 .net8 "RE_net", 0 0, RS_0x7fe947648388;  2 drivers, strength-aware
v0x558f5aa1bfd0_0 .net "WADDR", 8 0, v0x558f5a85dba0_0;  alias, 1 drivers
L_0x7fe9473b7720 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe9476483b8 .resolv tri, L_0x7fe9473b7720, L_0x558f5a9ec5e0;
v0x558f5aa1c3f0_0 .net8 "WADDR_net", 8 0, RS_0x7fe9476483b8;  2 drivers, strength-aware
v0x558f5aa1c290_0 .net "WCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5aa1c130_0 .net "WCLKE", 0 0, v0x558f5a7b8750_0;  alias, 1 drivers
v0x558f5aa1c6b0_0 .net "WCLKE_i", 0 0, L_0x558f5a9ed120;  1 drivers
v0x558f5aa3f230_0 .net8 "WCLKE_net", 0 0, RS_0x7fe947648418;  2 drivers, strength-aware
v0x558f5aa3f6a0_0 .net "WCLK_i", 0 0, L_0x558f5a9edc60;  1 drivers
v0x558f5aa1c550_0 .net "WDATA", 7 0, v0x558f5a7cad20_4;  alias, 1 drivers
v0x558f5aa11e60_0 .net "WE", 0 0, v0x558f5a7b8750_0;  alias, 1 drivers
v0x558f5aa10e90_0 .net "WE_i", 0 0, L_0x558f5a9ee4d0;  1 drivers
v0x558f5aa292f0_0 .net8 "WE_net", 0 0, RS_0x7fe9476484d8;  2 drivers, strength-aware
v0x558f5aa27720_0 .var/i "i", 31 0;
v0x558f5aa2a6e0 .array "mem", 0 5119, 0 0;
E_0x558f5a80a510 .event posedge, v0x558f5aa4db50_0;
E_0x558f5a80a550 .event posedge, v0x558f5aa3f6a0_0;
S_0x558f5ae05590 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x558f5ae051a0;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x558f5ae05590
v0x558f5aa80f50_0 .var/i "w1", 31 0;
v0x558f5aa8af70_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x558f5aa80f50_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5aa80f50_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5aa80f50_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5aa80f50_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5aa80f50_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5aa8af70_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5aa8af70_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5aa8af70_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5aa8af70_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5aa8af70_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x558f5aa80f50_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5aa80f50_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5aa80f50_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5aa8af70_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5aa8af70_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5aa8af70_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x558f5ae14300 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x558f5ae051a0;
 .timescale 0 0;
S_0x558f5ae135e0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x558f5ae051a0;
 .timescale 0 0;
v0x558f5aa4d9f0_0 .var "addr", 8 0;
v0x558f5aa4b9b0_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5aa27720_0, 0, 32;
T_16.33 ;
    %load/vec4 v0x558f5aa27720_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_16.34, 5;
    %load/vec4 v0x558f5aa4d9f0_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x558f5aa27720_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x558f5aa2a6e0, 4;
    %ix/getv/s 4, v0x558f5aa27720_0;
    %store/vec4 v0x558f5aa4b9b0_0, 4, 1;
    %load/vec4 v0x558f5aa27720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5aa27720_0, 0, 32;
    %jmp T_16.33;
T_16.34 ;
    %end;
S_0x558f5ae139b0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x558f5ae051a0;
 .timescale 0 0;
v0x558f5aa4d890_0 .var "addr", 8 0;
v0x558f5aa4de10_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5aa27720_0, 0, 32;
T_17.35 ;
    %load/vec4 v0x558f5aa27720_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_17.36, 5;
    %load/vec4 v0x558f5aa4de10_0;
    %load/vec4 v0x558f5aa27720_0;
    %part/s 1;
    %load/vec4 v0x558f5aa4d890_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x558f5aa27720_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x558f5aa2a6e0, 4, 0;
    %load/vec4 v0x558f5aa27720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5aa27720_0, 0, 32;
    %jmp T_17.35;
T_17.36 ;
    %end;
S_0x558f5ae045a0 .scope generate, "genblk1[5]" "genblk1[5]" 4 101, 4 101 0, S_0x558f5ad64610;
 .timescale 0 0;
P_0x558f5a7fe5d0 .param/l "x" 0 4 101, +C4<0101>;
S_0x558f5ae4f1b0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x558f5ae045a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iCLK";
P_0x558f5ae61d90 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x558f5ae61dd0 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x558f5a9a79b0_0 .net "iCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5a99c0a0_0 .net "iRa", 8 0, v0x558f5a7c4b40_0;  alias, 1 drivers
v0x558f5a999440_0 .net "iRe", 0 0, v0x558f5a8d7430_0;  alias, 1 drivers
v0x558f5a8ae6c0_0 .net "iWa", 8 0, v0x558f5a85dba0_0;  alias, 1 drivers
v0x558f5a7cad20_5 .array/port v0x558f5a7cad20, 5;
v0x558f5a89a380_0 .net "iWd", 7 0, v0x558f5a7cad20_5;  1 drivers
v0x558f5a86bb50_0 .net "iWe", 0 0, v0x558f5a7b8750_0;  alias, 1 drivers
v0x558f5a86b9d0_0 .net "oRd", 7 0, v0x558f5a9b4540_0;  1 drivers
S_0x558f5adfee70 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 57, 6 36 0, S_0x558f5ae4f1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x558f5af139c0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af13a00 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af13a40 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af13a80 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af13ac0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af13b00 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af13b40 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af13b80 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af13bc0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af13c00 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af13c40 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af13c80 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af13cc0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af13d00 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af13d40 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af13d80 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af13dc0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af13e00 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af13e40 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af13e80 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af13ec0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x558f5af13f00 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x558f5af13f40 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x558f5af13f80 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x558f5af13fc0 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x558f5af14000 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x558f5af14040 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x558f5af14080 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x558f5af140c0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x558f5af14100 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x558f5af14140 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x558f5af14180 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x558f5a9ea720 .functor BUFZ 1, v0x558f5a7b8750_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a9ebd70 .functor BUFZ 1, v0x558f5a7b8750_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a9e9eb0 .functor BUFZ 1, v0x558f5a8d7430_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a9ee200 .functor BUFZ 9, v0x558f5a85dba0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x558f5a9f47c0 .functor BUFZ 9, v0x558f5a7c4b40_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x558f5a9f4960 .functor BUFZ 1, v0x558f5af39e50_0, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b77f8 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947648b98 .resolv tri, L_0x7fe9473b77f8, L_0x558f5a9ebd70;
L_0x558f5a9eeff0 .functor BUFZ 1, RS_0x7fe947648b98, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b77b0 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947648c58 .resolv tri, L_0x7fe9473b77b0, L_0x558f5a9ea720;
L_0x558f5a9efd50 .functor BUFZ 1, RS_0x7fe947648c58, C4<0>, C4<0>, C4<0>;
L_0x558f5a9ef730 .functor BUFZ 1, v0x558f5af39e50_0, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b7840 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947648b08 .resolv tri, L_0x7fe9473b7840, L_0x558f5a9e9eb0;
L_0x558f5a9f8f40 .functor BUFZ 1, RS_0x7fe947648b08, C4<0>, C4<0>, C4<0>;
v0x558f5a9f9240_0 .net "RADDR", 8 0, v0x558f5a7c4b40_0;  alias, 1 drivers
L_0x7fe9473b78d0 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947648988 .resolv tri, L_0x7fe9473b78d0, L_0x558f5a9f47c0;
v0x558f5a9f96c0_0 .net8 "RADDR_net", 8 0, RS_0x7fe947648988;  2 drivers, strength-aware
v0x558f5a9f8dc0_0 .net "RCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5a9eb0b0_0 .net "RCLK_i", 0 0, L_0x558f5a9ef730;  1 drivers
v0x558f5a9b46c0_0 .net "RDATA", 7 0, v0x558f5a9b4540_0;  alias, 1 drivers
v0x558f5a9b4c60_0 .var "RDATA_early", 7 0;
v0x558f5a9b5500_0 .var "RDATA_late", 7 0;
v0x558f5a9b4540_0 .var "RDATA_out", 7 0;
v0x558f5a9b4de0_0 .var "RDATA_reg", 7 0;
v0x558f5a9b4ae0_0 .net "RE", 0 0, v0x558f5a8d7430_0;  alias, 1 drivers
v0x558f5a9b5140_0 .net "RE_i", 0 0, L_0x558f5a9f8f40;  1 drivers
v0x558f5a9b43c0_0 .net8 "RE_net", 0 0, RS_0x7fe947648b08;  2 drivers, strength-aware
v0x558f5a95f930_0 .net "WADDR", 8 0, v0x558f5a85dba0_0;  alias, 1 drivers
L_0x7fe9473b7888 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947648b38 .resolv tri, L_0x7fe9473b7888, L_0x558f5a9ee200;
v0x558f5a95fcf0_0 .net8 "WADDR_net", 8 0, RS_0x7fe947648b38;  2 drivers, strength-aware
v0x558f5a960110_0 .net "WCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5a95fe50_0 .net "WCLKE", 0 0, v0x558f5a7b8750_0;  alias, 1 drivers
v0x558f5a960270_0 .net "WCLKE_i", 0 0, L_0x558f5a9eeff0;  1 drivers
v0x558f5a95ffb0_0 .net8 "WCLKE_net", 0 0, RS_0x7fe947648b98;  2 drivers, strength-aware
v0x558f5a95f5d0_0 .net "WCLK_i", 0 0, L_0x558f5a9f4960;  1 drivers
v0x558f5a95f2d0_0 .net "WDATA", 7 0, v0x558f5a7cad20_5;  alias, 1 drivers
v0x558f5a95f450_0 .net "WE", 0 0, v0x558f5a7b8750_0;  alias, 1 drivers
v0x558f5a8ae840_0 .net "WE_i", 0 0, L_0x558f5a9efd50;  1 drivers
v0x558f5a882060_0 .net8 "WE_net", 0 0, RS_0x7fe947648c58;  2 drivers, strength-aware
v0x558f5a87f2e0_0 .var/i "i", 31 0;
v0x558f5a9494e0 .array "mem", 0 5119, 0 0;
E_0x558f5ae172e0 .event posedge, v0x558f5a9eb0b0_0;
E_0x558f5aef1f20 .event posedge, v0x558f5a95f5d0_0;
S_0x558f5ae033b0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x558f5adfee70;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x558f5ae033b0
v0x558f5aa0e1a0_0 .var/i "w1", 31 0;
v0x558f5aa0b280_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x558f5aa0e1a0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5aa0e1a0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5aa0e1a0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5aa0e1a0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5aa0e1a0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5aa0b280_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5aa0b280_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5aa0b280_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5aa0b280_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5aa0b280_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x558f5aa0e1a0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5aa0e1a0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5aa0e1a0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5aa0b280_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5aa0b280_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5aa0b280_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x558f5ae03730 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x558f5adfee70;
 .timescale 0 0;
S_0x558f5ae03ab0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x558f5adfee70;
 .timescale 0 0;
v0x558f5a9eab30_0 .var "addr", 8 0;
v0x558f5a9b4240_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5a87f2e0_0, 0, 32;
T_19.37 ;
    %load/vec4 v0x558f5a87f2e0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_19.38, 5;
    %load/vec4 v0x558f5a9eab30_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x558f5a87f2e0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x558f5a9494e0, 4;
    %ix/getv/s 4, v0x558f5a87f2e0_0;
    %store/vec4 v0x558f5a9b4240_0, 4, 1;
    %load/vec4 v0x558f5a87f2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5a87f2e0_0, 0, 32;
    %jmp T_19.37;
T_19.38 ;
    %end;
S_0x558f5ae03e30 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x558f5adfee70;
 .timescale 0 0;
v0x558f5a9f7e50_0 .var "addr", 8 0;
v0x558f5a9f6280_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5a87f2e0_0, 0, 32;
T_20.39 ;
    %load/vec4 v0x558f5a87f2e0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_20.40, 5;
    %load/vec4 v0x558f5a9f6280_0;
    %load/vec4 v0x558f5a87f2e0_0;
    %part/s 1;
    %load/vec4 v0x558f5a9f7e50_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x558f5a87f2e0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x558f5a9494e0, 4, 0;
    %load/vec4 v0x558f5a87f2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5a87f2e0_0, 0, 32;
    %jmp T_20.39;
T_20.40 ;
    %end;
S_0x558f5ae041b0 .scope module, "MicroControllerCsr" "MicroControllerCsr" 3 76, 7 10 0, S_0x558f5ad7db70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "oSUsiRd";
    .port_info 1 /INPUT 32 "iSUsiWd";
    .port_info 2 /INPUT 32 "iSUsiAdrs";
    .port_info 3 /OUTPUT 16 "oRamWd";
    .port_info 4 /OUTPUT 32 "oRamAdrs";
    .port_info 5 /OUTPUT 1 "oRamEn";
    .port_info 6 /OUTPUT 1 "oRamBurstRun";
    .port_info 7 /INPUT 1 "iRamFull";
    .port_info 8 /INPUT 1 "iRamEmp";
    .port_info 9 /INPUT 16 "iRamRd";
    .port_info 10 /INPUT 1 "iRamRdVd";
    .port_info 11 /INPUT 1 "iRamBurstStop";
    .port_info 12 /INPUT 1 "iSRST";
    .port_info 13 /INPUT 1 "iSCLK";
P_0x558f5aea8a10 .param/l "pAdrsMap" 0 7 13, C4<11>;
P_0x558f5aea8a50 .param/l "pBlockAdrsWidth" 0 7 12, +C4<00000000000000000000000000000010>;
P_0x558f5aea8a90 .param/l "pCsrActiveWidth" 0 7 16, +C4<00000000000000000000000000001000>;
P_0x558f5aea8ad0 .param/l "pCsrAdrsWidth" 0 7 15, +C4<00000000000000000000000000010000>;
P_0x558f5aea8b10 .param/l "pUfiAdrsBusWidth" 0 7 19, +C4<00000000000000000000000000100000>;
P_0x558f5aea8b50 .param/l "pUfiDqBusWidth" 0 7 18, +C4<00000000000000000000000000010000>;
P_0x558f5aea8b90 .param/l "pUsiBusWidth" 0 7 14, +C4<00000000000000000000000000100000>;
P_0x558f5aea8bd0 .param/l "p_non_variable" 0 7 21, +C4<00000000000000000000000000000000>;
L_0x558f5aa1cf40 .functor BUFZ 16, v0x558f5aa3f3c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x558f5aa1bbc0 .functor BUFZ 32, v0x558f5aab97e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x558f5aa1d210 .functor BUFZ 1, v0x558f5aacdfe0_0, C4<0>, C4<0>, C4<0>;
L_0x558f5aa1b350 .functor BUFZ 1, v0x558f5aab0600_0, C4<0>, C4<0>, C4<0>;
v0x558f5a8b7140_0 .net "iRamBurstStop", 0 0, v0x558f5a8ae170_0;  1 drivers
v0x558f5a8ba480_0 .net "iRamEmp", 0 0, v0x558f5a8ae210_0;  1 drivers
v0x558f5a7fd9e0_0 .net "iRamFull", 0 0, v0x558f5a8ae2b0_0;  1 drivers
v0x558f5a7f6a40_0 .net "iRamRd", 15 0, v0x558f5aee8e80_0;  1 drivers
v0x558f5a7f6440_0 .net "iRamRdVd", 0 0, v0x558f5a8ae350_0;  1 drivers
v0x558f5a7f8790_0 .net "iSCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5a7e9d10_0 .net "iSRST", 0 0, v0x558f5af3a700_0;  alias, 1 drivers
v0x558f5a82a0c0_0 .net "iSUsiAdrs", 31 0, L_0x558f5aa7f230;  alias, 1 drivers
v0x558f5a829ab0_0 .net "iSUsiWd", 31 0, L_0x558f5ab58860;  alias, 1 drivers
v0x558f5a8115f0_0 .net "oRamAdrs", 31 0, L_0x558f5aa1bbc0;  alias, 1 drivers
v0x558f5a8b5790_0 .net "oRamBurstRun", 0 0, L_0x558f5aa1b350;  alias, 1 drivers
v0x558f5abf6850_0 .net "oRamEn", 0 0, L_0x558f5aa1d210;  alias, 1 drivers
v0x558f5abf9250_0 .net "oRamWd", 15 0, L_0x558f5aa1cf40;  alias, 1 drivers
v0x558f5aabc520_0 .net "oSUsiRd", 31 0, v0x558f5aa44d50_0;  alias, 1 drivers
v0x558f5aac2da0_0 .var "qCsrWCke00", 0 0;
v0x558f5aa99c10_0 .var "qCsrWCke04", 0 0;
v0x558f5aaa7650_0 .var "qCsrWCke08", 0 0;
v0x558f5aa9daa0_0 .var "qCsrWCke0C", 0 0;
v0x558f5aaa4f50_0 .var "qCsrWCke48", 0 0;
v0x558f5aab97e0_0 .var "rRamAdrs", 31 0;
v0x558f5aab0600_0 .var "rRamBurstRun", 0 0;
v0x558f5aac57f0_0 .var "rRamEmp", 0 0;
v0x558f5aacdfe0_0 .var "rRamEn", 0 0;
v0x558f5aa421f0_0 .var "rRamFull", 0 0;
v0x558f5aa388b0_0 .var "rRamRd", 15 0;
v0x558f5aa3ca60_0 .var "rRamRdVd", 0 0;
v0x558f5aa3f3c0_0 .var "rRamWd", 15 0;
v0x558f5aa44d50_0 .var "rSUsiRd", 31 0;
E_0x558f5a887520 .event posedge, v0x558f5ae49df0_0;
E_0x558f5a887560 .event edge, v0x558f5a82a0c0_0;
S_0x558f5adf9a40 .scope generate, "genblk1" "genblk1" 3 102, 3 102 0, S_0x558f5ad7db70;
 .timescale 0 0;
S_0x558f5ae781b0 .scope module, "RAMBlock" "RAMBlock" 2 343, 8 9 0, S_0x558f5ad7dd00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 9 "oSRAMA";
    .port_info 1 /OUTPUT 16 "oSRAMD";
    .port_info 2 /INPUT 16 "iSRAMD";
    .port_info 3 /OUTPUT 1 "oSRAM_LB";
    .port_info 4 /OUTPUT 1 "oSRAM_UB";
    .port_info 5 /OUTPUT 1 "oSRAM_OE";
    .port_info 6 /OUTPUT 1 "oSRAM_WE";
    .port_info 7 /OUTPUT 1 "oSRAM_CE";
    .port_info 8 /OUTPUT 32 "oSUsiRd";
    .port_info 9 /INPUT 32 "iSUsiWd";
    .port_info 10 /INPUT 32 "iSUsiAdrs";
    .port_info 11 /OUTPUT 16 "oSUfiRd";
    .port_info 12 /OUTPUT 32 "oSUfiAdrs";
    .port_info 13 /INPUT 16 "iSUfiWd";
    .port_info 14 /INPUT 32 "iSUfiAdrs";
    .port_info 15 /OUTPUT 1 "oSUfiRdy";
    .port_info 16 /OUTPUT 1 "oTestErr";
    .port_info 17 /OUTPUT 1 "oDone";
    .port_info 18 /INPUT 1 "iSRST";
    .port_info 19 /INPUT 1 "inSRST";
    .port_info 20 /INPUT 1 "iSCLK";
P_0x558f5adf0ab0 .param/l "lpFifoDepth" 1 8 108, +C4<00000000000000000000000100000000>;
P_0x558f5adf0af0 .param/l "pAdrsMap" 0 8 11, C4<11>;
P_0x558f5adf0b30 .param/l "pBlockAdrsWidth" 0 8 10, +C4<00000000000000000000000000000010>;
P_0x558f5adf0b70 .param/l "pCsrActiveWidth" 0 8 14, +C4<00000000000000000000000000001000>;
P_0x558f5adf0bb0 .param/l "pCsrAdrsWidth" 0 8 13, +C4<00000000000000000000000000010000>;
P_0x558f5adf0bf0 .param/l "pRamAdrsWidth" 0 8 18, +C4<00000000000000000000000000001001>;
P_0x558f5adf0c30 .param/l "pRamDqWidth" 0 8 19, +C4<00000000000000000000000000010000>;
P_0x558f5adf0c70 .param/l "pUfiAdrsBusWidth" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x558f5adf0cb0 .param/l "pUfiDqBusWidth" 0 8 15, +C4<00000000000000000000000000010000>;
P_0x558f5adf0cf0 .param/l "pUfiEnableBit" 0 8 17, +C4<00000000000000000000000000100000>;
P_0x558f5adf0d30 .param/l "pUsiBusWidth" 0 8 12, +C4<00000000000000000000000000100000>;
v0x558f5af1b1d0_0 .net "iSCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5af1b270_0 .net "iSRAMD", 15 0, v0x558f5af37db0_0;  1 drivers
v0x558f5af1b310_0 .net "iSRST", 0 0, v0x558f5af3a700_0;  alias, 1 drivers
v0x558f5af1b3b0_0 .net "iSUfiAdrs", 31 0, v0x558f5af36320_0;  alias, 1 drivers
v0x558f5af1b450_0 .net "iSUfiWd", 15 0, L_0x558f5aa1f970;  alias, 1 drivers
v0x558f5af1b4f0_0 .net "iSUsiAdrs", 31 0, L_0x558f5aa7f230;  alias, 1 drivers
v0x558f5af1b590_0 .net "iSUsiWd", 31 0, L_0x558f5ab58860;  alias, 1 drivers
v0x558f5af1b630_0 .net "inSRST", 0 0, v0x558f5af3b110_0;  alias, 1 drivers
L_0x7fe9473b7f00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558f5af1b6d0_0 .net "oDone", 0 0, L_0x7fe9473b7f00;  1 drivers
v0x558f5af1b770_0 .net "oSRAMA", 8 0, L_0x558f5a89ab20;  alias, 1 drivers
v0x558f5af1b810_0 .net "oSRAMD", 15 0, L_0x558f5a89bbb0;  alias, 1 drivers
v0x558f5af1b8b0_0 .net "oSRAM_CE", 0 0, L_0x558f5a89e610;  alias, 1 drivers
L_0x7fe9473b88d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558f5af1b950_0 .net "oSRAM_LB", 0 0, L_0x7fe9473b88d8;  1 drivers
v0x558f5af1b9f0_0 .net "oSRAM_OE", 0 0, L_0x558f5a89b2a0;  1 drivers
L_0x7fe9473b8920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558f5af1ba90_0 .net "oSRAM_UB", 0 0, L_0x7fe9473b8920;  1 drivers
v0x558f5af1bb30_0 .net "oSRAM_WE", 0 0, L_0x558f5a89db70;  alias, 1 drivers
v0x558f5af1bbd0_0 .net "oSUfiAdrs", 31 0, L_0x558f5af4e0a0;  alias, 1 drivers
v0x558f5af1bc70_0 .net "oSUfiRd", 15 0, L_0x558f5a94d340;  alias, 1 drivers
v0x558f5af1bd10_0 .net "oSUfiRdy", 0 0, L_0x558f5af4e460;  alias, 1 drivers
v0x558f5af1bdb0_0 .net "oSUsiRd", 31 0, v0x558f5ae68ec0_0;  1 drivers
L_0x7fe9473b7eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558f5af1be50_0 .net "oTestErr", 0 0, L_0x7fe9473b7eb8;  1 drivers
v0x558f5af1bef0_0 .var "qMemRdCsr", 15 0;
v0x558f5af1bf90_0 .var "qRamIfPortUnitAdrs", 8 0;
v0x558f5af1c030_0 .var "qRamIfPortUnitCke", 0 0;
v0x558f5af1c0d0_0 .var "qRamIfPortUnitCmd", 0 0;
v0x558f5af1c170_0 .var "qRamIfPortUnitWd", 15 0;
v0x558f5af1c210_0 .net "wCsrRamRst", 0 0, L_0x558f5a96ea80;  1 drivers
v0x558f5af1c2b0_0 .net "wRamIfPortUnitAdrs", 31 0, L_0x558f5af4db40;  1 drivers
v0x558f5af1c350_0 .net "wRamIfPortUnitRd", 15 0, L_0x558f5a89d9d0;  1 drivers
v0x558f5af1c3f0_0 .net "wRamIfPortUnitRvd", 0 0, L_0x558f5a89d580;  1 drivers
v0x558f5af1c490_0 .net "wRamIfPortUnitWd", 15 0, L_0x558f5a95ec10;  1 drivers
E_0x558f5a82bc20 .event edge, v0x558f5af19390_0, v0x558f5af1a910_0;
S_0x558f5ae78500 .scope module, "RAMIfPortUnit" "RAMIfPortUnit" 8 151, 9 16 0, S_0x558f5ae781b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 9 "oSRAMA";
    .port_info 1 /OUTPUT 16 "oSRAMD";
    .port_info 2 /INPUT 16 "iSRAMD";
    .port_info 3 /OUTPUT 1 "oSRAM_LB";
    .port_info 4 /OUTPUT 1 "oSRAM_UB";
    .port_info 5 /OUTPUT 1 "oSRAM_OE";
    .port_info 6 /OUTPUT 1 "oSRAM_WE";
    .port_info 7 /OUTPUT 1 "oSRAM_CE";
    .port_info 8 /INPUT 9 "iAdrs";
    .port_info 9 /INPUT 1 "iCmd";
    .port_info 10 /INPUT 16 "iWd";
    .port_info 11 /OUTPUT 16 "oRd";
    .port_info 12 /OUTPUT 1 "oRvd";
    .port_info 13 /INPUT 1 "iRST";
    .port_info 14 /INPUT 1 "iCKE";
    .port_info 15 /INPUT 1 "iCLK";
P_0x558f5ad60cc0 .param/l "pRamAdrsWidth" 0 9 17, +C4<00000000000000000000000000001001>;
P_0x558f5ad60d00 .param/l "pRamDqWidth" 0 9 18, +C4<00000000000000000000000000010000>;
L_0x558f5a89ab20 .functor BUFZ 9, v0x558f5ad64370_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x558f5a89bbb0 .functor BUFZ 16, v0x558f5ae77ea0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x558f5a89b2a0 .functor BUFZ 1, v0x558f5adf8460_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a89db70 .functor BUFZ 1, v0x558f5ae5fb10_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a89e610 .functor BUFZ 1, v0x558f5ad64430_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a89d9d0 .functor BUFZ 16, v0x558f5adf8520_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x558f5a89d580 .functor BUFZ 1, v0x558f5ae5fa50_0, C4<0>, C4<0>, C4<0>;
v0x558f5ad3fe70_0 .net "iAdrs", 8 0, v0x558f5af1bf90_0;  1 drivers
v0x558f5ad584e0_0 .net "iCKE", 0 0, v0x558f5af1c030_0;  1 drivers
v0x558f5ad585a0_0 .net "iCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5ad53580_0 .net "iCmd", 0 0, v0x558f5af1c0d0_0;  1 drivers
v0x558f5ad53620_0 .net "iRST", 0 0, v0x558f5af3a700_0;  alias, 1 drivers
v0x558f5ae60000_0 .net "iSRAMD", 15 0, v0x558f5af37db0_0;  alias, 1 drivers
v0x558f5ae600c0_0 .net "iWd", 15 0, v0x558f5af1c170_0;  1 drivers
v0x558f5ad06380_0 .net "oRd", 15 0, L_0x558f5a89d9d0;  alias, 1 drivers
v0x558f5ad013d0_0 .net "oRvd", 0 0, L_0x558f5a89d580;  alias, 1 drivers
v0x558f5ad01490_0 .net "oSRAMA", 8 0, L_0x558f5a89ab20;  alias, 1 drivers
v0x558f5acfc420_0 .net "oSRAMD", 15 0, L_0x558f5a89bbb0;  alias, 1 drivers
v0x558f5acfc4e0_0 .net "oSRAM_CE", 0 0, L_0x558f5a89e610;  alias, 1 drivers
v0x558f5acf7470_0 .net "oSRAM_LB", 0 0, L_0x7fe9473b88d8;  alias, 1 drivers
v0x558f5acf7530_0 .net "oSRAM_OE", 0 0, L_0x558f5a89b2a0;  alias, 1 drivers
v0x558f5acf24c0_0 .net "oSRAM_UB", 0 0, L_0x7fe9473b8920;  alias, 1 drivers
v0x558f5acf2580_0 .net "oSRAM_WE", 0 0, L_0x558f5a89db70;  alias, 1 drivers
v0x558f5ad64370_0 .var "rAdrs", 8 0;
v0x558f5ad64430_0 .var "rCE", 0 0;
v0x558f5adf8460_0 .var "rOE", 0 0;
v0x558f5adf8520_0 .var "rRd", 15 0;
v0x558f5ae5fa50_0 .var "rRvd", 0 0;
v0x558f5ae5fb10_0 .var "rWE", 0 0;
v0x558f5ae77ea0_0 .var "rWd", 15 0;
S_0x558f5ae53ac0 .scope module, "RamCsr" "RAMCsr" 8 64, 10 11 0, S_0x558f5ae781b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "oSUsiRd";
    .port_info 1 /INPUT 32 "iSUsiWd";
    .port_info 2 /INPUT 32 "iSUsiAdrs";
    .port_info 3 /OUTPUT 1 "oRamRst";
    .port_info 4 /INPUT 16 "iMemRd";
    .port_info 5 /INPUT 1 "iSRST";
    .port_info 6 /INPUT 1 "iSCLK";
P_0x558f5a87eb90 .param/l "pAdrsMap" 0 10 13, C4<11>;
P_0x558f5a87ebd0 .param/l "pBlockAdrsWidth" 0 10 12, +C4<00000000000000000000000000000010>;
P_0x558f5a87ec10 .param/l "pCsrActiveWidth" 0 10 16, +C4<00000000000000000000000000001000>;
P_0x558f5a87ec50 .param/l "pCsrAdrsWidth" 0 10 15, +C4<00000000000000000000000000010000>;
P_0x558f5a87ec90 .param/l "pRamAdrsWidth" 0 10 17, +C4<00000000000000000000000000001001>;
P_0x558f5a87ecd0 .param/l "pRamDqWidth" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x558f5a87ed10 .param/l "pUsiBusWidth" 0 10 14, +C4<00000000000000000000000000100000>;
P_0x558f5a87ed50 .param/l "p_non_variable" 0 10 19, +C4<00000000000000000000000000000000>;
L_0x558f5a96ea80 .functor BUFZ 1, v0x558f5ae68e00_0, C4<0>, C4<0>, C4<0>;
v0x558f5ae77ad0_0 .net "iMemRd", 15 0, v0x558f5af1bef0_0;  1 drivers
v0x558f5ae77bb0_0 .net "iSCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5ae787f0_0 .net "iSRST", 0 0, v0x558f5af3a700_0;  alias, 1 drivers
v0x558f5ae788c0_0 .net "iSUsiAdrs", 31 0, L_0x558f5aa7f230;  alias, 1 drivers
v0x558f5ae69a00_0 .net "iSUsiWd", 31 0, L_0x558f5ab58860;  alias, 1 drivers
v0x558f5ae69610_0 .net "oRamRst", 0 0, L_0x558f5a96ea80;  alias, 1 drivers
v0x558f5ae696b0_0 .net "oSUsiRd", 31 0, v0x558f5ae68ec0_0;  alias, 1 drivers
v0x558f5ae691f0_0 .var "qCsrWCke00", 0 0;
v0x558f5ae692b0_0 .var "rMemRd", 15 0;
v0x558f5ae68e00_0 .var "rRamRst", 0 0;
v0x558f5ae68ec0_0 .var "rSUsiRd", 31 0;
S_0x558f5adf8ea0 .scope module, "RamReadWriteArbiter" "RamReadWriteArbiter" 8 120, 11 14 0, S_0x558f5ae781b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iSUfiWd";
    .port_info 1 /INPUT 32 "iSUfiAdrs";
    .port_info 2 /OUTPUT 1 "oSUfiRdy";
    .port_info 3 /OUTPUT 16 "oSUfiRd";
    .port_info 4 /OUTPUT 32 "oSUfiAdrs";
    .port_info 5 /OUTPUT 16 "oRamIfPortUnitWd";
    .port_info 6 /OUTPUT 32 "oRamIfPortUnitAdrs";
    .port_info 7 /INPUT 16 "iRamIfPortUnitDq";
    .port_info 8 /INPUT 1 "iRamIfPortUnitWe";
    .port_info 9 /INPUT 1 "iRST";
    .port_info 10 /INPUT 1 "inARST";
    .port_info 11 /INPUT 1 "iCLK";
P_0x558f5ae68a10 .param/l "pFifoDepth" 0 11 17, +C4<00000000000000000000000100000000>;
P_0x558f5ae68a50 .param/l "pUfiAdrsBusWidth" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x558f5ae68a90 .param/l "pUfiDqBusWidth" 0 11 15, +C4<00000000000000000000000000010000>;
P_0x558f5ae68ad0 .param/l "pUfiEnableBit" 0 11 18, +C4<00000000000000000000000000100000>;
L_0x558f5a87b870 .functor BUFZ 1, v0x558f5a7ac090_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a87c100 .functor NOT 1, L_0x558f5af4e140, C4<0>, C4<0>, C4<0>;
L_0x558f5a86cdd0 .functor NOT 1, L_0x558f5af4e1e0, C4<0>, C4<0>, C4<0>;
L_0x558f5a86c440 .functor NOT 1, L_0x558f5af4e280, C4<0>, C4<0>, C4<0>;
L_0x558f5a874ad0 .functor NOT 1, L_0x558f5af4e320, C4<0>, C4<0>, C4<0>;
v0x558f5af19c20_0 .net *"_ivl_24", 30 0, L_0x558f5af4e000;  1 drivers
v0x558f5af19cc0_0 .net *"_ivl_29", 0 0, L_0x558f5a87b870;  1 drivers
v0x558f5af19d60_0 .net *"_ivl_31", 0 0, L_0x558f5af4e140;  1 drivers
v0x558f5af19e00_0 .net *"_ivl_32", 0 0, L_0x558f5a87c100;  1 drivers
v0x558f5af19ea0_0 .net *"_ivl_35", 0 0, L_0x558f5af4e1e0;  1 drivers
v0x558f5af19f40_0 .net *"_ivl_36", 0 0, L_0x558f5a86cdd0;  1 drivers
v0x558f5af19fe0_0 .net *"_ivl_39", 0 0, L_0x558f5af4e280;  1 drivers
v0x558f5af1a080_0 .net *"_ivl_40", 0 0, L_0x558f5a86c440;  1 drivers
v0x558f5af1a120_0 .net *"_ivl_43", 0 0, L_0x558f5af4e320;  1 drivers
v0x558f5af1a1c0_0 .net *"_ivl_44", 0 0, L_0x558f5a874ad0;  1 drivers
v0x558f5af1a260_0 .net *"_ivl_46", 3 0, L_0x558f5af4e3c0;  1 drivers
v0x558f5af1a300_0 .net *"_ivl_9", 30 0, L_0x558f5af4daa0;  1 drivers
v0x558f5af1a3a0_0 .net "iCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5af1a440_0 .net "iRST", 0 0, v0x558f5af3a700_0;  alias, 1 drivers
v0x558f5af1a4e0_0 .net "iRamIfPortUnitDq", 15 0, L_0x558f5a89d9d0;  alias, 1 drivers
v0x558f5af1a580_0 .net "iRamIfPortUnitWe", 0 0, L_0x558f5a89d580;  alias, 1 drivers
v0x558f5af1a620_0 .net "iSUfiAdrs", 31 0, v0x558f5af36320_0;  alias, 1 drivers
v0x558f5af1a7d0_0 .net "iSUfiWd", 15 0, L_0x558f5aa1f970;  alias, 1 drivers
v0x558f5af1a870_0 .net "inARST", 0 0, v0x558f5af3b110_0;  alias, 1 drivers
v0x558f5af1a910_0 .net "oRamIfPortUnitAdrs", 31 0, L_0x558f5af4db40;  alias, 1 drivers
v0x558f5af1a9b0_0 .net "oRamIfPortUnitWd", 15 0, L_0x558f5a95ec10;  alias, 1 drivers
v0x558f5af1aa50_0 .net "oSUfiAdrs", 31 0, L_0x558f5af4e0a0;  alias, 1 drivers
v0x558f5af1aaf0_0 .net "oSUfiRd", 15 0, L_0x558f5a94d340;  alias, 1 drivers
v0x558f5af1ab90_0 .net "oSUfiRdy", 0 0, L_0x558f5af4e460;  alias, 1 drivers
v0x558f5af1ac30_0 .var "qAdrsReadFifoRe", 0 0;
v0x558f5af1acd0_0 .var "qAdrsReadFifoWe", 0 0;
v0x558f5af1ad70_0 .var "qFifoWriteRe", 0 0;
v0x558f5af1ae10_0 .net "wAdrsReadFifoRd", 31 0, L_0x558f5a8af660;  1 drivers
v0x558f5af1aeb0_0 .net "wDqReadFifoRvd", 0 0, v0x558f5a7ac090_0;  1 drivers
v0x558f5af1af50_0 .net "wFifoReadEmp", 0 0, L_0x558f5a9503e0;  1 drivers
v0x558f5af1aff0_0 .net "wFifoReadFull", 1 0, L_0x558f5af4df60;  1 drivers
v0x558f5af1b090_0 .net "wFifoWriteEmp", 0 0, L_0x558f5a95e3a0;  1 drivers
v0x558f5af1b130_0 .net "wFifoWriteFull", 1 0, L_0x558f5af4da00;  1 drivers
E_0x558f5ae68750 .event edge, v0x558f5ada49c0_0, v0x558f5a93d150_0;
E_0x558f5a811910 .event edge, v0x558f5af19250_0;
L_0x558f5af4d780 .part v0x558f5af36320_0, 31, 1;
L_0x558f5af4d960 .part v0x558f5af36320_0, 31, 1;
L_0x558f5af4da00 .concat8 [ 1 1 0 0], v0x558f5af19570_0, v0x558f5ab39e20_0;
L_0x558f5af4daa0 .part L_0x558f5a979b70, 0, 31;
L_0x558f5af4db40 .concat8 [ 31 1 0 0], L_0x558f5af4daa0, v0x558f5ab3c3b0_0;
L_0x558f5af4df60 .concat8 [ 1 1 0 0], v0x558f5a93d4b0_0, v0x558f5ada39d0_0;
L_0x558f5af4e000 .part L_0x558f5a8af660, 0, 31;
L_0x558f5af4e0a0 .concat8 [ 31 1 0 0], L_0x558f5af4e000, L_0x558f5a87b870;
L_0x558f5af4e140 .part L_0x558f5af4df60, 0, 1;
L_0x558f5af4e1e0 .part L_0x558f5af4df60, 1, 1;
L_0x558f5af4e280 .part L_0x558f5af4da00, 1, 1;
L_0x558f5af4e320 .part L_0x558f5af4da00, 1, 1;
L_0x558f5af4e3c0 .concat [ 1 1 1 1], L_0x558f5a874ad0, L_0x558f5a86c440, L_0x558f5a86cdd0, L_0x558f5a87c100;
L_0x558f5af4e460 .reduce/and L_0x558f5af4e3c0;
S_0x558f5adf9280 .scope module, "AdrsReadSyncFifoController" "SyncFifoController" 11 112, 4 20 0, S_0x558f5adf8ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 32 "oRd";
    .port_info 4 /INPUT 1 "iRe";
    .port_info 5 /OUTPUT 1 "oRvd";
    .port_info 6 /OUTPUT 1 "oEmp";
    .port_info 7 /INPUT 1 "inARST";
    .port_info 8 /INPUT 1 "iCLK";
P_0x558f5adf9660 .param/l "lpBramGenNum" 1 4 95, C4<00000010>;
P_0x558f5adf96a0 .param/l "lpDataWidth" 1 4 94, C4<00010000>;
P_0x558f5adf96e0 .param/l "pAddrWidth" 1 4 40, C4<00001000>;
P_0x558f5adf9720 .param/l "pFifoBitWidth" 0 4 22, +C4<00000000000000000000000000100000>;
P_0x558f5adf9760 .param/str "pFifoBlockRam" 0 4 23, "yes";
P_0x558f5adf97a0 .param/l "pFifoDepth" 0 4 21, +C4<00000000000000000000000100000000>;
L_0x558f5a8af410 .functor BUFZ 1, v0x558f5ada3e80_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a8aeeb0 .functor BUFZ 1, v0x558f5ada2c20_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a8af660 .functor BUFZ 32, L_0x558f5af4de20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fe9473b8890 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x558f5adb6630_0 .net/2u *"_ivl_5", 7 0, L_0x7fe9473b8890;  1 drivers
v0x558f5adb21e0_0 .net "iCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5adb22a0_0 .net "iRe", 0 0, v0x558f5af1ac30_0;  1 drivers
v0x558f5ada49c0_0 .net "iWd", 31 0, v0x558f5af36320_0;  alias, 1 drivers
v0x558f5ada4a80_0 .net "iWe", 0 0, v0x558f5af1acd0_0;  1 drivers
v0x558f5ada45d0_0 .net "inARST", 0 0, v0x558f5af3b110_0;  alias, 1 drivers
v0x558f5ada46c0_0 .net "oEmp", 0 0, L_0x558f5a8af410;  1 drivers
v0x558f5ada41b0_0 .net "oFull", 0 0, v0x558f5ada39d0_0;  1 drivers
v0x558f5ada4270_0 .net "oRd", 31 0, L_0x558f5a8af660;  alias, 1 drivers
v0x558f5ada3dc0_0 .net "oRvd", 0 0, L_0x558f5a8aeeb0;  1 drivers
v0x558f5ada3e80_0 .var "qEmp", 0 0;
v0x558f5ada39d0_0 .var "qFull", 0 0;
v0x558f5ada3a90_0 .var "qRe", 0 0;
v0x558f5ada3260 .array "qWd", 0 1, 15 0;
v0x558f5ada3340_0 .var "qWe", 0 0;
v0x558f5ada2b60_0 .var "rRa", 7 0;
v0x558f5ada2c20_0 .var "rRe", 0 0;
v0x558f5ad9e390_0 .var "rWa", 7 0;
v0x558f5ad9e450_0 .net "wRd", 31 0, L_0x558f5af4de20;  1 drivers
v0x558f5ad90b60_0 .net "wWa", 7 0, L_0x558f5af4dec0;  1 drivers
E_0x558f5a815c90/0 .event edge, v0x558f5ad90b60_0, v0x558f5aeeaba0_0, v0x558f5aedb7d0_0, v0x558f5ada4a80_0;
E_0x558f5a815c90/1 .event edge, v0x558f5ada39d0_0, v0x558f5adb22a0_0, v0x558f5ada3e80_0;
E_0x558f5a815c90 .event/or E_0x558f5a815c90/0, E_0x558f5a815c90/1;
L_0x558f5af4de20 .concat8 [ 16 16 0 0], v0x558f5aedc4b0_0, v0x558f5adcbb40_0;
L_0x558f5af4dec0 .arith/sum 8, v0x558f5ad9e390_0, L_0x7fe9473b8890;
S_0x558f5ae682a0 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 180, 4 180 0, S_0x558f5adf9280;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x558f5ae682a0
v0x558f5aebe3b0_0 .var/i "i", 31 0;
v0x558f5aebe490_0 .var "iVAL", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5aebe3b0_0, 0, 32;
T_21.41 ;
    %load/vec4 v0x558f5aebe3b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_21.42, 5;
    %load/vec4 v0x558f5aebe490_0;
    %load/vec4 v0x558f5aebe3b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.43, 8;
    %load/vec4 v0x558f5aebe3b0_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_21.43 ;
    %load/vec4 v0x558f5aebe3b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5aebe3b0_0, 0, 32;
    %jmp T_21.41;
T_21.42 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_21.45, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_21.45 ;
    %end;
S_0x558f5aebda60 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 156, 4 156 0, S_0x558f5adf9280;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x558f5aebda60
v0x558f5aeaf450_0 .var/i "i", 31 0;
v0x558f5aeaf530_0 .var "lpDataWidth", 31 0;
v0x558f5aeaf030_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.f_barm_gennum ;
    %load/vec4 v0x558f5aeaf030_0;
    %load/vec4 v0x558f5aeaf530_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_22.47, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_22.48;
T_22.47 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x558f5aeaf030_0;
    %store/vec4 v0x558f5aeaf450_0, 0, 32;
T_22.49 ;
    %load/vec4 v0x558f5aeaf530_0;
    %load/vec4 v0x558f5aeaf450_0;
    %cmp/u;
    %jmp/0xz T_22.50, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x558f5aeaf450_0;
    %load/vec4 v0x558f5aeaf530_0;
    %sub;
    %store/vec4 v0x558f5aeaf450_0, 0, 32;
    %jmp T_22.49;
T_22.50 ;
T_22.48 ;
    %end;
S_0x558f5aebdd70 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 140, 4 140 0, S_0x558f5adf9280;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x558f5aebdd70
v0x558f5aeaed20_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.f_get_datawidth ;
    %load/vec4 v0x558f5aeaed20_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_23.51, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_23.52, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_23.53, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_23.54, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_23.55, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_23.57;
T_23.51 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_23.57;
T_23.52 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_23.57;
T_23.53 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_23.57;
T_23.54 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_23.57;
T_23.55 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_23.57;
T_23.57 ;
    %pop/vec4 1;
    %end;
S_0x558f5aebe0c0 .scope generate, "genblk1[0]" "genblk1[0]" 4 101, 4 101 0, S_0x558f5adf9280;
 .timescale 0 0;
P_0x558f5a816380 .param/l "x" 0 4 101, +C4<00>;
E_0x558f5a817e00 .event edge, v0x558f5ada49c0_0;
S_0x558f5ae63310 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x558f5aebe0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iCLK";
P_0x558f5ae76660 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x558f5ae766a0 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x558f5aed5da0_0 .net "iCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5aed5e40_0 .net "iRa", 7 0, v0x558f5ada2b60_0;  1 drivers
v0x558f5aec7d90_0 .net "iRe", 0 0, v0x558f5ada3a90_0;  1 drivers
v0x558f5aec7e30_0 .net "iWa", 7 0, v0x558f5ad9e390_0;  1 drivers
v0x558f5ada3260_0 .array/port v0x558f5ada3260, 0;
v0x558f5aec79a0_0 .net "iWd", 15 0, v0x558f5ada3260_0;  1 drivers
v0x558f5aec7a40_0 .net "iWe", 0 0, v0x558f5ada3340_0;  1 drivers
v0x558f5aec7580_0 .net "oRd", 15 0, v0x558f5aedc4b0_0;  1 drivers
S_0x558f5ae67820 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 57, 6 36 0, S_0x558f5ae63310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x558f5af141d0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af14210 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af14250 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af14290 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af142d0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af14310 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af14350 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af14390 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af143d0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af14410 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af14450 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af14490 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af144d0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af14510 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af14550 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af14590 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af145d0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af14610 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af14650 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af14690 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af146d0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x558f5af14710 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x558f5af14750 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x558f5af14790 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x558f5af147d0 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x558f5af14810 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x558f5af14850 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x558f5af14890 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x558f5af148d0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x558f5af14910 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x558f5af14950 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x558f5af14990 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x558f5a94d5d0 .functor BUFZ 1, v0x558f5ada3340_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a94d820 .functor BUFZ 1, v0x558f5ada3340_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a94da80 .functor BUFZ 1, v0x558f5ada3a90_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a94def0 .functor BUFZ 8, v0x558f5ad9e390_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558f5a94e8c0 .functor BUFZ 8, v0x558f5ada2b60_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558f5a952450 .functor BUFZ 1, v0x558f5af39e50_0, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b8608 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fe94764b718 .resolv tri, L_0x7fe9473b8608, L_0x558f5a94d820;
L_0x558f5a9527d0 .functor BUFZ 1, RS_0x7fe94764b718, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b85c0 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe94764b7d8 .resolv tri, L_0x7fe9473b85c0, L_0x558f5a94d5d0;
L_0x558f5a955e30 .functor BUFZ 1, RS_0x7fe94764b7d8, C4<0>, C4<0>, C4<0>;
L_0x558f5a949660 .functor BUFZ 1, v0x558f5af39e50_0, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b8650 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fe94764b628 .resolv tri, L_0x7fe9473b8650, L_0x558f5a94da80;
L_0x558f5a94a720 .functor BUFZ 1, RS_0x7fe94764b628, C4<0>, C4<0>, C4<0>;
v0x558f5aeeaba0_0 .net "RADDR", 7 0, v0x558f5ada2b60_0;  alias, 1 drivers
L_0x7fe9473b86e0 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe94764b478 .resolv tri, L_0x7fe9473b86e0, L_0x558f5a94e8c0;
v0x558f5aeea7d0_0 .net8 "RADDR_net", 7 0, RS_0x7fe94764b478;  2 drivers, strength-aware
v0x558f5aeea480_0 .net "RCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5aeea520_0 .net "RCLK_i", 0 0, L_0x558f5a949660;  1 drivers
v0x558f5aeea130_0 .net "RDATA", 15 0, v0x558f5aedc4b0_0;  alias, 1 drivers
v0x558f5aeea210_0 .var "RDATA_early", 15 0;
v0x558f5aedc3d0_0 .var "RDATA_late", 15 0;
v0x558f5aedc4b0_0 .var "RDATA_out", 15 0;
v0x558f5aedbfe0_0 .var "RDATA_reg", 15 0;
v0x558f5aedc0c0_0 .net "RE", 0 0, v0x558f5ada3a90_0;  alias, 1 drivers
v0x558f5aedbbc0_0 .net "RE_i", 0 0, L_0x558f5a94a720;  1 drivers
v0x558f5aedbc80_0 .net8 "RE_net", 0 0, RS_0x7fe94764b628;  2 drivers, strength-aware
v0x558f5aedb7d0_0 .net "WADDR", 7 0, v0x558f5ad9e390_0;  alias, 1 drivers
L_0x7fe9473b8698 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe94764b688 .resolv tri, L_0x7fe9473b8698, L_0x558f5a94def0;
v0x558f5aedb8b0_0 .net8 "WADDR_net", 7 0, RS_0x7fe94764b688;  2 drivers, strength-aware
v0x558f5aedb3e0_0 .net "WCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5aedb480_0 .net "WCLKE", 0 0, v0x558f5ada3340_0;  alias, 1 drivers
v0x558f5aedaff0_0 .net "WCLKE_i", 0 0, L_0x558f5a9527d0;  1 drivers
v0x558f5aedb0b0_0 .net8 "WCLKE_net", 0 0, RS_0x7fe94764b718;  2 drivers, strength-aware
v0x558f5aedac70_0 .net "WCLK_i", 0 0, L_0x558f5a952450;  1 drivers
v0x558f5aedad30_0 .net "WDATA", 15 0, v0x558f5ada3260_0;  alias, 1 drivers
v0x558f5aeda8f0_0 .net "WE", 0 0, v0x558f5ada3340_0;  alias, 1 drivers
v0x558f5aeda990_0 .net "WE_i", 0 0, L_0x558f5a955e30;  1 drivers
v0x558f5aeda570_0 .net8 "WE_net", 0 0, RS_0x7fe94764b7d8;  2 drivers, strength-aware
v0x558f5aeda630_0 .var/i "i", 31 0;
v0x558f5aeda1f0 .array "mem", 0 5119, 0 0;
E_0x558f5a816970 .event posedge, v0x558f5aeea520_0;
E_0x558f5ae90770 .event posedge, v0x558f5aedac70_0;
S_0x558f5ae67ba0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x558f5ae67820;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x558f5ae67ba0
v0x558f5ae82720_0 .var/i "w1", 31 0;
v0x558f5ae82250_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x558f5ae82720_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5ae82720_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5ae82720_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5ae82720_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5ae82720_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5ae82250_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5ae82250_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5ae82250_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5ae82250_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5ae82250_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x558f5ae82720_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5ae82720_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5ae82720_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5ae82250_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5ae82250_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5ae82250_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x558f5ae67f20 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x558f5ae67820;
 .timescale 0 0;
S_0x558f5ae81e30 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x558f5ae67820;
 .timescale 0 0;
v0x558f5ae7be30_0 .var "addr", 7 0;
v0x558f5ae7bf10_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5aeda630_0, 0, 32;
T_25.58 ;
    %load/vec4 v0x558f5aeda630_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_25.59, 5;
    %load/vec4 v0x558f5ae7be30_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x558f5aeda630_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x558f5aeda1f0, 4;
    %ix/getv/s 4, v0x558f5aeda630_0;
    %store/vec4 v0x558f5ae7bf10_0, 4, 1;
    %load/vec4 v0x558f5aeda630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5aeda630_0, 0, 32;
    %jmp T_25.58;
T_25.59 ;
    %end;
S_0x558f5ae80460 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x558f5ae67820;
 .timescale 0 0;
v0x558f5aee9d10_0 .var "addr", 7 0;
v0x558f5aeeaac0_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5aeda630_0, 0, 32;
T_26.60 ;
    %load/vec4 v0x558f5aeda630_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_26.61, 5;
    %load/vec4 v0x558f5aeeaac0_0;
    %load/vec4 v0x558f5aeda630_0;
    %part/s 1;
    %load/vec4 v0x558f5aee9d10_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x558f5aeda630_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x558f5aeda1f0, 4, 0;
    %load/vec4 v0x558f5aeda630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5aeda630_0, 0, 32;
    %jmp T_26.60;
T_26.61 ;
    %end;
S_0x558f5ae807e0 .scope generate, "genblk1[1]" "genblk1[1]" 4 101, 4 101 0, S_0x558f5adf9280;
 .timescale 0 0;
P_0x558f5a818e30 .param/l "x" 0 4 101, +C4<01>;
S_0x558f5ae80b60 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x558f5ae807e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iCLK";
P_0x558f5ae12170 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x558f5ae121b0 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x558f5adb7c10_0 .net "iCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5adb7cd0_0 .net "iRa", 7 0, v0x558f5ada2b60_0;  alias, 1 drivers
v0x558f5adb7820_0 .net "iRe", 0 0, v0x558f5ada3a90_0;  alias, 1 drivers
v0x558f5adb78c0_0 .net "iWa", 7 0, v0x558f5ad9e390_0;  alias, 1 drivers
v0x558f5ada3260_1 .array/port v0x558f5ada3260, 1;
v0x558f5adb70b0_0 .net "iWd", 15 0, v0x558f5ada3260_1;  1 drivers
v0x558f5adb7170_0 .net "iWe", 0 0, v0x558f5ada3340_0;  alias, 1 drivers
v0x558f5adb69b0_0 .net "oRd", 15 0, v0x558f5adcbb40_0;  1 drivers
S_0x558f5ae80ee0 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 57, 6 36 0, S_0x558f5ae80b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x558f5af149e0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af14a20 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af14a60 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af14aa0 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af14ae0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af14b20 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af14b60 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af14ba0 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af14be0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af14c20 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af14c60 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af14ca0 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af14ce0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af14d20 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af14d60 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af14da0 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af14de0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af14e20 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af14e60 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af14ea0 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af14ee0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x558f5af14f20 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x558f5af14f60 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x558f5af14fa0 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x558f5af14fe0 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x558f5af15020 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x558f5af15060 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x558f5af150a0 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x558f5af150e0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x558f5af15120 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x558f5af15160 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x558f5af151a0 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x558f5a94a360 .functor BUFZ 1, v0x558f5ada3340_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a94a550 .functor BUFZ 1, v0x558f5ada3340_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a94ba70 .functor BUFZ 1, v0x558f5ada3a90_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a881ca0 .functor BUFZ 8, v0x558f5ad9e390_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558f5a880180 .functor BUFZ 8, v0x558f5ada2b60_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558f5a87fc60 .functor BUFZ 1, v0x558f5af39e50_0, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b8770 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fe94764be98 .resolv tri, L_0x7fe9473b8770, L_0x558f5a94a550;
L_0x558f5a87f7b0 .functor BUFZ 1, RS_0x7fe94764be98, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b8728 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe94764bf58 .resolv tri, L_0x7fe9473b8728, L_0x558f5a94a360;
L_0x558f5a87fa00 .functor BUFZ 1, RS_0x7fe94764bf58, C4<0>, C4<0>, C4<0>;
L_0x558f5a87f520 .functor BUFZ 1, v0x558f5af39e50_0, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b87b8 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fe94764be08 .resolv tri, L_0x7fe9473b87b8, L_0x558f5a94ba70;
L_0x558f5a882c90 .functor BUFZ 1, RS_0x7fe94764be08, C4<0>, C4<0>, C4<0>;
v0x558f5add9f70_0 .net "RADDR", 7 0, v0x558f5ada2b60_0;  alias, 1 drivers
L_0x7fe9473b8848 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe94764bc88 .resolv tri, L_0x7fe9473b8848, L_0x558f5a880180;
v0x558f5adcc660_0 .net8 "RADDR_net", 7 0, RS_0x7fe94764bc88;  2 drivers, strength-aware
v0x558f5adcc270_0 .net "RCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5adcc310_0 .net "RCLK_i", 0 0, L_0x558f5a87f520;  1 drivers
v0x558f5adcbe50_0 .net "RDATA", 15 0, v0x558f5adcbb40_0;  alias, 1 drivers
v0x558f5adcbf30_0 .var "RDATA_early", 15 0;
v0x558f5adcba60_0 .var "RDATA_late", 15 0;
v0x558f5adcbb40_0 .var "RDATA_out", 15 0;
v0x558f5adcb670_0 .var "RDATA_reg", 15 0;
v0x558f5adcb750_0 .net "RE", 0 0, v0x558f5ada3a90_0;  alias, 1 drivers
v0x558f5adcaf00_0 .net "RE_i", 0 0, L_0x558f5a882c90;  1 drivers
v0x558f5adcafc0_0 .net8 "RE_net", 0 0, RS_0x7fe94764be08;  2 drivers, strength-aware
v0x558f5adcab80_0 .net "WADDR", 7 0, v0x558f5ad9e390_0;  alias, 1 drivers
L_0x7fe9473b8800 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe94764be38 .resolv tri, L_0x7fe9473b8800, L_0x558f5a881ca0;
v0x558f5adca800_0 .net8 "WADDR_net", 7 0, RS_0x7fe94764be38;  2 drivers, strength-aware
v0x558f5adca8e0_0 .net "WCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5adca480_0 .net "WCLKE", 0 0, v0x558f5ada3340_0;  alias, 1 drivers
v0x558f5adca520_0 .net "WCLKE_i", 0 0, L_0x558f5a87f7b0;  1 drivers
v0x558f5adc6030_0 .net8 "WCLKE_net", 0 0, RS_0x7fe94764be98;  2 drivers, strength-aware
v0x558f5adc60f0_0 .net "WCLK_i", 0 0, L_0x558f5a87fc60;  1 drivers
v0x558f5adb8810_0 .net "WDATA", 15 0, v0x558f5ada3260_1;  alias, 1 drivers
v0x558f5adb88f0_0 .net "WE", 0 0, v0x558f5ada3340_0;  alias, 1 drivers
v0x558f5adb8420_0 .net "WE_i", 0 0, L_0x558f5a87fa00;  1 drivers
v0x558f5adb84e0_0 .net8 "WE_net", 0 0, RS_0x7fe94764bf58;  2 drivers, strength-aware
v0x558f5adb8000_0 .var/i "i", 31 0;
v0x558f5adb80e0 .array "mem", 0 5119, 0 0;
E_0x558f5adee8b0 .event posedge, v0x558f5adcc310_0;
E_0x558f5a8216a0 .event posedge, v0x558f5adc60f0_0;
S_0x558f5ae81260 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x558f5ae80ee0;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x558f5ae81260
v0x558f5adee560_0 .var/i "w1", 31 0;
v0x558f5adee130_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x558f5adee560_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5adee560_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5adee560_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5adee560_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5adee560_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5adee130_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5adee130_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5adee130_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5adee130_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5adee130_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x558f5adee560_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5adee560_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5adee560_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5adee130_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5adee130_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5adee130_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x558f5ae81650 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x558f5ae80ee0;
 .timescale 0 0;
S_0x558f5ae81a40 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x558f5ae80ee0;
 .timescale 0 0;
v0x558f5adedd10_0 .var "addr", 7 0;
v0x558f5adeddf0_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5adb8000_0, 0, 32;
T_28.62 ;
    %load/vec4 v0x558f5adb8000_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_28.63, 5;
    %load/vec4 v0x558f5adedd10_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x558f5adb8000_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x558f5adb80e0, 4;
    %ix/getv/s 4, v0x558f5adb8000_0;
    %store/vec4 v0x558f5adeddf0_0, 4, 1;
    %load/vec4 v0x558f5adb8000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5adb8000_0, 0, 32;
    %jmp T_28.62;
T_28.63 ;
    %end;
S_0x558f5ade04c0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x558f5ae80ee0;
 .timescale 0 0;
v0x558f5adde2e0_0 .var "addr", 7 0;
v0x558f5add9e90_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5adb8000_0, 0, 32;
T_29.64 ;
    %load/vec4 v0x558f5adb8000_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_29.65, 5;
    %load/vec4 v0x558f5add9e90_0;
    %load/vec4 v0x558f5adb8000_0;
    %part/s 1;
    %load/vec4 v0x558f5adde2e0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x558f5adb8000_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x558f5adb80e0, 4, 0;
    %load/vec4 v0x558f5adb8000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5adb8000_0, 0, 32;
    %jmp T_29.64;
T_29.65 ;
    %end;
S_0x558f5adde660 .scope module, "AdrsWriteSyncFifoController" "SyncFifoController" 11 66, 4 20 0, S_0x558f5adf8ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 32 "oRd";
    .port_info 4 /INPUT 1 "iRe";
    .port_info 5 /OUTPUT 1 "oRvd";
    .port_info 6 /OUTPUT 1 "oEmp";
    .port_info 7 /INPUT 1 "inARST";
    .port_info 8 /INPUT 1 "iCLK";
P_0x558f5adde9e0 .param/l "lpBramGenNum" 1 4 95, C4<00000010>;
P_0x558f5addea20 .param/l "lpDataWidth" 1 4 94, C4<00010000>;
P_0x558f5addea60 .param/l "pAddrWidth" 1 4 40, C4<00001000>;
P_0x558f5addeaa0 .param/l "pFifoBitWidth" 0 4 22, +C4<00000000000000000000000000100000>;
P_0x558f5addeae0 .param/str "pFifoBlockRam" 0 4 23, "yes";
P_0x558f5addeb20 .param/l "pFifoDepth" 0 4 21, +C4<00000000000000000000000100000000>;
L_0x558f5a97ab80 .functor BUFZ 1, v0x558f5ab39d60_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a979b70 .functor BUFZ 32, L_0x558f5af4d820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fe9473b83c8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x558f5aabbfc0_0 .net/2u *"_ivl_5", 7 0, L_0x7fe9473b83c8;  1 drivers
v0x558f5ab339e0_0 .net "iCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5ab33aa0_0 .net "iRe", 0 0, v0x558f5af1ad70_0;  1 drivers
v0x558f5ab33b40_0 .net "iWd", 31 0, v0x558f5af36320_0;  alias, 1 drivers
v0x558f5ab33be0_0 .net "iWe", 0 0, L_0x558f5af4d960;  1 drivers
v0x558f5ab33cd0_0 .net "inARST", 0 0, v0x558f5af3b110_0;  alias, 1 drivers
v0x558f5ab33d70_0 .net "oEmp", 0 0, L_0x558f5a97ab80;  1 drivers
v0x558f5ab39b00_0 .net "oFull", 0 0, v0x558f5ab39e20_0;  1 drivers
v0x558f5ab39bc0_0 .net "oRd", 31 0, L_0x558f5a979b70;  1 drivers
v0x558f5ab39ca0_0 .net "oRvd", 0 0, v0x558f5ab3c3b0_0;  1 drivers
v0x558f5ab39d60_0 .var "qEmp", 0 0;
v0x558f5ab39e20_0 .var "qFull", 0 0;
v0x558f5ab39ee0_0 .var "qRe", 0 0;
v0x558f5ab3c170 .array "qWd", 0 1, 15 0;
v0x558f5ab3c250_0 .var "qWe", 0 0;
v0x558f5ab3c2f0_0 .var "rRa", 7 0;
v0x558f5ab3c3b0_0 .var "rRe", 0 0;
v0x558f5ab3c580_0 .var "rWa", 7 0;
v0x558f5ab46ca0_0 .net "wRd", 31 0, L_0x558f5af4d820;  1 drivers
v0x558f5ab46d80_0 .net "wWa", 7 0, L_0x558f5af4d8c0;  1 drivers
E_0x558f5a816930/0 .event edge, v0x558f5ab46d80_0, v0x558f5aa0d530_0, v0x558f5aa06a00_0, v0x558f5ab33be0_0;
E_0x558f5a816930/1 .event edge, v0x558f5ab39e20_0, v0x558f5ab33aa0_0, v0x558f5ab39d60_0;
E_0x558f5a816930 .event/or E_0x558f5a816930/0, E_0x558f5a816930/1;
L_0x558f5af4d820 .concat8 [ 16 16 0 0], v0x558f5aa0ab40_0, v0x558f5aa9d3a0_0;
L_0x558f5af4d8c0 .arith/sum 8, v0x558f5ab3c580_0, L_0x7fe9473b83c8;
S_0x558f5added60 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 180, 4 180 0, S_0x558f5adde660;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x558f5added60
v0x558f5ad8ff60_0 .var/i "i", 31 0;
v0x558f5ad90040_0 .var "iVAL", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5ad8ff60_0, 0, 32;
T_30.66 ;
    %load/vec4 v0x558f5ad8ff60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_30.67, 5;
    %load/vec4 v0x558f5ad90040_0;
    %load/vec4 v0x558f5ad8ff60_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.68, 8;
    %load/vec4 v0x558f5ad8ff60_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_30.68 ;
    %load/vec4 v0x558f5ad8ff60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5ad8ff60_0, 0, 32;
    %jmp T_30.66;
T_30.67 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_30.70, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_30.70 ;
    %end;
S_0x558f5addf4d0 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 156, 4 156 0, S_0x558f5adde660;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x558f5addf4d0
v0x558f5ad8f780_0 .var/i "i", 31 0;
v0x558f5ad8f860_0 .var "lpDataWidth", 31 0;
v0x558f5ad8f400_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.f_barm_gennum ;
    %load/vec4 v0x558f5ad8f400_0;
    %load/vec4 v0x558f5ad8f860_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_31.72, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_31.73;
T_31.72 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x558f5ad8f400_0;
    %store/vec4 v0x558f5ad8f780_0, 0, 32;
T_31.74 ;
    %load/vec4 v0x558f5ad8f860_0;
    %load/vec4 v0x558f5ad8f780_0;
    %cmp/u;
    %jmp/0xz T_31.75, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x558f5ad8f780_0;
    %load/vec4 v0x558f5ad8f860_0;
    %sub;
    %store/vec4 v0x558f5ad8f780_0, 0, 32;
    %jmp T_31.74;
T_31.75 ;
T_31.73 ;
    %end;
S_0x558f5addf8c0 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 140, 4 140 0, S_0x558f5adde660;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x558f5addf8c0
v0x558f5ad8ed00_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.f_get_datawidth ;
    %load/vec4 v0x558f5ad8ed00_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_32.76, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_32.77, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_32.78, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_32.79, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_32.80, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_32.82;
T_32.76 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_32.82;
T_32.77 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_32.82;
T_32.78 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_32.82;
T_32.79 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_32.82;
T_32.80 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_32.82;
T_32.82 ;
    %pop/vec4 1;
    %end;
S_0x558f5addfcb0 .scope generate, "genblk1[0]" "genblk1[0]" 4 101, 4 101 0, S_0x558f5adde660;
 .timescale 0 0;
P_0x558f5ad8f530 .param/l "x" 0 4 101, +C4<00>;
S_0x558f5ade00d0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x558f5addfcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iCLK";
P_0x558f5aeebe90 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x558f5aeebed0 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x558f5aa19610_0 .net "iCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5aa196d0_0 .net "iRa", 7 0, v0x558f5ab3c2f0_0;  1 drivers
v0x558f5aa44230_0 .net "iRe", 0 0, v0x558f5ab39ee0_0;  1 drivers
v0x558f5aa442d0_0 .net "iWa", 7 0, v0x558f5ab3c580_0;  1 drivers
v0x558f5ab3c170_0 .array/port v0x558f5ab3c170, 0;
v0x558f5aa44370_0 .net "iWd", 15 0, v0x558f5ab3c170_0;  1 drivers
v0x558f5aa44410_0 .net "iWe", 0 0, v0x558f5ab3c250_0;  1 drivers
v0x558f5aa44500_0 .net "oRd", 15 0, v0x558f5aa0ab40_0;  1 drivers
S_0x558f5ad8a530 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 57, 6 36 0, S_0x558f5ade00d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x558f5af151f0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af15230 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af15270 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af152b0 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af152f0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af15330 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af15370 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af153b0 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af153f0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af15430 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af15470 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af154b0 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af154f0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af15530 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af15570 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af155b0 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af155f0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af15630 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af15670 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af156b0 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af156f0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x558f5af15730 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x558f5af15770 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x558f5af157b0 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x558f5af157f0 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x558f5af15830 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x558f5af15870 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x558f5af158b0 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x558f5af158f0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x558f5af15930 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x558f5af15970 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x558f5af159b0 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x558f5a95f750 .functor BUFZ 1, v0x558f5ab3c250_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a975bf0 .functor BUFZ 1, v0x558f5ab3c250_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a972230 .functor BUFZ 1, v0x558f5ab39ee0_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a976330 .functor BUFZ 8, v0x558f5ab3c580_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558f5a975790 .functor BUFZ 8, v0x558f5ab3c2f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558f5a9765f0 .functor BUFZ 1, v0x558f5af39e50_0, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b8140 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fe94764cca8 .resolv tri, L_0x7fe9473b8140, L_0x558f5a975bf0;
L_0x558f5a97c580 .functor BUFZ 1, RS_0x7fe94764cca8, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b80f8 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe94764cd68 .resolv tri, L_0x7fe9473b80f8, L_0x558f5a95f750;
L_0x558f5a97cde0 .functor BUFZ 1, RS_0x7fe94764cd68, C4<0>, C4<0>, C4<0>;
L_0x558f5a979680 .functor BUFZ 1, v0x558f5af39e50_0, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b8188 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fe94764cbb8 .resolv tri, L_0x7fe9473b8188, L_0x558f5a972230;
L_0x558f5a97c9b0 .functor BUFZ 1, RS_0x7fe94764cbb8, C4<0>, C4<0>, C4<0>;
v0x558f5aa0d530_0 .net "RADDR", 7 0, v0x558f5ab3c2f0_0;  alias, 1 drivers
L_0x7fe9473b8218 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe94764ca08 .resolv tri, L_0x7fe9473b8218, L_0x558f5a975790;
v0x558f5aa0d630_0 .net8 "RADDR_net", 7 0, RS_0x7fe94764ca08;  2 drivers, strength-aware
v0x558f5aa0d710_0 .net "RCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5aa0d7b0_0 .net "RCLK_i", 0 0, L_0x558f5a979680;  1 drivers
v0x558f5aa0d850_0 .net "RDATA", 15 0, v0x558f5aa0ab40_0;  alias, 1 drivers
v0x558f5aa0a980_0 .var "RDATA_early", 15 0;
v0x558f5aa0aa60_0 .var "RDATA_late", 15 0;
v0x558f5aa0ab40_0 .var "RDATA_out", 15 0;
v0x558f5aa0ac20_0 .var "RDATA_reg", 15 0;
v0x558f5aa0ad00_0 .net "RE", 0 0, v0x558f5ab39ee0_0;  alias, 1 drivers
v0x558f5aa06880_0 .net "RE_i", 0 0, L_0x558f5a97c9b0;  1 drivers
v0x558f5aa06940_0 .net8 "RE_net", 0 0, RS_0x7fe94764cbb8;  2 drivers, strength-aware
v0x558f5aa06a00_0 .net "WADDR", 7 0, v0x558f5ab3c580_0;  alias, 1 drivers
L_0x7fe9473b81d0 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe94764cc18 .resolv tri, L_0x7fe9473b81d0, L_0x558f5a976330;
v0x558f5aa06ae0_0 .net8 "WADDR_net", 7 0, RS_0x7fe94764cc18;  2 drivers, strength-aware
v0x558f5aa06bc0_0 .net "WCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5aa06c60_0 .net "WCLKE", 0 0, v0x558f5ab3c250_0;  alias, 1 drivers
v0x558f5aa10400_0 .net "WCLKE_i", 0 0, L_0x558f5a97c580;  1 drivers
v0x558f5aa104c0_0 .net8 "WCLKE_net", 0 0, RS_0x7fe94764cca8;  2 drivers, strength-aware
v0x558f5aa10580_0 .net "WCLK_i", 0 0, L_0x558f5a9765f0;  1 drivers
v0x558f5aa10640_0 .net "WDATA", 15 0, v0x558f5ab3c170_0;  alias, 1 drivers
v0x558f5aa10720_0 .net "WE", 0 0, v0x558f5ab3c250_0;  alias, 1 drivers
v0x558f5aa107c0_0 .net "WE_i", 0 0, L_0x558f5a97cde0;  1 drivers
v0x558f5aa192b0_0 .net8 "WE_net", 0 0, RS_0x7fe94764cd68;  2 drivers, strength-aware
v0x558f5aa19370_0 .var/i "i", 31 0;
v0x558f5aa19450 .array "mem", 0 5119, 0 0;
E_0x558f5ad8ee50 .event posedge, v0x558f5aa0d7b0_0;
E_0x558f5ad74d70 .event posedge, v0x558f5aa10580_0;
S_0x558f5ad68430 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x558f5ad8a530;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x558f5ad68430
v0x558f5a9b33f0_0 .var/i "w1", 31 0;
v0x558f5a95c490_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x558f5a9b33f0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5a9b33f0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a9b33f0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a9b33f0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a9b33f0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a95c490_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5a95c490_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a95c490_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a95c490_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a95c490_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x558f5a9b33f0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5a9b33f0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a9b33f0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a95c490_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5a95c490_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a95c490_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x558f5ad7ab90 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x558f5ad8a530;
 .timescale 0 0;
S_0x558f5ad7af80 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x558f5ad8a530;
 .timescale 0 0;
v0x558f5a94cd50_0 .var "addr", 7 0;
v0x558f5a9492c0_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5aa19370_0, 0, 32;
T_34.83 ;
    %load/vec4 v0x558f5aa19370_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_34.84, 5;
    %load/vec4 v0x558f5a94cd50_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x558f5aa19370_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x558f5aa19450, 4;
    %ix/getv/s 4, v0x558f5aa19370_0;
    %store/vec4 v0x558f5a9492c0_0, 4, 1;
    %load/vec4 v0x558f5aa19370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5aa19370_0, 0, 32;
    %jmp T_34.83;
T_34.84 ;
    %end;
S_0x558f5ad7b370 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x558f5ad8a530;
 .timescale 0 0;
v0x558f5aa130f0_0 .var "addr", 7 0;
v0x558f5ad6a390_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5aa19370_0, 0, 32;
T_35.85 ;
    %load/vec4 v0x558f5aa19370_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_35.86, 5;
    %load/vec4 v0x558f5ad6a390_0;
    %load/vec4 v0x558f5aa19370_0;
    %part/s 1;
    %load/vec4 v0x558f5aa130f0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x558f5aa19370_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x558f5aa19450, 4, 0;
    %load/vec4 v0x558f5aa19370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5aa19370_0, 0, 32;
    %jmp T_35.85;
T_35.86 ;
    %end;
S_0x558f5ad7b760 .scope generate, "genblk1[1]" "genblk1[1]" 4 101, 4 101 0, S_0x558f5adde660;
 .timescale 0 0;
P_0x558f5a7d6990 .param/l "x" 0 4 101, +C4<01>;
S_0x558f5ad7bb80 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x558f5ad7b760;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iCLK";
P_0x558f5aea6740 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x558f5aea6780 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x558f5aac2810_0 .net "iCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5aac28d0_0 .net "iRa", 7 0, v0x558f5ab3c2f0_0;  alias, 1 drivers
v0x558f5aac2990_0 .net "iRe", 0 0, v0x558f5ab39ee0_0;  alias, 1 drivers
v0x558f5aabbc60_0 .net "iWa", 7 0, v0x558f5ab3c580_0;  alias, 1 drivers
v0x558f5ab3c170_1 .array/port v0x558f5ab3c170, 1;
v0x558f5aabbd00_0 .net "iWd", 15 0, v0x558f5ab3c170_1;  1 drivers
v0x558f5aabbdc0_0 .net "iWe", 0 0, v0x558f5ab3c250_0;  alias, 1 drivers
v0x558f5aabbe60_0 .net "oRd", 15 0, v0x558f5aa9d3a0_0;  1 drivers
S_0x558f5ad7bf70 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 57, 6 36 0, S_0x558f5ad7bb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x558f5af15a00 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af15a40 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af15a80 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af15ac0 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af15b00 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af15b40 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af15b80 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af15bc0 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af15c00 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af15c40 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af15c80 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af15cc0 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af15d00 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af15d40 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af15d80 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af15dc0 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af15e00 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af15e40 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af15e80 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af15ec0 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af15f00 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x558f5af15f40 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x558f5af15f80 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x558f5af15fc0 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x558f5af16000 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x558f5af16040 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x558f5af16080 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x558f5af160c0 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x558f5af16100 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x558f5af16140 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x558f5af16180 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x558f5af161c0 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x558f5a9995c0 .functor BUFZ 1, v0x558f5ab3c250_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a977470 .functor BUFZ 1, v0x558f5ab3c250_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a97c150 .functor BUFZ 1, v0x558f5ab39ee0_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a976ef0 .functor BUFZ 8, v0x558f5ab3c580_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558f5a976ad0 .functor BUFZ 8, v0x558f5ab3c2f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558f5a97b670 .functor BUFZ 1, v0x558f5af39e50_0, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b82a8 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fe94764d428 .resolv tri, L_0x7fe9473b82a8, L_0x558f5a977470;
L_0x558f5a999a70 .functor BUFZ 1, RS_0x7fe94764d428, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b8260 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe94764d4e8 .resolv tri, L_0x7fe9473b8260, L_0x558f5a9995c0;
L_0x558f5a97bdb0 .functor BUFZ 1, RS_0x7fe94764d4e8, C4<0>, C4<0>, C4<0>;
L_0x558f5a978fa0 .functor BUFZ 1, v0x558f5af39e50_0, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b82f0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fe94764d398 .resolv tri, L_0x7fe9473b82f0, L_0x558f5a97c150;
L_0x558f5a977ea0 .functor BUFZ 1, RS_0x7fe94764d398, C4<0>, C4<0>, C4<0>;
v0x558f5aaa4420_0 .net "RADDR", 7 0, v0x558f5ab3c2f0_0;  alias, 1 drivers
L_0x7fe9473b8380 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe94764d218 .resolv tri, L_0x7fe9473b8380, L_0x558f5a976ad0;
v0x558f5aaa4550_0 .net8 "RADDR_net", 7 0, RS_0x7fe94764d218;  2 drivers, strength-aware
v0x558f5aaa4630_0 .net "RCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5aaa46d0_0 .net "RCLK_i", 0 0, L_0x558f5a978fa0;  1 drivers
v0x558f5aaa4770_0 .net "RDATA", 15 0, v0x558f5aa9d3a0_0;  alias, 1 drivers
v0x558f5aa9d1e0_0 .var "RDATA_early", 15 0;
v0x558f5aa9d2c0_0 .var "RDATA_late", 15 0;
v0x558f5aa9d3a0_0 .var "RDATA_out", 15 0;
v0x558f5aa9d480_0 .var "RDATA_reg", 15 0;
v0x558f5aa9d560_0 .net "RE", 0 0, v0x558f5ab39ee0_0;  alias, 1 drivers
v0x558f5aa9d600_0 .net "RE_i", 0 0, L_0x558f5a977ea0;  1 drivers
v0x558f5aaa6eb0_0 .net8 "RE_net", 0 0, RS_0x7fe94764d398;  2 drivers, strength-aware
v0x558f5aaa6f70_0 .net "WADDR", 7 0, v0x558f5ab3c580_0;  alias, 1 drivers
L_0x7fe9473b8338 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe94764d3c8 .resolv tri, L_0x7fe9473b8338, L_0x558f5a976ef0;
v0x558f5aaa7080_0 .net8 "WADDR_net", 7 0, RS_0x7fe94764d3c8;  2 drivers, strength-aware
v0x558f5aaa7160_0 .net "WCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5aaa7200_0 .net "WCLKE", 0 0, v0x558f5ab3c250_0;  alias, 1 drivers
v0x558f5aaa72a0_0 .net "WCLKE_i", 0 0, L_0x558f5a999a70;  1 drivers
v0x558f5aa99110_0 .net8 "WCLKE_net", 0 0, RS_0x7fe94764d428;  2 drivers, strength-aware
v0x558f5aa991d0_0 .net "WCLK_i", 0 0, L_0x558f5a97b670;  1 drivers
v0x558f5aa99290_0 .net "WDATA", 15 0, v0x558f5ab3c170_1;  alias, 1 drivers
v0x558f5aa99370_0 .net "WE", 0 0, v0x558f5ab3c250_0;  alias, 1 drivers
v0x558f5aa99410_0 .net "WE_i", 0 0, L_0x558f5a97bdb0;  1 drivers
v0x558f5aa994d0_0 .net8 "WE_net", 0 0, RS_0x7fe94764d4e8;  2 drivers, strength-aware
v0x558f5aac2570_0 .var/i "i", 31 0;
v0x558f5aac2650 .array "mem", 0 5119, 0 0;
E_0x558f5ae422e0 .event posedge, v0x558f5aaa46d0_0;
E_0x558f5aa131b0 .event posedge, v0x558f5aa991d0_0;
S_0x558f5aa7e1d0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x558f5ad7bf70;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x558f5aa7e1d0
v0x558f5aab0320_0 .var/i "w1", 31 0;
v0x558f5aac5190_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x558f5aab0320_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5aab0320_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5aab0320_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5aab0320_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5aab0320_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5aac5190_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5aac5190_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5aac5190_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5aac5190_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5aac5190_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x558f5aab0320_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5aab0320_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5aab0320_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5aac5190_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5aac5190_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5aac5190_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x558f5aa7e470 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x558f5ad7bf70;
 .timescale 0 0;
S_0x558f5aa62970 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x558f5ad7bf70;
 .timescale 0 0;
v0x558f5aacd8e0_0 .var "addr", 7 0;
v0x558f5aa4abd0_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5aac2570_0, 0, 32;
T_37.87 ;
    %load/vec4 v0x558f5aac2570_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_37.88, 5;
    %load/vec4 v0x558f5aacd8e0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x558f5aac2570_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x558f5aac2650, 4;
    %ix/getv/s 4, v0x558f5aac2570_0;
    %store/vec4 v0x558f5aa4abd0_0, 4, 1;
    %load/vec4 v0x558f5aac2570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5aac2570_0, 0, 32;
    %jmp T_37.87;
T_37.88 ;
    %end;
S_0x558f5aa62bd0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x558f5ad7bf70;
 .timescale 0 0;
v0x558f5aa41d20_0 .var "addr", 7 0;
v0x558f5aa3c290_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5aac2570_0, 0, 32;
T_38.89 ;
    %load/vec4 v0x558f5aac2570_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_38.90, 5;
    %load/vec4 v0x558f5aa3c290_0;
    %load/vec4 v0x558f5aac2570_0;
    %part/s 1;
    %load/vec4 v0x558f5aa41d20_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x558f5aac2570_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x558f5aac2650, 4, 0;
    %load/vec4 v0x558f5aac2570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5aac2570_0, 0, 32;
    %jmp T_38.89;
T_38.90 ;
    %end;
S_0x558f5ab46f80 .scope module, "DqReadSyncFifoController" "SyncFifoController" 11 96, 4 20 0, S_0x558f5adf8ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 1 "iRe";
    .port_info 5 /OUTPUT 1 "oRvd";
    .port_info 6 /OUTPUT 1 "oEmp";
    .port_info 7 /INPUT 1 "inARST";
    .port_info 8 /INPUT 1 "iCLK";
P_0x558f5ab57780 .param/l "lpBramGenNum" 1 4 95, C4<00000001>;
P_0x558f5ab577c0 .param/l "lpDataWidth" 1 4 94, C4<00010000>;
P_0x558f5ab57800 .param/l "pAddrWidth" 1 4 40, C4<00001000>;
P_0x558f5ab57840 .param/l "pFifoBitWidth" 0 4 22, +C4<00000000000000000000000000010000>;
P_0x558f5ab57880 .param/str "pFifoBlockRam" 0 4 23, "yes";
P_0x558f5ab578c0 .param/l "pFifoDepth" 0 4 21, +C4<00000000000000000000000100000000>;
L_0x558f5a9503e0 .functor BUFZ 1, v0x558f5a93d3f0_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a94d340 .functor BUFZ 16, v0x558f5a8b6e30_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fe9473b8578 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x558f5abfb290_0 .net/2u *"_ivl_0", 7 0, L_0x7fe9473b8578;  1 drivers
v0x558f5abfb390_0 .net "iCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5abfb450_0 .net "iRe", 0 0, v0x558f5af1ac30_0;  alias, 1 drivers
v0x558f5abfb550_0 .net "iWd", 15 0, L_0x558f5a89d9d0;  alias, 1 drivers
v0x558f5abfb620_0 .net "iWe", 0 0, L_0x558f5a89d580;  alias, 1 drivers
v0x558f5a93d0b0_0 .net "inARST", 0 0, v0x558f5af3b110_0;  alias, 1 drivers
v0x558f5a93d150_0 .net "oEmp", 0 0, L_0x558f5a9503e0;  alias, 1 drivers
v0x558f5a93d1f0_0 .net "oFull", 0 0, v0x558f5a93d4b0_0;  1 drivers
v0x558f5a93d290_0 .net "oRd", 15 0, L_0x558f5a94d340;  alias, 1 drivers
v0x558f5a93d330_0 .net "oRvd", 0 0, v0x558f5a7ac090_0;  alias, 1 drivers
v0x558f5a93d3f0_0 .var "qEmp", 0 0;
v0x558f5a93d4b0_0 .var "qFull", 0 0;
v0x558f5a7abd80_0 .var "qRe", 0 0;
v0x558f5a7abe20 .array "qWd", 0 0, 15 0;
v0x558f5a7abee0_0 .var "qWe", 0 0;
v0x558f5a7abf80_0 .var "rRa", 7 0;
v0x558f5a7ac090_0 .var "rRe", 0 0;
v0x558f5a7b7900_0 .var "rWa", 7 0;
v0x558f5a7b79f0_0 .net "wRd", 15 0, v0x558f5a8b6e30_0;  1 drivers
v0x558f5a7b7b00_0 .net "wWa", 7 0, L_0x558f5af4dbe0;  1 drivers
E_0x558f5adee280/0 .event edge, v0x558f5a7b7b00_0, v0x558f5a806870_0, v0x558f5a850d50_0, v0x558f5ad013d0_0;
E_0x558f5adee280/1 .event edge, v0x558f5a93d4b0_0, v0x558f5adb22a0_0, v0x558f5a93d3f0_0;
E_0x558f5adee280 .event/or E_0x558f5adee280/0, E_0x558f5adee280/1;
L_0x558f5af4dbe0 .arith/sum 8, v0x558f5a7b7900_0, L_0x7fe9473b8578;
S_0x558f5ab9e0f0 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 180, 4 180 0, S_0x558f5ab46f80;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x558f5ab9e0f0
v0x558f5ab9e3f0_0 .var/i "i", 31 0;
v0x558f5ab9e4d0_0 .var "iVAL", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5ab9e3f0_0, 0, 32;
T_39.91 ;
    %load/vec4 v0x558f5ab9e3f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_39.92, 5;
    %load/vec4 v0x558f5ab9e4d0_0;
    %load/vec4 v0x558f5ab9e3f0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.93, 8;
    %load/vec4 v0x558f5ab9e3f0_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_39.93 ;
    %load/vec4 v0x558f5ab9e3f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5ab9e3f0_0, 0, 32;
    %jmp T_39.91;
T_39.92 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_39.95, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_39.95 ;
    %end;
S_0x558f5abd0760 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 156, 4 156 0, S_0x558f5ab46f80;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x558f5abd0760
v0x558f5abd0a40_0 .var/i "i", 31 0;
v0x558f5abd0b20_0 .var "lpDataWidth", 31 0;
v0x558f5abf5c10_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.f_barm_gennum ;
    %load/vec4 v0x558f5abf5c10_0;
    %load/vec4 v0x558f5abd0b20_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_40.97, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_40.98;
T_40.97 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x558f5abf5c10_0;
    %store/vec4 v0x558f5abd0a40_0, 0, 32;
T_40.99 ;
    %load/vec4 v0x558f5abd0b20_0;
    %load/vec4 v0x558f5abd0a40_0;
    %cmp/u;
    %jmp/0xz T_40.100, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x558f5abd0a40_0;
    %load/vec4 v0x558f5abd0b20_0;
    %sub;
    %store/vec4 v0x558f5abd0a40_0, 0, 32;
    %jmp T_40.99;
T_40.100 ;
T_40.98 ;
    %end;
S_0x558f5abf5cf0 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 140, 4 140 0, S_0x558f5ab46f80;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x558f5abf5cf0
v0x558f5abf5fb0_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.f_get_datawidth ;
    %load/vec4 v0x558f5abf5fb0_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_41.101, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_41.102, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_41.103, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_41.104, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_41.105, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_41.107;
T_41.101 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_41.107;
T_41.102 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_41.107;
T_41.103 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_41.107;
T_41.104 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_41.107;
T_41.105 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_41.107;
T_41.107 ;
    %pop/vec4 1;
    %end;
S_0x558f5a83a090 .scope generate, "genblk1[0]" "genblk1[0]" 4 101, 4 101 0, S_0x558f5ab46f80;
 .timescale 0 0;
P_0x558f5a83a290 .param/l "x" 0 4 101, +C4<00>;
E_0x558f5ab57c00 .event edge, v0x558f5ad06380_0;
S_0x558f5a83a390 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x558f5a83a090;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iCLK";
P_0x558f5adde3e0 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x558f5adde420 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x558f5a8c8dd0_0 .net "iCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5a765cf0_0 .net "iRa", 7 0, v0x558f5a7abf80_0;  1 drivers
v0x558f5a765db0_0 .net "iRe", 0 0, v0x558f5a7abd80_0;  1 drivers
v0x558f5a765e80_0 .net "iWa", 7 0, v0x558f5a7b7900_0;  1 drivers
v0x558f5a7abe20_0 .array/port v0x558f5a7abe20, 0;
v0x558f5a765f50_0 .net "iWd", 15 0, v0x558f5a7abe20_0;  1 drivers
v0x558f5a765ff0_0 .net "iWe", 0 0, v0x558f5a7abee0_0;  1 drivers
v0x558f5a7660e0_0 .net "oRd", 15 0, v0x558f5a8b6e30_0;  alias, 1 drivers
S_0x558f5ab51620 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 57, 6 36 0, S_0x558f5a83a390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x558f5af16210 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af16250 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af16290 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af162d0 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af16310 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af16350 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af16390 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af163d0 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af16410 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af16450 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af16490 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af164d0 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af16510 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af16550 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af16590 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af165d0 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af16610 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af16650 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af16690 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af166d0 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af16710 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x558f5af16750 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x558f5af16790 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x558f5af167d0 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x558f5af16810 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x558f5af16850 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x558f5af16890 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x558f5af168d0 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x558f5af16910 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x558f5af16950 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x558f5af16990 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x558f5af169d0 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x558f5a979310 .functor BUFZ 1, v0x558f5a7abee0_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a999160 .functor BUFZ 1, v0x558f5a7abee0_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a97b4a0 .functor BUFZ 1, v0x558f5a7abd80_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a999910 .functor BUFZ 8, v0x558f5a7b7900_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558f5a9823c0 .functor BUFZ 8, v0x558f5a7abf80_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558f5a97aed0 .functor BUFZ 1, v0x558f5af39e50_0, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b8458 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fe94764e208 .resolv tri, L_0x7fe9473b8458, L_0x558f5a999160;
L_0x558f5a99bf20 .functor BUFZ 1, RS_0x7fe94764e208, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b8410 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe94764e2c8 .resolv tri, L_0x7fe9473b8410, L_0x558f5a979310;
L_0x558f5a9a7830 .functor BUFZ 1, RS_0x7fe94764e2c8, C4<0>, C4<0>, C4<0>;
L_0x558f5a99d0f0 .functor BUFZ 1, v0x558f5af39e50_0, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b84a0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fe94764e118 .resolv tri, L_0x7fe9473b84a0, L_0x558f5a97b4a0;
L_0x558f5a9a8a00 .functor BUFZ 1, RS_0x7fe94764e118, C4<0>, C4<0>, C4<0>;
v0x558f5a806870_0 .net "RADDR", 7 0, v0x558f5a7abf80_0;  alias, 1 drivers
L_0x7fe9473b8530 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe94764df68 .resolv tri, L_0x7fe9473b8530, L_0x558f5a9823c0;
v0x558f5a806970_0 .net8 "RADDR_net", 7 0, RS_0x7fe94764df68;  2 drivers, strength-aware
v0x558f5ab51960_0 .net "RCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5a7f5d10_0 .net "RCLK_i", 0 0, L_0x558f5a99d0f0;  1 drivers
v0x558f5a8b6b60_0 .net "RDATA", 15 0, v0x558f5a8b6e30_0;  alias, 1 drivers
v0x558f5a8b6c70_0 .var "RDATA_early", 15 0;
v0x558f5a8b6d50_0 .var "RDATA_late", 15 0;
v0x558f5a8b6e30_0 .var "RDATA_out", 15 0;
v0x558f5a8b6f10_0 .var "RDATA_reg", 15 0;
v0x558f5a850b10_0 .net "RE", 0 0, v0x558f5a7abd80_0;  alias, 1 drivers
v0x558f5a850bd0_0 .net "RE_i", 0 0, L_0x558f5a9a8a00;  1 drivers
v0x558f5a850c90_0 .net8 "RE_net", 0 0, RS_0x7fe94764e118;  2 drivers, strength-aware
v0x558f5a850d50_0 .net "WADDR", 7 0, v0x558f5a7b7900_0;  alias, 1 drivers
L_0x7fe9473b84e8 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe94764e178 .resolv tri, L_0x7fe9473b84e8, L_0x558f5a999910;
v0x558f5a850e30_0 .net8 "WADDR_net", 7 0, RS_0x7fe94764e178;  2 drivers, strength-aware
v0x558f5a850f10_0 .net "WCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5a85cc50_0 .net "WCLKE", 0 0, v0x558f5a7abee0_0;  alias, 1 drivers
v0x558f5a85ccf0_0 .net "WCLKE_i", 0 0, L_0x558f5a99bf20;  1 drivers
v0x558f5a85cdb0_0 .net8 "WCLKE_net", 0 0, RS_0x7fe94764e208;  2 drivers, strength-aware
v0x558f5a85ce70_0 .net "WCLK_i", 0 0, L_0x558f5a97aed0;  1 drivers
v0x558f5a85cf30_0 .net "WDATA", 15 0, v0x558f5a7abe20_0;  alias, 1 drivers
v0x558f5a85d010_0 .net "WE", 0 0, v0x558f5a7abee0_0;  alias, 1 drivers
v0x558f5a8c89d0_0 .net "WE_i", 0 0, L_0x558f5a9a7830;  1 drivers
v0x558f5a8c8a70_0 .net8 "WE_net", 0 0, RS_0x7fe94764e2c8;  2 drivers, strength-aware
v0x558f5a8c8b30_0 .var/i "i", 31 0;
v0x558f5a8c8c10 .array "mem", 0 5119, 0 0;
E_0x558f5ab39f80 .event posedge, v0x558f5a7f5d10_0;
E_0x558f5aa99590 .event posedge, v0x558f5a85ce70_0;
S_0x558f5a7f5a70 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x558f5ab51620;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x558f5a7f5a70
v0x558f5a885b40_0 .var/i "w1", 31 0;
v0x558f5a8293c0_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x558f5a885b40_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5a885b40_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a885b40_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a885b40_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a885b40_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a8293c0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5a8293c0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a8293c0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a8293c0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a8293c0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x558f5a885b40_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5a885b40_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a885b40_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a8293c0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5a8293c0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a8293c0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x558f5a7fd420 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x558f5ab51620;
 .timescale 0 0;
S_0x558f5a7fd620 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x558f5ab51620;
 .timescale 0 0;
v0x558f5a810ed0_0 .var "addr", 7 0;
v0x558f5a7d4ee0_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5a8c8b30_0, 0, 32;
T_43.108 ;
    %load/vec4 v0x558f5a8c8b30_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_43.109, 5;
    %load/vec4 v0x558f5a810ed0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x558f5a8c8b30_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x558f5a8c8c10, 4;
    %ix/getv/s 4, v0x558f5a8c8b30_0;
    %store/vec4 v0x558f5a7d4ee0_0, 4, 1;
    %load/vec4 v0x558f5a8c8b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5a8c8b30_0, 0, 32;
    %jmp T_43.108;
T_43.109 ;
    %end;
S_0x558f5a806550 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x558f5ab51620;
 .timescale 0 0;
v0x558f5a8494f0_0 .var "addr", 7 0;
v0x558f5a806790_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5a8c8b30_0, 0, 32;
T_44.110 ;
    %load/vec4 v0x558f5a8c8b30_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_44.111, 5;
    %load/vec4 v0x558f5a806790_0;
    %load/vec4 v0x558f5a8c8b30_0;
    %part/s 1;
    %load/vec4 v0x558f5a8494f0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x558f5a8c8b30_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x558f5a8c8c10, 4, 0;
    %load/vec4 v0x558f5a8c8b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5a8c8b30_0, 0, 32;
    %jmp T_44.110;
T_44.111 ;
    %end;
S_0x558f5a7ca190 .scope module, "DqWriteSyncFifoController" "SyncFifoController" 11 50, 4 20 0, S_0x558f5adf8ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 1 "iRe";
    .port_info 5 /OUTPUT 1 "oRvd";
    .port_info 6 /OUTPUT 1 "oEmp";
    .port_info 7 /INPUT 1 "inARST";
    .port_info 8 /INPUT 1 "iCLK";
P_0x558f5a7ca320 .param/l "lpBramGenNum" 1 4 95, C4<00000001>;
P_0x558f5a7ca360 .param/l "lpDataWidth" 1 4 94, C4<00010000>;
P_0x558f5a7ca3a0 .param/l "pAddrWidth" 1 4 40, C4<00001000>;
P_0x558f5a7ca3e0 .param/l "pFifoBitWidth" 0 4 22, +C4<00000000000000000000000000010000>;
P_0x558f5a7ca420 .param/str "pFifoBlockRam" 0 4 23, "yes";
P_0x558f5a7ca460 .param/l "pFifoDepth" 0 4 21, +C4<00000000000000000000000100000000>;
L_0x558f5a95e3a0 .functor BUFZ 1, v0x558f5af194d0_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a95de00 .functor BUFZ 1, v0x558f5af19890_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a95ec10 .functor BUFZ 16, v0x558f5af17ef0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fe9473b80b0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x558f5af18e90_0 .net/2u *"_ivl_0", 7 0, L_0x7fe9473b80b0;  1 drivers
v0x558f5af18f30_0 .net "iCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5af18fd0_0 .net "iRe", 0 0, v0x558f5af1ad70_0;  alias, 1 drivers
v0x558f5af19070_0 .net "iWd", 15 0, L_0x558f5aa1f970;  alias, 1 drivers
v0x558f5af19110_0 .net "iWe", 0 0, L_0x558f5af4d780;  1 drivers
v0x558f5af191b0_0 .net "inARST", 0 0, v0x558f5af3b110_0;  alias, 1 drivers
v0x558f5af19250_0 .net "oEmp", 0 0, L_0x558f5a95e3a0;  alias, 1 drivers
v0x558f5af192f0_0 .net "oFull", 0 0, v0x558f5af19570_0;  1 drivers
v0x558f5af19390_0 .net "oRd", 15 0, L_0x558f5a95ec10;  alias, 1 drivers
v0x558f5af19430_0 .net "oRvd", 0 0, L_0x558f5a95de00;  1 drivers
v0x558f5af194d0_0 .var "qEmp", 0 0;
v0x558f5af19570_0 .var "qFull", 0 0;
v0x558f5af19610_0 .var "qRe", 0 0;
v0x558f5af196b0 .array "qWd", 0 0, 15 0;
v0x558f5af19750_0 .var "qWe", 0 0;
v0x558f5af197f0_0 .var "rRa", 7 0;
v0x558f5af19890_0 .var "rRe", 0 0;
v0x558f5af19a40_0 .var "rWa", 7 0;
v0x558f5af19ae0_0 .net "wRd", 15 0, v0x558f5af17ef0_0;  1 drivers
v0x558f5af19b80_0 .net "wWa", 7 0, L_0x558f5af4d5c0;  1 drivers
E_0x558f5ab9e570/0 .event edge, v0x558f5af19b80_0, v0x558f5af17a90_0, v0x558f5af18210_0, v0x558f5af19110_0;
E_0x558f5ab9e570/1 .event edge, v0x558f5af19570_0, v0x558f5ab33aa0_0, v0x558f5af194d0_0;
E_0x558f5ab9e570 .event/or E_0x558f5ab9e570/0, E_0x558f5ab9e570/1;
L_0x558f5af4d5c0 .arith/sum 8, v0x558f5af19a40_0, L_0x7fe9473b80b0;
S_0x558f5a892170 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 180, 4 180 0, S_0x558f5a7ca190;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x558f5a892170
v0x558f5aad3a00_0 .var/i "i", 31 0;
v0x558f5aad3ae0_0 .var "iVAL", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5aad3a00_0, 0, 32;
T_45.112 ;
    %load/vec4 v0x558f5aad3a00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_45.113, 5;
    %load/vec4 v0x558f5aad3ae0_0;
    %load/vec4 v0x558f5aad3a00_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.114, 8;
    %load/vec4 v0x558f5aad3a00_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_45.114 ;
    %load/vec4 v0x558f5aad3a00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5aad3a00_0, 0, 32;
    %jmp T_45.112;
T_45.113 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_45.116, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_45.116 ;
    %end;
S_0x558f5aad3ba0 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 156, 4 156 0, S_0x558f5a7ca190;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x558f5aad3ba0
v0x558f5a8d2000_0 .var/i "i", 31 0;
v0x558f5a8d20e0_0 .var "lpDataWidth", 31 0;
v0x558f5a8d21a0_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.f_barm_gennum ;
    %load/vec4 v0x558f5a8d21a0_0;
    %load/vec4 v0x558f5a8d20e0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_46.118, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_46.119;
T_46.118 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x558f5a8d21a0_0;
    %store/vec4 v0x558f5a8d2000_0, 0, 32;
T_46.120 ;
    %load/vec4 v0x558f5a8d20e0_0;
    %load/vec4 v0x558f5a8d2000_0;
    %cmp/u;
    %jmp/0xz T_46.121, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x558f5a8d2000_0;
    %load/vec4 v0x558f5a8d20e0_0;
    %sub;
    %store/vec4 v0x558f5a8d2000_0, 0, 32;
    %jmp T_46.120;
T_46.121 ;
T_46.119 ;
    %end;
S_0x558f5a8d2280 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 140, 4 140 0, S_0x558f5a7ca190;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x558f5a8d2280
v0x558f5a8e0f10_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.f_get_datawidth ;
    %load/vec4 v0x558f5a8e0f10_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_47.122, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_47.123, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_47.124, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_47.125, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_47.126, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_47.128;
T_47.122 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_47.128;
T_47.123 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_47.128;
T_47.124 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_47.128;
T_47.125 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_47.128;
T_47.126 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_47.128;
T_47.128 ;
    %pop/vec4 1;
    %end;
S_0x558f5a8e0ff0 .scope generate, "genblk1[0]" "genblk1[0]" 4 101, 4 101 0, S_0x558f5a7ca190;
 .timescale 0 0;
P_0x558f5a8e11f0 .param/l "x" 0 4 101, +C4<00>;
E_0x558f5aa62df0 .event edge, v0x558f5af19070_0;
S_0x558f5a8ecd10 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x558f5a8e0ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iCLK";
P_0x558f5aeea8d0 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x558f5aeea910 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x558f5af18a30_0 .net "iCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5af18ad0_0 .net "iRa", 7 0, v0x558f5af197f0_0;  1 drivers
v0x558f5af18b70_0 .net "iRe", 0 0, v0x558f5af19610_0;  1 drivers
v0x558f5af18c10_0 .net "iWa", 7 0, v0x558f5af19a40_0;  1 drivers
v0x558f5af196b0_0 .array/port v0x558f5af196b0, 0;
v0x558f5af18cb0_0 .net "iWd", 15 0, v0x558f5af196b0_0;  1 drivers
v0x558f5af18d50_0 .net "iWe", 0 0, v0x558f5af19750_0;  1 drivers
v0x558f5af18df0_0 .net "oRd", 15 0, v0x558f5af17ef0_0;  alias, 1 drivers
S_0x558f5a9012e0 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 57, 6 36 0, S_0x558f5a8ecd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x558f5af16a20 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af16a60 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af16aa0 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af16ae0 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af16b20 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af16b60 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af16ba0 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af16be0 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af16c20 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af16c60 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af16ca0 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af16ce0 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af16d20 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af16d60 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af16da0 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af16de0 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af16e20 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af16e60 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af16ea0 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af16ee0 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af16f20 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x558f5af16f60 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x558f5af16fa0 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x558f5af16fe0 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x558f5af17020 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x558f5af17060 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x558f5af170a0 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x558f5af170e0 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x558f5af17120 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x558f5af17160 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x558f5af171a0 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x558f5af171e0 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x558f5a9705c0 .functor BUFZ 1, v0x558f5af19750_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a971360 .functor BUFZ 1, v0x558f5af19750_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a961e20 .functor BUFZ 1, v0x558f5af19610_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a962bc0 .functor BUFZ 8, v0x558f5af19a40_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558f5a963960 .functor BUFZ 8, v0x558f5af197f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558f5a964700 .functor BUFZ 1, v0x558f5af39e50_0, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b7f90 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fe94764ef58 .resolv tri, L_0x7fe9473b7f90, L_0x558f5a971360;
L_0x558f5a964dd0 .functor BUFZ 1, RS_0x7fe94764ef58, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b7f48 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe94764f018 .resolv tri, L_0x7fe9473b7f48, L_0x558f5a9705c0;
L_0x558f5a9654a0 .functor BUFZ 1, RS_0x7fe94764f018, C4<0>, C4<0>, C4<0>;
L_0x558f5a966240 .functor BUFZ 1, v0x558f5af39e50_0, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b7fd8 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fe94764ee68 .resolv tri, L_0x7fe9473b7fd8, L_0x558f5a961e20;
L_0x558f5a966910 .functor BUFZ 1, RS_0x7fe94764ee68, C4<0>, C4<0>, C4<0>;
v0x558f5af17a90_0 .net "RADDR", 7 0, v0x558f5af197f0_0;  alias, 1 drivers
L_0x7fe9473b8068 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe94764ecb8 .resolv tri, L_0x7fe9473b8068, L_0x558f5a963960;
v0x558f5af17b30_0 .net8 "RADDR_net", 7 0, RS_0x7fe94764ecb8;  2 drivers, strength-aware
v0x558f5af17bd0_0 .net "RCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5af17c70_0 .net "RCLK_i", 0 0, L_0x558f5a966240;  1 drivers
v0x558f5af17d10_0 .net "RDATA", 15 0, v0x558f5af17ef0_0;  alias, 1 drivers
v0x558f5af17db0_0 .var "RDATA_early", 15 0;
v0x558f5af17e50_0 .var "RDATA_late", 15 0;
v0x558f5af17ef0_0 .var "RDATA_out", 15 0;
v0x558f5af17f90_0 .var "RDATA_reg", 15 0;
v0x558f5af18030_0 .net "RE", 0 0, v0x558f5af19610_0;  alias, 1 drivers
v0x558f5af180d0_0 .net "RE_i", 0 0, L_0x558f5a966910;  1 drivers
v0x558f5af18170_0 .net8 "RE_net", 0 0, RS_0x7fe94764ee68;  2 drivers, strength-aware
v0x558f5af18210_0 .net "WADDR", 7 0, v0x558f5af19a40_0;  alias, 1 drivers
L_0x7fe9473b8020 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe94764eec8 .resolv tri, L_0x7fe9473b8020, L_0x558f5a962bc0;
v0x558f5af182b0_0 .net8 "WADDR_net", 7 0, RS_0x7fe94764eec8;  2 drivers, strength-aware
v0x558f5af18350_0 .net "WCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5af183f0_0 .net "WCLKE", 0 0, v0x558f5af19750_0;  alias, 1 drivers
v0x558f5af18490_0 .net "WCLKE_i", 0 0, L_0x558f5a964dd0;  1 drivers
v0x558f5af18530_0 .net8 "WCLKE_net", 0 0, RS_0x7fe94764ef58;  2 drivers, strength-aware
v0x558f5af185d0_0 .net "WCLK_i", 0 0, L_0x558f5a964700;  1 drivers
v0x558f5af18670_0 .net "WDATA", 15 0, v0x558f5af196b0_0;  alias, 1 drivers
v0x558f5af18710_0 .net "WE", 0 0, v0x558f5af19750_0;  alias, 1 drivers
v0x558f5af187b0_0 .net "WE_i", 0 0, L_0x558f5a9654a0;  1 drivers
v0x558f5af18850_0 .net8 "WE_net", 0 0, RS_0x7fe94764f018;  2 drivers, strength-aware
v0x558f5af188f0_0 .var/i "i", 31 0;
v0x558f5af18990 .array "mem", 0 5119, 0 0;
E_0x558f5aa06d00 .event posedge, v0x558f5af17c70_0;
E_0x558f5a8b3af0 .event posedge, v0x558f5af185d0_0;
S_0x558f5af17310 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x558f5a9012e0;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x558f5af17310
v0x558f5a937890_0 .var/i "w1", 31 0;
v0x558f5a932420_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x558f5a937890_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5a937890_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a937890_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a937890_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a937890_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a932420_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5a932420_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a932420_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a932420_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a932420_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x558f5a937890_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5a937890_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a937890_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a932420_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5a932420_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5a932420_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x558f5af174a0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x558f5a9012e0;
 .timescale 0 0;
S_0x558f5af17630 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x558f5a9012e0;
 .timescale 0 0;
v0x558f5ab20a30_0 .var "addr", 7 0;
v0x558f5a922600_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5af188f0_0, 0, 32;
T_49.129 ;
    %load/vec4 v0x558f5af188f0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_49.130, 5;
    %load/vec4 v0x558f5ab20a30_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x558f5af188f0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x558f5af18990, 4;
    %ix/getv/s 4, v0x558f5af188f0_0;
    %store/vec4 v0x558f5a922600_0, 4, 1;
    %load/vec4 v0x558f5af188f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5af188f0_0, 0, 32;
    %jmp T_49.129;
T_49.130 ;
    %end;
S_0x558f5af177c0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x558f5a9012e0;
 .timescale 0 0;
v0x558f5af17950_0 .var "addr", 7 0;
v0x558f5af179f0_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5af188f0_0, 0, 32;
T_50.131 ;
    %load/vec4 v0x558f5af188f0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_50.132, 5;
    %load/vec4 v0x558f5af179f0_0;
    %load/vec4 v0x558f5af188f0_0;
    %part/s 1;
    %load/vec4 v0x558f5af17950_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x558f5af188f0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x558f5af18990, 4, 0;
    %load/vec4 v0x558f5af188f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5af188f0_0, 0, 32;
    %jmp T_50.131;
T_50.132 ;
    %end;
S_0x558f5af1c5e0 .scope module, "SynthesizerBlock" "SynthesizerBlock" 2 300, 12 8 0, S_0x558f5ad7dd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "iMIDI";
    .port_info 1 /OUTPUT 1 "oI2S_MCLK";
    .port_info 2 /OUTPUT 1 "oI2S_BCLK";
    .port_info 3 /OUTPUT 1 "oI2S_LRCLK";
    .port_info 4 /OUTPUT 1 "oI2S_SDATA";
    .port_info 5 /OUTPUT 8 "oMidiRd";
    .port_info 6 /OUTPUT 1 "oMidiVd";
    .port_info 7 /OUTPUT 32 "oSUsiRd";
    .port_info 8 /INPUT 32 "iSUsiWd";
    .port_info 9 /INPUT 32 "iSUsiAdrs";
    .port_info 10 /INPUT 16 "iMUfiRd";
    .port_info 11 /INPUT 32 "iMUfiAdrs";
    .port_info 12 /OUTPUT 16 "oMUfiWd";
    .port_info 13 /OUTPUT 32 "oMUfiAdrs";
    .port_info 14 /INPUT 1 "iMUfiRdy";
    .port_info 15 /INPUT 1 "iMRST";
    .port_info 16 /INPUT 1 "iSRST";
    .port_info 17 /INPUT 1 "inSRST";
    .port_info 18 /INPUT 1 "iMCLK";
    .port_info 19 /INPUT 1 "iSCLK";
P_0x558f5af1c770 .param/l "pAdrsMap" 0 12 11, C4<10>;
P_0x558f5af1c7b0 .param/l "pBlockAdrsWidth" 0 12 10, +C4<00000000000000000000000000000010>;
P_0x558f5af1c7f0 .param/l "pCsrActiveWidth" 0 12 14, +C4<00000000000000000000000000001000>;
P_0x558f5af1c830 .param/l "pCsrAdrsWidth" 0 12 13, +C4<00000000000000000000000000010000>;
P_0x558f5af1c870 .param/l "pDmaAdrsWidth" 0 12 19, +C4<00000000000000000000000000001001>;
P_0x558f5af1c8b0 .param/l "pDmaBurstLength" 0 12 20, +C4<00000000000000000000000100000000>;
P_0x558f5af1c8f0 .param/l "pUfiAdrsBusWidth" 0 12 17, +C4<00000000000000000000000000100000>;
P_0x558f5af1c930 .param/l "pUfiAdrsMap" 0 12 18, C4<0001>;
P_0x558f5af1c970 .param/l "pUfiDqBusWidth" 0 12 16, +C4<00000000000000000000000000010000>;
P_0x558f5af1c9b0 .param/l "pUsiBusWidth" 0 12 12, +C4<00000000000000000000000000100000>;
L_0x558f5a95d860 .functor BUFZ 8, L_0x558f5af4d2b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558f5a95e940 .functor BUFZ 1, v0x558f5af200c0_0, C4<0>, C4<0>, C4<0>;
v0x558f5af33610_0 .net "iMCLK", 0 0, v0x558f5af39640_0;  1 drivers
v0x558f5af336b0_0 .net "iMIDI", 0 0, o0x7fe947650d28;  alias, 0 drivers
v0x558f5af33750_0 .net "iMRST", 0 0, v0x558f5af39780_0;  1 drivers
v0x558f5af337f0_0 .net "iMUfiAdrs", 31 0, L_0x558f5a9b4090;  alias, 1 drivers
v0x558f5af33890_0 .net "iMUfiRd", 15 0, L_0x558f5aa4b8a0;  alias, 1 drivers
v0x558f5af33930_0 .net "iMUfiRdy", 0 0, L_0x558f5af4d490;  1 drivers
v0x558f5af339d0_0 .net "iSCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5af33a70_0 .net "iSRST", 0 0, v0x558f5af3a700_0;  alias, 1 drivers
v0x558f5af33b10_0 .net "iSUsiAdrs", 31 0, L_0x558f5aa7f230;  alias, 1 drivers
v0x558f5af33bb0_0 .net "iSUsiWd", 31 0, L_0x558f5ab58860;  alias, 1 drivers
v0x558f5af33c50_0 .net "inSRST", 0 0, v0x558f5af3b110_0;  alias, 1 drivers
v0x558f5af33cf0_0 .net "oI2S_BCLK", 0 0, L_0x558f5a96c870;  alias, 1 drivers
v0x558f5af33d90_0 .net "oI2S_LRCLK", 0 0, L_0x558f5a96cf40;  alias, 1 drivers
v0x558f5af33e30_0 .net "oI2S_MCLK", 0 0, L_0x558f5a96c1a0;  alias, 1 drivers
v0x558f5af33ed0_0 .net "oI2S_SDATA", 0 0, L_0x558f5af4d350;  alias, 1 drivers
v0x558f5af33f70_0 .net "oMUfiAdrs", 31 0, L_0x558f5af4cd10;  alias, 1 drivers
v0x558f5af34010_0 .net "oMUfiWd", 15 0, L_0x7fe9473b7e28;  alias, 1 drivers
v0x558f5af340b0_0 .net "oMidiRd", 7 0, L_0x558f5a95d860;  alias, 1 drivers
v0x558f5af34150_0 .net "oMidiVd", 0 0, L_0x558f5a95e940;  alias, 1 drivers
v0x558f5af341f0_0 .net "oSUsiRd", 31 0, v0x558f5af1eb60_0;  1 drivers
v0x558f5af34290_0 .var "qAudioData", 31 0;
v0x558f5af34330_0 .var "qDmaRe", 0 0;
v0x558f5af343d0_0 .net "wDmaAdrsEndCsr", 8 0, L_0x558f5a9f9b70;  1 drivers
v0x558f5af34470_0 .net "wDmaAdrsStartCsr", 8 0, L_0x558f5a9f9a10;  1 drivers
v0x558f5af34510_0 .net "wDmaDoneCsr", 0 0, L_0x558f5a95eee0;  1 drivers
v0x558f5af345b0_0 .net "wDmaEnableCsr", 0 0, L_0x558f5a9f6a30;  1 drivers
v0x558f5af34650_0 .net "wDmaRd", 15 0, L_0x558f5a9b9140;  1 drivers
v0x558f5af346f0_0 .net "wDmaRvd", 0 0, L_0x558f5a9b96b0;  1 drivers
v0x558f5af34790_0 .net "wI2SModuleRstCsr", 0 0, L_0x558f5a9ef890;  1 drivers
v0x558f5af34830_0 .net "wI2SRdy", 0 0, L_0x558f5a96d610;  1 drivers
v0x558f5af348d0_0 .net "wMidiRd", 7 0, L_0x558f5af4d2b0;  1 drivers
v0x558f5af34970_0 .net "wMidiVd", 0 0, v0x558f5af200c0_0;  1 drivers
E_0x558f5aa10880 .event edge, v0x558f5af320d0_0, v0x558f5af1d030_0;
S_0x558f5af1cbf0 .scope module, "I2SSignalGen" "I2SSignalGen" 12 146, 13 8 0, S_0x558f5af1c5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "oI2S_MCLK";
    .port_info 1 /OUTPUT 1 "oI2S_BCLK";
    .port_info 2 /OUTPUT 1 "oI2S_LRCLK";
    .port_info 3 /OUTPUT 1 "oI2S_SDATA";
    .port_info 4 /INPUT 32 "iAudioData";
    .port_info 5 /OUTPUT 1 "oAudioDataRdy";
    .port_info 6 /INPUT 1 "iMRST";
    .port_info 7 /INPUT 1 "iMCLK";
P_0x558f5abd2170 .param/l "lpMclkCntWidth" 1 13 29, +C4<00000000000000000000000000001000>;
L_0x558f5a96c1a0 .functor BUFZ 1, v0x558f5af39640_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a96c870 .functor BUFZ 1, v0x558f5af1d670_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a96cf40 .functor BUFZ 1, v0x558f5af1d710_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a96d610 .functor BUFZ 1, v0x558f5af1da00_0, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b7e70 .functor BUFT 1, C4<10000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x558f5af1ce50_0 .net "iAudioData", 31 0, L_0x7fe9473b7e70;  1 drivers
v0x558f5af1cef0_0 .net "iMCLK", 0 0, v0x558f5af39640_0;  alias, 1 drivers
v0x558f5af1cf90_0 .net "iMRST", 0 0, v0x558f5af39780_0;  alias, 1 drivers
v0x558f5af1d030_0 .net "oAudioDataRdy", 0 0, L_0x558f5a96d610;  alias, 1 drivers
v0x558f5af1d0d0_0 .net "oI2S_BCLK", 0 0, L_0x558f5a96c870;  alias, 1 drivers
v0x558f5af1d170_0 .net "oI2S_LRCLK", 0 0, L_0x558f5a96cf40;  alias, 1 drivers
v0x558f5af1d210_0 .net "oI2S_MCLK", 0 0, L_0x558f5a96c1a0;  alias, 1 drivers
v0x558f5af1d2b0_0 .net "oI2S_SDATA", 0 0, L_0x558f5af4d350;  alias, 1 drivers
v0x558f5af1d350_0 .var "qBclkCke", 0 0;
v0x558f5af1d3f0_0 .var "qLRclkCke", 0 0;
v0x558f5af1d490_0 .var "qRdyCke", 0 0;
v0x558f5af1d530_0 .var "qSdata", 31 0;
v0x558f5af1d5d0_0 .var "qSdataSftCke", 0 0;
v0x558f5af1d670_0 .var "rBclk", 0 0;
v0x558f5af1d710_0 .var "rLRclk", 0 0;
v0x558f5af1d7b0_0 .var "rMclkBCnt", 1 0;
v0x558f5af1d850_0 .var "rMclkLRCnt", 7 0;
v0x558f5af1da00_0 .var "rRdy", 0 0;
v0x558f5af1daa0_0 .var "rSdata", 31 0;
E_0x558f5abd2290 .event edge, v0x558f5af1ce50_0;
E_0x558f5abd22d0/0 .event edge, v0x558f5af1d7b0_0, v0x558f5af1d850_0, v0x558f5af1d350_0, v0x558f5af1d670_0;
E_0x558f5abd22d0/1 .event edge, v0x558f5af1d3f0_0, v0x558f5af1d710_0;
E_0x558f5abd22d0 .event/or E_0x558f5abd22d0/0, E_0x558f5abd22d0/1;
E_0x558f5abdb8e0 .event negedge, v0x558f5af1cef0_0;
L_0x558f5af4d350 .part v0x558f5af1daa0_0, 31, 1;
S_0x558f5af1db40 .scope module, "SynthesizerCsr" "SynthesizerCsr" 12 69, 14 13 0, S_0x558f5af1c5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "oSUsiRd";
    .port_info 1 /INPUT 32 "iSUsiWd";
    .port_info 2 /INPUT 32 "iSUsiAdrs";
    .port_info 3 /OUTPUT 1 "oI2SModuleRst";
    .port_info 4 /OUTPUT 9 "oDmaAdrsStart";
    .port_info 5 /OUTPUT 9 "oDmaAdrsEnd";
    .port_info 6 /OUTPUT 1 "oDmaEnable";
    .port_info 7 /INPUT 1 "iDmaDone";
    .port_info 8 /INPUT 1 "iSRST";
    .port_info 9 /INPUT 1 "iSCLK";
P_0x558f5a777c70 .param/l "pAdrsMap" 0 14 15, C4<10>;
P_0x558f5a777cb0 .param/l "pBlockAdrsWidth" 0 14 14, +C4<00000000000000000000000000000010>;
P_0x558f5a777cf0 .param/l "pCsrActiveWidth" 0 14 18, +C4<00000000000000000000000000001000>;
P_0x558f5a777d30 .param/l "pCsrAdrsWidth" 0 14 17, +C4<00000000000000000000000000010000>;
P_0x558f5a777d70 .param/l "pDmaAdrsWidth" 0 14 19, +C4<00000000000000000000000000001001>;
P_0x558f5a777db0 .param/l "pUsiBusWidth" 0 14 16, +C4<00000000000000000000000000100000>;
P_0x558f5a777df0 .param/l "p_non_variable" 0 14 20, +C4<00000000000000000000000000000000>;
L_0x558f5a9ef890 .functor BUFZ 1, v0x558f5af1eac0_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a9f9a10 .functor BUFZ 9, v0x558f5af1e7d0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x558f5a9f9b70 .functor BUFZ 9, v0x558f5af1e730_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x558f5a9f6a30 .functor BUFZ 1, v0x558f5af1ea20_0, C4<0>, C4<0>, C4<0>;
v0x558f5af1ddd0_0 .net "iDmaDone", 0 0, L_0x558f5a95eee0;  alias, 1 drivers
v0x558f5af1de70_0 .net "iSCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5af1df10_0 .net "iSRST", 0 0, v0x558f5af3a700_0;  alias, 1 drivers
v0x558f5af1dfb0_0 .net "iSUsiAdrs", 31 0, L_0x558f5aa7f230;  alias, 1 drivers
v0x558f5af1e050_0 .net "iSUsiWd", 31 0, L_0x558f5ab58860;  alias, 1 drivers
v0x558f5af1e0f0_0 .net "oDmaAdrsEnd", 8 0, L_0x558f5a9f9b70;  alias, 1 drivers
v0x558f5af1e190_0 .net "oDmaAdrsStart", 8 0, L_0x558f5a9f9a10;  alias, 1 drivers
v0x558f5af1e230_0 .net "oDmaEnable", 0 0, L_0x558f5a9f6a30;  alias, 1 drivers
v0x558f5af1e2d0_0 .net "oI2SModuleRst", 0 0, L_0x558f5a9ef890;  alias, 1 drivers
v0x558f5af1e370_0 .net "oSUsiRd", 31 0, v0x558f5af1eb60_0;  alias, 1 drivers
v0x558f5af1e410_0 .var "qCsrWCke00", 0 0;
v0x558f5af1e4b0_0 .var "qCsrWCke04", 0 0;
v0x558f5af1e550_0 .var "qCsrWCke08", 0 0;
v0x558f5af1e5f0_0 .var "qCsrWCke0C", 0 0;
v0x558f5af1e690_0 .var "qCsrWCke10", 0 0;
v0x558f5af1e730_0 .var "rDmaAdrsEnd", 8 0;
v0x558f5af1e7d0_0 .var "rDmaAdrsStart", 8 0;
v0x558f5af1e980_0 .var "rDmaCycleEnable", 0 0;
v0x558f5af1ea20_0 .var "rDmaEnable", 0 0;
v0x558f5af1eac0_0 .var "rI2SModuleRst", 0 0;
v0x558f5af1eb60_0 .var "rSUsiRd", 31 0;
S_0x558f5af1ec00 .scope module, "UartRX" "UartRX" 12 130, 15 8 0, S_0x558f5af1c5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "iUartRX";
    .port_info 1 /OUTPUT 8 "oRd";
    .port_info 2 /OUTPUT 1 "oVd";
    .port_info 3 /INPUT 1 "iRST";
    .port_info 4 /INPUT 1 "iCLK";
P_0x558f5af1ed90 .param/l "lpBaudRateGenDiv" 1 15 27, C4<110010000000>;
P_0x558f5af1edd0 .param/l "lpBaudRateWidth" 1 15 26, C4<00001100>;
P_0x558f5af1ee10 .param/l "lpSampling" 1 15 30, C4<01>;
P_0x558f5af1ee50 .param/l "lpStartBit" 1 15 29, C4<00>;
P_0x558f5af1ee90 .param/l "lpStopBit" 1 15 31, C4<10>;
P_0x558f5af1eed0 .param/l "pBaudRateGenDiv" 0 15 9, +C4<00000000000000000000110010000000>;
v0x558f5af1f290_0 .net *"_ivl_1", 0 0, L_0x558f5af4cdb0;  1 drivers
v0x558f5af1f330_0 .net *"_ivl_11", 0 0, L_0x558f5af4d0d0;  1 drivers
v0x558f5af1f3d0_0 .net *"_ivl_13", 0 0, L_0x558f5af4d170;  1 drivers
v0x558f5af1f470_0 .net *"_ivl_15", 0 0, L_0x558f5af4d210;  1 drivers
v0x558f5af1f510_0 .net *"_ivl_3", 0 0, L_0x558f5af4ce50;  1 drivers
v0x558f5af1f5b0_0 .net *"_ivl_5", 0 0, L_0x558f5af4cef0;  1 drivers
v0x558f5af1f650_0 .net *"_ivl_7", 0 0, L_0x558f5af4cf90;  1 drivers
v0x558f5af1f6f0_0 .net *"_ivl_9", 0 0, L_0x558f5af4d030;  1 drivers
v0x558f5af1f790_0 .net "iCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5af1f830_0 .net "iRST", 0 0, v0x558f5af3a700_0;  alias, 1 drivers
v0x558f5af1f8d0_0 .net "iUartRX", 0 0, o0x7fe947650d28;  alias, 0 drivers
v0x558f5af1f970_0 .net "oRd", 7 0, L_0x558f5af4d2b0;  alias, 1 drivers
v0x558f5af1fa10_0 .net "oVd", 0 0, v0x558f5af200c0_0;  alias, 1 drivers
v0x558f5af1fab0_0 .var "qBaudRateCntMaxCke", 0 0;
v0x558f5af1fb50_0 .var "qRdCke", 0 0;
v0x558f5af1fbf0_0 .var "qSampCke", 0 0;
v0x558f5af1fc90_0 .var "qVdCke", 0 0;
v0x558f5af1fe40_0 .var "rBaudRateCnt", 11 0;
v0x558f5af1fee0_0 .var "rRd", 7 0;
v0x558f5af1ff80_0 .var "rSampCnt", 3 0;
v0x558f5af20020_0 .var "rState", 1 0;
v0x558f5af200c0_0 .var "rVd", 0 0;
E_0x558f5abeeda0/0 .event edge, v0x558f5af1fe40_0, v0x558f5af1ff80_0, v0x558f5af1fab0_0, v0x558f5af20020_0;
E_0x558f5abeeda0/1 .event edge, v0x558f5af1fbf0_0;
E_0x558f5abeeda0 .event/or E_0x558f5abeeda0/0, E_0x558f5abeeda0/1;
L_0x558f5af4cdb0 .part v0x558f5af1fee0_0, 0, 1;
L_0x558f5af4ce50 .part v0x558f5af1fee0_0, 1, 1;
L_0x558f5af4cef0 .part v0x558f5af1fee0_0, 2, 1;
L_0x558f5af4cf90 .part v0x558f5af1fee0_0, 3, 1;
L_0x558f5af4d030 .part v0x558f5af1fee0_0, 4, 1;
L_0x558f5af4d0d0 .part v0x558f5af1fee0_0, 5, 1;
L_0x558f5af4d170 .part v0x558f5af1fee0_0, 6, 1;
L_0x558f5af4d210 .part v0x558f5af1fee0_0, 7, 1;
LS_0x558f5af4d2b0_0_0 .concat [ 1 1 1 1], L_0x558f5af4d210, L_0x558f5af4d170, L_0x558f5af4d0d0, L_0x558f5af4d030;
LS_0x558f5af4d2b0_0_4 .concat [ 1 1 1 1], L_0x558f5af4cf90, L_0x558f5af4cef0, L_0x558f5af4ce50, L_0x558f5af4cdb0;
L_0x558f5af4d2b0 .concat [ 4 4 0 0], LS_0x558f5af4d2b0_0_0, LS_0x558f5af4d2b0_0_4;
S_0x558f5af1ef20 .scope function.vec4.s8, "func_getwidth" "func_getwidth" 15 88, 15 88 0, S_0x558f5af1ec00;
 .timescale 0 0;
; Variable func_getwidth is vec4 return value of scope S_0x558f5af1ef20
v0x558f5af1f150_0 .var/i "i", 31 0;
v0x558f5af1f1f0_0 .var "iVAL", 31 0;
TD_UFIB_tb.SynthesizerBlock.UartRX.func_getwidth ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to func_getwidth (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5af1f150_0, 0, 32;
T_51.133 ;
    %load/vec4 v0x558f5af1f150_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_51.134, 5;
    %load/vec4 v0x558f5af1f1f0_0;
    %load/vec4 v0x558f5af1f150_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.135, 8;
    %load/vec4 v0x558f5af1f150_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to func_getwidth (store_vec4_to_lval)
T_51.135 ;
    %load/vec4 v0x558f5af1f150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5af1f150_0, 0, 32;
    %jmp T_51.133;
T_51.134 ;
    %end;
S_0x558f5af20160 .scope module, "UfibReadDmaUnit" "UfibReadDmaUnit" 12 99, 16 9 0, S_0x558f5af1c5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iMUfiRd";
    .port_info 1 /INPUT 32 "iMUfiAdrs";
    .port_info 2 /OUTPUT 16 "oMUfiWd";
    .port_info 3 /OUTPUT 32 "oMUfiAdrs";
    .port_info 4 /INPUT 1 "iMUfiRdy";
    .port_info 5 /INPUT 9 "iDmaAdrsStart";
    .port_info 6 /INPUT 9 "iDmaAdrsEnd";
    .port_info 7 /INPUT 1 "iDmaEnable";
    .port_info 8 /OUTPUT 1 "oDmaDone";
    .port_info 9 /OUTPUT 16 "oDmaRd";
    .port_info 10 /OUTPUT 1 "oDmaRvd";
    .port_info 11 /INPUT 1 "iDmaRe";
    .port_info 12 /INPUT 1 "iRST";
    .port_info 13 /INPUT 1 "inRST";
    .port_info 14 /INPUT 1 "iCLK";
P_0x558f5af202f0 .param/l "lpDdrBitWidth" 1 16 48, +C4<00000000000000000000000000010000>;
P_0x558f5af20330 .param/l "lpDdrDepth" 1 16 47, +C4<00000000000000000000000100000000>;
P_0x558f5af20370 .param/l "lpDdtBitWidth" 1 16 85, +C4<00000000000000000000000000100000>;
P_0x558f5af203b0 .param/l "lpDdtDepth" 1 16 84, +C4<00000000000000000000000100000000>;
P_0x558f5af203f0 .param/l "pAdrsNullWidth" 0 16 18, +C4<000000000000000000000000000001111>;
P_0x558f5af20430 .param/l "pDmaAdrsWidth" 0 16 11, +C4<00000000000000000000000000001001>;
P_0x558f5af20470 .param/l "pDmaBurstLength" 0 16 16, +C4<00000000000000000000000100000000>;
P_0x558f5af204b0 .param/l "pUfiActiveAdrsWidth" 0 16 12, +C4<00000000000000000000000000011000>;
P_0x558f5af204f0 .param/l "pUfiAdrsBusWidth" 0 16 15, +C4<00000000000000000000000000100000>;
P_0x558f5af20530 .param/l "pUfiAdrsMap" 0 16 13, C4<0001>;
P_0x558f5af20570 .param/l "pUfiDqBusWidth" 0 16 14, +C4<00000000000000000000000000010000>;
L_0x558f5a9b9140 .functor BUFZ 16, L_0x558f5a9b8660, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x558f5a9b96b0 .functor BUFZ 1, v0x558f5af26260_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a9c5c10 .functor BUFZ 1, v0x558f5af30670_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a95eee0 .functor BUFZ 1, v0x558f5af32be0_0, C4<0>, C4<0>, C4<0>;
v0x558f5af318b0_0 .net *"_ivl_14", 0 0, L_0x558f5a9c5c10;  1 drivers
v0x558f5af31950_0 .net *"_ivl_9", 30 0, L_0x558f5af4cc70;  1 drivers
v0x558f5af319f0_0 .net "iCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5af31a90_0 .net "iDmaAdrsEnd", 8 0, L_0x558f5a9f9b70;  alias, 1 drivers
v0x558f5af31b30_0 .net "iDmaAdrsStart", 8 0, L_0x558f5a9f9a10;  alias, 1 drivers
v0x558f5af31bd0_0 .net "iDmaEnable", 0 0, L_0x558f5a9f6a30;  alias, 1 drivers
v0x558f5af31c70_0 .net "iDmaRe", 0 0, v0x558f5af34330_0;  1 drivers
v0x558f5af31d10_0 .net "iMUfiAdrs", 31 0, L_0x558f5a9b4090;  alias, 1 drivers
v0x558f5af31db0_0 .net "iMUfiRd", 15 0, L_0x558f5aa4b8a0;  alias, 1 drivers
v0x558f5af31e50_0 .net "iMUfiRdy", 0 0, L_0x558f5af4d490;  alias, 1 drivers
v0x558f5af31ef0_0 .net "iRST", 0 0, v0x558f5af3a700_0;  alias, 1 drivers
v0x558f5af31f90_0 .net "inRST", 0 0, v0x558f5af3b110_0;  alias, 1 drivers
v0x558f5af32030_0 .net "oDmaDone", 0 0, L_0x558f5a95eee0;  alias, 1 drivers
v0x558f5af320d0_0 .net "oDmaRd", 15 0, L_0x558f5a9b9140;  alias, 1 drivers
v0x558f5af32170_0 .net "oDmaRvd", 0 0, L_0x558f5a9b96b0;  alias, 1 drivers
v0x558f5af32210_0 .net "oMUfiAdrs", 31 0, L_0x558f5af4cd10;  alias, 1 drivers
v0x558f5af322b0_0 .net "oMUfiWd", 15 0, L_0x7fe9473b7e28;  alias, 1 drivers
v0x558f5af32460_0 .var "qBurstCntCke", 0 0;
v0x558f5af32500_0 .var "qDdrRe", 0 0;
v0x558f5af325a0_0 .var "qDdrWd", 15 0;
v0x558f5af32640_0 .var "qDdrWe", 0 0;
v0x558f5af326e0_0 .var "qDdtRe", 0 0;
v0x558f5af32780_0 .var "qDdtWd", 31 0;
v0x558f5af32820_0 .var "qDdtWe", 0 0;
v0x558f5af328c0_0 .var "qDmaAdrsCke", 0 0;
v0x558f5af32960_0 .var "qDmaAdrsRst", 0 0;
v0x558f5af32a00_0 .var "qDmaDoneCke", 0 0;
v0x558f5af32aa0_0 .var "qDmaRunCke", 0 0;
v0x558f5af32b40_0 .var "rDmaAdrs", 8 0;
v0x558f5af32be0_0 .var "rDmaDone", 0 0;
v0x558f5af32c80_0 .var "rDmaLatency", 1 0;
v0x558f5af32d20_0 .var "rDmaLatencyRst", 0 0;
v0x558f5af32dc0_0 .var "rDmaRun", 0 0;
v0x558f5af33070_0 .net "wBurstRun", 0 0, L_0x558f5a9d9c50;  1 drivers
v0x558f5af33110_0 .net "wDdrEmp", 0 0, L_0x558f5a9b70a0;  1 drivers
v0x558f5af331b0_0 .net "wDdrFull", 0 0, L_0x558f5a9b65c0;  1 drivers
v0x558f5af33250_0 .net "wDdrRd", 15 0, L_0x558f5a9b8660;  1 drivers
v0x558f5af332f0_0 .net "wDdrRvd", 0 0, v0x558f5af26260_0;  1 drivers
v0x558f5af33390_0 .net "wDdtEmp", 0 0, L_0x558f5a9c2120;  1 drivers
v0x558f5af33430_0 .net "wDdtFull", 0 0, L_0x558f5a9c4940;  1 drivers
v0x558f5af334d0_0 .net "wDdtRd", 31 0, L_0x558f5a9c5de0;  1 drivers
v0x558f5af33570_0 .net "wDdtRvd", 0 0, v0x558f5af30670_0;  1 drivers
E_0x558f5aba7940/0 .event edge, v0x558f5af32dc0_0, v0x558f5af1e0f0_0, v0x558f5af32b40_0, v0x558f5af2ff20_0;
E_0x558f5aba7940/1 .event edge, v0x558f5af32c80_0, v0x558f5af32a00_0;
E_0x558f5aba7940 .event/or E_0x558f5aba7940/0, E_0x558f5aba7940/1;
E_0x558f5aba2200 .event edge, v0x558f5af31e50_0, v0x558f5af2fe80_0, v0x558f5af31450_0;
E_0x558f5aba2770/0 .event edge, v0x558f5aa0dec0_0, v0x558f5aa0b560_0, v0x558f5af25cc0_0, v0x558f5af31c70_0;
E_0x558f5aba2770/1 .event edge, v0x558f5af25c20_0;
E_0x558f5aba2770 .event/or E_0x558f5aba2770/0, E_0x558f5aba2770/1;
L_0x558f5af4cc70 .part L_0x558f5a9c5de0, 0, 31;
L_0x558f5af4cd10 .concat8 [ 31 1 0 0], L_0x558f5af4cc70, L_0x558f5a9c5c10;
S_0x558f5af205c0 .scope module, "DmaDataReceiver" "SyncFifoController" 16 60, 4 20 0, S_0x558f5af20160;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 1 "iRe";
    .port_info 5 /OUTPUT 1 "oRvd";
    .port_info 6 /OUTPUT 1 "oEmp";
    .port_info 7 /INPUT 1 "inARST";
    .port_info 8 /INPUT 1 "iCLK";
P_0x558f5af20750 .param/l "lpBramGenNum" 1 4 95, C4<00000001>;
P_0x558f5af20790 .param/l "lpDataWidth" 1 4 94, C4<00010000>;
P_0x558f5af207d0 .param/l "pAddrWidth" 1 4 40, C4<00001000>;
P_0x558f5af20810 .param/l "pFifoBitWidth" 0 4 22, +C4<00000000000000000000000000010000>;
P_0x558f5af20850 .param/str "pFifoBlockRam" 0 4 23, "yes";
P_0x558f5af20890 .param/l "pFifoDepth" 0 4 21, +C4<00000000000000000000000100000000>;
L_0x558f5a9b65c0 .functor BUFZ 1, v0x558f5af25f40_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a9b70a0 .functor BUFZ 1, v0x558f5af25ea0_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a9b8660 .functor BUFZ 16, v0x558f5af247b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fe9473b7ac8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x558f5af25750_0 .net/2u *"_ivl_0", 7 0, L_0x7fe9473b7ac8;  1 drivers
v0x558f5af257f0_0 .net "iCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5af25890_0 .net "iRe", 0 0, v0x558f5af32500_0;  1 drivers
v0x558f5af25930_0 .net "iWd", 15 0, v0x558f5af325a0_0;  1 drivers
v0x558f5af259d0_0 .net "iWe", 0 0, v0x558f5af32640_0;  1 drivers
v0x558f5af25a70_0 .net "inARST", 0 0, v0x558f5af3b110_0;  alias, 1 drivers
v0x558f5af25c20_0 .net "oEmp", 0 0, L_0x558f5a9b70a0;  alias, 1 drivers
v0x558f5af25cc0_0 .net "oFull", 0 0, L_0x558f5a9b65c0;  alias, 1 drivers
v0x558f5af25d60_0 .net "oRd", 15 0, L_0x558f5a9b8660;  alias, 1 drivers
v0x558f5af25e00_0 .net "oRvd", 0 0, v0x558f5af26260_0;  alias, 1 drivers
v0x558f5af25ea0_0 .var "qEmp", 0 0;
v0x558f5af25f40_0 .var "qFull", 0 0;
v0x558f5af25fe0_0 .var "qRe", 0 0;
v0x558f5af26080 .array "qWd", 0 0, 15 0;
v0x558f5af26120_0 .var "qWe", 0 0;
v0x558f5af261c0_0 .var "rRa", 7 0;
v0x558f5af26260_0 .var "rRe", 0 0;
v0x558f5af26410_0 .var "rWa", 7 0;
v0x558f5af264b0_0 .net "wRd", 15 0, v0x558f5af247b0_0;  1 drivers
v0x558f5af26550_0 .net "wWa", 7 0, L_0x558f5af4c970;  1 drivers
E_0x558f5ab9fad0/0 .event edge, v0x558f5af26550_0, v0x558f5af24350_0, v0x558f5af24ad0_0, v0x558f5af259d0_0;
E_0x558f5ab9fad0/1 .event edge, v0x558f5af25f40_0, v0x558f5af25890_0, v0x558f5af25ea0_0;
E_0x558f5ab9fad0 .event/or E_0x558f5ab9fad0/0, E_0x558f5ab9fad0/1;
L_0x558f5af4c970 .arith/sum 8, v0x558f5af26410_0, L_0x7fe9473b7ac8;
S_0x558f5af209c0 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 180, 4 180 0, S_0x558f5af205c0;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x558f5af209c0
v0x558f5af20bf0_0 .var/i "i", 31 0;
v0x558f5af20c90_0 .var "iVAL", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataReceiver.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5af20bf0_0, 0, 32;
T_52.137 ;
    %load/vec4 v0x558f5af20bf0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_52.138, 5;
    %load/vec4 v0x558f5af20c90_0;
    %load/vec4 v0x558f5af20bf0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.139, 8;
    %load/vec4 v0x558f5af20bf0_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_52.139 ;
    %load/vec4 v0x558f5af20bf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5af20bf0_0, 0, 32;
    %jmp T_52.137;
T_52.138 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_52.141, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_52.141 ;
    %end;
S_0x558f5af20d30 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 156, 4 156 0, S_0x558f5af205c0;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x558f5af20d30
v0x558f5af20f60_0 .var/i "i", 31 0;
v0x558f5af21000_0 .var "lpDataWidth", 31 0;
v0x558f5af210a0_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataReceiver.f_barm_gennum ;
    %load/vec4 v0x558f5af210a0_0;
    %load/vec4 v0x558f5af21000_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_53.143, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_53.144;
T_53.143 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x558f5af210a0_0;
    %store/vec4 v0x558f5af20f60_0, 0, 32;
T_53.145 ;
    %load/vec4 v0x558f5af21000_0;
    %load/vec4 v0x558f5af20f60_0;
    %cmp/u;
    %jmp/0xz T_53.146, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x558f5af20f60_0;
    %load/vec4 v0x558f5af21000_0;
    %sub;
    %store/vec4 v0x558f5af20f60_0, 0, 32;
    %jmp T_53.145;
T_53.146 ;
T_53.144 ;
    %end;
S_0x558f5af21140 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 140, 4 140 0, S_0x558f5af205c0;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x558f5af21140
v0x558f5af21370_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataReceiver.f_get_datawidth ;
    %load/vec4 v0x558f5af21370_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_54.147, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_54.148, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_54.149, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_54.150, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_54.151, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_54.153;
T_54.147 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_54.153;
T_54.148 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_54.153;
T_54.149 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_54.153;
T_54.150 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_54.153;
T_54.151 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_54.153;
T_54.153 ;
    %pop/vec4 1;
    %end;
S_0x558f5af21410 .scope generate, "genblk1[0]" "genblk1[0]" 4 101, 4 101 0, S_0x558f5af205c0;
 .timescale 0 0;
P_0x558f5abc8190 .param/l "x" 0 4 101, +C4<00>;
E_0x558f5abb2530 .event edge, v0x558f5af25930_0;
S_0x558f5af215a0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x558f5af21410;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iCLK";
P_0x558f5ad67df0 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x558f5ad67e30 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x558f5af252f0_0 .net "iCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5af25390_0 .net "iRa", 7 0, v0x558f5af261c0_0;  1 drivers
v0x558f5af25430_0 .net "iRe", 0 0, v0x558f5af25fe0_0;  1 drivers
v0x558f5af254d0_0 .net "iWa", 7 0, v0x558f5af26410_0;  1 drivers
v0x558f5af26080_0 .array/port v0x558f5af26080, 0;
v0x558f5af25570_0 .net "iWd", 15 0, v0x558f5af26080_0;  1 drivers
v0x558f5af25610_0 .net "iWe", 0 0, v0x558f5af26120_0;  1 drivers
v0x558f5af256b0_0 .net "oRd", 15 0, v0x558f5af247b0_0;  alias, 1 drivers
S_0x558f5af217e0 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 57, 6 36 0, S_0x558f5af215a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x558f5af21970 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af219b0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af219f0 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af21a30 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af21a70 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af21ab0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af21af0 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af21b30 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af21b70 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af21bb0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af21bf0 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af21c30 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af21c70 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af21cb0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af21cf0 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af21d30 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af21d70 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af21db0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af21df0 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af21e30 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af21e70 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x558f5af21eb0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x558f5af21ef0 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x558f5af21f30 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x558f5af21f70 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x558f5af21fb0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x558f5af21ff0 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x558f5af22030 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x558f5af22070 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x558f5af220b0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x558f5af220f0 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x558f5af22130 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x558f5a9f9f90 .functor BUFZ 1, v0x558f5af26120_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a9ef470 .functor BUFZ 1, v0x558f5af26120_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a9f7fd0 .functor BUFZ 1, v0x558f5af25fe0_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a9f5e00 .functor BUFZ 8, v0x558f5af26410_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558f5a9f5c80 .functor BUFZ 8, v0x558f5af261c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558f5a9f66d0 .functor BUFZ 1, v0x558f5af39e50_0, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b79a8 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947651628 .resolv tri, L_0x7fe9473b79a8, L_0x558f5a9ef470;
L_0x558f5a9b5ae0 .functor BUFZ 1, RS_0x7fe947651628, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b7960 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe9476516e8 .resolv tri, L_0x7fe9473b7960, L_0x558f5a9f9f90;
L_0x558f5a9b6050 .functor BUFZ 1, RS_0x7fe9476516e8, C4<0>, C4<0>, C4<0>;
L_0x558f5a9bb750 .functor BUFZ 1, v0x558f5af39e50_0, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b79f0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947651538 .resolv tri, L_0x7fe9473b79f0, L_0x558f5a9f7fd0;
L_0x558f5a9bbcc0 .functor BUFZ 1, RS_0x7fe947651538, C4<0>, C4<0>, C4<0>;
v0x558f5af24350_0 .net "RADDR", 7 0, v0x558f5af261c0_0;  alias, 1 drivers
L_0x7fe9473b7a80 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947651388 .resolv tri, L_0x7fe9473b7a80, L_0x558f5a9f5c80;
v0x558f5af243f0_0 .net8 "RADDR_net", 7 0, RS_0x7fe947651388;  2 drivers, strength-aware
v0x558f5af24490_0 .net "RCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5af24530_0 .net "RCLK_i", 0 0, L_0x558f5a9bb750;  1 drivers
v0x558f5af245d0_0 .net "RDATA", 15 0, v0x558f5af247b0_0;  alias, 1 drivers
v0x558f5af24670_0 .var "RDATA_early", 15 0;
v0x558f5af24710_0 .var "RDATA_late", 15 0;
v0x558f5af247b0_0 .var "RDATA_out", 15 0;
v0x558f5af24850_0 .var "RDATA_reg", 15 0;
v0x558f5af248f0_0 .net "RE", 0 0, v0x558f5af25fe0_0;  alias, 1 drivers
v0x558f5af24990_0 .net "RE_i", 0 0, L_0x558f5a9bbcc0;  1 drivers
v0x558f5af24a30_0 .net8 "RE_net", 0 0, RS_0x7fe947651538;  2 drivers, strength-aware
v0x558f5af24ad0_0 .net "WADDR", 7 0, v0x558f5af26410_0;  alias, 1 drivers
L_0x7fe9473b7a38 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947651598 .resolv tri, L_0x7fe9473b7a38, L_0x558f5a9f5e00;
v0x558f5af24b70_0 .net8 "WADDR_net", 7 0, RS_0x7fe947651598;  2 drivers, strength-aware
v0x558f5af24c10_0 .net "WCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5af24cb0_0 .net "WCLKE", 0 0, v0x558f5af26120_0;  alias, 1 drivers
v0x558f5af24d50_0 .net "WCLKE_i", 0 0, L_0x558f5a9b5ae0;  1 drivers
v0x558f5af24df0_0 .net8 "WCLKE_net", 0 0, RS_0x7fe947651628;  2 drivers, strength-aware
v0x558f5af24e90_0 .net "WCLK_i", 0 0, L_0x558f5a9f66d0;  1 drivers
v0x558f5af24f30_0 .net "WDATA", 15 0, v0x558f5af26080_0;  alias, 1 drivers
v0x558f5af24fd0_0 .net "WE", 0 0, v0x558f5af26120_0;  alias, 1 drivers
v0x558f5af25070_0 .net "WE_i", 0 0, L_0x558f5a9b6050;  1 drivers
v0x558f5af25110_0 .net8 "WE_net", 0 0, RS_0x7fe9476516e8;  2 drivers, strength-aware
v0x558f5af251b0_0 .var/i "i", 31 0;
v0x558f5af25250 .array "mem", 0 5119, 0 0;
E_0x558f5abb1fe0 .event posedge, v0x558f5af24530_0;
E_0x558f5ab689c0 .event posedge, v0x558f5af24e90_0;
S_0x558f5af238b0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x558f5af217e0;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x558f5af238b0
v0x558f5af23ae0_0 .var/i "w1", 31 0;
v0x558f5af23b80_0 .var/i "w2", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataReceiver.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x558f5af23ae0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5af23ae0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5af23ae0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5af23ae0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5af23ae0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5af23b80_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5af23b80_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5af23b80_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5af23b80_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5af23b80_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x558f5af23ae0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5af23ae0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5af23ae0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5af23b80_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5af23b80_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5af23b80_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x558f5af23c20 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x558f5af217e0;
 .timescale 0 0;
S_0x558f5af23db0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x558f5af217e0;
 .timescale 0 0;
v0x558f5af23f40_0 .var "addr", 7 0;
v0x558f5af23fe0_0 .var "rdata", 15 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataReceiver.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5af251b0_0, 0, 32;
T_56.154 ;
    %load/vec4 v0x558f5af251b0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_56.155, 5;
    %load/vec4 v0x558f5af23f40_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x558f5af251b0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x558f5af25250, 4;
    %ix/getv/s 4, v0x558f5af251b0_0;
    %store/vec4 v0x558f5af23fe0_0, 4, 1;
    %load/vec4 v0x558f5af251b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5af251b0_0, 0, 32;
    %jmp T_56.154;
T_56.155 ;
    %end;
S_0x558f5af24080 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x558f5af217e0;
 .timescale 0 0;
v0x558f5af24210_0 .var "addr", 7 0;
v0x558f5af242b0_0 .var "wdata", 15 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataReceiver.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5af251b0_0, 0, 32;
T_57.156 ;
    %load/vec4 v0x558f5af251b0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_57.157, 5;
    %load/vec4 v0x558f5af242b0_0;
    %load/vec4 v0x558f5af251b0_0;
    %part/s 1;
    %load/vec4 v0x558f5af24210_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x558f5af251b0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x558f5af25250, 4, 0;
    %load/vec4 v0x558f5af251b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5af251b0_0, 0, 32;
    %jmp T_57.156;
T_57.157 ;
    %end;
S_0x558f5af265f0 .scope module, "DmaDataTransfer" "SyncFifoController" 16 97, 4 20 0, S_0x558f5af20160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 32 "oRd";
    .port_info 4 /INPUT 1 "iRe";
    .port_info 5 /OUTPUT 1 "oRvd";
    .port_info 6 /OUTPUT 1 "oEmp";
    .port_info 7 /INPUT 1 "inARST";
    .port_info 8 /INPUT 1 "iCLK";
P_0x558f5af26780 .param/l "lpBramGenNum" 1 4 95, C4<00000010>;
P_0x558f5af267c0 .param/l "lpDataWidth" 1 4 94, C4<00010000>;
P_0x558f5af26800 .param/l "pAddrWidth" 1 4 40, C4<00001000>;
P_0x558f5af26840 .param/l "pFifoBitWidth" 0 4 22, +C4<00000000000000000000000000100000>;
P_0x558f5af26880 .param/str "pFifoBlockRam" 0 4 23, "yes";
P_0x558f5af268c0 .param/l "pFifoDepth" 0 4 21, +C4<00000000000000000000000100000000>;
L_0x558f5a9c4940 .functor BUFZ 1, v0x558f5af30230_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a9c2120 .functor BUFZ 1, v0x558f5af30190_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a9c5de0 .functor BUFZ 32, L_0x558f5af4cb30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fe9473b7de0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x558f5af2fac0_0 .net/2u *"_ivl_5", 7 0, L_0x7fe9473b7de0;  1 drivers
v0x558f5af2fb60_0 .net "iCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5af2fc00_0 .net "iRe", 0 0, v0x558f5af326e0_0;  1 drivers
v0x558f5af2fca0_0 .net "iWd", 31 0, v0x558f5af32780_0;  1 drivers
v0x558f5af2fd40_0 .net "iWe", 0 0, v0x558f5af32820_0;  1 drivers
v0x558f5af2fde0_0 .net "inARST", 0 0, v0x558f5af3b110_0;  alias, 1 drivers
v0x558f5af2fe80_0 .net "oEmp", 0 0, L_0x558f5a9c2120;  alias, 1 drivers
v0x558f5af2ff20_0 .net "oFull", 0 0, L_0x558f5a9c4940;  alias, 1 drivers
v0x558f5af2ffc0_0 .net "oRd", 31 0, L_0x558f5a9c5de0;  alias, 1 drivers
v0x558f5af300f0_0 .net "oRvd", 0 0, v0x558f5af30670_0;  alias, 1 drivers
v0x558f5af30190_0 .var "qEmp", 0 0;
v0x558f5af30230_0 .var "qFull", 0 0;
v0x558f5af302d0_0 .var "qRe", 0 0;
v0x558f5af30400 .array "qWd", 0 1, 15 0;
v0x558f5af304a0_0 .var "qWe", 0 0;
v0x558f5af30540_0 .var "rRa", 7 0;
v0x558f5af30670_0 .var "rRe", 0 0;
v0x558f5af30820_0 .var "rWa", 7 0;
v0x558f5af308c0_0 .net "wRd", 31 0, L_0x558f5af4cb30;  1 drivers
v0x558f5af30960_0 .net "wWa", 7 0, L_0x558f5af4cbd0;  1 drivers
E_0x558f5abb1fa0/0 .event edge, v0x558f5af30960_0, v0x558f5af2a380_0, v0x558f5af2ab00_0, v0x558f5af2fd40_0;
E_0x558f5abb1fa0/1 .event edge, v0x558f5af30230_0, v0x558f5af2fc00_0, v0x558f5af30190_0;
E_0x558f5abb1fa0 .event/or E_0x558f5abb1fa0/0, E_0x558f5abb1fa0/1;
L_0x558f5af4cb30 .concat8 [ 16 16 0 0], v0x558f5af2a7e0_0, v0x558f5af2eb20_0;
L_0x558f5af4cbd0 .arith/sum 8, v0x558f5af30820_0, L_0x7fe9473b7de0;
S_0x558f5af269f0 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 180, 4 180 0, S_0x558f5af265f0;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x558f5af269f0
v0x558f5af26c20_0 .var/i "i", 31 0;
v0x558f5af26cc0_0 .var "iVAL", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5af26c20_0, 0, 32;
T_58.158 ;
    %load/vec4 v0x558f5af26c20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_58.159, 5;
    %load/vec4 v0x558f5af26cc0_0;
    %load/vec4 v0x558f5af26c20_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.160, 8;
    %load/vec4 v0x558f5af26c20_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_58.160 ;
    %load/vec4 v0x558f5af26c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5af26c20_0, 0, 32;
    %jmp T_58.158;
T_58.159 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_58.162, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_58.162 ;
    %end;
S_0x558f5af26d60 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 156, 4 156 0, S_0x558f5af265f0;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x558f5af26d60
v0x558f5af26f90_0 .var/i "i", 31 0;
v0x558f5af27030_0 .var "lpDataWidth", 31 0;
v0x558f5af270d0_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.f_barm_gennum ;
    %load/vec4 v0x558f5af270d0_0;
    %load/vec4 v0x558f5af27030_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_59.164, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_59.165;
T_59.164 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x558f5af270d0_0;
    %store/vec4 v0x558f5af26f90_0, 0, 32;
T_59.166 ;
    %load/vec4 v0x558f5af27030_0;
    %load/vec4 v0x558f5af26f90_0;
    %cmp/u;
    %jmp/0xz T_59.167, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x558f5af26f90_0;
    %load/vec4 v0x558f5af27030_0;
    %sub;
    %store/vec4 v0x558f5af26f90_0, 0, 32;
    %jmp T_59.166;
T_59.167 ;
T_59.165 ;
    %end;
S_0x558f5af27170 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 140, 4 140 0, S_0x558f5af265f0;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x558f5af27170
v0x558f5af273a0_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.f_get_datawidth ;
    %load/vec4 v0x558f5af273a0_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_60.168, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_60.169, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_60.170, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_60.171, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_60.172, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_60.174;
T_60.168 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_60.174;
T_60.169 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_60.174;
T_60.170 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_60.174;
T_60.171 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_60.174;
T_60.172 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_60.174;
T_60.174 ;
    %pop/vec4 1;
    %end;
S_0x558f5af27440 .scope generate, "genblk1[0]" "genblk1[0]" 4 101, 4 101 0, S_0x558f5af265f0;
 .timescale 0 0;
P_0x558f5ab70100 .param/l "x" 0 4 101, +C4<00>;
E_0x558f5ab70730 .event edge, v0x558f5af2fca0_0;
S_0x558f5af275d0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x558f5af27440;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iCLK";
P_0x558f5ae79bc0 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x558f5ae79c00 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x558f5af2b320_0 .net "iCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5af2b3c0_0 .net "iRa", 7 0, v0x558f5af30540_0;  1 drivers
v0x558f5af2b460_0 .net "iRe", 0 0, v0x558f5af302d0_0;  1 drivers
v0x558f5af2b500_0 .net "iWa", 7 0, v0x558f5af30820_0;  1 drivers
v0x558f5af30400_0 .array/port v0x558f5af30400, 0;
v0x558f5af2b5a0_0 .net "iWd", 15 0, v0x558f5af30400_0;  1 drivers
v0x558f5af2b640_0 .net "iWe", 0 0, v0x558f5af304a0_0;  1 drivers
v0x558f5af2b6e0_0 .net "oRd", 15 0, v0x558f5af2a7e0_0;  1 drivers
S_0x558f5af27810 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 57, 6 36 0, S_0x558f5af275d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x558f5af279a0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af279e0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af27a20 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af27a60 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af27aa0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af27ae0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af27b20 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af27b60 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af27ba0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af27be0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af27c20 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af27c60 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af27ca0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af27ce0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af27d20 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af27d60 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af27da0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af27de0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af27e20 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af27e60 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af27ea0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x558f5af27ee0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x558f5af27f20 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x558f5af27f60 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x558f5af27fa0 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x558f5af27fe0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x558f5af28020 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x558f5af28060 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x558f5af280a0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x558f5af280e0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x558f5af28120 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x558f5af28160 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x558f5a9bac70 .functor BUFZ 1, v0x558f5af304a0_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a9b49c0 .functor BUFZ 1, v0x558f5af304a0_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a9b4f60 .functor BUFZ 1, v0x558f5af302d0_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a9c0ac0 .functor BUFZ 8, v0x558f5af30820_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558f5a9bd100 .functor BUFZ 8, v0x558f5af30540_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558f5a9c11f0 .functor BUFZ 1, v0x558f5af39e50_0, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b7b58 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947652408 .resolv tri, L_0x7fe9473b7b58, L_0x558f5a9b49c0;
L_0x558f5a9c0660 .functor BUFZ 1, RS_0x7fe947652408, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b7b10 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe9476524c8 .resolv tri, L_0x7fe9473b7b10, L_0x558f5a9bac70;
L_0x558f5a9c1350 .functor BUFZ 1, RS_0x7fe9476524c8, C4<0>, C4<0>, C4<0>;
L_0x558f5a9c14b0 .functor BUFZ 1, v0x558f5af39e50_0, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b7ba0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947652318 .resolv tri, L_0x7fe9473b7ba0, L_0x558f5a9b4f60;
L_0x558f5a9c2460 .functor BUFZ 1, RS_0x7fe947652318, C4<0>, C4<0>, C4<0>;
v0x558f5af2a380_0 .net "RADDR", 7 0, v0x558f5af30540_0;  alias, 1 drivers
L_0x7fe9473b7c30 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947652168 .resolv tri, L_0x7fe9473b7c30, L_0x558f5a9bd100;
v0x558f5af2a420_0 .net8 "RADDR_net", 7 0, RS_0x7fe947652168;  2 drivers, strength-aware
v0x558f5af2a4c0_0 .net "RCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5af2a560_0 .net "RCLK_i", 0 0, L_0x558f5a9c14b0;  1 drivers
v0x558f5af2a600_0 .net "RDATA", 15 0, v0x558f5af2a7e0_0;  alias, 1 drivers
v0x558f5af2a6a0_0 .var "RDATA_early", 15 0;
v0x558f5af2a740_0 .var "RDATA_late", 15 0;
v0x558f5af2a7e0_0 .var "RDATA_out", 15 0;
v0x558f5af2a880_0 .var "RDATA_reg", 15 0;
v0x558f5af2a920_0 .net "RE", 0 0, v0x558f5af302d0_0;  alias, 1 drivers
v0x558f5af2a9c0_0 .net "RE_i", 0 0, L_0x558f5a9c2460;  1 drivers
v0x558f5af2aa60_0 .net8 "RE_net", 0 0, RS_0x7fe947652318;  2 drivers, strength-aware
v0x558f5af2ab00_0 .net "WADDR", 7 0, v0x558f5af30820_0;  alias, 1 drivers
L_0x7fe9473b7be8 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947652378 .resolv tri, L_0x7fe9473b7be8, L_0x558f5a9c0ac0;
v0x558f5af2aba0_0 .net8 "WADDR_net", 7 0, RS_0x7fe947652378;  2 drivers, strength-aware
v0x558f5af2ac40_0 .net "WCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5af2ace0_0 .net "WCLKE", 0 0, v0x558f5af304a0_0;  alias, 1 drivers
v0x558f5af2ad80_0 .net "WCLKE_i", 0 0, L_0x558f5a9c0660;  1 drivers
v0x558f5af2ae20_0 .net8 "WCLKE_net", 0 0, RS_0x7fe947652408;  2 drivers, strength-aware
v0x558f5af2aec0_0 .net "WCLK_i", 0 0, L_0x558f5a9c11f0;  1 drivers
v0x558f5af2af60_0 .net "WDATA", 15 0, v0x558f5af30400_0;  alias, 1 drivers
v0x558f5af2b000_0 .net "WE", 0 0, v0x558f5af304a0_0;  alias, 1 drivers
v0x558f5af2b0a0_0 .net "WE_i", 0 0, L_0x558f5a9c1350;  1 drivers
v0x558f5af2b140_0 .net8 "WE_net", 0 0, RS_0x7fe9476524c8;  2 drivers, strength-aware
v0x558f5af2b1e0_0 .var/i "i", 31 0;
v0x558f5af2b280 .array "mem", 0 5119, 0 0;
E_0x558f5ab72280 .event posedge, v0x558f5af2a560_0;
E_0x558f5ab4b440 .event posedge, v0x558f5af2aec0_0;
S_0x558f5af298e0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x558f5af27810;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x558f5af298e0
v0x558f5af29b10_0 .var/i "w1", 31 0;
v0x558f5af29bb0_0 .var/i "w2", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x558f5af29b10_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5af29b10_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5af29b10_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5af29b10_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5af29b10_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5af29bb0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5af29bb0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5af29bb0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5af29bb0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5af29bb0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x558f5af29b10_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5af29b10_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5af29b10_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5af29bb0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5af29bb0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5af29bb0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x558f5af29c50 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x558f5af27810;
 .timescale 0 0;
S_0x558f5af29de0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x558f5af27810;
 .timescale 0 0;
v0x558f5af29f70_0 .var "addr", 7 0;
v0x558f5af2a010_0 .var "rdata", 15 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5af2b1e0_0, 0, 32;
T_62.175 ;
    %load/vec4 v0x558f5af2b1e0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_62.176, 5;
    %load/vec4 v0x558f5af29f70_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x558f5af2b1e0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x558f5af2b280, 4;
    %ix/getv/s 4, v0x558f5af2b1e0_0;
    %store/vec4 v0x558f5af2a010_0, 4, 1;
    %load/vec4 v0x558f5af2b1e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5af2b1e0_0, 0, 32;
    %jmp T_62.175;
T_62.176 ;
    %end;
S_0x558f5af2a0b0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x558f5af27810;
 .timescale 0 0;
v0x558f5af2a240_0 .var "addr", 7 0;
v0x558f5af2a2e0_0 .var "wdata", 15 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5af2b1e0_0, 0, 32;
T_63.177 ;
    %load/vec4 v0x558f5af2b1e0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_63.178, 5;
    %load/vec4 v0x558f5af2a2e0_0;
    %load/vec4 v0x558f5af2b1e0_0;
    %part/s 1;
    %load/vec4 v0x558f5af2a240_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x558f5af2b1e0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x558f5af2b280, 4, 0;
    %load/vec4 v0x558f5af2b1e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5af2b1e0_0, 0, 32;
    %jmp T_63.177;
T_63.178 ;
    %end;
S_0x558f5af2b780 .scope generate, "genblk1[1]" "genblk1[1]" 4 101, 4 101 0, S_0x558f5af265f0;
 .timescale 0 0;
P_0x558f5ab3a580 .param/l "x" 0 4 101, +C4<01>;
S_0x558f5af2b910 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x558f5af2b780;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iCLK";
P_0x558f5ad8f180 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x558f5ad8f1c0 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x558f5af2f660_0 .net "iCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5af2f700_0 .net "iRa", 7 0, v0x558f5af30540_0;  alias, 1 drivers
v0x558f5af2f7a0_0 .net "iRe", 0 0, v0x558f5af302d0_0;  alias, 1 drivers
v0x558f5af2f840_0 .net "iWa", 7 0, v0x558f5af30820_0;  alias, 1 drivers
v0x558f5af30400_1 .array/port v0x558f5af30400, 1;
v0x558f5af2f8e0_0 .net "iWd", 15 0, v0x558f5af30400_1;  1 drivers
v0x558f5af2f980_0 .net "iWe", 0 0, v0x558f5af304a0_0;  alias, 1 drivers
v0x558f5af2fa20_0 .net "oRd", 15 0, v0x558f5af2eb20_0;  1 drivers
S_0x558f5af2bb50 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 57, 6 36 0, S_0x558f5af2b910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x558f5af2bce0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af2bd20 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af2bd60 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af2bda0 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af2bde0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af2be20 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af2be60 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af2bea0 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af2bee0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af2bf20 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af2bf60 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af2bfa0 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af2bfe0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af2c020 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af2c060 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af2c0a0 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af2c0e0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af2c120 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af2c160 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af2c1a0 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558f5af2c1e0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x558f5af2c220 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x558f5af2c260 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x558f5af2c2a0 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x558f5af2c2e0 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x558f5af2c320 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x558f5af2c360 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x558f5af2c3a0 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x558f5af2c3e0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x558f5af2c420 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x558f5af2c460 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x558f5af2c4a0 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x558f5a9c6bb0 .functor BUFZ 1, v0x558f5af304a0_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a9c1a90 .functor BUFZ 1, v0x558f5af304a0_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a9c1930 .functor BUFZ 1, v0x558f5af302d0_0, C4<0>, C4<0>, C4<0>;
L_0x558f5a9c5fb0 .functor BUFZ 8, v0x558f5af30820_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558f5a9d80e0 .functor BUFZ 8, v0x558f5af30540_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558f5a9c38e0 .functor BUFZ 1, v0x558f5af39e50_0, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b7cc0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947652b88 .resolv tri, L_0x7fe9473b7cc0, L_0x558f5a9c1a90;
L_0x558f5a9c2950 .functor BUFZ 1, RS_0x7fe947652b88, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b7c78 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947652c48 .resolv tri, L_0x7fe9473b7c78, L_0x558f5a9c6bb0;
L_0x558f5a9c2de0 .functor BUFZ 1, RS_0x7fe947652c48, C4<0>, C4<0>, C4<0>;
L_0x558f5a9c3350 .functor BUFZ 1, v0x558f5af39e50_0, C4<0>, C4<0>, C4<0>;
L_0x7fe9473b7d08 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947652af8 .resolv tri, L_0x7fe9473b7d08, L_0x558f5a9c1930;
L_0x558f5a9c54c0 .functor BUFZ 1, RS_0x7fe947652af8, C4<0>, C4<0>, C4<0>;
v0x558f5af2e6c0_0 .net "RADDR", 7 0, v0x558f5af30540_0;  alias, 1 drivers
L_0x7fe9473b7d98 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947652978 .resolv tri, L_0x7fe9473b7d98, L_0x558f5a9d80e0;
v0x558f5af2e760_0 .net8 "RADDR_net", 7 0, RS_0x7fe947652978;  2 drivers, strength-aware
v0x558f5af2e800_0 .net "RCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5af2e8a0_0 .net "RCLK_i", 0 0, L_0x558f5a9c3350;  1 drivers
v0x558f5af2e940_0 .net "RDATA", 15 0, v0x558f5af2eb20_0;  alias, 1 drivers
v0x558f5af2e9e0_0 .var "RDATA_early", 15 0;
v0x558f5af2ea80_0 .var "RDATA_late", 15 0;
v0x558f5af2eb20_0 .var "RDATA_out", 15 0;
v0x558f5af2ebc0_0 .var "RDATA_reg", 15 0;
v0x558f5af2ec60_0 .net "RE", 0 0, v0x558f5af302d0_0;  alias, 1 drivers
v0x558f5af2ed00_0 .net "RE_i", 0 0, L_0x558f5a9c54c0;  1 drivers
v0x558f5af2eda0_0 .net8 "RE_net", 0 0, RS_0x7fe947652af8;  2 drivers, strength-aware
v0x558f5af2ee40_0 .net "WADDR", 7 0, v0x558f5af30820_0;  alias, 1 drivers
L_0x7fe9473b7d50 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fe947652b28 .resolv tri, L_0x7fe9473b7d50, L_0x558f5a9c5fb0;
v0x558f5af2eee0_0 .net8 "WADDR_net", 7 0, RS_0x7fe947652b28;  2 drivers, strength-aware
v0x558f5af2ef80_0 .net "WCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5af2f020_0 .net "WCLKE", 0 0, v0x558f5af304a0_0;  alias, 1 drivers
v0x558f5af2f0c0_0 .net "WCLKE_i", 0 0, L_0x558f5a9c2950;  1 drivers
v0x558f5af2f160_0 .net8 "WCLKE_net", 0 0, RS_0x7fe947652b88;  2 drivers, strength-aware
v0x558f5af2f200_0 .net "WCLK_i", 0 0, L_0x558f5a9c38e0;  1 drivers
v0x558f5af2f2a0_0 .net "WDATA", 15 0, v0x558f5af30400_1;  alias, 1 drivers
v0x558f5af2f340_0 .net "WE", 0 0, v0x558f5af304a0_0;  alias, 1 drivers
v0x558f5af2f3e0_0 .net "WE_i", 0 0, L_0x558f5a9c2de0;  1 drivers
v0x558f5af2f480_0 .net8 "WE_net", 0 0, RS_0x7fe947652c48;  2 drivers, strength-aware
v0x558f5af2f520_0 .var/i "i", 31 0;
v0x558f5af2f5c0 .array "mem", 0 5119, 0 0;
E_0x558f5ab3a140 .event posedge, v0x558f5af2e8a0_0;
E_0x558f5aa9e4b0 .event posedge, v0x558f5af2f200_0;
S_0x558f5af2dc20 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x558f5af2bb50;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x558f5af2dc20
v0x558f5af2de50_0 .var/i "w1", 31 0;
v0x558f5af2def0_0 .var/i "w2", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x558f5af2de50_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5af2de50_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5af2de50_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5af2de50_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5af2de50_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5af2def0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5af2def0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5af2def0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5af2def0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5af2def0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x558f5af2de50_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5af2de50_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5af2de50_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5af2def0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558f5af2def0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558f5af2def0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x558f5af2df90 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x558f5af2bb50;
 .timescale 0 0;
S_0x558f5af2e120 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x558f5af2bb50;
 .timescale 0 0;
v0x558f5af2e2b0_0 .var "addr", 7 0;
v0x558f5af2e350_0 .var "rdata", 15 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5af2f520_0, 0, 32;
T_65.179 ;
    %load/vec4 v0x558f5af2f520_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_65.180, 5;
    %load/vec4 v0x558f5af2e2b0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x558f5af2f520_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x558f5af2f5c0, 4;
    %ix/getv/s 4, v0x558f5af2f520_0;
    %store/vec4 v0x558f5af2e350_0, 4, 1;
    %load/vec4 v0x558f5af2f520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5af2f520_0, 0, 32;
    %jmp T_65.179;
T_65.180 ;
    %end;
S_0x558f5af2e3f0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x558f5af2bb50;
 .timescale 0 0;
v0x558f5af2e580_0 .var "addr", 7 0;
v0x558f5af2e620_0 .var "wdata", 15 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5af2f520_0, 0, 32;
T_66.181 ;
    %load/vec4 v0x558f5af2f520_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_66.182, 5;
    %load/vec4 v0x558f5af2e620_0;
    %load/vec4 v0x558f5af2f520_0;
    %part/s 1;
    %load/vec4 v0x558f5af2e580_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x558f5af2f520_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x558f5af2f5c0, 4, 0;
    %load/vec4 v0x558f5af2f520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5af2f520_0, 0, 32;
    %jmp T_66.181;
T_66.182 ;
    %end;
S_0x558f5af30a00 .scope module, "UfibBurstCnt" "UfibBurstCnt" 16 123, 17 7 0, S_0x558f5af20160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "oBurstRun";
    .port_info 1 /INPUT 1 "iRST";
    .port_info 2 /INPUT 1 "iCKE";
    .port_info 3 /INPUT 1 "iCLK";
P_0x558f5af30b90 .param/l "pBurstCntBitWidth" 0 17 9, +C4<00000000000000000000000000001000>;
P_0x558f5af30bd0 .param/l "pBurstCntNum" 0 17 8, +C4<00000000000000000000000100000000>;
L_0x558f5a9d9c50 .functor BUFZ 1, v0x558f5af31770_0, C4<0>, C4<0>, C4<0>;
v0x558f5af31160_0 .net "iCKE", 0 0, v0x558f5af32460_0;  1 drivers
v0x558f5af31200_0 .net "iCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5af312a0_0 .net "iRST", 0 0, v0x558f5af3a700_0;  alias, 1 drivers
v0x558f5af31450_0 .net "oBurstRun", 0 0, L_0x558f5a9d9c50;  alias, 1 drivers
v0x558f5af314f0_0 .var "qBurstCntCke", 0 0;
v0x558f5af31590_0 .var "qBurstRunCke", 0 0;
v0x558f5af31630_0 .var "qBurstWaitCntCke", 0 0;
v0x558f5af316d0_0 .var "rBurstCnt", 7 0;
v0x558f5af31770_0 .var "rBurstRun", 0 0;
v0x558f5af31810_0 .var "rBurstWaitCnt", 2 0;
E_0x558f5ab72240 .event edge, v0x558f5af31770_0, v0x558f5af31810_0, v0x558f5af316d0_0, v0x558f5af31160_0;
S_0x558f5af30cb0 .scope function.vec4.u32, "f_detect_bitwidth" "f_detect_bitwidth" 17 61, 17 61 0, S_0x558f5af30a00;
 .timescale 0 0;
v0x558f5af30e40_0 .var/i "bitcnt", 31 0;
v0x558f5af30ee0_0 .var/i "bitwidth", 31 0;
; Variable f_detect_bitwidth is vec4 return value of scope S_0x558f5af30cb0
v0x558f5af31020_0 .var/i "i", 31 0;
v0x558f5af310c0_0 .var/i "number", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.UfibBurstCnt.f_detect_bitwidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5af30e40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5af31020_0, 0, 32;
T_67.183 ;
    %load/vec4 v0x558f5af31020_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_67.184, 5;
    %load/vec4 v0x558f5af310c0_0;
    %load/vec4 v0x558f5af31020_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.185, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x558f5af30e40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x558f5af30e40_0, 0, 32;
T_67.185 ;
    %load/vec4 v0x558f5af31020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5af31020_0, 0, 32;
    %jmp T_67.183;
T_67.184 ;
    %load/vec4 v0x558f5af30e40_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_67.187, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5af31020_0, 0, 32;
T_67.189 ;
    %load/vec4 v0x558f5af31020_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_67.190, 5;
    %load/vec4 v0x558f5af310c0_0;
    %load/vec4 v0x558f5af31020_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.191, 8;
    %load/vec4 v0x558f5af31020_0;
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_67.191 ;
    %load/vec4 v0x558f5af31020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5af31020_0, 0, 32;
    %jmp T_67.189;
T_67.190 ;
    %retload/vec4 0; Load f_detect_bitwidth (draw_signal_vec4)
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_67.193, 4;
    %retload/vec4 0; Load f_detect_bitwidth (draw_signal_vec4)
    %subi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_67.193 ;
    %jmp T_67.188;
T_67.187 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5af30ee0_0, 0, 32;
    %load/vec4 v0x558f5af310c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_67.195, 4;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
    %jmp T_67.196;
T_67.195 ;
T_67.197 ;
    %load/vec4 v0x558f5af310c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz T_67.198, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x558f5af30ee0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x558f5af30ee0_0, 0, 32;
    %load/vec4 v0x558f5af310c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x558f5af310c0_0, 0, 32;
    %jmp T_67.197;
T_67.198 ;
    %load/vec4 v0x558f5af30ee0_0;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_67.196 ;
T_67.188 ;
    %end;
S_0x558f5af34ac0 .scope module, "UFIB" "UFIB" 2 193, 18 21 0, S_0x558f5ad7dd00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iSUfiRd";
    .port_info 1 /INPUT 32 "iSUfiAdrs";
    .port_info 2 /OUTPUT 16 "oMUfiRd";
    .port_info 3 /OUTPUT 32 "oMUfiAdrs";
    .port_info 4 /OUTPUT 16 "oSUfiWd";
    .port_info 5 /OUTPUT 32 "oSUfiAdrs";
    .port_info 6 /INPUT 1 "iSUfiRdy";
    .port_info 7 /INPUT 32 "iMUfiWd";
    .port_info 8 /INPUT 64 "iMUfiAdrs";
    .port_info 9 /OUTPUT 2 "oMUfiRdy";
    .port_info 10 /INPUT 1 "iRST";
    .port_info 11 /INPUT 1 "iCLK";
P_0x558f5a777a00 .param/l "lpBlockConnectNum" 1 18 102, C4<1>;
P_0x558f5a777a40 .param/l "pBlockAdrsWidth" 0 18 24, +C4<00000000000000000000000000000001>;
P_0x558f5a777a80 .param/l "pBlockConnectNum" 0 18 23, +C4<00000000000000000000000000000010>;
P_0x558f5a777ac0 .param/l "pMUfiAdrsWidth" 0 18 29, +C4<0000000000000000000000000000000000000000000000000000000001000000>;
P_0x558f5a777b00 .param/l "pMUfiDqWidth" 0 18 28, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
P_0x558f5a777b40 .param/l "pUfiAdrsBusWidth" 0 18 26, +C4<00000000000000000000000000100000>;
P_0x558f5a777b80 .param/l "pUfiDqBusWidth" 0 18 25, +C4<00000000000000000000000000010000>;
L_0x558f5aa4b8a0 .functor BUFZ 16, L_0x558f5a94d340, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x558f5a9b4090 .functor BUFZ 32, L_0x558f5af4e0a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x558f5aa1f970 .functor BUFZ 16, v0x558f5af363c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x558f5af35750_0 .net "iCLK", 0 0, v0x558f5af39e50_0;  alias, 1 drivers
v0x558f5af357f0_0 .net "iMUfiAdrs", 63 0, v0x558f5af37bd0_0;  1 drivers
v0x558f5af35890_0 .net "iMUfiWd", 31 0, v0x558f5af37c70_0;  1 drivers
v0x558f5af35930_0 .net "iRST", 0 0, v0x558f5af3a700_0;  alias, 1 drivers
v0x558f5af359d0_0 .net "iSUfiAdrs", 31 0, L_0x558f5af4e0a0;  alias, 1 drivers
v0x558f5af35a70_0 .net "iSUfiRd", 15 0, L_0x558f5a94d340;  alias, 1 drivers
v0x558f5af35b10_0 .net "iSUfiRdy", 0 0, L_0x558f5af4e460;  alias, 1 drivers
v0x558f5af35bb0_0 .net "oMUfiAdrs", 31 0, L_0x558f5a9b4090;  alias, 1 drivers
v0x558f5af35c50_0 .net "oMUfiRd", 15 0, L_0x558f5aa4b8a0;  alias, 1 drivers
v0x558f5af35cf0_0 .net "oMUfiRdy", 1 0, v0x558f5af36140_0;  alias, 1 drivers
v0x558f5af35d90_0 .net "oSUfiAdrs", 31 0, v0x558f5af36320_0;  alias, 1 drivers
v0x558f5af35ec0_0 .net "oSUfiWd", 15 0, L_0x558f5aa1f970;  alias, 1 drivers
v0x558f5af35f60_0 .var "qBlockSelectCke", 0 0;
v0x558f5af36000_0 .var "qBlockSelectRst", 0 0;
v0x558f5af360a0_0 .var "qLatencyRst", 0 0;
v0x558f5af36140_0 .var "qMUfiRdy", 1 0;
v0x558f5af361e0_0 .var "rBlockSelect", 0 0;
v0x558f5af36280_0 .var "rLatencyCnt", 2 0;
v0x558f5af36320_0 .var "rMUfiAdrs", 31 0;
v0x558f5af363c0_0 .var "rMUfiWd", 15 0;
v0x558f5af36460 .array "wBlockId", 0 1;
v0x558f5af36460_0 .net v0x558f5af36460 0, 0 0, L_0x558f5af3b390; 1 drivers
v0x558f5af36460_1 .net v0x558f5af36460 1, 0 0, L_0x558f5af3b6b0; 1 drivers
v0x558f5af36500_0 .net "wEnableBit", 1 0, L_0x558f5af3b750;  1 drivers
v0x558f5af365a0 .array "wMUfiAdrs", 0 1;
v0x558f5af365a0_0 .net v0x558f5af365a0 0, 31 0, L_0x558f5af3b250; 1 drivers
v0x558f5af365a0_1 .net v0x558f5af365a0 1, 31 0, L_0x558f5af3b570; 1 drivers
v0x558f5af36640 .array "wMUfiWd", 0 1;
v0x558f5af36640_0 .net v0x558f5af36640 0, 15 0, L_0x558f5af3b1b0; 1 drivers
v0x558f5af36640_1 .net v0x558f5af36640 1, 15 0, L_0x558f5af3b4d0; 1 drivers
E_0x558f5aa6ddd0 .event edge, v0x558f5a7e9d10_0, v0x558f5af361e0_0, v0x558f5af36500_0, v0x558f5af36280_0;
L_0x558f5af3b1b0 .part v0x558f5af37c70_0, 0, 16;
L_0x558f5af3b250 .part v0x558f5af37bd0_0, 0, 32;
L_0x558f5af3b4d0 .part v0x558f5af37c70_0, 16, 16;
L_0x558f5af3b570 .part v0x558f5af37bd0_0, 32, 32;
L_0x558f5af3b750 .concat8 [ 1 1 0 0], L_0x558f5af3b430, L_0x558f5af3b7f0;
S_0x558f5af34e90 .scope generate, "genblk1[0]" "genblk1[0]" 18 88, 18 88 0, S_0x558f5af34ac0;
 .timescale 0 0;
P_0x558f5aa6db10 .param/l "x" 0 18 88, +C4<00>;
v0x558f5af35020_0 .net *"_ivl_12", 0 0, L_0x558f5af3b430;  1 drivers
v0x558f5af350c0_0 .net *"_ivl_7", 3 0, L_0x558f5af3b2f0;  1 drivers
L_0x558f5af3b2f0 .part L_0x558f5af3b250, 25, 4;
L_0x558f5af3b390 .part L_0x558f5af3b2f0, 0, 1;
L_0x558f5af3b430 .part L_0x558f5af3b250, 31, 1;
S_0x558f5af35160 .scope generate, "genblk1[1]" "genblk1[1]" 18 88, 18 88 0, S_0x558f5af34ac0;
 .timescale 0 0;
P_0x558f5aa6ba90 .param/l "x" 0 18 88, +C4<01>;
v0x558f5af352f0_0 .net *"_ivl_12", 0 0, L_0x558f5af3b7f0;  1 drivers
v0x558f5af35390_0 .net *"_ivl_7", 3 0, L_0x558f5af3b610;  1 drivers
L_0x558f5af3b610 .part L_0x558f5af3b570, 25, 4;
L_0x558f5af3b6b0 .part L_0x558f5af3b610, 0, 1;
L_0x558f5af3b7f0 .part L_0x558f5af3b570, 31, 1;
S_0x558f5af35430 .scope generate, "genblk2[0]" "genblk2[0]" 18 112, 18 112 0, S_0x558f5af34ac0;
 .timescale 0 0;
P_0x558f5aa81920 .param/l "x" 0 18 112, +C4<00>;
E_0x558f5aa7f900 .event edge, v0x558f5af1ab90_0, v0x558f5af361e0_0;
S_0x558f5af355c0 .scope generate, "genblk2[1]" "genblk2[1]" 18 112, 18 112 0, S_0x558f5af34ac0;
 .timescale 0 0;
P_0x558f5aa82fa0 .param/l "x" 0 18 112, +C4<01>;
S_0x558f5af366e0 .scope function.vec4.u32, "f_detect_bitwidth" "f_detect_bitwidth" 2 410, 2 410 0, S_0x558f5ad7dd00;
 .timescale -9 -12;
v0x558f5af36870_0 .var/i "bitcnt", 31 0;
v0x558f5af36910_0 .var/i "bitwidth", 31 0;
; Variable f_detect_bitwidth is vec4 return value of scope S_0x558f5af366e0
v0x558f5af36a50_0 .var/i "i", 31 0;
v0x558f5af36af0_0 .var/i "number", 31 0;
TD_UFIB_tb.f_detect_bitwidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5af36870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5af36a50_0, 0, 32;
T_68.199 ;
    %load/vec4 v0x558f5af36a50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_68.200, 5;
    %load/vec4 v0x558f5af36af0_0;
    %load/vec4 v0x558f5af36a50_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.201, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x558f5af36870_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x558f5af36870_0, 0, 32;
T_68.201 ;
    %load/vec4 v0x558f5af36a50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5af36a50_0, 0, 32;
    %jmp T_68.199;
T_68.200 ;
    %load/vec4 v0x558f5af36870_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_68.203, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5af36a50_0, 0, 32;
T_68.205 ;
    %load/vec4 v0x558f5af36a50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_68.206, 5;
    %load/vec4 v0x558f5af36af0_0;
    %load/vec4 v0x558f5af36a50_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.207, 8;
    %load/vec4 v0x558f5af36a50_0;
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_68.207 ;
    %load/vec4 v0x558f5af36a50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5af36a50_0, 0, 32;
    %jmp T_68.205;
T_68.206 ;
    %retload/vec4 0; Load f_detect_bitwidth (draw_signal_vec4)
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_68.209, 4;
    %retload/vec4 0; Load f_detect_bitwidth (draw_signal_vec4)
    %subi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_68.209 ;
    %jmp T_68.204;
T_68.203 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5af36910_0, 0, 32;
    %load/vec4 v0x558f5af36af0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_68.211, 4;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
    %jmp T_68.212;
T_68.211 ;
T_68.213 ;
    %load/vec4 v0x558f5af36af0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz T_68.214, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x558f5af36910_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x558f5af36910_0, 0, 32;
    %load/vec4 v0x558f5af36af0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x558f5af36af0_0, 0, 32;
    %jmp T_68.213;
T_68.214 ;
    %load/vec4 v0x558f5af36910_0;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_68.212 ;
T_68.204 ;
    %end;
S_0x558f5af36b90 .scope generate, "genblk1[0]" "genblk1[0]" 2 207, 2 207 0, S_0x558f5ad7dd00;
 .timescale -9 -12;
P_0x558f5aa89650 .param/l "x" 0 2 207, +C4<00>;
E_0x558f5aa843d0 .event edge, v0x558f5ae16f60_0, v0x558f5af322b0_0, v0x558f5ae3f250_0, v0x558f5af32210_0;
S_0x558f5af36d20 .scope generate, "genblk1[1]" "genblk1[1]" 2 207, 2 207 0, S_0x558f5ad7dd00;
 .timescale -9 -12;
P_0x558f5aa89160 .param/l "x" 0 2 207, +C4<01>;
S_0x558f5af36eb0 .scope task, "mcb_flash_run" "mcb_flash_run" 2 120, 2 120 0, S_0x558f5ad7dd00;
 .timescale -9 -12;
v0x558f5af37040_0 .var/i "i", 31 0;
v0x558f5af370e0_0 .var "rw", 0 0;
TD_UFIB_tb.mcb_flash_run ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5af37040_0, 0, 32;
T_69.215 ;
    %load/vec4 v0x558f5af37040_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.216, 5;
    %load/vec4 v0x558f5af370e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_69.217, 4;
    %load/vec4 v0x558f5af37040_0;
    %store/vec4 v0x558f5af37540_0, 0, 32;
    %pushi/vec4 1074069504, 0, 32;
    %store/vec4 v0x558f5af374a0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x558f5af37310;
    %join;
    %load/vec4 v0x558f5af37040_0;
    %store/vec4 v0x558f5af37540_0, 0, 32;
    %pushi/vec4 1074069508, 0, 32;
    %store/vec4 v0x558f5af374a0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x558f5af37310;
    %join;
    %jmp T_69.218;
T_69.217 ;
    %pushi/vec4 1073741824, 0, 32;
    %load/vec4 v0x558f5af37040_0;
    %add;
    %store/vec4 v0x558f5af37540_0, 0, 32;
    %pushi/vec4 1074069508, 0, 32;
    %store/vec4 v0x558f5af374a0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x558f5af37310;
    %join;
T_69.218 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x558f5af37540_0, 0, 32;
    %pushi/vec4 1074069512, 0, 32;
    %store/vec4 v0x558f5af374a0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x558f5af37310;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5af37540_0, 0, 32;
    %pushi/vec4 1074069512, 0, 32;
    %store/vec4 v0x558f5af374a0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x558f5af37310;
    %join;
    %load/vec4 v0x558f5af37040_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5af37040_0, 0, 32;
    %jmp T_69.215;
T_69.216 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x558f5af37540_0, 0, 32;
    %pushi/vec4 1074069516, 0, 32;
    %store/vec4 v0x558f5af374a0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x558f5af37310;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5af37540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5af374a0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x558f5af37310;
    %join;
    %vpi_call 2 143 "$display", "mcb_flash_run %d", v0x558f5af370e0_0 {0 0 0};
    %end;
S_0x558f5af37180 .scope task, "reset_init" "reset_init" 2 44, 2 44 0, S_0x558f5ad7dd00;
 .timescale -9 -12;
TD_UFIB_tb.reset_init ;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f5af3a700_0, 0, 1;
    %load/vec4 v0x558f5af3a700_0;
    %inv;
    %store/vec4 v0x558f5af3b110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f5af39780_0, 0, 1;
    %load/vec4 v0x558f5af39780_0;
    %inv;
    %store/vec4 v0x558f5af3b070_0, 0, 1;
    %delay 40000, 0;
    %end;
S_0x558f5af37310 .scope task, "usi_csr_setting" "usi_csr_setting" 2 94, 2 94 0, S_0x558f5ad7dd00;
 .timescale -9 -12;
v0x558f5af374a0_0 .var "adrs", 31 0;
v0x558f5af37540_0 .var "wd", 31 0;
TD_UFIB_tb.usi_csr_setting ;
    %load/vec4 v0x558f5af37540_0;
    %store/vec4 v0x558f5af39030_0, 0, 32;
    %load/vec4 v0x558f5af374a0_0;
    %store/vec4 v0x558f5af38f90_0, 0, 32;
    %delay 4000, 0;
    %end;
S_0x558f5af375e0 .scope task, "wait_flag" "wait_flag" 2 106, 2 106 0, S_0x558f5ad7dd00;
 .timescale -9 -12;
v0x558f5af37770_0 .var "adrs", 31 0;
v0x558f5af37810_0 .var "flag", 31 0;
TD_UFIB_tb.wait_flag ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5af37540_0, 0, 32;
    %load/vec4 v0x558f5af37770_0;
    %store/vec4 v0x558f5af374a0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x558f5af37310;
    %join;
T_72.219 ;
    %load/vec4 v0x558f5af3ae90_0;
    %load/vec4 v0x558f5af37810_0;
    %cmp/e;
    %jmp/0xz T_72.220, 4;
    %delay 4000, 0;
    %jmp T_72.219;
T_72.220 ;
    %end;
    .scope S_0x558f5af36b90;
T_73 ;
    %wait E_0x558f5aa843d0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x558f5af39b30, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af37c70_0, 4, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x558f5af39a90, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af37bd0_0, 4, 5;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x558f5af36d20;
T_74 ;
    %wait E_0x558f5aa843d0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x558f5af39b30, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af37c70_0, 4, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x558f5af39a90, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af37bd0_0, 4, 5;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x558f5af35430;
T_75 ;
    %wait E_0x558f5aa7f900;
    %load/vec4 v0x558f5af35b10_0;
    %load/vec4 v0x558f5af361e0_0;
    %pad/u 3;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af36140_0, 4, 5;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x558f5af355c0;
T_76 ;
    %wait E_0x558f5aa7f900;
    %load/vec4 v0x558f5af35b10_0;
    %load/vec4 v0x558f5af361e0_0;
    %pad/u 3;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af36140_0, 4, 5;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x558f5af34ac0;
T_77 ;
    %wait E_0x558f5a887520;
    %load/vec4 v0x558f5af361e0_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x558f5af36640, 4;
    %assign/vec4 v0x558f5af363c0_0, 0;
    %load/vec4 v0x558f5af35930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558f5af36320_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x558f5af361e0_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x558f5af365a0, 4;
    %assign/vec4 v0x558f5af36320_0, 0;
T_77.1 ;
    %load/vec4 v0x558f5af36000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5af361e0_0, 0;
    %jmp T_77.3;
T_77.2 ;
    %load/vec4 v0x558f5af35f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.4, 8;
    %load/vec4 v0x558f5af361e0_0;
    %addi 1, 0, 1;
    %assign/vec4 v0x558f5af361e0_0, 0;
    %jmp T_77.5;
T_77.4 ;
    %load/vec4 v0x558f5af361e0_0;
    %assign/vec4 v0x558f5af361e0_0, 0;
T_77.5 ;
T_77.3 ;
    %load/vec4 v0x558f5af360a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.6, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x558f5af36280_0, 0;
    %jmp T_77.7;
T_77.6 ;
    %load/vec4 v0x558f5af36280_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x558f5af36280_0, 0;
T_77.7 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x558f5af34ac0;
T_78 ;
    %wait E_0x558f5aa6ddd0;
    %load/vec4 v0x558f5af35930_0;
    %load/vec4 v0x558f5af361e0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %or/r;
    %assign/vec4 v0x558f5af36000_0, 0;
    %load/vec4 v0x558f5af36500_0;
    %load/vec4 v0x558f5af361e0_0;
    %part/u 1;
    %inv;
    %load/vec4 v0x558f5af36280_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x558f5af35f60_0, 0;
    %load/vec4 v0x558f5af36500_0;
    %load/vec4 v0x558f5af361e0_0;
    %part/u 1;
    %load/vec4 v0x558f5af35930_0;
    %concat/vec4; draw_concat_vec4
    %or/r;
    %assign/vec4 v0x558f5af360a0_0, 0;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x558f5ae041b0;
T_79 ;
    %wait E_0x558f5a887520;
    %load/vec4 v0x558f5a7e9d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558f5aa3f3c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558f5aab97e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5aacdfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5aab0600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5aa421f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5aac57f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558f5aa388b0_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x558f5aac2da0_0;
    %flag_set/vec4 8;
    %jmp/0 T_79.2, 8;
    %load/vec4 v0x558f5a829ab0_0;
    %parti/s 16, 0, 2;
    %jmp/1 T_79.3, 8;
T_79.2 ; End of true expr.
    %load/vec4 v0x558f5aa3f3c0_0;
    %jmp/0 T_79.3, 8;
 ; End of false expr.
    %blend;
T_79.3;
    %assign/vec4 v0x558f5aa3f3c0_0, 0;
    %load/vec4 v0x558f5aa99c10_0;
    %flag_set/vec4 8;
    %jmp/0 T_79.4, 8;
    %load/vec4 v0x558f5a829ab0_0;
    %jmp/1 T_79.5, 8;
T_79.4 ; End of true expr.
    %load/vec4 v0x558f5aab97e0_0;
    %jmp/0 T_79.5, 8;
 ; End of false expr.
    %blend;
T_79.5;
    %assign/vec4 v0x558f5aab97e0_0, 0;
    %load/vec4 v0x558f5aaa7650_0;
    %flag_set/vec4 8;
    %jmp/0 T_79.6, 8;
    %load/vec4 v0x558f5a829ab0_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_79.7, 8;
T_79.6 ; End of true expr.
    %load/vec4 v0x558f5aacdfe0_0;
    %jmp/0 T_79.7, 8;
 ; End of false expr.
    %blend;
T_79.7;
    %assign/vec4 v0x558f5aacdfe0_0, 0;
    %load/vec4 v0x558f5a8b7140_0;
    %flag_set/vec4 8;
    %jmp/0 T_79.8, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_79.9, 8;
T_79.8 ; End of true expr.
    %load/vec4 v0x558f5aa9daa0_0;
    %flag_set/vec4 9;
    %jmp/0 T_79.10, 9;
    %load/vec4 v0x558f5a829ab0_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_79.11, 9;
T_79.10 ; End of true expr.
    %load/vec4 v0x558f5aab0600_0;
    %jmp/0 T_79.11, 9;
 ; End of false expr.
    %blend;
T_79.11;
    %jmp/0 T_79.9, 8;
 ; End of false expr.
    %blend;
T_79.9;
    %assign/vec4 v0x558f5aab0600_0, 0;
    %load/vec4 v0x558f5a7fd9e0_0;
    %assign/vec4 v0x558f5aa421f0_0, 0;
    %load/vec4 v0x558f5a8ba480_0;
    %assign/vec4 v0x558f5aac57f0_0, 0;
    %load/vec4 v0x558f5a7f6a40_0;
    %assign/vec4 v0x558f5aa388b0_0, 0;
    %load/vec4 v0x558f5a7f6440_0;
    %flag_set/vec4 8;
    %jmp/0 T_79.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_79.13, 8;
T_79.12 ; End of true expr.
    %load/vec4 v0x558f5aaa4f50_0;
    %flag_set/vec4 9;
    %jmp/0 T_79.14, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_79.15, 9;
T_79.14 ; End of true expr.
    %load/vec4 v0x558f5aa3ca60_0;
    %jmp/0 T_79.15, 9;
 ; End of false expr.
    %blend;
T_79.15;
    %jmp/0 T_79.13, 8;
 ; End of false expr.
    %blend;
T_79.13;
    %assign/vec4 v0x558f5aa3ca60_0, 0;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x558f5ae041b0;
T_80 ;
    %wait E_0x558f5a887560;
    %load/vec4 v0x558f5a82a0c0_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x558f5a82a0c0_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 196608, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x558f5aac2da0_0, 0;
    %load/vec4 v0x558f5a82a0c0_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x558f5a82a0c0_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 196612, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x558f5aa99c10_0, 0;
    %load/vec4 v0x558f5a82a0c0_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x558f5a82a0c0_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 196616, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x558f5aaa7650_0, 0;
    %load/vec4 v0x558f5a82a0c0_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x558f5a82a0c0_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 196620, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x558f5aa9daa0_0, 0;
    %load/vec4 v0x558f5a82a0c0_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x558f5a82a0c0_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 196680, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x558f5aaa4f50_0, 0;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x558f5ae041b0;
T_81 ;
    %wait E_0x558f5a887520;
    %load/vec4 v0x558f5a82a0c0_0;
    %parti/s 8, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_81.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_81.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_81.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_81.3, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_81.4, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 8;
    %cmp/u;
    %jmp/1 T_81.5, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 8;
    %cmp/u;
    %jmp/1 T_81.6, 6;
    %load/vec4 v0x558f5a829ab0_0;
    %assign/vec4 v0x558f5aa44d50_0, 0;
    %jmp T_81.8;
T_81.0 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x558f5aa3f3c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x558f5aa44d50_0, 0;
    %jmp T_81.8;
T_81.1 ;
    %load/vec4 v0x558f5aab97e0_0;
    %assign/vec4 v0x558f5aa44d50_0, 0;
    %jmp T_81.8;
T_81.2 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x558f5aacdfe0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x558f5aa44d50_0, 0;
    %jmp T_81.8;
T_81.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x558f5aab0600_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x558f5aa44d50_0, 0;
    %jmp T_81.8;
T_81.4 ;
    %pushi/vec4 0, 0, 24;
    %concati/vec4 0, 0, 3;
    %load/vec4 v0x558f5aac57f0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 3;
    %load/vec4 v0x558f5aa421f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x558f5aa44d50_0, 0;
    %jmp T_81.8;
T_81.5 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x558f5aa388b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x558f5aa44d50_0, 0;
    %jmp T_81.8;
T_81.6 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x558f5aa3ca60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x558f5aa44d50_0, 0;
    %jmp T_81.8;
T_81.8 ;
    %pop/vec4 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x558f5ad6a660;
T_82 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558f5aef8730_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558f5a922930_0, 0, 8;
    %end;
    .thread T_82;
    .scope S_0x558f5ad6a660;
T_83 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x558f5ae62780_0, 0, 32;
    %store/vec4 v0x558f5ae61be0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x558f5ae40500;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x558f5af11770, P_0x558f5af11930 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_83.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5a8d2540_0, 0, 32;
T_83.2 ;
    %load/vec4 v0x558f5a8d2540_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_83.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8d2540_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x558f5a8d2540_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7caa10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8d2540_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x558f5a8d2540_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7caa10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8d2540_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x558f5a8d2540_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7caa10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8d2540_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x558f5a8d2540_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7caa10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8d2540_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x558f5a8d2540_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7caa10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8d2540_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x558f5a8d2540_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7caa10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8d2540_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x558f5a8d2540_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7caa10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8d2540_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x558f5a8d2540_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7caa10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8d2540_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x558f5a8d2540_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7caa10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8d2540_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x558f5a8d2540_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7caa10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8d2540_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x558f5a8d2540_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7caa10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8d2540_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x558f5a8d2540_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7caa10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8d2540_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x558f5a8d2540_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7caa10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8d2540_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x558f5a8d2540_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7caa10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8d2540_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x558f5a8d2540_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7caa10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8d2540_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x558f5a8d2540_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7caa10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8d2540_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x558f5a8d2540_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7caa10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8d2540_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x558f5a8d2540_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7caa10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8d2540_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x558f5a8d2540_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7caa10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8d2540_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x558f5a8d2540_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7caa10, 4, 0;
    %load/vec4 v0x558f5a8d2540_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5a8d2540_0, 0, 32;
    %jmp T_83.2;
T_83.3 ;
    %end;
    .thread T_83;
    .scope S_0x558f5ad6a660;
T_84 ;
    %wait E_0x558f5ad67fb0;
    %load/vec4 v0x558f5a901880_0;
    %load/vec4 v0x558f5a8d27a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %delay 0, 0;
    %load/vec4 v0x558f5a937d90_0;
    %store/vec4 v0x558f5adf6200_0, 0, 9;
    %load/vec4 v0x558f5a8ed2b0_0;
    %store/vec4 v0x558f5adfeb20_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x558f5ae317b0;
    %join;
    %delay 0, 0;
T_84.0 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x558f5ad6a660;
T_85 ;
    %wait E_0x558f5ad68920;
    %load/vec4 v0x558f5a932760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %load/vec4 v0x558f5ad67310_0;
    %store/vec4 v0x558f5adf2510_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558f5ae313c0;
    %join;
    %load/vec4 v0x558f5adf1f60_0;
    %store/vec4 v0x558f5adfb900_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x558f5ad67310_0;
    %store/vec4 v0x558f5adf2510_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558f5ae313c0;
    %join;
    %load/vec4 v0x558f5adf1f60_0;
    %store/vec4 v0x558f5adfd490_0, 0, 8;
    %load/vec4 v0x558f5adfb900_0;
    %store/vec4 v0x558f5aef8730_0, 0, 8;
T_85.0 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x558f5ad69be0;
T_86 ;
    %wait E_0x558f5ad65f40;
    %load/vec4 v0x558f5aef2650_0;
    %parti/s 8, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558f5a7cad20, 0, 4;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_0x558f5ae323b0;
T_87 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558f5a776e50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558f5a8517c0_0, 0, 8;
    %end;
    .thread T_87;
    .scope S_0x558f5ae323b0;
T_88 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x558f5a7bd3a0_0, 0, 32;
    %store/vec4 v0x558f5a7ac340_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x558f5ae327a0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x558f5af11f80, P_0x558f5af12140 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_88.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5a806fc0_0, 0, 32;
T_88.2 ;
    %load/vec4 v0x558f5a806fc0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_88.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a806fc0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x558f5a806fc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7ea1a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a806fc0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x558f5a806fc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7ea1a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a806fc0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x558f5a806fc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7ea1a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a806fc0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x558f5a806fc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7ea1a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a806fc0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x558f5a806fc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7ea1a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a806fc0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x558f5a806fc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7ea1a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a806fc0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x558f5a806fc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7ea1a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a806fc0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x558f5a806fc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7ea1a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a806fc0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x558f5a806fc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7ea1a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a806fc0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x558f5a806fc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7ea1a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a806fc0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x558f5a806fc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7ea1a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a806fc0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x558f5a806fc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7ea1a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a806fc0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x558f5a806fc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7ea1a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a806fc0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x558f5a806fc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7ea1a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a806fc0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x558f5a806fc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7ea1a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a806fc0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x558f5a806fc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7ea1a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a806fc0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x558f5a806fc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7ea1a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a806fc0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x558f5a806fc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7ea1a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a806fc0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x558f5a806fc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7ea1a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a806fc0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x558f5a806fc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a7ea1a0, 4, 0;
    %load/vec4 v0x558f5a806fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5a806fc0_0, 0, 32;
    %jmp T_88.2;
T_88.3 ;
    %end;
    .thread T_88;
    .scope S_0x558f5ae323b0;
T_89 ;
    %wait E_0x558f5ac15310;
    %load/vec4 v0x558f5a7f65e0_0;
    %load/vec4 v0x558f5a806b10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %delay 0, 0;
    %load/vec4 v0x558f5a851c30_0;
    %store/vec4 v0x558f5a7b85f0_0, 0, 9;
    %load/vec4 v0x558f5a7e9a00_0;
    %store/vec4 v0x558f5a7b8000_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x558f5ae1d950;
    %join;
    %delay 0, 0;
T_89.0 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x558f5ae323b0;
T_90 ;
    %wait E_0x558f5af0ebb0;
    %load/vec4 v0x558f5a806e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %load/vec4 v0x558f5a851490_0;
    %store/vec4 v0x558f5a7b8460_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558f5ae1d560;
    %join;
    %load/vec4 v0x558f5a7b82e0_0;
    %store/vec4 v0x558f5a8c9110_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x558f5a851490_0;
    %store/vec4 v0x558f5a7b8460_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558f5ae1d560;
    %join;
    %load/vec4 v0x558f5a7b82e0_0;
    %store/vec4 v0x558f5a766400_0, 0, 8;
    %load/vec4 v0x558f5a8c9110_0;
    %store/vec4 v0x558f5a776e50_0, 0, 8;
T_90.0 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x558f5ae31ba0;
T_91 ;
    %wait E_0x558f5ad65f40;
    %load/vec4 v0x558f5aef2650_0;
    %parti/s 8, 8, 5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558f5a7cad20, 0, 4;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_0x558f5ae2c170;
T_92 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558f5ab51d30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558f5a8b3c90_0, 0, 8;
    %end;
    .thread T_92;
    .scope S_0x558f5ae2c170;
T_93 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x558f5a812060_0, 0, 32;
    %store/vec4 v0x558f5a7d51c0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x558f5ae305c0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x558f5af12790, P_0x558f5af12950 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_93.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5ab5a880_0, 0, 32;
T_93.2 ;
    %load/vec4 v0x558f5ab5a880_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_93.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5ab5a880_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x558f5ab5a880_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5ab9f8d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5ab5a880_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x558f5ab5a880_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5ab9f8d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5ab5a880_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x558f5ab5a880_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5ab9f8d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5ab5a880_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x558f5ab5a880_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5ab9f8d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5ab5a880_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x558f5ab5a880_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5ab9f8d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5ab5a880_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x558f5ab5a880_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5ab9f8d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5ab5a880_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x558f5ab5a880_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5ab9f8d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5ab5a880_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x558f5ab5a880_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5ab9f8d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5ab5a880_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x558f5ab5a880_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5ab9f8d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5ab5a880_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x558f5ab5a880_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5ab9f8d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5ab5a880_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x558f5ab5a880_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5ab9f8d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5ab5a880_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x558f5ab5a880_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5ab9f8d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5ab5a880_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x558f5ab5a880_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5ab9f8d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5ab5a880_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x558f5ab5a880_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5ab9f8d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5ab5a880_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x558f5ab5a880_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5ab9f8d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5ab5a880_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x558f5ab5a880_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5ab9f8d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5ab5a880_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x558f5ab5a880_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5ab9f8d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5ab5a880_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x558f5ab5a880_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5ab9f8d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5ab5a880_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x558f5ab5a880_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5ab9f8d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5ab5a880_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x558f5ab5a880_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5ab9f8d0, 4, 0;
    %load/vec4 v0x558f5ab5a880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5ab5a880_0, 0, 32;
    %jmp T_93.2;
T_93.3 ;
    %end;
    .thread T_93;
    .scope S_0x558f5ae2c170;
T_94 ;
    %wait E_0x558f5a7a5a80;
    %load/vec4 v0x558f5ab5a1c0_0;
    %load/vec4 v0x558f5abd1840_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %delay 0, 0;
    %load/vec4 v0x558f5abd1f70_0;
    %store/vec4 v0x558f5a8121c0_0, 0, 9;
    %load/vec4 v0x558f5ab47f20_0;
    %store/vec4 v0x558f5a811790_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x558f5ae14010;
    %join;
    %delay 0, 0;
T_94.0 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x558f5ae2c170;
T_95 ;
    %wait E_0x558f5a7a5a40;
    %load/vec4 v0x558f5ab9f020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %load/vec4 v0x558f5a8b3e10_0;
    %store/vec4 v0x558f5a811a70_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558f5ae1d170;
    %join;
    %load/vec4 v0x558f5a811c00_0;
    %store/vec4 v0x558f5ab51eb0_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x558f5a8b3e10_0;
    %store/vec4 v0x558f5a811a70_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558f5ae1d170;
    %join;
    %load/vec4 v0x558f5a811c00_0;
    %store/vec4 v0x558f5ab51bb0_0, 0, 8;
    %load/vec4 v0x558f5ab51eb0_0;
    %store/vec4 v0x558f5ab51d30_0, 0, 8;
T_95.0 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x558f5ae1dd70;
T_96 ;
    %wait E_0x558f5ad65f40;
    %load/vec4 v0x558f5aef2650_0;
    %parti/s 8, 16, 6;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558f5a7cad20, 0, 4;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x558f5ae1c300;
T_97 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558f5ab342e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558f5ab33fe0_0, 0, 8;
    %end;
    .thread T_97;
    .scope S_0x558f5ae1c300;
T_98 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x558f5ab3ca10_0, 0, 32;
    %store/vec4 v0x558f5ab48ca0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x558f5ae1c680;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x558f5af12fa0, P_0x558f5af13160 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_98.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5aa65d50_0, 0, 32;
T_98.2 ;
    %load/vec4 v0x558f5aa65d50_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_98.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa65d50_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x558f5aa65d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa65510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa65d50_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x558f5aa65d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa65510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa65d50_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x558f5aa65d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa65510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa65d50_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x558f5aa65d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa65510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa65d50_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x558f5aa65d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa65510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa65d50_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x558f5aa65d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa65510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa65d50_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x558f5aa65d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa65510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa65d50_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x558f5aa65d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa65510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa65d50_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x558f5aa65d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa65510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa65d50_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x558f5aa65d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa65510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa65d50_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x558f5aa65d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa65510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa65d50_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x558f5aa65d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa65510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa65d50_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x558f5aa65d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa65510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa65d50_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x558f5aa65d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa65510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa65d50_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x558f5aa65d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa65510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa65d50_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x558f5aa65d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa65510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa65d50_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x558f5aa65d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa65510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa65d50_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x558f5aa65d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa65510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa65d50_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x558f5aa65d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa65510, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa65d50_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x558f5aa65d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa65510, 4, 0;
    %load/vec4 v0x558f5aa65d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5aa65d50_0, 0, 32;
    %jmp T_98.2;
T_98.3 ;
    %end;
    .thread T_98;
    .scope S_0x558f5ae1c300;
T_99 ;
    %wait E_0x558f5a855420;
    %load/vec4 v0x558f5aa6bf10_0;
    %load/vec4 v0x558f5aaa7930_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %delay 0, 0;
    %load/vec4 v0x558f5aa65bf0_0;
    %store/vec4 v0x558f5ab49420_0, 0, 9;
    %load/vec4 v0x558f5aa6bc10_0;
    %store/vec4 v0x558f5ab492a0_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x558f5ae13cc0;
    %join;
    %delay 0, 0;
T_99.0 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x558f5ae1c300;
T_100 ;
    %wait E_0x558f5a8553e0;
    %load/vec4 v0x558f5aac3ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %load/vec4 v0x558f5ab48e20_0;
    %store/vec4 v0x558f5ab47d20_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558f5ae1cd80;
    %join;
    %load/vec4 v0x558f5ab495a0_0;
    %store/vec4 v0x558f5ab34760_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x558f5ab48e20_0;
    %store/vec4 v0x558f5ab47d20_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558f5ae1cd80;
    %join;
    %load/vec4 v0x558f5ab495a0_0;
    %store/vec4 v0x558f5ab34460_0, 0, 8;
    %load/vec4 v0x558f5ab34760_0;
    %store/vec4 v0x558f5ab342e0_0, 0, 8;
T_100.0 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x558f5ae17710;
T_101 ;
    %wait E_0x558f5ad65f40;
    %load/vec4 v0x558f5aef2650_0;
    %parti/s 8, 24, 6;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558f5a7cad20, 0, 4;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_0x558f5ae051a0;
T_102 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558f5aa5a360_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558f5aa4dcb0_0, 0, 8;
    %end;
    .thread T_102;
    .scope S_0x558f5ae051a0;
T_103 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x558f5aa8af70_0, 0, 32;
    %store/vec4 v0x558f5aa80f50_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x558f5ae05590;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x558f5af137b0, P_0x558f5af13970 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_103.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5aa27720_0, 0, 32;
T_103.2 ;
    %load/vec4 v0x558f5aa27720_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_103.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa27720_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x558f5aa27720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa2a6e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa27720_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x558f5aa27720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa2a6e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa27720_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x558f5aa27720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa2a6e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa27720_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x558f5aa27720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa2a6e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa27720_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x558f5aa27720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa2a6e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa27720_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x558f5aa27720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa2a6e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa27720_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x558f5aa27720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa2a6e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa27720_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x558f5aa27720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa2a6e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa27720_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x558f5aa27720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa2a6e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa27720_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x558f5aa27720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa2a6e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa27720_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x558f5aa27720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa2a6e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa27720_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x558f5aa27720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa2a6e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa27720_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x558f5aa27720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa2a6e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa27720_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x558f5aa27720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa2a6e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa27720_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x558f5aa27720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa2a6e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa27720_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x558f5aa27720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa2a6e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa27720_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x558f5aa27720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa2a6e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa27720_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x558f5aa27720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa2a6e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa27720_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x558f5aa27720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa2a6e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa27720_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x558f5aa27720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa2a6e0, 4, 0;
    %load/vec4 v0x558f5aa27720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5aa27720_0, 0, 32;
    %jmp T_103.2;
T_103.3 ;
    %end;
    .thread T_103;
    .scope S_0x558f5ae051a0;
T_104 ;
    %wait E_0x558f5a80a550;
    %load/vec4 v0x558f5aa10e90_0;
    %load/vec4 v0x558f5aa1c6b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %delay 0, 0;
    %load/vec4 v0x558f5aa1c3f0_0;
    %store/vec4 v0x558f5aa4d890_0, 0, 9;
    %load/vec4 v0x558f5aa1c550_0;
    %store/vec4 v0x558f5aa4de10_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x558f5ae139b0;
    %join;
    %delay 0, 0;
T_104.0 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0x558f5ae051a0;
T_105 ;
    %wait E_0x558f5a80a510;
    %load/vec4 v0x558f5aa4d730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %load/vec4 v0x558f5aab9650_0;
    %store/vec4 v0x558f5aa4d9f0_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558f5ae135e0;
    %join;
    %load/vec4 v0x558f5aa4b9b0_0;
    %store/vec4 v0x558f5aa43360_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x558f5aab9650_0;
    %store/vec4 v0x558f5aa4d9f0_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558f5ae135e0;
    %join;
    %load/vec4 v0x558f5aa4b9b0_0;
    %store/vec4 v0x558f5aa42390_0, 0, 8;
    %load/vec4 v0x558f5aa43360_0;
    %store/vec4 v0x558f5aa5a360_0, 0, 8;
T_105.0 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x558f5ae04990;
T_106 ;
    %wait E_0x558f5ad65f40;
    %load/vec4 v0x558f5aef2650_0;
    %parti/s 8, 32, 7;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558f5a7cad20, 0, 4;
    %jmp T_106;
    .thread T_106, $push;
    .scope S_0x558f5adfee70;
T_107 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558f5a9b4540_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558f5a9b4de0_0, 0, 8;
    %end;
    .thread T_107;
    .scope S_0x558f5adfee70;
T_108 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x558f5aa0b280_0, 0, 32;
    %store/vec4 v0x558f5aa0e1a0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x558f5ae033b0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x558f5af13fc0, P_0x558f5af14180 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_108.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5a87f2e0_0, 0, 32;
T_108.2 ;
    %load/vec4 v0x558f5a87f2e0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_108.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a87f2e0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x558f5a87f2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a9494e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a87f2e0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x558f5a87f2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a9494e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a87f2e0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x558f5a87f2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a9494e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a87f2e0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x558f5a87f2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a9494e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a87f2e0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x558f5a87f2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a9494e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a87f2e0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x558f5a87f2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a9494e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a87f2e0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x558f5a87f2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a9494e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a87f2e0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x558f5a87f2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a9494e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a87f2e0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x558f5a87f2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a9494e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a87f2e0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x558f5a87f2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a9494e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a87f2e0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x558f5a87f2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a9494e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a87f2e0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x558f5a87f2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a9494e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a87f2e0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x558f5a87f2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a9494e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a87f2e0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x558f5a87f2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a9494e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a87f2e0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x558f5a87f2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a9494e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a87f2e0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x558f5a87f2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a9494e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a87f2e0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x558f5a87f2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a9494e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a87f2e0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x558f5a87f2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a9494e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a87f2e0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x558f5a87f2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a9494e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a87f2e0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x558f5a87f2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a9494e0, 4, 0;
    %load/vec4 v0x558f5a87f2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5a87f2e0_0, 0, 32;
    %jmp T_108.2;
T_108.3 ;
    %end;
    .thread T_108;
    .scope S_0x558f5adfee70;
T_109 ;
    %wait E_0x558f5aef1f20;
    %load/vec4 v0x558f5a8ae840_0;
    %load/vec4 v0x558f5a960270_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %delay 0, 0;
    %load/vec4 v0x558f5a95fcf0_0;
    %store/vec4 v0x558f5a9f7e50_0, 0, 9;
    %load/vec4 v0x558f5a95f2d0_0;
    %store/vec4 v0x558f5a9f6280_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x558f5ae03e30;
    %join;
    %delay 0, 0;
T_109.0 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x558f5adfee70;
T_110 ;
    %wait E_0x558f5ae172e0;
    %load/vec4 v0x558f5a9b5140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %load/vec4 v0x558f5a9f96c0_0;
    %store/vec4 v0x558f5a9eab30_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558f5ae03ab0;
    %join;
    %load/vec4 v0x558f5a9b4240_0;
    %store/vec4 v0x558f5a9b4c60_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x558f5a9f96c0_0;
    %store/vec4 v0x558f5a9eab30_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558f5ae03ab0;
    %join;
    %load/vec4 v0x558f5a9b4240_0;
    %store/vec4 v0x558f5a9b5500_0, 0, 8;
    %load/vec4 v0x558f5a9b4c60_0;
    %store/vec4 v0x558f5a9b4540_0, 0, 8;
T_110.0 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0x558f5ae045a0;
T_111 ;
    %wait E_0x558f5ad65f40;
    %load/vec4 v0x558f5aef2650_0;
    %parti/s 8, 40, 7;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558f5a7cad20, 0, 4;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_0x558f5ad64610;
T_112 ;
    %wait E_0x558f5ad64fa0;
    %load/vec4 v0x558f5a939910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x558f5a85dba0_0, 0;
    %jmp T_112.1;
T_112.0 ;
    %load/vec4 v0x558f5a7b8750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.2, 8;
    %load/vec4 v0x558f5a851620_0;
    %assign/vec4 v0x558f5a85dba0_0, 0;
    %jmp T_112.3;
T_112.2 ;
    %load/vec4 v0x558f5a85dba0_0;
    %assign/vec4 v0x558f5a85dba0_0, 0;
T_112.3 ;
T_112.1 ;
    %load/vec4 v0x558f5a939910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.4, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x558f5a7c4b40_0, 0;
    %jmp T_112.5;
T_112.4 ;
    %load/vec4 v0x558f5a8d7430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.6, 8;
    %load/vec4 v0x558f5a7c4b40_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x558f5a7c4b40_0, 0;
    %jmp T_112.7;
T_112.6 ;
    %load/vec4 v0x558f5a7c4b40_0;
    %assign/vec4 v0x558f5a7c4b40_0, 0;
T_112.7 ;
T_112.5 ;
    %load/vec4 v0x558f5a939910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5a8cace0_0, 0;
    %jmp T_112.9;
T_112.8 ;
    %load/vec4 v0x558f5a8d7430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f5a8cace0_0, 0;
    %jmp T_112.11;
T_112.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5a8cace0_0, 0;
T_112.11 ;
T_112.9 ;
    %jmp T_112;
    .thread T_112;
    .scope S_0x558f5ad64610;
T_113 ;
    %wait E_0x558f5a789b10;
    %load/vec4 v0x558f5a851620_0;
    %load/vec4 v0x558f5a7c4b40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x558f5a8e6130_0, 0;
    %load/vec4 v0x558f5a85dba0_0;
    %load/vec4 v0x558f5a7c4b40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x558f5a8e13f0_0, 0;
    %load/vec4 v0x558f5ad6d3a0_0;
    %load/vec4 v0x558f5a8e6130_0;
    %inv;
    %and;
    %assign/vec4 v0x558f5a7b8750_0, 0;
    %load/vec4 v0x558f5ad707a0_0;
    %load/vec4 v0x558f5a8e13f0_0;
    %inv;
    %and;
    %assign/vec4 v0x558f5a8d7430_0, 0;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_0x558f5ad64610;
T_114 ;
    %vpi_call 4 131 "$display", "--- lpDataWidth %d bit", P_0x558f5ae40890 {0 0 0};
    %vpi_call 4 132 "$display", "--- lpBramGenNum %d Depth", P_0x558f5ae40850 {0 0 0};
    %end;
    .thread T_114;
    .scope S_0x558f5ad7db70;
T_115 ;
    %wait E_0x558f5a887520;
    %load/vec4 v0x558f5a86bdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558f5adecf20_0, 0;
    %jmp T_115.1;
T_115.0 ;
    %load/vec4 v0x558f5aea6660_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.2, 8;
    %load/vec4 v0x558f5ad1fcc0_0;
    %load/vec4 v0x558f5ad24c20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x558f5adecf20_0, 0;
    %jmp T_115.3;
T_115.2 ;
    %load/vec4 v0x558f5adecf20_0;
    %assign/vec4 v0x558f5adecf20_0, 0;
T_115.3 ;
T_115.1 ;
    %load/vec4 v0x558f5a86bdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558f5aee8f20_0, 0;
    %jmp T_115.5;
T_115.4 ;
    %load/vec4 v0x558f5aebf6a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.6, 8;
    %load/vec4 v0x558f5ad1fcc0_0;
    %load/vec4 v0x558f5ad24c20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x558f5aee8f20_0, 0;
    %jmp T_115.7;
T_115.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558f5aee8f20_0, 0;
T_115.7 ;
T_115.5 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0x558f5ad7db70;
T_116 ;
    %wait E_0x558f5a887520;
    %load/vec4 v0x558f5a86bdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5ae155f0_0, 0;
    %jmp T_116.1;
T_116.0 ;
    %load/vec4 v0x558f5ad4c1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5ae155f0_0, 0;
    %jmp T_116.3;
T_116.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f5ae155f0_0, 0;
T_116.3 ;
T_116.1 ;
    %load/vec4 v0x558f5ad38b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5ae15690_0, 0;
    %jmp T_116.5;
T_116.4 ;
    %load/vec4 v0x558f5ae767f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f5ae15690_0, 0;
    %jmp T_116.7;
T_116.6 ;
    %load/vec4 v0x558f5ae15690_0;
    %assign/vec4 v0x558f5ae15690_0, 0;
T_116.7 ;
T_116.5 ;
    %load/vec4 v0x558f5adecfc0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x558f5aa13850_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x558f5adecfc0_0, 0;
    %jmp T_116;
    .thread T_116;
    .scope S_0x558f5ad7db70;
T_117 ;
    %wait E_0x558f5a897870;
    %load/vec4 v0x558f5ad38ac0_0;
    %load/vec4 v0x558f5ad4c270_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x558f5aebc390_0, 0;
    %load/vec4 v0x558f5ad189b0_0;
    %inv;
    %load/vec4 v0x558f5ad4c1d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558f5ae155f0_0;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x558f5aea3730_0, 0;
    %load/vec4 v0x558f5aa13850_0;
    %load/vec4 v0x558f5ad18910_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558f5ae15690_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558f5ad38b60_0;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x558f5aebc2f0_0, 0;
    %load/vec4 v0x558f5ad189b0_0;
    %assign/vec4 v0x558f5a8ae2b0_0, 0;
    %load/vec4 v0x558f5ad18910_0;
    %assign/vec4 v0x558f5a8ae210_0, 0;
    %load/vec4 v0x558f5adecfc0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x558f5ae767f0_0, 0;
    %load/vec4 v0x558f5ad18910_0;
    %load/vec4 v0x558f5ad38b60_0;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x558f5a8ae170_0, 0;
    %jmp T_117;
    .thread T_117, $push;
    .scope S_0x558f5ad7db70;
T_118 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558f5ae79ae0_0, 0;
    %end;
    .thread T_118;
    .scope S_0x558f5ad7db70;
T_119 ;
    %wait E_0x558f5a887520;
    %load/vec4 v0x558f5aea37d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.0, 8;
    %load/vec4 v0x558f5aa0dec0_0;
    %assign/vec4 v0x558f5ae79ae0_0, 0;
    %jmp T_119.1;
T_119.0 ;
    %load/vec4 v0x558f5ae79ae0_0;
    %assign/vec4 v0x558f5ae79ae0_0, 0;
T_119.1 ;
    %jmp T_119;
    .thread T_119;
    .scope S_0x558f5ad7db70;
T_120 ;
    %wait E_0x558f5a898380;
    %load/vec4 v0x558f5aa0b560_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x558f5aa0b560_0;
    %parti/s 4, 25, 6;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x558f5aea37d0_0, 0;
    %load/vec4 v0x558f5aea37d0_0;
    %assign/vec4 v0x558f5a8ae350_0, 0;
    %load/vec4 v0x558f5ae79ae0_0;
    %assign/vec4 v0x558f5aee8e80_0, 0;
    %jmp T_120;
    .thread T_120, $push;
    .scope S_0x558f5af1db40;
T_121 ;
    %wait E_0x558f5a887520;
    %load/vec4 v0x558f5af1df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5af1eac0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x558f5af1e7d0_0, 0;
    %pushi/vec4 511, 0, 9;
    %assign/vec4 v0x558f5af1e730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5af1ea20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5af1e980_0, 0;
    %jmp T_121.1;
T_121.0 ;
    %load/vec4 v0x558f5af1e410_0;
    %flag_set/vec4 8;
    %jmp/0 T_121.2, 8;
    %load/vec4 v0x558f5af1e050_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_121.3, 8;
T_121.2 ; End of true expr.
    %load/vec4 v0x558f5af1eac0_0;
    %jmp/0 T_121.3, 8;
 ; End of false expr.
    %blend;
T_121.3;
    %assign/vec4 v0x558f5af1eac0_0, 0;
    %load/vec4 v0x558f5af1e4b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_121.4, 8;
    %load/vec4 v0x558f5af1e050_0;
    %parti/s 9, 0, 2;
    %jmp/1 T_121.5, 8;
T_121.4 ; End of true expr.
    %load/vec4 v0x558f5af1e7d0_0;
    %jmp/0 T_121.5, 8;
 ; End of false expr.
    %blend;
T_121.5;
    %assign/vec4 v0x558f5af1e7d0_0, 0;
    %load/vec4 v0x558f5af1e550_0;
    %flag_set/vec4 8;
    %jmp/0 T_121.6, 8;
    %load/vec4 v0x558f5af1e050_0;
    %parti/s 9, 0, 2;
    %jmp/1 T_121.7, 8;
T_121.6 ; End of true expr.
    %load/vec4 v0x558f5af1e730_0;
    %jmp/0 T_121.7, 8;
 ; End of false expr.
    %blend;
T_121.7;
    %assign/vec4 v0x558f5af1e730_0, 0;
    %load/vec4 v0x558f5af1ddd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_121.8, 8;
    %load/vec4 v0x558f5af1e980_0;
    %jmp/1 T_121.9, 8;
T_121.8 ; End of true expr.
    %load/vec4 v0x558f5af1e5f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_121.10, 9;
    %load/vec4 v0x558f5af1e050_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_121.11, 9;
T_121.10 ; End of true expr.
    %load/vec4 v0x558f5af1ea20_0;
    %jmp/0 T_121.11, 9;
 ; End of false expr.
    %blend;
T_121.11;
    %jmp/0 T_121.9, 8;
 ; End of false expr.
    %blend;
T_121.9;
    %assign/vec4 v0x558f5af1ea20_0, 0;
    %load/vec4 v0x558f5af1e690_0;
    %flag_set/vec4 8;
    %jmp/0 T_121.12, 8;
    %load/vec4 v0x558f5af1e050_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_121.13, 8;
T_121.12 ; End of true expr.
    %load/vec4 v0x558f5af1e980_0;
    %jmp/0 T_121.13, 8;
 ; End of false expr.
    %blend;
T_121.13;
    %assign/vec4 v0x558f5af1e980_0, 0;
T_121.1 ;
    %jmp T_121;
    .thread T_121;
    .scope S_0x558f5af1db40;
T_122 ;
    %wait E_0x558f5a887560;
    %load/vec4 v0x558f5af1dfb0_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x558f5af1dfb0_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 131072, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x558f5af1e410_0, 0;
    %load/vec4 v0x558f5af1dfb0_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x558f5af1dfb0_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 131076, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x558f5af1e4b0_0, 0;
    %load/vec4 v0x558f5af1dfb0_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x558f5af1dfb0_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 131080, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x558f5af1e550_0, 0;
    %load/vec4 v0x558f5af1dfb0_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x558f5af1dfb0_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 131084, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x558f5af1e5f0_0, 0;
    %load/vec4 v0x558f5af1dfb0_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x558f5af1dfb0_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 131088, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x558f5af1e690_0, 0;
    %jmp T_122;
    .thread T_122, $push;
    .scope S_0x558f5af1db40;
T_123 ;
    %wait E_0x558f5a887520;
    %load/vec4 v0x558f5af1dfb0_0;
    %parti/s 8, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_123.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_123.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_123.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_123.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_123.4, 6;
    %load/vec4 v0x558f5af1e050_0;
    %assign/vec4 v0x558f5af1eb60_0, 0;
    %jmp T_123.6;
T_123.0 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x558f5af1eac0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x558f5af1eb60_0, 0;
    %jmp T_123.6;
T_123.1 ;
    %pushi/vec4 0, 0, 23;
    %load/vec4 v0x558f5af1e7d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x558f5af1eb60_0, 0;
    %jmp T_123.6;
T_123.2 ;
    %pushi/vec4 0, 0, 23;
    %load/vec4 v0x558f5af1e730_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x558f5af1eb60_0, 0;
    %jmp T_123.6;
T_123.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x558f5af1ea20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x558f5af1eb60_0, 0;
    %jmp T_123.6;
T_123.4 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x558f5af1e980_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x558f5af1eb60_0, 0;
    %jmp T_123.6;
T_123.6 ;
    %pop/vec4 1;
    %jmp T_123;
    .thread T_123;
    .scope S_0x558f5af217e0;
T_124 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558f5af247b0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558f5af24850_0, 0, 16;
    %end;
    .thread T_124;
    .scope S_0x558f5af217e0;
T_125 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x558f5af23b80_0, 0, 32;
    %store/vec4 v0x558f5af23ae0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataReceiver.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x558f5af238b0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x558f5af21f70, P_0x558f5af22130 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_125.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5af251b0_0, 0, 32;
T_125.2 ;
    %load/vec4 v0x558f5af251b0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_125.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af251b0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x558f5af251b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af25250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af251b0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x558f5af251b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af25250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af251b0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x558f5af251b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af25250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af251b0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x558f5af251b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af25250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af251b0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x558f5af251b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af25250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af251b0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x558f5af251b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af25250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af251b0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x558f5af251b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af25250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af251b0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x558f5af251b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af25250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af251b0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x558f5af251b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af25250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af251b0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x558f5af251b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af25250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af251b0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x558f5af251b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af25250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af251b0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x558f5af251b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af25250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af251b0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x558f5af251b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af25250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af251b0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x558f5af251b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af25250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af251b0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x558f5af251b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af25250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af251b0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x558f5af251b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af25250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af251b0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x558f5af251b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af25250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af251b0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x558f5af251b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af25250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af251b0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x558f5af251b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af25250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af251b0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x558f5af251b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af25250, 4, 0;
    %load/vec4 v0x558f5af251b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5af251b0_0, 0, 32;
    %jmp T_125.2;
T_125.3 ;
    %end;
    .thread T_125;
    .scope S_0x558f5af217e0;
T_126 ;
    %wait E_0x558f5ab689c0;
    %load/vec4 v0x558f5af25070_0;
    %load/vec4 v0x558f5af24d50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %delay 0, 0;
    %load/vec4 v0x558f5af24b70_0;
    %store/vec4 v0x558f5af24210_0, 0, 8;
    %load/vec4 v0x558f5af24f30_0;
    %store/vec4 v0x558f5af242b0_0, 0, 16;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataReceiver.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x558f5af24080;
    %join;
    %delay 0, 0;
T_126.0 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x558f5af217e0;
T_127 ;
    %wait E_0x558f5abb1fe0;
    %load/vec4 v0x558f5af24990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.0, 8;
    %load/vec4 v0x558f5af243f0_0;
    %store/vec4 v0x558f5af23f40_0, 0, 8;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataReceiver.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558f5af23db0;
    %join;
    %load/vec4 v0x558f5af23fe0_0;
    %store/vec4 v0x558f5af24670_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x558f5af243f0_0;
    %store/vec4 v0x558f5af23f40_0, 0, 8;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataReceiver.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558f5af23db0;
    %join;
    %load/vec4 v0x558f5af23fe0_0;
    %store/vec4 v0x558f5af24710_0, 0, 16;
    %load/vec4 v0x558f5af24670_0;
    %store/vec4 v0x558f5af247b0_0, 0, 16;
T_127.0 ;
    %jmp T_127;
    .thread T_127;
    .scope S_0x558f5af21410;
T_128 ;
    %wait E_0x558f5abb2530;
    %load/vec4 v0x558f5af25930_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558f5af26080, 0, 4;
    %jmp T_128;
    .thread T_128, $push;
    .scope S_0x558f5af205c0;
T_129 ;
    %wait E_0x558f5ad64fa0;
    %load/vec4 v0x558f5af25a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558f5af26410_0, 0;
    %jmp T_129.1;
T_129.0 ;
    %load/vec4 v0x558f5af26120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.2, 8;
    %load/vec4 v0x558f5af26550_0;
    %assign/vec4 v0x558f5af26410_0, 0;
    %jmp T_129.3;
T_129.2 ;
    %load/vec4 v0x558f5af26410_0;
    %assign/vec4 v0x558f5af26410_0, 0;
T_129.3 ;
T_129.1 ;
    %load/vec4 v0x558f5af25a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558f5af261c0_0, 0;
    %jmp T_129.5;
T_129.4 ;
    %load/vec4 v0x558f5af25fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.6, 8;
    %load/vec4 v0x558f5af261c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x558f5af261c0_0, 0;
    %jmp T_129.7;
T_129.6 ;
    %load/vec4 v0x558f5af261c0_0;
    %assign/vec4 v0x558f5af261c0_0, 0;
T_129.7 ;
T_129.5 ;
    %load/vec4 v0x558f5af25a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5af26260_0, 0;
    %jmp T_129.9;
T_129.8 ;
    %load/vec4 v0x558f5af25fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f5af26260_0, 0;
    %jmp T_129.11;
T_129.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5af26260_0, 0;
T_129.11 ;
T_129.9 ;
    %jmp T_129;
    .thread T_129;
    .scope S_0x558f5af205c0;
T_130 ;
    %wait E_0x558f5ab9fad0;
    %load/vec4 v0x558f5af26550_0;
    %load/vec4 v0x558f5af261c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x558f5af25f40_0, 0;
    %load/vec4 v0x558f5af26410_0;
    %load/vec4 v0x558f5af261c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x558f5af25ea0_0, 0;
    %load/vec4 v0x558f5af259d0_0;
    %load/vec4 v0x558f5af25f40_0;
    %inv;
    %and;
    %assign/vec4 v0x558f5af26120_0, 0;
    %load/vec4 v0x558f5af25890_0;
    %load/vec4 v0x558f5af25ea0_0;
    %inv;
    %and;
    %assign/vec4 v0x558f5af25fe0_0, 0;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_0x558f5af205c0;
T_131 ;
    %vpi_call 4 131 "$display", "--- lpDataWidth %d bit", P_0x558f5af20790 {0 0 0};
    %vpi_call 4 132 "$display", "--- lpBramGenNum %d Depth", P_0x558f5af20750 {0 0 0};
    %end;
    .thread T_131;
    .scope S_0x558f5af27810;
T_132 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558f5af2a7e0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558f5af2a880_0, 0, 16;
    %end;
    .thread T_132;
    .scope S_0x558f5af27810;
T_133 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x558f5af29bb0_0, 0, 32;
    %store/vec4 v0x558f5af29b10_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x558f5af298e0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x558f5af27fa0, P_0x558f5af28160 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_133.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5af2b1e0_0, 0, 32;
T_133.2 ;
    %load/vec4 v0x558f5af2b1e0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_133.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2b1e0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x558f5af2b1e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2b280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2b1e0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x558f5af2b1e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2b280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2b1e0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x558f5af2b1e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2b280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2b1e0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x558f5af2b1e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2b280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2b1e0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x558f5af2b1e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2b280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2b1e0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x558f5af2b1e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2b280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2b1e0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x558f5af2b1e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2b280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2b1e0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x558f5af2b1e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2b280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2b1e0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x558f5af2b1e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2b280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2b1e0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x558f5af2b1e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2b280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2b1e0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x558f5af2b1e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2b280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2b1e0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x558f5af2b1e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2b280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2b1e0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x558f5af2b1e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2b280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2b1e0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x558f5af2b1e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2b280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2b1e0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x558f5af2b1e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2b280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2b1e0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x558f5af2b1e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2b280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2b1e0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x558f5af2b1e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2b280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2b1e0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x558f5af2b1e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2b280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2b1e0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x558f5af2b1e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2b280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2b1e0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x558f5af2b1e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2b280, 4, 0;
    %load/vec4 v0x558f5af2b1e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5af2b1e0_0, 0, 32;
    %jmp T_133.2;
T_133.3 ;
    %end;
    .thread T_133;
    .scope S_0x558f5af27810;
T_134 ;
    %wait E_0x558f5ab4b440;
    %load/vec4 v0x558f5af2b0a0_0;
    %load/vec4 v0x558f5af2ad80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.0, 8;
    %delay 0, 0;
    %load/vec4 v0x558f5af2aba0_0;
    %store/vec4 v0x558f5af2a240_0, 0, 8;
    %load/vec4 v0x558f5af2af60_0;
    %store/vec4 v0x558f5af2a2e0_0, 0, 16;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x558f5af2a0b0;
    %join;
    %delay 0, 0;
T_134.0 ;
    %jmp T_134;
    .thread T_134;
    .scope S_0x558f5af27810;
T_135 ;
    %wait E_0x558f5ab72280;
    %load/vec4 v0x558f5af2a9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %load/vec4 v0x558f5af2a420_0;
    %store/vec4 v0x558f5af29f70_0, 0, 8;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558f5af29de0;
    %join;
    %load/vec4 v0x558f5af2a010_0;
    %store/vec4 v0x558f5af2a6a0_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x558f5af2a420_0;
    %store/vec4 v0x558f5af29f70_0, 0, 8;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558f5af29de0;
    %join;
    %load/vec4 v0x558f5af2a010_0;
    %store/vec4 v0x558f5af2a740_0, 0, 16;
    %load/vec4 v0x558f5af2a6a0_0;
    %store/vec4 v0x558f5af2a7e0_0, 0, 16;
T_135.0 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x558f5af27440;
T_136 ;
    %wait E_0x558f5ab70730;
    %load/vec4 v0x558f5af2fca0_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558f5af30400, 0, 4;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_0x558f5af2bb50;
T_137 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558f5af2eb20_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558f5af2ebc0_0, 0, 16;
    %end;
    .thread T_137;
    .scope S_0x558f5af2bb50;
T_138 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x558f5af2def0_0, 0, 32;
    %store/vec4 v0x558f5af2de50_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x558f5af2dc20;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x558f5af2c2e0, P_0x558f5af2c4a0 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_138.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5af2f520_0, 0, 32;
T_138.2 ;
    %load/vec4 v0x558f5af2f520_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_138.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2f520_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x558f5af2f520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2f5c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2f520_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x558f5af2f520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2f5c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2f520_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x558f5af2f520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2f5c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2f520_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x558f5af2f520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2f5c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2f520_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x558f5af2f520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2f5c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2f520_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x558f5af2f520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2f5c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2f520_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x558f5af2f520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2f5c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2f520_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x558f5af2f520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2f5c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2f520_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x558f5af2f520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2f5c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2f520_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x558f5af2f520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2f5c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2f520_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x558f5af2f520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2f5c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2f520_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x558f5af2f520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2f5c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2f520_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x558f5af2f520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2f5c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2f520_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x558f5af2f520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2f5c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2f520_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x558f5af2f520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2f5c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2f520_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x558f5af2f520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2f5c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2f520_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x558f5af2f520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2f5c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2f520_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x558f5af2f520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2f5c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2f520_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x558f5af2f520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2f5c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af2f520_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x558f5af2f520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af2f5c0, 4, 0;
    %load/vec4 v0x558f5af2f520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5af2f520_0, 0, 32;
    %jmp T_138.2;
T_138.3 ;
    %end;
    .thread T_138;
    .scope S_0x558f5af2bb50;
T_139 ;
    %wait E_0x558f5aa9e4b0;
    %load/vec4 v0x558f5af2f3e0_0;
    %load/vec4 v0x558f5af2f0c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %delay 0, 0;
    %load/vec4 v0x558f5af2eee0_0;
    %store/vec4 v0x558f5af2e580_0, 0, 8;
    %load/vec4 v0x558f5af2f2a0_0;
    %store/vec4 v0x558f5af2e620_0, 0, 16;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x558f5af2e3f0;
    %join;
    %delay 0, 0;
T_139.0 ;
    %jmp T_139;
    .thread T_139;
    .scope S_0x558f5af2bb50;
T_140 ;
    %wait E_0x558f5ab3a140;
    %load/vec4 v0x558f5af2ed00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %load/vec4 v0x558f5af2e760_0;
    %store/vec4 v0x558f5af2e2b0_0, 0, 8;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558f5af2e120;
    %join;
    %load/vec4 v0x558f5af2e350_0;
    %store/vec4 v0x558f5af2e9e0_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x558f5af2e760_0;
    %store/vec4 v0x558f5af2e2b0_0, 0, 8;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558f5af2e120;
    %join;
    %load/vec4 v0x558f5af2e350_0;
    %store/vec4 v0x558f5af2ea80_0, 0, 16;
    %load/vec4 v0x558f5af2e9e0_0;
    %store/vec4 v0x558f5af2eb20_0, 0, 16;
T_140.0 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x558f5af2b780;
T_141 ;
    %wait E_0x558f5ab70730;
    %load/vec4 v0x558f5af2fca0_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558f5af30400, 0, 4;
    %jmp T_141;
    .thread T_141, $push;
    .scope S_0x558f5af265f0;
T_142 ;
    %wait E_0x558f5ad64fa0;
    %load/vec4 v0x558f5af2fde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558f5af30820_0, 0;
    %jmp T_142.1;
T_142.0 ;
    %load/vec4 v0x558f5af304a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.2, 8;
    %load/vec4 v0x558f5af30960_0;
    %assign/vec4 v0x558f5af30820_0, 0;
    %jmp T_142.3;
T_142.2 ;
    %load/vec4 v0x558f5af30820_0;
    %assign/vec4 v0x558f5af30820_0, 0;
T_142.3 ;
T_142.1 ;
    %load/vec4 v0x558f5af2fde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558f5af30540_0, 0;
    %jmp T_142.5;
T_142.4 ;
    %load/vec4 v0x558f5af302d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.6, 8;
    %load/vec4 v0x558f5af30540_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x558f5af30540_0, 0;
    %jmp T_142.7;
T_142.6 ;
    %load/vec4 v0x558f5af30540_0;
    %assign/vec4 v0x558f5af30540_0, 0;
T_142.7 ;
T_142.5 ;
    %load/vec4 v0x558f5af2fde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5af30670_0, 0;
    %jmp T_142.9;
T_142.8 ;
    %load/vec4 v0x558f5af302d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f5af30670_0, 0;
    %jmp T_142.11;
T_142.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5af30670_0, 0;
T_142.11 ;
T_142.9 ;
    %jmp T_142;
    .thread T_142;
    .scope S_0x558f5af265f0;
T_143 ;
    %wait E_0x558f5abb1fa0;
    %load/vec4 v0x558f5af30960_0;
    %load/vec4 v0x558f5af30540_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x558f5af30230_0, 0;
    %load/vec4 v0x558f5af30820_0;
    %load/vec4 v0x558f5af30540_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x558f5af30190_0, 0;
    %load/vec4 v0x558f5af2fd40_0;
    %load/vec4 v0x558f5af30230_0;
    %inv;
    %and;
    %assign/vec4 v0x558f5af304a0_0, 0;
    %load/vec4 v0x558f5af2fc00_0;
    %load/vec4 v0x558f5af30190_0;
    %inv;
    %and;
    %assign/vec4 v0x558f5af302d0_0, 0;
    %jmp T_143;
    .thread T_143, $push;
    .scope S_0x558f5af265f0;
T_144 ;
    %vpi_call 4 131 "$display", "--- lpDataWidth %d bit", P_0x558f5af267c0 {0 0 0};
    %vpi_call 4 132 "$display", "--- lpBramGenNum %d Depth", P_0x558f5af26780 {0 0 0};
    %end;
    .thread T_144;
    .scope S_0x558f5af30a00;
T_145 ;
    %wait E_0x558f5a887520;
    %load/vec4 v0x558f5af312a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5af31770_0, 0;
    %jmp T_145.1;
T_145.0 ;
    %load/vec4 v0x558f5af31590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.2, 8;
    %load/vec4 v0x558f5af31770_0;
    %inv;
    %assign/vec4 v0x558f5af31770_0, 0;
    %jmp T_145.3;
T_145.2 ;
    %load/vec4 v0x558f5af31770_0;
    %assign/vec4 v0x558f5af31770_0, 0;
T_145.3 ;
T_145.1 ;
    %load/vec4 v0x558f5af312a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558f5af316d0_0, 0;
    %jmp T_145.5;
T_145.4 ;
    %load/vec4 v0x558f5af314f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.6, 8;
    %load/vec4 v0x558f5af316d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x558f5af316d0_0, 0;
    %jmp T_145.7;
T_145.6 ;
    %load/vec4 v0x558f5af316d0_0;
    %assign/vec4 v0x558f5af316d0_0, 0;
T_145.7 ;
T_145.5 ;
    %load/vec4 v0x558f5af312a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.8, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x558f5af31810_0, 0;
    %jmp T_145.9;
T_145.8 ;
    %load/vec4 v0x558f5af31630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.10, 8;
    %load/vec4 v0x558f5af31810_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x558f5af31810_0, 0;
    %jmp T_145.11;
T_145.10 ;
    %load/vec4 v0x558f5af31810_0;
    %assign/vec4 v0x558f5af31810_0, 0;
T_145.11 ;
T_145.9 ;
    %jmp T_145;
    .thread T_145;
    .scope S_0x558f5af30a00;
T_146 ;
    %wait E_0x558f5ab72240;
    %load/vec4 v0x558f5af31770_0;
    %load/vec4 v0x558f5af31810_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558f5af316d0_0;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 7, 2, 3;
    %cmp/x;
    %jmp/1 T_146.0, 4;
    %dup/vec4;
    %pushi/vec4 3, 1, 3;
    %cmp/x;
    %jmp/1 T_146.1, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5af31590_0, 0;
    %jmp T_146.3;
T_146.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f5af31590_0, 0;
    %jmp T_146.3;
T_146.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f5af31590_0, 0;
    %jmp T_146.3;
T_146.3 ;
    %pop/vec4 1;
    %load/vec4 v0x558f5af31160_0;
    %load/vec4 v0x558f5af31770_0;
    %and;
    %assign/vec4 v0x558f5af314f0_0, 0;
    %load/vec4 v0x558f5af31770_0;
    %inv;
    %assign/vec4 v0x558f5af31630_0, 0;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_0x558f5af20160;
T_147 ;
    %wait E_0x558f5aba2770;
    %load/vec4 v0x558f5af31db0_0;
    %assign/vec4 v0x558f5af325a0_0, 0;
    %load/vec4 v0x558f5af31d10_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x558f5af31d10_0;
    %parti/s 4, 25, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558f5af331b0_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x558f5af32640_0, 0;
    %load/vec4 v0x558f5af31c70_0;
    %load/vec4 v0x558f5af33110_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x558f5af32500_0, 0;
    %jmp T_147;
    .thread T_147, $push;
    .scope S_0x558f5af20160;
T_148 ;
    %wait E_0x558f5aba2200;
    %load/vec4 v0x558f5af31e50_0;
    %load/vec4 v0x558f5af33390_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x558f5af32460_0, 0;
    %load/vec4 v0x558f5af31e50_0;
    %load/vec4 v0x558f5af33390_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558f5af33070_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_148.0, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5af326e0_0, 0;
    %jmp T_148.2;
T_148.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f5af326e0_0, 0;
    %jmp T_148.2;
T_148.2 ;
    %pop/vec4 1;
    %jmp T_148;
    .thread T_148, $push;
    .scope S_0x558f5af20160;
T_149 ;
    %wait E_0x558f5a887520;
    %load/vec4 v0x558f5af31ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5af32dc0_0, 0;
    %jmp T_149.1;
T_149.0 ;
    %load/vec4 v0x558f5af32aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.2, 8;
    %load/vec4 v0x558f5af32dc0_0;
    %inv;
    %assign/vec4 v0x558f5af32dc0_0, 0;
    %jmp T_149.3;
T_149.2 ;
    %load/vec4 v0x558f5af32dc0_0;
    %assign/vec4 v0x558f5af32dc0_0, 0;
T_149.3 ;
T_149.1 ;
    %load/vec4 v0x558f5af32960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.4, 8;
    %load/vec4 v0x558f5af31b30_0;
    %assign/vec4 v0x558f5af32b40_0, 0;
    %jmp T_149.5;
T_149.4 ;
    %load/vec4 v0x558f5af328c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.6, 8;
    %load/vec4 v0x558f5af32b40_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x558f5af32b40_0, 0;
    %jmp T_149.7;
T_149.6 ;
    %load/vec4 v0x558f5af32b40_0;
    %assign/vec4 v0x558f5af32b40_0, 0;
T_149.7 ;
T_149.5 ;
    %load/vec4 v0x558f5af32d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.8, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558f5af32c80_0, 0;
    %jmp T_149.9;
T_149.8 ;
    %load/vec4 v0x558f5af31bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.10, 8;
    %load/vec4 v0x558f5af32c80_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x558f5af32c80_0, 0;
    %jmp T_149.11;
T_149.10 ;
    %load/vec4 v0x558f5af32c80_0;
    %assign/vec4 v0x558f5af32c80_0, 0;
T_149.11 ;
T_149.9 ;
    %load/vec4 v0x558f5af31ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5af32be0_0, 0;
    %jmp T_149.13;
T_149.12 ;
    %load/vec4 v0x558f5af32a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f5af32be0_0, 0;
    %jmp T_149.15;
T_149.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5af32be0_0, 0;
T_149.15 ;
T_149.13 ;
    %jmp T_149;
    .thread T_149;
    .scope S_0x558f5af20160;
T_150 ;
    %wait E_0x558f5aba7940;
    %load/vec4 v0x558f5af32dc0_0;
    %inv;
    %assign/vec4 v0x558f5af32960_0, 0;
    %load/vec4 v0x558f5af32dc0_0;
    %assign/vec4 v0x558f5af32d20_0, 0;
    %load/vec4 v0x558f5af31a90_0;
    %load/vec4 v0x558f5af32b40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x558f5af32a00_0, 0;
    %load/vec4 v0x558f5af33430_0;
    %inv;
    %load/vec4 v0x558f5af32dc0_0;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x558f5af328c0_0, 0;
    %load/vec4 v0x558f5af32c80_0;
    %load/vec4 v0x558f5af32dc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558f5af33430_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558f5af32a00_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %dup/vec4;
    %pushi/vec4 27, 3, 32;
    %cmp/x;
    %jmp/1 T_150.0, 4;
    %dup/vec4;
    %pushi/vec4 4294967293, 4294967288, 32;
    %cmp/x;
    %jmp/1 T_150.1, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5af32aa0_0, 0;
    %jmp T_150.3;
T_150.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f5af32aa0_0, 0;
    %jmp T_150.3;
T_150.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f5af32aa0_0, 0;
    %jmp T_150.3;
T_150.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 15;
    %load/vec4 v0x558f5af32b40_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 25;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af32780_0, 4, 5;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 25, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af32780_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 29, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af32780_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 30, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af32780_0, 4, 5;
    %load/vec4 v0x558f5af33430_0;
    %inv;
    %load/vec4 v0x558f5af32dc0_0;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x558f5af32820_0, 0;
    %jmp T_150;
    .thread T_150, $push;
    .scope S_0x558f5af1ec00;
T_151 ;
    %wait E_0x558f5a887520;
    %load/vec4 v0x558f5af1f830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558f5af20020_0, 0;
    %jmp T_151.1;
T_151.0 ;
    %load/vec4 v0x558f5af20020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_151.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_151.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_151.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558f5af20020_0, 0;
    %jmp T_151.6;
T_151.2 ;
    %load/vec4 v0x558f5af1f8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_151.7, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_151.8, 8;
T_151.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_151.8, 8;
 ; End of false expr.
    %blend;
T_151.8;
    %assign/vec4 v0x558f5af20020_0, 0;
    %jmp T_151.6;
T_151.3 ;
    %load/vec4 v0x558f5af1fbf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_151.9, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_151.10, 8;
T_151.9 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_151.10, 8;
 ; End of false expr.
    %blend;
T_151.10;
    %assign/vec4 v0x558f5af20020_0, 0;
    %jmp T_151.6;
T_151.4 ;
    %load/vec4 v0x558f5af1fab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_151.11, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_151.12, 8;
T_151.11 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_151.12, 8;
 ; End of false expr.
    %blend;
T_151.12;
    %assign/vec4 v0x558f5af20020_0, 0;
    %jmp T_151.6;
T_151.6 ;
    %pop/vec4 1;
T_151.1 ;
    %jmp T_151;
    .thread T_151;
    .scope S_0x558f5af1ec00;
T_152 ;
    %wait E_0x558f5a887520;
    %load/vec4 v0x558f5af1fb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.0, 8;
    %load/vec4 v0x558f5af1fee0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x558f5af1f8d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x558f5af1fee0_0, 0;
    %jmp T_152.1;
T_152.0 ;
    %load/vec4 v0x558f5af1fee0_0;
    %assign/vec4 v0x558f5af1fee0_0, 0;
T_152.1 ;
    %load/vec4 v0x558f5af1f830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5af200c0_0, 0;
    %jmp T_152.3;
T_152.2 ;
    %load/vec4 v0x558f5af1fc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f5af200c0_0, 0;
    %jmp T_152.5;
T_152.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5af200c0_0, 0;
T_152.5 ;
T_152.3 ;
    %load/vec4 v0x558f5af20020_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_152.6, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x558f5af1ff80_0, 0;
    %jmp T_152.7;
T_152.6 ;
    %load/vec4 v0x558f5af1fab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.8, 8;
    %load/vec4 v0x558f5af1ff80_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x558f5af1ff80_0, 0;
    %jmp T_152.9;
T_152.8 ;
    %load/vec4 v0x558f5af1ff80_0;
    %assign/vec4 v0x558f5af1ff80_0, 0;
T_152.9 ;
T_152.7 ;
    %load/vec4 v0x558f5af20020_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_152.10, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x558f5af1fe40_0, 0;
    %jmp T_152.11;
T_152.10 ;
    %load/vec4 v0x558f5af1fab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.12, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x558f5af1fe40_0, 0;
    %jmp T_152.13;
T_152.12 ;
    %load/vec4 v0x558f5af1fe40_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x558f5af1fe40_0, 0;
T_152.13 ;
T_152.11 ;
    %jmp T_152;
    .thread T_152;
    .scope S_0x558f5af1ec00;
T_153 ;
    %wait E_0x558f5abeeda0;
    %load/vec4 v0x558f5af1fe40_0;
    %pushi/vec4 3200, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x558f5af1fab0_0, 0;
    %load/vec4 v0x558f5af1ff80_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x558f5af1fbf0_0, 0;
    %load/vec4 v0x558f5af1fab0_0;
    %load/vec4 v0x558f5af20020_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x558f5af1fb50_0, 0;
    %load/vec4 v0x558f5af1fab0_0;
    %load/vec4 v0x558f5af1fbf0_0;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x558f5af1fc90_0, 0;
    %jmp T_153;
    .thread T_153, $push;
    .scope S_0x558f5af1cbf0;
T_154 ;
    %wait E_0x558f5abdb8e0;
    %load/vec4 v0x558f5af1cf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558f5af1d7b0_0, 0;
    %jmp T_154.1;
T_154.0 ;
    %load/vec4 v0x558f5af1d350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558f5af1d7b0_0, 0;
    %jmp T_154.3;
T_154.2 ;
    %load/vec4 v0x558f5af1d7b0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x558f5af1d7b0_0, 0;
T_154.3 ;
T_154.1 ;
    %load/vec4 v0x558f5af1cf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5af1d670_0, 0;
    %jmp T_154.5;
T_154.4 ;
    %load/vec4 v0x558f5af1d350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.6, 8;
    %load/vec4 v0x558f5af1d670_0;
    %inv;
    %assign/vec4 v0x558f5af1d670_0, 0;
    %jmp T_154.7;
T_154.6 ;
    %load/vec4 v0x558f5af1d670_0;
    %assign/vec4 v0x558f5af1d670_0, 0;
T_154.7 ;
T_154.5 ;
    %load/vec4 v0x558f5af1cf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.8, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558f5af1d850_0, 0;
    %jmp T_154.9;
T_154.8 ;
    %load/vec4 v0x558f5af1d850_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x558f5af1d850_0, 0;
T_154.9 ;
    %load/vec4 v0x558f5af1cf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5af1d710_0, 0;
    %jmp T_154.11;
T_154.10 ;
    %load/vec4 v0x558f5af1d3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.12, 8;
    %load/vec4 v0x558f5af1d710_0;
    %inv;
    %assign/vec4 v0x558f5af1d710_0, 0;
    %jmp T_154.13;
T_154.12 ;
    %load/vec4 v0x558f5af1d710_0;
    %assign/vec4 v0x558f5af1d710_0, 0;
T_154.13 ;
T_154.11 ;
    %load/vec4 v0x558f5af1d3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.14, 8;
    %load/vec4 v0x558f5af1d530_0;
    %assign/vec4 v0x558f5af1daa0_0, 0;
    %jmp T_154.15;
T_154.14 ;
    %load/vec4 v0x558f5af1d5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.16, 8;
    %load/vec4 v0x558f5af1daa0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x558f5af1daa0_0, 0;
    %jmp T_154.17;
T_154.16 ;
    %load/vec4 v0x558f5af1daa0_0;
    %assign/vec4 v0x558f5af1daa0_0, 0;
T_154.17 ;
T_154.15 ;
    %load/vec4 v0x558f5af1cf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5af1da00_0, 0;
    %jmp T_154.19;
T_154.18 ;
    %load/vec4 v0x558f5af1d490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f5af1da00_0, 0;
    %jmp T_154.21;
T_154.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5af1da00_0, 0;
T_154.21 ;
T_154.19 ;
    %jmp T_154;
    .thread T_154;
    .scope S_0x558f5af1cbf0;
T_155 ;
    %wait E_0x558f5abd22d0;
    %load/vec4 v0x558f5af1d7b0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x558f5af1d350_0, 0;
    %load/vec4 v0x558f5af1d850_0;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x558f5af1d3f0_0, 0;
    %load/vec4 v0x558f5af1d350_0;
    %load/vec4 v0x558f5af1d670_0;
    %and;
    %assign/vec4 v0x558f5af1d5d0_0, 0;
    %load/vec4 v0x558f5af1d3f0_0;
    %load/vec4 v0x558f5af1d710_0;
    %inv;
    %and;
    %assign/vec4 v0x558f5af1d490_0, 0;
    %jmp T_155;
    .thread T_155, $push;
    .scope S_0x558f5af1cbf0;
T_156 ;
    %wait E_0x558f5abd2290;
    %load/vec4 v0x558f5af1ce50_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af1d530_0, 4, 5;
    %load/vec4 v0x558f5af1ce50_0;
    %parti/s 1, 29, 6;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af1d530_0, 4, 5;
    %load/vec4 v0x558f5af1ce50_0;
    %parti/s 1, 28, 6;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af1d530_0, 4, 5;
    %load/vec4 v0x558f5af1ce50_0;
    %parti/s 1, 27, 6;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af1d530_0, 4, 5;
    %load/vec4 v0x558f5af1ce50_0;
    %parti/s 1, 26, 6;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af1d530_0, 4, 5;
    %load/vec4 v0x558f5af1ce50_0;
    %parti/s 1, 25, 6;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af1d530_0, 4, 5;
    %load/vec4 v0x558f5af1ce50_0;
    %parti/s 1, 24, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af1d530_0, 4, 5;
    %load/vec4 v0x558f5af1ce50_0;
    %parti/s 1, 23, 6;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af1d530_0, 4, 5;
    %load/vec4 v0x558f5af1ce50_0;
    %parti/s 1, 22, 6;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af1d530_0, 4, 5;
    %load/vec4 v0x558f5af1ce50_0;
    %parti/s 1, 21, 6;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af1d530_0, 4, 5;
    %load/vec4 v0x558f5af1ce50_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af1d530_0, 4, 5;
    %load/vec4 v0x558f5af1ce50_0;
    %parti/s 1, 19, 6;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af1d530_0, 4, 5;
    %load/vec4 v0x558f5af1ce50_0;
    %parti/s 1, 18, 6;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af1d530_0, 4, 5;
    %load/vec4 v0x558f5af1ce50_0;
    %parti/s 1, 17, 6;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af1d530_0, 4, 5;
    %load/vec4 v0x558f5af1ce50_0;
    %parti/s 1, 16, 6;
    %ix/load 4, 14, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af1d530_0, 4, 5;
    %load/vec4 v0x558f5af1ce50_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af1d530_0, 4, 5;
    %load/vec4 v0x558f5af1ce50_0;
    %parti/s 1, 14, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af1d530_0, 4, 5;
    %load/vec4 v0x558f5af1ce50_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 17, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af1d530_0, 4, 5;
    %load/vec4 v0x558f5af1ce50_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af1d530_0, 4, 5;
    %load/vec4 v0x558f5af1ce50_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 19, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af1d530_0, 4, 5;
    %load/vec4 v0x558f5af1ce50_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 20, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af1d530_0, 4, 5;
    %load/vec4 v0x558f5af1ce50_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af1d530_0, 4, 5;
    %load/vec4 v0x558f5af1ce50_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 22, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af1d530_0, 4, 5;
    %load/vec4 v0x558f5af1ce50_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 23, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af1d530_0, 4, 5;
    %load/vec4 v0x558f5af1ce50_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af1d530_0, 4, 5;
    %load/vec4 v0x558f5af1ce50_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 25, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af1d530_0, 4, 5;
    %load/vec4 v0x558f5af1ce50_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 26, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af1d530_0, 4, 5;
    %load/vec4 v0x558f5af1ce50_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 27, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af1d530_0, 4, 5;
    %load/vec4 v0x558f5af1ce50_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 28, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af1d530_0, 4, 5;
    %load/vec4 v0x558f5af1ce50_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 29, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af1d530_0, 4, 5;
    %load/vec4 v0x558f5af1ce50_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 30, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af1d530_0, 4, 5;
    %load/vec4 v0x558f5af1ce50_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af1d530_0, 4, 5;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_0x558f5af1c5e0;
T_157 ;
    %wait E_0x558f5aa10880;
    %load/vec4 v0x558f5af34650_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af34290_0, 4, 5;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558f5af34290_0, 4, 5;
    %load/vec4 v0x558f5af34830_0;
    %assign/vec4 v0x558f5af34330_0, 0;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0x558f5ae53ac0;
T_158 ;
    %wait E_0x558f5a887520;
    %load/vec4 v0x558f5ae787f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f5ae68e00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558f5ae692b0_0, 0;
    %jmp T_158.1;
T_158.0 ;
    %load/vec4 v0x558f5ae691f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_158.2, 8;
    %load/vec4 v0x558f5ae69a00_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_158.3, 8;
T_158.2 ; End of true expr.
    %load/vec4 v0x558f5ae68e00_0;
    %jmp/0 T_158.3, 8;
 ; End of false expr.
    %blend;
T_158.3;
    %assign/vec4 v0x558f5ae68e00_0, 0;
    %load/vec4 v0x558f5ae77ad0_0;
    %assign/vec4 v0x558f5ae692b0_0, 0;
T_158.1 ;
    %jmp T_158;
    .thread T_158;
    .scope S_0x558f5ae53ac0;
T_159 ;
    %wait E_0x558f5a887560;
    %load/vec4 v0x558f5ae788c0_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x558f5ae788c0_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 196608, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x558f5ae691f0_0, 0;
    %jmp T_159;
    .thread T_159, $push;
    .scope S_0x558f5ae53ac0;
T_160 ;
    %wait E_0x558f5a887520;
    %load/vec4 v0x558f5ae788c0_0;
    %parti/s 8, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_160.0, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_160.1, 6;
    %load/vec4 v0x558f5ae69a00_0;
    %assign/vec4 v0x558f5ae68ec0_0, 0;
    %jmp T_160.3;
T_160.0 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x558f5ae68e00_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x558f5ae68ec0_0, 0;
    %jmp T_160.3;
T_160.1 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x558f5ae77ad0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x558f5ae68ec0_0, 0;
    %jmp T_160.3;
T_160.3 ;
    %pop/vec4 1;
    %jmp T_160;
    .thread T_160;
    .scope S_0x558f5a9012e0;
T_161 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558f5af17ef0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558f5af17f90_0, 0, 16;
    %end;
    .thread T_161;
    .scope S_0x558f5a9012e0;
T_162 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x558f5a932420_0, 0, 32;
    %store/vec4 v0x558f5a937890_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x558f5af17310;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x558f5af17020, P_0x558f5af171e0 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_162.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5af188f0_0, 0, 32;
T_162.2 ;
    %load/vec4 v0x558f5af188f0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_162.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af188f0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x558f5af188f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af18990, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af188f0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x558f5af188f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af18990, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af188f0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x558f5af188f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af18990, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af188f0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x558f5af188f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af18990, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af188f0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x558f5af188f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af18990, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af188f0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x558f5af188f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af18990, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af188f0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x558f5af188f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af18990, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af188f0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x558f5af188f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af18990, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af188f0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x558f5af188f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af18990, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af188f0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x558f5af188f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af18990, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af188f0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x558f5af188f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af18990, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af188f0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x558f5af188f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af18990, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af188f0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x558f5af188f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af18990, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af188f0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x558f5af188f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af18990, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af188f0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x558f5af188f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af18990, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af188f0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x558f5af188f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af18990, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af188f0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x558f5af188f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af18990, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af188f0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x558f5af188f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af18990, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af188f0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x558f5af188f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af18990, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5af188f0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x558f5af188f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5af18990, 4, 0;
    %load/vec4 v0x558f5af188f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5af188f0_0, 0, 32;
    %jmp T_162.2;
T_162.3 ;
    %end;
    .thread T_162;
    .scope S_0x558f5a9012e0;
T_163 ;
    %wait E_0x558f5a8b3af0;
    %load/vec4 v0x558f5af187b0_0;
    %load/vec4 v0x558f5af18490_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.0, 8;
    %delay 0, 0;
    %load/vec4 v0x558f5af182b0_0;
    %store/vec4 v0x558f5af17950_0, 0, 8;
    %load/vec4 v0x558f5af18670_0;
    %store/vec4 v0x558f5af179f0_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x558f5af177c0;
    %join;
    %delay 0, 0;
T_163.0 ;
    %jmp T_163;
    .thread T_163;
    .scope S_0x558f5a9012e0;
T_164 ;
    %wait E_0x558f5aa06d00;
    %load/vec4 v0x558f5af180d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %load/vec4 v0x558f5af17b30_0;
    %store/vec4 v0x558f5ab20a30_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558f5af17630;
    %join;
    %load/vec4 v0x558f5a922600_0;
    %store/vec4 v0x558f5af17db0_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x558f5af17b30_0;
    %store/vec4 v0x558f5ab20a30_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558f5af17630;
    %join;
    %load/vec4 v0x558f5a922600_0;
    %store/vec4 v0x558f5af17e50_0, 0, 16;
    %load/vec4 v0x558f5af17db0_0;
    %store/vec4 v0x558f5af17ef0_0, 0, 16;
T_164.0 ;
    %jmp T_164;
    .thread T_164;
    .scope S_0x558f5a8e0ff0;
T_165 ;
    %wait E_0x558f5aa62df0;
    %load/vec4 v0x558f5af19070_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558f5af196b0, 0, 4;
    %jmp T_165;
    .thread T_165, $push;
    .scope S_0x558f5a7ca190;
T_166 ;
    %wait E_0x558f5ad64fa0;
    %load/vec4 v0x558f5af191b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558f5af19a40_0, 0;
    %jmp T_166.1;
T_166.0 ;
    %load/vec4 v0x558f5af19750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.2, 8;
    %load/vec4 v0x558f5af19b80_0;
    %assign/vec4 v0x558f5af19a40_0, 0;
    %jmp T_166.3;
T_166.2 ;
    %load/vec4 v0x558f5af19a40_0;
    %assign/vec4 v0x558f5af19a40_0, 0;
T_166.3 ;
T_166.1 ;
    %load/vec4 v0x558f5af191b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558f5af197f0_0, 0;
    %jmp T_166.5;
T_166.4 ;
    %load/vec4 v0x558f5af19610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.6, 8;
    %load/vec4 v0x558f5af197f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x558f5af197f0_0, 0;
    %jmp T_166.7;
T_166.6 ;
    %load/vec4 v0x558f5af197f0_0;
    %assign/vec4 v0x558f5af197f0_0, 0;
T_166.7 ;
T_166.5 ;
    %load/vec4 v0x558f5af191b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5af19890_0, 0;
    %jmp T_166.9;
T_166.8 ;
    %load/vec4 v0x558f5af19610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f5af19890_0, 0;
    %jmp T_166.11;
T_166.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5af19890_0, 0;
T_166.11 ;
T_166.9 ;
    %jmp T_166;
    .thread T_166;
    .scope S_0x558f5a7ca190;
T_167 ;
    %wait E_0x558f5ab9e570;
    %load/vec4 v0x558f5af19b80_0;
    %load/vec4 v0x558f5af197f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x558f5af19570_0, 0;
    %load/vec4 v0x558f5af19a40_0;
    %load/vec4 v0x558f5af197f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x558f5af194d0_0, 0;
    %load/vec4 v0x558f5af19110_0;
    %load/vec4 v0x558f5af19570_0;
    %inv;
    %and;
    %assign/vec4 v0x558f5af19750_0, 0;
    %load/vec4 v0x558f5af18fd0_0;
    %load/vec4 v0x558f5af194d0_0;
    %inv;
    %and;
    %assign/vec4 v0x558f5af19610_0, 0;
    %jmp T_167;
    .thread T_167, $push;
    .scope S_0x558f5a7ca190;
T_168 ;
    %vpi_call 4 131 "$display", "--- lpDataWidth %d bit", P_0x558f5a7ca360 {0 0 0};
    %vpi_call 4 132 "$display", "--- lpBramGenNum %d Depth", P_0x558f5a7ca320 {0 0 0};
    %end;
    .thread T_168;
    .scope S_0x558f5ad8a530;
T_169 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558f5aa0ab40_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558f5aa0ac20_0, 0, 16;
    %end;
    .thread T_169;
    .scope S_0x558f5ad8a530;
T_170 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x558f5a95c490_0, 0, 32;
    %store/vec4 v0x558f5a9b33f0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x558f5ad68430;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x558f5af157f0, P_0x558f5af159b0 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_170.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5aa19370_0, 0, 32;
T_170.2 ;
    %load/vec4 v0x558f5aa19370_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_170.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa19370_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x558f5aa19370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa19450, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa19370_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x558f5aa19370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa19450, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa19370_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x558f5aa19370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa19450, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa19370_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x558f5aa19370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa19450, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa19370_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x558f5aa19370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa19450, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa19370_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x558f5aa19370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa19450, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa19370_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x558f5aa19370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa19450, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa19370_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x558f5aa19370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa19450, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa19370_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x558f5aa19370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa19450, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa19370_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x558f5aa19370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa19450, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa19370_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x558f5aa19370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa19450, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa19370_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x558f5aa19370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa19450, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa19370_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x558f5aa19370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa19450, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa19370_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x558f5aa19370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa19450, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa19370_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x558f5aa19370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa19450, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa19370_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x558f5aa19370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa19450, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa19370_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x558f5aa19370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa19450, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa19370_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x558f5aa19370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa19450, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa19370_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x558f5aa19370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa19450, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aa19370_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x558f5aa19370_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aa19450, 4, 0;
    %load/vec4 v0x558f5aa19370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5aa19370_0, 0, 32;
    %jmp T_170.2;
T_170.3 ;
    %end;
    .thread T_170;
    .scope S_0x558f5ad8a530;
T_171 ;
    %wait E_0x558f5ad74d70;
    %load/vec4 v0x558f5aa107c0_0;
    %load/vec4 v0x558f5aa10400_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.0, 8;
    %delay 0, 0;
    %load/vec4 v0x558f5aa06ae0_0;
    %store/vec4 v0x558f5aa130f0_0, 0, 8;
    %load/vec4 v0x558f5aa10640_0;
    %store/vec4 v0x558f5ad6a390_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x558f5ad7b370;
    %join;
    %delay 0, 0;
T_171.0 ;
    %jmp T_171;
    .thread T_171;
    .scope S_0x558f5ad8a530;
T_172 ;
    %wait E_0x558f5ad8ee50;
    %load/vec4 v0x558f5aa06880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.0, 8;
    %load/vec4 v0x558f5aa0d630_0;
    %store/vec4 v0x558f5a94cd50_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558f5ad7af80;
    %join;
    %load/vec4 v0x558f5a9492c0_0;
    %store/vec4 v0x558f5aa0a980_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x558f5aa0d630_0;
    %store/vec4 v0x558f5a94cd50_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558f5ad7af80;
    %join;
    %load/vec4 v0x558f5a9492c0_0;
    %store/vec4 v0x558f5aa0aa60_0, 0, 16;
    %load/vec4 v0x558f5aa0a980_0;
    %store/vec4 v0x558f5aa0ab40_0, 0, 16;
T_172.0 ;
    %jmp T_172;
    .thread T_172;
    .scope S_0x558f5addfcb0;
T_173 ;
    %wait E_0x558f5a817e00;
    %load/vec4 v0x558f5ab33b40_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558f5ab3c170, 0, 4;
    %jmp T_173;
    .thread T_173, $push;
    .scope S_0x558f5ad7bf70;
T_174 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558f5aa9d3a0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558f5aa9d480_0, 0, 16;
    %end;
    .thread T_174;
    .scope S_0x558f5ad7bf70;
T_175 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x558f5aac5190_0, 0, 32;
    %store/vec4 v0x558f5aab0320_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x558f5aa7e1d0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x558f5af16000, P_0x558f5af161c0 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_175.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5aac2570_0, 0, 32;
T_175.2 ;
    %load/vec4 v0x558f5aac2570_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_175.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aac2570_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x558f5aac2570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aac2650, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aac2570_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x558f5aac2570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aac2650, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aac2570_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x558f5aac2570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aac2650, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aac2570_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x558f5aac2570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aac2650, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aac2570_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x558f5aac2570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aac2650, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aac2570_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x558f5aac2570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aac2650, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aac2570_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x558f5aac2570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aac2650, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aac2570_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x558f5aac2570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aac2650, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aac2570_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x558f5aac2570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aac2650, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aac2570_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x558f5aac2570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aac2650, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aac2570_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x558f5aac2570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aac2650, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aac2570_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x558f5aac2570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aac2650, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aac2570_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x558f5aac2570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aac2650, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aac2570_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x558f5aac2570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aac2650, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aac2570_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x558f5aac2570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aac2650, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aac2570_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x558f5aac2570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aac2650, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aac2570_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x558f5aac2570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aac2650, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aac2570_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x558f5aac2570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aac2650, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aac2570_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x558f5aac2570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aac2650, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aac2570_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x558f5aac2570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aac2650, 4, 0;
    %load/vec4 v0x558f5aac2570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5aac2570_0, 0, 32;
    %jmp T_175.2;
T_175.3 ;
    %end;
    .thread T_175;
    .scope S_0x558f5ad7bf70;
T_176 ;
    %wait E_0x558f5aa131b0;
    %load/vec4 v0x558f5aa99410_0;
    %load/vec4 v0x558f5aaa72a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.0, 8;
    %delay 0, 0;
    %load/vec4 v0x558f5aaa7080_0;
    %store/vec4 v0x558f5aa41d20_0, 0, 8;
    %load/vec4 v0x558f5aa99290_0;
    %store/vec4 v0x558f5aa3c290_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x558f5aa62bd0;
    %join;
    %delay 0, 0;
T_176.0 ;
    %jmp T_176;
    .thread T_176;
    .scope S_0x558f5ad7bf70;
T_177 ;
    %wait E_0x558f5ae422e0;
    %load/vec4 v0x558f5aa9d600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.0, 8;
    %load/vec4 v0x558f5aaa4550_0;
    %store/vec4 v0x558f5aacd8e0_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558f5aa62970;
    %join;
    %load/vec4 v0x558f5aa4abd0_0;
    %store/vec4 v0x558f5aa9d1e0_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x558f5aaa4550_0;
    %store/vec4 v0x558f5aacd8e0_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558f5aa62970;
    %join;
    %load/vec4 v0x558f5aa4abd0_0;
    %store/vec4 v0x558f5aa9d2c0_0, 0, 16;
    %load/vec4 v0x558f5aa9d1e0_0;
    %store/vec4 v0x558f5aa9d3a0_0, 0, 16;
T_177.0 ;
    %jmp T_177;
    .thread T_177;
    .scope S_0x558f5ad7b760;
T_178 ;
    %wait E_0x558f5a817e00;
    %load/vec4 v0x558f5ab33b40_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558f5ab3c170, 0, 4;
    %jmp T_178;
    .thread T_178, $push;
    .scope S_0x558f5adde660;
T_179 ;
    %wait E_0x558f5ad64fa0;
    %load/vec4 v0x558f5ab33cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558f5ab3c580_0, 0;
    %jmp T_179.1;
T_179.0 ;
    %load/vec4 v0x558f5ab3c250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.2, 8;
    %load/vec4 v0x558f5ab46d80_0;
    %assign/vec4 v0x558f5ab3c580_0, 0;
    %jmp T_179.3;
T_179.2 ;
    %load/vec4 v0x558f5ab3c580_0;
    %assign/vec4 v0x558f5ab3c580_0, 0;
T_179.3 ;
T_179.1 ;
    %load/vec4 v0x558f5ab33cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558f5ab3c2f0_0, 0;
    %jmp T_179.5;
T_179.4 ;
    %load/vec4 v0x558f5ab39ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.6, 8;
    %load/vec4 v0x558f5ab3c2f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x558f5ab3c2f0_0, 0;
    %jmp T_179.7;
T_179.6 ;
    %load/vec4 v0x558f5ab3c2f0_0;
    %assign/vec4 v0x558f5ab3c2f0_0, 0;
T_179.7 ;
T_179.5 ;
    %load/vec4 v0x558f5ab33cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5ab3c3b0_0, 0;
    %jmp T_179.9;
T_179.8 ;
    %load/vec4 v0x558f5ab39ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f5ab3c3b0_0, 0;
    %jmp T_179.11;
T_179.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5ab3c3b0_0, 0;
T_179.11 ;
T_179.9 ;
    %jmp T_179;
    .thread T_179;
    .scope S_0x558f5adde660;
T_180 ;
    %wait E_0x558f5a816930;
    %load/vec4 v0x558f5ab46d80_0;
    %load/vec4 v0x558f5ab3c2f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x558f5ab39e20_0, 0;
    %load/vec4 v0x558f5ab3c580_0;
    %load/vec4 v0x558f5ab3c2f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x558f5ab39d60_0, 0;
    %load/vec4 v0x558f5ab33be0_0;
    %load/vec4 v0x558f5ab39e20_0;
    %inv;
    %and;
    %assign/vec4 v0x558f5ab3c250_0, 0;
    %load/vec4 v0x558f5ab33aa0_0;
    %load/vec4 v0x558f5ab39d60_0;
    %inv;
    %and;
    %assign/vec4 v0x558f5ab39ee0_0, 0;
    %jmp T_180;
    .thread T_180, $push;
    .scope S_0x558f5adde660;
T_181 ;
    %vpi_call 4 131 "$display", "--- lpDataWidth %d bit", P_0x558f5addea20 {0 0 0};
    %vpi_call 4 132 "$display", "--- lpBramGenNum %d Depth", P_0x558f5adde9e0 {0 0 0};
    %end;
    .thread T_181;
    .scope S_0x558f5ab51620;
T_182 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558f5a8b6e30_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558f5a8b6f10_0, 0, 16;
    %end;
    .thread T_182;
    .scope S_0x558f5ab51620;
T_183 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x558f5a8293c0_0, 0, 32;
    %store/vec4 v0x558f5a885b40_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x558f5a7f5a70;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x558f5af16810, P_0x558f5af169d0 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_183.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5a8c8b30_0, 0, 32;
T_183.2 ;
    %load/vec4 v0x558f5a8c8b30_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_183.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8c8b30_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x558f5a8c8b30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a8c8c10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8c8b30_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x558f5a8c8b30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a8c8c10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8c8b30_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x558f5a8c8b30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a8c8c10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8c8b30_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x558f5a8c8b30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a8c8c10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8c8b30_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x558f5a8c8b30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a8c8c10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8c8b30_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x558f5a8c8b30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a8c8c10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8c8b30_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x558f5a8c8b30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a8c8c10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8c8b30_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x558f5a8c8b30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a8c8c10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8c8b30_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x558f5a8c8b30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a8c8c10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8c8b30_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x558f5a8c8b30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a8c8c10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8c8b30_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x558f5a8c8b30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a8c8c10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8c8b30_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x558f5a8c8b30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a8c8c10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8c8b30_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x558f5a8c8b30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a8c8c10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8c8b30_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x558f5a8c8b30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a8c8c10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8c8b30_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x558f5a8c8b30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a8c8c10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8c8b30_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x558f5a8c8b30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a8c8c10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8c8b30_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x558f5a8c8b30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a8c8c10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8c8b30_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x558f5a8c8b30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a8c8c10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8c8b30_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x558f5a8c8b30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a8c8c10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5a8c8b30_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x558f5a8c8b30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5a8c8c10, 4, 0;
    %load/vec4 v0x558f5a8c8b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5a8c8b30_0, 0, 32;
    %jmp T_183.2;
T_183.3 ;
    %end;
    .thread T_183;
    .scope S_0x558f5ab51620;
T_184 ;
    %wait E_0x558f5aa99590;
    %load/vec4 v0x558f5a8c89d0_0;
    %load/vec4 v0x558f5a85ccf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.0, 8;
    %delay 0, 0;
    %load/vec4 v0x558f5a850e30_0;
    %store/vec4 v0x558f5a8494f0_0, 0, 8;
    %load/vec4 v0x558f5a85cf30_0;
    %store/vec4 v0x558f5a806790_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x558f5a806550;
    %join;
    %delay 0, 0;
T_184.0 ;
    %jmp T_184;
    .thread T_184;
    .scope S_0x558f5ab51620;
T_185 ;
    %wait E_0x558f5ab39f80;
    %load/vec4 v0x558f5a850bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.0, 8;
    %load/vec4 v0x558f5a806970_0;
    %store/vec4 v0x558f5a810ed0_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558f5a7fd620;
    %join;
    %load/vec4 v0x558f5a7d4ee0_0;
    %store/vec4 v0x558f5a8b6c70_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x558f5a806970_0;
    %store/vec4 v0x558f5a810ed0_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558f5a7fd620;
    %join;
    %load/vec4 v0x558f5a7d4ee0_0;
    %store/vec4 v0x558f5a8b6d50_0, 0, 16;
    %load/vec4 v0x558f5a8b6c70_0;
    %store/vec4 v0x558f5a8b6e30_0, 0, 16;
T_185.0 ;
    %jmp T_185;
    .thread T_185;
    .scope S_0x558f5a83a090;
T_186 ;
    %wait E_0x558f5ab57c00;
    %load/vec4 v0x558f5abfb550_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558f5a7abe20, 0, 4;
    %jmp T_186;
    .thread T_186, $push;
    .scope S_0x558f5ab46f80;
T_187 ;
    %wait E_0x558f5ad64fa0;
    %load/vec4 v0x558f5a93d0b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558f5a7b7900_0, 0;
    %jmp T_187.1;
T_187.0 ;
    %load/vec4 v0x558f5a7abee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.2, 8;
    %load/vec4 v0x558f5a7b7b00_0;
    %assign/vec4 v0x558f5a7b7900_0, 0;
    %jmp T_187.3;
T_187.2 ;
    %load/vec4 v0x558f5a7b7900_0;
    %assign/vec4 v0x558f5a7b7900_0, 0;
T_187.3 ;
T_187.1 ;
    %load/vec4 v0x558f5a93d0b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558f5a7abf80_0, 0;
    %jmp T_187.5;
T_187.4 ;
    %load/vec4 v0x558f5a7abd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.6, 8;
    %load/vec4 v0x558f5a7abf80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x558f5a7abf80_0, 0;
    %jmp T_187.7;
T_187.6 ;
    %load/vec4 v0x558f5a7abf80_0;
    %assign/vec4 v0x558f5a7abf80_0, 0;
T_187.7 ;
T_187.5 ;
    %load/vec4 v0x558f5a93d0b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5a7ac090_0, 0;
    %jmp T_187.9;
T_187.8 ;
    %load/vec4 v0x558f5a7abd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f5a7ac090_0, 0;
    %jmp T_187.11;
T_187.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5a7ac090_0, 0;
T_187.11 ;
T_187.9 ;
    %jmp T_187;
    .thread T_187;
    .scope S_0x558f5ab46f80;
T_188 ;
    %wait E_0x558f5adee280;
    %load/vec4 v0x558f5a7b7b00_0;
    %load/vec4 v0x558f5a7abf80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x558f5a93d4b0_0, 0;
    %load/vec4 v0x558f5a7b7900_0;
    %load/vec4 v0x558f5a7abf80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x558f5a93d3f0_0, 0;
    %load/vec4 v0x558f5abfb620_0;
    %load/vec4 v0x558f5a93d4b0_0;
    %inv;
    %and;
    %assign/vec4 v0x558f5a7abee0_0, 0;
    %load/vec4 v0x558f5abfb450_0;
    %load/vec4 v0x558f5a93d3f0_0;
    %inv;
    %and;
    %assign/vec4 v0x558f5a7abd80_0, 0;
    %jmp T_188;
    .thread T_188, $push;
    .scope S_0x558f5ab46f80;
T_189 ;
    %vpi_call 4 131 "$display", "--- lpDataWidth %d bit", P_0x558f5ab577c0 {0 0 0};
    %vpi_call 4 132 "$display", "--- lpBramGenNum %d Depth", P_0x558f5ab57780 {0 0 0};
    %end;
    .thread T_189;
    .scope S_0x558f5ae67820;
T_190 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558f5aedc4b0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558f5aedbfe0_0, 0, 16;
    %end;
    .thread T_190;
    .scope S_0x558f5ae67820;
T_191 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x558f5ae82250_0, 0, 32;
    %store/vec4 v0x558f5ae82720_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x558f5ae67ba0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x558f5af147d0, P_0x558f5af14990 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_191.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5aeda630_0, 0, 32;
T_191.2 ;
    %load/vec4 v0x558f5aeda630_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_191.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aeda630_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x558f5aeda630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aeda1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aeda630_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x558f5aeda630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aeda1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aeda630_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x558f5aeda630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aeda1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aeda630_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x558f5aeda630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aeda1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aeda630_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x558f5aeda630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aeda1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aeda630_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x558f5aeda630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aeda1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aeda630_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x558f5aeda630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aeda1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aeda630_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x558f5aeda630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aeda1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aeda630_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x558f5aeda630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aeda1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aeda630_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x558f5aeda630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aeda1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aeda630_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x558f5aeda630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aeda1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aeda630_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x558f5aeda630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aeda1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aeda630_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x558f5aeda630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aeda1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aeda630_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x558f5aeda630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aeda1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aeda630_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x558f5aeda630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aeda1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aeda630_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x558f5aeda630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aeda1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aeda630_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x558f5aeda630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aeda1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aeda630_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x558f5aeda630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aeda1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aeda630_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x558f5aeda630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aeda1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5aeda630_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x558f5aeda630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5aeda1f0, 4, 0;
    %load/vec4 v0x558f5aeda630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5aeda630_0, 0, 32;
    %jmp T_191.2;
T_191.3 ;
    %end;
    .thread T_191;
    .scope S_0x558f5ae67820;
T_192 ;
    %wait E_0x558f5ae90770;
    %load/vec4 v0x558f5aeda990_0;
    %load/vec4 v0x558f5aedaff0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.0, 8;
    %delay 0, 0;
    %load/vec4 v0x558f5aedb8b0_0;
    %store/vec4 v0x558f5aee9d10_0, 0, 8;
    %load/vec4 v0x558f5aedad30_0;
    %store/vec4 v0x558f5aeeaac0_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x558f5ae80460;
    %join;
    %delay 0, 0;
T_192.0 ;
    %jmp T_192;
    .thread T_192;
    .scope S_0x558f5ae67820;
T_193 ;
    %wait E_0x558f5a816970;
    %load/vec4 v0x558f5aedbbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.0, 8;
    %load/vec4 v0x558f5aeea7d0_0;
    %store/vec4 v0x558f5ae7be30_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558f5ae81e30;
    %join;
    %load/vec4 v0x558f5ae7bf10_0;
    %store/vec4 v0x558f5aeea210_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x558f5aeea7d0_0;
    %store/vec4 v0x558f5ae7be30_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558f5ae81e30;
    %join;
    %load/vec4 v0x558f5ae7bf10_0;
    %store/vec4 v0x558f5aedc3d0_0, 0, 16;
    %load/vec4 v0x558f5aeea210_0;
    %store/vec4 v0x558f5aedc4b0_0, 0, 16;
T_193.0 ;
    %jmp T_193;
    .thread T_193;
    .scope S_0x558f5aebe0c0;
T_194 ;
    %wait E_0x558f5a817e00;
    %load/vec4 v0x558f5ada49c0_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558f5ada3260, 0, 4;
    %jmp T_194;
    .thread T_194, $push;
    .scope S_0x558f5ae80ee0;
T_195 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558f5adcbb40_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558f5adcb670_0, 0, 16;
    %end;
    .thread T_195;
    .scope S_0x558f5ae80ee0;
T_196 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x558f5adee130_0, 0, 32;
    %store/vec4 v0x558f5adee560_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x558f5ae81260;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x558f5af14fe0, P_0x558f5af151a0 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_196.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5adb8000_0, 0, 32;
T_196.2 ;
    %load/vec4 v0x558f5adb8000_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_196.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5adb8000_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x558f5adb8000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5adb80e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5adb8000_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x558f5adb8000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5adb80e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5adb8000_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x558f5adb8000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5adb80e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5adb8000_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x558f5adb8000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5adb80e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5adb8000_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x558f5adb8000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5adb80e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5adb8000_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x558f5adb8000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5adb80e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5adb8000_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x558f5adb8000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5adb80e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5adb8000_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x558f5adb8000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5adb80e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5adb8000_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x558f5adb8000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5adb80e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5adb8000_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x558f5adb8000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5adb80e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5adb8000_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x558f5adb8000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5adb80e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5adb8000_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x558f5adb8000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5adb80e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5adb8000_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x558f5adb8000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5adb80e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5adb8000_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x558f5adb8000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5adb80e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5adb8000_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x558f5adb8000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5adb80e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5adb8000_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x558f5adb8000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5adb80e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5adb8000_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x558f5adb8000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5adb80e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5adb8000_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x558f5adb8000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5adb80e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5adb8000_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x558f5adb8000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5adb80e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558f5adb8000_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x558f5adb8000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558f5adb80e0, 4, 0;
    %load/vec4 v0x558f5adb8000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558f5adb8000_0, 0, 32;
    %jmp T_196.2;
T_196.3 ;
    %end;
    .thread T_196;
    .scope S_0x558f5ae80ee0;
T_197 ;
    %wait E_0x558f5a8216a0;
    %load/vec4 v0x558f5adb8420_0;
    %load/vec4 v0x558f5adca520_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.0, 8;
    %delay 0, 0;
    %load/vec4 v0x558f5adca800_0;
    %store/vec4 v0x558f5adde2e0_0, 0, 8;
    %load/vec4 v0x558f5adb8810_0;
    %store/vec4 v0x558f5add9e90_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x558f5ade04c0;
    %join;
    %delay 0, 0;
T_197.0 ;
    %jmp T_197;
    .thread T_197;
    .scope S_0x558f5ae80ee0;
T_198 ;
    %wait E_0x558f5adee8b0;
    %load/vec4 v0x558f5adcaf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.0, 8;
    %load/vec4 v0x558f5adcc660_0;
    %store/vec4 v0x558f5adedd10_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558f5ae81a40;
    %join;
    %load/vec4 v0x558f5adeddf0_0;
    %store/vec4 v0x558f5adcbf30_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x558f5adcc660_0;
    %store/vec4 v0x558f5adedd10_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558f5ae81a40;
    %join;
    %load/vec4 v0x558f5adeddf0_0;
    %store/vec4 v0x558f5adcba60_0, 0, 16;
    %load/vec4 v0x558f5adcbf30_0;
    %store/vec4 v0x558f5adcbb40_0, 0, 16;
T_198.0 ;
    %jmp T_198;
    .thread T_198;
    .scope S_0x558f5ae807e0;
T_199 ;
    %wait E_0x558f5a817e00;
    %load/vec4 v0x558f5ada49c0_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558f5ada3260, 0, 4;
    %jmp T_199;
    .thread T_199, $push;
    .scope S_0x558f5adf9280;
T_200 ;
    %wait E_0x558f5ad64fa0;
    %load/vec4 v0x558f5ada45d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558f5ad9e390_0, 0;
    %jmp T_200.1;
T_200.0 ;
    %load/vec4 v0x558f5ada3340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.2, 8;
    %load/vec4 v0x558f5ad90b60_0;
    %assign/vec4 v0x558f5ad9e390_0, 0;
    %jmp T_200.3;
T_200.2 ;
    %load/vec4 v0x558f5ad9e390_0;
    %assign/vec4 v0x558f5ad9e390_0, 0;
T_200.3 ;
T_200.1 ;
    %load/vec4 v0x558f5ada45d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558f5ada2b60_0, 0;
    %jmp T_200.5;
T_200.4 ;
    %load/vec4 v0x558f5ada3a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.6, 8;
    %load/vec4 v0x558f5ada2b60_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x558f5ada2b60_0, 0;
    %jmp T_200.7;
T_200.6 ;
    %load/vec4 v0x558f5ada2b60_0;
    %assign/vec4 v0x558f5ada2b60_0, 0;
T_200.7 ;
T_200.5 ;
    %load/vec4 v0x558f5ada45d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5ada2c20_0, 0;
    %jmp T_200.9;
T_200.8 ;
    %load/vec4 v0x558f5ada3a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f5ada2c20_0, 0;
    %jmp T_200.11;
T_200.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5ada2c20_0, 0;
T_200.11 ;
T_200.9 ;
    %jmp T_200;
    .thread T_200;
    .scope S_0x558f5adf9280;
T_201 ;
    %wait E_0x558f5a815c90;
    %load/vec4 v0x558f5ad90b60_0;
    %load/vec4 v0x558f5ada2b60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x558f5ada39d0_0, 0;
    %load/vec4 v0x558f5ad9e390_0;
    %load/vec4 v0x558f5ada2b60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x558f5ada3e80_0, 0;
    %load/vec4 v0x558f5ada4a80_0;
    %load/vec4 v0x558f5ada39d0_0;
    %inv;
    %and;
    %assign/vec4 v0x558f5ada3340_0, 0;
    %load/vec4 v0x558f5adb22a0_0;
    %load/vec4 v0x558f5ada3e80_0;
    %inv;
    %and;
    %assign/vec4 v0x558f5ada3a90_0, 0;
    %jmp T_201;
    .thread T_201, $push;
    .scope S_0x558f5adf9280;
T_202 ;
    %vpi_call 4 131 "$display", "--- lpDataWidth %d bit", P_0x558f5adf96a0 {0 0 0};
    %vpi_call 4 132 "$display", "--- lpBramGenNum %d Depth", P_0x558f5adf9660 {0 0 0};
    %end;
    .thread T_202;
    .scope S_0x558f5adf8ea0;
T_203 ;
    %wait E_0x558f5a811910;
    %load/vec4 v0x558f5af1b090_0;
    %inv;
    %assign/vec4 v0x558f5af1ad70_0, 0;
    %jmp T_203;
    .thread T_203, $push;
    .scope S_0x558f5adf8ea0;
T_204 ;
    %wait E_0x558f5ae68750;
    %load/vec4 v0x558f5af1a620_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x558f5af1a620_0;
    %parti/s 1, 30, 6;
    %and;
    %assign/vec4 v0x558f5af1acd0_0, 0;
    %load/vec4 v0x558f5af1af50_0;
    %inv;
    %assign/vec4 v0x558f5af1ac30_0, 0;
    %jmp T_204;
    .thread T_204, $push;
    .scope S_0x558f5ae78500;
T_205 ;
    %wait E_0x558f5a887520;
    %load/vec4 v0x558f5ad3fe70_0;
    %assign/vec4 v0x558f5ad64370_0, 0;
    %load/vec4 v0x558f5ae600c0_0;
    %assign/vec4 v0x558f5ae77ea0_0, 0;
    %load/vec4 v0x558f5ad584e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.0, 8;
    %load/vec4 v0x558f5ad53580_0;
    %inv;
    %assign/vec4 v0x558f5adf8460_0, 0;
    %load/vec4 v0x558f5ad53580_0;
    %assign/vec4 v0x558f5ae5fb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5ad64430_0, 0;
    %jmp T_205.1;
T_205.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f5adf8460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5ae5fb10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f5ad64430_0, 0;
T_205.1 ;
    %load/vec4 v0x558f5ae5fb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.2, 8;
    %load/vec4 v0x558f5ae60000_0;
    %assign/vec4 v0x558f5adf8520_0, 0;
    %jmp T_205.3;
T_205.2 ;
    %load/vec4 v0x558f5adf8520_0;
    %assign/vec4 v0x558f5adf8520_0, 0;
T_205.3 ;
    %load/vec4 v0x558f5ad53620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5ae5fa50_0, 0;
    %jmp T_205.5;
T_205.4 ;
    %load/vec4 v0x558f5ae5fb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558f5ae5fa50_0, 0;
    %jmp T_205.7;
T_205.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558f5ae5fa50_0, 0;
T_205.7 ;
T_205.5 ;
    %jmp T_205;
    .thread T_205;
    .scope S_0x558f5ae781b0;
T_206 ;
    %wait E_0x558f5a82bc20;
    %load/vec4 v0x558f5af1c490_0;
    %assign/vec4 v0x558f5af1c170_0, 0;
    %load/vec4 v0x558f5af1c2b0_0;
    %parti/s 9, 0, 2;
    %assign/vec4 v0x558f5af1bf90_0, 0;
    %load/vec4 v0x558f5af1c2b0_0;
    %parti/s 1, 30, 6;
    %assign/vec4 v0x558f5af1c0d0_0, 0;
    %load/vec4 v0x558f5af1c2b0_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x558f5af1c030_0, 0;
    %jmp T_206;
    .thread T_206, $push;
    .scope S_0x558f5ad7dd00;
T_207 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f5af39e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f5af39640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f5af3a700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f5af39780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f5af3b110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f5af3b070_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5af39030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5af38f90_0, 0, 32;
    %end;
    .thread T_207;
    .scope S_0x558f5ad7dd00;
T_208 ;
    %delay 2000, 0;
    %load/vec4 v0x558f5af39e50_0;
    %inv;
    %store/vec4 v0x558f5af39e50_0, 0, 1;
    %jmp T_208;
    .thread T_208;
    .scope S_0x558f5ad7dd00;
T_209 ;
    %delay 3000, 0;
    %load/vec4 v0x558f5af39640_0;
    %inv;
    %store/vec4 v0x558f5af39640_0, 0, 1;
    %jmp T_209;
    .thread T_209;
    .scope S_0x558f5ad7dd00;
T_210 ;
    %vpi_call 2 161 "$display", "--- lpRamAdrsWidth %d bit", P_0x558f5af0fd40 {0 0 0};
    %vpi_call 2 162 "$display", "--- lpUfiBlockConnectNum %d bit", P_0x558f5af0ff40 {0 0 0};
    %end;
    .thread T_210;
    .scope S_0x558f5ad7dd00;
T_211 ;
    %wait E_0x558f5a887520;
    %load/vec4 v0x558f5af37d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_211.0, 8;
    %load/vec4 v0x558f5af3afd0_0;
    %load/vec4 v0x558f5af390d0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558f5af37ee0, 0, 4;
    %jmp T_211.1;
T_211.0 ;
    %load/vec4 v0x558f5af390d0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x558f5af37ee0, 4;
    %load/vec4 v0x558f5af390d0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558f5af37ee0, 0, 4;
T_211.1 ;
    %jmp T_211;
    .thread T_211;
    .scope S_0x558f5ad7dd00;
T_212 ;
    %wait E_0x558f5ad750b0;
    %load/vec4 v0x558f5af390d0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x558f5af37ee0, 4;
    %assign/vec4 v0x558f5af37db0_0, 0;
    %load/vec4 v0x558f5af39210_0;
    %inv;
    %load/vec4 v0x558f5af39170_0;
    %inv;
    %and;
    %assign/vec4 v0x558f5af37d10_0, 0;
    %jmp T_212;
    .thread T_212, $push;
    .scope S_0x558f5ad7dd00;
T_213 ;
    %vpi_call 2 388 "$dumpfile", "UFIB_tb.vcd" {0 0 0};
    %vpi_call 2 389 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x558f5ad7dd00 {0 0 0};
    %vpi_call 2 390 "$display", " ----- SIM_END !!" {0 0 0};
    %fork TD_UFIB_tb.reset_init, S_0x558f5af37180;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5af37540_0, 0, 32;
    %pushi/vec4 1073938432, 0, 32;
    %store/vec4 v0x558f5af374a0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x558f5af37310;
    %join;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0x558f5af37540_0, 0, 32;
    %pushi/vec4 1073872904, 0, 32;
    %store/vec4 v0x558f5af374a0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x558f5af37310;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x558f5af37540_0, 0, 32;
    %pushi/vec4 1073872908, 0, 32;
    %store/vec4 v0x558f5af374a0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x558f5af37310;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558f5af370e0_0, 0, 1;
    %fork TD_UFIB_tb.mcb_flash_run, S_0x558f5af36eb0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x558f5af37810_0, 0, 32;
    %pushi/vec4 327692, 0, 32;
    %store/vec4 v0x558f5af37770_0, 0, 32;
    %fork TD_UFIB_tb.wait_flag, S_0x558f5af375e0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558f5af370e0_0, 0, 1;
    %fork TD_UFIB_tb.mcb_flash_run, S_0x558f5af36eb0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558f5af37810_0, 0, 32;
    %pushi/vec4 1073872908, 0, 32;
    %store/vec4 v0x558f5af37770_0, 0, 32;
    %fork TD_UFIB_tb.wait_flag, S_0x558f5af375e0;
    %join;
    %delay 4000000, 0;
    %vpi_call 2 402 "$display", " ----- SIM_END !!" {0 0 0};
    %vpi_call 2 403 "$finish" {0 0 0};
    %end;
    .thread T_213;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "UFIB_tb.v";
    "../../MicroControllerBlock/MicroControllerBlock.v";
    "../../common/fifo/SyncFifoController.v";
    "../../common/fifo/TrionSDPBRAM.v";
    "/tools/efinity/2023.1/sim_models/verilog/efx_ram_5k.v";
    "../../MicroControllerBlock/MicroControllerCsr.v";
    "../../RAMBlock/RAMBlock.v";
    "../../RAMBlock/RAMIfPortUnit.v";
    "../../RAMBlock/RAMCsr.v";
    "../../RAMBlock/RamReadWriteArbiter.v";
    "../../SynthesizerBlock/SynthesizerBlock.v";
    "../../SynthesizerBlock/I2SSignalGen.v";
    "../../SynthesizerBlock/SynthesizerCsr.v";
    "../../common/Serial/UartRX.v";
    "../UfibReadDmaUnit.v";
    "../UfibBurstCnt.v";
    "../UFIB.v";
