Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4.1 (win64) Build 2117270 Tue Jan 30 15:32:00 MST 2018
| Date         : Tue Apr 24 22:12:29 2018
| Host         : arody-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file Main_timing_summary_routed.rpt -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.889        0.000                      0                   93        0.169        0.000                      0                   93        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.889        0.000                      0                   93        0.169        0.000                      0                   93        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/r_Clk_Count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 0.828ns (20.270%)  route 3.257ns (79.730%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.622     5.143    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  UART_RX_INST/r_Clk_Count_reg[3]/Q
                         net (fo=6, routed)           1.061     6.660    UART_RX_INST/r_Clk_Count_reg_n_0_[3]
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.124     6.784 f  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4/O
                         net (fo=1, routed)           0.639     7.423    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I1_O)        0.124     7.547 f  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_2/O
                         net (fo=28, routed)          1.557     9.104    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_2_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.124     9.228 r  UART_RX_INST/r_Clk_Count[12]_i_1/O
                         net (fo=1, routed)           0.000     9.228    UART_RX_INST/r_Clk_Count[12]_i_1_n_0
    SLICE_X5Y31          FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.507    14.848    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[12]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X5Y31          FDRE (Setup_fdre_C_D)        0.031    15.117    UART_RX_INST/r_Clk_Count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/r_Clk_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.083ns  (logic 0.828ns (20.280%)  route 3.255ns (79.720%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.622     5.143    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  UART_RX_INST/r_Clk_Count_reg[3]/Q
                         net (fo=6, routed)           1.061     6.660    UART_RX_INST/r_Clk_Count_reg_n_0_[3]
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.124     6.784 f  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4/O
                         net (fo=1, routed)           0.639     7.423    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I1_O)        0.124     7.547 f  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_2/O
                         net (fo=28, routed)          1.555     9.102    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_2_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.124     9.226 r  UART_RX_INST/r_Clk_Count[11]_i_1/O
                         net (fo=1, routed)           0.000     9.226    UART_RX_INST/r_Clk_Count[11]_i_1_n_0
    SLICE_X5Y31          FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.507    14.848    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[11]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X5Y31          FDRE (Setup_fdre_C_D)        0.029    15.115    UART_RX_INST/r_Clk_Count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/r_RX_Byte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.828ns (21.831%)  route 2.965ns (78.169%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.622     5.143    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  UART_RX_INST/r_Clk_Count_reg[3]/Q
                         net (fo=6, routed)           1.061     6.660    UART_RX_INST/r_Clk_Count_reg_n_0_[3]
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.124     6.784 r  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4/O
                         net (fo=1, routed)           0.639     7.423    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I1_O)        0.124     7.547 r  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_2/O
                         net (fo=28, routed)          0.745     8.293    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_2_n_0
    SLICE_X1Y26          LUT6 (Prop_lut6_I3_O)        0.124     8.417 r  UART_RX_INST/r_RX_Byte[5]_i_1/O
                         net (fo=1, routed)           0.519     8.936    UART_RX_INST/r_RX_Byte[5]
    SLICE_X1Y26          FDRE                                         r  UART_RX_INST/r_RX_Byte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.504    14.845    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  UART_RX_INST/r_RX_Byte_reg[5]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X1Y26          FDRE (Setup_fdre_C_CE)      -0.205    14.865    UART_RX_INST/r_RX_Byte_reg[5]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             5.937ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/r_RX_Byte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 0.828ns (21.686%)  route 2.990ns (78.314%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.622     5.143    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  UART_RX_INST/r_Clk_Count_reg[3]/Q
                         net (fo=6, routed)           1.061     6.660    UART_RX_INST/r_Clk_Count_reg_n_0_[3]
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.124     6.784 r  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4/O
                         net (fo=1, routed)           0.639     7.423    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I1_O)        0.124     7.547 r  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_2/O
                         net (fo=28, routed)          0.958     8.505    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_2_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I2_O)        0.124     8.629 r  UART_RX_INST/r_RX_Byte[0]_i_1/O
                         net (fo=1, routed)           0.332     8.961    UART_RX_INST/r_RX_Byte[0]
    SLICE_X2Y25          FDRE                                         r  UART_RX_INST/r_RX_Byte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.502    14.843    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  UART_RX_INST/r_RX_Byte_reg[0]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y25          FDRE (Setup_fdre_C_CE)      -0.169    14.899    UART_RX_INST/r_RX_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -8.961    
  -------------------------------------------------------------------
                         slack                                  5.937    

Slack (MET) :             5.963ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/r_Clk_Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.828ns (20.647%)  route 3.182ns (79.353%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.623     5.144    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  UART_RX_INST/r_Clk_Count_reg[5]/Q
                         net (fo=5, routed)           0.984     6.584    UART_RX_INST/r_Clk_Count_reg_n_0_[5]
    SLICE_X4Y28          LUT4 (Prop_lut4_I2_O)        0.124     6.708 r  UART_RX_INST/r_Clk_Count[13]_i_6/O
                         net (fo=2, routed)           0.833     7.541    UART_RX_INST/r_Clk_Count[13]_i_6_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.124     7.665 r  UART_RX_INST/r_Clk_Count[13]_i_3/O
                         net (fo=14, routed)          1.366     9.031    UART_RX_INST/r_Clk_Count[13]_i_3_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I3_O)        0.124     9.155 r  UART_RX_INST/r_Clk_Count[10]_i_1/O
                         net (fo=1, routed)           0.000     9.155    UART_RX_INST/r_Clk_Count[10]_i_1_n_0
    SLICE_X5Y31          FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.507    14.848    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[10]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X5Y31          FDRE (Setup_fdre_C_D)        0.032    15.118    UART_RX_INST/r_Clk_Count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  5.963    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/r_Clk_Count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 0.828ns (20.657%)  route 3.180ns (79.343%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.623     5.144    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  UART_RX_INST/r_Clk_Count_reg[5]/Q
                         net (fo=5, routed)           0.984     6.584    UART_RX_INST/r_Clk_Count_reg_n_0_[5]
    SLICE_X4Y28          LUT4 (Prop_lut4_I2_O)        0.124     6.708 r  UART_RX_INST/r_Clk_Count[13]_i_6/O
                         net (fo=2, routed)           0.833     7.541    UART_RX_INST/r_Clk_Count[13]_i_6_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.124     7.665 r  UART_RX_INST/r_Clk_Count[13]_i_3/O
                         net (fo=14, routed)          1.364     9.029    UART_RX_INST/r_Clk_Count[13]_i_3_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I3_O)        0.124     9.153 r  UART_RX_INST/r_Clk_Count[13]_i_2/O
                         net (fo=1, routed)           0.000     9.153    UART_RX_INST/r_Clk_Count[13]_i_2_n_0
    SLICE_X5Y31          FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.507    14.848    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[13]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X5Y31          FDRE (Setup_fdre_C_D)        0.031    15.117    UART_RX_INST/r_Clk_Count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/r_RX_Byte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.828ns (22.428%)  route 2.864ns (77.572%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.622     5.143    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  UART_RX_INST/r_Clk_Count_reg[3]/Q
                         net (fo=6, routed)           1.061     6.660    UART_RX_INST/r_Clk_Count_reg_n_0_[3]
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.124     6.784 r  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4/O
                         net (fo=1, routed)           0.639     7.423    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I1_O)        0.124     7.547 r  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_2/O
                         net (fo=28, routed)          0.833     8.380    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_2_n_0
    SLICE_X1Y26          LUT6 (Prop_lut6_I3_O)        0.124     8.504 r  UART_RX_INST/r_RX_Byte[6]_i_1/O
                         net (fo=1, routed)           0.331     8.835    UART_RX_INST/r_RX_Byte[6]
    SLICE_X1Y25          FDRE                                         r  UART_RX_INST/r_RX_Byte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.502    14.843    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  UART_RX_INST/r_RX_Byte_reg[6]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y25          FDRE (Setup_fdre_C_CE)      -0.205    14.863    UART_RX_INST/r_RX_Byte_reg[6]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.835    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.038ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/r_RX_Byte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.828ns (22.479%)  route 2.855ns (77.521%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.622     5.143    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  UART_RX_INST/r_Clk_Count_reg[3]/Q
                         net (fo=6, routed)           1.061     6.660    UART_RX_INST/r_Clk_Count_reg_n_0_[3]
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.124     6.784 r  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4/O
                         net (fo=1, routed)           0.639     7.423    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I1_O)        0.124     7.547 r  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_2/O
                         net (fo=28, routed)          0.560     8.108    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_2_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I3_O)        0.124     8.232 r  UART_RX_INST/r_RX_Byte[4]_i_1/O
                         net (fo=1, routed)           0.595     8.827    UART_RX_INST/r_RX_Byte[4]
    SLICE_X0Y26          FDRE                                         r  UART_RX_INST/r_RX_Byte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.504    14.845    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  UART_RX_INST/r_RX_Byte_reg[4]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X0Y26          FDRE (Setup_fdre_C_CE)      -0.205    14.865    UART_RX_INST/r_RX_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -8.827    
  -------------------------------------------------------------------
                         slack                                  6.038    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/r_RX_Byte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.828ns (22.866%)  route 2.793ns (77.134%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.622     5.143    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  UART_RX_INST/r_Clk_Count_reg[3]/Q
                         net (fo=6, routed)           1.061     6.660    UART_RX_INST/r_Clk_Count_reg_n_0_[3]
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.124     6.784 r  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4/O
                         net (fo=1, routed)           0.639     7.423    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I1_O)        0.124     7.547 r  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_2/O
                         net (fo=28, routed)          0.574     8.121    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_2_n_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I5_O)        0.124     8.245 r  UART_RX_INST/r_RX_Byte[7]_i_1/O
                         net (fo=1, routed)           0.519     8.764    UART_RX_INST/r_RX_Byte[7]
    SLICE_X1Y28          FDRE                                         r  UART_RX_INST/r_RX_Byte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.507    14.848    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  UART_RX_INST/r_RX_Byte_reg[7]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X1Y28          FDRE (Setup_fdre_C_CE)      -0.205    14.868    UART_RX_INST/r_RX_Byte_reg[7]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.138ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/r_Clk_Count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.828ns (21.457%)  route 3.031ns (78.543%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.623     5.144    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  UART_RX_INST/r_Clk_Count_reg[5]/Q
                         net (fo=5, routed)           0.984     6.584    UART_RX_INST/r_Clk_Count_reg_n_0_[5]
    SLICE_X4Y28          LUT4 (Prop_lut4_I2_O)        0.124     6.708 r  UART_RX_INST/r_Clk_Count[13]_i_6/O
                         net (fo=2, routed)           0.833     7.541    UART_RX_INST/r_Clk_Count[13]_i_6_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.124     7.665 r  UART_RX_INST/r_Clk_Count[13]_i_3/O
                         net (fo=14, routed)          1.214     8.879    UART_RX_INST/r_Clk_Count[13]_i_3_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I3_O)        0.124     9.003 r  UART_RX_INST/r_Clk_Count[8]_i_1/O
                         net (fo=1, routed)           0.000     9.003    UART_RX_INST/r_Clk_Count[8]_i_1_n_0
    SLICE_X5Y30          FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.506    14.847    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[8]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X5Y30          FDRE (Setup_fdre_C_D)        0.032    15.141    UART_RX_INST/r_Clk_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -9.003    
  -------------------------------------------------------------------
                         slack                                  6.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 UART_TX_INST/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/o_TX_Serial_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.065%)  route 0.087ns (31.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.593     1.476    UART_TX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  UART_TX_INST/r_Bit_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  UART_TX_INST/r_Bit_Index_reg[2]/Q
                         net (fo=4, routed)           0.087     1.704    UART_TX_INST/r_Bit_Index_reg_n_0_[2]
    SLICE_X1Y96          LUT6 (Prop_lut6_I0_O)        0.045     1.749 r  UART_TX_INST/o_TX_Serial_i_1/O
                         net (fo=1, routed)           0.000     1.749    UART_TX_INST/o_TX_Serial_i_1_n_0
    SLICE_X1Y96          FDRE                                         r  UART_TX_INST/o_TX_Serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.863     1.991    UART_TX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  UART_TX_INST/o_TX_Serial_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.091     1.580    UART_TX_INST/o_TX_Serial_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 UART_RX_INST/FSM_sequential_r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/FSM_sequential_r_SM_Main_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.227%)  route 0.133ns (41.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.585     1.468    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  UART_RX_INST/FSM_sequential_r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  UART_RX_INST/FSM_sequential_r_SM_Main_reg[1]/Q
                         net (fo=10, routed)          0.133     1.743    UART_RX_INST/r_SM_Main[1]
    SLICE_X2Y28          LUT4 (Prop_lut4_I3_O)        0.045     1.788 r  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_1/O
                         net (fo=1, routed)           0.000     1.788    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  UART_RX_INST/FSM_sequential_r_SM_Main_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.854     1.981    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  UART_RX_INST/FSM_sequential_r_SM_Main_reg[2]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.120     1.601    UART_RX_INST/FSM_sequential_r_SM_Main_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 UART_TX_INST/FSM_sequential_r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/r_TX_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.537%)  route 0.132ns (41.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.593     1.476    UART_TX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[1]/Q
                         net (fo=25, routed)          0.132     1.749    UART_TX_INST/r_SM_Main[1]
    SLICE_X1Y95          LUT6 (Prop_lut6_I4_O)        0.045     1.794 r  UART_TX_INST/r_TX_Data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.794    UART_TX_INST/r_TX_Data[3]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  UART_TX_INST/r_TX_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.863     1.991    UART_TX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  UART_TX_INST/r_TX_Data_reg[3]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.092     1.581    UART_TX_INST/r_TX_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 UART_TX_INST/FSM_sequential_r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/r_TX_Done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.989%)  route 0.135ns (42.011%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.593     1.476    UART_TX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[1]/Q
                         net (fo=25, routed)          0.135     1.752    UART_TX_INST/r_SM_Main[1]
    SLICE_X1Y95          LUT5 (Prop_lut5_I3_O)        0.045     1.797 r  UART_TX_INST/r_TX_Done_i_1/O
                         net (fo=1, routed)           0.000     1.797    UART_TX_INST/r_TX_Done_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  UART_TX_INST/r_TX_Done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.863     1.991    UART_TX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  UART_TX_INST/r_TX_Done_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.092     1.581    UART_TX_INST/r_TX_Done_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 UART_TX_INST/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/FSM_sequential_r_SM_Main_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.465%)  route 0.143ns (43.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.593     1.476    UART_TX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=25, routed)          0.143     1.761    UART_TX_INST/r_SM_Main[0]
    SLICE_X0Y95          LUT4 (Prop_lut4_I2_O)        0.045     1.806 r  UART_TX_INST//FSM_sequential_r_SM_Main[2]_i_1/O
                         net (fo=1, routed)           0.000     1.806    UART_TX_INST//FSM_sequential_r_SM_Main[2]_i_1_n_0
    SLICE_X0Y95          FDRE                                         r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.863     1.991    UART_TX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[2]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.091     1.580    UART_TX_INST/FSM_sequential_r_SM_Main_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 UART_TX_INST/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/FSM_sequential_r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.294%)  route 0.144ns (43.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.593     1.476    UART_TX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=25, routed)          0.144     1.762    UART_TX_INST/r_SM_Main[0]
    SLICE_X0Y95          LUT4 (Prop_lut4_I1_O)        0.045     1.807 r  UART_TX_INST/FSM_sequential_r_SM_Main[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.807    UART_TX_INST/FSM_sequential_r_SM_Main[1]_i_1__0_n_0
    SLICE_X0Y95          FDRE                                         r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.863     1.991    UART_TX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[1]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.092     1.581    UART_TX_INST/FSM_sequential_r_SM_Main_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 UART_RX_INST/FSM_sequential_r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.286%)  route 0.184ns (49.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.585     1.468    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  UART_RX_INST/FSM_sequential_r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  UART_RX_INST/FSM_sequential_r_SM_Main_reg[1]/Q
                         net (fo=10, routed)          0.184     1.793    UART_RX_INST/r_SM_Main[1]
    SLICE_X2Y28          LUT6 (Prop_lut6_I3_O)        0.045     1.838 r  UART_RX_INST/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.838    UART_RX_INST/r_Bit_Index[1]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  UART_RX_INST/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.854     1.981    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  UART_RX_INST/r_Bit_Index_reg[1]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.121     1.602    UART_RX_INST/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 UART_TX_INST/FSM_sequential_r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/FSM_sequential_r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.647%)  route 0.154ns (45.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.593     1.476    UART_TX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  UART_TX_INST/FSM_sequential_r_SM_Main_reg[2]/Q
                         net (fo=12, routed)          0.154     1.772    UART_TX_INST/r_SM_Main[2]
    SLICE_X1Y95          LUT6 (Prop_lut6_I1_O)        0.045     1.817 r  UART_TX_INST//FSM_sequential_r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     1.817    UART_TX_INST//FSM_sequential_r_SM_Main[0]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.863     1.991    UART_TX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[0]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.091     1.580    UART_TX_INST/FSM_sequential_r_SM_Main_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 UART_RX_INST/FSM_sequential_r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/FSM_sequential_r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.123%)  route 0.151ns (41.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.585     1.468    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  UART_RX_INST/FSM_sequential_r_SM_Main_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164     1.632 f  UART_RX_INST/FSM_sequential_r_SM_Main_reg[2]/Q
                         net (fo=9, routed)           0.151     1.783    UART_RX_INST/r_SM_Main[2]
    SLICE_X3Y28          LUT6 (Prop_lut6_I2_O)        0.045     1.828 r  UART_RX_INST/FSM_sequential_r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     1.828    UART_RX_INST/FSM_sequential_r_SM_Main[1]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  UART_RX_INST/FSM_sequential_r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.854     1.981    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  UART_RX_INST/FSM_sequential_r_SM_Main_reg[1]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X3Y28          FDRE (Hold_fdre_C_D)         0.091     1.572    UART_RX_INST/FSM_sequential_r_SM_Main_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 UART_RX_INST/FSM_sequential_r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.401%)  route 0.191ns (50.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.585     1.468    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  UART_RX_INST/FSM_sequential_r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  UART_RX_INST/FSM_sequential_r_SM_Main_reg[1]/Q
                         net (fo=10, routed)          0.191     1.800    UART_RX_INST/r_SM_Main[1]
    SLICE_X3Y27          LUT5 (Prop_lut5_I2_O)        0.045     1.845 r  UART_RX_INST/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.845    UART_RX_INST/r_Bit_Index[0]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  UART_RX_INST/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.853     1.980    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  UART_RX_INST/r_Bit_Index_reg[0]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.091     1.572    UART_RX_INST/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { r_CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  r_CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y28    UART_RX_INST/FSM_sequential_r_SM_Main_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y28    UART_RX_INST/FSM_sequential_r_SM_Main_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y27    UART_RX_INST/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y28    UART_RX_INST/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y28    UART_RX_INST/r_Bit_Index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y29    UART_RX_INST/r_Clk_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y31    UART_RX_INST/r_Clk_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y31    UART_RX_INST/r_Clk_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y31    UART_RX_INST/r_Clk_Count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y28    UART_RX_INST/FSM_sequential_r_SM_Main_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y28    UART_RX_INST/FSM_sequential_r_SM_Main_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y28    UART_RX_INST/FSM_sequential_r_SM_Main_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y28    UART_RX_INST/FSM_sequential_r_SM_Main_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y27    UART_RX_INST/r_Bit_Index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y28    UART_RX_INST/r_Bit_Index_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y28    UART_RX_INST/r_Bit_Index_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y28    UART_RX_INST/r_Bit_Index_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y28    UART_RX_INST/r_Bit_Index_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y29    UART_RX_INST/r_Clk_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y27    UART_RX_INST/r_Bit_Index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25    UART_RX_INST/r_RX_Byte_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    UART_RX_INST/r_RX_Byte_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y27    UART_RX_INST/r_RX_Byte_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    UART_RX_INST/r_RX_Byte_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    UART_RX_INST/r_RX_Byte_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25    UART_RX_INST/r_RX_Byte_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y95    UART_TX_INST/FSM_sequential_r_SM_Main_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95    UART_TX_INST/FSM_sequential_r_SM_Main_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95    UART_TX_INST/FSM_sequential_r_SM_Main_reg[2]/C



