
*** Running vivado
    with args -log fifo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source fifo.tcl -notrace
Command: synth_design -top fifo -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16128 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 344.570 ; gain = 100.770
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fifo' [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/new/fifo.vhd:17]
INFO: [Synth 8-3491] module 'debouncer' declared at 'D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/new/debouncer.vhd:4' bound to instance 'DB1' of component 'debouncer' [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/new/fifo.vhd:62]
INFO: [Synth 8-638] synthesizing module 'debouncer' [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/new/debouncer.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (1#1) [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/new/debouncer.vhd:11]
INFO: [Synth 8-3491] module 'debouncer' declared at 'D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/new/debouncer.vhd:4' bound to instance 'DB3' of component 'debouncer' [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/new/fifo.vhd:63]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/new/fifo.vhd:77]
WARNING: [Synth 8-614] signal 'wrincout' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/new/fifo.vhd:77]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/new/fifo.vhd:88]
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/imports/Lab 5/dff.vhd:4' bound to instance 'R0' of component 'dff' [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/new/fifo.vhd:125]
INFO: [Synth 8-638] synthesizing module 'dff' [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/imports/Lab 5/dff.vhd:12]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/imports/Lab 5/dff.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'dff' (2#1) [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/imports/Lab 5/dff.vhd:12]
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/imports/Lab 5/dff.vhd:4' bound to instance 'R1' of component 'dff' [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/new/fifo.vhd:126]
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/imports/Lab 5/dff.vhd:4' bound to instance 'R2' of component 'dff' [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/new/fifo.vhd:127]
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/imports/Lab 5/dff.vhd:4' bound to instance 'R3' of component 'dff' [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/new/fifo.vhd:128]
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/imports/Lab 5/dff.vhd:4' bound to instance 'R4' of component 'dff' [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/new/fifo.vhd:129]
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/imports/Lab 5/dff.vhd:4' bound to instance 'R5' of component 'dff' [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/new/fifo.vhd:130]
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/imports/Lab 5/dff.vhd:4' bound to instance 'R6' of component 'dff' [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/new/fifo.vhd:131]
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/imports/Lab 5/dff.vhd:4' bound to instance 'R7' of component 'dff' [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/new/fifo.vhd:132]
WARNING: [Synth 8-614] signal 'fifo0' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/new/fifo.vhd:134]
WARNING: [Synth 8-614] signal 'fifo1' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/new/fifo.vhd:134]
WARNING: [Synth 8-614] signal 'fifo2' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/new/fifo.vhd:134]
WARNING: [Synth 8-614] signal 'fifo3' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/new/fifo.vhd:134]
WARNING: [Synth 8-614] signal 'fifo4' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/new/fifo.vhd:134]
WARNING: [Synth 8-614] signal 'fifo5' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/new/fifo.vhd:134]
WARNING: [Synth 8-614] signal 'fifo6' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/new/fifo.vhd:134]
WARNING: [Synth 8-614] signal 'fifo7' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/new/fifo.vhd:134]
WARNING: [Synth 8-614] signal 'wrptr' is read in the process but is not in the sensitivity list [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/new/fifo.vhd:148]
WARNING: [Synth 8-6014] Unused sequential element rdptr_reg was removed.  [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/new/fifo.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'fifo' (3#1) [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/new/fifo.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 396.969 ; gain = 153.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 396.969 ; gain = 153.168
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc]
WARNING: [Vivado 12-584] No ports matched 'segments[7]'. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[7]'. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[0]'. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[0]'. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[1]'. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[1]'. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[2]'. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[2]'. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[3]'. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[3]'. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[4]'. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[4]'. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[5]'. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[5]'. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[6]'. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[6]'. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anode[0]'. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anode[0]'. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anode[1]'. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anode[1]'. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anode[2]'. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anode[2]'. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anode[3]'. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anode[3]'. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hour'. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hour'. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/constrs_1/imports/Lab 5/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fifo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fifo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 723.332 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 723.332 ; gain = 479.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 723.332 ; gain = 479.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 723.332 ; gain = 479.531
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 723.332 ; gain = 479.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element R0/q_reg was removed.  [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/imports/Lab 5/dff.vhd:17]
WARNING: [Synth 8-6014] Unused sequential element R1/q_reg was removed.  [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/imports/Lab 5/dff.vhd:17]
WARNING: [Synth 8-6014] Unused sequential element R2/q_reg was removed.  [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/imports/Lab 5/dff.vhd:17]
WARNING: [Synth 8-6014] Unused sequential element R3/q_reg was removed.  [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/imports/Lab 5/dff.vhd:17]
WARNING: [Synth 8-6014] Unused sequential element R4/q_reg was removed.  [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/imports/Lab 5/dff.vhd:17]
WARNING: [Synth 8-6014] Unused sequential element R5/q_reg was removed.  [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/imports/Lab 5/dff.vhd:17]
WARNING: [Synth 8-6014] Unused sequential element R6/q_reg was removed.  [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/imports/Lab 5/dff.vhd:17]
WARNING: [Synth 8-6014] Unused sequential element R7/q_reg was removed.  [D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.srcs/sources_1/imports/Lab 5/dff.vhd:17]
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design fifo has unconnected port data_in[7]
WARNING: [Synth 8-3331] design fifo has unconnected port data_in[6]
WARNING: [Synth 8-3331] design fifo has unconnected port data_in[5]
WARNING: [Synth 8-3331] design fifo has unconnected port data_in[4]
WARNING: [Synth 8-3331] design fifo has unconnected port data_in[3]
WARNING: [Synth 8-3331] design fifo has unconnected port data_in[2]
WARNING: [Synth 8-3331] design fifo has unconnected port data_in[1]
WARNING: [Synth 8-3331] design fifo has unconnected port data_in[0]
WARNING: [Synth 8-3332] Sequential element (DB1/Q1_reg) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (DB1/Q2_reg) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (DB1/Q3_reg) is unused and will be removed from module fifo.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 723.332 ; gain = 479.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 723.332 ; gain = 479.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 723.332 ; gain = 479.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 738.793 ; gain = 494.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 738.793 ; gain = 494.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 738.793 ; gain = 494.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 738.793 ; gain = 494.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 738.793 ; gain = 494.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 738.793 ; gain = 494.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 738.793 ; gain = 494.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     3|
|4     |LUT2   |     1|
|5     |LUT3   |     2|
|6     |LUT4   |     5|
|7     |LUT5   |     5|
|8     |FDCE   |     3|
|9     |FDRE   |    36|
|10    |IBUF   |     4|
|11    |OBUFT  |     8|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |    76|
|2     |  DB3    |debouncer |     4|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 738.793 ; gain = 494.992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 738.793 ; gain = 168.629
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 738.793 ; gain = 494.992
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 59 Warnings, 26 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 738.793 ; gain = 507.723
INFO: [Common 17-1381] The checkpoint 'D:/Andrei/Scoala/SCS/Lab_5/lab5/lab5.runs/synth_1/fifo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fifo_utilization_synth.rpt -pb fifo_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 738.793 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 19 10:13:14 2018...
