Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar  7 17:10:16 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Upcounter_control_sets_placed.rpt
| Design       : Top_Upcounter
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              77 |           24 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              48 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+-------------------------------------------------+------------------+------------------+----------------+--------------+
|             Clock Signal             |                  Enable Signal                  | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------+-------------------------------------------------+------------------+------------------+----------------+--------------+
|  U_fnd_cntl/U_Clk_Divider/CLK        |                                                 | reset_IBUF       |                1 |              2 |         2.00 |
|  U_Btn_Debounce_CLEAR/r_1khz_reg_n_0 |                                                 | reset_IBUF       |                2 |              8 |         4.00 |
|  U_Btn_Debounce_RUN_STOP/r_1khz      |                                                 | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                       | U_ConTrol_unit/FSM_sequential_state_reg[0]_0[0] | reset_IBUF       |                7 |             21 |         3.00 |
|  clk_IBUF_BUFG                       | U_ConTrol_unit/E[0]                             | reset_IBUF       |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG                       |                                                 | reset_IBUF       |               19 |             59 |         3.11 |
+--------------------------------------+-------------------------------------------------+------------------+------------------+----------------+--------------+


