
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001198                       # Number of seconds simulated
sim_ticks                                  1197927576                       # Number of ticks simulated
final_tick                               449093007216                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 206843                       # Simulator instruction rate (inst/s)
host_op_rate                                   263679                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  36713                       # Simulator tick rate (ticks/s)
host_mem_usage                               67341408                       # Number of bytes of host memory used
host_seconds                                 32629.32                       # Real time elapsed on the host
sim_insts                                  6749138869                       # Number of instructions simulated
sim_ops                                    8603658750                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        24320                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        23296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        74752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        12672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        18048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        44288                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        43776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        44032                       # Number of bytes read from this memory
system.physmem.bytes_read::total               311424                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           26240                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       119424                       # Number of bytes written to this memory
system.physmem.bytes_written::total            119424                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          190                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          182                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          584                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data           99                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          141                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          346                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          342                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          344                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2433                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             933                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  933                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2778131                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20301728                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1495917                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     19446919                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      2671280                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     62401101                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      2778131                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10578269                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      3098685                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     15066019                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      3098685                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     36970515                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      2991834                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     36543111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      2991834                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     36756813                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               259968972                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2778131                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1495917                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      2671280                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      2778131                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      3098685                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      3098685                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      2991834                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      2991834                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           21904496                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          99692170                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               99692170                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          99692170                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2778131                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20301728                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1495917                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     19446919                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      2671280                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     62401101                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      2778131                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10578269                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      3098685                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     15066019                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      3098685                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     36970515                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      2991834                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     36543111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      2991834                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     36756813                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              359661142                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2872729                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          221256                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       195967                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        19228                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       141371                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          137791                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           13608                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          622                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2304866                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1255565                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             221256                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       151399                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               278215                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          62623                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         34892                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           140666                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        18659                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2661247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.532177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.786905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2383032     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           41207      1.55%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           21610      0.81%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           40458      1.52%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           13517      0.51%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           37505      1.41%     95.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            5988      0.23%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           10508      0.39%     95.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          107422      4.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2661247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.077019                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.437064                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         2227830                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       112754                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           277496                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          311                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         42850                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        21904                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          424                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1411196                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1780                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         42850                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         2236402                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          74131                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        14953                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           270839                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        22066                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1408285                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1051                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        20067                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      1852437                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6391443                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6391443                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1478065                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          374345                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          202                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          108                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            39683                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       248306                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        42564                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          276                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         9380                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1399204                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          206                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1301085                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1177                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       266633                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       563440                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2661247                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.488901                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.105730                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2089234     78.51%     78.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       190027      7.14%     85.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       179458      6.74%     92.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       110750      4.16%     96.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        58335      2.19%     98.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        15277      0.57%     99.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17371      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7          419      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          376      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2661247                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2332     57.31%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           960     23.59%     80.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          777     19.10%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1023533     78.67%     78.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10480      0.81%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       225005     17.29%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        41972      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1301085                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.452909                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               4069                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003127                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5268662                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1666063                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1266174                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1305154                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         1059                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        53008                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1677                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         42850                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          36396                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         2819                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1399417                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           65                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       248306                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        42564                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          107                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           488                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           29                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11486                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         8774                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        20260                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1282504                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       221219                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        18580                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              263172                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          194406                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             41953                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.446441                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1266721                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1266174                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           765111                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1690349                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.440757                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.452635                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1129674                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       269803                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          198                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        18910                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2618397                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.431437                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.299299                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2196089     83.87%     83.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       166669      6.37%     90.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       106803      4.08%     94.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        33168      1.27%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        55212      2.11%     97.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        11204      0.43%     98.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         7261      0.28%     98.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         6467      0.25%     98.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        35524      1.36%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2618397                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1129674                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                236185                       # Number of memory references committed
system.switch_cpus0.commit.loads               195298                       # Number of loads committed
system.switch_cpus0.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            173315                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           988112                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        14525                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        35524                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3982337                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2841851                       # The number of ROB writes
system.switch_cpus0.timesIdled                  50890                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 211482                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1129674                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.872726                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.872726                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.348101                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.348101                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         5950699                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1656210                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1486804                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           198                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2872723                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          232918                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       191251                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        24825                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        96199                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           89714                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           23339                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         1085                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2235124                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1329643                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             232918                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       113053                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               291388                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          70691                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         64371                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           139361                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        24529                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2636365                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.969955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2344977     88.95%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           30828      1.17%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           37076      1.41%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           19749      0.75%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           22301      0.85%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           12954      0.49%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            8855      0.34%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           22586      0.86%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          137039      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2636365                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081079                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.462851                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2216615                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        83514                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           288749                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2377                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         45101                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        37393                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          381                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1620742                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2134                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         45101                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2220598                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          21193                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        52019                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           287223                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        10223                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1618528                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2290                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4893                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           28                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      2253322                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      7533561                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      7533561                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1894876                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          358446                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          418                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          233                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            29383                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       153985                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        83222                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1884                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        17102                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1614567                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          419                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1516524                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1689                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       217887                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       507543                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2636365                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.575233                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.266134                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1997107     75.75%     75.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       257806      9.78%     85.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       137891      5.23%     90.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        95582      3.63%     94.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        83150      3.15%     97.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        42327      1.61%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        10649      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         6763      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         5090      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2636365                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            409     12.19%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1432     42.70%     54.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1513     45.11%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1271150     83.82%     83.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        23701      1.56%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          185      0.01%     85.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       138963      9.16%     94.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        82525      5.44%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1516524                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.527905                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3354                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002212                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5674456                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1832904                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1490233                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1519878                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         3600                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        28529                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1913                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           93                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         45101                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          16152                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1434                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1614987                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            8                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       153985                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        83222                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          233                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          1031                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        13831                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        14248                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        28079                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1492854                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       130657                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        23670                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              213147                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          208177                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             82490                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.519665                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1490320                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1490233                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           887909                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2323786                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.518753                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382096                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1112746                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1364891                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       250140                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        24805                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2591264                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.526728                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.344576                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2033245     78.47%     78.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       258964      9.99%     88.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       108719      4.20%     92.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        64842      2.50%     95.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        44903      1.73%     96.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        29105      1.12%     98.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        15484      0.60%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        12094      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        23908      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2591264                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1112746                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1364891                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                206765                       # Number of memory references committed
system.switch_cpus1.commit.loads               125456                       # Number of loads committed
system.switch_cpus1.commit.membars                186                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            195166                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1230622                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        27747                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        23908                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             4182387                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            3275168                       # The number of ROB writes
system.switch_cpus1.timesIdled                  36361                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 236358                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1112746                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1364891                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1112746                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.581652                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.581652                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.387349                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.387349                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6733849                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        2072157                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1512137                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           372                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2872729                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          224618                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       183121                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        23426                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        91757                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           85947                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           22314                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1040                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2175515                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1328661                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             224618                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       108261                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               272548                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          73518                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         74640                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           135565                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        23521                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2571922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.627629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.993979                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2299374     89.40%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           14481      0.56%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           22760      0.88%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           34193      1.33%     92.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           14687      0.57%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           17038      0.66%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           17562      0.68%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           12293      0.48%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          139534      5.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2571922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078190                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.462508                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2147864                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       103056                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           270511                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1654                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         48834                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        36456                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          386                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1609776                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1334                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         48834                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2153396                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          46760                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        39234                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           266783                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        16912                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1606426                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          796                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          3119                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         8620                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1305                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands      2196622                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      7489632                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      7489632                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1813996                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          382617                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          358                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          193                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            49062                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       162362                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        89991                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         4676                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        18936                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1600870                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          361                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1494058                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         2196                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       244577                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       567557                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2571922                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.580911                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.264332                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1934705     75.22%     75.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       258537     10.05%     85.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       143063      5.56%     90.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        93907      3.65%     94.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        85711      3.33%     97.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        26260      1.02%     98.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        18914      0.74%     99.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         6554      0.25%     99.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         4271      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2571922                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            385     10.24%     10.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     10.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     10.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     10.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     10.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     10.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     10.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     10.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     10.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     10.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     10.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     10.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     10.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     10.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     10.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     10.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     10.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     10.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     10.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     10.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     10.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     10.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     10.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     10.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     10.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     10.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     10.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     10.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1622     43.16%     53.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1751     46.59%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1230178     82.34%     82.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        27534      1.84%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          165      0.01%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       147875      9.90%     94.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        88306      5.91%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1494058                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.520083                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               3758                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002515                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5565992                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1845878                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1467034                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1497816                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         7035                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        33540                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         5707                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         1183                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         48834                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          33603                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         2097                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1601235                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          681                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       162362                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        89991                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          193                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1225                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           40                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           72                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        12678                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        14434                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        27112                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1472643                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       140205                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        21415                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              228351                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          200127                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             88146                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.512629                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1467184                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1467034                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           867474                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2201529                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.510676                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.394033                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1087768                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1326389                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       276006                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        23860                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2523088                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.525701                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.376912                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1985777     78.70%     78.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       255790     10.14%     88.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       106220      4.21%     93.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        54573      2.16%     95.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        40534      1.61%     96.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        23077      0.91%     97.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        14120      0.56%     98.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        11777      0.47%     98.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        31220      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2523088                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1087768                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1326389                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                213106                       # Number of memory references committed
system.switch_cpus2.commit.loads               128822                       # Number of loads committed
system.switch_cpus2.commit.membars                168                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            184460                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1198888                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        25860                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        31220                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             4094250                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            3253643                       # The number of ROB writes
system.switch_cpus2.timesIdled                  38772                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 300807                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1087768                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1326389                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1087768                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.640939                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.640939                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.378653                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.378653                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6684063                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        2003318                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1526315                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           336                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2872725                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          259883                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       216463                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        25395                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       102374                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           92933                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           27626                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         1191                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2259744                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1427347                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             259883                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       120559                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               296528                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          71479                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         69342                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           141878                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        24178                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2671463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.657209                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.035970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2374935     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           17903      0.67%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           22646      0.85%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           36254      1.36%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           14880      0.56%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           19538      0.73%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           22649      0.85%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           10616      0.40%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          152042      5.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2671463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.090466                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.496862                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2246432                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        84225                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           294990                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          175                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         45635                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        39293                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          215                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1743767                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1269                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         45635                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2249244                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles           7323                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        70204                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           292322                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         6730                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1731981                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           935                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4609                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2420047                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      8050713                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      8050713                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1991968                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          428079                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          414                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          216                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            24610                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       163788                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        83875                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          966                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        18990                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1689196                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          417                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1608828                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1990                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       226061                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       477531                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2671463                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.602227                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.324062                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1990532     74.51%     74.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       309973     11.60%     86.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       126826      4.75%     90.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        71975      2.69%     93.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        95671      3.58%     97.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        30381      1.14%     98.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        29280      1.10%     99.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        15591      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1234      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2671463                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          11189     78.79%     78.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1567     11.03%     89.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1445     10.18%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1355542     84.26%     84.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        21770      1.35%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          197      0.01%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       147908      9.19%     94.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        83411      5.18%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1608828                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.560036                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              14201                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008827                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5905310                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1915694                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1565229                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1623029                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         1255                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        34397                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1720                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         45635                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles           5552                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles          721                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1689614                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1350                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       163788                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        83875                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          217                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           625                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        14463                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        14572                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        29035                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1579933                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       145168                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        28895                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              228545                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          222831                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             83377                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.549977                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1565269                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1565229                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           937604                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2519876                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.544859                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372083                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1158592                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1427422                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       262211                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          401                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        25402                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2625828                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.543608                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.362906                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2021057     76.97%     76.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       306869     11.69%     88.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       111329      4.24%     92.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        55117      2.10%     94.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        50689      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        21339      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        21150      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        10031      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        28247      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2625828                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1158592                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1427422                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                211546                       # Number of memory references committed
system.switch_cpus3.commit.loads               129391                       # Number of loads committed
system.switch_cpus3.commit.membars                200                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            206845                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1285162                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        29447                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        28247                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             4287201                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            3424908                       # The number of ROB writes
system.switch_cpus3.timesIdled                  36272                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 201262                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1158592                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1427422                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1158592                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.479497                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.479497                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.403308                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.403308                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         7106177                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        2189466                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1610940                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           400                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2872729                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          237156                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       193934                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        24737                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        96445                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           90934                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           24096                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         1157                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2275325                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1327570                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             237156                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       115030                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               275825                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          68330                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         48777                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines           140679                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        24611                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2643231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.616963                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.964037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2367406     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           12821      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           19957      0.76%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           27028      1.02%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           28198      1.07%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           24133      0.91%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           12938      0.49%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           20129      0.76%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          130621      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2643231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082554                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.462129                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2252068                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        72539                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           275158                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          391                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         43069                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        38948                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1627204                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1277                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         43069                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2258609                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          15366                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        42750                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           269021                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        14411                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1625602                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          1874                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         6363                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2269868                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      7557963                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      7557963                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1939252                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          330616                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          391                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          201                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            45126                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       152960                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        81644                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          937                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        17408                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1622297                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          393                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1531755                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued          326                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       195106                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       473217                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2643231                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.579501                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.272759                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1997089     75.55%     75.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       264342     10.00%     85.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       134534      5.09%     90.65% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       102214      3.87%     94.51% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        79873      3.02%     97.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        32448      1.23%     98.76% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        20630      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        10617      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1484      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2643231                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            320     11.76%     11.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           987     36.29%     48.05% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1413     51.95%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1288489     84.12%     84.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        22808      1.49%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          190      0.01%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       138994      9.07%     94.69% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        81274      5.31%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1531755                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.533206                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2720                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001776                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5709787                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1817813                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1506941                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1534475                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         3262                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        26938                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1465                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         43069                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          12035                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1459                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1622695                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           10                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       152960                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        81644                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          201                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1264                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           18                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        13475                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        14435                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        27910                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1509280                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       130716                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        22475                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              211971                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          213978                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             81255                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.525382                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1507022                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1506941                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           866080                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2331652                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.524568                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371445                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1130280                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1390833                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       231867                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          385                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        24825                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2600162                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.534902                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.384189                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      2030341     78.09%     78.09% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       282164     10.85%     88.94% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       106842      4.11%     93.05% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        50683      1.95%     95.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        42597      1.64%     96.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        24725      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        21986      0.85%     98.43% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         9585      0.37%     98.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        31239      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2600162                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1130280                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1390833                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                206201                       # Number of memory references committed
system.switch_cpus4.commit.loads               126022                       # Number of loads committed
system.switch_cpus4.commit.membars                192                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            200545                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1253142                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        28646                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        31239                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             4191610                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3288478                       # The number of ROB writes
system.switch_cpus4.timesIdled                  36255                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 229498                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1130280                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1390833                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1130280                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.541608                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.541608                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.393452                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.393452                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6791738                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        2100931                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1508171                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           384                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2872729                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          223812                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       201568                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        13721                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        88892                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           78035                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           12179                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          623                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2360324                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1405371                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             223812                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        90214                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               277073                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          43426                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         54300                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           137336                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        13601                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2721074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.606513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.938156                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2444001     89.82%     89.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1            9651      0.35%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           20280      0.75%     90.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3            8269      0.30%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           45307      1.67%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           40805      1.50%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            7743      0.28%     94.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           16506      0.61%     95.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          128512      4.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2721074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077909                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.489211                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2346851                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        68238                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           275864                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          960                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         29152                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        19772                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1646915                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1348                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         29152                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2349866                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          45629                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        14366                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           273890                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         8162                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1644774                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          3117                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         3132                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents          102                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1937903                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      7741241                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      7741241                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1680029                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          257851                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          201                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          107                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            22483                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       385564                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       193803                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         1832                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         9246                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1639305                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          203                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1564992                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1067                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       149176                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       359676                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2721074                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.575138                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.372250                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      2164480     79.55%     79.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       167162      6.14%     85.69% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       136766      5.03%     90.71% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        59078      2.17%     92.89% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        74719      2.75%     95.63% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        72340      2.66%     98.29% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        41216      1.51%     99.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         3312      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         2001      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2721074                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3935     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         30669     86.32%     97.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          927      2.61%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       984540     62.91%     62.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        13594      0.87%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           92      0.01%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       373772     23.88%     87.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       192994     12.33%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1564992                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.544775                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              35531                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022704                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5887652                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1788747                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1549347                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1600523                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         2857                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        18759                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         2038                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          139                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         29152                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          41219                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         2028                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1639514                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           46                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       385564                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       193803                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          109                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1377                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect         7190                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         8565                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        15755                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1552440                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       372364                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        12548                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              565300                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          203244                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            192936                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.540406                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1549494                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1549347                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           837763                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1652948                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.539329                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.506830                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1248121                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1466667                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       173003                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        13778                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2691922                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.544840                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.367110                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      2159439     80.22%     80.22% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       194622      7.23%     87.45% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        91229      3.39%     90.84% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        90124      3.35%     94.19% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        24302      0.90%     95.09% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       104746      3.89%     98.98% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         7872      0.29%     99.27% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         5659      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        13929      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2691922                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1248121                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1466667                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                558559                       # Number of memory references committed
system.switch_cpus5.commit.loads               366796                       # Number of loads committed
system.switch_cpus5.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            193726                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1304131                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        14188                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        13929                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             4317650                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            3308526                       # The number of ROB writes
system.switch_cpus5.timesIdled                  53514                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 151655                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1248121                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1466667                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1248121                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.301643                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.301643                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.434472                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.434472                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         7668056                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1803201                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1953610                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           188                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2872729                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          223226                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       201092                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        13678                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        98686                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           78201                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           12159                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          623                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2360715                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1401106                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             223226                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        90360                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               276311                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          42727                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         54699                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           137278                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        13548                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2720453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.604910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.935202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2444142     89.84%     89.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1            9493      0.35%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           20055      0.74%     90.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3            8394      0.31%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           45343      1.67%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           40700      1.50%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            7998      0.29%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           16640      0.61%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          127688      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2720453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.077705                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.487726                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2347249                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        68630                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           275114                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          947                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         28504                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        19663                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1642191                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1356                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         28504                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2350284                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          46187                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        14220                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           273123                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         8126                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1639900                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          3075                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         3216                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents          111                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1931626                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      7719347                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      7719347                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1679977                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          251643                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          198                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          105                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            22399                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       385024                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       193645                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1744                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores         9529                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1634237                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          200                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1562572                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1013                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       143377                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       346375                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2720453                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.574379                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.371263                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      2164441     79.56%     79.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       167252      6.15%     85.71% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       136493      5.02%     90.73% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        59092      2.17%     92.90% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        74489      2.74%     95.64% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        72287      2.66%     98.29% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        41115      1.51%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         3295      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1989      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2720453                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3886     10.96%     10.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         30663     86.48%     97.44% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite          906      2.56%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       982589     62.88%     62.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        13522      0.87%     63.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc           92      0.01%     63.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       373467     23.90%     87.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       192902     12.35%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1562572                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.543933                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              35455                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022690                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5882065                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1777875                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1547191                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1598027                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         2749                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        18248                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1892                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          138                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         28504                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          41913                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1992                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1634445                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           51                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       385024                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       193645                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          106                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1328                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           62                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect         7378                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect         8304                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        15682                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1550138                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       372053                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        12434                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              564916                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          203046                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            192863                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.539605                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1547318                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1547191                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           836411                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1649184                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.538579                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507167                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1248068                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1466608                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       167987                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        13734                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2691949                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.544813                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.367051                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      2159389     80.22%     80.22% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       194782      7.24%     87.45% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        91311      3.39%     90.84% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        89882      3.34%     94.18% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        24296      0.90%     95.09% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       104818      3.89%     98.98% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6         7891      0.29%     99.27% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         5702      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        13878      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2691949                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1248068                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1466608                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                558521                       # Number of memory references committed
system.switch_cpus6.commit.loads               366773                       # Number of loads committed
system.switch_cpus6.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            193720                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1304078                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        14188                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        13878                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             4312653                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3297714                       # The number of ROB writes
system.switch_cpus6.timesIdled                  53499                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 152276                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1248068                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1466608                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1248068                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.301741                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.301741                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.434454                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.434454                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         7657852                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1800434                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1949088                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           188                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2872729                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          223770                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       201422                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        13615                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        89845                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           78319                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           12203                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          622                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2359425                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1404910                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             223770                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        90522                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               277167                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          43147                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         55650                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           137221                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        13497                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2721444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.606445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.937856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2444277     89.82%     89.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1            9673      0.36%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           20301      0.75%     90.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3            8360      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           45257      1.66%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           40750      1.50%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            7929      0.29%     94.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           16477      0.61%     95.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          128420      4.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2721444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.077895                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.489051                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2345792                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        69752                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           275945                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          968                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         28978                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        19855                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1646885                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1356                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         28978                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2348828                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          45767                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        15784                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           273982                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         8096                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1644461                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          3136                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         3177                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents          117                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      1936921                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      7740374                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      7740374                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1680098                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          256811                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          205                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          112                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            22375                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       385783                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       193892                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         1777                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores         9639                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1638592                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          207                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1564459                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1123                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       148426                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       359624                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2721444                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.574864                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.372004                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      2164905     79.55%     79.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       167353      6.15%     85.70% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       136667      5.02%     90.72% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        59043      2.17%     92.89% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        74587      2.74%     95.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        72420      2.66%     98.29% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        41111      1.51%     99.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         3335      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         2023      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2721444                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3905     10.99%     10.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         30719     86.44%     97.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite          915      2.57%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu       983697     62.88%     62.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        13592      0.87%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc           92      0.01%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       374016     23.91%     87.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       193062     12.34%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1564459                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.544590                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              35539                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022716                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5887024                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1787287                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1548917                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1599998                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2710                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        18950                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         2114                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          137                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         28978                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          41414                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         2063                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1638806                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           46                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       385783                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       193892                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          113                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1409                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect         7247                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect         8328                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        15575                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1552028                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       372460                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        12431                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              565474                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          203218                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            193014                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.540263                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1549059                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1548917                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           837300                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1650707                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.539180                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.507237                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1248187                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1466742                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       172231                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        13678                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2692466                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.544758                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.366851                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      2159710     80.21%     80.21% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       194983      7.24%     87.45% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        91210      3.39%     90.84% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        90034      3.34%     94.19% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        24333      0.90%     95.09% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       104753      3.89%     98.98% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6         7864      0.29%     99.27% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         5676      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        13903      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2692466                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1248187                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1466742                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                558604                       # Number of memory references committed
system.switch_cpus7.commit.loads               366826                       # Number of loads committed
system.switch_cpus7.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            193735                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1304197                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        14188                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        13903                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             4317523                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3306948                       # The number of ROB writes
system.switch_cpus7.timesIdled                  53368                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 151285                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1248187                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1466742                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1248187                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.301521                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.301521                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.434495                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.434495                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         7666376                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1802020                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1953298                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           188                       # number of misc regfile writes
system.l2.replacements                           2434                       # number of replacements
system.l2.tagsinuse                      32755.166468                       # Cycle average of tags in use
system.l2.total_refs                          1319892                       # Total number of references to valid blocks.
system.l2.sampled_refs                          35187                       # Sample count of references to valid blocks.
system.l2.avg_refs                          37.510785                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1323.301758                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     15.562239                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     96.808310                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.818298                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     99.190564                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     23.925056                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    243.892303                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     18.164600                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     51.505389                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     16.355722                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     72.755002                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     27.754431                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    176.860028                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     26.810522                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    173.454982                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     26.784300                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    177.212935                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4013.289912                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3323.005513                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5339.851757                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1986.780720                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           2579.441071                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4275.563125                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4309.590463                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           4343.487469                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.040384                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000475                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.002954                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000422                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.003027                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000730                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.007443                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000554                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.001572                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000499                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.002220                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000847                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.005397                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000818                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.005293                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000817                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.005408                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.122476                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.101410                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.162959                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.060632                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.078718                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.130480                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.131518                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.132553                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999608                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          445                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          432                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          706                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          345                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          352                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          597                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          601                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          595                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    4082                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1869                       # number of Writeback hits
system.l2.Writeback_hits::total                  1869                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    21                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          448                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          432                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          709                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          348                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          355                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          600                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          604                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          598                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4103                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          448                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          432                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          709                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          348                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          355                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          600                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          604                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          598                       # number of overall hits
system.l2.overall_hits::total                    4103                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          190                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          181                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           25                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          495                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data           99                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           29                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          141                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           29                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          346                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           28                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          342                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           28                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          344                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2343                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data           89                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  90                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          190                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          182                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           25                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          584                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data           99                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          141                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          346                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          342                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          344                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2433                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          190                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          182                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           25                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          584                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data           99                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           29                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          141                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           29                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          346                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          342                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          344                       # number of overall misses
system.l2.overall_misses::total                  2433                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4064264                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     28985204                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2225808                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     27576329                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      3743336                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     75236697                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      3902633                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     14792774                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      4360376                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     21263299                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      4683384                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     52672790                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      4464696                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     52060911                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      4523620                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     52022406                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       356578527                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       148583                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data     13015898                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13164481                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4064264                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     28985204                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2225808                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     27724912                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      3743336                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     88252595                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      3902633                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     14792774                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      4360376                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     21263299                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      4683384                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     52672790                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      4464696                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     52060911                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      4523620                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     52022406                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        369743008                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4064264                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     28985204                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2225808                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     27724912                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      3743336                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     88252595                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      3902633                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     14792774                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      4360376                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     21263299                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      4683384                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     52672790                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      4464696                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     52060911                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      4523620                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     52022406                       # number of overall miss cycles
system.l2.overall_miss_latency::total       369743008                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          635                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          613                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           26                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         1201                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          444                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          493                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           30                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          943                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          943                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          939                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                6425                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1869                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1869                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           92                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               111                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          638                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          614                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           26                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         1293                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          447                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          496                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          946                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          946                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          942                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 6536                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          638                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          614                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           26                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         1293                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          447                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          496                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          946                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          946                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          942                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                6536                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.299213                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.295269                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.961538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.412157                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.222973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.935484                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.286004                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.966667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.366914                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.965517                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.362672                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.965517                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.366347                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.364669                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.967391                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.810811                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.297806                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.296417                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.961538                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.451663                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.221477                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.935484                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.284274                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.966667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.365751                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.965517                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.361522                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.965517                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.365180                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.372246                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.297806                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.296417                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.961538                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.451663                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.221477                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.935484                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.284274                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.966667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.365751                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.965517                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.361522                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.965517                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.365180                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.372246                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 156317.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 152553.705263                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 158986.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 152355.408840                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 149733.440000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 151993.327273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 150101.269231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 149421.959596                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 150357.793103                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 150803.539007                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst       161496                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 152233.497110                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 159453.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 152224.885965                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 161557.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 151227.924419                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 152188.871959                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data       148583                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 146246.044944                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 146272.011111                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 156317.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 152553.705263                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 158986.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 152334.681319                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 149733.440000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 151117.457192                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 150101.269231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 149421.959596                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 150357.793103                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 150803.539007                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst       161496                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 152233.497110                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 159453.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 152224.885965                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 161557.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 151227.924419                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151969.999178                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 156317.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 152553.705263                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 158986.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 152334.681319                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 149733.440000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 151117.457192                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 150101.269231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 149421.959596                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 150357.793103                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 150803.539007                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst       161496                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 152233.497110                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 159453.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 152224.885965                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 161557.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 151227.924419                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151969.999178                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  933                       # number of writebacks
system.l2.writebacks::total                       933                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          190                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          181                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          495                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data           99                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          141                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          346                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          342                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          344                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2343                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data           89                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             90                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          190                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          182                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          584                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data           99                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          141                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          346                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          342                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2433                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          190                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          182                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          584                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data           99                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          141                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          346                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          342                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2433                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2547806                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     17924294                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1411464                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     17041114                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2285341                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     46403948                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2391477                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data      9026381                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2673241                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     13052803                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3000692                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     32533256                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2839286                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     32155716                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2895409                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     31999447                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    220181675                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        90530                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data      7825497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7916027                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2547806                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     17924294                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1411464                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     17131644                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2285341                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     54229445                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2391477                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data      9026381                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2673241                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     13052803                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3000692                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     32533256                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2839286                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     32155716                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2895409                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     31999447                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    228097702                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2547806                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     17924294                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1411464                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     17131644                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2285341                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     54229445                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2391477                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data      9026381                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2673241                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     13052803                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3000692                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     32533256                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2839286                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     32155716                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2895409                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     31999447                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    228097702                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.299213                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.295269                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.412157                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.222973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.935484                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.286004                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.966667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.366914                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.362672                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.366347                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.364669                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.967391                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.810811                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.297806                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.296417                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.961538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.451663                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.221477                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.935484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.284274                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.966667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.365751                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.965517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.361522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.965517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.365180                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.372246                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.297806                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.296417                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.961538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.451663                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.221477                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.935484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.284274                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.966667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.365751                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.965517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.361522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.965517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.365180                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.372246                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 97992.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94338.389474                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 100818.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94149.801105                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 91413.640000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93745.349495                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 91979.884615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 91175.565657                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 92180.724138                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92573.070922                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 103472.137931                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 94026.751445                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 101403.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 94022.561404                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 103407.464286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93021.648256                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 93974.253094                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        90530                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 87926.932584                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87955.855556                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 97992.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 94338.389474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 100818.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 94129.912088                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 91413.640000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92858.638699                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 91979.884615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 91175.565657                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 92180.724138                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 92573.070922                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 103472.137931                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 94026.751445                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 101403.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 94022.561404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 103407.464286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 93021.648256                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93751.624332                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 97992.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 94338.389474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 100818.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 94129.912088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 91413.640000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92858.638699                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 91979.884615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 91175.565657                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 92180.724138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 92573.070922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 103472.137931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 94026.751445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 101403.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 94022.561404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 103407.464286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 93021.648256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93751.624332                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               542.561380                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750172830                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   554                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1354102.581227                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.825359                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.736021                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025361                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844128                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869489                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       140633                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         140633                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       140633                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          140633                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       140633                       # number of overall hits
system.cpu0.icache.overall_hits::total         140633                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           33                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           33                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           33                       # number of overall misses
system.cpu0.icache.overall_misses::total           33                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5056376                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5056376                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5056376                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5056376                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5056376                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5056376                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       140666                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       140666                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       140666                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       140666                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       140666                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       140666                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000235                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000235                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000235                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000235                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000235                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000235                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 153223.515152                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 153223.515152                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 153223.515152                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 153223.515152                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 153223.515152                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 153223.515152                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           27                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           27                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           27                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4345554                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4345554                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4345554                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4345554                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4345554                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4345554                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000192                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000192                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000192                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 160946.444444                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 160946.444444                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 160946.444444                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 160946.444444                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 160946.444444                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 160946.444444                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   638                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171130943                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   894                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              191421.636465                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   155.177260                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   100.822740                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.606161                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.393839                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       201270                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         201270                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        40669                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         40669                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          101                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          101                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           99                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           99                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       241939                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          241939                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       241939                       # number of overall hits
system.cpu0.dcache.overall_hits::total         241939                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2141                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2141                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2156                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2156                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2156                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2156                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    221108225                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    221108225                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1264465                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1264465                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    222372690                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    222372690                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    222372690                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    222372690                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       203411                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       203411                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       244095                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       244095                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       244095                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       244095                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010525                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010525                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000369                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000369                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008833                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008833                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008833                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008833                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 103273.341896                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 103273.341896                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 84297.666667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84297.666667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 103141.321892                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 103141.321892                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 103141.321892                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 103141.321892                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           87                       # number of writebacks
system.cpu0.dcache.writebacks::total               87                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1506                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1506                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           12                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1518                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1518                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1518                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1518                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          635                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          635                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          638                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          638                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          638                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          638                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     60547884                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     60547884                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     60740184                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     60740184                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     60740184                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     60740184                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003122                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003122                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002614                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002614                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002614                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002614                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 95350.998425                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 95350.998425                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 95204.050157                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 95204.050157                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 95204.050157                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 95204.050157                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.817610                       # Cycle average of tags in use
system.cpu1.icache.total_refs               845324372                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1704283.008065                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.817610                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022144                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       139344                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         139344                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       139344                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          139344                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       139344                       # number of overall hits
system.cpu1.icache.overall_hits::total         139344                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2763383                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2763383                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2763383                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2763383                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2763383                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2763383                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       139361                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       139361                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       139361                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       139361                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       139361                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       139361                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000122                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000122                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000122                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000122                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000122                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000122                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 162551.941176                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 162551.941176                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 162551.941176                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 162551.941176                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 162551.941176                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 162551.941176                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2362893                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2362893                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2362893                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2362893                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2362893                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2362893                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 168778.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 168778.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 168778.071429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 168778.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 168778.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 168778.071429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   614                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               132975115                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   870                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              152844.959770                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   176.630883                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    79.369117                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.689964                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.310036                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        95670                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          95670                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        80825                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         80825                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          193                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          193                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          186                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          186                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       176495                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          176495                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       176495                       # number of overall hits
system.cpu1.dcache.overall_hits::total         176495                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2054                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2054                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           85                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2139                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2139                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2139                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2139                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    246345562                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    246345562                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     10770538                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     10770538                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    257116100                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    257116100                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    257116100                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    257116100                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        97724                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        97724                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        80910                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        80910                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       178634                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       178634                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       178634                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       178634                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021018                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021018                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.001051                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001051                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011974                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011974                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011974                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011974                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 119934.548199                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 119934.548199                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 126712.211765                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 126712.211765                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 120203.880318                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 120203.880318                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 120203.880318                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 120203.880318                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          232                       # number of writebacks
system.cpu1.dcache.writebacks::total              232                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1441                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1441                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           84                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1525                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1525                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1525                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1525                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          613                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          613                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          614                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          614                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          614                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          614                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     58090468                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     58090468                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       156883                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       156883                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     58247351                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     58247351                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     58247351                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     58247351                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006273                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006273                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003437                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003437                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003437                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003437                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94764.221860                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94764.221860                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       156883                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       156883                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 94865.392508                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94865.392508                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 94865.392508                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94865.392508                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               514.868993                       # Cycle average of tags in use
system.cpu2.icache.total_refs               849095981                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1645534.846899                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    24.868993                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          490                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.039854                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.785256                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.825111                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       135533                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         135533                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       135533                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          135533                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       135533                       # number of overall hits
system.cpu2.icache.overall_hits::total         135533                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           32                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           32                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           32                       # number of overall misses
system.cpu2.icache.overall_misses::total           32                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4824504                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4824504                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4824504                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4824504                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4824504                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4824504                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       135565                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       135565                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       135565                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       135565                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       135565                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       135565                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000236                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000236                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000236                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000236                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000236                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000236                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 150765.750000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 150765.750000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 150765.750000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 150765.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 150765.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 150765.750000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           26                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           26                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           26                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4051403                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4051403                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4051403                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4051403                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4051403                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4051403                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000192                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000192                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000192                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 155823.192308                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 155823.192308                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 155823.192308                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 155823.192308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 155823.192308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 155823.192308                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  1293                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               141325977                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  1549                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              91236.912201                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   201.869526                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    54.130474                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.788553                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.211447                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       102910                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         102910                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        83159                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         83159                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          169                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          169                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          168                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          168                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       186069                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          186069                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       186069                       # number of overall hits
system.cpu2.dcache.overall_hits::total         186069                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         2841                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2841                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          674                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          674                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         3515                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          3515                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         3515                       # number of overall misses
system.cpu2.dcache.overall_misses::total         3515                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    354950418                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    354950418                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    115923954                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    115923954                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    470874372                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    470874372                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    470874372                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    470874372                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       105751                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       105751                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        83833                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        83833                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       189584                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       189584                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       189584                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       189584                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.026865                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.026865                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.008040                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.008040                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.018541                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018541                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.018541                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018541                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 124938.549102                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 124938.549102                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 171993.997033                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 171993.997033                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 133961.414509                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 133961.414509                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 133961.414509                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 133961.414509                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          653                       # number of writebacks
system.cpu2.dcache.writebacks::total              653                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1640                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1640                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          582                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          582                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         2222                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         2222                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         2222                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         2222                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         1201                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         1201                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           92                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           92                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         1293                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         1293                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         1293                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         1293                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    127666027                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    127666027                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     14067194                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     14067194                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    141733221                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    141733221                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    141733221                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    141733221                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.011357                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.011357                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.001097                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.001097                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.006820                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.006820                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.006820                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.006820                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 106299.772689                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 106299.772689                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 152904.282609                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 152904.282609                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 109615.793503                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 109615.793503                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 109615.793503                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 109615.793503                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               474.148941                       # Cycle average of tags in use
system.cpu3.icache.total_refs               847782414                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   483                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1755243.093168                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    19.148941                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.030687                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.759854                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       141839                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         141839                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       141839                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          141839                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       141839                       # number of overall hits
system.cpu3.icache.overall_hits::total         141839                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           39                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           39                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           39                       # number of overall misses
system.cpu3.icache.overall_misses::total           39                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5748703                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5748703                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5748703                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5748703                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5748703                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5748703                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       141878                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       141878                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       141878                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       141878                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       141878                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       141878                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000275                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000275                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000275                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000275                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000275                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000275                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 147402.641026                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 147402.641026                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 147402.641026                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 147402.641026                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 147402.641026                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 147402.641026                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           28                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           28                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4370251                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4370251                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4370251                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4370251                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4370251                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4370251                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000197                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000197                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000197                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000197                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000197                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000197                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 156080.392857                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 156080.392857                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 156080.392857                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 156080.392857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 156080.392857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 156080.392857                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   447                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               123769539                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   703                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              176059.088193                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   150.460068                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   105.539932                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.587735                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.412265                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       111283                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         111283                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        81741                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         81741                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          205                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          205                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          200                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          200                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       193024                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          193024                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       193024                       # number of overall hits
system.cpu3.dcache.overall_hits::total         193024                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1126                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1126                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data            8                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1134                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1134                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1134                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1134                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    108509439                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    108509439                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data       750735                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total       750735                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    109260174                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    109260174                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    109260174                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    109260174                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       112409                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       112409                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        81749                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        81749                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       194158                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       194158                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       194158                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       194158                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010017                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010017                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000098                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000098                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005841                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005841                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005841                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005841                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 96367.174956                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 96367.174956                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 93841.875000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 93841.875000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 96349.359788                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 96349.359788                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 96349.359788                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 96349.359788                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          100                       # number of writebacks
system.cpu3.dcache.writebacks::total              100                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          682                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          682                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data            5                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          687                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          687                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          687                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          687                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          444                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          444                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          447                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          447                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          447                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          447                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     38629512                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     38629512                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       208383                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       208383                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     38837895                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     38837895                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     38837895                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     38837895                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003950                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003950                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002302                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002302                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002302                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002302                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 87003.405405                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 87003.405405                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        69461                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        69461                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 86885.671141                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 86885.671141                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 86885.671141                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 86885.671141                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               491.706163                       # Cycle average of tags in use
system.cpu4.icache.total_refs               844471416                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1668915.841897                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    16.706163                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.026773                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.787991                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       140644                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         140644                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       140644                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          140644                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       140644                       # number of overall hits
system.cpu4.icache.overall_hits::total         140644                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           35                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           35                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           35                       # number of overall misses
system.cpu4.icache.overall_misses::total           35                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      5795582                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      5795582                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      5795582                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      5795582                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      5795582                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      5795582                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       140679                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       140679                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       140679                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       140679                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       140679                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       140679                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000249                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000249                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000249                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000249                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000249                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000249                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 165588.057143                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 165588.057143                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 165588.057143                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 165588.057143                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 165588.057143                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 165588.057143                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            4                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            4                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           31                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           31                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           31                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5085073                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5085073                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5085073                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5085073                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5085073                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5085073                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000220                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000220                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000220                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000220                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 164034.612903                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 164034.612903                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 164034.612903                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 164034.612903                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 164034.612903                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 164034.612903                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   496                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               127661507                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   752                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              169762.642287                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   154.526319                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   101.473681                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.603618                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.396382                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        95620                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          95620                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        79787                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         79787                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          193                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          193                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          192                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          192                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       175407                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          175407                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       175407                       # number of overall hits
system.cpu4.dcache.overall_hits::total         175407                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1575                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1575                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           16                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1591                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1591                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1591                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1591                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    178176201                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    178176201                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      1262190                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1262190                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    179438391                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    179438391                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    179438391                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    179438391                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        97195                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        97195                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        79803                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        79803                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          192                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          192                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       176998                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       176998                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       176998                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       176998                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.016205                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.016205                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000200                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000200                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008989                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008989                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008989                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008989                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 113127.746667                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 113127.746667                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 78886.875000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 78886.875000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 112783.401006                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 112783.401006                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 112783.401006                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 112783.401006                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          109                       # number of writebacks
system.cpu4.dcache.writebacks::total              109                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1082                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1082                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           13                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1095                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1095                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1095                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1095                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          493                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          493                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          496                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          496                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          496                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          496                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     46083954                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     46083954                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     46276254                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     46276254                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     46276254                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     46276254                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.005072                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.005072                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000038                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002802                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002802                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002802                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002802                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93476.580122                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 93476.580122                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 93298.899194                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 93298.899194                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 93298.899194                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 93298.899194                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               570.750767                       # Cycle average of tags in use
system.cpu5.icache.total_refs               868085249                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   573                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1514982.982548                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    28.709198                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   542.041569                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.046008                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.868656                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.914665                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       137291                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         137291                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       137291                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          137291                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       137291                       # number of overall hits
system.cpu5.icache.overall_hits::total         137291                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           45                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           45                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           45                       # number of overall misses
system.cpu5.icache.overall_misses::total           45                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8524807                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8524807                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8524807                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8524807                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8524807                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8524807                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       137336                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       137336                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       137336                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       137336                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       137336                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       137336                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000328                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000328                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000328                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000328                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000328                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000328                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 189440.155556                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 189440.155556                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 189440.155556                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 189440.155556                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 189440.155556                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 189440.155556                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           15                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           15                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           15                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           30                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           30                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           30                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6128558                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6128558                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6128558                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6128558                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6128558                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6128558                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000218                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000218                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000218                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000218                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000218                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000218                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 204285.266667                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 204285.266667                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 204285.266667                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 204285.266667                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 204285.266667                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 204285.266667                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   946                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               332278971                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1202                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              276438.411814                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   106.778370                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   149.221630                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.417103                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.582897                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       351371                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         351371                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       191558                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        191558                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           96                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           96                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           94                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       542929                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          542929                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       542929                       # number of overall hits
system.cpu5.dcache.overall_hits::total         542929                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         3315                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         3315                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data            9                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total            9                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         3324                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          3324                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         3324                       # number of overall misses
system.cpu5.dcache.overall_misses::total         3324                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    377192879                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    377192879                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data       697875                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total       697875                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    377890754                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    377890754                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    377890754                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    377890754                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       354686                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       354686                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       191567                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       191567                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           96                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           96                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       546253                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       546253                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       546253                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       546253                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009346                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009346                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000047                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000047                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.006085                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.006085                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.006085                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.006085                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 113783.673906                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 113783.673906                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 77541.666667                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 77541.666667                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 113685.545728                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 113685.545728                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 113685.545728                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 113685.545728                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          236                       # number of writebacks
system.cpu5.dcache.writebacks::total              236                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         2372                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         2372                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data            6                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         2378                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         2378                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         2378                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         2378                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          943                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          943                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          946                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          946                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          946                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          946                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     99154518                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     99154518                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       208235                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       208235                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     99362753                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     99362753                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     99362753                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     99362753                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002659                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002659                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001732                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001732                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001732                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001732                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 105147.951220                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 105147.951220                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 69411.666667                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 69411.666667                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 105034.622622                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 105034.622622                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 105034.622622                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 105034.622622                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               568.850124                       # Cycle average of tags in use
system.cpu6.icache.total_refs               868085193                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   572                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1517631.456294                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    27.765683                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   541.084441                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.044496                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.867123                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.911619                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       137235                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         137235                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       137235                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          137235                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       137235                       # number of overall hits
system.cpu6.icache.overall_hits::total         137235                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           43                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           43                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           43                       # number of overall misses
system.cpu6.icache.overall_misses::total           43                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7576789                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7576789                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7576789                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7576789                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7576789                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7576789                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       137278                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       137278                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       137278                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       137278                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       137278                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       137278                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000313                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000313                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000313                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000313                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000313                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000313                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 176204.395349                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 176204.395349                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 176204.395349                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 176204.395349                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 176204.395349                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 176204.395349                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           14                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           14                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           29                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           29                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           29                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5521985                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5521985                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5521985                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5521985                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5521985                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5521985                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000211                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000211                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000211                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000211                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000211                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000211                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 190413.275862                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 190413.275862                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 190413.275862                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 190413.275862                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 190413.275862                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 190413.275862                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   946                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               332278782                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1202                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              276438.254576                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   106.717866                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   149.282134                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.416867                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.583133                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       351197                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         351197                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       191542                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        191542                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           97                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           97                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           94                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       542739                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          542739                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       542739                       # number of overall hits
system.cpu6.dcache.overall_hits::total         542739                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         3286                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         3286                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           10                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         3296                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          3296                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         3296                       # number of overall misses
system.cpu6.dcache.overall_misses::total         3296                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    374846854                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    374846854                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data       756886                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total       756886                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    375603740                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    375603740                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    375603740                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    375603740                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       354483                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       354483                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       191552                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       191552                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           97                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           97                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       546035                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       546035                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       546035                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       546035                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009270                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009270                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000052                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000052                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.006036                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.006036                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.006036                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.006036                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 114073.905660                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 114073.905660                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 75688.600000                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 75688.600000                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 113957.445388                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 113957.445388                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 113957.445388                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 113957.445388                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          227                       # number of writebacks
system.cpu6.dcache.writebacks::total              227                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         2343                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         2343                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data            7                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         2350                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         2350                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         2350                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         2350                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          943                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          943                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          946                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          946                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          946                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          946                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     98800810                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     98800810                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       212948                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       212948                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     99013758                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     99013758                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     99013758                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     99013758                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002660                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002660                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001732                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001732                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001732                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001732                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 104772.863203                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 104772.863203                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 70982.666667                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 70982.666667                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 104665.706131                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 104665.706131                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 104665.706131                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 104665.706131                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     2                       # number of replacements
system.cpu7.icache.tagsinuse               568.823722                       # Cycle average of tags in use
system.cpu7.icache.total_refs               868085136                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   572                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1517631.356643                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    27.739002                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   541.084719                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.044454                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.867123                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.911576                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       137178                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         137178                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       137178                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          137178                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       137178                       # number of overall hits
system.cpu7.icache.overall_hits::total         137178                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           43                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           43                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           43                       # number of overall misses
system.cpu7.icache.overall_misses::total           43                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7765806                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7765806                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7765806                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7765806                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7765806                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7765806                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       137221                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       137221                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       137221                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       137221                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       137221                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       137221                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000313                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000313                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000313                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000313                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000313                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000313                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 180600.139535                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 180600.139535                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 180600.139535                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 180600.139535                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 180600.139535                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 180600.139535                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           14                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           14                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           14                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           29                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           29                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           29                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6001136                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6001136                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6001136                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6001136                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6001136                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6001136                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000211                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000211                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000211                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000211                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000211                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000211                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 206935.724138                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 206935.724138                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 206935.724138                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 206935.724138                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 206935.724138                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 206935.724138                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   942                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               332279235                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  1198                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              277361.631886                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   106.661744                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   149.338256                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.416647                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.583353                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       351618                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         351618                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       191572                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        191572                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           99                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data           94                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       543190                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          543190                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       543190                       # number of overall hits
system.cpu7.dcache.overall_hits::total         543190                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         3309                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         3309                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           10                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         3319                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          3319                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         3319                       # number of overall misses
system.cpu7.dcache.overall_misses::total         3319                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    376132852                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    376132852                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data       785798                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total       785798                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    376918650                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    376918650                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    376918650                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    376918650                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       354927                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       354927                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       191582                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       191582                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       546509                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       546509                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       546509                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       546509                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009323                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009323                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000052                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000052                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.006073                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.006073                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.006073                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.006073                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 113669.644001                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 113669.644001                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 78579.800000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 78579.800000                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 113563.919855                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 113563.919855                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 113563.919855                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 113563.919855                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          225                       # number of writebacks
system.cpu7.dcache.writebacks::total              225                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         2370                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         2370                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data            7                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         2377                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         2377                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         2377                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         2377                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          939                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          939                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          942                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          942                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          942                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          942                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     97606599                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     97606599                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       214152                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       214152                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     97820751                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     97820751                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     97820751                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     97820751                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002646                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002646                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001724                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001724                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001724                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001724                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 103947.389776                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 103947.389776                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        71384                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        71384                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 103843.684713                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 103843.684713                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 103843.684713                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 103843.684713                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
