#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17ed640 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17ed7d0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x17e6390 .functor NOT 1, L_0x1820650, C4<0>, C4<0>, C4<0>;
L_0x18203b0 .functor XOR 1, L_0x1820250, L_0x1820310, C4<0>, C4<0>;
L_0x1820540 .functor XOR 1, L_0x18203b0, L_0x1820470, C4<0>, C4<0>;
v0x181d0d0_0 .net *"_ivl_10", 0 0, L_0x1820470;  1 drivers
v0x181d1d0_0 .net *"_ivl_12", 0 0, L_0x1820540;  1 drivers
v0x181d2b0_0 .net *"_ivl_2", 0 0, L_0x181f190;  1 drivers
v0x181d370_0 .net *"_ivl_4", 0 0, L_0x1820250;  1 drivers
v0x181d450_0 .net *"_ivl_6", 0 0, L_0x1820310;  1 drivers
v0x181d580_0 .net *"_ivl_8", 0 0, L_0x18203b0;  1 drivers
v0x181d660_0 .net "a", 0 0, v0x181a690_0;  1 drivers
v0x181d700_0 .net "b", 0 0, v0x181a730_0;  1 drivers
v0x181d7a0_0 .net "c", 0 0, v0x181a7d0_0;  1 drivers
v0x181d840_0 .var "clk", 0 0;
v0x181d8e0_0 .net "d", 0 0, v0x181a910_0;  1 drivers
v0x181d980_0 .net "q_dut", 0 0, L_0x18200f0;  1 drivers
v0x181da20_0 .net "q_ref", 0 0, L_0x181e0c0;  1 drivers
v0x181dac0_0 .var/2u "stats1", 159 0;
v0x181db60_0 .var/2u "strobe", 0 0;
v0x181dc00_0 .net "tb_match", 0 0, L_0x1820650;  1 drivers
v0x181dcc0_0 .net "tb_mismatch", 0 0, L_0x17e6390;  1 drivers
v0x181dd80_0 .net "wavedrom_enable", 0 0, v0x181aa00_0;  1 drivers
v0x181de20_0 .net "wavedrom_title", 511 0, v0x181aaa0_0;  1 drivers
L_0x181f190 .concat [ 1 0 0 0], L_0x181e0c0;
L_0x1820250 .concat [ 1 0 0 0], L_0x181e0c0;
L_0x1820310 .concat [ 1 0 0 0], L_0x18200f0;
L_0x1820470 .concat [ 1 0 0 0], L_0x181e0c0;
L_0x1820650 .cmp/eeq 1, L_0x181f190, L_0x1820540;
S_0x17ed960 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x17ed7d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x17d9ea0 .functor NOT 1, v0x181a690_0, C4<0>, C4<0>, C4<0>;
L_0x17ee0c0 .functor XOR 1, L_0x17d9ea0, v0x181a730_0, C4<0>, C4<0>;
L_0x17e6400 .functor XOR 1, L_0x17ee0c0, v0x181a7d0_0, C4<0>, C4<0>;
L_0x181e0c0 .functor XOR 1, L_0x17e6400, v0x181a910_0, C4<0>, C4<0>;
v0x17f7050_0 .net *"_ivl_0", 0 0, L_0x17d9ea0;  1 drivers
v0x17f70f0_0 .net *"_ivl_2", 0 0, L_0x17ee0c0;  1 drivers
v0x17d9ff0_0 .net *"_ivl_4", 0 0, L_0x17e6400;  1 drivers
v0x17da090_0 .net "a", 0 0, v0x181a690_0;  alias, 1 drivers
v0x1819a50_0 .net "b", 0 0, v0x181a730_0;  alias, 1 drivers
v0x1819b60_0 .net "c", 0 0, v0x181a7d0_0;  alias, 1 drivers
v0x1819c20_0 .net "d", 0 0, v0x181a910_0;  alias, 1 drivers
v0x1819ce0_0 .net "q", 0 0, L_0x181e0c0;  alias, 1 drivers
S_0x1819e40 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x17ed7d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x181a690_0 .var "a", 0 0;
v0x181a730_0 .var "b", 0 0;
v0x181a7d0_0 .var "c", 0 0;
v0x181a870_0 .net "clk", 0 0, v0x181d840_0;  1 drivers
v0x181a910_0 .var "d", 0 0;
v0x181aa00_0 .var "wavedrom_enable", 0 0;
v0x181aaa0_0 .var "wavedrom_title", 511 0;
E_0x17e85a0/0 .event negedge, v0x181a870_0;
E_0x17e85a0/1 .event posedge, v0x181a870_0;
E_0x17e85a0 .event/or E_0x17e85a0/0, E_0x17e85a0/1;
E_0x17e87f0 .event posedge, v0x181a870_0;
E_0x17d29f0 .event negedge, v0x181a870_0;
S_0x181a190 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1819e40;
 .timescale -12 -12;
v0x181a390_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x181a490 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1819e40;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x181ac00 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x17ed7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x181e1f0 .functor NOT 1, v0x181a690_0, C4<0>, C4<0>, C4<0>;
L_0x181e260 .functor NOT 1, v0x181a730_0, C4<0>, C4<0>, C4<0>;
L_0x181e2f0 .functor AND 1, L_0x181e1f0, L_0x181e260, C4<1>, C4<1>;
L_0x181e3b0 .functor NOT 1, v0x181a7d0_0, C4<0>, C4<0>, C4<0>;
L_0x181e450 .functor AND 1, L_0x181e2f0, L_0x181e3b0, C4<1>, C4<1>;
L_0x181e560 .functor NOT 1, v0x181a910_0, C4<0>, C4<0>, C4<0>;
L_0x181e610 .functor AND 1, L_0x181e450, L_0x181e560, C4<1>, C4<1>;
L_0x181e720 .functor NOT 1, v0x181a690_0, C4<0>, C4<0>, C4<0>;
L_0x181e7e0 .functor NOT 1, v0x181a730_0, C4<0>, C4<0>, C4<0>;
L_0x181e850 .functor AND 1, L_0x181e720, L_0x181e7e0, C4<1>, C4<1>;
L_0x181e9c0 .functor AND 1, L_0x181e850, v0x181a7d0_0, C4<1>, C4<1>;
L_0x181ea30 .functor AND 1, L_0x181e9c0, v0x181a910_0, C4<1>, C4<1>;
L_0x181eb60 .functor OR 1, L_0x181e610, L_0x181ea30, C4<0>, C4<0>;
L_0x181ec70 .functor NOT 1, v0x181a690_0, C4<0>, C4<0>, C4<0>;
L_0x181eaf0 .functor AND 1, L_0x181ec70, v0x181a730_0, C4<1>, C4<1>;
L_0x181edb0 .functor AND 1, L_0x181eaf0, v0x181a910_0, C4<1>, C4<1>;
L_0x181ef00 .functor OR 1, L_0x181eb60, L_0x181edb0, C4<0>, C4<0>;
L_0x181f010 .functor NOT 1, v0x181a730_0, C4<0>, C4<0>, C4<0>;
L_0x181f230 .functor AND 1, v0x181a690_0, L_0x181f010, C4<1>, C4<1>;
L_0x181f400 .functor AND 1, L_0x181f230, v0x181a910_0, C4<1>, C4<1>;
L_0x181f680 .functor OR 1, L_0x181ef00, L_0x181f400, C4<0>, C4<0>;
L_0x181f790 .functor NOT 1, v0x181a730_0, C4<0>, C4<0>, C4<0>;
L_0x181f8c0 .functor AND 1, v0x181a690_0, L_0x181f790, C4<1>, C4<1>;
L_0x181f980 .functor AND 1, L_0x181f8c0, v0x181a7d0_0, C4<1>, C4<1>;
L_0x181fb10 .functor OR 1, L_0x181f680, L_0x181f980, C4<0>, C4<0>;
L_0x181fc20 .functor AND 1, v0x181a690_0, v0x181a730_0, C4<1>, C4<1>;
L_0x181fd70 .functor AND 1, L_0x181fc20, v0x181a7d0_0, C4<1>, C4<1>;
L_0x181ff40 .functor AND 1, L_0x181fd70, v0x181a910_0, C4<1>, C4<1>;
L_0x18200f0 .functor OR 1, L_0x181fb10, L_0x181ff40, C4<0>, C4<0>;
v0x181aef0_0 .net *"_ivl_0", 0 0, L_0x181e1f0;  1 drivers
v0x181afd0_0 .net *"_ivl_10", 0 0, L_0x181e560;  1 drivers
v0x181b0b0_0 .net *"_ivl_12", 0 0, L_0x181e610;  1 drivers
v0x181b1a0_0 .net *"_ivl_14", 0 0, L_0x181e720;  1 drivers
v0x181b280_0 .net *"_ivl_16", 0 0, L_0x181e7e0;  1 drivers
v0x181b3b0_0 .net *"_ivl_18", 0 0, L_0x181e850;  1 drivers
v0x181b490_0 .net *"_ivl_2", 0 0, L_0x181e260;  1 drivers
v0x181b570_0 .net *"_ivl_20", 0 0, L_0x181e9c0;  1 drivers
v0x181b650_0 .net *"_ivl_22", 0 0, L_0x181ea30;  1 drivers
v0x181b730_0 .net *"_ivl_24", 0 0, L_0x181eb60;  1 drivers
v0x181b810_0 .net *"_ivl_26", 0 0, L_0x181ec70;  1 drivers
v0x181b8f0_0 .net *"_ivl_28", 0 0, L_0x181eaf0;  1 drivers
v0x181b9d0_0 .net *"_ivl_30", 0 0, L_0x181edb0;  1 drivers
v0x181bab0_0 .net *"_ivl_32", 0 0, L_0x181ef00;  1 drivers
v0x181bb90_0 .net *"_ivl_34", 0 0, L_0x181f010;  1 drivers
v0x181bc70_0 .net *"_ivl_36", 0 0, L_0x181f230;  1 drivers
v0x181bd50_0 .net *"_ivl_38", 0 0, L_0x181f400;  1 drivers
v0x181be30_0 .net *"_ivl_4", 0 0, L_0x181e2f0;  1 drivers
v0x181bf10_0 .net *"_ivl_40", 0 0, L_0x181f680;  1 drivers
v0x181bff0_0 .net *"_ivl_42", 0 0, L_0x181f790;  1 drivers
v0x181c0d0_0 .net *"_ivl_44", 0 0, L_0x181f8c0;  1 drivers
v0x181c1b0_0 .net *"_ivl_46", 0 0, L_0x181f980;  1 drivers
v0x181c290_0 .net *"_ivl_48", 0 0, L_0x181fb10;  1 drivers
v0x181c370_0 .net *"_ivl_50", 0 0, L_0x181fc20;  1 drivers
v0x181c450_0 .net *"_ivl_52", 0 0, L_0x181fd70;  1 drivers
v0x181c530_0 .net *"_ivl_54", 0 0, L_0x181ff40;  1 drivers
v0x181c610_0 .net *"_ivl_6", 0 0, L_0x181e3b0;  1 drivers
v0x181c6f0_0 .net *"_ivl_8", 0 0, L_0x181e450;  1 drivers
v0x181c7d0_0 .net "a", 0 0, v0x181a690_0;  alias, 1 drivers
v0x181c870_0 .net "b", 0 0, v0x181a730_0;  alias, 1 drivers
v0x181c960_0 .net "c", 0 0, v0x181a7d0_0;  alias, 1 drivers
v0x181ca50_0 .net "d", 0 0, v0x181a910_0;  alias, 1 drivers
v0x181cb40_0 .net "q", 0 0, L_0x18200f0;  alias, 1 drivers
S_0x181ceb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x17ed7d0;
 .timescale -12 -12;
E_0x17e8340 .event anyedge, v0x181db60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x181db60_0;
    %nor/r;
    %assign/vec4 v0x181db60_0, 0;
    %wait E_0x17e8340;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1819e40;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x181a910_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181a7d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181a730_0, 0;
    %assign/vec4 v0x181a690_0, 0;
    %wait E_0x17d29f0;
    %wait E_0x17e87f0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x181a910_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181a7d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181a730_0, 0;
    %assign/vec4 v0x181a690_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17e85a0;
    %load/vec4 v0x181a690_0;
    %load/vec4 v0x181a730_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x181a7d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x181a910_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x181a910_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181a7d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181a730_0, 0;
    %assign/vec4 v0x181a690_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x181a490;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17e85a0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x181a910_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181a7d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181a730_0, 0;
    %assign/vec4 v0x181a690_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x17ed7d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x181d840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x181db60_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x17ed7d0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x181d840_0;
    %inv;
    %store/vec4 v0x181d840_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x17ed7d0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x181a870_0, v0x181dcc0_0, v0x181d660_0, v0x181d700_0, v0x181d7a0_0, v0x181d8e0_0, v0x181da20_0, v0x181d980_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x17ed7d0;
T_7 ;
    %load/vec4 v0x181dac0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x181dac0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x181dac0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x181dac0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x181dac0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x181dac0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x181dac0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x17ed7d0;
T_8 ;
    %wait E_0x17e85a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x181dac0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x181dac0_0, 4, 32;
    %load/vec4 v0x181dc00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x181dac0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x181dac0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x181dac0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x181dac0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x181da20_0;
    %load/vec4 v0x181da20_0;
    %load/vec4 v0x181d980_0;
    %xor;
    %load/vec4 v0x181da20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x181dac0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x181dac0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x181dac0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x181dac0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/circuit2/iter0/response9/top_module.sv";
