# Lab08 Reference (May Important)

## Major reference

- ***[ESD19-2] 08. Matrix Multiplier Design.pptx***
    - The ppt file is really helpful. Please follow this as major.

## Previous matrix multiplication examples

- The official document, ***XAPP1170 - A Zynq Accelerator for Floating Point Matrix Multiplication Designed with Vivado HLS Application Note (v2.0)***, Jan 22, 2016.
    - [https://www.xilinx.com/support/documentation/application_notes/xapp1170-zynq-hls.pdf](https://www.xilinx.com/support/documentation/application_notes/xapp1170-zynq-hls.pdf)
    - You can download the enclosed design file here: [https://www.xilinx.com/member/forms/download/design-license.html?cid=343614&filename=xapp1170.zip](https://www.xilinx.com/member/forms/download/design-license.html?cid=343614&filename=xapp1170.zip)
- The official document, ***UG871 - Vivado Design Suite Tutorial: High-Level Synthesis***, v2020.1, Aug 07, 2020.
    - This is the newer version of ***[ESD19-2]Supp2. Optimization in HLS.pdf***. Find Chapter 7.
    - [https://www.xilinx.com/support/documentation/sw_manuals/xilinx2020_2/ug871-vivado-high-level-synthesis-tutorial.pdf](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2020_2/ug871-vivado-high-level-synthesis-tutorial.pdf)
    - There are some enclosed files but they weren't helpful. You can download here:
    [https://www.xilinx.com/cgi-bin/docs/ctdoc?cid=026f56e2-0a0f-4986-aeb7-e92917398939;d=ug871-design-files.zip](https://www.xilinx.com/cgi-bin/docs/ctdoc?cid=026f56e2-0a0f-4986-aeb7-e92917398939;d=ug871-design-files.zip)
    Unzip and find "Design Optimization" folder.
- ***[ESD19-2] 09. Optimization in HLS.pptx***

## About migration to Vitis HLS

- The official document, ***UG1391 - Vitis HLS Migration Guide***, v2020.2, 2020.
    - [https://www.xilinx.com/support/documentation/sw_manuals/xilinx2020_2/ug1391-vitis-hls-migration-guide.pdf](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2020_2/ug1391-vitis-hls-migration-guide.pdf)

## About Vitis HLS coding

- The official document, ***UG1416 - Vitis Unified Software Development Platform 2020.2 Documentation - Vitis HLS Coding Styles***, v2020.2, 15 December 2020.
    - [https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/vitis_hls_coding_styles.html#iyg1582649282811](https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/vitis_hls_coding_styles.html#iyg1582649282811)

## About hardware port and interface

- The official document, ***UG1188 - SDAccel Development Environment Help - pragma HLS interface***, v2017.4, 20 August 2018.
    - [https://www.xilinx.com/html_docs/xilinx2017_4/sdaccel_doc/jit1504034365862.html](https://www.xilinx.com/html_docs/xilinx2017_4/sdaccel_doc/jit1504034365862.html)
- The official document, ***UG1416 - Vitis Unified Software Development Platform 2020.2 Documentation - Managing Interface Synthesis***, v2020.2, 15 December 2020.
    - [https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/managing_interface_synthesis.html](https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/managing_interface_synthesis.html)

## About DMA and memory control

- The official QnA answer, ***AR# 57550 - Example Designs - Designing with the AXI DMA core***, 08/26/2015.
    - [https://www.xilinx.com/support/answers/57550.html](https://www.xilinx.com/support/answers/57550.html)
- The official QnA answer, ***AR# 57561 - Example Design - Using the AXI DMA in polled mode to transfer data to memory***, 05/18/2018.
    - [https://www.xilinx.com/support/answers/57561.html](https://www.xilinx.com/support/answers/57561.html)
- "FPGA Developer", ***Using the AXI DMA in Vivado***, August 6, 2014.
    - [https://www.fpgadeveloper.com/2014/08/using-the-axi-dma-in-vivado.html/?_ga=2.245592646.375932667.1610253936-599849322.1609286183](https://www.fpgadeveloper.com/2014/08/using-the-axi-dma-in-vivado.html/?_ga=2.245592646.375932667.1610253936-599849322.1609286183)

## About pipelining and array partition

- The official document, ***UG1188 - SDAccel Development Environment Help - pragma HLS array_partition***, v2017.4, 20 August 2018.
    - [https://www.xilinx.com/html_docs/xilinx2017_4/sdaccel_doc/gle1504034361378.html](https://www.xilinx.com/html_docs/xilinx2017_4/sdaccel_doc/gle1504034361378.html)
- The official document, ***Vitis HLS Guidance Messaging - Unable to Schedule %s %s***.
    - [https://www.xilinx.com/html_docs/xilinx2020_2/hls-guidance/200-885.html](https://www.xilinx.com/html_docs/xilinx2020_2/hls-guidance/200-885.html)

---