
CAN_HW_Validation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005248  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d4  08005430  08005430  00015430  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005804  08005804  000201d4  2**0
                  CONTENTS
  4 .ARM          00000000  08005804  08005804  000201d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005804  08005804  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005804  08005804  00015804  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005808  08005808  00015808  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800580c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e4  200001d4  080059e0  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003b8  080059e0  000203b8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201fd  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008b1b  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001919  00000000  00000000  00028d5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000848  00000000  00000000  0002a678  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000640  00000000  00000000  0002aec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019fd7  00000000  00000000  0002b500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009e18  00000000  00000000  000454d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000946db  00000000  00000000  0004f2ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000030b8  00000000  00000000  000e39cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  000e6a84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001d4 	.word	0x200001d4
 8000204:	00000000 	.word	0x00000000
 8000208:	08005418 	.word	0x08005418

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001d8 	.word	0x200001d8
 8000224:	08005418 	.word	0x08005418

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <DebugIO_Init>:
 * Configure a UART peripheral assignment for printf debugging
 *
 * @param huart HAL handle for the UART to use for printf debugging
*/
void DebugIO_Init(UART_HandleTypeDef *huart)
{
 8000b60:	b480      	push	{r7}
 8000b62:	b083      	sub	sp, #12
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
    io_huart = huart;
 8000b68:	4a03      	ldr	r2, [pc, #12]	; (8000b78 <DebugIO_Init+0x18>)
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	6013      	str	r3, [r2, #0]
}
 8000b6e:	bf00      	nop
 8000b70:	370c      	adds	r7, #12
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bc80      	pop	{r7}
 8000b76:	4770      	bx	lr
 8000b78:	200001f0 	.word	0x200001f0

08000b7c <__io_putchar>:

// Configure where printf() and putchar() output goes
int __io_putchar(int ch)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b082      	sub	sp, #8
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
#ifdef USE_UART
    // Output on UART
    HAL_UART_Transmit(io_huart, (uint8_t *)&ch, 1, 0xFFFF);
 8000b84:	4b06      	ldr	r3, [pc, #24]	; (8000ba0 <__io_putchar+0x24>)
 8000b86:	6818      	ldr	r0, [r3, #0]
 8000b88:	1d39      	adds	r1, r7, #4
 8000b8a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000b8e:	2201      	movs	r2, #1
 8000b90:	f001 fdc4 	bl	800271c <HAL_UART_Transmit>
#ifdef USE_SWO
    // Output on Serial Wire Output (SWO)
    ITM_SendChar(ch);
#endif // USE_SWO

    return ch;
 8000b94:	687b      	ldr	r3, [r7, #4]
}
 8000b96:	4618      	mov	r0, r3
 8000b98:	3708      	adds	r7, #8
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	200001f0 	.word	0x200001f0

08000ba4 <__io_getchar>:

int __io_getchar()
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
    // Implement if needed
    return 0;
 8000ba8:	2300      	movs	r3, #0
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bc80      	pop	{r7}
 8000bb0:	4770      	bx	lr

08000bb2 <_read>:

#ifdef NO_SYSCALL
int _read(int file, char *ptr, int len)
{
 8000bb2:	b580      	push	{r7, lr}
 8000bb4:	b086      	sub	sp, #24
 8000bb6:	af00      	add	r7, sp, #0
 8000bb8:	60f8      	str	r0, [r7, #12]
 8000bba:	60b9      	str	r1, [r7, #8]
 8000bbc:	607a      	str	r2, [r7, #4]
    int DataIdx;

    for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	617b      	str	r3, [r7, #20]
 8000bc2:	e00a      	b.n	8000bda <_read+0x28>
    {
        *ptr++ = __io_getchar();
 8000bc4:	f7ff ffee 	bl	8000ba4 <__io_getchar>
 8000bc8:	4601      	mov	r1, r0
 8000bca:	68bb      	ldr	r3, [r7, #8]
 8000bcc:	1c5a      	adds	r2, r3, #1
 8000bce:	60ba      	str	r2, [r7, #8]
 8000bd0:	b2ca      	uxtb	r2, r1
 8000bd2:	701a      	strb	r2, [r3, #0]
    for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	3301      	adds	r3, #1
 8000bd8:	617b      	str	r3, [r7, #20]
 8000bda:	697a      	ldr	r2, [r7, #20]
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	429a      	cmp	r2, r3
 8000be0:	dbf0      	blt.n	8000bc4 <_read+0x12>
    }

    return len;
 8000be2:	687b      	ldr	r3, [r7, #4]
}
 8000be4:	4618      	mov	r0, r3
 8000be6:	3718      	adds	r7, #24
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}

08000bec <_write>:

int _write(int file, char *ptr, int len)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b086      	sub	sp, #24
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	60f8      	str	r0, [r7, #12]
 8000bf4:	60b9      	str	r1, [r7, #8]
 8000bf6:	607a      	str	r2, [r7, #4]
    int DataIdx;

    for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	617b      	str	r3, [r7, #20]
 8000bfc:	e009      	b.n	8000c12 <_write+0x26>
    {
        __io_putchar(*ptr++);
 8000bfe:	68bb      	ldr	r3, [r7, #8]
 8000c00:	1c5a      	adds	r2, r3, #1
 8000c02:	60ba      	str	r2, [r7, #8]
 8000c04:	781b      	ldrb	r3, [r3, #0]
 8000c06:	4618      	mov	r0, r3
 8000c08:	f7ff ffb8 	bl	8000b7c <__io_putchar>
    for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c0c:	697b      	ldr	r3, [r7, #20]
 8000c0e:	3301      	adds	r3, #1
 8000c10:	617b      	str	r3, [r7, #20]
 8000c12:	697a      	ldr	r2, [r7, #20]
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	429a      	cmp	r2, r3
 8000c18:	dbf1      	blt.n	8000bfe <_write+0x12>
    }
    return len;
 8000c1a:	687b      	ldr	r3, [r7, #4]
}
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	3718      	adds	r7, #24
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}

08000c24 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b092      	sub	sp, #72	; 0x48
 8000c28:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c2a:	f000 fac3 	bl	80011b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c2e:	f000 f849 	bl	8000cc4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c32:	f000 f8f1 	bl	8000e18 <MX_GPIO_Init>
  MX_CAN_Init();
 8000c36:	f000 f887 	bl	8000d48 <MX_CAN_Init>
  MX_USART2_UART_Init();
 8000c3a:	f000 f8c3 	bl	8000dc4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  DebugIO_Init(&huart2);
 8000c3e:	481c      	ldr	r0, [pc, #112]	; (8000cb0 <main+0x8c>)
 8000c40:	f7ff ff8e 	bl	8000b60 <DebugIO_Init>
	// This test will receive a CAN message and toggle the LED, and once doing so,
	  // send out another CAN message.
	  CAN_RxHeaderTypeDef RxHeader;
	  uint8_t RxData[8];

	  if (HAL_CAN_GetRxFifoFillLevel(&hcan, CAN_RX_FIFO0) > 0) {
 8000c44:	2100      	movs	r1, #0
 8000c46:	481b      	ldr	r0, [pc, #108]	; (8000cb4 <main+0x90>)
 8000c48:	f000 fe69 	bl	800191e <HAL_CAN_GetRxFifoFillLevel>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d0f8      	beq.n	8000c44 <main+0x20>
		  if (HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK) {
 8000c52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c56:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8000c5a:	2100      	movs	r1, #0
 8000c5c:	4815      	ldr	r0, [pc, #84]	; (8000cb4 <main+0x90>)
 8000c5e:	f000 fd3d 	bl	80016dc <HAL_CAN_GetRxMessage>
 8000c62:	4603      	mov	r3, r0
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d1ed      	bne.n	8000c44 <main+0x20>
			  printf("Received CAN message!\n");
 8000c68:	4813      	ldr	r0, [pc, #76]	; (8000cb8 <main+0x94>)
 8000c6a:	f002 fc4b 	bl	8003504 <puts>
			  // Process received message

			  // Now send a message back
			  CAN_TxHeaderTypeDef TxHeader;
			  uint32_t TxMailbox;
			  uint8_t TxData[8] = {0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08}; // Example data
 8000c6e:	4a13      	ldr	r2, [pc, #76]	; (8000cbc <main+0x98>)
 8000c70:	463b      	mov	r3, r7
 8000c72:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000c76:	e883 0003 	stmia.w	r3, {r0, r1}

			  // Configure the Tx Header
			  TxHeader.DLC = 8; // Data length code
 8000c7a:	2308      	movs	r3, #8
 8000c7c:	61fb      	str	r3, [r7, #28]
			  TxHeader.StdId = 0x123; // Standard identifier
 8000c7e:	f240 1323 	movw	r3, #291	; 0x123
 8000c82:	60fb      	str	r3, [r7, #12]
			  TxHeader.ExtId = 0x01; // Extended identifier (if using extended ID)
 8000c84:	2301      	movs	r3, #1
 8000c86:	613b      	str	r3, [r7, #16]
			  TxHeader.RTR = CAN_RTR_DATA; // Data frame
 8000c88:	2300      	movs	r3, #0
 8000c8a:	61bb      	str	r3, [r7, #24]
			  TxHeader.IDE = CAN_ID_STD; // Standard ID
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	617b      	str	r3, [r7, #20]

			  HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox);
 8000c90:	f107 0308 	add.w	r3, r7, #8
 8000c94:	463a      	mov	r2, r7
 8000c96:	f107 010c 	add.w	r1, r7, #12
 8000c9a:	4806      	ldr	r0, [pc, #24]	; (8000cb4 <main+0x90>)
 8000c9c:	f000 fc4f 	bl	800153e <HAL_CAN_AddTxMessage>
			  printf("Sent reply CAN message\n");
 8000ca0:	4807      	ldr	r0, [pc, #28]	; (8000cc0 <main+0x9c>)
 8000ca2:	f002 fc2f 	bl	8003504 <puts>

			  // Verify the message is received with PCAN-View.
			  HAL_Delay(DELAY_TIME);
 8000ca6:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000caa:	f000 fae5 	bl	8001278 <HAL_Delay>
  {
 8000cae:	e7c9      	b.n	8000c44 <main+0x20>
 8000cb0:	2000021c 	.word	0x2000021c
 8000cb4:	200001f4 	.word	0x200001f4
 8000cb8:	08005430 	.word	0x08005430
 8000cbc:	08005460 	.word	0x08005460
 8000cc0:	08005448 	.word	0x08005448

08000cc4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b090      	sub	sp, #64	; 0x40
 8000cc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cca:	f107 0318 	add.w	r3, r7, #24
 8000cce:	2228      	movs	r2, #40	; 0x28
 8000cd0:	2100      	movs	r1, #0
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f002 fcf6 	bl	80036c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cd8:	1d3b      	adds	r3, r7, #4
 8000cda:	2200      	movs	r2, #0
 8000cdc:	601a      	str	r2, [r3, #0]
 8000cde:	605a      	str	r2, [r3, #4]
 8000ce0:	609a      	str	r2, [r3, #8]
 8000ce2:	60da      	str	r2, [r3, #12]
 8000ce4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ce6:	2302      	movs	r3, #2
 8000ce8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cea:	2301      	movs	r3, #1
 8000cec:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000cee:	2310      	movs	r3, #16
 8000cf0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cf2:	2302      	movs	r3, #2
 8000cf4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000cfa:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000cfe:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d00:	f107 0318 	add.w	r3, r7, #24
 8000d04:	4618      	mov	r0, r3
 8000d06:	f001 f8a9 	bl	8001e5c <HAL_RCC_OscConfig>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d001      	beq.n	8000d14 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000d10:	f000 f8a4 	bl	8000e5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d14:	230f      	movs	r3, #15
 8000d16:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d18:	2302      	movs	r3, #2
 8000d1a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d24:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d26:	2300      	movs	r3, #0
 8000d28:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000d2a:	1d3b      	adds	r3, r7, #4
 8000d2c:	2102      	movs	r1, #2
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f001 fb16 	bl	8002360 <HAL_RCC_ClockConfig>
 8000d34:	4603      	mov	r3, r0
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d001      	beq.n	8000d3e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000d3a:	f000 f88f 	bl	8000e5c <Error_Handler>
  }
}
 8000d3e:	bf00      	nop
 8000d40:	3740      	adds	r7, #64	; 0x40
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
	...

08000d48 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000d4c:	4b1b      	ldr	r3, [pc, #108]	; (8000dbc <MX_CAN_Init+0x74>)
 8000d4e:	4a1c      	ldr	r2, [pc, #112]	; (8000dc0 <MX_CAN_Init+0x78>)
 8000d50:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 8000d52:	4b1a      	ldr	r3, [pc, #104]	; (8000dbc <MX_CAN_Init+0x74>)
 8000d54:	2204      	movs	r2, #4
 8000d56:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000d58:	4b18      	ldr	r3, [pc, #96]	; (8000dbc <MX_CAN_Init+0x74>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000d5e:	4b17      	ldr	r3, [pc, #92]	; (8000dbc <MX_CAN_Init+0x74>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 8000d64:	4b15      	ldr	r3, [pc, #84]	; (8000dbc <MX_CAN_Init+0x74>)
 8000d66:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8000d6a:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000d6c:	4b13      	ldr	r3, [pc, #76]	; (8000dbc <MX_CAN_Init+0x74>)
 8000d6e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000d72:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000d74:	4b11      	ldr	r3, [pc, #68]	; (8000dbc <MX_CAN_Init+0x74>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000d7a:	4b10      	ldr	r3, [pc, #64]	; (8000dbc <MX_CAN_Init+0x74>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000d80:	4b0e      	ldr	r3, [pc, #56]	; (8000dbc <MX_CAN_Init+0x74>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000d86:	4b0d      	ldr	r3, [pc, #52]	; (8000dbc <MX_CAN_Init+0x74>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000d8c:	4b0b      	ldr	r3, [pc, #44]	; (8000dbc <MX_CAN_Init+0x74>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000d92:	4b0a      	ldr	r3, [pc, #40]	; (8000dbc <MX_CAN_Init+0x74>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000d98:	4808      	ldr	r0, [pc, #32]	; (8000dbc <MX_CAN_Init+0x74>)
 8000d9a:	f000 fa91 	bl	80012c0 <HAL_CAN_Init>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d001      	beq.n	8000da8 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000da4:	f000 f85a 	bl	8000e5c <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  if (HAL_CAN_Start(&hcan) != HAL_OK)
 8000da8:	4804      	ldr	r0, [pc, #16]	; (8000dbc <MX_CAN_Init+0x74>)
 8000daa:	f000 fb84 	bl	80014b6 <HAL_CAN_Start>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d001      	beq.n	8000db8 <MX_CAN_Init+0x70>
	{
	  Error_Handler();
 8000db4:	f000 f852 	bl	8000e5c <Error_Handler>
	}

  /* USER CODE END CAN_Init 2 */

}
 8000db8:	bf00      	nop
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	200001f4 	.word	0x200001f4
 8000dc0:	40006400 	.word	0x40006400

08000dc4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000dc8:	4b11      	ldr	r3, [pc, #68]	; (8000e10 <MX_USART2_UART_Init+0x4c>)
 8000dca:	4a12      	ldr	r2, [pc, #72]	; (8000e14 <MX_USART2_UART_Init+0x50>)
 8000dcc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000dce:	4b10      	ldr	r3, [pc, #64]	; (8000e10 <MX_USART2_UART_Init+0x4c>)
 8000dd0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000dd4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000dd6:	4b0e      	ldr	r3, [pc, #56]	; (8000e10 <MX_USART2_UART_Init+0x4c>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ddc:	4b0c      	ldr	r3, [pc, #48]	; (8000e10 <MX_USART2_UART_Init+0x4c>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000de2:	4b0b      	ldr	r3, [pc, #44]	; (8000e10 <MX_USART2_UART_Init+0x4c>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000de8:	4b09      	ldr	r3, [pc, #36]	; (8000e10 <MX_USART2_UART_Init+0x4c>)
 8000dea:	220c      	movs	r2, #12
 8000dec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dee:	4b08      	ldr	r3, [pc, #32]	; (8000e10 <MX_USART2_UART_Init+0x4c>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000df4:	4b06      	ldr	r3, [pc, #24]	; (8000e10 <MX_USART2_UART_Init+0x4c>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000dfa:	4805      	ldr	r0, [pc, #20]	; (8000e10 <MX_USART2_UART_Init+0x4c>)
 8000dfc:	f001 fc3e 	bl	800267c <HAL_UART_Init>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d001      	beq.n	8000e0a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000e06:	f000 f829 	bl	8000e5c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e0a:	bf00      	nop
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	2000021c 	.word	0x2000021c
 8000e14:	40004400 	.word	0x40004400

08000e18 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e1e:	4b0e      	ldr	r3, [pc, #56]	; (8000e58 <MX_GPIO_Init+0x40>)
 8000e20:	699b      	ldr	r3, [r3, #24]
 8000e22:	4a0d      	ldr	r2, [pc, #52]	; (8000e58 <MX_GPIO_Init+0x40>)
 8000e24:	f043 0304 	orr.w	r3, r3, #4
 8000e28:	6193      	str	r3, [r2, #24]
 8000e2a:	4b0b      	ldr	r3, [pc, #44]	; (8000e58 <MX_GPIO_Init+0x40>)
 8000e2c:	699b      	ldr	r3, [r3, #24]
 8000e2e:	f003 0304 	and.w	r3, r3, #4
 8000e32:	607b      	str	r3, [r7, #4]
 8000e34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e36:	4b08      	ldr	r3, [pc, #32]	; (8000e58 <MX_GPIO_Init+0x40>)
 8000e38:	699b      	ldr	r3, [r3, #24]
 8000e3a:	4a07      	ldr	r2, [pc, #28]	; (8000e58 <MX_GPIO_Init+0x40>)
 8000e3c:	f043 0308 	orr.w	r3, r3, #8
 8000e40:	6193      	str	r3, [r2, #24]
 8000e42:	4b05      	ldr	r3, [pc, #20]	; (8000e58 <MX_GPIO_Init+0x40>)
 8000e44:	699b      	ldr	r3, [r3, #24]
 8000e46:	f003 0308 	and.w	r3, r3, #8
 8000e4a:	603b      	str	r3, [r7, #0]
 8000e4c:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000e4e:	bf00      	nop
 8000e50:	370c      	adds	r7, #12
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bc80      	pop	{r7}
 8000e56:	4770      	bx	lr
 8000e58:	40021000 	.word	0x40021000

08000e5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e60:	b672      	cpsid	i
}
 8000e62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e64:	e7fe      	b.n	8000e64 <Error_Handler+0x8>
	...

08000e68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b083      	sub	sp, #12
 8000e6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000e6e:	4b0e      	ldr	r3, [pc, #56]	; (8000ea8 <HAL_MspInit+0x40>)
 8000e70:	699b      	ldr	r3, [r3, #24]
 8000e72:	4a0d      	ldr	r2, [pc, #52]	; (8000ea8 <HAL_MspInit+0x40>)
 8000e74:	f043 0301 	orr.w	r3, r3, #1
 8000e78:	6193      	str	r3, [r2, #24]
 8000e7a:	4b0b      	ldr	r3, [pc, #44]	; (8000ea8 <HAL_MspInit+0x40>)
 8000e7c:	699b      	ldr	r3, [r3, #24]
 8000e7e:	f003 0301 	and.w	r3, r3, #1
 8000e82:	607b      	str	r3, [r7, #4]
 8000e84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e86:	4b08      	ldr	r3, [pc, #32]	; (8000ea8 <HAL_MspInit+0x40>)
 8000e88:	69db      	ldr	r3, [r3, #28]
 8000e8a:	4a07      	ldr	r2, [pc, #28]	; (8000ea8 <HAL_MspInit+0x40>)
 8000e8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e90:	61d3      	str	r3, [r2, #28]
 8000e92:	4b05      	ldr	r3, [pc, #20]	; (8000ea8 <HAL_MspInit+0x40>)
 8000e94:	69db      	ldr	r3, [r3, #28]
 8000e96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e9a:	603b      	str	r3, [r7, #0]
 8000e9c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e9e:	bf00      	nop
 8000ea0:	370c      	adds	r7, #12
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bc80      	pop	{r7}
 8000ea6:	4770      	bx	lr
 8000ea8:	40021000 	.word	0x40021000

08000eac <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b08a      	sub	sp, #40	; 0x28
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eb4:	f107 0314 	add.w	r3, r7, #20
 8000eb8:	2200      	movs	r2, #0
 8000eba:	601a      	str	r2, [r3, #0]
 8000ebc:	605a      	str	r2, [r3, #4]
 8000ebe:	609a      	str	r2, [r3, #8]
 8000ec0:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	4a25      	ldr	r2, [pc, #148]	; (8000f5c <HAL_CAN_MspInit+0xb0>)
 8000ec8:	4293      	cmp	r3, r2
 8000eca:	d143      	bne.n	8000f54 <HAL_CAN_MspInit+0xa8>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000ecc:	4b24      	ldr	r3, [pc, #144]	; (8000f60 <HAL_CAN_MspInit+0xb4>)
 8000ece:	69db      	ldr	r3, [r3, #28]
 8000ed0:	4a23      	ldr	r2, [pc, #140]	; (8000f60 <HAL_CAN_MspInit+0xb4>)
 8000ed2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000ed6:	61d3      	str	r3, [r2, #28]
 8000ed8:	4b21      	ldr	r3, [pc, #132]	; (8000f60 <HAL_CAN_MspInit+0xb4>)
 8000eda:	69db      	ldr	r3, [r3, #28]
 8000edc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ee0:	613b      	str	r3, [r7, #16]
 8000ee2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ee4:	4b1e      	ldr	r3, [pc, #120]	; (8000f60 <HAL_CAN_MspInit+0xb4>)
 8000ee6:	699b      	ldr	r3, [r3, #24]
 8000ee8:	4a1d      	ldr	r2, [pc, #116]	; (8000f60 <HAL_CAN_MspInit+0xb4>)
 8000eea:	f043 0308 	orr.w	r3, r3, #8
 8000eee:	6193      	str	r3, [r2, #24]
 8000ef0:	4b1b      	ldr	r3, [pc, #108]	; (8000f60 <HAL_CAN_MspInit+0xb4>)
 8000ef2:	699b      	ldr	r3, [r3, #24]
 8000ef4:	f003 0308 	and.w	r3, r3, #8
 8000ef8:	60fb      	str	r3, [r7, #12]
 8000efa:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000efc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f02:	2300      	movs	r3, #0
 8000f04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f06:	2300      	movs	r3, #0
 8000f08:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f0a:	f107 0314 	add.w	r3, r7, #20
 8000f0e:	4619      	mov	r1, r3
 8000f10:	4814      	ldr	r0, [pc, #80]	; (8000f64 <HAL_CAN_MspInit+0xb8>)
 8000f12:	f000 fe0f 	bl	8001b34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000f16:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f1c:	2302      	movs	r3, #2
 8000f1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f20:	2303      	movs	r3, #3
 8000f22:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f24:	f107 0314 	add.w	r3, r7, #20
 8000f28:	4619      	mov	r1, r3
 8000f2a:	480e      	ldr	r0, [pc, #56]	; (8000f64 <HAL_CAN_MspInit+0xb8>)
 8000f2c:	f000 fe02 	bl	8001b34 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 8000f30:	4b0d      	ldr	r3, [pc, #52]	; (8000f68 <HAL_CAN_MspInit+0xbc>)
 8000f32:	685b      	ldr	r3, [r3, #4]
 8000f34:	627b      	str	r3, [r7, #36]	; 0x24
 8000f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f38:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 8000f3c:	627b      	str	r3, [r7, #36]	; 0x24
 8000f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f40:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000f44:	627b      	str	r3, [r7, #36]	; 0x24
 8000f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f48:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f4c:	627b      	str	r3, [r7, #36]	; 0x24
 8000f4e:	4a06      	ldr	r2, [pc, #24]	; (8000f68 <HAL_CAN_MspInit+0xbc>)
 8000f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f52:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8000f54:	bf00      	nop
 8000f56:	3728      	adds	r7, #40	; 0x28
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	40006400 	.word	0x40006400
 8000f60:	40021000 	.word	0x40021000
 8000f64:	40010c00 	.word	0x40010c00
 8000f68:	40010000 	.word	0x40010000

08000f6c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b088      	sub	sp, #32
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f74:	f107 0310 	add.w	r3, r7, #16
 8000f78:	2200      	movs	r2, #0
 8000f7a:	601a      	str	r2, [r3, #0]
 8000f7c:	605a      	str	r2, [r3, #4]
 8000f7e:	609a      	str	r2, [r3, #8]
 8000f80:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	4a1b      	ldr	r2, [pc, #108]	; (8000ff4 <HAL_UART_MspInit+0x88>)
 8000f88:	4293      	cmp	r3, r2
 8000f8a:	d12f      	bne.n	8000fec <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f8c:	4b1a      	ldr	r3, [pc, #104]	; (8000ff8 <HAL_UART_MspInit+0x8c>)
 8000f8e:	69db      	ldr	r3, [r3, #28]
 8000f90:	4a19      	ldr	r2, [pc, #100]	; (8000ff8 <HAL_UART_MspInit+0x8c>)
 8000f92:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f96:	61d3      	str	r3, [r2, #28]
 8000f98:	4b17      	ldr	r3, [pc, #92]	; (8000ff8 <HAL_UART_MspInit+0x8c>)
 8000f9a:	69db      	ldr	r3, [r3, #28]
 8000f9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fa0:	60fb      	str	r3, [r7, #12]
 8000fa2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fa4:	4b14      	ldr	r3, [pc, #80]	; (8000ff8 <HAL_UART_MspInit+0x8c>)
 8000fa6:	699b      	ldr	r3, [r3, #24]
 8000fa8:	4a13      	ldr	r2, [pc, #76]	; (8000ff8 <HAL_UART_MspInit+0x8c>)
 8000faa:	f043 0304 	orr.w	r3, r3, #4
 8000fae:	6193      	str	r3, [r2, #24]
 8000fb0:	4b11      	ldr	r3, [pc, #68]	; (8000ff8 <HAL_UART_MspInit+0x8c>)
 8000fb2:	699b      	ldr	r3, [r3, #24]
 8000fb4:	f003 0304 	and.w	r3, r3, #4
 8000fb8:	60bb      	str	r3, [r7, #8]
 8000fba:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000fbc:	2304      	movs	r3, #4
 8000fbe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fc0:	2302      	movs	r3, #2
 8000fc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fc4:	2303      	movs	r3, #3
 8000fc6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fc8:	f107 0310 	add.w	r3, r7, #16
 8000fcc:	4619      	mov	r1, r3
 8000fce:	480b      	ldr	r0, [pc, #44]	; (8000ffc <HAL_UART_MspInit+0x90>)
 8000fd0:	f000 fdb0 	bl	8001b34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000fd4:	2308      	movs	r3, #8
 8000fd6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fe0:	f107 0310 	add.w	r3, r7, #16
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	4805      	ldr	r0, [pc, #20]	; (8000ffc <HAL_UART_MspInit+0x90>)
 8000fe8:	f000 fda4 	bl	8001b34 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000fec:	bf00      	nop
 8000fee:	3720      	adds	r7, #32
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	40004400 	.word	0x40004400
 8000ff8:	40021000 	.word	0x40021000
 8000ffc:	40010800 	.word	0x40010800

08001000 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001000:	b480      	push	{r7}
 8001002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001004:	e7fe      	b.n	8001004 <NMI_Handler+0x4>

08001006 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001006:	b480      	push	{r7}
 8001008:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800100a:	e7fe      	b.n	800100a <HardFault_Handler+0x4>

0800100c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001010:	e7fe      	b.n	8001010 <MemManage_Handler+0x4>

08001012 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001012:	b480      	push	{r7}
 8001014:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001016:	e7fe      	b.n	8001016 <BusFault_Handler+0x4>

08001018 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800101c:	e7fe      	b.n	800101c <UsageFault_Handler+0x4>

0800101e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800101e:	b480      	push	{r7}
 8001020:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001022:	bf00      	nop
 8001024:	46bd      	mov	sp, r7
 8001026:	bc80      	pop	{r7}
 8001028:	4770      	bx	lr

0800102a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800102a:	b480      	push	{r7}
 800102c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800102e:	bf00      	nop
 8001030:	46bd      	mov	sp, r7
 8001032:	bc80      	pop	{r7}
 8001034:	4770      	bx	lr

08001036 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001036:	b480      	push	{r7}
 8001038:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800103a:	bf00      	nop
 800103c:	46bd      	mov	sp, r7
 800103e:	bc80      	pop	{r7}
 8001040:	4770      	bx	lr

08001042 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001042:	b580      	push	{r7, lr}
 8001044:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001046:	f000 f8fb 	bl	8001240 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800104a:	bf00      	nop
 800104c:	bd80      	pop	{r7, pc}

0800104e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800104e:	b480      	push	{r7}
 8001050:	af00      	add	r7, sp, #0
  return 1;
 8001052:	2301      	movs	r3, #1
}
 8001054:	4618      	mov	r0, r3
 8001056:	46bd      	mov	sp, r7
 8001058:	bc80      	pop	{r7}
 800105a:	4770      	bx	lr

0800105c <_kill>:

int _kill(int pid, int sig)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
 8001064:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001066:	f002 fb7f 	bl	8003768 <__errno>
 800106a:	4603      	mov	r3, r0
 800106c:	2216      	movs	r2, #22
 800106e:	601a      	str	r2, [r3, #0]
  return -1;
 8001070:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001074:	4618      	mov	r0, r3
 8001076:	3708      	adds	r7, #8
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}

0800107c <_exit>:

void _exit (int status)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001084:	f04f 31ff 	mov.w	r1, #4294967295
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f7ff ffe7 	bl	800105c <_kill>
  while (1) {}    /* Make sure we hang here */
 800108e:	e7fe      	b.n	800108e <_exit+0x12>

08001090 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001090:	b480      	push	{r7}
 8001092:	b083      	sub	sp, #12
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001098:	f04f 33ff 	mov.w	r3, #4294967295
}
 800109c:	4618      	mov	r0, r3
 800109e:	370c      	adds	r7, #12
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bc80      	pop	{r7}
 80010a4:	4770      	bx	lr

080010a6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80010a6:	b480      	push	{r7}
 80010a8:	b083      	sub	sp, #12
 80010aa:	af00      	add	r7, sp, #0
 80010ac:	6078      	str	r0, [r7, #4]
 80010ae:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010b6:	605a      	str	r2, [r3, #4]
  return 0;
 80010b8:	2300      	movs	r3, #0
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	370c      	adds	r7, #12
 80010be:	46bd      	mov	sp, r7
 80010c0:	bc80      	pop	{r7}
 80010c2:	4770      	bx	lr

080010c4 <_isatty>:

int _isatty(int file)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b083      	sub	sp, #12
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80010cc:	2301      	movs	r3, #1
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	370c      	adds	r7, #12
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bc80      	pop	{r7}
 80010d6:	4770      	bx	lr

080010d8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80010d8:	b480      	push	{r7}
 80010da:	b085      	sub	sp, #20
 80010dc:	af00      	add	r7, sp, #0
 80010de:	60f8      	str	r0, [r7, #12]
 80010e0:	60b9      	str	r1, [r7, #8]
 80010e2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80010e4:	2300      	movs	r3, #0
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	3714      	adds	r7, #20
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bc80      	pop	{r7}
 80010ee:	4770      	bx	lr

080010f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b086      	sub	sp, #24
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010f8:	4a14      	ldr	r2, [pc, #80]	; (800114c <_sbrk+0x5c>)
 80010fa:	4b15      	ldr	r3, [pc, #84]	; (8001150 <_sbrk+0x60>)
 80010fc:	1ad3      	subs	r3, r2, r3
 80010fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001104:	4b13      	ldr	r3, [pc, #76]	; (8001154 <_sbrk+0x64>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d102      	bne.n	8001112 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800110c:	4b11      	ldr	r3, [pc, #68]	; (8001154 <_sbrk+0x64>)
 800110e:	4a12      	ldr	r2, [pc, #72]	; (8001158 <_sbrk+0x68>)
 8001110:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001112:	4b10      	ldr	r3, [pc, #64]	; (8001154 <_sbrk+0x64>)
 8001114:	681a      	ldr	r2, [r3, #0]
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	4413      	add	r3, r2
 800111a:	693a      	ldr	r2, [r7, #16]
 800111c:	429a      	cmp	r2, r3
 800111e:	d207      	bcs.n	8001130 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001120:	f002 fb22 	bl	8003768 <__errno>
 8001124:	4603      	mov	r3, r0
 8001126:	220c      	movs	r2, #12
 8001128:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800112a:	f04f 33ff 	mov.w	r3, #4294967295
 800112e:	e009      	b.n	8001144 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001130:	4b08      	ldr	r3, [pc, #32]	; (8001154 <_sbrk+0x64>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001136:	4b07      	ldr	r3, [pc, #28]	; (8001154 <_sbrk+0x64>)
 8001138:	681a      	ldr	r2, [r3, #0]
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4413      	add	r3, r2
 800113e:	4a05      	ldr	r2, [pc, #20]	; (8001154 <_sbrk+0x64>)
 8001140:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001142:	68fb      	ldr	r3, [r7, #12]
}
 8001144:	4618      	mov	r0, r3
 8001146:	3718      	adds	r7, #24
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	2000c000 	.word	0x2000c000
 8001150:	00000400 	.word	0x00000400
 8001154:	20000264 	.word	0x20000264
 8001158:	200003b8 	.word	0x200003b8

0800115c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001160:	bf00      	nop
 8001162:	46bd      	mov	sp, r7
 8001164:	bc80      	pop	{r7}
 8001166:	4770      	bx	lr

08001168 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001168:	f7ff fff8 	bl	800115c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800116c:	480b      	ldr	r0, [pc, #44]	; (800119c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800116e:	490c      	ldr	r1, [pc, #48]	; (80011a0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001170:	4a0c      	ldr	r2, [pc, #48]	; (80011a4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001172:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001174:	e002      	b.n	800117c <LoopCopyDataInit>

08001176 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001176:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001178:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800117a:	3304      	adds	r3, #4

0800117c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800117c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800117e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001180:	d3f9      	bcc.n	8001176 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001182:	4a09      	ldr	r2, [pc, #36]	; (80011a8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001184:	4c09      	ldr	r4, [pc, #36]	; (80011ac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001186:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001188:	e001      	b.n	800118e <LoopFillZerobss>

0800118a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800118a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800118c:	3204      	adds	r2, #4

0800118e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800118e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001190:	d3fb      	bcc.n	800118a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001192:	f002 faef 	bl	8003774 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001196:	f7ff fd45 	bl	8000c24 <main>
  bx lr
 800119a:	4770      	bx	lr
  ldr r0, =_sdata
 800119c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011a0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80011a4:	0800580c 	.word	0x0800580c
  ldr r2, =_sbss
 80011a8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80011ac:	200003b8 	.word	0x200003b8

080011b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80011b0:	e7fe      	b.n	80011b0 <ADC1_2_IRQHandler>
	...

080011b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011b8:	4b08      	ldr	r3, [pc, #32]	; (80011dc <HAL_Init+0x28>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4a07      	ldr	r2, [pc, #28]	; (80011dc <HAL_Init+0x28>)
 80011be:	f043 0310 	orr.w	r3, r3, #16
 80011c2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011c4:	2003      	movs	r0, #3
 80011c6:	f000 fc81 	bl	8001acc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011ca:	200f      	movs	r0, #15
 80011cc:	f000 f808 	bl	80011e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011d0:	f7ff fe4a 	bl	8000e68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011d4:	2300      	movs	r3, #0
}
 80011d6:	4618      	mov	r0, r3
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	40022000 	.word	0x40022000

080011e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011e8:	4b12      	ldr	r3, [pc, #72]	; (8001234 <HAL_InitTick+0x54>)
 80011ea:	681a      	ldr	r2, [r3, #0]
 80011ec:	4b12      	ldr	r3, [pc, #72]	; (8001238 <HAL_InitTick+0x58>)
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	4619      	mov	r1, r3
 80011f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80011fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80011fe:	4618      	mov	r0, r3
 8001200:	f000 fc8b 	bl	8001b1a <HAL_SYSTICK_Config>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800120a:	2301      	movs	r3, #1
 800120c:	e00e      	b.n	800122c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	2b0f      	cmp	r3, #15
 8001212:	d80a      	bhi.n	800122a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001214:	2200      	movs	r2, #0
 8001216:	6879      	ldr	r1, [r7, #4]
 8001218:	f04f 30ff 	mov.w	r0, #4294967295
 800121c:	f000 fc61 	bl	8001ae2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001220:	4a06      	ldr	r2, [pc, #24]	; (800123c <HAL_InitTick+0x5c>)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001226:	2300      	movs	r3, #0
 8001228:	e000      	b.n	800122c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800122a:	2301      	movs	r3, #1
}
 800122c:	4618      	mov	r0, r3
 800122e:	3708      	adds	r7, #8
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}
 8001234:	20000000 	.word	0x20000000
 8001238:	20000008 	.word	0x20000008
 800123c:	20000004 	.word	0x20000004

08001240 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001244:	4b05      	ldr	r3, [pc, #20]	; (800125c <HAL_IncTick+0x1c>)
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	461a      	mov	r2, r3
 800124a:	4b05      	ldr	r3, [pc, #20]	; (8001260 <HAL_IncTick+0x20>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4413      	add	r3, r2
 8001250:	4a03      	ldr	r2, [pc, #12]	; (8001260 <HAL_IncTick+0x20>)
 8001252:	6013      	str	r3, [r2, #0]
}
 8001254:	bf00      	nop
 8001256:	46bd      	mov	sp, r7
 8001258:	bc80      	pop	{r7}
 800125a:	4770      	bx	lr
 800125c:	20000008 	.word	0x20000008
 8001260:	20000268 	.word	0x20000268

08001264 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  return uwTick;
 8001268:	4b02      	ldr	r3, [pc, #8]	; (8001274 <HAL_GetTick+0x10>)
 800126a:	681b      	ldr	r3, [r3, #0]
}
 800126c:	4618      	mov	r0, r3
 800126e:	46bd      	mov	sp, r7
 8001270:	bc80      	pop	{r7}
 8001272:	4770      	bx	lr
 8001274:	20000268 	.word	0x20000268

08001278 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b084      	sub	sp, #16
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001280:	f7ff fff0 	bl	8001264 <HAL_GetTick>
 8001284:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001290:	d005      	beq.n	800129e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001292:	4b0a      	ldr	r3, [pc, #40]	; (80012bc <HAL_Delay+0x44>)
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	461a      	mov	r2, r3
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	4413      	add	r3, r2
 800129c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800129e:	bf00      	nop
 80012a0:	f7ff ffe0 	bl	8001264 <HAL_GetTick>
 80012a4:	4602      	mov	r2, r0
 80012a6:	68bb      	ldr	r3, [r7, #8]
 80012a8:	1ad3      	subs	r3, r2, r3
 80012aa:	68fa      	ldr	r2, [r7, #12]
 80012ac:	429a      	cmp	r2, r3
 80012ae:	d8f7      	bhi.n	80012a0 <HAL_Delay+0x28>
  {
  }
}
 80012b0:	bf00      	nop
 80012b2:	bf00      	nop
 80012b4:	3710      	adds	r7, #16
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	20000008 	.word	0x20000008

080012c0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b084      	sub	sp, #16
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d101      	bne.n	80012d2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80012ce:	2301      	movs	r3, #1
 80012d0:	e0ed      	b.n	80014ae <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d102      	bne.n	80012e4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80012de:	6878      	ldr	r0, [r7, #4]
 80012e0:	f7ff fde4 	bl	8000eac <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	681a      	ldr	r2, [r3, #0]
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f042 0201 	orr.w	r2, r2, #1
 80012f2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80012f4:	f7ff ffb6 	bl	8001264 <HAL_GetTick>
 80012f8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80012fa:	e012      	b.n	8001322 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80012fc:	f7ff ffb2 	bl	8001264 <HAL_GetTick>
 8001300:	4602      	mov	r2, r0
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	1ad3      	subs	r3, r2, r3
 8001306:	2b0a      	cmp	r3, #10
 8001308:	d90b      	bls.n	8001322 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800130e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	2205      	movs	r2, #5
 800131a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800131e:	2301      	movs	r3, #1
 8001320:	e0c5      	b.n	80014ae <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	f003 0301 	and.w	r3, r3, #1
 800132c:	2b00      	cmp	r3, #0
 800132e:	d0e5      	beq.n	80012fc <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	681a      	ldr	r2, [r3, #0]
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f022 0202 	bic.w	r2, r2, #2
 800133e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001340:	f7ff ff90 	bl	8001264 <HAL_GetTick>
 8001344:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001346:	e012      	b.n	800136e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001348:	f7ff ff8c 	bl	8001264 <HAL_GetTick>
 800134c:	4602      	mov	r2, r0
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	1ad3      	subs	r3, r2, r3
 8001352:	2b0a      	cmp	r3, #10
 8001354:	d90b      	bls.n	800136e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800135a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	2205      	movs	r2, #5
 8001366:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800136a:	2301      	movs	r3, #1
 800136c:	e09f      	b.n	80014ae <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	f003 0302 	and.w	r3, r3, #2
 8001378:	2b00      	cmp	r3, #0
 800137a:	d1e5      	bne.n	8001348 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	7e1b      	ldrb	r3, [r3, #24]
 8001380:	2b01      	cmp	r3, #1
 8001382:	d108      	bne.n	8001396 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	681a      	ldr	r2, [r3, #0]
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001392:	601a      	str	r2, [r3, #0]
 8001394:	e007      	b.n	80013a6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	681a      	ldr	r2, [r3, #0]
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80013a4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	7e5b      	ldrb	r3, [r3, #25]
 80013aa:	2b01      	cmp	r3, #1
 80013ac:	d108      	bne.n	80013c0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	681a      	ldr	r2, [r3, #0]
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80013bc:	601a      	str	r2, [r3, #0]
 80013be:	e007      	b.n	80013d0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	681a      	ldr	r2, [r3, #0]
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80013ce:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	7e9b      	ldrb	r3, [r3, #26]
 80013d4:	2b01      	cmp	r3, #1
 80013d6:	d108      	bne.n	80013ea <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	681a      	ldr	r2, [r3, #0]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f042 0220 	orr.w	r2, r2, #32
 80013e6:	601a      	str	r2, [r3, #0]
 80013e8:	e007      	b.n	80013fa <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f022 0220 	bic.w	r2, r2, #32
 80013f8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	7edb      	ldrb	r3, [r3, #27]
 80013fe:	2b01      	cmp	r3, #1
 8001400:	d108      	bne.n	8001414 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f022 0210 	bic.w	r2, r2, #16
 8001410:	601a      	str	r2, [r3, #0]
 8001412:	e007      	b.n	8001424 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	681a      	ldr	r2, [r3, #0]
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f042 0210 	orr.w	r2, r2, #16
 8001422:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	7f1b      	ldrb	r3, [r3, #28]
 8001428:	2b01      	cmp	r3, #1
 800142a:	d108      	bne.n	800143e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f042 0208 	orr.w	r2, r2, #8
 800143a:	601a      	str	r2, [r3, #0]
 800143c:	e007      	b.n	800144e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	681a      	ldr	r2, [r3, #0]
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f022 0208 	bic.w	r2, r2, #8
 800144c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	7f5b      	ldrb	r3, [r3, #29]
 8001452:	2b01      	cmp	r3, #1
 8001454:	d108      	bne.n	8001468 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	681a      	ldr	r2, [r3, #0]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f042 0204 	orr.w	r2, r2, #4
 8001464:	601a      	str	r2, [r3, #0]
 8001466:	e007      	b.n	8001478 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	681a      	ldr	r2, [r3, #0]
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f022 0204 	bic.w	r2, r2, #4
 8001476:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	689a      	ldr	r2, [r3, #8]
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	68db      	ldr	r3, [r3, #12]
 8001480:	431a      	orrs	r2, r3
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	691b      	ldr	r3, [r3, #16]
 8001486:	431a      	orrs	r2, r3
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	695b      	ldr	r3, [r3, #20]
 800148c:	ea42 0103 	orr.w	r1, r2, r3
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	1e5a      	subs	r2, r3, #1
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	430a      	orrs	r2, r1
 800149c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	2200      	movs	r2, #0
 80014a2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2201      	movs	r2, #1
 80014a8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80014ac:	2300      	movs	r3, #0
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3710      	adds	r7, #16
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}

080014b6 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80014b6:	b580      	push	{r7, lr}
 80014b8:	b084      	sub	sp, #16
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	2b01      	cmp	r3, #1
 80014c8:	d12e      	bne.n	8001528 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	2202      	movs	r2, #2
 80014ce:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f022 0201 	bic.w	r2, r2, #1
 80014e0:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80014e2:	f7ff febf 	bl	8001264 <HAL_GetTick>
 80014e6:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80014e8:	e012      	b.n	8001510 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80014ea:	f7ff febb 	bl	8001264 <HAL_GetTick>
 80014ee:	4602      	mov	r2, r0
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	1ad3      	subs	r3, r2, r3
 80014f4:	2b0a      	cmp	r3, #10
 80014f6:	d90b      	bls.n	8001510 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014fc:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2205      	movs	r2, #5
 8001508:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800150c:	2301      	movs	r3, #1
 800150e:	e012      	b.n	8001536 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	f003 0301 	and.w	r3, r3, #1
 800151a:	2b00      	cmp	r3, #0
 800151c:	d1e5      	bne.n	80014ea <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	2200      	movs	r2, #0
 8001522:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001524:	2300      	movs	r3, #0
 8001526:	e006      	b.n	8001536 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800152c:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001534:	2301      	movs	r3, #1
  }
}
 8001536:	4618      	mov	r0, r3
 8001538:	3710      	adds	r7, #16
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}

0800153e <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 800153e:	b480      	push	{r7}
 8001540:	b089      	sub	sp, #36	; 0x24
 8001542:	af00      	add	r7, sp, #0
 8001544:	60f8      	str	r0, [r7, #12]
 8001546:	60b9      	str	r1, [r7, #8]
 8001548:	607a      	str	r2, [r7, #4]
 800154a:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001552:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	689b      	ldr	r3, [r3, #8]
 800155a:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800155c:	7ffb      	ldrb	r3, [r7, #31]
 800155e:	2b01      	cmp	r3, #1
 8001560:	d003      	beq.n	800156a <HAL_CAN_AddTxMessage+0x2c>
 8001562:	7ffb      	ldrb	r3, [r7, #31]
 8001564:	2b02      	cmp	r3, #2
 8001566:	f040 80ad 	bne.w	80016c4 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800156a:	69bb      	ldr	r3, [r7, #24]
 800156c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001570:	2b00      	cmp	r3, #0
 8001572:	d10a      	bne.n	800158a <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001574:	69bb      	ldr	r3, [r7, #24]
 8001576:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800157a:	2b00      	cmp	r3, #0
 800157c:	d105      	bne.n	800158a <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800157e:	69bb      	ldr	r3, [r7, #24]
 8001580:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001584:	2b00      	cmp	r3, #0
 8001586:	f000 8095 	beq.w	80016b4 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800158a:	69bb      	ldr	r3, [r7, #24]
 800158c:	0e1b      	lsrs	r3, r3, #24
 800158e:	f003 0303 	and.w	r3, r3, #3
 8001592:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001594:	2201      	movs	r2, #1
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	409a      	lsls	r2, r3
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800159e:	68bb      	ldr	r3, [r7, #8]
 80015a0:	689b      	ldr	r3, [r3, #8]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d10d      	bne.n	80015c2 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80015a6:	68bb      	ldr	r3, [r7, #8]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80015ac:	68bb      	ldr	r3, [r7, #8]
 80015ae:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80015b0:	68f9      	ldr	r1, [r7, #12]
 80015b2:	6809      	ldr	r1, [r1, #0]
 80015b4:	431a      	orrs	r2, r3
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	3318      	adds	r3, #24
 80015ba:	011b      	lsls	r3, r3, #4
 80015bc:	440b      	add	r3, r1
 80015be:	601a      	str	r2, [r3, #0]
 80015c0:	e00f      	b.n	80015e2 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80015c2:	68bb      	ldr	r3, [r7, #8]
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80015cc:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80015ce:	68bb      	ldr	r3, [r7, #8]
 80015d0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80015d2:	68f9      	ldr	r1, [r7, #12]
 80015d4:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80015d6:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	3318      	adds	r3, #24
 80015dc:	011b      	lsls	r3, r3, #4
 80015de:	440b      	add	r3, r1
 80015e0:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	6819      	ldr	r1, [r3, #0]
 80015e6:	68bb      	ldr	r3, [r7, #8]
 80015e8:	691a      	ldr	r2, [r3, #16]
 80015ea:	697b      	ldr	r3, [r7, #20]
 80015ec:	3318      	adds	r3, #24
 80015ee:	011b      	lsls	r3, r3, #4
 80015f0:	440b      	add	r3, r1
 80015f2:	3304      	adds	r3, #4
 80015f4:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80015f6:	68bb      	ldr	r3, [r7, #8]
 80015f8:	7d1b      	ldrb	r3, [r3, #20]
 80015fa:	2b01      	cmp	r3, #1
 80015fc:	d111      	bne.n	8001622 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	3318      	adds	r3, #24
 8001606:	011b      	lsls	r3, r3, #4
 8001608:	4413      	add	r3, r2
 800160a:	3304      	adds	r3, #4
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	68fa      	ldr	r2, [r7, #12]
 8001610:	6811      	ldr	r1, [r2, #0]
 8001612:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001616:	697b      	ldr	r3, [r7, #20]
 8001618:	3318      	adds	r3, #24
 800161a:	011b      	lsls	r3, r3, #4
 800161c:	440b      	add	r3, r1
 800161e:	3304      	adds	r3, #4
 8001620:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	3307      	adds	r3, #7
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	061a      	lsls	r2, r3, #24
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	3306      	adds	r3, #6
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	041b      	lsls	r3, r3, #16
 8001632:	431a      	orrs	r2, r3
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	3305      	adds	r3, #5
 8001638:	781b      	ldrb	r3, [r3, #0]
 800163a:	021b      	lsls	r3, r3, #8
 800163c:	4313      	orrs	r3, r2
 800163e:	687a      	ldr	r2, [r7, #4]
 8001640:	3204      	adds	r2, #4
 8001642:	7812      	ldrb	r2, [r2, #0]
 8001644:	4610      	mov	r0, r2
 8001646:	68fa      	ldr	r2, [r7, #12]
 8001648:	6811      	ldr	r1, [r2, #0]
 800164a:	ea43 0200 	orr.w	r2, r3, r0
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	011b      	lsls	r3, r3, #4
 8001652:	440b      	add	r3, r1
 8001654:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8001658:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	3303      	adds	r3, #3
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	061a      	lsls	r2, r3, #24
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	3302      	adds	r3, #2
 8001666:	781b      	ldrb	r3, [r3, #0]
 8001668:	041b      	lsls	r3, r3, #16
 800166a:	431a      	orrs	r2, r3
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	3301      	adds	r3, #1
 8001670:	781b      	ldrb	r3, [r3, #0]
 8001672:	021b      	lsls	r3, r3, #8
 8001674:	4313      	orrs	r3, r2
 8001676:	687a      	ldr	r2, [r7, #4]
 8001678:	7812      	ldrb	r2, [r2, #0]
 800167a:	4610      	mov	r0, r2
 800167c:	68fa      	ldr	r2, [r7, #12]
 800167e:	6811      	ldr	r1, [r2, #0]
 8001680:	ea43 0200 	orr.w	r2, r3, r0
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	011b      	lsls	r3, r3, #4
 8001688:	440b      	add	r3, r1
 800168a:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800168e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	3318      	adds	r3, #24
 8001698:	011b      	lsls	r3, r3, #4
 800169a:	4413      	add	r3, r2
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	68fa      	ldr	r2, [r7, #12]
 80016a0:	6811      	ldr	r1, [r2, #0]
 80016a2:	f043 0201 	orr.w	r2, r3, #1
 80016a6:	697b      	ldr	r3, [r7, #20]
 80016a8:	3318      	adds	r3, #24
 80016aa:	011b      	lsls	r3, r3, #4
 80016ac:	440b      	add	r3, r1
 80016ae:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80016b0:	2300      	movs	r3, #0
 80016b2:	e00e      	b.n	80016d2 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016b8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80016c0:	2301      	movs	r3, #1
 80016c2:	e006      	b.n	80016d2 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016c8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80016d0:	2301      	movs	r3, #1
  }
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	3724      	adds	r7, #36	; 0x24
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bc80      	pop	{r7}
 80016da:	4770      	bx	lr

080016dc <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80016dc:	b480      	push	{r7}
 80016de:	b087      	sub	sp, #28
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	60f8      	str	r0, [r7, #12]
 80016e4:	60b9      	str	r1, [r7, #8]
 80016e6:	607a      	str	r2, [r7, #4]
 80016e8:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016f0:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80016f2:	7dfb      	ldrb	r3, [r7, #23]
 80016f4:	2b01      	cmp	r3, #1
 80016f6:	d003      	beq.n	8001700 <HAL_CAN_GetRxMessage+0x24>
 80016f8:	7dfb      	ldrb	r3, [r7, #23]
 80016fa:	2b02      	cmp	r3, #2
 80016fc:	f040 8103 	bne.w	8001906 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001700:	68bb      	ldr	r3, [r7, #8]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d10e      	bne.n	8001724 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	68db      	ldr	r3, [r3, #12]
 800170c:	f003 0303 	and.w	r3, r3, #3
 8001710:	2b00      	cmp	r3, #0
 8001712:	d116      	bne.n	8001742 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001718:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001720:	2301      	movs	r3, #1
 8001722:	e0f7      	b.n	8001914 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	691b      	ldr	r3, [r3, #16]
 800172a:	f003 0303 	and.w	r3, r3, #3
 800172e:	2b00      	cmp	r3, #0
 8001730:	d107      	bne.n	8001742 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001736:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800173e:	2301      	movs	r3, #1
 8001740:	e0e8      	b.n	8001914 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	681a      	ldr	r2, [r3, #0]
 8001746:	68bb      	ldr	r3, [r7, #8]
 8001748:	331b      	adds	r3, #27
 800174a:	011b      	lsls	r3, r3, #4
 800174c:	4413      	add	r3, r2
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f003 0204 	and.w	r2, r3, #4
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	689b      	ldr	r3, [r3, #8]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d10c      	bne.n	800177a <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	68bb      	ldr	r3, [r7, #8]
 8001766:	331b      	adds	r3, #27
 8001768:	011b      	lsls	r3, r3, #4
 800176a:	4413      	add	r3, r2
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	0d5b      	lsrs	r3, r3, #21
 8001770:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	601a      	str	r2, [r3, #0]
 8001778:	e00b      	b.n	8001792 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	681a      	ldr	r2, [r3, #0]
 800177e:	68bb      	ldr	r3, [r7, #8]
 8001780:	331b      	adds	r3, #27
 8001782:	011b      	lsls	r3, r3, #4
 8001784:	4413      	add	r3, r2
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	08db      	lsrs	r3, r3, #3
 800178a:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	681a      	ldr	r2, [r3, #0]
 8001796:	68bb      	ldr	r3, [r7, #8]
 8001798:	331b      	adds	r3, #27
 800179a:	011b      	lsls	r3, r3, #4
 800179c:	4413      	add	r3, r2
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f003 0202 	and.w	r2, r3, #2
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	331b      	adds	r3, #27
 80017b0:	011b      	lsls	r3, r3, #4
 80017b2:	4413      	add	r3, r2
 80017b4:	3304      	adds	r3, #4
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f003 0308 	and.w	r3, r3, #8
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d003      	beq.n	80017c8 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2208      	movs	r2, #8
 80017c4:	611a      	str	r2, [r3, #16]
 80017c6:	e00b      	b.n	80017e0 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	681a      	ldr	r2, [r3, #0]
 80017cc:	68bb      	ldr	r3, [r7, #8]
 80017ce:	331b      	adds	r3, #27
 80017d0:	011b      	lsls	r3, r3, #4
 80017d2:	4413      	add	r3, r2
 80017d4:	3304      	adds	r3, #4
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f003 020f 	and.w	r2, r3, #15
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	68bb      	ldr	r3, [r7, #8]
 80017e6:	331b      	adds	r3, #27
 80017e8:	011b      	lsls	r3, r3, #4
 80017ea:	4413      	add	r3, r2
 80017ec:	3304      	adds	r3, #4
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	0a1b      	lsrs	r3, r3, #8
 80017f2:	b2da      	uxtb	r2, r3
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	681a      	ldr	r2, [r3, #0]
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	331b      	adds	r3, #27
 8001800:	011b      	lsls	r3, r3, #4
 8001802:	4413      	add	r3, r2
 8001804:	3304      	adds	r3, #4
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	0c1b      	lsrs	r3, r3, #16
 800180a:	b29a      	uxth	r2, r3
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	011b      	lsls	r3, r3, #4
 8001818:	4413      	add	r3, r2
 800181a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	b2da      	uxtb	r2, r3
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	681a      	ldr	r2, [r3, #0]
 800182a:	68bb      	ldr	r3, [r7, #8]
 800182c:	011b      	lsls	r3, r3, #4
 800182e:	4413      	add	r3, r2
 8001830:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	0a1a      	lsrs	r2, r3, #8
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	3301      	adds	r3, #1
 800183c:	b2d2      	uxtb	r2, r2
 800183e:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	681a      	ldr	r2, [r3, #0]
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	011b      	lsls	r3, r3, #4
 8001848:	4413      	add	r3, r2
 800184a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	0c1a      	lsrs	r2, r3, #16
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	3302      	adds	r3, #2
 8001856:	b2d2      	uxtb	r2, r2
 8001858:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	681a      	ldr	r2, [r3, #0]
 800185e:	68bb      	ldr	r3, [r7, #8]
 8001860:	011b      	lsls	r3, r3, #4
 8001862:	4413      	add	r3, r2
 8001864:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	0e1a      	lsrs	r2, r3, #24
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	3303      	adds	r3, #3
 8001870:	b2d2      	uxtb	r2, r2
 8001872:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	68bb      	ldr	r3, [r7, #8]
 800187a:	011b      	lsls	r3, r3, #4
 800187c:	4413      	add	r3, r2
 800187e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001882:	681a      	ldr	r2, [r3, #0]
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	3304      	adds	r3, #4
 8001888:	b2d2      	uxtb	r2, r2
 800188a:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	681a      	ldr	r2, [r3, #0]
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	011b      	lsls	r3, r3, #4
 8001894:	4413      	add	r3, r2
 8001896:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	0a1a      	lsrs	r2, r3, #8
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	3305      	adds	r3, #5
 80018a2:	b2d2      	uxtb	r2, r2
 80018a4:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	681a      	ldr	r2, [r3, #0]
 80018aa:	68bb      	ldr	r3, [r7, #8]
 80018ac:	011b      	lsls	r3, r3, #4
 80018ae:	4413      	add	r3, r2
 80018b0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	0c1a      	lsrs	r2, r3, #16
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	3306      	adds	r3, #6
 80018bc:	b2d2      	uxtb	r2, r2
 80018be:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	681a      	ldr	r2, [r3, #0]
 80018c4:	68bb      	ldr	r3, [r7, #8]
 80018c6:	011b      	lsls	r3, r3, #4
 80018c8:	4413      	add	r3, r2
 80018ca:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	0e1a      	lsrs	r2, r3, #24
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	3307      	adds	r3, #7
 80018d6:	b2d2      	uxtb	r2, r2
 80018d8:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80018da:	68bb      	ldr	r3, [r7, #8]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d108      	bne.n	80018f2 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	68da      	ldr	r2, [r3, #12]
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f042 0220 	orr.w	r2, r2, #32
 80018ee:	60da      	str	r2, [r3, #12]
 80018f0:	e007      	b.n	8001902 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	691a      	ldr	r2, [r3, #16]
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f042 0220 	orr.w	r2, r2, #32
 8001900:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001902:	2300      	movs	r3, #0
 8001904:	e006      	b.n	8001914 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800190a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001912:	2301      	movs	r3, #1
  }
}
 8001914:	4618      	mov	r0, r3
 8001916:	371c      	adds	r7, #28
 8001918:	46bd      	mov	sp, r7
 800191a:	bc80      	pop	{r7}
 800191c:	4770      	bx	lr

0800191e <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 800191e:	b480      	push	{r7}
 8001920:	b085      	sub	sp, #20
 8001922:	af00      	add	r7, sp, #0
 8001924:	6078      	str	r0, [r7, #4]
 8001926:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8001928:	2300      	movs	r3, #0
 800192a:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001932:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001934:	7afb      	ldrb	r3, [r7, #11]
 8001936:	2b01      	cmp	r3, #1
 8001938:	d002      	beq.n	8001940 <HAL_CAN_GetRxFifoFillLevel+0x22>
 800193a:	7afb      	ldrb	r3, [r7, #11]
 800193c:	2b02      	cmp	r3, #2
 800193e:	d10f      	bne.n	8001960 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d106      	bne.n	8001954 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	68db      	ldr	r3, [r3, #12]
 800194c:	f003 0303 	and.w	r3, r3, #3
 8001950:	60fb      	str	r3, [r7, #12]
 8001952:	e005      	b.n	8001960 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	691b      	ldr	r3, [r3, #16]
 800195a:	f003 0303 	and.w	r3, r3, #3
 800195e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8001960:	68fb      	ldr	r3, [r7, #12]
}
 8001962:	4618      	mov	r0, r3
 8001964:	3714      	adds	r7, #20
 8001966:	46bd      	mov	sp, r7
 8001968:	bc80      	pop	{r7}
 800196a:	4770      	bx	lr

0800196c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800196c:	b480      	push	{r7}
 800196e:	b085      	sub	sp, #20
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	f003 0307 	and.w	r3, r3, #7
 800197a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800197c:	4b0c      	ldr	r3, [pc, #48]	; (80019b0 <__NVIC_SetPriorityGrouping+0x44>)
 800197e:	68db      	ldr	r3, [r3, #12]
 8001980:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001982:	68ba      	ldr	r2, [r7, #8]
 8001984:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001988:	4013      	ands	r3, r2
 800198a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001990:	68bb      	ldr	r3, [r7, #8]
 8001992:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001994:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001998:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800199c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800199e:	4a04      	ldr	r2, [pc, #16]	; (80019b0 <__NVIC_SetPriorityGrouping+0x44>)
 80019a0:	68bb      	ldr	r3, [r7, #8]
 80019a2:	60d3      	str	r3, [r2, #12]
}
 80019a4:	bf00      	nop
 80019a6:	3714      	adds	r7, #20
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bc80      	pop	{r7}
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	e000ed00 	.word	0xe000ed00

080019b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019b8:	4b04      	ldr	r3, [pc, #16]	; (80019cc <__NVIC_GetPriorityGrouping+0x18>)
 80019ba:	68db      	ldr	r3, [r3, #12]
 80019bc:	0a1b      	lsrs	r3, r3, #8
 80019be:	f003 0307 	and.w	r3, r3, #7
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bc80      	pop	{r7}
 80019c8:	4770      	bx	lr
 80019ca:	bf00      	nop
 80019cc:	e000ed00 	.word	0xe000ed00

080019d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b083      	sub	sp, #12
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	4603      	mov	r3, r0
 80019d8:	6039      	str	r1, [r7, #0]
 80019da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	db0a      	blt.n	80019fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	b2da      	uxtb	r2, r3
 80019e8:	490c      	ldr	r1, [pc, #48]	; (8001a1c <__NVIC_SetPriority+0x4c>)
 80019ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ee:	0112      	lsls	r2, r2, #4
 80019f0:	b2d2      	uxtb	r2, r2
 80019f2:	440b      	add	r3, r1
 80019f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019f8:	e00a      	b.n	8001a10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	b2da      	uxtb	r2, r3
 80019fe:	4908      	ldr	r1, [pc, #32]	; (8001a20 <__NVIC_SetPriority+0x50>)
 8001a00:	79fb      	ldrb	r3, [r7, #7]
 8001a02:	f003 030f 	and.w	r3, r3, #15
 8001a06:	3b04      	subs	r3, #4
 8001a08:	0112      	lsls	r2, r2, #4
 8001a0a:	b2d2      	uxtb	r2, r2
 8001a0c:	440b      	add	r3, r1
 8001a0e:	761a      	strb	r2, [r3, #24]
}
 8001a10:	bf00      	nop
 8001a12:	370c      	adds	r7, #12
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bc80      	pop	{r7}
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop
 8001a1c:	e000e100 	.word	0xe000e100
 8001a20:	e000ed00 	.word	0xe000ed00

08001a24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a24:	b480      	push	{r7}
 8001a26:	b089      	sub	sp, #36	; 0x24
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	60f8      	str	r0, [r7, #12]
 8001a2c:	60b9      	str	r1, [r7, #8]
 8001a2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	f003 0307 	and.w	r3, r3, #7
 8001a36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a38:	69fb      	ldr	r3, [r7, #28]
 8001a3a:	f1c3 0307 	rsb	r3, r3, #7
 8001a3e:	2b04      	cmp	r3, #4
 8001a40:	bf28      	it	cs
 8001a42:	2304      	movcs	r3, #4
 8001a44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a46:	69fb      	ldr	r3, [r7, #28]
 8001a48:	3304      	adds	r3, #4
 8001a4a:	2b06      	cmp	r3, #6
 8001a4c:	d902      	bls.n	8001a54 <NVIC_EncodePriority+0x30>
 8001a4e:	69fb      	ldr	r3, [r7, #28]
 8001a50:	3b03      	subs	r3, #3
 8001a52:	e000      	b.n	8001a56 <NVIC_EncodePriority+0x32>
 8001a54:	2300      	movs	r3, #0
 8001a56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a58:	f04f 32ff 	mov.w	r2, #4294967295
 8001a5c:	69bb      	ldr	r3, [r7, #24]
 8001a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a62:	43da      	mvns	r2, r3
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	401a      	ands	r2, r3
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a6c:	f04f 31ff 	mov.w	r1, #4294967295
 8001a70:	697b      	ldr	r3, [r7, #20]
 8001a72:	fa01 f303 	lsl.w	r3, r1, r3
 8001a76:	43d9      	mvns	r1, r3
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a7c:	4313      	orrs	r3, r2
         );
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	3724      	adds	r7, #36	; 0x24
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bc80      	pop	{r7}
 8001a86:	4770      	bx	lr

08001a88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	3b01      	subs	r3, #1
 8001a94:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a98:	d301      	bcc.n	8001a9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	e00f      	b.n	8001abe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a9e:	4a0a      	ldr	r2, [pc, #40]	; (8001ac8 <SysTick_Config+0x40>)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	3b01      	subs	r3, #1
 8001aa4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001aa6:	210f      	movs	r1, #15
 8001aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8001aac:	f7ff ff90 	bl	80019d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ab0:	4b05      	ldr	r3, [pc, #20]	; (8001ac8 <SysTick_Config+0x40>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ab6:	4b04      	ldr	r3, [pc, #16]	; (8001ac8 <SysTick_Config+0x40>)
 8001ab8:	2207      	movs	r2, #7
 8001aba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001abc:	2300      	movs	r3, #0
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3708      	adds	r7, #8
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	e000e010 	.word	0xe000e010

08001acc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ad4:	6878      	ldr	r0, [r7, #4]
 8001ad6:	f7ff ff49 	bl	800196c <__NVIC_SetPriorityGrouping>
}
 8001ada:	bf00      	nop
 8001adc:	3708      	adds	r7, #8
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}

08001ae2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ae2:	b580      	push	{r7, lr}
 8001ae4:	b086      	sub	sp, #24
 8001ae6:	af00      	add	r7, sp, #0
 8001ae8:	4603      	mov	r3, r0
 8001aea:	60b9      	str	r1, [r7, #8]
 8001aec:	607a      	str	r2, [r7, #4]
 8001aee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001af0:	2300      	movs	r3, #0
 8001af2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001af4:	f7ff ff5e 	bl	80019b4 <__NVIC_GetPriorityGrouping>
 8001af8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001afa:	687a      	ldr	r2, [r7, #4]
 8001afc:	68b9      	ldr	r1, [r7, #8]
 8001afe:	6978      	ldr	r0, [r7, #20]
 8001b00:	f7ff ff90 	bl	8001a24 <NVIC_EncodePriority>
 8001b04:	4602      	mov	r2, r0
 8001b06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b0a:	4611      	mov	r1, r2
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f7ff ff5f 	bl	80019d0 <__NVIC_SetPriority>
}
 8001b12:	bf00      	nop
 8001b14:	3718      	adds	r7, #24
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}

08001b1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b1a:	b580      	push	{r7, lr}
 8001b1c:	b082      	sub	sp, #8
 8001b1e:	af00      	add	r7, sp, #0
 8001b20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b22:	6878      	ldr	r0, [r7, #4]
 8001b24:	f7ff ffb0 	bl	8001a88 <SysTick_Config>
 8001b28:	4603      	mov	r3, r0
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	3708      	adds	r7, #8
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
	...

08001b34 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b08b      	sub	sp, #44	; 0x2c
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
 8001b3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001b42:	2300      	movs	r3, #0
 8001b44:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b46:	e179      	b.n	8001e3c <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001b48:	2201      	movs	r2, #1
 8001b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b50:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	69fa      	ldr	r2, [r7, #28]
 8001b58:	4013      	ands	r3, r2
 8001b5a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b5c:	69ba      	ldr	r2, [r7, #24]
 8001b5e:	69fb      	ldr	r3, [r7, #28]
 8001b60:	429a      	cmp	r2, r3
 8001b62:	f040 8168 	bne.w	8001e36 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	4a96      	ldr	r2, [pc, #600]	; (8001dc4 <HAL_GPIO_Init+0x290>)
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d05e      	beq.n	8001c2e <HAL_GPIO_Init+0xfa>
 8001b70:	4a94      	ldr	r2, [pc, #592]	; (8001dc4 <HAL_GPIO_Init+0x290>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d875      	bhi.n	8001c62 <HAL_GPIO_Init+0x12e>
 8001b76:	4a94      	ldr	r2, [pc, #592]	; (8001dc8 <HAL_GPIO_Init+0x294>)
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d058      	beq.n	8001c2e <HAL_GPIO_Init+0xfa>
 8001b7c:	4a92      	ldr	r2, [pc, #584]	; (8001dc8 <HAL_GPIO_Init+0x294>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d86f      	bhi.n	8001c62 <HAL_GPIO_Init+0x12e>
 8001b82:	4a92      	ldr	r2, [pc, #584]	; (8001dcc <HAL_GPIO_Init+0x298>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d052      	beq.n	8001c2e <HAL_GPIO_Init+0xfa>
 8001b88:	4a90      	ldr	r2, [pc, #576]	; (8001dcc <HAL_GPIO_Init+0x298>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d869      	bhi.n	8001c62 <HAL_GPIO_Init+0x12e>
 8001b8e:	4a90      	ldr	r2, [pc, #576]	; (8001dd0 <HAL_GPIO_Init+0x29c>)
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d04c      	beq.n	8001c2e <HAL_GPIO_Init+0xfa>
 8001b94:	4a8e      	ldr	r2, [pc, #568]	; (8001dd0 <HAL_GPIO_Init+0x29c>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d863      	bhi.n	8001c62 <HAL_GPIO_Init+0x12e>
 8001b9a:	4a8e      	ldr	r2, [pc, #568]	; (8001dd4 <HAL_GPIO_Init+0x2a0>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d046      	beq.n	8001c2e <HAL_GPIO_Init+0xfa>
 8001ba0:	4a8c      	ldr	r2, [pc, #560]	; (8001dd4 <HAL_GPIO_Init+0x2a0>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d85d      	bhi.n	8001c62 <HAL_GPIO_Init+0x12e>
 8001ba6:	2b12      	cmp	r3, #18
 8001ba8:	d82a      	bhi.n	8001c00 <HAL_GPIO_Init+0xcc>
 8001baa:	2b12      	cmp	r3, #18
 8001bac:	d859      	bhi.n	8001c62 <HAL_GPIO_Init+0x12e>
 8001bae:	a201      	add	r2, pc, #4	; (adr r2, 8001bb4 <HAL_GPIO_Init+0x80>)
 8001bb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bb4:	08001c2f 	.word	0x08001c2f
 8001bb8:	08001c09 	.word	0x08001c09
 8001bbc:	08001c1b 	.word	0x08001c1b
 8001bc0:	08001c5d 	.word	0x08001c5d
 8001bc4:	08001c63 	.word	0x08001c63
 8001bc8:	08001c63 	.word	0x08001c63
 8001bcc:	08001c63 	.word	0x08001c63
 8001bd0:	08001c63 	.word	0x08001c63
 8001bd4:	08001c63 	.word	0x08001c63
 8001bd8:	08001c63 	.word	0x08001c63
 8001bdc:	08001c63 	.word	0x08001c63
 8001be0:	08001c63 	.word	0x08001c63
 8001be4:	08001c63 	.word	0x08001c63
 8001be8:	08001c63 	.word	0x08001c63
 8001bec:	08001c63 	.word	0x08001c63
 8001bf0:	08001c63 	.word	0x08001c63
 8001bf4:	08001c63 	.word	0x08001c63
 8001bf8:	08001c11 	.word	0x08001c11
 8001bfc:	08001c25 	.word	0x08001c25
 8001c00:	4a75      	ldr	r2, [pc, #468]	; (8001dd8 <HAL_GPIO_Init+0x2a4>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d013      	beq.n	8001c2e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001c06:	e02c      	b.n	8001c62 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	68db      	ldr	r3, [r3, #12]
 8001c0c:	623b      	str	r3, [r7, #32]
          break;
 8001c0e:	e029      	b.n	8001c64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	68db      	ldr	r3, [r3, #12]
 8001c14:	3304      	adds	r3, #4
 8001c16:	623b      	str	r3, [r7, #32]
          break;
 8001c18:	e024      	b.n	8001c64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	68db      	ldr	r3, [r3, #12]
 8001c1e:	3308      	adds	r3, #8
 8001c20:	623b      	str	r3, [r7, #32]
          break;
 8001c22:	e01f      	b.n	8001c64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	68db      	ldr	r3, [r3, #12]
 8001c28:	330c      	adds	r3, #12
 8001c2a:	623b      	str	r3, [r7, #32]
          break;
 8001c2c:	e01a      	b.n	8001c64 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	689b      	ldr	r3, [r3, #8]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d102      	bne.n	8001c3c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001c36:	2304      	movs	r3, #4
 8001c38:	623b      	str	r3, [r7, #32]
          break;
 8001c3a:	e013      	b.n	8001c64 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	689b      	ldr	r3, [r3, #8]
 8001c40:	2b01      	cmp	r3, #1
 8001c42:	d105      	bne.n	8001c50 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c44:	2308      	movs	r3, #8
 8001c46:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	69fa      	ldr	r2, [r7, #28]
 8001c4c:	611a      	str	r2, [r3, #16]
          break;
 8001c4e:	e009      	b.n	8001c64 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c50:	2308      	movs	r3, #8
 8001c52:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	69fa      	ldr	r2, [r7, #28]
 8001c58:	615a      	str	r2, [r3, #20]
          break;
 8001c5a:	e003      	b.n	8001c64 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	623b      	str	r3, [r7, #32]
          break;
 8001c60:	e000      	b.n	8001c64 <HAL_GPIO_Init+0x130>
          break;
 8001c62:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c64:	69bb      	ldr	r3, [r7, #24]
 8001c66:	2bff      	cmp	r3, #255	; 0xff
 8001c68:	d801      	bhi.n	8001c6e <HAL_GPIO_Init+0x13a>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	e001      	b.n	8001c72 <HAL_GPIO_Init+0x13e>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	3304      	adds	r3, #4
 8001c72:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001c74:	69bb      	ldr	r3, [r7, #24]
 8001c76:	2bff      	cmp	r3, #255	; 0xff
 8001c78:	d802      	bhi.n	8001c80 <HAL_GPIO_Init+0x14c>
 8001c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c7c:	009b      	lsls	r3, r3, #2
 8001c7e:	e002      	b.n	8001c86 <HAL_GPIO_Init+0x152>
 8001c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c82:	3b08      	subs	r3, #8
 8001c84:	009b      	lsls	r3, r3, #2
 8001c86:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	681a      	ldr	r2, [r3, #0]
 8001c8c:	210f      	movs	r1, #15
 8001c8e:	693b      	ldr	r3, [r7, #16]
 8001c90:	fa01 f303 	lsl.w	r3, r1, r3
 8001c94:	43db      	mvns	r3, r3
 8001c96:	401a      	ands	r2, r3
 8001c98:	6a39      	ldr	r1, [r7, #32]
 8001c9a:	693b      	ldr	r3, [r7, #16]
 8001c9c:	fa01 f303 	lsl.w	r3, r1, r3
 8001ca0:	431a      	orrs	r2, r3
 8001ca2:	697b      	ldr	r3, [r7, #20]
 8001ca4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	f000 80c1 	beq.w	8001e36 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001cb4:	4b49      	ldr	r3, [pc, #292]	; (8001ddc <HAL_GPIO_Init+0x2a8>)
 8001cb6:	699b      	ldr	r3, [r3, #24]
 8001cb8:	4a48      	ldr	r2, [pc, #288]	; (8001ddc <HAL_GPIO_Init+0x2a8>)
 8001cba:	f043 0301 	orr.w	r3, r3, #1
 8001cbe:	6193      	str	r3, [r2, #24]
 8001cc0:	4b46      	ldr	r3, [pc, #280]	; (8001ddc <HAL_GPIO_Init+0x2a8>)
 8001cc2:	699b      	ldr	r3, [r3, #24]
 8001cc4:	f003 0301 	and.w	r3, r3, #1
 8001cc8:	60bb      	str	r3, [r7, #8]
 8001cca:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001ccc:	4a44      	ldr	r2, [pc, #272]	; (8001de0 <HAL_GPIO_Init+0x2ac>)
 8001cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cd0:	089b      	lsrs	r3, r3, #2
 8001cd2:	3302      	adds	r3, #2
 8001cd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cd8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cdc:	f003 0303 	and.w	r3, r3, #3
 8001ce0:	009b      	lsls	r3, r3, #2
 8001ce2:	220f      	movs	r2, #15
 8001ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce8:	43db      	mvns	r3, r3
 8001cea:	68fa      	ldr	r2, [r7, #12]
 8001cec:	4013      	ands	r3, r2
 8001cee:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	4a3c      	ldr	r2, [pc, #240]	; (8001de4 <HAL_GPIO_Init+0x2b0>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d01f      	beq.n	8001d38 <HAL_GPIO_Init+0x204>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	4a3b      	ldr	r2, [pc, #236]	; (8001de8 <HAL_GPIO_Init+0x2b4>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d019      	beq.n	8001d34 <HAL_GPIO_Init+0x200>
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	4a3a      	ldr	r2, [pc, #232]	; (8001dec <HAL_GPIO_Init+0x2b8>)
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d013      	beq.n	8001d30 <HAL_GPIO_Init+0x1fc>
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	4a39      	ldr	r2, [pc, #228]	; (8001df0 <HAL_GPIO_Init+0x2bc>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d00d      	beq.n	8001d2c <HAL_GPIO_Init+0x1f8>
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	4a38      	ldr	r2, [pc, #224]	; (8001df4 <HAL_GPIO_Init+0x2c0>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d007      	beq.n	8001d28 <HAL_GPIO_Init+0x1f4>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	4a37      	ldr	r2, [pc, #220]	; (8001df8 <HAL_GPIO_Init+0x2c4>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d101      	bne.n	8001d24 <HAL_GPIO_Init+0x1f0>
 8001d20:	2305      	movs	r3, #5
 8001d22:	e00a      	b.n	8001d3a <HAL_GPIO_Init+0x206>
 8001d24:	2306      	movs	r3, #6
 8001d26:	e008      	b.n	8001d3a <HAL_GPIO_Init+0x206>
 8001d28:	2304      	movs	r3, #4
 8001d2a:	e006      	b.n	8001d3a <HAL_GPIO_Init+0x206>
 8001d2c:	2303      	movs	r3, #3
 8001d2e:	e004      	b.n	8001d3a <HAL_GPIO_Init+0x206>
 8001d30:	2302      	movs	r3, #2
 8001d32:	e002      	b.n	8001d3a <HAL_GPIO_Init+0x206>
 8001d34:	2301      	movs	r3, #1
 8001d36:	e000      	b.n	8001d3a <HAL_GPIO_Init+0x206>
 8001d38:	2300      	movs	r3, #0
 8001d3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d3c:	f002 0203 	and.w	r2, r2, #3
 8001d40:	0092      	lsls	r2, r2, #2
 8001d42:	4093      	lsls	r3, r2
 8001d44:	68fa      	ldr	r2, [r7, #12]
 8001d46:	4313      	orrs	r3, r2
 8001d48:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001d4a:	4925      	ldr	r1, [pc, #148]	; (8001de0 <HAL_GPIO_Init+0x2ac>)
 8001d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d4e:	089b      	lsrs	r3, r3, #2
 8001d50:	3302      	adds	r3, #2
 8001d52:	68fa      	ldr	r2, [r7, #12]
 8001d54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d006      	beq.n	8001d72 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d64:	4b25      	ldr	r3, [pc, #148]	; (8001dfc <HAL_GPIO_Init+0x2c8>)
 8001d66:	689a      	ldr	r2, [r3, #8]
 8001d68:	4924      	ldr	r1, [pc, #144]	; (8001dfc <HAL_GPIO_Init+0x2c8>)
 8001d6a:	69bb      	ldr	r3, [r7, #24]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	608b      	str	r3, [r1, #8]
 8001d70:	e006      	b.n	8001d80 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d72:	4b22      	ldr	r3, [pc, #136]	; (8001dfc <HAL_GPIO_Init+0x2c8>)
 8001d74:	689a      	ldr	r2, [r3, #8]
 8001d76:	69bb      	ldr	r3, [r7, #24]
 8001d78:	43db      	mvns	r3, r3
 8001d7a:	4920      	ldr	r1, [pc, #128]	; (8001dfc <HAL_GPIO_Init+0x2c8>)
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d006      	beq.n	8001d9a <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d8c:	4b1b      	ldr	r3, [pc, #108]	; (8001dfc <HAL_GPIO_Init+0x2c8>)
 8001d8e:	68da      	ldr	r2, [r3, #12]
 8001d90:	491a      	ldr	r1, [pc, #104]	; (8001dfc <HAL_GPIO_Init+0x2c8>)
 8001d92:	69bb      	ldr	r3, [r7, #24]
 8001d94:	4313      	orrs	r3, r2
 8001d96:	60cb      	str	r3, [r1, #12]
 8001d98:	e006      	b.n	8001da8 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001d9a:	4b18      	ldr	r3, [pc, #96]	; (8001dfc <HAL_GPIO_Init+0x2c8>)
 8001d9c:	68da      	ldr	r2, [r3, #12]
 8001d9e:	69bb      	ldr	r3, [r7, #24]
 8001da0:	43db      	mvns	r3, r3
 8001da2:	4916      	ldr	r1, [pc, #88]	; (8001dfc <HAL_GPIO_Init+0x2c8>)
 8001da4:	4013      	ands	r3, r2
 8001da6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d025      	beq.n	8001e00 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001db4:	4b11      	ldr	r3, [pc, #68]	; (8001dfc <HAL_GPIO_Init+0x2c8>)
 8001db6:	685a      	ldr	r2, [r3, #4]
 8001db8:	4910      	ldr	r1, [pc, #64]	; (8001dfc <HAL_GPIO_Init+0x2c8>)
 8001dba:	69bb      	ldr	r3, [r7, #24]
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	604b      	str	r3, [r1, #4]
 8001dc0:	e025      	b.n	8001e0e <HAL_GPIO_Init+0x2da>
 8001dc2:	bf00      	nop
 8001dc4:	10320000 	.word	0x10320000
 8001dc8:	10310000 	.word	0x10310000
 8001dcc:	10220000 	.word	0x10220000
 8001dd0:	10210000 	.word	0x10210000
 8001dd4:	10120000 	.word	0x10120000
 8001dd8:	10110000 	.word	0x10110000
 8001ddc:	40021000 	.word	0x40021000
 8001de0:	40010000 	.word	0x40010000
 8001de4:	40010800 	.word	0x40010800
 8001de8:	40010c00 	.word	0x40010c00
 8001dec:	40011000 	.word	0x40011000
 8001df0:	40011400 	.word	0x40011400
 8001df4:	40011800 	.word	0x40011800
 8001df8:	40011c00 	.word	0x40011c00
 8001dfc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001e00:	4b15      	ldr	r3, [pc, #84]	; (8001e58 <HAL_GPIO_Init+0x324>)
 8001e02:	685a      	ldr	r2, [r3, #4]
 8001e04:	69bb      	ldr	r3, [r7, #24]
 8001e06:	43db      	mvns	r3, r3
 8001e08:	4913      	ldr	r1, [pc, #76]	; (8001e58 <HAL_GPIO_Init+0x324>)
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d006      	beq.n	8001e28 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001e1a:	4b0f      	ldr	r3, [pc, #60]	; (8001e58 <HAL_GPIO_Init+0x324>)
 8001e1c:	681a      	ldr	r2, [r3, #0]
 8001e1e:	490e      	ldr	r1, [pc, #56]	; (8001e58 <HAL_GPIO_Init+0x324>)
 8001e20:	69bb      	ldr	r3, [r7, #24]
 8001e22:	4313      	orrs	r3, r2
 8001e24:	600b      	str	r3, [r1, #0]
 8001e26:	e006      	b.n	8001e36 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001e28:	4b0b      	ldr	r3, [pc, #44]	; (8001e58 <HAL_GPIO_Init+0x324>)
 8001e2a:	681a      	ldr	r2, [r3, #0]
 8001e2c:	69bb      	ldr	r3, [r7, #24]
 8001e2e:	43db      	mvns	r3, r3
 8001e30:	4909      	ldr	r1, [pc, #36]	; (8001e58 <HAL_GPIO_Init+0x324>)
 8001e32:	4013      	ands	r3, r2
 8001e34:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e38:	3301      	adds	r3, #1
 8001e3a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	681a      	ldr	r2, [r3, #0]
 8001e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e42:	fa22 f303 	lsr.w	r3, r2, r3
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	f47f ae7e 	bne.w	8001b48 <HAL_GPIO_Init+0x14>
  }
}
 8001e4c:	bf00      	nop
 8001e4e:	bf00      	nop
 8001e50:	372c      	adds	r7, #44	; 0x2c
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bc80      	pop	{r7}
 8001e56:	4770      	bx	lr
 8001e58:	40010400 	.word	0x40010400

08001e5c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b086      	sub	sp, #24
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d101      	bne.n	8001e6e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e272      	b.n	8002354 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 0301 	and.w	r3, r3, #1
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	f000 8087 	beq.w	8001f8a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e7c:	4b92      	ldr	r3, [pc, #584]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	f003 030c 	and.w	r3, r3, #12
 8001e84:	2b04      	cmp	r3, #4
 8001e86:	d00c      	beq.n	8001ea2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e88:	4b8f      	ldr	r3, [pc, #572]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	f003 030c 	and.w	r3, r3, #12
 8001e90:	2b08      	cmp	r3, #8
 8001e92:	d112      	bne.n	8001eba <HAL_RCC_OscConfig+0x5e>
 8001e94:	4b8c      	ldr	r3, [pc, #560]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ea0:	d10b      	bne.n	8001eba <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ea2:	4b89      	ldr	r3, [pc, #548]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d06c      	beq.n	8001f88 <HAL_RCC_OscConfig+0x12c>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d168      	bne.n	8001f88 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e24c      	b.n	8002354 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ec2:	d106      	bne.n	8001ed2 <HAL_RCC_OscConfig+0x76>
 8001ec4:	4b80      	ldr	r3, [pc, #512]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a7f      	ldr	r2, [pc, #508]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001eca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ece:	6013      	str	r3, [r2, #0]
 8001ed0:	e02e      	b.n	8001f30 <HAL_RCC_OscConfig+0xd4>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d10c      	bne.n	8001ef4 <HAL_RCC_OscConfig+0x98>
 8001eda:	4b7b      	ldr	r3, [pc, #492]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4a7a      	ldr	r2, [pc, #488]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001ee0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ee4:	6013      	str	r3, [r2, #0]
 8001ee6:	4b78      	ldr	r3, [pc, #480]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4a77      	ldr	r2, [pc, #476]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001eec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ef0:	6013      	str	r3, [r2, #0]
 8001ef2:	e01d      	b.n	8001f30 <HAL_RCC_OscConfig+0xd4>
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001efc:	d10c      	bne.n	8001f18 <HAL_RCC_OscConfig+0xbc>
 8001efe:	4b72      	ldr	r3, [pc, #456]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4a71      	ldr	r2, [pc, #452]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001f04:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f08:	6013      	str	r3, [r2, #0]
 8001f0a:	4b6f      	ldr	r3, [pc, #444]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4a6e      	ldr	r2, [pc, #440]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001f10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f14:	6013      	str	r3, [r2, #0]
 8001f16:	e00b      	b.n	8001f30 <HAL_RCC_OscConfig+0xd4>
 8001f18:	4b6b      	ldr	r3, [pc, #428]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a6a      	ldr	r2, [pc, #424]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001f1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f22:	6013      	str	r3, [r2, #0]
 8001f24:	4b68      	ldr	r3, [pc, #416]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a67      	ldr	r2, [pc, #412]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001f2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f2e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d013      	beq.n	8001f60 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f38:	f7ff f994 	bl	8001264 <HAL_GetTick>
 8001f3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f3e:	e008      	b.n	8001f52 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f40:	f7ff f990 	bl	8001264 <HAL_GetTick>
 8001f44:	4602      	mov	r2, r0
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	1ad3      	subs	r3, r2, r3
 8001f4a:	2b64      	cmp	r3, #100	; 0x64
 8001f4c:	d901      	bls.n	8001f52 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001f4e:	2303      	movs	r3, #3
 8001f50:	e200      	b.n	8002354 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f52:	4b5d      	ldr	r3, [pc, #372]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d0f0      	beq.n	8001f40 <HAL_RCC_OscConfig+0xe4>
 8001f5e:	e014      	b.n	8001f8a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f60:	f7ff f980 	bl	8001264 <HAL_GetTick>
 8001f64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f66:	e008      	b.n	8001f7a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f68:	f7ff f97c 	bl	8001264 <HAL_GetTick>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	2b64      	cmp	r3, #100	; 0x64
 8001f74:	d901      	bls.n	8001f7a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001f76:	2303      	movs	r3, #3
 8001f78:	e1ec      	b.n	8002354 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f7a:	4b53      	ldr	r3, [pc, #332]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d1f0      	bne.n	8001f68 <HAL_RCC_OscConfig+0x10c>
 8001f86:	e000      	b.n	8001f8a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f003 0302 	and.w	r3, r3, #2
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d063      	beq.n	800205e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f96:	4b4c      	ldr	r3, [pc, #304]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	f003 030c 	and.w	r3, r3, #12
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d00b      	beq.n	8001fba <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001fa2:	4b49      	ldr	r3, [pc, #292]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	f003 030c 	and.w	r3, r3, #12
 8001faa:	2b08      	cmp	r3, #8
 8001fac:	d11c      	bne.n	8001fe8 <HAL_RCC_OscConfig+0x18c>
 8001fae:	4b46      	ldr	r3, [pc, #280]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d116      	bne.n	8001fe8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fba:	4b43      	ldr	r3, [pc, #268]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f003 0302 	and.w	r3, r3, #2
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d005      	beq.n	8001fd2 <HAL_RCC_OscConfig+0x176>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	691b      	ldr	r3, [r3, #16]
 8001fca:	2b01      	cmp	r3, #1
 8001fcc:	d001      	beq.n	8001fd2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	e1c0      	b.n	8002354 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fd2:	4b3d      	ldr	r3, [pc, #244]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	695b      	ldr	r3, [r3, #20]
 8001fde:	00db      	lsls	r3, r3, #3
 8001fe0:	4939      	ldr	r1, [pc, #228]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fe6:	e03a      	b.n	800205e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	691b      	ldr	r3, [r3, #16]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d020      	beq.n	8002032 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ff0:	4b36      	ldr	r3, [pc, #216]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ff6:	f7ff f935 	bl	8001264 <HAL_GetTick>
 8001ffa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ffc:	e008      	b.n	8002010 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ffe:	f7ff f931 	bl	8001264 <HAL_GetTick>
 8002002:	4602      	mov	r2, r0
 8002004:	693b      	ldr	r3, [r7, #16]
 8002006:	1ad3      	subs	r3, r2, r3
 8002008:	2b02      	cmp	r3, #2
 800200a:	d901      	bls.n	8002010 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800200c:	2303      	movs	r3, #3
 800200e:	e1a1      	b.n	8002354 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002010:	4b2d      	ldr	r3, [pc, #180]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 0302 	and.w	r3, r3, #2
 8002018:	2b00      	cmp	r3, #0
 800201a:	d0f0      	beq.n	8001ffe <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800201c:	4b2a      	ldr	r3, [pc, #168]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	695b      	ldr	r3, [r3, #20]
 8002028:	00db      	lsls	r3, r3, #3
 800202a:	4927      	ldr	r1, [pc, #156]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 800202c:	4313      	orrs	r3, r2
 800202e:	600b      	str	r3, [r1, #0]
 8002030:	e015      	b.n	800205e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002032:	4b26      	ldr	r3, [pc, #152]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 8002034:	2200      	movs	r2, #0
 8002036:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002038:	f7ff f914 	bl	8001264 <HAL_GetTick>
 800203c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800203e:	e008      	b.n	8002052 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002040:	f7ff f910 	bl	8001264 <HAL_GetTick>
 8002044:	4602      	mov	r2, r0
 8002046:	693b      	ldr	r3, [r7, #16]
 8002048:	1ad3      	subs	r3, r2, r3
 800204a:	2b02      	cmp	r3, #2
 800204c:	d901      	bls.n	8002052 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800204e:	2303      	movs	r3, #3
 8002050:	e180      	b.n	8002354 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002052:	4b1d      	ldr	r3, [pc, #116]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f003 0302 	and.w	r3, r3, #2
 800205a:	2b00      	cmp	r3, #0
 800205c:	d1f0      	bne.n	8002040 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f003 0308 	and.w	r3, r3, #8
 8002066:	2b00      	cmp	r3, #0
 8002068:	d03a      	beq.n	80020e0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	699b      	ldr	r3, [r3, #24]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d019      	beq.n	80020a6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002072:	4b17      	ldr	r3, [pc, #92]	; (80020d0 <HAL_RCC_OscConfig+0x274>)
 8002074:	2201      	movs	r2, #1
 8002076:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002078:	f7ff f8f4 	bl	8001264 <HAL_GetTick>
 800207c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800207e:	e008      	b.n	8002092 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002080:	f7ff f8f0 	bl	8001264 <HAL_GetTick>
 8002084:	4602      	mov	r2, r0
 8002086:	693b      	ldr	r3, [r7, #16]
 8002088:	1ad3      	subs	r3, r2, r3
 800208a:	2b02      	cmp	r3, #2
 800208c:	d901      	bls.n	8002092 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800208e:	2303      	movs	r3, #3
 8002090:	e160      	b.n	8002354 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002092:	4b0d      	ldr	r3, [pc, #52]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8002094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002096:	f003 0302 	and.w	r3, r3, #2
 800209a:	2b00      	cmp	r3, #0
 800209c:	d0f0      	beq.n	8002080 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800209e:	2001      	movs	r0, #1
 80020a0:	f000 face 	bl	8002640 <RCC_Delay>
 80020a4:	e01c      	b.n	80020e0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020a6:	4b0a      	ldr	r3, [pc, #40]	; (80020d0 <HAL_RCC_OscConfig+0x274>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020ac:	f7ff f8da 	bl	8001264 <HAL_GetTick>
 80020b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020b2:	e00f      	b.n	80020d4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020b4:	f7ff f8d6 	bl	8001264 <HAL_GetTick>
 80020b8:	4602      	mov	r2, r0
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	2b02      	cmp	r3, #2
 80020c0:	d908      	bls.n	80020d4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80020c2:	2303      	movs	r3, #3
 80020c4:	e146      	b.n	8002354 <HAL_RCC_OscConfig+0x4f8>
 80020c6:	bf00      	nop
 80020c8:	40021000 	.word	0x40021000
 80020cc:	42420000 	.word	0x42420000
 80020d0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020d4:	4b92      	ldr	r3, [pc, #584]	; (8002320 <HAL_RCC_OscConfig+0x4c4>)
 80020d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020d8:	f003 0302 	and.w	r3, r3, #2
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d1e9      	bne.n	80020b4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f003 0304 	and.w	r3, r3, #4
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	f000 80a6 	beq.w	800223a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020ee:	2300      	movs	r3, #0
 80020f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020f2:	4b8b      	ldr	r3, [pc, #556]	; (8002320 <HAL_RCC_OscConfig+0x4c4>)
 80020f4:	69db      	ldr	r3, [r3, #28]
 80020f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d10d      	bne.n	800211a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020fe:	4b88      	ldr	r3, [pc, #544]	; (8002320 <HAL_RCC_OscConfig+0x4c4>)
 8002100:	69db      	ldr	r3, [r3, #28]
 8002102:	4a87      	ldr	r2, [pc, #540]	; (8002320 <HAL_RCC_OscConfig+0x4c4>)
 8002104:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002108:	61d3      	str	r3, [r2, #28]
 800210a:	4b85      	ldr	r3, [pc, #532]	; (8002320 <HAL_RCC_OscConfig+0x4c4>)
 800210c:	69db      	ldr	r3, [r3, #28]
 800210e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002112:	60bb      	str	r3, [r7, #8]
 8002114:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002116:	2301      	movs	r3, #1
 8002118:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800211a:	4b82      	ldr	r3, [pc, #520]	; (8002324 <HAL_RCC_OscConfig+0x4c8>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002122:	2b00      	cmp	r3, #0
 8002124:	d118      	bne.n	8002158 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002126:	4b7f      	ldr	r3, [pc, #508]	; (8002324 <HAL_RCC_OscConfig+0x4c8>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a7e      	ldr	r2, [pc, #504]	; (8002324 <HAL_RCC_OscConfig+0x4c8>)
 800212c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002130:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002132:	f7ff f897 	bl	8001264 <HAL_GetTick>
 8002136:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002138:	e008      	b.n	800214c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800213a:	f7ff f893 	bl	8001264 <HAL_GetTick>
 800213e:	4602      	mov	r2, r0
 8002140:	693b      	ldr	r3, [r7, #16]
 8002142:	1ad3      	subs	r3, r2, r3
 8002144:	2b64      	cmp	r3, #100	; 0x64
 8002146:	d901      	bls.n	800214c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002148:	2303      	movs	r3, #3
 800214a:	e103      	b.n	8002354 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800214c:	4b75      	ldr	r3, [pc, #468]	; (8002324 <HAL_RCC_OscConfig+0x4c8>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002154:	2b00      	cmp	r3, #0
 8002156:	d0f0      	beq.n	800213a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	68db      	ldr	r3, [r3, #12]
 800215c:	2b01      	cmp	r3, #1
 800215e:	d106      	bne.n	800216e <HAL_RCC_OscConfig+0x312>
 8002160:	4b6f      	ldr	r3, [pc, #444]	; (8002320 <HAL_RCC_OscConfig+0x4c4>)
 8002162:	6a1b      	ldr	r3, [r3, #32]
 8002164:	4a6e      	ldr	r2, [pc, #440]	; (8002320 <HAL_RCC_OscConfig+0x4c4>)
 8002166:	f043 0301 	orr.w	r3, r3, #1
 800216a:	6213      	str	r3, [r2, #32]
 800216c:	e02d      	b.n	80021ca <HAL_RCC_OscConfig+0x36e>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	68db      	ldr	r3, [r3, #12]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d10c      	bne.n	8002190 <HAL_RCC_OscConfig+0x334>
 8002176:	4b6a      	ldr	r3, [pc, #424]	; (8002320 <HAL_RCC_OscConfig+0x4c4>)
 8002178:	6a1b      	ldr	r3, [r3, #32]
 800217a:	4a69      	ldr	r2, [pc, #420]	; (8002320 <HAL_RCC_OscConfig+0x4c4>)
 800217c:	f023 0301 	bic.w	r3, r3, #1
 8002180:	6213      	str	r3, [r2, #32]
 8002182:	4b67      	ldr	r3, [pc, #412]	; (8002320 <HAL_RCC_OscConfig+0x4c4>)
 8002184:	6a1b      	ldr	r3, [r3, #32]
 8002186:	4a66      	ldr	r2, [pc, #408]	; (8002320 <HAL_RCC_OscConfig+0x4c4>)
 8002188:	f023 0304 	bic.w	r3, r3, #4
 800218c:	6213      	str	r3, [r2, #32]
 800218e:	e01c      	b.n	80021ca <HAL_RCC_OscConfig+0x36e>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	68db      	ldr	r3, [r3, #12]
 8002194:	2b05      	cmp	r3, #5
 8002196:	d10c      	bne.n	80021b2 <HAL_RCC_OscConfig+0x356>
 8002198:	4b61      	ldr	r3, [pc, #388]	; (8002320 <HAL_RCC_OscConfig+0x4c4>)
 800219a:	6a1b      	ldr	r3, [r3, #32]
 800219c:	4a60      	ldr	r2, [pc, #384]	; (8002320 <HAL_RCC_OscConfig+0x4c4>)
 800219e:	f043 0304 	orr.w	r3, r3, #4
 80021a2:	6213      	str	r3, [r2, #32]
 80021a4:	4b5e      	ldr	r3, [pc, #376]	; (8002320 <HAL_RCC_OscConfig+0x4c4>)
 80021a6:	6a1b      	ldr	r3, [r3, #32]
 80021a8:	4a5d      	ldr	r2, [pc, #372]	; (8002320 <HAL_RCC_OscConfig+0x4c4>)
 80021aa:	f043 0301 	orr.w	r3, r3, #1
 80021ae:	6213      	str	r3, [r2, #32]
 80021b0:	e00b      	b.n	80021ca <HAL_RCC_OscConfig+0x36e>
 80021b2:	4b5b      	ldr	r3, [pc, #364]	; (8002320 <HAL_RCC_OscConfig+0x4c4>)
 80021b4:	6a1b      	ldr	r3, [r3, #32]
 80021b6:	4a5a      	ldr	r2, [pc, #360]	; (8002320 <HAL_RCC_OscConfig+0x4c4>)
 80021b8:	f023 0301 	bic.w	r3, r3, #1
 80021bc:	6213      	str	r3, [r2, #32]
 80021be:	4b58      	ldr	r3, [pc, #352]	; (8002320 <HAL_RCC_OscConfig+0x4c4>)
 80021c0:	6a1b      	ldr	r3, [r3, #32]
 80021c2:	4a57      	ldr	r2, [pc, #348]	; (8002320 <HAL_RCC_OscConfig+0x4c4>)
 80021c4:	f023 0304 	bic.w	r3, r3, #4
 80021c8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	68db      	ldr	r3, [r3, #12]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d015      	beq.n	80021fe <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021d2:	f7ff f847 	bl	8001264 <HAL_GetTick>
 80021d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021d8:	e00a      	b.n	80021f0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021da:	f7ff f843 	bl	8001264 <HAL_GetTick>
 80021de:	4602      	mov	r2, r0
 80021e0:	693b      	ldr	r3, [r7, #16]
 80021e2:	1ad3      	subs	r3, r2, r3
 80021e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d901      	bls.n	80021f0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80021ec:	2303      	movs	r3, #3
 80021ee:	e0b1      	b.n	8002354 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021f0:	4b4b      	ldr	r3, [pc, #300]	; (8002320 <HAL_RCC_OscConfig+0x4c4>)
 80021f2:	6a1b      	ldr	r3, [r3, #32]
 80021f4:	f003 0302 	and.w	r3, r3, #2
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d0ee      	beq.n	80021da <HAL_RCC_OscConfig+0x37e>
 80021fc:	e014      	b.n	8002228 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021fe:	f7ff f831 	bl	8001264 <HAL_GetTick>
 8002202:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002204:	e00a      	b.n	800221c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002206:	f7ff f82d 	bl	8001264 <HAL_GetTick>
 800220a:	4602      	mov	r2, r0
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	1ad3      	subs	r3, r2, r3
 8002210:	f241 3288 	movw	r2, #5000	; 0x1388
 8002214:	4293      	cmp	r3, r2
 8002216:	d901      	bls.n	800221c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002218:	2303      	movs	r3, #3
 800221a:	e09b      	b.n	8002354 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800221c:	4b40      	ldr	r3, [pc, #256]	; (8002320 <HAL_RCC_OscConfig+0x4c4>)
 800221e:	6a1b      	ldr	r3, [r3, #32]
 8002220:	f003 0302 	and.w	r3, r3, #2
 8002224:	2b00      	cmp	r3, #0
 8002226:	d1ee      	bne.n	8002206 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002228:	7dfb      	ldrb	r3, [r7, #23]
 800222a:	2b01      	cmp	r3, #1
 800222c:	d105      	bne.n	800223a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800222e:	4b3c      	ldr	r3, [pc, #240]	; (8002320 <HAL_RCC_OscConfig+0x4c4>)
 8002230:	69db      	ldr	r3, [r3, #28]
 8002232:	4a3b      	ldr	r2, [pc, #236]	; (8002320 <HAL_RCC_OscConfig+0x4c4>)
 8002234:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002238:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	69db      	ldr	r3, [r3, #28]
 800223e:	2b00      	cmp	r3, #0
 8002240:	f000 8087 	beq.w	8002352 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002244:	4b36      	ldr	r3, [pc, #216]	; (8002320 <HAL_RCC_OscConfig+0x4c4>)
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f003 030c 	and.w	r3, r3, #12
 800224c:	2b08      	cmp	r3, #8
 800224e:	d061      	beq.n	8002314 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	69db      	ldr	r3, [r3, #28]
 8002254:	2b02      	cmp	r3, #2
 8002256:	d146      	bne.n	80022e6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002258:	4b33      	ldr	r3, [pc, #204]	; (8002328 <HAL_RCC_OscConfig+0x4cc>)
 800225a:	2200      	movs	r2, #0
 800225c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800225e:	f7ff f801 	bl	8001264 <HAL_GetTick>
 8002262:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002264:	e008      	b.n	8002278 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002266:	f7fe fffd 	bl	8001264 <HAL_GetTick>
 800226a:	4602      	mov	r2, r0
 800226c:	693b      	ldr	r3, [r7, #16]
 800226e:	1ad3      	subs	r3, r2, r3
 8002270:	2b02      	cmp	r3, #2
 8002272:	d901      	bls.n	8002278 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002274:	2303      	movs	r3, #3
 8002276:	e06d      	b.n	8002354 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002278:	4b29      	ldr	r3, [pc, #164]	; (8002320 <HAL_RCC_OscConfig+0x4c4>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002280:	2b00      	cmp	r3, #0
 8002282:	d1f0      	bne.n	8002266 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6a1b      	ldr	r3, [r3, #32]
 8002288:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800228c:	d108      	bne.n	80022a0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800228e:	4b24      	ldr	r3, [pc, #144]	; (8002320 <HAL_RCC_OscConfig+0x4c4>)
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	4921      	ldr	r1, [pc, #132]	; (8002320 <HAL_RCC_OscConfig+0x4c4>)
 800229c:	4313      	orrs	r3, r2
 800229e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022a0:	4b1f      	ldr	r3, [pc, #124]	; (8002320 <HAL_RCC_OscConfig+0x4c4>)
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6a19      	ldr	r1, [r3, #32]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022b0:	430b      	orrs	r3, r1
 80022b2:	491b      	ldr	r1, [pc, #108]	; (8002320 <HAL_RCC_OscConfig+0x4c4>)
 80022b4:	4313      	orrs	r3, r2
 80022b6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022b8:	4b1b      	ldr	r3, [pc, #108]	; (8002328 <HAL_RCC_OscConfig+0x4cc>)
 80022ba:	2201      	movs	r2, #1
 80022bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022be:	f7fe ffd1 	bl	8001264 <HAL_GetTick>
 80022c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022c4:	e008      	b.n	80022d8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022c6:	f7fe ffcd 	bl	8001264 <HAL_GetTick>
 80022ca:	4602      	mov	r2, r0
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	1ad3      	subs	r3, r2, r3
 80022d0:	2b02      	cmp	r3, #2
 80022d2:	d901      	bls.n	80022d8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80022d4:	2303      	movs	r3, #3
 80022d6:	e03d      	b.n	8002354 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022d8:	4b11      	ldr	r3, [pc, #68]	; (8002320 <HAL_RCC_OscConfig+0x4c4>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d0f0      	beq.n	80022c6 <HAL_RCC_OscConfig+0x46a>
 80022e4:	e035      	b.n	8002352 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022e6:	4b10      	ldr	r3, [pc, #64]	; (8002328 <HAL_RCC_OscConfig+0x4cc>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022ec:	f7fe ffba 	bl	8001264 <HAL_GetTick>
 80022f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022f2:	e008      	b.n	8002306 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022f4:	f7fe ffb6 	bl	8001264 <HAL_GetTick>
 80022f8:	4602      	mov	r2, r0
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	1ad3      	subs	r3, r2, r3
 80022fe:	2b02      	cmp	r3, #2
 8002300:	d901      	bls.n	8002306 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002302:	2303      	movs	r3, #3
 8002304:	e026      	b.n	8002354 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002306:	4b06      	ldr	r3, [pc, #24]	; (8002320 <HAL_RCC_OscConfig+0x4c4>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800230e:	2b00      	cmp	r3, #0
 8002310:	d1f0      	bne.n	80022f4 <HAL_RCC_OscConfig+0x498>
 8002312:	e01e      	b.n	8002352 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	69db      	ldr	r3, [r3, #28]
 8002318:	2b01      	cmp	r3, #1
 800231a:	d107      	bne.n	800232c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800231c:	2301      	movs	r3, #1
 800231e:	e019      	b.n	8002354 <HAL_RCC_OscConfig+0x4f8>
 8002320:	40021000 	.word	0x40021000
 8002324:	40007000 	.word	0x40007000
 8002328:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800232c:	4b0b      	ldr	r3, [pc, #44]	; (800235c <HAL_RCC_OscConfig+0x500>)
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6a1b      	ldr	r3, [r3, #32]
 800233c:	429a      	cmp	r2, r3
 800233e:	d106      	bne.n	800234e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800234a:	429a      	cmp	r2, r3
 800234c:	d001      	beq.n	8002352 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e000      	b.n	8002354 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002352:	2300      	movs	r3, #0
}
 8002354:	4618      	mov	r0, r3
 8002356:	3718      	adds	r7, #24
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}
 800235c:	40021000 	.word	0x40021000

08002360 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b084      	sub	sp, #16
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
 8002368:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d101      	bne.n	8002374 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002370:	2301      	movs	r3, #1
 8002372:	e0d0      	b.n	8002516 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002374:	4b6a      	ldr	r3, [pc, #424]	; (8002520 <HAL_RCC_ClockConfig+0x1c0>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f003 0307 	and.w	r3, r3, #7
 800237c:	683a      	ldr	r2, [r7, #0]
 800237e:	429a      	cmp	r2, r3
 8002380:	d910      	bls.n	80023a4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002382:	4b67      	ldr	r3, [pc, #412]	; (8002520 <HAL_RCC_ClockConfig+0x1c0>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f023 0207 	bic.w	r2, r3, #7
 800238a:	4965      	ldr	r1, [pc, #404]	; (8002520 <HAL_RCC_ClockConfig+0x1c0>)
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	4313      	orrs	r3, r2
 8002390:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002392:	4b63      	ldr	r3, [pc, #396]	; (8002520 <HAL_RCC_ClockConfig+0x1c0>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f003 0307 	and.w	r3, r3, #7
 800239a:	683a      	ldr	r2, [r7, #0]
 800239c:	429a      	cmp	r2, r3
 800239e:	d001      	beq.n	80023a4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80023a0:	2301      	movs	r3, #1
 80023a2:	e0b8      	b.n	8002516 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f003 0302 	and.w	r3, r3, #2
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d020      	beq.n	80023f2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f003 0304 	and.w	r3, r3, #4
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d005      	beq.n	80023c8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80023bc:	4b59      	ldr	r3, [pc, #356]	; (8002524 <HAL_RCC_ClockConfig+0x1c4>)
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	4a58      	ldr	r2, [pc, #352]	; (8002524 <HAL_RCC_ClockConfig+0x1c4>)
 80023c2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80023c6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f003 0308 	and.w	r3, r3, #8
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d005      	beq.n	80023e0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80023d4:	4b53      	ldr	r3, [pc, #332]	; (8002524 <HAL_RCC_ClockConfig+0x1c4>)
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	4a52      	ldr	r2, [pc, #328]	; (8002524 <HAL_RCC_ClockConfig+0x1c4>)
 80023da:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80023de:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023e0:	4b50      	ldr	r3, [pc, #320]	; (8002524 <HAL_RCC_ClockConfig+0x1c4>)
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	689b      	ldr	r3, [r3, #8]
 80023ec:	494d      	ldr	r1, [pc, #308]	; (8002524 <HAL_RCC_ClockConfig+0x1c4>)
 80023ee:	4313      	orrs	r3, r2
 80023f0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f003 0301 	and.w	r3, r3, #1
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d040      	beq.n	8002480 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	2b01      	cmp	r3, #1
 8002404:	d107      	bne.n	8002416 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002406:	4b47      	ldr	r3, [pc, #284]	; (8002524 <HAL_RCC_ClockConfig+0x1c4>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800240e:	2b00      	cmp	r3, #0
 8002410:	d115      	bne.n	800243e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	e07f      	b.n	8002516 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	2b02      	cmp	r3, #2
 800241c:	d107      	bne.n	800242e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800241e:	4b41      	ldr	r3, [pc, #260]	; (8002524 <HAL_RCC_ClockConfig+0x1c4>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002426:	2b00      	cmp	r3, #0
 8002428:	d109      	bne.n	800243e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800242a:	2301      	movs	r3, #1
 800242c:	e073      	b.n	8002516 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800242e:	4b3d      	ldr	r3, [pc, #244]	; (8002524 <HAL_RCC_ClockConfig+0x1c4>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f003 0302 	and.w	r3, r3, #2
 8002436:	2b00      	cmp	r3, #0
 8002438:	d101      	bne.n	800243e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800243a:	2301      	movs	r3, #1
 800243c:	e06b      	b.n	8002516 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800243e:	4b39      	ldr	r3, [pc, #228]	; (8002524 <HAL_RCC_ClockConfig+0x1c4>)
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	f023 0203 	bic.w	r2, r3, #3
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	4936      	ldr	r1, [pc, #216]	; (8002524 <HAL_RCC_ClockConfig+0x1c4>)
 800244c:	4313      	orrs	r3, r2
 800244e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002450:	f7fe ff08 	bl	8001264 <HAL_GetTick>
 8002454:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002456:	e00a      	b.n	800246e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002458:	f7fe ff04 	bl	8001264 <HAL_GetTick>
 800245c:	4602      	mov	r2, r0
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	1ad3      	subs	r3, r2, r3
 8002462:	f241 3288 	movw	r2, #5000	; 0x1388
 8002466:	4293      	cmp	r3, r2
 8002468:	d901      	bls.n	800246e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800246a:	2303      	movs	r3, #3
 800246c:	e053      	b.n	8002516 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800246e:	4b2d      	ldr	r3, [pc, #180]	; (8002524 <HAL_RCC_ClockConfig+0x1c4>)
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	f003 020c 	and.w	r2, r3, #12
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	009b      	lsls	r3, r3, #2
 800247c:	429a      	cmp	r2, r3
 800247e:	d1eb      	bne.n	8002458 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002480:	4b27      	ldr	r3, [pc, #156]	; (8002520 <HAL_RCC_ClockConfig+0x1c0>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f003 0307 	and.w	r3, r3, #7
 8002488:	683a      	ldr	r2, [r7, #0]
 800248a:	429a      	cmp	r2, r3
 800248c:	d210      	bcs.n	80024b0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800248e:	4b24      	ldr	r3, [pc, #144]	; (8002520 <HAL_RCC_ClockConfig+0x1c0>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f023 0207 	bic.w	r2, r3, #7
 8002496:	4922      	ldr	r1, [pc, #136]	; (8002520 <HAL_RCC_ClockConfig+0x1c0>)
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	4313      	orrs	r3, r2
 800249c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800249e:	4b20      	ldr	r3, [pc, #128]	; (8002520 <HAL_RCC_ClockConfig+0x1c0>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f003 0307 	and.w	r3, r3, #7
 80024a6:	683a      	ldr	r2, [r7, #0]
 80024a8:	429a      	cmp	r2, r3
 80024aa:	d001      	beq.n	80024b0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80024ac:	2301      	movs	r3, #1
 80024ae:	e032      	b.n	8002516 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f003 0304 	and.w	r3, r3, #4
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d008      	beq.n	80024ce <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024bc:	4b19      	ldr	r3, [pc, #100]	; (8002524 <HAL_RCC_ClockConfig+0x1c4>)
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	68db      	ldr	r3, [r3, #12]
 80024c8:	4916      	ldr	r1, [pc, #88]	; (8002524 <HAL_RCC_ClockConfig+0x1c4>)
 80024ca:	4313      	orrs	r3, r2
 80024cc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f003 0308 	and.w	r3, r3, #8
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d009      	beq.n	80024ee <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80024da:	4b12      	ldr	r3, [pc, #72]	; (8002524 <HAL_RCC_ClockConfig+0x1c4>)
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	691b      	ldr	r3, [r3, #16]
 80024e6:	00db      	lsls	r3, r3, #3
 80024e8:	490e      	ldr	r1, [pc, #56]	; (8002524 <HAL_RCC_ClockConfig+0x1c4>)
 80024ea:	4313      	orrs	r3, r2
 80024ec:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80024ee:	f000 f821 	bl	8002534 <HAL_RCC_GetSysClockFreq>
 80024f2:	4602      	mov	r2, r0
 80024f4:	4b0b      	ldr	r3, [pc, #44]	; (8002524 <HAL_RCC_ClockConfig+0x1c4>)
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	091b      	lsrs	r3, r3, #4
 80024fa:	f003 030f 	and.w	r3, r3, #15
 80024fe:	490a      	ldr	r1, [pc, #40]	; (8002528 <HAL_RCC_ClockConfig+0x1c8>)
 8002500:	5ccb      	ldrb	r3, [r1, r3]
 8002502:	fa22 f303 	lsr.w	r3, r2, r3
 8002506:	4a09      	ldr	r2, [pc, #36]	; (800252c <HAL_RCC_ClockConfig+0x1cc>)
 8002508:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800250a:	4b09      	ldr	r3, [pc, #36]	; (8002530 <HAL_RCC_ClockConfig+0x1d0>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4618      	mov	r0, r3
 8002510:	f7fe fe66 	bl	80011e0 <HAL_InitTick>

  return HAL_OK;
 8002514:	2300      	movs	r3, #0
}
 8002516:	4618      	mov	r0, r3
 8002518:	3710      	adds	r7, #16
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	40022000 	.word	0x40022000
 8002524:	40021000 	.word	0x40021000
 8002528:	08005468 	.word	0x08005468
 800252c:	20000000 	.word	0x20000000
 8002530:	20000004 	.word	0x20000004

08002534 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002534:	b480      	push	{r7}
 8002536:	b087      	sub	sp, #28
 8002538:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800253a:	2300      	movs	r3, #0
 800253c:	60fb      	str	r3, [r7, #12]
 800253e:	2300      	movs	r3, #0
 8002540:	60bb      	str	r3, [r7, #8]
 8002542:	2300      	movs	r3, #0
 8002544:	617b      	str	r3, [r7, #20]
 8002546:	2300      	movs	r3, #0
 8002548:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800254a:	2300      	movs	r3, #0
 800254c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800254e:	4b1e      	ldr	r3, [pc, #120]	; (80025c8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	f003 030c 	and.w	r3, r3, #12
 800255a:	2b04      	cmp	r3, #4
 800255c:	d002      	beq.n	8002564 <HAL_RCC_GetSysClockFreq+0x30>
 800255e:	2b08      	cmp	r3, #8
 8002560:	d003      	beq.n	800256a <HAL_RCC_GetSysClockFreq+0x36>
 8002562:	e027      	b.n	80025b4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002564:	4b19      	ldr	r3, [pc, #100]	; (80025cc <HAL_RCC_GetSysClockFreq+0x98>)
 8002566:	613b      	str	r3, [r7, #16]
      break;
 8002568:	e027      	b.n	80025ba <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	0c9b      	lsrs	r3, r3, #18
 800256e:	f003 030f 	and.w	r3, r3, #15
 8002572:	4a17      	ldr	r2, [pc, #92]	; (80025d0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002574:	5cd3      	ldrb	r3, [r2, r3]
 8002576:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800257e:	2b00      	cmp	r3, #0
 8002580:	d010      	beq.n	80025a4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002582:	4b11      	ldr	r3, [pc, #68]	; (80025c8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	0c5b      	lsrs	r3, r3, #17
 8002588:	f003 0301 	and.w	r3, r3, #1
 800258c:	4a11      	ldr	r2, [pc, #68]	; (80025d4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800258e:	5cd3      	ldrb	r3, [r2, r3]
 8002590:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	4a0d      	ldr	r2, [pc, #52]	; (80025cc <HAL_RCC_GetSysClockFreq+0x98>)
 8002596:	fb03 f202 	mul.w	r2, r3, r2
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	fbb2 f3f3 	udiv	r3, r2, r3
 80025a0:	617b      	str	r3, [r7, #20]
 80025a2:	e004      	b.n	80025ae <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	4a0c      	ldr	r2, [pc, #48]	; (80025d8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80025a8:	fb02 f303 	mul.w	r3, r2, r3
 80025ac:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	613b      	str	r3, [r7, #16]
      break;
 80025b2:	e002      	b.n	80025ba <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80025b4:	4b05      	ldr	r3, [pc, #20]	; (80025cc <HAL_RCC_GetSysClockFreq+0x98>)
 80025b6:	613b      	str	r3, [r7, #16]
      break;
 80025b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025ba:	693b      	ldr	r3, [r7, #16]
}
 80025bc:	4618      	mov	r0, r3
 80025be:	371c      	adds	r7, #28
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bc80      	pop	{r7}
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	40021000 	.word	0x40021000
 80025cc:	007a1200 	.word	0x007a1200
 80025d0:	08005480 	.word	0x08005480
 80025d4:	08005490 	.word	0x08005490
 80025d8:	003d0900 	.word	0x003d0900

080025dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025dc:	b480      	push	{r7}
 80025de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80025e0:	4b02      	ldr	r3, [pc, #8]	; (80025ec <HAL_RCC_GetHCLKFreq+0x10>)
 80025e2:	681b      	ldr	r3, [r3, #0]
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bc80      	pop	{r7}
 80025ea:	4770      	bx	lr
 80025ec:	20000000 	.word	0x20000000

080025f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80025f4:	f7ff fff2 	bl	80025dc <HAL_RCC_GetHCLKFreq>
 80025f8:	4602      	mov	r2, r0
 80025fa:	4b05      	ldr	r3, [pc, #20]	; (8002610 <HAL_RCC_GetPCLK1Freq+0x20>)
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	0a1b      	lsrs	r3, r3, #8
 8002600:	f003 0307 	and.w	r3, r3, #7
 8002604:	4903      	ldr	r1, [pc, #12]	; (8002614 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002606:	5ccb      	ldrb	r3, [r1, r3]
 8002608:	fa22 f303 	lsr.w	r3, r2, r3
}
 800260c:	4618      	mov	r0, r3
 800260e:	bd80      	pop	{r7, pc}
 8002610:	40021000 	.word	0x40021000
 8002614:	08005478 	.word	0x08005478

08002618 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800261c:	f7ff ffde 	bl	80025dc <HAL_RCC_GetHCLKFreq>
 8002620:	4602      	mov	r2, r0
 8002622:	4b05      	ldr	r3, [pc, #20]	; (8002638 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	0adb      	lsrs	r3, r3, #11
 8002628:	f003 0307 	and.w	r3, r3, #7
 800262c:	4903      	ldr	r1, [pc, #12]	; (800263c <HAL_RCC_GetPCLK2Freq+0x24>)
 800262e:	5ccb      	ldrb	r3, [r1, r3]
 8002630:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002634:	4618      	mov	r0, r3
 8002636:	bd80      	pop	{r7, pc}
 8002638:	40021000 	.word	0x40021000
 800263c:	08005478 	.word	0x08005478

08002640 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002640:	b480      	push	{r7}
 8002642:	b085      	sub	sp, #20
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002648:	4b0a      	ldr	r3, [pc, #40]	; (8002674 <RCC_Delay+0x34>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a0a      	ldr	r2, [pc, #40]	; (8002678 <RCC_Delay+0x38>)
 800264e:	fba2 2303 	umull	r2, r3, r2, r3
 8002652:	0a5b      	lsrs	r3, r3, #9
 8002654:	687a      	ldr	r2, [r7, #4]
 8002656:	fb02 f303 	mul.w	r3, r2, r3
 800265a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800265c:	bf00      	nop
  }
  while (Delay --);
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	1e5a      	subs	r2, r3, #1
 8002662:	60fa      	str	r2, [r7, #12]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d1f9      	bne.n	800265c <RCC_Delay+0x1c>
}
 8002668:	bf00      	nop
 800266a:	bf00      	nop
 800266c:	3714      	adds	r7, #20
 800266e:	46bd      	mov	sp, r7
 8002670:	bc80      	pop	{r7}
 8002672:	4770      	bx	lr
 8002674:	20000000 	.word	0x20000000
 8002678:	10624dd3 	.word	0x10624dd3

0800267c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b082      	sub	sp, #8
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d101      	bne.n	800268e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e042      	b.n	8002714 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002694:	b2db      	uxtb	r3, r3
 8002696:	2b00      	cmp	r3, #0
 8002698:	d106      	bne.n	80026a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2200      	movs	r2, #0
 800269e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80026a2:	6878      	ldr	r0, [r7, #4]
 80026a4:	f7fe fc62 	bl	8000f6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2224      	movs	r2, #36	; 0x24
 80026ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	68da      	ldr	r2, [r3, #12]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80026be:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80026c0:	6878      	ldr	r0, [r7, #4]
 80026c2:	f000 f91d 	bl	8002900 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	691a      	ldr	r2, [r3, #16]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80026d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	695a      	ldr	r2, [r3, #20]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80026e4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	68da      	ldr	r2, [r3, #12]
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80026f4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2200      	movs	r2, #0
 80026fa:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2220      	movs	r2, #32
 8002700:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2220      	movs	r2, #32
 8002708:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2200      	movs	r2, #0
 8002710:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002712:	2300      	movs	r3, #0
}
 8002714:	4618      	mov	r0, r3
 8002716:	3708      	adds	r7, #8
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}

0800271c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b08a      	sub	sp, #40	; 0x28
 8002720:	af02      	add	r7, sp, #8
 8002722:	60f8      	str	r0, [r7, #12]
 8002724:	60b9      	str	r1, [r7, #8]
 8002726:	603b      	str	r3, [r7, #0]
 8002728:	4613      	mov	r3, r2
 800272a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800272c:	2300      	movs	r3, #0
 800272e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002736:	b2db      	uxtb	r3, r3
 8002738:	2b20      	cmp	r3, #32
 800273a:	d16d      	bne.n	8002818 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d002      	beq.n	8002748 <HAL_UART_Transmit+0x2c>
 8002742:	88fb      	ldrh	r3, [r7, #6]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d101      	bne.n	800274c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	e066      	b.n	800281a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	2200      	movs	r2, #0
 8002750:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	2221      	movs	r2, #33	; 0x21
 8002756:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800275a:	f7fe fd83 	bl	8001264 <HAL_GetTick>
 800275e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	88fa      	ldrh	r2, [r7, #6]
 8002764:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	88fa      	ldrh	r2, [r7, #6]
 800276a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002774:	d108      	bne.n	8002788 <HAL_UART_Transmit+0x6c>
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	691b      	ldr	r3, [r3, #16]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d104      	bne.n	8002788 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800277e:	2300      	movs	r3, #0
 8002780:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	61bb      	str	r3, [r7, #24]
 8002786:	e003      	b.n	8002790 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800278c:	2300      	movs	r3, #0
 800278e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002790:	e02a      	b.n	80027e8 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	9300      	str	r3, [sp, #0]
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	2200      	movs	r2, #0
 800279a:	2180      	movs	r1, #128	; 0x80
 800279c:	68f8      	ldr	r0, [r7, #12]
 800279e:	f000 f840 	bl	8002822 <UART_WaitOnFlagUntilTimeout>
 80027a2:	4603      	mov	r3, r0
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d001      	beq.n	80027ac <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80027a8:	2303      	movs	r3, #3
 80027aa:	e036      	b.n	800281a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80027ac:	69fb      	ldr	r3, [r7, #28]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d10b      	bne.n	80027ca <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80027b2:	69bb      	ldr	r3, [r7, #24]
 80027b4:	881b      	ldrh	r3, [r3, #0]
 80027b6:	461a      	mov	r2, r3
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80027c0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80027c2:	69bb      	ldr	r3, [r7, #24]
 80027c4:	3302      	adds	r3, #2
 80027c6:	61bb      	str	r3, [r7, #24]
 80027c8:	e007      	b.n	80027da <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80027ca:	69fb      	ldr	r3, [r7, #28]
 80027cc:	781a      	ldrb	r2, [r3, #0]
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80027d4:	69fb      	ldr	r3, [r7, #28]
 80027d6:	3301      	adds	r3, #1
 80027d8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80027de:	b29b      	uxth	r3, r3
 80027e0:	3b01      	subs	r3, #1
 80027e2:	b29a      	uxth	r2, r3
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80027ec:	b29b      	uxth	r3, r3
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d1cf      	bne.n	8002792 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	9300      	str	r3, [sp, #0]
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	2200      	movs	r2, #0
 80027fa:	2140      	movs	r1, #64	; 0x40
 80027fc:	68f8      	ldr	r0, [r7, #12]
 80027fe:	f000 f810 	bl	8002822 <UART_WaitOnFlagUntilTimeout>
 8002802:	4603      	mov	r3, r0
 8002804:	2b00      	cmp	r3, #0
 8002806:	d001      	beq.n	800280c <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8002808:	2303      	movs	r3, #3
 800280a:	e006      	b.n	800281a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	2220      	movs	r2, #32
 8002810:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002814:	2300      	movs	r3, #0
 8002816:	e000      	b.n	800281a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002818:	2302      	movs	r3, #2
  }
}
 800281a:	4618      	mov	r0, r3
 800281c:	3720      	adds	r7, #32
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}

08002822 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002822:	b580      	push	{r7, lr}
 8002824:	b090      	sub	sp, #64	; 0x40
 8002826:	af00      	add	r7, sp, #0
 8002828:	60f8      	str	r0, [r7, #12]
 800282a:	60b9      	str	r1, [r7, #8]
 800282c:	603b      	str	r3, [r7, #0]
 800282e:	4613      	mov	r3, r2
 8002830:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002832:	e050      	b.n	80028d6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002834:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002836:	f1b3 3fff 	cmp.w	r3, #4294967295
 800283a:	d04c      	beq.n	80028d6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800283c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800283e:	2b00      	cmp	r3, #0
 8002840:	d007      	beq.n	8002852 <UART_WaitOnFlagUntilTimeout+0x30>
 8002842:	f7fe fd0f 	bl	8001264 <HAL_GetTick>
 8002846:	4602      	mov	r2, r0
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	1ad3      	subs	r3, r2, r3
 800284c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800284e:	429a      	cmp	r2, r3
 8002850:	d241      	bcs.n	80028d6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	330c      	adds	r3, #12
 8002858:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800285a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800285c:	e853 3f00 	ldrex	r3, [r3]
 8002860:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002864:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002868:	63fb      	str	r3, [r7, #60]	; 0x3c
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	330c      	adds	r3, #12
 8002870:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002872:	637a      	str	r2, [r7, #52]	; 0x34
 8002874:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002876:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002878:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800287a:	e841 2300 	strex	r3, r2, [r1]
 800287e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002880:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002882:	2b00      	cmp	r3, #0
 8002884:	d1e5      	bne.n	8002852 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	3314      	adds	r3, #20
 800288c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	e853 3f00 	ldrex	r3, [r3]
 8002894:	613b      	str	r3, [r7, #16]
   return(result);
 8002896:	693b      	ldr	r3, [r7, #16]
 8002898:	f023 0301 	bic.w	r3, r3, #1
 800289c:	63bb      	str	r3, [r7, #56]	; 0x38
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	3314      	adds	r3, #20
 80028a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80028a6:	623a      	str	r2, [r7, #32]
 80028a8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028aa:	69f9      	ldr	r1, [r7, #28]
 80028ac:	6a3a      	ldr	r2, [r7, #32]
 80028ae:	e841 2300 	strex	r3, r2, [r1]
 80028b2:	61bb      	str	r3, [r7, #24]
   return(result);
 80028b4:	69bb      	ldr	r3, [r7, #24]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d1e5      	bne.n	8002886 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	2220      	movs	r2, #32
 80028be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	2220      	movs	r2, #32
 80028c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	2200      	movs	r2, #0
 80028ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80028d2:	2303      	movs	r3, #3
 80028d4:	e00f      	b.n	80028f6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	4013      	ands	r3, r2
 80028e0:	68ba      	ldr	r2, [r7, #8]
 80028e2:	429a      	cmp	r2, r3
 80028e4:	bf0c      	ite	eq
 80028e6:	2301      	moveq	r3, #1
 80028e8:	2300      	movne	r3, #0
 80028ea:	b2db      	uxtb	r3, r3
 80028ec:	461a      	mov	r2, r3
 80028ee:	79fb      	ldrb	r3, [r7, #7]
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d09f      	beq.n	8002834 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80028f4:	2300      	movs	r3, #0
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	3740      	adds	r7, #64	; 0x40
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}
	...

08002900 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b084      	sub	sp, #16
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	691b      	ldr	r3, [r3, #16]
 800290e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	68da      	ldr	r2, [r3, #12]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	430a      	orrs	r2, r1
 800291c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	689a      	ldr	r2, [r3, #8]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	691b      	ldr	r3, [r3, #16]
 8002926:	431a      	orrs	r2, r3
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	695b      	ldr	r3, [r3, #20]
 800292c:	4313      	orrs	r3, r2
 800292e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	68db      	ldr	r3, [r3, #12]
 8002936:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800293a:	f023 030c 	bic.w	r3, r3, #12
 800293e:	687a      	ldr	r2, [r7, #4]
 8002940:	6812      	ldr	r2, [r2, #0]
 8002942:	68b9      	ldr	r1, [r7, #8]
 8002944:	430b      	orrs	r3, r1
 8002946:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	695b      	ldr	r3, [r3, #20]
 800294e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	699a      	ldr	r2, [r3, #24]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	430a      	orrs	r2, r1
 800295c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a2c      	ldr	r2, [pc, #176]	; (8002a14 <UART_SetConfig+0x114>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d103      	bne.n	8002970 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002968:	f7ff fe56 	bl	8002618 <HAL_RCC_GetPCLK2Freq>
 800296c:	60f8      	str	r0, [r7, #12]
 800296e:	e002      	b.n	8002976 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002970:	f7ff fe3e 	bl	80025f0 <HAL_RCC_GetPCLK1Freq>
 8002974:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002976:	68fa      	ldr	r2, [r7, #12]
 8002978:	4613      	mov	r3, r2
 800297a:	009b      	lsls	r3, r3, #2
 800297c:	4413      	add	r3, r2
 800297e:	009a      	lsls	r2, r3, #2
 8002980:	441a      	add	r2, r3
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	009b      	lsls	r3, r3, #2
 8002988:	fbb2 f3f3 	udiv	r3, r2, r3
 800298c:	4a22      	ldr	r2, [pc, #136]	; (8002a18 <UART_SetConfig+0x118>)
 800298e:	fba2 2303 	umull	r2, r3, r2, r3
 8002992:	095b      	lsrs	r3, r3, #5
 8002994:	0119      	lsls	r1, r3, #4
 8002996:	68fa      	ldr	r2, [r7, #12]
 8002998:	4613      	mov	r3, r2
 800299a:	009b      	lsls	r3, r3, #2
 800299c:	4413      	add	r3, r2
 800299e:	009a      	lsls	r2, r3, #2
 80029a0:	441a      	add	r2, r3
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	009b      	lsls	r3, r3, #2
 80029a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80029ac:	4b1a      	ldr	r3, [pc, #104]	; (8002a18 <UART_SetConfig+0x118>)
 80029ae:	fba3 0302 	umull	r0, r3, r3, r2
 80029b2:	095b      	lsrs	r3, r3, #5
 80029b4:	2064      	movs	r0, #100	; 0x64
 80029b6:	fb00 f303 	mul.w	r3, r0, r3
 80029ba:	1ad3      	subs	r3, r2, r3
 80029bc:	011b      	lsls	r3, r3, #4
 80029be:	3332      	adds	r3, #50	; 0x32
 80029c0:	4a15      	ldr	r2, [pc, #84]	; (8002a18 <UART_SetConfig+0x118>)
 80029c2:	fba2 2303 	umull	r2, r3, r2, r3
 80029c6:	095b      	lsrs	r3, r3, #5
 80029c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80029cc:	4419      	add	r1, r3
 80029ce:	68fa      	ldr	r2, [r7, #12]
 80029d0:	4613      	mov	r3, r2
 80029d2:	009b      	lsls	r3, r3, #2
 80029d4:	4413      	add	r3, r2
 80029d6:	009a      	lsls	r2, r3, #2
 80029d8:	441a      	add	r2, r3
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	009b      	lsls	r3, r3, #2
 80029e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80029e4:	4b0c      	ldr	r3, [pc, #48]	; (8002a18 <UART_SetConfig+0x118>)
 80029e6:	fba3 0302 	umull	r0, r3, r3, r2
 80029ea:	095b      	lsrs	r3, r3, #5
 80029ec:	2064      	movs	r0, #100	; 0x64
 80029ee:	fb00 f303 	mul.w	r3, r0, r3
 80029f2:	1ad3      	subs	r3, r2, r3
 80029f4:	011b      	lsls	r3, r3, #4
 80029f6:	3332      	adds	r3, #50	; 0x32
 80029f8:	4a07      	ldr	r2, [pc, #28]	; (8002a18 <UART_SetConfig+0x118>)
 80029fa:	fba2 2303 	umull	r2, r3, r2, r3
 80029fe:	095b      	lsrs	r3, r3, #5
 8002a00:	f003 020f 	and.w	r2, r3, #15
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	440a      	add	r2, r1
 8002a0a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002a0c:	bf00      	nop
 8002a0e:	3710      	adds	r7, #16
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	40013800 	.word	0x40013800
 8002a18:	51eb851f 	.word	0x51eb851f

08002a1c <__cvt>:
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a22:	461f      	mov	r7, r3
 8002a24:	bfbb      	ittet	lt
 8002a26:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8002a2a:	461f      	movlt	r7, r3
 8002a2c:	2300      	movge	r3, #0
 8002a2e:	232d      	movlt	r3, #45	; 0x2d
 8002a30:	b088      	sub	sp, #32
 8002a32:	4614      	mov	r4, r2
 8002a34:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8002a36:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8002a38:	7013      	strb	r3, [r2, #0]
 8002a3a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8002a3c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8002a40:	f023 0820 	bic.w	r8, r3, #32
 8002a44:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002a48:	d005      	beq.n	8002a56 <__cvt+0x3a>
 8002a4a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8002a4e:	d100      	bne.n	8002a52 <__cvt+0x36>
 8002a50:	3501      	adds	r5, #1
 8002a52:	2302      	movs	r3, #2
 8002a54:	e000      	b.n	8002a58 <__cvt+0x3c>
 8002a56:	2303      	movs	r3, #3
 8002a58:	aa07      	add	r2, sp, #28
 8002a5a:	9204      	str	r2, [sp, #16]
 8002a5c:	aa06      	add	r2, sp, #24
 8002a5e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8002a62:	e9cd 3500 	strd	r3, r5, [sp]
 8002a66:	4622      	mov	r2, r4
 8002a68:	463b      	mov	r3, r7
 8002a6a:	f000 ff41 	bl	80038f0 <_dtoa_r>
 8002a6e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8002a72:	4606      	mov	r6, r0
 8002a74:	d102      	bne.n	8002a7c <__cvt+0x60>
 8002a76:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002a78:	07db      	lsls	r3, r3, #31
 8002a7a:	d522      	bpl.n	8002ac2 <__cvt+0xa6>
 8002a7c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002a80:	eb06 0905 	add.w	r9, r6, r5
 8002a84:	d110      	bne.n	8002aa8 <__cvt+0x8c>
 8002a86:	7833      	ldrb	r3, [r6, #0]
 8002a88:	2b30      	cmp	r3, #48	; 0x30
 8002a8a:	d10a      	bne.n	8002aa2 <__cvt+0x86>
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	2300      	movs	r3, #0
 8002a90:	4620      	mov	r0, r4
 8002a92:	4639      	mov	r1, r7
 8002a94:	f7fd fff4 	bl	8000a80 <__aeabi_dcmpeq>
 8002a98:	b918      	cbnz	r0, 8002aa2 <__cvt+0x86>
 8002a9a:	f1c5 0501 	rsb	r5, r5, #1
 8002a9e:	f8ca 5000 	str.w	r5, [sl]
 8002aa2:	f8da 3000 	ldr.w	r3, [sl]
 8002aa6:	4499      	add	r9, r3
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	2300      	movs	r3, #0
 8002aac:	4620      	mov	r0, r4
 8002aae:	4639      	mov	r1, r7
 8002ab0:	f7fd ffe6 	bl	8000a80 <__aeabi_dcmpeq>
 8002ab4:	b108      	cbz	r0, 8002aba <__cvt+0x9e>
 8002ab6:	f8cd 901c 	str.w	r9, [sp, #28]
 8002aba:	2230      	movs	r2, #48	; 0x30
 8002abc:	9b07      	ldr	r3, [sp, #28]
 8002abe:	454b      	cmp	r3, r9
 8002ac0:	d307      	bcc.n	8002ad2 <__cvt+0xb6>
 8002ac2:	4630      	mov	r0, r6
 8002ac4:	9b07      	ldr	r3, [sp, #28]
 8002ac6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8002ac8:	1b9b      	subs	r3, r3, r6
 8002aca:	6013      	str	r3, [r2, #0]
 8002acc:	b008      	add	sp, #32
 8002ace:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ad2:	1c59      	adds	r1, r3, #1
 8002ad4:	9107      	str	r1, [sp, #28]
 8002ad6:	701a      	strb	r2, [r3, #0]
 8002ad8:	e7f0      	b.n	8002abc <__cvt+0xa0>

08002ada <__exponent>:
 8002ada:	4603      	mov	r3, r0
 8002adc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002ade:	2900      	cmp	r1, #0
 8002ae0:	f803 2b02 	strb.w	r2, [r3], #2
 8002ae4:	bfb6      	itet	lt
 8002ae6:	222d      	movlt	r2, #45	; 0x2d
 8002ae8:	222b      	movge	r2, #43	; 0x2b
 8002aea:	4249      	neglt	r1, r1
 8002aec:	2909      	cmp	r1, #9
 8002aee:	7042      	strb	r2, [r0, #1]
 8002af0:	dd2a      	ble.n	8002b48 <__exponent+0x6e>
 8002af2:	f10d 0207 	add.w	r2, sp, #7
 8002af6:	4617      	mov	r7, r2
 8002af8:	260a      	movs	r6, #10
 8002afa:	fb91 f5f6 	sdiv	r5, r1, r6
 8002afe:	4694      	mov	ip, r2
 8002b00:	fb06 1415 	mls	r4, r6, r5, r1
 8002b04:	3430      	adds	r4, #48	; 0x30
 8002b06:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8002b0a:	460c      	mov	r4, r1
 8002b0c:	2c63      	cmp	r4, #99	; 0x63
 8002b0e:	4629      	mov	r1, r5
 8002b10:	f102 32ff 	add.w	r2, r2, #4294967295
 8002b14:	dcf1      	bgt.n	8002afa <__exponent+0x20>
 8002b16:	3130      	adds	r1, #48	; 0x30
 8002b18:	f1ac 0402 	sub.w	r4, ip, #2
 8002b1c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8002b20:	4622      	mov	r2, r4
 8002b22:	1c41      	adds	r1, r0, #1
 8002b24:	42ba      	cmp	r2, r7
 8002b26:	d30a      	bcc.n	8002b3e <__exponent+0x64>
 8002b28:	f10d 0209 	add.w	r2, sp, #9
 8002b2c:	eba2 020c 	sub.w	r2, r2, ip
 8002b30:	42bc      	cmp	r4, r7
 8002b32:	bf88      	it	hi
 8002b34:	2200      	movhi	r2, #0
 8002b36:	4413      	add	r3, r2
 8002b38:	1a18      	subs	r0, r3, r0
 8002b3a:	b003      	add	sp, #12
 8002b3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b3e:	f812 5b01 	ldrb.w	r5, [r2], #1
 8002b42:	f801 5f01 	strb.w	r5, [r1, #1]!
 8002b46:	e7ed      	b.n	8002b24 <__exponent+0x4a>
 8002b48:	2330      	movs	r3, #48	; 0x30
 8002b4a:	3130      	adds	r1, #48	; 0x30
 8002b4c:	7083      	strb	r3, [r0, #2]
 8002b4e:	70c1      	strb	r1, [r0, #3]
 8002b50:	1d03      	adds	r3, r0, #4
 8002b52:	e7f1      	b.n	8002b38 <__exponent+0x5e>

08002b54 <_printf_float>:
 8002b54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b58:	b091      	sub	sp, #68	; 0x44
 8002b5a:	460c      	mov	r4, r1
 8002b5c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8002b60:	4616      	mov	r6, r2
 8002b62:	461f      	mov	r7, r3
 8002b64:	4605      	mov	r5, r0
 8002b66:	f000 fdb5 	bl	80036d4 <_localeconv_r>
 8002b6a:	6803      	ldr	r3, [r0, #0]
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	9309      	str	r3, [sp, #36]	; 0x24
 8002b70:	f7fd fb5a 	bl	8000228 <strlen>
 8002b74:	2300      	movs	r3, #0
 8002b76:	930e      	str	r3, [sp, #56]	; 0x38
 8002b78:	f8d8 3000 	ldr.w	r3, [r8]
 8002b7c:	900a      	str	r0, [sp, #40]	; 0x28
 8002b7e:	3307      	adds	r3, #7
 8002b80:	f023 0307 	bic.w	r3, r3, #7
 8002b84:	f103 0208 	add.w	r2, r3, #8
 8002b88:	f894 9018 	ldrb.w	r9, [r4, #24]
 8002b8c:	f8d4 b000 	ldr.w	fp, [r4]
 8002b90:	f8c8 2000 	str.w	r2, [r8]
 8002b94:	e9d3 a800 	ldrd	sl, r8, [r3]
 8002b98:	4652      	mov	r2, sl
 8002b9a:	4643      	mov	r3, r8
 8002b9c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8002ba0:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8002ba4:	930b      	str	r3, [sp, #44]	; 0x2c
 8002ba6:	f04f 32ff 	mov.w	r2, #4294967295
 8002baa:	4650      	mov	r0, sl
 8002bac:	4b9c      	ldr	r3, [pc, #624]	; (8002e20 <_printf_float+0x2cc>)
 8002bae:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002bb0:	f7fd ff98 	bl	8000ae4 <__aeabi_dcmpun>
 8002bb4:	bb70      	cbnz	r0, 8002c14 <_printf_float+0xc0>
 8002bb6:	f04f 32ff 	mov.w	r2, #4294967295
 8002bba:	4650      	mov	r0, sl
 8002bbc:	4b98      	ldr	r3, [pc, #608]	; (8002e20 <_printf_float+0x2cc>)
 8002bbe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002bc0:	f7fd ff72 	bl	8000aa8 <__aeabi_dcmple>
 8002bc4:	bb30      	cbnz	r0, 8002c14 <_printf_float+0xc0>
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	2300      	movs	r3, #0
 8002bca:	4650      	mov	r0, sl
 8002bcc:	4641      	mov	r1, r8
 8002bce:	f7fd ff61 	bl	8000a94 <__aeabi_dcmplt>
 8002bd2:	b110      	cbz	r0, 8002bda <_printf_float+0x86>
 8002bd4:	232d      	movs	r3, #45	; 0x2d
 8002bd6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002bda:	4a92      	ldr	r2, [pc, #584]	; (8002e24 <_printf_float+0x2d0>)
 8002bdc:	4b92      	ldr	r3, [pc, #584]	; (8002e28 <_printf_float+0x2d4>)
 8002bde:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8002be2:	bf94      	ite	ls
 8002be4:	4690      	movls	r8, r2
 8002be6:	4698      	movhi	r8, r3
 8002be8:	2303      	movs	r3, #3
 8002bea:	f04f 0a00 	mov.w	sl, #0
 8002bee:	6123      	str	r3, [r4, #16]
 8002bf0:	f02b 0304 	bic.w	r3, fp, #4
 8002bf4:	6023      	str	r3, [r4, #0]
 8002bf6:	4633      	mov	r3, r6
 8002bf8:	4621      	mov	r1, r4
 8002bfa:	4628      	mov	r0, r5
 8002bfc:	9700      	str	r7, [sp, #0]
 8002bfe:	aa0f      	add	r2, sp, #60	; 0x3c
 8002c00:	f000 f9d6 	bl	8002fb0 <_printf_common>
 8002c04:	3001      	adds	r0, #1
 8002c06:	f040 8090 	bne.w	8002d2a <_printf_float+0x1d6>
 8002c0a:	f04f 30ff 	mov.w	r0, #4294967295
 8002c0e:	b011      	add	sp, #68	; 0x44
 8002c10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c14:	4652      	mov	r2, sl
 8002c16:	4643      	mov	r3, r8
 8002c18:	4650      	mov	r0, sl
 8002c1a:	4641      	mov	r1, r8
 8002c1c:	f7fd ff62 	bl	8000ae4 <__aeabi_dcmpun>
 8002c20:	b148      	cbz	r0, 8002c36 <_printf_float+0xe2>
 8002c22:	f1b8 0f00 	cmp.w	r8, #0
 8002c26:	bfb8      	it	lt
 8002c28:	232d      	movlt	r3, #45	; 0x2d
 8002c2a:	4a80      	ldr	r2, [pc, #512]	; (8002e2c <_printf_float+0x2d8>)
 8002c2c:	bfb8      	it	lt
 8002c2e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8002c32:	4b7f      	ldr	r3, [pc, #508]	; (8002e30 <_printf_float+0x2dc>)
 8002c34:	e7d3      	b.n	8002bde <_printf_float+0x8a>
 8002c36:	6863      	ldr	r3, [r4, #4]
 8002c38:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8002c3c:	1c5a      	adds	r2, r3, #1
 8002c3e:	d142      	bne.n	8002cc6 <_printf_float+0x172>
 8002c40:	2306      	movs	r3, #6
 8002c42:	6063      	str	r3, [r4, #4]
 8002c44:	2200      	movs	r2, #0
 8002c46:	9206      	str	r2, [sp, #24]
 8002c48:	aa0e      	add	r2, sp, #56	; 0x38
 8002c4a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8002c4e:	aa0d      	add	r2, sp, #52	; 0x34
 8002c50:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8002c54:	9203      	str	r2, [sp, #12]
 8002c56:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8002c5a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8002c5e:	6023      	str	r3, [r4, #0]
 8002c60:	6863      	ldr	r3, [r4, #4]
 8002c62:	4652      	mov	r2, sl
 8002c64:	9300      	str	r3, [sp, #0]
 8002c66:	4628      	mov	r0, r5
 8002c68:	4643      	mov	r3, r8
 8002c6a:	910b      	str	r1, [sp, #44]	; 0x2c
 8002c6c:	f7ff fed6 	bl	8002a1c <__cvt>
 8002c70:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002c72:	4680      	mov	r8, r0
 8002c74:	2947      	cmp	r1, #71	; 0x47
 8002c76:	990d      	ldr	r1, [sp, #52]	; 0x34
 8002c78:	d108      	bne.n	8002c8c <_printf_float+0x138>
 8002c7a:	1cc8      	adds	r0, r1, #3
 8002c7c:	db02      	blt.n	8002c84 <_printf_float+0x130>
 8002c7e:	6863      	ldr	r3, [r4, #4]
 8002c80:	4299      	cmp	r1, r3
 8002c82:	dd40      	ble.n	8002d06 <_printf_float+0x1b2>
 8002c84:	f1a9 0902 	sub.w	r9, r9, #2
 8002c88:	fa5f f989 	uxtb.w	r9, r9
 8002c8c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8002c90:	d81f      	bhi.n	8002cd2 <_printf_float+0x17e>
 8002c92:	464a      	mov	r2, r9
 8002c94:	3901      	subs	r1, #1
 8002c96:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8002c9a:	910d      	str	r1, [sp, #52]	; 0x34
 8002c9c:	f7ff ff1d 	bl	8002ada <__exponent>
 8002ca0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002ca2:	4682      	mov	sl, r0
 8002ca4:	1813      	adds	r3, r2, r0
 8002ca6:	2a01      	cmp	r2, #1
 8002ca8:	6123      	str	r3, [r4, #16]
 8002caa:	dc02      	bgt.n	8002cb2 <_printf_float+0x15e>
 8002cac:	6822      	ldr	r2, [r4, #0]
 8002cae:	07d2      	lsls	r2, r2, #31
 8002cb0:	d501      	bpl.n	8002cb6 <_printf_float+0x162>
 8002cb2:	3301      	adds	r3, #1
 8002cb4:	6123      	str	r3, [r4, #16]
 8002cb6:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d09b      	beq.n	8002bf6 <_printf_float+0xa2>
 8002cbe:	232d      	movs	r3, #45	; 0x2d
 8002cc0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002cc4:	e797      	b.n	8002bf6 <_printf_float+0xa2>
 8002cc6:	2947      	cmp	r1, #71	; 0x47
 8002cc8:	d1bc      	bne.n	8002c44 <_printf_float+0xf0>
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d1ba      	bne.n	8002c44 <_printf_float+0xf0>
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e7b7      	b.n	8002c42 <_printf_float+0xee>
 8002cd2:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8002cd6:	d118      	bne.n	8002d0a <_printf_float+0x1b6>
 8002cd8:	2900      	cmp	r1, #0
 8002cda:	6863      	ldr	r3, [r4, #4]
 8002cdc:	dd0b      	ble.n	8002cf6 <_printf_float+0x1a2>
 8002cde:	6121      	str	r1, [r4, #16]
 8002ce0:	b913      	cbnz	r3, 8002ce8 <_printf_float+0x194>
 8002ce2:	6822      	ldr	r2, [r4, #0]
 8002ce4:	07d0      	lsls	r0, r2, #31
 8002ce6:	d502      	bpl.n	8002cee <_printf_float+0x19a>
 8002ce8:	3301      	adds	r3, #1
 8002cea:	440b      	add	r3, r1
 8002cec:	6123      	str	r3, [r4, #16]
 8002cee:	f04f 0a00 	mov.w	sl, #0
 8002cf2:	65a1      	str	r1, [r4, #88]	; 0x58
 8002cf4:	e7df      	b.n	8002cb6 <_printf_float+0x162>
 8002cf6:	b913      	cbnz	r3, 8002cfe <_printf_float+0x1aa>
 8002cf8:	6822      	ldr	r2, [r4, #0]
 8002cfa:	07d2      	lsls	r2, r2, #31
 8002cfc:	d501      	bpl.n	8002d02 <_printf_float+0x1ae>
 8002cfe:	3302      	adds	r3, #2
 8002d00:	e7f4      	b.n	8002cec <_printf_float+0x198>
 8002d02:	2301      	movs	r3, #1
 8002d04:	e7f2      	b.n	8002cec <_printf_float+0x198>
 8002d06:	f04f 0967 	mov.w	r9, #103	; 0x67
 8002d0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002d0c:	4299      	cmp	r1, r3
 8002d0e:	db05      	blt.n	8002d1c <_printf_float+0x1c8>
 8002d10:	6823      	ldr	r3, [r4, #0]
 8002d12:	6121      	str	r1, [r4, #16]
 8002d14:	07d8      	lsls	r0, r3, #31
 8002d16:	d5ea      	bpl.n	8002cee <_printf_float+0x19a>
 8002d18:	1c4b      	adds	r3, r1, #1
 8002d1a:	e7e7      	b.n	8002cec <_printf_float+0x198>
 8002d1c:	2900      	cmp	r1, #0
 8002d1e:	bfcc      	ite	gt
 8002d20:	2201      	movgt	r2, #1
 8002d22:	f1c1 0202 	rsble	r2, r1, #2
 8002d26:	4413      	add	r3, r2
 8002d28:	e7e0      	b.n	8002cec <_printf_float+0x198>
 8002d2a:	6823      	ldr	r3, [r4, #0]
 8002d2c:	055a      	lsls	r2, r3, #21
 8002d2e:	d407      	bmi.n	8002d40 <_printf_float+0x1ec>
 8002d30:	6923      	ldr	r3, [r4, #16]
 8002d32:	4642      	mov	r2, r8
 8002d34:	4631      	mov	r1, r6
 8002d36:	4628      	mov	r0, r5
 8002d38:	47b8      	blx	r7
 8002d3a:	3001      	adds	r0, #1
 8002d3c:	d12b      	bne.n	8002d96 <_printf_float+0x242>
 8002d3e:	e764      	b.n	8002c0a <_printf_float+0xb6>
 8002d40:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8002d44:	f240 80dd 	bls.w	8002f02 <_printf_float+0x3ae>
 8002d48:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	2300      	movs	r3, #0
 8002d50:	f7fd fe96 	bl	8000a80 <__aeabi_dcmpeq>
 8002d54:	2800      	cmp	r0, #0
 8002d56:	d033      	beq.n	8002dc0 <_printf_float+0x26c>
 8002d58:	2301      	movs	r3, #1
 8002d5a:	4631      	mov	r1, r6
 8002d5c:	4628      	mov	r0, r5
 8002d5e:	4a35      	ldr	r2, [pc, #212]	; (8002e34 <_printf_float+0x2e0>)
 8002d60:	47b8      	blx	r7
 8002d62:	3001      	adds	r0, #1
 8002d64:	f43f af51 	beq.w	8002c0a <_printf_float+0xb6>
 8002d68:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	db02      	blt.n	8002d76 <_printf_float+0x222>
 8002d70:	6823      	ldr	r3, [r4, #0]
 8002d72:	07d8      	lsls	r0, r3, #31
 8002d74:	d50f      	bpl.n	8002d96 <_printf_float+0x242>
 8002d76:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002d7a:	4631      	mov	r1, r6
 8002d7c:	4628      	mov	r0, r5
 8002d7e:	47b8      	blx	r7
 8002d80:	3001      	adds	r0, #1
 8002d82:	f43f af42 	beq.w	8002c0a <_printf_float+0xb6>
 8002d86:	f04f 0800 	mov.w	r8, #0
 8002d8a:	f104 091a 	add.w	r9, r4, #26
 8002d8e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002d90:	3b01      	subs	r3, #1
 8002d92:	4543      	cmp	r3, r8
 8002d94:	dc09      	bgt.n	8002daa <_printf_float+0x256>
 8002d96:	6823      	ldr	r3, [r4, #0]
 8002d98:	079b      	lsls	r3, r3, #30
 8002d9a:	f100 8104 	bmi.w	8002fa6 <_printf_float+0x452>
 8002d9e:	68e0      	ldr	r0, [r4, #12]
 8002da0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002da2:	4298      	cmp	r0, r3
 8002da4:	bfb8      	it	lt
 8002da6:	4618      	movlt	r0, r3
 8002da8:	e731      	b.n	8002c0e <_printf_float+0xba>
 8002daa:	2301      	movs	r3, #1
 8002dac:	464a      	mov	r2, r9
 8002dae:	4631      	mov	r1, r6
 8002db0:	4628      	mov	r0, r5
 8002db2:	47b8      	blx	r7
 8002db4:	3001      	adds	r0, #1
 8002db6:	f43f af28 	beq.w	8002c0a <_printf_float+0xb6>
 8002dba:	f108 0801 	add.w	r8, r8, #1
 8002dbe:	e7e6      	b.n	8002d8e <_printf_float+0x23a>
 8002dc0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	dc38      	bgt.n	8002e38 <_printf_float+0x2e4>
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	4631      	mov	r1, r6
 8002dca:	4628      	mov	r0, r5
 8002dcc:	4a19      	ldr	r2, [pc, #100]	; (8002e34 <_printf_float+0x2e0>)
 8002dce:	47b8      	blx	r7
 8002dd0:	3001      	adds	r0, #1
 8002dd2:	f43f af1a 	beq.w	8002c0a <_printf_float+0xb6>
 8002dd6:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	d102      	bne.n	8002de4 <_printf_float+0x290>
 8002dde:	6823      	ldr	r3, [r4, #0]
 8002de0:	07d9      	lsls	r1, r3, #31
 8002de2:	d5d8      	bpl.n	8002d96 <_printf_float+0x242>
 8002de4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002de8:	4631      	mov	r1, r6
 8002dea:	4628      	mov	r0, r5
 8002dec:	47b8      	blx	r7
 8002dee:	3001      	adds	r0, #1
 8002df0:	f43f af0b 	beq.w	8002c0a <_printf_float+0xb6>
 8002df4:	f04f 0900 	mov.w	r9, #0
 8002df8:	f104 0a1a 	add.w	sl, r4, #26
 8002dfc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002dfe:	425b      	negs	r3, r3
 8002e00:	454b      	cmp	r3, r9
 8002e02:	dc01      	bgt.n	8002e08 <_printf_float+0x2b4>
 8002e04:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002e06:	e794      	b.n	8002d32 <_printf_float+0x1de>
 8002e08:	2301      	movs	r3, #1
 8002e0a:	4652      	mov	r2, sl
 8002e0c:	4631      	mov	r1, r6
 8002e0e:	4628      	mov	r0, r5
 8002e10:	47b8      	blx	r7
 8002e12:	3001      	adds	r0, #1
 8002e14:	f43f aef9 	beq.w	8002c0a <_printf_float+0xb6>
 8002e18:	f109 0901 	add.w	r9, r9, #1
 8002e1c:	e7ee      	b.n	8002dfc <_printf_float+0x2a8>
 8002e1e:	bf00      	nop
 8002e20:	7fefffff 	.word	0x7fefffff
 8002e24:	08005492 	.word	0x08005492
 8002e28:	08005496 	.word	0x08005496
 8002e2c:	0800549a 	.word	0x0800549a
 8002e30:	0800549e 	.word	0x0800549e
 8002e34:	080054a2 	.word	0x080054a2
 8002e38:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002e3a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	bfa8      	it	ge
 8002e40:	461a      	movge	r2, r3
 8002e42:	2a00      	cmp	r2, #0
 8002e44:	4691      	mov	r9, r2
 8002e46:	dc37      	bgt.n	8002eb8 <_printf_float+0x364>
 8002e48:	f04f 0b00 	mov.w	fp, #0
 8002e4c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002e50:	f104 021a 	add.w	r2, r4, #26
 8002e54:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8002e58:	ebaa 0309 	sub.w	r3, sl, r9
 8002e5c:	455b      	cmp	r3, fp
 8002e5e:	dc33      	bgt.n	8002ec8 <_printf_float+0x374>
 8002e60:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002e64:	429a      	cmp	r2, r3
 8002e66:	db3b      	blt.n	8002ee0 <_printf_float+0x38c>
 8002e68:	6823      	ldr	r3, [r4, #0]
 8002e6a:	07da      	lsls	r2, r3, #31
 8002e6c:	d438      	bmi.n	8002ee0 <_printf_float+0x38c>
 8002e6e:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8002e72:	eba2 0903 	sub.w	r9, r2, r3
 8002e76:	eba2 020a 	sub.w	r2, r2, sl
 8002e7a:	4591      	cmp	r9, r2
 8002e7c:	bfa8      	it	ge
 8002e7e:	4691      	movge	r9, r2
 8002e80:	f1b9 0f00 	cmp.w	r9, #0
 8002e84:	dc34      	bgt.n	8002ef0 <_printf_float+0x39c>
 8002e86:	f04f 0800 	mov.w	r8, #0
 8002e8a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002e8e:	f104 0a1a 	add.w	sl, r4, #26
 8002e92:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002e96:	1a9b      	subs	r3, r3, r2
 8002e98:	eba3 0309 	sub.w	r3, r3, r9
 8002e9c:	4543      	cmp	r3, r8
 8002e9e:	f77f af7a 	ble.w	8002d96 <_printf_float+0x242>
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	4652      	mov	r2, sl
 8002ea6:	4631      	mov	r1, r6
 8002ea8:	4628      	mov	r0, r5
 8002eaa:	47b8      	blx	r7
 8002eac:	3001      	adds	r0, #1
 8002eae:	f43f aeac 	beq.w	8002c0a <_printf_float+0xb6>
 8002eb2:	f108 0801 	add.w	r8, r8, #1
 8002eb6:	e7ec      	b.n	8002e92 <_printf_float+0x33e>
 8002eb8:	4613      	mov	r3, r2
 8002eba:	4631      	mov	r1, r6
 8002ebc:	4642      	mov	r2, r8
 8002ebe:	4628      	mov	r0, r5
 8002ec0:	47b8      	blx	r7
 8002ec2:	3001      	adds	r0, #1
 8002ec4:	d1c0      	bne.n	8002e48 <_printf_float+0x2f4>
 8002ec6:	e6a0      	b.n	8002c0a <_printf_float+0xb6>
 8002ec8:	2301      	movs	r3, #1
 8002eca:	4631      	mov	r1, r6
 8002ecc:	4628      	mov	r0, r5
 8002ece:	920b      	str	r2, [sp, #44]	; 0x2c
 8002ed0:	47b8      	blx	r7
 8002ed2:	3001      	adds	r0, #1
 8002ed4:	f43f ae99 	beq.w	8002c0a <_printf_float+0xb6>
 8002ed8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8002eda:	f10b 0b01 	add.w	fp, fp, #1
 8002ede:	e7b9      	b.n	8002e54 <_printf_float+0x300>
 8002ee0:	4631      	mov	r1, r6
 8002ee2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002ee6:	4628      	mov	r0, r5
 8002ee8:	47b8      	blx	r7
 8002eea:	3001      	adds	r0, #1
 8002eec:	d1bf      	bne.n	8002e6e <_printf_float+0x31a>
 8002eee:	e68c      	b.n	8002c0a <_printf_float+0xb6>
 8002ef0:	464b      	mov	r3, r9
 8002ef2:	4631      	mov	r1, r6
 8002ef4:	4628      	mov	r0, r5
 8002ef6:	eb08 020a 	add.w	r2, r8, sl
 8002efa:	47b8      	blx	r7
 8002efc:	3001      	adds	r0, #1
 8002efe:	d1c2      	bne.n	8002e86 <_printf_float+0x332>
 8002f00:	e683      	b.n	8002c0a <_printf_float+0xb6>
 8002f02:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002f04:	2a01      	cmp	r2, #1
 8002f06:	dc01      	bgt.n	8002f0c <_printf_float+0x3b8>
 8002f08:	07db      	lsls	r3, r3, #31
 8002f0a:	d539      	bpl.n	8002f80 <_printf_float+0x42c>
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	4642      	mov	r2, r8
 8002f10:	4631      	mov	r1, r6
 8002f12:	4628      	mov	r0, r5
 8002f14:	47b8      	blx	r7
 8002f16:	3001      	adds	r0, #1
 8002f18:	f43f ae77 	beq.w	8002c0a <_printf_float+0xb6>
 8002f1c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002f20:	4631      	mov	r1, r6
 8002f22:	4628      	mov	r0, r5
 8002f24:	47b8      	blx	r7
 8002f26:	3001      	adds	r0, #1
 8002f28:	f43f ae6f 	beq.w	8002c0a <_printf_float+0xb6>
 8002f2c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002f30:	2200      	movs	r2, #0
 8002f32:	2300      	movs	r3, #0
 8002f34:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8002f38:	f7fd fda2 	bl	8000a80 <__aeabi_dcmpeq>
 8002f3c:	b9d8      	cbnz	r0, 8002f76 <_printf_float+0x422>
 8002f3e:	f109 33ff 	add.w	r3, r9, #4294967295
 8002f42:	f108 0201 	add.w	r2, r8, #1
 8002f46:	4631      	mov	r1, r6
 8002f48:	4628      	mov	r0, r5
 8002f4a:	47b8      	blx	r7
 8002f4c:	3001      	adds	r0, #1
 8002f4e:	d10e      	bne.n	8002f6e <_printf_float+0x41a>
 8002f50:	e65b      	b.n	8002c0a <_printf_float+0xb6>
 8002f52:	2301      	movs	r3, #1
 8002f54:	464a      	mov	r2, r9
 8002f56:	4631      	mov	r1, r6
 8002f58:	4628      	mov	r0, r5
 8002f5a:	47b8      	blx	r7
 8002f5c:	3001      	adds	r0, #1
 8002f5e:	f43f ae54 	beq.w	8002c0a <_printf_float+0xb6>
 8002f62:	f108 0801 	add.w	r8, r8, #1
 8002f66:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002f68:	3b01      	subs	r3, #1
 8002f6a:	4543      	cmp	r3, r8
 8002f6c:	dcf1      	bgt.n	8002f52 <_printf_float+0x3fe>
 8002f6e:	4653      	mov	r3, sl
 8002f70:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8002f74:	e6de      	b.n	8002d34 <_printf_float+0x1e0>
 8002f76:	f04f 0800 	mov.w	r8, #0
 8002f7a:	f104 091a 	add.w	r9, r4, #26
 8002f7e:	e7f2      	b.n	8002f66 <_printf_float+0x412>
 8002f80:	2301      	movs	r3, #1
 8002f82:	4642      	mov	r2, r8
 8002f84:	e7df      	b.n	8002f46 <_printf_float+0x3f2>
 8002f86:	2301      	movs	r3, #1
 8002f88:	464a      	mov	r2, r9
 8002f8a:	4631      	mov	r1, r6
 8002f8c:	4628      	mov	r0, r5
 8002f8e:	47b8      	blx	r7
 8002f90:	3001      	adds	r0, #1
 8002f92:	f43f ae3a 	beq.w	8002c0a <_printf_float+0xb6>
 8002f96:	f108 0801 	add.w	r8, r8, #1
 8002f9a:	68e3      	ldr	r3, [r4, #12]
 8002f9c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8002f9e:	1a5b      	subs	r3, r3, r1
 8002fa0:	4543      	cmp	r3, r8
 8002fa2:	dcf0      	bgt.n	8002f86 <_printf_float+0x432>
 8002fa4:	e6fb      	b.n	8002d9e <_printf_float+0x24a>
 8002fa6:	f04f 0800 	mov.w	r8, #0
 8002faa:	f104 0919 	add.w	r9, r4, #25
 8002fae:	e7f4      	b.n	8002f9a <_printf_float+0x446>

08002fb0 <_printf_common>:
 8002fb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002fb4:	4616      	mov	r6, r2
 8002fb6:	4699      	mov	r9, r3
 8002fb8:	688a      	ldr	r2, [r1, #8]
 8002fba:	690b      	ldr	r3, [r1, #16]
 8002fbc:	4607      	mov	r7, r0
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	bfb8      	it	lt
 8002fc2:	4613      	movlt	r3, r2
 8002fc4:	6033      	str	r3, [r6, #0]
 8002fc6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002fca:	460c      	mov	r4, r1
 8002fcc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002fd0:	b10a      	cbz	r2, 8002fd6 <_printf_common+0x26>
 8002fd2:	3301      	adds	r3, #1
 8002fd4:	6033      	str	r3, [r6, #0]
 8002fd6:	6823      	ldr	r3, [r4, #0]
 8002fd8:	0699      	lsls	r1, r3, #26
 8002fda:	bf42      	ittt	mi
 8002fdc:	6833      	ldrmi	r3, [r6, #0]
 8002fde:	3302      	addmi	r3, #2
 8002fe0:	6033      	strmi	r3, [r6, #0]
 8002fe2:	6825      	ldr	r5, [r4, #0]
 8002fe4:	f015 0506 	ands.w	r5, r5, #6
 8002fe8:	d106      	bne.n	8002ff8 <_printf_common+0x48>
 8002fea:	f104 0a19 	add.w	sl, r4, #25
 8002fee:	68e3      	ldr	r3, [r4, #12]
 8002ff0:	6832      	ldr	r2, [r6, #0]
 8002ff2:	1a9b      	subs	r3, r3, r2
 8002ff4:	42ab      	cmp	r3, r5
 8002ff6:	dc2b      	bgt.n	8003050 <_printf_common+0xa0>
 8002ff8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002ffc:	1e13      	subs	r3, r2, #0
 8002ffe:	6822      	ldr	r2, [r4, #0]
 8003000:	bf18      	it	ne
 8003002:	2301      	movne	r3, #1
 8003004:	0692      	lsls	r2, r2, #26
 8003006:	d430      	bmi.n	800306a <_printf_common+0xba>
 8003008:	4649      	mov	r1, r9
 800300a:	4638      	mov	r0, r7
 800300c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003010:	47c0      	blx	r8
 8003012:	3001      	adds	r0, #1
 8003014:	d023      	beq.n	800305e <_printf_common+0xae>
 8003016:	6823      	ldr	r3, [r4, #0]
 8003018:	6922      	ldr	r2, [r4, #16]
 800301a:	f003 0306 	and.w	r3, r3, #6
 800301e:	2b04      	cmp	r3, #4
 8003020:	bf14      	ite	ne
 8003022:	2500      	movne	r5, #0
 8003024:	6833      	ldreq	r3, [r6, #0]
 8003026:	f04f 0600 	mov.w	r6, #0
 800302a:	bf08      	it	eq
 800302c:	68e5      	ldreq	r5, [r4, #12]
 800302e:	f104 041a 	add.w	r4, r4, #26
 8003032:	bf08      	it	eq
 8003034:	1aed      	subeq	r5, r5, r3
 8003036:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800303a:	bf08      	it	eq
 800303c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003040:	4293      	cmp	r3, r2
 8003042:	bfc4      	itt	gt
 8003044:	1a9b      	subgt	r3, r3, r2
 8003046:	18ed      	addgt	r5, r5, r3
 8003048:	42b5      	cmp	r5, r6
 800304a:	d11a      	bne.n	8003082 <_printf_common+0xd2>
 800304c:	2000      	movs	r0, #0
 800304e:	e008      	b.n	8003062 <_printf_common+0xb2>
 8003050:	2301      	movs	r3, #1
 8003052:	4652      	mov	r2, sl
 8003054:	4649      	mov	r1, r9
 8003056:	4638      	mov	r0, r7
 8003058:	47c0      	blx	r8
 800305a:	3001      	adds	r0, #1
 800305c:	d103      	bne.n	8003066 <_printf_common+0xb6>
 800305e:	f04f 30ff 	mov.w	r0, #4294967295
 8003062:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003066:	3501      	adds	r5, #1
 8003068:	e7c1      	b.n	8002fee <_printf_common+0x3e>
 800306a:	2030      	movs	r0, #48	; 0x30
 800306c:	18e1      	adds	r1, r4, r3
 800306e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003072:	1c5a      	adds	r2, r3, #1
 8003074:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003078:	4422      	add	r2, r4
 800307a:	3302      	adds	r3, #2
 800307c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003080:	e7c2      	b.n	8003008 <_printf_common+0x58>
 8003082:	2301      	movs	r3, #1
 8003084:	4622      	mov	r2, r4
 8003086:	4649      	mov	r1, r9
 8003088:	4638      	mov	r0, r7
 800308a:	47c0      	blx	r8
 800308c:	3001      	adds	r0, #1
 800308e:	d0e6      	beq.n	800305e <_printf_common+0xae>
 8003090:	3601      	adds	r6, #1
 8003092:	e7d9      	b.n	8003048 <_printf_common+0x98>

08003094 <_printf_i>:
 8003094:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003098:	7e0f      	ldrb	r7, [r1, #24]
 800309a:	4691      	mov	r9, r2
 800309c:	2f78      	cmp	r7, #120	; 0x78
 800309e:	4680      	mov	r8, r0
 80030a0:	460c      	mov	r4, r1
 80030a2:	469a      	mov	sl, r3
 80030a4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80030a6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80030aa:	d807      	bhi.n	80030bc <_printf_i+0x28>
 80030ac:	2f62      	cmp	r7, #98	; 0x62
 80030ae:	d80a      	bhi.n	80030c6 <_printf_i+0x32>
 80030b0:	2f00      	cmp	r7, #0
 80030b2:	f000 80d5 	beq.w	8003260 <_printf_i+0x1cc>
 80030b6:	2f58      	cmp	r7, #88	; 0x58
 80030b8:	f000 80c1 	beq.w	800323e <_printf_i+0x1aa>
 80030bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80030c0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80030c4:	e03a      	b.n	800313c <_printf_i+0xa8>
 80030c6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80030ca:	2b15      	cmp	r3, #21
 80030cc:	d8f6      	bhi.n	80030bc <_printf_i+0x28>
 80030ce:	a101      	add	r1, pc, #4	; (adr r1, 80030d4 <_printf_i+0x40>)
 80030d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80030d4:	0800312d 	.word	0x0800312d
 80030d8:	08003141 	.word	0x08003141
 80030dc:	080030bd 	.word	0x080030bd
 80030e0:	080030bd 	.word	0x080030bd
 80030e4:	080030bd 	.word	0x080030bd
 80030e8:	080030bd 	.word	0x080030bd
 80030ec:	08003141 	.word	0x08003141
 80030f0:	080030bd 	.word	0x080030bd
 80030f4:	080030bd 	.word	0x080030bd
 80030f8:	080030bd 	.word	0x080030bd
 80030fc:	080030bd 	.word	0x080030bd
 8003100:	08003247 	.word	0x08003247
 8003104:	0800316d 	.word	0x0800316d
 8003108:	08003201 	.word	0x08003201
 800310c:	080030bd 	.word	0x080030bd
 8003110:	080030bd 	.word	0x080030bd
 8003114:	08003269 	.word	0x08003269
 8003118:	080030bd 	.word	0x080030bd
 800311c:	0800316d 	.word	0x0800316d
 8003120:	080030bd 	.word	0x080030bd
 8003124:	080030bd 	.word	0x080030bd
 8003128:	08003209 	.word	0x08003209
 800312c:	682b      	ldr	r3, [r5, #0]
 800312e:	1d1a      	adds	r2, r3, #4
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	602a      	str	r2, [r5, #0]
 8003134:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003138:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800313c:	2301      	movs	r3, #1
 800313e:	e0a0      	b.n	8003282 <_printf_i+0x1ee>
 8003140:	6820      	ldr	r0, [r4, #0]
 8003142:	682b      	ldr	r3, [r5, #0]
 8003144:	0607      	lsls	r7, r0, #24
 8003146:	f103 0104 	add.w	r1, r3, #4
 800314a:	6029      	str	r1, [r5, #0]
 800314c:	d501      	bpl.n	8003152 <_printf_i+0xbe>
 800314e:	681e      	ldr	r6, [r3, #0]
 8003150:	e003      	b.n	800315a <_printf_i+0xc6>
 8003152:	0646      	lsls	r6, r0, #25
 8003154:	d5fb      	bpl.n	800314e <_printf_i+0xba>
 8003156:	f9b3 6000 	ldrsh.w	r6, [r3]
 800315a:	2e00      	cmp	r6, #0
 800315c:	da03      	bge.n	8003166 <_printf_i+0xd2>
 800315e:	232d      	movs	r3, #45	; 0x2d
 8003160:	4276      	negs	r6, r6
 8003162:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003166:	230a      	movs	r3, #10
 8003168:	4859      	ldr	r0, [pc, #356]	; (80032d0 <_printf_i+0x23c>)
 800316a:	e012      	b.n	8003192 <_printf_i+0xfe>
 800316c:	682b      	ldr	r3, [r5, #0]
 800316e:	6820      	ldr	r0, [r4, #0]
 8003170:	1d19      	adds	r1, r3, #4
 8003172:	6029      	str	r1, [r5, #0]
 8003174:	0605      	lsls	r5, r0, #24
 8003176:	d501      	bpl.n	800317c <_printf_i+0xe8>
 8003178:	681e      	ldr	r6, [r3, #0]
 800317a:	e002      	b.n	8003182 <_printf_i+0xee>
 800317c:	0641      	lsls	r1, r0, #25
 800317e:	d5fb      	bpl.n	8003178 <_printf_i+0xe4>
 8003180:	881e      	ldrh	r6, [r3, #0]
 8003182:	2f6f      	cmp	r7, #111	; 0x6f
 8003184:	bf0c      	ite	eq
 8003186:	2308      	moveq	r3, #8
 8003188:	230a      	movne	r3, #10
 800318a:	4851      	ldr	r0, [pc, #324]	; (80032d0 <_printf_i+0x23c>)
 800318c:	2100      	movs	r1, #0
 800318e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003192:	6865      	ldr	r5, [r4, #4]
 8003194:	2d00      	cmp	r5, #0
 8003196:	bfa8      	it	ge
 8003198:	6821      	ldrge	r1, [r4, #0]
 800319a:	60a5      	str	r5, [r4, #8]
 800319c:	bfa4      	itt	ge
 800319e:	f021 0104 	bicge.w	r1, r1, #4
 80031a2:	6021      	strge	r1, [r4, #0]
 80031a4:	b90e      	cbnz	r6, 80031aa <_printf_i+0x116>
 80031a6:	2d00      	cmp	r5, #0
 80031a8:	d04b      	beq.n	8003242 <_printf_i+0x1ae>
 80031aa:	4615      	mov	r5, r2
 80031ac:	fbb6 f1f3 	udiv	r1, r6, r3
 80031b0:	fb03 6711 	mls	r7, r3, r1, r6
 80031b4:	5dc7      	ldrb	r7, [r0, r7]
 80031b6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80031ba:	4637      	mov	r7, r6
 80031bc:	42bb      	cmp	r3, r7
 80031be:	460e      	mov	r6, r1
 80031c0:	d9f4      	bls.n	80031ac <_printf_i+0x118>
 80031c2:	2b08      	cmp	r3, #8
 80031c4:	d10b      	bne.n	80031de <_printf_i+0x14a>
 80031c6:	6823      	ldr	r3, [r4, #0]
 80031c8:	07de      	lsls	r6, r3, #31
 80031ca:	d508      	bpl.n	80031de <_printf_i+0x14a>
 80031cc:	6923      	ldr	r3, [r4, #16]
 80031ce:	6861      	ldr	r1, [r4, #4]
 80031d0:	4299      	cmp	r1, r3
 80031d2:	bfde      	ittt	le
 80031d4:	2330      	movle	r3, #48	; 0x30
 80031d6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80031da:	f105 35ff 	addle.w	r5, r5, #4294967295
 80031de:	1b52      	subs	r2, r2, r5
 80031e0:	6122      	str	r2, [r4, #16]
 80031e2:	464b      	mov	r3, r9
 80031e4:	4621      	mov	r1, r4
 80031e6:	4640      	mov	r0, r8
 80031e8:	f8cd a000 	str.w	sl, [sp]
 80031ec:	aa03      	add	r2, sp, #12
 80031ee:	f7ff fedf 	bl	8002fb0 <_printf_common>
 80031f2:	3001      	adds	r0, #1
 80031f4:	d14a      	bne.n	800328c <_printf_i+0x1f8>
 80031f6:	f04f 30ff 	mov.w	r0, #4294967295
 80031fa:	b004      	add	sp, #16
 80031fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003200:	6823      	ldr	r3, [r4, #0]
 8003202:	f043 0320 	orr.w	r3, r3, #32
 8003206:	6023      	str	r3, [r4, #0]
 8003208:	2778      	movs	r7, #120	; 0x78
 800320a:	4832      	ldr	r0, [pc, #200]	; (80032d4 <_printf_i+0x240>)
 800320c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003210:	6823      	ldr	r3, [r4, #0]
 8003212:	6829      	ldr	r1, [r5, #0]
 8003214:	061f      	lsls	r7, r3, #24
 8003216:	f851 6b04 	ldr.w	r6, [r1], #4
 800321a:	d402      	bmi.n	8003222 <_printf_i+0x18e>
 800321c:	065f      	lsls	r7, r3, #25
 800321e:	bf48      	it	mi
 8003220:	b2b6      	uxthmi	r6, r6
 8003222:	07df      	lsls	r7, r3, #31
 8003224:	bf48      	it	mi
 8003226:	f043 0320 	orrmi.w	r3, r3, #32
 800322a:	6029      	str	r1, [r5, #0]
 800322c:	bf48      	it	mi
 800322e:	6023      	strmi	r3, [r4, #0]
 8003230:	b91e      	cbnz	r6, 800323a <_printf_i+0x1a6>
 8003232:	6823      	ldr	r3, [r4, #0]
 8003234:	f023 0320 	bic.w	r3, r3, #32
 8003238:	6023      	str	r3, [r4, #0]
 800323a:	2310      	movs	r3, #16
 800323c:	e7a6      	b.n	800318c <_printf_i+0xf8>
 800323e:	4824      	ldr	r0, [pc, #144]	; (80032d0 <_printf_i+0x23c>)
 8003240:	e7e4      	b.n	800320c <_printf_i+0x178>
 8003242:	4615      	mov	r5, r2
 8003244:	e7bd      	b.n	80031c2 <_printf_i+0x12e>
 8003246:	682b      	ldr	r3, [r5, #0]
 8003248:	6826      	ldr	r6, [r4, #0]
 800324a:	1d18      	adds	r0, r3, #4
 800324c:	6961      	ldr	r1, [r4, #20]
 800324e:	6028      	str	r0, [r5, #0]
 8003250:	0635      	lsls	r5, r6, #24
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	d501      	bpl.n	800325a <_printf_i+0x1c6>
 8003256:	6019      	str	r1, [r3, #0]
 8003258:	e002      	b.n	8003260 <_printf_i+0x1cc>
 800325a:	0670      	lsls	r0, r6, #25
 800325c:	d5fb      	bpl.n	8003256 <_printf_i+0x1c2>
 800325e:	8019      	strh	r1, [r3, #0]
 8003260:	2300      	movs	r3, #0
 8003262:	4615      	mov	r5, r2
 8003264:	6123      	str	r3, [r4, #16]
 8003266:	e7bc      	b.n	80031e2 <_printf_i+0x14e>
 8003268:	682b      	ldr	r3, [r5, #0]
 800326a:	2100      	movs	r1, #0
 800326c:	1d1a      	adds	r2, r3, #4
 800326e:	602a      	str	r2, [r5, #0]
 8003270:	681d      	ldr	r5, [r3, #0]
 8003272:	6862      	ldr	r2, [r4, #4]
 8003274:	4628      	mov	r0, r5
 8003276:	f000 faa4 	bl	80037c2 <memchr>
 800327a:	b108      	cbz	r0, 8003280 <_printf_i+0x1ec>
 800327c:	1b40      	subs	r0, r0, r5
 800327e:	6060      	str	r0, [r4, #4]
 8003280:	6863      	ldr	r3, [r4, #4]
 8003282:	6123      	str	r3, [r4, #16]
 8003284:	2300      	movs	r3, #0
 8003286:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800328a:	e7aa      	b.n	80031e2 <_printf_i+0x14e>
 800328c:	462a      	mov	r2, r5
 800328e:	4649      	mov	r1, r9
 8003290:	4640      	mov	r0, r8
 8003292:	6923      	ldr	r3, [r4, #16]
 8003294:	47d0      	blx	sl
 8003296:	3001      	adds	r0, #1
 8003298:	d0ad      	beq.n	80031f6 <_printf_i+0x162>
 800329a:	6823      	ldr	r3, [r4, #0]
 800329c:	079b      	lsls	r3, r3, #30
 800329e:	d413      	bmi.n	80032c8 <_printf_i+0x234>
 80032a0:	68e0      	ldr	r0, [r4, #12]
 80032a2:	9b03      	ldr	r3, [sp, #12]
 80032a4:	4298      	cmp	r0, r3
 80032a6:	bfb8      	it	lt
 80032a8:	4618      	movlt	r0, r3
 80032aa:	e7a6      	b.n	80031fa <_printf_i+0x166>
 80032ac:	2301      	movs	r3, #1
 80032ae:	4632      	mov	r2, r6
 80032b0:	4649      	mov	r1, r9
 80032b2:	4640      	mov	r0, r8
 80032b4:	47d0      	blx	sl
 80032b6:	3001      	adds	r0, #1
 80032b8:	d09d      	beq.n	80031f6 <_printf_i+0x162>
 80032ba:	3501      	adds	r5, #1
 80032bc:	68e3      	ldr	r3, [r4, #12]
 80032be:	9903      	ldr	r1, [sp, #12]
 80032c0:	1a5b      	subs	r3, r3, r1
 80032c2:	42ab      	cmp	r3, r5
 80032c4:	dcf2      	bgt.n	80032ac <_printf_i+0x218>
 80032c6:	e7eb      	b.n	80032a0 <_printf_i+0x20c>
 80032c8:	2500      	movs	r5, #0
 80032ca:	f104 0619 	add.w	r6, r4, #25
 80032ce:	e7f5      	b.n	80032bc <_printf_i+0x228>
 80032d0:	080054a4 	.word	0x080054a4
 80032d4:	080054b5 	.word	0x080054b5

080032d8 <std>:
 80032d8:	2300      	movs	r3, #0
 80032da:	b510      	push	{r4, lr}
 80032dc:	4604      	mov	r4, r0
 80032de:	e9c0 3300 	strd	r3, r3, [r0]
 80032e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80032e6:	6083      	str	r3, [r0, #8]
 80032e8:	8181      	strh	r1, [r0, #12]
 80032ea:	6643      	str	r3, [r0, #100]	; 0x64
 80032ec:	81c2      	strh	r2, [r0, #14]
 80032ee:	6183      	str	r3, [r0, #24]
 80032f0:	4619      	mov	r1, r3
 80032f2:	2208      	movs	r2, #8
 80032f4:	305c      	adds	r0, #92	; 0x5c
 80032f6:	f000 f9e5 	bl	80036c4 <memset>
 80032fa:	4b0d      	ldr	r3, [pc, #52]	; (8003330 <std+0x58>)
 80032fc:	6224      	str	r4, [r4, #32]
 80032fe:	6263      	str	r3, [r4, #36]	; 0x24
 8003300:	4b0c      	ldr	r3, [pc, #48]	; (8003334 <std+0x5c>)
 8003302:	62a3      	str	r3, [r4, #40]	; 0x28
 8003304:	4b0c      	ldr	r3, [pc, #48]	; (8003338 <std+0x60>)
 8003306:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003308:	4b0c      	ldr	r3, [pc, #48]	; (800333c <std+0x64>)
 800330a:	6323      	str	r3, [r4, #48]	; 0x30
 800330c:	4b0c      	ldr	r3, [pc, #48]	; (8003340 <std+0x68>)
 800330e:	429c      	cmp	r4, r3
 8003310:	d006      	beq.n	8003320 <std+0x48>
 8003312:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8003316:	4294      	cmp	r4, r2
 8003318:	d002      	beq.n	8003320 <std+0x48>
 800331a:	33d0      	adds	r3, #208	; 0xd0
 800331c:	429c      	cmp	r4, r3
 800331e:	d105      	bne.n	800332c <std+0x54>
 8003320:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003324:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003328:	f000 ba48 	b.w	80037bc <__retarget_lock_init_recursive>
 800332c:	bd10      	pop	{r4, pc}
 800332e:	bf00      	nop
 8003330:	08003515 	.word	0x08003515
 8003334:	08003537 	.word	0x08003537
 8003338:	0800356f 	.word	0x0800356f
 800333c:	08003593 	.word	0x08003593
 8003340:	2000026c 	.word	0x2000026c

08003344 <stdio_exit_handler>:
 8003344:	4a02      	ldr	r2, [pc, #8]	; (8003350 <stdio_exit_handler+0xc>)
 8003346:	4903      	ldr	r1, [pc, #12]	; (8003354 <stdio_exit_handler+0x10>)
 8003348:	4803      	ldr	r0, [pc, #12]	; (8003358 <stdio_exit_handler+0x14>)
 800334a:	f000 b869 	b.w	8003420 <_fwalk_sglue>
 800334e:	bf00      	nop
 8003350:	2000000c 	.word	0x2000000c
 8003354:	08004ea5 	.word	0x08004ea5
 8003358:	20000018 	.word	0x20000018

0800335c <cleanup_stdio>:
 800335c:	6841      	ldr	r1, [r0, #4]
 800335e:	4b0c      	ldr	r3, [pc, #48]	; (8003390 <cleanup_stdio+0x34>)
 8003360:	b510      	push	{r4, lr}
 8003362:	4299      	cmp	r1, r3
 8003364:	4604      	mov	r4, r0
 8003366:	d001      	beq.n	800336c <cleanup_stdio+0x10>
 8003368:	f001 fd9c 	bl	8004ea4 <_fflush_r>
 800336c:	68a1      	ldr	r1, [r4, #8]
 800336e:	4b09      	ldr	r3, [pc, #36]	; (8003394 <cleanup_stdio+0x38>)
 8003370:	4299      	cmp	r1, r3
 8003372:	d002      	beq.n	800337a <cleanup_stdio+0x1e>
 8003374:	4620      	mov	r0, r4
 8003376:	f001 fd95 	bl	8004ea4 <_fflush_r>
 800337a:	68e1      	ldr	r1, [r4, #12]
 800337c:	4b06      	ldr	r3, [pc, #24]	; (8003398 <cleanup_stdio+0x3c>)
 800337e:	4299      	cmp	r1, r3
 8003380:	d004      	beq.n	800338c <cleanup_stdio+0x30>
 8003382:	4620      	mov	r0, r4
 8003384:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003388:	f001 bd8c 	b.w	8004ea4 <_fflush_r>
 800338c:	bd10      	pop	{r4, pc}
 800338e:	bf00      	nop
 8003390:	2000026c 	.word	0x2000026c
 8003394:	200002d4 	.word	0x200002d4
 8003398:	2000033c 	.word	0x2000033c

0800339c <global_stdio_init.part.0>:
 800339c:	b510      	push	{r4, lr}
 800339e:	4b0b      	ldr	r3, [pc, #44]	; (80033cc <global_stdio_init.part.0+0x30>)
 80033a0:	4c0b      	ldr	r4, [pc, #44]	; (80033d0 <global_stdio_init.part.0+0x34>)
 80033a2:	4a0c      	ldr	r2, [pc, #48]	; (80033d4 <global_stdio_init.part.0+0x38>)
 80033a4:	4620      	mov	r0, r4
 80033a6:	601a      	str	r2, [r3, #0]
 80033a8:	2104      	movs	r1, #4
 80033aa:	2200      	movs	r2, #0
 80033ac:	f7ff ff94 	bl	80032d8 <std>
 80033b0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80033b4:	2201      	movs	r2, #1
 80033b6:	2109      	movs	r1, #9
 80033b8:	f7ff ff8e 	bl	80032d8 <std>
 80033bc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80033c0:	2202      	movs	r2, #2
 80033c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80033c6:	2112      	movs	r1, #18
 80033c8:	f7ff bf86 	b.w	80032d8 <std>
 80033cc:	200003a4 	.word	0x200003a4
 80033d0:	2000026c 	.word	0x2000026c
 80033d4:	08003345 	.word	0x08003345

080033d8 <__sfp_lock_acquire>:
 80033d8:	4801      	ldr	r0, [pc, #4]	; (80033e0 <__sfp_lock_acquire+0x8>)
 80033da:	f000 b9f0 	b.w	80037be <__retarget_lock_acquire_recursive>
 80033de:	bf00      	nop
 80033e0:	200003ad 	.word	0x200003ad

080033e4 <__sfp_lock_release>:
 80033e4:	4801      	ldr	r0, [pc, #4]	; (80033ec <__sfp_lock_release+0x8>)
 80033e6:	f000 b9eb 	b.w	80037c0 <__retarget_lock_release_recursive>
 80033ea:	bf00      	nop
 80033ec:	200003ad 	.word	0x200003ad

080033f0 <__sinit>:
 80033f0:	b510      	push	{r4, lr}
 80033f2:	4604      	mov	r4, r0
 80033f4:	f7ff fff0 	bl	80033d8 <__sfp_lock_acquire>
 80033f8:	6a23      	ldr	r3, [r4, #32]
 80033fa:	b11b      	cbz	r3, 8003404 <__sinit+0x14>
 80033fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003400:	f7ff bff0 	b.w	80033e4 <__sfp_lock_release>
 8003404:	4b04      	ldr	r3, [pc, #16]	; (8003418 <__sinit+0x28>)
 8003406:	6223      	str	r3, [r4, #32]
 8003408:	4b04      	ldr	r3, [pc, #16]	; (800341c <__sinit+0x2c>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d1f5      	bne.n	80033fc <__sinit+0xc>
 8003410:	f7ff ffc4 	bl	800339c <global_stdio_init.part.0>
 8003414:	e7f2      	b.n	80033fc <__sinit+0xc>
 8003416:	bf00      	nop
 8003418:	0800335d 	.word	0x0800335d
 800341c:	200003a4 	.word	0x200003a4

08003420 <_fwalk_sglue>:
 8003420:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003424:	4607      	mov	r7, r0
 8003426:	4688      	mov	r8, r1
 8003428:	4614      	mov	r4, r2
 800342a:	2600      	movs	r6, #0
 800342c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003430:	f1b9 0901 	subs.w	r9, r9, #1
 8003434:	d505      	bpl.n	8003442 <_fwalk_sglue+0x22>
 8003436:	6824      	ldr	r4, [r4, #0]
 8003438:	2c00      	cmp	r4, #0
 800343a:	d1f7      	bne.n	800342c <_fwalk_sglue+0xc>
 800343c:	4630      	mov	r0, r6
 800343e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003442:	89ab      	ldrh	r3, [r5, #12]
 8003444:	2b01      	cmp	r3, #1
 8003446:	d907      	bls.n	8003458 <_fwalk_sglue+0x38>
 8003448:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800344c:	3301      	adds	r3, #1
 800344e:	d003      	beq.n	8003458 <_fwalk_sglue+0x38>
 8003450:	4629      	mov	r1, r5
 8003452:	4638      	mov	r0, r7
 8003454:	47c0      	blx	r8
 8003456:	4306      	orrs	r6, r0
 8003458:	3568      	adds	r5, #104	; 0x68
 800345a:	e7e9      	b.n	8003430 <_fwalk_sglue+0x10>

0800345c <_puts_r>:
 800345c:	6a03      	ldr	r3, [r0, #32]
 800345e:	b570      	push	{r4, r5, r6, lr}
 8003460:	4605      	mov	r5, r0
 8003462:	460e      	mov	r6, r1
 8003464:	6884      	ldr	r4, [r0, #8]
 8003466:	b90b      	cbnz	r3, 800346c <_puts_r+0x10>
 8003468:	f7ff ffc2 	bl	80033f0 <__sinit>
 800346c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800346e:	07db      	lsls	r3, r3, #31
 8003470:	d405      	bmi.n	800347e <_puts_r+0x22>
 8003472:	89a3      	ldrh	r3, [r4, #12]
 8003474:	0598      	lsls	r0, r3, #22
 8003476:	d402      	bmi.n	800347e <_puts_r+0x22>
 8003478:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800347a:	f000 f9a0 	bl	80037be <__retarget_lock_acquire_recursive>
 800347e:	89a3      	ldrh	r3, [r4, #12]
 8003480:	0719      	lsls	r1, r3, #28
 8003482:	d513      	bpl.n	80034ac <_puts_r+0x50>
 8003484:	6923      	ldr	r3, [r4, #16]
 8003486:	b18b      	cbz	r3, 80034ac <_puts_r+0x50>
 8003488:	3e01      	subs	r6, #1
 800348a:	68a3      	ldr	r3, [r4, #8]
 800348c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003490:	3b01      	subs	r3, #1
 8003492:	60a3      	str	r3, [r4, #8]
 8003494:	b9e9      	cbnz	r1, 80034d2 <_puts_r+0x76>
 8003496:	2b00      	cmp	r3, #0
 8003498:	da2e      	bge.n	80034f8 <_puts_r+0x9c>
 800349a:	4622      	mov	r2, r4
 800349c:	210a      	movs	r1, #10
 800349e:	4628      	mov	r0, r5
 80034a0:	f000 f87b 	bl	800359a <__swbuf_r>
 80034a4:	3001      	adds	r0, #1
 80034a6:	d007      	beq.n	80034b8 <_puts_r+0x5c>
 80034a8:	250a      	movs	r5, #10
 80034aa:	e007      	b.n	80034bc <_puts_r+0x60>
 80034ac:	4621      	mov	r1, r4
 80034ae:	4628      	mov	r0, r5
 80034b0:	f000 f8b0 	bl	8003614 <__swsetup_r>
 80034b4:	2800      	cmp	r0, #0
 80034b6:	d0e7      	beq.n	8003488 <_puts_r+0x2c>
 80034b8:	f04f 35ff 	mov.w	r5, #4294967295
 80034bc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80034be:	07da      	lsls	r2, r3, #31
 80034c0:	d405      	bmi.n	80034ce <_puts_r+0x72>
 80034c2:	89a3      	ldrh	r3, [r4, #12]
 80034c4:	059b      	lsls	r3, r3, #22
 80034c6:	d402      	bmi.n	80034ce <_puts_r+0x72>
 80034c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80034ca:	f000 f979 	bl	80037c0 <__retarget_lock_release_recursive>
 80034ce:	4628      	mov	r0, r5
 80034d0:	bd70      	pop	{r4, r5, r6, pc}
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	da04      	bge.n	80034e0 <_puts_r+0x84>
 80034d6:	69a2      	ldr	r2, [r4, #24]
 80034d8:	429a      	cmp	r2, r3
 80034da:	dc06      	bgt.n	80034ea <_puts_r+0x8e>
 80034dc:	290a      	cmp	r1, #10
 80034de:	d004      	beq.n	80034ea <_puts_r+0x8e>
 80034e0:	6823      	ldr	r3, [r4, #0]
 80034e2:	1c5a      	adds	r2, r3, #1
 80034e4:	6022      	str	r2, [r4, #0]
 80034e6:	7019      	strb	r1, [r3, #0]
 80034e8:	e7cf      	b.n	800348a <_puts_r+0x2e>
 80034ea:	4622      	mov	r2, r4
 80034ec:	4628      	mov	r0, r5
 80034ee:	f000 f854 	bl	800359a <__swbuf_r>
 80034f2:	3001      	adds	r0, #1
 80034f4:	d1c9      	bne.n	800348a <_puts_r+0x2e>
 80034f6:	e7df      	b.n	80034b8 <_puts_r+0x5c>
 80034f8:	250a      	movs	r5, #10
 80034fa:	6823      	ldr	r3, [r4, #0]
 80034fc:	1c5a      	adds	r2, r3, #1
 80034fe:	6022      	str	r2, [r4, #0]
 8003500:	701d      	strb	r5, [r3, #0]
 8003502:	e7db      	b.n	80034bc <_puts_r+0x60>

08003504 <puts>:
 8003504:	4b02      	ldr	r3, [pc, #8]	; (8003510 <puts+0xc>)
 8003506:	4601      	mov	r1, r0
 8003508:	6818      	ldr	r0, [r3, #0]
 800350a:	f7ff bfa7 	b.w	800345c <_puts_r>
 800350e:	bf00      	nop
 8003510:	20000064 	.word	0x20000064

08003514 <__sread>:
 8003514:	b510      	push	{r4, lr}
 8003516:	460c      	mov	r4, r1
 8003518:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800351c:	f000 f900 	bl	8003720 <_read_r>
 8003520:	2800      	cmp	r0, #0
 8003522:	bfab      	itete	ge
 8003524:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003526:	89a3      	ldrhlt	r3, [r4, #12]
 8003528:	181b      	addge	r3, r3, r0
 800352a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800352e:	bfac      	ite	ge
 8003530:	6563      	strge	r3, [r4, #84]	; 0x54
 8003532:	81a3      	strhlt	r3, [r4, #12]
 8003534:	bd10      	pop	{r4, pc}

08003536 <__swrite>:
 8003536:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800353a:	461f      	mov	r7, r3
 800353c:	898b      	ldrh	r3, [r1, #12]
 800353e:	4605      	mov	r5, r0
 8003540:	05db      	lsls	r3, r3, #23
 8003542:	460c      	mov	r4, r1
 8003544:	4616      	mov	r6, r2
 8003546:	d505      	bpl.n	8003554 <__swrite+0x1e>
 8003548:	2302      	movs	r3, #2
 800354a:	2200      	movs	r2, #0
 800354c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003550:	f000 f8d4 	bl	80036fc <_lseek_r>
 8003554:	89a3      	ldrh	r3, [r4, #12]
 8003556:	4632      	mov	r2, r6
 8003558:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800355c:	81a3      	strh	r3, [r4, #12]
 800355e:	4628      	mov	r0, r5
 8003560:	463b      	mov	r3, r7
 8003562:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003566:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800356a:	f000 b8eb 	b.w	8003744 <_write_r>

0800356e <__sseek>:
 800356e:	b510      	push	{r4, lr}
 8003570:	460c      	mov	r4, r1
 8003572:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003576:	f000 f8c1 	bl	80036fc <_lseek_r>
 800357a:	1c43      	adds	r3, r0, #1
 800357c:	89a3      	ldrh	r3, [r4, #12]
 800357e:	bf15      	itete	ne
 8003580:	6560      	strne	r0, [r4, #84]	; 0x54
 8003582:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003586:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800358a:	81a3      	strheq	r3, [r4, #12]
 800358c:	bf18      	it	ne
 800358e:	81a3      	strhne	r3, [r4, #12]
 8003590:	bd10      	pop	{r4, pc}

08003592 <__sclose>:
 8003592:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003596:	f000 b8a1 	b.w	80036dc <_close_r>

0800359a <__swbuf_r>:
 800359a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800359c:	460e      	mov	r6, r1
 800359e:	4614      	mov	r4, r2
 80035a0:	4605      	mov	r5, r0
 80035a2:	b118      	cbz	r0, 80035ac <__swbuf_r+0x12>
 80035a4:	6a03      	ldr	r3, [r0, #32]
 80035a6:	b90b      	cbnz	r3, 80035ac <__swbuf_r+0x12>
 80035a8:	f7ff ff22 	bl	80033f0 <__sinit>
 80035ac:	69a3      	ldr	r3, [r4, #24]
 80035ae:	60a3      	str	r3, [r4, #8]
 80035b0:	89a3      	ldrh	r3, [r4, #12]
 80035b2:	071a      	lsls	r2, r3, #28
 80035b4:	d525      	bpl.n	8003602 <__swbuf_r+0x68>
 80035b6:	6923      	ldr	r3, [r4, #16]
 80035b8:	b31b      	cbz	r3, 8003602 <__swbuf_r+0x68>
 80035ba:	6823      	ldr	r3, [r4, #0]
 80035bc:	6922      	ldr	r2, [r4, #16]
 80035be:	b2f6      	uxtb	r6, r6
 80035c0:	1a98      	subs	r0, r3, r2
 80035c2:	6963      	ldr	r3, [r4, #20]
 80035c4:	4637      	mov	r7, r6
 80035c6:	4283      	cmp	r3, r0
 80035c8:	dc04      	bgt.n	80035d4 <__swbuf_r+0x3a>
 80035ca:	4621      	mov	r1, r4
 80035cc:	4628      	mov	r0, r5
 80035ce:	f001 fc69 	bl	8004ea4 <_fflush_r>
 80035d2:	b9e0      	cbnz	r0, 800360e <__swbuf_r+0x74>
 80035d4:	68a3      	ldr	r3, [r4, #8]
 80035d6:	3b01      	subs	r3, #1
 80035d8:	60a3      	str	r3, [r4, #8]
 80035da:	6823      	ldr	r3, [r4, #0]
 80035dc:	1c5a      	adds	r2, r3, #1
 80035de:	6022      	str	r2, [r4, #0]
 80035e0:	701e      	strb	r6, [r3, #0]
 80035e2:	6962      	ldr	r2, [r4, #20]
 80035e4:	1c43      	adds	r3, r0, #1
 80035e6:	429a      	cmp	r2, r3
 80035e8:	d004      	beq.n	80035f4 <__swbuf_r+0x5a>
 80035ea:	89a3      	ldrh	r3, [r4, #12]
 80035ec:	07db      	lsls	r3, r3, #31
 80035ee:	d506      	bpl.n	80035fe <__swbuf_r+0x64>
 80035f0:	2e0a      	cmp	r6, #10
 80035f2:	d104      	bne.n	80035fe <__swbuf_r+0x64>
 80035f4:	4621      	mov	r1, r4
 80035f6:	4628      	mov	r0, r5
 80035f8:	f001 fc54 	bl	8004ea4 <_fflush_r>
 80035fc:	b938      	cbnz	r0, 800360e <__swbuf_r+0x74>
 80035fe:	4638      	mov	r0, r7
 8003600:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003602:	4621      	mov	r1, r4
 8003604:	4628      	mov	r0, r5
 8003606:	f000 f805 	bl	8003614 <__swsetup_r>
 800360a:	2800      	cmp	r0, #0
 800360c:	d0d5      	beq.n	80035ba <__swbuf_r+0x20>
 800360e:	f04f 37ff 	mov.w	r7, #4294967295
 8003612:	e7f4      	b.n	80035fe <__swbuf_r+0x64>

08003614 <__swsetup_r>:
 8003614:	b538      	push	{r3, r4, r5, lr}
 8003616:	4b2a      	ldr	r3, [pc, #168]	; (80036c0 <__swsetup_r+0xac>)
 8003618:	4605      	mov	r5, r0
 800361a:	6818      	ldr	r0, [r3, #0]
 800361c:	460c      	mov	r4, r1
 800361e:	b118      	cbz	r0, 8003628 <__swsetup_r+0x14>
 8003620:	6a03      	ldr	r3, [r0, #32]
 8003622:	b90b      	cbnz	r3, 8003628 <__swsetup_r+0x14>
 8003624:	f7ff fee4 	bl	80033f0 <__sinit>
 8003628:	89a3      	ldrh	r3, [r4, #12]
 800362a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800362e:	0718      	lsls	r0, r3, #28
 8003630:	d422      	bmi.n	8003678 <__swsetup_r+0x64>
 8003632:	06d9      	lsls	r1, r3, #27
 8003634:	d407      	bmi.n	8003646 <__swsetup_r+0x32>
 8003636:	2309      	movs	r3, #9
 8003638:	602b      	str	r3, [r5, #0]
 800363a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800363e:	f04f 30ff 	mov.w	r0, #4294967295
 8003642:	81a3      	strh	r3, [r4, #12]
 8003644:	e034      	b.n	80036b0 <__swsetup_r+0x9c>
 8003646:	0758      	lsls	r0, r3, #29
 8003648:	d512      	bpl.n	8003670 <__swsetup_r+0x5c>
 800364a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800364c:	b141      	cbz	r1, 8003660 <__swsetup_r+0x4c>
 800364e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003652:	4299      	cmp	r1, r3
 8003654:	d002      	beq.n	800365c <__swsetup_r+0x48>
 8003656:	4628      	mov	r0, r5
 8003658:	f000 ff2e 	bl	80044b8 <_free_r>
 800365c:	2300      	movs	r3, #0
 800365e:	6363      	str	r3, [r4, #52]	; 0x34
 8003660:	89a3      	ldrh	r3, [r4, #12]
 8003662:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003666:	81a3      	strh	r3, [r4, #12]
 8003668:	2300      	movs	r3, #0
 800366a:	6063      	str	r3, [r4, #4]
 800366c:	6923      	ldr	r3, [r4, #16]
 800366e:	6023      	str	r3, [r4, #0]
 8003670:	89a3      	ldrh	r3, [r4, #12]
 8003672:	f043 0308 	orr.w	r3, r3, #8
 8003676:	81a3      	strh	r3, [r4, #12]
 8003678:	6923      	ldr	r3, [r4, #16]
 800367a:	b94b      	cbnz	r3, 8003690 <__swsetup_r+0x7c>
 800367c:	89a3      	ldrh	r3, [r4, #12]
 800367e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003682:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003686:	d003      	beq.n	8003690 <__swsetup_r+0x7c>
 8003688:	4621      	mov	r1, r4
 800368a:	4628      	mov	r0, r5
 800368c:	f001 fc57 	bl	8004f3e <__smakebuf_r>
 8003690:	89a0      	ldrh	r0, [r4, #12]
 8003692:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003696:	f010 0301 	ands.w	r3, r0, #1
 800369a:	d00a      	beq.n	80036b2 <__swsetup_r+0x9e>
 800369c:	2300      	movs	r3, #0
 800369e:	60a3      	str	r3, [r4, #8]
 80036a0:	6963      	ldr	r3, [r4, #20]
 80036a2:	425b      	negs	r3, r3
 80036a4:	61a3      	str	r3, [r4, #24]
 80036a6:	6923      	ldr	r3, [r4, #16]
 80036a8:	b943      	cbnz	r3, 80036bc <__swsetup_r+0xa8>
 80036aa:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80036ae:	d1c4      	bne.n	800363a <__swsetup_r+0x26>
 80036b0:	bd38      	pop	{r3, r4, r5, pc}
 80036b2:	0781      	lsls	r1, r0, #30
 80036b4:	bf58      	it	pl
 80036b6:	6963      	ldrpl	r3, [r4, #20]
 80036b8:	60a3      	str	r3, [r4, #8]
 80036ba:	e7f4      	b.n	80036a6 <__swsetup_r+0x92>
 80036bc:	2000      	movs	r0, #0
 80036be:	e7f7      	b.n	80036b0 <__swsetup_r+0x9c>
 80036c0:	20000064 	.word	0x20000064

080036c4 <memset>:
 80036c4:	4603      	mov	r3, r0
 80036c6:	4402      	add	r2, r0
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d100      	bne.n	80036ce <memset+0xa>
 80036cc:	4770      	bx	lr
 80036ce:	f803 1b01 	strb.w	r1, [r3], #1
 80036d2:	e7f9      	b.n	80036c8 <memset+0x4>

080036d4 <_localeconv_r>:
 80036d4:	4800      	ldr	r0, [pc, #0]	; (80036d8 <_localeconv_r+0x4>)
 80036d6:	4770      	bx	lr
 80036d8:	20000158 	.word	0x20000158

080036dc <_close_r>:
 80036dc:	b538      	push	{r3, r4, r5, lr}
 80036de:	2300      	movs	r3, #0
 80036e0:	4d05      	ldr	r5, [pc, #20]	; (80036f8 <_close_r+0x1c>)
 80036e2:	4604      	mov	r4, r0
 80036e4:	4608      	mov	r0, r1
 80036e6:	602b      	str	r3, [r5, #0]
 80036e8:	f7fd fcd2 	bl	8001090 <_close>
 80036ec:	1c43      	adds	r3, r0, #1
 80036ee:	d102      	bne.n	80036f6 <_close_r+0x1a>
 80036f0:	682b      	ldr	r3, [r5, #0]
 80036f2:	b103      	cbz	r3, 80036f6 <_close_r+0x1a>
 80036f4:	6023      	str	r3, [r4, #0]
 80036f6:	bd38      	pop	{r3, r4, r5, pc}
 80036f8:	200003a8 	.word	0x200003a8

080036fc <_lseek_r>:
 80036fc:	b538      	push	{r3, r4, r5, lr}
 80036fe:	4604      	mov	r4, r0
 8003700:	4608      	mov	r0, r1
 8003702:	4611      	mov	r1, r2
 8003704:	2200      	movs	r2, #0
 8003706:	4d05      	ldr	r5, [pc, #20]	; (800371c <_lseek_r+0x20>)
 8003708:	602a      	str	r2, [r5, #0]
 800370a:	461a      	mov	r2, r3
 800370c:	f7fd fce4 	bl	80010d8 <_lseek>
 8003710:	1c43      	adds	r3, r0, #1
 8003712:	d102      	bne.n	800371a <_lseek_r+0x1e>
 8003714:	682b      	ldr	r3, [r5, #0]
 8003716:	b103      	cbz	r3, 800371a <_lseek_r+0x1e>
 8003718:	6023      	str	r3, [r4, #0]
 800371a:	bd38      	pop	{r3, r4, r5, pc}
 800371c:	200003a8 	.word	0x200003a8

08003720 <_read_r>:
 8003720:	b538      	push	{r3, r4, r5, lr}
 8003722:	4604      	mov	r4, r0
 8003724:	4608      	mov	r0, r1
 8003726:	4611      	mov	r1, r2
 8003728:	2200      	movs	r2, #0
 800372a:	4d05      	ldr	r5, [pc, #20]	; (8003740 <_read_r+0x20>)
 800372c:	602a      	str	r2, [r5, #0]
 800372e:	461a      	mov	r2, r3
 8003730:	f7fd fa3f 	bl	8000bb2 <_read>
 8003734:	1c43      	adds	r3, r0, #1
 8003736:	d102      	bne.n	800373e <_read_r+0x1e>
 8003738:	682b      	ldr	r3, [r5, #0]
 800373a:	b103      	cbz	r3, 800373e <_read_r+0x1e>
 800373c:	6023      	str	r3, [r4, #0]
 800373e:	bd38      	pop	{r3, r4, r5, pc}
 8003740:	200003a8 	.word	0x200003a8

08003744 <_write_r>:
 8003744:	b538      	push	{r3, r4, r5, lr}
 8003746:	4604      	mov	r4, r0
 8003748:	4608      	mov	r0, r1
 800374a:	4611      	mov	r1, r2
 800374c:	2200      	movs	r2, #0
 800374e:	4d05      	ldr	r5, [pc, #20]	; (8003764 <_write_r+0x20>)
 8003750:	602a      	str	r2, [r5, #0]
 8003752:	461a      	mov	r2, r3
 8003754:	f7fd fa4a 	bl	8000bec <_write>
 8003758:	1c43      	adds	r3, r0, #1
 800375a:	d102      	bne.n	8003762 <_write_r+0x1e>
 800375c:	682b      	ldr	r3, [r5, #0]
 800375e:	b103      	cbz	r3, 8003762 <_write_r+0x1e>
 8003760:	6023      	str	r3, [r4, #0]
 8003762:	bd38      	pop	{r3, r4, r5, pc}
 8003764:	200003a8 	.word	0x200003a8

08003768 <__errno>:
 8003768:	4b01      	ldr	r3, [pc, #4]	; (8003770 <__errno+0x8>)
 800376a:	6818      	ldr	r0, [r3, #0]
 800376c:	4770      	bx	lr
 800376e:	bf00      	nop
 8003770:	20000064 	.word	0x20000064

08003774 <__libc_init_array>:
 8003774:	b570      	push	{r4, r5, r6, lr}
 8003776:	2600      	movs	r6, #0
 8003778:	4d0c      	ldr	r5, [pc, #48]	; (80037ac <__libc_init_array+0x38>)
 800377a:	4c0d      	ldr	r4, [pc, #52]	; (80037b0 <__libc_init_array+0x3c>)
 800377c:	1b64      	subs	r4, r4, r5
 800377e:	10a4      	asrs	r4, r4, #2
 8003780:	42a6      	cmp	r6, r4
 8003782:	d109      	bne.n	8003798 <__libc_init_array+0x24>
 8003784:	f001 fe48 	bl	8005418 <_init>
 8003788:	2600      	movs	r6, #0
 800378a:	4d0a      	ldr	r5, [pc, #40]	; (80037b4 <__libc_init_array+0x40>)
 800378c:	4c0a      	ldr	r4, [pc, #40]	; (80037b8 <__libc_init_array+0x44>)
 800378e:	1b64      	subs	r4, r4, r5
 8003790:	10a4      	asrs	r4, r4, #2
 8003792:	42a6      	cmp	r6, r4
 8003794:	d105      	bne.n	80037a2 <__libc_init_array+0x2e>
 8003796:	bd70      	pop	{r4, r5, r6, pc}
 8003798:	f855 3b04 	ldr.w	r3, [r5], #4
 800379c:	4798      	blx	r3
 800379e:	3601      	adds	r6, #1
 80037a0:	e7ee      	b.n	8003780 <__libc_init_array+0xc>
 80037a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80037a6:	4798      	blx	r3
 80037a8:	3601      	adds	r6, #1
 80037aa:	e7f2      	b.n	8003792 <__libc_init_array+0x1e>
 80037ac:	08005804 	.word	0x08005804
 80037b0:	08005804 	.word	0x08005804
 80037b4:	08005804 	.word	0x08005804
 80037b8:	08005808 	.word	0x08005808

080037bc <__retarget_lock_init_recursive>:
 80037bc:	4770      	bx	lr

080037be <__retarget_lock_acquire_recursive>:
 80037be:	4770      	bx	lr

080037c0 <__retarget_lock_release_recursive>:
 80037c0:	4770      	bx	lr

080037c2 <memchr>:
 80037c2:	4603      	mov	r3, r0
 80037c4:	b510      	push	{r4, lr}
 80037c6:	b2c9      	uxtb	r1, r1
 80037c8:	4402      	add	r2, r0
 80037ca:	4293      	cmp	r3, r2
 80037cc:	4618      	mov	r0, r3
 80037ce:	d101      	bne.n	80037d4 <memchr+0x12>
 80037d0:	2000      	movs	r0, #0
 80037d2:	e003      	b.n	80037dc <memchr+0x1a>
 80037d4:	7804      	ldrb	r4, [r0, #0]
 80037d6:	3301      	adds	r3, #1
 80037d8:	428c      	cmp	r4, r1
 80037da:	d1f6      	bne.n	80037ca <memchr+0x8>
 80037dc:	bd10      	pop	{r4, pc}

080037de <quorem>:
 80037de:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037e2:	6903      	ldr	r3, [r0, #16]
 80037e4:	690c      	ldr	r4, [r1, #16]
 80037e6:	4607      	mov	r7, r0
 80037e8:	42a3      	cmp	r3, r4
 80037ea:	db7f      	blt.n	80038ec <quorem+0x10e>
 80037ec:	3c01      	subs	r4, #1
 80037ee:	f100 0514 	add.w	r5, r0, #20
 80037f2:	f101 0814 	add.w	r8, r1, #20
 80037f6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80037fa:	9301      	str	r3, [sp, #4]
 80037fc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003800:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003804:	3301      	adds	r3, #1
 8003806:	429a      	cmp	r2, r3
 8003808:	fbb2 f6f3 	udiv	r6, r2, r3
 800380c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8003810:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003814:	d331      	bcc.n	800387a <quorem+0x9c>
 8003816:	f04f 0e00 	mov.w	lr, #0
 800381a:	4640      	mov	r0, r8
 800381c:	46ac      	mov	ip, r5
 800381e:	46f2      	mov	sl, lr
 8003820:	f850 2b04 	ldr.w	r2, [r0], #4
 8003824:	b293      	uxth	r3, r2
 8003826:	fb06 e303 	mla	r3, r6, r3, lr
 800382a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800382e:	0c1a      	lsrs	r2, r3, #16
 8003830:	b29b      	uxth	r3, r3
 8003832:	fb06 220e 	mla	r2, r6, lr, r2
 8003836:	ebaa 0303 	sub.w	r3, sl, r3
 800383a:	f8dc a000 	ldr.w	sl, [ip]
 800383e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003842:	fa1f fa8a 	uxth.w	sl, sl
 8003846:	4453      	add	r3, sl
 8003848:	f8dc a000 	ldr.w	sl, [ip]
 800384c:	b292      	uxth	r2, r2
 800384e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8003852:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003856:	b29b      	uxth	r3, r3
 8003858:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800385c:	4581      	cmp	r9, r0
 800385e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8003862:	f84c 3b04 	str.w	r3, [ip], #4
 8003866:	d2db      	bcs.n	8003820 <quorem+0x42>
 8003868:	f855 300b 	ldr.w	r3, [r5, fp]
 800386c:	b92b      	cbnz	r3, 800387a <quorem+0x9c>
 800386e:	9b01      	ldr	r3, [sp, #4]
 8003870:	3b04      	subs	r3, #4
 8003872:	429d      	cmp	r5, r3
 8003874:	461a      	mov	r2, r3
 8003876:	d32d      	bcc.n	80038d4 <quorem+0xf6>
 8003878:	613c      	str	r4, [r7, #16]
 800387a:	4638      	mov	r0, r7
 800387c:	f001 f992 	bl	8004ba4 <__mcmp>
 8003880:	2800      	cmp	r0, #0
 8003882:	db23      	blt.n	80038cc <quorem+0xee>
 8003884:	4629      	mov	r1, r5
 8003886:	2000      	movs	r0, #0
 8003888:	3601      	adds	r6, #1
 800388a:	f858 2b04 	ldr.w	r2, [r8], #4
 800388e:	f8d1 c000 	ldr.w	ip, [r1]
 8003892:	b293      	uxth	r3, r2
 8003894:	1ac3      	subs	r3, r0, r3
 8003896:	0c12      	lsrs	r2, r2, #16
 8003898:	fa1f f08c 	uxth.w	r0, ip
 800389c:	4403      	add	r3, r0
 800389e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80038a2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80038a6:	b29b      	uxth	r3, r3
 80038a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80038ac:	45c1      	cmp	r9, r8
 80038ae:	ea4f 4022 	mov.w	r0, r2, asr #16
 80038b2:	f841 3b04 	str.w	r3, [r1], #4
 80038b6:	d2e8      	bcs.n	800388a <quorem+0xac>
 80038b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80038bc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80038c0:	b922      	cbnz	r2, 80038cc <quorem+0xee>
 80038c2:	3b04      	subs	r3, #4
 80038c4:	429d      	cmp	r5, r3
 80038c6:	461a      	mov	r2, r3
 80038c8:	d30a      	bcc.n	80038e0 <quorem+0x102>
 80038ca:	613c      	str	r4, [r7, #16]
 80038cc:	4630      	mov	r0, r6
 80038ce:	b003      	add	sp, #12
 80038d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80038d4:	6812      	ldr	r2, [r2, #0]
 80038d6:	3b04      	subs	r3, #4
 80038d8:	2a00      	cmp	r2, #0
 80038da:	d1cd      	bne.n	8003878 <quorem+0x9a>
 80038dc:	3c01      	subs	r4, #1
 80038de:	e7c8      	b.n	8003872 <quorem+0x94>
 80038e0:	6812      	ldr	r2, [r2, #0]
 80038e2:	3b04      	subs	r3, #4
 80038e4:	2a00      	cmp	r2, #0
 80038e6:	d1f0      	bne.n	80038ca <quorem+0xec>
 80038e8:	3c01      	subs	r4, #1
 80038ea:	e7eb      	b.n	80038c4 <quorem+0xe6>
 80038ec:	2000      	movs	r0, #0
 80038ee:	e7ee      	b.n	80038ce <quorem+0xf0>

080038f0 <_dtoa_r>:
 80038f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038f4:	4616      	mov	r6, r2
 80038f6:	461f      	mov	r7, r3
 80038f8:	69c4      	ldr	r4, [r0, #28]
 80038fa:	b099      	sub	sp, #100	; 0x64
 80038fc:	4605      	mov	r5, r0
 80038fe:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8003902:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8003906:	b974      	cbnz	r4, 8003926 <_dtoa_r+0x36>
 8003908:	2010      	movs	r0, #16
 800390a:	f000 fe1d 	bl	8004548 <malloc>
 800390e:	4602      	mov	r2, r0
 8003910:	61e8      	str	r0, [r5, #28]
 8003912:	b920      	cbnz	r0, 800391e <_dtoa_r+0x2e>
 8003914:	21ef      	movs	r1, #239	; 0xef
 8003916:	4bac      	ldr	r3, [pc, #688]	; (8003bc8 <_dtoa_r+0x2d8>)
 8003918:	48ac      	ldr	r0, [pc, #688]	; (8003bcc <_dtoa_r+0x2dc>)
 800391a:	f001 fb8d 	bl	8005038 <__assert_func>
 800391e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8003922:	6004      	str	r4, [r0, #0]
 8003924:	60c4      	str	r4, [r0, #12]
 8003926:	69eb      	ldr	r3, [r5, #28]
 8003928:	6819      	ldr	r1, [r3, #0]
 800392a:	b151      	cbz	r1, 8003942 <_dtoa_r+0x52>
 800392c:	685a      	ldr	r2, [r3, #4]
 800392e:	2301      	movs	r3, #1
 8003930:	4093      	lsls	r3, r2
 8003932:	604a      	str	r2, [r1, #4]
 8003934:	608b      	str	r3, [r1, #8]
 8003936:	4628      	mov	r0, r5
 8003938:	f000 fefa 	bl	8004730 <_Bfree>
 800393c:	2200      	movs	r2, #0
 800393e:	69eb      	ldr	r3, [r5, #28]
 8003940:	601a      	str	r2, [r3, #0]
 8003942:	1e3b      	subs	r3, r7, #0
 8003944:	bfaf      	iteee	ge
 8003946:	2300      	movge	r3, #0
 8003948:	2201      	movlt	r2, #1
 800394a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800394e:	9305      	strlt	r3, [sp, #20]
 8003950:	bfa8      	it	ge
 8003952:	f8c8 3000 	strge.w	r3, [r8]
 8003956:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800395a:	4b9d      	ldr	r3, [pc, #628]	; (8003bd0 <_dtoa_r+0x2e0>)
 800395c:	bfb8      	it	lt
 800395e:	f8c8 2000 	strlt.w	r2, [r8]
 8003962:	ea33 0309 	bics.w	r3, r3, r9
 8003966:	d119      	bne.n	800399c <_dtoa_r+0xac>
 8003968:	f242 730f 	movw	r3, #9999	; 0x270f
 800396c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800396e:	6013      	str	r3, [r2, #0]
 8003970:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8003974:	4333      	orrs	r3, r6
 8003976:	f000 8589 	beq.w	800448c <_dtoa_r+0xb9c>
 800397a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800397c:	b953      	cbnz	r3, 8003994 <_dtoa_r+0xa4>
 800397e:	4b95      	ldr	r3, [pc, #596]	; (8003bd4 <_dtoa_r+0x2e4>)
 8003980:	e023      	b.n	80039ca <_dtoa_r+0xda>
 8003982:	4b95      	ldr	r3, [pc, #596]	; (8003bd8 <_dtoa_r+0x2e8>)
 8003984:	9303      	str	r3, [sp, #12]
 8003986:	3308      	adds	r3, #8
 8003988:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800398a:	6013      	str	r3, [r2, #0]
 800398c:	9803      	ldr	r0, [sp, #12]
 800398e:	b019      	add	sp, #100	; 0x64
 8003990:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003994:	4b8f      	ldr	r3, [pc, #572]	; (8003bd4 <_dtoa_r+0x2e4>)
 8003996:	9303      	str	r3, [sp, #12]
 8003998:	3303      	adds	r3, #3
 800399a:	e7f5      	b.n	8003988 <_dtoa_r+0x98>
 800399c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80039a0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80039a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80039a8:	2200      	movs	r2, #0
 80039aa:	2300      	movs	r3, #0
 80039ac:	f7fd f868 	bl	8000a80 <__aeabi_dcmpeq>
 80039b0:	4680      	mov	r8, r0
 80039b2:	b160      	cbz	r0, 80039ce <_dtoa_r+0xde>
 80039b4:	2301      	movs	r3, #1
 80039b6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80039b8:	6013      	str	r3, [r2, #0]
 80039ba:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80039bc:	2b00      	cmp	r3, #0
 80039be:	f000 8562 	beq.w	8004486 <_dtoa_r+0xb96>
 80039c2:	4b86      	ldr	r3, [pc, #536]	; (8003bdc <_dtoa_r+0x2ec>)
 80039c4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80039c6:	6013      	str	r3, [r2, #0]
 80039c8:	3b01      	subs	r3, #1
 80039ca:	9303      	str	r3, [sp, #12]
 80039cc:	e7de      	b.n	800398c <_dtoa_r+0x9c>
 80039ce:	ab16      	add	r3, sp, #88	; 0x58
 80039d0:	9301      	str	r3, [sp, #4]
 80039d2:	ab17      	add	r3, sp, #92	; 0x5c
 80039d4:	9300      	str	r3, [sp, #0]
 80039d6:	4628      	mov	r0, r5
 80039d8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80039dc:	f001 f98a 	bl	8004cf4 <__d2b>
 80039e0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80039e4:	4682      	mov	sl, r0
 80039e6:	2c00      	cmp	r4, #0
 80039e8:	d07e      	beq.n	8003ae8 <_dtoa_r+0x1f8>
 80039ea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80039ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80039f0:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80039f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80039f8:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80039fc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8003a00:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8003a04:	4619      	mov	r1, r3
 8003a06:	2200      	movs	r2, #0
 8003a08:	4b75      	ldr	r3, [pc, #468]	; (8003be0 <_dtoa_r+0x2f0>)
 8003a0a:	f7fc fc19 	bl	8000240 <__aeabi_dsub>
 8003a0e:	a368      	add	r3, pc, #416	; (adr r3, 8003bb0 <_dtoa_r+0x2c0>)
 8003a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a14:	f7fc fdcc 	bl	80005b0 <__aeabi_dmul>
 8003a18:	a367      	add	r3, pc, #412	; (adr r3, 8003bb8 <_dtoa_r+0x2c8>)
 8003a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a1e:	f7fc fc11 	bl	8000244 <__adddf3>
 8003a22:	4606      	mov	r6, r0
 8003a24:	4620      	mov	r0, r4
 8003a26:	460f      	mov	r7, r1
 8003a28:	f7fc fd58 	bl	80004dc <__aeabi_i2d>
 8003a2c:	a364      	add	r3, pc, #400	; (adr r3, 8003bc0 <_dtoa_r+0x2d0>)
 8003a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a32:	f7fc fdbd 	bl	80005b0 <__aeabi_dmul>
 8003a36:	4602      	mov	r2, r0
 8003a38:	460b      	mov	r3, r1
 8003a3a:	4630      	mov	r0, r6
 8003a3c:	4639      	mov	r1, r7
 8003a3e:	f7fc fc01 	bl	8000244 <__adddf3>
 8003a42:	4606      	mov	r6, r0
 8003a44:	460f      	mov	r7, r1
 8003a46:	f7fd f863 	bl	8000b10 <__aeabi_d2iz>
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	4683      	mov	fp, r0
 8003a4e:	2300      	movs	r3, #0
 8003a50:	4630      	mov	r0, r6
 8003a52:	4639      	mov	r1, r7
 8003a54:	f7fd f81e 	bl	8000a94 <__aeabi_dcmplt>
 8003a58:	b148      	cbz	r0, 8003a6e <_dtoa_r+0x17e>
 8003a5a:	4658      	mov	r0, fp
 8003a5c:	f7fc fd3e 	bl	80004dc <__aeabi_i2d>
 8003a60:	4632      	mov	r2, r6
 8003a62:	463b      	mov	r3, r7
 8003a64:	f7fd f80c 	bl	8000a80 <__aeabi_dcmpeq>
 8003a68:	b908      	cbnz	r0, 8003a6e <_dtoa_r+0x17e>
 8003a6a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003a6e:	f1bb 0f16 	cmp.w	fp, #22
 8003a72:	d857      	bhi.n	8003b24 <_dtoa_r+0x234>
 8003a74:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003a78:	4b5a      	ldr	r3, [pc, #360]	; (8003be4 <_dtoa_r+0x2f4>)
 8003a7a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8003a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a82:	f7fd f807 	bl	8000a94 <__aeabi_dcmplt>
 8003a86:	2800      	cmp	r0, #0
 8003a88:	d04e      	beq.n	8003b28 <_dtoa_r+0x238>
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003a90:	930f      	str	r3, [sp, #60]	; 0x3c
 8003a92:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8003a94:	1b1b      	subs	r3, r3, r4
 8003a96:	1e5a      	subs	r2, r3, #1
 8003a98:	bf46      	itte	mi
 8003a9a:	f1c3 0901 	rsbmi	r9, r3, #1
 8003a9e:	2300      	movmi	r3, #0
 8003aa0:	f04f 0900 	movpl.w	r9, #0
 8003aa4:	9209      	str	r2, [sp, #36]	; 0x24
 8003aa6:	bf48      	it	mi
 8003aa8:	9309      	strmi	r3, [sp, #36]	; 0x24
 8003aaa:	f1bb 0f00 	cmp.w	fp, #0
 8003aae:	db3d      	blt.n	8003b2c <_dtoa_r+0x23c>
 8003ab0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ab2:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8003ab6:	445b      	add	r3, fp
 8003ab8:	9309      	str	r3, [sp, #36]	; 0x24
 8003aba:	2300      	movs	r3, #0
 8003abc:	930a      	str	r3, [sp, #40]	; 0x28
 8003abe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003ac0:	2b09      	cmp	r3, #9
 8003ac2:	d867      	bhi.n	8003b94 <_dtoa_r+0x2a4>
 8003ac4:	2b05      	cmp	r3, #5
 8003ac6:	bfc4      	itt	gt
 8003ac8:	3b04      	subgt	r3, #4
 8003aca:	9322      	strgt	r3, [sp, #136]	; 0x88
 8003acc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003ace:	bfc8      	it	gt
 8003ad0:	2400      	movgt	r4, #0
 8003ad2:	f1a3 0302 	sub.w	r3, r3, #2
 8003ad6:	bfd8      	it	le
 8003ad8:	2401      	movle	r4, #1
 8003ada:	2b03      	cmp	r3, #3
 8003adc:	f200 8086 	bhi.w	8003bec <_dtoa_r+0x2fc>
 8003ae0:	e8df f003 	tbb	[pc, r3]
 8003ae4:	5637392c 	.word	0x5637392c
 8003ae8:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8003aec:	441c      	add	r4, r3
 8003aee:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8003af2:	2b20      	cmp	r3, #32
 8003af4:	bfc1      	itttt	gt
 8003af6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8003afa:	fa09 f903 	lslgt.w	r9, r9, r3
 8003afe:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 8003b02:	fa26 f303 	lsrgt.w	r3, r6, r3
 8003b06:	bfd6      	itet	le
 8003b08:	f1c3 0320 	rsble	r3, r3, #32
 8003b0c:	ea49 0003 	orrgt.w	r0, r9, r3
 8003b10:	fa06 f003 	lslle.w	r0, r6, r3
 8003b14:	f7fc fcd2 	bl	80004bc <__aeabi_ui2d>
 8003b18:	2201      	movs	r2, #1
 8003b1a:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8003b1e:	3c01      	subs	r4, #1
 8003b20:	9213      	str	r2, [sp, #76]	; 0x4c
 8003b22:	e76f      	b.n	8003a04 <_dtoa_r+0x114>
 8003b24:	2301      	movs	r3, #1
 8003b26:	e7b3      	b.n	8003a90 <_dtoa_r+0x1a0>
 8003b28:	900f      	str	r0, [sp, #60]	; 0x3c
 8003b2a:	e7b2      	b.n	8003a92 <_dtoa_r+0x1a2>
 8003b2c:	f1cb 0300 	rsb	r3, fp, #0
 8003b30:	930a      	str	r3, [sp, #40]	; 0x28
 8003b32:	2300      	movs	r3, #0
 8003b34:	eba9 090b 	sub.w	r9, r9, fp
 8003b38:	930e      	str	r3, [sp, #56]	; 0x38
 8003b3a:	e7c0      	b.n	8003abe <_dtoa_r+0x1ce>
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	930b      	str	r3, [sp, #44]	; 0x2c
 8003b40:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	dc55      	bgt.n	8003bf2 <_dtoa_r+0x302>
 8003b46:	2301      	movs	r3, #1
 8003b48:	461a      	mov	r2, r3
 8003b4a:	9306      	str	r3, [sp, #24]
 8003b4c:	9308      	str	r3, [sp, #32]
 8003b4e:	9223      	str	r2, [sp, #140]	; 0x8c
 8003b50:	e00b      	b.n	8003b6a <_dtoa_r+0x27a>
 8003b52:	2301      	movs	r3, #1
 8003b54:	e7f3      	b.n	8003b3e <_dtoa_r+0x24e>
 8003b56:	2300      	movs	r3, #0
 8003b58:	930b      	str	r3, [sp, #44]	; 0x2c
 8003b5a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003b5c:	445b      	add	r3, fp
 8003b5e:	9306      	str	r3, [sp, #24]
 8003b60:	3301      	adds	r3, #1
 8003b62:	2b01      	cmp	r3, #1
 8003b64:	9308      	str	r3, [sp, #32]
 8003b66:	bfb8      	it	lt
 8003b68:	2301      	movlt	r3, #1
 8003b6a:	2100      	movs	r1, #0
 8003b6c:	2204      	movs	r2, #4
 8003b6e:	69e8      	ldr	r0, [r5, #28]
 8003b70:	f102 0614 	add.w	r6, r2, #20
 8003b74:	429e      	cmp	r6, r3
 8003b76:	d940      	bls.n	8003bfa <_dtoa_r+0x30a>
 8003b78:	6041      	str	r1, [r0, #4]
 8003b7a:	4628      	mov	r0, r5
 8003b7c:	f000 fd98 	bl	80046b0 <_Balloc>
 8003b80:	9003      	str	r0, [sp, #12]
 8003b82:	2800      	cmp	r0, #0
 8003b84:	d13c      	bne.n	8003c00 <_dtoa_r+0x310>
 8003b86:	4602      	mov	r2, r0
 8003b88:	f240 11af 	movw	r1, #431	; 0x1af
 8003b8c:	4b16      	ldr	r3, [pc, #88]	; (8003be8 <_dtoa_r+0x2f8>)
 8003b8e:	e6c3      	b.n	8003918 <_dtoa_r+0x28>
 8003b90:	2301      	movs	r3, #1
 8003b92:	e7e1      	b.n	8003b58 <_dtoa_r+0x268>
 8003b94:	2401      	movs	r4, #1
 8003b96:	2300      	movs	r3, #0
 8003b98:	940b      	str	r4, [sp, #44]	; 0x2c
 8003b9a:	9322      	str	r3, [sp, #136]	; 0x88
 8003b9c:	f04f 33ff 	mov.w	r3, #4294967295
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	9306      	str	r3, [sp, #24]
 8003ba4:	9308      	str	r3, [sp, #32]
 8003ba6:	2312      	movs	r3, #18
 8003ba8:	e7d1      	b.n	8003b4e <_dtoa_r+0x25e>
 8003baa:	bf00      	nop
 8003bac:	f3af 8000 	nop.w
 8003bb0:	636f4361 	.word	0x636f4361
 8003bb4:	3fd287a7 	.word	0x3fd287a7
 8003bb8:	8b60c8b3 	.word	0x8b60c8b3
 8003bbc:	3fc68a28 	.word	0x3fc68a28
 8003bc0:	509f79fb 	.word	0x509f79fb
 8003bc4:	3fd34413 	.word	0x3fd34413
 8003bc8:	080054d3 	.word	0x080054d3
 8003bcc:	080054ea 	.word	0x080054ea
 8003bd0:	7ff00000 	.word	0x7ff00000
 8003bd4:	080054cf 	.word	0x080054cf
 8003bd8:	080054c6 	.word	0x080054c6
 8003bdc:	080054a3 	.word	0x080054a3
 8003be0:	3ff80000 	.word	0x3ff80000
 8003be4:	080055d8 	.word	0x080055d8
 8003be8:	08005542 	.word	0x08005542
 8003bec:	2301      	movs	r3, #1
 8003bee:	930b      	str	r3, [sp, #44]	; 0x2c
 8003bf0:	e7d4      	b.n	8003b9c <_dtoa_r+0x2ac>
 8003bf2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003bf4:	9306      	str	r3, [sp, #24]
 8003bf6:	9308      	str	r3, [sp, #32]
 8003bf8:	e7b7      	b.n	8003b6a <_dtoa_r+0x27a>
 8003bfa:	3101      	adds	r1, #1
 8003bfc:	0052      	lsls	r2, r2, #1
 8003bfe:	e7b7      	b.n	8003b70 <_dtoa_r+0x280>
 8003c00:	69eb      	ldr	r3, [r5, #28]
 8003c02:	9a03      	ldr	r2, [sp, #12]
 8003c04:	601a      	str	r2, [r3, #0]
 8003c06:	9b08      	ldr	r3, [sp, #32]
 8003c08:	2b0e      	cmp	r3, #14
 8003c0a:	f200 80a8 	bhi.w	8003d5e <_dtoa_r+0x46e>
 8003c0e:	2c00      	cmp	r4, #0
 8003c10:	f000 80a5 	beq.w	8003d5e <_dtoa_r+0x46e>
 8003c14:	f1bb 0f00 	cmp.w	fp, #0
 8003c18:	dd34      	ble.n	8003c84 <_dtoa_r+0x394>
 8003c1a:	4b9a      	ldr	r3, [pc, #616]	; (8003e84 <_dtoa_r+0x594>)
 8003c1c:	f00b 020f 	and.w	r2, fp, #15
 8003c20:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003c24:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8003c28:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003c2c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8003c30:	ea4f 142b 	mov.w	r4, fp, asr #4
 8003c34:	d016      	beq.n	8003c64 <_dtoa_r+0x374>
 8003c36:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003c3a:	4b93      	ldr	r3, [pc, #588]	; (8003e88 <_dtoa_r+0x598>)
 8003c3c:	2703      	movs	r7, #3
 8003c3e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003c42:	f7fc fddf 	bl	8000804 <__aeabi_ddiv>
 8003c46:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003c4a:	f004 040f 	and.w	r4, r4, #15
 8003c4e:	4e8e      	ldr	r6, [pc, #568]	; (8003e88 <_dtoa_r+0x598>)
 8003c50:	b954      	cbnz	r4, 8003c68 <_dtoa_r+0x378>
 8003c52:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003c56:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003c5a:	f7fc fdd3 	bl	8000804 <__aeabi_ddiv>
 8003c5e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003c62:	e029      	b.n	8003cb8 <_dtoa_r+0x3c8>
 8003c64:	2702      	movs	r7, #2
 8003c66:	e7f2      	b.n	8003c4e <_dtoa_r+0x35e>
 8003c68:	07e1      	lsls	r1, r4, #31
 8003c6a:	d508      	bpl.n	8003c7e <_dtoa_r+0x38e>
 8003c6c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003c70:	e9d6 2300 	ldrd	r2, r3, [r6]
 8003c74:	f7fc fc9c 	bl	80005b0 <__aeabi_dmul>
 8003c78:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003c7c:	3701      	adds	r7, #1
 8003c7e:	1064      	asrs	r4, r4, #1
 8003c80:	3608      	adds	r6, #8
 8003c82:	e7e5      	b.n	8003c50 <_dtoa_r+0x360>
 8003c84:	f000 80a5 	beq.w	8003dd2 <_dtoa_r+0x4e2>
 8003c88:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003c8c:	f1cb 0400 	rsb	r4, fp, #0
 8003c90:	4b7c      	ldr	r3, [pc, #496]	; (8003e84 <_dtoa_r+0x594>)
 8003c92:	f004 020f 	and.w	r2, r4, #15
 8003c96:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c9e:	f7fc fc87 	bl	80005b0 <__aeabi_dmul>
 8003ca2:	2702      	movs	r7, #2
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003caa:	4e77      	ldr	r6, [pc, #476]	; (8003e88 <_dtoa_r+0x598>)
 8003cac:	1124      	asrs	r4, r4, #4
 8003cae:	2c00      	cmp	r4, #0
 8003cb0:	f040 8084 	bne.w	8003dbc <_dtoa_r+0x4cc>
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d1d2      	bne.n	8003c5e <_dtoa_r+0x36e>
 8003cb8:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8003cbc:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8003cc0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	f000 8087 	beq.w	8003dd6 <_dtoa_r+0x4e6>
 8003cc8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003ccc:	2200      	movs	r2, #0
 8003cce:	4b6f      	ldr	r3, [pc, #444]	; (8003e8c <_dtoa_r+0x59c>)
 8003cd0:	f7fc fee0 	bl	8000a94 <__aeabi_dcmplt>
 8003cd4:	2800      	cmp	r0, #0
 8003cd6:	d07e      	beq.n	8003dd6 <_dtoa_r+0x4e6>
 8003cd8:	9b08      	ldr	r3, [sp, #32]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d07b      	beq.n	8003dd6 <_dtoa_r+0x4e6>
 8003cde:	9b06      	ldr	r3, [sp, #24]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	dd38      	ble.n	8003d56 <_dtoa_r+0x466>
 8003ce4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003ce8:	2200      	movs	r2, #0
 8003cea:	4b69      	ldr	r3, [pc, #420]	; (8003e90 <_dtoa_r+0x5a0>)
 8003cec:	f7fc fc60 	bl	80005b0 <__aeabi_dmul>
 8003cf0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003cf4:	9c06      	ldr	r4, [sp, #24]
 8003cf6:	f10b 38ff 	add.w	r8, fp, #4294967295
 8003cfa:	3701      	adds	r7, #1
 8003cfc:	4638      	mov	r0, r7
 8003cfe:	f7fc fbed 	bl	80004dc <__aeabi_i2d>
 8003d02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003d06:	f7fc fc53 	bl	80005b0 <__aeabi_dmul>
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	4b61      	ldr	r3, [pc, #388]	; (8003e94 <_dtoa_r+0x5a4>)
 8003d0e:	f7fc fa99 	bl	8000244 <__adddf3>
 8003d12:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8003d16:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003d1a:	9611      	str	r6, [sp, #68]	; 0x44
 8003d1c:	2c00      	cmp	r4, #0
 8003d1e:	d15d      	bne.n	8003ddc <_dtoa_r+0x4ec>
 8003d20:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003d24:	2200      	movs	r2, #0
 8003d26:	4b5c      	ldr	r3, [pc, #368]	; (8003e98 <_dtoa_r+0x5a8>)
 8003d28:	f7fc fa8a 	bl	8000240 <__aeabi_dsub>
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	460b      	mov	r3, r1
 8003d30:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003d34:	4633      	mov	r3, r6
 8003d36:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003d38:	f7fc feca 	bl	8000ad0 <__aeabi_dcmpgt>
 8003d3c:	2800      	cmp	r0, #0
 8003d3e:	f040 8295 	bne.w	800426c <_dtoa_r+0x97c>
 8003d42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003d46:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003d48:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8003d4c:	f7fc fea2 	bl	8000a94 <__aeabi_dcmplt>
 8003d50:	2800      	cmp	r0, #0
 8003d52:	f040 8289 	bne.w	8004268 <_dtoa_r+0x978>
 8003d56:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8003d5a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8003d5e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	f2c0 8151 	blt.w	8004008 <_dtoa_r+0x718>
 8003d66:	f1bb 0f0e 	cmp.w	fp, #14
 8003d6a:	f300 814d 	bgt.w	8004008 <_dtoa_r+0x718>
 8003d6e:	4b45      	ldr	r3, [pc, #276]	; (8003e84 <_dtoa_r+0x594>)
 8003d70:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8003d74:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003d78:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8003d7c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	f280 80da 	bge.w	8003f38 <_dtoa_r+0x648>
 8003d84:	9b08      	ldr	r3, [sp, #32]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	f300 80d6 	bgt.w	8003f38 <_dtoa_r+0x648>
 8003d8c:	f040 826b 	bne.w	8004266 <_dtoa_r+0x976>
 8003d90:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003d94:	2200      	movs	r2, #0
 8003d96:	4b40      	ldr	r3, [pc, #256]	; (8003e98 <_dtoa_r+0x5a8>)
 8003d98:	f7fc fc0a 	bl	80005b0 <__aeabi_dmul>
 8003d9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003da0:	f7fc fe8c 	bl	8000abc <__aeabi_dcmpge>
 8003da4:	9c08      	ldr	r4, [sp, #32]
 8003da6:	4626      	mov	r6, r4
 8003da8:	2800      	cmp	r0, #0
 8003daa:	f040 8241 	bne.w	8004230 <_dtoa_r+0x940>
 8003dae:	2331      	movs	r3, #49	; 0x31
 8003db0:	9f03      	ldr	r7, [sp, #12]
 8003db2:	f10b 0b01 	add.w	fp, fp, #1
 8003db6:	f807 3b01 	strb.w	r3, [r7], #1
 8003dba:	e23d      	b.n	8004238 <_dtoa_r+0x948>
 8003dbc:	07e2      	lsls	r2, r4, #31
 8003dbe:	d505      	bpl.n	8003dcc <_dtoa_r+0x4dc>
 8003dc0:	e9d6 2300 	ldrd	r2, r3, [r6]
 8003dc4:	f7fc fbf4 	bl	80005b0 <__aeabi_dmul>
 8003dc8:	2301      	movs	r3, #1
 8003dca:	3701      	adds	r7, #1
 8003dcc:	1064      	asrs	r4, r4, #1
 8003dce:	3608      	adds	r6, #8
 8003dd0:	e76d      	b.n	8003cae <_dtoa_r+0x3be>
 8003dd2:	2702      	movs	r7, #2
 8003dd4:	e770      	b.n	8003cb8 <_dtoa_r+0x3c8>
 8003dd6:	46d8      	mov	r8, fp
 8003dd8:	9c08      	ldr	r4, [sp, #32]
 8003dda:	e78f      	b.n	8003cfc <_dtoa_r+0x40c>
 8003ddc:	9903      	ldr	r1, [sp, #12]
 8003dde:	4b29      	ldr	r3, [pc, #164]	; (8003e84 <_dtoa_r+0x594>)
 8003de0:	4421      	add	r1, r4
 8003de2:	9112      	str	r1, [sp, #72]	; 0x48
 8003de4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003de6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003dea:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8003dee:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003df2:	2900      	cmp	r1, #0
 8003df4:	d054      	beq.n	8003ea0 <_dtoa_r+0x5b0>
 8003df6:	2000      	movs	r0, #0
 8003df8:	4928      	ldr	r1, [pc, #160]	; (8003e9c <_dtoa_r+0x5ac>)
 8003dfa:	f7fc fd03 	bl	8000804 <__aeabi_ddiv>
 8003dfe:	463b      	mov	r3, r7
 8003e00:	4632      	mov	r2, r6
 8003e02:	f7fc fa1d 	bl	8000240 <__aeabi_dsub>
 8003e06:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003e0a:	9f03      	ldr	r7, [sp, #12]
 8003e0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003e10:	f7fc fe7e 	bl	8000b10 <__aeabi_d2iz>
 8003e14:	4604      	mov	r4, r0
 8003e16:	f7fc fb61 	bl	80004dc <__aeabi_i2d>
 8003e1a:	4602      	mov	r2, r0
 8003e1c:	460b      	mov	r3, r1
 8003e1e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003e22:	f7fc fa0d 	bl	8000240 <__aeabi_dsub>
 8003e26:	4602      	mov	r2, r0
 8003e28:	460b      	mov	r3, r1
 8003e2a:	3430      	adds	r4, #48	; 0x30
 8003e2c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003e30:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003e34:	f807 4b01 	strb.w	r4, [r7], #1
 8003e38:	f7fc fe2c 	bl	8000a94 <__aeabi_dcmplt>
 8003e3c:	2800      	cmp	r0, #0
 8003e3e:	d173      	bne.n	8003f28 <_dtoa_r+0x638>
 8003e40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003e44:	2000      	movs	r0, #0
 8003e46:	4911      	ldr	r1, [pc, #68]	; (8003e8c <_dtoa_r+0x59c>)
 8003e48:	f7fc f9fa 	bl	8000240 <__aeabi_dsub>
 8003e4c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003e50:	f7fc fe20 	bl	8000a94 <__aeabi_dcmplt>
 8003e54:	2800      	cmp	r0, #0
 8003e56:	f040 80b6 	bne.w	8003fc6 <_dtoa_r+0x6d6>
 8003e5a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003e5c:	429f      	cmp	r7, r3
 8003e5e:	f43f af7a 	beq.w	8003d56 <_dtoa_r+0x466>
 8003e62:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003e66:	2200      	movs	r2, #0
 8003e68:	4b09      	ldr	r3, [pc, #36]	; (8003e90 <_dtoa_r+0x5a0>)
 8003e6a:	f7fc fba1 	bl	80005b0 <__aeabi_dmul>
 8003e6e:	2200      	movs	r2, #0
 8003e70:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003e74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003e78:	4b05      	ldr	r3, [pc, #20]	; (8003e90 <_dtoa_r+0x5a0>)
 8003e7a:	f7fc fb99 	bl	80005b0 <__aeabi_dmul>
 8003e7e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003e82:	e7c3      	b.n	8003e0c <_dtoa_r+0x51c>
 8003e84:	080055d8 	.word	0x080055d8
 8003e88:	080055b0 	.word	0x080055b0
 8003e8c:	3ff00000 	.word	0x3ff00000
 8003e90:	40240000 	.word	0x40240000
 8003e94:	401c0000 	.word	0x401c0000
 8003e98:	40140000 	.word	0x40140000
 8003e9c:	3fe00000 	.word	0x3fe00000
 8003ea0:	4630      	mov	r0, r6
 8003ea2:	4639      	mov	r1, r7
 8003ea4:	f7fc fb84 	bl	80005b0 <__aeabi_dmul>
 8003ea8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003eaa:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003eae:	9c03      	ldr	r4, [sp, #12]
 8003eb0:	9314      	str	r3, [sp, #80]	; 0x50
 8003eb2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003eb6:	f7fc fe2b 	bl	8000b10 <__aeabi_d2iz>
 8003eba:	9015      	str	r0, [sp, #84]	; 0x54
 8003ebc:	f7fc fb0e 	bl	80004dc <__aeabi_i2d>
 8003ec0:	4602      	mov	r2, r0
 8003ec2:	460b      	mov	r3, r1
 8003ec4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003ec8:	f7fc f9ba 	bl	8000240 <__aeabi_dsub>
 8003ecc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003ece:	4606      	mov	r6, r0
 8003ed0:	3330      	adds	r3, #48	; 0x30
 8003ed2:	f804 3b01 	strb.w	r3, [r4], #1
 8003ed6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003ed8:	460f      	mov	r7, r1
 8003eda:	429c      	cmp	r4, r3
 8003edc:	f04f 0200 	mov.w	r2, #0
 8003ee0:	d124      	bne.n	8003f2c <_dtoa_r+0x63c>
 8003ee2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003ee6:	4baf      	ldr	r3, [pc, #700]	; (80041a4 <_dtoa_r+0x8b4>)
 8003ee8:	f7fc f9ac 	bl	8000244 <__adddf3>
 8003eec:	4602      	mov	r2, r0
 8003eee:	460b      	mov	r3, r1
 8003ef0:	4630      	mov	r0, r6
 8003ef2:	4639      	mov	r1, r7
 8003ef4:	f7fc fdec 	bl	8000ad0 <__aeabi_dcmpgt>
 8003ef8:	2800      	cmp	r0, #0
 8003efa:	d163      	bne.n	8003fc4 <_dtoa_r+0x6d4>
 8003efc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003f00:	2000      	movs	r0, #0
 8003f02:	49a8      	ldr	r1, [pc, #672]	; (80041a4 <_dtoa_r+0x8b4>)
 8003f04:	f7fc f99c 	bl	8000240 <__aeabi_dsub>
 8003f08:	4602      	mov	r2, r0
 8003f0a:	460b      	mov	r3, r1
 8003f0c:	4630      	mov	r0, r6
 8003f0e:	4639      	mov	r1, r7
 8003f10:	f7fc fdc0 	bl	8000a94 <__aeabi_dcmplt>
 8003f14:	2800      	cmp	r0, #0
 8003f16:	f43f af1e 	beq.w	8003d56 <_dtoa_r+0x466>
 8003f1a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8003f1c:	1e7b      	subs	r3, r7, #1
 8003f1e:	9314      	str	r3, [sp, #80]	; 0x50
 8003f20:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8003f24:	2b30      	cmp	r3, #48	; 0x30
 8003f26:	d0f8      	beq.n	8003f1a <_dtoa_r+0x62a>
 8003f28:	46c3      	mov	fp, r8
 8003f2a:	e03b      	b.n	8003fa4 <_dtoa_r+0x6b4>
 8003f2c:	4b9e      	ldr	r3, [pc, #632]	; (80041a8 <_dtoa_r+0x8b8>)
 8003f2e:	f7fc fb3f 	bl	80005b0 <__aeabi_dmul>
 8003f32:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003f36:	e7bc      	b.n	8003eb2 <_dtoa_r+0x5c2>
 8003f38:	9f03      	ldr	r7, [sp, #12]
 8003f3a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8003f3e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003f42:	4640      	mov	r0, r8
 8003f44:	4649      	mov	r1, r9
 8003f46:	f7fc fc5d 	bl	8000804 <__aeabi_ddiv>
 8003f4a:	f7fc fde1 	bl	8000b10 <__aeabi_d2iz>
 8003f4e:	4604      	mov	r4, r0
 8003f50:	f7fc fac4 	bl	80004dc <__aeabi_i2d>
 8003f54:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003f58:	f7fc fb2a 	bl	80005b0 <__aeabi_dmul>
 8003f5c:	4602      	mov	r2, r0
 8003f5e:	460b      	mov	r3, r1
 8003f60:	4640      	mov	r0, r8
 8003f62:	4649      	mov	r1, r9
 8003f64:	f7fc f96c 	bl	8000240 <__aeabi_dsub>
 8003f68:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8003f6c:	f807 6b01 	strb.w	r6, [r7], #1
 8003f70:	9e03      	ldr	r6, [sp, #12]
 8003f72:	f8dd c020 	ldr.w	ip, [sp, #32]
 8003f76:	1bbe      	subs	r6, r7, r6
 8003f78:	45b4      	cmp	ip, r6
 8003f7a:	4602      	mov	r2, r0
 8003f7c:	460b      	mov	r3, r1
 8003f7e:	d136      	bne.n	8003fee <_dtoa_r+0x6fe>
 8003f80:	f7fc f960 	bl	8000244 <__adddf3>
 8003f84:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003f88:	4680      	mov	r8, r0
 8003f8a:	4689      	mov	r9, r1
 8003f8c:	f7fc fda0 	bl	8000ad0 <__aeabi_dcmpgt>
 8003f90:	bb58      	cbnz	r0, 8003fea <_dtoa_r+0x6fa>
 8003f92:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003f96:	4640      	mov	r0, r8
 8003f98:	4649      	mov	r1, r9
 8003f9a:	f7fc fd71 	bl	8000a80 <__aeabi_dcmpeq>
 8003f9e:	b108      	cbz	r0, 8003fa4 <_dtoa_r+0x6b4>
 8003fa0:	07e3      	lsls	r3, r4, #31
 8003fa2:	d422      	bmi.n	8003fea <_dtoa_r+0x6fa>
 8003fa4:	4651      	mov	r1, sl
 8003fa6:	4628      	mov	r0, r5
 8003fa8:	f000 fbc2 	bl	8004730 <_Bfree>
 8003fac:	2300      	movs	r3, #0
 8003fae:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8003fb0:	703b      	strb	r3, [r7, #0]
 8003fb2:	f10b 0301 	add.w	r3, fp, #1
 8003fb6:	6013      	str	r3, [r2, #0]
 8003fb8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	f43f ace6 	beq.w	800398c <_dtoa_r+0x9c>
 8003fc0:	601f      	str	r7, [r3, #0]
 8003fc2:	e4e3      	b.n	800398c <_dtoa_r+0x9c>
 8003fc4:	4627      	mov	r7, r4
 8003fc6:	463b      	mov	r3, r7
 8003fc8:	461f      	mov	r7, r3
 8003fca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003fce:	2a39      	cmp	r2, #57	; 0x39
 8003fd0:	d107      	bne.n	8003fe2 <_dtoa_r+0x6f2>
 8003fd2:	9a03      	ldr	r2, [sp, #12]
 8003fd4:	429a      	cmp	r2, r3
 8003fd6:	d1f7      	bne.n	8003fc8 <_dtoa_r+0x6d8>
 8003fd8:	2230      	movs	r2, #48	; 0x30
 8003fda:	9903      	ldr	r1, [sp, #12]
 8003fdc:	f108 0801 	add.w	r8, r8, #1
 8003fe0:	700a      	strb	r2, [r1, #0]
 8003fe2:	781a      	ldrb	r2, [r3, #0]
 8003fe4:	3201      	adds	r2, #1
 8003fe6:	701a      	strb	r2, [r3, #0]
 8003fe8:	e79e      	b.n	8003f28 <_dtoa_r+0x638>
 8003fea:	46d8      	mov	r8, fp
 8003fec:	e7eb      	b.n	8003fc6 <_dtoa_r+0x6d6>
 8003fee:	2200      	movs	r2, #0
 8003ff0:	4b6d      	ldr	r3, [pc, #436]	; (80041a8 <_dtoa_r+0x8b8>)
 8003ff2:	f7fc fadd 	bl	80005b0 <__aeabi_dmul>
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	4680      	mov	r8, r0
 8003ffc:	4689      	mov	r9, r1
 8003ffe:	f7fc fd3f 	bl	8000a80 <__aeabi_dcmpeq>
 8004002:	2800      	cmp	r0, #0
 8004004:	d09b      	beq.n	8003f3e <_dtoa_r+0x64e>
 8004006:	e7cd      	b.n	8003fa4 <_dtoa_r+0x6b4>
 8004008:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800400a:	2a00      	cmp	r2, #0
 800400c:	f000 80c4 	beq.w	8004198 <_dtoa_r+0x8a8>
 8004010:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004012:	2a01      	cmp	r2, #1
 8004014:	f300 80a8 	bgt.w	8004168 <_dtoa_r+0x878>
 8004018:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800401a:	2a00      	cmp	r2, #0
 800401c:	f000 80a0 	beq.w	8004160 <_dtoa_r+0x870>
 8004020:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004024:	464f      	mov	r7, r9
 8004026:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004028:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800402a:	2101      	movs	r1, #1
 800402c:	441a      	add	r2, r3
 800402e:	4628      	mov	r0, r5
 8004030:	4499      	add	r9, r3
 8004032:	9209      	str	r2, [sp, #36]	; 0x24
 8004034:	f000 fc32 	bl	800489c <__i2b>
 8004038:	4606      	mov	r6, r0
 800403a:	b15f      	cbz	r7, 8004054 <_dtoa_r+0x764>
 800403c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800403e:	2b00      	cmp	r3, #0
 8004040:	dd08      	ble.n	8004054 <_dtoa_r+0x764>
 8004042:	42bb      	cmp	r3, r7
 8004044:	bfa8      	it	ge
 8004046:	463b      	movge	r3, r7
 8004048:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800404a:	eba9 0903 	sub.w	r9, r9, r3
 800404e:	1aff      	subs	r7, r7, r3
 8004050:	1ad3      	subs	r3, r2, r3
 8004052:	9309      	str	r3, [sp, #36]	; 0x24
 8004054:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004056:	b1f3      	cbz	r3, 8004096 <_dtoa_r+0x7a6>
 8004058:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800405a:	2b00      	cmp	r3, #0
 800405c:	f000 80a0 	beq.w	80041a0 <_dtoa_r+0x8b0>
 8004060:	2c00      	cmp	r4, #0
 8004062:	dd10      	ble.n	8004086 <_dtoa_r+0x796>
 8004064:	4631      	mov	r1, r6
 8004066:	4622      	mov	r2, r4
 8004068:	4628      	mov	r0, r5
 800406a:	f000 fcd5 	bl	8004a18 <__pow5mult>
 800406e:	4652      	mov	r2, sl
 8004070:	4601      	mov	r1, r0
 8004072:	4606      	mov	r6, r0
 8004074:	4628      	mov	r0, r5
 8004076:	f000 fc27 	bl	80048c8 <__multiply>
 800407a:	4680      	mov	r8, r0
 800407c:	4651      	mov	r1, sl
 800407e:	4628      	mov	r0, r5
 8004080:	f000 fb56 	bl	8004730 <_Bfree>
 8004084:	46c2      	mov	sl, r8
 8004086:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004088:	1b1a      	subs	r2, r3, r4
 800408a:	d004      	beq.n	8004096 <_dtoa_r+0x7a6>
 800408c:	4651      	mov	r1, sl
 800408e:	4628      	mov	r0, r5
 8004090:	f000 fcc2 	bl	8004a18 <__pow5mult>
 8004094:	4682      	mov	sl, r0
 8004096:	2101      	movs	r1, #1
 8004098:	4628      	mov	r0, r5
 800409a:	f000 fbff 	bl	800489c <__i2b>
 800409e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80040a0:	4604      	mov	r4, r0
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	f340 8082 	ble.w	80041ac <_dtoa_r+0x8bc>
 80040a8:	461a      	mov	r2, r3
 80040aa:	4601      	mov	r1, r0
 80040ac:	4628      	mov	r0, r5
 80040ae:	f000 fcb3 	bl	8004a18 <__pow5mult>
 80040b2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80040b4:	4604      	mov	r4, r0
 80040b6:	2b01      	cmp	r3, #1
 80040b8:	dd7b      	ble.n	80041b2 <_dtoa_r+0x8c2>
 80040ba:	f04f 0800 	mov.w	r8, #0
 80040be:	6923      	ldr	r3, [r4, #16]
 80040c0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80040c4:	6918      	ldr	r0, [r3, #16]
 80040c6:	f000 fb9b 	bl	8004800 <__hi0bits>
 80040ca:	f1c0 0020 	rsb	r0, r0, #32
 80040ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80040d0:	4418      	add	r0, r3
 80040d2:	f010 001f 	ands.w	r0, r0, #31
 80040d6:	f000 8092 	beq.w	80041fe <_dtoa_r+0x90e>
 80040da:	f1c0 0320 	rsb	r3, r0, #32
 80040de:	2b04      	cmp	r3, #4
 80040e0:	f340 8085 	ble.w	80041ee <_dtoa_r+0x8fe>
 80040e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80040e6:	f1c0 001c 	rsb	r0, r0, #28
 80040ea:	4403      	add	r3, r0
 80040ec:	4481      	add	r9, r0
 80040ee:	4407      	add	r7, r0
 80040f0:	9309      	str	r3, [sp, #36]	; 0x24
 80040f2:	f1b9 0f00 	cmp.w	r9, #0
 80040f6:	dd05      	ble.n	8004104 <_dtoa_r+0x814>
 80040f8:	4651      	mov	r1, sl
 80040fa:	464a      	mov	r2, r9
 80040fc:	4628      	mov	r0, r5
 80040fe:	f000 fce5 	bl	8004acc <__lshift>
 8004102:	4682      	mov	sl, r0
 8004104:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004106:	2b00      	cmp	r3, #0
 8004108:	dd05      	ble.n	8004116 <_dtoa_r+0x826>
 800410a:	4621      	mov	r1, r4
 800410c:	461a      	mov	r2, r3
 800410e:	4628      	mov	r0, r5
 8004110:	f000 fcdc 	bl	8004acc <__lshift>
 8004114:	4604      	mov	r4, r0
 8004116:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004118:	2b00      	cmp	r3, #0
 800411a:	d072      	beq.n	8004202 <_dtoa_r+0x912>
 800411c:	4621      	mov	r1, r4
 800411e:	4650      	mov	r0, sl
 8004120:	f000 fd40 	bl	8004ba4 <__mcmp>
 8004124:	2800      	cmp	r0, #0
 8004126:	da6c      	bge.n	8004202 <_dtoa_r+0x912>
 8004128:	2300      	movs	r3, #0
 800412a:	4651      	mov	r1, sl
 800412c:	220a      	movs	r2, #10
 800412e:	4628      	mov	r0, r5
 8004130:	f000 fb20 	bl	8004774 <__multadd>
 8004134:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004136:	4682      	mov	sl, r0
 8004138:	f10b 3bff 	add.w	fp, fp, #4294967295
 800413c:	2b00      	cmp	r3, #0
 800413e:	f000 81ac 	beq.w	800449a <_dtoa_r+0xbaa>
 8004142:	2300      	movs	r3, #0
 8004144:	4631      	mov	r1, r6
 8004146:	220a      	movs	r2, #10
 8004148:	4628      	mov	r0, r5
 800414a:	f000 fb13 	bl	8004774 <__multadd>
 800414e:	9b06      	ldr	r3, [sp, #24]
 8004150:	4606      	mov	r6, r0
 8004152:	2b00      	cmp	r3, #0
 8004154:	f300 8093 	bgt.w	800427e <_dtoa_r+0x98e>
 8004158:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800415a:	2b02      	cmp	r3, #2
 800415c:	dc59      	bgt.n	8004212 <_dtoa_r+0x922>
 800415e:	e08e      	b.n	800427e <_dtoa_r+0x98e>
 8004160:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004162:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004166:	e75d      	b.n	8004024 <_dtoa_r+0x734>
 8004168:	9b08      	ldr	r3, [sp, #32]
 800416a:	1e5c      	subs	r4, r3, #1
 800416c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800416e:	42a3      	cmp	r3, r4
 8004170:	bfbf      	itttt	lt
 8004172:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8004174:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8004176:	1ae3      	sublt	r3, r4, r3
 8004178:	18d2      	addlt	r2, r2, r3
 800417a:	bfa8      	it	ge
 800417c:	1b1c      	subge	r4, r3, r4
 800417e:	9b08      	ldr	r3, [sp, #32]
 8004180:	bfbe      	ittt	lt
 8004182:	940a      	strlt	r4, [sp, #40]	; 0x28
 8004184:	920e      	strlt	r2, [sp, #56]	; 0x38
 8004186:	2400      	movlt	r4, #0
 8004188:	2b00      	cmp	r3, #0
 800418a:	bfb5      	itete	lt
 800418c:	eba9 0703 	sublt.w	r7, r9, r3
 8004190:	464f      	movge	r7, r9
 8004192:	2300      	movlt	r3, #0
 8004194:	9b08      	ldrge	r3, [sp, #32]
 8004196:	e747      	b.n	8004028 <_dtoa_r+0x738>
 8004198:	464f      	mov	r7, r9
 800419a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800419c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800419e:	e74c      	b.n	800403a <_dtoa_r+0x74a>
 80041a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80041a2:	e773      	b.n	800408c <_dtoa_r+0x79c>
 80041a4:	3fe00000 	.word	0x3fe00000
 80041a8:	40240000 	.word	0x40240000
 80041ac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80041ae:	2b01      	cmp	r3, #1
 80041b0:	dc18      	bgt.n	80041e4 <_dtoa_r+0x8f4>
 80041b2:	9b04      	ldr	r3, [sp, #16]
 80041b4:	b9b3      	cbnz	r3, 80041e4 <_dtoa_r+0x8f4>
 80041b6:	9b05      	ldr	r3, [sp, #20]
 80041b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80041bc:	b993      	cbnz	r3, 80041e4 <_dtoa_r+0x8f4>
 80041be:	9b05      	ldr	r3, [sp, #20]
 80041c0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80041c4:	0d1b      	lsrs	r3, r3, #20
 80041c6:	051b      	lsls	r3, r3, #20
 80041c8:	b17b      	cbz	r3, 80041ea <_dtoa_r+0x8fa>
 80041ca:	f04f 0801 	mov.w	r8, #1
 80041ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80041d0:	f109 0901 	add.w	r9, r9, #1
 80041d4:	3301      	adds	r3, #1
 80041d6:	9309      	str	r3, [sp, #36]	; 0x24
 80041d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80041da:	2b00      	cmp	r3, #0
 80041dc:	f47f af6f 	bne.w	80040be <_dtoa_r+0x7ce>
 80041e0:	2001      	movs	r0, #1
 80041e2:	e774      	b.n	80040ce <_dtoa_r+0x7de>
 80041e4:	f04f 0800 	mov.w	r8, #0
 80041e8:	e7f6      	b.n	80041d8 <_dtoa_r+0x8e8>
 80041ea:	4698      	mov	r8, r3
 80041ec:	e7f4      	b.n	80041d8 <_dtoa_r+0x8e8>
 80041ee:	d080      	beq.n	80040f2 <_dtoa_r+0x802>
 80041f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80041f2:	331c      	adds	r3, #28
 80041f4:	441a      	add	r2, r3
 80041f6:	4499      	add	r9, r3
 80041f8:	441f      	add	r7, r3
 80041fa:	9209      	str	r2, [sp, #36]	; 0x24
 80041fc:	e779      	b.n	80040f2 <_dtoa_r+0x802>
 80041fe:	4603      	mov	r3, r0
 8004200:	e7f6      	b.n	80041f0 <_dtoa_r+0x900>
 8004202:	9b08      	ldr	r3, [sp, #32]
 8004204:	2b00      	cmp	r3, #0
 8004206:	dc34      	bgt.n	8004272 <_dtoa_r+0x982>
 8004208:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800420a:	2b02      	cmp	r3, #2
 800420c:	dd31      	ble.n	8004272 <_dtoa_r+0x982>
 800420e:	9b08      	ldr	r3, [sp, #32]
 8004210:	9306      	str	r3, [sp, #24]
 8004212:	9b06      	ldr	r3, [sp, #24]
 8004214:	b963      	cbnz	r3, 8004230 <_dtoa_r+0x940>
 8004216:	4621      	mov	r1, r4
 8004218:	2205      	movs	r2, #5
 800421a:	4628      	mov	r0, r5
 800421c:	f000 faaa 	bl	8004774 <__multadd>
 8004220:	4601      	mov	r1, r0
 8004222:	4604      	mov	r4, r0
 8004224:	4650      	mov	r0, sl
 8004226:	f000 fcbd 	bl	8004ba4 <__mcmp>
 800422a:	2800      	cmp	r0, #0
 800422c:	f73f adbf 	bgt.w	8003dae <_dtoa_r+0x4be>
 8004230:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004232:	9f03      	ldr	r7, [sp, #12]
 8004234:	ea6f 0b03 	mvn.w	fp, r3
 8004238:	f04f 0800 	mov.w	r8, #0
 800423c:	4621      	mov	r1, r4
 800423e:	4628      	mov	r0, r5
 8004240:	f000 fa76 	bl	8004730 <_Bfree>
 8004244:	2e00      	cmp	r6, #0
 8004246:	f43f aead 	beq.w	8003fa4 <_dtoa_r+0x6b4>
 800424a:	f1b8 0f00 	cmp.w	r8, #0
 800424e:	d005      	beq.n	800425c <_dtoa_r+0x96c>
 8004250:	45b0      	cmp	r8, r6
 8004252:	d003      	beq.n	800425c <_dtoa_r+0x96c>
 8004254:	4641      	mov	r1, r8
 8004256:	4628      	mov	r0, r5
 8004258:	f000 fa6a 	bl	8004730 <_Bfree>
 800425c:	4631      	mov	r1, r6
 800425e:	4628      	mov	r0, r5
 8004260:	f000 fa66 	bl	8004730 <_Bfree>
 8004264:	e69e      	b.n	8003fa4 <_dtoa_r+0x6b4>
 8004266:	2400      	movs	r4, #0
 8004268:	4626      	mov	r6, r4
 800426a:	e7e1      	b.n	8004230 <_dtoa_r+0x940>
 800426c:	46c3      	mov	fp, r8
 800426e:	4626      	mov	r6, r4
 8004270:	e59d      	b.n	8003dae <_dtoa_r+0x4be>
 8004272:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004274:	2b00      	cmp	r3, #0
 8004276:	f000 80c8 	beq.w	800440a <_dtoa_r+0xb1a>
 800427a:	9b08      	ldr	r3, [sp, #32]
 800427c:	9306      	str	r3, [sp, #24]
 800427e:	2f00      	cmp	r7, #0
 8004280:	dd05      	ble.n	800428e <_dtoa_r+0x99e>
 8004282:	4631      	mov	r1, r6
 8004284:	463a      	mov	r2, r7
 8004286:	4628      	mov	r0, r5
 8004288:	f000 fc20 	bl	8004acc <__lshift>
 800428c:	4606      	mov	r6, r0
 800428e:	f1b8 0f00 	cmp.w	r8, #0
 8004292:	d05b      	beq.n	800434c <_dtoa_r+0xa5c>
 8004294:	4628      	mov	r0, r5
 8004296:	6871      	ldr	r1, [r6, #4]
 8004298:	f000 fa0a 	bl	80046b0 <_Balloc>
 800429c:	4607      	mov	r7, r0
 800429e:	b928      	cbnz	r0, 80042ac <_dtoa_r+0x9bc>
 80042a0:	4602      	mov	r2, r0
 80042a2:	f240 21ef 	movw	r1, #751	; 0x2ef
 80042a6:	4b81      	ldr	r3, [pc, #516]	; (80044ac <_dtoa_r+0xbbc>)
 80042a8:	f7ff bb36 	b.w	8003918 <_dtoa_r+0x28>
 80042ac:	6932      	ldr	r2, [r6, #16]
 80042ae:	f106 010c 	add.w	r1, r6, #12
 80042b2:	3202      	adds	r2, #2
 80042b4:	0092      	lsls	r2, r2, #2
 80042b6:	300c      	adds	r0, #12
 80042b8:	f000 feb0 	bl	800501c <memcpy>
 80042bc:	2201      	movs	r2, #1
 80042be:	4639      	mov	r1, r7
 80042c0:	4628      	mov	r0, r5
 80042c2:	f000 fc03 	bl	8004acc <__lshift>
 80042c6:	46b0      	mov	r8, r6
 80042c8:	4606      	mov	r6, r0
 80042ca:	9b03      	ldr	r3, [sp, #12]
 80042cc:	9a03      	ldr	r2, [sp, #12]
 80042ce:	3301      	adds	r3, #1
 80042d0:	9308      	str	r3, [sp, #32]
 80042d2:	9b06      	ldr	r3, [sp, #24]
 80042d4:	4413      	add	r3, r2
 80042d6:	930b      	str	r3, [sp, #44]	; 0x2c
 80042d8:	9b04      	ldr	r3, [sp, #16]
 80042da:	f003 0301 	and.w	r3, r3, #1
 80042de:	930a      	str	r3, [sp, #40]	; 0x28
 80042e0:	9b08      	ldr	r3, [sp, #32]
 80042e2:	4621      	mov	r1, r4
 80042e4:	3b01      	subs	r3, #1
 80042e6:	4650      	mov	r0, sl
 80042e8:	9304      	str	r3, [sp, #16]
 80042ea:	f7ff fa78 	bl	80037de <quorem>
 80042ee:	4641      	mov	r1, r8
 80042f0:	9006      	str	r0, [sp, #24]
 80042f2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80042f6:	4650      	mov	r0, sl
 80042f8:	f000 fc54 	bl	8004ba4 <__mcmp>
 80042fc:	4632      	mov	r2, r6
 80042fe:	9009      	str	r0, [sp, #36]	; 0x24
 8004300:	4621      	mov	r1, r4
 8004302:	4628      	mov	r0, r5
 8004304:	f000 fc6a 	bl	8004bdc <__mdiff>
 8004308:	68c2      	ldr	r2, [r0, #12]
 800430a:	4607      	mov	r7, r0
 800430c:	bb02      	cbnz	r2, 8004350 <_dtoa_r+0xa60>
 800430e:	4601      	mov	r1, r0
 8004310:	4650      	mov	r0, sl
 8004312:	f000 fc47 	bl	8004ba4 <__mcmp>
 8004316:	4602      	mov	r2, r0
 8004318:	4639      	mov	r1, r7
 800431a:	4628      	mov	r0, r5
 800431c:	920c      	str	r2, [sp, #48]	; 0x30
 800431e:	f000 fa07 	bl	8004730 <_Bfree>
 8004322:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004324:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004326:	9f08      	ldr	r7, [sp, #32]
 8004328:	ea43 0102 	orr.w	r1, r3, r2
 800432c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800432e:	4319      	orrs	r1, r3
 8004330:	d110      	bne.n	8004354 <_dtoa_r+0xa64>
 8004332:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004336:	d029      	beq.n	800438c <_dtoa_r+0xa9c>
 8004338:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800433a:	2b00      	cmp	r3, #0
 800433c:	dd02      	ble.n	8004344 <_dtoa_r+0xa54>
 800433e:	9b06      	ldr	r3, [sp, #24]
 8004340:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8004344:	9b04      	ldr	r3, [sp, #16]
 8004346:	f883 9000 	strb.w	r9, [r3]
 800434a:	e777      	b.n	800423c <_dtoa_r+0x94c>
 800434c:	4630      	mov	r0, r6
 800434e:	e7ba      	b.n	80042c6 <_dtoa_r+0x9d6>
 8004350:	2201      	movs	r2, #1
 8004352:	e7e1      	b.n	8004318 <_dtoa_r+0xa28>
 8004354:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004356:	2b00      	cmp	r3, #0
 8004358:	db04      	blt.n	8004364 <_dtoa_r+0xa74>
 800435a:	9922      	ldr	r1, [sp, #136]	; 0x88
 800435c:	430b      	orrs	r3, r1
 800435e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004360:	430b      	orrs	r3, r1
 8004362:	d120      	bne.n	80043a6 <_dtoa_r+0xab6>
 8004364:	2a00      	cmp	r2, #0
 8004366:	dded      	ble.n	8004344 <_dtoa_r+0xa54>
 8004368:	4651      	mov	r1, sl
 800436a:	2201      	movs	r2, #1
 800436c:	4628      	mov	r0, r5
 800436e:	f000 fbad 	bl	8004acc <__lshift>
 8004372:	4621      	mov	r1, r4
 8004374:	4682      	mov	sl, r0
 8004376:	f000 fc15 	bl	8004ba4 <__mcmp>
 800437a:	2800      	cmp	r0, #0
 800437c:	dc03      	bgt.n	8004386 <_dtoa_r+0xa96>
 800437e:	d1e1      	bne.n	8004344 <_dtoa_r+0xa54>
 8004380:	f019 0f01 	tst.w	r9, #1
 8004384:	d0de      	beq.n	8004344 <_dtoa_r+0xa54>
 8004386:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800438a:	d1d8      	bne.n	800433e <_dtoa_r+0xa4e>
 800438c:	2339      	movs	r3, #57	; 0x39
 800438e:	9a04      	ldr	r2, [sp, #16]
 8004390:	7013      	strb	r3, [r2, #0]
 8004392:	463b      	mov	r3, r7
 8004394:	461f      	mov	r7, r3
 8004396:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800439a:	3b01      	subs	r3, #1
 800439c:	2a39      	cmp	r2, #57	; 0x39
 800439e:	d06b      	beq.n	8004478 <_dtoa_r+0xb88>
 80043a0:	3201      	adds	r2, #1
 80043a2:	701a      	strb	r2, [r3, #0]
 80043a4:	e74a      	b.n	800423c <_dtoa_r+0x94c>
 80043a6:	2a00      	cmp	r2, #0
 80043a8:	dd07      	ble.n	80043ba <_dtoa_r+0xaca>
 80043aa:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80043ae:	d0ed      	beq.n	800438c <_dtoa_r+0xa9c>
 80043b0:	9a04      	ldr	r2, [sp, #16]
 80043b2:	f109 0301 	add.w	r3, r9, #1
 80043b6:	7013      	strb	r3, [r2, #0]
 80043b8:	e740      	b.n	800423c <_dtoa_r+0x94c>
 80043ba:	9b08      	ldr	r3, [sp, #32]
 80043bc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80043be:	f803 9c01 	strb.w	r9, [r3, #-1]
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d042      	beq.n	800444c <_dtoa_r+0xb5c>
 80043c6:	4651      	mov	r1, sl
 80043c8:	2300      	movs	r3, #0
 80043ca:	220a      	movs	r2, #10
 80043cc:	4628      	mov	r0, r5
 80043ce:	f000 f9d1 	bl	8004774 <__multadd>
 80043d2:	45b0      	cmp	r8, r6
 80043d4:	4682      	mov	sl, r0
 80043d6:	f04f 0300 	mov.w	r3, #0
 80043da:	f04f 020a 	mov.w	r2, #10
 80043de:	4641      	mov	r1, r8
 80043e0:	4628      	mov	r0, r5
 80043e2:	d107      	bne.n	80043f4 <_dtoa_r+0xb04>
 80043e4:	f000 f9c6 	bl	8004774 <__multadd>
 80043e8:	4680      	mov	r8, r0
 80043ea:	4606      	mov	r6, r0
 80043ec:	9b08      	ldr	r3, [sp, #32]
 80043ee:	3301      	adds	r3, #1
 80043f0:	9308      	str	r3, [sp, #32]
 80043f2:	e775      	b.n	80042e0 <_dtoa_r+0x9f0>
 80043f4:	f000 f9be 	bl	8004774 <__multadd>
 80043f8:	4631      	mov	r1, r6
 80043fa:	4680      	mov	r8, r0
 80043fc:	2300      	movs	r3, #0
 80043fe:	220a      	movs	r2, #10
 8004400:	4628      	mov	r0, r5
 8004402:	f000 f9b7 	bl	8004774 <__multadd>
 8004406:	4606      	mov	r6, r0
 8004408:	e7f0      	b.n	80043ec <_dtoa_r+0xafc>
 800440a:	9b08      	ldr	r3, [sp, #32]
 800440c:	9306      	str	r3, [sp, #24]
 800440e:	9f03      	ldr	r7, [sp, #12]
 8004410:	4621      	mov	r1, r4
 8004412:	4650      	mov	r0, sl
 8004414:	f7ff f9e3 	bl	80037de <quorem>
 8004418:	9b03      	ldr	r3, [sp, #12]
 800441a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800441e:	f807 9b01 	strb.w	r9, [r7], #1
 8004422:	1afa      	subs	r2, r7, r3
 8004424:	9b06      	ldr	r3, [sp, #24]
 8004426:	4293      	cmp	r3, r2
 8004428:	dd07      	ble.n	800443a <_dtoa_r+0xb4a>
 800442a:	4651      	mov	r1, sl
 800442c:	2300      	movs	r3, #0
 800442e:	220a      	movs	r2, #10
 8004430:	4628      	mov	r0, r5
 8004432:	f000 f99f 	bl	8004774 <__multadd>
 8004436:	4682      	mov	sl, r0
 8004438:	e7ea      	b.n	8004410 <_dtoa_r+0xb20>
 800443a:	9b06      	ldr	r3, [sp, #24]
 800443c:	f04f 0800 	mov.w	r8, #0
 8004440:	2b00      	cmp	r3, #0
 8004442:	bfcc      	ite	gt
 8004444:	461f      	movgt	r7, r3
 8004446:	2701      	movle	r7, #1
 8004448:	9b03      	ldr	r3, [sp, #12]
 800444a:	441f      	add	r7, r3
 800444c:	4651      	mov	r1, sl
 800444e:	2201      	movs	r2, #1
 8004450:	4628      	mov	r0, r5
 8004452:	f000 fb3b 	bl	8004acc <__lshift>
 8004456:	4621      	mov	r1, r4
 8004458:	4682      	mov	sl, r0
 800445a:	f000 fba3 	bl	8004ba4 <__mcmp>
 800445e:	2800      	cmp	r0, #0
 8004460:	dc97      	bgt.n	8004392 <_dtoa_r+0xaa2>
 8004462:	d102      	bne.n	800446a <_dtoa_r+0xb7a>
 8004464:	f019 0f01 	tst.w	r9, #1
 8004468:	d193      	bne.n	8004392 <_dtoa_r+0xaa2>
 800446a:	463b      	mov	r3, r7
 800446c:	461f      	mov	r7, r3
 800446e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004472:	2a30      	cmp	r2, #48	; 0x30
 8004474:	d0fa      	beq.n	800446c <_dtoa_r+0xb7c>
 8004476:	e6e1      	b.n	800423c <_dtoa_r+0x94c>
 8004478:	9a03      	ldr	r2, [sp, #12]
 800447a:	429a      	cmp	r2, r3
 800447c:	d18a      	bne.n	8004394 <_dtoa_r+0xaa4>
 800447e:	2331      	movs	r3, #49	; 0x31
 8004480:	f10b 0b01 	add.w	fp, fp, #1
 8004484:	e797      	b.n	80043b6 <_dtoa_r+0xac6>
 8004486:	4b0a      	ldr	r3, [pc, #40]	; (80044b0 <_dtoa_r+0xbc0>)
 8004488:	f7ff ba9f 	b.w	80039ca <_dtoa_r+0xda>
 800448c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800448e:	2b00      	cmp	r3, #0
 8004490:	f47f aa77 	bne.w	8003982 <_dtoa_r+0x92>
 8004494:	4b07      	ldr	r3, [pc, #28]	; (80044b4 <_dtoa_r+0xbc4>)
 8004496:	f7ff ba98 	b.w	80039ca <_dtoa_r+0xda>
 800449a:	9b06      	ldr	r3, [sp, #24]
 800449c:	2b00      	cmp	r3, #0
 800449e:	dcb6      	bgt.n	800440e <_dtoa_r+0xb1e>
 80044a0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80044a2:	2b02      	cmp	r3, #2
 80044a4:	f73f aeb5 	bgt.w	8004212 <_dtoa_r+0x922>
 80044a8:	e7b1      	b.n	800440e <_dtoa_r+0xb1e>
 80044aa:	bf00      	nop
 80044ac:	08005542 	.word	0x08005542
 80044b0:	080054a2 	.word	0x080054a2
 80044b4:	080054c6 	.word	0x080054c6

080044b8 <_free_r>:
 80044b8:	b538      	push	{r3, r4, r5, lr}
 80044ba:	4605      	mov	r5, r0
 80044bc:	2900      	cmp	r1, #0
 80044be:	d040      	beq.n	8004542 <_free_r+0x8a>
 80044c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80044c4:	1f0c      	subs	r4, r1, #4
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	bfb8      	it	lt
 80044ca:	18e4      	addlt	r4, r4, r3
 80044cc:	f000 f8e4 	bl	8004698 <__malloc_lock>
 80044d0:	4a1c      	ldr	r2, [pc, #112]	; (8004544 <_free_r+0x8c>)
 80044d2:	6813      	ldr	r3, [r2, #0]
 80044d4:	b933      	cbnz	r3, 80044e4 <_free_r+0x2c>
 80044d6:	6063      	str	r3, [r4, #4]
 80044d8:	6014      	str	r4, [r2, #0]
 80044da:	4628      	mov	r0, r5
 80044dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80044e0:	f000 b8e0 	b.w	80046a4 <__malloc_unlock>
 80044e4:	42a3      	cmp	r3, r4
 80044e6:	d908      	bls.n	80044fa <_free_r+0x42>
 80044e8:	6820      	ldr	r0, [r4, #0]
 80044ea:	1821      	adds	r1, r4, r0
 80044ec:	428b      	cmp	r3, r1
 80044ee:	bf01      	itttt	eq
 80044f0:	6819      	ldreq	r1, [r3, #0]
 80044f2:	685b      	ldreq	r3, [r3, #4]
 80044f4:	1809      	addeq	r1, r1, r0
 80044f6:	6021      	streq	r1, [r4, #0]
 80044f8:	e7ed      	b.n	80044d6 <_free_r+0x1e>
 80044fa:	461a      	mov	r2, r3
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	b10b      	cbz	r3, 8004504 <_free_r+0x4c>
 8004500:	42a3      	cmp	r3, r4
 8004502:	d9fa      	bls.n	80044fa <_free_r+0x42>
 8004504:	6811      	ldr	r1, [r2, #0]
 8004506:	1850      	adds	r0, r2, r1
 8004508:	42a0      	cmp	r0, r4
 800450a:	d10b      	bne.n	8004524 <_free_r+0x6c>
 800450c:	6820      	ldr	r0, [r4, #0]
 800450e:	4401      	add	r1, r0
 8004510:	1850      	adds	r0, r2, r1
 8004512:	4283      	cmp	r3, r0
 8004514:	6011      	str	r1, [r2, #0]
 8004516:	d1e0      	bne.n	80044da <_free_r+0x22>
 8004518:	6818      	ldr	r0, [r3, #0]
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	4408      	add	r0, r1
 800451e:	6010      	str	r0, [r2, #0]
 8004520:	6053      	str	r3, [r2, #4]
 8004522:	e7da      	b.n	80044da <_free_r+0x22>
 8004524:	d902      	bls.n	800452c <_free_r+0x74>
 8004526:	230c      	movs	r3, #12
 8004528:	602b      	str	r3, [r5, #0]
 800452a:	e7d6      	b.n	80044da <_free_r+0x22>
 800452c:	6820      	ldr	r0, [r4, #0]
 800452e:	1821      	adds	r1, r4, r0
 8004530:	428b      	cmp	r3, r1
 8004532:	bf01      	itttt	eq
 8004534:	6819      	ldreq	r1, [r3, #0]
 8004536:	685b      	ldreq	r3, [r3, #4]
 8004538:	1809      	addeq	r1, r1, r0
 800453a:	6021      	streq	r1, [r4, #0]
 800453c:	6063      	str	r3, [r4, #4]
 800453e:	6054      	str	r4, [r2, #4]
 8004540:	e7cb      	b.n	80044da <_free_r+0x22>
 8004542:	bd38      	pop	{r3, r4, r5, pc}
 8004544:	200003b0 	.word	0x200003b0

08004548 <malloc>:
 8004548:	4b02      	ldr	r3, [pc, #8]	; (8004554 <malloc+0xc>)
 800454a:	4601      	mov	r1, r0
 800454c:	6818      	ldr	r0, [r3, #0]
 800454e:	f000 b823 	b.w	8004598 <_malloc_r>
 8004552:	bf00      	nop
 8004554:	20000064 	.word	0x20000064

08004558 <sbrk_aligned>:
 8004558:	b570      	push	{r4, r5, r6, lr}
 800455a:	4e0e      	ldr	r6, [pc, #56]	; (8004594 <sbrk_aligned+0x3c>)
 800455c:	460c      	mov	r4, r1
 800455e:	6831      	ldr	r1, [r6, #0]
 8004560:	4605      	mov	r5, r0
 8004562:	b911      	cbnz	r1, 800456a <sbrk_aligned+0x12>
 8004564:	f000 fd4a 	bl	8004ffc <_sbrk_r>
 8004568:	6030      	str	r0, [r6, #0]
 800456a:	4621      	mov	r1, r4
 800456c:	4628      	mov	r0, r5
 800456e:	f000 fd45 	bl	8004ffc <_sbrk_r>
 8004572:	1c43      	adds	r3, r0, #1
 8004574:	d00a      	beq.n	800458c <sbrk_aligned+0x34>
 8004576:	1cc4      	adds	r4, r0, #3
 8004578:	f024 0403 	bic.w	r4, r4, #3
 800457c:	42a0      	cmp	r0, r4
 800457e:	d007      	beq.n	8004590 <sbrk_aligned+0x38>
 8004580:	1a21      	subs	r1, r4, r0
 8004582:	4628      	mov	r0, r5
 8004584:	f000 fd3a 	bl	8004ffc <_sbrk_r>
 8004588:	3001      	adds	r0, #1
 800458a:	d101      	bne.n	8004590 <sbrk_aligned+0x38>
 800458c:	f04f 34ff 	mov.w	r4, #4294967295
 8004590:	4620      	mov	r0, r4
 8004592:	bd70      	pop	{r4, r5, r6, pc}
 8004594:	200003b4 	.word	0x200003b4

08004598 <_malloc_r>:
 8004598:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800459c:	1ccd      	adds	r5, r1, #3
 800459e:	f025 0503 	bic.w	r5, r5, #3
 80045a2:	3508      	adds	r5, #8
 80045a4:	2d0c      	cmp	r5, #12
 80045a6:	bf38      	it	cc
 80045a8:	250c      	movcc	r5, #12
 80045aa:	2d00      	cmp	r5, #0
 80045ac:	4607      	mov	r7, r0
 80045ae:	db01      	blt.n	80045b4 <_malloc_r+0x1c>
 80045b0:	42a9      	cmp	r1, r5
 80045b2:	d905      	bls.n	80045c0 <_malloc_r+0x28>
 80045b4:	230c      	movs	r3, #12
 80045b6:	2600      	movs	r6, #0
 80045b8:	603b      	str	r3, [r7, #0]
 80045ba:	4630      	mov	r0, r6
 80045bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80045c0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004694 <_malloc_r+0xfc>
 80045c4:	f000 f868 	bl	8004698 <__malloc_lock>
 80045c8:	f8d8 3000 	ldr.w	r3, [r8]
 80045cc:	461c      	mov	r4, r3
 80045ce:	bb5c      	cbnz	r4, 8004628 <_malloc_r+0x90>
 80045d0:	4629      	mov	r1, r5
 80045d2:	4638      	mov	r0, r7
 80045d4:	f7ff ffc0 	bl	8004558 <sbrk_aligned>
 80045d8:	1c43      	adds	r3, r0, #1
 80045da:	4604      	mov	r4, r0
 80045dc:	d155      	bne.n	800468a <_malloc_r+0xf2>
 80045de:	f8d8 4000 	ldr.w	r4, [r8]
 80045e2:	4626      	mov	r6, r4
 80045e4:	2e00      	cmp	r6, #0
 80045e6:	d145      	bne.n	8004674 <_malloc_r+0xdc>
 80045e8:	2c00      	cmp	r4, #0
 80045ea:	d048      	beq.n	800467e <_malloc_r+0xe6>
 80045ec:	6823      	ldr	r3, [r4, #0]
 80045ee:	4631      	mov	r1, r6
 80045f0:	4638      	mov	r0, r7
 80045f2:	eb04 0903 	add.w	r9, r4, r3
 80045f6:	f000 fd01 	bl	8004ffc <_sbrk_r>
 80045fa:	4581      	cmp	r9, r0
 80045fc:	d13f      	bne.n	800467e <_malloc_r+0xe6>
 80045fe:	6821      	ldr	r1, [r4, #0]
 8004600:	4638      	mov	r0, r7
 8004602:	1a6d      	subs	r5, r5, r1
 8004604:	4629      	mov	r1, r5
 8004606:	f7ff ffa7 	bl	8004558 <sbrk_aligned>
 800460a:	3001      	adds	r0, #1
 800460c:	d037      	beq.n	800467e <_malloc_r+0xe6>
 800460e:	6823      	ldr	r3, [r4, #0]
 8004610:	442b      	add	r3, r5
 8004612:	6023      	str	r3, [r4, #0]
 8004614:	f8d8 3000 	ldr.w	r3, [r8]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d038      	beq.n	800468e <_malloc_r+0xf6>
 800461c:	685a      	ldr	r2, [r3, #4]
 800461e:	42a2      	cmp	r2, r4
 8004620:	d12b      	bne.n	800467a <_malloc_r+0xe2>
 8004622:	2200      	movs	r2, #0
 8004624:	605a      	str	r2, [r3, #4]
 8004626:	e00f      	b.n	8004648 <_malloc_r+0xb0>
 8004628:	6822      	ldr	r2, [r4, #0]
 800462a:	1b52      	subs	r2, r2, r5
 800462c:	d41f      	bmi.n	800466e <_malloc_r+0xd6>
 800462e:	2a0b      	cmp	r2, #11
 8004630:	d917      	bls.n	8004662 <_malloc_r+0xca>
 8004632:	1961      	adds	r1, r4, r5
 8004634:	42a3      	cmp	r3, r4
 8004636:	6025      	str	r5, [r4, #0]
 8004638:	bf18      	it	ne
 800463a:	6059      	strne	r1, [r3, #4]
 800463c:	6863      	ldr	r3, [r4, #4]
 800463e:	bf08      	it	eq
 8004640:	f8c8 1000 	streq.w	r1, [r8]
 8004644:	5162      	str	r2, [r4, r5]
 8004646:	604b      	str	r3, [r1, #4]
 8004648:	4638      	mov	r0, r7
 800464a:	f104 060b 	add.w	r6, r4, #11
 800464e:	f000 f829 	bl	80046a4 <__malloc_unlock>
 8004652:	f026 0607 	bic.w	r6, r6, #7
 8004656:	1d23      	adds	r3, r4, #4
 8004658:	1af2      	subs	r2, r6, r3
 800465a:	d0ae      	beq.n	80045ba <_malloc_r+0x22>
 800465c:	1b9b      	subs	r3, r3, r6
 800465e:	50a3      	str	r3, [r4, r2]
 8004660:	e7ab      	b.n	80045ba <_malloc_r+0x22>
 8004662:	42a3      	cmp	r3, r4
 8004664:	6862      	ldr	r2, [r4, #4]
 8004666:	d1dd      	bne.n	8004624 <_malloc_r+0x8c>
 8004668:	f8c8 2000 	str.w	r2, [r8]
 800466c:	e7ec      	b.n	8004648 <_malloc_r+0xb0>
 800466e:	4623      	mov	r3, r4
 8004670:	6864      	ldr	r4, [r4, #4]
 8004672:	e7ac      	b.n	80045ce <_malloc_r+0x36>
 8004674:	4634      	mov	r4, r6
 8004676:	6876      	ldr	r6, [r6, #4]
 8004678:	e7b4      	b.n	80045e4 <_malloc_r+0x4c>
 800467a:	4613      	mov	r3, r2
 800467c:	e7cc      	b.n	8004618 <_malloc_r+0x80>
 800467e:	230c      	movs	r3, #12
 8004680:	4638      	mov	r0, r7
 8004682:	603b      	str	r3, [r7, #0]
 8004684:	f000 f80e 	bl	80046a4 <__malloc_unlock>
 8004688:	e797      	b.n	80045ba <_malloc_r+0x22>
 800468a:	6025      	str	r5, [r4, #0]
 800468c:	e7dc      	b.n	8004648 <_malloc_r+0xb0>
 800468e:	605b      	str	r3, [r3, #4]
 8004690:	deff      	udf	#255	; 0xff
 8004692:	bf00      	nop
 8004694:	200003b0 	.word	0x200003b0

08004698 <__malloc_lock>:
 8004698:	4801      	ldr	r0, [pc, #4]	; (80046a0 <__malloc_lock+0x8>)
 800469a:	f7ff b890 	b.w	80037be <__retarget_lock_acquire_recursive>
 800469e:	bf00      	nop
 80046a0:	200003ac 	.word	0x200003ac

080046a4 <__malloc_unlock>:
 80046a4:	4801      	ldr	r0, [pc, #4]	; (80046ac <__malloc_unlock+0x8>)
 80046a6:	f7ff b88b 	b.w	80037c0 <__retarget_lock_release_recursive>
 80046aa:	bf00      	nop
 80046ac:	200003ac 	.word	0x200003ac

080046b0 <_Balloc>:
 80046b0:	b570      	push	{r4, r5, r6, lr}
 80046b2:	69c6      	ldr	r6, [r0, #28]
 80046b4:	4604      	mov	r4, r0
 80046b6:	460d      	mov	r5, r1
 80046b8:	b976      	cbnz	r6, 80046d8 <_Balloc+0x28>
 80046ba:	2010      	movs	r0, #16
 80046bc:	f7ff ff44 	bl	8004548 <malloc>
 80046c0:	4602      	mov	r2, r0
 80046c2:	61e0      	str	r0, [r4, #28]
 80046c4:	b920      	cbnz	r0, 80046d0 <_Balloc+0x20>
 80046c6:	216b      	movs	r1, #107	; 0x6b
 80046c8:	4b17      	ldr	r3, [pc, #92]	; (8004728 <_Balloc+0x78>)
 80046ca:	4818      	ldr	r0, [pc, #96]	; (800472c <_Balloc+0x7c>)
 80046cc:	f000 fcb4 	bl	8005038 <__assert_func>
 80046d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80046d4:	6006      	str	r6, [r0, #0]
 80046d6:	60c6      	str	r6, [r0, #12]
 80046d8:	69e6      	ldr	r6, [r4, #28]
 80046da:	68f3      	ldr	r3, [r6, #12]
 80046dc:	b183      	cbz	r3, 8004700 <_Balloc+0x50>
 80046de:	69e3      	ldr	r3, [r4, #28]
 80046e0:	68db      	ldr	r3, [r3, #12]
 80046e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80046e6:	b9b8      	cbnz	r0, 8004718 <_Balloc+0x68>
 80046e8:	2101      	movs	r1, #1
 80046ea:	fa01 f605 	lsl.w	r6, r1, r5
 80046ee:	1d72      	adds	r2, r6, #5
 80046f0:	4620      	mov	r0, r4
 80046f2:	0092      	lsls	r2, r2, #2
 80046f4:	f000 fcbe 	bl	8005074 <_calloc_r>
 80046f8:	b160      	cbz	r0, 8004714 <_Balloc+0x64>
 80046fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80046fe:	e00e      	b.n	800471e <_Balloc+0x6e>
 8004700:	2221      	movs	r2, #33	; 0x21
 8004702:	2104      	movs	r1, #4
 8004704:	4620      	mov	r0, r4
 8004706:	f000 fcb5 	bl	8005074 <_calloc_r>
 800470a:	69e3      	ldr	r3, [r4, #28]
 800470c:	60f0      	str	r0, [r6, #12]
 800470e:	68db      	ldr	r3, [r3, #12]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d1e4      	bne.n	80046de <_Balloc+0x2e>
 8004714:	2000      	movs	r0, #0
 8004716:	bd70      	pop	{r4, r5, r6, pc}
 8004718:	6802      	ldr	r2, [r0, #0]
 800471a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800471e:	2300      	movs	r3, #0
 8004720:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004724:	e7f7      	b.n	8004716 <_Balloc+0x66>
 8004726:	bf00      	nop
 8004728:	080054d3 	.word	0x080054d3
 800472c:	08005553 	.word	0x08005553

08004730 <_Bfree>:
 8004730:	b570      	push	{r4, r5, r6, lr}
 8004732:	69c6      	ldr	r6, [r0, #28]
 8004734:	4605      	mov	r5, r0
 8004736:	460c      	mov	r4, r1
 8004738:	b976      	cbnz	r6, 8004758 <_Bfree+0x28>
 800473a:	2010      	movs	r0, #16
 800473c:	f7ff ff04 	bl	8004548 <malloc>
 8004740:	4602      	mov	r2, r0
 8004742:	61e8      	str	r0, [r5, #28]
 8004744:	b920      	cbnz	r0, 8004750 <_Bfree+0x20>
 8004746:	218f      	movs	r1, #143	; 0x8f
 8004748:	4b08      	ldr	r3, [pc, #32]	; (800476c <_Bfree+0x3c>)
 800474a:	4809      	ldr	r0, [pc, #36]	; (8004770 <_Bfree+0x40>)
 800474c:	f000 fc74 	bl	8005038 <__assert_func>
 8004750:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004754:	6006      	str	r6, [r0, #0]
 8004756:	60c6      	str	r6, [r0, #12]
 8004758:	b13c      	cbz	r4, 800476a <_Bfree+0x3a>
 800475a:	69eb      	ldr	r3, [r5, #28]
 800475c:	6862      	ldr	r2, [r4, #4]
 800475e:	68db      	ldr	r3, [r3, #12]
 8004760:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004764:	6021      	str	r1, [r4, #0]
 8004766:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800476a:	bd70      	pop	{r4, r5, r6, pc}
 800476c:	080054d3 	.word	0x080054d3
 8004770:	08005553 	.word	0x08005553

08004774 <__multadd>:
 8004774:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004778:	4607      	mov	r7, r0
 800477a:	460c      	mov	r4, r1
 800477c:	461e      	mov	r6, r3
 800477e:	2000      	movs	r0, #0
 8004780:	690d      	ldr	r5, [r1, #16]
 8004782:	f101 0c14 	add.w	ip, r1, #20
 8004786:	f8dc 3000 	ldr.w	r3, [ip]
 800478a:	3001      	adds	r0, #1
 800478c:	b299      	uxth	r1, r3
 800478e:	fb02 6101 	mla	r1, r2, r1, r6
 8004792:	0c1e      	lsrs	r6, r3, #16
 8004794:	0c0b      	lsrs	r3, r1, #16
 8004796:	fb02 3306 	mla	r3, r2, r6, r3
 800479a:	b289      	uxth	r1, r1
 800479c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80047a0:	4285      	cmp	r5, r0
 80047a2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80047a6:	f84c 1b04 	str.w	r1, [ip], #4
 80047aa:	dcec      	bgt.n	8004786 <__multadd+0x12>
 80047ac:	b30e      	cbz	r6, 80047f2 <__multadd+0x7e>
 80047ae:	68a3      	ldr	r3, [r4, #8]
 80047b0:	42ab      	cmp	r3, r5
 80047b2:	dc19      	bgt.n	80047e8 <__multadd+0x74>
 80047b4:	6861      	ldr	r1, [r4, #4]
 80047b6:	4638      	mov	r0, r7
 80047b8:	3101      	adds	r1, #1
 80047ba:	f7ff ff79 	bl	80046b0 <_Balloc>
 80047be:	4680      	mov	r8, r0
 80047c0:	b928      	cbnz	r0, 80047ce <__multadd+0x5a>
 80047c2:	4602      	mov	r2, r0
 80047c4:	21ba      	movs	r1, #186	; 0xba
 80047c6:	4b0c      	ldr	r3, [pc, #48]	; (80047f8 <__multadd+0x84>)
 80047c8:	480c      	ldr	r0, [pc, #48]	; (80047fc <__multadd+0x88>)
 80047ca:	f000 fc35 	bl	8005038 <__assert_func>
 80047ce:	6922      	ldr	r2, [r4, #16]
 80047d0:	f104 010c 	add.w	r1, r4, #12
 80047d4:	3202      	adds	r2, #2
 80047d6:	0092      	lsls	r2, r2, #2
 80047d8:	300c      	adds	r0, #12
 80047da:	f000 fc1f 	bl	800501c <memcpy>
 80047de:	4621      	mov	r1, r4
 80047e0:	4638      	mov	r0, r7
 80047e2:	f7ff ffa5 	bl	8004730 <_Bfree>
 80047e6:	4644      	mov	r4, r8
 80047e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80047ec:	3501      	adds	r5, #1
 80047ee:	615e      	str	r6, [r3, #20]
 80047f0:	6125      	str	r5, [r4, #16]
 80047f2:	4620      	mov	r0, r4
 80047f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80047f8:	08005542 	.word	0x08005542
 80047fc:	08005553 	.word	0x08005553

08004800 <__hi0bits>:
 8004800:	0c02      	lsrs	r2, r0, #16
 8004802:	0412      	lsls	r2, r2, #16
 8004804:	4603      	mov	r3, r0
 8004806:	b9ca      	cbnz	r2, 800483c <__hi0bits+0x3c>
 8004808:	0403      	lsls	r3, r0, #16
 800480a:	2010      	movs	r0, #16
 800480c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8004810:	bf04      	itt	eq
 8004812:	021b      	lsleq	r3, r3, #8
 8004814:	3008      	addeq	r0, #8
 8004816:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800481a:	bf04      	itt	eq
 800481c:	011b      	lsleq	r3, r3, #4
 800481e:	3004      	addeq	r0, #4
 8004820:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8004824:	bf04      	itt	eq
 8004826:	009b      	lsleq	r3, r3, #2
 8004828:	3002      	addeq	r0, #2
 800482a:	2b00      	cmp	r3, #0
 800482c:	db05      	blt.n	800483a <__hi0bits+0x3a>
 800482e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8004832:	f100 0001 	add.w	r0, r0, #1
 8004836:	bf08      	it	eq
 8004838:	2020      	moveq	r0, #32
 800483a:	4770      	bx	lr
 800483c:	2000      	movs	r0, #0
 800483e:	e7e5      	b.n	800480c <__hi0bits+0xc>

08004840 <__lo0bits>:
 8004840:	6803      	ldr	r3, [r0, #0]
 8004842:	4602      	mov	r2, r0
 8004844:	f013 0007 	ands.w	r0, r3, #7
 8004848:	d00b      	beq.n	8004862 <__lo0bits+0x22>
 800484a:	07d9      	lsls	r1, r3, #31
 800484c:	d421      	bmi.n	8004892 <__lo0bits+0x52>
 800484e:	0798      	lsls	r0, r3, #30
 8004850:	bf49      	itett	mi
 8004852:	085b      	lsrmi	r3, r3, #1
 8004854:	089b      	lsrpl	r3, r3, #2
 8004856:	2001      	movmi	r0, #1
 8004858:	6013      	strmi	r3, [r2, #0]
 800485a:	bf5c      	itt	pl
 800485c:	2002      	movpl	r0, #2
 800485e:	6013      	strpl	r3, [r2, #0]
 8004860:	4770      	bx	lr
 8004862:	b299      	uxth	r1, r3
 8004864:	b909      	cbnz	r1, 800486a <__lo0bits+0x2a>
 8004866:	2010      	movs	r0, #16
 8004868:	0c1b      	lsrs	r3, r3, #16
 800486a:	b2d9      	uxtb	r1, r3
 800486c:	b909      	cbnz	r1, 8004872 <__lo0bits+0x32>
 800486e:	3008      	adds	r0, #8
 8004870:	0a1b      	lsrs	r3, r3, #8
 8004872:	0719      	lsls	r1, r3, #28
 8004874:	bf04      	itt	eq
 8004876:	091b      	lsreq	r3, r3, #4
 8004878:	3004      	addeq	r0, #4
 800487a:	0799      	lsls	r1, r3, #30
 800487c:	bf04      	itt	eq
 800487e:	089b      	lsreq	r3, r3, #2
 8004880:	3002      	addeq	r0, #2
 8004882:	07d9      	lsls	r1, r3, #31
 8004884:	d403      	bmi.n	800488e <__lo0bits+0x4e>
 8004886:	085b      	lsrs	r3, r3, #1
 8004888:	f100 0001 	add.w	r0, r0, #1
 800488c:	d003      	beq.n	8004896 <__lo0bits+0x56>
 800488e:	6013      	str	r3, [r2, #0]
 8004890:	4770      	bx	lr
 8004892:	2000      	movs	r0, #0
 8004894:	4770      	bx	lr
 8004896:	2020      	movs	r0, #32
 8004898:	4770      	bx	lr
	...

0800489c <__i2b>:
 800489c:	b510      	push	{r4, lr}
 800489e:	460c      	mov	r4, r1
 80048a0:	2101      	movs	r1, #1
 80048a2:	f7ff ff05 	bl	80046b0 <_Balloc>
 80048a6:	4602      	mov	r2, r0
 80048a8:	b928      	cbnz	r0, 80048b6 <__i2b+0x1a>
 80048aa:	f240 1145 	movw	r1, #325	; 0x145
 80048ae:	4b04      	ldr	r3, [pc, #16]	; (80048c0 <__i2b+0x24>)
 80048b0:	4804      	ldr	r0, [pc, #16]	; (80048c4 <__i2b+0x28>)
 80048b2:	f000 fbc1 	bl	8005038 <__assert_func>
 80048b6:	2301      	movs	r3, #1
 80048b8:	6144      	str	r4, [r0, #20]
 80048ba:	6103      	str	r3, [r0, #16]
 80048bc:	bd10      	pop	{r4, pc}
 80048be:	bf00      	nop
 80048c0:	08005542 	.word	0x08005542
 80048c4:	08005553 	.word	0x08005553

080048c8 <__multiply>:
 80048c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048cc:	4691      	mov	r9, r2
 80048ce:	690a      	ldr	r2, [r1, #16]
 80048d0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80048d4:	460c      	mov	r4, r1
 80048d6:	429a      	cmp	r2, r3
 80048d8:	bfbe      	ittt	lt
 80048da:	460b      	movlt	r3, r1
 80048dc:	464c      	movlt	r4, r9
 80048de:	4699      	movlt	r9, r3
 80048e0:	6927      	ldr	r7, [r4, #16]
 80048e2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80048e6:	68a3      	ldr	r3, [r4, #8]
 80048e8:	6861      	ldr	r1, [r4, #4]
 80048ea:	eb07 060a 	add.w	r6, r7, sl
 80048ee:	42b3      	cmp	r3, r6
 80048f0:	b085      	sub	sp, #20
 80048f2:	bfb8      	it	lt
 80048f4:	3101      	addlt	r1, #1
 80048f6:	f7ff fedb 	bl	80046b0 <_Balloc>
 80048fa:	b930      	cbnz	r0, 800490a <__multiply+0x42>
 80048fc:	4602      	mov	r2, r0
 80048fe:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8004902:	4b43      	ldr	r3, [pc, #268]	; (8004a10 <__multiply+0x148>)
 8004904:	4843      	ldr	r0, [pc, #268]	; (8004a14 <__multiply+0x14c>)
 8004906:	f000 fb97 	bl	8005038 <__assert_func>
 800490a:	f100 0514 	add.w	r5, r0, #20
 800490e:	462b      	mov	r3, r5
 8004910:	2200      	movs	r2, #0
 8004912:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8004916:	4543      	cmp	r3, r8
 8004918:	d321      	bcc.n	800495e <__multiply+0x96>
 800491a:	f104 0314 	add.w	r3, r4, #20
 800491e:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8004922:	f109 0314 	add.w	r3, r9, #20
 8004926:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800492a:	9202      	str	r2, [sp, #8]
 800492c:	1b3a      	subs	r2, r7, r4
 800492e:	3a15      	subs	r2, #21
 8004930:	f022 0203 	bic.w	r2, r2, #3
 8004934:	3204      	adds	r2, #4
 8004936:	f104 0115 	add.w	r1, r4, #21
 800493a:	428f      	cmp	r7, r1
 800493c:	bf38      	it	cc
 800493e:	2204      	movcc	r2, #4
 8004940:	9201      	str	r2, [sp, #4]
 8004942:	9a02      	ldr	r2, [sp, #8]
 8004944:	9303      	str	r3, [sp, #12]
 8004946:	429a      	cmp	r2, r3
 8004948:	d80c      	bhi.n	8004964 <__multiply+0x9c>
 800494a:	2e00      	cmp	r6, #0
 800494c:	dd03      	ble.n	8004956 <__multiply+0x8e>
 800494e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004952:	2b00      	cmp	r3, #0
 8004954:	d05a      	beq.n	8004a0c <__multiply+0x144>
 8004956:	6106      	str	r6, [r0, #16]
 8004958:	b005      	add	sp, #20
 800495a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800495e:	f843 2b04 	str.w	r2, [r3], #4
 8004962:	e7d8      	b.n	8004916 <__multiply+0x4e>
 8004964:	f8b3 a000 	ldrh.w	sl, [r3]
 8004968:	f1ba 0f00 	cmp.w	sl, #0
 800496c:	d023      	beq.n	80049b6 <__multiply+0xee>
 800496e:	46a9      	mov	r9, r5
 8004970:	f04f 0c00 	mov.w	ip, #0
 8004974:	f104 0e14 	add.w	lr, r4, #20
 8004978:	f85e 2b04 	ldr.w	r2, [lr], #4
 800497c:	f8d9 1000 	ldr.w	r1, [r9]
 8004980:	fa1f fb82 	uxth.w	fp, r2
 8004984:	b289      	uxth	r1, r1
 8004986:	fb0a 110b 	mla	r1, sl, fp, r1
 800498a:	4461      	add	r1, ip
 800498c:	f8d9 c000 	ldr.w	ip, [r9]
 8004990:	0c12      	lsrs	r2, r2, #16
 8004992:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8004996:	fb0a c202 	mla	r2, sl, r2, ip
 800499a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800499e:	b289      	uxth	r1, r1
 80049a0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80049a4:	4577      	cmp	r7, lr
 80049a6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80049aa:	f849 1b04 	str.w	r1, [r9], #4
 80049ae:	d8e3      	bhi.n	8004978 <__multiply+0xb0>
 80049b0:	9a01      	ldr	r2, [sp, #4]
 80049b2:	f845 c002 	str.w	ip, [r5, r2]
 80049b6:	9a03      	ldr	r2, [sp, #12]
 80049b8:	3304      	adds	r3, #4
 80049ba:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80049be:	f1b9 0f00 	cmp.w	r9, #0
 80049c2:	d021      	beq.n	8004a08 <__multiply+0x140>
 80049c4:	46ae      	mov	lr, r5
 80049c6:	f04f 0a00 	mov.w	sl, #0
 80049ca:	6829      	ldr	r1, [r5, #0]
 80049cc:	f104 0c14 	add.w	ip, r4, #20
 80049d0:	f8bc b000 	ldrh.w	fp, [ip]
 80049d4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80049d8:	b289      	uxth	r1, r1
 80049da:	fb09 220b 	mla	r2, r9, fp, r2
 80049de:	4452      	add	r2, sl
 80049e0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80049e4:	f84e 1b04 	str.w	r1, [lr], #4
 80049e8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80049ec:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80049f0:	f8be 1000 	ldrh.w	r1, [lr]
 80049f4:	4567      	cmp	r7, ip
 80049f6:	fb09 110a 	mla	r1, r9, sl, r1
 80049fa:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80049fe:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8004a02:	d8e5      	bhi.n	80049d0 <__multiply+0x108>
 8004a04:	9a01      	ldr	r2, [sp, #4]
 8004a06:	50a9      	str	r1, [r5, r2]
 8004a08:	3504      	adds	r5, #4
 8004a0a:	e79a      	b.n	8004942 <__multiply+0x7a>
 8004a0c:	3e01      	subs	r6, #1
 8004a0e:	e79c      	b.n	800494a <__multiply+0x82>
 8004a10:	08005542 	.word	0x08005542
 8004a14:	08005553 	.word	0x08005553

08004a18 <__pow5mult>:
 8004a18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a1c:	4615      	mov	r5, r2
 8004a1e:	f012 0203 	ands.w	r2, r2, #3
 8004a22:	4606      	mov	r6, r0
 8004a24:	460f      	mov	r7, r1
 8004a26:	d007      	beq.n	8004a38 <__pow5mult+0x20>
 8004a28:	4c25      	ldr	r4, [pc, #148]	; (8004ac0 <__pow5mult+0xa8>)
 8004a2a:	3a01      	subs	r2, #1
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004a32:	f7ff fe9f 	bl	8004774 <__multadd>
 8004a36:	4607      	mov	r7, r0
 8004a38:	10ad      	asrs	r5, r5, #2
 8004a3a:	d03d      	beq.n	8004ab8 <__pow5mult+0xa0>
 8004a3c:	69f4      	ldr	r4, [r6, #28]
 8004a3e:	b97c      	cbnz	r4, 8004a60 <__pow5mult+0x48>
 8004a40:	2010      	movs	r0, #16
 8004a42:	f7ff fd81 	bl	8004548 <malloc>
 8004a46:	4602      	mov	r2, r0
 8004a48:	61f0      	str	r0, [r6, #28]
 8004a4a:	b928      	cbnz	r0, 8004a58 <__pow5mult+0x40>
 8004a4c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8004a50:	4b1c      	ldr	r3, [pc, #112]	; (8004ac4 <__pow5mult+0xac>)
 8004a52:	481d      	ldr	r0, [pc, #116]	; (8004ac8 <__pow5mult+0xb0>)
 8004a54:	f000 faf0 	bl	8005038 <__assert_func>
 8004a58:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004a5c:	6004      	str	r4, [r0, #0]
 8004a5e:	60c4      	str	r4, [r0, #12]
 8004a60:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8004a64:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004a68:	b94c      	cbnz	r4, 8004a7e <__pow5mult+0x66>
 8004a6a:	f240 2171 	movw	r1, #625	; 0x271
 8004a6e:	4630      	mov	r0, r6
 8004a70:	f7ff ff14 	bl	800489c <__i2b>
 8004a74:	2300      	movs	r3, #0
 8004a76:	4604      	mov	r4, r0
 8004a78:	f8c8 0008 	str.w	r0, [r8, #8]
 8004a7c:	6003      	str	r3, [r0, #0]
 8004a7e:	f04f 0900 	mov.w	r9, #0
 8004a82:	07eb      	lsls	r3, r5, #31
 8004a84:	d50a      	bpl.n	8004a9c <__pow5mult+0x84>
 8004a86:	4639      	mov	r1, r7
 8004a88:	4622      	mov	r2, r4
 8004a8a:	4630      	mov	r0, r6
 8004a8c:	f7ff ff1c 	bl	80048c8 <__multiply>
 8004a90:	4680      	mov	r8, r0
 8004a92:	4639      	mov	r1, r7
 8004a94:	4630      	mov	r0, r6
 8004a96:	f7ff fe4b 	bl	8004730 <_Bfree>
 8004a9a:	4647      	mov	r7, r8
 8004a9c:	106d      	asrs	r5, r5, #1
 8004a9e:	d00b      	beq.n	8004ab8 <__pow5mult+0xa0>
 8004aa0:	6820      	ldr	r0, [r4, #0]
 8004aa2:	b938      	cbnz	r0, 8004ab4 <__pow5mult+0x9c>
 8004aa4:	4622      	mov	r2, r4
 8004aa6:	4621      	mov	r1, r4
 8004aa8:	4630      	mov	r0, r6
 8004aaa:	f7ff ff0d 	bl	80048c8 <__multiply>
 8004aae:	6020      	str	r0, [r4, #0]
 8004ab0:	f8c0 9000 	str.w	r9, [r0]
 8004ab4:	4604      	mov	r4, r0
 8004ab6:	e7e4      	b.n	8004a82 <__pow5mult+0x6a>
 8004ab8:	4638      	mov	r0, r7
 8004aba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004abe:	bf00      	nop
 8004ac0:	080056a0 	.word	0x080056a0
 8004ac4:	080054d3 	.word	0x080054d3
 8004ac8:	08005553 	.word	0x08005553

08004acc <__lshift>:
 8004acc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ad0:	460c      	mov	r4, r1
 8004ad2:	4607      	mov	r7, r0
 8004ad4:	4691      	mov	r9, r2
 8004ad6:	6923      	ldr	r3, [r4, #16]
 8004ad8:	6849      	ldr	r1, [r1, #4]
 8004ada:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004ade:	68a3      	ldr	r3, [r4, #8]
 8004ae0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004ae4:	f108 0601 	add.w	r6, r8, #1
 8004ae8:	42b3      	cmp	r3, r6
 8004aea:	db0b      	blt.n	8004b04 <__lshift+0x38>
 8004aec:	4638      	mov	r0, r7
 8004aee:	f7ff fddf 	bl	80046b0 <_Balloc>
 8004af2:	4605      	mov	r5, r0
 8004af4:	b948      	cbnz	r0, 8004b0a <__lshift+0x3e>
 8004af6:	4602      	mov	r2, r0
 8004af8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8004afc:	4b27      	ldr	r3, [pc, #156]	; (8004b9c <__lshift+0xd0>)
 8004afe:	4828      	ldr	r0, [pc, #160]	; (8004ba0 <__lshift+0xd4>)
 8004b00:	f000 fa9a 	bl	8005038 <__assert_func>
 8004b04:	3101      	adds	r1, #1
 8004b06:	005b      	lsls	r3, r3, #1
 8004b08:	e7ee      	b.n	8004ae8 <__lshift+0x1c>
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	f100 0114 	add.w	r1, r0, #20
 8004b10:	f100 0210 	add.w	r2, r0, #16
 8004b14:	4618      	mov	r0, r3
 8004b16:	4553      	cmp	r3, sl
 8004b18:	db33      	blt.n	8004b82 <__lshift+0xb6>
 8004b1a:	6920      	ldr	r0, [r4, #16]
 8004b1c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004b20:	f104 0314 	add.w	r3, r4, #20
 8004b24:	f019 091f 	ands.w	r9, r9, #31
 8004b28:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004b2c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004b30:	d02b      	beq.n	8004b8a <__lshift+0xbe>
 8004b32:	468a      	mov	sl, r1
 8004b34:	2200      	movs	r2, #0
 8004b36:	f1c9 0e20 	rsb	lr, r9, #32
 8004b3a:	6818      	ldr	r0, [r3, #0]
 8004b3c:	fa00 f009 	lsl.w	r0, r0, r9
 8004b40:	4310      	orrs	r0, r2
 8004b42:	f84a 0b04 	str.w	r0, [sl], #4
 8004b46:	f853 2b04 	ldr.w	r2, [r3], #4
 8004b4a:	459c      	cmp	ip, r3
 8004b4c:	fa22 f20e 	lsr.w	r2, r2, lr
 8004b50:	d8f3      	bhi.n	8004b3a <__lshift+0x6e>
 8004b52:	ebac 0304 	sub.w	r3, ip, r4
 8004b56:	3b15      	subs	r3, #21
 8004b58:	f023 0303 	bic.w	r3, r3, #3
 8004b5c:	3304      	adds	r3, #4
 8004b5e:	f104 0015 	add.w	r0, r4, #21
 8004b62:	4584      	cmp	ip, r0
 8004b64:	bf38      	it	cc
 8004b66:	2304      	movcc	r3, #4
 8004b68:	50ca      	str	r2, [r1, r3]
 8004b6a:	b10a      	cbz	r2, 8004b70 <__lshift+0xa4>
 8004b6c:	f108 0602 	add.w	r6, r8, #2
 8004b70:	3e01      	subs	r6, #1
 8004b72:	4638      	mov	r0, r7
 8004b74:	4621      	mov	r1, r4
 8004b76:	612e      	str	r6, [r5, #16]
 8004b78:	f7ff fdda 	bl	8004730 <_Bfree>
 8004b7c:	4628      	mov	r0, r5
 8004b7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b82:	f842 0f04 	str.w	r0, [r2, #4]!
 8004b86:	3301      	adds	r3, #1
 8004b88:	e7c5      	b.n	8004b16 <__lshift+0x4a>
 8004b8a:	3904      	subs	r1, #4
 8004b8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004b90:	459c      	cmp	ip, r3
 8004b92:	f841 2f04 	str.w	r2, [r1, #4]!
 8004b96:	d8f9      	bhi.n	8004b8c <__lshift+0xc0>
 8004b98:	e7ea      	b.n	8004b70 <__lshift+0xa4>
 8004b9a:	bf00      	nop
 8004b9c:	08005542 	.word	0x08005542
 8004ba0:	08005553 	.word	0x08005553

08004ba4 <__mcmp>:
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	690a      	ldr	r2, [r1, #16]
 8004ba8:	6900      	ldr	r0, [r0, #16]
 8004baa:	b530      	push	{r4, r5, lr}
 8004bac:	1a80      	subs	r0, r0, r2
 8004bae:	d10d      	bne.n	8004bcc <__mcmp+0x28>
 8004bb0:	3314      	adds	r3, #20
 8004bb2:	3114      	adds	r1, #20
 8004bb4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8004bb8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8004bbc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004bc0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004bc4:	4295      	cmp	r5, r2
 8004bc6:	d002      	beq.n	8004bce <__mcmp+0x2a>
 8004bc8:	d304      	bcc.n	8004bd4 <__mcmp+0x30>
 8004bca:	2001      	movs	r0, #1
 8004bcc:	bd30      	pop	{r4, r5, pc}
 8004bce:	42a3      	cmp	r3, r4
 8004bd0:	d3f4      	bcc.n	8004bbc <__mcmp+0x18>
 8004bd2:	e7fb      	b.n	8004bcc <__mcmp+0x28>
 8004bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8004bd8:	e7f8      	b.n	8004bcc <__mcmp+0x28>
	...

08004bdc <__mdiff>:
 8004bdc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004be0:	460d      	mov	r5, r1
 8004be2:	4607      	mov	r7, r0
 8004be4:	4611      	mov	r1, r2
 8004be6:	4628      	mov	r0, r5
 8004be8:	4614      	mov	r4, r2
 8004bea:	f7ff ffdb 	bl	8004ba4 <__mcmp>
 8004bee:	1e06      	subs	r6, r0, #0
 8004bf0:	d111      	bne.n	8004c16 <__mdiff+0x3a>
 8004bf2:	4631      	mov	r1, r6
 8004bf4:	4638      	mov	r0, r7
 8004bf6:	f7ff fd5b 	bl	80046b0 <_Balloc>
 8004bfa:	4602      	mov	r2, r0
 8004bfc:	b928      	cbnz	r0, 8004c0a <__mdiff+0x2e>
 8004bfe:	f240 2137 	movw	r1, #567	; 0x237
 8004c02:	4b3a      	ldr	r3, [pc, #232]	; (8004cec <__mdiff+0x110>)
 8004c04:	483a      	ldr	r0, [pc, #232]	; (8004cf0 <__mdiff+0x114>)
 8004c06:	f000 fa17 	bl	8005038 <__assert_func>
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8004c10:	4610      	mov	r0, r2
 8004c12:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c16:	bfa4      	itt	ge
 8004c18:	4623      	movge	r3, r4
 8004c1a:	462c      	movge	r4, r5
 8004c1c:	4638      	mov	r0, r7
 8004c1e:	6861      	ldr	r1, [r4, #4]
 8004c20:	bfa6      	itte	ge
 8004c22:	461d      	movge	r5, r3
 8004c24:	2600      	movge	r6, #0
 8004c26:	2601      	movlt	r6, #1
 8004c28:	f7ff fd42 	bl	80046b0 <_Balloc>
 8004c2c:	4602      	mov	r2, r0
 8004c2e:	b918      	cbnz	r0, 8004c38 <__mdiff+0x5c>
 8004c30:	f240 2145 	movw	r1, #581	; 0x245
 8004c34:	4b2d      	ldr	r3, [pc, #180]	; (8004cec <__mdiff+0x110>)
 8004c36:	e7e5      	b.n	8004c04 <__mdiff+0x28>
 8004c38:	f102 0814 	add.w	r8, r2, #20
 8004c3c:	46c2      	mov	sl, r8
 8004c3e:	f04f 0c00 	mov.w	ip, #0
 8004c42:	6927      	ldr	r7, [r4, #16]
 8004c44:	60c6      	str	r6, [r0, #12]
 8004c46:	692e      	ldr	r6, [r5, #16]
 8004c48:	f104 0014 	add.w	r0, r4, #20
 8004c4c:	f105 0914 	add.w	r9, r5, #20
 8004c50:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8004c54:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8004c58:	3410      	adds	r4, #16
 8004c5a:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8004c5e:	f859 3b04 	ldr.w	r3, [r9], #4
 8004c62:	fa1f f18b 	uxth.w	r1, fp
 8004c66:	4461      	add	r1, ip
 8004c68:	fa1f fc83 	uxth.w	ip, r3
 8004c6c:	0c1b      	lsrs	r3, r3, #16
 8004c6e:	eba1 010c 	sub.w	r1, r1, ip
 8004c72:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8004c76:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8004c7a:	b289      	uxth	r1, r1
 8004c7c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8004c80:	454e      	cmp	r6, r9
 8004c82:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8004c86:	f84a 1b04 	str.w	r1, [sl], #4
 8004c8a:	d8e6      	bhi.n	8004c5a <__mdiff+0x7e>
 8004c8c:	1b73      	subs	r3, r6, r5
 8004c8e:	3b15      	subs	r3, #21
 8004c90:	f023 0303 	bic.w	r3, r3, #3
 8004c94:	3515      	adds	r5, #21
 8004c96:	3304      	adds	r3, #4
 8004c98:	42ae      	cmp	r6, r5
 8004c9a:	bf38      	it	cc
 8004c9c:	2304      	movcc	r3, #4
 8004c9e:	4418      	add	r0, r3
 8004ca0:	4443      	add	r3, r8
 8004ca2:	461e      	mov	r6, r3
 8004ca4:	4605      	mov	r5, r0
 8004ca6:	4575      	cmp	r5, lr
 8004ca8:	d30e      	bcc.n	8004cc8 <__mdiff+0xec>
 8004caa:	f10e 0103 	add.w	r1, lr, #3
 8004cae:	1a09      	subs	r1, r1, r0
 8004cb0:	f021 0103 	bic.w	r1, r1, #3
 8004cb4:	3803      	subs	r0, #3
 8004cb6:	4586      	cmp	lr, r0
 8004cb8:	bf38      	it	cc
 8004cba:	2100      	movcc	r1, #0
 8004cbc:	440b      	add	r3, r1
 8004cbe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8004cc2:	b189      	cbz	r1, 8004ce8 <__mdiff+0x10c>
 8004cc4:	6117      	str	r7, [r2, #16]
 8004cc6:	e7a3      	b.n	8004c10 <__mdiff+0x34>
 8004cc8:	f855 8b04 	ldr.w	r8, [r5], #4
 8004ccc:	fa1f f188 	uxth.w	r1, r8
 8004cd0:	4461      	add	r1, ip
 8004cd2:	140c      	asrs	r4, r1, #16
 8004cd4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8004cd8:	b289      	uxth	r1, r1
 8004cda:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8004cde:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8004ce2:	f846 1b04 	str.w	r1, [r6], #4
 8004ce6:	e7de      	b.n	8004ca6 <__mdiff+0xca>
 8004ce8:	3f01      	subs	r7, #1
 8004cea:	e7e8      	b.n	8004cbe <__mdiff+0xe2>
 8004cec:	08005542 	.word	0x08005542
 8004cf0:	08005553 	.word	0x08005553

08004cf4 <__d2b>:
 8004cf4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004cf6:	2101      	movs	r1, #1
 8004cf8:	4617      	mov	r7, r2
 8004cfa:	461c      	mov	r4, r3
 8004cfc:	9e08      	ldr	r6, [sp, #32]
 8004cfe:	f7ff fcd7 	bl	80046b0 <_Balloc>
 8004d02:	4605      	mov	r5, r0
 8004d04:	b930      	cbnz	r0, 8004d14 <__d2b+0x20>
 8004d06:	4602      	mov	r2, r0
 8004d08:	f240 310f 	movw	r1, #783	; 0x30f
 8004d0c:	4b22      	ldr	r3, [pc, #136]	; (8004d98 <__d2b+0xa4>)
 8004d0e:	4823      	ldr	r0, [pc, #140]	; (8004d9c <__d2b+0xa8>)
 8004d10:	f000 f992 	bl	8005038 <__assert_func>
 8004d14:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8004d18:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8004d1c:	bb24      	cbnz	r4, 8004d68 <__d2b+0x74>
 8004d1e:	2f00      	cmp	r7, #0
 8004d20:	9301      	str	r3, [sp, #4]
 8004d22:	d026      	beq.n	8004d72 <__d2b+0x7e>
 8004d24:	4668      	mov	r0, sp
 8004d26:	9700      	str	r7, [sp, #0]
 8004d28:	f7ff fd8a 	bl	8004840 <__lo0bits>
 8004d2c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8004d30:	b1e8      	cbz	r0, 8004d6e <__d2b+0x7a>
 8004d32:	f1c0 0320 	rsb	r3, r0, #32
 8004d36:	fa02 f303 	lsl.w	r3, r2, r3
 8004d3a:	430b      	orrs	r3, r1
 8004d3c:	40c2      	lsrs	r2, r0
 8004d3e:	616b      	str	r3, [r5, #20]
 8004d40:	9201      	str	r2, [sp, #4]
 8004d42:	9b01      	ldr	r3, [sp, #4]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	bf14      	ite	ne
 8004d48:	2102      	movne	r1, #2
 8004d4a:	2101      	moveq	r1, #1
 8004d4c:	61ab      	str	r3, [r5, #24]
 8004d4e:	6129      	str	r1, [r5, #16]
 8004d50:	b1bc      	cbz	r4, 8004d82 <__d2b+0x8e>
 8004d52:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8004d56:	4404      	add	r4, r0
 8004d58:	6034      	str	r4, [r6, #0]
 8004d5a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004d5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d60:	6018      	str	r0, [r3, #0]
 8004d62:	4628      	mov	r0, r5
 8004d64:	b003      	add	sp, #12
 8004d66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d68:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004d6c:	e7d7      	b.n	8004d1e <__d2b+0x2a>
 8004d6e:	6169      	str	r1, [r5, #20]
 8004d70:	e7e7      	b.n	8004d42 <__d2b+0x4e>
 8004d72:	a801      	add	r0, sp, #4
 8004d74:	f7ff fd64 	bl	8004840 <__lo0bits>
 8004d78:	9b01      	ldr	r3, [sp, #4]
 8004d7a:	2101      	movs	r1, #1
 8004d7c:	616b      	str	r3, [r5, #20]
 8004d7e:	3020      	adds	r0, #32
 8004d80:	e7e5      	b.n	8004d4e <__d2b+0x5a>
 8004d82:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004d86:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 8004d8a:	6030      	str	r0, [r6, #0]
 8004d8c:	6918      	ldr	r0, [r3, #16]
 8004d8e:	f7ff fd37 	bl	8004800 <__hi0bits>
 8004d92:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8004d96:	e7e2      	b.n	8004d5e <__d2b+0x6a>
 8004d98:	08005542 	.word	0x08005542
 8004d9c:	08005553 	.word	0x08005553

08004da0 <__sflush_r>:
 8004da0:	898a      	ldrh	r2, [r1, #12]
 8004da2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004da4:	4605      	mov	r5, r0
 8004da6:	0710      	lsls	r0, r2, #28
 8004da8:	460c      	mov	r4, r1
 8004daa:	d457      	bmi.n	8004e5c <__sflush_r+0xbc>
 8004dac:	684b      	ldr	r3, [r1, #4]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	dc04      	bgt.n	8004dbc <__sflush_r+0x1c>
 8004db2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	dc01      	bgt.n	8004dbc <__sflush_r+0x1c>
 8004db8:	2000      	movs	r0, #0
 8004dba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004dbc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004dbe:	2e00      	cmp	r6, #0
 8004dc0:	d0fa      	beq.n	8004db8 <__sflush_r+0x18>
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004dc8:	682f      	ldr	r7, [r5, #0]
 8004dca:	6a21      	ldr	r1, [r4, #32]
 8004dcc:	602b      	str	r3, [r5, #0]
 8004dce:	d032      	beq.n	8004e36 <__sflush_r+0x96>
 8004dd0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004dd2:	89a3      	ldrh	r3, [r4, #12]
 8004dd4:	075a      	lsls	r2, r3, #29
 8004dd6:	d505      	bpl.n	8004de4 <__sflush_r+0x44>
 8004dd8:	6863      	ldr	r3, [r4, #4]
 8004dda:	1ac0      	subs	r0, r0, r3
 8004ddc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004dde:	b10b      	cbz	r3, 8004de4 <__sflush_r+0x44>
 8004de0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004de2:	1ac0      	subs	r0, r0, r3
 8004de4:	2300      	movs	r3, #0
 8004de6:	4602      	mov	r2, r0
 8004de8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004dea:	4628      	mov	r0, r5
 8004dec:	6a21      	ldr	r1, [r4, #32]
 8004dee:	47b0      	blx	r6
 8004df0:	1c43      	adds	r3, r0, #1
 8004df2:	89a3      	ldrh	r3, [r4, #12]
 8004df4:	d106      	bne.n	8004e04 <__sflush_r+0x64>
 8004df6:	6829      	ldr	r1, [r5, #0]
 8004df8:	291d      	cmp	r1, #29
 8004dfa:	d82b      	bhi.n	8004e54 <__sflush_r+0xb4>
 8004dfc:	4a28      	ldr	r2, [pc, #160]	; (8004ea0 <__sflush_r+0x100>)
 8004dfe:	410a      	asrs	r2, r1
 8004e00:	07d6      	lsls	r6, r2, #31
 8004e02:	d427      	bmi.n	8004e54 <__sflush_r+0xb4>
 8004e04:	2200      	movs	r2, #0
 8004e06:	6062      	str	r2, [r4, #4]
 8004e08:	6922      	ldr	r2, [r4, #16]
 8004e0a:	04d9      	lsls	r1, r3, #19
 8004e0c:	6022      	str	r2, [r4, #0]
 8004e0e:	d504      	bpl.n	8004e1a <__sflush_r+0x7a>
 8004e10:	1c42      	adds	r2, r0, #1
 8004e12:	d101      	bne.n	8004e18 <__sflush_r+0x78>
 8004e14:	682b      	ldr	r3, [r5, #0]
 8004e16:	b903      	cbnz	r3, 8004e1a <__sflush_r+0x7a>
 8004e18:	6560      	str	r0, [r4, #84]	; 0x54
 8004e1a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004e1c:	602f      	str	r7, [r5, #0]
 8004e1e:	2900      	cmp	r1, #0
 8004e20:	d0ca      	beq.n	8004db8 <__sflush_r+0x18>
 8004e22:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004e26:	4299      	cmp	r1, r3
 8004e28:	d002      	beq.n	8004e30 <__sflush_r+0x90>
 8004e2a:	4628      	mov	r0, r5
 8004e2c:	f7ff fb44 	bl	80044b8 <_free_r>
 8004e30:	2000      	movs	r0, #0
 8004e32:	6360      	str	r0, [r4, #52]	; 0x34
 8004e34:	e7c1      	b.n	8004dba <__sflush_r+0x1a>
 8004e36:	2301      	movs	r3, #1
 8004e38:	4628      	mov	r0, r5
 8004e3a:	47b0      	blx	r6
 8004e3c:	1c41      	adds	r1, r0, #1
 8004e3e:	d1c8      	bne.n	8004dd2 <__sflush_r+0x32>
 8004e40:	682b      	ldr	r3, [r5, #0]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d0c5      	beq.n	8004dd2 <__sflush_r+0x32>
 8004e46:	2b1d      	cmp	r3, #29
 8004e48:	d001      	beq.n	8004e4e <__sflush_r+0xae>
 8004e4a:	2b16      	cmp	r3, #22
 8004e4c:	d101      	bne.n	8004e52 <__sflush_r+0xb2>
 8004e4e:	602f      	str	r7, [r5, #0]
 8004e50:	e7b2      	b.n	8004db8 <__sflush_r+0x18>
 8004e52:	89a3      	ldrh	r3, [r4, #12]
 8004e54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004e58:	81a3      	strh	r3, [r4, #12]
 8004e5a:	e7ae      	b.n	8004dba <__sflush_r+0x1a>
 8004e5c:	690f      	ldr	r7, [r1, #16]
 8004e5e:	2f00      	cmp	r7, #0
 8004e60:	d0aa      	beq.n	8004db8 <__sflush_r+0x18>
 8004e62:	0793      	lsls	r3, r2, #30
 8004e64:	bf18      	it	ne
 8004e66:	2300      	movne	r3, #0
 8004e68:	680e      	ldr	r6, [r1, #0]
 8004e6a:	bf08      	it	eq
 8004e6c:	694b      	ldreq	r3, [r1, #20]
 8004e6e:	1bf6      	subs	r6, r6, r7
 8004e70:	600f      	str	r7, [r1, #0]
 8004e72:	608b      	str	r3, [r1, #8]
 8004e74:	2e00      	cmp	r6, #0
 8004e76:	dd9f      	ble.n	8004db8 <__sflush_r+0x18>
 8004e78:	4633      	mov	r3, r6
 8004e7a:	463a      	mov	r2, r7
 8004e7c:	4628      	mov	r0, r5
 8004e7e:	6a21      	ldr	r1, [r4, #32]
 8004e80:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8004e84:	47e0      	blx	ip
 8004e86:	2800      	cmp	r0, #0
 8004e88:	dc06      	bgt.n	8004e98 <__sflush_r+0xf8>
 8004e8a:	89a3      	ldrh	r3, [r4, #12]
 8004e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8004e90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004e94:	81a3      	strh	r3, [r4, #12]
 8004e96:	e790      	b.n	8004dba <__sflush_r+0x1a>
 8004e98:	4407      	add	r7, r0
 8004e9a:	1a36      	subs	r6, r6, r0
 8004e9c:	e7ea      	b.n	8004e74 <__sflush_r+0xd4>
 8004e9e:	bf00      	nop
 8004ea0:	dfbffffe 	.word	0xdfbffffe

08004ea4 <_fflush_r>:
 8004ea4:	b538      	push	{r3, r4, r5, lr}
 8004ea6:	690b      	ldr	r3, [r1, #16]
 8004ea8:	4605      	mov	r5, r0
 8004eaa:	460c      	mov	r4, r1
 8004eac:	b913      	cbnz	r3, 8004eb4 <_fflush_r+0x10>
 8004eae:	2500      	movs	r5, #0
 8004eb0:	4628      	mov	r0, r5
 8004eb2:	bd38      	pop	{r3, r4, r5, pc}
 8004eb4:	b118      	cbz	r0, 8004ebe <_fflush_r+0x1a>
 8004eb6:	6a03      	ldr	r3, [r0, #32]
 8004eb8:	b90b      	cbnz	r3, 8004ebe <_fflush_r+0x1a>
 8004eba:	f7fe fa99 	bl	80033f0 <__sinit>
 8004ebe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d0f3      	beq.n	8004eae <_fflush_r+0xa>
 8004ec6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004ec8:	07d0      	lsls	r0, r2, #31
 8004eca:	d404      	bmi.n	8004ed6 <_fflush_r+0x32>
 8004ecc:	0599      	lsls	r1, r3, #22
 8004ece:	d402      	bmi.n	8004ed6 <_fflush_r+0x32>
 8004ed0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004ed2:	f7fe fc74 	bl	80037be <__retarget_lock_acquire_recursive>
 8004ed6:	4628      	mov	r0, r5
 8004ed8:	4621      	mov	r1, r4
 8004eda:	f7ff ff61 	bl	8004da0 <__sflush_r>
 8004ede:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004ee0:	4605      	mov	r5, r0
 8004ee2:	07da      	lsls	r2, r3, #31
 8004ee4:	d4e4      	bmi.n	8004eb0 <_fflush_r+0xc>
 8004ee6:	89a3      	ldrh	r3, [r4, #12]
 8004ee8:	059b      	lsls	r3, r3, #22
 8004eea:	d4e1      	bmi.n	8004eb0 <_fflush_r+0xc>
 8004eec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004eee:	f7fe fc67 	bl	80037c0 <__retarget_lock_release_recursive>
 8004ef2:	e7dd      	b.n	8004eb0 <_fflush_r+0xc>

08004ef4 <__swhatbuf_r>:
 8004ef4:	b570      	push	{r4, r5, r6, lr}
 8004ef6:	460c      	mov	r4, r1
 8004ef8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004efc:	4615      	mov	r5, r2
 8004efe:	2900      	cmp	r1, #0
 8004f00:	461e      	mov	r6, r3
 8004f02:	b096      	sub	sp, #88	; 0x58
 8004f04:	da0c      	bge.n	8004f20 <__swhatbuf_r+0x2c>
 8004f06:	89a3      	ldrh	r3, [r4, #12]
 8004f08:	2100      	movs	r1, #0
 8004f0a:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004f0e:	bf0c      	ite	eq
 8004f10:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8004f14:	2340      	movne	r3, #64	; 0x40
 8004f16:	2000      	movs	r0, #0
 8004f18:	6031      	str	r1, [r6, #0]
 8004f1a:	602b      	str	r3, [r5, #0]
 8004f1c:	b016      	add	sp, #88	; 0x58
 8004f1e:	bd70      	pop	{r4, r5, r6, pc}
 8004f20:	466a      	mov	r2, sp
 8004f22:	f000 f849 	bl	8004fb8 <_fstat_r>
 8004f26:	2800      	cmp	r0, #0
 8004f28:	dbed      	blt.n	8004f06 <__swhatbuf_r+0x12>
 8004f2a:	9901      	ldr	r1, [sp, #4]
 8004f2c:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8004f30:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8004f34:	4259      	negs	r1, r3
 8004f36:	4159      	adcs	r1, r3
 8004f38:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004f3c:	e7eb      	b.n	8004f16 <__swhatbuf_r+0x22>

08004f3e <__smakebuf_r>:
 8004f3e:	898b      	ldrh	r3, [r1, #12]
 8004f40:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004f42:	079d      	lsls	r5, r3, #30
 8004f44:	4606      	mov	r6, r0
 8004f46:	460c      	mov	r4, r1
 8004f48:	d507      	bpl.n	8004f5a <__smakebuf_r+0x1c>
 8004f4a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004f4e:	6023      	str	r3, [r4, #0]
 8004f50:	6123      	str	r3, [r4, #16]
 8004f52:	2301      	movs	r3, #1
 8004f54:	6163      	str	r3, [r4, #20]
 8004f56:	b002      	add	sp, #8
 8004f58:	bd70      	pop	{r4, r5, r6, pc}
 8004f5a:	466a      	mov	r2, sp
 8004f5c:	ab01      	add	r3, sp, #4
 8004f5e:	f7ff ffc9 	bl	8004ef4 <__swhatbuf_r>
 8004f62:	9900      	ldr	r1, [sp, #0]
 8004f64:	4605      	mov	r5, r0
 8004f66:	4630      	mov	r0, r6
 8004f68:	f7ff fb16 	bl	8004598 <_malloc_r>
 8004f6c:	b948      	cbnz	r0, 8004f82 <__smakebuf_r+0x44>
 8004f6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f72:	059a      	lsls	r2, r3, #22
 8004f74:	d4ef      	bmi.n	8004f56 <__smakebuf_r+0x18>
 8004f76:	f023 0303 	bic.w	r3, r3, #3
 8004f7a:	f043 0302 	orr.w	r3, r3, #2
 8004f7e:	81a3      	strh	r3, [r4, #12]
 8004f80:	e7e3      	b.n	8004f4a <__smakebuf_r+0xc>
 8004f82:	89a3      	ldrh	r3, [r4, #12]
 8004f84:	6020      	str	r0, [r4, #0]
 8004f86:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f8a:	81a3      	strh	r3, [r4, #12]
 8004f8c:	9b00      	ldr	r3, [sp, #0]
 8004f8e:	6120      	str	r0, [r4, #16]
 8004f90:	6163      	str	r3, [r4, #20]
 8004f92:	9b01      	ldr	r3, [sp, #4]
 8004f94:	b15b      	cbz	r3, 8004fae <__smakebuf_r+0x70>
 8004f96:	4630      	mov	r0, r6
 8004f98:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004f9c:	f000 f81e 	bl	8004fdc <_isatty_r>
 8004fa0:	b128      	cbz	r0, 8004fae <__smakebuf_r+0x70>
 8004fa2:	89a3      	ldrh	r3, [r4, #12]
 8004fa4:	f023 0303 	bic.w	r3, r3, #3
 8004fa8:	f043 0301 	orr.w	r3, r3, #1
 8004fac:	81a3      	strh	r3, [r4, #12]
 8004fae:	89a3      	ldrh	r3, [r4, #12]
 8004fb0:	431d      	orrs	r5, r3
 8004fb2:	81a5      	strh	r5, [r4, #12]
 8004fb4:	e7cf      	b.n	8004f56 <__smakebuf_r+0x18>
	...

08004fb8 <_fstat_r>:
 8004fb8:	b538      	push	{r3, r4, r5, lr}
 8004fba:	2300      	movs	r3, #0
 8004fbc:	4d06      	ldr	r5, [pc, #24]	; (8004fd8 <_fstat_r+0x20>)
 8004fbe:	4604      	mov	r4, r0
 8004fc0:	4608      	mov	r0, r1
 8004fc2:	4611      	mov	r1, r2
 8004fc4:	602b      	str	r3, [r5, #0]
 8004fc6:	f7fc f86e 	bl	80010a6 <_fstat>
 8004fca:	1c43      	adds	r3, r0, #1
 8004fcc:	d102      	bne.n	8004fd4 <_fstat_r+0x1c>
 8004fce:	682b      	ldr	r3, [r5, #0]
 8004fd0:	b103      	cbz	r3, 8004fd4 <_fstat_r+0x1c>
 8004fd2:	6023      	str	r3, [r4, #0]
 8004fd4:	bd38      	pop	{r3, r4, r5, pc}
 8004fd6:	bf00      	nop
 8004fd8:	200003a8 	.word	0x200003a8

08004fdc <_isatty_r>:
 8004fdc:	b538      	push	{r3, r4, r5, lr}
 8004fde:	2300      	movs	r3, #0
 8004fe0:	4d05      	ldr	r5, [pc, #20]	; (8004ff8 <_isatty_r+0x1c>)
 8004fe2:	4604      	mov	r4, r0
 8004fe4:	4608      	mov	r0, r1
 8004fe6:	602b      	str	r3, [r5, #0]
 8004fe8:	f7fc f86c 	bl	80010c4 <_isatty>
 8004fec:	1c43      	adds	r3, r0, #1
 8004fee:	d102      	bne.n	8004ff6 <_isatty_r+0x1a>
 8004ff0:	682b      	ldr	r3, [r5, #0]
 8004ff2:	b103      	cbz	r3, 8004ff6 <_isatty_r+0x1a>
 8004ff4:	6023      	str	r3, [r4, #0]
 8004ff6:	bd38      	pop	{r3, r4, r5, pc}
 8004ff8:	200003a8 	.word	0x200003a8

08004ffc <_sbrk_r>:
 8004ffc:	b538      	push	{r3, r4, r5, lr}
 8004ffe:	2300      	movs	r3, #0
 8005000:	4d05      	ldr	r5, [pc, #20]	; (8005018 <_sbrk_r+0x1c>)
 8005002:	4604      	mov	r4, r0
 8005004:	4608      	mov	r0, r1
 8005006:	602b      	str	r3, [r5, #0]
 8005008:	f7fc f872 	bl	80010f0 <_sbrk>
 800500c:	1c43      	adds	r3, r0, #1
 800500e:	d102      	bne.n	8005016 <_sbrk_r+0x1a>
 8005010:	682b      	ldr	r3, [r5, #0]
 8005012:	b103      	cbz	r3, 8005016 <_sbrk_r+0x1a>
 8005014:	6023      	str	r3, [r4, #0]
 8005016:	bd38      	pop	{r3, r4, r5, pc}
 8005018:	200003a8 	.word	0x200003a8

0800501c <memcpy>:
 800501c:	440a      	add	r2, r1
 800501e:	4291      	cmp	r1, r2
 8005020:	f100 33ff 	add.w	r3, r0, #4294967295
 8005024:	d100      	bne.n	8005028 <memcpy+0xc>
 8005026:	4770      	bx	lr
 8005028:	b510      	push	{r4, lr}
 800502a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800502e:	4291      	cmp	r1, r2
 8005030:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005034:	d1f9      	bne.n	800502a <memcpy+0xe>
 8005036:	bd10      	pop	{r4, pc}

08005038 <__assert_func>:
 8005038:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800503a:	4614      	mov	r4, r2
 800503c:	461a      	mov	r2, r3
 800503e:	4b09      	ldr	r3, [pc, #36]	; (8005064 <__assert_func+0x2c>)
 8005040:	4605      	mov	r5, r0
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	68d8      	ldr	r0, [r3, #12]
 8005046:	b14c      	cbz	r4, 800505c <__assert_func+0x24>
 8005048:	4b07      	ldr	r3, [pc, #28]	; (8005068 <__assert_func+0x30>)
 800504a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800504e:	9100      	str	r1, [sp, #0]
 8005050:	462b      	mov	r3, r5
 8005052:	4906      	ldr	r1, [pc, #24]	; (800506c <__assert_func+0x34>)
 8005054:	f000 f842 	bl	80050dc <fiprintf>
 8005058:	f000 f852 	bl	8005100 <abort>
 800505c:	4b04      	ldr	r3, [pc, #16]	; (8005070 <__assert_func+0x38>)
 800505e:	461c      	mov	r4, r3
 8005060:	e7f3      	b.n	800504a <__assert_func+0x12>
 8005062:	bf00      	nop
 8005064:	20000064 	.word	0x20000064
 8005068:	080056b6 	.word	0x080056b6
 800506c:	080056c3 	.word	0x080056c3
 8005070:	080056f1 	.word	0x080056f1

08005074 <_calloc_r>:
 8005074:	b570      	push	{r4, r5, r6, lr}
 8005076:	fba1 5402 	umull	r5, r4, r1, r2
 800507a:	b934      	cbnz	r4, 800508a <_calloc_r+0x16>
 800507c:	4629      	mov	r1, r5
 800507e:	f7ff fa8b 	bl	8004598 <_malloc_r>
 8005082:	4606      	mov	r6, r0
 8005084:	b928      	cbnz	r0, 8005092 <_calloc_r+0x1e>
 8005086:	4630      	mov	r0, r6
 8005088:	bd70      	pop	{r4, r5, r6, pc}
 800508a:	220c      	movs	r2, #12
 800508c:	2600      	movs	r6, #0
 800508e:	6002      	str	r2, [r0, #0]
 8005090:	e7f9      	b.n	8005086 <_calloc_r+0x12>
 8005092:	462a      	mov	r2, r5
 8005094:	4621      	mov	r1, r4
 8005096:	f7fe fb15 	bl	80036c4 <memset>
 800509a:	e7f4      	b.n	8005086 <_calloc_r+0x12>

0800509c <__ascii_mbtowc>:
 800509c:	b082      	sub	sp, #8
 800509e:	b901      	cbnz	r1, 80050a2 <__ascii_mbtowc+0x6>
 80050a0:	a901      	add	r1, sp, #4
 80050a2:	b142      	cbz	r2, 80050b6 <__ascii_mbtowc+0x1a>
 80050a4:	b14b      	cbz	r3, 80050ba <__ascii_mbtowc+0x1e>
 80050a6:	7813      	ldrb	r3, [r2, #0]
 80050a8:	600b      	str	r3, [r1, #0]
 80050aa:	7812      	ldrb	r2, [r2, #0]
 80050ac:	1e10      	subs	r0, r2, #0
 80050ae:	bf18      	it	ne
 80050b0:	2001      	movne	r0, #1
 80050b2:	b002      	add	sp, #8
 80050b4:	4770      	bx	lr
 80050b6:	4610      	mov	r0, r2
 80050b8:	e7fb      	b.n	80050b2 <__ascii_mbtowc+0x16>
 80050ba:	f06f 0001 	mvn.w	r0, #1
 80050be:	e7f8      	b.n	80050b2 <__ascii_mbtowc+0x16>

080050c0 <__ascii_wctomb>:
 80050c0:	4603      	mov	r3, r0
 80050c2:	4608      	mov	r0, r1
 80050c4:	b141      	cbz	r1, 80050d8 <__ascii_wctomb+0x18>
 80050c6:	2aff      	cmp	r2, #255	; 0xff
 80050c8:	d904      	bls.n	80050d4 <__ascii_wctomb+0x14>
 80050ca:	228a      	movs	r2, #138	; 0x8a
 80050cc:	f04f 30ff 	mov.w	r0, #4294967295
 80050d0:	601a      	str	r2, [r3, #0]
 80050d2:	4770      	bx	lr
 80050d4:	2001      	movs	r0, #1
 80050d6:	700a      	strb	r2, [r1, #0]
 80050d8:	4770      	bx	lr
	...

080050dc <fiprintf>:
 80050dc:	b40e      	push	{r1, r2, r3}
 80050de:	b503      	push	{r0, r1, lr}
 80050e0:	4601      	mov	r1, r0
 80050e2:	ab03      	add	r3, sp, #12
 80050e4:	4805      	ldr	r0, [pc, #20]	; (80050fc <fiprintf+0x20>)
 80050e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80050ea:	6800      	ldr	r0, [r0, #0]
 80050ec:	9301      	str	r3, [sp, #4]
 80050ee:	f000 f835 	bl	800515c <_vfiprintf_r>
 80050f2:	b002      	add	sp, #8
 80050f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80050f8:	b003      	add	sp, #12
 80050fa:	4770      	bx	lr
 80050fc:	20000064 	.word	0x20000064

08005100 <abort>:
 8005100:	2006      	movs	r0, #6
 8005102:	b508      	push	{r3, lr}
 8005104:	f000 f96c 	bl	80053e0 <raise>
 8005108:	2001      	movs	r0, #1
 800510a:	f7fb ffb7 	bl	800107c <_exit>

0800510e <__sfputc_r>:
 800510e:	6893      	ldr	r3, [r2, #8]
 8005110:	b410      	push	{r4}
 8005112:	3b01      	subs	r3, #1
 8005114:	2b00      	cmp	r3, #0
 8005116:	6093      	str	r3, [r2, #8]
 8005118:	da07      	bge.n	800512a <__sfputc_r+0x1c>
 800511a:	6994      	ldr	r4, [r2, #24]
 800511c:	42a3      	cmp	r3, r4
 800511e:	db01      	blt.n	8005124 <__sfputc_r+0x16>
 8005120:	290a      	cmp	r1, #10
 8005122:	d102      	bne.n	800512a <__sfputc_r+0x1c>
 8005124:	bc10      	pop	{r4}
 8005126:	f7fe ba38 	b.w	800359a <__swbuf_r>
 800512a:	6813      	ldr	r3, [r2, #0]
 800512c:	1c58      	adds	r0, r3, #1
 800512e:	6010      	str	r0, [r2, #0]
 8005130:	7019      	strb	r1, [r3, #0]
 8005132:	4608      	mov	r0, r1
 8005134:	bc10      	pop	{r4}
 8005136:	4770      	bx	lr

08005138 <__sfputs_r>:
 8005138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800513a:	4606      	mov	r6, r0
 800513c:	460f      	mov	r7, r1
 800513e:	4614      	mov	r4, r2
 8005140:	18d5      	adds	r5, r2, r3
 8005142:	42ac      	cmp	r4, r5
 8005144:	d101      	bne.n	800514a <__sfputs_r+0x12>
 8005146:	2000      	movs	r0, #0
 8005148:	e007      	b.n	800515a <__sfputs_r+0x22>
 800514a:	463a      	mov	r2, r7
 800514c:	4630      	mov	r0, r6
 800514e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005152:	f7ff ffdc 	bl	800510e <__sfputc_r>
 8005156:	1c43      	adds	r3, r0, #1
 8005158:	d1f3      	bne.n	8005142 <__sfputs_r+0xa>
 800515a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800515c <_vfiprintf_r>:
 800515c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005160:	460d      	mov	r5, r1
 8005162:	4614      	mov	r4, r2
 8005164:	4698      	mov	r8, r3
 8005166:	4606      	mov	r6, r0
 8005168:	b09d      	sub	sp, #116	; 0x74
 800516a:	b118      	cbz	r0, 8005174 <_vfiprintf_r+0x18>
 800516c:	6a03      	ldr	r3, [r0, #32]
 800516e:	b90b      	cbnz	r3, 8005174 <_vfiprintf_r+0x18>
 8005170:	f7fe f93e 	bl	80033f0 <__sinit>
 8005174:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005176:	07d9      	lsls	r1, r3, #31
 8005178:	d405      	bmi.n	8005186 <_vfiprintf_r+0x2a>
 800517a:	89ab      	ldrh	r3, [r5, #12]
 800517c:	059a      	lsls	r2, r3, #22
 800517e:	d402      	bmi.n	8005186 <_vfiprintf_r+0x2a>
 8005180:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005182:	f7fe fb1c 	bl	80037be <__retarget_lock_acquire_recursive>
 8005186:	89ab      	ldrh	r3, [r5, #12]
 8005188:	071b      	lsls	r3, r3, #28
 800518a:	d501      	bpl.n	8005190 <_vfiprintf_r+0x34>
 800518c:	692b      	ldr	r3, [r5, #16]
 800518e:	b99b      	cbnz	r3, 80051b8 <_vfiprintf_r+0x5c>
 8005190:	4629      	mov	r1, r5
 8005192:	4630      	mov	r0, r6
 8005194:	f7fe fa3e 	bl	8003614 <__swsetup_r>
 8005198:	b170      	cbz	r0, 80051b8 <_vfiprintf_r+0x5c>
 800519a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800519c:	07dc      	lsls	r4, r3, #31
 800519e:	d504      	bpl.n	80051aa <_vfiprintf_r+0x4e>
 80051a0:	f04f 30ff 	mov.w	r0, #4294967295
 80051a4:	b01d      	add	sp, #116	; 0x74
 80051a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051aa:	89ab      	ldrh	r3, [r5, #12]
 80051ac:	0598      	lsls	r0, r3, #22
 80051ae:	d4f7      	bmi.n	80051a0 <_vfiprintf_r+0x44>
 80051b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80051b2:	f7fe fb05 	bl	80037c0 <__retarget_lock_release_recursive>
 80051b6:	e7f3      	b.n	80051a0 <_vfiprintf_r+0x44>
 80051b8:	2300      	movs	r3, #0
 80051ba:	9309      	str	r3, [sp, #36]	; 0x24
 80051bc:	2320      	movs	r3, #32
 80051be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80051c2:	2330      	movs	r3, #48	; 0x30
 80051c4:	f04f 0901 	mov.w	r9, #1
 80051c8:	f8cd 800c 	str.w	r8, [sp, #12]
 80051cc:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800537c <_vfiprintf_r+0x220>
 80051d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80051d4:	4623      	mov	r3, r4
 80051d6:	469a      	mov	sl, r3
 80051d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80051dc:	b10a      	cbz	r2, 80051e2 <_vfiprintf_r+0x86>
 80051de:	2a25      	cmp	r2, #37	; 0x25
 80051e0:	d1f9      	bne.n	80051d6 <_vfiprintf_r+0x7a>
 80051e2:	ebba 0b04 	subs.w	fp, sl, r4
 80051e6:	d00b      	beq.n	8005200 <_vfiprintf_r+0xa4>
 80051e8:	465b      	mov	r3, fp
 80051ea:	4622      	mov	r2, r4
 80051ec:	4629      	mov	r1, r5
 80051ee:	4630      	mov	r0, r6
 80051f0:	f7ff ffa2 	bl	8005138 <__sfputs_r>
 80051f4:	3001      	adds	r0, #1
 80051f6:	f000 80a9 	beq.w	800534c <_vfiprintf_r+0x1f0>
 80051fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80051fc:	445a      	add	r2, fp
 80051fe:	9209      	str	r2, [sp, #36]	; 0x24
 8005200:	f89a 3000 	ldrb.w	r3, [sl]
 8005204:	2b00      	cmp	r3, #0
 8005206:	f000 80a1 	beq.w	800534c <_vfiprintf_r+0x1f0>
 800520a:	2300      	movs	r3, #0
 800520c:	f04f 32ff 	mov.w	r2, #4294967295
 8005210:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005214:	f10a 0a01 	add.w	sl, sl, #1
 8005218:	9304      	str	r3, [sp, #16]
 800521a:	9307      	str	r3, [sp, #28]
 800521c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005220:	931a      	str	r3, [sp, #104]	; 0x68
 8005222:	4654      	mov	r4, sl
 8005224:	2205      	movs	r2, #5
 8005226:	f814 1b01 	ldrb.w	r1, [r4], #1
 800522a:	4854      	ldr	r0, [pc, #336]	; (800537c <_vfiprintf_r+0x220>)
 800522c:	f7fe fac9 	bl	80037c2 <memchr>
 8005230:	9a04      	ldr	r2, [sp, #16]
 8005232:	b9d8      	cbnz	r0, 800526c <_vfiprintf_r+0x110>
 8005234:	06d1      	lsls	r1, r2, #27
 8005236:	bf44      	itt	mi
 8005238:	2320      	movmi	r3, #32
 800523a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800523e:	0713      	lsls	r3, r2, #28
 8005240:	bf44      	itt	mi
 8005242:	232b      	movmi	r3, #43	; 0x2b
 8005244:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005248:	f89a 3000 	ldrb.w	r3, [sl]
 800524c:	2b2a      	cmp	r3, #42	; 0x2a
 800524e:	d015      	beq.n	800527c <_vfiprintf_r+0x120>
 8005250:	4654      	mov	r4, sl
 8005252:	2000      	movs	r0, #0
 8005254:	f04f 0c0a 	mov.w	ip, #10
 8005258:	9a07      	ldr	r2, [sp, #28]
 800525a:	4621      	mov	r1, r4
 800525c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005260:	3b30      	subs	r3, #48	; 0x30
 8005262:	2b09      	cmp	r3, #9
 8005264:	d94d      	bls.n	8005302 <_vfiprintf_r+0x1a6>
 8005266:	b1b0      	cbz	r0, 8005296 <_vfiprintf_r+0x13a>
 8005268:	9207      	str	r2, [sp, #28]
 800526a:	e014      	b.n	8005296 <_vfiprintf_r+0x13a>
 800526c:	eba0 0308 	sub.w	r3, r0, r8
 8005270:	fa09 f303 	lsl.w	r3, r9, r3
 8005274:	4313      	orrs	r3, r2
 8005276:	46a2      	mov	sl, r4
 8005278:	9304      	str	r3, [sp, #16]
 800527a:	e7d2      	b.n	8005222 <_vfiprintf_r+0xc6>
 800527c:	9b03      	ldr	r3, [sp, #12]
 800527e:	1d19      	adds	r1, r3, #4
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	9103      	str	r1, [sp, #12]
 8005284:	2b00      	cmp	r3, #0
 8005286:	bfbb      	ittet	lt
 8005288:	425b      	neglt	r3, r3
 800528a:	f042 0202 	orrlt.w	r2, r2, #2
 800528e:	9307      	strge	r3, [sp, #28]
 8005290:	9307      	strlt	r3, [sp, #28]
 8005292:	bfb8      	it	lt
 8005294:	9204      	strlt	r2, [sp, #16]
 8005296:	7823      	ldrb	r3, [r4, #0]
 8005298:	2b2e      	cmp	r3, #46	; 0x2e
 800529a:	d10c      	bne.n	80052b6 <_vfiprintf_r+0x15a>
 800529c:	7863      	ldrb	r3, [r4, #1]
 800529e:	2b2a      	cmp	r3, #42	; 0x2a
 80052a0:	d134      	bne.n	800530c <_vfiprintf_r+0x1b0>
 80052a2:	9b03      	ldr	r3, [sp, #12]
 80052a4:	3402      	adds	r4, #2
 80052a6:	1d1a      	adds	r2, r3, #4
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	9203      	str	r2, [sp, #12]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	bfb8      	it	lt
 80052b0:	f04f 33ff 	movlt.w	r3, #4294967295
 80052b4:	9305      	str	r3, [sp, #20]
 80052b6:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005380 <_vfiprintf_r+0x224>
 80052ba:	2203      	movs	r2, #3
 80052bc:	4650      	mov	r0, sl
 80052be:	7821      	ldrb	r1, [r4, #0]
 80052c0:	f7fe fa7f 	bl	80037c2 <memchr>
 80052c4:	b138      	cbz	r0, 80052d6 <_vfiprintf_r+0x17a>
 80052c6:	2240      	movs	r2, #64	; 0x40
 80052c8:	9b04      	ldr	r3, [sp, #16]
 80052ca:	eba0 000a 	sub.w	r0, r0, sl
 80052ce:	4082      	lsls	r2, r0
 80052d0:	4313      	orrs	r3, r2
 80052d2:	3401      	adds	r4, #1
 80052d4:	9304      	str	r3, [sp, #16]
 80052d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80052da:	2206      	movs	r2, #6
 80052dc:	4829      	ldr	r0, [pc, #164]	; (8005384 <_vfiprintf_r+0x228>)
 80052de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80052e2:	f7fe fa6e 	bl	80037c2 <memchr>
 80052e6:	2800      	cmp	r0, #0
 80052e8:	d03f      	beq.n	800536a <_vfiprintf_r+0x20e>
 80052ea:	4b27      	ldr	r3, [pc, #156]	; (8005388 <_vfiprintf_r+0x22c>)
 80052ec:	bb1b      	cbnz	r3, 8005336 <_vfiprintf_r+0x1da>
 80052ee:	9b03      	ldr	r3, [sp, #12]
 80052f0:	3307      	adds	r3, #7
 80052f2:	f023 0307 	bic.w	r3, r3, #7
 80052f6:	3308      	adds	r3, #8
 80052f8:	9303      	str	r3, [sp, #12]
 80052fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052fc:	443b      	add	r3, r7
 80052fe:	9309      	str	r3, [sp, #36]	; 0x24
 8005300:	e768      	b.n	80051d4 <_vfiprintf_r+0x78>
 8005302:	460c      	mov	r4, r1
 8005304:	2001      	movs	r0, #1
 8005306:	fb0c 3202 	mla	r2, ip, r2, r3
 800530a:	e7a6      	b.n	800525a <_vfiprintf_r+0xfe>
 800530c:	2300      	movs	r3, #0
 800530e:	f04f 0c0a 	mov.w	ip, #10
 8005312:	4619      	mov	r1, r3
 8005314:	3401      	adds	r4, #1
 8005316:	9305      	str	r3, [sp, #20]
 8005318:	4620      	mov	r0, r4
 800531a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800531e:	3a30      	subs	r2, #48	; 0x30
 8005320:	2a09      	cmp	r2, #9
 8005322:	d903      	bls.n	800532c <_vfiprintf_r+0x1d0>
 8005324:	2b00      	cmp	r3, #0
 8005326:	d0c6      	beq.n	80052b6 <_vfiprintf_r+0x15a>
 8005328:	9105      	str	r1, [sp, #20]
 800532a:	e7c4      	b.n	80052b6 <_vfiprintf_r+0x15a>
 800532c:	4604      	mov	r4, r0
 800532e:	2301      	movs	r3, #1
 8005330:	fb0c 2101 	mla	r1, ip, r1, r2
 8005334:	e7f0      	b.n	8005318 <_vfiprintf_r+0x1bc>
 8005336:	ab03      	add	r3, sp, #12
 8005338:	9300      	str	r3, [sp, #0]
 800533a:	462a      	mov	r2, r5
 800533c:	4630      	mov	r0, r6
 800533e:	4b13      	ldr	r3, [pc, #76]	; (800538c <_vfiprintf_r+0x230>)
 8005340:	a904      	add	r1, sp, #16
 8005342:	f7fd fc07 	bl	8002b54 <_printf_float>
 8005346:	4607      	mov	r7, r0
 8005348:	1c78      	adds	r0, r7, #1
 800534a:	d1d6      	bne.n	80052fa <_vfiprintf_r+0x19e>
 800534c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800534e:	07d9      	lsls	r1, r3, #31
 8005350:	d405      	bmi.n	800535e <_vfiprintf_r+0x202>
 8005352:	89ab      	ldrh	r3, [r5, #12]
 8005354:	059a      	lsls	r2, r3, #22
 8005356:	d402      	bmi.n	800535e <_vfiprintf_r+0x202>
 8005358:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800535a:	f7fe fa31 	bl	80037c0 <__retarget_lock_release_recursive>
 800535e:	89ab      	ldrh	r3, [r5, #12]
 8005360:	065b      	lsls	r3, r3, #25
 8005362:	f53f af1d 	bmi.w	80051a0 <_vfiprintf_r+0x44>
 8005366:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005368:	e71c      	b.n	80051a4 <_vfiprintf_r+0x48>
 800536a:	ab03      	add	r3, sp, #12
 800536c:	9300      	str	r3, [sp, #0]
 800536e:	462a      	mov	r2, r5
 8005370:	4630      	mov	r0, r6
 8005372:	4b06      	ldr	r3, [pc, #24]	; (800538c <_vfiprintf_r+0x230>)
 8005374:	a904      	add	r1, sp, #16
 8005376:	f7fd fe8d 	bl	8003094 <_printf_i>
 800537a:	e7e4      	b.n	8005346 <_vfiprintf_r+0x1ea>
 800537c:	080057f3 	.word	0x080057f3
 8005380:	080057f9 	.word	0x080057f9
 8005384:	080057fd 	.word	0x080057fd
 8005388:	08002b55 	.word	0x08002b55
 800538c:	08005139 	.word	0x08005139

08005390 <_raise_r>:
 8005390:	291f      	cmp	r1, #31
 8005392:	b538      	push	{r3, r4, r5, lr}
 8005394:	4604      	mov	r4, r0
 8005396:	460d      	mov	r5, r1
 8005398:	d904      	bls.n	80053a4 <_raise_r+0x14>
 800539a:	2316      	movs	r3, #22
 800539c:	6003      	str	r3, [r0, #0]
 800539e:	f04f 30ff 	mov.w	r0, #4294967295
 80053a2:	bd38      	pop	{r3, r4, r5, pc}
 80053a4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80053a6:	b112      	cbz	r2, 80053ae <_raise_r+0x1e>
 80053a8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80053ac:	b94b      	cbnz	r3, 80053c2 <_raise_r+0x32>
 80053ae:	4620      	mov	r0, r4
 80053b0:	f000 f830 	bl	8005414 <_getpid_r>
 80053b4:	462a      	mov	r2, r5
 80053b6:	4601      	mov	r1, r0
 80053b8:	4620      	mov	r0, r4
 80053ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80053be:	f000 b817 	b.w	80053f0 <_kill_r>
 80053c2:	2b01      	cmp	r3, #1
 80053c4:	d00a      	beq.n	80053dc <_raise_r+0x4c>
 80053c6:	1c59      	adds	r1, r3, #1
 80053c8:	d103      	bne.n	80053d2 <_raise_r+0x42>
 80053ca:	2316      	movs	r3, #22
 80053cc:	6003      	str	r3, [r0, #0]
 80053ce:	2001      	movs	r0, #1
 80053d0:	e7e7      	b.n	80053a2 <_raise_r+0x12>
 80053d2:	2400      	movs	r4, #0
 80053d4:	4628      	mov	r0, r5
 80053d6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80053da:	4798      	blx	r3
 80053dc:	2000      	movs	r0, #0
 80053de:	e7e0      	b.n	80053a2 <_raise_r+0x12>

080053e0 <raise>:
 80053e0:	4b02      	ldr	r3, [pc, #8]	; (80053ec <raise+0xc>)
 80053e2:	4601      	mov	r1, r0
 80053e4:	6818      	ldr	r0, [r3, #0]
 80053e6:	f7ff bfd3 	b.w	8005390 <_raise_r>
 80053ea:	bf00      	nop
 80053ec:	20000064 	.word	0x20000064

080053f0 <_kill_r>:
 80053f0:	b538      	push	{r3, r4, r5, lr}
 80053f2:	2300      	movs	r3, #0
 80053f4:	4d06      	ldr	r5, [pc, #24]	; (8005410 <_kill_r+0x20>)
 80053f6:	4604      	mov	r4, r0
 80053f8:	4608      	mov	r0, r1
 80053fa:	4611      	mov	r1, r2
 80053fc:	602b      	str	r3, [r5, #0]
 80053fe:	f7fb fe2d 	bl	800105c <_kill>
 8005402:	1c43      	adds	r3, r0, #1
 8005404:	d102      	bne.n	800540c <_kill_r+0x1c>
 8005406:	682b      	ldr	r3, [r5, #0]
 8005408:	b103      	cbz	r3, 800540c <_kill_r+0x1c>
 800540a:	6023      	str	r3, [r4, #0]
 800540c:	bd38      	pop	{r3, r4, r5, pc}
 800540e:	bf00      	nop
 8005410:	200003a8 	.word	0x200003a8

08005414 <_getpid_r>:
 8005414:	f7fb be1b 	b.w	800104e <_getpid>

08005418 <_init>:
 8005418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800541a:	bf00      	nop
 800541c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800541e:	bc08      	pop	{r3}
 8005420:	469e      	mov	lr, r3
 8005422:	4770      	bx	lr

08005424 <_fini>:
 8005424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005426:	bf00      	nop
 8005428:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800542a:	bc08      	pop	{r3}
 800542c:	469e      	mov	lr, r3
 800542e:	4770      	bx	lr
