/* Generated by Yosys 0.18+29 (git sha1 b2408df31, gcc 10.3.0-1ubuntu1~20.04 -fPIC -Os) */

module adder8(\in1[0] , \in1[1] , \in1[2] , \in1[3] , \in1[4] , \in1[5] , \in1[6] , \in1[7] , \in2[0] , \in2[1] , \in2[2] , \in2[3] , \in2[4] , \in2[5] , \in2[6] , \in2[7] , \res[0] , \res[1] , \res[2] , \res[3] , \res[4] 
, \res[5] , \res[6] , \res[7] , \res[8] );
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  input \in1[0] ;
  wire \in1[0] ;
  input \in1[1] ;
  wire \in1[1] ;
  input \in1[2] ;
  wire \in1[2] ;
  input \in1[3] ;
  wire \in1[3] ;
  input \in1[4] ;
  wire \in1[4] ;
  input \in1[5] ;
  wire \in1[5] ;
  input \in1[6] ;
  wire \in1[6] ;
  input \in1[7] ;
  wire \in1[7] ;
  input \in2[0] ;
  wire \in2[0] ;
  input \in2[1] ;
  wire \in2[1] ;
  input \in2[2] ;
  wire \in2[2] ;
  input \in2[3] ;
  wire \in2[3] ;
  input \in2[4] ;
  wire \in2[4] ;
  input \in2[5] ;
  wire \in2[5] ;
  input \in2[6] ;
  wire \in2[6] ;
  input \in2[7] ;
  wire \in2[7] ;
  output \res[0] ;
  wire \res[0] ;
  output \res[1] ;
  wire \res[1] ;
  output \res[2] ;
  wire \res[2] ;
  output \res[3] ;
  wire \res[3] ;
  output \res[4] ;
  wire \res[4] ;
  output \res[5] ;
  wire \res[5] ;
  output \res[6] ;
  wire \res[6] ;
  output \res[7] ;
  wire \res[7] ;
  output \res[8] ;
  wire \res[8] ;
  NAND2_X1 _097_ (
    .A1(_052_),
    .A2(_044_),
    .ZN(_060_)
  );
  INV_X1 _098_ (
    .A(_060_),
    .ZN(_061_)
  );
  NOR2_X1 _099_ (
    .A1(_052_),
    .A2(_044_),
    .ZN(_062_)
  );
  NOR2_X1 _100_ (
    .A1(_061_),
    .A2(_062_),
    .ZN(_088_)
  );
  XNOR2_X1 _101_ (
    .A(_053_),
    .B(_045_),
    .ZN(_063_)
  );
  XNOR2_X1 _102_ (
    .A(_063_),
    .B(_061_),
    .ZN(_089_)
  );
  AND2_X1 _103_ (
    .A1(_054_),
    .A2(_046_),
    .ZN(_064_)
  );
  NOR2_X1 _104_ (
    .A1(_054_),
    .A2(_046_),
    .ZN(_065_)
  );
  NOR2_X1 _105_ (
    .A1(_064_),
    .A2(_065_),
    .ZN(_066_)
  );
  NAND2_X1 _106_ (
    .A1(_053_),
    .A2(_045_),
    .ZN(_067_)
  );
  NOR2_X1 _107_ (
    .A1(_053_),
    .A2(_045_),
    .ZN(_068_)
  );
  OAI21_X1 _108_ (
    .A(_067_),
    .B1(_068_),
    .B2(_060_),
    .ZN(_069_)
  );
  XOR2_X1 _109_ (
    .A(_069_),
    .B(_066_),
    .Z(_090_)
  );
  XNOR2_X1 _110_ (
    .A(_055_),
    .B(_047_),
    .ZN(_070_)
  );
  AOI21_X1 _111_ (
    .A(_064_),
    .B1(_069_),
    .B2(_066_),
    .ZN(_071_)
  );
  XOR2_X1 _112_ (
    .A(_071_),
    .B(_070_),
    .Z(_091_)
  );
  AND2_X1 _113_ (
    .A1(_056_),
    .A2(_048_),
    .ZN(_072_)
  );
  NOR2_X1 _114_ (
    .A1(_056_),
    .A2(_048_),
    .ZN(_073_)
  );
  NOR2_X1 _115_ (
    .A1(_072_),
    .A2(_073_),
    .ZN(_074_)
  );
  NAND2_X1 _116_ (
    .A1(_055_),
    .A2(_047_),
    .ZN(_075_)
  );
  OAI21_X1 _117_ (
    .A(_075_),
    .B1(_071_),
    .B2(_070_),
    .ZN(_076_)
  );
  XOR2_X1 _118_ (
    .A(_076_),
    .B(_074_),
    .Z(_092_)
  );
  XNOR2_X1 _119_ (
    .A(_057_),
    .B(_049_),
    .ZN(_077_)
  );
  AOI21_X1 _120_ (
    .A(_072_),
    .B1(_076_),
    .B2(_074_),
    .ZN(_078_)
  );
  XOR2_X1 _121_ (
    .A(_078_),
    .B(_077_),
    .Z(_093_)
  );
  XOR2_X1 _122_ (
    .A(_058_),
    .B(_050_),
    .Z(_079_)
  );
  NAND2_X1 _123_ (
    .A1(_057_),
    .A2(_049_),
    .ZN(_080_)
  );
  OAI21_X1 _124_ (
    .A(_080_),
    .B1(_078_),
    .B2(_077_),
    .ZN(_081_)
  );
  XOR2_X1 _125_ (
    .A(_081_),
    .B(_079_),
    .Z(_094_)
  );
  XOR2_X1 _126_ (
    .A(_059_),
    .B(_051_),
    .Z(_082_)
  );
  NAND2_X1 _127_ (
    .A1(_058_),
    .A2(_050_),
    .ZN(_083_)
  );
  NAND2_X1 _128_ (
    .A1(_081_),
    .A2(_079_),
    .ZN(_084_)
  );
  NAND2_X1 _129_ (
    .A1(_084_),
    .A2(_083_),
    .ZN(_085_)
  );
  XOR2_X1 _130_ (
    .A(_085_),
    .B(_082_),
    .Z(_095_)
  );
  NAND2_X1 _131_ (
    .A1(_059_),
    .A2(_051_),
    .ZN(_086_)
  );
  NAND2_X1 _132_ (
    .A1(_085_),
    .A2(_082_),
    .ZN(_087_)
  );
  NAND2_X1 _133_ (
    .A1(_087_),
    .A2(_086_),
    .ZN(_096_)
  );
  assign _052_ = \in2[0] ;
  assign _044_ = \in1[0] ;
  assign \res[0]  = _088_;
  assign _053_ = \in2[1] ;
  assign _045_ = \in1[1] ;
  assign \res[1]  = _089_;
  assign _054_ = \in2[2] ;
  assign _046_ = \in1[2] ;
  assign \res[2]  = _090_;
  assign _055_ = \in2[3] ;
  assign _047_ = \in1[3] ;
  assign \res[3]  = _091_;
  assign _056_ = \in2[4] ;
  assign _048_ = \in1[4] ;
  assign \res[4]  = _092_;
  assign _057_ = \in2[5] ;
  assign _049_ = \in1[5] ;
  assign \res[5]  = _093_;
  assign _058_ = \in2[6] ;
  assign _050_ = \in1[6] ;
  assign \res[6]  = _094_;
  assign _059_ = \in2[7] ;
  assign _051_ = \in1[7] ;
  assign \res[7]  = _095_;
  assign \res[8]  = _096_;
endmodule
