

================================================================
== Vitis HLS Report for 'array_mult_Pipeline_VITIS_LOOP_26_1'
================================================================
* Date:           Fri Jan 30 10:34:19 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        array_mult
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.208 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       27|       27|  0.270 us|  0.270 us|   26|   26|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |       25|       25|         1|          1|          1|    25|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|       7|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       7|     64|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln26_fu_138_p2                |         +|   0|  0|  13|           5|           1|
    |icmp_ln26_fu_132_p2               |      icmp|   0|  0|  13|           5|           4|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  28|          11|           6|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1  |   9|          2|    5|         10|
    |i_fu_56               |   9|          2|    5|         10|
    |in_a_TDATA_blk_n      |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  36|          8|   12|         24|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_56      |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  7|   0|    7|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  array_mult_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  array_mult_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  array_mult_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  array_mult_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  array_mult_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  array_mult_Pipeline_VITIS_LOOP_26_1|  return value|
|in_a_TVALID               |   in|    1|        axis|                        in_a_V_data_V|       pointer|
|in_a_TDATA                |   in|   32|        axis|                        in_a_V_data_V|       pointer|
|in_a_store_data_address0  |  out|    5|   ap_memory|                      in_a_store_data|         array|
|in_a_store_data_ce0       |  out|    1|   ap_memory|                      in_a_store_data|         array|
|in_a_store_data_we0       |  out|    1|   ap_memory|                      in_a_store_data|         array|
|in_a_store_data_d0        |  out|   32|   ap_memory|                      in_a_store_data|         array|
|in_a_store_keep_address0  |  out|    5|   ap_memory|                      in_a_store_keep|         array|
|in_a_store_keep_ce0       |  out|    1|   ap_memory|                      in_a_store_keep|         array|
|in_a_store_keep_we0       |  out|    1|   ap_memory|                      in_a_store_keep|         array|
|in_a_store_keep_d0        |  out|    4|   ap_memory|                      in_a_store_keep|         array|
|in_a_store_strb_address0  |  out|    5|   ap_memory|                      in_a_store_strb|         array|
|in_a_store_strb_ce0       |  out|    1|   ap_memory|                      in_a_store_strb|         array|
|in_a_store_strb_we0       |  out|    1|   ap_memory|                      in_a_store_strb|         array|
|in_a_store_strb_d0        |  out|    4|   ap_memory|                      in_a_store_strb|         array|
|in_a_store_last_address0  |  out|    5|   ap_memory|                      in_a_store_last|         array|
|in_a_store_last_ce0       |  out|    1|   ap_memory|                      in_a_store_last|         array|
|in_a_store_last_we0       |  out|    1|   ap_memory|                      in_a_store_last|         array|
|in_a_store_last_d0        |  out|    1|   ap_memory|                      in_a_store_last|         array|
|in_a_TREADY               |  out|    1|        axis|                        in_a_V_last_V|       pointer|
|in_a_TLAST                |   in|    1|        axis|                        in_a_V_last_V|       pointer|
|in_a_TKEEP                |   in|    4|        axis|                        in_a_V_keep_V|       pointer|
|in_a_TSTRB                |   in|    4|        axis|                        in_a_V_strb_V|       pointer|
+--------------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.20>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../matrix_mult.cpp:21]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_a_V_data_V, i4 %in_a_V_keep_V, i4 %in_a_V_strb_V, i1 0, i1 %in_a_V_last_V, i1 0, i1 0, void @empty_8"   --->   Operation 5 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_a_V_last_V, i4 %in_a_V_strb_V, i4 %in_a_V_keep_V, i32 %in_a_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln21 = store i5 0, i5 %i" [../matrix_mult.cpp:21]   --->   Operation 7 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc" [../matrix_mult.cpp:26]   --->   Operation 8 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [../matrix_mult.cpp:26]   --->   Operation 9 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.78ns)   --->   "%icmp_ln26 = icmp_eq  i5 %i_1, i5 25" [../matrix_mult.cpp:26]   --->   Operation 10 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 %i_1, i5 1" [../matrix_mult.cpp:26]   --->   Operation 11 'add' 'add_ln26' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc.split, void %ROWS_LOOP.exitStub" [../matrix_mult.cpp:26]   --->   Operation 12 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %i_1" [../matrix_mult.cpp:26]   --->   Operation 13 'zext' 'zext_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../matrix_mult.cpp:21]   --->   Operation 14 'specpipeline' 'specpipeline_ln21' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25" [../matrix_mult.cpp:21]   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln21' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../matrix_mult.cpp:26]   --->   Operation 16 'specloopname' 'specloopname_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in_a_store_data_addr = getelementptr i32 %in_a_store_data, i64 0, i64 %zext_ln26" [../matrix_mult.cpp:27]   --->   Operation 17 'getelementptr' 'in_a_store_data_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_a_store_keep_addr = getelementptr i4 %in_a_store_keep, i64 0, i64 %zext_ln26" [../matrix_mult.cpp:27]   --->   Operation 18 'getelementptr' 'in_a_store_keep_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%in_a_store_strb_addr = getelementptr i4 %in_a_store_strb, i64 0, i64 %zext_ln26" [../matrix_mult.cpp:27]   --->   Operation 19 'getelementptr' 'in_a_store_strb_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in_a_store_last_addr = getelementptr i1 %in_a_store_last, i64 0, i64 %zext_ln26" [../matrix_mult.cpp:27]   --->   Operation 20 'getelementptr' 'in_a_store_last_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.51ns)   --->   "%empty = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %in_a_V_data_V, i4 %in_a_V_keep_V, i4 %in_a_V_strb_V, i1 %in_a_V_last_V" [../matrix_mult.cpp:27]   --->   Operation 21 'read' 'empty' <Predicate = (!icmp_ln26)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_s = extractvalue i41 %empty" [../matrix_mult.cpp:27]   --->   Operation 22 'extractvalue' 'p_s' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_1 = extractvalue i41 %empty" [../matrix_mult.cpp:27]   --->   Operation 23 'extractvalue' 'p_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_2 = extractvalue i41 %empty" [../matrix_mult.cpp:27]   --->   Operation 24 'extractvalue' 'p_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_0 = extractvalue i41 %empty" [../matrix_mult.cpp:27]   --->   Operation 25 'extractvalue' 'p_0' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.32ns)   --->   "%store_ln27 = store i32 %p_s, i5 %in_a_store_data_addr" [../matrix_mult.cpp:27]   --->   Operation 26 'store' 'store_ln27' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 25> <RAM>
ST_1 : Operation 27 [1/1] (2.32ns)   --->   "%store_ln27 = store i4 %p_1, i5 %in_a_store_keep_addr" [../matrix_mult.cpp:27]   --->   Operation 27 'store' 'store_ln27' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 25> <RAM>
ST_1 : Operation 28 [1/1] (2.32ns)   --->   "%store_ln27 = store i4 %p_2, i5 %in_a_store_strb_addr" [../matrix_mult.cpp:27]   --->   Operation 28 'store' 'store_ln27' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 25> <RAM>
ST_1 : Operation 29 [1/1] (2.32ns)   --->   "%store_ln27 = store i1 %p_0, i5 %in_a_store_last_addr" [../matrix_mult.cpp:27]   --->   Operation 29 'store' 'store_ln27' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 25> <RAM>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln21 = store i5 %add_ln26, i5 %i" [../matrix_mult.cpp:21]   --->   Operation 30 'store' 'store_ln21' <Predicate = (!icmp_ln26)> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc" [../matrix_mult.cpp:26]   --->   Operation 31 'br' 'br_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_a_store_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ in_a_store_keep]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_a_store_strb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_a_store_last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_a_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_a_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_a_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_a_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca             ) [ 01]
specaxissidechannel_ln0 (specaxissidechannel) [ 00]
specinterface_ln0       (specinterface      ) [ 00]
store_ln21              (store              ) [ 00]
br_ln26                 (br                 ) [ 00]
i_1                     (load               ) [ 00]
icmp_ln26               (icmp               ) [ 01]
add_ln26                (add                ) [ 00]
br_ln26                 (br                 ) [ 00]
zext_ln26               (zext               ) [ 00]
specpipeline_ln21       (specpipeline       ) [ 00]
speclooptripcount_ln21  (speclooptripcount  ) [ 00]
specloopname_ln26       (specloopname       ) [ 00]
in_a_store_data_addr    (getelementptr      ) [ 00]
in_a_store_keep_addr    (getelementptr      ) [ 00]
in_a_store_strb_addr    (getelementptr      ) [ 00]
in_a_store_last_addr    (getelementptr      ) [ 00]
empty                   (read               ) [ 00]
p_s                     (extractvalue       ) [ 00]
p_1                     (extractvalue       ) [ 00]
p_2                     (extractvalue       ) [ 00]
p_0                     (extractvalue       ) [ 00]
store_ln27              (store              ) [ 00]
store_ln27              (store              ) [ 00]
store_ln27              (store              ) [ 00]
store_ln27              (store              ) [ 00]
store_ln21              (store              ) [ 00]
br_ln26                 (br                 ) [ 00]
ret_ln0                 (ret                ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_a_store_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_a_store_data"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_a_store_keep">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_a_store_keep"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_a_store_strb">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_a_store_strb"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_a_store_last">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_a_store_last"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_a_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_a_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_a_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_a_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_a_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_a_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in_a_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_a_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="empty_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="41" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="4" slack="0"/>
<pin id="64" dir="0" index="3" bw="4" slack="0"/>
<pin id="65" dir="0" index="4" bw="1" slack="0"/>
<pin id="66" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="in_a_store_data_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="5" slack="0"/>
<pin id="76" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_a_store_data_addr/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="in_a_store_keep_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="4" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="5" slack="0"/>
<pin id="83" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_a_store_keep_addr/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="in_a_store_strb_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="5" slack="0"/>
<pin id="90" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_a_store_strb_addr/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="in_a_store_last_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="5" slack="0"/>
<pin id="97" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_a_store_last_addr/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln27_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="5" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln27_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="5" slack="0"/>
<pin id="108" dir="0" index="1" bw="4" slack="0"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln27_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="5" slack="0"/>
<pin id="114" dir="0" index="1" bw="4" slack="0"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln27_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln21_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="5" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_1_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="5" slack="0"/>
<pin id="131" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln26_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="5" slack="0"/>
<pin id="134" dir="0" index="1" bw="5" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="add_ln26_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln26_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="5" slack="0"/>
<pin id="146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_s_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="41" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_s/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="p_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="41" slack="0"/>
<pin id="159" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_2_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="41" slack="0"/>
<pin id="164" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_2/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="p_0_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="41" slack="0"/>
<pin id="169" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln21_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="0"/>
<pin id="174" dir="0" index="1" bw="5" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="177" class="1005" name="i_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="0"/>
<pin id="179" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="67"><net_src comp="54" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="8" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="60" pin=3"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="60" pin=4"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="52" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="52" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="52" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="52" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="72" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="79" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="86" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="93" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="36" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="129" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="129" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="40" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="129" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="149"><net_src comp="144" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="150"><net_src comp="144" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="151"><net_src comp="144" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="155"><net_src comp="60" pin="5"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="160"><net_src comp="60" pin="5"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="165"><net_src comp="60" pin="5"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="170"><net_src comp="60" pin="5"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="176"><net_src comp="138" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="56" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="182"><net_src comp="177" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="183"><net_src comp="177" pin="1"/><net_sink comp="172" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_a_store_data | {1 }
	Port: in_a_store_keep | {1 }
	Port: in_a_store_strb | {1 }
	Port: in_a_store_last | {1 }
	Port: in_a_V_data_V | {}
	Port: in_a_V_keep_V | {}
	Port: in_a_V_strb_V | {}
	Port: in_a_V_last_V | {}
 - Input state : 
	Port: array_mult_Pipeline_VITIS_LOOP_26_1 : in_a_V_data_V | {1 }
	Port: array_mult_Pipeline_VITIS_LOOP_26_1 : in_a_V_keep_V | {1 }
	Port: array_mult_Pipeline_VITIS_LOOP_26_1 : in_a_V_strb_V | {1 }
	Port: array_mult_Pipeline_VITIS_LOOP_26_1 : in_a_V_last_V | {1 }
  - Chain level:
	State 1
		store_ln21 : 1
		i_1 : 1
		icmp_ln26 : 2
		add_ln26 : 2
		br_ln26 : 3
		zext_ln26 : 2
		in_a_store_data_addr : 3
		in_a_store_keep_addr : 3
		in_a_store_strb_addr : 3
		in_a_store_last_addr : 3
		store_ln27 : 4
		store_ln27 : 4
		store_ln27 : 4
		store_ln27 : 4
		store_ln21 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|   icmp   | icmp_ln26_fu_132 |    0    |    13   |
|----------|------------------|---------|---------|
|    add   |  add_ln26_fu_138 |    0    |    13   |
|----------|------------------|---------|---------|
|   read   | empty_read_fu_60 |    0    |    0    |
|----------|------------------|---------|---------|
|   zext   | zext_ln26_fu_144 |    0    |    0    |
|----------|------------------|---------|---------|
|          |    p_s_fu_152    |    0    |    0    |
|extractvalue|    p_1_fu_157    |    0    |    0    |
|          |    p_2_fu_162    |    0    |    0    |
|          |    p_0_fu_167    |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    26   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|i_reg_177|    5   |
+---------+--------+
|  Total  |    5   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   26   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    5   |    -   |
+-----------+--------+--------+
|   Total   |    5   |   26   |
+-----------+--------+--------+
