---
layout: mypost
title: PCIE基础介绍
categories: [UEFI基础]
---

## PCI 配置空间

基本配置空间64个字节0x00~0x3f,还有的扩展了0x40 ~ 0xff这段空间,存放了一些与MSI 或MSI中断机制或电源管理相关的Capability结构,此外PCIe还支持0x100 ~ 0xFFF 这段空间,最大4KB，存放PCIe设备独有的一些Capability结构

> 多数情况下,每个链路下只有一个设备，device number没必要用3位，因此PCIe总线引入了ARI格式，使得PCIe设备最多支持256个fun ，传统的PCI设备只支持8个Funtion

<img title="" src="2022-10-27-14-59-01-image.png" alt="" width="794">

> 访问PCIe空间？
> 
> + Memory： PCI Addr = BAR + bus <<20 + Device<<15 +  Fun <<12 +Reg
> 
> + IO :

## Class Codes

<table><tbody><tr><th rowspan="3"><strong>Class Code</strong></th><td>The upper byte (at offset 0Bh) is a base class code which broadly classifies the type of function the device performs</td></tr><tr><td>The middle byte (at offset 0Ah) is a sub-class code which identifies more specifically the function of the device</td></tr><tr><td>The lower byte (at offset 09h) identifies a specific register-level programming interface (if any) so that device independent software can interact with the device</td></tr></tbody></table>

| Class Code  | Description                                               |
| ----------- | --------------------------------------------------------- |
| 0x00        | Device was built prior definition of the class code field |
| 0x01        | Mass Storage Controller                                   |
| 0x02        | Network Controller                                        |
| 0x03        | Display Controller                                        |
| 0x04        | Multimedia Controller                                     |
| 0x05        | Memory Controller                                         |
| 0x06        | Bridge Device                                             |
| 0x07        | Simple Communication Controllers                          |
| 0x08        | Base System Peripherals                                   |
| 0x09        | Input Devices                                             |
| 0x0A        | Docking Stations                                          |
| 0x0B        | Processors                                                |
| 0x0C        | Serial Bus Controllers                                    |
| 0x0D        | Wireless Controllers                                      |
| 0x0E        | Intelligent I/O Controllers                               |
| 0x0F        | Satellite Communication Controllers                       |
| 0x10        | Encryption/Decryption Controllers                         |
| 0x11        | Data Acquisition and Signal Processing Controllers        |
| 0x12 ~ 0xFE | Reserved                                                  |
| 0xFF        | Device does not fit any defined class.                    |

## PCI 配置

具体参考PCI spec Section7.5

### 是PCI 设备?

1. check PCI Device Status寄存器 06h[bit:4] 检查Capability List 是否可得到,如果为1就指向34h是新capabilities的链表指针

2. 找到Capability Pointer （34h）

3. 追 Capability 列表（next 为空）

4. 判断下是否有一个capability ID 是10h

## Option Rom

判断Option Rom存在？PCI配置空间0x30 Expansion Rom Base Address bit0 置1说明启用

Option Rom必须从512 字节边界开始, 并且每个image必须包含一个PCI expansion Rom header，最后一个image还有个特殊的encoding指明其是最后一个image

![](2022-10-27-15-44-42-image.png)

> UEFI spec中定义ROM header 结构体与leagcy不同其 offset 0x04 的 signature位其一般为0x0EF1

## PCIE Training

![](2022-07-22-10-12-07-image.png)

PCIe总线中的链路初始化与训练（Link Initialization & Training）是一种完全由硬件实现的功能，处于PCIe体系结构中的物理层。整个过程由链路训练状态机（Link Training and Status State Machine，**LTSSM**）自动完成，也就说基本没有数据链路层和事务层啥事。

![](2022-08-08-09-10-21-image.png)