# Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus Prime License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
# Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
# File: C:\Users\UFMG\Documents\UFMG\MAX 10 FPGA device support\DE10-Lite_v.2.1.0_SystemCD\Tools\SystemBuilder\CodeGenerated\DE10_LITE\modelo\modelo.csv
# Generated on: Wed Sep 01 08:09:33 2021
# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.
To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
CLK_50MHz,Unknown,PIN_P11,3,B3_N0,3.3-V LVTTL,,,,,
DISP0[0],Unknown,PIN_C14,7,B7_N0,3.3-V LVTTL,,,,,
DISP0[1],Unknown,PIN_E15,7,B7_N0,3.3-V LVTTL,,,,,
DISP0[2],Unknown,PIN_C15,7,B7_N0,3.3-V LVTTL,,,,,
DISP0[3],Unknown,PIN_C16,7,B7_N0,3.3-V LVTTL,,,,,
DISP0[4],Unknown,PIN_E16,7,B7_N0,3.3-V LVTTL,,,,,
DISP0[5],Unknown,PIN_D17,7,B7_N0,3.3-V LVTTL,,,,,
DISP0[6],Unknown,PIN_C17,7,B7_N0,3.3-V LVTTL,,,,,
DISP0[7],Unknown,PIN_D15,7,B7_N0,3.3-V LVTTL,,,,,
DISP1[0],Unknown,PIN_C18,7,B7_N0,3.3-V LVTTL,,,,,
DISP1[1],Unknown,PIN_D18,6,B6_N0,3.3-V LVTTL,,,,,
DISP1[2],Unknown,PIN_E18,6,B6_N0,3.3-V LVTTL,,,,,
DISP1[3],Unknown,PIN_B16,7,B7_N0,3.3-V LVTTL,,,,,
DISP1[4],Unknown,PIN_A17,7,B7_N0,3.3-V LVTTL,,,,,
DISP1[5],Unknown,PIN_A18,7,B7_N0,3.3-V LVTTL,,,,,
DISP1[6],Unknown,PIN_B17,7,B7_N0,3.3-V LVTTL,,,,,
DISP1[7],Unknown,PIN_A16,7,B7_N0,3.3-V LVTTL,,,,,
DISP2[0],Unknown,PIN_B20,6,B6_N0,3.3-V LVTTL,,,,,
DISP2[1],Unknown,PIN_A20,7,B7_N0,3.3-V LVTTL,,,,,
DISP2[2],Unknown,PIN_B19,7,B7_N0,3.3-V LVTTL,,,,,
DISP2[3],Unknown,PIN_A21,6,B6_N0,3.3-V LVTTL,,,,,
DISP2[4],Unknown,PIN_B21,6,B6_N0,3.3-V LVTTL,,,,,
DISP2[5],Unknown,PIN_C22,6,B6_N0,3.3-V LVTTL,,,,,
DISP2[6],Unknown,PIN_B22,6,B6_N0,3.3-V LVTTL,,,,,
DISP2[7],Unknown,PIN_A19,7,B7_N0,3.3-V LVTTL,,,,,
DISP3[0],Unknown,PIN_F21,6,B6_N0,3.3-V LVTTL,,,,,
DISP3[1],Unknown,PIN_E22,6,B6_N0,3.3-V LVTTL,,,,,
DISP3[2],Unknown,PIN_E21,6,B6_N0,3.3-V LVTTL,,,,,
DISP3[3],Unknown,PIN_C19,7,B7_N0,3.3-V LVTTL,,,,,
DISP3[4],Unknown,PIN_C20,6,B6_N0,3.3-V LVTTL,,,,,
DISP3[5],Unknown,PIN_D19,6,B6_N0,3.3-V LVTTL,,,,,
DISP3[6],Unknown,PIN_E17,6,B6_N0,3.3-V LVTTL,,,,,
DISP3[7],Unknown,PIN_D22,6,B6_N0,3.3-V LVTTL,,,,,
DISP4[0],Unknown,PIN_F18,6,B6_N0,3.3-V LVTTL,,,,,
DISP4[1],Unknown,PIN_E20,6,B6_N0,3.3-V LVTTL,,,,,
DISP4[2],Unknown,PIN_E19,6,B6_N0,3.3-V LVTTL,,,,,
DISP4[3],Unknown,PIN_J18,6,B6_N0,3.3-V LVTTL,,,,,
DISP4[4],Unknown,PIN_H19,6,B6_N0,3.3-V LVTTL,,,,,
DISP4[5],Unknown,PIN_F19,6,B6_N0,3.3-V LVTTL,,,,,
DISP4[6],Unknown,PIN_F20,6,B6_N0,3.3-V LVTTL,,,,,
DISP4[7],Unknown,PIN_F17,6,B6_N0,3.3-V LVTTL,,,,,
DISP5[0],Unknown,PIN_J20,6,B6_N0,3.3-V LVTTL,,,,,
DISP5[1],Unknown,PIN_K20,6,B6_N0,3.3-V LVTTL,,,,,
DISP5[2],Unknown,PIN_L18,6,B6_N0,3.3-V LVTTL,,,,,
DISP5[3],Unknown,PIN_N18,6,B6_N0,3.3-V LVTTL,,,,,
DISP5[4],Unknown,PIN_M20,6,B6_N0,3.3-V LVTTL,,,,,
DISP5[5],Unknown,PIN_N19,6,B6_N0,3.3-V LVTTL,,,,,
DISP5[6],Unknown,PIN_N20,6,B6_N0,3.3-V LVTTL,,,,,
DISP5[7],Unknown,PIN_L19,6,B6_N0,3.3-V LVTTL,,,,,
RESET,Unknown,PIN_C10,7,B7_N0,3.3-V LVTTL,,,,,
