// Seed: 1521681539
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_12;
endmodule
module module_1 #(
    parameter id_2 = 32'd1,
    parameter id_4 = 32'd11,
    parameter id_9 = 32'd75
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout tri id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  inout supply0 id_12;
  input wire id_11;
  output wire id_10;
  input wire _id_9;
  input wire id_8;
  inout wire id_7;
  module_0 modCall_1 (
      id_12,
      id_3,
      id_7,
      id_3,
      id_12,
      id_7,
      id_16,
      id_13,
      id_12,
      id_7,
      id_3
  );
  output wire id_6;
  output wire id_5;
  input wire _id_4;
  inout wire id_3;
  inout wire _id_2;
  input wire id_1;
  assign id_12 = -1;
  wire [id_2 : (  id_9  )  -  -1] id_17;
  wire id_18;
  logic [id_4 : 1] id_19;
  assign id_18 = id_3;
  assign id_16 = id_8;
  assign id_16 = -1'b0;
  logic id_20;
  initial #1;
endmodule
