// Seed: 3723028409
macromodule module_0;
  logic id_1, id_2, id_3;
  assign module_2.type_8 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd30,
    parameter id_5 = 32'd39
) (
    input supply0 id_0,
    input wand id_1
    , _id_3
);
  assign id_3 = id_3;
  module_0 modCall_1 ();
  parameter id_4 = 1;
  logic [id_3 : -1 'b0] _id_5;
  localparam id_6 = {id_4.id_4[id_3==id_5] - id_4{-1}};
endmodule
module module_2 (
    output tri0  id_0,
    input  tri   id_1,
    output uwire id_2,
    input  tri1  id_3
    , id_6,
    output tri0  id_4
);
  always begin : LABEL_0
    $unsigned(56);
    ;
  end
  module_0 modCall_1 ();
  wire id_7;
  ;
endmodule
