
<!DOCTYPE html>

<html xmlns="http://www.w3.org/1999/xhtml" lang="en">
  <head>
    <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

    <title>IMC (In-Memory Collection Counters) &#8212; The Linux Kernel 6.2.0-rc4+ documentation</title>
    <link rel="stylesheet" href="../_static/alabaster.css" type="text/css" />
    <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
    <script id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
    <script src="../_static/jquery.js"></script>
    <script src="../_static/underscore.js"></script>
    <script src="../_static/doctools.js"></script>
    <script src="../_static/language_data.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="CPU to ISA Version Mapping" href="isa-versions.html" />
    <link rel="prev" title="HVCS IBM “Hypervisor Virtual Console Server” Installation Guide" href="hvcs.html" />
   
  <link rel="stylesheet" href="../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <section id="imc-in-memory-collection-counters">
<span id="imc"></span><h1><a class="toc-backref" href="#id1">IMC (In-Memory Collection Counters)</a><a class="headerlink" href="#imc-in-memory-collection-counters" title="Permalink to this headline">¶</a></h1>
<p>Anju T Sudhakar, 10 May 2019</p>
<div class="contents topic" id="contents">
<p class="topic-title">Contents</p>
<ul class="simple">
<li><p><a class="reference internal" href="#imc-in-memory-collection-counters" id="id1">IMC (In-Memory Collection Counters)</a></p>
<ul>
<li><p><a class="reference internal" href="#basic-overview" id="id2">Basic overview</a></p></li>
<li><p><a class="reference internal" href="#imc-example-usage" id="id3">IMC example usage</a></p></li>
<li><p><a class="reference internal" href="#imc-trace-mode" id="id4">IMC Trace-mode</a></p>
<ul>
<li><p><a class="reference internal" href="#ldbar-register-layout" id="id5">LDBAR Register Layout</a></p></li>
<li><p><a class="reference internal" href="#trace-imc-scom-bit-representation" id="id6">TRACE_IMC_SCOM bit representation</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#trace-imc-example-usage" id="id7">Trace IMC example usage</a></p></li>
<li><p><a class="reference internal" href="#benefits-of-using-imc-trace-mode" id="id8">Benefits of using IMC trace-mode</a></p></li>
</ul>
</li>
</ul>
</div>
<section id="basic-overview">
<h2><a class="toc-backref" href="#id2">Basic overview</a><a class="headerlink" href="#basic-overview" title="Permalink to this headline">¶</a></h2>
<p>IMC (In-Memory collection counters) is a hardware monitoring facility that
collects large numbers of hardware performance events at Nest level (these are
on-chip but off-core), Core level and Thread level.</p>
<p>The Nest PMU counters are handled by a Nest IMC microcode which runs in the OCC
(On-Chip Controller) complex. The microcode collects the counter data and moves
the nest IMC counter data to memory.</p>
<p>The Core and Thread IMC PMU counters are handled in the core. Core level PMU
counters give us the IMC counters’ data per core and thread level PMU counters
give us the IMC counters’ data per CPU thread.</p>
<p>OPAL obtains the IMC PMU and supported events information from the IMC Catalog
and passes on to the kernel via the device tree. The event’s information
contains:</p>
<ul class="simple">
<li><p>Event name</p></li>
<li><p>Event Offset</p></li>
<li><p>Event description</p></li>
</ul>
<p>and possibly also:</p>
<ul class="simple">
<li><p>Event scale</p></li>
<li><p>Event unit</p></li>
</ul>
<p>Some PMUs may have a common scale and unit values for all their supported
events. For those cases, the scale and unit properties for those events must be
inherited from the PMU.</p>
<p>The event offset in the memory is where the counter data gets accumulated.</p>
<dl class="simple">
<dt>IMC catalog is available at:</dt><dd><p><a class="reference external" href="https://github.com/open-power/ima-catalog">https://github.com/open-power/ima-catalog</a></p>
</dd>
</dl>
<p>The kernel discovers the IMC counters information in the device tree at the
<cite>imc-counters</cite> device node which has a compatible field
<cite>ibm,opal-in-memory-counters</cite>. From the device tree, the kernel parses the PMUs
and their event’s information and register the PMU and its attributes in the
kernel.</p>
</section>
<section id="imc-example-usage">
<h2><a class="toc-backref" href="#id3">IMC example usage</a><a class="headerlink" href="#imc-example-usage" title="Permalink to this headline">¶</a></h2>
<div class="highlight-sh notranslate"><div class="highlight"><pre><span></span><span class="c1"># perf list</span>
<span class="o">[</span>...<span class="o">]</span>
nest_mcs01/PM_MCS01_64B_RD_DISP_PORT01/            <span class="o">[</span>Kernel PMU event<span class="o">]</span>
nest_mcs01/PM_MCS01_64B_RD_DISP_PORT23/            <span class="o">[</span>Kernel PMU event<span class="o">]</span>
<span class="o">[</span>...<span class="o">]</span>
core_imc/CPM_0THRD_NON_IDLE_PCYC/                  <span class="o">[</span>Kernel PMU event<span class="o">]</span>
core_imc/CPM_1THRD_NON_IDLE_INST/                  <span class="o">[</span>Kernel PMU event<span class="o">]</span>
<span class="o">[</span>...<span class="o">]</span>
thread_imc/CPM_0THRD_NON_IDLE_PCYC/                <span class="o">[</span>Kernel PMU event<span class="o">]</span>
thread_imc/CPM_1THRD_NON_IDLE_INST/                <span class="o">[</span>Kernel PMU event<span class="o">]</span>
</pre></div>
</div>
<p>To see per chip data for nest_mcs0/PM_MCS_DOWN_128B_DATA_XFER_MC0/:</p>
<div class="highlight-sh notranslate"><div class="highlight"><pre><span></span><span class="c1"># ./perf stat -e &quot;nest_mcs01/PM_MCS01_64B_WR_DISP_PORT01/&quot; -a --per-socket</span>
</pre></div>
</div>
<p>To see non-idle instructions for core 0:</p>
<div class="highlight-sh notranslate"><div class="highlight"><pre><span></span><span class="c1"># ./perf stat -e &quot;core_imc/CPM_NON_IDLE_INST/&quot; -C 0 -I 1000</span>
</pre></div>
</div>
<p>To see non-idle instructions for a “make”:</p>
<div class="highlight-sh notranslate"><div class="highlight"><pre><span></span><span class="c1"># ./perf stat -e &quot;thread_imc/CPM_NON_IDLE_PCYC/&quot; make</span>
</pre></div>
</div>
</section>
<section id="imc-trace-mode">
<h2><a class="toc-backref" href="#id4">IMC Trace-mode</a><a class="headerlink" href="#imc-trace-mode" title="Permalink to this headline">¶</a></h2>
<p>POWER9 supports two modes for IMC which are the Accumulation mode and Trace
mode. In Accumulation mode, event counts are accumulated in system Memory.
Hypervisor then reads the posted counts periodically or when requested. In IMC
Trace mode, the 64 bit trace SCOM value is initialized with the event
information. The CPMCxSEL and CPMC_LOAD in the trace SCOM, specifies the event
to be monitored and the sampling duration. On each overflow in the CPMCxSEL,
hardware snapshots the program counter along with event counts and writes into
memory pointed by LDBAR.</p>
<p>LDBAR is a 64 bit special purpose per thread register, it has bits to indicate
whether hardware is configured for accumulation or trace mode.</p>
<section id="ldbar-register-layout">
<h3><a class="toc-backref" href="#id5">LDBAR Register Layout</a><a class="headerlink" href="#ldbar-register-layout" title="Permalink to this headline">¶</a></h3>
<blockquote>
<div><table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 76%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>0</p></td>
<td><p>Enable/Disable</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>1</p></td>
<td><p>0: Accumulation Mode</p></td>
</tr>
<tr class="row-odd"><td><p>1: Trace Mode</p></td>
</tr>
<tr class="row-even"><td><p>2:3</p></td>
<td><p>Reserved</p></td>
</tr>
<tr class="row-odd"><td><p>4-6</p></td>
<td><p>PB scope</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>Reserved</p></td>
</tr>
<tr class="row-odd"><td><p>8:50</p></td>
<td><p>Counter Address</p></td>
</tr>
<tr class="row-even"><td><p>51:63</p></td>
<td><p>Reserved</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
<section id="trace-imc-scom-bit-representation">
<h3><a class="toc-backref" href="#id6">TRACE_IMC_SCOM bit representation</a><a class="headerlink" href="#trace-imc-scom-bit-representation" title="Permalink to this headline">¶</a></h3>
<blockquote>
<div><table class="docutils align-default">
<colgroup>
<col style="width: 37%" />
<col style="width: 63%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>0:1</p></td>
<td><p>SAMPSEL</p></td>
</tr>
<tr class="row-even"><td><p>2:33</p></td>
<td><p>CPMC_LOAD</p></td>
</tr>
<tr class="row-odd"><td><p>34:40</p></td>
<td><p>CPMC1SEL</p></td>
</tr>
<tr class="row-even"><td><p>41:47</p></td>
<td><p>CPMC2SEL</p></td>
</tr>
<tr class="row-odd"><td><p>48:50</p></td>
<td><p>BUFFERSIZE</p></td>
</tr>
<tr class="row-even"><td><p>51:63</p></td>
<td><p>RESERVED</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>CPMC_LOAD contains the sampling duration. SAMPSEL and CPMCxSEL determines the
event to count. BUFFERSIZE indicates the memory range. On each overflow,
hardware snapshots the program counter along with event counts and updates the
memory and reloads the CMPC_LOAD value for the next sampling duration. IMC
hardware does not support exceptions, so it quietly wraps around if memory
buffer reaches the end.</p>
<p><em>Currently the event monitored for trace-mode is fixed as cycle.</em></p>
</section>
</section>
<section id="trace-imc-example-usage">
<h2><a class="toc-backref" href="#id7">Trace IMC example usage</a><a class="headerlink" href="#trace-imc-example-usage" title="Permalink to this headline">¶</a></h2>
<div class="highlight-sh notranslate"><div class="highlight"><pre><span></span><span class="c1"># perf list</span>
<span class="o">[</span>....<span class="o">]</span>
trace_imc/trace_cycles/                            <span class="o">[</span>Kernel PMU event<span class="o">]</span>
</pre></div>
</div>
<p>To record an application/process with trace-imc event:</p>
<div class="highlight-sh notranslate"><div class="highlight"><pre><span></span><span class="c1"># perf record -e trace_imc/trace_cycles/ yes &gt; /dev/null</span>
<span class="o">[</span> perf record: Woken up <span class="m">1</span> <span class="nb">times</span> to write data <span class="o">]</span>
<span class="o">[</span> perf record: Captured and wrote <span class="m">0</span>.012 MB perf.data <span class="o">(</span><span class="m">21</span> samples<span class="o">)</span> <span class="o">]</span>
</pre></div>
</div>
<p>The <cite>perf.data</cite> generated, can be read using perf report.</p>
</section>
<section id="benefits-of-using-imc-trace-mode">
<h2><a class="toc-backref" href="#id8">Benefits of using IMC trace-mode</a><a class="headerlink" href="#benefits-of-using-imc-trace-mode" title="Permalink to this headline">¶</a></h2>
<p>PMI (Performance Monitoring Interrupts) interrupt handling is avoided, since IMC
trace mode snapshots the program counter and updates to the memory. And this
also provide a way for the operating system to do instruction sampling in real
time without PMI processing overhead.</p>
<p>Performance data using <cite>perf top</cite> with and without trace-imc event.</p>
<p>PMI interrupts count when <cite>perf top</cite> command is executed without trace-imc event.</p>
<div class="highlight-sh notranslate"><div class="highlight"><pre><span></span><span class="c1"># grep PMI /proc/interrupts</span>
PMI:          <span class="m">0</span>          <span class="m">0</span>          <span class="m">0</span>          <span class="m">0</span>   Performance monitoring interrupts
<span class="c1"># ./perf top</span>
...
<span class="c1"># grep PMI /proc/interrupts</span>
PMI:      <span class="m">39735</span>       <span class="m">8710</span>      <span class="m">17338</span>      <span class="m">17801</span>   Performance monitoring interrupts
<span class="c1"># ./perf top -e trace_imc/trace_cycles/</span>
...
<span class="c1"># grep PMI /proc/interrupts</span>
PMI:      <span class="m">39735</span>       <span class="m">8710</span>      <span class="m">17338</span>      <span class="m">17801</span>   Performance monitoring interrupts
</pre></div>
</div>
<p>That is, the PMI interrupt counts do not increment when using the <cite>trace_imc</cite> event.</p>
</section>
</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="../index.html">The Linux Kernel</a></h1>



<p class="blurb">6.2.0-rc4-6.2.0-rc4+</p>







<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" />
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>$('#searchbox').show(0);</script>
  <h3><a href="../index.html">Table of Contents</a></h3>
  <ul>
<li><a class="reference internal" href="#">IMC (In-Memory Collection Counters)</a><ul>
<li><a class="reference internal" href="#basic-overview">Basic overview</a></li>
<li><a class="reference internal" href="#imc-example-usage">IMC example usage</a></li>
<li><a class="reference internal" href="#imc-trace-mode">IMC Trace-mode</a><ul>
<li><a class="reference internal" href="#ldbar-register-layout">LDBAR Register Layout</a></li>
<li><a class="reference internal" href="#trace-imc-scom-bit-representation">TRACE_IMC_SCOM bit representation</a></li>
</ul>
</li>
<li><a class="reference internal" href="#trace-imc-example-usage">Trace IMC example usage</a></li>
<li><a class="reference internal" href="#benefits-of-using-imc-trace-mode">Benefits of using IMC trace-mode</a></li>
</ul>
</li>
</ul>

  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="../_sources/powerpc/imc.rst.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;The kernel development community.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 2.4.4</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../_sources/powerpc/imc.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>