

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_83_6'
================================================================
* Date:           Mon Jan 26 23:24:33 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.875 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_83_6  |       64|       64|         1|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     29|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     27|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       9|     56|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln83_fu_740_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln83_fu_734_p2  |      icmp|   0|  0|  15|           7|           8|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  29|          14|           9|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2  |   9|          2|    7|         14|
    |j_fu_266              |   9|          2|    7|         14|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   15|         30|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |j_fu_266     |  7|   0|    7|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  9|   0|    9|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_83_6|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_83_6|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_83_6|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_83_6|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_83_6|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_83_6|  return value|
|col_sum_4          |  out|   24|      ap_vld|                            col_sum_4|       pointer|
|col_sum_4_ap_vld   |  out|    1|      ap_vld|                            col_sum_4|       pointer|
|col_sum_5          |  out|   24|      ap_vld|                            col_sum_5|       pointer|
|col_sum_5_ap_vld   |  out|    1|      ap_vld|                            col_sum_5|       pointer|
|col_sum_6          |  out|   24|      ap_vld|                            col_sum_6|       pointer|
|col_sum_6_ap_vld   |  out|    1|      ap_vld|                            col_sum_6|       pointer|
|col_sum_7          |  out|   24|      ap_vld|                            col_sum_7|       pointer|
|col_sum_7_ap_vld   |  out|    1|      ap_vld|                            col_sum_7|       pointer|
|col_sum_8          |  out|   24|      ap_vld|                            col_sum_8|       pointer|
|col_sum_8_ap_vld   |  out|    1|      ap_vld|                            col_sum_8|       pointer|
|col_sum_9          |  out|   24|      ap_vld|                            col_sum_9|       pointer|
|col_sum_9_ap_vld   |  out|    1|      ap_vld|                            col_sum_9|       pointer|
|col_sum_10         |  out|   24|      ap_vld|                           col_sum_10|       pointer|
|col_sum_10_ap_vld  |  out|    1|      ap_vld|                           col_sum_10|       pointer|
|col_sum_11         |  out|   24|      ap_vld|                           col_sum_11|       pointer|
|col_sum_11_ap_vld  |  out|    1|      ap_vld|                           col_sum_11|       pointer|
|col_sum_12         |  out|   24|      ap_vld|                           col_sum_12|       pointer|
|col_sum_12_ap_vld  |  out|    1|      ap_vld|                           col_sum_12|       pointer|
|col_sum_13         |  out|   24|      ap_vld|                           col_sum_13|       pointer|
|col_sum_13_ap_vld  |  out|    1|      ap_vld|                           col_sum_13|       pointer|
|col_sum_14         |  out|   24|      ap_vld|                           col_sum_14|       pointer|
|col_sum_14_ap_vld  |  out|    1|      ap_vld|                           col_sum_14|       pointer|
|col_sum_15         |  out|   24|      ap_vld|                           col_sum_15|       pointer|
|col_sum_15_ap_vld  |  out|    1|      ap_vld|                           col_sum_15|       pointer|
|col_sum_16         |  out|   24|      ap_vld|                           col_sum_16|       pointer|
|col_sum_16_ap_vld  |  out|    1|      ap_vld|                           col_sum_16|       pointer|
|col_sum_17         |  out|   24|      ap_vld|                           col_sum_17|       pointer|
|col_sum_17_ap_vld  |  out|    1|      ap_vld|                           col_sum_17|       pointer|
|col_sum_18         |  out|   24|      ap_vld|                           col_sum_18|       pointer|
|col_sum_18_ap_vld  |  out|    1|      ap_vld|                           col_sum_18|       pointer|
|col_sum_19         |  out|   24|      ap_vld|                           col_sum_19|       pointer|
|col_sum_19_ap_vld  |  out|    1|      ap_vld|                           col_sum_19|       pointer|
|col_sum_20         |  out|   24|      ap_vld|                           col_sum_20|       pointer|
|col_sum_20_ap_vld  |  out|    1|      ap_vld|                           col_sum_20|       pointer|
|col_sum_21         |  out|   24|      ap_vld|                           col_sum_21|       pointer|
|col_sum_21_ap_vld  |  out|    1|      ap_vld|                           col_sum_21|       pointer|
|col_sum_22         |  out|   24|      ap_vld|                           col_sum_22|       pointer|
|col_sum_22_ap_vld  |  out|    1|      ap_vld|                           col_sum_22|       pointer|
|col_sum_23         |  out|   24|      ap_vld|                           col_sum_23|       pointer|
|col_sum_23_ap_vld  |  out|    1|      ap_vld|                           col_sum_23|       pointer|
|col_sum_24         |  out|   24|      ap_vld|                           col_sum_24|       pointer|
|col_sum_24_ap_vld  |  out|    1|      ap_vld|                           col_sum_24|       pointer|
|col_sum_25         |  out|   24|      ap_vld|                           col_sum_25|       pointer|
|col_sum_25_ap_vld  |  out|    1|      ap_vld|                           col_sum_25|       pointer|
|col_sum_26         |  out|   24|      ap_vld|                           col_sum_26|       pointer|
|col_sum_26_ap_vld  |  out|    1|      ap_vld|                           col_sum_26|       pointer|
|col_sum_27         |  out|   24|      ap_vld|                           col_sum_27|       pointer|
|col_sum_27_ap_vld  |  out|    1|      ap_vld|                           col_sum_27|       pointer|
|col_sum_28         |  out|   24|      ap_vld|                           col_sum_28|       pointer|
|col_sum_28_ap_vld  |  out|    1|      ap_vld|                           col_sum_28|       pointer|
|col_sum_29         |  out|   24|      ap_vld|                           col_sum_29|       pointer|
|col_sum_29_ap_vld  |  out|    1|      ap_vld|                           col_sum_29|       pointer|
|col_sum_30         |  out|   24|      ap_vld|                           col_sum_30|       pointer|
|col_sum_30_ap_vld  |  out|    1|      ap_vld|                           col_sum_30|       pointer|
|col_sum_31         |  out|   24|      ap_vld|                           col_sum_31|       pointer|
|col_sum_31_ap_vld  |  out|    1|      ap_vld|                           col_sum_31|       pointer|
|col_sum_32         |  out|   24|      ap_vld|                           col_sum_32|       pointer|
|col_sum_32_ap_vld  |  out|    1|      ap_vld|                           col_sum_32|       pointer|
|col_sum_33         |  out|   24|      ap_vld|                           col_sum_33|       pointer|
|col_sum_33_ap_vld  |  out|    1|      ap_vld|                           col_sum_33|       pointer|
|col_sum_34         |  out|   24|      ap_vld|                           col_sum_34|       pointer|
|col_sum_34_ap_vld  |  out|    1|      ap_vld|                           col_sum_34|       pointer|
|col_sum_35         |  out|   24|      ap_vld|                           col_sum_35|       pointer|
|col_sum_35_ap_vld  |  out|    1|      ap_vld|                           col_sum_35|       pointer|
|col_sum_36         |  out|   24|      ap_vld|                           col_sum_36|       pointer|
|col_sum_36_ap_vld  |  out|    1|      ap_vld|                           col_sum_36|       pointer|
|col_sum_37         |  out|   24|      ap_vld|                           col_sum_37|       pointer|
|col_sum_37_ap_vld  |  out|    1|      ap_vld|                           col_sum_37|       pointer|
|col_sum_38         |  out|   24|      ap_vld|                           col_sum_38|       pointer|
|col_sum_38_ap_vld  |  out|    1|      ap_vld|                           col_sum_38|       pointer|
|col_sum_39         |  out|   24|      ap_vld|                           col_sum_39|       pointer|
|col_sum_39_ap_vld  |  out|    1|      ap_vld|                           col_sum_39|       pointer|
|col_sum_40         |  out|   24|      ap_vld|                           col_sum_40|       pointer|
|col_sum_40_ap_vld  |  out|    1|      ap_vld|                           col_sum_40|       pointer|
|col_sum_41         |  out|   24|      ap_vld|                           col_sum_41|       pointer|
|col_sum_41_ap_vld  |  out|    1|      ap_vld|                           col_sum_41|       pointer|
|col_sum_42         |  out|   24|      ap_vld|                           col_sum_42|       pointer|
|col_sum_42_ap_vld  |  out|    1|      ap_vld|                           col_sum_42|       pointer|
|col_sum_43         |  out|   24|      ap_vld|                           col_sum_43|       pointer|
|col_sum_43_ap_vld  |  out|    1|      ap_vld|                           col_sum_43|       pointer|
|col_sum_44         |  out|   24|      ap_vld|                           col_sum_44|       pointer|
|col_sum_44_ap_vld  |  out|    1|      ap_vld|                           col_sum_44|       pointer|
|col_sum_45         |  out|   24|      ap_vld|                           col_sum_45|       pointer|
|col_sum_45_ap_vld  |  out|    1|      ap_vld|                           col_sum_45|       pointer|
|col_sum_46         |  out|   24|      ap_vld|                           col_sum_46|       pointer|
|col_sum_46_ap_vld  |  out|    1|      ap_vld|                           col_sum_46|       pointer|
|col_sum_47         |  out|   24|      ap_vld|                           col_sum_47|       pointer|
|col_sum_47_ap_vld  |  out|    1|      ap_vld|                           col_sum_47|       pointer|
|col_sum_48         |  out|   24|      ap_vld|                           col_sum_48|       pointer|
|col_sum_48_ap_vld  |  out|    1|      ap_vld|                           col_sum_48|       pointer|
|col_sum_49         |  out|   24|      ap_vld|                           col_sum_49|       pointer|
|col_sum_49_ap_vld  |  out|    1|      ap_vld|                           col_sum_49|       pointer|
|col_sum_50         |  out|   24|      ap_vld|                           col_sum_50|       pointer|
|col_sum_50_ap_vld  |  out|    1|      ap_vld|                           col_sum_50|       pointer|
|col_sum_51         |  out|   24|      ap_vld|                           col_sum_51|       pointer|
|col_sum_51_ap_vld  |  out|    1|      ap_vld|                           col_sum_51|       pointer|
|col_sum_52         |  out|   24|      ap_vld|                           col_sum_52|       pointer|
|col_sum_52_ap_vld  |  out|    1|      ap_vld|                           col_sum_52|       pointer|
|col_sum_53         |  out|   24|      ap_vld|                           col_sum_53|       pointer|
|col_sum_53_ap_vld  |  out|    1|      ap_vld|                           col_sum_53|       pointer|
|col_sum_54         |  out|   24|      ap_vld|                           col_sum_54|       pointer|
|col_sum_54_ap_vld  |  out|    1|      ap_vld|                           col_sum_54|       pointer|
|col_sum_55         |  out|   24|      ap_vld|                           col_sum_55|       pointer|
|col_sum_55_ap_vld  |  out|    1|      ap_vld|                           col_sum_55|       pointer|
|col_sum_56         |  out|   24|      ap_vld|                           col_sum_56|       pointer|
|col_sum_56_ap_vld  |  out|    1|      ap_vld|                           col_sum_56|       pointer|
|col_sum_57         |  out|   24|      ap_vld|                           col_sum_57|       pointer|
|col_sum_57_ap_vld  |  out|    1|      ap_vld|                           col_sum_57|       pointer|
|col_sum_58         |  out|   24|      ap_vld|                           col_sum_58|       pointer|
|col_sum_58_ap_vld  |  out|    1|      ap_vld|                           col_sum_58|       pointer|
|col_sum_59         |  out|   24|      ap_vld|                           col_sum_59|       pointer|
|col_sum_59_ap_vld  |  out|    1|      ap_vld|                           col_sum_59|       pointer|
|col_sum_60         |  out|   24|      ap_vld|                           col_sum_60|       pointer|
|col_sum_60_ap_vld  |  out|    1|      ap_vld|                           col_sum_60|       pointer|
+-------------------+-----+-----+------------+-------------------------------------+--------------+

