# 5/15

fifo wave

![fifo](./doc/fifo_wave.png) 

# 5/20

add xilinx ip and use vcs to simulate

ddr3 write read

![ddr3](./doc/ddr3_w_r.png) 

