{
  "columns":
  ["", "Pipelined", "II", "Speculated iterations", "Details"]
  , "children":
  [
    {
      "name":"Kernel: MakeUniqueTask0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":333
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"fMAX bottleneck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"FPGA Optimization Guide : Single Work-item Kernels"
              , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/single-work-item-kernels.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"MakeUniqueTask0.B1"
          , "data":
          ["Yes", "~1", "1"]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":26
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Pipe Read Operation (%L > %L > %L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"334"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"28"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"69"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Pipe Write Operation (%L > %L > %L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"334"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"40"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"FPGA Optimization Guide : Loops"
                  , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: MapKeyTask0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":342
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"fMAX bottleneck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"FPGA Optimization Guide : Single Work-item Kernels"
              , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/single-work-item-kernels.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"MapKeyTask0.B1"
          , "data":
          ["Yes", "~1", "1"]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":53
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Pipe Read Operation (%L > %L > %L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"343"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"55"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"69"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Pipe Write Operation (%L > %L > %L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"343"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"85"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"FPGA Optimization Guide : Loops"
                  , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: TraiageMappingTask0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":347
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"fMAX bottleneck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"FPGA Optimization Guide : Single Work-item Kernels"
              , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/single-work-item-kernels.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"TraiageMappingTask0.B1"
          , "data":
          ["Yes", "~1", "1"]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":94
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Pipe Read Operation (%L > %L > %L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"348"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"96"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"69"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Pipe Write Operation (%L > %L > %L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"348"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"117"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Pipe Write Operation (%L > %L > %L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"348"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"119"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"FPGA Optimization Guide : Loops"
                  , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: AggregateTask0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":353
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"fMAX bottleneck block: AggregateTask0.B6"
        }
        , {
          "type":"text"
          , "text":"Use the %L report to view more details"
          , "links":
          [
            {
              "view":"Fmax II Report"
            }
          ]
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"FPGA Optimization Guide : Single Work-item Kernels"
              , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/single-work-item-kernels.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"AggregateTask0.B2"
          , "data":
          ["No", "n/a", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":213
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Pipelining disabled"
            }
            , {
              "type":"text"
              , "text":"Loop not pipelined due to:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Loop annotated with #pragma disable_loop_pipelining."
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Stallable instruction: n/a"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"FPGA Optimization Guide : Loops"
                  , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"AggregateTask0.B7"
              , "data":
              ["No", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":141
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Pipelining disabled"
                }
                , {
                  "type":"text"
                  , "text":"Loop not pipelined due to:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Loop annotated with #pragma disable_loop_pipelining."
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instruction:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Pipe Write Operation (%L > %L > %L > %L)"
                      , "links":
                      [
                        {
                          "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                          , "line":"1211"
                        }
                        , {
                          "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                          , "line":"354"
                        }
                        , {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"200"
                        }
                        , {
                          "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                          , "line":"85"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
                }
                , {
                  "type":"text"
                  , "text":"Average Trip count: 4 (exact)"
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Loops"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
            , {
              "name":"AggregateTask0.B6"
              , "data":
              ["Yes", "1", "4"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":155
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"User-constrained II."
                }
                , {
                  "type":"text"
                  , "text":"Most critical loop feedback path during scheduling:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Number of nodes in critical path exceeded what the compiler has captured. Only the top 7 failing nodes are listed."
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L, %L, %L, %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"354"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"168"
                            }
                            , {
                              "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"184"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"257"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"264"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"271"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"275"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"130"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"132"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"135"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L, %L, %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"354"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"184"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"257"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"264"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"271"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"275"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"130"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Integer Compare Operation (%L > %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"354"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"184"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"275"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"Unknown location"
                              , "line":"0"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L, %L > %L, %L, %L, %L > %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"354"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"168"
                            }
                            , {
                              "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"32"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"184"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"257"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"264"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"271"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"275"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"130"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"132"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"135"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"0.34 clock cycles 1-bit And Operation (%L > %L > %L > %L > %L, %L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"354"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"184"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"275"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                            , {
                              "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/lib/oclfpga/include/ref/ac_int.h"
                              , "line":"2312"
                            }
                            , {
                              "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/lib/oclfpga/include/ref/ac_int.h"
                              , "line":"1471"
                            }
                            , {
                              "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/lib/oclfpga/include/ref/ac_int.h"
                              , "line":"311"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"0.34 clock cycles 1-bit Or Operation (%L > %L > %L > %L > %L, %L, %L > %L > %L > %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"354"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"184"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                              , "line":"275"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"131"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"132"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"137"
                            }
                            , {
                              "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/lib/oclfpga/include/ref/ac_int.h"
                              , "line":"2312"
                            }
                            , {
                              "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/lib/oclfpga/include/ref/ac_int.h"
                              , "line":"1471"
                            }
                            , {
                              "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/lib/oclfpga/include/ref/ac_int.h"
                              , "line":"311"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"139"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Stallable instruction: None"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Loops"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
            , {
              "name":"AggregateTask0.B3"
              , "data":
              ["No", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":213
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Pipelining disabled"
                }
                , {
                  "type":"text"
                  , "text":"Loop not pipelined due to:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Loop annotated with #pragma disable_loop_pipelining."
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Stallable instruction: None"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
                }
                , {
                  "type":"text"
                  , "text":"Average Trip count: 4 (exact)"
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Loops"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: ReadoutTask"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":428
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"fMAX bottleneck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"FPGA Optimization Guide : Single Work-item Kernels"
              , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/single-work-item-kernels.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"ReadoutTask.B1"
          , "data":
          ["Yes", ">=2", "2"]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":430
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"r (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"430"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Most critical loop feedback path during scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"1.46 clock cycle 32-bit Integer Add Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"430"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Stallable instruction: n/a"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Average Trip count: 5 (exact)"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"FPGA Optimization Guide : Loops"
                  , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"ReadoutTask.B3"
              , "data":
              ["Yes", "~1", "4"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":433
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Pipe Read Operation (%L > %L > %L)"
                      , "links":
                      [
                        {
                          "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                          , "line":"1211"
                        }
                        , {
                          "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                          , "line":"434"
                        }
                        , {
                          "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                          , "line":"69"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Store Operation (%L > %L)"
                      , "links":
                      [
                        {
                          "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                          , "line":"1211"
                        }
                        , {
                          "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                          , "line":"442"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Average Trip count: 4 (exact)"
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Loops"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: testInputSrcTask"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":264
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"fMAX bottleneck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"FPGA Optimization Guide : Single Work-item Kernels"
              , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/single-work-item-kernels.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"testInputSrcTask.B1"
          , "data":
          ["Yes", "2", "2"]
          , "debug":
          [
            [
              {
                "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                , "line":1209
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"Most critical loop feedback path during scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"1.00 clock cycle 64-bit Integer Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1209"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Stallable instruction: None"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Average Trip count: 5 (exact)"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"FPGA Optimization Guide : Loops"
                  , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
        , {
          "name":"testInputSrcTask.B3"
          , "data":
          ["Yes", ">=1", "4"]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":265
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"User-constrained II."
            }
            , {
              "type":"text"
              , "text":"Stallable instruction: n/a"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Average Trip count: 5 (exact)"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"FPGA Optimization Guide : Loops"
                  , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"testInputSrcTask.B4"
              , "data":
              ["Yes", "~1", "4"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":267
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Load Operation (%L > %L)"
                      , "links":
                      [
                        {
                          "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                          , "line":"1211"
                        }
                        , {
                          "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                          , "line":"275"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Pipe Write Operation (%L > %L > %L)"
                      , "links":
                      [
                        {
                          "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                          , "line":"1211"
                        }
                        , {
                          "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                          , "line":"300"
                        }
                        , {
                          "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                          , "line":"85"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Average Trip count: 8 (exact)"
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Loops"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: MergeAndAggregateTask"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":419
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"fMAX bottleneck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"FPGA Optimization Guide : Single Work-item Kernels"
              , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/single-work-item-kernels.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"MergeAndAggregateTask.B2"
          , "data":
          ["No", "n/a", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":249
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Pipelining disabled"
            }
            , {
              "type":"text"
              , "text":"Loop not pipelined due to:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Loop annotated with #pragma disable_loop_pipelining."
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Stallable instruction: n/a"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"FPGA Optimization Guide : Loops"
                  , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"MergeAndAggregateTask.B11"
              , "data":
              ["Yes", "~1", "4"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":248
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instruction:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Pipe Write Operation (%L > %L > %L > %L)"
                      , "links":
                      [
                        {
                          "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                          , "line":"1211"
                        }
                        , {
                          "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                          , "line":"420"
                        }
                        , {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"353"
                        }
                        , {
                          "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                          , "line":"85"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Average Trip count: 4 (exact)"
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Loops"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
            , {
              "name":"MergeAndAggregateTask.B4"
              , "data":
              ["No", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":249
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Pipelining disabled"
                }
                , {
                  "type":"text"
                  , "text":"Loop not pipelined due to:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Loop annotated with #pragma disable_loop_pipelining."
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Stallable instruction: None"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
                }
                , {
                  "type":"text"
                  , "text":"Average Trip count: 4 (exact)"
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Loops"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
            , {
              "name":"MergeAndAggregateTask.B6"
              , "data":
              ["No", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":261
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Out-of-order inner loop"
                }
                , {
                  "type":"text"
                  , "text":"Loop not pipelined due to:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Loop iteration ordering: iterations of inner loop shown may get out of order with respect to the listed inner loop, as the number of iterations of the listed inner loop may be different for different iterations of this loop."
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"MergeAndAggregateTask.B7 (%L)"
                          , "links":
                          [
                            {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"210"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Stallable instruction: n/a"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Loops"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"MergeAndAggregateTask.B7"
                  , "data":
                  ["No", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":210
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Pipelining disabled"
                    }
                    , {
                      "type":"text"
                      , "text":"Loop not pipelined due to:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Loop annotated with #pragma disable_loop_pipelining."
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Stallable instruction: None"
                    }
                    , {
                      "type":"text"
                      , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Loops"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
            , {
              "name":"MergeAndAggregateTask.B8"
              , "data":
              ["No", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":312
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Out-of-order inner loop"
                }
                , {
                  "type":"text"
                  , "text":"Loop not pipelined due to:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Loop iteration ordering: iterations of inner loop shown may get out of order with respect to the listed inner loop, as the number of iterations of the listed inner loop may be different for different iterations of this loop."
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"MergeAndAggregateTask.B10 (%L)"
                          , "links":
                          [
                            {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"210"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Stallable instruction: n/a"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
                }
                , {
                  "type":"text"
                  , "text":"Average Trip count: 4 (exact)"
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Loops"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"MergeAndAggregateTask.B10"
                  , "data":
                  ["No", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":210
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Pipelining disabled"
                    }
                    , {
                      "type":"text"
                      , "text":"Loop not pipelined due to:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Loop annotated with #pragma disable_loop_pipelining."
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Stallable instruction: None"
                    }
                    , {
                      "type":"text"
                      , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Loops"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
  ]
}
