//
// Generated by LLVM NVPTX Back-End
//

.version 6.0
.target sm_61
.address_size 64

	// .globl	fusion_65
.visible .global .align 64 .b8 buffer_for_constant_780[8] = {1, 0, 0, 0, 0, 0, 0, 0};
.shared .align 4 .b8 shared_cache_0[128];
.shared .align 4 .b8 shared_cache_01[4224];
.shared .align 4 .b8 shared_cache_02[128];
.shared .align 4 .b8 shared_cache_03[128];

.visible .entry fusion_65(
	.param .u64 fusion_65_param_0,
	.param .u64 fusion_65_param_1
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<14>;
	.reg .b16 	%rs<6>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<52>;
	.reg .b64 	%rd<52>;

	mov.u32 	%r8, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r8, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r1, %r11, %r10;
	setp.lt.u32 	%p1, %r1, 158700;
	@%p1 bra 	LBB0_2;
	bra.uni 	LBB0_1;
LBB0_2:
	ld.param.u64 	%rd10, [fusion_65_param_0];
	ld.param.u64 	%rd11, [fusion_65_param_1];
	cvta.to.global.u64 	%rd12, %rd11;
	cvta.to.global.u64 	%rd1, %rd10;
	add.s64 	%rd2, %rd12, 3213312;
	shr.u32 	%r12, %r1, 2;
	mul.wide.u32 	%rd13, %r12, 166277751;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r13, %rd14;
	mul.wide.u32 	%rd15, %r13, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r14, %rd16;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r2, %r13, %r15;
	or.b32  	%r16, %r1, 1;
	shr.u32 	%r17, %r16, 1;
	mul.wide.u32 	%rd17, %r17, 1195121335;
	shr.u64 	%rd18, %rd17, 37;
	cvt.u32.u64 	%r18, %rd18;
	mul.lo.s32 	%r19, %r18, 230;
	sub.s32 	%r3, %r16, %r19;
	or.b32  	%r20, %r1, 2;
	shr.u32 	%r22, %r20, 1;
	mul.wide.u32 	%rd19, %r22, 1195121335;
	shr.u64 	%rd20, %rd19, 37;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 230;
	shr.u64 	%rd21, %rd19, 38;
	cvt.u32.u64 	%r25, %rd21;
	mul.wide.u32 	%rd22, %r25, 1195121335;
	shr.u64 	%rd23, %rd22, 37;
	cvt.u32.u64 	%r26, %rd23;
	mul.lo.s32 	%r27, %r26, 230;
	or.b32  	%r28, %r1, 3;
	shr.u32 	%r30, %r28, 1;
	mul.wide.u32 	%rd24, %r30, 1195121335;
	shr.u64 	%rd25, %rd24, 37;
	cvt.u32.u64 	%r31, %rd25;
	shr.u64 	%rd26, %rd24, 38;
	cvt.u32.u64 	%r33, %rd26;
	mul.wide.u32 	%rd27, %r33, 1195121335;
	shr.u64 	%rd28, %rd27, 37;
	cvt.u32.u64 	%r34, %rd28;
	shr.u32 	%r37, %r1, 1;
	mul.wide.u32 	%rd29, %r37, 1195121335;
	shr.u64 	%rd30, %rd29, 37;
	cvt.u32.u64 	%r38, %rd30;
	cvt.u16.u64 	%rs1, %rd30;
	shr.u16 	%rs2, %rs1, 1;
	mul.wide.u16 	%r39, %rs2, -29063;
	shr.u32 	%r40, %r39, 22;
	cvt.u16.u32 	%rs3, %r40;
	mul.lo.s16 	%rs4, %rs3, 230;
	sub.s16 	%rs5, %rs1, %rs4;
	cvt.u32.u16 	%r41, %rs5;
	mul.lo.s32 	%r42, %r38, 230;
	sub.s32 	%r43, %r1, %r42;
	add.s32 	%r44, %r41, -3;
	setp.lt.u32 	%p2, %r44, 224;
	add.s32 	%r45, %r43, -3;
	setp.lt.u32 	%p3, %r45, 224;
	and.pred  	%p4, %p3, %p2;
	cvt.u64.u32 	%rd3, %r44;
	cvt.u64.u32 	%rd4, %r2;
	mov.f32 	%f16, 0f00000000;
	mov.f32 	%f13, %f16;
	@%p4 bra 	LBB0_7;
	bra.uni 	LBB0_3;
LBB0_7:
	mul.wide.u32 	%rd31, %r44, 2688;
	add.s64 	%rd32, %rd1, %rd31;
	mul.wide.u32 	%rd33, %r45, 12;
	add.s64 	%rd34, %rd32, %rd33;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd5, %rd34, %rd35;
	ld.global.nc.f32 	%f13, [%rd5];
LBB0_3:
	mul.lo.s32 	%r32, %r31, 230;
	mul.lo.s32 	%r35, %r34, 230;
	sub.s32 	%r4, %r20, %r24;
	sub.s32 	%r5, %r23, %r27;
	cvt.u32.u64 	%r46, %rd3;
	setp.lt.u32 	%p5, %r46, 224;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd6, %rd2, %rd36;
	st.global.f32 	[%rd6], %f13;
	add.s32 	%r47, %r3, -3;
	setp.lt.u32 	%p6, %r47, 224;
	and.pred  	%p7, %p6, %p5;
	shl.b64 	%rd41, %rd4, 2;
	mov.f32 	%f14, %f16;
	@%p7 bra 	LBB0_8;
	bra.uni 	LBB0_4;
LBB0_8:
	mul.lo.s64 	%rd37, %rd3, 2688;
	add.s64 	%rd38, %rd1, %rd37;
	mul.wide.u32 	%rd39, %r47, 12;
	add.s64 	%rd40, %rd38, %rd39;
	add.s64 	%rd7, %rd40, %rd41;
	ld.global.nc.f32 	%f14, [%rd7];
LBB0_4:
	sub.s32 	%r6, %r28, %r32;
	sub.s32 	%r7, %r31, %r35;
	st.global.f32 	[%rd6+4], %f14;
	add.s32 	%r48, %r5, -3;
	setp.lt.u32 	%p8, %r48, 224;
	add.s32 	%r49, %r4, -3;
	setp.lt.u32 	%p9, %r49, 224;
	and.pred  	%p10, %p9, %p8;
	mov.f32 	%f15, %f16;
	@%p10 bra 	LBB0_9;
	bra.uni 	LBB0_5;
LBB0_9:
	mul.wide.u32 	%rd42, %r48, 2688;
	add.s64 	%rd43, %rd1, %rd42;
	mul.wide.u32 	%rd44, %r49, 12;
	add.s64 	%rd45, %rd43, %rd44;
	add.s64 	%rd8, %rd45, %rd41;
	ld.global.nc.f32 	%f15, [%rd8];
LBB0_5:
	st.global.f32 	[%rd6+8], %f15;
	add.s32 	%r50, %r7, -3;
	setp.lt.u32 	%p11, %r50, 224;
	add.s32 	%r51, %r6, -3;
	setp.lt.u32 	%p12, %r51, 224;
	and.pred  	%p13, %p12, %p11;
	@%p13 bra 	LBB0_10;
	bra.uni 	LBB0_6;
LBB0_10:
	mul.wide.u32 	%rd47, %r50, 2688;
	add.s64 	%rd48, %rd1, %rd47;
	mul.wide.u32 	%rd49, %r51, 12;
	add.s64 	%rd50, %rd48, %rd49;
	add.s64 	%rd9, %rd50, %rd41;
	ld.global.nc.f32 	%f16, [%rd9];
LBB0_6:
	st.global.f32 	[%rd6+12], %f16;
LBB0_1:
	ret;

}
	// .globl	copy_55
.visible .entry copy_55(
	.param .u64 copy_55_param_0,
	.param .u64 copy_55_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<26>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<82>;
	.reg .b64 	%rd<69>;

	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 9;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	setp.lt.u32 	%p1, %r1, 9408;
	@%p1 bra 	LBB1_2;
	bra.uni 	LBB1_1;
LBB1_2:
	ld.param.u64 	%rd3, [copy_55_param_0];
	ld.param.u64 	%rd4, [copy_55_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r2, %r1, 1;
	or.b32  	%r3, %r1, 2;
	or.b32  	%r4, %r1, 3;
	mul.wide.u32 	%rd5, %r4, -555131827;
	shr.u64 	%rd6, %rd5, 39;
	cvt.u32.u64 	%r9, %rd6;
	mul.wide.u32 	%rd7, %r4, 1402438301;
	shr.u64 	%rd8, %rd7, 36;
	cvt.u32.u64 	%r10, %rd8;
	mul.wide.u32 	%rd9, %r10, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r11, %rd10;
	mul.lo.s32 	%r12, %r11, 3;
	sub.s32 	%r13, %r10, %r12;
	mul.wide.u32 	%rd11, %r4, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r15, %rd12;
	sub.s32 	%r16, %r4, %r15;
	shr.u32 	%r17, %r16, 1;
	add.s32 	%r18, %r17, %r15;
	shr.u32 	%r19, %r18, 2;
	mul.wide.u32 	%rd13, %r19, 613566757;
	shr.u64 	%rd14, %rd13, 32;
	cvt.u32.u64 	%r20, %rd14;
	sub.s32 	%r21, %r19, %r20;
	shr.u32 	%r22, %r21, 1;
	add.s32 	%r23, %r22, %r20;
	shr.u32 	%r24, %r23, 2;
	mul.lo.s32 	%r25, %r24, 7;
	sub.s32 	%r26, %r19, %r25;
	mul.lo.s32 	%r27, %r19, 7;
	sub.s32 	%r28, %r4, %r27;
	mul.wide.u32 	%rd15, %r3, -555131827;
	shr.u64 	%rd16, %rd15, 39;
	cvt.u32.u64 	%r29, %rd16;
	mul.wide.u32 	%rd17, %r3, 1402438301;
	shr.u64 	%rd18, %rd17, 36;
	cvt.u32.u64 	%r30, %rd18;
	mul.wide.u32 	%rd19, %r30, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r31, %rd20;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd21, %r3, 613566757;
	shr.u64 	%rd22, %rd21, 32;
	cvt.u32.u64 	%r35, %rd22;
	sub.s32 	%r36, %r3, %r35;
	shr.u32 	%r37, %r36, 1;
	add.s32 	%r38, %r37, %r35;
	shr.u32 	%r39, %r38, 2;
	mul.wide.u32 	%rd23, %r39, 613566757;
	shr.u64 	%rd24, %rd23, 32;
	cvt.u32.u64 	%r40, %rd24;
	sub.s32 	%r41, %r39, %r40;
	shr.u32 	%r42, %r41, 1;
	add.s32 	%r43, %r42, %r40;
	shr.u32 	%r44, %r43, 2;
	mul.lo.s32 	%r45, %r44, 7;
	sub.s32 	%r46, %r39, %r45;
	mul.lo.s32 	%r47, %r39, 7;
	sub.s32 	%r48, %r3, %r47;
	mul.wide.u32 	%rd25, %r2, -555131827;
	shr.u64 	%rd26, %rd25, 39;
	cvt.u32.u64 	%r49, %rd26;
	mul.wide.u32 	%rd27, %r2, 1402438301;
	shr.u64 	%rd28, %rd27, 36;
	cvt.u32.u64 	%r50, %rd28;
	mul.wide.u32 	%rd29, %r50, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r51, %rd30;
	mul.lo.s32 	%r52, %r51, 3;
	sub.s32 	%r53, %r50, %r52;
	mul.wide.u32 	%rd31, %r2, 613566757;
	shr.u64 	%rd32, %rd31, 32;
	cvt.u32.u64 	%r55, %rd32;
	sub.s32 	%r56, %r2, %r55;
	shr.u32 	%r57, %r56, 1;
	add.s32 	%r58, %r57, %r55;
	shr.u32 	%r59, %r58, 2;
	mul.wide.u32 	%rd33, %r59, 613566757;
	shr.u64 	%rd34, %rd33, 32;
	cvt.u32.u64 	%r60, %rd34;
	sub.s32 	%r61, %r59, %r60;
	shr.u32 	%r62, %r61, 1;
	add.s32 	%r63, %r62, %r60;
	shr.u32 	%r64, %r63, 2;
	mul.lo.s32 	%r65, %r64, 7;
	sub.s32 	%r66, %r59, %r65;
	mul.lo.s32 	%r67, %r59, 7;
	sub.s32 	%r68, %r2, %r67;
	cvt.u16.u32 	%rs1, %r1;
	mul.wide.u16 	%r69, %rs1, 28533;
	shr.u32 	%r70, %r69, 22;
	mul.wide.u16 	%r71, %rs1, 20063;
	shr.u32 	%r72, %r71, 16;
	cvt.u16.u32 	%rs2, %r72;
	sub.s16 	%rs3, %rs1, %rs2;
	shr.u16 	%rs4, %rs3, 1;
	add.s16 	%rs5, %rs4, %rs2;
	shr.u16 	%rs6, %rs5, 5;
	and.b16  	%rs7, %rs6, 255;
	mul.wide.u16 	%r73, %rs7, -21845;
	shr.u32 	%r74, %r73, 17;
	cvt.u16.u32 	%rs8, %r74;
	mul.lo.s16 	%rs9, %rs8, 3;
	sub.s16 	%rs10, %rs7, %rs9;
	mul.wide.u16 	%r75, %rs1, 9363;
	shr.u32 	%r76, %r75, 16;
	cvt.u16.u32 	%rs12, %r76;
	sub.s16 	%rs13, %rs1, %rs12;
	shr.u16 	%rs14, %rs13, 1;
	add.s16 	%rs15, %rs14, %rs12;
	shr.u16 	%rs16, %rs15, 2;
	mul.wide.u16 	%r77, %rs16, 9363;
	shr.u32 	%r78, %r77, 16;
	cvt.u16.u32 	%rs17, %r78;
	sub.s16 	%rs18, %rs16, %rs17;
	shr.u16 	%rs19, %rs18, 1;
	add.s16 	%rs20, %rs19, %rs17;
	shr.u16 	%rs21, %rs20, 2;
	mul.lo.s16 	%rs22, %rs21, 7;
	sub.s16 	%rs23, %rs16, %rs22;
	mul.lo.s16 	%rs24, %rs16, 7;
	sub.s16 	%rs25, %rs1, %rs24;
	mul.wide.u32 	%rd35, %r1, 4;
	add.s64 	%rd36, %rd1, %rd35;
	cvt.u32.u16 	%r79, %rs23;
	mul.wide.u32 	%rd37, %r79, 5376;
	add.s64 	%rd38, %rd2, %rd37;
	cvt.u32.u16 	%r80, %rs25;
	mul.wide.u32 	%rd39, %r80, 768;
	add.s64 	%rd40, %rd38, %rd39;
	cvt.u32.u16 	%r81, %rs10;
	mul.wide.u32 	%rd41, %r81, 256;
	add.s64 	%rd42, %rd40, %rd41;
	mul.wide.u32 	%rd43, %r70, 4;
	add.s64 	%rd44, %rd42, %rd43;
	ld.global.nc.f32 	%f1, [%rd44];
	mul.wide.u32 	%rd45, %r66, 5376;
	add.s64 	%rd46, %rd2, %rd45;
	mul.wide.u32 	%rd47, %r68, 768;
	add.s64 	%rd48, %rd46, %rd47;
	mul.wide.u32 	%rd49, %r53, 256;
	add.s64 	%rd50, %rd48, %rd49;
	mul.wide.u32 	%rd51, %r49, 4;
	add.s64 	%rd52, %rd50, %rd51;
	ld.global.nc.f32 	%f2, [%rd52];
	mul.wide.u32 	%rd53, %r46, 5376;
	add.s64 	%rd54, %rd2, %rd53;
	mul.wide.u32 	%rd55, %r48, 768;
	add.s64 	%rd56, %rd54, %rd55;
	mul.wide.u32 	%rd57, %r33, 256;
	add.s64 	%rd58, %rd56, %rd57;
	mul.wide.u32 	%rd59, %r29, 4;
	add.s64 	%rd60, %rd58, %rd59;
	ld.global.nc.f32 	%f3, [%rd60];
	mul.wide.u32 	%rd61, %r26, 5376;
	add.s64 	%rd62, %rd2, %rd61;
	mul.wide.u32 	%rd63, %r28, 768;
	add.s64 	%rd64, %rd62, %rd63;
	mul.wide.u32 	%rd65, %r13, 256;
	add.s64 	%rd66, %rd64, %rd65;
	mul.wide.u32 	%rd67, %r9, 4;
	add.s64 	%rd68, %rd66, %rd67;
	ld.global.nc.f32 	%f4, [%rd68];
	st.global.v4.f32 	[%rd36+3962176], {%f1, %f2, %f3, %f4};
LBB1_1:
	ret;

}
	// .globl	fusion_64
.visible .entry fusion_64(
	.param .u64 fusion_64_param_0,
	.param .u64 fusion_64_param_1,
	.param .u64 fusion_64_param_2,
	.param .u64 fusion_64_param_3,
	.param .u64 fusion_64_param_4,
	.param .u64 fusion_64_param_5
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd18, [fusion_64_param_5];
	cvta.to.global.u64 	%rd1, %rd18;
	ld.param.u64 	%rd20, [fusion_64_param_4];
	cvta.to.global.u64 	%rd21, %rd20;
	add.s64 	%rd6, %rd1, 2048;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 10;
	or.b32  	%r1, %r7, %r6;
	shr.u32 	%r9, %r1, 3;
	mul.wide.u32 	%rd24, %r9, 613566757;
	shr.u64 	%rd25, %rd24, 32;
	cvt.u32.u64 	%r10, %rd25;
	mul.lo.s32 	%r11, %r10, 56;
	sub.s32 	%r2, %r1, %r11;
	shr.u64 	%rd26, %rd24, 35;
	cvt.u32.u64 	%r12, %rd26;
	mul.wide.u32 	%rd27, %r12, 613566757;
	shr.u64 	%rd28, %rd27, 32;
	cvt.u32.u64 	%r13, %rd28;
	mul.lo.s32 	%r14, %r13, 56;
	sub.s32 	%r15, %r10, %r14;
	mul.wide.u32 	%rd29, %r1, 1402438301;
	shr.u64 	%rd30, %rd29, 42;
	cvt.u32.u64 	%r16, %rd30;
	and.b32  	%r17, %r16, 63;
	shl.b32 	%r3, %r2, 1;
	shl.b32 	%r4, %r15, 1;
	bfe.u64 	%rd7, %rd29, 42, 6;
	mul.wide.u32 	%rd31, %r17, 4;
	add.s64 	%rd8, %rd21, %rd31;
	setp.ne.s32 	%p1, %r15, 0;
	setp.ne.s32 	%p5, %r2, 0;
	mul.lo.s64 	%rd60, %rd7, 50176;
	mul.wide.u32 	%rd61, %r3, 4;
	@%p1 bra 	LBB2_2;
	bra.uni 	LBB2_1;
LBB2_2:
	cvt.s64.s32 	%rd10, %r4;
	add.s64 	%rd33, %rd6, %rd60;
	@%p5 bra 	LBB2_4;
	bra.uni 	LBB2_3;
LBB2_4:
	mul.wide.s32 	%rd34, %r4, 448;
	add.s64 	%rd35, %rd33, %rd34;
	mul.wide.s32 	%rd36, %r3, 4;
	add.s64 	%rd12, %rd35, %rd36;
	ld.global.nc.f32 	%f17, [%rd12+-452];
	ld.global.nc.f32 	%f55, [%rd8];
	add.rn.f32 	%f56, %f17, %f55;
	bra.uni 	LBB2_5;
LBB2_1:
	cvt.s64.s32 	%rd62, %r3;
	mov.f32 	%f57, 0f00000000;
	bra.uni 	LBB2_6;
LBB2_3:
	mov.f32 	%f56, 0f00000000;
	ld.global.nc.f32 	%f55, [%rd8];
LBB2_5:
	cvt.s64.s32 	%rd62, %r3;
	max.f32 	%f19, %f56, 0fFF800000;
	mul.lo.s64 	%rd39, %rd10, 448;
	add.s64 	%rd40, %rd33, %rd39;
	add.s64 	%rd42, %rd40, %rd61;
	ld.global.nc.v2.f32 	{%f20, %f21}, [%rd42+-448];
	add.rn.f32 	%f22, %f20, %f55;
	max.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f21, %f55;
	max.f32 	%f57, %f23, %f24;
LBB2_6:
	ld.param.u64 	%rd17, [fusion_64_param_0];
	ld.param.u64 	%rd19, [fusion_64_param_1];
	ld.param.u64 	%rd22, [fusion_64_param_2];
	ld.param.u64 	%rd23, [fusion_64_param_3];
	cvt.u64.u32 	%rd14, %r4;
	add.s64 	%rd44, %rd6, %rd60;
	mul.wide.u32 	%rd45, %r4, 448;
	add.s64 	%rd46, %rd44, %rd45;
	shl.b64 	%rd47, %rd62, 2;
	add.s64 	%rd15, %rd46, %rd47;
	@%p5 bra 	LBB2_8;
	bra.uni 	LBB2_7;
LBB2_8:
	ld.global.nc.f32 	%f26, [%rd15+-4];
	ld.global.nc.f32 	%f58, [%rd8];
	add.rn.f32 	%f59, %f26, %f58;
	bra.uni 	LBB2_9;
LBB2_7:
	ld.global.nc.f32 	%f58, [%rd8];
	mov.f32 	%f59, 0f00000000;
LBB2_9:
	cvta.to.global.u64 	%rd2, %rd23;
	cvta.to.global.u64 	%rd3, %rd22;
	cvta.to.global.u64 	%rd4, %rd19;
	cvta.to.global.u64 	%rd5, %rd17;
	setp.eq.s32 	%p4, %r2, 0;
	mul.lo.s64 	%rd50, %rd14, 448;
	add.s64 	%rd51, %rd44, %rd50;
	add.s64 	%rd16, %rd51, %rd61;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd16];
	mov.f32 	%f60, 0f00000000;
	@%p4 bra 	LBB2_11;
	ld.global.nc.f32 	%f29, [%rd15+444];
	add.rn.f32 	%f60, %f29, %f58;
LBB2_11:
	max.f32 	%f30, %f57, %f59;
	add.rn.f32 	%f31, %f13, %f58;
	max.f32 	%f32, %f30, %f31;
	add.rn.f32 	%f33, %f14, %f58;
	max.f32 	%f34, %f32, %f33;
	max.f32 	%f35, %f34, %f60;
	ld.global.nc.v2.f32 	{%f36, %f37}, [%rd16+448];
	add.rn.f32 	%f38, %f36, %f58;
	max.f32 	%f39, %f35, %f38;
	add.rn.f32 	%f40, %f37, %f58;
	max.f32 	%f41, %f39, %f40;
	mul.wide.u32 	%rd53, %r1, 4;
	add.s64 	%rd54, %rd1, %rd53;
	shl.b64 	%rd55, %rd7, 2;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f42, [%rd56];
	add.s64 	%rd57, %rd2, %rd55;
	ld.global.nc.f32 	%f43, [%rd57];
	add.rn.f32 	%f44, %f43, 0f3727F09F;
	rsqrt.approx.f32 	%f45, %f44;
	mul.rn.f32 	%f46, %f42, %f45;
	mul.rn.f32 	%f47, %f41, %f46;
	add.s64 	%rd58, %rd5, %rd55;
	ld.global.nc.f32 	%f48, [%rd58];
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f49, [%rd59];
	mul.rn.f32 	%f50, %f46, %f49;
	sub.rn.f32 	%f51, %f48, %f50;
	add.rn.f32 	%f52, %f47, %f51;
	max.f32 	%f53, %f52, 0f00000000;
	st.global.f32 	[%rd54+6424576], %f53;
	ret;

}
	// .globl	copy_57
.visible .entry copy_57(
	.param .u64 copy_57_param_0,
	.param .u64 copy_57_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<20>;

	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 9;
	shl.b32 	%r1, %r7, 2;
	or.b32  	%r2, %r1, %r8;
	setp.lt.u32 	%p1, %r2, 4096;
	@%p1 bra 	LBB3_2;
	bra.uni 	LBB3_1;
LBB3_2:
	ld.param.u64 	%rd3, [copy_57_param_0];
	ld.param.u64 	%rd4, [copy_57_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r3, %r2, 1;
	or.b32  	%r4, %r2, 2;
	or.b32  	%r5, %r2, 3;
	shr.u32 	%r9, %r2, 6;
	and.b32  	%r10, %r5, 63;
	and.b32  	%r11, %r4, 62;
	and.b32  	%r12, %r3, 61;
	and.b32  	%r13, %r1, 60;
	mul.wide.u32 	%rd5, %r2, 4;
	add.s64 	%rd6, %rd1, %rd5;
	mul.wide.u32 	%rd7, %r13, 256;
	add.s64 	%rd8, %rd2, %rd7;
	mul.wide.u32 	%rd9, %r9, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.wide.u32 	%rd11, %r12, 256;
	add.s64 	%rd12, %rd2, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	mul.wide.u32 	%rd14, %r11, 256;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd9;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.wide.u32 	%rd17, %r10, 256;
	add.s64 	%rd18, %rd2, %rd17;
	add.s64 	%rd19, %rd18, %rd9;
	ld.global.nc.f32 	%f4, [%rd19];
	st.global.v4.f32 	[%rd6+804864], {%f1, %f2, %f3, %f4};
LBB3_1:
	ret;

}
	// .globl	fusion_63
.visible .entry fusion_63(
	.param .u64 fusion_63_param_0,
	.param .u64 fusion_63_param_1,
	.param .u64 fusion_63_param_2,
	.param .u64 fusion_63_param_3,
	.param .u64 fusion_63_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<26>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_63_param_0];
	ld.param.u64 	%rd2, [fusion_63_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_63_param_1];
	ld.param.u64 	%rd5, [fusion_63_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_63_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 42;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+2048];
	and.b32  	%r7, %r6, 63;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3727F09F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	mul.rn.f32 	%f17, %f9, %f2;
	add.rn.f32 	%f18, %f14, %f17;
	max.f32 	%f19, %f18, 0f00000000;
	mul.rn.f32 	%f20, %f9, %f3;
	add.rn.f32 	%f21, %f14, %f20;
	max.f32 	%f22, %f21, 0f00000000;
	mul.rn.f32 	%f23, %f9, %f4;
	add.rn.f32 	%f24, %f14, %f23;
	max.f32 	%f25, %f24, 0f00000000;
	st.global.v4.f32 	[%rd14+804864], {%f16, %f19, %f22, %f25};
	ret;

}
	// .globl	copy_58
.visible .entry copy_58(
	.param .u64 copy_58_param_0,
	.param .u64 copy_58_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<45>;
	.reg .b64 	%rd<54>;

	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 9;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	setp.lt.u32 	%p1, %r1, 36864;
	@%p1 bra 	LBB5_2;
	bra.uni 	LBB5_1;
LBB5_2:
	ld.param.u64 	%rd3, [copy_58_param_0];
	ld.param.u64 	%rd4, [copy_58_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r2, %r1, 1;
	or.b32  	%r3, %r1, 2;
	or.b32  	%r4, %r1, 3;
	cvt.u16.u32 	%rs1, %r1;
	mul.wide.u16 	%r9, %rs1, -7281;
	shr.u32 	%r10, %r9, 25;
	mul.wide.u32 	%rd5, %r4, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r11, %rd6;
	and.b32  	%r12, %r11, 63;
	mul.wide.u32 	%rd7, %r4, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.wide.u32 	%rd9, %r14, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r15, %rd10;
	mul.lo.s32 	%r16, %r15, 3;
	sub.s32 	%r17, %r14, %r16;
	mul.lo.s32 	%r18, %r14, 3;
	sub.s32 	%r19, %r4, %r18;
	mul.wide.u32 	%rd11, %r3, 954437177;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r20, %rd12;
	and.b32  	%r21, %r20, 63;
	mul.wide.u32 	%rd13, %r3, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r23, %rd14;
	mul.wide.u32 	%rd15, %r23, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r24, %rd16;
	mul.lo.s32 	%r25, %r24, 3;
	sub.s32 	%r26, %r23, %r25;
	mul.lo.s32 	%r27, %r23, 3;
	sub.s32 	%r28, %r3, %r27;
	mul.wide.u32 	%rd17, %r2, 954437177;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r29, %rd18;
	and.b32  	%r30, %r29, 63;
	mul.wide.u32 	%rd19, %r2, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r32, %rd20;
	mul.wide.u32 	%rd21, %r32, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r33, %rd22;
	mul.lo.s32 	%r34, %r33, 3;
	sub.s32 	%r35, %r32, %r34;
	mul.lo.s32 	%r36, %r32, 3;
	sub.s32 	%r37, %r2, %r36;
	mul.wide.u16 	%r38, %rs1, -21845;
	shr.u32 	%r39, %r38, 17;
	cvt.u16.u32 	%rs3, %r39;
	mul.wide.u16 	%r40, %rs3, -21845;
	shr.u32 	%r41, %r40, 17;
	cvt.u16.u32 	%rs4, %r41;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs3, %rs5;
	mul.lo.s16 	%rs7, %rs3, 3;
	sub.s16 	%rs8, %rs1, %rs7;
	mul.wide.u32 	%rd23, %r1, 4;
	add.s64 	%rd24, %rd1, %rd23;
	cvt.u32.u16 	%r42, %rs6;
	mul.wide.u32 	%rd25, %r42, 49152;
	add.s64 	%rd26, %rd2, %rd25;
	cvt.u32.u16 	%r43, %rs8;
	mul.wide.u32 	%rd27, %r43, 16384;
	add.s64 	%rd28, %rd26, %rd27;
	bfe.u32 	%r44, %r9, 19, 6;
	mul.wide.u32 	%rd29, %r44, 256;
	add.s64 	%rd30, %rd28, %rd29;
	mul.wide.u32 	%rd31, %r10, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.global.nc.f32 	%f1, [%rd32];
	mul.wide.u32 	%rd33, %r35, 49152;
	add.s64 	%rd34, %rd2, %rd33;
	mul.wide.u32 	%rd35, %r37, 16384;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r30, 256;
	add.s64 	%rd38, %rd36, %rd37;
	add.s64 	%rd39, %rd38, %rd31;
	ld.global.nc.f32 	%f2, [%rd39];
	mul.wide.u32 	%rd40, %r26, 49152;
	add.s64 	%rd41, %rd2, %rd40;
	mul.wide.u32 	%rd42, %r28, 16384;
	add.s64 	%rd43, %rd41, %rd42;
	mul.wide.u32 	%rd44, %r21, 256;
	add.s64 	%rd45, %rd43, %rd44;
	add.s64 	%rd46, %rd45, %rd31;
	ld.global.nc.f32 	%f3, [%rd46];
	mul.wide.u32 	%rd47, %r17, 49152;
	add.s64 	%rd48, %rd2, %rd47;
	mul.wide.u32 	%rd49, %r19, 16384;
	add.s64 	%rd50, %rd48, %rd49;
	mul.wide.u32 	%rd51, %r12, 256;
	add.s64 	%rd52, %rd50, %rd51;
	add.s64 	%rd53, %rd52, %rd31;
	ld.global.nc.f32 	%f4, [%rd53];
	st.global.v4.f32 	[%rd24+2017536], {%f1, %f2, %f3, %f4};
LBB5_1:
	ret;

}
	// .globl	fusion_62
.visible .entry fusion_62(
	.param .u64 fusion_62_param_0,
	.param .u64 fusion_62_param_1,
	.param .u64 fusion_62_param_2,
	.param .u64 fusion_62_param_3,
	.param .u64 fusion_62_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<26>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_62_param_0];
	ld.param.u64 	%rd2, [fusion_62_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_62_param_1];
	ld.param.u64 	%rd5, [fusion_62_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_62_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 42;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+2048];
	and.b32  	%r7, %r6, 63;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3727F09F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	mul.rn.f32 	%f17, %f9, %f2;
	add.rn.f32 	%f18, %f14, %f17;
	max.f32 	%f19, %f18, 0f00000000;
	mul.rn.f32 	%f20, %f9, %f3;
	add.rn.f32 	%f21, %f14, %f20;
	max.f32 	%f22, %f21, 0f00000000;
	mul.rn.f32 	%f23, %f9, %f4;
	add.rn.f32 	%f24, %f14, %f23;
	max.f32 	%f25, %f24, 0f00000000;
	st.global.v4.f32 	[%rd14+3213312], {%f16, %f19, %f22, %f25};
	ret;

}
	// .globl	copy_59
.visible .entry copy_59(
	.param .u64 copy_59_param_0,
	.param .u64 copy_59_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<20>;

	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 9;
	shl.b32 	%r1, %r7, 2;
	or.b32  	%r2, %r1, %r8;
	setp.lt.u32 	%p1, %r2, 16384;
	@%p1 bra 	LBB7_2;
	bra.uni 	LBB7_1;
LBB7_2:
	ld.param.u64 	%rd3, [copy_59_param_0];
	ld.param.u64 	%rd4, [copy_59_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r3, %r2, 1;
	or.b32  	%r4, %r2, 2;
	or.b32  	%r5, %r2, 3;
	shr.u32 	%r9, %r2, 6;
	and.b32  	%r10, %r5, 63;
	and.b32  	%r11, %r4, 62;
	and.b32  	%r12, %r3, 61;
	and.b32  	%r13, %r1, 60;
	mul.wide.u32 	%rd5, %r2, 4;
	add.s64 	%rd6, %rd1, %rd5;
	mul.wide.u32 	%rd7, %r13, 1024;
	add.s64 	%rd8, %rd2, %rd7;
	mul.wide.u32 	%rd9, %r9, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.wide.u32 	%rd11, %r12, 1024;
	add.s64 	%rd12, %rd2, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	mul.wide.u32 	%rd14, %r11, 1024;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd9;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.wide.u32 	%rd17, %r10, 1024;
	add.s64 	%rd18, %rd2, %rd17;
	add.s64 	%rd19, %rd18, %rd9;
	ld.global.nc.f32 	%f4, [%rd19];
	st.global.v4.f32 	[%rd6+4818944], {%f1, %f2, %f3, %f4};
LBB7_1:
	ret;

}
	// .globl	copy_56
.visible .entry copy_56(
	.param .u64 copy_56_param_0,
	.param .u64 copy_56_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<20>;

	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 9;
	shl.b32 	%r1, %r7, 2;
	or.b32  	%r2, %r1, %r8;
	setp.lt.u32 	%p1, %r2, 16384;
	@%p1 bra 	LBB8_2;
	bra.uni 	LBB8_1;
LBB8_2:
	ld.param.u64 	%rd3, [copy_56_param_0];
	ld.param.u64 	%rd4, [copy_56_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r3, %r2, 1;
	or.b32  	%r4, %r2, 2;
	or.b32  	%r5, %r2, 3;
	shr.u32 	%r9, %r2, 6;
	and.b32  	%r10, %r5, 63;
	and.b32  	%r11, %r4, 62;
	and.b32  	%r12, %r3, 61;
	and.b32  	%r13, %r1, 60;
	mul.wide.u32 	%rd5, %r2, 4;
	add.s64 	%rd6, %rd1, %rd5;
	mul.wide.u32 	%rd7, %r13, 1024;
	add.s64 	%rd8, %rd2, %rd7;
	mul.wide.u32 	%rd9, %r9, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.wide.u32 	%rd11, %r12, 1024;
	add.s64 	%rd12, %rd2, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	mul.wide.u32 	%rd14, %r11, 1024;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd9;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.wide.u32 	%rd17, %r10, 1024;
	add.s64 	%rd18, %rd2, %rd17;
	add.s64 	%rd19, %rd18, %rd9;
	ld.global.nc.f32 	%f4, [%rd19];
	st.global.v4.f32 	[%rd6+8030208], {%f1, %f2, %f3, %f4};
LBB8_1:
	ret;

}
	// .globl	fusion_60
.visible .entry fusion_60(
	.param .u64 fusion_60_param_0,
	.param .u64 fusion_60_param_1,
	.param .u64 fusion_60_param_2,
	.param .u64 fusion_60_param_3,
	.param .u64 fusion_60_param_4,
	.param .u64 fusion_60_param_5,
	.param .u64 fusion_60_param_6
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<44>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<26>;

	ld.param.u64 	%rd1, [fusion_60_param_0];
	ld.param.u64 	%rd2, [fusion_60_param_6];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_60_param_1];
	ld.param.u64 	%rd5, [fusion_60_param_5];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_60_param_2];
	ld.param.u64 	%rd8, [fusion_60_param_4];
	cvta.to.global.u64 	%rd9, %rd8;
	ld.param.u64 	%rd10, [fusion_60_param_3];
	cvta.to.global.u64 	%rd11, %rd10;
	cvta.to.global.u64 	%rd12, %rd7;
	cvta.to.global.u64 	%rd13, %rd4;
	cvta.to.global.u64 	%rd14, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd15, %r5, 1402438301;
	shr.u64 	%rd16, %rd15, 42;
	cvt.u32.u64 	%r6, %rd16;
	mul.wide.u32 	%rd17, %r5, 4;
	add.s64 	%rd18, %rd3, %rd17;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd18+3213312];
	and.b32  	%r7, %r6, 255;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd6, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f1, %f5;
	ld.global.nc.v4.f32 	{%f7, %f8, %f9, %f10}, [%rd18+2048];
	add.s64 	%rd21, %rd9, %rd19;
	ld.global.nc.f32 	%f11, [%rd21];
	add.rn.f32 	%f12, %f7, %f11;
	add.rn.f32 	%f13, %f6, %f12;
	add.s64 	%rd22, %rd12, %rd19;
	ld.global.nc.f32 	%f14, [%rd22];
	add.s64 	%rd23, %rd11, %rd19;
	ld.global.nc.f32 	%f15, [%rd23];
	add.rn.f32 	%f16, %f15, 0f3727F09F;
	rsqrt.approx.f32 	%f17, %f16;
	mul.rn.f32 	%f18, %f14, %f17;
	mul.rn.f32 	%f19, %f13, %f18;
	add.s64 	%rd24, %rd14, %rd19;
	ld.global.nc.f32 	%f20, [%rd24];
	add.s64 	%rd25, %rd13, %rd19;
	ld.global.nc.f32 	%f21, [%rd25];
	mul.rn.f32 	%f22, %f18, %f21;
	sub.rn.f32 	%f23, %f20, %f22;
	add.rn.f32 	%f24, %f19, %f23;
	max.f32 	%f25, %f24, 0f00000000;
	add.rn.f32 	%f26, %f5, %f2;
	add.rn.f32 	%f27, %f11, %f8;
	add.rn.f32 	%f28, %f26, %f27;
	mul.rn.f32 	%f29, %f18, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	max.f32 	%f31, %f30, 0f00000000;
	add.rn.f32 	%f32, %f5, %f3;
	add.rn.f32 	%f33, %f11, %f9;
	add.rn.f32 	%f34, %f32, %f33;
	mul.rn.f32 	%f35, %f18, %f34;
	add.rn.f32 	%f36, %f23, %f35;
	max.f32 	%f37, %f36, 0f00000000;
	add.rn.f32 	%f38, %f5, %f4;
	add.rn.f32 	%f39, %f11, %f10;
	add.rn.f32 	%f40, %f38, %f39;
	mul.rn.f32 	%f41, %f18, %f40;
	add.rn.f32 	%f42, %f23, %f41;
	max.f32 	%f43, %f42, 0f00000000;
	st.global.v4.f32 	[%rd18+6424576], {%f25, %f31, %f37, %f43};
	ret;

}
	// .globl	copy_60
.visible .entry copy_60(
	.param .u64 copy_60_param_0,
	.param .u64 copy_60_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<20>;

	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 9;
	shl.b32 	%r1, %r7, 2;
	or.b32  	%r2, %r1, %r8;
	setp.lt.u32 	%p1, %r2, 16384;
	@%p1 bra 	LBB10_2;
	bra.uni 	LBB10_1;
LBB10_2:
	ld.param.u64 	%rd3, [copy_60_param_0];
	ld.param.u64 	%rd4, [copy_60_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r3, %r2, 1;
	or.b32  	%r4, %r2, 2;
	or.b32  	%r5, %r2, 3;
	shr.u32 	%r9, %r2, 8;
	and.b32  	%r10, %r5, 255;
	and.b32  	%r11, %r4, 254;
	and.b32  	%r12, %r3, 253;
	and.b32  	%r13, %r1, 252;
	mul.wide.u32 	%rd5, %r2, 4;
	add.s64 	%rd6, %rd1, %rd5;
	mul.wide.u32 	%rd7, %r13, 256;
	add.s64 	%rd8, %rd2, %rd7;
	mul.wide.u32 	%rd9, %r9, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.wide.u32 	%rd11, %r12, 256;
	add.s64 	%rd12, %rd2, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	mul.wide.u32 	%rd14, %r11, 256;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd9;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.wide.u32 	%rd17, %r10, 256;
	add.s64 	%rd18, %rd2, %rd17;
	add.s64 	%rd19, %rd18, %rd9;
	ld.global.nc.f32 	%f4, [%rd19];
	st.global.v4.f32 	[%rd6+10524160], {%f1, %f2, %f3, %f4};
LBB10_1:
	ret;

}
	// .globl	fusion_59
.visible .entry fusion_59(
	.param .u64 fusion_59_param_0,
	.param .u64 fusion_59_param_1,
	.param .u64 fusion_59_param_2,
	.param .u64 fusion_59_param_3,
	.param .u64 fusion_59_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<26>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_59_param_0];
	ld.param.u64 	%rd2, [fusion_59_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_59_param_1];
	ld.param.u64 	%rd5, [fusion_59_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_59_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 42;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+9635840];
	and.b32  	%r7, %r6, 63;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3727F09F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	mul.rn.f32 	%f17, %f9, %f2;
	add.rn.f32 	%f18, %f14, %f17;
	max.f32 	%f19, %f18, 0f00000000;
	mul.rn.f32 	%f20, %f9, %f3;
	add.rn.f32 	%f21, %f14, %f20;
	max.f32 	%f22, %f21, 0f00000000;
	mul.rn.f32 	%f23, %f9, %f4;
	add.rn.f32 	%f24, %f14, %f23;
	max.f32 	%f25, %f24, 0f00000000;
	st.global.v4.f32 	[%rd14+7227392], {%f16, %f19, %f22, %f25};
	ret;

}
	// .globl	copy_61
.visible .entry copy_61(
	.param .u64 copy_61_param_0,
	.param .u64 copy_61_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<45>;
	.reg .b64 	%rd<54>;

	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 9;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	setp.lt.u32 	%p1, %r1, 36864;
	@%p1 bra 	LBB12_2;
	bra.uni 	LBB12_1;
LBB12_2:
	ld.param.u64 	%rd3, [copy_61_param_0];
	ld.param.u64 	%rd4, [copy_61_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r2, %r1, 1;
	or.b32  	%r3, %r1, 2;
	or.b32  	%r4, %r1, 3;
	cvt.u16.u32 	%rs1, %r1;
	mul.wide.u16 	%r9, %rs1, -7281;
	shr.u32 	%r10, %r9, 25;
	mul.wide.u32 	%rd5, %r4, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r11, %rd6;
	and.b32  	%r12, %r11, 63;
	mul.wide.u32 	%rd7, %r4, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.wide.u32 	%rd9, %r14, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r15, %rd10;
	mul.lo.s32 	%r16, %r15, 3;
	sub.s32 	%r17, %r14, %r16;
	mul.lo.s32 	%r18, %r14, 3;
	sub.s32 	%r19, %r4, %r18;
	mul.wide.u32 	%rd11, %r3, 954437177;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r20, %rd12;
	and.b32  	%r21, %r20, 63;
	mul.wide.u32 	%rd13, %r3, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r23, %rd14;
	mul.wide.u32 	%rd15, %r23, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r24, %rd16;
	mul.lo.s32 	%r25, %r24, 3;
	sub.s32 	%r26, %r23, %r25;
	mul.lo.s32 	%r27, %r23, 3;
	sub.s32 	%r28, %r3, %r27;
	mul.wide.u32 	%rd17, %r2, 954437177;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r29, %rd18;
	and.b32  	%r30, %r29, 63;
	mul.wide.u32 	%rd19, %r2, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r32, %rd20;
	mul.wide.u32 	%rd21, %r32, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r33, %rd22;
	mul.lo.s32 	%r34, %r33, 3;
	sub.s32 	%r35, %r32, %r34;
	mul.lo.s32 	%r36, %r32, 3;
	sub.s32 	%r37, %r2, %r36;
	mul.wide.u16 	%r38, %rs1, -21845;
	shr.u32 	%r39, %r38, 17;
	cvt.u16.u32 	%rs3, %r39;
	mul.wide.u16 	%r40, %rs3, -21845;
	shr.u32 	%r41, %r40, 17;
	cvt.u16.u32 	%rs4, %r41;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs3, %rs5;
	mul.lo.s16 	%rs7, %rs3, 3;
	sub.s16 	%rs8, %rs1, %rs7;
	mul.wide.u32 	%rd23, %r1, 4;
	add.s64 	%rd24, %rd1, %rd23;
	cvt.u32.u16 	%r42, %rs6;
	mul.wide.u32 	%rd25, %r42, 49152;
	add.s64 	%rd26, %rd2, %rd25;
	cvt.u32.u16 	%r43, %rs8;
	mul.wide.u32 	%rd27, %r43, 16384;
	add.s64 	%rd28, %rd26, %rd27;
	bfe.u32 	%r44, %r9, 19, 6;
	mul.wide.u32 	%rd29, %r44, 256;
	add.s64 	%rd30, %rd28, %rd29;
	mul.wide.u32 	%rd31, %r10, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.global.nc.f32 	%f1, [%rd32];
	mul.wide.u32 	%rd33, %r35, 49152;
	add.s64 	%rd34, %rd2, %rd33;
	mul.wide.u32 	%rd35, %r37, 16384;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r30, 256;
	add.s64 	%rd38, %rd36, %rd37;
	add.s64 	%rd39, %rd38, %rd31;
	ld.global.nc.f32 	%f2, [%rd39];
	mul.wide.u32 	%rd40, %r26, 49152;
	add.s64 	%rd41, %rd2, %rd40;
	mul.wide.u32 	%rd42, %r28, 16384;
	add.s64 	%rd43, %rd41, %rd42;
	mul.wide.u32 	%rd44, %r21, 256;
	add.s64 	%rd45, %rd43, %rd44;
	add.s64 	%rd46, %rd45, %rd31;
	ld.global.nc.f32 	%f3, [%rd46];
	mul.wide.u32 	%rd47, %r17, 49152;
	add.s64 	%rd48, %rd2, %rd47;
	mul.wide.u32 	%rd49, %r19, 16384;
	add.s64 	%rd50, %rd48, %rd49;
	mul.wide.u32 	%rd51, %r12, 256;
	add.s64 	%rd52, %rd50, %rd51;
	add.s64 	%rd53, %rd52, %rd31;
	ld.global.nc.f32 	%f4, [%rd53];
	st.global.v4.f32 	[%rd24+8440064], {%f1, %f2, %f3, %f4};
LBB12_1:
	ret;

}
	// .globl	fusion_58
.visible .entry fusion_58(
	.param .u64 fusion_58_param_0,
	.param .u64 fusion_58_param_1,
	.param .u64 fusion_58_param_2,
	.param .u64 fusion_58_param_3,
	.param .u64 fusion_58_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<26>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_58_param_0];
	ld.param.u64 	%rd2, [fusion_58_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_58_param_1];
	ld.param.u64 	%rd5, [fusion_58_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_58_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 42;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+6424576];
	and.b32  	%r7, %r6, 63;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3727F09F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	mul.rn.f32 	%f17, %f9, %f2;
	add.rn.f32 	%f18, %f14, %f17;
	max.f32 	%f19, %f18, 0f00000000;
	mul.rn.f32 	%f20, %f9, %f3;
	add.rn.f32 	%f21, %f14, %f20;
	max.f32 	%f22, %f21, 0f00000000;
	mul.rn.f32 	%f23, %f9, %f4;
	add.rn.f32 	%f24, %f14, %f23;
	max.f32 	%f25, %f24, 0f00000000;
	st.global.v4.f32 	[%rd14+9635840], {%f16, %f19, %f22, %f25};
	ret;

}
	// .globl	copy_62
.visible .entry copy_62(
	.param .u64 copy_62_param_0,
	.param .u64 copy_62_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<20>;

	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 9;
	shl.b32 	%r1, %r7, 2;
	or.b32  	%r2, %r1, %r8;
	setp.lt.u32 	%p1, %r2, 16384;
	@%p1 bra 	LBB14_2;
	bra.uni 	LBB14_1;
LBB14_2:
	ld.param.u64 	%rd3, [copy_62_param_0];
	ld.param.u64 	%rd4, [copy_62_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r3, %r2, 1;
	or.b32  	%r4, %r2, 2;
	or.b32  	%r5, %r2, 3;
	shr.u32 	%r9, %r2, 6;
	and.b32  	%r10, %r5, 63;
	and.b32  	%r11, %r4, 62;
	and.b32  	%r12, %r3, 61;
	and.b32  	%r13, %r1, 60;
	mul.wide.u32 	%rd5, %r2, 4;
	add.s64 	%rd6, %rd1, %rd5;
	mul.wide.u32 	%rd7, %r13, 1024;
	add.s64 	%rd8, %rd2, %rd7;
	mul.wide.u32 	%rd9, %r9, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.wide.u32 	%rd11, %r12, 1024;
	add.s64 	%rd12, %rd2, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	mul.wide.u32 	%rd14, %r11, 1024;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd9;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.wide.u32 	%rd17, %r10, 1024;
	add.s64 	%rd18, %rd2, %rd17;
	add.s64 	%rd19, %rd18, %rd9;
	ld.global.nc.f32 	%f4, [%rd19];
	st.global.v4.f32 	[%rd6+11241472], {%f1, %f2, %f3, %f4};
LBB14_1:
	ret;

}
	// .globl	fusion_56
.visible .entry fusion_56(
	.param .u64 fusion_56_param_0,
	.param .u64 fusion_56_param_1,
	.param .u64 fusion_56_param_2,
	.param .u64 fusion_56_param_3,
	.param .u64 fusion_56_param_4,
	.param .u64 fusion_56_param_5,
	.param .u64 fusion_56_param_6,
	.param .u64 fusion_56_param_7
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<57>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<29>;

	ld.param.u64 	%rd1, [fusion_56_param_0];
	ld.param.u64 	%rd2, [fusion_56_param_7];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_56_param_1];
	ld.param.u64 	%rd5, [fusion_56_param_6];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_56_param_2];
	ld.param.u64 	%rd8, [fusion_56_param_5];
	cvta.to.global.u64 	%rd9, %rd8;
	ld.param.u64 	%rd10, [fusion_56_param_3];
	ld.param.u64 	%rd11, [fusion_56_param_4];
	cvta.to.global.u64 	%rd12, %rd11;
	cvta.to.global.u64 	%rd13, %rd10;
	cvta.to.global.u64 	%rd14, %rd7;
	cvta.to.global.u64 	%rd15, %rd4;
	cvta.to.global.u64 	%rd16, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd17, %r5, 1402438301;
	shr.u64 	%rd18, %rd17, 42;
	cvt.u32.u64 	%r6, %rd18;
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd20, %rd3, %rd19;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd20+3213312];
	and.b32  	%r7, %r6, 255;
	mul.wide.u32 	%rd21, %r7, 4;
	add.s64 	%rd22, %rd9, %rd21;
	ld.global.nc.f32 	%f5, [%rd22];
	add.rn.f32 	%f6, %f1, %f5;
	ld.global.nc.v4.f32 	{%f7, %f8, %f9, %f10}, [%rd20+2048];
	add.s64 	%rd23, %rd12, %rd21;
	ld.global.nc.f32 	%f11, [%rd23];
	add.rn.f32 	%f12, %f7, %f11;
	add.rn.f32 	%f13, %f6, %f12;
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd20+6424576];
	add.s64 	%rd24, %rd6, %rd21;
	ld.global.nc.f32 	%f18, [%rd24];
	add.rn.f32 	%f19, %f14, %f18;
	add.rn.f32 	%f20, %f13, %f19;
	add.s64 	%rd25, %rd14, %rd21;
	ld.global.nc.f32 	%f21, [%rd25];
	add.s64 	%rd26, %rd13, %rd21;
	ld.global.nc.f32 	%f22, [%rd26];
	add.rn.f32 	%f23, %f22, 0f3727F09F;
	rsqrt.approx.f32 	%f24, %f23;
	mul.rn.f32 	%f25, %f21, %f24;
	mul.rn.f32 	%f26, %f20, %f25;
	add.s64 	%rd27, %rd16, %rd21;
	ld.global.nc.f32 	%f27, [%rd27];
	add.s64 	%rd28, %rd15, %rd21;
	ld.global.nc.f32 	%f28, [%rd28];
	mul.rn.f32 	%f29, %f25, %f28;
	sub.rn.f32 	%f30, %f27, %f29;
	add.rn.f32 	%f31, %f26, %f30;
	max.f32 	%f32, %f31, 0f00000000;
	add.rn.f32 	%f33, %f5, %f2;
	add.rn.f32 	%f34, %f11, %f8;
	add.rn.f32 	%f35, %f33, %f34;
	add.rn.f32 	%f36, %f18, %f15;
	add.rn.f32 	%f37, %f35, %f36;
	mul.rn.f32 	%f38, %f25, %f37;
	add.rn.f32 	%f39, %f30, %f38;
	max.f32 	%f40, %f39, 0f00000000;
	add.rn.f32 	%f41, %f5, %f3;
	add.rn.f32 	%f42, %f11, %f9;
	add.rn.f32 	%f43, %f41, %f42;
	add.rn.f32 	%f44, %f18, %f16;
	add.rn.f32 	%f45, %f43, %f44;
	mul.rn.f32 	%f46, %f25, %f45;
	add.rn.f32 	%f47, %f30, %f46;
	max.f32 	%f48, %f47, 0f00000000;
	add.rn.f32 	%f49, %f5, %f4;
	add.rn.f32 	%f50, %f11, %f10;
	add.rn.f32 	%f51, %f49, %f50;
	add.rn.f32 	%f52, %f18, %f17;
	add.rn.f32 	%f53, %f51, %f52;
	mul.rn.f32 	%f54, %f25, %f53;
	add.rn.f32 	%f55, %f30, %f54;
	max.f32 	%f56, %f55, 0f00000000;
	st.global.v4.f32 	[%rd20+9635840], {%f32, %f40, %f48, %f56};
	ret;

}
	// .globl	copy_63
.visible .entry copy_63(
	.param .u64 copy_63_param_0,
	.param .u64 copy_63_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<20>;

	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 9;
	shl.b32 	%r1, %r7, 2;
	or.b32  	%r2, %r1, %r8;
	setp.lt.u32 	%p1, %r2, 16384;
	@%p1 bra 	LBB16_2;
	bra.uni 	LBB16_1;
LBB16_2:
	ld.param.u64 	%rd3, [copy_63_param_0];
	ld.param.u64 	%rd4, [copy_63_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r3, %r2, 1;
	or.b32  	%r4, %r2, 2;
	or.b32  	%r5, %r2, 3;
	shr.u32 	%r9, %r2, 8;
	and.b32  	%r10, %r5, 255;
	and.b32  	%r11, %r4, 254;
	and.b32  	%r12, %r3, 253;
	and.b32  	%r13, %r1, 252;
	mul.wide.u32 	%rd5, %r2, 4;
	add.s64 	%rd6, %rd1, %rd5;
	mul.wide.u32 	%rd7, %r13, 256;
	add.s64 	%rd8, %rd2, %rd7;
	mul.wide.u32 	%rd9, %r9, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.wide.u32 	%rd11, %r12, 256;
	add.s64 	%rd12, %rd2, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	mul.wide.u32 	%rd14, %r11, 256;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd9;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.wide.u32 	%rd17, %r10, 256;
	add.s64 	%rd18, %rd2, %rd17;
	add.s64 	%rd19, %rd18, %rd9;
	ld.global.nc.f32 	%f4, [%rd19];
	st.global.v4.f32 	[%rd6+13735424], {%f1, %f2, %f3, %f4};
LBB16_1:
	ret;

}
	// .globl	fusion_55
.visible .entry fusion_55(
	.param .u64 fusion_55_param_0,
	.param .u64 fusion_55_param_1,
	.param .u64 fusion_55_param_2,
	.param .u64 fusion_55_param_3,
	.param .u64 fusion_55_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<26>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_55_param_0];
	ld.param.u64 	%rd2, [fusion_55_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_55_param_1];
	ld.param.u64 	%rd5, [fusion_55_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_55_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 42;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+12847104];
	and.b32  	%r7, %r6, 63;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3727F09F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	mul.rn.f32 	%f17, %f9, %f2;
	add.rn.f32 	%f18, %f14, %f17;
	max.f32 	%f19, %f18, 0f00000000;
	mul.rn.f32 	%f20, %f9, %f3;
	add.rn.f32 	%f21, %f14, %f20;
	max.f32 	%f22, %f21, 0f00000000;
	mul.rn.f32 	%f23, %f9, %f4;
	add.rn.f32 	%f24, %f14, %f23;
	max.f32 	%f25, %f24, 0f00000000;
	st.global.v4.f32 	[%rd14+9635840], {%f16, %f19, %f22, %f25};
	ret;

}
	// .globl	copy_64
.visible .entry copy_64(
	.param .u64 copy_64_param_0,
	.param .u64 copy_64_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<45>;
	.reg .b64 	%rd<54>;

	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 9;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	setp.lt.u32 	%p1, %r1, 36864;
	@%p1 bra 	LBB18_2;
	bra.uni 	LBB18_1;
LBB18_2:
	ld.param.u64 	%rd3, [copy_64_param_0];
	ld.param.u64 	%rd4, [copy_64_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r2, %r1, 1;
	or.b32  	%r3, %r1, 2;
	or.b32  	%r4, %r1, 3;
	cvt.u16.u32 	%rs1, %r1;
	mul.wide.u16 	%r9, %rs1, -7281;
	shr.u32 	%r10, %r9, 25;
	mul.wide.u32 	%rd5, %r4, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r11, %rd6;
	and.b32  	%r12, %r11, 63;
	mul.wide.u32 	%rd7, %r4, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.wide.u32 	%rd9, %r14, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r15, %rd10;
	mul.lo.s32 	%r16, %r15, 3;
	sub.s32 	%r17, %r14, %r16;
	mul.lo.s32 	%r18, %r14, 3;
	sub.s32 	%r19, %r4, %r18;
	mul.wide.u32 	%rd11, %r3, 954437177;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r20, %rd12;
	and.b32  	%r21, %r20, 63;
	mul.wide.u32 	%rd13, %r3, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r23, %rd14;
	mul.wide.u32 	%rd15, %r23, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r24, %rd16;
	mul.lo.s32 	%r25, %r24, 3;
	sub.s32 	%r26, %r23, %r25;
	mul.lo.s32 	%r27, %r23, 3;
	sub.s32 	%r28, %r3, %r27;
	mul.wide.u32 	%rd17, %r2, 954437177;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r29, %rd18;
	and.b32  	%r30, %r29, 63;
	mul.wide.u32 	%rd19, %r2, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r32, %rd20;
	mul.wide.u32 	%rd21, %r32, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r33, %rd22;
	mul.lo.s32 	%r34, %r33, 3;
	sub.s32 	%r35, %r32, %r34;
	mul.lo.s32 	%r36, %r32, 3;
	sub.s32 	%r37, %r2, %r36;
	mul.wide.u16 	%r38, %rs1, -21845;
	shr.u32 	%r39, %r38, 17;
	cvt.u16.u32 	%rs3, %r39;
	mul.wide.u16 	%r40, %rs3, -21845;
	shr.u32 	%r41, %r40, 17;
	cvt.u16.u32 	%rs4, %r41;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs3, %rs5;
	mul.lo.s16 	%rs7, %rs3, 3;
	sub.s16 	%rs8, %rs1, %rs7;
	mul.wide.u32 	%rd23, %r1, 4;
	add.s64 	%rd24, %rd1, %rd23;
	cvt.u32.u16 	%r42, %rs6;
	mul.wide.u32 	%rd25, %r42, 49152;
	add.s64 	%rd26, %rd2, %rd25;
	cvt.u32.u16 	%r43, %rs8;
	mul.wide.u32 	%rd27, %r43, 16384;
	add.s64 	%rd28, %rd26, %rd27;
	bfe.u32 	%r44, %r9, 19, 6;
	mul.wide.u32 	%rd29, %r44, 256;
	add.s64 	%rd30, %rd28, %rd29;
	mul.wide.u32 	%rd31, %r10, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.global.nc.f32 	%f1, [%rd32];
	mul.wide.u32 	%rd33, %r35, 49152;
	add.s64 	%rd34, %rd2, %rd33;
	mul.wide.u32 	%rd35, %r37, 16384;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r30, 256;
	add.s64 	%rd38, %rd36, %rd37;
	add.s64 	%rd39, %rd38, %rd31;
	ld.global.nc.f32 	%f2, [%rd39];
	mul.wide.u32 	%rd40, %r26, 49152;
	add.s64 	%rd41, %rd2, %rd40;
	mul.wide.u32 	%rd42, %r28, 16384;
	add.s64 	%rd43, %rd41, %rd42;
	mul.wide.u32 	%rd44, %r21, 256;
	add.s64 	%rd45, %rd43, %rd44;
	add.s64 	%rd46, %rd45, %rd31;
	ld.global.nc.f32 	%f3, [%rd46];
	mul.wide.u32 	%rd47, %r17, 49152;
	add.s64 	%rd48, %rd2, %rd47;
	mul.wide.u32 	%rd49, %r19, 16384;
	add.s64 	%rd50, %rd48, %rd49;
	mul.wide.u32 	%rd51, %r12, 256;
	add.s64 	%rd52, %rd50, %rd51;
	add.s64 	%rd53, %rd52, %rd31;
	ld.global.nc.f32 	%f4, [%rd53];
	st.global.v4.f32 	[%rd24+10792576], {%f1, %f2, %f3, %f4};
LBB18_1:
	ret;

}
	// .globl	fusion_54
.visible .entry fusion_54(
	.param .u64 fusion_54_param_0,
	.param .u64 fusion_54_param_1,
	.param .u64 fusion_54_param_2,
	.param .u64 fusion_54_param_3,
	.param .u64 fusion_54_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<26>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_54_param_0];
	ld.param.u64 	%rd2, [fusion_54_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_54_param_1];
	ld.param.u64 	%rd5, [fusion_54_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_54_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 40;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+10438656];
	and.b32  	%r7, %r6, 63;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3727F09F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	mul.rn.f32 	%f17, %f9, %f2;
	add.rn.f32 	%f18, %f14, %f17;
	max.f32 	%f19, %f18, 0f00000000;
	mul.rn.f32 	%f20, %f9, %f3;
	add.rn.f32 	%f21, %f14, %f20;
	max.f32 	%f22, %f21, 0f00000000;
	mul.rn.f32 	%f23, %f9, %f4;
	add.rn.f32 	%f24, %f14, %f23;
	max.f32 	%f25, %f24, 0f00000000;
	st.global.v4.f32 	[%rd14+9635840], {%f16, %f19, %f22, %f25};
	ret;

}
	// .globl	copy_65
.visible .entry copy_65(
	.param .u64 copy_65_param_0,
	.param .u64 copy_65_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<20>;

	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 9;
	shl.b32 	%r1, %r7, 2;
	or.b32  	%r2, %r1, %r8;
	setp.lt.u32 	%p1, %r2, 16384;
	@%p1 bra 	LBB20_2;
	bra.uni 	LBB20_1;
LBB20_2:
	ld.param.u64 	%rd3, [copy_65_param_0];
	ld.param.u64 	%rd4, [copy_65_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r3, %r2, 1;
	or.b32  	%r4, %r2, 2;
	or.b32  	%r5, %r2, 3;
	shr.u32 	%r9, %r2, 6;
	and.b32  	%r10, %r5, 63;
	and.b32  	%r11, %r4, 62;
	and.b32  	%r12, %r3, 61;
	and.b32  	%r13, %r1, 60;
	mul.wide.u32 	%rd5, %r2, 4;
	add.s64 	%rd6, %rd1, %rd5;
	mul.wide.u32 	%rd7, %r13, 1024;
	add.s64 	%rd8, %rd2, %rd7;
	mul.wide.u32 	%rd9, %r9, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.wide.u32 	%rd11, %r12, 1024;
	add.s64 	%rd12, %rd2, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	mul.wide.u32 	%rd14, %r11, 1024;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd9;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.wide.u32 	%rd17, %r10, 1024;
	add.s64 	%rd18, %rd2, %rd17;
	add.s64 	%rd19, %rd18, %rd9;
	ld.global.nc.f32 	%f4, [%rd19];
	st.global.v4.f32 	[%rd6+9907840], {%f1, %f2, %f3, %f4};
LBB20_1:
	ret;

}
	// .globl	fusion_53
.visible .entry fusion_53(
	.param .u64 fusion_53_param_0,
	.param .u64 fusion_53_param_1,
	.param .u64 fusion_53_param_2,
	.param .u64 fusion_53_param_3,
	.param .u64 fusion_53_param_4,
	.param .u64 fusion_53_param_5,
	.param .u64 fusion_53_param_6,
	.param .u64 fusion_53_param_7,
	.param .u64 fusion_53_param_8
)
.reqntid 1024, 1, 1
{
	.reg .f32 	%f<29>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<43>;

	ld.param.u64 	%rd1, [fusion_53_param_0];
	ld.param.u64 	%rd2, [fusion_53_param_8];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_53_param_1];
	ld.param.u64 	%rd5, [fusion_53_param_7];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_53_param_2];
	ld.param.u64 	%rd8, [fusion_53_param_6];
	cvta.to.global.u64 	%rd9, %rd8;
	ld.param.u64 	%rd10, [fusion_53_param_3];
	ld.param.u64 	%rd11, [fusion_53_param_5];
	cvta.to.global.u64 	%rd12, %rd11;
	ld.param.u64 	%rd13, [fusion_53_param_4];
	cvta.to.global.u64 	%rd14, %rd13;
	cvta.to.global.u64 	%rd15, %rd10;
	cvta.to.global.u64 	%rd16, %rd7;
	cvta.to.global.u64 	%rd17, %rd4;
	cvta.to.global.u64 	%rd18, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	or.b32  	%r4, %r3, %r2;
	mul.wide.u32 	%rd19, %r4, 1402438301;
	shr.u64 	%rd20, %rd19, 40;
	cvt.u32.u64 	%r5, %rd20;
	and.b32  	%r6, %r5, 255;
	mul.wide.u32 	%rd21, %r6, 12544;
	add.s64 	%rd22, %rd3, %rd21;
	shr.u32 	%r8, %r4, 2;
	mul.wide.u32 	%rd23, %r8, 613566757;
	shr.u64 	%rd24, %rd23, 32;
	cvt.u32.u64 	%r9, %rd24;
	mul.lo.s32 	%r10, %r9, 28;
	sub.s32 	%r11, %r4, %r10;
	shr.u64 	%rd25, %rd23, 34;
	cvt.u32.u64 	%r12, %rd25;
	mul.wide.u32 	%rd26, %r12, 613566757;
	shr.u64 	%rd27, %rd26, 32;
	cvt.u32.u64 	%r13, %rd27;
	mul.lo.s32 	%r14, %r13, 28;
	sub.s32 	%r15, %r9, %r14;
	mul.wide.u32 	%rd28, %r4, 4;
	add.s64 	%rd29, %rd3, %rd28;
	ld.global.nc.f32 	%f1, [%rd29+10438656];
	mul.wide.u32 	%rd30, %r6, 4;
	add.s64 	%rd31, %rd6, %rd30;
	ld.global.nc.f32 	%f2, [%rd31];
	shl.b32 	%r16, %r15, 1;
	shl.b32 	%r17, %r11, 1;
	mul.wide.u32 	%rd32, %r17, 4;
	mul.wide.u32 	%rd33, %r16, 224;
	add.s64 	%rd34, %rd22, %rd33;
	add.s64 	%rd35, %rd34, %rd32;
	ld.global.nc.f32 	%f3, [%rd35+3213312];
	add.s64 	%rd36, %rd12, %rd30;
	ld.global.nc.f32 	%f4, [%rd36];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd35+2048];
	add.s64 	%rd37, %rd14, %rd30;
	ld.global.nc.f32 	%f7, [%rd37];
	add.rn.f32 	%f8, %f6, %f7;
	add.rn.f32 	%f9, %f5, %f8;
	ld.global.nc.f32 	%f10, [%rd35+6424576];
	add.s64 	%rd38, %rd9, %rd30;
	ld.global.nc.f32 	%f11, [%rd38];
	add.rn.f32 	%f12, %f10, %f11;
	add.rn.f32 	%f13, %f9, %f12;
	max.f32 	%f14, %f13, 0fFF800000;
	add.rn.f32 	%f15, %f1, %f2;
	add.rn.f32 	%f16, %f15, %f14;
	add.s64 	%rd39, %rd16, %rd30;
	ld.global.nc.f32 	%f17, [%rd39];
	add.s64 	%rd40, %rd15, %rd30;
	ld.global.nc.f32 	%f18, [%rd40];
	add.rn.f32 	%f19, %f18, 0f3727F09F;
	rsqrt.approx.f32 	%f20, %f19;
	mul.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f16, %f21;
	add.s64 	%rd41, %rd18, %rd30;
	ld.global.nc.f32 	%f23, [%rd41];
	add.s64 	%rd42, %rd17, %rd30;
	ld.global.nc.f32 	%f24, [%rd42];
	mul.rn.f32 	%f25, %f21, %f24;
	sub.rn.f32 	%f26, %f23, %f25;
	add.rn.f32 	%f27, %f22, %f26;
	max.f32 	%f28, %f27, 0f00000000;
	st.global.f32 	[%rd29+9635840], %f28;
	ret;

}
	// .globl	copy_67
.visible .entry copy_67(
	.param .u64 copy_67_param_0,
	.param .u64 copy_67_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<20>;

	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 9;
	shl.b32 	%r1, %r7, 2;
	or.b32  	%r2, %r1, %r8;
	setp.lt.u32 	%p1, %r2, 32768;
	@%p1 bra 	LBB22_2;
	bra.uni 	LBB22_1;
LBB22_2:
	ld.param.u64 	%rd3, [copy_67_param_0];
	ld.param.u64 	%rd4, [copy_67_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r3, %r2, 1;
	or.b32  	%r4, %r2, 2;
	or.b32  	%r5, %r2, 3;
	shr.u32 	%r9, %r2, 8;
	and.b32  	%r10, %r5, 255;
	and.b32  	%r11, %r4, 254;
	and.b32  	%r12, %r3, 253;
	and.b32  	%r13, %r1, 252;
	mul.wide.u32 	%rd5, %r2, 4;
	add.s64 	%rd6, %rd1, %rd5;
	mul.wide.u32 	%rd7, %r13, 512;
	add.s64 	%rd8, %rd2, %rd7;
	mul.wide.u32 	%rd9, %r9, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.wide.u32 	%rd11, %r12, 512;
	add.s64 	%rd12, %rd2, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	mul.wide.u32 	%rd14, %r11, 512;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd9;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.wide.u32 	%rd17, %r10, 512;
	add.s64 	%rd18, %rd2, %rd17;
	add.s64 	%rd19, %rd18, %rd9;
	ld.global.nc.f32 	%f4, [%rd19];
	st.global.v4.f32 	[%rd6+403456], {%f1, %f2, %f3, %f4};
LBB22_1:
	ret;

}
	// .globl	fusion_52
.visible .entry fusion_52(
	.param .u64 fusion_52_param_0,
	.param .u64 fusion_52_param_1,
	.param .u64 fusion_52_param_2,
	.param .u64 fusion_52_param_3,
	.param .u64 fusion_52_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<26>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_52_param_0];
	ld.param.u64 	%rd2, [fusion_52_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_52_param_1];
	ld.param.u64 	%rd5, [fusion_52_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_52_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 40;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+2048];
	and.b32  	%r7, %r6, 127;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3727F09F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	mul.rn.f32 	%f17, %f9, %f2;
	add.rn.f32 	%f18, %f14, %f17;
	max.f32 	%f19, %f18, 0f00000000;
	mul.rn.f32 	%f20, %f9, %f3;
	add.rn.f32 	%f21, %f14, %f20;
	max.f32 	%f22, %f21, 0f00000000;
	mul.rn.f32 	%f23, %f9, %f4;
	add.rn.f32 	%f24, %f14, %f23;
	max.f32 	%f25, %f24, 0f00000000;
	st.global.v4.f32 	[%rd14+2632192], {%f16, %f19, %f22, %f25};
	ret;

}
	// .globl	copy_68
.visible .entry copy_68(
	.param .u64 copy_68_param_0,
	.param .u64 copy_68_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<59>;

	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 9;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	setp.lt.u32 	%p1, %r1, 147456;
	@%p1 bra 	LBB24_2;
	bra.uni 	LBB24_1;
LBB24_2:
	ld.param.u64 	%rd3, [copy_68_param_0];
	ld.param.u64 	%rd4, [copy_68_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r2, %r1, 1;
	or.b32  	%r3, %r1, 2;
	or.b32  	%r4, %r1, 3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 40;
	cvt.u32.u64 	%r9, %rd6;
	mul.wide.u32 	%rd7, %r4, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 127;
	mul.wide.u32 	%rd9, %r4, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r4, %r17;
	mul.wide.u32 	%rd13, %r3, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 127;
	mul.wide.u32 	%rd15, %r3, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r3, %r26;
	mul.wide.u32 	%rd19, %r2, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 127;
	mul.wide.u32 	%rd21, %r2, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r2, %r35;
	shr.u64 	%rd25, %rd5, 33;
	cvt.u32.u64 	%r37, %rd25;
	and.b32  	%r38, %r37, 127;
	mul.wide.u32 	%rd26, %r1, -1431655765;
	shr.u64 	%rd27, %rd26, 33;
	cvt.u32.u64 	%r40, %rd27;
	cvt.u16.u64 	%rs1, %rd27;
	mul.wide.u16 	%r41, %rs1, -21845;
	shr.u32 	%r42, %r41, 17;
	cvt.u16.u32 	%rs2, %r42;
	mul.lo.s16 	%rs3, %rs2, 3;
	sub.s16 	%rs4, %rs1, %rs3;
	mul.lo.s32 	%r43, %r40, 3;
	sub.s32 	%r44, %r1, %r43;
	mul.wide.u32 	%rd28, %r1, 4;
	add.s64 	%rd29, %rd1, %rd28;
	cvt.u32.u16 	%r45, %rs4;
	mul.wide.u32 	%rd30, %r45, 196608;
	add.s64 	%rd31, %rd2, %rd30;
	mul.wide.u32 	%rd32, %r44, 65536;
	add.s64 	%rd33, %rd31, %rd32;
	mul.wide.u32 	%rd34, %r38, 512;
	add.s64 	%rd35, %rd33, %rd34;
	mul.wide.u32 	%rd36, %r9, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.global.nc.f32 	%f1, [%rd37];
	mul.wide.u32 	%rd38, %r34, 196608;
	add.s64 	%rd39, %rd2, %rd38;
	mul.wide.u32 	%rd40, %r36, 65536;
	add.s64 	%rd41, %rd39, %rd40;
	mul.wide.u32 	%rd42, %r29, 512;
	add.s64 	%rd43, %rd41, %rd42;
	add.s64 	%rd44, %rd43, %rd36;
	ld.global.nc.f32 	%f2, [%rd44];
	mul.wide.u32 	%rd45, %r25, 196608;
	add.s64 	%rd46, %rd2, %rd45;
	mul.wide.u32 	%rd47, %r27, 65536;
	add.s64 	%rd48, %rd46, %rd47;
	mul.wide.u32 	%rd49, %r20, 512;
	add.s64 	%rd50, %rd48, %rd49;
	add.s64 	%rd51, %rd50, %rd36;
	ld.global.nc.f32 	%f3, [%rd51];
	mul.wide.u32 	%rd52, %r16, 196608;
	add.s64 	%rd53, %rd2, %rd52;
	mul.wide.u32 	%rd54, %r18, 65536;
	add.s64 	%rd55, %rd53, %rd54;
	mul.wide.u32 	%rd56, %r11, 512;
	add.s64 	%rd57, %rd55, %rd56;
	add.s64 	%rd58, %rd57, %rd36;
	ld.global.nc.f32 	%f4, [%rd58];
	st.global.v4.f32 	[%rd29+1640960], {%f1, %f2, %f3, %f4};
LBB24_1:
	ret;

}
	// .globl	fusion_51
.visible .entry fusion_51(
	.param .u64 fusion_51_param_0,
	.param .u64 fusion_51_param_1,
	.param .u64 fusion_51_param_2,
	.param .u64 fusion_51_param_3,
	.param .u64 fusion_51_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<26>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_51_param_0];
	ld.param.u64 	%rd2, [fusion_51_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_51_param_1];
	ld.param.u64 	%rd5, [fusion_51_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_51_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 40;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+2230784];
	and.b32  	%r7, %r6, 127;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3727F09F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	mul.rn.f32 	%f17, %f9, %f2;
	add.rn.f32 	%f18, %f14, %f17;
	max.f32 	%f19, %f18, 0f00000000;
	mul.rn.f32 	%f20, %f9, %f3;
	add.rn.f32 	%f21, %f14, %f20;
	max.f32 	%f22, %f21, 0f00000000;
	mul.rn.f32 	%f23, %f9, %f4;
	add.rn.f32 	%f24, %f14, %f23;
	max.f32 	%f25, %f24, 0f00000000;
	st.global.v4.f32 	[%rd14+2048], {%f16, %f19, %f22, %f25};
	ret;

}
	// .globl	copy_69
.visible .entry copy_69(
	.param .u64 copy_69_param_0,
	.param .u64 copy_69_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<20>;

	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 9;
	shl.b32 	%r1, %r7, 2;
	or.b32  	%r2, %r1, %r8;
	setp.lt.u32 	%p1, %r2, 65536;
	@%p1 bra 	LBB26_2;
	bra.uni 	LBB26_1;
LBB26_2:
	ld.param.u64 	%rd3, [copy_69_param_0];
	ld.param.u64 	%rd4, [copy_69_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r3, %r2, 1;
	or.b32  	%r4, %r2, 2;
	or.b32  	%r5, %r2, 3;
	shr.u32 	%r9, %r2, 7;
	and.b32  	%r10, %r5, 127;
	and.b32  	%r11, %r4, 126;
	and.b32  	%r12, %r3, 125;
	and.b32  	%r13, %r1, 124;
	mul.wide.u32 	%rd5, %r2, 4;
	add.s64 	%rd6, %rd1, %rd5;
	mul.wide.u32 	%rd7, %r13, 2048;
	add.s64 	%rd8, %rd2, %rd7;
	mul.wide.u32 	%rd9, %r9, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.wide.u32 	%rd11, %r12, 2048;
	add.s64 	%rd12, %rd2, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	mul.wide.u32 	%rd14, %r11, 2048;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd9;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.wide.u32 	%rd17, %r10, 2048;
	add.s64 	%rd18, %rd2, %rd17;
	add.s64 	%rd19, %rd18, %rd9;
	ld.global.nc.f32 	%f4, [%rd19];
	st.global.v4.f32 	[%rd6+672384], {%f1, %f2, %f3, %f4};
LBB26_1:
	ret;

}
	// .globl	copy_66
.visible .entry copy_66(
	.param .u64 copy_66_param_0,
	.param .u64 copy_66_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<20>;

	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 9;
	shl.b32 	%r1, %r7, 2;
	or.b32  	%r2, %r1, %r8;
	setp.lt.u32 	%p1, %r2, 131072;
	@%p1 bra 	LBB27_2;
	bra.uni 	LBB27_1;
LBB27_2:
	ld.param.u64 	%rd3, [copy_66_param_0];
	ld.param.u64 	%rd4, [copy_66_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r3, %r2, 1;
	or.b32  	%r4, %r2, 2;
	or.b32  	%r5, %r2, 3;
	shr.u32 	%r9, %r2, 8;
	and.b32  	%r10, %r5, 255;
	and.b32  	%r11, %r4, 254;
	and.b32  	%r12, %r3, 253;
	and.b32  	%r13, %r1, 252;
	mul.wide.u32 	%rd5, %r2, 4;
	add.s64 	%rd6, %rd1, %rd5;
	mul.wide.u32 	%rd7, %r13, 2048;
	add.s64 	%rd8, %rd2, %rd7;
	mul.wide.u32 	%rd9, %r9, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.wide.u32 	%rd11, %r12, 2048;
	add.s64 	%rd12, %rd2, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	mul.wide.u32 	%rd14, %r11, 2048;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd9;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.wide.u32 	%rd17, %r10, 2048;
	add.s64 	%rd18, %rd2, %rd17;
	add.s64 	%rd19, %rd18, %rd9;
	ld.global.nc.f32 	%f4, [%rd19];
	st.global.v4.f32 	[%rd6+533120], {%f1, %f2, %f3, %f4};
LBB27_1:
	ret;

}
	// .globl	fusion_49
.visible .entry fusion_49(
	.param .u64 fusion_49_param_0,
	.param .u64 fusion_49_param_1,
	.param .u64 fusion_49_param_2,
	.param .u64 fusion_49_param_3,
	.param .u64 fusion_49_param_4,
	.param .u64 fusion_49_param_5,
	.param .u64 fusion_49_param_6
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<44>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<26>;

	ld.param.u64 	%rd1, [fusion_49_param_0];
	ld.param.u64 	%rd2, [fusion_49_param_6];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_49_param_1];
	ld.param.u64 	%rd5, [fusion_49_param_5];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_49_param_2];
	ld.param.u64 	%rd8, [fusion_49_param_4];
	cvta.to.global.u64 	%rd9, %rd8;
	ld.param.u64 	%rd10, [fusion_49_param_3];
	cvta.to.global.u64 	%rd11, %rd10;
	cvta.to.global.u64 	%rd12, %rd7;
	cvta.to.global.u64 	%rd13, %rd4;
	cvta.to.global.u64 	%rd14, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd15, %r5, 1402438301;
	shr.u64 	%rd16, %rd15, 40;
	cvt.u32.u64 	%r6, %rd16;
	mul.wide.u32 	%rd17, %r5, 4;
	add.s64 	%rd18, %rd3, %rd17;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd18+3246592];
	and.b32  	%r7, %r6, 511;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd6, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f1, %f5;
	ld.global.nc.v4.f32 	{%f7, %f8, %f9, %f10}, [%rd18+1640960];
	add.s64 	%rd21, %rd9, %rd19;
	ld.global.nc.f32 	%f11, [%rd21];
	add.rn.f32 	%f12, %f7, %f11;
	add.rn.f32 	%f13, %f6, %f12;
	add.s64 	%rd22, %rd12, %rd19;
	ld.global.nc.f32 	%f14, [%rd22];
	add.s64 	%rd23, %rd11, %rd19;
	ld.global.nc.f32 	%f15, [%rd23];
	add.rn.f32 	%f16, %f15, 0f3727F09F;
	rsqrt.approx.f32 	%f17, %f16;
	mul.rn.f32 	%f18, %f14, %f17;
	mul.rn.f32 	%f19, %f13, %f18;
	add.s64 	%rd24, %rd14, %rd19;
	ld.global.nc.f32 	%f20, [%rd24];
	add.s64 	%rd25, %rd13, %rd19;
	ld.global.nc.f32 	%f21, [%rd25];
	mul.rn.f32 	%f22, %f18, %f21;
	sub.rn.f32 	%f23, %f20, %f22;
	add.rn.f32 	%f24, %f19, %f23;
	max.f32 	%f25, %f24, 0f00000000;
	add.rn.f32 	%f26, %f5, %f2;
	add.rn.f32 	%f27, %f11, %f8;
	add.rn.f32 	%f28, %f26, %f27;
	mul.rn.f32 	%f29, %f18, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	max.f32 	%f31, %f30, 0f00000000;
	add.rn.f32 	%f32, %f5, %f3;
	add.rn.f32 	%f33, %f11, %f9;
	add.rn.f32 	%f34, %f32, %f33;
	mul.rn.f32 	%f35, %f18, %f34;
	add.rn.f32 	%f36, %f23, %f35;
	max.f32 	%f37, %f36, 0f00000000;
	add.rn.f32 	%f38, %f5, %f4;
	add.rn.f32 	%f39, %f11, %f10;
	add.rn.f32 	%f40, %f38, %f39;
	mul.rn.f32 	%f41, %f18, %f40;
	add.rn.f32 	%f42, %f23, %f41;
	max.f32 	%f43, %f42, 0f00000000;
	st.global.v4.f32 	[%rd18+2048], {%f25, %f31, %f37, %f43};
	ret;

}
	// .globl	copy_70
.visible .entry copy_70(
	.param .u64 copy_70_param_0,
	.param .u64 copy_70_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<17>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r1, 9;
	shl.b32 	%r2, %r6, 2;
	or.b32  	%r3, %r2, %r7;
	setp.lt.u32 	%p1, %r3, 65536;
	@%p1 bra 	LBB29_2;
	bra.uni 	LBB29_1;
LBB29_2:
	ld.param.u64 	%rd3, [copy_70_param_0];
	ld.param.u64 	%rd4, [copy_70_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r4, %r3, 1;
	or.b32  	%r5, %r3, 2;
	and.b32  	%r8, %r5, 510;
	and.b32  	%r9, %r4, 509;
	mul.wide.u32 	%rd5, %r3, 4;
	add.s64 	%rd6, %rd1, %rd5;
	mul.wide.u32 	%rd7, %r2, 512;
	add.s64 	%rd8, %rd2, %rd7;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.wide.u32 	%rd11, %r9, 512;
	add.s64 	%rd12, %rd2, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	mul.wide.u32 	%rd14, %r8, 512;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd9;
	ld.global.nc.f32 	%f3, [%rd16];
	ld.global.nc.f32 	%f4, [%rd10+1536];
	st.global.v4.f32 	[%rd6+5521536], {%f1, %f2, %f3, %f4};
LBB29_1:
	ret;

}
	// .globl	fusion_48
.visible .entry fusion_48(
	.param .u64 fusion_48_param_0,
	.param .u64 fusion_48_param_1,
	.param .u64 fusion_48_param_2,
	.param .u64 fusion_48_param_3,
	.param .u64 fusion_48_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<26>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_48_param_0];
	ld.param.u64 	%rd2, [fusion_48_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_48_param_1];
	ld.param.u64 	%rd5, [fusion_48_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_48_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 40;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+4852224];
	and.b32  	%r7, %r6, 127;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3727F09F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	mul.rn.f32 	%f17, %f9, %f2;
	add.rn.f32 	%f18, %f14, %f17;
	max.f32 	%f19, %f18, 0f00000000;
	mul.rn.f32 	%f20, %f9, %f3;
	add.rn.f32 	%f21, %f14, %f20;
	max.f32 	%f22, %f21, 0f00000000;
	mul.rn.f32 	%f23, %f9, %f4;
	add.rn.f32 	%f24, %f14, %f23;
	max.f32 	%f25, %f24, 0f00000000;
	st.global.v4.f32 	[%rd14+5843456], {%f16, %f19, %f22, %f25};
	ret;

}
	// .globl	copy_71
.visible .entry copy_71(
	.param .u64 copy_71_param_0,
	.param .u64 copy_71_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<59>;

	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 9;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	setp.lt.u32 	%p1, %r1, 147456;
	@%p1 bra 	LBB31_2;
	bra.uni 	LBB31_1;
LBB31_2:
	ld.param.u64 	%rd3, [copy_71_param_0];
	ld.param.u64 	%rd4, [copy_71_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r2, %r1, 1;
	or.b32  	%r3, %r1, 2;
	or.b32  	%r4, %r1, 3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 40;
	cvt.u32.u64 	%r9, %rd6;
	mul.wide.u32 	%rd7, %r4, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 127;
	mul.wide.u32 	%rd9, %r4, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r4, %r17;
	mul.wide.u32 	%rd13, %r3, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 127;
	mul.wide.u32 	%rd15, %r3, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r3, %r26;
	mul.wide.u32 	%rd19, %r2, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 127;
	mul.wide.u32 	%rd21, %r2, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r2, %r35;
	shr.u64 	%rd25, %rd5, 33;
	cvt.u32.u64 	%r37, %rd25;
	and.b32  	%r38, %r37, 127;
	mul.wide.u32 	%rd26, %r1, -1431655765;
	shr.u64 	%rd27, %rd26, 33;
	cvt.u32.u64 	%r40, %rd27;
	cvt.u16.u64 	%rs1, %rd27;
	mul.wide.u16 	%r41, %rs1, -21845;
	shr.u32 	%r42, %r41, 17;
	cvt.u16.u32 	%rs2, %r42;
	mul.lo.s16 	%rs3, %rs2, 3;
	sub.s16 	%rs4, %rs1, %rs3;
	mul.lo.s32 	%r43, %r40, 3;
	sub.s32 	%r44, %r1, %r43;
	mul.wide.u32 	%rd28, %r1, 4;
	add.s64 	%rd29, %rd1, %rd28;
	cvt.u32.u16 	%r45, %rs4;
	mul.wide.u32 	%rd30, %r45, 196608;
	add.s64 	%rd31, %rd2, %rd30;
	mul.wide.u32 	%rd32, %r44, 65536;
	add.s64 	%rd33, %rd31, %rd32;
	mul.wide.u32 	%rd34, %r38, 512;
	add.s64 	%rd35, %rd33, %rd34;
	mul.wide.u32 	%rd36, %r9, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.global.nc.f32 	%f1, [%rd37];
	mul.wide.u32 	%rd38, %r34, 196608;
	add.s64 	%rd39, %rd2, %rd38;
	mul.wide.u32 	%rd40, %r36, 65536;
	add.s64 	%rd41, %rd39, %rd40;
	mul.wide.u32 	%rd42, %r29, 512;
	add.s64 	%rd43, %rd41, %rd42;
	add.s64 	%rd44, %rd43, %rd36;
	ld.global.nc.f32 	%f2, [%rd44];
	mul.wide.u32 	%rd45, %r25, 196608;
	add.s64 	%rd46, %rd2, %rd45;
	mul.wide.u32 	%rd47, %r27, 65536;
	add.s64 	%rd48, %rd46, %rd47;
	mul.wide.u32 	%rd49, %r20, 512;
	add.s64 	%rd50, %rd48, %rd49;
	add.s64 	%rd51, %rd50, %rd36;
	ld.global.nc.f32 	%f3, [%rd51];
	mul.wide.u32 	%rd52, %r16, 196608;
	add.s64 	%rd53, %rd2, %rd52;
	mul.wide.u32 	%rd54, %r18, 65536;
	add.s64 	%rd55, %rd53, %rd54;
	mul.wide.u32 	%rd56, %r11, 512;
	add.s64 	%rd57, %rd55, %rd56;
	add.s64 	%rd58, %rd57, %rd36;
	ld.global.nc.f32 	%f4, [%rd58];
	st.global.v4.f32 	[%rd29+4852224], {%f1, %f2, %f3, %f4};
LBB31_1:
	ret;

}
	// .globl	fusion_47
.visible .entry fusion_47(
	.param .u64 fusion_47_param_0,
	.param .u64 fusion_47_param_1,
	.param .u64 fusion_47_param_2,
	.param .u64 fusion_47_param_3,
	.param .u64 fusion_47_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<26>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_47_param_0];
	ld.param.u64 	%rd2, [fusion_47_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_47_param_1];
	ld.param.u64 	%rd5, [fusion_47_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_47_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 40;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+5442048];
	and.b32  	%r7, %r6, 127;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3727F09F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	mul.rn.f32 	%f17, %f9, %f2;
	add.rn.f32 	%f18, %f14, %f17;
	max.f32 	%f19, %f18, 0f00000000;
	mul.rn.f32 	%f20, %f9, %f3;
	add.rn.f32 	%f21, %f14, %f20;
	max.f32 	%f22, %f21, 0f00000000;
	mul.rn.f32 	%f23, %f9, %f4;
	add.rn.f32 	%f24, %f14, %f23;
	max.f32 	%f25, %f24, 0f00000000;
	st.global.v4.f32 	[%rd14+2048], {%f16, %f19, %f22, %f25};
	ret;

}
	// .globl	copy_72
.visible .entry copy_72(
	.param .u64 copy_72_param_0,
	.param .u64 copy_72_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<20>;

	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 9;
	shl.b32 	%r1, %r7, 2;
	or.b32  	%r2, %r1, %r8;
	setp.lt.u32 	%p1, %r2, 65536;
	@%p1 bra 	LBB33_2;
	bra.uni 	LBB33_1;
LBB33_2:
	ld.param.u64 	%rd3, [copy_72_param_0];
	ld.param.u64 	%rd4, [copy_72_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r3, %r2, 1;
	or.b32  	%r4, %r2, 2;
	or.b32  	%r5, %r2, 3;
	shr.u32 	%r9, %r2, 7;
	and.b32  	%r10, %r5, 127;
	and.b32  	%r11, %r4, 126;
	and.b32  	%r12, %r3, 125;
	and.b32  	%r13, %r1, 124;
	mul.wide.u32 	%rd5, %r2, 4;
	add.s64 	%rd6, %rd1, %rd5;
	mul.wide.u32 	%rd7, %r13, 2048;
	add.s64 	%rd8, %rd2, %rd7;
	mul.wide.u32 	%rd9, %r9, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.wide.u32 	%rd11, %r12, 2048;
	add.s64 	%rd12, %rd2, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	mul.wide.u32 	%rd14, %r11, 2048;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd9;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.wide.u32 	%rd17, %r10, 2048;
	add.s64 	%rd18, %rd2, %rd17;
	add.s64 	%rd19, %rd18, %rd9;
	ld.global.nc.f32 	%f4, [%rd19];
	st.global.v4.f32 	[%rd6+672384], {%f1, %f2, %f3, %f4};
LBB33_1:
	ret;

}
	// .globl	fusion_45
.visible .entry fusion_45(
	.param .u64 fusion_45_param_0,
	.param .u64 fusion_45_param_1,
	.param .u64 fusion_45_param_2,
	.param .u64 fusion_45_param_3,
	.param .u64 fusion_45_param_4,
	.param .u64 fusion_45_param_5,
	.param .u64 fusion_45_param_6,
	.param .u64 fusion_45_param_7
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<57>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<29>;

	ld.param.u64 	%rd1, [fusion_45_param_0];
	ld.param.u64 	%rd2, [fusion_45_param_7];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_45_param_1];
	ld.param.u64 	%rd5, [fusion_45_param_6];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_45_param_2];
	ld.param.u64 	%rd8, [fusion_45_param_5];
	cvta.to.global.u64 	%rd9, %rd8;
	ld.param.u64 	%rd10, [fusion_45_param_3];
	ld.param.u64 	%rd11, [fusion_45_param_4];
	cvta.to.global.u64 	%rd12, %rd11;
	cvta.to.global.u64 	%rd13, %rd10;
	cvta.to.global.u64 	%rd14, %rd7;
	cvta.to.global.u64 	%rd15, %rd4;
	cvta.to.global.u64 	%rd16, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd17, %r5, 1402438301;
	shr.u64 	%rd18, %rd17, 40;
	cvt.u32.u64 	%r6, %rd18;
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd20, %rd3, %rd19;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd20+3246592];
	and.b32  	%r7, %r6, 511;
	mul.wide.u32 	%rd21, %r7, 4;
	add.s64 	%rd22, %rd9, %rd21;
	ld.global.nc.f32 	%f5, [%rd22];
	add.rn.f32 	%f6, %f1, %f5;
	ld.global.nc.v4.f32 	{%f7, %f8, %f9, %f10}, [%rd20+1640960];
	add.s64 	%rd23, %rd12, %rd21;
	ld.global.nc.f32 	%f11, [%rd23];
	add.rn.f32 	%f12, %f7, %f11;
	add.rn.f32 	%f13, %f6, %f12;
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd20+4852224];
	add.s64 	%rd24, %rd6, %rd21;
	ld.global.nc.f32 	%f18, [%rd24];
	add.rn.f32 	%f19, %f14, %f18;
	add.rn.f32 	%f20, %f13, %f19;
	add.s64 	%rd25, %rd14, %rd21;
	ld.global.nc.f32 	%f21, [%rd25];
	add.s64 	%rd26, %rd13, %rd21;
	ld.global.nc.f32 	%f22, [%rd26];
	add.rn.f32 	%f23, %f22, 0f3727F09F;
	rsqrt.approx.f32 	%f24, %f23;
	mul.rn.f32 	%f25, %f21, %f24;
	mul.rn.f32 	%f26, %f20, %f25;
	add.s64 	%rd27, %rd16, %rd21;
	ld.global.nc.f32 	%f27, [%rd27];
	add.s64 	%rd28, %rd15, %rd21;
	ld.global.nc.f32 	%f28, [%rd28];
	mul.rn.f32 	%f29, %f25, %f28;
	sub.rn.f32 	%f30, %f27, %f29;
	add.rn.f32 	%f31, %f26, %f30;
	max.f32 	%f32, %f31, 0f00000000;
	add.rn.f32 	%f33, %f5, %f2;
	add.rn.f32 	%f34, %f11, %f8;
	add.rn.f32 	%f35, %f33, %f34;
	add.rn.f32 	%f36, %f18, %f15;
	add.rn.f32 	%f37, %f35, %f36;
	mul.rn.f32 	%f38, %f25, %f37;
	add.rn.f32 	%f39, %f30, %f38;
	max.f32 	%f40, %f39, 0f00000000;
	add.rn.f32 	%f41, %f5, %f3;
	add.rn.f32 	%f42, %f11, %f9;
	add.rn.f32 	%f43, %f41, %f42;
	add.rn.f32 	%f44, %f18, %f16;
	add.rn.f32 	%f45, %f43, %f44;
	mul.rn.f32 	%f46, %f25, %f45;
	add.rn.f32 	%f47, %f30, %f46;
	max.f32 	%f48, %f47, 0f00000000;
	add.rn.f32 	%f49, %f5, %f4;
	add.rn.f32 	%f50, %f11, %f10;
	add.rn.f32 	%f51, %f49, %f50;
	add.rn.f32 	%f52, %f18, %f17;
	add.rn.f32 	%f53, %f51, %f52;
	mul.rn.f32 	%f54, %f25, %f53;
	add.rn.f32 	%f55, %f30, %f54;
	max.f32 	%f56, %f55, 0f00000000;
	st.global.v4.f32 	[%rd20+2048], {%f32, %f40, %f48, %f56};
	ret;

}
	// .globl	copy_73
.visible .entry copy_73(
	.param .u64 copy_73_param_0,
	.param .u64 copy_73_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<17>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r1, 9;
	shl.b32 	%r2, %r6, 2;
	or.b32  	%r3, %r2, %r7;
	setp.lt.u32 	%p1, %r3, 65536;
	@%p1 bra 	LBB35_2;
	bra.uni 	LBB35_1;
LBB35_2:
	ld.param.u64 	%rd3, [copy_73_param_0];
	ld.param.u64 	%rd4, [copy_73_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r4, %r3, 1;
	or.b32  	%r5, %r3, 2;
	and.b32  	%r8, %r5, 510;
	and.b32  	%r9, %r4, 509;
	mul.wide.u32 	%rd5, %r3, 4;
	add.s64 	%rd6, %rd1, %rd5;
	mul.wide.u32 	%rd7, %r2, 512;
	add.s64 	%rd8, %rd2, %rd7;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.wide.u32 	%rd11, %r9, 512;
	add.s64 	%rd12, %rd2, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	mul.wide.u32 	%rd14, %r8, 512;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd9;
	ld.global.nc.f32 	%f3, [%rd16];
	ld.global.nc.f32 	%f4, [%rd10+1536];
	st.global.v4.f32 	[%rd6+7127168], {%f1, %f2, %f3, %f4};
LBB35_1:
	ret;

}
	// .globl	fusion_44
.visible .entry fusion_44(
	.param .u64 fusion_44_param_0,
	.param .u64 fusion_44_param_1,
	.param .u64 fusion_44_param_2,
	.param .u64 fusion_44_param_3,
	.param .u64 fusion_44_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<26>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_44_param_0];
	ld.param.u64 	%rd2, [fusion_44_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_44_param_1];
	ld.param.u64 	%rd5, [fusion_44_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_44_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 40;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+6457856];
	and.b32  	%r7, %r6, 127;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3727F09F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	mul.rn.f32 	%f17, %f9, %f2;
	add.rn.f32 	%f18, %f14, %f17;
	max.f32 	%f19, %f18, 0f00000000;
	mul.rn.f32 	%f20, %f9, %f3;
	add.rn.f32 	%f21, %f14, %f20;
	max.f32 	%f22, %f21, 0f00000000;
	mul.rn.f32 	%f23, %f9, %f4;
	add.rn.f32 	%f24, %f14, %f23;
	max.f32 	%f25, %f24, 0f00000000;
	st.global.v4.f32 	[%rd14+7449088], {%f16, %f19, %f22, %f25};
	ret;

}
	// .globl	copy_74
.visible .entry copy_74(
	.param .u64 copy_74_param_0,
	.param .u64 copy_74_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<59>;

	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 9;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	setp.lt.u32 	%p1, %r1, 147456;
	@%p1 bra 	LBB37_2;
	bra.uni 	LBB37_1;
LBB37_2:
	ld.param.u64 	%rd3, [copy_74_param_0];
	ld.param.u64 	%rd4, [copy_74_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r2, %r1, 1;
	or.b32  	%r3, %r1, 2;
	or.b32  	%r4, %r1, 3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 40;
	cvt.u32.u64 	%r9, %rd6;
	mul.wide.u32 	%rd7, %r4, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 127;
	mul.wide.u32 	%rd9, %r4, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r4, %r17;
	mul.wide.u32 	%rd13, %r3, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 127;
	mul.wide.u32 	%rd15, %r3, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r3, %r26;
	mul.wide.u32 	%rd19, %r2, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 127;
	mul.wide.u32 	%rd21, %r2, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r2, %r35;
	shr.u64 	%rd25, %rd5, 33;
	cvt.u32.u64 	%r37, %rd25;
	and.b32  	%r38, %r37, 127;
	mul.wide.u32 	%rd26, %r1, -1431655765;
	shr.u64 	%rd27, %rd26, 33;
	cvt.u32.u64 	%r40, %rd27;
	cvt.u16.u64 	%rs1, %rd27;
	mul.wide.u16 	%r41, %rs1, -21845;
	shr.u32 	%r42, %r41, 17;
	cvt.u16.u32 	%rs2, %r42;
	mul.lo.s16 	%rs3, %rs2, 3;
	sub.s16 	%rs4, %rs1, %rs3;
	mul.lo.s32 	%r43, %r40, 3;
	sub.s32 	%r44, %r1, %r43;
	mul.wide.u32 	%rd28, %r1, 4;
	add.s64 	%rd29, %rd1, %rd28;
	cvt.u32.u16 	%r45, %rs4;
	mul.wide.u32 	%rd30, %r45, 196608;
	add.s64 	%rd31, %rd2, %rd30;
	mul.wide.u32 	%rd32, %r44, 65536;
	add.s64 	%rd33, %rd31, %rd32;
	mul.wide.u32 	%rd34, %r38, 512;
	add.s64 	%rd35, %rd33, %rd34;
	mul.wide.u32 	%rd36, %r9, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.global.nc.f32 	%f1, [%rd37];
	mul.wide.u32 	%rd38, %r34, 196608;
	add.s64 	%rd39, %rd2, %rd38;
	mul.wide.u32 	%rd40, %r36, 65536;
	add.s64 	%rd41, %rd39, %rd40;
	mul.wide.u32 	%rd42, %r29, 512;
	add.s64 	%rd43, %rd41, %rd42;
	add.s64 	%rd44, %rd43, %rd36;
	ld.global.nc.f32 	%f2, [%rd44];
	mul.wide.u32 	%rd45, %r25, 196608;
	add.s64 	%rd46, %rd2, %rd45;
	mul.wide.u32 	%rd47, %r27, 65536;
	add.s64 	%rd48, %rd46, %rd47;
	mul.wide.u32 	%rd49, %r20, 512;
	add.s64 	%rd50, %rd48, %rd49;
	add.s64 	%rd51, %rd50, %rd36;
	ld.global.nc.f32 	%f3, [%rd51];
	mul.wide.u32 	%rd52, %r16, 196608;
	add.s64 	%rd53, %rd2, %rd52;
	mul.wide.u32 	%rd54, %r18, 65536;
	add.s64 	%rd55, %rd53, %rd54;
	mul.wide.u32 	%rd56, %r11, 512;
	add.s64 	%rd57, %rd55, %rd56;
	add.s64 	%rd58, %rd57, %rd36;
	ld.global.nc.f32 	%f4, [%rd58];
	st.global.v4.f32 	[%rd29+6457856], {%f1, %f2, %f3, %f4};
LBB37_1:
	ret;

}
	// .globl	fusion_43
.visible .entry fusion_43(
	.param .u64 fusion_43_param_0,
	.param .u64 fusion_43_param_1,
	.param .u64 fusion_43_param_2,
	.param .u64 fusion_43_param_3,
	.param .u64 fusion_43_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<26>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_43_param_0];
	ld.param.u64 	%rd2, [fusion_43_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_43_param_1];
	ld.param.u64 	%rd5, [fusion_43_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_43_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 40;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+7047680];
	and.b32  	%r7, %r6, 127;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3727F09F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	mul.rn.f32 	%f17, %f9, %f2;
	add.rn.f32 	%f18, %f14, %f17;
	max.f32 	%f19, %f18, 0f00000000;
	mul.rn.f32 	%f20, %f9, %f3;
	add.rn.f32 	%f21, %f14, %f20;
	max.f32 	%f22, %f21, 0f00000000;
	mul.rn.f32 	%f23, %f9, %f4;
	add.rn.f32 	%f24, %f14, %f23;
	max.f32 	%f25, %f24, 0f00000000;
	st.global.v4.f32 	[%rd14+2048], {%f16, %f19, %f22, %f25};
	ret;

}
	// .globl	copy_75
.visible .entry copy_75(
	.param .u64 copy_75_param_0,
	.param .u64 copy_75_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<20>;

	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 9;
	shl.b32 	%r1, %r7, 2;
	or.b32  	%r2, %r1, %r8;
	setp.lt.u32 	%p1, %r2, 65536;
	@%p1 bra 	LBB39_2;
	bra.uni 	LBB39_1;
LBB39_2:
	ld.param.u64 	%rd3, [copy_75_param_0];
	ld.param.u64 	%rd4, [copy_75_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r3, %r2, 1;
	or.b32  	%r4, %r2, 2;
	or.b32  	%r5, %r2, 3;
	shr.u32 	%r9, %r2, 7;
	and.b32  	%r10, %r5, 127;
	and.b32  	%r11, %r4, 126;
	and.b32  	%r12, %r3, 125;
	and.b32  	%r13, %r1, 124;
	mul.wide.u32 	%rd5, %r2, 4;
	add.s64 	%rd6, %rd1, %rd5;
	mul.wide.u32 	%rd7, %r13, 2048;
	add.s64 	%rd8, %rd2, %rd7;
	mul.wide.u32 	%rd9, %r9, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.wide.u32 	%rd11, %r12, 2048;
	add.s64 	%rd12, %rd2, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	mul.wide.u32 	%rd14, %r11, 2048;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd9;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.wide.u32 	%rd17, %r10, 2048;
	add.s64 	%rd18, %rd2, %rd17;
	add.s64 	%rd19, %rd18, %rd9;
	ld.global.nc.f32 	%f4, [%rd19];
	st.global.v4.f32 	[%rd6+672384], {%f1, %f2, %f3, %f4};
LBB39_1:
	ret;

}
	// .globl	fusion_41
.visible .entry fusion_41(
	.param .u64 fusion_41_param_0,
	.param .u64 fusion_41_param_1,
	.param .u64 fusion_41_param_2,
	.param .u64 fusion_41_param_3,
	.param .u64 fusion_41_param_4,
	.param .u64 fusion_41_param_5,
	.param .u64 fusion_41_param_6,
	.param .u64 fusion_41_param_7,
	.param .u64 fusion_41_param_8
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<70>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<38>;

	ld.param.u64 	%rd14, [fusion_41_param_0];
	ld.param.u64 	%rd15, [fusion_41_param_8];
	cvta.to.global.u64 	%rd1, %rd15;
	ld.param.u64 	%rd16, [fusion_41_param_1];
	ld.param.u64 	%rd17, [fusion_41_param_7];
	cvta.to.global.u64 	%rd2, %rd17;
	ld.param.u64 	%rd18, [fusion_41_param_2];
	ld.param.u64 	%rd19, [fusion_41_param_6];
	cvta.to.global.u64 	%rd3, %rd19;
	ld.param.u64 	%rd20, [fusion_41_param_3];
	ld.param.u64 	%rd21, [fusion_41_param_5];
	cvta.to.global.u64 	%rd4, %rd21;
	ld.param.u64 	%rd22, [fusion_41_param_4];
	cvta.to.global.u64 	%rd5, %rd22;
	cvta.to.global.u64 	%rd6, %rd20;
	cvta.to.global.u64 	%rd7, %rd18;
	cvta.to.global.u64 	%rd8, %rd16;
	cvta.to.global.u64 	%rd9, %rd14;
	add.s64 	%rd10, %rd1, 8063488;
	add.s64 	%rd12, %rd1, 2048;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	or.b32  	%r3, %r2, %r1;
	setp.eq.s32 	%p1, %r3, 0;
	@%p1 bra 	LBB40_2;
	bra.uni 	LBB40_1;
LBB40_2:
	cvta.global.u64 	%rd11, %rd10;
	cvta.global.u64 	%rd13, %rd12;
	st.global.v2.u64 	[%rd1+37060736], {%rd11, %rd13};
LBB40_1:
	shl.b32 	%r4, %r1, 8;
	add.s32 	%r5, %r4, %r2;
	shl.b32 	%r6, %r5, 2;
	mul.wide.u32 	%rd23, %r6, 4;
	add.s64 	%rd24, %rd1, %rd23;
	mul.wide.u32 	%rd25, %r5, 1402438301;
	shr.u64 	%rd26, %rd25, 38;
	cvt.u32.u64 	%r7, %rd26;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd24+3246592];
	mul.wide.u32 	%rd27, %r7, 4;
	add.s64 	%rd28, %rd4, %rd27;
	ld.global.nc.f32 	%f5, [%rd28];
	add.rn.f32 	%f6, %f1, %f5;
	ld.global.nc.v4.f32 	{%f7, %f8, %f9, %f10}, [%rd24+1640960];
	add.s64 	%rd29, %rd5, %rd27;
	ld.global.nc.f32 	%f11, [%rd29];
	add.rn.f32 	%f12, %f7, %f11;
	add.rn.f32 	%f13, %f6, %f12;
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd24+4852224];
	add.s64 	%rd30, %rd3, %rd27;
	ld.global.nc.f32 	%f18, [%rd30];
	add.rn.f32 	%f19, %f14, %f18;
	add.rn.f32 	%f20, %f13, %f19;
	ld.global.nc.v4.f32 	{%f21, %f22, %f23, %f24}, [%rd24+6457856];
	add.s64 	%rd31, %rd2, %rd27;
	ld.global.nc.f32 	%f25, [%rd31];
	add.rn.f32 	%f26, %f21, %f25;
	add.rn.f32 	%f27, %f20, %f26;
	add.s64 	%rd32, %rd7, %rd27;
	ld.global.nc.f32 	%f28, [%rd32];
	add.s64 	%rd33, %rd6, %rd27;
	ld.global.nc.f32 	%f29, [%rd33];
	add.rn.f32 	%f30, %f29, 0f3727F09F;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f28, %f31;
	mul.rn.f32 	%f33, %f27, %f32;
	add.s64 	%rd34, %rd9, %rd27;
	ld.global.nc.f32 	%f34, [%rd34];
	add.s64 	%rd35, %rd8, %rd27;
	ld.global.nc.f32 	%f35, [%rd35];
	mul.rn.f32 	%f36, %f32, %f35;
	sub.rn.f32 	%f37, %f34, %f36;
	add.rn.f32 	%f38, %f33, %f37;
	max.f32 	%f39, %f38, 0f00000000;
	add.s64 	%rd36, %rd10, %rd23;
	add.s64 	%rd37, %rd12, %rd23;
	add.rn.f32 	%f40, %f5, %f2;
	add.rn.f32 	%f41, %f11, %f8;
	add.rn.f32 	%f42, %f40, %f41;
	add.rn.f32 	%f43, %f18, %f15;
	add.rn.f32 	%f44, %f42, %f43;
	add.rn.f32 	%f45, %f25, %f22;
	add.rn.f32 	%f46, %f44, %f45;
	mul.rn.f32 	%f47, %f32, %f46;
	add.rn.f32 	%f48, %f37, %f47;
	max.f32 	%f49, %f48, 0f00000000;
	add.rn.f32 	%f50, %f5, %f3;
	add.rn.f32 	%f51, %f11, %f9;
	add.rn.f32 	%f52, %f50, %f51;
	add.rn.f32 	%f53, %f18, %f16;
	add.rn.f32 	%f54, %f52, %f53;
	add.rn.f32 	%f55, %f25, %f23;
	add.rn.f32 	%f56, %f54, %f55;
	mul.rn.f32 	%f57, %f32, %f56;
	add.rn.f32 	%f58, %f37, %f57;
	max.f32 	%f59, %f58, 0f00000000;
	add.rn.f32 	%f60, %f5, %f4;
	add.rn.f32 	%f61, %f11, %f10;
	add.rn.f32 	%f62, %f60, %f61;
	add.rn.f32 	%f63, %f18, %f17;
	add.rn.f32 	%f64, %f62, %f63;
	add.rn.f32 	%f65, %f25, %f24;
	add.rn.f32 	%f66, %f64, %f65;
	mul.rn.f32 	%f67, %f32, %f66;
	add.rn.f32 	%f68, %f37, %f67;
	max.f32 	%f69, %f68, 0f00000000;
	st.global.v4.f32 	[%rd36], {%f39, %f49, %f59, %f69};
	st.global.v4.f32 	[%rd37], {%f27, %f46, %f56, %f66};
	ret;

}
	// .globl	copy_76
.visible .entry copy_76(
	.param .u64 copy_76_param_0,
	.param .u64 copy_76_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<17>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r1, 9;
	shl.b32 	%r2, %r6, 2;
	or.b32  	%r3, %r2, %r7;
	setp.lt.u32 	%p1, %r3, 65536;
	@%p1 bra 	LBB41_2;
	bra.uni 	LBB41_1;
LBB41_2:
	ld.param.u64 	%rd3, [copy_76_param_0];
	ld.param.u64 	%rd4, [copy_76_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r4, %r3, 1;
	or.b32  	%r5, %r3, 2;
	and.b32  	%r8, %r5, 510;
	and.b32  	%r9, %r4, 509;
	mul.wide.u32 	%rd5, %r3, 4;
	add.s64 	%rd6, %rd1, %rd5;
	mul.wide.u32 	%rd7, %r2, 512;
	add.s64 	%rd8, %rd2, %rd7;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.wide.u32 	%rd11, %r9, 512;
	add.s64 	%rd12, %rd2, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	mul.wide.u32 	%rd14, %r8, 512;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd9;
	ld.global.nc.f32 	%f3, [%rd16];
	ld.global.nc.f32 	%f4, [%rd10+1536];
	st.global.v4.f32 	[%rd6+2276992], {%f1, %f2, %f3, %f4};
LBB41_1:
	ret;

}
	// .globl	fusion_40
.visible .entry fusion_40(
	.param .u64 fusion_40_param_0,
	.param .u64 fusion_40_param_1,
	.param .u64 fusion_40_param_2,
	.param .u64 fusion_40_param_3,
	.param .u64 fusion_40_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<26>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_40_param_0];
	ld.param.u64 	%rd2, [fusion_40_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_40_param_1];
	ld.param.u64 	%rd5, [fusion_40_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_40_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 40;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+1607680];
	and.b32  	%r7, %r6, 127;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3727F09F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	mul.rn.f32 	%f17, %f9, %f2;
	add.rn.f32 	%f18, %f14, %f17;
	max.f32 	%f19, %f18, 0f00000000;
	mul.rn.f32 	%f20, %f9, %f3;
	add.rn.f32 	%f21, %f14, %f20;
	max.f32 	%f22, %f21, 0f00000000;
	mul.rn.f32 	%f23, %f9, %f4;
	add.rn.f32 	%f24, %f14, %f23;
	max.f32 	%f25, %f24, 0f00000000;
	st.global.v4.f32 	[%rd14+3100672], {%f16, %f19, %f22, %f25};
	ret;

}
	// .globl	copy_77
.visible .entry copy_77(
	.param .u64 copy_77_param_0,
	.param .u64 copy_77_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<59>;

	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 9;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	setp.lt.u32 	%p1, %r1, 147456;
	@%p1 bra 	LBB43_2;
	bra.uni 	LBB43_1;
LBB43_2:
	ld.param.u64 	%rd3, [copy_77_param_0];
	ld.param.u64 	%rd4, [copy_77_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r2, %r1, 1;
	or.b32  	%r3, %r1, 2;
	or.b32  	%r4, %r1, 3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 40;
	cvt.u32.u64 	%r9, %rd6;
	mul.wide.u32 	%rd7, %r4, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 127;
	mul.wide.u32 	%rd9, %r4, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r4, %r17;
	mul.wide.u32 	%rd13, %r3, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 127;
	mul.wide.u32 	%rd15, %r3, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r3, %r26;
	mul.wide.u32 	%rd19, %r2, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 127;
	mul.wide.u32 	%rd21, %r2, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r2, %r35;
	shr.u64 	%rd25, %rd5, 33;
	cvt.u32.u64 	%r37, %rd25;
	and.b32  	%r38, %r37, 127;
	mul.wide.u32 	%rd26, %r1, -1431655765;
	shr.u64 	%rd27, %rd26, 33;
	cvt.u32.u64 	%r40, %rd27;
	cvt.u16.u64 	%rs1, %rd27;
	mul.wide.u16 	%r41, %rs1, -21845;
	shr.u32 	%r42, %r41, 17;
	cvt.u16.u32 	%rs2, %r42;
	mul.lo.s16 	%rs3, %rs2, 3;
	sub.s16 	%rs4, %rs1, %rs3;
	mul.lo.s32 	%r43, %r40, 3;
	sub.s32 	%r44, %r1, %r43;
	mul.wide.u32 	%rd28, %r1, 4;
	add.s64 	%rd29, %rd1, %rd28;
	cvt.u32.u16 	%r45, %rs4;
	mul.wide.u32 	%rd30, %r45, 196608;
	add.s64 	%rd31, %rd2, %rd30;
	mul.wide.u32 	%rd32, %r44, 65536;
	add.s64 	%rd33, %rd31, %rd32;
	mul.wide.u32 	%rd34, %r38, 512;
	add.s64 	%rd35, %rd33, %rd34;
	mul.wide.u32 	%rd36, %r9, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.global.nc.f32 	%f1, [%rd37];
	mul.wide.u32 	%rd38, %r34, 196608;
	add.s64 	%rd39, %rd2, %rd38;
	mul.wide.u32 	%rd40, %r36, 65536;
	add.s64 	%rd41, %rd39, %rd40;
	mul.wide.u32 	%rd42, %r29, 512;
	add.s64 	%rd43, %rd41, %rd42;
	add.s64 	%rd44, %rd43, %rd36;
	ld.global.nc.f32 	%f2, [%rd44];
	mul.wide.u32 	%rd45, %r25, 196608;
	add.s64 	%rd46, %rd2, %rd45;
	mul.wide.u32 	%rd47, %r27, 65536;
	add.s64 	%rd48, %rd46, %rd47;
	mul.wide.u32 	%rd49, %r20, 512;
	add.s64 	%rd50, %rd48, %rd49;
	add.s64 	%rd51, %rd50, %rd36;
	ld.global.nc.f32 	%f3, [%rd51];
	mul.wide.u32 	%rd52, %r16, 196608;
	add.s64 	%rd53, %rd2, %rd52;
	mul.wide.u32 	%rd54, %r18, 65536;
	add.s64 	%rd55, %rd53, %rd54;
	mul.wide.u32 	%rd56, %r11, 512;
	add.s64 	%rd57, %rd55, %rd56;
	add.s64 	%rd58, %rd57, %rd36;
	ld.global.nc.f32 	%f4, [%rd58];
	st.global.v4.f32 	[%rd29+2510848], {%f1, %f2, %f3, %f4};
LBB43_1:
	ret;

}
	// .globl	fusion_39
.visible .entry fusion_39(
	.param .u64 fusion_39_param_0,
	.param .u64 fusion_39_param_1,
	.param .u64 fusion_39_param_2,
	.param .u64 fusion_39_param_3,
	.param .u64 fusion_39_param_4
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<26>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 10;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 25088;
	@%p1 bra 	LBB44_2;
	bra.uni 	LBB44_1;
LBB44_2:
	ld.param.u64 	%rd6, [fusion_39_param_0];
	ld.param.u64 	%rd7, [fusion_39_param_4];
	cvta.to.global.u64 	%rd1, %rd7;
	ld.param.u64 	%rd8, [fusion_39_param_1];
	ld.param.u64 	%rd9, [fusion_39_param_3];
	cvta.to.global.u64 	%rd2, %rd9;
	ld.param.u64 	%rd10, [fusion_39_param_2];
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	cvta.to.global.u64 	%rd5, %rd6;
	cvt.u16.u32 	%rs1, %r1;
	shr.u16 	%rs2, %rs1, 2;
	mul.wide.u16 	%r6, %rs2, 2675;
	shr.u32 	%r7, %r6, 17;
	mul.wide.u32 	%rd11, %r1, 4;
	add.s64 	%rd12, %rd1, %rd11;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+3502080];
	mul.wide.u32 	%rd13, %r7, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.s64 	%rd15, %rd2, %rd13;
	ld.global.nc.f32 	%f6, [%rd15];
	add.rn.f32 	%f7, %f6, 0f3727F09F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd16, %rd5, %rd13;
	ld.global.nc.f32 	%f11, [%rd16];
	add.s64 	%rd17, %rd4, %rd13;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	mul.rn.f32 	%f17, %f9, %f2;
	add.rn.f32 	%f18, %f14, %f17;
	max.f32 	%f19, %f18, 0f00000000;
	mul.rn.f32 	%f20, %f9, %f3;
	add.rn.f32 	%f21, %f14, %f20;
	max.f32 	%f22, %f21, 0f00000000;
	mul.rn.f32 	%f23, %f9, %f4;
	add.rn.f32 	%f24, %f14, %f23;
	max.f32 	%f25, %f24, 0f00000000;
	st.global.v4.f32 	[%rd12+2271232], {%f16, %f19, %f22, %f25};
LBB44_1:
	ret;

}
	// .globl	copy_78
.visible .entry copy_78(
	.param .u64 copy_78_param_0,
	.param .u64 copy_78_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<20>;

	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 9;
	shl.b32 	%r1, %r7, 2;
	or.b32  	%r2, %r1, %r8;
	setp.lt.u32 	%p1, %r2, 65536;
	@%p1 bra 	LBB45_2;
	bra.uni 	LBB45_1;
LBB45_2:
	ld.param.u64 	%rd3, [copy_78_param_0];
	ld.param.u64 	%rd4, [copy_78_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r3, %r2, 1;
	or.b32  	%r4, %r2, 2;
	or.b32  	%r5, %r2, 3;
	shr.u32 	%r9, %r2, 7;
	and.b32  	%r10, %r5, 127;
	and.b32  	%r11, %r4, 126;
	and.b32  	%r12, %r3, 125;
	and.b32  	%r13, %r1, 124;
	mul.wide.u32 	%rd5, %r2, 4;
	add.s64 	%rd6, %rd1, %rd5;
	mul.wide.u32 	%rd7, %r13, 2048;
	add.s64 	%rd8, %rd2, %rd7;
	mul.wide.u32 	%rd9, %r9, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.wide.u32 	%rd11, %r12, 2048;
	add.s64 	%rd12, %rd2, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	mul.wide.u32 	%rd14, %r11, 2048;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd9;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.wide.u32 	%rd17, %r10, 2048;
	add.s64 	%rd18, %rd2, %rd17;
	add.s64 	%rd19, %rd18, %rd9;
	ld.global.nc.f32 	%f4, [%rd19];
	st.global.v4.f32 	[%rd6+2009088], {%f1, %f2, %f3, %f4};
LBB45_1:
	ret;

}
	// .globl	fusion_38
.visible .entry fusion_38(
	.param .u64 fusion_38_param_0,
	.param .u64 fusion_38_param_1,
	.param .u64 fusion_38_param_2,
	.param .u64 fusion_38_param_3,
	.param .u64 fusion_38_param_4,
	.param .u64 fusion_38_param_5
)
.reqntid 1024, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<34>;

	ld.param.u64 	%rd1, [fusion_38_param_0];
	ld.param.u64 	%rd2, [fusion_38_param_5];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_38_param_1];
	ld.param.u64 	%rd5, [fusion_38_param_4];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_38_param_2];
	ld.param.u64 	%rd8, [fusion_38_param_3];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd7;
	cvta.to.global.u64 	%rd11, %rd4;
	cvta.to.global.u64 	%rd12, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	or.b32  	%r4, %r3, %r2;
	mul.wide.u32 	%rd13, %r4, 1402438301;
	shr.u64 	%rd14, %rd13, 38;
	cvt.u32.u64 	%r5, %rd14;
	and.b32  	%r6, %r5, 511;
	mul.wide.u32 	%rd15, %r6, 3136;
	add.s64 	%rd16, %rd3, %rd15;
	shr.u32 	%r8, %r4, 1;
	mul.wide.u32 	%rd17, %r8, -1840700269;
	shr.u64 	%rd18, %rd17, 34;
	cvt.u32.u64 	%r9, %rd18;
	mul.lo.s32 	%r10, %r9, 14;
	sub.s32 	%r11, %r4, %r10;
	shr.u64 	%rd19, %rd17, 35;
	cvt.u32.u64 	%r12, %rd19;
	mul.wide.u32 	%rd20, %r12, -1840700269;
	shr.u64 	%rd21, %rd20, 34;
	cvt.u32.u64 	%r13, %rd21;
	mul.lo.s32 	%r14, %r13, 14;
	sub.s32 	%r15, %r9, %r14;
	mul.wide.u32 	%rd22, %r4, 4;
	add.s64 	%rd23, %rd3, %rd22;
	ld.global.nc.f32 	%f1, [%rd23+1607680];
	mul.wide.u32 	%rd24, %r6, 4;
	add.s64 	%rd25, %rd6, %rd24;
	ld.global.nc.f32 	%f2, [%rd25];
	shl.b32 	%r16, %r11, 1;
	shl.b32 	%r17, %r15, 1;
	mul.wide.u32 	%rd26, %r17, 112;
	add.s64 	%rd27, %rd16, %rd26;
	mul.wide.u32 	%rd28, %r16, 4;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.nc.f32 	%f3, [%rd29+2048];
	max.f32 	%f4, %f3, 0fFF800000;
	add.rn.f32 	%f5, %f1, %f2;
	add.rn.f32 	%f6, %f5, %f4;
	add.s64 	%rd30, %rd10, %rd24;
	ld.global.nc.f32 	%f7, [%rd30];
	add.s64 	%rd31, %rd9, %rd24;
	ld.global.nc.f32 	%f8, [%rd31];
	add.rn.f32 	%f9, %f8, 0f3727F09F;
	rsqrt.approx.f32 	%f10, %f9;
	mul.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f6, %f11;
	add.s64 	%rd32, %rd12, %rd24;
	ld.global.nc.f32 	%f13, [%rd32];
	add.s64 	%rd33, %rd11, %rd24;
	ld.global.nc.f32 	%f14, [%rd33];
	mul.rn.f32 	%f15, %f11, %f14;
	sub.rn.f32 	%f16, %f13, %f15;
	add.rn.f32 	%f17, %f12, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	st.global.f32 	[%rd23+8915968], %f18;
	ret;

}
	// .globl	copy_80
.visible .entry copy_80(
	.param .u64 copy_80_param_0,
	.param .u64 copy_80_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<17>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r1, 9;
	shl.b32 	%r2, %r6, 2;
	or.b32  	%r3, %r2, %r7;
	setp.lt.u32 	%p1, %r3, 131072;
	@%p1 bra 	LBB47_2;
	bra.uni 	LBB47_1;
LBB47_2:
	ld.param.u64 	%rd3, [copy_80_param_0];
	ld.param.u64 	%rd4, [copy_80_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r4, %r3, 1;
	or.b32  	%r5, %r3, 2;
	and.b32  	%r8, %r5, 510;
	and.b32  	%r9, %r4, 509;
	mul.wide.u32 	%rd5, %r3, 4;
	add.s64 	%rd6, %rd1, %rd5;
	mul.wide.u32 	%rd7, %r2, 1024;
	add.s64 	%rd8, %rd2, %rd7;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.wide.u32 	%rd11, %r9, 1024;
	add.s64 	%rd12, %rd2, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	mul.wide.u32 	%rd14, %r8, 1024;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd9;
	ld.global.nc.f32 	%f3, [%rd16];
	ld.global.nc.f32 	%f4, [%rd10+3072];
	st.global.v4.f32 	[%rd6+528640], {%f1, %f2, %f3, %f4};
LBB47_1:
	ret;

}
	// .globl	fusion_37
.visible .entry fusion_37(
	.param .u64 fusion_37_param_0,
	.param .u64 fusion_37_param_1,
	.param .u64 fusion_37_param_2,
	.param .u64 fusion_37_param_3,
	.param .u64 fusion_37_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<26>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_37_param_0];
	ld.param.u64 	%rd2, [fusion_37_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_37_param_1];
	ld.param.u64 	%rd5, [fusion_37_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_37_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 38;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+9317376];
	and.b32  	%r7, %r6, 255;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3727F09F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	mul.rn.f32 	%f17, %f9, %f2;
	add.rn.f32 	%f18, %f14, %f17;
	max.f32 	%f19, %f18, 0f00000000;
	mul.rn.f32 	%f20, %f9, %f3;
	add.rn.f32 	%f21, %f14, %f20;
	max.f32 	%f22, %f21, 0f00000000;
	mul.rn.f32 	%f23, %f9, %f4;
	add.rn.f32 	%f24, %f14, %f23;
	max.f32 	%f25, %f24, 0f00000000;
	st.global.v4.f32 	[%rd14+9518080], {%f16, %f19, %f22, %f25};
	ret;

}
	// .globl	copy_81
.visible .entry copy_81(
	.param .u64 copy_81_param_0,
	.param .u64 copy_81_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<52>;
	.reg .b64 	%rd<65>;

	ld.param.u64 	%rd5, [copy_81_param_0];
	ld.param.u64 	%rd6, [copy_81_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd1, %rd5;
	mov.u32 	%r9, %ctaid.x;
	mov.u32 	%r10, %tid.x;
	shl.b32 	%r11, %r9, 9;
	shl.b32 	%r12, %r10, 2;
	or.b32  	%r1, %r12, %r11;
	mul.wide.u32 	%rd8, %r1, 4;
	add.s64 	%rd9, %rd8, %rd7;
	add.s64 	%rd64, %rd9, 6556684;
	mov.u32 	%r51, -163840;
	bra.uni 	LBB49_1;
LBB49_2:
	add.s32 	%r51, %r51, 163840;
	add.s64 	%rd64, %rd64, 655360;
	setp.lt.u32 	%p2, %r51, 425984;
	@%p2 bra 	LBB49_1;
	bra.uni 	LBB49_3;
LBB49_1:
	add.s32 	%r13, %r1, %r51;
	add.s32 	%r3, %r13, 163840;
	setp.lt.u32 	%p1, %r3, 589824;
	@%p1 bra 	LBB49_4;
	bra.uni 	LBB49_2;
LBB49_4:
	add.s32 	%r4, %r13, 163841;
	add.s32 	%r5, %r13, 163842;
	add.s32 	%r6, %r13, 163843;
	mul.wide.u32 	%rd10, %r3, 954437177;
	shr.u64 	%rd11, %rd10, 41;
	cvt.u32.u64 	%r14, %rd11;
	mul.wide.u32 	%rd12, %r6, 954437177;
	shr.u64 	%rd13, %rd12, 33;
	cvt.u32.u64 	%r15, %rd13;
	and.b32  	%r16, %r15, 255;
	mul.wide.u32 	%rd14, %r6, -1431655765;
	shr.u64 	%rd15, %rd14, 33;
	cvt.u32.u64 	%r18, %rd15;
	mul.wide.u32 	%rd16, %r18, -1431655765;
	shr.u64 	%rd17, %rd16, 33;
	cvt.u32.u64 	%r19, %rd17;
	mul.lo.s32 	%r20, %r19, 3;
	sub.s32 	%r21, %r18, %r20;
	mul.lo.s32 	%r22, %r18, 3;
	sub.s32 	%r23, %r6, %r22;
	mul.wide.u32 	%rd18, %r5, 954437177;
	shr.u64 	%rd19, %rd18, 33;
	cvt.u32.u64 	%r24, %rd19;
	and.b32  	%r25, %r24, 255;
	mul.wide.u32 	%rd20, %r5, -1431655765;
	shr.u64 	%rd21, %rd20, 33;
	cvt.u32.u64 	%r27, %rd21;
	mul.wide.u32 	%rd22, %r27, -1431655765;
	shr.u64 	%rd23, %rd22, 33;
	cvt.u32.u64 	%r28, %rd23;
	mul.lo.s32 	%r29, %r28, 3;
	sub.s32 	%r30, %r27, %r29;
	mul.lo.s32 	%r31, %r27, 3;
	sub.s32 	%r32, %r5, %r31;
	mul.wide.u32 	%rd24, %r4, 954437177;
	shr.u64 	%rd25, %rd24, 33;
	cvt.u32.u64 	%r33, %rd25;
	and.b32  	%r34, %r33, 255;
	mul.wide.u32 	%rd26, %r4, -1431655765;
	shr.u64 	%rd27, %rd26, 33;
	cvt.u32.u64 	%r36, %rd27;
	mul.wide.u32 	%rd28, %r36, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r37, %rd29;
	mul.lo.s32 	%r38, %r37, 3;
	sub.s32 	%r39, %r36, %r38;
	mul.lo.s32 	%r40, %r36, 3;
	sub.s32 	%r41, %r4, %r40;
	shr.u64 	%rd30, %rd10, 33;
	cvt.u32.u64 	%r42, %rd30;
	and.b32  	%r43, %r42, 255;
	mul.wide.u32 	%rd31, %r3, -1431655765;
	shr.u64 	%rd32, %rd31, 33;
	cvt.u32.u64 	%r45, %rd32;
	mul.wide.u32 	%rd33, %r45, -1431655765;
	shr.u64 	%rd34, %rd33, 33;
	cvt.u32.u64 	%r46, %rd34;
	mul.lo.s32 	%r47, %r46, 3;
	sub.s32 	%r48, %r45, %r47;
	mul.lo.s32 	%r49, %r45, 3;
	sub.s32 	%r50, %r3, %r49;
	mul.wide.u32 	%rd35, %r48, 786432;
	add.s64 	%rd36, %rd1, %rd35;
	mul.wide.u32 	%rd37, %r50, 262144;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r43, 1024;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r14, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f1, [%rd42];
	mul.wide.u32 	%rd43, %r39, 786432;
	add.s64 	%rd44, %rd1, %rd43;
	mul.wide.u32 	%rd45, %r41, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r34, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd41;
	ld.global.nc.f32 	%f2, [%rd49];
	mul.wide.u32 	%rd50, %r30, 786432;
	add.s64 	%rd51, %rd1, %rd50;
	mul.wide.u32 	%rd52, %r32, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r25, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd41;
	ld.global.nc.f32 	%f3, [%rd56];
	mul.wide.u32 	%rd57, %r21, 786432;
	add.s64 	%rd58, %rd1, %rd57;
	mul.wide.u32 	%rd59, %r23, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r16, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd41;
	ld.global.nc.f32 	%f4, [%rd63];
	st.global.v4.f32 	[%rd64+-12], {%f1, %f2, %f3, %f4};
	bra.uni 	LBB49_2;
LBB49_3:
	ret;

}
	// .globl	fusion_36
.visible .entry fusion_36(
	.param .u64 fusion_36_param_0,
	.param .u64 fusion_36_param_1,
	.param .u64 fusion_36_param_2,
	.param .u64 fusion_36_param_3,
	.param .u64 fusion_36_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<26>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_36_param_0];
	ld.param.u64 	%rd2, [fusion_36_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_36_param_1];
	ld.param.u64 	%rd5, [fusion_36_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_36_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 38;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+9317376];
	and.b32  	%r7, %r6, 255;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3727F09F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	mul.rn.f32 	%f17, %f9, %f2;
	add.rn.f32 	%f18, %f14, %f17;
	max.f32 	%f19, %f18, 0f00000000;
	mul.rn.f32 	%f20, %f9, %f3;
	add.rn.f32 	%f21, %f14, %f20;
	max.f32 	%f22, %f21, 0f00000000;
	mul.rn.f32 	%f23, %f9, %f4;
	add.rn.f32 	%f24, %f14, %f23;
	max.f32 	%f25, %f24, 0f00000000;
	st.global.v4.f32 	[%rd14+9518080], {%f16, %f19, %f22, %f25};
	ret;

}
	// .globl	copy_82
.visible .entry copy_82(
	.param .u64 copy_82_param_0,
	.param .u64 copy_82_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<23>;

	ld.param.u64 	%rd4, [copy_82_param_0];
	ld.param.u64 	%rd5, [copy_82_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %tid.x;
	shl.b32 	%r5, %r3, 9;
	shl.b32 	%r6, %r4, 2;
	or.b32  	%r7, %r6, %r5;
	mul.wide.u32 	%rd7, %r7, 4;
	add.s64 	%rd8, %rd6, %rd7;
	and.b32  	%r8, %r6, 252;
	or.b32  	%r9, %r6, 2;
	shr.u32 	%r10, %r7, 8;
	and.b32  	%r11, %r9, 254;
	mul.wide.u32 	%rd9, %r8, 4096;
	add.s64 	%rd10, %rd1, %rd9;
	mul.wide.u32 	%rd11, %r10, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f1, [%rd12];
	ld.global.nc.f32 	%f2, [%rd12+4096];
	mul.wide.u32 	%rd13, %r11, 4096;
	add.s64 	%rd14, %rd1, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f3, [%rd15];
	ld.global.nc.f32 	%f4, [%rd12+12288];
	st.global.v4.f32 	[%rd8+1056000], {%f1, %f2, %f3, %f4};
	setp.gt.u32 	%p1, %r7, 98303;
	@%p1 bra 	LBB51_2;
	cvt.u64.u32 	%rd2, %r8;
	add.s64 	%rd3, %rd8, 1056000;
	add.s32 	%r1, %r7, 163840;
	add.s32 	%r2, %r7, 163842;
	shr.u32 	%r12, %r1, 8;
	and.b32  	%r13, %r2, 254;
	shl.b64 	%rd16, %rd2, 12;
	add.s64 	%rd17, %rd1, %rd16;
	mul.wide.u32 	%rd18, %r12, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.nc.f32 	%f5, [%rd19];
	ld.global.nc.f32 	%f6, [%rd19+4096];
	mul.wide.u32 	%rd20, %r13, 4096;
	add.s64 	%rd21, %rd1, %rd20;
	add.s64 	%rd22, %rd21, %rd18;
	ld.global.nc.f32 	%f7, [%rd22];
	ld.global.nc.f32 	%f8, [%rd19+12288];
	st.global.v4.f32 	[%rd3+655360], {%f5, %f6, %f7, %f8};
LBB51_2:
	ret;

}
	// .globl	copy_79
.visible .entry copy_79(
	.param .u64 copy_79_param_0,
	.param .u64 copy_79_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<33>;

	ld.param.u64 	%rd4, [copy_79_param_0];
	ld.param.u64 	%rd5, [copy_79_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 9;
	shl.b32 	%r9, %r7, 2;
	or.b32  	%r1, %r9, %r8;
	mul.wide.u32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	mul.wide.u32 	%rd9, %r9, 4096;
	add.s64 	%rd10, %rd1, %rd9;
	mul.wide.u32 	%rd11, %r6, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f1, [%rd12];
	ld.global.nc.f32 	%f2, [%rd12+4096];
	or.b32  	%r10, %r9, 2;
	mul.wide.u32 	%rd13, %r10, 4096;
	add.s64 	%rd14, %rd1, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f3, [%rd15];
	ld.global.nc.f32 	%f4, [%rd12+12288];
	st.global.v4.f32 	[%rd8+2104576], {%f1, %f2, %f3, %f4};
	add.s32 	%r11, %r1, 163840;
	shr.u32 	%r12, %r11, 9;
	mul.wide.u32 	%rd16, %r12, 4;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd17+4096];
	add.s64 	%rd18, %rd14, %rd16;
	ld.global.nc.f32 	%f7, [%rd18];
	ld.global.nc.f32 	%f8, [%rd17+12288];
	st.global.v4.f32 	[%rd8+2759936], {%f5, %f6, %f7, %f8};
	setp.gt.u32 	%p1, %r1, 196607;
	@%p1 bra 	LBB52_3;
	cvt.u64.u32 	%rd2, %r9;
	add.s64 	%rd3, %rd8, 2104576;
	add.s32 	%r2, %r1, 327680;
	add.s32 	%r3, %r1, 327682;
	shr.u32 	%r13, %r2, 9;
	and.b32  	%r14, %r3, 510;
	shl.b64 	%rd19, %rd2, 12;
	add.s64 	%rd20, %rd1, %rd19;
	mul.wide.u32 	%rd21, %r13, 4;
	add.s64 	%rd22, %rd20, %rd21;
	ld.global.nc.f32 	%f9, [%rd22];
	ld.global.nc.f32 	%f10, [%rd22+4096];
	mul.wide.u32 	%rd23, %r14, 4096;
	add.s64 	%rd24, %rd1, %rd23;
	add.s64 	%rd25, %rd24, %rd21;
	ld.global.nc.f32 	%f11, [%rd25];
	ld.global.nc.f32 	%f12, [%rd22+12288];
	st.global.v4.f32 	[%rd3+1310720], {%f9, %f10, %f11, %f12};
	setp.gt.u32 	%p2, %r1, 32767;
	@%p2 bra 	LBB52_3;
	add.s32 	%r4, %r1, 491520;
	or.b32  	%r5, %r4, 2;
	shr.u32 	%r15, %r4, 9;
	and.b32  	%r16, %r5, 510;
	mul.wide.u32 	%rd28, %r15, 4;
	add.s64 	%rd29, %rd20, %rd28;
	ld.global.nc.f32 	%f13, [%rd29];
	ld.global.nc.f32 	%f14, [%rd29+4096];
	mul.wide.u32 	%rd30, %r16, 4096;
	add.s64 	%rd31, %rd1, %rd30;
	add.s64 	%rd32, %rd31, %rd28;
	ld.global.nc.f32 	%f15, [%rd32];
	ld.global.nc.f32 	%f16, [%rd29+12288];
	st.global.v4.f32 	[%rd3+1966080], {%f13, %f14, %f15, %f16};
LBB52_3:
	ret;

}
	// .globl	fusion_34
.visible .entry fusion_34(
	.param .u64 fusion_34_param_0,
	.param .u64 fusion_34_param_1,
	.param .u64 fusion_34_param_2,
	.param .u64 fusion_34_param_3,
	.param .u64 fusion_34_param_4,
	.param .u64 fusion_34_param_5,
	.param .u64 fusion_34_param_6
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<44>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<26>;

	ld.param.u64 	%rd1, [fusion_34_param_0];
	ld.param.u64 	%rd2, [fusion_34_param_6];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_34_param_1];
	ld.param.u64 	%rd5, [fusion_34_param_5];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_34_param_2];
	ld.param.u64 	%rd8, [fusion_34_param_4];
	cvta.to.global.u64 	%rd9, %rd8;
	ld.param.u64 	%rd10, [fusion_34_param_3];
	cvta.to.global.u64 	%rd11, %rd10;
	cvta.to.global.u64 	%rd12, %rd7;
	cvta.to.global.u64 	%rd13, %rd4;
	cvta.to.global.u64 	%rd14, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd15, %r5, 1402438301;
	shr.u64 	%rd16, %rd15, 38;
	cvt.u32.u64 	%r6, %rd16;
	mul.wide.u32 	%rd17, %r5, 4;
	add.s64 	%rd18, %rd3, %rd17;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd18+10521600];
	and.b32  	%r7, %r6, 1023;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd6, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f1, %f5;
	ld.global.nc.v4.f32 	{%f7, %f8, %f9, %f10}, [%rd18+9718784];
	add.s64 	%rd21, %rd9, %rd19;
	ld.global.nc.f32 	%f11, [%rd21];
	add.rn.f32 	%f12, %f7, %f11;
	add.rn.f32 	%f13, %f6, %f12;
	add.s64 	%rd22, %rd12, %rd19;
	ld.global.nc.f32 	%f14, [%rd22];
	add.s64 	%rd23, %rd11, %rd19;
	ld.global.nc.f32 	%f15, [%rd23];
	add.rn.f32 	%f16, %f15, 0f3727F09F;
	rsqrt.approx.f32 	%f17, %f16;
	mul.rn.f32 	%f18, %f14, %f17;
	mul.rn.f32 	%f19, %f13, %f18;
	add.s64 	%rd24, %rd14, %rd19;
	ld.global.nc.f32 	%f20, [%rd24];
	add.s64 	%rd25, %rd13, %rd19;
	ld.global.nc.f32 	%f21, [%rd25];
	mul.rn.f32 	%f22, %f18, %f21;
	sub.rn.f32 	%f23, %f20, %f22;
	add.rn.f32 	%f24, %f19, %f23;
	max.f32 	%f25, %f24, 0f00000000;
	add.rn.f32 	%f26, %f5, %f2;
	add.rn.f32 	%f27, %f11, %f8;
	add.rn.f32 	%f28, %f26, %f27;
	mul.rn.f32 	%f29, %f18, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	max.f32 	%f31, %f30, 0f00000000;
	add.rn.f32 	%f32, %f5, %f3;
	add.rn.f32 	%f33, %f11, %f9;
	add.rn.f32 	%f34, %f32, %f33;
	mul.rn.f32 	%f35, %f18, %f34;
	add.rn.f32 	%f36, %f23, %f35;
	max.f32 	%f37, %f36, 0f00000000;
	add.rn.f32 	%f38, %f5, %f4;
	add.rn.f32 	%f39, %f11, %f10;
	add.rn.f32 	%f40, %f38, %f39;
	mul.rn.f32 	%f41, %f18, %f40;
	add.rn.f32 	%f42, %f23, %f41;
	max.f32 	%f43, %f42, 0f00000000;
	st.global.v4.f32 	[%rd18+2101504], {%f25, %f31, %f37, %f43};
	ret;

}
	// .globl	copy_83
.visible .entry copy_83(
	.param .u64 copy_83_param_0,
	.param .u64 copy_83_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<23>;

	ld.param.u64 	%rd4, [copy_83_param_0];
	ld.param.u64 	%rd5, [copy_83_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %tid.x;
	shl.b32 	%r5, %r3, 9;
	shl.b32 	%r6, %r4, 2;
	or.b32  	%r7, %r6, %r5;
	mul.wide.u32 	%rd7, %r7, 4;
	add.s64 	%rd8, %rd6, %rd7;
	and.b32  	%r8, %r7, 1020;
	or.b32  	%r9, %r7, 2;
	shr.u32 	%r10, %r3, 1;
	and.b32  	%r11, %r9, 1022;
	mul.wide.u32 	%rd9, %r8, 1024;
	add.s64 	%rd10, %rd1, %rd9;
	mul.wide.u32 	%rd11, %r10, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f1, [%rd12];
	ld.global.nc.f32 	%f2, [%rd12+1024];
	mul.wide.u32 	%rd13, %r11, 1024;
	add.s64 	%rd14, %rd1, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f3, [%rd15];
	ld.global.nc.f32 	%f4, [%rd12+3072];
	st.global.v4.f32 	[%rd8+1052928], {%f1, %f2, %f3, %f4};
	setp.gt.u32 	%p1, %r7, 98303;
	@%p1 bra 	LBB54_2;
	cvt.u64.u32 	%rd2, %r8;
	add.s64 	%rd3, %rd8, 1052928;
	add.s32 	%r1, %r7, 163840;
	add.s32 	%r2, %r7, 163842;
	shr.u32 	%r12, %r1, 10;
	and.b32  	%r13, %r2, 1022;
	shl.b64 	%rd16, %rd2, 10;
	add.s64 	%rd17, %rd1, %rd16;
	mul.wide.u32 	%rd18, %r12, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.nc.f32 	%f5, [%rd19];
	ld.global.nc.f32 	%f6, [%rd19+1024];
	mul.wide.u32 	%rd20, %r13, 1024;
	add.s64 	%rd21, %rd1, %rd20;
	add.s64 	%rd22, %rd21, %rd18;
	ld.global.nc.f32 	%f7, [%rd22];
	ld.global.nc.f32 	%f8, [%rd19+3072];
	st.global.v4.f32 	[%rd3+655360], {%f5, %f6, %f7, %f8};
LBB54_2:
	ret;

}
	// .globl	fusion_33
.visible .entry fusion_33(
	.param .u64 fusion_33_param_0,
	.param .u64 fusion_33_param_1,
	.param .u64 fusion_33_param_2,
	.param .u64 fusion_33_param_3,
	.param .u64 fusion_33_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<26>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_33_param_0];
	ld.param.u64 	%rd2, [fusion_33_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_33_param_1];
	ld.param.u64 	%rd5, [fusion_33_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_33_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 38;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+2904320];
	and.b32  	%r7, %r6, 255;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3727F09F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	mul.rn.f32 	%f17, %f9, %f2;
	add.rn.f32 	%f18, %f14, %f17;
	max.f32 	%f19, %f18, 0f00000000;
	mul.rn.f32 	%f20, %f9, %f3;
	add.rn.f32 	%f21, %f14, %f20;
	max.f32 	%f22, %f21, 0f00000000;
	mul.rn.f32 	%f23, %f9, %f4;
	add.rn.f32 	%f24, %f14, %f23;
	max.f32 	%f25, %f24, 0f00000000;
	st.global.v4.f32 	[%rd14+9116672], {%f16, %f19, %f22, %f25};
	ret;

}
	// .globl	copy_84
.visible .entry copy_84(
	.param .u64 copy_84_param_0,
	.param .u64 copy_84_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<52>;
	.reg .b64 	%rd<65>;

	ld.param.u64 	%rd5, [copy_84_param_0];
	ld.param.u64 	%rd6, [copy_84_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd1, %rd5;
	mov.u32 	%r9, %ctaid.x;
	mov.u32 	%r10, %tid.x;
	shl.b32 	%r11, %r9, 9;
	shl.b32 	%r12, %r10, 2;
	or.b32  	%r1, %r12, %r11;
	mul.wide.u32 	%rd8, %r1, 4;
	add.s64 	%rd9, %rd8, %rd7;
	add.s64 	%rd64, %rd9, 6556684;
	mov.u32 	%r51, -163840;
	bra.uni 	LBB56_1;
LBB56_2:
	add.s32 	%r51, %r51, 163840;
	add.s64 	%rd64, %rd64, 655360;
	setp.lt.u32 	%p2, %r51, 425984;
	@%p2 bra 	LBB56_1;
	bra.uni 	LBB56_3;
LBB56_1:
	add.s32 	%r13, %r1, %r51;
	add.s32 	%r3, %r13, 163840;
	setp.lt.u32 	%p1, %r3, 589824;
	@%p1 bra 	LBB56_4;
	bra.uni 	LBB56_2;
LBB56_4:
	add.s32 	%r4, %r13, 163841;
	add.s32 	%r5, %r13, 163842;
	add.s32 	%r6, %r13, 163843;
	mul.wide.u32 	%rd10, %r3, 954437177;
	shr.u64 	%rd11, %rd10, 41;
	cvt.u32.u64 	%r14, %rd11;
	mul.wide.u32 	%rd12, %r6, 954437177;
	shr.u64 	%rd13, %rd12, 33;
	cvt.u32.u64 	%r15, %rd13;
	and.b32  	%r16, %r15, 255;
	mul.wide.u32 	%rd14, %r6, -1431655765;
	shr.u64 	%rd15, %rd14, 33;
	cvt.u32.u64 	%r18, %rd15;
	mul.wide.u32 	%rd16, %r18, -1431655765;
	shr.u64 	%rd17, %rd16, 33;
	cvt.u32.u64 	%r19, %rd17;
	mul.lo.s32 	%r20, %r19, 3;
	sub.s32 	%r21, %r18, %r20;
	mul.lo.s32 	%r22, %r18, 3;
	sub.s32 	%r23, %r6, %r22;
	mul.wide.u32 	%rd18, %r5, 954437177;
	shr.u64 	%rd19, %rd18, 33;
	cvt.u32.u64 	%r24, %rd19;
	and.b32  	%r25, %r24, 255;
	mul.wide.u32 	%rd20, %r5, -1431655765;
	shr.u64 	%rd21, %rd20, 33;
	cvt.u32.u64 	%r27, %rd21;
	mul.wide.u32 	%rd22, %r27, -1431655765;
	shr.u64 	%rd23, %rd22, 33;
	cvt.u32.u64 	%r28, %rd23;
	mul.lo.s32 	%r29, %r28, 3;
	sub.s32 	%r30, %r27, %r29;
	mul.lo.s32 	%r31, %r27, 3;
	sub.s32 	%r32, %r5, %r31;
	mul.wide.u32 	%rd24, %r4, 954437177;
	shr.u64 	%rd25, %rd24, 33;
	cvt.u32.u64 	%r33, %rd25;
	and.b32  	%r34, %r33, 255;
	mul.wide.u32 	%rd26, %r4, -1431655765;
	shr.u64 	%rd27, %rd26, 33;
	cvt.u32.u64 	%r36, %rd27;
	mul.wide.u32 	%rd28, %r36, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r37, %rd29;
	mul.lo.s32 	%r38, %r37, 3;
	sub.s32 	%r39, %r36, %r38;
	mul.lo.s32 	%r40, %r36, 3;
	sub.s32 	%r41, %r4, %r40;
	shr.u64 	%rd30, %rd10, 33;
	cvt.u32.u64 	%r42, %rd30;
	and.b32  	%r43, %r42, 255;
	mul.wide.u32 	%rd31, %r3, -1431655765;
	shr.u64 	%rd32, %rd31, 33;
	cvt.u32.u64 	%r45, %rd32;
	mul.wide.u32 	%rd33, %r45, -1431655765;
	shr.u64 	%rd34, %rd33, 33;
	cvt.u32.u64 	%r46, %rd34;
	mul.lo.s32 	%r47, %r46, 3;
	sub.s32 	%r48, %r45, %r47;
	mul.lo.s32 	%r49, %r45, 3;
	sub.s32 	%r50, %r3, %r49;
	mul.wide.u32 	%rd35, %r48, 786432;
	add.s64 	%rd36, %rd1, %rd35;
	mul.wide.u32 	%rd37, %r50, 262144;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r43, 1024;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r14, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f1, [%rd42];
	mul.wide.u32 	%rd43, %r39, 786432;
	add.s64 	%rd44, %rd1, %rd43;
	mul.wide.u32 	%rd45, %r41, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r34, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd41;
	ld.global.nc.f32 	%f2, [%rd49];
	mul.wide.u32 	%rd50, %r30, 786432;
	add.s64 	%rd51, %rd1, %rd50;
	mul.wide.u32 	%rd52, %r32, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r25, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd41;
	ld.global.nc.f32 	%f3, [%rd56];
	mul.wide.u32 	%rd57, %r21, 786432;
	add.s64 	%rd58, %rd1, %rd57;
	mul.wide.u32 	%rd59, %r23, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r16, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd41;
	ld.global.nc.f32 	%f4, [%rd63];
	st.global.v4.f32 	[%rd64+-12], {%f1, %f2, %f3, %f4};
	bra.uni 	LBB56_2;
LBB56_3:
	ret;

}
	// .globl	fusion_32
.visible .entry fusion_32(
	.param .u64 fusion_32_param_0,
	.param .u64 fusion_32_param_1,
	.param .u64 fusion_32_param_2,
	.param .u64 fusion_32_param_3,
	.param .u64 fusion_32_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<26>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_32_param_0];
	ld.param.u64 	%rd2, [fusion_32_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_32_param_1];
	ld.param.u64 	%rd5, [fusion_32_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_32_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 38;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+8915968];
	and.b32  	%r7, %r6, 255;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3727F09F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	mul.rn.f32 	%f17, %f9, %f2;
	add.rn.f32 	%f18, %f14, %f17;
	max.f32 	%f19, %f18, 0f00000000;
	mul.rn.f32 	%f20, %f9, %f3;
	add.rn.f32 	%f21, %f14, %f20;
	max.f32 	%f22, %f21, 0f00000000;
	mul.rn.f32 	%f23, %f9, %f4;
	add.rn.f32 	%f24, %f14, %f23;
	max.f32 	%f25, %f24, 0f00000000;
	st.global.v4.f32 	[%rd14+9116672], {%f16, %f19, %f22, %f25};
	ret;

}
	// .globl	copy_85
.visible .entry copy_85(
	.param .u64 copy_85_param_0,
	.param .u64 copy_85_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<23>;

	ld.param.u64 	%rd4, [copy_85_param_0];
	ld.param.u64 	%rd5, [copy_85_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %tid.x;
	shl.b32 	%r5, %r3, 9;
	shl.b32 	%r6, %r4, 2;
	or.b32  	%r7, %r6, %r5;
	mul.wide.u32 	%rd7, %r7, 4;
	add.s64 	%rd8, %rd6, %rd7;
	and.b32  	%r8, %r6, 252;
	or.b32  	%r9, %r6, 2;
	shr.u32 	%r10, %r7, 8;
	and.b32  	%r11, %r9, 254;
	mul.wide.u32 	%rd9, %r8, 4096;
	add.s64 	%rd10, %rd1, %rd9;
	mul.wide.u32 	%rd11, %r10, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f1, [%rd12];
	ld.global.nc.f32 	%f2, [%rd12+4096];
	mul.wide.u32 	%rd13, %r11, 4096;
	add.s64 	%rd14, %rd1, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f3, [%rd15];
	ld.global.nc.f32 	%f4, [%rd12+12288];
	st.global.v4.f32 	[%rd8+1056000], {%f1, %f2, %f3, %f4};
	setp.gt.u32 	%p1, %r7, 98303;
	@%p1 bra 	LBB58_2;
	cvt.u64.u32 	%rd2, %r8;
	add.s64 	%rd3, %rd8, 1056000;
	add.s32 	%r1, %r7, 163840;
	add.s32 	%r2, %r7, 163842;
	shr.u32 	%r12, %r1, 8;
	and.b32  	%r13, %r2, 254;
	shl.b64 	%rd16, %rd2, 12;
	add.s64 	%rd17, %rd1, %rd16;
	mul.wide.u32 	%rd18, %r12, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.nc.f32 	%f5, [%rd19];
	ld.global.nc.f32 	%f6, [%rd19+4096];
	mul.wide.u32 	%rd20, %r13, 4096;
	add.s64 	%rd21, %rd1, %rd20;
	add.s64 	%rd22, %rd21, %rd18;
	ld.global.nc.f32 	%f7, [%rd22];
	ld.global.nc.f32 	%f8, [%rd19+12288];
	st.global.v4.f32 	[%rd3+655360], {%f5, %f6, %f7, %f8};
LBB58_2:
	ret;

}
	// .globl	fusion_30
.visible .entry fusion_30(
	.param .u64 fusion_30_param_0,
	.param .u64 fusion_30_param_1,
	.param .u64 fusion_30_param_2,
	.param .u64 fusion_30_param_3,
	.param .u64 fusion_30_param_4,
	.param .u64 fusion_30_param_5,
	.param .u64 fusion_30_param_6,
	.param .u64 fusion_30_param_7
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<57>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<29>;

	ld.param.u64 	%rd1, [fusion_30_param_0];
	ld.param.u64 	%rd2, [fusion_30_param_7];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_30_param_1];
	ld.param.u64 	%rd5, [fusion_30_param_6];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_30_param_2];
	ld.param.u64 	%rd8, [fusion_30_param_5];
	cvta.to.global.u64 	%rd9, %rd8;
	ld.param.u64 	%rd10, [fusion_30_param_3];
	ld.param.u64 	%rd11, [fusion_30_param_4];
	cvta.to.global.u64 	%rd12, %rd11;
	cvta.to.global.u64 	%rd13, %rd10;
	cvta.to.global.u64 	%rd14, %rd7;
	cvta.to.global.u64 	%rd15, %rd4;
	cvta.to.global.u64 	%rd16, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd17, %r5, 1402438301;
	shr.u64 	%rd18, %rd17, 38;
	cvt.u32.u64 	%r6, %rd18;
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd20, %rd3, %rd19;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd20+10521600];
	and.b32  	%r7, %r6, 1023;
	mul.wide.u32 	%rd21, %r7, 4;
	add.s64 	%rd22, %rd9, %rd21;
	ld.global.nc.f32 	%f5, [%rd22];
	add.rn.f32 	%f6, %f1, %f5;
	ld.global.nc.v4.f32 	{%f7, %f8, %f9, %f10}, [%rd20+9718784];
	add.s64 	%rd23, %rd12, %rd21;
	ld.global.nc.f32 	%f11, [%rd23];
	add.rn.f32 	%f12, %f7, %f11;
	add.rn.f32 	%f13, %f6, %f12;
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd20+11324416];
	add.s64 	%rd24, %rd6, %rd21;
	ld.global.nc.f32 	%f18, [%rd24];
	add.rn.f32 	%f19, %f14, %f18;
	add.rn.f32 	%f20, %f13, %f19;
	add.s64 	%rd25, %rd14, %rd21;
	ld.global.nc.f32 	%f21, [%rd25];
	add.s64 	%rd26, %rd13, %rd21;
	ld.global.nc.f32 	%f22, [%rd26];
	add.rn.f32 	%f23, %f22, 0f3727F09F;
	rsqrt.approx.f32 	%f24, %f23;
	mul.rn.f32 	%f25, %f21, %f24;
	mul.rn.f32 	%f26, %f20, %f25;
	add.s64 	%rd27, %rd16, %rd21;
	ld.global.nc.f32 	%f27, [%rd27];
	add.s64 	%rd28, %rd15, %rd21;
	ld.global.nc.f32 	%f28, [%rd28];
	mul.rn.f32 	%f29, %f25, %f28;
	sub.rn.f32 	%f30, %f27, %f29;
	add.rn.f32 	%f31, %f26, %f30;
	max.f32 	%f32, %f31, 0f00000000;
	add.rn.f32 	%f33, %f5, %f2;
	add.rn.f32 	%f34, %f11, %f8;
	add.rn.f32 	%f35, %f33, %f34;
	add.rn.f32 	%f36, %f18, %f15;
	add.rn.f32 	%f37, %f35, %f36;
	mul.rn.f32 	%f38, %f25, %f37;
	add.rn.f32 	%f39, %f30, %f38;
	max.f32 	%f40, %f39, 0f00000000;
	add.rn.f32 	%f41, %f5, %f3;
	add.rn.f32 	%f42, %f11, %f9;
	add.rn.f32 	%f43, %f41, %f42;
	add.rn.f32 	%f44, %f18, %f16;
	add.rn.f32 	%f45, %f43, %f44;
	mul.rn.f32 	%f46, %f25, %f45;
	add.rn.f32 	%f47, %f30, %f46;
	max.f32 	%f48, %f47, 0f00000000;
	add.rn.f32 	%f49, %f5, %f4;
	add.rn.f32 	%f50, %f11, %f10;
	add.rn.f32 	%f51, %f49, %f50;
	add.rn.f32 	%f52, %f18, %f17;
	add.rn.f32 	%f53, %f51, %f52;
	mul.rn.f32 	%f54, %f25, %f53;
	add.rn.f32 	%f55, %f30, %f54;
	max.f32 	%f56, %f55, 0f00000000;
	st.global.v4.f32 	[%rd20+2101504], {%f32, %f40, %f48, %f56};
	ret;

}
	// .globl	copy_86
.visible .entry copy_86(
	.param .u64 copy_86_param_0,
	.param .u64 copy_86_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<23>;

	ld.param.u64 	%rd4, [copy_86_param_0];
	ld.param.u64 	%rd5, [copy_86_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %tid.x;
	shl.b32 	%r5, %r3, 9;
	shl.b32 	%r6, %r4, 2;
	or.b32  	%r7, %r6, %r5;
	mul.wide.u32 	%rd7, %r7, 4;
	add.s64 	%rd8, %rd6, %rd7;
	and.b32  	%r8, %r7, 1020;
	or.b32  	%r9, %r7, 2;
	shr.u32 	%r10, %r3, 1;
	and.b32  	%r11, %r9, 1022;
	mul.wide.u32 	%rd9, %r8, 1024;
	add.s64 	%rd10, %rd1, %rd9;
	mul.wide.u32 	%rd11, %r10, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f1, [%rd12];
	ld.global.nc.f32 	%f2, [%rd12+1024];
	mul.wide.u32 	%rd13, %r11, 1024;
	add.s64 	%rd14, %rd1, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f3, [%rd15];
	ld.global.nc.f32 	%f4, [%rd12+3072];
	st.global.v4.f32 	[%rd8+1052928], {%f1, %f2, %f3, %f4};
	setp.gt.u32 	%p1, %r7, 98303;
	@%p1 bra 	LBB60_2;
	cvt.u64.u32 	%rd2, %r8;
	add.s64 	%rd3, %rd8, 1052928;
	add.s32 	%r1, %r7, 163840;
	add.s32 	%r2, %r7, 163842;
	shr.u32 	%r12, %r1, 10;
	and.b32  	%r13, %r2, 1022;
	shl.b64 	%rd16, %rd2, 10;
	add.s64 	%rd17, %rd1, %rd16;
	mul.wide.u32 	%rd18, %r12, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.nc.f32 	%f5, [%rd19];
	ld.global.nc.f32 	%f6, [%rd19+1024];
	mul.wide.u32 	%rd20, %r13, 1024;
	add.s64 	%rd21, %rd1, %rd20;
	add.s64 	%rd22, %rd21, %rd18;
	ld.global.nc.f32 	%f7, [%rd22];
	ld.global.nc.f32 	%f8, [%rd19+3072];
	st.global.v4.f32 	[%rd3+655360], {%f5, %f6, %f7, %f8};
LBB60_2:
	ret;

}
	// .globl	fusion_29
.visible .entry fusion_29(
	.param .u64 fusion_29_param_0,
	.param .u64 fusion_29_param_1,
	.param .u64 fusion_29_param_2,
	.param .u64 fusion_29_param_3,
	.param .u64 fusion_29_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<26>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_29_param_0];
	ld.param.u64 	%rd2, [fusion_29_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_29_param_1];
	ld.param.u64 	%rd5, [fusion_29_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_29_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 38;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+2904320];
	and.b32  	%r7, %r6, 255;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3727F09F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	mul.rn.f32 	%f17, %f9, %f2;
	add.rn.f32 	%f18, %f14, %f17;
	max.f32 	%f19, %f18, 0f00000000;
	mul.rn.f32 	%f20, %f9, %f3;
	add.rn.f32 	%f21, %f14, %f20;
	max.f32 	%f22, %f21, 0f00000000;
	mul.rn.f32 	%f23, %f9, %f4;
	add.rn.f32 	%f24, %f14, %f23;
	max.f32 	%f25, %f24, 0f00000000;
	st.global.v4.f32 	[%rd14+9116672], {%f16, %f19, %f22, %f25};
	ret;

}
	// .globl	copy_87
.visible .entry copy_87(
	.param .u64 copy_87_param_0,
	.param .u64 copy_87_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<52>;
	.reg .b64 	%rd<65>;

	ld.param.u64 	%rd5, [copy_87_param_0];
	ld.param.u64 	%rd6, [copy_87_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd1, %rd5;
	mov.u32 	%r9, %ctaid.x;
	mov.u32 	%r10, %tid.x;
	shl.b32 	%r11, %r9, 9;
	shl.b32 	%r12, %r10, 2;
	or.b32  	%r1, %r12, %r11;
	mul.wide.u32 	%rd8, %r1, 4;
	add.s64 	%rd9, %rd8, %rd7;
	add.s64 	%rd64, %rd9, 6556684;
	mov.u32 	%r51, -163840;
	bra.uni 	LBB62_1;
LBB62_2:
	add.s32 	%r51, %r51, 163840;
	add.s64 	%rd64, %rd64, 655360;
	setp.lt.u32 	%p2, %r51, 425984;
	@%p2 bra 	LBB62_1;
	bra.uni 	LBB62_3;
LBB62_1:
	add.s32 	%r13, %r1, %r51;
	add.s32 	%r3, %r13, 163840;
	setp.lt.u32 	%p1, %r3, 589824;
	@%p1 bra 	LBB62_4;
	bra.uni 	LBB62_2;
LBB62_4:
	add.s32 	%r4, %r13, 163841;
	add.s32 	%r5, %r13, 163842;
	add.s32 	%r6, %r13, 163843;
	mul.wide.u32 	%rd10, %r3, 954437177;
	shr.u64 	%rd11, %rd10, 41;
	cvt.u32.u64 	%r14, %rd11;
	mul.wide.u32 	%rd12, %r6, 954437177;
	shr.u64 	%rd13, %rd12, 33;
	cvt.u32.u64 	%r15, %rd13;
	and.b32  	%r16, %r15, 255;
	mul.wide.u32 	%rd14, %r6, -1431655765;
	shr.u64 	%rd15, %rd14, 33;
	cvt.u32.u64 	%r18, %rd15;
	mul.wide.u32 	%rd16, %r18, -1431655765;
	shr.u64 	%rd17, %rd16, 33;
	cvt.u32.u64 	%r19, %rd17;
	mul.lo.s32 	%r20, %r19, 3;
	sub.s32 	%r21, %r18, %r20;
	mul.lo.s32 	%r22, %r18, 3;
	sub.s32 	%r23, %r6, %r22;
	mul.wide.u32 	%rd18, %r5, 954437177;
	shr.u64 	%rd19, %rd18, 33;
	cvt.u32.u64 	%r24, %rd19;
	and.b32  	%r25, %r24, 255;
	mul.wide.u32 	%rd20, %r5, -1431655765;
	shr.u64 	%rd21, %rd20, 33;
	cvt.u32.u64 	%r27, %rd21;
	mul.wide.u32 	%rd22, %r27, -1431655765;
	shr.u64 	%rd23, %rd22, 33;
	cvt.u32.u64 	%r28, %rd23;
	mul.lo.s32 	%r29, %r28, 3;
	sub.s32 	%r30, %r27, %r29;
	mul.lo.s32 	%r31, %r27, 3;
	sub.s32 	%r32, %r5, %r31;
	mul.wide.u32 	%rd24, %r4, 954437177;
	shr.u64 	%rd25, %rd24, 33;
	cvt.u32.u64 	%r33, %rd25;
	and.b32  	%r34, %r33, 255;
	mul.wide.u32 	%rd26, %r4, -1431655765;
	shr.u64 	%rd27, %rd26, 33;
	cvt.u32.u64 	%r36, %rd27;
	mul.wide.u32 	%rd28, %r36, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r37, %rd29;
	mul.lo.s32 	%r38, %r37, 3;
	sub.s32 	%r39, %r36, %r38;
	mul.lo.s32 	%r40, %r36, 3;
	sub.s32 	%r41, %r4, %r40;
	shr.u64 	%rd30, %rd10, 33;
	cvt.u32.u64 	%r42, %rd30;
	and.b32  	%r43, %r42, 255;
	mul.wide.u32 	%rd31, %r3, -1431655765;
	shr.u64 	%rd32, %rd31, 33;
	cvt.u32.u64 	%r45, %rd32;
	mul.wide.u32 	%rd33, %r45, -1431655765;
	shr.u64 	%rd34, %rd33, 33;
	cvt.u32.u64 	%r46, %rd34;
	mul.lo.s32 	%r47, %r46, 3;
	sub.s32 	%r48, %r45, %r47;
	mul.lo.s32 	%r49, %r45, 3;
	sub.s32 	%r50, %r3, %r49;
	mul.wide.u32 	%rd35, %r48, 786432;
	add.s64 	%rd36, %rd1, %rd35;
	mul.wide.u32 	%rd37, %r50, 262144;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r43, 1024;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r14, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f1, [%rd42];
	mul.wide.u32 	%rd43, %r39, 786432;
	add.s64 	%rd44, %rd1, %rd43;
	mul.wide.u32 	%rd45, %r41, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r34, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd41;
	ld.global.nc.f32 	%f2, [%rd49];
	mul.wide.u32 	%rd50, %r30, 786432;
	add.s64 	%rd51, %rd1, %rd50;
	mul.wide.u32 	%rd52, %r32, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r25, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd41;
	ld.global.nc.f32 	%f3, [%rd56];
	mul.wide.u32 	%rd57, %r21, 786432;
	add.s64 	%rd58, %rd1, %rd57;
	mul.wide.u32 	%rd59, %r23, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r16, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd41;
	ld.global.nc.f32 	%f4, [%rd63];
	st.global.v4.f32 	[%rd64+-12], {%f1, %f2, %f3, %f4};
	bra.uni 	LBB62_2;
LBB62_3:
	ret;

}
	// .globl	fusion_28
.visible .entry fusion_28(
	.param .u64 fusion_28_param_0,
	.param .u64 fusion_28_param_1,
	.param .u64 fusion_28_param_2,
	.param .u64 fusion_28_param_3,
	.param .u64 fusion_28_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<26>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_28_param_0];
	ld.param.u64 	%rd2, [fusion_28_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_28_param_1];
	ld.param.u64 	%rd5, [fusion_28_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_28_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 38;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+8915968];
	and.b32  	%r7, %r6, 255;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3727F09F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	mul.rn.f32 	%f17, %f9, %f2;
	add.rn.f32 	%f18, %f14, %f17;
	max.f32 	%f19, %f18, 0f00000000;
	mul.rn.f32 	%f20, %f9, %f3;
	add.rn.f32 	%f21, %f14, %f20;
	max.f32 	%f22, %f21, 0f00000000;
	mul.rn.f32 	%f23, %f9, %f4;
	add.rn.f32 	%f24, %f14, %f23;
	max.f32 	%f25, %f24, 0f00000000;
	st.global.v4.f32 	[%rd14+9116672], {%f16, %f19, %f22, %f25};
	ret;

}
	// .globl	copy_88
.visible .entry copy_88(
	.param .u64 copy_88_param_0,
	.param .u64 copy_88_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<23>;

	ld.param.u64 	%rd4, [copy_88_param_0];
	ld.param.u64 	%rd5, [copy_88_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %tid.x;
	shl.b32 	%r5, %r3, 9;
	shl.b32 	%r6, %r4, 2;
	or.b32  	%r7, %r6, %r5;
	mul.wide.u32 	%rd7, %r7, 4;
	add.s64 	%rd8, %rd6, %rd7;
	and.b32  	%r8, %r6, 252;
	or.b32  	%r9, %r6, 2;
	shr.u32 	%r10, %r7, 8;
	and.b32  	%r11, %r9, 254;
	mul.wide.u32 	%rd9, %r8, 4096;
	add.s64 	%rd10, %rd1, %rd9;
	mul.wide.u32 	%rd11, %r10, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f1, [%rd12];
	ld.global.nc.f32 	%f2, [%rd12+4096];
	mul.wide.u32 	%rd13, %r11, 4096;
	add.s64 	%rd14, %rd1, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f3, [%rd15];
	ld.global.nc.f32 	%f4, [%rd12+12288];
	st.global.v4.f32 	[%rd8+1056000], {%f1, %f2, %f3, %f4};
	setp.gt.u32 	%p1, %r7, 98303;
	@%p1 bra 	LBB64_2;
	cvt.u64.u32 	%rd2, %r8;
	add.s64 	%rd3, %rd8, 1056000;
	add.s32 	%r1, %r7, 163840;
	add.s32 	%r2, %r7, 163842;
	shr.u32 	%r12, %r1, 8;
	and.b32  	%r13, %r2, 254;
	shl.b64 	%rd16, %rd2, 12;
	add.s64 	%rd17, %rd1, %rd16;
	mul.wide.u32 	%rd18, %r12, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.nc.f32 	%f5, [%rd19];
	ld.global.nc.f32 	%f6, [%rd19+4096];
	mul.wide.u32 	%rd20, %r13, 4096;
	add.s64 	%rd21, %rd1, %rd20;
	add.s64 	%rd22, %rd21, %rd18;
	ld.global.nc.f32 	%f7, [%rd22];
	ld.global.nc.f32 	%f8, [%rd19+12288];
	st.global.v4.f32 	[%rd3+655360], {%f5, %f6, %f7, %f8};
LBB64_2:
	ret;

}
	// .globl	fusion_26
.visible .entry fusion_26(
	.param .u64 fusion_26_param_0,
	.param .u64 fusion_26_param_1,
	.param .u64 fusion_26_param_2,
	.param .u64 fusion_26_param_3,
	.param .u64 fusion_26_param_4,
	.param .u64 fusion_26_param_5,
	.param .u64 fusion_26_param_6,
	.param .u64 fusion_26_param_7,
	.param .u64 fusion_26_param_8
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<7>;
	.reg .f32 	%f<70>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<36>;

	ld.param.u64 	%rd14, [fusion_26_param_0];
	ld.param.u64 	%rd15, [fusion_26_param_8];
	cvta.to.global.u64 	%rd1, %rd15;
	ld.param.u64 	%rd16, [fusion_26_param_1];
	ld.param.u64 	%rd17, [fusion_26_param_7];
	cvta.to.global.u64 	%rd2, %rd17;
	ld.param.u64 	%rd18, [fusion_26_param_2];
	ld.param.u64 	%rd19, [fusion_26_param_6];
	cvta.to.global.u64 	%rd3, %rd19;
	ld.param.u64 	%rd20, [fusion_26_param_3];
	ld.param.u64 	%rd21, [fusion_26_param_5];
	cvta.to.global.u64 	%rd4, %rd21;
	ld.param.u64 	%rd22, [fusion_26_param_4];
	cvta.to.global.u64 	%rd5, %rd22;
	cvta.to.global.u64 	%rd6, %rd20;
	cvta.to.global.u64 	%rd7, %rd18;
	cvta.to.global.u64 	%rd8, %rd16;
	cvta.to.global.u64 	%rd9, %rd14;
	add.s64 	%rd10, %rd1, 2907392;
	add.s64 	%rd12, %rd1, 8915968;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	or.b32  	%r3, %r2, %r1;
	setp.eq.s32 	%p1, %r3, 0;
	@%p1 bra 	LBB65_2;
	bra.uni 	LBB65_1;
LBB65_2:
	cvta.global.u64 	%rd11, %rd10;
	cvta.global.u64 	%rd13, %rd12;
	st.global.v2.u64 	[%rd1+512], {%rd11, %rd13};
LBB65_1:
	shl.b32 	%r4, %r1, 8;
	add.s32 	%r5, %r4, %r2;
	shl.b32 	%r6, %r5, 2;
	mul.wide.u32 	%rd23, %r6, 4;
	add.s64 	%rd24, %rd1, %rd23;
	cvt.u16.u32 	%rs1, %r5;
	mul.wide.u16 	%r7, %rs1, 20063;
	shr.u32 	%r8, %r7, 16;
	cvt.u16.u32 	%rs2, %r8;
	sub.s16 	%rs3, %rs1, %rs2;
	shr.u16 	%rs4, %rs3, 1;
	add.s16 	%rs5, %rs4, %rs2;
	shr.u16 	%rs6, %rs5, 5;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd24+10521600];
	cvt.u32.u16 	%r9, %rs6;
	mul.wide.u32 	%rd25, %r9, 4;
	add.s64 	%rd26, %rd4, %rd25;
	ld.global.nc.f32 	%f5, [%rd26];
	add.rn.f32 	%f6, %f1, %f5;
	ld.global.nc.v4.f32 	{%f7, %f8, %f9, %f10}, [%rd24+9718784];
	add.s64 	%rd27, %rd5, %rd25;
	ld.global.nc.f32 	%f11, [%rd27];
	add.rn.f32 	%f12, %f7, %f11;
	add.rn.f32 	%f13, %f6, %f12;
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd24+11324416];
	add.s64 	%rd28, %rd3, %rd25;
	ld.global.nc.f32 	%f18, [%rd28];
	add.rn.f32 	%f19, %f14, %f18;
	add.rn.f32 	%f20, %f13, %f19;
	ld.global.nc.v4.f32 	{%f21, %f22, %f23, %f24}, [%rd24+2104576];
	add.s64 	%rd29, %rd2, %rd25;
	ld.global.nc.f32 	%f25, [%rd29];
	add.rn.f32 	%f26, %f21, %f25;
	add.rn.f32 	%f27, %f20, %f26;
	add.s64 	%rd30, %rd7, %rd25;
	ld.global.nc.f32 	%f28, [%rd30];
	add.s64 	%rd31, %rd6, %rd25;
	ld.global.nc.f32 	%f29, [%rd31];
	add.rn.f32 	%f30, %f29, 0f3727F09F;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f28, %f31;
	mul.rn.f32 	%f33, %f27, %f32;
	add.s64 	%rd32, %rd9, %rd25;
	ld.global.nc.f32 	%f34, [%rd32];
	add.s64 	%rd33, %rd8, %rd25;
	ld.global.nc.f32 	%f35, [%rd33];
	mul.rn.f32 	%f36, %f32, %f35;
	sub.rn.f32 	%f37, %f34, %f36;
	add.rn.f32 	%f38, %f33, %f37;
	max.f32 	%f39, %f38, 0f00000000;
	add.s64 	%rd34, %rd10, %rd23;
	add.s64 	%rd35, %rd12, %rd23;
	add.rn.f32 	%f40, %f5, %f2;
	add.rn.f32 	%f41, %f11, %f8;
	add.rn.f32 	%f42, %f40, %f41;
	add.rn.f32 	%f43, %f18, %f15;
	add.rn.f32 	%f44, %f42, %f43;
	add.rn.f32 	%f45, %f25, %f22;
	add.rn.f32 	%f46, %f44, %f45;
	mul.rn.f32 	%f47, %f32, %f46;
	add.rn.f32 	%f48, %f37, %f47;
	max.f32 	%f49, %f48, 0f00000000;
	add.rn.f32 	%f50, %f5, %f3;
	add.rn.f32 	%f51, %f11, %f9;
	add.rn.f32 	%f52, %f50, %f51;
	add.rn.f32 	%f53, %f18, %f16;
	add.rn.f32 	%f54, %f52, %f53;
	add.rn.f32 	%f55, %f25, %f23;
	add.rn.f32 	%f56, %f54, %f55;
	mul.rn.f32 	%f57, %f32, %f56;
	add.rn.f32 	%f58, %f37, %f57;
	max.f32 	%f59, %f58, 0f00000000;
	add.rn.f32 	%f60, %f5, %f4;
	add.rn.f32 	%f61, %f11, %f10;
	add.rn.f32 	%f62, %f60, %f61;
	add.rn.f32 	%f63, %f18, %f17;
	add.rn.f32 	%f64, %f62, %f63;
	add.rn.f32 	%f65, %f25, %f24;
	add.rn.f32 	%f66, %f64, %f65;
	mul.rn.f32 	%f67, %f32, %f66;
	add.rn.f32 	%f68, %f37, %f67;
	max.f32 	%f69, %f68, 0f00000000;
	st.global.v4.f32 	[%rd34], {%f39, %f49, %f59, %f69};
	st.global.v4.f32 	[%rd35], {%f27, %f46, %f56, %f66};
	ret;

}
	// .globl	copy_89
.visible .entry copy_89(
	.param .u64 copy_89_param_0,
	.param .u64 copy_89_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<23>;

	ld.param.u64 	%rd4, [copy_89_param_0];
	ld.param.u64 	%rd5, [copy_89_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %tid.x;
	shl.b32 	%r5, %r3, 9;
	shl.b32 	%r6, %r4, 2;
	or.b32  	%r7, %r6, %r5;
	mul.wide.u32 	%rd7, %r7, 4;
	add.s64 	%rd8, %rd6, %rd7;
	and.b32  	%r8, %r7, 1020;
	or.b32  	%r9, %r7, 2;
	shr.u32 	%r10, %r3, 1;
	and.b32  	%r11, %r9, 1022;
	mul.wide.u32 	%rd9, %r8, 1024;
	add.s64 	%rd10, %rd1, %rd9;
	mul.wide.u32 	%rd11, %r10, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f1, [%rd12];
	ld.global.nc.f32 	%f2, [%rd12+1024];
	mul.wide.u32 	%rd13, %r11, 1024;
	add.s64 	%rd14, %rd1, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f3, [%rd15];
	ld.global.nc.f32 	%f4, [%rd12+3072];
	st.global.v4.f32 	[%rd8+1052928], {%f1, %f2, %f3, %f4};
	setp.gt.u32 	%p1, %r7, 98303;
	@%p1 bra 	LBB66_2;
	cvt.u64.u32 	%rd2, %r8;
	add.s64 	%rd3, %rd8, 1052928;
	add.s32 	%r1, %r7, 163840;
	add.s32 	%r2, %r7, 163842;
	shr.u32 	%r12, %r1, 10;
	and.b32  	%r13, %r2, 1022;
	shl.b64 	%rd16, %rd2, 10;
	add.s64 	%rd17, %rd1, %rd16;
	mul.wide.u32 	%rd18, %r12, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.nc.f32 	%f5, [%rd19];
	ld.global.nc.f32 	%f6, [%rd19+1024];
	mul.wide.u32 	%rd20, %r13, 1024;
	add.s64 	%rd21, %rd1, %rd20;
	add.s64 	%rd22, %rd21, %rd18;
	ld.global.nc.f32 	%f7, [%rd22];
	ld.global.nc.f32 	%f8, [%rd19+3072];
	st.global.v4.f32 	[%rd3+655360], {%f5, %f6, %f7, %f8};
LBB66_2:
	ret;

}
	// .globl	fusion_25
.visible .entry fusion_25(
	.param .u64 fusion_25_param_0,
	.param .u64 fusion_25_param_1,
	.param .u64 fusion_25_param_2,
	.param .u64 fusion_25_param_3,
	.param .u64 fusion_25_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<26>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_25_param_0];
	ld.param.u64 	%rd2, [fusion_25_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_25_param_1];
	ld.param.u64 	%rd5, [fusion_25_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_25_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 38;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+2101504];
	and.b32  	%r7, %r6, 255;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3727F09F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	mul.rn.f32 	%f17, %f9, %f2;
	add.rn.f32 	%f18, %f14, %f17;
	max.f32 	%f19, %f18, 0f00000000;
	mul.rn.f32 	%f20, %f9, %f3;
	add.rn.f32 	%f21, %f14, %f20;
	max.f32 	%f22, %f21, 0f00000000;
	mul.rn.f32 	%f23, %f9, %f4;
	add.rn.f32 	%f24, %f14, %f23;
	max.f32 	%f25, %f24, 0f00000000;
	st.global.v4.f32 	[%rd14+9919488], {%f16, %f19, %f22, %f25};
	ret;

}
	// .globl	copy_90
.visible .entry copy_90(
	.param .u64 copy_90_param_0,
	.param .u64 copy_90_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<52>;
	.reg .b64 	%rd<65>;

	ld.param.u64 	%rd5, [copy_90_param_0];
	ld.param.u64 	%rd6, [copy_90_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd1, %rd5;
	mov.u32 	%r9, %ctaid.x;
	mov.u32 	%r10, %tid.x;
	shl.b32 	%r11, %r9, 9;
	shl.b32 	%r12, %r10, 2;
	or.b32  	%r1, %r12, %r11;
	mul.wide.u32 	%rd8, %r1, 4;
	add.s64 	%rd9, %rd8, %rd7;
	add.s64 	%rd64, %rd9, 6556684;
	mov.u32 	%r51, -163840;
	bra.uni 	LBB68_1;
LBB68_2:
	add.s32 	%r51, %r51, 163840;
	add.s64 	%rd64, %rd64, 655360;
	setp.lt.u32 	%p2, %r51, 425984;
	@%p2 bra 	LBB68_1;
	bra.uni 	LBB68_3;
LBB68_1:
	add.s32 	%r13, %r1, %r51;
	add.s32 	%r3, %r13, 163840;
	setp.lt.u32 	%p1, %r3, 589824;
	@%p1 bra 	LBB68_4;
	bra.uni 	LBB68_2;
LBB68_4:
	add.s32 	%r4, %r13, 163841;
	add.s32 	%r5, %r13, 163842;
	add.s32 	%r6, %r13, 163843;
	mul.wide.u32 	%rd10, %r3, 954437177;
	shr.u64 	%rd11, %rd10, 41;
	cvt.u32.u64 	%r14, %rd11;
	mul.wide.u32 	%rd12, %r6, 954437177;
	shr.u64 	%rd13, %rd12, 33;
	cvt.u32.u64 	%r15, %rd13;
	and.b32  	%r16, %r15, 255;
	mul.wide.u32 	%rd14, %r6, -1431655765;
	shr.u64 	%rd15, %rd14, 33;
	cvt.u32.u64 	%r18, %rd15;
	mul.wide.u32 	%rd16, %r18, -1431655765;
	shr.u64 	%rd17, %rd16, 33;
	cvt.u32.u64 	%r19, %rd17;
	mul.lo.s32 	%r20, %r19, 3;
	sub.s32 	%r21, %r18, %r20;
	mul.lo.s32 	%r22, %r18, 3;
	sub.s32 	%r23, %r6, %r22;
	mul.wide.u32 	%rd18, %r5, 954437177;
	shr.u64 	%rd19, %rd18, 33;
	cvt.u32.u64 	%r24, %rd19;
	and.b32  	%r25, %r24, 255;
	mul.wide.u32 	%rd20, %r5, -1431655765;
	shr.u64 	%rd21, %rd20, 33;
	cvt.u32.u64 	%r27, %rd21;
	mul.wide.u32 	%rd22, %r27, -1431655765;
	shr.u64 	%rd23, %rd22, 33;
	cvt.u32.u64 	%r28, %rd23;
	mul.lo.s32 	%r29, %r28, 3;
	sub.s32 	%r30, %r27, %r29;
	mul.lo.s32 	%r31, %r27, 3;
	sub.s32 	%r32, %r5, %r31;
	mul.wide.u32 	%rd24, %r4, 954437177;
	shr.u64 	%rd25, %rd24, 33;
	cvt.u32.u64 	%r33, %rd25;
	and.b32  	%r34, %r33, 255;
	mul.wide.u32 	%rd26, %r4, -1431655765;
	shr.u64 	%rd27, %rd26, 33;
	cvt.u32.u64 	%r36, %rd27;
	mul.wide.u32 	%rd28, %r36, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r37, %rd29;
	mul.lo.s32 	%r38, %r37, 3;
	sub.s32 	%r39, %r36, %r38;
	mul.lo.s32 	%r40, %r36, 3;
	sub.s32 	%r41, %r4, %r40;
	shr.u64 	%rd30, %rd10, 33;
	cvt.u32.u64 	%r42, %rd30;
	and.b32  	%r43, %r42, 255;
	mul.wide.u32 	%rd31, %r3, -1431655765;
	shr.u64 	%rd32, %rd31, 33;
	cvt.u32.u64 	%r45, %rd32;
	mul.wide.u32 	%rd33, %r45, -1431655765;
	shr.u64 	%rd34, %rd33, 33;
	cvt.u32.u64 	%r46, %rd34;
	mul.lo.s32 	%r47, %r46, 3;
	sub.s32 	%r48, %r45, %r47;
	mul.lo.s32 	%r49, %r45, 3;
	sub.s32 	%r50, %r3, %r49;
	mul.wide.u32 	%rd35, %r48, 786432;
	add.s64 	%rd36, %rd1, %rd35;
	mul.wide.u32 	%rd37, %r50, 262144;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r43, 1024;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r14, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f1, [%rd42];
	mul.wide.u32 	%rd43, %r39, 786432;
	add.s64 	%rd44, %rd1, %rd43;
	mul.wide.u32 	%rd45, %r41, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r34, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd41;
	ld.global.nc.f32 	%f2, [%rd49];
	mul.wide.u32 	%rd50, %r30, 786432;
	add.s64 	%rd51, %rd1, %rd50;
	mul.wide.u32 	%rd52, %r32, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r25, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd41;
	ld.global.nc.f32 	%f3, [%rd56];
	mul.wide.u32 	%rd57, %r21, 786432;
	add.s64 	%rd58, %rd1, %rd57;
	mul.wide.u32 	%rd59, %r23, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r16, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd41;
	ld.global.nc.f32 	%f4, [%rd63];
	st.global.v4.f32 	[%rd64+-12], {%f1, %f2, %f3, %f4};
	bra.uni 	LBB68_2;
LBB68_3:
	ret;

}
	// .globl	fusion_24
.visible .entry fusion_24(
	.param .u64 fusion_24_param_0,
	.param .u64 fusion_24_param_1,
	.param .u64 fusion_24_param_2,
	.param .u64 fusion_24_param_3,
	.param .u64 fusion_24_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<26>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_24_param_0];
	ld.param.u64 	%rd2, [fusion_24_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_24_param_1];
	ld.param.u64 	%rd5, [fusion_24_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_24_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 38;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+9718784];
	and.b32  	%r7, %r6, 255;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3727F09F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	mul.rn.f32 	%f17, %f9, %f2;
	add.rn.f32 	%f18, %f14, %f17;
	max.f32 	%f19, %f18, 0f00000000;
	mul.rn.f32 	%f20, %f9, %f3;
	add.rn.f32 	%f21, %f14, %f20;
	max.f32 	%f22, %f21, 0f00000000;
	mul.rn.f32 	%f23, %f9, %f4;
	add.rn.f32 	%f24, %f14, %f23;
	max.f32 	%f25, %f24, 0f00000000;
	st.global.v4.f32 	[%rd14+2104576], {%f16, %f19, %f22, %f25};
	ret;

}
	// .globl	copy_91
.visible .entry copy_91(
	.param .u64 copy_91_param_0,
	.param .u64 copy_91_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<23>;

	ld.param.u64 	%rd4, [copy_91_param_0];
	ld.param.u64 	%rd5, [copy_91_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %tid.x;
	shl.b32 	%r5, %r3, 9;
	shl.b32 	%r6, %r4, 2;
	or.b32  	%r7, %r6, %r5;
	mul.wide.u32 	%rd7, %r7, 4;
	add.s64 	%rd8, %rd6, %rd7;
	and.b32  	%r8, %r6, 252;
	or.b32  	%r9, %r6, 2;
	shr.u32 	%r10, %r7, 8;
	and.b32  	%r11, %r9, 254;
	mul.wide.u32 	%rd9, %r8, 4096;
	add.s64 	%rd10, %rd1, %rd9;
	mul.wide.u32 	%rd11, %r10, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f1, [%rd12];
	ld.global.nc.f32 	%f2, [%rd12+4096];
	mul.wide.u32 	%rd13, %r11, 4096;
	add.s64 	%rd14, %rd1, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f3, [%rd15];
	ld.global.nc.f32 	%f4, [%rd12+12288];
	st.global.v4.f32 	[%rd8+1056000], {%f1, %f2, %f3, %f4};
	setp.gt.u32 	%p1, %r7, 98303;
	@%p1 bra 	LBB70_2;
	cvt.u64.u32 	%rd2, %r8;
	add.s64 	%rd3, %rd8, 1056000;
	add.s32 	%r1, %r7, 163840;
	add.s32 	%r2, %r7, 163842;
	shr.u32 	%r12, %r1, 8;
	and.b32  	%r13, %r2, 254;
	shl.b64 	%rd16, %rd2, 12;
	add.s64 	%rd17, %rd1, %rd16;
	mul.wide.u32 	%rd18, %r12, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.nc.f32 	%f5, [%rd19];
	ld.global.nc.f32 	%f6, [%rd19+4096];
	mul.wide.u32 	%rd20, %r13, 4096;
	add.s64 	%rd21, %rd1, %rd20;
	add.s64 	%rd22, %rd21, %rd18;
	ld.global.nc.f32 	%f7, [%rd22];
	ld.global.nc.f32 	%f8, [%rd19+12288];
	st.global.v4.f32 	[%rd3+655360], {%f5, %f6, %f7, %f8};
LBB70_2:
	ret;

}
	// .globl	fusion_22
.visible .entry fusion_22(
	.param .u64 fusion_22_param_0,
	.param .u64 fusion_22_param_1,
	.param .u64 fusion_22_param_2,
	.param .u64 fusion_22_param_3,
	.param .u64 fusion_22_param_4,
	.param .u64 fusion_22_param_5
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<39>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<23>;

	ld.param.u64 	%rd1, [fusion_22_param_0];
	ld.param.u64 	%rd2, [fusion_22_param_5];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_22_param_1];
	ld.param.u64 	%rd5, [fusion_22_param_4];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_22_param_2];
	ld.param.u64 	%rd8, [fusion_22_param_3];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd7;
	cvta.to.global.u64 	%rd11, %rd4;
	cvta.to.global.u64 	%rd12, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd13, %r5, 1402438301;
	shr.u64 	%rd14, %rd13, 38;
	cvt.u32.u64 	%r6, %rd14;
	mul.wide.u32 	%rd15, %r5, 4;
	add.s64 	%rd16, %rd3, %rd15;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd16+8915968];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd16+9718784];
	and.b32  	%r7, %r6, 1023;
	mul.wide.u32 	%rd17, %r7, 4;
	add.s64 	%rd18, %rd6, %rd17;
	ld.global.nc.f32 	%f9, [%rd18];
	add.rn.f32 	%f10, %f5, %f9;
	add.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd19, %rd10, %rd17;
	ld.global.nc.f32 	%f12, [%rd19];
	add.s64 	%rd20, %rd9, %rd17;
	ld.global.nc.f32 	%f13, [%rd20];
	add.rn.f32 	%f14, %f13, 0f3727F09F;
	rsqrt.approx.f32 	%f15, %f14;
	mul.rn.f32 	%f16, %f12, %f15;
	mul.rn.f32 	%f17, %f11, %f16;
	add.s64 	%rd21, %rd12, %rd17;
	ld.global.nc.f32 	%f18, [%rd21];
	add.s64 	%rd22, %rd11, %rd17;
	ld.global.nc.f32 	%f19, [%rd22];
	mul.rn.f32 	%f20, %f16, %f19;
	sub.rn.f32 	%f21, %f18, %f20;
	add.rn.f32 	%f22, %f17, %f21;
	max.f32 	%f23, %f22, 0f00000000;
	add.rn.f32 	%f24, %f9, %f6;
	add.rn.f32 	%f25, %f2, %f24;
	mul.rn.f32 	%f26, %f16, %f25;
	add.rn.f32 	%f27, %f21, %f26;
	max.f32 	%f28, %f27, 0f00000000;
	add.rn.f32 	%f29, %f9, %f7;
	add.rn.f32 	%f30, %f3, %f29;
	mul.rn.f32 	%f31, %f16, %f30;
	add.rn.f32 	%f32, %f21, %f31;
	max.f32 	%f33, %f32, 0f00000000;
	add.rn.f32 	%f34, %f9, %f8;
	add.rn.f32 	%f35, %f4, %f34;
	mul.rn.f32 	%f36, %f16, %f35;
	add.rn.f32 	%f37, %f21, %f36;
	max.f32 	%f38, %f37, 0f00000000;
	st.global.v4.f32 	[%rd16+2101504], {%f23, %f28, %f33, %f38};
	ret;

}
	// .globl	copy_92
.visible .entry copy_92(
	.param .u64 copy_92_param_0,
	.param .u64 copy_92_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<23>;

	ld.param.u64 	%rd4, [copy_92_param_0];
	ld.param.u64 	%rd5, [copy_92_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %tid.x;
	shl.b32 	%r5, %r3, 9;
	shl.b32 	%r6, %r4, 2;
	or.b32  	%r7, %r6, %r5;
	mul.wide.u32 	%rd7, %r7, 4;
	add.s64 	%rd8, %rd6, %rd7;
	and.b32  	%r8, %r7, 1020;
	or.b32  	%r9, %r7, 2;
	shr.u32 	%r10, %r3, 1;
	and.b32  	%r11, %r9, 1022;
	mul.wide.u32 	%rd9, %r8, 1024;
	add.s64 	%rd10, %rd1, %rd9;
	mul.wide.u32 	%rd11, %r10, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f1, [%rd12];
	ld.global.nc.f32 	%f2, [%rd12+1024];
	mul.wide.u32 	%rd13, %r11, 1024;
	add.s64 	%rd14, %rd1, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f3, [%rd15];
	ld.global.nc.f32 	%f4, [%rd12+3072];
	st.global.v4.f32 	[%rd8+1052928], {%f1, %f2, %f3, %f4};
	setp.gt.u32 	%p1, %r7, 98303;
	@%p1 bra 	LBB72_2;
	cvt.u64.u32 	%rd2, %r8;
	add.s64 	%rd3, %rd8, 1052928;
	add.s32 	%r1, %r7, 163840;
	add.s32 	%r2, %r7, 163842;
	shr.u32 	%r12, %r1, 10;
	and.b32  	%r13, %r2, 1022;
	shl.b64 	%rd16, %rd2, 10;
	add.s64 	%rd17, %rd1, %rd16;
	mul.wide.u32 	%rd18, %r12, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.nc.f32 	%f5, [%rd19];
	ld.global.nc.f32 	%f6, [%rd19+1024];
	mul.wide.u32 	%rd20, %r13, 1024;
	add.s64 	%rd21, %rd1, %rd20;
	add.s64 	%rd22, %rd21, %rd18;
	ld.global.nc.f32 	%f7, [%rd22];
	ld.global.nc.f32 	%f8, [%rd19+3072];
	st.global.v4.f32 	[%rd3+655360], {%f5, %f6, %f7, %f8};
LBB72_2:
	ret;

}
	// .globl	fusion_21
.visible .entry fusion_21(
	.param .u64 fusion_21_param_0,
	.param .u64 fusion_21_param_1,
	.param .u64 fusion_21_param_2,
	.param .u64 fusion_21_param_3,
	.param .u64 fusion_21_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<26>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_21_param_0];
	ld.param.u64 	%rd2, [fusion_21_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_21_param_1];
	ld.param.u64 	%rd5, [fusion_21_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_21_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 38;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+2904320];
	and.b32  	%r7, %r6, 255;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3727F09F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	mul.rn.f32 	%f17, %f9, %f2;
	add.rn.f32 	%f18, %f14, %f17;
	max.f32 	%f19, %f18, 0f00000000;
	mul.rn.f32 	%f20, %f9, %f3;
	add.rn.f32 	%f21, %f14, %f20;
	max.f32 	%f22, %f21, 0f00000000;
	mul.rn.f32 	%f23, %f9, %f4;
	add.rn.f32 	%f24, %f14, %f23;
	max.f32 	%f25, %f24, 0f00000000;
	st.global.v4.f32 	[%rd14+10722304], {%f16, %f19, %f22, %f25};
	ret;

}
	// .globl	copy_93
.visible .entry copy_93(
	.param .u64 copy_93_param_0,
	.param .u64 copy_93_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<52>;
	.reg .b64 	%rd<65>;

	ld.param.u64 	%rd5, [copy_93_param_0];
	ld.param.u64 	%rd6, [copy_93_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd1, %rd5;
	mov.u32 	%r9, %ctaid.x;
	mov.u32 	%r10, %tid.x;
	shl.b32 	%r11, %r9, 9;
	shl.b32 	%r12, %r10, 2;
	or.b32  	%r1, %r12, %r11;
	mul.wide.u32 	%rd8, %r1, 4;
	add.s64 	%rd9, %rd8, %rd7;
	add.s64 	%rd64, %rd9, 6556684;
	mov.u32 	%r51, -163840;
	bra.uni 	LBB74_1;
LBB74_2:
	add.s32 	%r51, %r51, 163840;
	add.s64 	%rd64, %rd64, 655360;
	setp.lt.u32 	%p2, %r51, 425984;
	@%p2 bra 	LBB74_1;
	bra.uni 	LBB74_3;
LBB74_1:
	add.s32 	%r13, %r1, %r51;
	add.s32 	%r3, %r13, 163840;
	setp.lt.u32 	%p1, %r3, 589824;
	@%p1 bra 	LBB74_4;
	bra.uni 	LBB74_2;
LBB74_4:
	add.s32 	%r4, %r13, 163841;
	add.s32 	%r5, %r13, 163842;
	add.s32 	%r6, %r13, 163843;
	mul.wide.u32 	%rd10, %r3, 954437177;
	shr.u64 	%rd11, %rd10, 41;
	cvt.u32.u64 	%r14, %rd11;
	mul.wide.u32 	%rd12, %r6, 954437177;
	shr.u64 	%rd13, %rd12, 33;
	cvt.u32.u64 	%r15, %rd13;
	and.b32  	%r16, %r15, 255;
	mul.wide.u32 	%rd14, %r6, -1431655765;
	shr.u64 	%rd15, %rd14, 33;
	cvt.u32.u64 	%r18, %rd15;
	mul.wide.u32 	%rd16, %r18, -1431655765;
	shr.u64 	%rd17, %rd16, 33;
	cvt.u32.u64 	%r19, %rd17;
	mul.lo.s32 	%r20, %r19, 3;
	sub.s32 	%r21, %r18, %r20;
	mul.lo.s32 	%r22, %r18, 3;
	sub.s32 	%r23, %r6, %r22;
	mul.wide.u32 	%rd18, %r5, 954437177;
	shr.u64 	%rd19, %rd18, 33;
	cvt.u32.u64 	%r24, %rd19;
	and.b32  	%r25, %r24, 255;
	mul.wide.u32 	%rd20, %r5, -1431655765;
	shr.u64 	%rd21, %rd20, 33;
	cvt.u32.u64 	%r27, %rd21;
	mul.wide.u32 	%rd22, %r27, -1431655765;
	shr.u64 	%rd23, %rd22, 33;
	cvt.u32.u64 	%r28, %rd23;
	mul.lo.s32 	%r29, %r28, 3;
	sub.s32 	%r30, %r27, %r29;
	mul.lo.s32 	%r31, %r27, 3;
	sub.s32 	%r32, %r5, %r31;
	mul.wide.u32 	%rd24, %r4, 954437177;
	shr.u64 	%rd25, %rd24, 33;
	cvt.u32.u64 	%r33, %rd25;
	and.b32  	%r34, %r33, 255;
	mul.wide.u32 	%rd26, %r4, -1431655765;
	shr.u64 	%rd27, %rd26, 33;
	cvt.u32.u64 	%r36, %rd27;
	mul.wide.u32 	%rd28, %r36, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r37, %rd29;
	mul.lo.s32 	%r38, %r37, 3;
	sub.s32 	%r39, %r36, %r38;
	mul.lo.s32 	%r40, %r36, 3;
	sub.s32 	%r41, %r4, %r40;
	shr.u64 	%rd30, %rd10, 33;
	cvt.u32.u64 	%r42, %rd30;
	and.b32  	%r43, %r42, 255;
	mul.wide.u32 	%rd31, %r3, -1431655765;
	shr.u64 	%rd32, %rd31, 33;
	cvt.u32.u64 	%r45, %rd32;
	mul.wide.u32 	%rd33, %r45, -1431655765;
	shr.u64 	%rd34, %rd33, 33;
	cvt.u32.u64 	%r46, %rd34;
	mul.lo.s32 	%r47, %r46, 3;
	sub.s32 	%r48, %r45, %r47;
	mul.lo.s32 	%r49, %r45, 3;
	sub.s32 	%r50, %r3, %r49;
	mul.wide.u32 	%rd35, %r48, 786432;
	add.s64 	%rd36, %rd1, %rd35;
	mul.wide.u32 	%rd37, %r50, 262144;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r43, 1024;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r14, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f1, [%rd42];
	mul.wide.u32 	%rd43, %r39, 786432;
	add.s64 	%rd44, %rd1, %rd43;
	mul.wide.u32 	%rd45, %r41, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r34, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd41;
	ld.global.nc.f32 	%f2, [%rd49];
	mul.wide.u32 	%rd50, %r30, 786432;
	add.s64 	%rd51, %rd1, %rd50;
	mul.wide.u32 	%rd52, %r32, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r25, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd41;
	ld.global.nc.f32 	%f3, [%rd56];
	mul.wide.u32 	%rd57, %r21, 786432;
	add.s64 	%rd58, %rd1, %rd57;
	mul.wide.u32 	%rd59, %r23, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r16, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd41;
	ld.global.nc.f32 	%f4, [%rd63];
	st.global.v4.f32 	[%rd64+-12], {%f1, %f2, %f3, %f4};
	bra.uni 	LBB74_2;
LBB74_3:
	ret;

}
	// .globl	fusion_20
.visible .entry fusion_20(
	.param .u64 fusion_20_param_0,
	.param .u64 fusion_20_param_1,
	.param .u64 fusion_20_param_2,
	.param .u64 fusion_20_param_3,
	.param .u64 fusion_20_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<26>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_20_param_0];
	ld.param.u64 	%rd2, [fusion_20_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_20_param_1];
	ld.param.u64 	%rd5, [fusion_20_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_20_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 38;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+10521600];
	and.b32  	%r7, %r6, 255;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3727F09F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	mul.rn.f32 	%f17, %f9, %f2;
	add.rn.f32 	%f18, %f14, %f17;
	max.f32 	%f19, %f18, 0f00000000;
	mul.rn.f32 	%f20, %f9, %f3;
	add.rn.f32 	%f21, %f14, %f20;
	max.f32 	%f22, %f21, 0f00000000;
	mul.rn.f32 	%f23, %f9, %f4;
	add.rn.f32 	%f24, %f14, %f23;
	max.f32 	%f25, %f24, 0f00000000;
	st.global.v4.f32 	[%rd14+2104576], {%f16, %f19, %f22, %f25};
	ret;

}
	// .globl	copy_94
.visible .entry copy_94(
	.param .u64 copy_94_param_0,
	.param .u64 copy_94_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<23>;

	ld.param.u64 	%rd4, [copy_94_param_0];
	ld.param.u64 	%rd5, [copy_94_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %tid.x;
	shl.b32 	%r5, %r3, 9;
	shl.b32 	%r6, %r4, 2;
	or.b32  	%r7, %r6, %r5;
	mul.wide.u32 	%rd7, %r7, 4;
	add.s64 	%rd8, %rd6, %rd7;
	and.b32  	%r8, %r6, 252;
	or.b32  	%r9, %r6, 2;
	shr.u32 	%r10, %r7, 8;
	and.b32  	%r11, %r9, 254;
	mul.wide.u32 	%rd9, %r8, 4096;
	add.s64 	%rd10, %rd1, %rd9;
	mul.wide.u32 	%rd11, %r10, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f1, [%rd12];
	ld.global.nc.f32 	%f2, [%rd12+4096];
	mul.wide.u32 	%rd13, %r11, 4096;
	add.s64 	%rd14, %rd1, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f3, [%rd15];
	ld.global.nc.f32 	%f4, [%rd12+12288];
	st.global.v4.f32 	[%rd8+1056000], {%f1, %f2, %f3, %f4};
	setp.gt.u32 	%p1, %r7, 98303;
	@%p1 bra 	LBB76_2;
	cvt.u64.u32 	%rd2, %r8;
	add.s64 	%rd3, %rd8, 1056000;
	add.s32 	%r1, %r7, 163840;
	add.s32 	%r2, %r7, 163842;
	shr.u32 	%r12, %r1, 8;
	and.b32  	%r13, %r2, 254;
	shl.b64 	%rd16, %rd2, 12;
	add.s64 	%rd17, %rd1, %rd16;
	mul.wide.u32 	%rd18, %r12, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.nc.f32 	%f5, [%rd19];
	ld.global.nc.f32 	%f6, [%rd19+4096];
	mul.wide.u32 	%rd20, %r13, 4096;
	add.s64 	%rd21, %rd1, %rd20;
	add.s64 	%rd22, %rd21, %rd18;
	ld.global.nc.f32 	%f7, [%rd22];
	ld.global.nc.f32 	%f8, [%rd19+12288];
	st.global.v4.f32 	[%rd3+655360], {%f5, %f6, %f7, %f8};
LBB76_2:
	ret;

}
	// .globl	fusion_18
.visible .entry fusion_18(
	.param .u64 fusion_18_param_0,
	.param .u64 fusion_18_param_1,
	.param .u64 fusion_18_param_2,
	.param .u64 fusion_18_param_3,
	.param .u64 fusion_18_param_4,
	.param .u64 fusion_18_param_5,
	.param .u64 fusion_18_param_6
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<52>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<26>;

	ld.param.u64 	%rd1, [fusion_18_param_0];
	ld.param.u64 	%rd2, [fusion_18_param_6];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_18_param_1];
	ld.param.u64 	%rd5, [fusion_18_param_5];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_18_param_2];
	ld.param.u64 	%rd8, [fusion_18_param_4];
	cvta.to.global.u64 	%rd9, %rd8;
	ld.param.u64 	%rd10, [fusion_18_param_3];
	cvta.to.global.u64 	%rd11, %rd10;
	cvta.to.global.u64 	%rd12, %rd7;
	cvta.to.global.u64 	%rd13, %rd4;
	cvta.to.global.u64 	%rd14, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd15, %r5, 1402438301;
	shr.u64 	%rd16, %rd15, 38;
	cvt.u32.u64 	%r6, %rd16;
	mul.wide.u32 	%rd17, %r5, 4;
	add.s64 	%rd18, %rd3, %rd17;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd18+8915968];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd18+9718784];
	and.b32  	%r7, %r6, 1023;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd9, %rd19;
	ld.global.nc.f32 	%f9, [%rd20];
	add.rn.f32 	%f10, %f5, %f9;
	add.rn.f32 	%f11, %f1, %f10;
	ld.global.nc.v4.f32 	{%f12, %f13, %f14, %f15}, [%rd18+2361344];
	add.s64 	%rd21, %rd6, %rd19;
	ld.global.nc.f32 	%f16, [%rd21];
	add.rn.f32 	%f17, %f12, %f16;
	add.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd12, %rd19;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd11, %rd19;
	ld.global.nc.f32 	%f20, [%rd23];
	add.rn.f32 	%f21, %f20, 0f3727F09F;
	rsqrt.approx.f32 	%f22, %f21;
	mul.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f18, %f23;
	add.s64 	%rd24, %rd14, %rd19;
	ld.global.nc.f32 	%f25, [%rd24];
	add.s64 	%rd25, %rd13, %rd19;
	ld.global.nc.f32 	%f26, [%rd25];
	mul.rn.f32 	%f27, %f23, %f26;
	sub.rn.f32 	%f28, %f25, %f27;
	add.rn.f32 	%f29, %f24, %f28;
	max.f32 	%f30, %f29, 0f00000000;
	add.rn.f32 	%f31, %f9, %f6;
	add.rn.f32 	%f32, %f2, %f31;
	add.rn.f32 	%f33, %f16, %f13;
	add.rn.f32 	%f34, %f32, %f33;
	mul.rn.f32 	%f35, %f23, %f34;
	add.rn.f32 	%f36, %f28, %f35;
	max.f32 	%f37, %f36, 0f00000000;
	add.rn.f32 	%f38, %f9, %f7;
	add.rn.f32 	%f39, %f3, %f38;
	add.rn.f32 	%f40, %f16, %f14;
	add.rn.f32 	%f41, %f39, %f40;
	mul.rn.f32 	%f42, %f23, %f41;
	add.rn.f32 	%f43, %f28, %f42;
	max.f32 	%f44, %f43, 0f00000000;
	add.rn.f32 	%f45, %f9, %f8;
	add.rn.f32 	%f46, %f4, %f45;
	add.rn.f32 	%f47, %f16, %f15;
	add.rn.f32 	%f48, %f46, %f47;
	mul.rn.f32 	%f49, %f23, %f48;
	add.rn.f32 	%f50, %f28, %f49;
	max.f32 	%f51, %f50, 0f00000000;
	st.global.v4.f32 	[%rd18+3164160], {%f30, %f37, %f44, %f51};
	ret;

}
	// .globl	copy_95
.visible .entry copy_95(
	.param .u64 copy_95_param_0,
	.param .u64 copy_95_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<23>;

	ld.param.u64 	%rd4, [copy_95_param_0];
	ld.param.u64 	%rd5, [copy_95_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %tid.x;
	shl.b32 	%r5, %r3, 9;
	shl.b32 	%r6, %r4, 2;
	or.b32  	%r7, %r6, %r5;
	mul.wide.u32 	%rd7, %r7, 4;
	add.s64 	%rd8, %rd6, %rd7;
	and.b32  	%r8, %r7, 1020;
	or.b32  	%r9, %r7, 2;
	shr.u32 	%r10, %r3, 1;
	and.b32  	%r11, %r9, 1022;
	mul.wide.u32 	%rd9, %r8, 1024;
	add.s64 	%rd10, %rd1, %rd9;
	mul.wide.u32 	%rd11, %r10, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f1, [%rd12];
	ld.global.nc.f32 	%f2, [%rd12+1024];
	mul.wide.u32 	%rd13, %r11, 1024;
	add.s64 	%rd14, %rd1, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f3, [%rd15];
	ld.global.nc.f32 	%f4, [%rd12+3072];
	st.global.v4.f32 	[%rd8+1052928], {%f1, %f2, %f3, %f4};
	setp.gt.u32 	%p1, %r7, 98303;
	@%p1 bra 	LBB78_2;
	cvt.u64.u32 	%rd2, %r8;
	add.s64 	%rd3, %rd8, 1052928;
	add.s32 	%r1, %r7, 163840;
	add.s32 	%r2, %r7, 163842;
	shr.u32 	%r12, %r1, 10;
	and.b32  	%r13, %r2, 1022;
	shl.b64 	%rd16, %rd2, 10;
	add.s64 	%rd17, %rd1, %rd16;
	mul.wide.u32 	%rd18, %r12, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.nc.f32 	%f5, [%rd19];
	ld.global.nc.f32 	%f6, [%rd19+1024];
	mul.wide.u32 	%rd20, %r13, 1024;
	add.s64 	%rd21, %rd1, %rd20;
	add.s64 	%rd22, %rd21, %rd18;
	ld.global.nc.f32 	%f7, [%rd22];
	ld.global.nc.f32 	%f8, [%rd19+3072];
	st.global.v4.f32 	[%rd3+655360], {%f5, %f6, %f7, %f8};
LBB78_2:
	ret;

}
	// .globl	fusion_17
.visible .entry fusion_17(
	.param .u64 fusion_17_param_0,
	.param .u64 fusion_17_param_1,
	.param .u64 fusion_17_param_2,
	.param .u64 fusion_17_param_3,
	.param .u64 fusion_17_param_4
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<26>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_17_param_0];
	ld.param.u64 	%rd2, [fusion_17_param_4];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_17_param_1];
	ld.param.u64 	%rd5, [fusion_17_param_3];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_17_param_2];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd11, %r5, 1402438301;
	shr.u64 	%rd12, %rd11, 38;
	cvt.u32.u64 	%r6, %rd12;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd14+2101504];
	and.b32  	%r7, %r6, 255;
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.nc.f32 	%f5, [%rd16];
	add.s64 	%rd17, %rd6, %rd15;
	ld.global.nc.f32 	%f6, [%rd17];
	add.rn.f32 	%f7, %f6, 0f3727F09F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd18, %rd10, %rd15;
	ld.global.nc.f32 	%f11, [%rd18];
	add.s64 	%rd19, %rd9, %rd15;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	mul.rn.f32 	%f17, %f9, %f2;
	add.rn.f32 	%f18, %f14, %f17;
	max.f32 	%f19, %f18, 0f00000000;
	mul.rn.f32 	%f20, %f9, %f3;
	add.rn.f32 	%f21, %f14, %f20;
	max.f32 	%f22, %f21, 0f00000000;
	mul.rn.f32 	%f23, %f9, %f4;
	add.rn.f32 	%f24, %f14, %f23;
	max.f32 	%f25, %f24, 0f00000000;
	st.global.v4.f32 	[%rd14+3615744], {%f16, %f19, %f22, %f25};
	ret;

}
	// .globl	copy_96
.visible .entry copy_96(
	.param .u64 copy_96_param_0,
	.param .u64 copy_96_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<52>;
	.reg .b64 	%rd<65>;

	ld.param.u64 	%rd5, [copy_96_param_0];
	ld.param.u64 	%rd6, [copy_96_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd1, %rd5;
	mov.u32 	%r9, %ctaid.x;
	mov.u32 	%r10, %tid.x;
	shl.b32 	%r11, %r9, 9;
	shl.b32 	%r12, %r10, 2;
	or.b32  	%r1, %r12, %r11;
	mul.wide.u32 	%rd8, %r1, 4;
	add.s64 	%rd9, %rd8, %rd7;
	add.s64 	%rd64, %rd9, 2060;
	mov.u32 	%r51, -163840;
	bra.uni 	LBB80_1;
LBB80_2:
	add.s32 	%r51, %r51, 163840;
	add.s64 	%rd64, %rd64, 655360;
	setp.lt.u32 	%p2, %r51, 425984;
	@%p2 bra 	LBB80_1;
	bra.uni 	LBB80_3;
LBB80_1:
	add.s32 	%r13, %r1, %r51;
	add.s32 	%r3, %r13, 163840;
	setp.lt.u32 	%p1, %r3, 589824;
	@%p1 bra 	LBB80_4;
	bra.uni 	LBB80_2;
LBB80_4:
	add.s32 	%r4, %r13, 163841;
	add.s32 	%r5, %r13, 163842;
	add.s32 	%r6, %r13, 163843;
	mul.wide.u32 	%rd10, %r3, 954437177;
	shr.u64 	%rd11, %rd10, 41;
	cvt.u32.u64 	%r14, %rd11;
	mul.wide.u32 	%rd12, %r6, 954437177;
	shr.u64 	%rd13, %rd12, 33;
	cvt.u32.u64 	%r15, %rd13;
	and.b32  	%r16, %r15, 255;
	mul.wide.u32 	%rd14, %r6, -1431655765;
	shr.u64 	%rd15, %rd14, 33;
	cvt.u32.u64 	%r18, %rd15;
	mul.wide.u32 	%rd16, %r18, -1431655765;
	shr.u64 	%rd17, %rd16, 33;
	cvt.u32.u64 	%r19, %rd17;
	mul.lo.s32 	%r20, %r19, 3;
	sub.s32 	%r21, %r18, %r20;
	mul.lo.s32 	%r22, %r18, 3;
	sub.s32 	%r23, %r6, %r22;
	mul.wide.u32 	%rd18, %r5, 954437177;
	shr.u64 	%rd19, %rd18, 33;
	cvt.u32.u64 	%r24, %rd19;
	and.b32  	%r25, %r24, 255;
	mul.wide.u32 	%rd20, %r5, -1431655765;
	shr.u64 	%rd21, %rd20, 33;
	cvt.u32.u64 	%r27, %rd21;
	mul.wide.u32 	%rd22, %r27, -1431655765;
	shr.u64 	%rd23, %rd22, 33;
	cvt.u32.u64 	%r28, %rd23;
	mul.lo.s32 	%r29, %r28, 3;
	sub.s32 	%r30, %r27, %r29;
	mul.lo.s32 	%r31, %r27, 3;
	sub.s32 	%r32, %r5, %r31;
	mul.wide.u32 	%rd24, %r4, 954437177;
	shr.u64 	%rd25, %rd24, 33;
	cvt.u32.u64 	%r33, %rd25;
	and.b32  	%r34, %r33, 255;
	mul.wide.u32 	%rd26, %r4, -1431655765;
	shr.u64 	%rd27, %rd26, 33;
	cvt.u32.u64 	%r36, %rd27;
	mul.wide.u32 	%rd28, %r36, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r37, %rd29;
	mul.lo.s32 	%r38, %r37, 3;
	sub.s32 	%r39, %r36, %r38;
	mul.lo.s32 	%r40, %r36, 3;
	sub.s32 	%r41, %r4, %r40;
	shr.u64 	%rd30, %rd10, 33;
	cvt.u32.u64 	%r42, %rd30;
	and.b32  	%r43, %r42, 255;
	mul.wide.u32 	%rd31, %r3, -1431655765;
	shr.u64 	%rd32, %rd31, 33;
	cvt.u32.u64 	%r45, %rd32;
	mul.wide.u32 	%rd33, %r45, -1431655765;
	shr.u64 	%rd34, %rd33, 33;
	cvt.u32.u64 	%r46, %rd34;
	mul.lo.s32 	%r47, %r46, 3;
	sub.s32 	%r48, %r45, %r47;
	mul.lo.s32 	%r49, %r45, 3;
	sub.s32 	%r50, %r3, %r49;
	mul.wide.u32 	%rd35, %r48, 786432;
	add.s64 	%rd36, %rd1, %rd35;
	mul.wide.u32 	%rd37, %r50, 262144;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r43, 1024;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r14, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f1, [%rd42];
	mul.wide.u32 	%rd43, %r39, 786432;
	add.s64 	%rd44, %rd1, %rd43;
	mul.wide.u32 	%rd45, %r41, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r34, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd41;
	ld.global.nc.f32 	%f2, [%rd49];
	mul.wide.u32 	%rd50, %r30, 786432;
	add.s64 	%rd51, %rd1, %rd50;
	mul.wide.u32 	%rd52, %r32, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r25, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd41;
	ld.global.nc.f32 	%f3, [%rd56];
	mul.wide.u32 	%rd57, %r21, 786432;
	add.s64 	%rd58, %rd1, %rd57;
	mul.wide.u32 	%rd59, %r23, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r16, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd41;
	ld.global.nc.f32 	%f4, [%rd63];
	st.global.v4.f32 	[%rd64+-12], {%f1, %f2, %f3, %f4};
	bra.uni 	LBB80_2;
LBB80_3:
	ret;

}
	// .globl	fusion_16
.visible .entry fusion_16(
	.param .u64 fusion_16_param_0,
	.param .u64 fusion_16_param_1,
	.param .u64 fusion_16_param_2,
	.param .u64 fusion_16_param_3,
	.param .u64 fusion_16_param_4
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<7>;
	.reg .f32 	%f<53>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<39>;

	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 10;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	setp.lt.u32 	%p1, %r1, 12544;
	@%p1 bra 	LBB81_2;
	bra.uni 	LBB81_1;
LBB81_2:
	ld.param.u64 	%rd6, [fusion_16_param_0];
	ld.param.u64 	%rd7, [fusion_16_param_4];
	cvta.to.global.u64 	%rd1, %rd7;
	ld.param.u64 	%rd8, [fusion_16_param_1];
	ld.param.u64 	%rd9, [fusion_16_param_3];
	cvta.to.global.u64 	%rd2, %rd9;
	ld.param.u64 	%rd10, [fusion_16_param_2];
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	cvta.to.global.u64 	%rd5, %rd6;
	or.b32  	%r2, %r1, 1;
	or.b32  	%r3, %r1, 2;
	or.b32  	%r4, %r1, 3;
	mul.wide.u32 	%rd11, %r4, 1402438301;
	shr.u64 	%rd12, %rd11, 36;
	cvt.u32.u64 	%r9, %rd12;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 36;
	cvt.u32.u64 	%r10, %rd14;
	mul.wide.u32 	%rd15, %r2, 1402438301;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r11, %rd16;
	cvt.u16.u32 	%rs1, %r1;
	mul.wide.u16 	%r12, %rs1, 20063;
	shr.u32 	%r13, %r12, 16;
	cvt.u16.u32 	%rs2, %r13;
	sub.s16 	%rs3, %rs1, %rs2;
	shr.u16 	%rs4, %rs3, 1;
	add.s16 	%rs5, %rs4, %rs2;
	shr.u16 	%rs6, %rs5, 5;
	mul.wide.u32 	%rd17, %r1, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd18+3816448];
	cvt.u32.u16 	%r14, %rs6;
	mul.wide.u32 	%rd19, %r14, 4;
	add.s64 	%rd20, %rd3, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.s64 	%rd21, %rd2, %rd19;
	ld.global.nc.f32 	%f6, [%rd21];
	add.rn.f32 	%f7, %f6, 0f3727F09F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd22, %rd5, %rd19;
	ld.global.nc.f32 	%f11, [%rd22];
	add.s64 	%rd23, %rd4, %rd19;
	ld.global.nc.f32 	%f12, [%rd23];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	and.b32  	%r15, %r11, 255;
	mul.wide.u32 	%rd24, %r15, 4;
	add.s64 	%rd25, %rd3, %rd24;
	ld.global.nc.f32 	%f17, [%rd25];
	add.s64 	%rd26, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd26];
	add.rn.f32 	%f19, %f18, 0f3727F09F;
	rsqrt.approx.f32 	%f20, %f19;
	mul.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f2, %f21;
	add.s64 	%rd27, %rd5, %rd24;
	ld.global.nc.f32 	%f23, [%rd27];
	add.s64 	%rd28, %rd4, %rd24;
	ld.global.nc.f32 	%f24, [%rd28];
	mul.rn.f32 	%f25, %f21, %f24;
	sub.rn.f32 	%f26, %f23, %f25;
	add.rn.f32 	%f27, %f22, %f26;
	max.f32 	%f28, %f27, 0f00000000;
	and.b32  	%r16, %r10, 255;
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd3, %rd29;
	ld.global.nc.f32 	%f29, [%rd30];
	add.s64 	%rd31, %rd2, %rd29;
	ld.global.nc.f32 	%f30, [%rd31];
	add.rn.f32 	%f31, %f30, 0f3727F09F;
	rsqrt.approx.f32 	%f32, %f31;
	mul.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f3, %f33;
	add.s64 	%rd32, %rd5, %rd29;
	ld.global.nc.f32 	%f35, [%rd32];
	add.s64 	%rd33, %rd4, %rd29;
	ld.global.nc.f32 	%f36, [%rd33];
	mul.rn.f32 	%f37, %f33, %f36;
	sub.rn.f32 	%f38, %f35, %f37;
	add.rn.f32 	%f39, %f34, %f38;
	max.f32 	%f40, %f39, 0f00000000;
	and.b32  	%r17, %r9, 255;
	mul.wide.u32 	%rd34, %r17, 4;
	add.s64 	%rd35, %rd3, %rd34;
	ld.global.nc.f32 	%f41, [%rd35];
	add.s64 	%rd36, %rd2, %rd34;
	ld.global.nc.f32 	%f42, [%rd36];
	add.rn.f32 	%f43, %f42, 0f3727F09F;
	rsqrt.approx.f32 	%f44, %f43;
	mul.rn.f32 	%f45, %f41, %f44;
	mul.rn.f32 	%f46, %f4, %f45;
	add.s64 	%rd37, %rd5, %rd34;
	ld.global.nc.f32 	%f47, [%rd37];
	add.s64 	%rd38, %rd4, %rd34;
	ld.global.nc.f32 	%f48, [%rd38];
	mul.rn.f32 	%f49, %f45, %f48;
	sub.rn.f32 	%f50, %f47, %f49;
	add.rn.f32 	%f51, %f46, %f50;
	max.f32 	%f52, %f51, 0f00000000;
	st.global.v4.f32 	[%rd18+36859904], {%f16, %f28, %f40, %f52};
LBB81_1:
	ret;

}
	// .globl	copy_97
.visible .entry copy_97(
	.param .u64 copy_97_param_0,
	.param .u64 copy_97_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<23>;

	ld.param.u64 	%rd4, [copy_97_param_0];
	ld.param.u64 	%rd5, [copy_97_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %tid.x;
	shl.b32 	%r5, %r3, 9;
	shl.b32 	%r6, %r4, 2;
	or.b32  	%r7, %r6, %r5;
	mul.wide.u32 	%rd7, %r7, 4;
	add.s64 	%rd8, %rd6, %rd7;
	and.b32  	%r8, %r6, 252;
	or.b32  	%r9, %r6, 2;
	shr.u32 	%r10, %r7, 8;
	and.b32  	%r11, %r9, 254;
	mul.wide.u32 	%rd9, %r8, 4096;
	add.s64 	%rd10, %rd1, %rd9;
	mul.wide.u32 	%rd11, %r10, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f1, [%rd12];
	ld.global.nc.f32 	%f2, [%rd12+4096];
	mul.wide.u32 	%rd13, %r11, 4096;
	add.s64 	%rd14, %rd1, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f3, [%rd15];
	ld.global.nc.f32 	%f4, [%rd12+12288];
	st.global.v4.f32 	[%rd8+2048], {%f1, %f2, %f3, %f4};
	setp.gt.u32 	%p1, %r7, 98303;
	@%p1 bra 	LBB82_2;
	cvt.u64.u32 	%rd2, %r8;
	add.s64 	%rd3, %rd8, 2048;
	add.s32 	%r1, %r7, 163840;
	add.s32 	%r2, %r7, 163842;
	shr.u32 	%r12, %r1, 8;
	and.b32  	%r13, %r2, 254;
	shl.b64 	%rd16, %rd2, 12;
	add.s64 	%rd17, %rd1, %rd16;
	mul.wide.u32 	%rd18, %r12, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.nc.f32 	%f5, [%rd19];
	ld.global.nc.f32 	%f6, [%rd19+4096];
	mul.wide.u32 	%rd20, %r13, 4096;
	add.s64 	%rd21, %rd1, %rd20;
	add.s64 	%rd22, %rd21, %rd18;
	ld.global.nc.f32 	%f7, [%rd22];
	ld.global.nc.f32 	%f8, [%rd19+12288];
	st.global.v4.f32 	[%rd3+655360], {%f5, %f6, %f7, %f8};
LBB82_2:
	ret;

}
	// .globl	fusion_15
.visible .entry fusion_15(
	.param .u64 fusion_15_param_0,
	.param .u64 fusion_15_param_1,
	.param .u64 fusion_15_param_2,
	.param .u64 fusion_15_param_3,
	.param .u64 fusion_15_param_4,
	.param .u64 fusion_15_param_5,
	.param .u64 fusion_15_param_6,
	.param .u64 fusion_15_param_7
)
.reqntid 1024, 1, 1
{
	.reg .f32 	%f<27>;
	.reg .b32 	%r<24>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd1, [fusion_15_param_0];
	ld.param.u64 	%rd2, [fusion_15_param_7];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_15_param_1];
	ld.param.u64 	%rd5, [fusion_15_param_6];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_15_param_2];
	ld.param.u64 	%rd8, [fusion_15_param_5];
	cvta.to.global.u64 	%rd9, %rd8;
	ld.param.u64 	%rd10, [fusion_15_param_3];
	ld.param.u64 	%rd11, [fusion_15_param_4];
	cvta.to.global.u64 	%rd12, %rd11;
	cvta.to.global.u64 	%rd13, %rd10;
	cvta.to.global.u64 	%rd14, %rd7;
	cvta.to.global.u64 	%rd15, %rd4;
	cvta.to.global.u64 	%rd16, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	or.b32  	%r4, %r3, %r2;
	mul.wide.u32 	%rd17, %r4, 1402438301;
	shr.u64 	%rd18, %rd17, 36;
	cvt.u32.u64 	%r5, %rd18;
	and.b32  	%r6, %r5, 1023;
	mul.wide.u32 	%rd19, %r6, 784;
	add.s64 	%rd20, %rd3, %rd19;
	mul.wide.u32 	%rd21, %r4, 613566757;
	shr.u64 	%rd22, %rd21, 32;
	cvt.u32.u64 	%r8, %rd22;
	sub.s32 	%r9, %r4, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r4, %r13;
	mul.wide.u32 	%rd23, %r12, 613566757;
	shr.u64 	%rd24, %rd23, 32;
	cvt.u32.u64 	%r15, %rd24;
	sub.s32 	%r16, %r12, %r15;
	shr.u32 	%r17, %r16, 1;
	add.s32 	%r18, %r17, %r15;
	shr.u32 	%r19, %r18, 2;
	mul.lo.s32 	%r20, %r19, 7;
	sub.s32 	%r21, %r12, %r20;
	mul.wide.u32 	%rd25, %r4, 4;
	add.s64 	%rd26, %rd3, %rd25;
	ld.global.nc.f32 	%f1, [%rd26+36659200];
	mul.wide.u32 	%rd27, %r6, 4;
	add.s64 	%rd28, %rd6, %rd27;
	ld.global.nc.f32 	%f2, [%rd28];
	shl.b32 	%r22, %r21, 1;
	shl.b32 	%r23, %r14, 1;
	mul.wide.u32 	%rd29, %r22, 56;
	mul.wide.u32 	%rd30, %r23, 4;
	add.s64 	%rd31, %rd20, %rd29;
	add.s64 	%rd32, %rd31, %rd30;
	ld.global.nc.f32 	%f3, [%rd32+8915968];
	ld.global.nc.f32 	%f4, [%rd32+9718784];
	add.s64 	%rd33, %rd12, %rd27;
	ld.global.nc.f32 	%f5, [%rd33];
	add.rn.f32 	%f6, %f4, %f5;
	add.rn.f32 	%f7, %f3, %f6;
	ld.global.nc.f32 	%f8, [%rd32+2361344];
	add.s64 	%rd34, %rd9, %rd27;
	ld.global.nc.f32 	%f9, [%rd34];
	add.rn.f32 	%f10, %f8, %f9;
	add.rn.f32 	%f11, %f7, %f10;
	max.f32 	%f12, %f11, 0fFF800000;
	add.rn.f32 	%f13, %f1, %f2;
	add.rn.f32 	%f14, %f13, %f12;
	add.s64 	%rd35, %rd14, %rd27;
	ld.global.nc.f32 	%f15, [%rd35];
	add.s64 	%rd36, %rd13, %rd27;
	ld.global.nc.f32 	%f16, [%rd36];
	add.rn.f32 	%f17, %f16, 0f3727F09F;
	rsqrt.approx.f32 	%f18, %f17;
	mul.rn.f32 	%f19, %f15, %f18;
	mul.rn.f32 	%f20, %f14, %f19;
	add.s64 	%rd37, %rd16, %rd27;
	ld.global.nc.f32 	%f21, [%rd37];
	add.s64 	%rd38, %rd15, %rd27;
	ld.global.nc.f32 	%f22, [%rd38];
	mul.rn.f32 	%f23, %f19, %f22;
	sub.rn.f32 	%f24, %f21, %f23;
	add.rn.f32 	%f25, %f20, %f24;
	max.f32 	%f26, %f25, 0f00000000;
	st.global.f32 	[%rd26+36458496], %f26;
	ret;

}
	// .globl	copy_99
.visible .entry copy_99(
	.param .u64 copy_99_param_0,
	.param .u64 copy_99_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<35>;

	ld.param.u64 	%rd4, [copy_99_param_0];
	ld.param.u64 	%rd5, [copy_99_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 9;
	shl.b32 	%r9, %r7, 2;
	or.b32  	%r1, %r9, %r8;
	mul.wide.u32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	and.b32  	%r10, %r1, 1020;
	or.b32  	%r11, %r1, 2;
	shr.u32 	%r12, %r6, 1;
	and.b32  	%r13, %r11, 1022;
	mul.wide.u32 	%rd9, %r10, 2048;
	add.s64 	%rd10, %rd1, %rd9;
	mul.wide.u32 	%rd11, %r12, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f1, [%rd12];
	ld.global.nc.f32 	%f2, [%rd12+2048];
	mul.wide.u32 	%rd13, %r13, 2048;
	add.s64 	%rd14, %rd1, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f3, [%rd15];
	ld.global.nc.f32 	%f4, [%rd12+6144];
	st.global.v4.f32 	[%rd8+2101632], {%f1, %f2, %f3, %f4};
	add.s32 	%r14, %r1, 163840;
	add.s32 	%r15, %r1, 163842;
	shr.u32 	%r16, %r14, 10;
	and.b32  	%r17, %r15, 1022;
	mul.wide.u32 	%rd16, %r16, 4;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd17+2048];
	mul.wide.u32 	%rd18, %r17, 2048;
	add.s64 	%rd19, %rd1, %rd18;
	add.s64 	%rd20, %rd19, %rd16;
	ld.global.nc.f32 	%f7, [%rd20];
	ld.global.nc.f32 	%f8, [%rd17+6144];
	st.global.v4.f32 	[%rd8+2756992], {%f5, %f6, %f7, %f8};
	setp.gt.u32 	%p1, %r1, 196607;
	@%p1 bra 	LBB84_3;
	cvt.u64.u32 	%rd2, %r10;
	add.s64 	%rd3, %rd8, 2101632;
	add.s32 	%r2, %r1, 327680;
	add.s32 	%r3, %r1, 327682;
	shr.u32 	%r18, %r2, 10;
	and.b32  	%r19, %r3, 1022;
	shl.b64 	%rd21, %rd2, 11;
	add.s64 	%rd22, %rd1, %rd21;
	mul.wide.u32 	%rd23, %r18, 4;
	add.s64 	%rd24, %rd22, %rd23;
	ld.global.nc.f32 	%f9, [%rd24];
	ld.global.nc.f32 	%f10, [%rd24+2048];
	mul.wide.u32 	%rd25, %r19, 2048;
	add.s64 	%rd26, %rd1, %rd25;
	add.s64 	%rd27, %rd26, %rd23;
	ld.global.nc.f32 	%f11, [%rd27];
	ld.global.nc.f32 	%f12, [%rd24+6144];
	st.global.v4.f32 	[%rd3+1310720], {%f9, %f10, %f11, %f12};
	setp.gt.u32 	%p2, %r1, 32767;
	@%p2 bra 	LBB84_3;
	add.s32 	%r4, %r1, 491520;
	or.b32  	%r5, %r4, 2;
	shr.u32 	%r20, %r4, 10;
	and.b32  	%r21, %r5, 1022;
	mul.wide.u32 	%rd30, %r20, 4;
	add.s64 	%rd31, %rd22, %rd30;
	ld.global.nc.f32 	%f13, [%rd31];
	ld.global.nc.f32 	%f14, [%rd31+2048];
	mul.wide.u32 	%rd32, %r21, 2048;
	add.s64 	%rd33, %rd1, %rd32;
	add.s64 	%rd34, %rd33, %rd30;
	ld.global.nc.f32 	%f15, [%rd34];
	ld.global.nc.f32 	%f16, [%rd31+6144];
	st.global.v4.f32 	[%rd3+1966080], {%f13, %f14, %f15, %f16};
LBB84_3:
	ret;

}
	// .globl	fusion_14
.visible .entry fusion_14(
	.param .u64 fusion_14_param_0,
	.param .u64 fusion_14_param_1,
	.param .u64 fusion_14_param_2,
	.param .u64 fusion_14_param_3,
	.param .u64 fusion_14_param_4
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<7>;
	.reg .f32 	%f<53>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<39>;

	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 10;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	setp.lt.u32 	%p1, %r1, 25088;
	@%p1 bra 	LBB85_2;
	bra.uni 	LBB85_1;
LBB85_2:
	ld.param.u64 	%rd6, [fusion_14_param_0];
	ld.param.u64 	%rd7, [fusion_14_param_4];
	cvta.to.global.u64 	%rd1, %rd7;
	ld.param.u64 	%rd8, [fusion_14_param_1];
	ld.param.u64 	%rd9, [fusion_14_param_3];
	cvta.to.global.u64 	%rd2, %rd9;
	ld.param.u64 	%rd10, [fusion_14_param_2];
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	cvta.to.global.u64 	%rd5, %rd6;
	or.b32  	%r2, %r1, 1;
	or.b32  	%r3, %r1, 2;
	or.b32  	%r4, %r1, 3;
	mul.wide.u32 	%rd11, %r4, 1402438301;
	shr.u64 	%rd12, %rd11, 36;
	cvt.u32.u64 	%r9, %rd12;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 36;
	cvt.u32.u64 	%r10, %rd14;
	mul.wide.u32 	%rd15, %r2, 1402438301;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r11, %rd16;
	cvt.u16.u32 	%rs1, %r1;
	mul.wide.u16 	%r12, %rs1, 20063;
	shr.u32 	%r13, %r12, 16;
	cvt.u16.u32 	%rs2, %r13;
	sub.s16 	%rs3, %rs1, %rs2;
	shr.u16 	%rs4, %rs3, 1;
	add.s16 	%rs5, %rs4, %rs2;
	shr.u16 	%rs6, %rs5, 5;
	mul.wide.u32 	%rd17, %r1, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd18+36659200];
	cvt.u32.u16 	%r14, %rs6;
	mul.wide.u32 	%rd19, %r14, 4;
	add.s64 	%rd20, %rd3, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.s64 	%rd21, %rd2, %rd19;
	ld.global.nc.f32 	%f6, [%rd21];
	add.rn.f32 	%f7, %f6, 0f3727F09F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd22, %rd5, %rd19;
	ld.global.nc.f32 	%f11, [%rd22];
	add.s64 	%rd23, %rd4, %rd19;
	ld.global.nc.f32 	%f12, [%rd23];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	and.b32  	%r15, %r11, 511;
	mul.wide.u32 	%rd24, %r15, 4;
	add.s64 	%rd25, %rd3, %rd24;
	ld.global.nc.f32 	%f17, [%rd25];
	add.s64 	%rd26, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd26];
	add.rn.f32 	%f19, %f18, 0f3727F09F;
	rsqrt.approx.f32 	%f20, %f19;
	mul.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f2, %f21;
	add.s64 	%rd27, %rd5, %rd24;
	ld.global.nc.f32 	%f23, [%rd27];
	add.s64 	%rd28, %rd4, %rd24;
	ld.global.nc.f32 	%f24, [%rd28];
	mul.rn.f32 	%f25, %f21, %f24;
	sub.rn.f32 	%f26, %f23, %f25;
	add.rn.f32 	%f27, %f22, %f26;
	max.f32 	%f28, %f27, 0f00000000;
	and.b32  	%r16, %r10, 511;
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd3, %rd29;
	ld.global.nc.f32 	%f29, [%rd30];
	add.s64 	%rd31, %rd2, %rd29;
	ld.global.nc.f32 	%f30, [%rd31];
	add.rn.f32 	%f31, %f30, 0f3727F09F;
	rsqrt.approx.f32 	%f32, %f31;
	mul.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f3, %f33;
	add.s64 	%rd32, %rd5, %rd29;
	ld.global.nc.f32 	%f35, [%rd32];
	add.s64 	%rd33, %rd4, %rd29;
	ld.global.nc.f32 	%f36, [%rd33];
	mul.rn.f32 	%f37, %f33, %f36;
	sub.rn.f32 	%f38, %f35, %f37;
	add.rn.f32 	%f39, %f34, %f38;
	max.f32 	%f40, %f39, 0f00000000;
	and.b32  	%r17, %r9, 511;
	mul.wide.u32 	%rd34, %r17, 4;
	add.s64 	%rd35, %rd3, %rd34;
	ld.global.nc.f32 	%f41, [%rd35];
	add.s64 	%rd36, %rd2, %rd34;
	ld.global.nc.f32 	%f42, [%rd36];
	add.rn.f32 	%f43, %f42, 0f3727F09F;
	rsqrt.approx.f32 	%f44, %f43;
	mul.rn.f32 	%f45, %f41, %f44;
	mul.rn.f32 	%f46, %f4, %f45;
	add.s64 	%rd37, %rd5, %rd34;
	ld.global.nc.f32 	%f47, [%rd37];
	add.s64 	%rd38, %rd4, %rd34;
	ld.global.nc.f32 	%f48, [%rd38];
	mul.rn.f32 	%f49, %f45, %f48;
	sub.rn.f32 	%f50, %f47, %f49;
	add.rn.f32 	%f51, %f46, %f50;
	max.f32 	%f52, %f51, 0f00000000;
	st.global.v4.f32 	[%rd18+36759552], {%f16, %f28, %f40, %f52};
LBB85_1:
	ret;

}
	// .globl	copy_100
.visible .entry copy_100(
	.param .u64 copy_100_param_0,
	.param .u64 copy_100_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<52>;
	.reg .b64 	%rd<65>;

	ld.param.u64 	%rd5, [copy_100_param_0];
	ld.param.u64 	%rd6, [copy_100_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd1, %rd5;
	mov.u32 	%r9, %ctaid.x;
	mov.u32 	%r10, %tid.x;
	shl.b32 	%r11, %r9, 9;
	shl.b32 	%r12, %r10, 2;
	or.b32  	%r1, %r12, %r11;
	mul.wide.u32 	%rd8, %r1, 4;
	add.s64 	%rd9, %rd8, %rd7;
	add.s64 	%rd64, %rd9, 26218508;
	mov.u32 	%r51, -163840;
	bra.uni 	LBB86_1;
LBB86_2:
	add.s32 	%r51, %r51, 163840;
	add.s64 	%rd64, %rd64, 655360;
	setp.lt.u32 	%p2, %r51, 2195456;
	@%p2 bra 	LBB86_1;
	bra.uni 	LBB86_3;
LBB86_1:
	add.s32 	%r13, %r1, %r51;
	add.s32 	%r3, %r13, 163840;
	setp.lt.u32 	%p1, %r3, 2359296;
	@%p1 bra 	LBB86_4;
	bra.uni 	LBB86_2;
LBB86_4:
	add.s32 	%r4, %r13, 163841;
	add.s32 	%r5, %r13, 163842;
	add.s32 	%r6, %r13, 163843;
	mul.wide.u32 	%rd10, %r3, 954437177;
	shr.u64 	%rd11, %rd10, 42;
	cvt.u32.u64 	%r14, %rd11;
	mul.wide.u32 	%rd12, %r6, 954437177;
	shr.u64 	%rd13, %rd12, 33;
	cvt.u32.u64 	%r15, %rd13;
	and.b32  	%r16, %r15, 511;
	mul.wide.u32 	%rd14, %r6, -1431655765;
	shr.u64 	%rd15, %rd14, 33;
	cvt.u32.u64 	%r18, %rd15;
	mul.wide.u32 	%rd16, %r18, -1431655765;
	shr.u64 	%rd17, %rd16, 33;
	cvt.u32.u64 	%r19, %rd17;
	mul.lo.s32 	%r20, %r19, 3;
	sub.s32 	%r21, %r18, %r20;
	mul.lo.s32 	%r22, %r18, 3;
	sub.s32 	%r23, %r6, %r22;
	mul.wide.u32 	%rd18, %r5, 954437177;
	shr.u64 	%rd19, %rd18, 33;
	cvt.u32.u64 	%r24, %rd19;
	and.b32  	%r25, %r24, 511;
	mul.wide.u32 	%rd20, %r5, -1431655765;
	shr.u64 	%rd21, %rd20, 33;
	cvt.u32.u64 	%r27, %rd21;
	mul.wide.u32 	%rd22, %r27, -1431655765;
	shr.u64 	%rd23, %rd22, 33;
	cvt.u32.u64 	%r28, %rd23;
	mul.lo.s32 	%r29, %r28, 3;
	sub.s32 	%r30, %r27, %r29;
	mul.lo.s32 	%r31, %r27, 3;
	sub.s32 	%r32, %r5, %r31;
	mul.wide.u32 	%rd24, %r4, 954437177;
	shr.u64 	%rd25, %rd24, 33;
	cvt.u32.u64 	%r33, %rd25;
	and.b32  	%r34, %r33, 511;
	mul.wide.u32 	%rd26, %r4, -1431655765;
	shr.u64 	%rd27, %rd26, 33;
	cvt.u32.u64 	%r36, %rd27;
	mul.wide.u32 	%rd28, %r36, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r37, %rd29;
	mul.lo.s32 	%r38, %r37, 3;
	sub.s32 	%r39, %r36, %r38;
	mul.lo.s32 	%r40, %r36, 3;
	sub.s32 	%r41, %r4, %r40;
	shr.u64 	%rd30, %rd10, 33;
	cvt.u32.u64 	%r42, %rd30;
	and.b32  	%r43, %r42, 511;
	mul.wide.u32 	%rd31, %r3, -1431655765;
	shr.u64 	%rd32, %rd31, 33;
	cvt.u32.u64 	%r45, %rd32;
	mul.wide.u32 	%rd33, %r45, -1431655765;
	shr.u64 	%rd34, %rd33, 33;
	cvt.u32.u64 	%r46, %rd34;
	mul.lo.s32 	%r47, %r46, 3;
	sub.s32 	%r48, %r45, %r47;
	mul.lo.s32 	%r49, %r45, 3;
	sub.s32 	%r50, %r3, %r49;
	mul.wide.u32 	%rd35, %r48, 3145728;
	add.s64 	%rd36, %rd1, %rd35;
	mul.wide.u32 	%rd37, %r50, 1048576;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r43, 2048;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r14, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f1, [%rd42];
	mul.wide.u32 	%rd43, %r39, 3145728;
	add.s64 	%rd44, %rd1, %rd43;
	mul.wide.u32 	%rd45, %r41, 1048576;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r34, 2048;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd41;
	ld.global.nc.f32 	%f2, [%rd49];
	mul.wide.u32 	%rd50, %r30, 3145728;
	add.s64 	%rd51, %rd1, %rd50;
	mul.wide.u32 	%rd52, %r32, 1048576;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r25, 2048;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd41;
	ld.global.nc.f32 	%f3, [%rd56];
	mul.wide.u32 	%rd57, %r21, 3145728;
	add.s64 	%rd58, %rd1, %rd57;
	mul.wide.u32 	%rd59, %r23, 1048576;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r16, 2048;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd41;
	ld.global.nc.f32 	%f4, [%rd63];
	st.global.v4.f32 	[%rd64+-12], {%f1, %f2, %f3, %f4};
	bra.uni 	LBB86_2;
LBB86_3:
	ret;

}
	// .globl	fusion_13
.visible .entry fusion_13(
	.param .u64 fusion_13_param_0,
	.param .u64 fusion_13_param_1,
	.param .u64 fusion_13_param_2,
	.param .u64 fusion_13_param_3,
	.param .u64 fusion_13_param_4
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<7>;
	.reg .f32 	%f<53>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<39>;

	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 10;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	setp.lt.u32 	%p1, %r1, 25088;
	@%p1 bra 	LBB87_2;
	bra.uni 	LBB87_1;
LBB87_2:
	ld.param.u64 	%rd6, [fusion_13_param_0];
	ld.param.u64 	%rd7, [fusion_13_param_4];
	cvta.to.global.u64 	%rd1, %rd7;
	ld.param.u64 	%rd8, [fusion_13_param_1];
	ld.param.u64 	%rd9, [fusion_13_param_3];
	cvta.to.global.u64 	%rd2, %rd9;
	ld.param.u64 	%rd10, [fusion_13_param_2];
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	cvta.to.global.u64 	%rd5, %rd6;
	or.b32  	%r2, %r1, 1;
	or.b32  	%r3, %r1, 2;
	or.b32  	%r4, %r1, 3;
	mul.wide.u32 	%rd11, %r4, 1402438301;
	shr.u64 	%rd12, %rd11, 36;
	cvt.u32.u64 	%r9, %rd12;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 36;
	cvt.u32.u64 	%r10, %rd14;
	mul.wide.u32 	%rd15, %r2, 1402438301;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r11, %rd16;
	cvt.u16.u32 	%rs1, %r1;
	mul.wide.u16 	%r12, %rs1, 20063;
	shr.u32 	%r13, %r12, 16;
	cvt.u16.u32 	%rs2, %r13;
	sub.s16 	%rs3, %rs1, %rs2;
	shr.u16 	%rs4, %rs3, 1;
	add.s16 	%rs5, %rs4, %rs2;
	shr.u16 	%rs6, %rs5, 5;
	mul.wide.u32 	%rd17, %r1, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd18+36659200];
	cvt.u32.u16 	%r14, %rs6;
	mul.wide.u32 	%rd19, %r14, 4;
	add.s64 	%rd20, %rd3, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.s64 	%rd21, %rd2, %rd19;
	ld.global.nc.f32 	%f6, [%rd21];
	add.rn.f32 	%f7, %f6, 0f3727F09F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd22, %rd5, %rd19;
	ld.global.nc.f32 	%f11, [%rd22];
	add.s64 	%rd23, %rd4, %rd19;
	ld.global.nc.f32 	%f12, [%rd23];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	and.b32  	%r15, %r11, 511;
	mul.wide.u32 	%rd24, %r15, 4;
	add.s64 	%rd25, %rd3, %rd24;
	ld.global.nc.f32 	%f17, [%rd25];
	add.s64 	%rd26, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd26];
	add.rn.f32 	%f19, %f18, 0f3727F09F;
	rsqrt.approx.f32 	%f20, %f19;
	mul.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f2, %f21;
	add.s64 	%rd27, %rd5, %rd24;
	ld.global.nc.f32 	%f23, [%rd27];
	add.s64 	%rd28, %rd4, %rd24;
	ld.global.nc.f32 	%f24, [%rd28];
	mul.rn.f32 	%f25, %f21, %f24;
	sub.rn.f32 	%f26, %f23, %f25;
	add.rn.f32 	%f27, %f22, %f26;
	max.f32 	%f28, %f27, 0f00000000;
	and.b32  	%r16, %r10, 511;
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd3, %rd29;
	ld.global.nc.f32 	%f29, [%rd30];
	add.s64 	%rd31, %rd2, %rd29;
	ld.global.nc.f32 	%f30, [%rd31];
	add.rn.f32 	%f31, %f30, 0f3727F09F;
	rsqrt.approx.f32 	%f32, %f31;
	mul.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f3, %f33;
	add.s64 	%rd32, %rd5, %rd29;
	ld.global.nc.f32 	%f35, [%rd32];
	add.s64 	%rd33, %rd4, %rd29;
	ld.global.nc.f32 	%f36, [%rd33];
	mul.rn.f32 	%f37, %f33, %f36;
	sub.rn.f32 	%f38, %f35, %f37;
	add.rn.f32 	%f39, %f34, %f38;
	max.f32 	%f40, %f39, 0f00000000;
	and.b32  	%r17, %r9, 511;
	mul.wide.u32 	%rd34, %r17, 4;
	add.s64 	%rd35, %rd3, %rd34;
	ld.global.nc.f32 	%f41, [%rd35];
	add.s64 	%rd36, %rd2, %rd34;
	ld.global.nc.f32 	%f42, [%rd36];
	add.rn.f32 	%f43, %f42, 0f3727F09F;
	rsqrt.approx.f32 	%f44, %f43;
	mul.rn.f32 	%f45, %f41, %f44;
	mul.rn.f32 	%f46, %f4, %f45;
	add.s64 	%rd37, %rd5, %rd34;
	ld.global.nc.f32 	%f47, [%rd37];
	add.s64 	%rd38, %rd4, %rd34;
	ld.global.nc.f32 	%f48, [%rd38];
	mul.rn.f32 	%f49, %f45, %f48;
	sub.rn.f32 	%f50, %f47, %f49;
	add.rn.f32 	%f51, %f46, %f50;
	max.f32 	%f52, %f51, 0f00000000;
	st.global.v4.f32 	[%rd18+36759552], {%f16, %f28, %f40, %f52};
LBB87_1:
	ret;

}
	// .globl	copy_101
.visible .entry copy_101(
	.param .u64 copy_101_param_0,
	.param .u64 copy_101_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd4, [copy_101_param_0];
	ld.param.u64 	%rd5, [copy_101_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 9;
	shl.b32 	%r9, %r7, 2;
	or.b32  	%r1, %r9, %r8;
	mul.wide.u32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	mul.wide.u32 	%rd9, %r9, 8192;
	add.s64 	%rd10, %rd1, %rd9;
	mul.wide.u32 	%rd11, %r6, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f1, [%rd12];
	ld.global.nc.f32 	%f2, [%rd12+8192];
	or.b32  	%r10, %r9, 2;
	mul.wide.u32 	%rd13, %r10, 8192;
	add.s64 	%rd14, %rd1, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f3, [%rd15];
	ld.global.nc.f32 	%f4, [%rd12+24576];
	st.global.v4.f32 	[%rd8+4204928], {%f1, %f2, %f3, %f4};
	add.s32 	%r11, %r1, 163840;
	shr.u32 	%r12, %r11, 9;
	mul.wide.u32 	%rd16, %r12, 4;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd17+8192];
	add.s64 	%rd18, %rd14, %rd16;
	ld.global.nc.f32 	%f7, [%rd18];
	ld.global.nc.f32 	%f8, [%rd17+24576];
	st.global.v4.f32 	[%rd8+4860288], {%f5, %f6, %f7, %f8};
	add.s32 	%r13, %r1, 327680;
	shr.u32 	%r14, %r13, 9;
	mul.wide.u32 	%rd19, %r14, 4;
	add.s64 	%rd20, %rd10, %rd19;
	ld.global.nc.f32 	%f9, [%rd20];
	ld.global.nc.f32 	%f10, [%rd20+8192];
	add.s64 	%rd21, %rd14, %rd19;
	ld.global.nc.f32 	%f11, [%rd21];
	ld.global.nc.f32 	%f12, [%rd20+24576];
	st.global.v4.f32 	[%rd8+5515648], {%f9, %f10, %f11, %f12};
	add.s32 	%r15, %r1, 491520;
	shr.u32 	%r16, %r15, 9;
	mul.wide.u32 	%rd22, %r16, 4;
	add.s64 	%rd23, %rd10, %rd22;
	ld.global.nc.f32 	%f13, [%rd23];
	ld.global.nc.f32 	%f14, [%rd23+8192];
	add.s64 	%rd24, %rd14, %rd22;
	ld.global.nc.f32 	%f15, [%rd24];
	ld.global.nc.f32 	%f16, [%rd23+24576];
	st.global.v4.f32 	[%rd8+6171008], {%f13, %f14, %f15, %f16};
	add.s32 	%r17, %r1, 655360;
	shr.u32 	%r18, %r17, 9;
	mul.wide.u32 	%rd25, %r18, 4;
	add.s64 	%rd26, %rd10, %rd25;
	ld.global.nc.f32 	%f17, [%rd26];
	ld.global.nc.f32 	%f18, [%rd26+8192];
	add.s64 	%rd27, %rd14, %rd25;
	ld.global.nc.f32 	%f19, [%rd27];
	ld.global.nc.f32 	%f20, [%rd26+24576];
	st.global.v4.f32 	[%rd8+6826368], {%f17, %f18, %f19, %f20};
	setp.gt.u32 	%p1, %r1, 229375;
	@%p1 bra 	LBB88_3;
	cvt.u64.u32 	%rd2, %r9;
	add.s64 	%rd3, %rd8, 4204928;
	add.s32 	%r2, %r1, 819200;
	add.s32 	%r3, %r1, 819202;
	shr.u32 	%r19, %r2, 9;
	and.b32  	%r20, %r3, 510;
	shl.b64 	%rd28, %rd2, 13;
	add.s64 	%rd29, %rd1, %rd28;
	mul.wide.u32 	%rd30, %r19, 4;
	add.s64 	%rd31, %rd29, %rd30;
	ld.global.nc.f32 	%f21, [%rd31];
	ld.global.nc.f32 	%f22, [%rd31+8192];
	mul.wide.u32 	%rd32, %r20, 8192;
	add.s64 	%rd33, %rd1, %rd32;
	add.s64 	%rd34, %rd33, %rd30;
	ld.global.nc.f32 	%f23, [%rd34];
	ld.global.nc.f32 	%f24, [%rd31+24576];
	st.global.v4.f32 	[%rd3+3276800], {%f21, %f22, %f23, %f24};
	setp.gt.u32 	%p2, %r1, 65535;
	@%p2 bra 	LBB88_3;
	add.s32 	%r4, %r1, 983040;
	or.b32  	%r5, %r4, 2;
	shr.u32 	%r21, %r4, 9;
	and.b32  	%r22, %r5, 510;
	mul.wide.u32 	%rd37, %r21, 4;
	add.s64 	%rd38, %rd29, %rd37;
	ld.global.nc.f32 	%f25, [%rd38];
	ld.global.nc.f32 	%f26, [%rd38+8192];
	mul.wide.u32 	%rd39, %r22, 8192;
	add.s64 	%rd40, %rd1, %rd39;
	add.s64 	%rd41, %rd40, %rd37;
	ld.global.nc.f32 	%f27, [%rd41];
	ld.global.nc.f32 	%f28, [%rd38+24576];
	st.global.v4.f32 	[%rd3+3932160], {%f25, %f26, %f27, %f28};
LBB88_3:
	ret;

}
	// .globl	copy_98
.visible .entry copy_98(
	.param .u64 copy_98_param_0,
	.param .u64 copy_98_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<40>;

	ld.param.u64 	%rd16, [copy_98_param_0];
	ld.param.u64 	%rd17, [copy_98_param_1];
	cvta.to.global.u64 	%rd18, %rd17;
	cvta.to.global.u64 	%rd19, %rd16;
	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 9;
	shl.b32 	%r9, %r7, 2;
	or.b32  	%r1, %r9, %r8;
	or.b32  	%r10, %r1, 2;
	bfe.u32 	%r11, %r10, 1, 9;
	mul.wide.u32 	%rd20, %r11, 16384;
	cvt.u64.u32 	%rd21, %r1;
	shr.u64 	%rd22, %rd21, 8;
	and.b64  	%rd23, %rd22, 1020;
	or.b64  	%rd24, %rd20, %rd23;
	add.s64 	%rd39, %rd19, %rd24;
	bfe.u32 	%r12, %r1, 2, 8;
	mul.wide.u32 	%rd25, %r12, 32768;
	or.b64  	%rd26, %rd25, %rd23;
	add.s64 	%rd38, %rd19, %rd26;
	mul.wide.u32 	%rd27, %r1, 4;
	add.s64 	%rd28, %rd27, %rd18;
	add.s64 	%rd37, %rd28, 9054604;
	add.s32 	%r13, %r1, 163842;
	bfe.u32 	%r14, %r13, 1, 9;
	mul.wide.u32 	%rd29, %r14, 16384;
	add.s64 	%rd30, %rd21, 163840;
	shr.u64 	%rd31, %rd30, 8;
	and.b64  	%rd32, %rd31, 2044;
	or.b64  	%rd33, %rd29, %rd32;
	add.s64 	%rd36, %rd19, %rd33;
	or.b64  	%rd34, %rd25, %rd32;
	add.s64 	%rd35, %rd19, %rd34;
	mov.u32 	%r16, 0;
	bra.uni 	LBB89_1;
LBB89_7:
	add.s32 	%r16, %r16, 327680;
	add.s64 	%rd39, %rd39, 1280;
	add.s64 	%rd38, %rd38, 1280;
	add.s64 	%rd37, %rd37, 1310720;
	add.s64 	%rd36, %rd36, 1280;
	add.s64 	%rd35, %rd35, 1280;
LBB89_1:
	add.s32 	%r3, %r1, %r16;
	setp.lt.u32 	%p1, %r3, 2097152;
	@%p1 bra 	LBB89_4;
	bra.uni 	LBB89_2;
LBB89_4:
	ld.global.nc.f32 	%f1, [%rd38];
	ld.global.nc.f32 	%f2, [%rd38+8192];
	ld.global.nc.f32 	%f3, [%rd39];
	ld.global.nc.f32 	%f4, [%rd38+24576];
	st.global.v4.f32 	[%rd37+-655372], {%f1, %f2, %f3, %f4};
LBB89_2:
	setp.lt.u32 	%p2, %r16, 1933312;
	@%p2 bra 	LBB89_5;
	bra.uni 	LBB89_3;
LBB89_5:
	add.s32 	%r15, %r3, 163840;
	setp.gt.u32 	%p3, %r15, 2097151;
	@%p3 bra 	LBB89_7;
	ld.global.nc.f32 	%f5, [%rd35];
	ld.global.nc.f32 	%f6, [%rd35+8192];
	ld.global.nc.f32 	%f7, [%rd36];
	ld.global.nc.f32 	%f8, [%rd35+24576];
	st.global.v4.f32 	[%rd37+-12], {%f5, %f6, %f7, %f8};
	bra.uni 	LBB89_7;
LBB89_3:
	ret;

}
	// .globl	fusion_11
.visible .entry fusion_11(
	.param .u64 fusion_11_param_0,
	.param .u64 fusion_11_param_1,
	.param .u64 fusion_11_param_2,
	.param .u64 fusion_11_param_3,
	.param .u64 fusion_11_param_4,
	.param .u64 fusion_11_param_5,
	.param .u64 fusion_11_param_6
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<77>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<53>;

	ld.param.u64 	%rd1, [fusion_11_param_0];
	ld.param.u64 	%rd2, [fusion_11_param_6];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_11_param_1];
	ld.param.u64 	%rd5, [fusion_11_param_5];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_11_param_2];
	ld.param.u64 	%rd8, [fusion_11_param_4];
	cvta.to.global.u64 	%rd9, %rd8;
	ld.param.u64 	%rd10, [fusion_11_param_3];
	cvta.to.global.u64 	%rd11, %rd10;
	cvta.to.global.u64 	%rd12, %rd7;
	cvta.to.global.u64 	%rd13, %rd4;
	cvta.to.global.u64 	%rd14, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r5, 1;
	or.b32  	%r7, %r5, 2;
	or.b32  	%r8, %r5, 3;
	mul.wide.u32 	%rd15, %r8, 1402438301;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r9, %rd16;
	mul.wide.u32 	%rd17, %r7, 1402438301;
	shr.u64 	%rd18, %rd17, 36;
	cvt.u32.u64 	%r10, %rd18;
	mul.wide.u32 	%rd19, %r6, 1402438301;
	shr.u64 	%rd20, %rd19, 36;
	cvt.u32.u64 	%r11, %rd20;
	mul.wide.u32 	%rd21, %r5, 1402438301;
	shr.u64 	%rd22, %rd21, 36;
	cvt.u32.u64 	%r12, %rd22;
	mul.wide.u32 	%rd23, %r5, 4;
	add.s64 	%rd24, %rd3, %rd23;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd24+36057088];
	and.b32  	%r13, %r12, 2047;
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd6, %rd25;
	ld.global.nc.f32 	%f5, [%rd26];
	add.rn.f32 	%f6, %f1, %f5;
	ld.global.nc.v4.f32 	{%f7, %f8, %f9, %f10}, [%rd24+35655680];
	add.s64 	%rd27, %rd9, %rd25;
	ld.global.nc.f32 	%f11, [%rd27];
	add.rn.f32 	%f12, %f7, %f11;
	add.rn.f32 	%f13, %f6, %f12;
	add.s64 	%rd28, %rd12, %rd25;
	ld.global.nc.f32 	%f14, [%rd28];
	add.s64 	%rd29, %rd11, %rd25;
	ld.global.nc.f32 	%f15, [%rd29];
	add.rn.f32 	%f16, %f15, 0f3727F09F;
	rsqrt.approx.f32 	%f17, %f16;
	mul.rn.f32 	%f18, %f14, %f17;
	mul.rn.f32 	%f19, %f13, %f18;
	add.s64 	%rd30, %rd14, %rd25;
	ld.global.nc.f32 	%f20, [%rd30];
	add.s64 	%rd31, %rd13, %rd25;
	ld.global.nc.f32 	%f21, [%rd31];
	mul.rn.f32 	%f22, %f18, %f21;
	sub.rn.f32 	%f23, %f20, %f22;
	add.rn.f32 	%f24, %f19, %f23;
	max.f32 	%f25, %f24, 0f00000000;
	and.b32  	%r14, %r11, 2047;
	mul.wide.u32 	%rd32, %r14, 4;
	add.s64 	%rd33, %rd6, %rd32;
	ld.global.nc.f32 	%f26, [%rd33];
	add.rn.f32 	%f27, %f2, %f26;
	add.s64 	%rd34, %rd9, %rd32;
	ld.global.nc.f32 	%f28, [%rd34];
	add.rn.f32 	%f29, %f8, %f28;
	add.rn.f32 	%f30, %f27, %f29;
	add.s64 	%rd35, %rd12, %rd32;
	ld.global.nc.f32 	%f31, [%rd35];
	add.s64 	%rd36, %rd11, %rd32;
	ld.global.nc.f32 	%f32, [%rd36];
	add.rn.f32 	%f33, %f32, 0f3727F09F;
	rsqrt.approx.f32 	%f34, %f33;
	mul.rn.f32 	%f35, %f31, %f34;
	mul.rn.f32 	%f36, %f30, %f35;
	add.s64 	%rd37, %rd14, %rd32;
	ld.global.nc.f32 	%f37, [%rd37];
	add.s64 	%rd38, %rd13, %rd32;
	ld.global.nc.f32 	%f38, [%rd38];
	mul.rn.f32 	%f39, %f35, %f38;
	sub.rn.f32 	%f40, %f37, %f39;
	add.rn.f32 	%f41, %f36, %f40;
	max.f32 	%f42, %f41, 0f00000000;
	and.b32  	%r15, %r10, 2047;
	mul.wide.u32 	%rd39, %r15, 4;
	add.s64 	%rd40, %rd6, %rd39;
	ld.global.nc.f32 	%f43, [%rd40];
	add.rn.f32 	%f44, %f3, %f43;
	add.s64 	%rd41, %rd9, %rd39;
	ld.global.nc.f32 	%f45, [%rd41];
	add.rn.f32 	%f46, %f9, %f45;
	add.rn.f32 	%f47, %f44, %f46;
	add.s64 	%rd42, %rd12, %rd39;
	ld.global.nc.f32 	%f48, [%rd42];
	add.s64 	%rd43, %rd11, %rd39;
	ld.global.nc.f32 	%f49, [%rd43];
	add.rn.f32 	%f50, %f49, 0f3727F09F;
	rsqrt.approx.f32 	%f51, %f50;
	mul.rn.f32 	%f52, %f48, %f51;
	mul.rn.f32 	%f53, %f47, %f52;
	add.s64 	%rd44, %rd14, %rd39;
	ld.global.nc.f32 	%f54, [%rd44];
	add.s64 	%rd45, %rd13, %rd39;
	ld.global.nc.f32 	%f55, [%rd45];
	mul.rn.f32 	%f56, %f52, %f55;
	sub.rn.f32 	%f57, %f54, %f56;
	add.rn.f32 	%f58, %f53, %f57;
	max.f32 	%f59, %f58, 0f00000000;
	and.b32  	%r16, %r9, 2047;
	mul.wide.u32 	%rd46, %r16, 4;
	add.s64 	%rd47, %rd6, %rd46;
	ld.global.nc.f32 	%f60, [%rd47];
	add.rn.f32 	%f61, %f4, %f60;
	add.s64 	%rd48, %rd9, %rd46;
	ld.global.nc.f32 	%f62, [%rd48];
	add.rn.f32 	%f63, %f10, %f62;
	add.rn.f32 	%f64, %f61, %f63;
	add.s64 	%rd49, %rd12, %rd46;
	ld.global.nc.f32 	%f65, [%rd49];
	add.s64 	%rd50, %rd11, %rd46;
	ld.global.nc.f32 	%f66, [%rd50];
	add.rn.f32 	%f67, %f66, 0f3727F09F;
	rsqrt.approx.f32 	%f68, %f67;
	mul.rn.f32 	%f69, %f65, %f68;
	mul.rn.f32 	%f70, %f64, %f69;
	add.s64 	%rd51, %rd14, %rd46;
	ld.global.nc.f32 	%f71, [%rd51];
	add.s64 	%rd52, %rd13, %rd46;
	ld.global.nc.f32 	%f72, [%rd52];
	mul.rn.f32 	%f73, %f69, %f72;
	sub.rn.f32 	%f74, %f71, %f73;
	add.rn.f32 	%f75, %f70, %f74;
	max.f32 	%f76, %f75, 0f00000000;
	st.global.v4.f32 	[%rd24+36458496], {%f25, %f42, %f59, %f76};
	ret;

}
	// .globl	copy_102
.visible .entry copy_102(
	.param .u64 copy_102_param_0,
	.param .u64 copy_102_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<50>;

	ld.param.u64 	%rd4, [copy_102_param_0];
	ld.param.u64 	%rd5, [copy_102_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 9;
	shl.b32 	%r9, %r7, 2;
	or.b32  	%r1, %r9, %r8;
	mul.wide.u32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	and.b32  	%r10, %r1, 2044;
	or.b32  	%r11, %r1, 2;
	and.b32  	%r12, %r6, 508;
	and.b32  	%r13, %r11, 2046;
	cvt.u64.u32 	%rd9, %r12;
	mul.wide.u32 	%rd10, %r10, 2048;
	add.s64 	%rd11, %rd1, %rd10;
	add.s64 	%rd12, %rd11, %rd9;
	ld.global.nc.f32 	%f1, [%rd12];
	ld.global.nc.f32 	%f2, [%rd12+2048];
	mul.wide.u32 	%rd13, %r13, 2048;
	add.s64 	%rd14, %rd1, %rd13;
	add.s64 	%rd15, %rd14, %rd9;
	ld.global.nc.f32 	%f3, [%rd15];
	ld.global.nc.f32 	%f4, [%rd12+6144];
	st.global.v4.f32 	[%rd8+4198784], {%f1, %f2, %f3, %f4};
	add.s32 	%r14, %r1, 163840;
	add.s32 	%r15, %r1, 163842;
	shr.u32 	%r16, %r14, 11;
	and.b32  	%r17, %r15, 2046;
	mul.wide.u32 	%rd16, %r16, 4;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd17+2048];
	mul.wide.u32 	%rd18, %r17, 2048;
	add.s64 	%rd19, %rd1, %rd18;
	add.s64 	%rd20, %rd19, %rd16;
	ld.global.nc.f32 	%f7, [%rd20];
	ld.global.nc.f32 	%f8, [%rd17+6144];
	st.global.v4.f32 	[%rd8+4854144], {%f5, %f6, %f7, %f8};
	add.s32 	%r18, %r1, 327680;
	add.s32 	%r19, %r1, 327682;
	shr.u32 	%r20, %r18, 11;
	and.b32  	%r21, %r19, 2046;
	mul.wide.u32 	%rd21, %r20, 4;
	add.s64 	%rd22, %rd11, %rd21;
	ld.global.nc.f32 	%f9, [%rd22];
	ld.global.nc.f32 	%f10, [%rd22+2048];
	mul.wide.u32 	%rd23, %r21, 2048;
	add.s64 	%rd24, %rd1, %rd23;
	add.s64 	%rd25, %rd24, %rd21;
	ld.global.nc.f32 	%f11, [%rd25];
	ld.global.nc.f32 	%f12, [%rd22+6144];
	st.global.v4.f32 	[%rd8+5509504], {%f9, %f10, %f11, %f12};
	add.s32 	%r22, %r1, 491520;
	add.s32 	%r23, %r1, 491522;
	shr.u32 	%r24, %r22, 11;
	and.b32  	%r25, %r23, 2046;
	mul.wide.u32 	%rd26, %r24, 4;
	add.s64 	%rd27, %rd11, %rd26;
	ld.global.nc.f32 	%f13, [%rd27];
	ld.global.nc.f32 	%f14, [%rd27+2048];
	mul.wide.u32 	%rd28, %r25, 2048;
	add.s64 	%rd29, %rd1, %rd28;
	add.s64 	%rd30, %rd29, %rd26;
	ld.global.nc.f32 	%f15, [%rd30];
	ld.global.nc.f32 	%f16, [%rd27+6144];
	st.global.v4.f32 	[%rd8+6164864], {%f13, %f14, %f15, %f16};
	add.s32 	%r26, %r1, 655360;
	add.s32 	%r27, %r1, 655362;
	shr.u32 	%r28, %r26, 11;
	and.b32  	%r29, %r27, 2046;
	mul.wide.u32 	%rd31, %r28, 4;
	add.s64 	%rd32, %rd11, %rd31;
	ld.global.nc.f32 	%f17, [%rd32];
	ld.global.nc.f32 	%f18, [%rd32+2048];
	mul.wide.u32 	%rd33, %r29, 2048;
	add.s64 	%rd34, %rd1, %rd33;
	add.s64 	%rd35, %rd34, %rd31;
	ld.global.nc.f32 	%f19, [%rd35];
	ld.global.nc.f32 	%f20, [%rd32+6144];
	st.global.v4.f32 	[%rd8+6820224], {%f17, %f18, %f19, %f20};
	setp.gt.u32 	%p1, %r1, 229375;
	@%p1 bra 	LBB91_3;
	cvt.u64.u32 	%rd2, %r10;
	add.s64 	%rd3, %rd8, 4198784;
	add.s32 	%r2, %r1, 819200;
	add.s32 	%r3, %r1, 819202;
	shr.u32 	%r30, %r2, 11;
	and.b32  	%r31, %r3, 2046;
	shl.b64 	%rd36, %rd2, 11;
	add.s64 	%rd37, %rd1, %rd36;
	mul.wide.u32 	%rd38, %r30, 4;
	add.s64 	%rd39, %rd37, %rd38;
	ld.global.nc.f32 	%f21, [%rd39];
	ld.global.nc.f32 	%f22, [%rd39+2048];
	mul.wide.u32 	%rd40, %r31, 2048;
	add.s64 	%rd41, %rd1, %rd40;
	add.s64 	%rd42, %rd41, %rd38;
	ld.global.nc.f32 	%f23, [%rd42];
	ld.global.nc.f32 	%f24, [%rd39+6144];
	st.global.v4.f32 	[%rd3+3276800], {%f21, %f22, %f23, %f24};
	setp.gt.u32 	%p2, %r1, 65535;
	@%p2 bra 	LBB91_3;
	add.s32 	%r4, %r1, 983040;
	or.b32  	%r5, %r4, 2;
	shr.u32 	%r32, %r4, 11;
	and.b32  	%r33, %r5, 2046;
	mul.wide.u32 	%rd45, %r32, 4;
	add.s64 	%rd46, %rd37, %rd45;
	ld.global.nc.f32 	%f25, [%rd46];
	ld.global.nc.f32 	%f26, [%rd46+2048];
	mul.wide.u32 	%rd47, %r33, 2048;
	add.s64 	%rd48, %rd1, %rd47;
	add.s64 	%rd49, %rd48, %rd45;
	ld.global.nc.f32 	%f27, [%rd49];
	ld.global.nc.f32 	%f28, [%rd46+6144];
	st.global.v4.f32 	[%rd3+3932160], {%f25, %f26, %f27, %f28};
LBB91_3:
	ret;

}
	// .globl	fusion_10
.visible .entry fusion_10(
	.param .u64 fusion_10_param_0,
	.param .u64 fusion_10_param_1,
	.param .u64 fusion_10_param_2,
	.param .u64 fusion_10_param_3,
	.param .u64 fusion_10_param_4
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<7>;
	.reg .f32 	%f<53>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<39>;

	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 10;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	setp.lt.u32 	%p1, %r1, 25088;
	@%p1 bra 	LBB92_2;
	bra.uni 	LBB92_1;
LBB92_2:
	ld.param.u64 	%rd6, [fusion_10_param_0];
	ld.param.u64 	%rd7, [fusion_10_param_4];
	cvta.to.global.u64 	%rd1, %rd7;
	ld.param.u64 	%rd8, [fusion_10_param_1];
	ld.param.u64 	%rd9, [fusion_10_param_3];
	cvta.to.global.u64 	%rd2, %rd9;
	ld.param.u64 	%rd10, [fusion_10_param_2];
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	cvta.to.global.u64 	%rd5, %rd6;
	or.b32  	%r2, %r1, 1;
	or.b32  	%r3, %r1, 2;
	or.b32  	%r4, %r1, 3;
	mul.wide.u32 	%rd11, %r4, 1402438301;
	shr.u64 	%rd12, %rd11, 36;
	cvt.u32.u64 	%r9, %rd12;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 36;
	cvt.u32.u64 	%r10, %rd14;
	mul.wide.u32 	%rd15, %r2, 1402438301;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r11, %rd16;
	cvt.u16.u32 	%rs1, %r1;
	mul.wide.u16 	%r12, %rs1, 20063;
	shr.u32 	%r13, %r12, 16;
	cvt.u16.u32 	%rs2, %r13;
	sub.s16 	%rs3, %rs1, %rs2;
	shr.u16 	%rs4, %rs3, 1;
	add.s16 	%rs5, %rs4, %rs2;
	shr.u16 	%rs6, %rs5, 5;
	mul.wide.u32 	%rd17, %r1, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd18+8393088];
	cvt.u32.u16 	%r14, %rs6;
	mul.wide.u32 	%rd19, %r14, 4;
	add.s64 	%rd20, %rd3, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.s64 	%rd21, %rd2, %rd19;
	ld.global.nc.f32 	%f6, [%rd21];
	add.rn.f32 	%f7, %f6, 0f3727F09F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd22, %rd5, %rd19;
	ld.global.nc.f32 	%f11, [%rd22];
	add.s64 	%rd23, %rd4, %rd19;
	ld.global.nc.f32 	%f12, [%rd23];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	and.b32  	%r15, %r11, 511;
	mul.wide.u32 	%rd24, %r15, 4;
	add.s64 	%rd25, %rd3, %rd24;
	ld.global.nc.f32 	%f17, [%rd25];
	add.s64 	%rd26, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd26];
	add.rn.f32 	%f19, %f18, 0f3727F09F;
	rsqrt.approx.f32 	%f20, %f19;
	mul.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f2, %f21;
	add.s64 	%rd27, %rd5, %rd24;
	ld.global.nc.f32 	%f23, [%rd27];
	add.s64 	%rd28, %rd4, %rd24;
	ld.global.nc.f32 	%f24, [%rd28];
	mul.rn.f32 	%f25, %f21, %f24;
	sub.rn.f32 	%f26, %f23, %f25;
	add.rn.f32 	%f27, %f22, %f26;
	max.f32 	%f28, %f27, 0f00000000;
	and.b32  	%r16, %r10, 511;
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd3, %rd29;
	ld.global.nc.f32 	%f29, [%rd30];
	add.s64 	%rd31, %rd2, %rd29;
	ld.global.nc.f32 	%f30, [%rd31];
	add.rn.f32 	%f31, %f30, 0f3727F09F;
	rsqrt.approx.f32 	%f32, %f31;
	mul.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f3, %f33;
	add.s64 	%rd32, %rd5, %rd29;
	ld.global.nc.f32 	%f35, [%rd32];
	add.s64 	%rd33, %rd4, %rd29;
	ld.global.nc.f32 	%f36, [%rd33];
	mul.rn.f32 	%f37, %f33, %f36;
	sub.rn.f32 	%f38, %f35, %f37;
	add.rn.f32 	%f39, %f34, %f38;
	max.f32 	%f40, %f39, 0f00000000;
	and.b32  	%r17, %r9, 511;
	mul.wide.u32 	%rd34, %r17, 4;
	add.s64 	%rd35, %rd3, %rd34;
	ld.global.nc.f32 	%f41, [%rd35];
	add.s64 	%rd36, %rd2, %rd34;
	ld.global.nc.f32 	%f42, [%rd36];
	add.rn.f32 	%f43, %f42, 0f3727F09F;
	rsqrt.approx.f32 	%f44, %f43;
	mul.rn.f32 	%f45, %f41, %f44;
	mul.rn.f32 	%f46, %f4, %f45;
	add.s64 	%rd37, %rd5, %rd34;
	ld.global.nc.f32 	%f47, [%rd37];
	add.s64 	%rd38, %rd4, %rd34;
	ld.global.nc.f32 	%f48, [%rd38];
	mul.rn.f32 	%f49, %f45, %f48;
	sub.rn.f32 	%f50, %f47, %f49;
	add.rn.f32 	%f51, %f46, %f50;
	max.f32 	%f52, %f51, 0f00000000;
	st.global.v4.f32 	[%rd18+36558848], {%f16, %f28, %f40, %f52};
LBB92_1:
	ret;

}
	// .globl	copy_103
.visible .entry copy_103(
	.param .u64 copy_103_param_0,
	.param .u64 copy_103_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<52>;
	.reg .b64 	%rd<65>;

	ld.param.u64 	%rd5, [copy_103_param_0];
	ld.param.u64 	%rd6, [copy_103_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd1, %rd5;
	mov.u32 	%r9, %ctaid.x;
	mov.u32 	%r10, %tid.x;
	shl.b32 	%r11, %r9, 9;
	shl.b32 	%r12, %r10, 2;
	or.b32  	%r1, %r12, %r11;
	mul.wide.u32 	%rd8, %r1, 4;
	add.s64 	%rd9, %rd8, %rd7;
	add.s64 	%rd64, %rd9, 26218508;
	mov.u32 	%r51, -163840;
	bra.uni 	LBB93_1;
LBB93_2:
	add.s32 	%r51, %r51, 163840;
	add.s64 	%rd64, %rd64, 655360;
	setp.lt.u32 	%p2, %r51, 2195456;
	@%p2 bra 	LBB93_1;
	bra.uni 	LBB93_3;
LBB93_1:
	add.s32 	%r13, %r1, %r51;
	add.s32 	%r3, %r13, 163840;
	setp.lt.u32 	%p1, %r3, 2359296;
	@%p1 bra 	LBB93_4;
	bra.uni 	LBB93_2;
LBB93_4:
	add.s32 	%r4, %r13, 163841;
	add.s32 	%r5, %r13, 163842;
	add.s32 	%r6, %r13, 163843;
	mul.wide.u32 	%rd10, %r3, 954437177;
	shr.u64 	%rd11, %rd10, 42;
	cvt.u32.u64 	%r14, %rd11;
	mul.wide.u32 	%rd12, %r6, 954437177;
	shr.u64 	%rd13, %rd12, 33;
	cvt.u32.u64 	%r15, %rd13;
	and.b32  	%r16, %r15, 511;
	mul.wide.u32 	%rd14, %r6, -1431655765;
	shr.u64 	%rd15, %rd14, 33;
	cvt.u32.u64 	%r18, %rd15;
	mul.wide.u32 	%rd16, %r18, -1431655765;
	shr.u64 	%rd17, %rd16, 33;
	cvt.u32.u64 	%r19, %rd17;
	mul.lo.s32 	%r20, %r19, 3;
	sub.s32 	%r21, %r18, %r20;
	mul.lo.s32 	%r22, %r18, 3;
	sub.s32 	%r23, %r6, %r22;
	mul.wide.u32 	%rd18, %r5, 954437177;
	shr.u64 	%rd19, %rd18, 33;
	cvt.u32.u64 	%r24, %rd19;
	and.b32  	%r25, %r24, 511;
	mul.wide.u32 	%rd20, %r5, -1431655765;
	shr.u64 	%rd21, %rd20, 33;
	cvt.u32.u64 	%r27, %rd21;
	mul.wide.u32 	%rd22, %r27, -1431655765;
	shr.u64 	%rd23, %rd22, 33;
	cvt.u32.u64 	%r28, %rd23;
	mul.lo.s32 	%r29, %r28, 3;
	sub.s32 	%r30, %r27, %r29;
	mul.lo.s32 	%r31, %r27, 3;
	sub.s32 	%r32, %r5, %r31;
	mul.wide.u32 	%rd24, %r4, 954437177;
	shr.u64 	%rd25, %rd24, 33;
	cvt.u32.u64 	%r33, %rd25;
	and.b32  	%r34, %r33, 511;
	mul.wide.u32 	%rd26, %r4, -1431655765;
	shr.u64 	%rd27, %rd26, 33;
	cvt.u32.u64 	%r36, %rd27;
	mul.wide.u32 	%rd28, %r36, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r37, %rd29;
	mul.lo.s32 	%r38, %r37, 3;
	sub.s32 	%r39, %r36, %r38;
	mul.lo.s32 	%r40, %r36, 3;
	sub.s32 	%r41, %r4, %r40;
	shr.u64 	%rd30, %rd10, 33;
	cvt.u32.u64 	%r42, %rd30;
	and.b32  	%r43, %r42, 511;
	mul.wide.u32 	%rd31, %r3, -1431655765;
	shr.u64 	%rd32, %rd31, 33;
	cvt.u32.u64 	%r45, %rd32;
	mul.wide.u32 	%rd33, %r45, -1431655765;
	shr.u64 	%rd34, %rd33, 33;
	cvt.u32.u64 	%r46, %rd34;
	mul.lo.s32 	%r47, %r46, 3;
	sub.s32 	%r48, %r45, %r47;
	mul.lo.s32 	%r49, %r45, 3;
	sub.s32 	%r50, %r3, %r49;
	mul.wide.u32 	%rd35, %r48, 3145728;
	add.s64 	%rd36, %rd1, %rd35;
	mul.wide.u32 	%rd37, %r50, 1048576;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r43, 2048;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r14, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f1, [%rd42];
	mul.wide.u32 	%rd43, %r39, 3145728;
	add.s64 	%rd44, %rd1, %rd43;
	mul.wide.u32 	%rd45, %r41, 1048576;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r34, 2048;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd41;
	ld.global.nc.f32 	%f2, [%rd49];
	mul.wide.u32 	%rd50, %r30, 3145728;
	add.s64 	%rd51, %rd1, %rd50;
	mul.wide.u32 	%rd52, %r32, 1048576;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r25, 2048;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd41;
	ld.global.nc.f32 	%f3, [%rd56];
	mul.wide.u32 	%rd57, %r21, 3145728;
	add.s64 	%rd58, %rd1, %rd57;
	mul.wide.u32 	%rd59, %r23, 1048576;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r16, 2048;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd41;
	ld.global.nc.f32 	%f4, [%rd63];
	st.global.v4.f32 	[%rd64+-12], {%f1, %f2, %f3, %f4};
	bra.uni 	LBB93_2;
LBB93_3:
	ret;

}
	// .globl	fusion_9
.visible .entry fusion_9(
	.param .u64 fusion_9_param_0,
	.param .u64 fusion_9_param_1,
	.param .u64 fusion_9_param_2,
	.param .u64 fusion_9_param_3,
	.param .u64 fusion_9_param_4
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<7>;
	.reg .f32 	%f<53>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<39>;

	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 10;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	setp.lt.u32 	%p1, %r1, 25088;
	@%p1 bra 	LBB94_2;
	bra.uni 	LBB94_1;
LBB94_2:
	ld.param.u64 	%rd6, [fusion_9_param_0];
	ld.param.u64 	%rd7, [fusion_9_param_4];
	cvta.to.global.u64 	%rd1, %rd7;
	ld.param.u64 	%rd8, [fusion_9_param_1];
	ld.param.u64 	%rd9, [fusion_9_param_3];
	cvta.to.global.u64 	%rd2, %rd9;
	ld.param.u64 	%rd10, [fusion_9_param_2];
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	cvta.to.global.u64 	%rd5, %rd6;
	or.b32  	%r2, %r1, 1;
	or.b32  	%r3, %r1, 2;
	or.b32  	%r4, %r1, 3;
	mul.wide.u32 	%rd11, %r4, 1402438301;
	shr.u64 	%rd12, %rd11, 36;
	cvt.u32.u64 	%r9, %rd12;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 36;
	cvt.u32.u64 	%r10, %rd14;
	mul.wide.u32 	%rd15, %r2, 1402438301;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r11, %rd16;
	cvt.u16.u32 	%rs1, %r1;
	mul.wide.u16 	%r12, %rs1, 20063;
	shr.u32 	%r13, %r12, 16;
	cvt.u16.u32 	%rs2, %r13;
	sub.s16 	%rs3, %rs1, %rs2;
	shr.u16 	%rs4, %rs3, 1;
	add.s16 	%rs5, %rs4, %rs2;
	shr.u16 	%rs6, %rs5, 5;
	mul.wide.u32 	%rd17, %r1, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd18+36458496];
	cvt.u32.u16 	%r14, %rs6;
	mul.wide.u32 	%rd19, %r14, 4;
	add.s64 	%rd20, %rd3, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.s64 	%rd21, %rd2, %rd19;
	ld.global.nc.f32 	%f6, [%rd21];
	add.rn.f32 	%f7, %f6, 0f3727F09F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd22, %rd5, %rd19;
	ld.global.nc.f32 	%f11, [%rd22];
	add.s64 	%rd23, %rd4, %rd19;
	ld.global.nc.f32 	%f12, [%rd23];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	and.b32  	%r15, %r11, 511;
	mul.wide.u32 	%rd24, %r15, 4;
	add.s64 	%rd25, %rd3, %rd24;
	ld.global.nc.f32 	%f17, [%rd25];
	add.s64 	%rd26, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd26];
	add.rn.f32 	%f19, %f18, 0f3727F09F;
	rsqrt.approx.f32 	%f20, %f19;
	mul.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f2, %f21;
	add.s64 	%rd27, %rd5, %rd24;
	ld.global.nc.f32 	%f23, [%rd27];
	add.s64 	%rd28, %rd4, %rd24;
	ld.global.nc.f32 	%f24, [%rd28];
	mul.rn.f32 	%f25, %f21, %f24;
	sub.rn.f32 	%f26, %f23, %f25;
	add.rn.f32 	%f27, %f22, %f26;
	max.f32 	%f28, %f27, 0f00000000;
	and.b32  	%r16, %r10, 511;
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd3, %rd29;
	ld.global.nc.f32 	%f29, [%rd30];
	add.s64 	%rd31, %rd2, %rd29;
	ld.global.nc.f32 	%f30, [%rd31];
	add.rn.f32 	%f31, %f30, 0f3727F09F;
	rsqrt.approx.f32 	%f32, %f31;
	mul.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f3, %f33;
	add.s64 	%rd32, %rd5, %rd29;
	ld.global.nc.f32 	%f35, [%rd32];
	add.s64 	%rd33, %rd4, %rd29;
	ld.global.nc.f32 	%f36, [%rd33];
	mul.rn.f32 	%f37, %f33, %f36;
	sub.rn.f32 	%f38, %f35, %f37;
	add.rn.f32 	%f39, %f34, %f38;
	max.f32 	%f40, %f39, 0f00000000;
	and.b32  	%r17, %r9, 511;
	mul.wide.u32 	%rd34, %r17, 4;
	add.s64 	%rd35, %rd3, %rd34;
	ld.global.nc.f32 	%f41, [%rd35];
	add.s64 	%rd36, %rd2, %rd34;
	ld.global.nc.f32 	%f42, [%rd36];
	add.rn.f32 	%f43, %f42, 0f3727F09F;
	rsqrt.approx.f32 	%f44, %f43;
	mul.rn.f32 	%f45, %f41, %f44;
	mul.rn.f32 	%f46, %f4, %f45;
	add.s64 	%rd37, %rd5, %rd34;
	ld.global.nc.f32 	%f47, [%rd37];
	add.s64 	%rd38, %rd4, %rd34;
	ld.global.nc.f32 	%f48, [%rd38];
	mul.rn.f32 	%f49, %f45, %f48;
	sub.rn.f32 	%f50, %f47, %f49;
	add.rn.f32 	%f51, %f46, %f50;
	max.f32 	%f52, %f51, 0f00000000;
	st.global.v4.f32 	[%rd18+36859904], {%f16, %f28, %f40, %f52};
LBB94_1:
	ret;

}
	// .globl	copy_104
.visible .entry copy_104(
	.param .u64 copy_104_param_0,
	.param .u64 copy_104_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd4, [copy_104_param_0];
	ld.param.u64 	%rd5, [copy_104_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 9;
	shl.b32 	%r9, %r7, 2;
	or.b32  	%r1, %r9, %r8;
	mul.wide.u32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	mul.wide.u32 	%rd9, %r9, 8192;
	add.s64 	%rd10, %rd1, %rd9;
	mul.wide.u32 	%rd11, %r6, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f1, [%rd12];
	ld.global.nc.f32 	%f2, [%rd12+8192];
	or.b32  	%r10, %r9, 2;
	mul.wide.u32 	%rd13, %r10, 8192;
	add.s64 	%rd14, %rd1, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f3, [%rd15];
	ld.global.nc.f32 	%f4, [%rd12+24576];
	st.global.v4.f32 	[%rd8+4204928], {%f1, %f2, %f3, %f4};
	add.s32 	%r11, %r1, 163840;
	shr.u32 	%r12, %r11, 9;
	mul.wide.u32 	%rd16, %r12, 4;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd17+8192];
	add.s64 	%rd18, %rd14, %rd16;
	ld.global.nc.f32 	%f7, [%rd18];
	ld.global.nc.f32 	%f8, [%rd17+24576];
	st.global.v4.f32 	[%rd8+4860288], {%f5, %f6, %f7, %f8};
	add.s32 	%r13, %r1, 327680;
	shr.u32 	%r14, %r13, 9;
	mul.wide.u32 	%rd19, %r14, 4;
	add.s64 	%rd20, %rd10, %rd19;
	ld.global.nc.f32 	%f9, [%rd20];
	ld.global.nc.f32 	%f10, [%rd20+8192];
	add.s64 	%rd21, %rd14, %rd19;
	ld.global.nc.f32 	%f11, [%rd21];
	ld.global.nc.f32 	%f12, [%rd20+24576];
	st.global.v4.f32 	[%rd8+5515648], {%f9, %f10, %f11, %f12};
	add.s32 	%r15, %r1, 491520;
	shr.u32 	%r16, %r15, 9;
	mul.wide.u32 	%rd22, %r16, 4;
	add.s64 	%rd23, %rd10, %rd22;
	ld.global.nc.f32 	%f13, [%rd23];
	ld.global.nc.f32 	%f14, [%rd23+8192];
	add.s64 	%rd24, %rd14, %rd22;
	ld.global.nc.f32 	%f15, [%rd24];
	ld.global.nc.f32 	%f16, [%rd23+24576];
	st.global.v4.f32 	[%rd8+6171008], {%f13, %f14, %f15, %f16};
	add.s32 	%r17, %r1, 655360;
	shr.u32 	%r18, %r17, 9;
	mul.wide.u32 	%rd25, %r18, 4;
	add.s64 	%rd26, %rd10, %rd25;
	ld.global.nc.f32 	%f17, [%rd26];
	ld.global.nc.f32 	%f18, [%rd26+8192];
	add.s64 	%rd27, %rd14, %rd25;
	ld.global.nc.f32 	%f19, [%rd27];
	ld.global.nc.f32 	%f20, [%rd26+24576];
	st.global.v4.f32 	[%rd8+6826368], {%f17, %f18, %f19, %f20};
	setp.gt.u32 	%p1, %r1, 229375;
	@%p1 bra 	LBB95_3;
	cvt.u64.u32 	%rd2, %r9;
	add.s64 	%rd3, %rd8, 4204928;
	add.s32 	%r2, %r1, 819200;
	add.s32 	%r3, %r1, 819202;
	shr.u32 	%r19, %r2, 9;
	and.b32  	%r20, %r3, 510;
	shl.b64 	%rd28, %rd2, 13;
	add.s64 	%rd29, %rd1, %rd28;
	mul.wide.u32 	%rd30, %r19, 4;
	add.s64 	%rd31, %rd29, %rd30;
	ld.global.nc.f32 	%f21, [%rd31];
	ld.global.nc.f32 	%f22, [%rd31+8192];
	mul.wide.u32 	%rd32, %r20, 8192;
	add.s64 	%rd33, %rd1, %rd32;
	add.s64 	%rd34, %rd33, %rd30;
	ld.global.nc.f32 	%f23, [%rd34];
	ld.global.nc.f32 	%f24, [%rd31+24576];
	st.global.v4.f32 	[%rd3+3276800], {%f21, %f22, %f23, %f24};
	setp.gt.u32 	%p2, %r1, 65535;
	@%p2 bra 	LBB95_3;
	add.s32 	%r4, %r1, 983040;
	or.b32  	%r5, %r4, 2;
	shr.u32 	%r21, %r4, 9;
	and.b32  	%r22, %r5, 510;
	mul.wide.u32 	%rd37, %r21, 4;
	add.s64 	%rd38, %rd29, %rd37;
	ld.global.nc.f32 	%f25, [%rd38];
	ld.global.nc.f32 	%f26, [%rd38+8192];
	mul.wide.u32 	%rd39, %r22, 8192;
	add.s64 	%rd40, %rd1, %rd39;
	add.s64 	%rd41, %rd40, %rd37;
	ld.global.nc.f32 	%f27, [%rd41];
	ld.global.nc.f32 	%f28, [%rd38+24576];
	st.global.v4.f32 	[%rd3+3932160], {%f25, %f26, %f27, %f28};
LBB95_3:
	ret;

}
	// .globl	fusion_7
.visible .entry fusion_7(
	.param .u64 fusion_7_param_0,
	.param .u64 fusion_7_param_1,
	.param .u64 fusion_7_param_2,
	.param .u64 fusion_7_param_3,
	.param .u64 fusion_7_param_4,
	.param .u64 fusion_7_param_5,
	.param .u64 fusion_7_param_6,
	.param .u64 fusion_7_param_7
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<93>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<59>;

	ld.param.u64 	%rd1, [fusion_7_param_0];
	ld.param.u64 	%rd2, [fusion_7_param_7];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_7_param_1];
	ld.param.u64 	%rd5, [fusion_7_param_6];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.param.u64 	%rd7, [fusion_7_param_2];
	ld.param.u64 	%rd8, [fusion_7_param_5];
	cvta.to.global.u64 	%rd9, %rd8;
	ld.param.u64 	%rd10, [fusion_7_param_3];
	ld.param.u64 	%rd11, [fusion_7_param_4];
	cvta.to.global.u64 	%rd12, %rd11;
	cvta.to.global.u64 	%rd13, %rd10;
	cvta.to.global.u64 	%rd14, %rd7;
	cvta.to.global.u64 	%rd15, %rd4;
	cvta.to.global.u64 	%rd16, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r5, 1;
	or.b32  	%r7, %r5, 2;
	or.b32  	%r8, %r5, 3;
	mul.wide.u32 	%rd17, %r8, 1402438301;
	shr.u64 	%rd18, %rd17, 36;
	cvt.u32.u64 	%r9, %rd18;
	mul.wide.u32 	%rd19, %r7, 1402438301;
	shr.u64 	%rd20, %rd19, 36;
	cvt.u32.u64 	%r10, %rd20;
	mul.wide.u32 	%rd21, %r6, 1402438301;
	shr.u64 	%rd22, %rd21, 36;
	cvt.u32.u64 	%r11, %rd22;
	mul.wide.u32 	%rd23, %r5, 1402438301;
	shr.u64 	%rd24, %rd23, 36;
	cvt.u32.u64 	%r12, %rd24;
	mul.wide.u32 	%rd25, %r5, 4;
	add.s64 	%rd26, %rd3, %rd25;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd26+36057088];
	and.b32  	%r13, %r12, 2047;
	mul.wide.u32 	%rd27, %r13, 4;
	add.s64 	%rd28, %rd9, %rd27;
	ld.global.nc.f32 	%f5, [%rd28];
	add.rn.f32 	%f6, %f1, %f5;
	ld.global.nc.v4.f32 	{%f7, %f8, %f9, %f10}, [%rd26+35655680];
	add.s64 	%rd29, %rd12, %rd27;
	ld.global.nc.f32 	%f11, [%rd29];
	add.rn.f32 	%f12, %f7, %f11;
	add.rn.f32 	%f13, %f6, %f12;
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd26+36458496];
	add.s64 	%rd30, %rd6, %rd27;
	ld.global.nc.f32 	%f18, [%rd30];
	add.rn.f32 	%f19, %f14, %f18;
	add.rn.f32 	%f20, %f13, %f19;
	add.s64 	%rd31, %rd14, %rd27;
	ld.global.nc.f32 	%f21, [%rd31];
	add.s64 	%rd32, %rd13, %rd27;
	ld.global.nc.f32 	%f22, [%rd32];
	add.rn.f32 	%f23, %f22, 0f3727F09F;
	rsqrt.approx.f32 	%f24, %f23;
	mul.rn.f32 	%f25, %f21, %f24;
	mul.rn.f32 	%f26, %f20, %f25;
	add.s64 	%rd33, %rd16, %rd27;
	ld.global.nc.f32 	%f27, [%rd33];
	add.s64 	%rd34, %rd15, %rd27;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f25, %f28;
	sub.rn.f32 	%f30, %f27, %f29;
	add.rn.f32 	%f31, %f26, %f30;
	max.f32 	%f32, %f31, 0f00000000;
	and.b32  	%r14, %r11, 2047;
	mul.wide.u32 	%rd35, %r14, 4;
	add.s64 	%rd36, %rd9, %rd35;
	ld.global.nc.f32 	%f33, [%rd36];
	add.rn.f32 	%f34, %f2, %f33;
	add.s64 	%rd37, %rd12, %rd35;
	ld.global.nc.f32 	%f35, [%rd37];
	add.rn.f32 	%f36, %f8, %f35;
	add.rn.f32 	%f37, %f34, %f36;
	add.s64 	%rd38, %rd6, %rd35;
	ld.global.nc.f32 	%f38, [%rd38];
	add.rn.f32 	%f39, %f15, %f38;
	add.rn.f32 	%f40, %f37, %f39;
	add.s64 	%rd39, %rd14, %rd35;
	ld.global.nc.f32 	%f41, [%rd39];
	add.s64 	%rd40, %rd13, %rd35;
	ld.global.nc.f32 	%f42, [%rd40];
	add.rn.f32 	%f43, %f42, 0f3727F09F;
	rsqrt.approx.f32 	%f44, %f43;
	mul.rn.f32 	%f45, %f41, %f44;
	mul.rn.f32 	%f46, %f40, %f45;
	add.s64 	%rd41, %rd16, %rd35;
	ld.global.nc.f32 	%f47, [%rd41];
	add.s64 	%rd42, %rd15, %rd35;
	ld.global.nc.f32 	%f48, [%rd42];
	mul.rn.f32 	%f49, %f45, %f48;
	sub.rn.f32 	%f50, %f47, %f49;
	add.rn.f32 	%f51, %f46, %f50;
	max.f32 	%f52, %f51, 0f00000000;
	and.b32  	%r15, %r10, 2047;
	mul.wide.u32 	%rd43, %r15, 4;
	add.s64 	%rd44, %rd9, %rd43;
	ld.global.nc.f32 	%f53, [%rd44];
	add.rn.f32 	%f54, %f3, %f53;
	add.s64 	%rd45, %rd12, %rd43;
	ld.global.nc.f32 	%f55, [%rd45];
	add.rn.f32 	%f56, %f9, %f55;
	add.rn.f32 	%f57, %f54, %f56;
	add.s64 	%rd46, %rd6, %rd43;
	ld.global.nc.f32 	%f58, [%rd46];
	add.rn.f32 	%f59, %f16, %f58;
	add.rn.f32 	%f60, %f57, %f59;
	add.s64 	%rd47, %rd14, %rd43;
	ld.global.nc.f32 	%f61, [%rd47];
	add.s64 	%rd48, %rd13, %rd43;
	ld.global.nc.f32 	%f62, [%rd48];
	add.rn.f32 	%f63, %f62, 0f3727F09F;
	rsqrt.approx.f32 	%f64, %f63;
	mul.rn.f32 	%f65, %f61, %f64;
	mul.rn.f32 	%f66, %f60, %f65;
	add.s64 	%rd49, %rd16, %rd43;
	ld.global.nc.f32 	%f67, [%rd49];
	add.s64 	%rd50, %rd15, %rd43;
	ld.global.nc.f32 	%f68, [%rd50];
	mul.rn.f32 	%f69, %f65, %f68;
	sub.rn.f32 	%f70, %f67, %f69;
	add.rn.f32 	%f71, %f66, %f70;
	max.f32 	%f72, %f71, 0f00000000;
	and.b32  	%r16, %r9, 2047;
	mul.wide.u32 	%rd51, %r16, 4;
	add.s64 	%rd52, %rd9, %rd51;
	ld.global.nc.f32 	%f73, [%rd52];
	add.rn.f32 	%f74, %f4, %f73;
	add.s64 	%rd53, %rd12, %rd51;
	ld.global.nc.f32 	%f75, [%rd53];
	add.rn.f32 	%f76, %f10, %f75;
	add.rn.f32 	%f77, %f74, %f76;
	add.s64 	%rd54, %rd6, %rd51;
	ld.global.nc.f32 	%f78, [%rd54];
	add.rn.f32 	%f79, %f17, %f78;
	add.rn.f32 	%f80, %f77, %f79;
	add.s64 	%rd55, %rd14, %rd51;
	ld.global.nc.f32 	%f81, [%rd55];
	add.s64 	%rd56, %rd13, %rd51;
	ld.global.nc.f32 	%f82, [%rd56];
	add.rn.f32 	%f83, %f82, 0f3727F09F;
	rsqrt.approx.f32 	%f84, %f83;
	mul.rn.f32 	%f85, %f81, %f84;
	mul.rn.f32 	%f86, %f80, %f85;
	add.s64 	%rd57, %rd16, %rd51;
	ld.global.nc.f32 	%f87, [%rd57];
	add.s64 	%rd58, %rd15, %rd51;
	ld.global.nc.f32 	%f88, [%rd58];
	mul.rn.f32 	%f89, %f85, %f88;
	sub.rn.f32 	%f90, %f87, %f89;
	add.rn.f32 	%f91, %f86, %f90;
	max.f32 	%f92, %f91, 0f00000000;
	st.global.v4.f32 	[%rd26+8393088], {%f32, %f52, %f72, %f92};
	ret;

}
	// .globl	copy_105
.visible .entry copy_105(
	.param .u64 copy_105_param_0,
	.param .u64 copy_105_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<50>;

	ld.param.u64 	%rd4, [copy_105_param_0];
	ld.param.u64 	%rd5, [copy_105_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 9;
	shl.b32 	%r9, %r7, 2;
	or.b32  	%r1, %r9, %r8;
	mul.wide.u32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	and.b32  	%r10, %r1, 2044;
	or.b32  	%r11, %r1, 2;
	and.b32  	%r12, %r6, 508;
	and.b32  	%r13, %r11, 2046;
	cvt.u64.u32 	%rd9, %r12;
	mul.wide.u32 	%rd10, %r10, 2048;
	add.s64 	%rd11, %rd1, %rd10;
	add.s64 	%rd12, %rd11, %rd9;
	ld.global.nc.f32 	%f1, [%rd12];
	ld.global.nc.f32 	%f2, [%rd12+2048];
	mul.wide.u32 	%rd13, %r13, 2048;
	add.s64 	%rd14, %rd1, %rd13;
	add.s64 	%rd15, %rd14, %rd9;
	ld.global.nc.f32 	%f3, [%rd15];
	ld.global.nc.f32 	%f4, [%rd12+6144];
	st.global.v4.f32 	[%rd8+4198784], {%f1, %f2, %f3, %f4};
	add.s32 	%r14, %r1, 163840;
	add.s32 	%r15, %r1, 163842;
	shr.u32 	%r16, %r14, 11;
	and.b32  	%r17, %r15, 2046;
	mul.wide.u32 	%rd16, %r16, 4;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd17+2048];
	mul.wide.u32 	%rd18, %r17, 2048;
	add.s64 	%rd19, %rd1, %rd18;
	add.s64 	%rd20, %rd19, %rd16;
	ld.global.nc.f32 	%f7, [%rd20];
	ld.global.nc.f32 	%f8, [%rd17+6144];
	st.global.v4.f32 	[%rd8+4854144], {%f5, %f6, %f7, %f8};
	add.s32 	%r18, %r1, 327680;
	add.s32 	%r19, %r1, 327682;
	shr.u32 	%r20, %r18, 11;
	and.b32  	%r21, %r19, 2046;
	mul.wide.u32 	%rd21, %r20, 4;
	add.s64 	%rd22, %rd11, %rd21;
	ld.global.nc.f32 	%f9, [%rd22];
	ld.global.nc.f32 	%f10, [%rd22+2048];
	mul.wide.u32 	%rd23, %r21, 2048;
	add.s64 	%rd24, %rd1, %rd23;
	add.s64 	%rd25, %rd24, %rd21;
	ld.global.nc.f32 	%f11, [%rd25];
	ld.global.nc.f32 	%f12, [%rd22+6144];
	st.global.v4.f32 	[%rd8+5509504], {%f9, %f10, %f11, %f12};
	add.s32 	%r22, %r1, 491520;
	add.s32 	%r23, %r1, 491522;
	shr.u32 	%r24, %r22, 11;
	and.b32  	%r25, %r23, 2046;
	mul.wide.u32 	%rd26, %r24, 4;
	add.s64 	%rd27, %rd11, %rd26;
	ld.global.nc.f32 	%f13, [%rd27];
	ld.global.nc.f32 	%f14, [%rd27+2048];
	mul.wide.u32 	%rd28, %r25, 2048;
	add.s64 	%rd29, %rd1, %rd28;
	add.s64 	%rd30, %rd29, %rd26;
	ld.global.nc.f32 	%f15, [%rd30];
	ld.global.nc.f32 	%f16, [%rd27+6144];
	st.global.v4.f32 	[%rd8+6164864], {%f13, %f14, %f15, %f16};
	add.s32 	%r26, %r1, 655360;
	add.s32 	%r27, %r1, 655362;
	shr.u32 	%r28, %r26, 11;
	and.b32  	%r29, %r27, 2046;
	mul.wide.u32 	%rd31, %r28, 4;
	add.s64 	%rd32, %rd11, %rd31;
	ld.global.nc.f32 	%f17, [%rd32];
	ld.global.nc.f32 	%f18, [%rd32+2048];
	mul.wide.u32 	%rd33, %r29, 2048;
	add.s64 	%rd34, %rd1, %rd33;
	add.s64 	%rd35, %rd34, %rd31;
	ld.global.nc.f32 	%f19, [%rd35];
	ld.global.nc.f32 	%f20, [%rd32+6144];
	st.global.v4.f32 	[%rd8+6820224], {%f17, %f18, %f19, %f20};
	setp.gt.u32 	%p1, %r1, 229375;
	@%p1 bra 	LBB97_3;
	cvt.u64.u32 	%rd2, %r10;
	add.s64 	%rd3, %rd8, 4198784;
	add.s32 	%r2, %r1, 819200;
	add.s32 	%r3, %r1, 819202;
	shr.u32 	%r30, %r2, 11;
	and.b32  	%r31, %r3, 2046;
	shl.b64 	%rd36, %rd2, 11;
	add.s64 	%rd37, %rd1, %rd36;
	mul.wide.u32 	%rd38, %r30, 4;
	add.s64 	%rd39, %rd37, %rd38;
	ld.global.nc.f32 	%f21, [%rd39];
	ld.global.nc.f32 	%f22, [%rd39+2048];
	mul.wide.u32 	%rd40, %r31, 2048;
	add.s64 	%rd41, %rd1, %rd40;
	add.s64 	%rd42, %rd41, %rd38;
	ld.global.nc.f32 	%f23, [%rd42];
	ld.global.nc.f32 	%f24, [%rd39+6144];
	st.global.v4.f32 	[%rd3+3276800], {%f21, %f22, %f23, %f24};
	setp.gt.u32 	%p2, %r1, 65535;
	@%p2 bra 	LBB97_3;
	add.s32 	%r4, %r1, 983040;
	or.b32  	%r5, %r4, 2;
	shr.u32 	%r32, %r4, 11;
	and.b32  	%r33, %r5, 2046;
	mul.wide.u32 	%rd45, %r32, 4;
	add.s64 	%rd46, %rd37, %rd45;
	ld.global.nc.f32 	%f25, [%rd46];
	ld.global.nc.f32 	%f26, [%rd46+2048];
	mul.wide.u32 	%rd47, %r33, 2048;
	add.s64 	%rd48, %rd1, %rd47;
	add.s64 	%rd49, %rd48, %rd45;
	ld.global.nc.f32 	%f27, [%rd49];
	ld.global.nc.f32 	%f28, [%rd46+6144];
	st.global.v4.f32 	[%rd3+3932160], {%f25, %f26, %f27, %f28};
LBB97_3:
	ret;

}
	// .globl	fusion_6
.visible .entry fusion_6(
	.param .u64 fusion_6_param_0,
	.param .u64 fusion_6_param_1,
	.param .u64 fusion_6_param_2,
	.param .u64 fusion_6_param_3,
	.param .u64 fusion_6_param_4
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<7>;
	.reg .f32 	%f<53>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<39>;

	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 10;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	setp.lt.u32 	%p1, %r1, 25088;
	@%p1 bra 	LBB98_2;
	bra.uni 	LBB98_1;
LBB98_2:
	ld.param.u64 	%rd6, [fusion_6_param_0];
	ld.param.u64 	%rd7, [fusion_6_param_4];
	cvta.to.global.u64 	%rd1, %rd7;
	ld.param.u64 	%rd8, [fusion_6_param_1];
	ld.param.u64 	%rd9, [fusion_6_param_3];
	cvta.to.global.u64 	%rd2, %rd9;
	ld.param.u64 	%rd10, [fusion_6_param_2];
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	cvta.to.global.u64 	%rd5, %rd6;
	or.b32  	%r2, %r1, 1;
	or.b32  	%r3, %r1, 2;
	or.b32  	%r4, %r1, 3;
	mul.wide.u32 	%rd11, %r4, 1402438301;
	shr.u64 	%rd12, %rd11, 36;
	cvt.u32.u64 	%r9, %rd12;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 36;
	cvt.u32.u64 	%r10, %rd14;
	mul.wide.u32 	%rd15, %r2, 1402438301;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r11, %rd16;
	cvt.u16.u32 	%rs1, %r1;
	mul.wide.u16 	%r12, %rs1, 20063;
	shr.u32 	%r13, %r12, 16;
	cvt.u16.u32 	%rs2, %r13;
	sub.s16 	%rs3, %rs1, %rs2;
	shr.u16 	%rs4, %rs3, 1;
	add.s16 	%rs5, %rs4, %rs2;
	shr.u16 	%rs6, %rs5, 5;
	mul.wide.u32 	%rd17, %r1, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd18+8794496];
	cvt.u32.u16 	%r14, %rs6;
	mul.wide.u32 	%rd19, %r14, 4;
	add.s64 	%rd20, %rd3, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.s64 	%rd21, %rd2, %rd19;
	ld.global.nc.f32 	%f6, [%rd21];
	add.rn.f32 	%f7, %f6, 0f3727F09F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd22, %rd5, %rd19;
	ld.global.nc.f32 	%f11, [%rd22];
	add.s64 	%rd23, %rd4, %rd19;
	ld.global.nc.f32 	%f12, [%rd23];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	and.b32  	%r15, %r11, 511;
	mul.wide.u32 	%rd24, %r15, 4;
	add.s64 	%rd25, %rd3, %rd24;
	ld.global.nc.f32 	%f17, [%rd25];
	add.s64 	%rd26, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd26];
	add.rn.f32 	%f19, %f18, 0f3727F09F;
	rsqrt.approx.f32 	%f20, %f19;
	mul.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f2, %f21;
	add.s64 	%rd27, %rd5, %rd24;
	ld.global.nc.f32 	%f23, [%rd27];
	add.s64 	%rd28, %rd4, %rd24;
	ld.global.nc.f32 	%f24, [%rd28];
	mul.rn.f32 	%f25, %f21, %f24;
	sub.rn.f32 	%f26, %f23, %f25;
	add.rn.f32 	%f27, %f22, %f26;
	max.f32 	%f28, %f27, 0f00000000;
	and.b32  	%r16, %r10, 511;
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd3, %rd29;
	ld.global.nc.f32 	%f29, [%rd30];
	add.s64 	%rd31, %rd2, %rd29;
	ld.global.nc.f32 	%f30, [%rd31];
	add.rn.f32 	%f31, %f30, 0f3727F09F;
	rsqrt.approx.f32 	%f32, %f31;
	mul.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f3, %f33;
	add.s64 	%rd32, %rd5, %rd29;
	ld.global.nc.f32 	%f35, [%rd32];
	add.s64 	%rd33, %rd4, %rd29;
	ld.global.nc.f32 	%f36, [%rd33];
	mul.rn.f32 	%f37, %f33, %f36;
	sub.rn.f32 	%f38, %f35, %f37;
	add.rn.f32 	%f39, %f34, %f38;
	max.f32 	%f40, %f39, 0f00000000;
	and.b32  	%r17, %r9, 511;
	mul.wide.u32 	%rd34, %r17, 4;
	add.s64 	%rd35, %rd3, %rd34;
	ld.global.nc.f32 	%f41, [%rd35];
	add.s64 	%rd36, %rd2, %rd34;
	ld.global.nc.f32 	%f42, [%rd36];
	add.rn.f32 	%f43, %f42, 0f3727F09F;
	rsqrt.approx.f32 	%f44, %f43;
	mul.rn.f32 	%f45, %f41, %f44;
	mul.rn.f32 	%f46, %f4, %f45;
	add.s64 	%rd37, %rd5, %rd34;
	ld.global.nc.f32 	%f47, [%rd37];
	add.s64 	%rd38, %rd4, %rd34;
	ld.global.nc.f32 	%f48, [%rd38];
	mul.rn.f32 	%f49, %f45, %f48;
	sub.rn.f32 	%f50, %f47, %f49;
	add.rn.f32 	%f51, %f46, %f50;
	max.f32 	%f52, %f51, 0f00000000;
	st.global.v4.f32 	[%rd18+36960256], {%f16, %f28, %f40, %f52};
LBB98_1:
	ret;

}
	// .globl	copy_106
.visible .entry copy_106(
	.param .u64 copy_106_param_0,
	.param .u64 copy_106_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<52>;
	.reg .b64 	%rd<65>;

	ld.param.u64 	%rd5, [copy_106_param_0];
	ld.param.u64 	%rd6, [copy_106_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd1, %rd5;
	mov.u32 	%r9, %ctaid.x;
	mov.u32 	%r10, %tid.x;
	shl.b32 	%r11, %r9, 9;
	shl.b32 	%r12, %r10, 2;
	or.b32  	%r1, %r12, %r11;
	mul.wide.u32 	%rd8, %r1, 4;
	add.s64 	%rd9, %rd8, %rd7;
	add.s64 	%rd64, %rd9, 26218508;
	mov.u32 	%r51, -163840;
	bra.uni 	LBB99_1;
LBB99_2:
	add.s32 	%r51, %r51, 163840;
	add.s64 	%rd64, %rd64, 655360;
	setp.lt.u32 	%p2, %r51, 2195456;
	@%p2 bra 	LBB99_1;
	bra.uni 	LBB99_3;
LBB99_1:
	add.s32 	%r13, %r1, %r51;
	add.s32 	%r3, %r13, 163840;
	setp.lt.u32 	%p1, %r3, 2359296;
	@%p1 bra 	LBB99_4;
	bra.uni 	LBB99_2;
LBB99_4:
	add.s32 	%r4, %r13, 163841;
	add.s32 	%r5, %r13, 163842;
	add.s32 	%r6, %r13, 163843;
	mul.wide.u32 	%rd10, %r3, 954437177;
	shr.u64 	%rd11, %rd10, 42;
	cvt.u32.u64 	%r14, %rd11;
	mul.wide.u32 	%rd12, %r6, 954437177;
	shr.u64 	%rd13, %rd12, 33;
	cvt.u32.u64 	%r15, %rd13;
	and.b32  	%r16, %r15, 511;
	mul.wide.u32 	%rd14, %r6, -1431655765;
	shr.u64 	%rd15, %rd14, 33;
	cvt.u32.u64 	%r18, %rd15;
	mul.wide.u32 	%rd16, %r18, -1431655765;
	shr.u64 	%rd17, %rd16, 33;
	cvt.u32.u64 	%r19, %rd17;
	mul.lo.s32 	%r20, %r19, 3;
	sub.s32 	%r21, %r18, %r20;
	mul.lo.s32 	%r22, %r18, 3;
	sub.s32 	%r23, %r6, %r22;
	mul.wide.u32 	%rd18, %r5, 954437177;
	shr.u64 	%rd19, %rd18, 33;
	cvt.u32.u64 	%r24, %rd19;
	and.b32  	%r25, %r24, 511;
	mul.wide.u32 	%rd20, %r5, -1431655765;
	shr.u64 	%rd21, %rd20, 33;
	cvt.u32.u64 	%r27, %rd21;
	mul.wide.u32 	%rd22, %r27, -1431655765;
	shr.u64 	%rd23, %rd22, 33;
	cvt.u32.u64 	%r28, %rd23;
	mul.lo.s32 	%r29, %r28, 3;
	sub.s32 	%r30, %r27, %r29;
	mul.lo.s32 	%r31, %r27, 3;
	sub.s32 	%r32, %r5, %r31;
	mul.wide.u32 	%rd24, %r4, 954437177;
	shr.u64 	%rd25, %rd24, 33;
	cvt.u32.u64 	%r33, %rd25;
	and.b32  	%r34, %r33, 511;
	mul.wide.u32 	%rd26, %r4, -1431655765;
	shr.u64 	%rd27, %rd26, 33;
	cvt.u32.u64 	%r36, %rd27;
	mul.wide.u32 	%rd28, %r36, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r37, %rd29;
	mul.lo.s32 	%r38, %r37, 3;
	sub.s32 	%r39, %r36, %r38;
	mul.lo.s32 	%r40, %r36, 3;
	sub.s32 	%r41, %r4, %r40;
	shr.u64 	%rd30, %rd10, 33;
	cvt.u32.u64 	%r42, %rd30;
	and.b32  	%r43, %r42, 511;
	mul.wide.u32 	%rd31, %r3, -1431655765;
	shr.u64 	%rd32, %rd31, 33;
	cvt.u32.u64 	%r45, %rd32;
	mul.wide.u32 	%rd33, %r45, -1431655765;
	shr.u64 	%rd34, %rd33, 33;
	cvt.u32.u64 	%r46, %rd34;
	mul.lo.s32 	%r47, %r46, 3;
	sub.s32 	%r48, %r45, %r47;
	mul.lo.s32 	%r49, %r45, 3;
	sub.s32 	%r50, %r3, %r49;
	mul.wide.u32 	%rd35, %r48, 3145728;
	add.s64 	%rd36, %rd1, %rd35;
	mul.wide.u32 	%rd37, %r50, 1048576;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r43, 2048;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r14, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f1, [%rd42];
	mul.wide.u32 	%rd43, %r39, 3145728;
	add.s64 	%rd44, %rd1, %rd43;
	mul.wide.u32 	%rd45, %r41, 1048576;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r34, 2048;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd41;
	ld.global.nc.f32 	%f2, [%rd49];
	mul.wide.u32 	%rd50, %r30, 3145728;
	add.s64 	%rd51, %rd1, %rd50;
	mul.wide.u32 	%rd52, %r32, 1048576;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r25, 2048;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd41;
	ld.global.nc.f32 	%f3, [%rd56];
	mul.wide.u32 	%rd57, %r21, 3145728;
	add.s64 	%rd58, %rd1, %rd57;
	mul.wide.u32 	%rd59, %r23, 1048576;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r16, 2048;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd41;
	ld.global.nc.f32 	%f4, [%rd63];
	st.global.v4.f32 	[%rd64+-12], {%f1, %f2, %f3, %f4};
	bra.uni 	LBB99_2;
LBB99_3:
	ret;

}
	// .globl	fusion_5
.visible .entry fusion_5(
	.param .u64 fusion_5_param_0,
	.param .u64 fusion_5_param_1,
	.param .u64 fusion_5_param_2,
	.param .u64 fusion_5_param_3,
	.param .u64 fusion_5_param_4
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<7>;
	.reg .f32 	%f<53>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<39>;

	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 10;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	setp.lt.u32 	%p1, %r1, 25088;
	@%p1 bra 	LBB100_2;
	bra.uni 	LBB100_1;
LBB100_2:
	ld.param.u64 	%rd6, [fusion_5_param_0];
	ld.param.u64 	%rd7, [fusion_5_param_4];
	cvta.to.global.u64 	%rd1, %rd7;
	ld.param.u64 	%rd8, [fusion_5_param_1];
	ld.param.u64 	%rd9, [fusion_5_param_3];
	cvta.to.global.u64 	%rd2, %rd9;
	ld.param.u64 	%rd10, [fusion_5_param_2];
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	cvta.to.global.u64 	%rd5, %rd6;
	or.b32  	%r2, %r1, 1;
	or.b32  	%r3, %r1, 2;
	or.b32  	%r4, %r1, 3;
	mul.wide.u32 	%rd11, %r4, 1402438301;
	shr.u64 	%rd12, %rd11, 36;
	cvt.u32.u64 	%r9, %rd12;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 36;
	cvt.u32.u64 	%r10, %rd14;
	mul.wide.u32 	%rd15, %r2, 1402438301;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r11, %rd16;
	cvt.u16.u32 	%rs1, %r1;
	mul.wide.u16 	%r12, %rs1, 20063;
	shr.u32 	%r13, %r12, 16;
	cvt.u16.u32 	%rs2, %r13;
	sub.s16 	%rs3, %rs1, %rs2;
	shr.u16 	%rs4, %rs3, 1;
	add.s16 	%rs5, %rs4, %rs2;
	shr.u16 	%rs6, %rs5, 5;
	mul.wide.u32 	%rd17, %r1, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd18+36859904];
	cvt.u32.u16 	%r14, %rs6;
	mul.wide.u32 	%rd19, %r14, 4;
	add.s64 	%rd20, %rd3, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.s64 	%rd21, %rd2, %rd19;
	ld.global.nc.f32 	%f6, [%rd21];
	add.rn.f32 	%f7, %f6, 0f3727F09F;
	rsqrt.approx.f32 	%f8, %f7;
	mul.rn.f32 	%f9, %f5, %f8;
	mul.rn.f32 	%f10, %f1, %f9;
	add.s64 	%rd22, %rd5, %rd19;
	ld.global.nc.f32 	%f11, [%rd22];
	add.s64 	%rd23, %rd4, %rd19;
	ld.global.nc.f32 	%f12, [%rd23];
	mul.rn.f32 	%f13, %f9, %f12;
	sub.rn.f32 	%f14, %f11, %f13;
	add.rn.f32 	%f15, %f10, %f14;
	max.f32 	%f16, %f15, 0f00000000;
	and.b32  	%r15, %r11, 511;
	mul.wide.u32 	%rd24, %r15, 4;
	add.s64 	%rd25, %rd3, %rd24;
	ld.global.nc.f32 	%f17, [%rd25];
	add.s64 	%rd26, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd26];
	add.rn.f32 	%f19, %f18, 0f3727F09F;
	rsqrt.approx.f32 	%f20, %f19;
	mul.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f2, %f21;
	add.s64 	%rd27, %rd5, %rd24;
	ld.global.nc.f32 	%f23, [%rd27];
	add.s64 	%rd28, %rd4, %rd24;
	ld.global.nc.f32 	%f24, [%rd28];
	mul.rn.f32 	%f25, %f21, %f24;
	sub.rn.f32 	%f26, %f23, %f25;
	add.rn.f32 	%f27, %f22, %f26;
	max.f32 	%f28, %f27, 0f00000000;
	and.b32  	%r16, %r10, 511;
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd3, %rd29;
	ld.global.nc.f32 	%f29, [%rd30];
	add.s64 	%rd31, %rd2, %rd29;
	ld.global.nc.f32 	%f30, [%rd31];
	add.rn.f32 	%f31, %f30, 0f3727F09F;
	rsqrt.approx.f32 	%f32, %f31;
	mul.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f3, %f33;
	add.s64 	%rd32, %rd5, %rd29;
	ld.global.nc.f32 	%f35, [%rd32];
	add.s64 	%rd33, %rd4, %rd29;
	ld.global.nc.f32 	%f36, [%rd33];
	mul.rn.f32 	%f37, %f33, %f36;
	sub.rn.f32 	%f38, %f35, %f37;
	add.rn.f32 	%f39, %f34, %f38;
	max.f32 	%f40, %f39, 0f00000000;
	and.b32  	%r17, %r9, 511;
	mul.wide.u32 	%rd34, %r17, 4;
	add.s64 	%rd35, %rd3, %rd34;
	ld.global.nc.f32 	%f41, [%rd35];
	add.s64 	%rd36, %rd2, %rd34;
	ld.global.nc.f32 	%f42, [%rd36];
	add.rn.f32 	%f43, %f42, 0f3727F09F;
	rsqrt.approx.f32 	%f44, %f43;
	mul.rn.f32 	%f45, %f41, %f44;
	mul.rn.f32 	%f46, %f4, %f45;
	add.s64 	%rd37, %rd5, %rd34;
	ld.global.nc.f32 	%f47, [%rd37];
	add.s64 	%rd38, %rd4, %rd34;
	ld.global.nc.f32 	%f48, [%rd38];
	mul.rn.f32 	%f49, %f45, %f48;
	sub.rn.f32 	%f50, %f47, %f49;
	add.rn.f32 	%f51, %f46, %f50;
	max.f32 	%f52, %f51, 0f00000000;
	st.global.v4.f32 	[%rd18+8800640], {%f16, %f28, %f40, %f52};
LBB100_1:
	ret;

}
	// .globl	copy_107
.visible .entry copy_107(
	.param .u64 copy_107_param_0,
	.param .u64 copy_107_param_1
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd4, [copy_107_param_0];
	ld.param.u64 	%rd5, [copy_107_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 9;
	shl.b32 	%r9, %r7, 2;
	or.b32  	%r1, %r9, %r8;
	mul.wide.u32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	mul.wide.u32 	%rd9, %r9, 8192;
	add.s64 	%rd10, %rd1, %rd9;
	mul.wide.u32 	%rd11, %r6, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f1, [%rd12];
	ld.global.nc.f32 	%f2, [%rd12+8192];
	or.b32  	%r10, %r9, 2;
	mul.wide.u32 	%rd13, %r10, 8192;
	add.s64 	%rd14, %rd1, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f3, [%rd15];
	ld.global.nc.f32 	%f4, [%rd12+24576];
	st.global.v4.f32 	[%rd8+4204928], {%f1, %f2, %f3, %f4};
	add.s32 	%r11, %r1, 163840;
	shr.u32 	%r12, %r11, 9;
	mul.wide.u32 	%rd16, %r12, 4;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd17+8192];
	add.s64 	%rd18, %rd14, %rd16;
	ld.global.nc.f32 	%f7, [%rd18];
	ld.global.nc.f32 	%f8, [%rd17+24576];
	st.global.v4.f32 	[%rd8+4860288], {%f5, %f6, %f7, %f8};
	add.s32 	%r13, %r1, 327680;
	shr.u32 	%r14, %r13, 9;
	mul.wide.u32 	%rd19, %r14, 4;
	add.s64 	%rd20, %rd10, %rd19;
	ld.global.nc.f32 	%f9, [%rd20];
	ld.global.nc.f32 	%f10, [%rd20+8192];
	add.s64 	%rd21, %rd14, %rd19;
	ld.global.nc.f32 	%f11, [%rd21];
	ld.global.nc.f32 	%f12, [%rd20+24576];
	st.global.v4.f32 	[%rd8+5515648], {%f9, %f10, %f11, %f12};
	add.s32 	%r15, %r1, 491520;
	shr.u32 	%r16, %r15, 9;
	mul.wide.u32 	%rd22, %r16, 4;
	add.s64 	%rd23, %rd10, %rd22;
	ld.global.nc.f32 	%f13, [%rd23];
	ld.global.nc.f32 	%f14, [%rd23+8192];
	add.s64 	%rd24, %rd14, %rd22;
	ld.global.nc.f32 	%f15, [%rd24];
	ld.global.nc.f32 	%f16, [%rd23+24576];
	st.global.v4.f32 	[%rd8+6171008], {%f13, %f14, %f15, %f16};
	add.s32 	%r17, %r1, 655360;
	shr.u32 	%r18, %r17, 9;
	mul.wide.u32 	%rd25, %r18, 4;
	add.s64 	%rd26, %rd10, %rd25;
	ld.global.nc.f32 	%f17, [%rd26];
	ld.global.nc.f32 	%f18, [%rd26+8192];
	add.s64 	%rd27, %rd14, %rd25;
	ld.global.nc.f32 	%f19, [%rd27];
	ld.global.nc.f32 	%f20, [%rd26+24576];
	st.global.v4.f32 	[%rd8+6826368], {%f17, %f18, %f19, %f20};
	setp.gt.u32 	%p1, %r1, 229375;
	@%p1 bra 	LBB101_3;
	cvt.u64.u32 	%rd2, %r9;
	add.s64 	%rd3, %rd8, 4204928;
	add.s32 	%r2, %r1, 819200;
	add.s32 	%r3, %r1, 819202;
	shr.u32 	%r19, %r2, 9;
	and.b32  	%r20, %r3, 510;
	shl.b64 	%rd28, %rd2, 13;
	add.s64 	%rd29, %rd1, %rd28;
	mul.wide.u32 	%rd30, %r19, 4;
	add.s64 	%rd31, %rd29, %rd30;
	ld.global.nc.f32 	%f21, [%rd31];
	ld.global.nc.f32 	%f22, [%rd31+8192];
	mul.wide.u32 	%rd32, %r20, 8192;
	add.s64 	%rd33, %rd1, %rd32;
	add.s64 	%rd34, %rd33, %rd30;
	ld.global.nc.f32 	%f23, [%rd34];
	ld.global.nc.f32 	%f24, [%rd31+24576];
	st.global.v4.f32 	[%rd3+3276800], {%f21, %f22, %f23, %f24};
	setp.gt.u32 	%p2, %r1, 65535;
	@%p2 bra 	LBB101_3;
	add.s32 	%r4, %r1, 983040;
	or.b32  	%r5, %r4, 2;
	shr.u32 	%r21, %r4, 9;
	and.b32  	%r22, %r5, 510;
	mul.wide.u32 	%rd37, %r21, 4;
	add.s64 	%rd38, %rd29, %rd37;
	ld.global.nc.f32 	%f25, [%rd38];
	ld.global.nc.f32 	%f26, [%rd38+8192];
	mul.wide.u32 	%rd39, %r22, 8192;
	add.s64 	%rd40, %rd1, %rd39;
	add.s64 	%rd41, %rd40, %rd37;
	ld.global.nc.f32 	%f27, [%rd41];
	ld.global.nc.f32 	%f28, [%rd38+24576];
	st.global.v4.f32 	[%rd3+3932160], {%f25, %f26, %f27, %f28};
LBB101_3:
	ret;

}
	// .globl	fusion_4
.visible .entry fusion_4(
	.param .u64 fusion_4_param_0,
	.param .u64 fusion_4_param_1,
	.param .u64 fusion_4_param_2,
	.param .u64 fusion_4_param_3,
	.param .u64 fusion_4_param_4,
	.param .u64 fusion_4_param_5,
	.param .u64 fusion_4_param_6,
	.param .u64 fusion_4_param_7,
	.param .u64 fusion_4_param_8
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot102[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<4>;
	.reg .b16 	%rs<11>;
	.reg .f32 	%f<69>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<76>;

	mov.u64 	%SPL, __local_depot102;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd10, [fusion_4_param_0];
	ld.param.u64 	%rd11, [fusion_4_param_8];
	cvta.to.global.u64 	%rd12, %rd11;
	ld.param.u64 	%rd13, [fusion_4_param_1];
	ld.param.u64 	%rd14, [fusion_4_param_7];
	cvta.to.global.u64 	%rd15, %rd14;
	ld.param.u64 	%rd16, [fusion_4_param_2];
	ld.param.u64 	%rd17, [fusion_4_param_6];
	cvta.to.global.u64 	%rd18, %rd17;
	ld.param.u64 	%rd19, [fusion_4_param_3];
	ld.param.u64 	%rd20, [fusion_4_param_5];
	cvta.to.global.u64 	%rd21, %rd20;
	ld.param.u64 	%rd22, [fusion_4_param_4];
	cvta.to.global.u64 	%rd23, %rd22;
	cvta.to.global.u64 	%rd24, %rd19;
	cvta.to.global.u64 	%rd25, %rd16;
	cvta.to.global.u64 	%rd26, %rd13;
	cvta.to.global.u64 	%rd27, %rd10;
	add.u64 	%rd28, %SP, 0;
	add.s64 	%rd3, %rd12, 8399232;
	add.s64 	%rd4, %rd12, 36458496;
	add.s64 	%rd5, %rd12, 35655680;
	add.s64 	%rd6, %rd12, 36057088;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd29, %r1, 613566757;
	shr.u64 	%rd30, %rd29, 32;
	cvt.u32.u64 	%r5, %rd30;
	sub.s32 	%r6, %r1, %r5;
	shr.u32 	%r7, %r6, 1;
	add.s32 	%r8, %r7, %r5;
	shr.u32 	%r9, %r8, 2;
	mul.lo.s32 	%r10, %r9, 7;
	sub.s32 	%r11, %r1, %r10;
	cvt.u64.u32 	%rd7, %r3;
	mul.wide.u32 	%rd31, %r3, 196;
	add.s64 	%rd32, %rd6, %rd31;
	mul.wide.u32 	%rd33, %r9, 28;
	add.s64 	%rd34, %rd32, %rd33;
	mul.wide.u32 	%rd35, %r11, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.f32 	%f11, [%rd36];
	mul.wide.u32 	%rd37, %r3, 4;
	add.s64 	%rd38, %rd21, %rd37;
	ld.global.nc.f32 	%f1, [%rd38];
	add.rn.f32 	%f12, %f11, %f1;
	add.s64 	%rd39, %rd5, %rd31;
	add.s64 	%rd40, %rd39, %rd33;
	add.s64 	%rd41, %rd40, %rd35;
	ld.global.nc.f32 	%f13, [%rd41];
	add.s64 	%rd42, %rd23, %rd37;
	ld.global.nc.f32 	%f2, [%rd42];
	add.rn.f32 	%f14, %f13, %f2;
	add.rn.f32 	%f15, %f12, %f14;
	add.s64 	%rd43, %rd4, %rd31;
	add.s64 	%rd44, %rd43, %rd33;
	add.s64 	%rd45, %rd44, %rd35;
	ld.global.nc.f32 	%f16, [%rd45];
	add.s64 	%rd46, %rd18, %rd37;
	ld.global.nc.f32 	%f3, [%rd46];
	add.rn.f32 	%f17, %f16, %f3;
	add.rn.f32 	%f18, %f15, %f17;
	add.s64 	%rd47, %rd3, %rd31;
	add.s64 	%rd48, %rd47, %rd33;
	add.s64 	%rd49, %rd48, %rd35;
	ld.global.nc.f32 	%f19, [%rd49];
	add.s64 	%rd50, %rd15, %rd37;
	ld.global.nc.f32 	%f4, [%rd50];
	add.rn.f32 	%f20, %f19, %f4;
	add.rn.f32 	%f21, %f18, %f20;
	add.s64 	%rd51, %rd25, %rd37;
	ld.global.nc.f32 	%f22, [%rd51];
	add.s64 	%rd52, %rd24, %rd37;
	ld.global.nc.f32 	%f23, [%rd52];
	add.rn.f32 	%f24, %f23, 0f3727F09F;
	rsqrt.approx.f32 	%f25, %f24;
	mul.rn.f32 	%f5, %f22, %f25;
	mul.rn.f32 	%f26, %f21, %f5;
	add.s64 	%rd53, %rd27, %rd37;
	ld.global.nc.f32 	%f27, [%rd53];
	add.s64 	%rd54, %rd26, %rd37;
	ld.global.nc.f32 	%f28, [%rd54];
	mul.rn.f32 	%f29, %f5, %f28;
	sub.rn.f32 	%f6, %f27, %f29;
	add.rn.f32 	%f30, %f26, %f6;
	max.f32 	%f31, %f30, 0f00000000;
	add.rn.f32 	%f68, %f31, 0f00000000;
	or.b32  	%r2, %r1, 32;
	setp.lt.u32 	%p1, %r2, 49;
	@%p1 bra 	LBB102_4;
	bra.uni 	LBB102_1;
LBB102_4:
	cvt.u16.u32 	%rs1, %r2;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r12, %rs3, 9363;
	shr.u32 	%r13, %r12, 16;
	cvt.u16.u32 	%rs4, %r13;
	sub.s16 	%rs5, %rs3, %rs4;
	shr.u16 	%rs6, %rs5, 1;
	add.s16 	%rs7, %rs6, %rs4;
	shr.u16 	%rs8, %rs7, 2;
	mul.lo.s16 	%rs9, %rs8, 7;
	sub.s16 	%rs10, %rs1, %rs9;
	mul.lo.s64 	%rd55, %rd7, 196;
	add.s64 	%rd56, %rd6, %rd55;
	cvt.u32.u16 	%r14, %rs8;
	mul.wide.u32 	%rd57, %r14, 28;
	add.s64 	%rd58, %rd56, %rd57;
	cvt.u32.u16 	%r15, %rs10;
	and.b32  	%r16, %r15, 255;
	mul.wide.u32 	%rd59, %r16, 4;
	add.s64 	%rd60, %rd58, %rd59;
	ld.global.nc.f32 	%f32, [%rd60];
	add.rn.f32 	%f33, %f1, %f32;
	add.s64 	%rd61, %rd5, %rd55;
	add.s64 	%rd62, %rd61, %rd57;
	add.s64 	%rd63, %rd62, %rd59;
	ld.global.nc.f32 	%f34, [%rd63];
	add.rn.f32 	%f35, %f2, %f34;
	add.rn.f32 	%f36, %f33, %f35;
	add.s64 	%rd64, %rd4, %rd55;
	add.s64 	%rd65, %rd64, %rd57;
	add.s64 	%rd66, %rd65, %rd59;
	ld.global.nc.f32 	%f37, [%rd66];
	add.rn.f32 	%f38, %f3, %f37;
	add.rn.f32 	%f39, %f36, %f38;
	add.s64 	%rd67, %rd3, %rd55;
	add.s64 	%rd68, %rd67, %rd57;
	add.s64 	%rd69, %rd68, %rd59;
	ld.global.nc.f32 	%f40, [%rd69];
	add.rn.f32 	%f41, %f4, %f40;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f5, %f42;
	add.rn.f32 	%f44, %f6, %f43;
	max.f32 	%f45, %f44, 0f00000000;
	add.rn.f32 	%f68, %f68, %f45;
LBB102_1:
	cvta.to.local.u64 	%rd1, %rd28;
	shfl.sync.down.b32	%f46, %f68, 16, 31, -1;
	add.rn.f32 	%f47, %f68, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	setp.eq.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB102_5;
	bra.uni 	LBB102_2;
LBB102_5:
	add.rn.f32 	%f9, %f53, %f54;
	st.shared.f32 	[shared_cache_0], %f9;
LBB102_2:
	bar.sync 	0;
	mul.wide.u32 	%rd71, %r1, 4;
	mov.u64 	%rd72, shared_cache_0;
	add.s64 	%rd9, %rd72, %rd71;
	cvta.shared.u64 	%rd73, %rd9;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd1], %r17;
	selp.b64 	%rd75, %rd73, %rd28, %p2;
	ld.f32 	%f55, [%rd75];
	shfl.sync.down.b32	%f56, %f55, 16, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 8, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 4, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 2, 31, -1;
	add.rn.f32 	%f63, %f61, %f62;
	shfl.sync.down.b32	%f64, %f63, 1, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	st.f32 	[%rd75], %f65;
	@%p2 bra 	LBB102_6;
	bra.uni 	LBB102_3;
LBB102_6:
	add.s64 	%rd2, %rd12, 36859904;
	shl.b64 	%rd70, %rd7, 2;
	add.s64 	%rd8, %rd2, %rd70;
	ld.shared.f32 	%f66, [%rd9];
	atom.global.add.f32 	%f67, [%rd8], %f66;
LBB102_3:
	ret;

}
	// .globl	fusion_66
.visible .entry fusion_66(
	.param .u64 fusion_66_param_0,
	.param .u64 fusion_66_param_1,
	.param .u64 fusion_66_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<39>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<43>;

	mov.u32 	%r8, %tid.x;
	and.b32  	%r1, %r8, 31;
	shr.u32 	%r2, %r8, 5;
	mov.u32 	%r9, %ctaid.x;
	setp.eq.s32 	%p1, %r9, 31;
	selp.b32 	%r3, 8, 32, %p1;
	shl.b32 	%r4, %r9, 5;
	setp.ge.u32 	%p2, %r1, %r3;
	mov.f32 	%f38, 0f00000000;
	@%p2 bra 	LBB103_3;
	ld.param.u64 	%rd5, [fusion_66_param_0];
	ld.param.u64 	%rd6, [fusion_66_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	add.s64 	%rd3, %rd7, 36859904;
	or.b32  	%r5, %r4, %r1;
	mov.f32 	%f38, 0f00000000;
	mov.u32 	%r24, 0;
LBB103_2:
	or.b32  	%r11, %r24, %r2;
	mad.lo.s32 	%r12, %r11, 1000, %r5;
	mul.wide.u32 	%rd9, %r12, 274877907;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, 4;
	add.s64 	%rd12, %rd3, %rd11;
	ld.global.nc.f32 	%f7, [%rd12];
	mul.rn.f32 	%f8, %f7, 0f3CA72F05;
	mul.wide.u32 	%rd13, %r12, 4;
	add.s64 	%rd14, %rd2, %rd13;
	ld.global.nc.f32 	%f9, [%rd14];
	mul.rn.f32 	%f10, %f8, %f9;
	add.rn.f32 	%f11, %f38, %f10;
	or.b32  	%r14, %r11, 32;
	mad.lo.s32 	%r15, %r14, 1000, %r5;
	mul.wide.u32 	%rd15, %r15, 274877907;
	shr.u64 	%rd16, %rd15, 38;
	cvt.u32.u64 	%r16, %rd16;
	mul.wide.u32 	%rd17, %r16, 4;
	add.s64 	%rd18, %rd3, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f3CA72F05;
	mul.wide.u32 	%rd19, %r15, 4;
	add.s64 	%rd20, %rd2, %rd19;
	ld.global.nc.f32 	%f14, [%rd20];
	mul.rn.f32 	%f15, %f13, %f14;
	add.rn.f32 	%f16, %f11, %f15;
	or.b32  	%r17, %r11, 64;
	mad.lo.s32 	%r18, %r17, 1000, %r5;
	mul.wide.u32 	%rd21, %r18, 274877907;
	shr.u64 	%rd22, %rd21, 38;
	cvt.u32.u64 	%r19, %rd22;
	mul.wide.u32 	%rd23, %r19, 4;
	add.s64 	%rd24, %rd3, %rd23;
	ld.global.nc.f32 	%f17, [%rd24];
	mul.rn.f32 	%f18, %f17, 0f3CA72F05;
	mul.wide.u32 	%rd25, %r18, 4;
	add.s64 	%rd26, %rd2, %rd25;
	ld.global.nc.f32 	%f19, [%rd26];
	mul.rn.f32 	%f20, %f18, %f19;
	add.rn.f32 	%f21, %f16, %f20;
	or.b32  	%r20, %r11, 96;
	mad.lo.s32 	%r21, %r20, 1000, %r5;
	mul.wide.u32 	%rd27, %r21, 274877907;
	shr.u64 	%rd28, %rd27, 38;
	cvt.u32.u64 	%r22, %rd28;
	mul.wide.u32 	%rd29, %r22, 4;
	add.s64 	%rd30, %rd3, %rd29;
	ld.global.nc.f32 	%f22, [%rd30];
	mul.rn.f32 	%f23, %f22, 0f3CA72F05;
	mul.wide.u32 	%rd31, %r21, 4;
	add.s64 	%rd32, %rd2, %rd31;
	ld.global.nc.f32 	%f24, [%rd32];
	mul.rn.f32 	%f25, %f23, %f24;
	add.rn.f32 	%f38, %f21, %f25;
	add.s32 	%r24, %r24, 128;
	setp.eq.s32 	%p3, %r24, 2048;
	@%p3 bra 	LBB103_3;
	bra.uni 	LBB103_2;
LBB103_3:
	mul.wide.u32 	%rd33, %r1, 132;
	mov.u64 	%rd34, shared_cache_01;
	add.s64 	%rd35, %rd34, %rd33;
	mul.wide.u32 	%rd36, %r2, 4;
	add.s64 	%rd37, %rd35, %rd36;
	st.shared.f32 	[%rd37], %f38;
	bar.sync 	0;
	mul.wide.u32 	%rd38, %r2, 132;
	add.s64 	%rd39, %rd34, %rd38;
	mul.wide.u32 	%rd40, %r1, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.shared.f32 	%f26, [%rd41];
	shfl.sync.down.b32	%f27, %f26, 16, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 8, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 4, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 2, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 1, 31, -1;
	add.rn.f32 	%f4, %f34, %f35;
	st.shared.f32 	[%rd41], %f4;
	setp.ge.u32 	%p4, %r2, %r3;
	setp.ne.s32 	%p5, %r1, 0;
	or.pred  	%p6, %p5, %p4;
	@%p6 bra 	LBB103_5;
	ld.param.u64 	%rd8, [fusion_66_param_1];
	cvta.to.global.u64 	%rd1, %rd8;
	or.b32  	%r23, %r4, %r2;
	mul.wide.u32 	%rd42, %r23, 4;
	add.s64 	%rd4, %rd1, %rd42;
	atom.global.add.f32 	%f36, [%rd4], %f4;
LBB103_5:
	ret;

}
	// .globl	fusion_67
.visible .entry fusion_67(
	.param .u64 fusion_67_param_0,
	.param .u64 fusion_67_param_1,
	.param .u64 fusion_67_param_2,
	.param .u64 fusion_67_param_3
)
.reqntid 64, 1, 1
{
	.local .align 4 .b8 	__local_depot104[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<7>;
	.reg .f32 	%f<91>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<25>;

	mov.u64 	%SPL, __local_depot104;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_67_param_0];
	ld.param.u64 	%rd9, [fusion_67_param_3];
	cvta.to.global.u64 	%rd10, %rd9;
	ld.param.u64 	%rd11, [fusion_67_param_1];
	cvta.to.global.u64 	%rd13, %rd11;
	cvta.to.global.u64 	%rd14, %rd8;
	mov.u32 	%r1, %tid.x;
	mul.wide.u32 	%rd16, %r1, 4;
	add.s64 	%rd17, %rd10, %rd16;
	add.s64 	%rd3, %rd14, %rd16;
	ld.global.nc.f32 	%f5, [%rd3];
	add.s64 	%rd4, %rd13, %rd16;
	ld.global.nc.f32 	%f6, [%rd4];
	add.rn.f32 	%f7, %f5, %f6;
	max.f32 	%f8, %f7, 0fFF800000;
	st.global.f32 	[%rd17+2048], %f7;
	ld.global.nc.f32 	%f9, [%rd3+256];
	ld.global.nc.f32 	%f10, [%rd4+256];
	add.rn.f32 	%f11, %f9, %f10;
	max.f32 	%f12, %f8, %f11;
	st.global.f32 	[%rd17+2304], %f11;
	ld.global.nc.f32 	%f13, [%rd3+512];
	ld.global.nc.f32 	%f14, [%rd4+512];
	add.rn.f32 	%f15, %f13, %f14;
	max.f32 	%f16, %f12, %f15;
	st.global.f32 	[%rd17+2560], %f15;
	ld.global.nc.f32 	%f17, [%rd3+768];
	ld.global.nc.f32 	%f18, [%rd4+768];
	add.rn.f32 	%f19, %f17, %f18;
	max.f32 	%f20, %f16, %f19;
	st.global.f32 	[%rd17+2816], %f19;
	ld.global.nc.f32 	%f21, [%rd3+1024];
	ld.global.nc.f32 	%f22, [%rd4+1024];
	add.rn.f32 	%f23, %f21, %f22;
	max.f32 	%f24, %f20, %f23;
	st.global.f32 	[%rd17+3072], %f23;
	ld.global.nc.f32 	%f25, [%rd3+1280];
	ld.global.nc.f32 	%f26, [%rd4+1280];
	add.rn.f32 	%f27, %f25, %f26;
	max.f32 	%f28, %f24, %f27;
	st.global.f32 	[%rd17+3328], %f27;
	ld.global.nc.f32 	%f29, [%rd3+1536];
	ld.global.nc.f32 	%f30, [%rd4+1536];
	add.rn.f32 	%f31, %f29, %f30;
	max.f32 	%f32, %f28, %f31;
	st.global.f32 	[%rd17+3584], %f31;
	ld.global.nc.f32 	%f33, [%rd3+1792];
	ld.global.nc.f32 	%f34, [%rd4+1792];
	add.rn.f32 	%f35, %f33, %f34;
	max.f32 	%f36, %f32, %f35;
	st.global.f32 	[%rd17+3840], %f35;
	ld.global.nc.f32 	%f37, [%rd3+2048];
	ld.global.nc.f32 	%f38, [%rd4+2048];
	add.rn.f32 	%f39, %f37, %f38;
	max.f32 	%f40, %f36, %f39;
	st.global.f32 	[%rd17+4096], %f39;
	ld.global.nc.f32 	%f41, [%rd3+2304];
	ld.global.nc.f32 	%f42, [%rd4+2304];
	add.rn.f32 	%f43, %f41, %f42;
	max.f32 	%f44, %f40, %f43;
	st.global.f32 	[%rd17+4352], %f43;
	ld.global.nc.f32 	%f45, [%rd3+2560];
	ld.global.nc.f32 	%f46, [%rd4+2560];
	add.rn.f32 	%f47, %f45, %f46;
	max.f32 	%f48, %f44, %f47;
	st.global.f32 	[%rd17+4608], %f47;
	ld.global.nc.f32 	%f49, [%rd3+2816];
	ld.global.nc.f32 	%f50, [%rd4+2816];
	add.rn.f32 	%f51, %f49, %f50;
	max.f32 	%f52, %f48, %f51;
	st.global.f32 	[%rd17+4864], %f51;
	ld.global.nc.f32 	%f53, [%rd3+3072];
	ld.global.nc.f32 	%f54, [%rd4+3072];
	add.rn.f32 	%f55, %f53, %f54;
	max.f32 	%f56, %f52, %f55;
	st.global.f32 	[%rd17+5120], %f55;
	ld.global.nc.f32 	%f57, [%rd3+3328];
	ld.global.nc.f32 	%f58, [%rd4+3328];
	add.rn.f32 	%f59, %f57, %f58;
	max.f32 	%f60, %f56, %f59;
	st.global.f32 	[%rd17+5376], %f59;
	ld.global.nc.f32 	%f61, [%rd3+3584];
	ld.global.nc.f32 	%f62, [%rd4+3584];
	add.rn.f32 	%f63, %f61, %f62;
	max.f32 	%f90, %f60, %f63;
	st.global.f32 	[%rd17+5632], %f63;
	or.b32  	%r7, %r1, 960;
	setp.lt.u32 	%p1, %r7, 1000;
	@%p1 bra 	LBB104_4;
	bra.uni 	LBB104_1;
LBB104_4:
	add.s64 	%rd5, %rd17, 2048;
	ld.global.nc.f32 	%f64, [%rd3+3840];
	ld.global.nc.f32 	%f65, [%rd4+3840];
	add.rn.f32 	%f66, %f64, %f65;
	max.f32 	%f90, %f90, %f66;
	st.global.f32 	[%rd5+3840], %f66;
LBB104_1:
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f67, %f90, 16, 31, -1;
	max.f32 	%f68, %f90, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	max.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	max.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	max.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p2, %r2, 0;
	mov.u64 	%rd19, shared_cache_02;
	@%p2 bra 	LBB104_5;
	bra.uni 	LBB104_2;
LBB104_5:
	mul.wide.u32 	%rd18, %r3, 4;
	add.s64 	%rd6, %rd19, %rd18;
	max.f32 	%f3, %f74, %f75;
	st.shared.f32 	[%rd6], %f3;
LBB104_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r3, 0;
	@%p3 bra 	LBB104_6;
	bra.uni 	LBB104_3;
LBB104_6:
	add.u64 	%rd15, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd7, %rd19, %rd20;
	cvta.shared.u64 	%rd22, %rd7;
	mov.u32 	%r8, -8388608;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 2;
	selp.b64 	%rd24, %rd22, %rd15, %p4;
	ld.f32 	%f76, [%rd24];
	shfl.sync.down.b32	%f77, %f76, 16, 31, -1;
	max.f32 	%f78, %f76, %f77;
	shfl.sync.down.b32	%f79, %f78, 8, 31, -1;
	max.f32 	%f80, %f78, %f79;
	shfl.sync.down.b32	%f81, %f80, 4, 31, -1;
	max.f32 	%f82, %f80, %f81;
	shfl.sync.down.b32	%f83, %f82, 2, 31, -1;
	max.f32 	%f84, %f82, %f83;
	shfl.sync.down.b32	%f85, %f84, 1, 31, -1;
	max.f32 	%f86, %f84, %f85;
	st.f32 	[%rd24], %f86;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB104_3;
	ld.param.u64 	%rd12, [fusion_67_param_2];
	cvta.to.global.u64 	%rd1, %rd12;
	ld.global.u32 	%r10, [%rd1];
LBB104_8:
	mov.b32 	%f87, %r10;
	ld.shared.f32 	%f88, [%rd7];
	max.f32 	%f89, %f87, %f88;
	mov.b32 	%r9, %f89;
	atom.global.cas.b32 	%r6, [%rd1], %r10, %r9;
	setp.eq.s32 	%p6, %r6, %r10;
	mov.u32 	%r10, %r6;
	@%p6 bra 	LBB104_3;
	bra.uni 	LBB104_8;
LBB104_3:
	ret;

}
	// .globl	fusion_2
.visible .entry fusion_2(
	.param .u64 fusion_2_param_0,
	.param .u64 fusion_2_param_1,
	.param .u64 fusion_2_param_2
)
.reqntid 250, 1, 1
{
	.reg .f32 	%f<52>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<10>;

	ld.param.u64 	%rd1, [fusion_2_param_0];
	ld.param.u64 	%rd2, [fusion_2_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_2_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r2, %r1, 2;
	mul.wide.u32 	%rd7, %r2, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd8+2048];
	ld.global.nc.f32 	%f5, [%rd5];
	sub.rn.f32 	%f6, %f1, %f5;
	fma.rn.f32 	%f7, %f6, 0f3BBB989D, 0f3F000000;
	cvt.sat.f32.f32 	%f8, %f7;
	mov.f32 	%f9, 0f4B400001;
	mov.f32 	%f10, 0f437C0000;
	fma.rm.f32 	%f11, %f8, %f10, %f9;
	add.rn.f32 	%f12, %f11, 0fCB40007F;
	neg.f32 	%f13, %f12;
	fma.rn.f32 	%f14, %f6, 0f3FB8AA3B, %f13;
	fma.rn.f32 	%f15, %f6, 0f32A57060, %f14;
	mov.b32 	%r3, %f11;
	shl.b32 	%r4, %r3, 23;
	mov.b32 	%f16, %r4;
	ex2.approx.ftz.f32 	%f17, %f15;
	mul.rn.f32 	%f18, %f17, %f16;
	add.s64 	%rd9, %rd6, %rd7;
	sub.rn.f32 	%f19, %f2, %f5;
	fma.rn.f32 	%f20, %f19, 0f3BBB989D, 0f3F000000;
	cvt.sat.f32.f32 	%f21, %f20;
	fma.rm.f32 	%f22, %f21, %f10, %f9;
	add.rn.f32 	%f23, %f22, 0fCB40007F;
	neg.f32 	%f24, %f23;
	fma.rn.f32 	%f25, %f19, 0f3FB8AA3B, %f24;
	fma.rn.f32 	%f26, %f19, 0f32A57060, %f25;
	mov.b32 	%r5, %f22;
	shl.b32 	%r6, %r5, 23;
	mov.b32 	%f27, %r6;
	ex2.approx.ftz.f32 	%f28, %f26;
	mul.rn.f32 	%f29, %f28, %f27;
	sub.rn.f32 	%f30, %f3, %f5;
	fma.rn.f32 	%f31, %f30, 0f3BBB989D, 0f3F000000;
	cvt.sat.f32.f32 	%f32, %f31;
	fma.rm.f32 	%f33, %f32, %f10, %f9;
	add.rn.f32 	%f34, %f33, 0fCB40007F;
	neg.f32 	%f35, %f34;
	fma.rn.f32 	%f36, %f30, 0f3FB8AA3B, %f35;
	fma.rn.f32 	%f37, %f30, 0f32A57060, %f36;
	mov.b32 	%r7, %f33;
	shl.b32 	%r8, %r7, 23;
	mov.b32 	%f38, %r8;
	ex2.approx.ftz.f32 	%f39, %f37;
	mul.rn.f32 	%f40, %f39, %f38;
	sub.rn.f32 	%f41, %f4, %f5;
	fma.rn.f32 	%f42, %f41, 0f3BBB989D, 0f3F000000;
	cvt.sat.f32.f32 	%f43, %f42;
	fma.rm.f32 	%f44, %f43, %f10, %f9;
	add.rn.f32 	%f45, %f44, 0fCB40007F;
	neg.f32 	%f46, %f45;
	fma.rn.f32 	%f47, %f41, 0f3FB8AA3B, %f46;
	fma.rn.f32 	%f48, %f41, 0f32A57060, %f47;
	mov.b32 	%r9, %f44;
	shl.b32 	%r10, %r9, 23;
	mov.b32 	%f49, %r10;
	ex2.approx.ftz.f32 	%f50, %f48;
	mul.rn.f32 	%f51, %f50, %f49;
	st.global.v4.f32 	[%rd9], {%f18, %f29, %f40, %f51};
	ret;

}
	// .globl	fusion_1
.visible .entry fusion_1(
	.param .u64 fusion_1_param_0,
	.param .u64 fusion_1_param_1,
	.param .u64 fusion_1_param_2
)
.reqntid 64, 1, 1
{
	.local .align 4 .b8 	__local_depot106[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<18>;

	mov.u64 	%SPL, __local_depot106;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_1_param_0];
	cvta.to.global.u64 	%rd8, %rd6;
	mov.u32 	%r1, %tid.x;
	mul.wide.u32 	%rd10, %r1, 4;
	add.s64 	%rd3, %rd8, %rd10;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	ld.global.nc.f32 	%f7, [%rd3+256];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd3+512];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd3+768];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd3+1024];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+1280];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+1536];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd3+1792];
	add.rn.f32 	%f20, %f18, %f19;
	ld.global.nc.f32 	%f21, [%rd3+2048];
	add.rn.f32 	%f22, %f20, %f21;
	ld.global.nc.f32 	%f23, [%rd3+2304];
	add.rn.f32 	%f24, %f22, %f23;
	ld.global.nc.f32 	%f25, [%rd3+2560];
	add.rn.f32 	%f26, %f24, %f25;
	ld.global.nc.f32 	%f27, [%rd3+2816];
	add.rn.f32 	%f28, %f26, %f27;
	ld.global.nc.f32 	%f29, [%rd3+3072];
	add.rn.f32 	%f30, %f28, %f29;
	ld.global.nc.f32 	%f31, [%rd3+3328];
	add.rn.f32 	%f32, %f30, %f31;
	ld.global.nc.f32 	%f33, [%rd3+3584];
	add.rn.f32 	%f57, %f32, %f33;
	or.b32  	%r4, %r1, 960;
	setp.lt.u32 	%p1, %r4, 1000;
	@%p1 bra 	LBB106_4;
	bra.uni 	LBB106_1;
LBB106_4:
	ld.global.nc.f32 	%f34, [%rd3+3840];
	add.rn.f32 	%f57, %f57, %f34;
LBB106_1:
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f35, %f57, 16, 31, -1;
	add.rn.f32 	%f36, %f57, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p2, %r2, 0;
	mov.u64 	%rd12, shared_cache_03;
	@%p2 bra 	LBB106_5;
	bra.uni 	LBB106_2;
LBB106_5:
	mul.wide.u32 	%rd11, %r3, 4;
	add.s64 	%rd4, %rd12, %rd11;
	add.rn.f32 	%f3, %f42, %f43;
	st.shared.f32 	[%rd4], %f3;
LBB106_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r3, 0;
	@%p3 bra 	LBB106_6;
	bra.uni 	LBB106_3;
LBB106_6:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd13, %r2, 4;
	add.s64 	%rd5, %rd12, %rd13;
	cvta.shared.u64 	%rd15, %rd5;
	mov.u32 	%r5, 0;
	st.local.u32 	[%rd2], %r5;
	setp.lt.u32 	%p4, %r1, 2;
	selp.b64 	%rd17, %rd15, %rd9, %p4;
	ld.f32 	%f44, [%rd17];
	shfl.sync.down.b32	%f45, %f44, 16, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 8, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	shfl.sync.down.b32	%f49, %f48, 4, 31, -1;
	add.rn.f32 	%f50, %f48, %f49;
	shfl.sync.down.b32	%f51, %f50, 2, 31, -1;
	add.rn.f32 	%f52, %f50, %f51;
	shfl.sync.down.b32	%f53, %f52, 1, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	st.f32 	[%rd17], %f54;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB106_3;
	ld.param.u64 	%rd7, [fusion_1_param_1];
	cvta.to.global.u64 	%rd1, %rd7;
	ld.shared.f32 	%f55, [%rd5];
	atom.global.add.f32 	%f56, [%rd1], %f55;
LBB106_3:
	ret;

}
	// .globl	fusion
.visible .entry fusion(
	.param .u64 fusion_param_0,
	.param .u64 fusion_param_1,
	.param .u64 fusion_param_2
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<10>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 1000;
	@%p1 bra 	LBB107_2;
	bra.uni 	LBB107_1;
LBB107_2:
	ld.param.u64 	%rd3, [fusion_param_0];
	ld.param.u64 	%rd4, [fusion_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd2, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6];
	ld.global.nc.f32 	%f5, [%rd1];
	div.full.f32 	%f6, %f1, %f5;
	div.full.f32 	%f7, %f2, %f5;
	div.full.f32 	%f8, %f3, %f5;
	div.full.f32 	%f9, %f4, %f5;
	st.global.v4.f32 	[%rd6], {%f6, %f7, %f8, %f9};
LBB107_1:
	ret;

}
	// .globl	add_781
.visible .entry add_781(
	.param .u64 add_781_param_0,
	.param .u64 add_781_param_1,
	.param .u64 add_781_param_2
)
.reqntid 1, 1, 1
{
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd1, [add_781_param_0];
	ld.param.u64 	%rd2, [add_781_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	ld.global.nc.u64 	%rd5, [%rd4];
	add.s64 	%rd6, %rd5, 1;
	st.global.u64 	[%rd3], %rd6;
	ret;

}
