Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Aug  1 20:28:08 2025
| Host         : DESKTOP-E57T4BO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xa7s6
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    80 |
|    Minimum number of control sets                        |    80 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    73 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    80 |
| >= 0 to < 4        |    32 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    37 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             138 |           50 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              69 |           26 |
| Yes          | No                    | No                     |            3046 |          796 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             146 |           38 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                                                Enable Signal                                                                               |                                                                      Set/Reset Signal                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/p_0_in                                                                                                |                                                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ap_CS_fsm_reg[9]                                                                                      |                                                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483/flow_control_loop_pipe_sequential_init_U/j_1_fu_172_reg[0]_1                                          |                                                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ap_CS_fsm_reg[9]_0                                                                                    |                                                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483/flow_control_loop_pipe_sequential_init_U/j_1_fu_172_reg[0]_6                                          |                                                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ap_CS_fsm_reg[9]_5                                                                                    |                                                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ap_CS_fsm_reg[9]_1                                                                                    |                                                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ap_CS_fsm_reg[9]_4                                                                                    |                                                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ap_CS_fsm_reg[9]_2                                                                                    |                                                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ap_CS_fsm_reg[9]_3                                                                                    |                                                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483/flow_control_loop_pipe_sequential_init_U/j_1_fu_172_reg[0]_9                                          |                                                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483/flow_control_loop_pipe_sequential_init_U/j_1_fu_172_reg[0]_17                                         |                                                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483/flow_control_loop_pipe_sequential_init_U/j_1_fu_172_reg[0]                                            |                                                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483/flow_control_loop_pipe_sequential_init_U/j_1_fu_172_reg[0]_0                                          |                                                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483/flow_control_loop_pipe_sequential_init_U/p_0_in                                                       |                                                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483/flow_control_loop_pipe_sequential_init_U/j_1_fu_172_reg[0]_21                                         |                                                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483/flow_control_loop_pipe_sequential_init_U/j_1_fu_172_reg[0]_10                                         |                                                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483/flow_control_loop_pipe_sequential_init_U/j_1_fu_172_reg[0]_18                                         |                                                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483/flow_control_loop_pipe_sequential_init_U/j_1_fu_172_reg[0]_5                                          |                                                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483/flow_control_loop_pipe_sequential_init_U/j_1_fu_172_reg[0]_11                                         |                                                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483/flow_control_loop_pipe_sequential_init_U/j_1_fu_172_reg[0]_4                                          |                                                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483/flow_control_loop_pipe_sequential_init_U/j_1_fu_172_reg[0]_20                                         |                                                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483/flow_control_loop_pipe_sequential_init_U/j_1_fu_172_reg[0]_16                                         |                                                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483/flow_control_loop_pipe_sequential_init_U/j_1_fu_172_reg[0]_12                                         |                                                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483/flow_control_loop_pipe_sequential_init_U/j_1_fu_172_reg[0]_8                                          |                                                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483/flow_control_loop_pipe_sequential_init_U/j_1_fu_172_reg[0]_7                                          |                                                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483/flow_control_loop_pipe_sequential_init_U/j_1_fu_172_reg[0]_2                                          |                                                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483/flow_control_loop_pipe_sequential_init_U/j_1_fu_172_reg[0]_19                                         |                                                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483/flow_control_loop_pipe_sequential_init_U/j_1_fu_172_reg[0]_14                                         |                                                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483/flow_control_loop_pipe_sequential_init_U/j_1_fu_172_reg[0]_3                                          |                                                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483/flow_control_loop_pipe_sequential_init_U/j_1_fu_172_reg[0]_15                                         |                                                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483/flow_control_loop_pipe_sequential_init_U/j_1_fu_172_reg[0]_13                                         |                                                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_24_1_fu_155/flow_control_loop_pipe_sequential_init_U/i_2_fu_300                      |                                                                                                                                                            |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566/flow_control_loop_pipe_sequential_init_U/j_fu_300                                                     |                                                                                                                                                            |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/flow_control_loop_pipe_sequential_init_U/i_fu_320                        |                                                                                                                                                            |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_8_1_fu_147/flow_control_loop_pipe_sequential_init_U/i_fu_300                         |                                                                                                                                                            |                3 |              5 |         1.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/i_fu_106                        |                                                                                                                                                            |                2 |              7 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_11_2_fu_163/i_1_fu_680                                                               | bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_11_2_fu_163/flow_control_loop_pipe_sequential_init_U/i_1_fu_6800_out |                2 |              7 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520/flow_control_loop_pipe_sequential_init_U/buffi_fu_1780                                                |                                                                                                                                                            |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/ap_block_pp0_stage0_subdone                                                                           |                                                                                                                                                            |                6 |             10 |         1.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/j_fu_190                                                                                              | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/SR[0]                                        |                2 |             10 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/j_2_fu_186                                                                                            | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/SR[0]                                        |                4 |             11 |         2.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ap_block_pp0_stage0_subdone                                                                           |                                                                                                                                                            |                6 |             12 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483/flow_control_loop_pipe_sequential_init_U/j_1_fu_172                                                   |                                                                                                                                                            |                7 |             18 |         2.57 |
|  ap_clk      | bd_0_i/hls_inst/inst/buffer_31_U/buffer_ce1                                                                                                                                |                                                                                                                                                            |               32 |             32 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520/p_0_in                                                                                                |                                                                                                                                                            |               16 |             64 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/p_0_in__32                                                               |                                                                                                                                                            |               16 |             64 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_8_1_fu_147_ap_start_reg_reg_0[0]                                                     |                                                                                                                                                            |               16 |             64 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193/E[0]                                                                     |                                                                                                                                                            |               16 |             64 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_11_2_fu_163/ap_CS_fsm_reg[3]_0[0]                                                    |                                                                                                                                                            |               21 |             64 |         3.05 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_11_2_fu_163/E[0]                                                                     |                                                                                                                                                            |               19 |             64 |         3.37 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_11_2_fu_163/wValues_ce0                                                              |                                                                                                                                                            |               21 |             64 |         3.05 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_11_2_fu_163/ap_CS_fsm_pp0_stage1                                                     |                                                                                                                                                            |               16 |             64 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/kValues_U/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168_wValues_ce0 |                                                                                                                                                            |               25 |             64 |         2.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_11_2_fu_163/ap_ready_int                                                             |                                                                                                                                                            |               10 |             64 |         6.40 |
|  ap_clk      |                                                                                                                                                                            | ap_rst                                                                                                                                                     |               26 |             69 |         2.65 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_11_2_fu_163/ap_CS_fsm_pp0_stage0                                                     |                                                                                                                                                            |               21 |             78 |         3.71 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_11_2_fu_163/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg     |                                                                                                                                                            |               22 |             86 |         3.91 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state9                                                                                                                                      | bd_0_i/hls_inst/inst/interHash_U/D[0]                                                                                                                      |               30 |            118 |         3.93 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state5                                                                                                                                      |                                                                                                                                                            |               21 |            118 |         5.62 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state7                                                                                                                                      |                                                                                                                                                            |               21 |            119 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_11_2_fu_163/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[3]_0              |                                                                                                                                                            |               16 |            128 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186                                             |                                                                                                                                                            |               32 |            128 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/ap_CS_fsm_state4                                                                                                            |                                                                                                                                                            |               29 |            128 |         4.41 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/ap_CS_fsm_state6                                                                                                            |                                                                                                                                                            |               28 |            128 |         4.57 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/ap_CS_fsm_pp0_stage1                                                     |                                                                                                                                                            |               40 |            128 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/ap_CS_fsm_state7                                                                                                            |                                                                                                                                                            |               32 |            128 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/ap_CS_fsm_state5                                                                                                            |                                                                                                                                                            |               29 |            128 |         4.41 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state16                                                                                                                                     |                                                                                                                                                            |               35 |            128 |         3.66 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/E[0]                            |                                                                                                                                                            |               33 |            128 |         3.88 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state4                                                                                                                                      |                                                                                                                                                            |               33 |            128 |         3.88 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/thr_add562_fu_118               |                                                                                                                                                            |               24 |            128 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state17                                                                                                                                     |                                                                                                                                                            |               32 |            128 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add56256_load_reg_7670                                               |                                                                                                                                                            |               26 |            128 |         4.92 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182                                               |                                                                                                                                                            |               32 |            128 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/ap_ready_int                                                             |                                                                                                                                                            |               30 |            128 |         4.27 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/Q[0]                                                                     |                                                                                                                                                            |               31 |            130 |         4.19 |
|  ap_clk      |                                                                                                                                                                            |                                                                                                                                                            |               50 |            138 |         2.76 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/icmp_ln27_reg_715_reg[0][0]     |                                                                                                                                                            |               60 |            192 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_11_2_fu_163/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[3]                |                                                                                                                                                            |               54 |            214 |         3.96 |
+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


