<root><simulation><result_generated_time />2023-05-13 01:45:51<layer><layer_spec />{'B': 1, 'K': 1000, 'C': 1280, 'OY': 1, 'OX': 1, 'IY': 1, 'IX': 1, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />1280000<total_data_size_element />{'W': 1280000, 'I': 1280, 'O': 1000}<total_data_reuse />{'W': 1, 'I': 1000.0, 'O': 1280}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_16', 'K_2']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [8, 1, 1], 'O': [4, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 1)]], [[('C', 8), ('K', 4)], []], [], []]<I />[[[('K', 4)], []], [[('C', 8)], [('OY', 1)]], [], []]<O />[[[('C', 8)], []], [[('K', 4)], [('OY', 1)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 5)], [('C', 40), ('K', 25), ('C', 4)], []]<I />[[('K', 2), ('K', 5), ('C', 40), ('K', 25)], [('C', 4)], []]<O />[[('K', 2), ('K', 5), ('C', 40)], [('K', 25), ('C', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 1, 1, 1], 'I': [4.0, 250.0, 1.0, 1.0], 'O': [8.0, 40, 4, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [80, 10240000, 10240000], 'I': [320, 10240, 10240], 'O': [80, 8000, 8000], 'O_partial': [80, 8000, 0], 'O_final': [0, 0, 8000]}<actual_mem_utilization_individual />{'W': [0.16, 0.31, 0.0], 'I': [0.62, 0.0, 0.0], 'O': [0.16, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.16, 0.31, 0.0], 'I': [0.62, 0.31, 0.0], 'O': [0.16, 0.31, 0.0]}<effective_mem_size_bit />{'W': [40, 256000, 10240000], 'I': [320, 2560, 10240], 'O': [80, 8000, 8000], 'O_partial': [80, 8000, 0], 'O_final': [0, 0, 8000]}<total_unit_count />{'W': [32, 32, 1, 1], 'I': [32, 8, 1, 1], 'O': [32, 4, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [8, 8, 1, 1], 'O': [4, 4, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1280000, 1280000], [1280000, 1280000], [1280000, 0]]<I />[[32000, 1280], [1280, 1280], [1280, 0]]<O />[[(159000, 160000), (4000, 3000)], [(3000, 4000), (1000, 0)], [(0, 1000), (0, 0)]]<O_partial />[[(159000, 160000), (4000, 3000)], [(3000, 4000), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (1000, 0)], [(0, 1000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[160000, 160000], [20000, 20000], [5000, 0]]<I />[[4000, 160], [20, 20], [5, 0]]<O />[[(19875, 20000), (500, 375)], [(47, 62), (16, 0)], [(0, 4), (0, 0)]]<O_partial />[([19875, 20000], [500, 375]), ([47, 62], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [16, 0]), ([0, 4], [0, 0])]</mem_access_count_word><mac_count><active />1280000<idle />39680000</mac_count></basic_info><energy><total_energy />4792859.0<mem_energy_breakdown><W />[112.1, 3963.7, 6659.2]<I />[1.4, 4.0, 6.7]<O />[14.3, 12.4, 5.2]</mem_energy_breakdown><MAC_energy><active_MAC />2798080.0<idle_MAC />1984000.0<total />4782080.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0208<utilization_without_data_loading />0.0312<utilization_spatial />0.0312<utilization_temporal_with_data_loading />0.6664<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />60025<latency_cycle_without_data_loading />40000<ideal_computing_cycle />40000<data_loading><load_cycle_total />20025<load_cycle_individual />{'W': [5, 20000, 0], 'I': [5, 20, 0]}<load_cycle_combined />{'W': 20000, 'I': 20}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-39999], [-35991, -19995], [-40000, -40000]], 'I': [[-39999], [-1185, -1185], [-40000, -40000]], 'O': [[-40000], [-39900, -39900], [-39984, -39996]]}<mem_stall_cycle_shared />{'W': [[-39999], [-35991, 0], [0, 0]], 'I': [[-39999], [-1185, 0], [0, 0]], 'O': [[-40000], [-39900, -39900], [-39984, -39996]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [80, 10240000, 10240000], 'I': [320, 10240, 10240], 'O': [80, 8000, 8000], 'O_partial': [80, 8000, 0], 'O_final': [0, 0, 8000]}<data_size_each_level_total />{'W': [2560, 10240000, 10240000], 'I': [2560, 10240, 10240], 'O': [320, 8000, 8000]}<loop_cycles_each_level />{'W': [10, 40000, 40000], 'I': [10000, 40000, 40000], 'O': [400, 40000, 40000]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [25, 1, 1], 'O': [40, 4, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [256.0, 256.0], [256.0, 256.0]], 'I': [[8.0, 0.0], [0.3, 0.3], [0.3, 0.3]], 'O': [[8.0, 0.2], [0.8, 0.2], [0.2, 0.2]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [256.0, 256.0], [256.0, 256.0]], 'I': [[8.0, 0.8], [6.4, 0.3], [0.3, 0.3]], 'O': [[8.0, 8.0], [32.0, 0.8], [0.8, 0.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [256.0, 256.0], [256.0, 0]], 'I': [[8.0, 0.8], [6.4, 0.3], [0.3, 0]], 'O': [[8.0, 0.2], [0.8, 0.2], [0.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [263.4, 257.1], [256.3, 0.2]], 'I': [[8.0, 0.8], [263.4, 257.1], [256.3, 0.2]], 'O': [[8.0, 0.2], [263.4, 257.1], [256.3, 0.2]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 40000], [10, 10, 4000], [40000, 40000, 1]], 'I': [[1, 1, 40000], [400, 10000, 4], [40000, 40000, 1]], 'O': [[1, 1, 40000], [400, 400, 100], [40000, 40000, 1]]}<trans_time_real />{'W': [[0, 1, 40000], [[1, 10, 4000], [5, 10, 4000]], [[20000, 40000, 1], [5000, 40000, 1]]], 'I': [[0, 1, 40000], [[5, 10000, 4], [5, 10000, 4]], [[20, 40000, 1], [5, 40000, 1]]], 'O': [[0, 1, 40000], [[1, 400, 100], [1, 400, 100]], [[16, 40000, 1], [4, 40000, 1]]]}<single_stall_cycle />{'W': [[-1], [-9, -5], [-20000, -35000]], 'I': [[-1], [-395, -395], [-39980, -39995]], 'O': [[-1], [-399, -399], [-39984, -39996]]}<single_stall_count />{'W': [39999, 3999, 0], 'I': [39999, 3, 0], 'O': [40000, 100, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [19995, 0], 'I': [15, 0], 'O': [100, 16]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [16, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-19890, -40000], [-39900, -39984]], 1: [[-40000, -40000], [-39984, -40000]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.3<mem_area />120.3<mem_area_percentage />99.2 %</area></results><elapsed_time_second />0</simulation></root>