
---------- Begin Simulation Statistics ----------
sim_seconds                                  6.374365                       # Number of seconds simulated
sim_ticks                                6374364830000                       # Number of ticks simulated
final_tick                               6374364830000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1032424                       # Simulator instruction rate (inst/s)
host_op_rate                                  1653882                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             7064999897                       # Simulator tick rate (ticks/s)
host_mem_usage                                 665624                       # Number of bytes of host memory used
host_seconds                                   902.25                       # Real time elapsed on the host
sim_insts                                   931499894                       # Number of instructions simulated
sim_ops                                    1492207760                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6374364830000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1094592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1117248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    890017600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       890017600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      13906525                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           13906525                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               3554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             171718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                175272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          3554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       139624515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            139624515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       139624515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              3554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            171718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            139799787                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 6374364830000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6374364830000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684105                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342478                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936310                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 6374364830000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 6374364830000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1422005616                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    6374364830000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      12748729660                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931499894                       # Number of instructions committed
system.cpu.committedOps                    1492207760                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491701046                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571458                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491701046                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935000                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545512936                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199317                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310522                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026579                       # number of memory refs
system.cpu.num_load_insts                   382684101                       # Number of load instructions
system.cpu.num_store_insts                   56342478                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                12748729660                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742410                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 914844142     61.31%     61.34% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.07%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.65%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492207760                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6374364830000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.979522                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026583                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          18864935                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.272096                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   255.979522                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999920                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999920                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          118                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         896918101                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        896918101                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 6374364830000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    363843394                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       363843394                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       714930                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         714930                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     364558324                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        364558324                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    364558324                       # number of overall hits
system.cpu.dcache.overall_hits::total       364558324                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     18840711                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      18840711                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     55627548                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     55627548                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     74468259                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       74468259                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     74468259                       # number of overall misses
system.cpu.dcache.overall_misses::total      74468259                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 290660916500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 290660916500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 4297038758000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4297038758000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 4587699674500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4587699674500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 4587699674500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4587699674500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684105                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684105                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026583                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026583                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026583                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026583                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.049233                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.049233                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.169621                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.169621                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.169621                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.169621                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15427.279602                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15427.279602                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 77246.596560                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77246.596560                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 61606.108913                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61606.108913                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 61606.108913                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61606.108913                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         5793                       # number of writebacks
system.cpu.dcache.writebacks::total              5793                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     18840711                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     18840711                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     55627548                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     55627548                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     74468259                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     74468259                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     74468259                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     74468259                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 271820205500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 271820205500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4241411210000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 4241411210000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 4513231415500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 4513231415500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 4513231415500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4513231415500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.049233                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.049233                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.169621                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.169621                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.169621                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.169621                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14427.279602                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14427.279602                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76246.596560                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76246.596560                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 60606.108913                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60606.108913                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 60606.108913                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60606.108913                       # average overall mshr miss latency
system.cpu.dcache.replacements               18864679                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6374364830000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6374364830000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 6374364830000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           222.921317                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1422005616                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               357                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3983209.008403                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   222.921317                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.870786                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.870786                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          242                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          203                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2844011589                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2844011589                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 6374364830000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1422005259                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1422005259                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1422005259                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1422005259                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1422005259                       # number of overall hits
system.cpu.icache.overall_hits::total      1422005259                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          357                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           357                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          357                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            357                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          357                       # number of overall misses
system.cpu.icache.overall_misses::total           357                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    101576500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    101576500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    101576500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    101576500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    101576500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    101576500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1422005616                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1422005616                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1422005616                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1422005616                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1422005616                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1422005616                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 284528.011204                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 284528.011204                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 284528.011204                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 284528.011204                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 284528.011204                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 284528.011204                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          115                       # number of writebacks
system.cpu.icache.writebacks::total               115                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          357                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          357                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          357                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          357                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          357                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          357                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    101219500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    101219500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    101219500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    101219500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    101219500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    101219500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 283528.011204                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 283528.011204                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 283528.011204                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 283528.011204                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 283528.011204                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 283528.011204                       # average overall mshr miss latency
system.cpu.icache.replacements                    115                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6374364830000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6374364830000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6374364830000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4084.943472                       # Cycle average of tags in use
system.l2.tags.total_refs                   148955393                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1710099                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     87.103374                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.982726                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.827829                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       4082.132916                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000446                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.996614                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997301                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          301                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2858                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          854                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1193353267                       # Number of tag accesses
system.l2.tags.data_accesses               1193353267                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 6374364830000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         5793                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5793                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          115                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              115                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks        55621986                       # number of WriteClean hits
system.l2.WriteClean_hits::total             55621986                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data          27807323                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total             27807323                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3629                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3629                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data       17147983                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          17147983                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     3                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data              17151612                       # number of demand (read+write) hits
system.l2.demand_hits::total                 17151615                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    3                       # number of overall hits
system.l2.overall_hits::cpu.data             17151612                       # number of overall hits
system.l2.overall_hits::total                17151615                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data        27796001                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           27796001                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            20595                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               20595                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           354                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              354                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1692728                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1692728                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1713323                       # number of demand (read+write) misses
system.l2.demand_misses::total                1713677                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                354                       # number of overall misses
system.l2.overall_misses::cpu.data            1713323                       # number of overall misses
system.l2.overall_misses::total               1713677                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 3855664634500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 3855664634500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  10110188000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10110188000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    100643000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    100643000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  63505317000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  63505317000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     100643000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   73615505000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      73716148000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    100643000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  73615505000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     73716148000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         5793                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5793                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          115                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          115                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks     55621986                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total         55621986                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data      55603324                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         55603324                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          24224                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             24224                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          357                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            357                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     18840711                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      18840711                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               357                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          18864935                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             18865292                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              357                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         18864935                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            18865292                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499898                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499898                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.850190                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.850190                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.991597                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.991597                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.089844                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.089844                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.991597                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.090821                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.090838                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.991597                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.090821                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.090838                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 138712.926169                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 138712.926169                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 490904.976936                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 490904.976936                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 284302.259887                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 284302.259887                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 37516.551389                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 37516.551389                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 284302.259887                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 42966.507191                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 43016.360726                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 284302.259887                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 42966.507191                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 43016.360726                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                17356                       # number of writebacks
system.l2.writebacks::total                     17356                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data     27796001                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      27796001                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        20595                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          20595                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1692728                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1692728                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1713323                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1713677                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1713323                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1713677                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 3577704662000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 3577704662000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9904238000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9904238000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     97103000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     97103000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  46578037000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  46578037000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     97103000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  56482275000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  56579378000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     97103000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  56482275000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  56579378000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.850190                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.850190                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.991597                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.991597                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.089844                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.089844                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.991597                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.090821                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.090838                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.991597                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.090821                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.090838                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 128712.927518                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 128712.927518                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 480904.976936                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 480904.976936                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 274302.259887                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 274302.259887                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 27516.551389                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 27516.551389                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 274302.259887                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 32966.507191                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 33016.360726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 274302.259887                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 32966.507191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 33016.360726                       # average overall mshr miss latency
system.l2.replacements                        1706003                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 6374364830000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14165.169196                       # Cycle average of tags in use
system.l3.tags.total_refs                    59026558                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     17457                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                   3381.254397                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        145.940622                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14019.228574                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.008908                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.855666                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.864573                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16310                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 236123689                       # Number of tag accesses
system.l3.tags.data_accesses                236123689                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 6374364830000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        17356                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            17356                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks        27811100                       # number of WriteClean hits
system.l3.WriteClean_hits::total             27811100                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data          13905473                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             13905473                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                  1                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data        1692619                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1692619                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               1692620                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1692620                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              1692620                       # number of overall hits
system.l3.overall_hits::total                 1692620                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data        13894128                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total           13894128                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data            16994                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16994                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          354                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          109                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             463                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               17103                       # number of demand (read+write) misses
system.l3.demand_misses::total                  17457                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                354                       # number of overall misses
system.l3.overall_misses::cpu.data              17103                       # number of overall misses
system.l3.overall_misses::total                 17457                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 3042931676500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 3042931676500                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data   9254346500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    9254346500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     93209000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     29815500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    123024500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      93209000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    9284162000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       9377371000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     93209000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   9284162000                       # number of overall miss cycles
system.l3.overall_miss_latency::total      9377371000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        17356                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        17356                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks     27811100                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total         27811100                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data      27799601                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         27799601                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          354                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1692728                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1693082                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1709723                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1710077                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1709723                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1710077                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.499796                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.499796                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.999941                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999941                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000064                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.000273                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.010003                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.010208                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.010003                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.010208                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 219008.467210                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 219008.467210                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 544565.523126                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 544565.523126                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 263302.259887                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 273536.697248                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 265711.663067                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 263302.259887                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 542838.215518                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 537169.674056                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 263302.259887                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 542838.215518                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 537169.674056                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  751                       # number of writebacks
system.l3.writebacks::total                       751                       # number of writebacks
system.l3.UpgradeReq_mshr_misses::cpu.data     13894128                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total      13894128                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        16994                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16994                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          354                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          109                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          463                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          17103                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             17457                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         17103                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            17457                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 2820625628500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 2820625628500                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data   8982442500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   8982442500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     87545000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     28071500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    115616500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     87545000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   9010514000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   9098059000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     87545000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   9010514000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   9098059000                       # number of overall MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.499796                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.499796                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.999941                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999941                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000064                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.000273                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.010003                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.010208                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.010003                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.010208                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 203008.467210                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 203008.467210                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 528565.523126                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 528565.523126                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 247302.259887                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 257536.697248                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 249711.663067                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 247302.259887                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 526838.215518                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 521169.674056                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 247302.259887                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 526838.215518                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 521169.674056                       # average overall mshr miss latency
system.l3.replacements                           1073                       # number of replacements
system.membus.snoop_filter.tot_requests      13912438                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     13894981                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 6374364830000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                463                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          751                       # Transaction distribution
system.membus.trans_dist::WriteClean         13905774                       # Transaction distribution
system.membus.trans_dist::CleanEvict              102                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         13894128                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16994                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16994                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           463                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     27835669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     27835669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27835669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    891134848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    891134848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               891134848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13911585                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13911585    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13911585                       # Request fanout histogram
system.membus.reqLayer2.occupancy         95015008500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           88497000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     93333410                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     74468118                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops       41717324                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops     41717324                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6374364830000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          18841068                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        23152                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          115                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean        97338860                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        20547753                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        55603324                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       55603324                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            24224                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           24224                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           357                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     18840711                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    223423183                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             223424012                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        30208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   4767533696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4767563904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        43423100                       # Total snoops (count)
system.tol2bus.snoopTraffic                2670990912                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        117891716                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.353861                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.478167                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               76174392     64.61%     64.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1               41717324     35.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          117891716                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       130105592000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            535500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       56099064500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests     31215458                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests     29505381                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops       13905997                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops     13905997                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 6374364830000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1693082                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        18107                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean        41716874                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1688746                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        27799601                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       27799601                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1693082                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     88536236                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1890466112                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        13906847                       # Total snoops (count)
system.tol3bus.snoopTraffic                 890017600                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         43416525                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.320293                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.466589                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               29510528     67.97%     67.97% # Request fanout histogram
system.tol3bus.snoop_fanout::1               13905997     32.03%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           43416525                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        57341735000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       16464916000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
