// Seed: 2024243163
module module_0 #(
    parameter id_10 = 32'd37,
    parameter id_12 = 32'd98,
    parameter id_4  = 32'd24
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire _id_4;
  bit [id_4 : ( "" )] id_5;
  id_6(
      1, id_4, id_5, -1'b0
  );
  initial assume (1 + id_5);
  always begin : LABEL_0
    id_5 <= 1'b0;
    deassign id_3;
  end
  reg id_7;
  always begin : LABEL_1
    id_7 = (id_5);
  end
  parameter id_8 = 1;
  logic [-1 : ""] id_9, _id_10;
  logic id_11;
  logic _id_12;
  wire id_13;
  wire [id_10 : 1  *  id_12] id_14;
  wire [-1  /  -1 : -1] id_15;
  wire id_16;
  ;
  if (-1) wire id_17;
  else begin : LABEL_2
    logic id_18 = !(-1);
    wire [1 : -1] id_19;
  end
  assign id_10 = id_11;
endmodule
module module_1 #(
    parameter id_0  = 32'd37,
    parameter id_10 = 32'd53,
    parameter id_3  = 32'd8
) (
    output wire _id_0,
    output wire id_1
    , id_21,
    output wand id_2,
    output uwire _id_3,
    input wire id_4,
    output tri1 id_5#(
        .id_22(1),
        .id_23(-1)
    ),
    output supply1 id_6,
    input wire id_7,
    input tri1 id_8,
    input tri id_9,
    output supply1 _id_10,
    output wor id_11,
    output wor id_12,
    input uwire id_13,
    input tri1 id_14,
    output wor id_15,
    input wor id_16
    , id_24,
    output wand id_17,
    input wire id_18,
    output supply1 id_19
);
  logic [-1 : id_0] id_25;
  logic id_26;
  ;
  logic [id_3 : -1] id_27;
  module_0 modCall_1 (
      id_25,
      id_26,
      id_24
  );
endmodule
