Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 18e549aa9d8242a2ab04ddd235a414bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot thirtyOneDayMonth_tb_behav xil_defaultlib.thirtyOneDayMonth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/src/hdl/thirtyOneDayMonth.vhd:87]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/src/hdl/thirtyOneDayMonth.vhd:88]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/src/hdl/thirtyOneDayMonth.vhd:89]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/src/hdl/thirtyOneDayMonth.vhd:90]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
