  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg
WARNING: [HLS 200-1921] Skipping unknown config ini [hls] entry 'ldflags=-lstdc++' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'syn.file=defs.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/defs.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=aes.hpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(15)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=encrypt.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(16)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/encrypt.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=encrypt.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(17)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/encrypt.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=PRG.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(18)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/PRG.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=PRG.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(19)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/PRG.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=ggm_tree.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(20)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/ggm_tree.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=ggm_tree.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(21)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/ggm_tree.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=sha3.hpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(22)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/sha3.hpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=./shake.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(23)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/shake.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=./shake.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(24)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/shake.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=vole.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(25)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/vole.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=vole.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(26)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/vole.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=Commit.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(27)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/Commit.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=Commit.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(28)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/Commit.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=tb_vole.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(13)
INFO: [HLS 200-10] Adding test bench file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/tb_vole.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=ConvertToVOLE' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xcu250-figd2104-2-e' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2-e'
INFO: [HLS 200-1465] Applying config ini 'clock=7ns' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
INFO: [HLS 200-1465] Applying config ini 'csim.clean=1' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'csim.code_analyzer=0' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'sim.O=1' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(9)
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/vitis-comp.json
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building optimized C Simulation binaries
   Compiling ../../../../tb_vole.cpp in release mode
   Compiling ../../../../Commit.cpp in release mode
   Compiling ../../../../vole.cpp in release mode
   Compiling ../../../../shake.cpp in release mode
   Compiling ../../../../ggm_tree.cpp in release mode
   Compiling ../../../../PRG.cpp in release mode
   Compiling ../../../../encrypt.cpp in release mode
   Generating csim.exe
INPUT PARAMETERS:
-----------------
Master Root: 0x01234567_89abcdef_fedcba98_76543210
IV:          0xffeeddcc_bbaa9988_77665544_33221100
K = 2 (N = 4 leaves per tree)
TAU = 64 trees
GGM_UNROLL_FAC = 2
ELL_HAT = 1041

=== PROVER PHASE ===
Calling ggm_tree()...
✓ ggm_tree() completed.

=== SOFTWARE REFERENCE ===
✓ _SW_ConvertToVOLE() completed.

=== HARDWARE IMPLEMENTATION ===
✓ ConvertToVOLE() completed.


=== VERIFICATION ===
Checking u vector (1041 bits)...
  ERROR at u[256]: SW=0, HW=1
  ERROR at u[257]: SW=0, HW=1
  ERROR at u[261]: SW=1, HW=0
  ERROR at u[264]: SW=0, HW=1
  ERROR at u[265]: SW=1, HW=0
  ERROR at u[271]: SW=0, HW=1
  ERROR at u[273]: SW=0, HW=1
  ERROR at u[274]: SW=0, HW=1
  ERROR at u[276]: SW=1, HW=0
  ERROR at u[277]: SW=1, HW=0
✗ u vector MISMATCH! Total errors: 405 / 1041
Checking V matrix (1041 x 128)...
  ERROR at V[256]:
    SW: 0xe88840c3_6cd61061_a4509a07_94bb8947
    HW: 0xb216f329_3fbe86f9_b72e399a_a7859eeb
    Bit errors: 68 / 128
  ERROR at V[257]:
    SW: 0xfe1eac51_08150969_8e8ec5ff_1fac3575
    HW: 0xe4ddfb84_d65142d3_cba804d2_834a182c
    Bit errors: 64 / 128
  ERROR at V[258]:
    SW: 0x0a96073a_7a60a5f0_7378c33c_0c42131d
    HW: 0x9564adea_c82412e3_9560f4a4_83bbbd6b
    Bit errors: 69 / 128
  ERROR at V[259]:
    SW: 0x244dbffb_c2b053bb_bc099e48_9efdf7e3
    HW: 0x7faec790_3978f180_7ab34e11_15a02216
    Bit errors: 73 / 128
  ERROR at V[260]:
    SW: 0x76d291c8_15d7c435_6bbab73a_ef9038d2
    HW: 0xaa06fd84_5e8ea48e_24901ed1_c30745c6
    Bit errors: 66 / 128
  ERROR at V[261]:
    SW: 0x15e3f501_e8bc0408_707a2c56_ba89007b
    HW: 0x718cb0d8_76e9f274_05dac978_0eaf49b7
    Bit errors: 67 / 128
  ERROR at V[262]:
    SW: 0x0225417c_87945264_25a8de18_5063cc0f
    HW: 0xb7e47528_58c08e39_51188291_046b7498
    Bit errors: 61 / 128
  ERROR at V[263]:
    SW: 0x104643de_616dd80f_30c9f5e4_023d01ae
    HW: 0x4829ce88_848b5baa_347ba53b_34e3f979
    Bit errors: 69 / 128
  ERROR at V[264]:
    SW: 0xa4f8cf06_ae18414e_e19bb51d_b10c1919
    HW: 0xce62d72a_7c50a1b7_66f08094_7fb913ad
    Bit errors: 60 / 128
  ERROR at V[265]:
    SW: 0x67b2d71c_0782a26f_cabc4938_ecdd61b8
    HW: 0x8f9801b9_21d7e69e_a8aa94a6_6d723573
    Bit errors: 63 / 128
✗ V matrix MISMATCH! Total row errors: 785 / 1041

=== FINAL RESULT ===
✗✗✗ TESTS FAILED! ✗✗✗
Summary:
  u vector: FAIL
  V matrix: FAIL
WARNING [HLS SIM]: hls::stream 'hls::stream<ap_uint<256>, 0>1' contains leftover data, which may result in RTL simulation hanging.
WARNING [HLS SIM]: hls::stream 'hls::stream<ap_uint<256>, 0>0' contains leftover data, which may result in RTL simulation hanging.
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 160
@E Simulation failed: Function 'main' returns nonzero value '1'.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
ERROR: 4
INFO: [HLS 200-112] Total CPU user time: 12.09 seconds. Total CPU system time: 0.76 seconds. Total elapsed time: 12.93 seconds; peak allocated memory: 481.871 MB.
