#
#
INPUT(Forest_input_0)
INPUT(Forest_input_1)
INPUT(Forest_input_2)
INPUT(Forest_input_3)
INPUT(Forest_input_4)
INPUT(Forest_input_5)
INPUT(Forest_input_6)
INPUT(Forest_input_7)
INPUT(Forest_input_8)
INPUT(Forest_input_9)
INPUT(Forest_input_10)
INPUT(Forest_input_11)
INPUT(Forest_input_12)
INPUT(Forest_input_13)
INPUT(Forest_input_14)
INPUT(Forest_input_15)
INPUT(Forest_input_16)
INPUT(Forest_input_17)
INPUT(Forest_input_18)
INPUT(Forest_input_19)
INPUT(Forest_input_20)
INPUT(Forest_input_21)
INPUT(Forest_input_22)
INPUT(Forest_input_23)
INPUT(Forest_input_24)
INPUT(Forest_input_25)
INPUT(Forest_input_26)
INPUT(Forest_input_27)
INPUT(Forest_input_28)
INPUT(Forest_input_29)
INPUT(Forest_input_30)
INPUT(Forest_input_31)
INPUT(Forest_input_32)
INPUT(Forest_input_33)
INPUT(Forest_input_34)
INPUT(Forest_input_35)
INPUT(Forest_input_36)
INPUT(Forest_input_37)
INPUT(Forest_input_38)
INPUT(Forest_input_39)
INPUT(Forest_input_40)
INPUT(Forest_input_41)
INPUT(Forest_input_42)
INPUT(Forest_input_43)
INPUT(Forest_input_44)
INPUT(Forest_input_45)
INPUT(Forest_input_46)
INPUT(Forest_input_47)
INPUT(Forest_input_48)
INPUT(Forest_input_49)
INPUT(Forest_input_50)
INPUT(Forest_input_51)
INPUT(Forest_input_52)
INPUT(Forest_input_53)
INPUT(Forest_input_54)
INPUT(Forest_input_55)
INPUT(Forest_input_56)
INPUT(Forest_input_57)
INPUT(Forest_input_58)
INPUT(Forest_input_59)
INPUT(Forest_input_60)
INPUT(Forest_input_61)
INPUT(Forest_input_62)
INPUT(Forest_input_63)
INPUT(Forest_input_64)
INPUT(Forest_input_65)
INPUT(Forest_input_66)
INPUT(Forest_input_67)
INPUT(Forest_input_68)
INPUT(Forest_input_69)
INPUT(Forest_input_70)
INPUT(Forest_input_71)
INPUT(Forest_input_72)
INPUT(Forest_input_73)
INPUT(Forest_input_74)
INPUT(Forest_input_75)
INPUT(Forest_input_76)
INPUT(Forest_input_77)
INPUT(Forest_input_78)
INPUT(Forest_input_79)
INPUT(Forest_input_80)
INPUT(Forest_input_81)
INPUT(Forest_input_82)
INPUT(Forest_input_83)
INPUT(Forest_input_84)
INPUT(Forest_input_85)
INPUT(Forest_input_86)
INPUT(Forest_input_87)
INPUT(Forest_input_88)
INPUT(Forest_input_89)
INPUT(Forest_input_90)
INPUT(Forest_input_91)
INPUT(Forest_input_92)
INPUT(Forest_input_93)
INPUT(Forest_input_94)
INPUT(Forest_input_95)
INPUT(Forest_input_96)
INPUT(Forest_input_97)
INPUT(Forest_input_98)
INPUT(Forest_input_99)
INPUT(Forest_input_100)
INPUT(Forest_input_101)
INPUT(Forest_input_102)
INPUT(Forest_input_103)
INPUT(Forest_input_104)
TEST_DataIn_pad_i_0_ = BUFF(Forest_input_0)
TEST_DataIn_pad_i_1_ = BUFF(Forest_input_0)
TEST_DataIn_pad_i_2_ = BUFF(Forest_input_0)
TEST_DataIn_pad_i_3_ = BUFF(Forest_input_0)
TEST_DataIn_pad_i_4_ = BUFF(Forest_input_0)
TEST_DataIn_pad_i_5_ = BUFF(Forest_input_0)
TEST_DataIn_pad_i_6_ = BUFF(Forest_input_0)
TEST_DataIn_pad_i_7_ = BUFF(Forest_input_0)
TEST_LineState_pad_i_0_ = BUFF(Forest_input_0)
TEST_LineState_pad_i_1_ = BUFF(Forest_input_0)
TEST_RxActive_pad_i = BUFF(Forest_input_0)
TEST_RxError_pad_i = BUFF(Forest_input_0)
TEST_RxValid_pad_i = BUFF(Forest_input_0)
TEST_TxReady_pad_i = BUFF(Forest_input_0)
TEST_VStatus_pad_i_0_ = BUFF(Forest_input_0)
TEST_VStatus_pad_i_1_ = BUFF(Forest_input_0)
TEST_VStatus_pad_i_2_ = BUFF(Forest_input_0)
TEST_VStatus_pad_i_3_ = BUFF(Forest_input_0)
TEST_VStatus_pad_i_4_ = BUFF(Forest_input_0)
TEST_VStatus_pad_i_5_ = BUFF(Forest_input_0)
TEST_VStatus_pad_i_6_ = BUFF(Forest_input_0)
TEST_VStatus_pad_i_7_ = BUFF(Forest_input_0)
TEST_clk_i = BUFF(Forest_input_0)
TEST_dma_ack_i_0_ = BUFF(Forest_input_1)
TEST_dma_ack_i_1_ = BUFF(Forest_input_1)
TEST_dma_ack_i_2_ = BUFF(Forest_input_1)
TEST_dma_ack_i_3_ = BUFF(Forest_input_1)
TEST_phy_clk_pad_i = BUFF(Forest_input_1)
TEST_resume_req_i = BUFF(Forest_input_1)
TEST_rst_i = BUFF(Forest_input_1)
TEST_sram_data_i_0_ = BUFF(Forest_input_1)
TEST_sram_data_i_10_ = BUFF(Forest_input_1)
TEST_sram_data_i_11_ = BUFF(Forest_input_1)
TEST_sram_data_i_12_ = BUFF(Forest_input_1)
TEST_sram_data_i_13_ = BUFF(Forest_input_1)
TEST_sram_data_i_14_ = BUFF(Forest_input_1)
TEST_sram_data_i_15_ = BUFF(Forest_input_1)
TEST_sram_data_i_16_ = BUFF(Forest_input_1)
TEST_sram_data_i_17_ = BUFF(Forest_input_1)
TEST_sram_data_i_18_ = BUFF(Forest_input_1)
TEST_sram_data_i_19_ = BUFF(Forest_input_1)
TEST_sram_data_i_1_ = BUFF(Forest_input_1)
TEST_sram_data_i_20_ = BUFF(Forest_input_1)
TEST_sram_data_i_21_ = BUFF(Forest_input_1)
TEST_sram_data_i_22_ = BUFF(Forest_input_1)
TEST_sram_data_i_23_ = BUFF(Forest_input_1)
TEST_sram_data_i_24_ = BUFF(Forest_input_2)
TEST_sram_data_i_25_ = BUFF(Forest_input_2)
TEST_sram_data_i_26_ = BUFF(Forest_input_2)
TEST_sram_data_i_27_ = BUFF(Forest_input_2)
TEST_sram_data_i_28_ = BUFF(Forest_input_2)
TEST_sram_data_i_29_ = BUFF(Forest_input_2)
TEST_sram_data_i_2_ = BUFF(Forest_input_2)
TEST_sram_data_i_30_ = BUFF(Forest_input_2)
TEST_sram_data_i_31_ = BUFF(Forest_input_2)
TEST_sram_data_i_3_ = BUFF(Forest_input_2)
TEST_sram_data_i_4_ = BUFF(Forest_input_2)
TEST_sram_data_i_5_ = BUFF(Forest_input_2)
TEST_sram_data_i_6_ = BUFF(Forest_input_2)
TEST_sram_data_i_7_ = BUFF(Forest_input_2)
TEST_sram_data_i_8_ = BUFF(Forest_input_2)
TEST_sram_data_i_9_ = BUFF(Forest_input_2)
TEST_usb_vbus_pad_i = BUFF(Forest_input_2)
TEST_wb_addr_i_10_ = BUFF(Forest_input_2)
TEST_wb_addr_i_11_ = BUFF(Forest_input_2)
TEST_wb_addr_i_12_ = BUFF(Forest_input_2)
TEST_wb_addr_i_13_ = BUFF(Forest_input_2)
TEST_wb_addr_i_14_ = BUFF(Forest_input_2)
TEST_wb_addr_i_15_ = BUFF(Forest_input_2)
TEST_wb_addr_i_16_ = BUFF(Forest_input_3)
TEST_wb_addr_i_17_ = BUFF(Forest_input_3)
TEST_wb_addr_i_2_ = BUFF(Forest_input_3)
TEST_wb_addr_i_3_ = BUFF(Forest_input_3)
TEST_wb_addr_i_4_ = BUFF(Forest_input_3)
TEST_wb_addr_i_5_ = BUFF(Forest_input_3)
TEST_wb_addr_i_6_ = BUFF(Forest_input_3)
TEST_wb_addr_i_7_ = BUFF(Forest_input_3)
TEST_wb_addr_i_8_ = BUFF(Forest_input_3)
TEST_wb_addr_i_9_ = BUFF(Forest_input_3)
TEST_wb_cyc_i = BUFF(Forest_input_3)
TEST_wb_data_i_0_ = BUFF(Forest_input_3)
TEST_wb_data_i_10_ = BUFF(Forest_input_3)
TEST_wb_data_i_11_ = BUFF(Forest_input_3)
TEST_wb_data_i_12_ = BUFF(Forest_input_3)
TEST_wb_data_i_13_ = BUFF(Forest_input_3)
TEST_wb_data_i_14_ = BUFF(Forest_input_3)
TEST_wb_data_i_15_ = BUFF(Forest_input_3)
TEST_wb_data_i_16_ = BUFF(Forest_input_3)
TEST_wb_data_i_17_ = BUFF(Forest_input_3)
TEST_wb_data_i_18_ = BUFF(Forest_input_3)
TEST_wb_data_i_19_ = BUFF(Forest_input_3)
TEST_wb_data_i_1_ = BUFF(Forest_input_3)
TEST_wb_data_i_20_ = BUFF(Forest_input_4)
TEST_wb_data_i_21_ = BUFF(Forest_input_4)
TEST_wb_data_i_22_ = BUFF(Forest_input_4)
TEST_wb_data_i_23_ = BUFF(Forest_input_4)
TEST_wb_data_i_24_ = BUFF(Forest_input_4)
TEST_wb_data_i_25_ = BUFF(Forest_input_4)
TEST_wb_data_i_26_ = BUFF(Forest_input_4)
TEST_wb_data_i_27_ = BUFF(Forest_input_4)
TEST_wb_data_i_28_ = BUFF(Forest_input_4)
TEST_wb_data_i_29_ = BUFF(Forest_input_4)
TEST_wb_data_i_2_ = BUFF(Forest_input_4)
TEST_wb_data_i_30_ = BUFF(Forest_input_4)
TEST_wb_data_i_31_ = BUFF(Forest_input_4)
TEST_wb_data_i_3_ = BUFF(Forest_input_4)
TEST_wb_data_i_4_ = BUFF(Forest_input_4)
TEST_wb_data_i_5_ = BUFF(Forest_input_4)
TEST_wb_data_i_6_ = BUFF(Forest_input_4)
TEST_wb_data_i_7_ = BUFF(Forest_input_4)
TEST_wb_data_i_8_ = BUFF(Forest_input_4)
TEST_wb_data_i_9_ = BUFF(Forest_input_4)
TEST_wb_stb_i = BUFF(Forest_input_4)
TEST_wb_we_i = BUFF(Forest_input_4)
scan_data_in = BUFF(Forest_input_4)
scan_enable = BUFF(Forest_input_5)
clk = BUFF(Forest_input_5)
sram_data_i_21_ = BUFF(Forest_input_5)
wb_data_i_16_ = BUFF(Forest_input_5)
wb_data_i_17_ = BUFF(Forest_input_5)
TxReady_pad_i = BUFF(Forest_input_5)
sram_data_i_13_ = BUFF(Forest_input_5)
DataIn_pad_i_1_ = BUFF(Forest_input_5)
LineState_pad_i_1_ = BUFF(Forest_input_5)
DataIn_pad_i_7_ = BUFF(Forest_input_5)
wb_data_i_2_ = BUFF(Forest_input_5)
wb_data_i_20_ = BUFF(Forest_input_5)
wb_data_i_18_ = BUFF(Forest_input_5)
wb_data_i_1_ = BUFF(Forest_input_5)
sram_data_i_1_ = BUFF(Forest_input_5)
sram_data_i_28_ = BUFF(Forest_input_5)
usb_vbus_pad_i = BUFF(Forest_input_5)
dma_ack_i_3_ = BUFF(Forest_input_5)
wb_addr_i_14_ = BUFF(Forest_input_5)
VStatus_pad_i_1_ = BUFF(Forest_input_5)
sram_data_i_31_ = BUFF(Forest_input_5)
wb_data_i_13_ = BUFF(Forest_input_5)
sram_data_i_11_ = BUFF(Forest_input_5)
sram_data_i_25_ = BUFF(Forest_input_6)
DataIn_pad_i_5_ = BUFF(Forest_input_6)
clk_i = BUFF(Forest_input_6)
VStatus_pad_i_7_ = BUFF(Forest_input_6)
VStatus_pad_i_3_ = BUFF(Forest_input_6)
sram_data_i_4_ = BUFF(Forest_input_6)
dma_ack_i_0_ = BUFF(Forest_input_6)
wb_addr_i_17_ = BUFF(Forest_input_7)
VStatus_pad_i_6_ = BUFF(Forest_input_6)
sram_data_i_23_ = BUFF(Forest_input_6)
DataIn_pad_i_4_ = BUFF(Forest_input_6)
sram_data_i_6_ = BUFF(Forest_input_6)
wb_addr_i_11_ = BUFF(Forest_input_6)
wb_data_i_15_ = BUFF(Forest_input_6)
wb_data_i_30_ = BUFF(Forest_input_6)
sram_data_i_26_ = BUFF(Forest_input_6)
sram_data_i_5_ = BUFF(Forest_input_6)
VStatus_pad_i_5_ = BUFF(Forest_input_6)
VStatus_pad_i_4_ = BUFF(Forest_input_6)
wb_we_i = BUFF(Forest_input_8)
sram_data_i_27_ = BUFF(Forest_input_6)
DataIn_pad_i_2_ = BUFF(Forest_input_6)
wb_addr_i_6_ = BUFF(Forest_input_9)
dma_ack_i_1_ = BUFF(Forest_input_6)
wb_data_i_29_ = BUFF(Forest_input_6)
wb_data_i_19_ = BUFF(Forest_input_6)
wb_data_i_22_ = BUFF(Forest_input_10)
RxValid_pad_i = BUFF(Forest_input_7)
resume_req_i = BUFF(Forest_input_7)
wb_data_i_3_ = BUFF(Forest_input_10)
VStatus_pad_i_2_ = BUFF(Forest_input_7)
wb_addr_i_5_ = BUFF(Forest_input_11)
wb_data_i_9_ = BUFF(Forest_input_10)
wb_data_i_23_ = BUFF(Forest_input_10)
sram_data_i_18_ = BUFF(Forest_input_8)
wb_addr_i_15_ = BUFF(Forest_input_9)
wb_data_i_10_ = BUFF(Forest_input_10)
wb_data_i_5_ = BUFF(Forest_input_10)
dma_ack_i_2_ = BUFF(Forest_input_7)
sram_data_i_14_ = BUFF(Forest_input_8)
wb_data_i_26_ = BUFF(Forest_input_10)
sram_data_i_16_ = BUFF(Forest_input_8)
DataIn_pad_i_3_ = BUFF(Forest_input_7)
wb_data_i_8_ = BUFF(Forest_input_10)
wb_data_i_4_ = BUFF(Forest_input_10)
wb_data_i_24_ = BUFF(Forest_input_10)
wb_cyc_i = BUFF(Forest_input_7)
sram_data_i_9_ = BUFF(Forest_input_8)
wb_data_i_14_ = BUFF(Forest_input_10)
wb_data_i_21_ = BUFF(Forest_input_10)
sram_data_i_2_ = BUFF(Forest_input_8)
wb_addr_i_10_ = BUFF(Forest_input_9)
sram_data_i_3_ = BUFF(Forest_input_8)
sram_data_i_12_ = BUFF(Forest_input_8)
sram_data_i_24_ = BUFF(Forest_input_8)
phy_clk_pad_i = BUFF(Forest_input_7)
sram_data_i_17_ = BUFF(Forest_input_8)
DataIn_pad_i_0_ = BUFF(Forest_input_7)
wb_addr_i_12_ = BUFF(Forest_input_9)
sram_data_i_7_ = BUFF(Forest_input_8)
sram_data_i_20_ = BUFF(Forest_input_8)
DataIn_pad_i_6_ = BUFF(Forest_input_7)
wb_data_i_12_ = BUFF(Forest_input_10)
sram_data_i_0_ = BUFF(Forest_input_8)
wb_stb_i = BUFF(Forest_input_8)
wb_data_i_28_ = BUFF(Forest_input_10)
LineState_pad_i_0_ = BUFF(Forest_input_7)
wb_data_i_11_ = BUFF(Forest_input_10)
wb_addr_i_16_ = BUFF(Forest_input_9)
sram_data_i_10_ = BUFF(Forest_input_8)
wb_data_i_31_ = BUFF(Forest_input_10)
wb_data_i_7_ = BUFF(Forest_input_10)
wb_data_i_0_ = BUFF(Forest_input_10)
wb_addr_i_13_ = BUFF(Forest_input_9)
wb_data_i_27_ = BUFF(Forest_input_10)
VStatus_pad_i_0_ = BUFF(Forest_input_7)
wb_data_i_6_ = BUFF(Forest_input_10)
wb_addr_i_4_ = BUFF(Forest_input_12)
RxError_pad_i = BUFF(Forest_input_7)
sram_data_i_19_ = BUFF(Forest_input_8)
sram_data_i_15_ = BUFF(Forest_input_8)
wb_addr_i_7_ = BUFF(Forest_input_13)
RxActive_pad_i = BUFF(Forest_input_7)
wb_data_i_25_ = BUFF(Forest_input_10)
sram_data_i_30_ = BUFF(Forest_input_8)
wb_addr_i_3_ = BUFF(Forest_input_14)
sram_data_i_29_ = BUFF(Forest_input_8)
wb_addr_i_8_ = BUFF(Forest_input_15)
wb_addr_i_2_ = BUFF(Forest_input_16)
rst_i = BUFF(Forest_input_17)
sram_data_i_8_ = BUFF(Forest_input_8)
wb_addr_i_9_ = BUFF(Forest_input_9)
sram_data_i_22_ = BUFF(Forest_input_8)
\u4_u2_buf0_reg_5__P0001 = BUFF(Forest_input_18)
\u4_u1_dma_in_cnt_reg_0__P0001 = BUFF(Forest_input_7)
u0_u0_T2_gt_1_2_mS_reg_P0001 = BUFF(Forest_input_7)
\u4_u0_int_stat_reg_0__P0001 = BUFF(Forest_input_7)
\u1_u0_d1_reg_6__P0001 = BUFF(Forest_input_7)
\u4_u3_buf1_reg_9__P0001 = BUFF(Forest_input_18)
\u4_u3_iena_reg_3__P0001 = BUFF(Forest_input_18)
\u1_u1_crc16_reg_7__P0001 = BUFF(Forest_input_7)
\u4_u3_dma_out_cnt_reg_2__P0001 = BUFF(Forest_input_7)
\u0_u0_me_ps_reg_2__P0001 = BUFF(Forest_input_7)
\u1_u3_rx_ack_to_cnt_reg_4__P0001 = BUFF(Forest_input_7)
\u1_u3_adr_reg_8__P0001 = BUFF(Forest_input_7)
u1_u1_send_data_r_reg_P0001 = BUFF(Forest_input_8)
\u4_utmi_vend_ctrl_r_reg_1__P0001 = BUFF(Forest_input_10)
\u4_u3_ienb_reg_2__P0001 = BUFF(Forest_input_10)
\u4_u3_csr1_reg_5__P0001 = BUFF(Forest_input_19)
\u4_u3_buf1_reg_25__P0001 = BUFF(Forest_input_18)
\u4_intb_msk_reg_1__P0001 = BUFF(Forest_input_18)
\u1_u3_size_next_r_reg_5__P0001 = BUFF(Forest_input_8)
\u4_buf1_reg_26__P0001 = BUFF(Forest_input_9)
\u0_u0_me_ps2_reg_6__P0001 = BUFF(Forest_input_9)
\u1_u2_rd_buf1_reg_27__P0001 = BUFF(Forest_input_9)
u1_u3_send_token_reg_P0001 = BUFF(Forest_input_11)
\u4_u1_buf0_orig_reg_3__P0001 = BUFF(Forest_input_18)
\u4_u0_buf1_reg_8__P0001 = BUFF(Forest_input_18)
\u4_u0_buf1_reg_26__P0001 = BUFF(Forest_input_18)
\u4_dout_reg_24__P0001 = BUFF(Forest_input_9)
\u1_u3_adr_r_reg_6__P0001 = BUFF(Forest_input_9)
\u1_frame_no_r_reg_8__P0001 = BUFF(Forest_input_18)
u0_u0_T1_gt_5_0_mS_reg_P0001 = BUFF(Forest_input_9)
\u1_u0_token1_reg_1__P0001 = BUFF(Forest_input_11)
u1_u3_uc_dpd_set_reg_P0001 = BUFF(Forest_input_9)
\u4_u3_buf0_reg_25__P0001 = BUFF(Forest_input_20)
\u1_u3_state_reg_8__P0001 = BUFF(Forest_input_12)
u1_u2_wr_done_r_reg_P0001 = BUFF(Forest_input_9)
\u4_u2_dma_out_left_reg_11__P0001 = BUFF(Forest_input_9)
\u4_u3_csr0_reg_1__P0001 = BUFF(Forest_input_18)
\u1_u3_adr_reg_4__P0001 = BUFF(Forest_input_11)
\u4_u2_csr0_reg_12__P0001 = BUFF(Forest_input_18)
\u4_u3_buf0_reg_12__P0001 = BUFF(Forest_input_20)
\u0_u0_state_reg_11__P0001 = BUFF(Forest_input_11)
\u0_DataOut_reg_1__P0001 = BUFF(Forest_input_9)
\u4_u2_int_stat_reg_1__P0001 = BUFF(Forest_input_19)
\u4_u1_dma_in_cnt_reg_11__P0001 = BUFF(Forest_input_9)
\u1_u3_state_reg_5__P0001 = BUFF(Forest_input_13)
\u0_u0_me_cnt_reg_0__P0001 = BUFF(Forest_input_9)
\u4_u2_uc_bsel_reg_0__P0001 = BUFF(Forest_input_18)
\u1_u2_sizd_c_reg_7__P0001 = BUFF(Forest_input_11)
\u1_u0_d1_reg_1__P0001 = BUFF(Forest_input_9)
\u1_u3_idin_reg_5__P0001 = BUFF(Forest_input_19)
\u0_u0_state_reg_12__P0001 = BUFF(Forest_input_12)
\u4_u1_iena_reg_1__P0001 = BUFF(Forest_input_19)
\u4_u3_int_stat_reg_2__P0001 = BUFF(Forest_input_19)
\u1_u3_idin_reg_14__P0001 = BUFF(Forest_input_18)
\u4_u3_buf0_reg_0__P0001 = BUFF(Forest_input_18)
\u1_u2_dout_r_reg_29__P0001 = BUFF(Forest_input_9)
u1_u3_setup_token_reg_P0001 = BUFF(Forest_input_9)
\u4_u3_buf1_reg_20__P0001 = BUFF(Forest_input_18)
\u4_u3_buf0_orig_reg_21__P0001 = BUFF(Forest_input_18)
\u4_u0_buf0_orig_reg_27__P0001 = BUFF(Forest_input_18)
\u4_u2_dma_out_cnt_reg_9__P0001 = BUFF(Forest_input_9)
\u1_u2_rx_data_st_r_reg_5__P0001 = BUFF(Forest_input_11)
u4_suspend_r_reg_P0001 = BUFF(Forest_input_11)
\u4_u1_buf0_reg_26__P0001 = BUFF(Forest_input_20)
\u4_u1_dma_out_left_reg_7__P0001 = BUFF(Forest_input_11)
\u1_sof_time_reg_8__P0001 = BUFF(Forest_input_17)
\u4_buf1_reg_15__P0001 = BUFF(Forest_input_12)
u0_tx_ready_reg_P0001 = BUFF(Forest_input_14)
\u4_u1_dma_in_cnt_reg_10__P0001 = BUFF(Forest_input_11)
\u1_u2_dout_r_reg_25__P0001 = BUFF(Forest_input_11)
\u4_u1_buf0_reg_29__P0001 = BUFF(Forest_input_18)
\u1_u2_dout_r_reg_1__P0001 = BUFF(Forest_input_11)
\u4_u2_buf1_reg_12__P0001 = BUFF(Forest_input_21)
\u4_u1_dma_out_left_reg_8__P0001 = BUFF(Forest_input_12)
\u4_u3_buf1_reg_3__P0001 = BUFF(Forest_input_18)
\u1_u3_idin_reg_28__P0001 = BUFF(Forest_input_18)
\u4_u3_buf0_reg_28__P0001 = BUFF(Forest_input_20)
\u4_u0_iena_reg_2__P0001 = BUFF(Forest_input_19)
\u4_dout_reg_30__P0001 = BUFF(Forest_input_11)
\u5_wb_data_o_reg_12__P0001 = BUFF(Forest_input_11)
\u4_u1_csr1_reg_2__P0001 = BUFF(Forest_input_20)
\u4_buf1_reg_1__P0001 = BUFF(Forest_input_13)
\u5_wb_data_o_reg_30__P0001 = BUFF(Forest_input_11)
u4_suspend_r1_reg_P0001 = BUFF(Forest_input_12)
\u1_u3_idin_reg_9__P0001 = BUFF(Forest_input_19)
u1_u1_tx_valid_r_reg_P0001 = BUFF(Forest_input_15)
\u4_u1_buf0_orig_m3_reg_7__P0001 = BUFF(Forest_input_12)
u0_u0_T1_gt_3_0_mS_reg_P0001 = BUFF(Forest_input_13)
\u4_u0_buf0_reg_28__P0001 = BUFF(Forest_input_21)
\u1_u2_sizd_c_reg_9__P0001 = BUFF(Forest_input_16)
\u1_u3_idin_reg_11__P0001 = BUFF(Forest_input_18)
\u1_u0_state_reg_1__P0001 = BUFF(Forest_input_14)
\u4_u0_dma_out_left_reg_0__P0001 = BUFF(Forest_input_11)
\u4_u2_csr0_reg_10__P0001 = BUFF(Forest_input_18)
\u0_u0_state_reg_10__P0001 = BUFF(Forest_input_14)
\u4_u2_buf0_reg_28__P0001 = BUFF(Forest_input_22)
\u4_u1_dma_in_cnt_reg_6__P0001 = BUFF(Forest_input_13)
\u4_buf0_reg_1__P0001 = BUFF(Forest_input_14)
\u1_u3_adr_reg_0__P0001 = BUFF(Forest_input_12)
\u4_csr_reg_0__P0001 = BUFF(Forest_input_18)
\u4_u0_csr1_reg_9__P0001 = BUFF(Forest_input_20)
\u5_state_reg_2__P0001 = BUFF(Forest_input_23)
\u4_u1_buf1_reg_6__P0001 = BUFF(Forest_input_20)
u0_drive_k_r_reg_P0001 = BUFF(Forest_input_12)
\u1_u3_adr_reg_13__P0001 = BUFF(Forest_input_13)
\u4_buf1_reg_30__P0001 = BUFF(Forest_input_20)
\u4_u2_dma_out_cnt_reg_2__P0001 = BUFF(Forest_input_11)
\u1_u3_new_sizeb_reg_6__P0001 = BUFF(Forest_input_11)
\u1_u2_dout_r_reg_0__P0001 = BUFF(Forest_input_11)
\u4_u0_dma_out_left_reg_3__P0001 = BUFF(Forest_input_12)
\u4_dout_reg_23__P0001 = BUFF(Forest_input_11)
\u1_u3_size_next_r_reg_13__P0001 = BUFF(Forest_input_11)
\u0_DataOut_reg_0__P0001 = BUFF(Forest_input_12)
\u4_u1_buf0_orig_m3_reg_1__P0001 = BUFF(Forest_input_14)
\u4_u0_buf0_orig_reg_25__P0001 = BUFF(Forest_input_19)
u4_u3_inta_reg_P0001 = BUFF(Forest_input_11)
\u4_u3_iena_reg_1__P0001 = BUFF(Forest_input_21)
\u0_u0_idle_cnt1_next_reg_2__P0001 = BUFF(Forest_input_15)
\u4_csr_reg_23__P0001 = BUFF(Forest_input_21)
u1_u2_wr_last_reg_P0001 = BUFF(Forest_input_11)
u2_wack_r_reg_P0001 = BUFF(Forest_input_19)
\u1_u0_token0_reg_1__P0001 = BUFF(Forest_input_15)
\u4_u2_dma_out_cnt_reg_7__P0001 = BUFF(Forest_input_12)
\u4_u0_iena_reg_4__P0001 = BUFF(Forest_input_24)
\u4_u2_buf1_reg_30__P0001 = BUFF(Forest_input_21)
\u4_u2_iena_reg_2__P0001 = BUFF(Forest_input_21)
\u1_u2_dtmp_r_reg_16__P0001 = BUFF(Forest_input_12)
u4_attach_r_reg_P0001 = BUFF(Forest_input_12)
\u4_u2_buf0_orig_m3_reg_4__P0001 = BUFF(Forest_input_12)
\u4_csr_reg_2__P0001 = BUFF(Forest_input_22)
\u4_u2_buf0_reg_7__P0001 = BUFF(Forest_input_20)
\u4_u1_buf0_orig_m3_reg_9__P0001 = BUFF(Forest_input_15)
u1_u3_uc_bsel_set_reg_P0001 = BUFF(Forest_input_12)
\u4_u1_buf0_reg_2__P0001 = BUFF(Forest_input_20)
u1_frame_no_same_reg_P0001 = BUFF(Forest_input_12)
\u4_u1_csr0_reg_2__P0001 = BUFF(Forest_input_21)
\u1_u3_new_sizeb_reg_0__P0001 = BUFF(Forest_input_12)
\u5_wb_data_o_reg_15__P0001 = BUFF(Forest_input_12)
u4_int_src_re_reg_P0001 = BUFF(Forest_input_13)
u1_u2_rx_data_valid_r_reg_P0001 = BUFF(Forest_input_13)
\u4_u3_buf1_reg_8__P0001 = BUFF(Forest_input_20)
u0_u0_usb_reset_reg_P0001 = BUFF(Forest_input_12)
\u4_buf1_reg_3__P0001 = BUFF(Forest_input_14)
\u4_u0_csr0_reg_9__P0001 = BUFF(Forest_input_20)
\u4_u1_buf0_orig_reg_19__P0001 = BUFF(Forest_input_19)
\u1_u2_last_buf_adr_reg_10__P0001 = BUFF(Forest_input_12)
\u4_u3_buf0_orig_m3_reg_5__P0001 = BUFF(Forest_input_12)
\u4_inta_msk_reg_4__P0001 = BUFF(Forest_input_19)
\u1_u1_crc16_reg_6__P0001 = BUFF(Forest_input_12)
\u4_u1_buf0_orig_reg_26__P0001 = BUFF(Forest_input_21)
\u4_u2_buf0_orig_reg_9__P0001 = BUFF(Forest_input_20)
\u4_u0_dma_out_cnt_reg_4__P0001 = BUFF(Forest_input_13)
\u1_u3_idin_reg_12__P0001 = BUFF(Forest_input_19)
\u1_u3_idin_reg_1__P0001 = BUFF(Forest_input_19)
\u4_u3_int_stat_reg_1__P0001 = BUFF(Forest_input_20)
\u4_csr_reg_4__P0001 = BUFF(Forest_input_23)
\u4_u3_dma_out_left_reg_11__P0001 = BUFF(Forest_input_13)
\u4_csr_reg_11__P0001 = BUFF(Forest_input_13)
\u4_u2_buf0_orig_reg_19__P0001 = BUFF(Forest_input_19)
\u0_u0_me_ps_reg_4__P0001 = BUFF(Forest_input_15)
\u1_u2_rd_buf0_reg_3__P0001 = BUFF(Forest_input_16)
\u1_u2_rd_buf1_reg_9__P0001 = BUFF(Forest_input_17)
\u1_sof_time_reg_7__P0001 = BUFF(Forest_input_19)
u4_u1_ep_match_r_reg_P0001 = BUFF(Forest_input_22)
\u1_u0_d2_reg_4__P0001 = BUFF(Forest_input_13)
\u4_u0_buf0_orig_m3_reg_2__P0001 = BUFF(Forest_input_13)
\u1_u3_tx_data_to_cnt_reg_5__P0001 = BUFF(Forest_input_13)
\LineState_r_reg_0__P0001 = BUFF(Forest_input_17)
\u1_u3_new_size_reg_13__P0001 = BUFF(Forest_input_13)
\u0_u0_line_state_r_reg_1__P0001 = BUFF(Forest_input_16)
\u4_u1_buf1_reg_27__P0001 = BUFF(Forest_input_20)
\u4_u3_buf0_orig_reg_8__P0001 = BUFF(Forest_input_19)
u1_u3_buf1_st_max_reg_P0001 = BUFF(Forest_input_13)
\u4_u2_dma_in_cnt_reg_2__P0001 = BUFF(Forest_input_13)
\u1_u2_dtmp_r_reg_11__P0001 = BUFF(Forest_input_14)
u1_u1_tx_first_r_reg_P0001 = BUFF(Forest_input_19)
\u4_u2_csr1_reg_12__P0001 = BUFF(Forest_input_21)
\u4_u3_buf0_orig_m3_reg_3__P0001 = BUFF(Forest_input_13)
\u4_buf0_reg_14__P0001 = BUFF(Forest_input_13)
\u1_u3_state_reg_1__P0001 = BUFF(Forest_input_19)
\u4_u0_buf1_reg_22__P0001 = BUFF(Forest_input_20)
\u1_u3_idin_reg_19__P0001 = BUFF(Forest_input_20)
\u0_u0_me_cnt_reg_1__P0001 = BUFF(Forest_input_15)
u4_u0_dma_req_r_reg_P0001 = BUFF(Forest_input_13)
u0_u0_T1_st_3_0_mS_reg_P0001 = BUFF(Forest_input_19)
\u4_u3_buf0_orig_m3_reg_9__P0001 = BUFF(Forest_input_14)
u1_u2_rx_data_done_r_reg_P0001 = BUFF(Forest_input_13)
\u4_buf1_reg_7__P0001 = BUFF(Forest_input_15)
\u4_buf1_reg_29__P0001 = BUFF(Forest_input_24)
\u4_u0_buf1_reg_25__P0001 = BUFF(Forest_input_22)
\u4_dout_reg_18__P0001 = BUFF(Forest_input_13)
\u4_u2_dma_out_cnt_reg_0__P0001 = BUFF(Forest_input_14)
\u1_u1_state_reg_0__P0001 = BUFF(Forest_input_20)
\u1_u3_new_sizeb_reg_10__P0001 = BUFF(Forest_input_13)
\u4_u2_dma_in_cnt_reg_7__P0001 = BUFF(Forest_input_15)
\u4_u0_csr0_reg_4__P0001 = BUFF(Forest_input_21)
\u4_u3_uc_dpd_reg_1__P0001 = BUFF(Forest_input_20)
\u4_u1_buf0_orig_reg_2__P0001 = BUFF(Forest_input_19)
u4_crc5_err_r_reg_P0001 = BUFF(Forest_input_14)
\u4_u2_buf0_reg_27__P0001 = BUFF(Forest_input_22)
u0_u0_resume_req_s_reg_P0001 = BUFF(Forest_input_15)
\u1_u3_adr_r_reg_16__P0001 = BUFF(Forest_input_14)
u1_u3_out_to_small_r_reg_P0001 = BUFF(Forest_input_15)
\u4_u2_dma_out_left_reg_8__P0001 = BUFF(Forest_input_14)
\u4_utmi_vend_ctrl_reg_2__P0001 = BUFF(Forest_input_14)
\u1_u3_tx_data_to_cnt_reg_4__P0001 = BUFF(Forest_input_14)
\u1_u3_size_next_r_reg_6__P0001 = BUFF(Forest_input_16)
\u4_u0_uc_bsel_reg_1__P0001 = BUFF(Forest_input_20)
\u1_u2_dtmp_r_reg_17__P0001 = BUFF(Forest_input_14)
\u1_u2_dtmp_r_reg_31__P0001 = BUFF(Forest_input_14)
\u4_u3_int_stat_reg_0__P0001 = BUFF(Forest_input_22)
\u4_u0_buf1_reg_14__P0001 = BUFF(Forest_input_20)
\u4_u2_ienb_reg_0__P0001 = BUFF(Forest_input_20)
\u5_wb_data_o_reg_2__P0001 = BUFF(Forest_input_14)
\u4_u3_csr1_reg_7__P0001 = BUFF(Forest_input_21)
\u4_u0_dma_out_cnt_reg_9__P0001 = BUFF(Forest_input_14)
\u4_dout_reg_15__P0001 = BUFF(Forest_input_14)
\u1_u0_d0_reg_1__P0001 = BUFF(Forest_input_15)
u4_u3_set_r_reg_P0001 = BUFF(Forest_input_14)
\u0_u0_idle_cnt1_reg_4__P0001 = BUFF(Forest_input_15)
\u4_u1_buf0_reg_25__P0001 = BUFF(Forest_input_24)
\u1_u3_size_next_r_reg_8__P0001 = BUFF(Forest_input_17)
\u4_u3_buf0_orig_reg_1__P0001 = BUFF(Forest_input_20)
\u4_dout_reg_14__P0001 = BUFF(Forest_input_14)
\u4_buf0_reg_27__P0001 = BUFF(Forest_input_25)
\u4_int_srcb_reg_7__P0001 = BUFF(Forest_input_23)
u1_u0_data_valid0_reg_P0001 = BUFF(Forest_input_14)
\u4_u0_csr0_reg_3__P0001 = BUFF(Forest_input_22)
\u4_buf1_reg_4__P0001 = BUFF(Forest_input_16)
\u4_u2_dma_out_cnt_reg_8__P0001 = BUFF(Forest_input_16)
\u1_u2_dtmp_r_reg_14__P0001 = BUFF(Forest_input_15)
\u1_u3_idin_reg_23__P0001 = BUFF(Forest_input_19)
u4_u3_dma_req_in_hold_reg_P0001 = BUFF(Forest_input_15)
\u1_u2_dout_r_reg_9__P0001 = BUFF(Forest_input_15)
\u4_u0_dma_out_cnt_reg_1__P0001 = BUFF(Forest_input_15)
\u4_u1_buf0_orig_reg_11__P0001 = BUFF(Forest_input_19)
\u1_u2_sizu_c_reg_1__P0001 = BUFF(Forest_input_19)
u4_dma_out_buf_avail_reg_P0001 = BUFF(Forest_input_26)
\u4_u3_buf0_orig_reg_30__P0001 = BUFF(Forest_input_21)
\u4_u2_int_stat_reg_0__P0001 = BUFF(Forest_input_23)
\u4_buf1_reg_10__P0001 = BUFF(Forest_input_17)
\u4_u0_dma_in_cnt_reg_3__P0001 = BUFF(Forest_input_16)
\u4_u0_buf0_reg_29__P0001 = BUFF(Forest_input_21)
\u1_u1_crc16_reg_2__P0001 = BUFF(Forest_input_16)
\u4_u2_buf0_orig_m3_reg_3__P0001 = BUFF(Forest_input_16)
\u4_u0_buf1_reg_0__P0001 = BUFF(Forest_input_21)
\u1_u2_dout_r_reg_4__P0001 = BUFF(Forest_input_15)
\u4_u0_buf1_reg_11__P0001 = BUFF(Forest_input_21)
\u4_u1_dma_out_left_reg_2__P0001 = BUFF(Forest_input_15)
\u4_u3_buf0_orig_reg_24__P0001 = BUFF(Forest_input_22)
\u4_u1_buf0_orig_reg_1__P0001 = BUFF(Forest_input_21)
\u4_u2_uc_bsel_reg_1__P0001 = BUFF(Forest_input_21)
u4_nse_err_r_reg_P0001 = BUFF(Forest_input_15)
u4_u0_set_r_reg_P0001 = BUFF(Forest_input_17)
u4_u1_int_re_reg_P0001 = BUFF(Forest_input_15)
\u4_csr_reg_8__P0001 = BUFF(Forest_input_27)
\u4_u1_csr0_reg_11__P0001 = BUFF(Forest_input_22)
\u4_dout_reg_6__P0001 = BUFF(Forest_input_15)
\u4_u2_csr1_reg_9__P0001 = BUFF(Forest_input_21)
\u4_u1_buf0_reg_10__P0001 = BUFF(Forest_input_21)
\u5_wb_data_o_reg_9__P0001 = BUFF(Forest_input_15)
\u4_u0_buf0_orig_m3_reg_0__P0001 = BUFF(Forest_input_17)
\u4_u1_buf0_orig_reg_31__P0001 = BUFF(Forest_input_21)
\u4_buf0_reg_2__P0001 = BUFF(Forest_input_16)
\u4_utmi_vend_stat_r_reg_7__P0001 = BUFF(Forest_input_17)
\u4_u2_buf0_orig_m3_reg_8__P0001 = BUFF(Forest_input_17)
\u1_u3_new_sizeb_reg_5__P0001 = BUFF(Forest_input_16)
\u4_u0_buf0_orig_reg_17__P0001 = BUFF(Forest_input_21)
\u4_u3_buf0_orig_reg_25__P0001 = BUFF(Forest_input_24)
\u4_u1_buf1_reg_5__P0001 = BUFF(Forest_input_21)
\u1_u0_pid_reg_5__P0001 = BUFF(Forest_input_16)
\u4_u1_buf1_reg_1__P0001 = BUFF(Forest_input_21)
\u4_u1_buf0_reg_17__P0001 = BUFF(Forest_input_24)
\u4_u1_buf1_reg_16__P0001 = BUFF(Forest_input_24)
\u4_u3_iena_reg_5__P0001 = BUFF(Forest_input_24)
\u1_u3_adr_reg_16__P0001 = BUFF(Forest_input_16)
\u4_u0_dma_in_cnt_reg_0__P0001 = BUFF(Forest_input_23)
\u1_u2_rd_buf0_reg_6__P0001 = BUFF(Forest_input_22)
u5_wb_ack_o_reg_P0001 = BUFF(Forest_input_16)
\u4_u3_buf0_orig_reg_31__P0001 = BUFF(Forest_input_22)
\u4_buf0_reg_11__P0001 = BUFF(Forest_input_24)
\u1_u3_adr_reg_3__P0001 = BUFF(Forest_input_16)
\u4_u3_dma_in_cnt_reg_8__P0001 = BUFF(Forest_input_16)
\u4_u3_buf1_reg_14__P0001 = BUFF(Forest_input_22)
\u4_u2_buf1_reg_17__P0001 = BUFF(Forest_input_22)
\u1_u1_crc16_reg_0__P0001 = BUFF(Forest_input_23)
\u1_u2_sizd_c_reg_6__P0001 = BUFF(Forest_input_28)
\u4_dout_reg_1__P0001 = BUFF(Forest_input_16)
\u4_u1_buf1_reg_21__P0001 = BUFF(Forest_input_24)
\u4_u2_buf0_orig_m3_reg_1__P0001 = BUFF(Forest_input_22)
\u1_u3_idin_reg_21__P0001 = BUFF(Forest_input_25)
\u1_u0_token0_reg_0__P0001 = BUFF(Forest_input_16)
\u4_u3_uc_bsel_reg_0__P0001 = BUFF(Forest_input_22)
\u4_u1_dma_out_cnt_reg_10__P0001 = BUFF(Forest_input_16)
\u4_u2_dma_out_cnt_reg_4__P0001 = BUFF(Forest_input_17)
\u1_u2_adr_cb_reg_0__P0001 = BUFF(Forest_input_24)
\u4_dout_reg_28__P0001 = BUFF(Forest_input_16)
\u1_u1_crc16_reg_9__P0001 = BUFF(Forest_input_25)
\u1_u2_rd_buf0_reg_28__P0001 = BUFF(Forest_input_26)
\u4_buf0_reg_24__P0001 = BUFF(Forest_input_29)
\u4_u3_buf0_reg_31__P0001 = BUFF(Forest_input_24)
\u4_intb_msk_reg_8__P0001 = BUFF(Forest_input_22)
\u4_inta_msk_reg_7__P0001 = BUFF(Forest_input_22)
\u4_dout_reg_7__P0001 = BUFF(Forest_input_16)
\u4_u1_csr1_reg_8__P0001 = BUFF(Forest_input_22)
\u4_u1_int_stat_reg_4__P0001 = BUFF(Forest_input_23)
\u4_u1_buf0_orig_m3_reg_0__P0001 = BUFF(Forest_input_16)
\u4_buf0_reg_3__P0001 = BUFF(Forest_input_17)
\u4_u2_buf1_reg_18__P0001 = BUFF(Forest_input_22)
u1_u2_send_zero_length_r_reg_P0001 = BUFF(Forest_input_27)
\u4_u1_buf0_reg_8__P0001 = BUFF(Forest_input_24)
\u1_u2_rd_buf0_reg_29__P0001 = BUFF(Forest_input_28)
\u1_u0_crc16_sum_reg_5__P0001 = BUFF(Forest_input_23)
\u4_u3_buf0_orig_reg_5__P0001 = BUFF(Forest_input_22)
\u4_u2_uc_dpd_reg_0__P0001 = BUFF(Forest_input_23)
\u4_u0_buf0_reg_11__P0001 = BUFF(Forest_input_25)
u1_u3_no_bufs1_reg_P0001 = BUFF(Forest_input_17)
\u4_u0_buf1_reg_9__P0001 = BUFF(Forest_input_22)
\u4_u2_buf0_orig_reg_18__P0001 = BUFF(Forest_input_22)
u4_u1_dma_in_buf_sz1_reg_P0001 = BUFF(Forest_input_17)
\u4_u2_buf0_reg_24__P0001 = BUFF(Forest_input_24)
u1_u1_send_zero_length_r_reg_P0001 = BUFF(Forest_input_29)
\u4_u3_buf0_orig_m3_reg_8__P0001 = BUFF(Forest_input_17)
\u0_u0_me_ps_reg_0__P0001 = BUFF(Forest_input_17)
\u4_u0_buf0_orig_reg_11__P0001 = BUFF(Forest_input_22)
u1_u2_tx_dma_en_r_reg_P0001 = BUFF(Forest_input_30)
\u1_u2_dout_r_reg_26__P0001 = BUFF(Forest_input_17)
\u4_u3_buf0_orig_reg_3__P0001 = BUFF(Forest_input_24)
\u4_u0_uc_bsel_reg_0__P0001 = BUFF(Forest_input_23)
\u0_rx_data_reg_4__P0001 = BUFF(Forest_input_24)
\u1_u1_crc16_reg_10__P0001 = BUFF(Forest_input_30)
\u0_u0_state_reg_2__P0001 = BUFF(Forest_input_23)
\u4_csr_reg_22__P0001 = BUFF(Forest_input_31)
\u4_u3_buf0_orig_reg_11__P0001 = BUFF(Forest_input_24)
\u4_u1_buf0_orig_reg_9__P0001 = BUFF(Forest_input_24)
\u4_u2_buf0_reg_22__P0001 = BUFF(Forest_input_24)
\u1_u0_state_reg_0__P0001 = BUFF(Forest_input_25)
\u0_u0_idle_cnt1_next_reg_3__P0001 = BUFF(Forest_input_17)
\u1_u2_state_reg_3__P0001 = BUFF(Forest_input_25)
\u0_u0_idle_cnt1_next_reg_1__P0001 = BUFF(Forest_input_17)
\u1_u2_sizu_c_reg_3__P0001 = BUFF(Forest_input_26)
\u4_u3_csr0_reg_0__P0001 = BUFF(Forest_input_24)
\u4_u1_csr1_reg_9__P0001 = BUFF(Forest_input_25)
\u4_u0_buf0_reg_20__P0001 = BUFF(Forest_input_24)
u4_u1_dma_req_r_reg_P0001 = BUFF(Forest_input_23)
\u4_u3_buf0_orig_reg_15__P0001 = BUFF(Forest_input_24)
\u4_u0_dma_out_left_reg_10__P0001 = BUFF(Forest_input_17)
\u1_u2_dout_r_reg_22__P0001 = BUFF(Forest_input_17)
\u4_int_srca_reg_3__P0001 = BUFF(Forest_input_23)
\u1_u0_d0_reg_5__P0001 = BUFF(Forest_input_17)
\u1_u2_rd_buf1_reg_3__P0001 = BUFF(Forest_input_31)
\u5_wb_data_o_reg_24__P0001 = BUFF(Forest_input_17)
\u4_u2_buf0_reg_18__P0001 = BUFF(Forest_input_24)
\u1_u2_dtmp_r_reg_21__P0001 = BUFF(Forest_input_23)
\u4_u0_buf0_reg_21__P0001 = BUFF(Forest_input_26)
\u4_int_srcb_reg_1__P0001 = BUFF(Forest_input_25)
\u4_u2_buf0_orig_reg_31__P0001 = BUFF(Forest_input_24)
\u1_u2_last_buf_adr_reg_6__P0001 = BUFF(Forest_input_23)
\u1_u0_d0_reg_3__P0001 = BUFF(Forest_input_23)
\u4_u1_buf0_reg_28__P0001 = BUFF(Forest_input_25)
\u4_dout_reg_22__P0001 = BUFF(Forest_input_23)
\u4_u0_buf1_reg_30__P0001 = BUFF(Forest_input_25)
\u4_u1_buf0_orig_reg_30__P0001 = BUFF(Forest_input_25)
\u1_u2_adr_cw_reg_2__P0001 = BUFF(Forest_input_26)
\u4_intb_msk_reg_7__P0001 = BUFF(Forest_input_26)
\u4_u0_csr1_reg_4__P0001 = BUFF(Forest_input_28)
\u0_u0_idle_cnt1_reg_5__P0001 = BUFF(Forest_input_25)
\u4_u2_ienb_reg_2__P0001 = BUFF(Forest_input_25)
\u4_u1_buf0_orig_reg_7__P0001 = BUFF(Forest_input_25)
\u1_u3_idin_reg_22__P0001 = BUFF(Forest_input_25)
\u1_u3_idin_reg_7__P0001 = BUFF(Forest_input_26)
\u4_u3_dma_out_cnt_reg_0__P0001 = BUFF(Forest_input_23)
\u4_u2_buf0_orig_reg_20__P0001 = BUFF(Forest_input_25)
u1_u3_buffer_overflow_reg_P0001 = BUFF(Forest_input_23)
\u1_u2_rd_buf1_reg_17__P0001 = BUFF(Forest_input_32)
\u1_u0_crc16_sum_reg_11__P0001 = BUFF(Forest_input_27)
\u1_u2_rd_buf0_reg_23__P0001 = BUFF(Forest_input_33)
\u4_buf1_reg_11__P0001 = BUFF(Forest_input_23)
\u4_u0_buf0_orig_reg_23__P0001 = BUFF(Forest_input_25)
\u4_u2_buf0_orig_reg_0__P0001 = BUFF(Forest_input_25)
\u1_u2_rd_buf0_reg_2__P0001 = BUFF(Forest_input_34)
\u4_u1_buf1_reg_12__P0001 = BUFF(Forest_input_25)
\u5_wb_data_o_reg_6__P0001 = BUFF(Forest_input_23)
\u4_u3_dma_out_cnt_reg_10__P0001 = BUFF(Forest_input_25)
\u5_state_reg_5__P0001 = BUFF(Forest_input_27)
\u1_u2_dtmp_r_reg_9__P0001 = BUFF(Forest_input_23)
\u4_u2_csr1_reg_0__P0001 = BUFF(Forest_input_26)
\u4_u1_buf0_reg_16__P0001 = BUFF(Forest_input_25)
u0_u0_idle_cnt1_clr_reg_P0001 = BUFF(Forest_input_26)
\u4_u2_buf0_orig_reg_4__P0001 = BUFF(Forest_input_25)
\u4_u3_int_stat_reg_5__P0001 = BUFF(Forest_input_23)
\u1_u2_dtmp_r_reg_24__P0001 = BUFF(Forest_input_25)
\u1_u0_pid_reg_0__P0001 = BUFF(Forest_input_32)
\u1_u0_crc16_sum_reg_6__P0001 = BUFF(Forest_input_28)
\u4_u3_dma_in_cnt_reg_10__P0001 = BUFF(Forest_input_26)
\u1_u2_dout_r_reg_24__P0001 = BUFF(Forest_input_26)
\u1_u2_dout_r_reg_8__P0001 = BUFF(Forest_input_26)
u4_u2_dma_ack_wr1_reg_P0001 = BUFF(Forest_input_26)
\u5_wb_data_o_reg_8__P0001 = BUFF(Forest_input_26)
\u4_u0_buf0_reg_3__P0001 = BUFF(Forest_input_26)
\u4_u2_csr1_reg_7__P0001 = BUFF(Forest_input_26)
\u4_u3_uc_dpd_reg_0__P0001 = BUFF(Forest_input_26)
\u4_u1_buf0_reg_6__P0001 = BUFF(Forest_input_26)
\u4_dout_reg_25__P0001 = BUFF(Forest_input_26)
\u4_u0_buf0_orig_reg_3__P0001 = BUFF(Forest_input_28)
u4_inta_reg_P0001 = BUFF(Forest_input_26)
\u1_u3_size_next_r_reg_11__P0001 = BUFF(Forest_input_28)
\u4_u0_dma_in_cnt_reg_6__P0001 = BUFF(Forest_input_26)
\u4_buf1_reg_6__P0001 = BUFF(Forest_input_26)
\u4_u1_csr0_reg_3__P0001 = BUFF(Forest_input_29)
\u1_u2_adr_cw_reg_9__P0001 = BUFF(Forest_input_28)
\u4_buf0_reg_16__P0001 = BUFF(Forest_input_29)
\u4_u2_csr0_reg_2__P0001 = BUFF(Forest_input_29)
\u4_u2_buf0_reg_4__P0001 = BUFF(Forest_input_26)
\u4_u3_buf0_reg_30__P0001 = BUFF(Forest_input_29)
\u1_u3_adr_r_reg_5__P0001 = BUFF(Forest_input_30)
\u1_u2_adr_cw_reg_5__P0001 = BUFF(Forest_input_29)
\u4_u2_int_stat_reg_5__P0001 = BUFF(Forest_input_27)
\u4_inta_msk_reg_5__P0001 = BUFF(Forest_input_28)
\u1_u2_sizu_c_reg_0__P0001 = BUFF(Forest_input_31)
\u1_u0_d1_reg_0__P0001 = BUFF(Forest_input_27)
u0_u0_me_ps2_0_5_ms_reg_P0001 = BUFF(Forest_input_27)
\u4_u0_dma_in_cnt_reg_7__P0001 = BUFF(Forest_input_27)
u0_u0_ls_k_r_reg_P0001 = BUFF(Forest_input_27)
\u4_u1_csr0_reg_7__P0001 = BUFF(Forest_input_30)
u0_u0_usb_suspend_reg_P0001 = BUFF(Forest_input_27)
\u1_u2_dout_r_reg_2__P0001 = BUFF(Forest_input_28)
\u0_u0_idle_cnt1_reg_7__P0001 = BUFF(Forest_input_27)
\u4_u0_buf1_reg_29__P0001 = BUFF(Forest_input_29)
\u4_u1_dma_out_cnt_reg_7__P0001 = BUFF(Forest_input_27)
u4_utmi_vend_wr_reg_P0001 = BUFF(Forest_input_28)
\u4_u2_buf0_reg_16__P0001 = BUFF(Forest_input_30)
u1_hms_clk_reg_P0001 = BUFF(Forest_input_27)
\u1_u3_tx_data_to_cnt_reg_3__P0001 = BUFF(Forest_input_27)
\u4_buf1_reg_14__P0001 = BUFF(Forest_input_27)
\u4_u2_buf0_reg_19__P0001 = BUFF(Forest_input_29)
\u1_u2_rd_buf1_reg_15__P0001 = BUFF(Forest_input_35)
u4_u2_dma_req_r_reg_P0001 = BUFF(Forest_input_27)
\u4_u1_buf0_reg_9__P0001 = BUFF(Forest_input_29)
u1_u3_rx_ack_to_reg_P0001 = BUFF(Forest_input_29)
\u4_u1_uc_dpd_reg_1__P0001 = BUFF(Forest_input_27)
\u4_inta_msk_reg_0__P0001 = BUFF(Forest_input_29)
\u4_u1_int_stat_reg_2__P0001 = BUFF(Forest_input_27)
\VStatus_r_reg_3__P0001 = BUFF(Forest_input_27)
\u4_u2_dma_in_cnt_reg_3__P0001 = BUFF(Forest_input_27)
\u1_u2_dtmp_r_reg_28__P0001 = BUFF(Forest_input_27)
u4_u2_intb_reg_P0001 = BUFF(Forest_input_27)
\u4_u1_buf1_reg_19__P0001 = BUFF(Forest_input_30)
\u4_u0_dma_out_left_reg_5__P0001 = BUFF(Forest_input_27)
u1_u3_buf1_set_reg_P0001 = BUFF(Forest_input_28)
\u1_u3_state_reg_9__P0001 = BUFF(Forest_input_33)
\u1_u2_dtmp_r_reg_4__P0001 = BUFF(Forest_input_28)
\u4_u1_uc_bsel_reg_1__P0001 = BUFF(Forest_input_29)
u4_u3_dma_ack_wr1_reg_P0001 = BUFF(Forest_input_28)
\u1_u3_rx_ack_to_cnt_reg_5__P0001 = BUFF(Forest_input_28)
\u1_u3_adr_reg_1__P0001 = BUFF(Forest_input_28)
\u1_u2_rd_buf1_reg_13__P0001 = BUFF(Forest_input_36)
\u1_u0_crc16_sum_reg_13__P0001 = BUFF(Forest_input_30)
\u4_buf0_reg_23__P0001 = BUFF(Forest_input_34)
\u4_u1_dma_out_cnt_reg_6__P0001 = BUFF(Forest_input_28)
\u4_u0_dma_out_left_reg_6__P0001 = BUFF(Forest_input_28)
\u1_u2_last_buf_adr_reg_5__P0001 = BUFF(Forest_input_31)
\u4_u0_int_stat_reg_6__P0001 = BUFF(Forest_input_28)
\u4_u0_dma_out_left_reg_4__P0001 = BUFF(Forest_input_29)
\u5_wb_data_o_reg_7__P0001 = BUFF(Forest_input_28)
\u1_u2_rd_buf0_reg_30__P0001 = BUFF(Forest_input_37)
\u1_u0_state_reg_2__P0001 = BUFF(Forest_input_34)
\u1_u2_last_buf_adr_reg_3__P0001 = BUFF(Forest_input_32)
\u4_u0_dma_out_left_reg_11__P0001 = BUFF(Forest_input_30)
\u5_wb_data_o_reg_10__P0001 = BUFF(Forest_input_28)
\u1_u3_adr_reg_5__P0001 = BUFF(Forest_input_33)
\u1_u3_new_size_reg_11__P0001 = BUFF(Forest_input_28)
\u1_u2_rd_buf1_reg_12__P0001 = BUFF(Forest_input_38)
u4_u2_ep_match_r_reg_P0001 = BUFF(Forest_input_31)
\u4_u2_buf1_reg_11__P0001 = BUFF(Forest_input_29)
\u4_funct_adr_reg_6__P0001 = BUFF(Forest_input_35)
\u4_int_srcb_reg_8__P0001 = BUFF(Forest_input_30)
\u4_buf0_reg_17__P0001 = BUFF(Forest_input_35)
\u4_u3_dma_out_cnt_reg_3__P0001 = BUFF(Forest_input_28)
\u4_u1_buf1_reg_20__P0001 = BUFF(Forest_input_29)
\u0_rx_data_reg_6__P0001 = BUFF(Forest_input_28)
\u4_dout_reg_9__P0001 = BUFF(Forest_input_29)
u4_u1_inta_reg_P0001 = BUFF(Forest_input_31)
\u4_u3_buf1_reg_27__P0001 = BUFF(Forest_input_29)
\u4_u0_buf0_orig_reg_24__P0001 = BUFF(Forest_input_29)
\u4_u0_buf0_reg_23__P0001 = BUFF(Forest_input_29)
\u4_u0_buf0_reg_26__P0001 = BUFF(Forest_input_29)
\u4_u3_buf1_reg_1__P0001 = BUFF(Forest_input_29)
\u4_u1_csr1_reg_1__P0001 = BUFF(Forest_input_29)
\u0_DataOut_reg_6__P0001 = BUFF(Forest_input_30)
u4_u2_r4_reg_P0001 = BUFF(Forest_input_30)
\u4_u1_csr0_reg_10__P0001 = BUFF(Forest_input_31)
\u4_funct_adr_reg_0__P0001 = BUFF(Forest_input_36)
\u4_u1_dma_out_cnt_reg_1__P0001 = BUFF(Forest_input_32)
\u1_u1_crc16_reg_1__P0001 = BUFF(Forest_input_33)
\u4_u1_ienb_reg_4__P0001 = BUFF(Forest_input_30)
\u0_u0_OpMode_reg_1__P0001 = BUFF(Forest_input_30)
\u4_u2_buf1_reg_4__P0001 = BUFF(Forest_input_30)
u1_u3_buf1_na_reg_P0001 = BUFF(Forest_input_37)
\u4_u0_iena_reg_1__P0001 = BUFF(Forest_input_30)
\u4_u3_dma_in_cnt_reg_1__P0001 = BUFF(Forest_input_30)
\u4_u2_buf0_orig_reg_16__P0001 = BUFF(Forest_input_32)
\u4_u3_buf1_reg_10__P0001 = BUFF(Forest_input_30)
\u1_mfm_cnt_reg_0__P0001 = BUFF(Forest_input_31)
\u1_mfm_cnt_reg_2__P0001 = BUFF(Forest_input_30)
\u4_u0_buf0_orig_m3_reg_3__P0001 = BUFF(Forest_input_30)
\u4_u0_csr1_reg_3__P0001 = BUFF(Forest_input_32)
\u4_csr_reg_28__P0001 = BUFF(Forest_input_30)
\u4_int_srcb_reg_0__P0001 = BUFF(Forest_input_32)
\u4_u2_iena_reg_5__P0001 = BUFF(Forest_input_30)
\u4_u2_buf0_orig_reg_26__P0001 = BUFF(Forest_input_32)
\u1_u2_rx_data_st_r_reg_0__P0001 = BUFF(Forest_input_30)
\u4_dout_reg_17__P0001 = BUFF(Forest_input_30)
\u1_u0_d0_reg_7__P0001 = BUFF(Forest_input_31)
\u4_u2_buf0_reg_21__P0001 = BUFF(Forest_input_33)
\u1_u3_idin_reg_26__P0001 = BUFF(Forest_input_33)
u0_u0_chirp_cnt_is_6_reg_P0001 = BUFF(Forest_input_31)
\u4_csr_reg_1__P0001 = BUFF(Forest_input_36)
\u4_u2_dma_in_cnt_reg_6__P0001 = BUFF(Forest_input_33)
\u4_u0_buf0_reg_7__P0001 = BUFF(Forest_input_31)
\u4_u3_ienb_reg_0__P0001 = BUFF(Forest_input_31)
u4_u0_ots_stop_reg_P0001 = BUFF(Forest_input_31)
\u0_u0_state_reg_3__P0001 = BUFF(Forest_input_32)
\u5_wb_data_o_reg_21__P0001 = BUFF(Forest_input_31)
\u4_u1_buf1_reg_4__P0001 = BUFF(Forest_input_31)
\u1_u2_sizd_c_reg_4__P0001 = BUFF(Forest_input_38)
\u4_u1_buf0_reg_5__P0001 = BUFF(Forest_input_31)
\u1_u2_dout_r_reg_13__P0001 = BUFF(Forest_input_31)
u4_u3_r2_reg_P0001 = BUFF(Forest_input_31)
\VStatus_r_reg_7__P0001 = BUFF(Forest_input_31)
\u1_u3_idin_reg_3__P0001 = BUFF(Forest_input_32)
\u1_u0_d0_reg_0__P0001 = BUFF(Forest_input_31)
\u4_buf1_reg_31__P0001 = BUFF(Forest_input_31)
\u4_u3_buf1_reg_7__P0001 = BUFF(Forest_input_33)
\u1_u2_state_reg_5__P0001 = BUFF(Forest_input_39)
\u4_u3_buf0_orig_reg_6__P0001 = BUFF(Forest_input_31)
u4_u2_dma_req_in_hold_reg_P0001 = BUFF(Forest_input_31)
\u4_u3_buf0_reg_7__P0001 = BUFF(Forest_input_34)
\u4_u2_buf0_reg_6__P0001 = BUFF(Forest_input_33)
u0_TxValid_reg_P0001 = BUFF(Forest_input_32)
\u4_u1_csr0_reg_0__P0001 = BUFF(Forest_input_33)
\u4_u1_iena_reg_0__P0001 = BUFF(Forest_input_32)
\u1_u3_new_size_reg_5__P0001 = BUFF(Forest_input_32)
\u1_u3_adr_reg_6__P0001 = BUFF(Forest_input_36)
\u1_u2_rd_buf1_reg_8__P0001 = BUFF(Forest_input_39)
u4_u0_r4_reg_P0001 = BUFF(Forest_input_32)
\u5_state_reg_3__P0001 = BUFF(Forest_input_37)
\u1_u2_rd_buf0_reg_12__P0001 = BUFF(Forest_input_40)
\u1_u2_sizu_c_reg_7__P0001 = BUFF(Forest_input_32)
\u4_u2_ienb_reg_4__P0001 = BUFF(Forest_input_33)
\u1_u2_rd_buf0_reg_15__P0001 = BUFF(Forest_input_41)
\u1_u2_sizu_c_reg_10__P0001 = BUFF(Forest_input_38)
\u4_u2_csr0_reg_5__P0001 = BUFF(Forest_input_34)
\u1_u2_rd_buf0_reg_21__P0001 = BUFF(Forest_input_42)
\u4_buf1_reg_28__P0001 = BUFF(Forest_input_40)
\u4_buf0_reg_18__P0001 = BUFF(Forest_input_41)
\u0_u0_me_cnt_reg_4__P0001 = BUFF(Forest_input_33)
\u4_u2_buf1_reg_10__P0001 = BUFF(Forest_input_33)
\u1_sof_time_reg_4__P0001 = BUFF(Forest_input_32)
\VStatus_r_reg_6__P0001 = BUFF(Forest_input_32)
\u4_u0_buf0_orig_m3_reg_5__P0001 = BUFF(Forest_input_32)
\u1_u2_rd_buf1_reg_7__P0001 = BUFF(Forest_input_43)
\u0_u0_ps_cnt_reg_2__P0001 = BUFF(Forest_input_33)
\u4_u2_dma_out_left_reg_1__P0001 = BUFF(Forest_input_32)
\u1_u0_crc16_sum_reg_8__P0001 = BUFF(Forest_input_38)
\u4_u0_buf0_reg_8__P0001 = BUFF(Forest_input_33)
\u4_u3_buf0_reg_9__P0001 = BUFF(Forest_input_33)
\u1_u3_idin_reg_15__P0001 = BUFF(Forest_input_32)
\u4_u3_dma_out_cnt_reg_5__P0001 = BUFF(Forest_input_32)
u4_u1_r5_reg_P0001 = BUFF(Forest_input_33)
\u1_u0_pid_reg_3__P0001 = BUFF(Forest_input_42)
\u1_u2_dout_r_reg_27__P0001 = BUFF(Forest_input_32)
\u4_u3_buf1_reg_23__P0001 = BUFF(Forest_input_33)
\u4_buf1_reg_0__P0001 = BUFF(Forest_input_33)
\u4_u1_ienb_reg_3__P0001 = BUFF(Forest_input_32)
\u1_u2_dtmp_r_reg_15__P0001 = BUFF(Forest_input_33)
\u4_u3_int_stat_reg_4__P0001 = BUFF(Forest_input_33)
\u1_u0_token1_reg_3__P0001 = BUFF(Forest_input_39)
\u1_u2_dout_r_reg_11__P0001 = BUFF(Forest_input_33)
u1_u3_buf0_set_reg_P0001 = BUFF(Forest_input_35)
\u1_u1_crc16_reg_5__P0001 = BUFF(Forest_input_33)
\u5_wb_data_o_reg_5__P0001 = BUFF(Forest_input_34)
\u4_u2_buf1_reg_23__P0001 = BUFF(Forest_input_34)
\u4_u0_buf0_reg_0__P0001 = BUFF(Forest_input_34)
\u4_u3_buf1_reg_2__P0001 = BUFF(Forest_input_34)
\u4_u2_buf0_reg_11__P0001 = BUFF(Forest_input_34)
u4_u0_dma_req_out_hold_reg_P0001 = BUFF(Forest_input_34)
\u4_u3_buf0_orig_reg_19__P0001 = BUFF(Forest_input_34)
\u1_u1_crc16_reg_4__P0001 = BUFF(Forest_input_34)
\u1_u2_rd_buf0_reg_22__P0001 = BUFF(Forest_input_44)
u1_u0_rx_active_r_reg_P0001 = BUFF(Forest_input_35)
\u4_u1_buf0_reg_11__P0001 = BUFF(Forest_input_36)
\u4_u2_dma_in_cnt_reg_4__P0001 = BUFF(Forest_input_36)
\u1_u2_sizu_c_reg_4__P0001 = BUFF(Forest_input_39)
\u1_u3_adr_r_reg_13__P0001 = BUFF(Forest_input_34)
\u1_u2_rd_buf0_reg_18__P0001 = BUFF(Forest_input_45)
\u4_u0_buf0_reg_1__P0001 = BUFF(Forest_input_34)
\u4_u3_buf1_reg_19__P0001 = BUFF(Forest_input_34)
\u4_u2_buf1_reg_5__P0001 = BUFF(Forest_input_35)
\u4_u1_buf0_reg_24__P0001 = BUFF(Forest_input_34)
\u4_u1_buf0_orig_reg_4__P0001 = BUFF(Forest_input_34)
u0_rx_err_reg_P0001 = BUFF(Forest_input_40)
\u1_u2_dtmp_r_reg_23__P0001 = BUFF(Forest_input_34)
\u0_u0_me_ps2_reg_3__P0001 = BUFF(Forest_input_34)
\u4_u1_csr1_reg_11__P0001 = BUFF(Forest_input_34)
u4_u2_dma_req_out_hold_reg_P0001 = BUFF(Forest_input_34)
\u4_int_srcb_reg_6__P0001 = BUFF(Forest_input_35)
\u4_u1_buf1_reg_3__P0001 = BUFF(Forest_input_34)
\u4_u0_buf0_orig_reg_0__P0001 = BUFF(Forest_input_36)
u4_u2_ots_stop_reg_P0001 = BUFF(Forest_input_35)
\u1_frame_no_r_reg_9__P0001 = BUFF(Forest_input_35)
\u1_u3_idin_reg_20__P0001 = BUFF(Forest_input_36)
\u1_u3_new_sizeb_reg_8__P0001 = BUFF(Forest_input_36)
\u1_sof_time_reg_2__P0001 = BUFF(Forest_input_35)
\u4_u3_buf0_orig_reg_28__P0001 = BUFF(Forest_input_36)
\u4_buf0_reg_31__P0001 = BUFF(Forest_input_35)
\u1_u0_d1_reg_5__P0001 = BUFF(Forest_input_35)
u4_u1_dma_req_in_hold_reg_P0001 = BUFF(Forest_input_35)
u0_u0_idle_long_reg_P0001 = BUFF(Forest_input_35)
\u4_u2_buf0_orig_reg_11__P0001 = BUFF(Forest_input_36)
\u0_u0_line_state_r_reg_0__P0001 = BUFF(Forest_input_36)
\u0_u0_me_cnt_reg_7__P0001 = BUFF(Forest_input_37)
\u4_u3_iena_reg_2__P0001 = BUFF(Forest_input_36)
\u1_u2_dtmp_r_reg_25__P0001 = BUFF(Forest_input_35)
\u5_wb_data_o_reg_14__P0001 = BUFF(Forest_input_35)
\u1_u3_new_sizeb_reg_7__P0001 = BUFF(Forest_input_38)
\u0_u0_state_reg_8__P0001 = BUFF(Forest_input_38)
\u4_u0_dma_out_left_reg_1__P0001 = BUFF(Forest_input_35)
\u4_u3_int_stat_reg_3__P0001 = BUFF(Forest_input_35)
u4_u2_r1_reg_P0001 = BUFF(Forest_input_35)
\u4_utmi_vend_ctrl_r_reg_2__P0001 = BUFF(Forest_input_35)
\u4_u3_buf0_reg_11__P0001 = BUFF(Forest_input_38)
\u1_u2_sizu_c_reg_5__P0001 = BUFF(Forest_input_42)
u4_u0_r2_reg_P0001 = BUFF(Forest_input_35)
\u4_u1_dma_out_left_reg_9__P0001 = BUFF(Forest_input_35)
\u0_u0_idle_cnt1_reg_0__P0001 = BUFF(Forest_input_37)
\u4_u0_dma_out_cnt_reg_7__P0001 = BUFF(Forest_input_36)
\u0_u0_chirp_cnt_reg_1__P0001 = BUFF(Forest_input_35)
\u4_u1_buf0_orig_reg_20__P0001 = BUFF(Forest_input_38)
\u4_buf0_reg_10__P0001 = BUFF(Forest_input_40)
\u4_u3_buf1_reg_16__P0001 = BUFF(Forest_input_36)
\u4_u1_dma_out_cnt_reg_9__P0001 = BUFF(Forest_input_36)
\u1_frame_no_r_reg_0__P0001 = BUFF(Forest_input_37)
\u4_u3_csr1_reg_9__P0001 = BUFF(Forest_input_36)
\u4_u1_buf0_reg_0__P0001 = BUFF(Forest_input_38)
\u4_u3_buf0_reg_8__P0001 = BUFF(Forest_input_36)
\u4_u3_buf1_reg_21__P0001 = BUFF(Forest_input_36)
\u1_u0_token0_reg_5__P0001 = BUFF(Forest_input_41)
\u4_u3_buf1_reg_17__P0001 = BUFF(Forest_input_36)
u4_u0_intb_reg_P0001 = BUFF(Forest_input_36)
\u4_u0_csr0_reg_6__P0001 = BUFF(Forest_input_38)
\u1_u2_adr_cw_reg_10__P0001 = BUFF(Forest_input_38)
\u1_u2_rd_buf1_reg_22__P0001 = BUFF(Forest_input_46)
\u4_inta_msk_reg_8__P0001 = BUFF(Forest_input_38)
\u1_u2_dout_r_reg_15__P0001 = BUFF(Forest_input_36)
\u4_u1_dma_out_left_reg_3__P0001 = BUFF(Forest_input_36)
\u4_u1_int_stat_reg_0__P0001 = BUFF(Forest_input_37)
\u4_u0_buf1_reg_2__P0001 = BUFF(Forest_input_38)
\u4_u1_csr1_reg_0__P0001 = BUFF(Forest_input_39)
\u1_u2_rd_buf0_reg_4__P0001 = BUFF(Forest_input_47)
\u4_u0_buf0_orig_m3_reg_9__P0001 = BUFF(Forest_input_37)
\u4_utmi_vend_ctrl_reg_0__P0001 = BUFF(Forest_input_37)
u0_u0_drive_k_reg_P0001 = BUFF(Forest_input_48)
\u4_u0_dma_out_cnt_reg_2__P0001 = BUFF(Forest_input_37)
\u4_funct_adr_reg_1__P0001 = BUFF(Forest_input_43)
u4_u0_dma_in_buf_sz1_reg_P0001 = BUFF(Forest_input_37)
\u1_u2_last_buf_adr_reg_8__P0001 = BUFF(Forest_input_37)
\u1_u3_new_size_reg_12__P0001 = BUFF(Forest_input_37)
\u4_u2_buf0_orig_reg_7__P0001 = BUFF(Forest_input_38)
\u5_wb_data_o_reg_25__P0001 = BUFF(Forest_input_37)
\u4_u1_buf1_reg_11__P0001 = BUFF(Forest_input_39)
\u1_u2_rd_buf1_reg_6__P0001 = BUFF(Forest_input_49)
\u4_u2_buf0_reg_12__P0001 = BUFF(Forest_input_38)
\u4_u1_buf1_reg_2__P0001 = BUFF(Forest_input_39)
\u4_buf1_reg_13__P0001 = BUFF(Forest_input_38)
\u4_buf0_reg_4__P0001 = BUFF(Forest_input_38)
\u1_u2_rd_buf1_reg_28__P0001 = BUFF(Forest_input_50)
\u4_u2_dma_out_cnt_reg_11__P0001 = BUFF(Forest_input_37)
\u1_u3_rx_ack_to_cnt_reg_7__P0001 = BUFF(Forest_input_37)
\u1_u3_this_dpid_reg_1__P0001 = BUFF(Forest_input_38)
\u1_u2_adr_cw_reg_1__P0001 = BUFF(Forest_input_40)
\u4_buf0_reg_7__P0001 = BUFF(Forest_input_41)
\u1_u2_sizd_c_reg_11__P0001 = BUFF(Forest_input_43)
\u4_u0_buf1_reg_23__P0001 = BUFF(Forest_input_38)
\u4_u1_buf1_reg_28__P0001 = BUFF(Forest_input_38)
\u1_u0_pid_reg_6__P0001 = BUFF(Forest_input_37)
\u4_csr_reg_10__P0001 = BUFF(Forest_input_44)
\u4_u0_csr0_reg_11__P0001 = BUFF(Forest_input_40)
\u0_u0_OpMode_reg_0__P0001 = BUFF(Forest_input_37)
\u4_buf0_reg_9__P0001 = BUFF(Forest_input_43)
\u4_u2_dma_out_cnt_reg_6__P0001 = BUFF(Forest_input_38)
\u4_u2_iena_reg_1__P0001 = BUFF(Forest_input_38)
\u1_u0_d0_reg_2__P0001 = BUFF(Forest_input_37)
\u4_buf1_reg_17__P0001 = BUFF(Forest_input_45)
\u1_u3_idin_reg_10__P0001 = BUFF(Forest_input_38)
\u4_u0_buf1_reg_27__P0001 = BUFF(Forest_input_39)
\VStatus_r_reg_4__P0001 = BUFF(Forest_input_37)
\u1_u3_state_reg_3__P0001 = BUFF(Forest_input_46)
\u4_dout_reg_8__P0001 = BUFF(Forest_input_37)
\u4_u3_buf0_orig_m3_reg_10__P0001 = BUFF(Forest_input_37)
\u0_u0_idle_cnt1_reg_2__P0001 = BUFF(Forest_input_39)
\u4_u2_buf0_orig_m3_reg_11__P0001 = BUFF(Forest_input_37)
\u1_u2_dout_r_reg_23__P0001 = BUFF(Forest_input_40)
\u4_u2_buf1_reg_16__P0001 = BUFF(Forest_input_39)
\u4_u2_iena_reg_4__P0001 = BUFF(Forest_input_39)
\u0_u0_state_reg_7__P0001 = BUFF(Forest_input_40)
\u1_u2_adr_cw_reg_11__P0001 = BUFF(Forest_input_41)
u1_u3_buf0_not_aloc_reg_P0001 = BUFF(Forest_input_39)
\u1_u0_crc16_sum_reg_7__P0001 = BUFF(Forest_input_44)
\u4_u3_dma_in_cnt_reg_9__P0001 = BUFF(Forest_input_39)
\u4_u3_buf0_orig_reg_20__P0001 = BUFF(Forest_input_40)
\u4_u1_csr0_reg_5__P0001 = BUFF(Forest_input_40)
\u4_u3_buf0_orig_reg_26__P0001 = BUFF(Forest_input_41)
\u4_u3_csr0_reg_12__P0001 = BUFF(Forest_input_39)
\u4_u2_dma_out_left_reg_5__P0001 = BUFF(Forest_input_39)
\u4_u1_dma_out_left_reg_0__P0001 = BUFF(Forest_input_39)
\u0_u0_idle_cnt1_next_reg_4__P0001 = BUFF(Forest_input_39)
\u4_u2_buf0_orig_m3_reg_10__P0001 = BUFF(Forest_input_39)
\u4_u0_buf0_orig_reg_22__P0001 = BUFF(Forest_input_39)
\u4_u3_buf0_orig_reg_16__P0001 = BUFF(Forest_input_39)
\u4_u2_buf0_reg_3__P0001 = BUFF(Forest_input_39)
u1_u3_buffer_empty_reg_P0001 = BUFF(Forest_input_39)
\u4_u2_buf1_reg_0__P0001 = BUFF(Forest_input_39)
\u4_u0_buf0_orig_reg_21__P0001 = BUFF(Forest_input_40)
u0_rx_active_reg_P0001 = BUFF(Forest_input_45)
\u4_csr_reg_7__P0001 = BUFF(Forest_input_47)
\u1_u0_pid_reg_7__P0001 = BUFF(Forest_input_40)
\u1_u3_size_next_r_reg_3__P0001 = BUFF(Forest_input_45)
\u1_u3_new_sizeb_reg_2__P0001 = BUFF(Forest_input_42)
\u4_u1_buf0_reg_30__P0001 = BUFF(Forest_input_40)
\u4_u1_iena_reg_2__P0001 = BUFF(Forest_input_40)
\u0_u0_me_ps2_reg_2__P0001 = BUFF(Forest_input_41)
\u4_u0_buf0_reg_24__P0001 = BUFF(Forest_input_40)
u4_u0_dma_ack_clr1_reg_P0001 = BUFF(Forest_input_40)
\u4_u0_csr1_reg_10__P0001 = BUFF(Forest_input_40)
\u0_u0_state_reg_1__P0001 = BUFF(Forest_input_42)
\u1_u2_last_buf_adr_reg_7__P0001 = BUFF(Forest_input_42)
\u4_u0_ienb_reg_1__P0001 = BUFF(Forest_input_40)
\u4_u3_buf0_orig_reg_7__P0001 = BUFF(Forest_input_40)
\u5_wb_data_o_reg_31__P0001 = BUFF(Forest_input_40)
\u1_frame_no_r_reg_4__P0001 = BUFF(Forest_input_40)
\VStatus_r_reg_5__P0001 = BUFF(Forest_input_40)
\u1_u3_tx_data_to_cnt_reg_0__P0001 = BUFF(Forest_input_40)
u1_u2_word_done_reg_P0001 = BUFF(Forest_input_41)
\u4_u0_buf0_reg_30__P0001 = BUFF(Forest_input_41)
\u4_u1_buf1_reg_23__P0001 = BUFF(Forest_input_41)
\u4_u0_buf1_reg_19__P0001 = BUFF(Forest_input_41)
\u4_u1_int_stat_reg_5__P0001 = BUFF(Forest_input_41)
\u5_state_reg_1__P0001 = BUFF(Forest_input_42)
u0_u0_XcvSelect_reg_P0001 = BUFF(Forest_input_41)
\u4_u0_buf1_reg_6__P0001 = BUFF(Forest_input_41)
\u1_u0_d1_reg_4__P0001 = BUFF(Forest_input_41)
u1_u1_tx_valid_r1_reg_P0001 = BUFF(Forest_input_41)
u1_u3_int_seqerr_set_reg_P0001 = BUFF(Forest_input_42)
\u4_u1_buf1_reg_26__P0001 = BUFF(Forest_input_41)
\u4_u2_dma_out_cnt_reg_3__P0001 = BUFF(Forest_input_41)
u4_u1_r4_reg_P0001 = BUFF(Forest_input_41)
\u4_csr_reg_26__P0001 = BUFF(Forest_input_48)
\u4_u3_dma_in_cnt_reg_2__P0001 = BUFF(Forest_input_42)
\u0_u0_me_ps_reg_5__P0001 = BUFF(Forest_input_41)
\u4_u1_csr0_reg_9__P0001 = BUFF(Forest_input_41)
\u4_u0_buf0_reg_10__P0001 = BUFF(Forest_input_41)
u4_u1_dma_ack_wr1_reg_P0001 = BUFF(Forest_input_41)
suspend_clr_wr_reg_P0001 = BUFF(Forest_input_42)
\u1_u2_state_reg_1__P0001 = BUFF(Forest_input_43)
\u4_csr_reg_5__P0001 = BUFF(Forest_input_49)
\u4_u2_csr0_reg_9__P0001 = BUFF(Forest_input_43)
\u4_u0_int_stat_reg_4__P0001 = BUFF(Forest_input_42)
\u4_u3_buf0_reg_21__P0001 = BUFF(Forest_input_43)
\u4_utmi_vend_stat_r_reg_0__P0001 = BUFF(Forest_input_42)
\u1_u3_adr_r_reg_10__P0001 = BUFF(Forest_input_43)
\u1_u2_dtmp_r_reg_10__P0001 = BUFF(Forest_input_42)
\u4_u3_dma_out_left_reg_8__P0001 = BUFF(Forest_input_42)
\u1_u2_last_buf_adr_reg_0__P0001 = BUFF(Forest_input_43)
\u0_u0_me_ps2_reg_4__P0001 = BUFF(Forest_input_43)
\u4_u3_buf0_reg_2__P0001 = BUFF(Forest_input_43)
\u1_u2_dout_r_reg_5__P0001 = BUFF(Forest_input_44)
\u4_u1_buf1_reg_17__P0001 = BUFF(Forest_input_43)
\u1_u3_adr_r_reg_4__P0001 = BUFF(Forest_input_46)
\u1_u0_token0_reg_6__P0001 = BUFF(Forest_input_47)
\u4_u0_buf1_reg_12__P0001 = BUFF(Forest_input_43)
\u1_u2_rd_buf1_reg_5__P0001 = BUFF(Forest_input_51)
\u4_u3_buf0_orig_reg_13__P0001 = BUFF(Forest_input_43)
\u1_u3_idin_reg_29__P0001 = BUFF(Forest_input_43)
\u1_u2_rd_buf1_reg_21__P0001 = BUFF(Forest_input_52)
\u4_u2_dma_out_left_reg_4__P0001 = BUFF(Forest_input_42)
\u0_u0_chirp_cnt_reg_0__P0001 = BUFF(Forest_input_43)
\u1_u2_sizu_c_reg_8__P0001 = BUFF(Forest_input_50)
\u4_u2_buf1_reg_3__P0001 = BUFF(Forest_input_43)
\u5_wb_data_o_reg_26__P0001 = BUFF(Forest_input_42)
\u4_u3_dma_in_cnt_reg_7__P0001 = BUFF(Forest_input_43)
\u4_u2_buf0_orig_reg_1__P0001 = BUFF(Forest_input_43)
\VStatus_r_reg_2__P0001 = BUFF(Forest_input_42)
\u4_u0_buf0_reg_14__P0001 = BUFF(Forest_input_43)
\u4_u3_csr0_reg_5__P0001 = BUFF(Forest_input_44)
\u4_dout_reg_27__P0001 = BUFF(Forest_input_42)
\u4_u1_buf0_reg_20__P0001 = BUFF(Forest_input_43)
\u4_dout_reg_26__P0001 = BUFF(Forest_input_42)
\u1_u0_d1_reg_2__P0001 = BUFF(Forest_input_43)
\u1_u3_idin_reg_27__P0001 = BUFF(Forest_input_43)
u5_wb_ack_s2_reg_P0001 = BUFF(Forest_input_42)
\u4_u0_csr1_reg_5__P0001 = BUFF(Forest_input_46)
\u4_u1_buf0_orig_reg_27__P0001 = BUFF(Forest_input_44)
\u4_u3_buf0_reg_10__P0001 = BUFF(Forest_input_44)
\u1_u2_dtmp_r_reg_8__P0001 = BUFF(Forest_input_42)
\u4_u1_buf0_orig_reg_10__P0001 = BUFF(Forest_input_44)
\u1_u0_pid_reg_2__P0001 = BUFF(Forest_input_50)
\u4_u0_dma_in_cnt_reg_4__P0001 = BUFF(Forest_input_42)
\u4_dout_reg_13__P0001 = BUFF(Forest_input_42)
u1_u3_int_upid_set_reg_P0001 = BUFF(Forest_input_44)
u1_u3_out_token_reg_P0001 = BUFF(Forest_input_51)
\u4_u2_buf0_orig_reg_27__P0001 = BUFF(Forest_input_44)
u4_u3_dma_req_in_hold2_reg_P0001 = BUFF(Forest_input_44)
\u1_u2_rd_buf0_reg_13__P0001 = BUFF(Forest_input_53)
\u1_u2_sizd_c_reg_5__P0001 = BUFF(Forest_input_51)
\u4_u0_buf0_orig_reg_26__P0001 = BUFF(Forest_input_44)
\u1_u2_sizd_c_reg_0__P0001 = BUFF(Forest_input_52)
\u1_u2_rd_buf1_reg_23__P0001 = BUFF(Forest_input_54)
\u1_u3_this_dpid_reg_0__P0001 = BUFF(Forest_input_44)
\u4_u1_buf1_reg_9__P0001 = BUFF(Forest_input_44)
\u4_u3_buf0_orig_m3_reg_6__P0001 = BUFF(Forest_input_44)
\u1_u0_token1_reg_4__P0001 = BUFF(Forest_input_49)
u4_u2_dma_ack_clr1_reg_P0001 = BUFF(Forest_input_44)
\u4_u2_buf0_orig_reg_28__P0001 = BUFF(Forest_input_45)
\u4_u2_buf0_orig_reg_12__P0001 = BUFF(Forest_input_44)
\u4_u0_buf0_reg_6__P0001 = BUFF(Forest_input_44)
\u1_frame_no_r_reg_3__P0001 = BUFF(Forest_input_44)
\u4_u1_buf0_orig_reg_5__P0001 = BUFF(Forest_input_44)
\u4_u2_buf1_reg_20__P0001 = BUFF(Forest_input_44)
\u4_utmi_vend_ctrl_r_reg_0__P0001 = BUFF(Forest_input_44)
\u4_u2_buf0_orig_reg_21__P0001 = BUFF(Forest_input_46)
\u1_u2_rd_buf0_reg_27__P0001 = BUFF(Forest_input_55)
\u4_u3_dma_out_left_reg_2__P0001 = BUFF(Forest_input_45)
resume_req_r_reg_P0001 = BUFF(Forest_input_44)
\u4_u2_buf1_reg_19__P0001 = BUFF(Forest_input_45)
\u4_u2_buf1_reg_13__P0001 = BUFF(Forest_input_45)
\u4_u1_buf0_orig_reg_12__P0001 = BUFF(Forest_input_45)
\u4_u3_csr1_reg_12__P0001 = BUFF(Forest_input_45)
\u1_u1_crc16_reg_13__P0001 = BUFF(Forest_input_56)
\u4_u1_buf0_reg_14__P0001 = BUFF(Forest_input_45)
\u4_u2_buf0_reg_25__P0001 = BUFF(Forest_input_45)
\u4_u2_csr1_reg_10__P0001 = BUFF(Forest_input_47)
u4_u1_dma_req_in_hold2_reg_P0001 = BUFF(Forest_input_45)
\u4_u2_buf0_orig_m3_reg_2__P0001 = BUFF(Forest_input_45)
\u4_dout_reg_29__P0001 = BUFF(Forest_input_45)
\u4_u2_dma_out_left_reg_9__P0001 = BUFF(Forest_input_45)
\u4_u0_dma_out_cnt_reg_0__P0001 = BUFF(Forest_input_45)
\u4_u1_buf0_orig_reg_28__P0001 = BUFF(Forest_input_45)
\u1_mfm_cnt_reg_1__P0001 = BUFF(Forest_input_45)
\u1_u2_rd_buf0_reg_25__P0001 = BUFF(Forest_input_57)
u1_u2_sizd_is_zero_reg_P0001 = BUFF(Forest_input_45)
\u1_u0_token1_reg_5__P0001 = BUFF(Forest_input_51)
\u4_u0_dma_out_left_reg_8__P0001 = BUFF(Forest_input_45)
\u4_u1_buf0_orig_m3_reg_5__P0001 = BUFF(Forest_input_45)
\u1_u3_adr_reg_11__P0001 = BUFF(Forest_input_46)
u4_intb_reg_P0001 = BUFF(Forest_input_45)
\u1_u2_rd_buf0_reg_10__P0001 = BUFF(Forest_input_58)
\u4_csr_reg_31__P0001 = BUFF(Forest_input_47)
\u1_u2_rd_buf0_reg_0__P0001 = BUFF(Forest_input_59)
\u1_u3_adr_r_reg_15__P0001 = BUFF(Forest_input_52)
\u4_u2_buf0_orig_reg_17__P0001 = BUFF(Forest_input_46)
\u4_u3_buf0_reg_13__P0001 = BUFF(Forest_input_47)
\u4_u2_csr1_reg_6__P0001 = BUFF(Forest_input_50)
\u1_u3_idin_reg_13__P0001 = BUFF(Forest_input_46)
\u4_u0_csr1_reg_2__P0001 = BUFF(Forest_input_47)
\u1_u3_new_size_reg_0__P0001 = BUFF(Forest_input_46)
\u1_u3_size_next_r_reg_0__P0001 = BUFF(Forest_input_53)
\u4_u0_buf0_orig_reg_19__P0001 = BUFF(Forest_input_46)
\u4_csr_reg_29__P0001 = BUFF(Forest_input_47)
\u4_u1_buf0_orig_reg_24__P0001 = BUFF(Forest_input_46)
\u1_u2_last_buf_adr_reg_9__P0001 = BUFF(Forest_input_47)
\u1_u0_crc16_sum_reg_4__P0001 = BUFF(Forest_input_52)
u4_u2_dma_out_buf_avail_reg_P0001 = BUFF(Forest_input_47)
\u0_u0_ps_cnt_reg_1__P0001 = BUFF(Forest_input_46)
\u1_u0_crc16_sum_reg_14__P0001 = BUFF(Forest_input_53)
u4_u1_dma_out_buf_avail_reg_P0001 = BUFF(Forest_input_48)
\VStatus_r_reg_1__P0001 = BUFF(Forest_input_46)
\u4_u2_csr0_reg_8__P0001 = BUFF(Forest_input_47)
\u4_u3_buf0_reg_19__P0001 = BUFF(Forest_input_47)
u4_u3_ep_match_r_reg_P0001 = BUFF(Forest_input_49)
\u4_u0_csr1_reg_6__P0001 = BUFF(Forest_input_51)
\u4_u2_csr1_reg_4__P0001 = BUFF(Forest_input_52)
u1_u0_rxv1_reg_P0001 = BUFF(Forest_input_46)
\u1_u3_new_sizeb_reg_1__P0001 = BUFF(Forest_input_46)
\u1_frame_no_r_reg_5__P0001 = BUFF(Forest_input_46)
\u1_u3_size_next_r_reg_1__P0001 = BUFF(Forest_input_54)
\u4_u1_csr0_reg_8__P0001 = BUFF(Forest_input_48)
\u4_csr_reg_17__P0001 = BUFF(Forest_input_48)
\u4_u0_buf0_orig_m3_reg_11__P0001 = BUFF(Forest_input_46)
\u4_u0_buf1_reg_13__P0001 = BUFF(Forest_input_48)
\u1_u2_rd_buf1_reg_26__P0001 = BUFF(Forest_input_60)
u0_u0_resume_req_s1_reg_P0001 = BUFF(Forest_input_46)
\u1_u3_adr_reg_15__P0001 = BUFF(Forest_input_46)
\u1_u2_rd_buf1_reg_19__P0001 = BUFF(Forest_input_61)
\u4_u2_buf0_orig_m3_reg_6__P0001 = BUFF(Forest_input_46)
\u4_inta_msk_reg_6__P0001 = BUFF(Forest_input_46)
\u0_DataOut_reg_4__P0001 = BUFF(Forest_input_46)
\u4_u3_buf1_reg_11__P0001 = BUFF(Forest_input_47)
\u1_u2_state_reg_4__P0001 = BUFF(Forest_input_46)
\u1_u3_size_next_r_reg_10__P0001 = BUFF(Forest_input_55)
\u1_u3_tx_data_to_cnt_reg_2__P0001 = BUFF(Forest_input_47)
\u4_u3_buf0_orig_reg_2__P0001 = BUFF(Forest_input_47)
\u4_u3_csr1_reg_1__P0001 = BUFF(Forest_input_47)
\u1_u3_new_size_reg_1__P0001 = BUFF(Forest_input_48)
\u1_u3_state_reg_4__P0001 = BUFF(Forest_input_54)
u4_u0_dma_req_in_hold2_reg_P0001 = BUFF(Forest_input_47)
u1_u0_token_valid_str1_reg_P0001 = BUFF(Forest_input_55)
\u4_u0_buf0_orig_reg_10__P0001 = BUFF(Forest_input_47)
\u4_u2_buf0_reg_13__P0001 = BUFF(Forest_input_49)
u1_u3_pid_PING_r_reg_P0001 = BUFF(Forest_input_47)
\u4_buf0_reg_29__P0001 = BUFF(Forest_input_53)
u4_pid_cs_err_r_reg_P0001 = BUFF(Forest_input_47)
\u0_rx_data_reg_1__P0001 = BUFF(Forest_input_47)
\u1_u2_adr_cw_reg_12__P0001 = BUFF(Forest_input_49)
\u4_u2_buf0_orig_reg_3__P0001 = BUFF(Forest_input_47)
\u4_u0_csr1_reg_0__P0001 = BUFF(Forest_input_47)
\u4_u2_buf0_reg_10__P0001 = BUFF(Forest_input_48)
\u4_u0_buf0_orig_m3_reg_10__P0001 = BUFF(Forest_input_48)
\u4_u2_csr1_reg_1__P0001 = BUFF(Forest_input_48)
\u4_u0_dma_in_cnt_reg_11__P0001 = BUFF(Forest_input_49)
\u4_buf1_reg_25__P0001 = BUFF(Forest_input_55)
\u4_u3_buf0_orig_m3_reg_1__P0001 = BUFF(Forest_input_48)
\u1_u3_adr_reg_9__P0001 = BUFF(Forest_input_50)
\u1_u0_token1_reg_6__P0001 = BUFF(Forest_input_56)
\u1_u2_rx_data_st_r_reg_7__P0001 = BUFF(Forest_input_48)
\u1_u2_dtmp_r_reg_1__P0001 = BUFF(Forest_input_48)
u4_u2_dma_req_in_hold2_reg_P0001 = BUFF(Forest_input_48)
\u4_u1_dma_out_cnt_reg_8__P0001 = BUFF(Forest_input_49)
\u4_u2_dma_out_left_reg_2__P0001 = BUFF(Forest_input_48)
\u4_u1_iena_reg_5__P0001 = BUFF(Forest_input_48)
\u1_u0_token0_reg_2__P0001 = BUFF(Forest_input_57)
\u1_u3_idin_reg_2__P0001 = BUFF(Forest_input_48)
\u1_u2_dout_r_reg_19__P0001 = BUFF(Forest_input_48)
u1_u3_to_large_reg_P0001 = BUFF(Forest_input_58)
\u1_u0_d2_reg_2__P0001 = BUFF(Forest_input_48)
\u4_u1_dma_out_left_reg_4__P0001 = BUFF(Forest_input_49)
\u1_u3_adr_reg_14__P0001 = BUFF(Forest_input_51)
\u4_u2_buf0_orig_reg_13__P0001 = BUFF(Forest_input_48)
u4_u1_intb_reg_P0001 = BUFF(Forest_input_48)
\u4_u3_csr0_reg_4__P0001 = BUFF(Forest_input_48)
\u4_u1_buf0_orig_m3_reg_6__P0001 = BUFF(Forest_input_48)
\u4_u3_buf0_orig_m3_reg_7__P0001 = BUFF(Forest_input_49)
u0_rx_valid_reg_P0001 = BUFF(Forest_input_54)
\u4_u1_buf0_orig_m3_reg_8__P0001 = BUFF(Forest_input_49)
u4_dma_in_buf_sz1_reg_P0001 = BUFF(Forest_input_59)
\u1_u1_state_reg_2__P0001 = BUFF(Forest_input_62)
\u4_u0_dma_out_left_reg_2__P0001 = BUFF(Forest_input_49)
\u4_u0_csr0_reg_0__P0001 = BUFF(Forest_input_53)
\u1_u2_rd_buf0_reg_5__P0001 = BUFF(Forest_input_63)
\u4_u1_buf0_orig_reg_6__P0001 = BUFF(Forest_input_49)
\u4_u1_buf0_reg_19__P0001 = BUFF(Forest_input_49)
\u4_u1_buf0_orig_reg_21__P0001 = BUFF(Forest_input_50)
\u4_u2_buf1_reg_8__P0001 = BUFF(Forest_input_49)
\u1_u3_new_size_reg_2__P0001 = BUFF(Forest_input_50)
\u1_u2_dout_r_reg_3__P0001 = BUFF(Forest_input_49)
\u0_u0_me_ps2_reg_5__P0001 = BUFF(Forest_input_49)
\u4_u0_buf1_reg_5__P0001 = BUFF(Forest_input_49)
\u5_state_reg_0__P0001 = BUFF(Forest_input_50)
\u4_u2_buf0_reg_2__P0001 = BUFF(Forest_input_49)
\u1_u2_last_buf_adr_reg_4__P0001 = BUFF(Forest_input_52)
\u4_u0_buf0_orig_reg_28__P0001 = BUFF(Forest_input_50)
\u1_u2_last_buf_adr_reg_1__P0001 = BUFF(Forest_input_53)
\u1_u2_last_buf_adr_reg_12__P0001 = BUFF(Forest_input_54)
\u4_u2_buf0_orig_reg_8__P0001 = BUFF(Forest_input_49)
\u4_u1_dma_in_cnt_reg_9__P0001 = BUFF(Forest_input_51)
\u4_u0_csr1_reg_7__P0001 = BUFF(Forest_input_49)
\u1_u2_dout_r_reg_21__P0001 = BUFF(Forest_input_49)
\u1_u2_rd_buf0_reg_11__P0001 = BUFF(Forest_input_64)
\u4_u0_buf0_reg_9__P0001 = BUFF(Forest_input_49)
\u4_u0_buf0_orig_reg_31__P0001 = BUFF(Forest_input_50)
\u5_state_reg_4__P0001 = BUFF(Forest_input_54)
\u4_u0_csr0_reg_5__P0001 = BUFF(Forest_input_55)
u4_rx_err_r_reg_P0001 = BUFF(Forest_input_50)
\u1_mfm_cnt_reg_3__P0001 = BUFF(Forest_input_50)
\u1_u3_state_reg_2__P0001 = BUFF(Forest_input_60)
\u1_u0_crc16_sum_reg_0__P0001 = BUFF(Forest_input_61)
\u5_wb_data_o_reg_16__P0001 = BUFF(Forest_input_50)
\u4_u0_buf0_orig_reg_13__P0001 = BUFF(Forest_input_50)
\u4_buf0_reg_28__P0001 = BUFF(Forest_input_56)
\u1_sof_time_reg_6__P0001 = BUFF(Forest_input_50)
\u4_u2_dma_out_left_reg_6__P0001 = BUFF(Forest_input_50)
\u1_u2_last_buf_adr_reg_14__P0001 = BUFF(Forest_input_55)
\u4_u2_dma_out_cnt_reg_1__P0001 = BUFF(Forest_input_50)
\u0_u0_state_reg_4__P0001 = BUFF(Forest_input_50)
\u4_u3_ienb_reg_3__P0001 = BUFF(Forest_input_50)
\u1_u2_state_reg_0__P0001 = BUFF(Forest_input_51)
\u4_int_srcb_reg_5__P0001 = BUFF(Forest_input_50)
\u1_u2_dtmp_r_reg_20__P0001 = BUFF(Forest_input_50)
\u4_u3_dma_in_cnt_reg_11__P0001 = BUFF(Forest_input_50)
\u1_u2_rd_buf0_reg_16__P0001 = BUFF(Forest_input_65)
\u4_u2_ienb_reg_1__P0001 = BUFF(Forest_input_50)
\u4_u2_csr1_reg_11__P0001 = BUFF(Forest_input_53)
\u4_u1_buf0_reg_18__P0001 = BUFF(Forest_input_53)
\u4_utmi_vend_stat_r_reg_5__P0001 = BUFF(Forest_input_51)
\u4_u2_buf0_reg_15__P0001 = BUFF(Forest_input_53)
\u4_u0_buf0_orig_m3_reg_6__P0001 = BUFF(Forest_input_51)
u1_u3_pid_SETUP_r_reg_P0001 = BUFF(Forest_input_51)
\u4_u1_ienb_reg_5__P0001 = BUFF(Forest_input_52)
\u4_u2_csr1_reg_3__P0001 = BUFF(Forest_input_57)
\u1_u2_adr_cw_reg_8__P0001 = BUFF(Forest_input_56)
\u4_u0_buf0_orig_reg_29__P0001 = BUFF(Forest_input_51)
u1_u0_rxv2_reg_P0001 = BUFF(Forest_input_51)
u1_u3_out_to_small_reg_P0001 = BUFF(Forest_input_51)
u1_u3_rx_ack_to_clr_reg_P0001 = BUFF(Forest_input_51)
\u0_u0_idle_cnt1_reg_1__P0001 = BUFF(Forest_input_51)
\u1_u2_adr_cw_reg_13__P0001 = BUFF(Forest_input_57)
\u1_u2_dtmp_r_reg_29__P0001 = BUFF(Forest_input_51)
u1_u2_idma_done_reg_P0001 = BUFF(Forest_input_62)
\u4_u2_buf1_reg_7__P0001 = BUFF(Forest_input_53)
\u4_int_srca_reg_1__P0001 = BUFF(Forest_input_51)
\u4_u0_buf0_orig_reg_8__P0001 = BUFF(Forest_input_51)
\u4_u0_buf0_reg_16__P0001 = BUFF(Forest_input_53)
\u1_u2_rd_buf1_reg_0__P0001 = BUFF(Forest_input_66)
\u4_u0_csr1_reg_11__P0001 = BUFF(Forest_input_55)
\u4_u3_csr0_reg_6__P0001 = BUFF(Forest_input_53)
\u4_u3_dma_out_left_reg_1__P0001 = BUFF(Forest_input_51)
\u1_u2_rd_buf1_reg_31__P0001 = BUFF(Forest_input_67)
u1_u2_rx_data_done_r2_reg_P0001 = BUFF(Forest_input_52)
\u0_u0_me_ps_reg_3__P0001 = BUFF(Forest_input_51)
\u4_u3_buf0_orig_reg_10__P0001 = BUFF(Forest_input_51)
\u4_u0_buf0_reg_22__P0001 = BUFF(Forest_input_53)
\u4_u3_uc_bsel_reg_1__P0001 = BUFF(Forest_input_53)
\u4_u3_csr1_reg_11__P0001 = BUFF(Forest_input_56)
u4_u1_r1_reg_P0001 = BUFF(Forest_input_51)
\u1_u3_new_size_reg_9__P0001 = BUFF(Forest_input_52)
\u4_u1_buf0_reg_7__P0001 = BUFF(Forest_input_55)
\u1_u3_adr_reg_2__P0001 = BUFF(Forest_input_58)
\u1_u3_idin_reg_25__P0001 = BUFF(Forest_input_52)
\u4_int_srcb_reg_2__P0001 = BUFF(Forest_input_52)
\u0_u0_me_ps2_reg_0__P0001 = BUFF(Forest_input_52)
\u1_sof_time_reg_9__P0001 = BUFF(Forest_input_52)
\u4_u0_buf0_orig_reg_5__P0001 = BUFF(Forest_input_52)
\u4_u0_ienb_reg_5__P0001 = BUFF(Forest_input_53)
\u5_wb_data_o_reg_23__P0001 = BUFF(Forest_input_52)
\u4_u3_iena_reg_0__P0001 = BUFF(Forest_input_52)
\u4_u0_iena_reg_3__P0001 = BUFF(Forest_input_52)
u0_u0_me_ps_2_5_us_reg_P0001 = BUFF(Forest_input_53)
u5_wb_req_s1_reg_P0001 = BUFF(Forest_input_58)
\u4_u3_dma_in_cnt_reg_5__P0001 = BUFF(Forest_input_52)
\u1_u3_new_sizeb_reg_12__P0001 = BUFF(Forest_input_52)
\u5_wb_data_o_reg_3__P0001 = BUFF(Forest_input_52)
\u4_u2_iena_reg_0__P0001 = BUFF(Forest_input_53)
\u4_u2_int_stat_reg_4__P0001 = BUFF(Forest_input_52)
\u1_u3_size_next_r_reg_12__P0001 = BUFF(Forest_input_56)
u1_u1_send_token_r_reg_P0001 = BUFF(Forest_input_68)
\u1_u2_dtmp_r_reg_13__P0001 = BUFF(Forest_input_52)
\u4_u1_dma_in_cnt_reg_4__P0001 = BUFF(Forest_input_52)
\u4_u3_buf0_orig_reg_4__P0001 = BUFF(Forest_input_53)
\u4_buf1_reg_24__P0001 = BUFF(Forest_input_61)
\u4_funct_adr_reg_5__P0001 = BUFF(Forest_input_63)
\u4_u3_csr1_reg_0__P0001 = BUFF(Forest_input_55)
\u4_u3_csr1_reg_10__P0001 = BUFF(Forest_input_53)
\u4_u3_dma_out_left_reg_0__P0001 = BUFF(Forest_input_54)
\u4_u2_buf1_reg_27__P0001 = BUFF(Forest_input_53)
\u4_u1_csr0_reg_6__P0001 = BUFF(Forest_input_55)
\u4_u2_buf0_orig_reg_14__P0001 = BUFF(Forest_input_53)
\u4_u0_buf0_reg_27__P0001 = BUFF(Forest_input_55)
\u1_sof_time_reg_10__P0001 = BUFF(Forest_input_53)
\u1_u3_adr_r_reg_1__P0001 = BUFF(Forest_input_57)
\u0_u0_idle_cnt1_reg_3__P0001 = BUFF(Forest_input_53)
\u1_u2_rd_buf0_reg_19__P0001 = BUFF(Forest_input_69)
\u1_u3_rx_ack_to_cnt_reg_1__P0001 = BUFF(Forest_input_54)
\u4_u1_dma_out_left_reg_6__P0001 = BUFF(Forest_input_54)
u1_u3_buf0_na_reg_P0001 = BUFF(Forest_input_64)
\u0_u0_state_reg_6__P0001 = BUFF(Forest_input_54)
\u4_utmi_vend_ctrl_reg_1__P0001 = BUFF(Forest_input_54)
\u4_u0_buf0_orig_reg_7__P0001 = BUFF(Forest_input_55)
\u1_u0_crc16_sum_reg_15__P0001 = BUFF(Forest_input_65)
\u4_u1_buf1_reg_31__P0001 = BUFF(Forest_input_55)
\u4_u1_dma_in_cnt_reg_2__P0001 = BUFF(Forest_input_54)
\u4_u2_buf1_reg_24__P0001 = BUFF(Forest_input_55)
\u4_u3_buf0_orig_reg_29__P0001 = BUFF(Forest_input_57)
\u1_u2_dout_r_reg_20__P0001 = BUFF(Forest_input_55)
\u4_u1_int_stat_reg_3__P0001 = BUFF(Forest_input_54)
u4_u2_int_re_reg_P0001 = BUFF(Forest_input_55)
u0_u0_usb_attached_reg_P0001 = BUFF(Forest_input_55)
\u1_u3_adr_r_reg_14__P0001 = BUFF(Forest_input_58)
\u4_u1_buf0_orig_reg_13__P0001 = BUFF(Forest_input_55)
\u4_u2_iena_reg_3__P0001 = BUFF(Forest_input_56)
u4_u1_dma_ack_clr1_reg_P0001 = BUFF(Forest_input_54)
\u1_u2_dout_r_reg_18__P0001 = BUFF(Forest_input_55)
\u1_hms_cnt_reg_1__P0001 = BUFF(Forest_input_54)
\u4_u0_buf1_reg_3__P0001 = BUFF(Forest_input_55)
u1_u3_pid_seq_err_reg_P0001 = BUFF(Forest_input_66)
\u1_u0_d2_reg_6__P0001 = BUFF(Forest_input_55)
\u1_u2_rd_buf0_reg_31__P0001 = BUFF(Forest_input_70)
\u4_u2_buf0_orig_m3_reg_7__P0001 = BUFF(Forest_input_54)
\u4_u1_buf1_reg_10__P0001 = BUFF(Forest_input_55)
\u4_u1_dma_in_cnt_reg_7__P0001 = BUFF(Forest_input_56)
\u4_u2_buf0_reg_9__P0001 = BUFF(Forest_input_55)
u0_u0_ls_idle_r_reg_P0001 = BUFF(Forest_input_54)
\u4_u1_dma_out_cnt_reg_5__P0001 = BUFF(Forest_input_57)
\u1_u3_adr_reg_7__P0001 = BUFF(Forest_input_59)
\u4_u3_ienb_reg_5__P0001 = BUFF(Forest_input_56)
\u4_u0_buf0_reg_25__P0001 = BUFF(Forest_input_56)
\u1_u1_crc16_reg_14__P0001 = BUFF(Forest_input_71)
\u1_u3_idin_reg_18__P0001 = BUFF(Forest_input_56)
\u4_u0_buf1_reg_18__P0001 = BUFF(Forest_input_59)
\u4_buf1_reg_5__P0001 = BUFF(Forest_input_54)
\u4_u2_buf0_orig_reg_30__P0001 = BUFF(Forest_input_56)
\u4_utmi_vend_stat_r_reg_2__P0001 = BUFF(Forest_input_54)
\u1_u1_crc16_reg_11__P0001 = BUFF(Forest_input_72)
\u4_u3_buf0_orig_reg_22__P0001 = BUFF(Forest_input_59)
\u4_u3_dma_out_cnt_reg_4__P0001 = BUFF(Forest_input_54)
\u4_buf0_reg_13__P0001 = BUFF(Forest_input_58)
\u4_u1_buf1_reg_15__P0001 = BUFF(Forest_input_56)
\u1_u2_rd_buf1_reg_2__P0001 = BUFF(Forest_input_73)
\u4_u1_buf0_orig_m3_reg_10__P0001 = BUFF(Forest_input_57)
\u4_u2_csr0_reg_1__P0001 = BUFF(Forest_input_56)
\u4_u3_dma_out_left_reg_9__P0001 = BUFF(Forest_input_56)
\u4_u2_dma_out_left_reg_3__P0001 = BUFF(Forest_input_54)
u4_u1_ots_stop_reg_P0001 = BUFF(Forest_input_56)
\u0_u0_me_cnt_reg_5__P0001 = BUFF(Forest_input_56)
\u4_u0_buf0_orig_reg_4__P0001 = BUFF(Forest_input_56)
\u4_utmi_vend_stat_r_reg_6__P0001 = BUFF(Forest_input_54)
\u4_dout_reg_12__P0001 = BUFF(Forest_input_54)
\u4_dout_reg_21__P0001 = BUFF(Forest_input_56)
\u4_u0_ienb_reg_3__P0001 = BUFF(Forest_input_56)
\u4_u3_buf0_reg_16__P0001 = BUFF(Forest_input_56)
\u1_u0_d2_reg_5__P0001 = BUFF(Forest_input_56)
\u4_u0_int_stat_reg_3__P0001 = BUFF(Forest_input_57)
\u4_u3_buf0_reg_5__P0001 = BUFF(Forest_input_56)
\u4_u3_csr1_reg_2__P0001 = BUFF(Forest_input_59)
\u4_utmi_vend_stat_r_reg_1__P0001 = BUFF(Forest_input_57)
\u4_u1_dma_in_cnt_reg_5__P0001 = BUFF(Forest_input_58)
\u4_u2_buf1_reg_22__P0001 = BUFF(Forest_input_59)
u4_u3_int_re_reg_P0001 = BUFF(Forest_input_57)
\u1_u2_sizu_c_reg_6__P0001 = BUFF(Forest_input_59)
\u4_u0_dma_in_cnt_reg_1__P0001 = BUFF(Forest_input_57)
\u1_u2_sizd_c_reg_2__P0001 = BUFF(Forest_input_57)
u4_utmi_vend_wr_r_reg_P0001 = BUFF(Forest_input_57)
\u5_wb_data_o_reg_17__P0001 = BUFF(Forest_input_57)
\u1_u1_crc16_reg_15__P0001 = BUFF(Forest_input_74)
\u4_u3_buf1_reg_30__P0001 = BUFF(Forest_input_59)
\u1_u2_rx_data_st_r_reg_4__P0001 = BUFF(Forest_input_57)
u1_u3_abort_reg_P0001 = BUFF(Forest_input_67)
\u4_u0_buf1_reg_7__P0001 = BUFF(Forest_input_59)
\u4_u2_buf1_reg_21__P0001 = BUFF(Forest_input_59)
\u1_u2_adr_cw_reg_7__P0001 = BUFF(Forest_input_60)
\u4_u1_dma_in_cnt_reg_3__P0001 = BUFF(Forest_input_59)
\LineState_r_reg_1__P0001 = BUFF(Forest_input_57)
\u1_u3_new_sizeb_reg_9__P0001 = BUFF(Forest_input_57)
\u4_u0_buf0_reg_17__P0001 = BUFF(Forest_input_60)
\u4_u0_buf0_orig_reg_6__P0001 = BUFF(Forest_input_57)
\u4_u1_buf0_reg_22__P0001 = BUFF(Forest_input_60)
\u4_funct_adr_reg_3__P0001 = BUFF(Forest_input_68)
\u1_u0_d1_reg_3__P0001 = BUFF(Forest_input_57)
u0_u0_ls_se0_r_reg_P0001 = BUFF(Forest_input_57)
u0_u0_T2_wakeup_reg_P0001 = BUFF(Forest_input_58)
\u4_u3_buf1_reg_24__P0001 = BUFF(Forest_input_59)
\u4_u3_dma_out_cnt_reg_6__P0001 = BUFF(Forest_input_58)
\u4_u0_dma_out_cnt_reg_3__P0001 = BUFF(Forest_input_58)
\u4_u3_buf0_reg_1__P0001 = BUFF(Forest_input_59)
\u1_u2_rd_buf0_reg_17__P0001 = BUFF(Forest_input_75)
\u1_u2_dout_r_reg_7__P0001 = BUFF(Forest_input_57)
\u1_u2_rd_buf1_reg_25__P0001 = BUFF(Forest_input_76)
\u1_u2_dtmp_r_reg_3__P0001 = BUFF(Forest_input_57)
\u1_u2_adr_cb_reg_1__P0001 = BUFF(Forest_input_77)
\u4_u0_buf1_reg_4__P0001 = BUFF(Forest_input_59)
\u1_u2_rd_buf0_reg_20__P0001 = BUFF(Forest_input_78)
\u1_u3_new_size_reg_8__P0001 = BUFF(Forest_input_58)
u4_u0_dma_ack_wr1_reg_P0001 = BUFF(Forest_input_58)
\u0_u0_me_cnt_reg_2__P0001 = BUFF(Forest_input_59)
\u4_u3_buf0_reg_6__P0001 = BUFF(Forest_input_59)
\u1_u2_dout_r_reg_16__P0001 = BUFF(Forest_input_59)
\u1_u1_crc16_reg_3__P0001 = BUFF(Forest_input_58)
\u4_u1_buf0_orig_reg_18__P0001 = BUFF(Forest_input_59)
\u4_u1_buf1_reg_8__P0001 = BUFF(Forest_input_59)
\u1_u3_token_pid_sel_reg_0__P0001 = BUFF(Forest_input_58)
\u1_u2_rd_buf1_reg_18__P0001 = BUFF(Forest_input_79)
\u1_u2_rd_buf1_reg_30__P0001 = BUFF(Forest_input_80)
\u4_u1_buf0_orig_m3_reg_2__P0001 = BUFF(Forest_input_60)
\u1_u0_d0_reg_4__P0001 = BUFF(Forest_input_58)
\u1_u2_rx_data_st_r_reg_2__P0001 = BUFF(Forest_input_58)
\u4_u3_buf0_orig_reg_14__P0001 = BUFF(Forest_input_59)
\u4_u3_buf1_reg_12__P0001 = BUFF(Forest_input_59)
\u1_u2_sizd_c_reg_12__P0001 = BUFF(Forest_input_58)
\u0_u0_me_ps_reg_7__P0001 = BUFF(Forest_input_59)
\u5_wb_data_o_reg_13__P0001 = BUFF(Forest_input_58)
u4_u3_dma_req_r_reg_P0001 = BUFF(Forest_input_58)
u1_u2_send_data_r_reg_P0001 = BUFF(Forest_input_81)
\u1_u2_dtmp_r_reg_12__P0001 = BUFF(Forest_input_58)
\u4_u3_int_stat_reg_6__P0001 = BUFF(Forest_input_58)
\u4_u3_buf0_orig_reg_17__P0001 = BUFF(Forest_input_60)
\u4_u2_buf0_orig_reg_22__P0001 = BUFF(Forest_input_60)
\u1_u3_adr_reg_10__P0001 = BUFF(Forest_input_62)
\u4_u3_dma_in_cnt_reg_4__P0001 = BUFF(Forest_input_60)
\u1_u2_dtmp_r_reg_5__P0001 = BUFF(Forest_input_58)
\u4_u0_dma_in_cnt_reg_8__P0001 = BUFF(Forest_input_60)
u1_u2_dtmp_sel_r_reg_P0001 = BUFF(Forest_input_61)
\u1_u2_dtmp_r_reg_7__P0001 = BUFF(Forest_input_58)
\u0_u0_me_ps_reg_6__P0001 = BUFF(Forest_input_60)
\u4_funct_adr_reg_4__P0001 = BUFF(Forest_input_69)
u5_wb_ack_s1_reg_P0001 = BUFF(Forest_input_60)
\u1_u0_d2_reg_1__P0001 = BUFF(Forest_input_60)
\u4_u3_buf0_orig_reg_9__P0001 = BUFF(Forest_input_60)
u1_u2_wr_done_reg_P0001 = BUFF(Forest_input_60)
\u4_u3_buf0_reg_22__P0001 = BUFF(Forest_input_61)
\u4_u3_buf1_reg_22__P0001 = BUFF(Forest_input_62)
u4_u3_dma_out_buf_avail_reg_P0001 = BUFF(Forest_input_60)
\u1_sof_time_reg_11__P0001 = BUFF(Forest_input_60)
\u4_u1_buf0_reg_21__P0001 = BUFF(Forest_input_60)
u4_u3_dma_ack_clr1_reg_P0001 = BUFF(Forest_input_60)
\u4_u2_buf1_reg_26__P0001 = BUFF(Forest_input_60)
\u1_u2_adr_cw_reg_14__P0001 = BUFF(Forest_input_63)
\u1_u3_tx_data_to_cnt_reg_7__P0001 = BUFF(Forest_input_60)
\u4_u1_iena_reg_3__P0001 = BUFF(Forest_input_60)
\u4_dout_reg_4__P0001 = BUFF(Forest_input_60)
\u4_u1_csr0_reg_4__P0001 = BUFF(Forest_input_61)
\u4_u2_csr0_reg_7__P0001 = BUFF(Forest_input_61)
\u4_csr_reg_16__P0001 = BUFF(Forest_input_61)
\u1_u2_rd_buf1_reg_1__P0001 = BUFF(Forest_input_82)
\u1_u3_new_size_reg_7__P0001 = BUFF(Forest_input_61)
\u4_buf1_reg_16__P0001 = BUFF(Forest_input_61)
\u4_u2_dma_out_left_reg_7__P0001 = BUFF(Forest_input_62)
\u1_u0_token0_reg_3__P0001 = BUFF(Forest_input_70)
\u4_u0_dma_out_cnt_reg_11__P0001 = BUFF(Forest_input_61)
\u4_u2_buf0_reg_29__P0001 = BUFF(Forest_input_61)
\u1_u3_adr_r_reg_2__P0001 = BUFF(Forest_input_61)
\u4_u1_csr1_reg_7__P0001 = BUFF(Forest_input_63)
\u1_u2_dtmp_r_reg_26__P0001 = BUFF(Forest_input_62)
\u1_u2_dout_r_reg_14__P0001 = BUFF(Forest_input_61)
\u1_u3_new_size_reg_4__P0001 = BUFF(Forest_input_62)
\u1_u3_adr_r_reg_11__P0001 = BUFF(Forest_input_62)
\u4_u1_buf0_reg_4__P0001 = BUFF(Forest_input_62)
\u4_u2_csr0_reg_6__P0001 = BUFF(Forest_input_63)
\u1_u2_rd_buf0_reg_24__P0001 = BUFF(Forest_input_83)
\u4_u0_buf1_reg_24__P0001 = BUFF(Forest_input_62)
\u4_u0_buf1_reg_1__P0001 = BUFF(Forest_input_61)
\u4_u3_dma_out_cnt_reg_11__P0001 = BUFF(Forest_input_61)
\u4_u3_csr1_reg_4__P0001 = BUFF(Forest_input_64)
\u5_wb_data_o_reg_18__P0001 = BUFF(Forest_input_61)
\u1_u2_rd_buf0_reg_1__P0001 = BUFF(Forest_input_84)
u4_match_r1_reg_P0001 = BUFF(Forest_input_71)
\u4_u1_dma_in_cnt_reg_1__P0001 = BUFF(Forest_input_62)
\u1_u3_adr_r_reg_7__P0001 = BUFF(Forest_input_63)
\u0_u0_chirp_cnt_reg_2__P0001 = BUFF(Forest_input_61)
\u0_DataOut_reg_7__P0001 = BUFF(Forest_input_61)
\u4_u0_buf0_orig_reg_14__P0001 = BUFF(Forest_input_61)
\u4_u3_csr1_reg_8__P0001 = BUFF(Forest_input_61)
\u5_wb_data_o_reg_20__P0001 = BUFF(Forest_input_61)
\u1_u3_new_sizeb_reg_3__P0001 = BUFF(Forest_input_62)
\u4_u0_buf1_reg_20__P0001 = BUFF(Forest_input_61)
\u4_u3_csr0_reg_10__P0001 = BUFF(Forest_input_62)
\u1_u2_sizu_c_reg_2__P0001 = BUFF(Forest_input_65)
\u4_u3_buf0_reg_18__P0001 = BUFF(Forest_input_62)
u4_u0_r1_reg_P0001 = BUFF(Forest_input_62)
\u4_u3_buf0_reg_26__P0001 = BUFF(Forest_input_62)
\u4_u3_buf1_reg_31__P0001 = BUFF(Forest_input_62)
\u4_u2_dma_in_cnt_reg_11__P0001 = BUFF(Forest_input_62)
\u4_buf1_reg_12__P0001 = BUFF(Forest_input_62)
\u4_u3_csr1_reg_3__P0001 = BUFF(Forest_input_65)
\u4_csr_reg_9__P0001 = BUFF(Forest_input_66)
\u0_u0_idle_cnt1_next_reg_6__P0001 = BUFF(Forest_input_62)
\u1_u2_adr_cw_reg_0__P0001 = BUFF(Forest_input_68)
\u4_u0_int_stat_reg_5__P0001 = BUFF(Forest_input_62)
\u4_u0_buf0_reg_4__P0001 = BUFF(Forest_input_63)
\u4_u3_ienb_reg_4__P0001 = BUFF(Forest_input_62)
\u4_buf0_reg_0__P0001 = BUFF(Forest_input_62)
\u1_u0_d1_reg_7__P0001 = BUFF(Forest_input_63)
\u4_u2_dma_in_cnt_reg_1__P0001 = BUFF(Forest_input_64)
\u4_u0_buf0_reg_18__P0001 = BUFF(Forest_input_63)
\u4_u0_dma_in_cnt_reg_10__P0001 = BUFF(Forest_input_63)
u4_u0_inta_reg_P0001 = BUFF(Forest_input_63)
\u4_u2_buf0_reg_20__P0001 = BUFF(Forest_input_63)
\u4_u0_ienb_reg_2__P0001 = BUFF(Forest_input_64)
\u1_u2_rd_buf1_reg_4__P0001 = BUFF(Forest_input_85)
\u4_u3_dma_out_cnt_reg_8__P0001 = BUFF(Forest_input_63)
\u4_buf1_reg_27__P0001 = BUFF(Forest_input_63)
\u1_u3_idin_reg_4__P0001 = BUFF(Forest_input_64)
\u1_u3_new_sizeb_reg_13__P0001 = BUFF(Forest_input_65)
\u1_u3_new_sizeb_reg_4__P0001 = BUFF(Forest_input_66)
\u4_u3_buf0_reg_20__P0001 = BUFF(Forest_input_66)
\u4_u2_buf0_orig_reg_6__P0001 = BUFF(Forest_input_63)
\u4_u2_buf0_orig_reg_25__P0001 = BUFF(Forest_input_63)
\u4_u3_buf0_reg_15__P0001 = BUFF(Forest_input_63)
u1_u3_buf0_rl_reg_P0001 = BUFF(Forest_input_65)
\u0_DataOut_reg_3__P0001 = BUFF(Forest_input_63)
\u4_u0_buf1_reg_28__P0001 = BUFF(Forest_input_63)
\u1_u3_next_dpid_reg_1__P0001 = BUFF(Forest_input_63)
\u4_u3_csr0_reg_3__P0001 = BUFF(Forest_input_66)
\u1_u1_crc16_reg_8__P0001 = BUFF(Forest_input_86)
\u1_frame_no_r_reg_10__P0001 = BUFF(Forest_input_63)
\u4_buf0_reg_12__P0001 = BUFF(Forest_input_67)
\u0_u0_idle_cnt1_next_reg_0__P0001 = BUFF(Forest_input_63)
\u4_u2_buf0_orig_reg_24__P0001 = BUFF(Forest_input_66)
\u4_u1_buf0_orig_reg_25__P0001 = BUFF(Forest_input_63)
u1_u1_zero_length_r_reg_P0001 = BUFF(Forest_input_68)
\u0_u0_me_cnt_reg_3__P0001 = BUFF(Forest_input_64)
\u1_u2_sizd_c_reg_8__P0001 = BUFF(Forest_input_65)
\u1_u0_crc16_sum_reg_2__P0001 = BUFF(Forest_input_72)
\u1_frame_no_r_reg_7__P0001 = BUFF(Forest_input_64)
\u0_u0_ps_cnt_reg_3__P0001 = BUFF(Forest_input_64)
\u1_u2_sizd_c_reg_13__P0001 = BUFF(Forest_input_67)
u4_u0_ep_match_r_reg_P0001 = BUFF(Forest_input_66)
\u4_u0_ienb_reg_0__P0001 = BUFF(Forest_input_65)
\u1_u2_dtmp_r_reg_30__P0001 = BUFF(Forest_input_64)
\u4_u2_csr1_reg_5__P0001 = BUFF(Forest_input_68)
\u4_u2_buf0_reg_23__P0001 = BUFF(Forest_input_66)
\u4_dout_reg_19__P0001 = BUFF(Forest_input_64)
\u4_u2_buf0_reg_0__P0001 = BUFF(Forest_input_66)
\u4_u3_buf0_reg_24__P0001 = BUFF(Forest_input_66)
\u4_u3_buf1_reg_29__P0001 = BUFF(Forest_input_66)
\u4_u1_uc_dpd_reg_0__P0001 = BUFF(Forest_input_66)
\u1_frame_no_r_reg_1__P0001 = BUFF(Forest_input_65)
\u4_u3_buf0_reg_14__P0001 = BUFF(Forest_input_66)
\u4_buf1_reg_22__P0001 = BUFF(Forest_input_69)
\u5_wb_data_o_reg_19__P0001 = BUFF(Forest_input_64)
\u4_u3_buf0_orig_reg_18__P0001 = BUFF(Forest_input_64)
\u4_u3_buf0_reg_29__P0001 = BUFF(Forest_input_67)
\u4_dout_reg_20__P0001 = BUFF(Forest_input_64)
\u4_u3_buf0_reg_17__P0001 = BUFF(Forest_input_66)
\u4_dout_reg_5__P0001 = BUFF(Forest_input_64)
u4_usb_reset_r_reg_P0001 = BUFF(Forest_input_64)
\u1_u3_new_size_reg_6__P0001 = BUFF(Forest_input_64)
\u1_u0_token0_reg_7__P0001 = BUFF(Forest_input_73)
\u4_u3_buf0_orig_m3_reg_2__P0001 = BUFF(Forest_input_64)
\u1_u2_last_buf_adr_reg_2__P0001 = BUFF(Forest_input_64)
\u4_u3_buf1_reg_6__P0001 = BUFF(Forest_input_66)
\u4_u2_buf1_reg_28__P0001 = BUFF(Forest_input_67)
\u1_u3_size_next_r_reg_4__P0001 = BUFF(Forest_input_64)
\u4_u2_buf1_reg_15__P0001 = BUFF(Forest_input_66)
\u4_u2_csr0_reg_3__P0001 = BUFF(Forest_input_67)
\u0_u0_idle_cnt1_reg_6__P0001 = BUFF(Forest_input_64)
\u4_u1_csr0_reg_12__P0001 = BUFF(Forest_input_66)
\u4_u1_buf0_orig_reg_22__P0001 = BUFF(Forest_input_64)
\u4_u0_csr0_reg_10__P0001 = BUFF(Forest_input_67)
\u4_buf0_reg_5__P0001 = BUFF(Forest_input_66)
\u5_wb_data_o_reg_29__P0001 = BUFF(Forest_input_64)
\u4_u1_ienb_reg_2__P0001 = BUFF(Forest_input_66)
\u4_u0_buf0_reg_2__P0001 = BUFF(Forest_input_67)
\u4_csr_reg_25__P0001 = BUFF(Forest_input_74)
\u4_u1_buf1_reg_14__P0001 = BUFF(Forest_input_67)
\u0_rx_data_reg_5__P0001 = BUFF(Forest_input_66)
u5_wb_ack_s1a_reg_P0001 = BUFF(Forest_input_65)
\u1_u3_adr_r_reg_3__P0001 = BUFF(Forest_input_68)
\u0_u0_state_reg_0__P0001 = BUFF(Forest_input_65)
\u4_u2_buf0_reg_1__P0001 = BUFF(Forest_input_66)
\u4_u0_csr1_reg_8__P0001 = BUFF(Forest_input_67)
\u0_u0_me_cnt_reg_6__P0001 = BUFF(Forest_input_66)
\u4_u2_buf1_reg_2__P0001 = BUFF(Forest_input_69)
\u4_buf0_reg_19__P0001 = BUFF(Forest_input_70)
\u4_u1_buf0_reg_27__P0001 = BUFF(Forest_input_67)
\u1_u2_dtmp_r_reg_27__P0001 = BUFF(Forest_input_65)
\u4_csr_reg_12__P0001 = BUFF(Forest_input_67)
\u0_u0_me_ps2_reg_7__P0001 = BUFF(Forest_input_67)
\u4_funct_adr_reg_2__P0001 = BUFF(Forest_input_75)
\u4_u0_dma_out_cnt_reg_6__P0001 = BUFF(Forest_input_68)
\u4_u3_dma_in_cnt_reg_6__P0001 = BUFF(Forest_input_67)
\u0_u0_state_reg_14__P0001 = BUFF(Forest_input_68)
\u1_u2_rd_buf0_reg_8__P0001 = BUFF(Forest_input_87)
\u4_u1_dma_out_left_reg_10__P0001 = BUFF(Forest_input_65)
\u4_u3_buf1_reg_5__P0001 = BUFF(Forest_input_67)
\u4_u1_dma_out_left_reg_11__P0001 = BUFF(Forest_input_67)
\u1_u2_dtmp_r_reg_18__P0001 = BUFF(Forest_input_65)
\u1_u3_idin_reg_6__P0001 = BUFF(Forest_input_67)
u4_u3_r5_reg_P0001 = BUFF(Forest_input_68)
\u4_u0_buf1_reg_21__P0001 = BUFF(Forest_input_67)
\u4_buf0_reg_15__P0001 = BUFF(Forest_input_69)
\u4_u1_dma_out_left_reg_1__P0001 = BUFF(Forest_input_68)
\u4_u1_buf1_reg_13__P0001 = BUFF(Forest_input_67)
\u4_u3_dma_out_left_reg_7__P0001 = BUFF(Forest_input_65)
\u1_sof_time_reg_1__P0001 = BUFF(Forest_input_65)
\u4_buf1_reg_20__P0001 = BUFF(Forest_input_71)
\u4_u2_dma_in_cnt_reg_0__P0001 = BUFF(Forest_input_68)
\u4_u2_dma_in_cnt_reg_10__P0001 = BUFF(Forest_input_69)
\u4_u3_buf1_reg_15__P0001 = BUFF(Forest_input_67)
\u4_u0_buf0_reg_19__P0001 = BUFF(Forest_input_67)
\u4_dout_reg_31__P0001 = BUFF(Forest_input_65)
\u1_u0_crc16_sum_reg_3__P0001 = BUFF(Forest_input_76)
\u1_u3_rx_ack_to_cnt_reg_3__P0001 = BUFF(Forest_input_65)
\u1_u3_rx_ack_to_cnt_reg_0__P0001 = BUFF(Forest_input_67)
u4_u2_r5_reg_P0001 = BUFF(Forest_input_70)
\u1_u2_rd_buf0_reg_9__P0001 = BUFF(Forest_input_88)
\u4_u1_dma_out_left_reg_5__P0001 = BUFF(Forest_input_69)
\u1_sof_time_reg_0__P0001 = BUFF(Forest_input_68)
\u0_u0_ps_cnt_reg_0__P0001 = BUFF(Forest_input_69)
u4_u3_ots_stop_reg_P0001 = BUFF(Forest_input_65)
\u4_u2_buf0_reg_14__P0001 = BUFF(Forest_input_69)
\u5_wb_data_o_reg_0__P0001 = BUFF(Forest_input_65)
\u1_u0_pid_reg_4__P0001 = BUFF(Forest_input_65)
\u4_u0_buf0_reg_13__P0001 = BUFF(Forest_input_69)
\u1_u2_rd_buf1_reg_20__P0001 = BUFF(Forest_input_89)
\u4_u3_buf0_orig_reg_12__P0001 = BUFF(Forest_input_68)
\u4_u0_dma_out_cnt_reg_8__P0001 = BUFF(Forest_input_69)
\u4_u1_iena_reg_4__P0001 = BUFF(Forest_input_65)
\u1_u1_state_reg_3__P0001 = BUFF(Forest_input_90)
\u4_buf1_reg_21__P0001 = BUFF(Forest_input_72)
\u4_u1_csr1_reg_12__P0001 = BUFF(Forest_input_69)
u4_u1_dma_req_out_hold_reg_P0001 = BUFF(Forest_input_65)
\u4_u3_ienb_reg_1__P0001 = BUFF(Forest_input_68)
u0_u0_T2_gt_100_uS_reg_P0001 = BUFF(Forest_input_70)
\u1_hms_cnt_reg_2__P0001 = BUFF(Forest_input_68)
\u4_dout_reg_2__P0001 = BUFF(Forest_input_68)
\u4_u1_int_stat_reg_6__P0001 = BUFF(Forest_input_68)
\u4_intb_msk_reg_6__P0001 = BUFF(Forest_input_68)
\u1_u0_pid_reg_1__P0001 = BUFF(Forest_input_77)
\u0_u0_state_reg_13__P0001 = BUFF(Forest_input_71)
\u4_u2_uc_dpd_reg_1__P0001 = BUFF(Forest_input_69)
\u4_u2_buf0_orig_m3_reg_9__P0001 = BUFF(Forest_input_70)
\u4_buf0_reg_6__P0001 = BUFF(Forest_input_70)
\u4_u0_buf1_reg_16__P0001 = BUFF(Forest_input_69)
\u4_buf1_reg_19__P0001 = BUFF(Forest_input_74)
\u4_utmi_vend_stat_r_reg_4__P0001 = BUFF(Forest_input_68)
\VStatus_r_reg_0__P0001 = BUFF(Forest_input_68)
\u4_u3_dma_out_cnt_reg_9__P0001 = BUFF(Forest_input_69)
u1_u3_tx_data_to_reg_P0001 = BUFF(Forest_input_78)
\u4_u1_buf0_orig_reg_15__P0001 = BUFF(Forest_input_68)
\u4_u3_csr0_reg_7__P0001 = BUFF(Forest_input_70)
\u1_u0_token0_reg_4__P0001 = BUFF(Forest_input_79)
u4_u1_set_r_reg_P0001 = BUFF(Forest_input_68)
\u4_u2_dma_out_left_reg_10__P0001 = BUFF(Forest_input_68)
\u4_u0_dma_in_cnt_reg_5__P0001 = BUFF(Forest_input_70)
\u4_u1_buf0_orig_m3_reg_11__P0001 = BUFF(Forest_input_69)
\u4_u1_buf0_orig_reg_14__P0001 = BUFF(Forest_input_69)
\u4_u3_csr0_reg_9__P0001 = BUFF(Forest_input_71)
\u4_u1_buf0_reg_3__P0001 = BUFF(Forest_input_69)
u1_u3_buf1_not_aloc_reg_P0001 = BUFF(Forest_input_69)
u4_u2_r2_reg_P0001 = BUFF(Forest_input_71)
\u1_u2_rd_buf0_reg_7__P0001 = BUFF(Forest_input_91)
\u4_u2_buf0_reg_17__P0001 = BUFF(Forest_input_69)
\u1_u2_rd_buf1_reg_14__P0001 = BUFF(Forest_input_92)
\u4_u1_buf1_reg_30__P0001 = BUFF(Forest_input_69)
\u4_u2_buf0_reg_8__P0001 = BUFF(Forest_input_69)
\u4_u0_uc_dpd_reg_1__P0001 = BUFF(Forest_input_70)
\u4_u2_buf0_reg_31__P0001 = BUFF(Forest_input_69)
\u4_u2_dma_in_cnt_reg_5__P0001 = BUFF(Forest_input_72)
\u4_u1_buf0_orig_reg_23__P0001 = BUFF(Forest_input_70)
\u1_u2_adr_cw_reg_3__P0001 = BUFF(Forest_input_70)
\u4_u0_buf0_orig_m3_reg_8__P0001 = BUFF(Forest_input_71)
\u0_u0_state_reg_9__P0001 = BUFF(Forest_input_72)
\u4_u0_csr0_reg_7__P0001 = BUFF(Forest_input_71)
susp_o_reg_P0001 = BUFF(Forest_input_70)
\u4_u0_dma_out_left_reg_7__P0001 = BUFF(Forest_input_70)
\u1_u3_idin_reg_24__P0001 = BUFF(Forest_input_70)
\u1_u2_dout_r_reg_30__P0001 = BUFF(Forest_input_70)
\u1_u2_last_buf_adr_reg_11__P0001 = BUFF(Forest_input_71)
u1_u3_buffer_done_reg_P0001 = BUFF(Forest_input_70)
\u1_u2_last_buf_adr_reg_13__P0001 = BUFF(Forest_input_72)
\u4_u2_buf0_orig_reg_2__P0001 = BUFF(Forest_input_70)
\u1_u3_size_next_r_reg_7__P0001 = BUFF(Forest_input_70)
\u1_u1_state_reg_1__P0001 = BUFF(Forest_input_93)
\u4_u2_buf1_reg_14__P0001 = BUFF(Forest_input_70)
\u1_u2_adr_cb_reg_2__P0001 = BUFF(Forest_input_94)
\u0_u0_state_reg_5__P0001 = BUFF(Forest_input_73)
\u4_u3_csr0_reg_8__P0001 = BUFF(Forest_input_72)
\u1_u0_crc16_sum_reg_9__P0001 = BUFF(Forest_input_80)
\u1_u0_d2_reg_7__P0001 = BUFF(Forest_input_70)
\u4_u0_csr1_reg_12__P0001 = BUFF(Forest_input_71)
\u4_u0_buf1_reg_15__P0001 = BUFF(Forest_input_70)
\u1_u3_state_reg_7__P0001 = BUFF(Forest_input_81)
\u1_u2_state_reg_7__P0001 = BUFF(Forest_input_71)
\u4_u2_buf0_orig_reg_23__P0001 = BUFF(Forest_input_73)
\u1_u3_adr_reg_12__P0001 = BUFF(Forest_input_73)
u4_u3_intb_reg_P0001 = BUFF(Forest_input_70)
\u1_u1_crc16_reg_12__P0001 = BUFF(Forest_input_95)
\u4_u0_buf0_orig_m3_reg_7__P0001 = BUFF(Forest_input_72)
\u4_u3_buf0_orig_reg_23__P0001 = BUFF(Forest_input_71)
\u4_u1_buf0_reg_15__P0001 = BUFF(Forest_input_71)
\u4_u3_buf0_orig_m3_reg_0__P0001 = BUFF(Forest_input_71)
\u4_u3_buf0_orig_reg_27__P0001 = BUFF(Forest_input_72)
\u4_u2_int_stat_reg_6__P0001 = BUFF(Forest_input_71)
\u4_u1_csr1_reg_4__P0001 = BUFF(Forest_input_75)
\u4_u1_buf0_orig_reg_29__P0001 = BUFF(Forest_input_71)
\u4_u2_csr1_reg_2__P0001 = BUFF(Forest_input_71)
\u4_u2_csr0_reg_11__P0001 = BUFF(Forest_input_71)
\u4_u1_buf0_orig_reg_17__P0001 = BUFF(Forest_input_71)
\u4_u2_buf1_reg_25__P0001 = BUFF(Forest_input_71)
\u4_u0_buf0_orig_reg_18__P0001 = BUFF(Forest_input_71)
\u4_u0_buf1_reg_17__P0001 = BUFF(Forest_input_72)
\u0_u0_me_ps2_reg_1__P0001 = BUFF(Forest_input_74)
\u4_u3_dma_out_left_reg_5__P0001 = BUFF(Forest_input_73)
\u1_hms_cnt_reg_3__P0001 = BUFF(Forest_input_71)
\u4_csr_reg_6__P0001 = BUFF(Forest_input_76)
u4_u0_dma_req_in_hold_reg_P0001 = BUFF(Forest_input_72)
\u1_u3_state_reg_0__P0001 = BUFF(Forest_input_82)
\u4_u0_buf0_reg_15__P0001 = BUFF(Forest_input_72)
\u4_int_srca_reg_2__P0001 = BUFF(Forest_input_71)
\u4_buf0_reg_21__P0001 = BUFF(Forest_input_78)
\u4_csr_reg_3__P0001 = BUFF(Forest_input_79)
\u1_u3_adr_r_reg_12__P0001 = BUFF(Forest_input_72)
\u4_u0_buf0_orig_reg_1__P0001 = BUFF(Forest_input_72)
\u4_u0_csr0_reg_1__P0001 = BUFF(Forest_input_72)
\u1_u1_state_reg_4__P0001 = BUFF(Forest_input_96)
\u1_u2_adr_cw_reg_4__P0001 = BUFF(Forest_input_74)
\u0_DataOut_reg_2__P0001 = BUFF(Forest_input_72)
\u4_u1_dma_out_cnt_reg_0__P0001 = BUFF(Forest_input_72)
\u4_u2_buf0_orig_reg_15__P0001 = BUFF(Forest_input_72)
\u1_u0_d0_reg_6__P0001 = BUFF(Forest_input_72)
u1_u2_mack_r_reg_P0001 = BUFF(Forest_input_86)
\u4_u2_buf0_orig_reg_10__P0001 = BUFF(Forest_input_72)
\u1_frame_no_r_reg_6__P0001 = BUFF(Forest_input_72)
\u1_u3_idin_reg_8__P0001 = BUFF(Forest_input_72)
\u4_u0_buf0_orig_m3_reg_1__P0001 = BUFF(Forest_input_73)
u1_u2_mwe_reg_P0001 = BUFF(Forest_input_72)
\u4_u3_dma_out_left_reg_3__P0001 = BUFF(Forest_input_74)
\u4_u1_buf0_reg_23__P0001 = BUFF(Forest_input_74)
\u4_buf0_reg_20__P0001 = BUFF(Forest_input_80)
u0_u0_ls_j_r_reg_P0001 = BUFF(Forest_input_74)
\u1_u2_rd_buf1_reg_11__P0001 = BUFF(Forest_input_97)
\u1_u0_token1_reg_0__P0001 = BUFF(Forest_input_83)
\u1_u3_idin_reg_30__P0001 = BUFF(Forest_input_73)
\u4_u2_buf0_reg_26__P0001 = BUFF(Forest_input_74)
\u1_u3_token_pid_sel_reg_1__P0001 = BUFF(Forest_input_74)
\u4_u2_buf0_orig_reg_5__P0001 = BUFF(Forest_input_73)
\u4_dout_reg_11__P0001 = BUFF(Forest_input_73)
\u4_u0_csr0_reg_12__P0001 = BUFF(Forest_input_74)
\u4_u2_csr1_reg_8__P0001 = BUFF(Forest_input_76)
\u4_u2_dma_out_cnt_reg_5__P0001 = BUFF(Forest_input_74)
\u4_u3_dma_in_cnt_reg_3__P0001 = BUFF(Forest_input_73)
\u4_u2_buf0_orig_m3_reg_0__P0001 = BUFF(Forest_input_73)
u0_u0_T1_gt_2_5_uS_reg_P0001 = BUFF(Forest_input_75)
\u4_csr_reg_30__P0001 = BUFF(Forest_input_82)
\u5_wb_data_o_reg_22__P0001 = BUFF(Forest_input_73)
\u4_buf0_reg_22__P0001 = BUFF(Forest_input_84)
\u5_wb_data_o_reg_27__P0001 = BUFF(Forest_input_73)
u4_u2_set_r_reg_P0001 = BUFF(Forest_input_73)
\u4_buf1_reg_8__P0001 = BUFF(Forest_input_74)
\u1_u2_sizd_c_reg_3__P0001 = BUFF(Forest_input_73)
\u4_u3_buf1_reg_4__P0001 = BUFF(Forest_input_74)
\u4_u0_ienb_reg_4__P0001 = BUFF(Forest_input_73)
\u5_wb_data_o_reg_4__P0001 = BUFF(Forest_input_73)
\u4_int_srcb_reg_3__P0001 = BUFF(Forest_input_73)
\u4_u0_uc_dpd_reg_0__P0001 = BUFF(Forest_input_74)
\u0_u0_idle_cnt1_next_reg_5__P0001 = BUFF(Forest_input_76)
\u4_u1_int_stat_reg_1__P0001 = BUFF(Forest_input_73)
\u4_u1_buf1_reg_24__P0001 = BUFF(Forest_input_74)
\u4_u1_buf0_orig_reg_0__P0001 = BUFF(Forest_input_73)
u1_u3_nse_err_reg_P0001 = BUFF(Forest_input_73)
\u4_u2_buf1_reg_1__P0001 = BUFF(Forest_input_74)
\u4_u0_buf0_reg_12__P0001 = BUFF(Forest_input_76)
\u1_frame_no_r_reg_2__P0001 = BUFF(Forest_input_74)
\u5_wb_data_o_reg_28__P0001 = BUFF(Forest_input_73)
\u1_u0_d2_reg_0__P0001 = BUFF(Forest_input_74)
\u1_u2_dtmp_r_reg_22__P0001 = BUFF(Forest_input_74)
\u4_u2_dma_out_cnt_reg_10__P0001 = BUFF(Forest_input_75)
\u4_u2_ienb_reg_3__P0001 = BUFF(Forest_input_74)
\u4_intb_msk_reg_3__P0001 = BUFF(Forest_input_76)
u1_u0_token_valid_r1_reg_P0001 = BUFF(Forest_input_74)
\u4_u2_buf1_reg_29__P0001 = BUFF(Forest_input_74)
\u4_u0_dma_out_cnt_reg_5__P0001 = BUFF(Forest_input_75)
\u4_u1_buf1_reg_22__P0001 = BUFF(Forest_input_76)
\u1_u2_dout_r_reg_10__P0001 = BUFF(Forest_input_75)
\u4_u2_csr0_reg_4__P0001 = BUFF(Forest_input_76)
\u1_u3_tx_data_to_cnt_reg_1__P0001 = BUFF(Forest_input_75)
\u4_u0_buf0_reg_5__P0001 = BUFF(Forest_input_76)
\u1_u2_dout_r_reg_31__P0001 = BUFF(Forest_input_75)
\u4_buf1_reg_2__P0001 = BUFF(Forest_input_76)
u4_u0_int_re_reg_P0001 = BUFF(Forest_input_75)
\u1_u3_new_size_reg_10__P0001 = BUFF(Forest_input_75)
\u4_u2_csr0_reg_0__P0001 = BUFF(Forest_input_77)
\u0_rx_data_reg_7__P0001 = BUFF(Forest_input_75)
\u4_utmi_vend_ctrl_r_reg_3__P0001 = BUFF(Forest_input_75)
\u1_u0_state_reg_3__P0001 = BUFF(Forest_input_84)
\u1_sof_time_reg_5__P0001 = BUFF(Forest_input_75)
\u4_u2_ienb_reg_5__P0001 = BUFF(Forest_input_75)
\u5_wb_data_o_reg_11__P0001 = BUFF(Forest_input_75)
\u4_u3_dma_out_cnt_reg_1__P0001 = BUFF(Forest_input_75)
\u1_u3_idin_reg_17__P0001 = BUFF(Forest_input_75)
\u0_DataOut_reg_5__P0001 = BUFF(Forest_input_75)
\u4_u1_csr1_reg_3__P0001 = BUFF(Forest_input_81)
\u1_u2_dtmp_r_reg_2__P0001 = BUFF(Forest_input_75)
\u4_u2_buf0_orig_m3_reg_5__P0001 = BUFF(Forest_input_75)
\u4_u3_buf0_reg_27__P0001 = BUFF(Forest_input_76)
\u4_u0_dma_in_cnt_reg_9__P0001 = BUFF(Forest_input_76)
\u1_u3_state_reg_6__P0001 = BUFF(Forest_input_85)
\u4_u1_buf0_reg_13__P0001 = BUFF(Forest_input_76)
\u4_u0_iena_reg_5__P0001 = BUFF(Forest_input_75)
\u4_u1_dma_out_cnt_reg_4__P0001 = BUFF(Forest_input_75)
\u4_csr_reg_27__P0001 = BUFF(Forest_input_87)
\u4_u1_buf0_reg_31__P0001 = BUFF(Forest_input_76)
\u4_u2_dma_out_left_reg_0__P0001 = BUFF(Forest_input_77)
\u1_u3_new_sizeb_reg_11__P0001 = BUFF(Forest_input_76)
\u4_u1_ienb_reg_1__P0001 = BUFF(Forest_input_76)
\u1_u2_sizu_c_reg_9__P0001 = BUFF(Forest_input_77)
\u4_u1_buf1_reg_7__P0001 = BUFF(Forest_input_76)
\u1_u2_rd_buf1_reg_16__P0001 = BUFF(Forest_input_98)
\u4_u1_csr1_reg_10__P0001 = BUFF(Forest_input_76)
\u4_u2_buf1_reg_6__P0001 = BUFF(Forest_input_76)
\u4_u2_int_stat_reg_2__P0001 = BUFF(Forest_input_76)
u0_u0_ps_cnt_clr_reg_P0001 = BUFF(Forest_input_77)
\u4_u1_buf1_reg_29__P0001 = BUFF(Forest_input_76)
u0_u0_me_cnt_100_ms_reg_P0001 = BUFF(Forest_input_76)
\u1_u2_state_reg_2__P0001 = BUFF(Forest_input_78)
\u1_u2_rx_data_st_r_reg_6__P0001 = BUFF(Forest_input_78)
\u4_buf1_reg_9__P0001 = BUFF(Forest_input_77)
\u0_rx_data_reg_3__P0001 = BUFF(Forest_input_78)
\u1_u3_new_size_reg_3__P0001 = BUFF(Forest_input_77)
\u1_u3_idin_reg_0__P0001 = BUFF(Forest_input_77)
\u4_u3_dma_out_cnt_reg_7__P0001 = BUFF(Forest_input_77)
\u1_u3_rx_ack_to_cnt_reg_6__P0001 = BUFF(Forest_input_77)
\u4_u3_buf1_reg_13__P0001 = BUFF(Forest_input_77)
\u1_u2_adr_cw_reg_6__P0001 = BUFF(Forest_input_77)
\u4_u1_dma_in_cnt_reg_8__P0001 = BUFF(Forest_input_77)
\u4_csr_reg_15__P0001 = BUFF(Forest_input_88)
\u4_dout_reg_10__P0001 = BUFF(Forest_input_77)
\u4_u0_buf1_reg_10__P0001 = BUFF(Forest_input_77)
\u1_u3_size_next_r_reg_2__P0001 = BUFF(Forest_input_78)
\u1_u2_dtmp_r_reg_0__P0001 = BUFF(Forest_input_78)
u1_u3_buf0_st_max_reg_P0001 = BUFF(Forest_input_77)
u4_u3_r4_reg_P0001 = BUFF(Forest_input_78)
\u1_u2_rd_buf1_reg_10__P0001 = BUFF(Forest_input_99)
u4_u0_dma_out_buf_avail_reg_P0001 = BUFF(Forest_input_77)
\u4_u3_buf1_reg_0__P0001 = BUFF(Forest_input_78)
\u1_u2_dtmp_r_reg_19__P0001 = BUFF(Forest_input_78)
u1_u2_word_done_r_reg_P0001 = BUFF(Forest_input_79)
\u4_u0_buf0_orig_m3_reg_4__P0001 = BUFF(Forest_input_77)
\u4_u0_iena_reg_0__P0001 = BUFF(Forest_input_77)
\u4_intb_msk_reg_5__P0001 = BUFF(Forest_input_77)
u1_u3_match_r_reg_P0001 = BUFF(Forest_input_89)
u4_u2_dma_in_buf_sz1_reg_P0001 = BUFF(Forest_input_77)
\u4_intb_msk_reg_2__P0001 = BUFF(Forest_input_78)
\u0_rx_data_reg_0__P0001 = BUFF(Forest_input_79)
u4_u3_dma_req_out_hold_reg_P0001 = BUFF(Forest_input_77)
\u4_dout_reg_0__P0001 = BUFF(Forest_input_78)
\u1_u2_rx_data_st_r_reg_1__P0001 = BUFF(Forest_input_78)
\u4_buf1_reg_23__P0001 = BUFF(Forest_input_90)
\u1_hms_cnt_reg_0__P0001 = BUFF(Forest_input_78)
\u1_u2_rd_buf0_reg_26__P0001 = BUFF(Forest_input_100)
\u4_u0_int_stat_reg_1__P0001 = BUFF(Forest_input_78)
\u1_u2_rx_data_st_r_reg_3__P0001 = BUFF(Forest_input_79)
\u4_u1_uc_bsel_reg_0__P0001 = BUFF(Forest_input_78)
\u4_u3_iena_reg_4__P0001 = BUFF(Forest_input_78)
u0_u0_T2_gt_1_0_mS_reg_P0001 = BUFF(Forest_input_78)
\u4_u2_int_stat_reg_3__P0001 = BUFF(Forest_input_78)
\u4_u1_csr1_reg_5__P0001 = BUFF(Forest_input_85)
u4_attach_r1_reg_P0001 = BUFF(Forest_input_78)
\u4_buf0_reg_26__P0001 = BUFF(Forest_input_91)
\u4_u1_csr0_reg_1__P0001 = BUFF(Forest_input_79)
\u4_u1_buf1_reg_0__P0001 = BUFF(Forest_input_79)
\u4_u1_buf0_reg_12__P0001 = BUFF(Forest_input_78)
\u4_u0_dma_out_left_reg_9__P0001 = BUFF(Forest_input_78)
u4_u2_inta_reg_P0001 = BUFF(Forest_input_79)
\u4_u1_buf0_reg_1__P0001 = BUFF(Forest_input_80)
\u4_buf0_reg_8__P0001 = BUFF(Forest_input_80)
\u4_dout_reg_3__P0001 = BUFF(Forest_input_79)
\u4_buf0_reg_30__P0001 = BUFF(Forest_input_92)
\u1_u2_rd_buf1_reg_24__P0001 = BUFF(Forest_input_101)
u1_u3_in_token_reg_P0001 = BUFF(Forest_input_83)
\u4_u0_buf0_orig_reg_16__P0001 = BUFF(Forest_input_79)
\u4_u0_buf0_orig_reg_30__P0001 = BUFF(Forest_input_79)
u1_u3_to_small_reg_P0001 = BUFF(Forest_input_86)
\u4_inta_msk_reg_2__P0001 = BUFF(Forest_input_80)
\u1_u3_size_next_r_reg_9__P0001 = BUFF(Forest_input_80)
\u4_intb_msk_reg_0__P0001 = BUFF(Forest_input_79)
\u4_u2_buf0_orig_reg_29__P0001 = BUFF(Forest_input_79)
u0_u0_mode_hs_reg_P0001 = BUFF(Forest_input_94)
u4_u3_r1_reg_P0001 = BUFF(Forest_input_79)
\u4_u0_dma_in_cnt_reg_2__P0001 = BUFF(Forest_input_80)
\u4_u1_buf0_orig_m3_reg_4__P0001 = BUFF(Forest_input_79)
\u4_intb_msk_reg_4__P0001 = BUFF(Forest_input_80)
\u4_u0_buf0_reg_31__P0001 = BUFF(Forest_input_79)
\u4_u1_csr1_reg_6__P0001 = BUFF(Forest_input_86)
\u4_buf0_reg_25__P0001 = BUFF(Forest_input_95)
\u4_u0_buf0_orig_reg_12__P0001 = BUFF(Forest_input_79)
\u1_u0_crc16_sum_reg_10__P0001 = BUFF(Forest_input_90)
\u4_u1_buf1_reg_18__P0001 = BUFF(Forest_input_79)
u1_u3_buffer_full_reg_P0001 = BUFF(Forest_input_79)
u1_u3_no_bufs0_reg_P0001 = BUFF(Forest_input_79)
\u1_u0_d2_reg_3__P0001 = BUFF(Forest_input_79)
\u1_u3_idin_reg_31__P0001 = BUFF(Forest_input_80)
\u4_u0_buf0_orig_reg_2__P0001 = BUFF(Forest_input_79)
u1_clr_sof_time_reg_P0001 = BUFF(Forest_input_80)
\u4_u0_csr0_reg_8__P0001 = BUFF(Forest_input_82)
\u4_inta_msk_reg_3__P0001 = BUFF(Forest_input_81)
\u4_u2_dma_in_cnt_reg_8__P0001 = BUFF(Forest_input_80)
\u4_u3_buf0_orig_reg_0__P0001 = BUFF(Forest_input_80)
\u4_u2_buf1_reg_31__P0001 = BUFF(Forest_input_82)
u1_u2_rx_dma_en_r_reg_P0001 = BUFF(Forest_input_80)
u4_u0_r5_reg_P0001 = BUFF(Forest_input_81)
\u4_u0_csr1_reg_1__P0001 = BUFF(Forest_input_80)
\u4_u1_buf0_orig_m3_reg_3__P0001 = BUFF(Forest_input_80)
u1_u1_send_data_r2_reg_P0001 = BUFF(Forest_input_102)
\u4_u3_buf1_reg_18__P0001 = BUFF(Forest_input_80)
u1_u3_pid_OUT_r_reg_P0001 = BUFF(Forest_input_80)
\u4_u0_buf0_orig_reg_20__P0001 = BUFF(Forest_input_82)
\u4_u1_dma_out_cnt_reg_11__P0001 = BUFF(Forest_input_80)
\u4_u3_dma_in_cnt_reg_0__P0001 = BUFF(Forest_input_80)
\u4_u3_dma_out_left_reg_6__P0001 = BUFF(Forest_input_80)
\u4_u1_buf1_reg_25__P0001 = BUFF(Forest_input_80)
\u1_u2_sizd_c_reg_1__P0001 = BUFF(Forest_input_96)
\u1_u2_sizd_c_reg_10__P0001 = BUFF(Forest_input_97)
\u4_u1_buf0_orig_reg_8__P0001 = BUFF(Forest_input_80)
\u1_u2_rd_buf1_reg_29__P0001 = BUFF(Forest_input_103)
\u0_u0_me_ps_reg_1__P0001 = BUFF(Forest_input_81)
\u1_u2_dout_r_reg_6__P0001 = BUFF(Forest_input_81)
\u4_u1_dma_out_cnt_reg_2__P0001 = BUFF(Forest_input_81)
\u4_u0_buf0_orig_reg_9__P0001 = BUFF(Forest_input_81)
u4_u1_r2_reg_P0001 = BUFF(Forest_input_82)
\u4_dout_reg_16__P0001 = BUFF(Forest_input_81)
\u4_u3_buf1_reg_26__P0001 = BUFF(Forest_input_82)
\u0_u0_idle_cnt1_next_reg_7__P0001 = BUFF(Forest_input_81)
\u4_u3_csr0_reg_2__P0001 = BUFF(Forest_input_82)
\u1_u3_adr_r_reg_8__P0001 = BUFF(Forest_input_81)
\u0_rx_data_reg_2__P0001 = BUFF(Forest_input_81)
\u4_inta_msk_reg_1__P0001 = BUFF(Forest_input_82)
\u1_u2_dtmp_r_reg_6__P0001 = BUFF(Forest_input_82)
\u1_u0_token1_reg_7__P0001 = BUFF(Forest_input_91)
\u4_u0_dma_out_cnt_reg_10__P0001 = BUFF(Forest_input_83)
\u1_u3_idin_reg_16__P0001 = BUFF(Forest_input_81)
u1_frame_no_we_r_reg_P0001 = BUFF(Forest_input_81)
\u4_u3_buf0_orig_m3_reg_11__P0001 = BUFF(Forest_input_81)
\u1_hms_cnt_reg_4__P0001 = BUFF(Forest_input_82)
\u4_u1_ienb_reg_0__P0001 = BUFF(Forest_input_81)
\u4_csr_reg_24__P0001 = BUFF(Forest_input_88)
\u4_u3_dma_out_left_reg_4__P0001 = BUFF(Forest_input_81)
\u1_u2_state_reg_6__P0001 = BUFF(Forest_input_82)
\u1_u3_tx_data_to_cnt_reg_6__P0001 = BUFF(Forest_input_81)
\u4_u3_buf0_orig_m3_reg_4__P0001 = BUFF(Forest_input_82)
\u1_u3_adr_r_reg_0__P0001 = BUFF(Forest_input_84)
\u4_utmi_vend_ctrl_reg_3__P0001 = BUFF(Forest_input_81)
\u4_u2_buf0_reg_30__P0001 = BUFF(Forest_input_82)
u0_u0_TermSel_reg_P0001 = BUFF(Forest_input_81)
\u4_buf1_reg_18__P0001 = BUFF(Forest_input_98)
\u4_int_srca_reg_0__P0001 = BUFF(Forest_input_81)
\u4_u0_buf1_reg_31__P0001 = BUFF(Forest_input_84)
\u4_int_srcb_reg_4__P0001 = BUFF(Forest_input_83)
\u4_utmi_vend_stat_r_reg_3__P0001 = BUFF(Forest_input_82)
\u1_u0_crc16_sum_reg_12__P0001 = BUFF(Forest_input_92)
\u4_u1_buf0_orig_reg_16__P0001 = BUFF(Forest_input_82)
\u4_u3_buf0_reg_4__P0001 = BUFF(Forest_input_82)
\u5_wb_data_o_reg_1__P0001 = BUFF(Forest_input_81)
\u4_u0_csr0_reg_2__P0001 = BUFF(Forest_input_84)
u1_u3_pid_IN_r_reg_P0001 = BUFF(Forest_input_82)
\u1_u3_adr_r_reg_9__P0001 = BUFF(Forest_input_82)
u4_u3_dma_in_buf_sz1_reg_P0001 = BUFF(Forest_input_82)
\u4_u3_buf0_reg_23__P0001 = BUFF(Forest_input_82)
\u1_u2_rd_buf0_reg_14__P0001 = BUFF(Forest_input_104)
\u1_sof_time_reg_3__P0001 = BUFF(Forest_input_83)
\u4_u1_dma_out_cnt_reg_3__P0001 = BUFF(Forest_input_83)
\u1_u0_crc16_sum_reg_1__P0001 = BUFF(Forest_input_93)
\u1_u2_dout_r_reg_12__P0001 = BUFF(Forest_input_83)
\u1_u0_token1_reg_2__P0001 = BUFF(Forest_input_96)
\u4_u2_dma_in_cnt_reg_9__P0001 = BUFF(Forest_input_82)
\u1_u3_next_dpid_reg_0__P0001 = BUFF(Forest_input_85)
\u1_u3_rx_ack_to_cnt_reg_2__P0001 = BUFF(Forest_input_83)
\u4_u3_csr0_reg_11__P0001 = BUFF(Forest_input_84)
\u4_u2_buf1_reg_9__P0001 = BUFF(Forest_input_84)
\u4_u0_int_stat_reg_2__P0001 = BUFF(Forest_input_83)
\u1_u2_dout_r_reg_17__P0001 = BUFF(Forest_input_83)
\u4_u3_dma_out_left_reg_10__P0001 = BUFF(Forest_input_83)
\u4_u0_buf0_orig_reg_15__P0001 = BUFF(Forest_input_83)
\u4_u3_buf0_reg_3__P0001 = BUFF(Forest_input_84)
\u4_u3_csr1_reg_6__P0001 = BUFF(Forest_input_89)
\u1_u2_dout_r_reg_28__P0001 = BUFF(Forest_input_83)
\u4_u3_buf1_reg_28__P0001 = BUFF(Forest_input_84)
TEST_wb_data_o_22_ = BUFF(Forest_input_83)
TEST_wb_data_o_15_ = BUFF(Forest_input_83)
TEST_sram_data_o_14_ = BUFF(Forest_input_83)
TEST_wb_data_o_2_ = BUFF(Forest_input_83)
TEST_wb_data_o_24_ = BUFF(Forest_input_83)
TEST_wb_data_o_17_ = BUFF(Forest_input_83)
TEST_wb_data_o_4_ = BUFF(Forest_input_83)
TEST_sram_adr_o_12_ = BUFF(Forest_input_83)
TEST_DataOut_pad_o_6_ = BUFF(Forest_input_83)
TEST_wb_data_o_23_ = BUFF(Forest_input_84)
TEST_wb_data_o_9_ = BUFF(Forest_input_84)
TEST_sram_data_o_3_ = BUFF(Forest_input_84)
TEST_sram_adr_o_2_ = BUFF(Forest_input_84)
TEST_dma_req_o_0_ = BUFF(Forest_input_84)
TEST_sram_data_o_16_ = BUFF(Forest_input_84)
TEST_VControl_pad_o_2_ = BUFF(Forest_input_84)
TEST_sram_data_o_13_ = BUFF(Forest_input_84)
TEST_sram_adr_o_1_ = BUFF(Forest_input_84)
TEST_sram_data_o_9_ = BUFF(Forest_input_84)
TEST_wb_data_o_25_ = BUFF(Forest_input_84)
TEST_wb_data_o_20_ = BUFF(Forest_input_84)
TEST_sram_data_o_10_ = BUFF(Forest_input_84)
TEST_TxValid_pad_o = BUFF(Forest_input_85)
TEST_wb_data_o_18_ = BUFF(Forest_input_85)
TEST_sram_adr_o_3_ = BUFF(Forest_input_85)
TEST_wb_data_o_31_ = BUFF(Forest_input_85)
TEST_sram_data_o_24_ = BUFF(Forest_input_85)
TEST_sram_data_o_7_ = BUFF(Forest_input_85)
TEST_DataOut_pad_o_3_ = BUFF(Forest_input_85)
TEST_dma_req_o_2_ = BUFF(Forest_input_85)
TEST_sram_data_o_31_ = BUFF(Forest_input_85)
TEST_DataOut_pad_o_2_ = BUFF(Forest_input_85)
TEST_sram_adr_o_5_ = BUFF(Forest_input_85)
TEST_inta_o = BUFF(Forest_input_85)
TEST_wb_data_o_21_ = BUFF(Forest_input_85)
TEST_DataOut_pad_o_7_ = BUFF(Forest_input_85)
TEST_wb_data_o_28_ = BUFF(Forest_input_85)
TEST_wb_data_o_5_ = BUFF(Forest_input_85)
TEST_susp_o = BUFF(Forest_input_85)
TEST_wb_data_o_16_ = BUFF(Forest_input_85)
TEST_sram_data_o_1_ = BUFF(Forest_input_85)
TEST_sram_data_o_0_ = BUFF(Forest_input_86)
TEST_wb_data_o_1_ = BUFF(Forest_input_86)
TEST_VControl_pad_o_1_ = BUFF(Forest_input_86)
TEST_DataOut_pad_o_5_ = BUFF(Forest_input_86)
TEST_sram_data_o_28_ = BUFF(Forest_input_86)
TEST_sram_adr_o_8_ = BUFF(Forest_input_86)
TEST_sram_data_o_21_ = BUFF(Forest_input_86)
TEST_wb_ack_o = BUFF(Forest_input_86)
TEST_sram_data_o_30_ = BUFF(Forest_input_86)
TEST_wb_data_o_30_ = BUFF(Forest_input_86)
TEST_sram_data_o_27_ = BUFF(Forest_input_86)
TEST_wb_data_o_11_ = BUFF(Forest_input_86)
TEST_wb_data_o_8_ = BUFF(Forest_input_86)
TEST_sram_adr_o_13_ = BUFF(Forest_input_86)
TEST_DataOut_pad_o_4_ = BUFF(Forest_input_86)
TEST_sram_adr_o_4_ = BUFF(Forest_input_86)
TEST_VControl_Load_pad_o = BUFF(Forest_input_86)
TEST_sram_data_o_11_ = BUFF(Forest_input_86)
TEST_sram_data_o_29_ = BUFF(Forest_input_86)
TEST_sram_adr_o_0_ = BUFF(Forest_input_87)
TEST_TermSel_pad_o = BUFF(Forest_input_87)
TEST_sram_data_o_2_ = BUFF(Forest_input_87)
TEST_sram_data_o_8_ = BUFF(Forest_input_87)
TEST_sram_data_o_6_ = BUFF(Forest_input_87)
TEST_sram_data_o_22_ = BUFF(Forest_input_87)
TEST_OpMode_pad_o_0_ = BUFF(Forest_input_87)
TEST_wb_data_o_10_ = BUFF(Forest_input_87)
TEST_wb_data_o_19_ = BUFF(Forest_input_87)
TEST_sram_we_o = BUFF(Forest_input_87)
TEST_intb_o = BUFF(Forest_input_87)
TEST_sram_adr_o_14_ = BUFF(Forest_input_87)
TEST_sram_adr_o_11_ = BUFF(Forest_input_87)
TEST_wb_data_o_6_ = BUFF(Forest_input_87)
TEST_wb_data_o_3_ = BUFF(Forest_input_87)
TEST_wb_data_o_7_ = BUFF(Forest_input_87)
TEST_dma_req_o_3_ = BUFF(Forest_input_87)
TEST_phy_rst_pad_o = BUFF(Forest_input_87)
TEST_XcvSelect_pad_o = BUFF(Forest_input_87)
TEST_wb_data_o_12_ = BUFF(Forest_input_87)
TEST_sram_adr_o_10_ = BUFF(Forest_input_87)
TEST_SuspendM_pad_o = BUFF(Forest_input_88)
TEST_sram_adr_o_6_ = BUFF(Forest_input_88)
TEST_wb_data_o_29_ = BUFF(Forest_input_88)
TEST_DataOut_pad_o_1_ = BUFF(Forest_input_88)
TEST_sram_data_o_19_ = BUFF(Forest_input_88)
TEST_sram_data_o_5_ = BUFF(Forest_input_88)
TEST_DataOut_pad_o_0_ = BUFF(Forest_input_88)
TEST_sram_data_o_23_ = BUFF(Forest_input_88)
TEST_wb_data_o_26_ = BUFF(Forest_input_88)
TEST_wb_data_o_27_ = BUFF(Forest_input_88)
TEST_dma_req_o_1_ = BUFF(Forest_input_88)
TEST_sram_adr_o_7_ = BUFF(Forest_input_88)
TEST_wb_data_o_0_ = BUFF(Forest_input_88)
TEST_sram_data_o_26_ = BUFF(Forest_input_88)
TEST_sram_data_o_12_ = BUFF(Forest_input_88)
TEST_VControl_pad_o_0_ = BUFF(Forest_input_88)
TEST_sram_data_o_15_ = BUFF(Forest_input_88)
TEST_sram_data_o_20_ = BUFF(Forest_input_88)
TEST_sram_adr_o_9_ = BUFF(Forest_input_88)
TEST_sram_data_o_18_ = BUFF(Forest_input_88)
TEST_sram_data_o_17_ = BUFF(Forest_input_89)
TEST_VControl_pad_o_3_ = BUFF(Forest_input_89)
TEST_OpMode_pad_o_1_ = BUFF(Forest_input_89)
TEST_wb_data_o_14_ = BUFF(Forest_input_89)
TEST_sram_data_o_4_ = BUFF(Forest_input_89)
TEST_sram_data_o_25_ = BUFF(Forest_input_89)
TEST_wb_data_o_13_ = BUFF(Forest_input_89)
OUTPUT(TEST_DataOut_pad_o_0_)
OUTPUT(TEST_DataOut_pad_o_1_)
OUTPUT(TEST_DataOut_pad_o_2_)
OUTPUT(TEST_DataOut_pad_o_3_)
OUTPUT(TEST_DataOut_pad_o_4_)
OUTPUT(TEST_DataOut_pad_o_5_)
OUTPUT(TEST_DataOut_pad_o_6_)
OUTPUT(TEST_DataOut_pad_o_7_)
OUTPUT(TEST_OpMode_pad_o_0_)
OUTPUT(TEST_OpMode_pad_o_1_)
OUTPUT(TEST_SuspendM_pad_o)
OUTPUT(TEST_TermSel_pad_o)
OUTPUT(TEST_TxValid_pad_o)
OUTPUT(TEST_VControl_Load_pad_o)
OUTPUT(TEST_VControl_pad_o_0_)
OUTPUT(TEST_VControl_pad_o_1_)
OUTPUT(TEST_VControl_pad_o_2_)
OUTPUT(TEST_VControl_pad_o_3_)
OUTPUT(TEST_XcvSelect_pad_o)
OUTPUT(TEST_dma_req_o_0_)
OUTPUT(TEST_dma_req_o_1_)
OUTPUT(TEST_dma_req_o_2_)
OUTPUT(TEST_dma_req_o_3_)
OUTPUT(TEST_inta_o)
OUTPUT(TEST_intb_o)
OUTPUT(TEST_phy_rst_pad_o)
OUTPUT(TEST_sram_adr_o_0_)
OUTPUT(TEST_sram_adr_o_10_)
OUTPUT(TEST_sram_adr_o_11_)
OUTPUT(TEST_sram_adr_o_12_)
OUTPUT(TEST_sram_adr_o_13_)
OUTPUT(TEST_sram_adr_o_14_)
OUTPUT(TEST_sram_adr_o_1_)
OUTPUT(TEST_sram_adr_o_2_)
OUTPUT(TEST_sram_adr_o_3_)
OUTPUT(TEST_sram_adr_o_4_)
OUTPUT(TEST_sram_adr_o_5_)
OUTPUT(TEST_sram_adr_o_6_)
OUTPUT(TEST_sram_adr_o_7_)
OUTPUT(TEST_sram_adr_o_8_)
OUTPUT(TEST_sram_adr_o_9_)
OUTPUT(TEST_sram_data_o_0_)
OUTPUT(TEST_sram_data_o_10_)
OUTPUT(TEST_sram_data_o_11_)
OUTPUT(TEST_sram_data_o_12_)
OUTPUT(TEST_sram_data_o_13_)
OUTPUT(TEST_sram_data_o_14_)
OUTPUT(TEST_sram_data_o_15_)
OUTPUT(TEST_sram_data_o_16_)
OUTPUT(TEST_sram_data_o_17_)
OUTPUT(TEST_sram_data_o_18_)
OUTPUT(TEST_sram_data_o_19_)
OUTPUT(TEST_sram_data_o_1_)
OUTPUT(TEST_sram_data_o_20_)
OUTPUT(TEST_sram_data_o_21_)
OUTPUT(TEST_sram_data_o_22_)
OUTPUT(TEST_sram_data_o_23_)
OUTPUT(TEST_sram_data_o_24_)
OUTPUT(TEST_sram_data_o_25_)
OUTPUT(TEST_sram_data_o_26_)
OUTPUT(TEST_sram_data_o_27_)
OUTPUT(TEST_sram_data_o_28_)
OUTPUT(TEST_sram_data_o_29_)
OUTPUT(TEST_sram_data_o_2_)
OUTPUT(TEST_sram_data_o_30_)
OUTPUT(TEST_sram_data_o_31_)
OUTPUT(TEST_sram_data_o_3_)
OUTPUT(TEST_sram_data_o_4_)
OUTPUT(TEST_sram_data_o_5_)
OUTPUT(TEST_sram_data_o_6_)
OUTPUT(TEST_sram_data_o_7_)
OUTPUT(TEST_sram_data_o_8_)
OUTPUT(TEST_sram_data_o_9_)
OUTPUT(TEST_sram_we_o)
OUTPUT(TEST_susp_o)
OUTPUT(TEST_wb_ack_o)
OUTPUT(TEST_wb_data_o_0_)
OUTPUT(TEST_wb_data_o_10_)
OUTPUT(TEST_wb_data_o_11_)
OUTPUT(TEST_wb_data_o_12_)
OUTPUT(TEST_wb_data_o_13_)
OUTPUT(TEST_wb_data_o_14_)
OUTPUT(TEST_wb_data_o_15_)
OUTPUT(TEST_wb_data_o_16_)
OUTPUT(TEST_wb_data_o_17_)
OUTPUT(TEST_wb_data_o_18_)
OUTPUT(TEST_wb_data_o_19_)
OUTPUT(TEST_wb_data_o_1_)
OUTPUT(TEST_wb_data_o_20_)
OUTPUT(TEST_wb_data_o_21_)
OUTPUT(TEST_wb_data_o_22_)
OUTPUT(TEST_wb_data_o_23_)
OUTPUT(TEST_wb_data_o_24_)
OUTPUT(TEST_wb_data_o_25_)
OUTPUT(TEST_wb_data_o_26_)
OUTPUT(TEST_wb_data_o_27_)
OUTPUT(TEST_wb_data_o_28_)
OUTPUT(TEST_wb_data_o_29_)
OUTPUT(TEST_wb_data_o_2_)
OUTPUT(TEST_wb_data_o_30_)
OUTPUT(TEST_wb_data_o_31_)
OUTPUT(TEST_wb_data_o_3_)
OUTPUT(TEST_wb_data_o_4_)
OUTPUT(TEST_wb_data_o_5_)
OUTPUT(TEST_wb_data_o_6_)
OUTPUT(TEST_wb_data_o_7_)
OUTPUT(TEST_wb_data_o_8_)
OUTPUT(TEST_wb_data_o_9_)
OUTPUT(scan_data_out)
OUTPUT(scan_data_in)
OUTPUT(scan_enable)
OUTPUT(clk)
OUTPUT(clk_i)
OUTPUT(phy_clk_pad_i)
OUTPUT(\u4_int_srcb_reg_8__QN)
OUTPUT(\u0_u0_state_reg_11__QN)
OUTPUT(\u4_buf0_reg_26__QN)
OUTPUT(\u4_u1_buf0_orig_reg_24__QN)
OUTPUT(\u4_buf1_reg_23__QN)
OUTPUT(\u4_u1_dma_out_cnt_reg_0__QN)
OUTPUT(\u1_u2_rd_buf0_reg_23__QN)
OUTPUT(\VStatus_r_reg_2__QN)
OUTPUT(\u1_u3_adr_r_reg_3__QN)
OUTPUT(u1_u1_zero_length_r_reg_QN)
OUTPUT(\u4_utmi_vend_stat_r_reg_0__QN)
OUTPUT(\u4_u3_csr0_reg_10__QN)
OUTPUT(\u1_mfm_cnt_reg_0__QN)
OUTPUT(\u1_u2_dtmp_r_reg_25__QN)
OUTPUT(\u1_frame_no_r_reg_3__QN)
OUTPUT(\u4_u0_csr0_reg_3__QN)
OUTPUT(\u4_u3_csr1_reg_3__QN)
OUTPUT(\u4_u2_buf0_orig_reg_24__QN)
OUTPUT(\u4_u2_int_stat_reg_3__QN)
OUTPUT(u4_u0_set_r_reg_QN)
OUTPUT(\u1_u2_rd_buf0_reg_2__QN)
OUTPUT(\u4_u0_csr1_reg_11__QN)
OUTPUT(\u4_u2_int_stat_reg_0__QN)
OUTPUT(\u1_hms_cnt_reg_4__QN)
OUTPUT(\u4_u1_csr1_reg_3__QN)
OUTPUT(\u4_u2_dma_in_cnt_reg_0__QN)
OUTPUT(\u4_u2_csr1_reg_2__QN)
OUTPUT(u1_u3_rx_ack_to_clr_reg_QN)
OUTPUT(\u1_u2_sizu_c_reg_4__QN)
OUTPUT(\u1_u2_rd_buf0_reg_7__QN)
OUTPUT(\u0_u0_idle_cnt1_next_reg_7__QN)
OUTPUT(\u0_u0_state_reg_3__QN)
OUTPUT(\u1_u0_token0_reg_2__QN)
OUTPUT(\u4_u3_csr0_reg_9__QN)
OUTPUT(\u4_u2_csr0_reg_9__QN)
OUTPUT(\u4_dout_reg_17__QN)
OUTPUT(\u1_u2_rd_buf1_reg_26__QN)
OUTPUT(\u1_u2_dout_r_reg_30__QN)
OUTPUT(\u1_u3_state_reg_3__QN)
OUTPUT(u4_u0_dma_req_in_hold_reg_QN)
OUTPUT(\u4_u0_dma_out_cnt_reg_10__QN)
OUTPUT(u4_u3_dma_ack_wr1_reg_QN)
OUTPUT(\u1_u1_crc16_reg_10__QN)
OUTPUT(\u4_u1_int_stat_reg_6__QN)
OUTPUT(\u5_wb_data_o_reg_16__QN)
OUTPUT(\u1_u2_rd_buf0_reg_4__QN)
OUTPUT(\u4_dout_reg_20__QN)
OUTPUT(\u1_u0_crc16_sum_reg_3__QN)
OUTPUT(\u4_u2_buf0_orig_reg_29__QN)
OUTPUT(\u1_u3_idin_reg_17__QN)
OUTPUT(\u4_buf0_reg_28__QN)
OUTPUT(u1_u3_buf0_set_reg_QN)
OUTPUT(\u4_int_srcb_reg_7__QN)
OUTPUT(\u0_u0_state_reg_0__QN)
OUTPUT(\u1_u2_rd_buf0_reg_26__QN)
OUTPUT(u4_u3_dma_req_in_hold2_reg_QN)
OUTPUT(\u1_u3_rx_ack_to_cnt_reg_2__QN)
OUTPUT(\u1_frame_no_r_reg_6__QN)
OUTPUT(\u1_mfm_cnt_reg_1__QN)
OUTPUT(\u1_u2_rd_buf1_reg_0__QN)
OUTPUT(\u0_u0_idle_cnt1_next_reg_4__QN)
OUTPUT(\u1_u3_idin_reg_22__QN)
OUTPUT(\u4_u1_buf0_orig_reg_29__QN)
OUTPUT(\u1_u2_dtmp_r_reg_29__QN)
OUTPUT(\u4_dout_reg_1__QN)
OUTPUT(\u4_csr_reg_30__QN)
OUTPUT(\u4_u2_dma_out_cnt_reg_0__QN)
OUTPUT(\u1_u0_crc16_sum_reg_0__QN)
OUTPUT(\u4_u3_dma_out_cnt_reg_8__QN)
OUTPUT(\u5_state_reg_0__QN)
OUTPUT(\u4_u3_dma_out_cnt_reg_11__QN)
OUTPUT(\u1_u2_dout_r_reg_17__QN)
OUTPUT(\u1_u2_dtmp_r_reg_13__QN)
OUTPUT(\u1_u2_adr_cw_reg_13__QN)
OUTPUT(u4_u2_r2_reg_QN)
OUTPUT(\u4_int_srca_reg_3__QN)
OUTPUT(\u4_u2_dma_out_cnt_reg_9__QN)
OUTPUT(\u4_csr_reg_12__QN)
OUTPUT(\u4_u1_dma_in_cnt_reg_1__QN)
OUTPUT(u4_u3_dma_in_buf_sz1_reg_QN)
OUTPUT(u4_u2_r4_reg_QN)
OUTPUT(u1_u0_data_valid0_reg_QN)
OUTPUT(\u1_frame_no_r_reg_2__QN)
OUTPUT(\u1_u2_dout_r_reg_19__QN)
OUTPUT(\u1_u3_this_dpid_reg_1__QN)
OUTPUT(\u4_u3_dma_out_left_reg_6__QN)
OUTPUT(\u1_u2_dout_r_reg_15__QN)
OUTPUT(\u4_u0_uc_dpd_reg_1__QN)
OUTPUT(u1_u3_buf0_rl_reg_QN)
OUTPUT(\u4_u3_dma_out_cnt_reg_9__QN)
OUTPUT(\u4_u0_buf0_orig_reg_26__QN)
OUTPUT(\u4_u2_csr1_reg_10__QN)
OUTPUT(u4_u3_set_r_reg_QN)
OUTPUT(\u1_u0_token0_reg_6__QN)
OUTPUT(\u0_DataOut_reg_6__QN)
OUTPUT(\u1_u2_rd_buf1_reg_6__QN)
OUTPUT(\u4_u2_dma_in_cnt_reg_6__QN)
OUTPUT(\u5_wb_data_o_reg_7__QN)
OUTPUT(\u1_u2_adr_cb_reg_1__QN)
OUTPUT(\u0_u0_idle_cnt1_reg_6__QN)
OUTPUT(\u1_u3_tx_data_to_cnt_reg_3__QN)
OUTPUT(\u1_u0_crc16_sum_reg_7__QN)
OUTPUT(\u4_u3_dma_in_cnt_reg_3__QN)
OUTPUT(\u5_wb_data_o_reg_2__QN)
OUTPUT(\u4_u1_int_stat_reg_0__QN)
OUTPUT(\u5_state_reg_1__QN)
OUTPUT(\u1_u2_last_buf_adr_reg_12__QN)
OUTPUT(\u4_buf0_reg_22__QN)
OUTPUT(\u5_wb_data_o_reg_23__QN)
OUTPUT(\u4_u3_dma_in_cnt_reg_10__QN)
OUTPUT(\u4_u1_csr1_reg_5__QN)
OUTPUT(\u1_u3_idin_reg_0__QN)
OUTPUT(u4_u1_dma_in_buf_sz1_reg_QN)
OUTPUT(\u1_u3_state_reg_9__QN)
OUTPUT(\u4_u1_dma_out_cnt_reg_8__QN)
OUTPUT(\u4_u1_dma_in_cnt_reg_3__QN)
OUTPUT(\u1_u2_sizd_c_reg_13__QN)
OUTPUT(u4_u1_dma_req_out_hold_reg_QN)
OUTPUT(\u4_buf1_reg_22__QN)
OUTPUT(\u4_utmi_vend_stat_r_reg_4__QN)
OUTPUT(u1_u2_rx_dma_en_r_reg_QN)
OUTPUT(\u4_dout_reg_21__QN)
OUTPUT(\u4_u3_buf0_orig_reg_23__QN)
OUTPUT(\LineState_r_reg_1__QN)
OUTPUT(\u1_u3_adr_reg_3__QN)
OUTPUT(\u4_u1_dma_out_cnt_reg_10__QN)
OUTPUT(\u5_wb_data_o_reg_17__QN)
OUTPUT(\u4_u1_dma_in_cnt_reg_6__QN)
OUTPUT(\u5_wb_data_o_reg_24__QN)
OUTPUT(\u4_u3_int_stat_reg_6__QN)
OUTPUT(u5_wb_ack_s1_reg_QN)
OUTPUT(\u1_u3_tx_data_to_cnt_reg_5__QN)
OUTPUT(\u1_u3_idin_reg_8__QN)
OUTPUT(\u1_u2_dout_r_reg_27__QN)
OUTPUT(\u0_u0_me_cnt_reg_1__QN)
OUTPUT(\u4_u3_buf0_orig_reg_26__QN)
OUTPUT(\u1_u2_state_reg_6__QN)
OUTPUT(\u5_state_reg_4__QN)
OUTPUT(\u4_u2_csr1_reg_12__QN)
OUTPUT(\u1_u3_idin_reg_7__QN)
OUTPUT(\u0_u0_state_reg_14__QN)
OUTPUT(\u5_wb_data_o_reg_12__QN)
OUTPUT(\u1_u3_adr_reg_5__QN)
OUTPUT(\u4_buf1_reg_28__QN)
OUTPUT(\u4_buf0_reg_17__QN)
OUTPUT(\u4_u0_buf0_orig_reg_30__QN)
OUTPUT(\u1_u2_rd_buf1_reg_16__QN)
OUTPUT(\u4_u0_csr1_reg_0__QN)
OUTPUT(u1_clr_sof_time_reg_QN)
OUTPUT(u4_u0_dma_out_buf_avail_reg_QN)
OUTPUT(\u1_u2_dout_r_reg_20__QN)
OUTPUT(\u4_funct_adr_reg_5__QN)
OUTPUT(\u1_u3_adr_r_reg_8__QN)
OUTPUT(\u1_u3_rx_ack_to_cnt_reg_7__QN)
OUTPUT(\u1_u3_state_reg_2__QN)
OUTPUT(\u4_u3_csr1_reg_10__QN)
OUTPUT(\u4_csr_reg_24__QN)
OUTPUT(\u1_u3_idin_reg_5__QN)
OUTPUT(\u4_u3_buf0_orig_reg_22__QN)
OUTPUT(\u1_u2_rd_buf1_reg_1__QN)
OUTPUT(\u1_u0_pid_reg_3__QN)
OUTPUT(\u4_u1_dma_in_cnt_reg_9__QN)
OUTPUT(\u4_u2_csr0_reg_4__QN)
OUTPUT(u5_wb_ack_o_reg_QN)
OUTPUT(\u0_DataOut_reg_2__QN)
OUTPUT(\u4_u2_buf0_orig_reg_25__QN)
OUTPUT(\u4_u2_csr1_reg_11__QN)
OUTPUT(\u1_u2_dout_r_reg_13__QN)
OUTPUT(\u4_u2_int_stat_reg_4__QN)
OUTPUT(\u0_u0_state_reg_7__QN)
OUTPUT(\u1_u2_sizu_c_reg_0__QN)
OUTPUT(u4_u2_dma_req_in_hold_reg_QN)
OUTPUT(\u4_u2_dma_out_cnt_reg_11__QN)
OUTPUT(\u1_u3_idin_reg_11__QN)
OUTPUT(\u4_u0_uc_dpd_reg_0__QN)
OUTPUT(\u4_u3_dma_out_cnt_reg_0__QN)
OUTPUT(u0_u0_T2_wakeup_reg_QN)
OUTPUT(\u1_u2_dtmp_r_reg_30__QN)
OUTPUT(\u1_u2_adr_cw_reg_1__QN)
OUTPUT(\u1_u2_adr_cw_reg_4__QN)
OUTPUT(\u1_u2_dout_r_reg_1__QN)
OUTPUT(\u1_mfm_cnt_reg_2__QN)
OUTPUT(\u4_inta_msk_reg_2__QN)
OUTPUT(\u4_buf0_reg_21__QN)
OUTPUT(\u0_u0_state_reg_6__QN)
OUTPUT(\u1_u3_adr_r_reg_1__QN)
OUTPUT(\u1_u3_idin_reg_13__QN)
OUTPUT(u1_hms_clk_reg_QN)
OUTPUT(\u1_u2_dtmp_r_reg_2__QN)
OUTPUT(\u4_u0_buf0_orig_reg_19__QN)
OUTPUT(\u1_u2_rd_buf1_reg_14__QN)
OUTPUT(u0_u0_XcvSelect_reg_QN)
OUTPUT(\u1_u2_rd_buf0_reg_11__QN)
OUTPUT(\u4_u3_csr0_reg_8__QN)
OUTPUT(\u1_u3_adr_r_reg_4__QN)
OUTPUT(\u1_u0_token0_reg_7__QN)
OUTPUT(u0_u0_T2_gt_100_uS_reg_QN)
OUTPUT(u1_u3_no_bufs0_reg_QN)
OUTPUT(\u1_u3_idin_reg_14__QN)
OUTPUT(\u1_u2_adr_cw_reg_11__QN)
OUTPUT(\u1_u3_rx_ack_to_cnt_reg_6__QN)
OUTPUT(\u4_u1_buf0_orig_reg_28__QN)
OUTPUT(\u1_u2_dtmp_r_reg_3__QN)
OUTPUT(\u4_u0_csr0_reg_4__QN)
OUTPUT(\u4_u0_dma_out_left_reg_7__QN)
OUTPUT(\u4_csr_reg_23__QN)
OUTPUT(\u1_u3_adr_reg_2__QN)
OUTPUT(\u4_u2_buf0_orig_reg_26__QN)
OUTPUT(\u1_u3_idin_reg_4__QN)
OUTPUT(\u1_u2_last_buf_adr_reg_13__QN)
OUTPUT(u4_u3_r2_reg_QN)
OUTPUT(u1_u2_word_done_r_reg_QN)
OUTPUT(\u1_u3_state_reg_0__QN)
OUTPUT(\u4_u3_int_stat_reg_3__QN)
OUTPUT(\u1_sof_time_reg_8__QN)
OUTPUT(u4_u2_set_r_reg_QN)
OUTPUT(\u1_u2_dtmp_r_reg_5__QN)
OUTPUT(\u4_u0_dma_out_cnt_reg_3__QN)
OUTPUT(\u1_u2_rd_buf1_reg_21__QN)
OUTPUT(\u4_u0_dma_in_cnt_reg_8__QN)
OUTPUT(\u1_u2_dout_r_reg_16__QN)
OUTPUT(\u1_u3_size_next_r_reg_2__QN)
OUTPUT(u0_rx_err_reg_QN)
OUTPUT(\u1_u2_adr_cw_reg_6__QN)
OUTPUT(\u1_u2_dtmp_r_reg_22__QN)
OUTPUT(\u1_mfm_cnt_reg_3__QN)
OUTPUT(\u1_u3_idin_reg_29__QN)
OUTPUT(\u4_u1_dma_out_cnt_reg_5__QN)
OUTPUT(u5_wb_ack_s1a_reg_QN)
OUTPUT(\u1_u3_idin_reg_26__QN)
OUTPUT(u0_u0_ls_se0_r_reg_QN)
OUTPUT(\u1_u2_adr_cw_reg_5__QN)
OUTPUT(\u1_u2_sizu_c_reg_7__QN)
OUTPUT(\u4_u2_dma_out_left_reg_9__QN)
OUTPUT(\u4_u1_buf0_orig_reg_21__QN)
OUTPUT(u1_u3_uc_bsel_set_reg_QN)
OUTPUT(u1_u2_mack_r_reg_QN)
OUTPUT(\u4_buf1_reg_19__QN)
OUTPUT(\u4_u3_csr0_reg_4__QN)
OUTPUT(\u1_u2_rd_buf1_reg_29__QN)
OUTPUT(\u4_inta_msk_reg_1__QN)
OUTPUT(\u5_wb_data_o_reg_8__QN)
OUTPUT(u0_u0_ps_cnt_clr_reg_QN)
OUTPUT(\u4_u3_dma_in_cnt_reg_0__QN)
OUTPUT(\u1_u2_dtmp_r_reg_16__QN)
OUTPUT(\u4_u1_dma_out_cnt_reg_2__QN)
OUTPUT(\u4_dout_reg_30__QN)
OUTPUT(\u4_u1_csr1_reg_0__QN)
OUTPUT(\u0_u0_idle_cnt1_reg_1__QN)
OUTPUT(u4_u3_r4_reg_QN)
OUTPUT(\u5_wb_data_o_reg_15__QN)
OUTPUT(\u4_u0_int_stat_reg_0__QN)
OUTPUT(\u1_u2_dout_r_reg_31__QN)
OUTPUT(\u1_u1_state_reg_2__QN)
OUTPUT(\u4_u2_dma_out_left_reg_6__QN)
OUTPUT(\u4_u0_buf0_orig_reg_24__QN)
OUTPUT(\u4_u0_csr0_reg_8__QN)
OUTPUT(\u1_u3_size_next_r_reg_7__QN)
OUTPUT(\u4_u0_dma_in_cnt_reg_11__QN)
OUTPUT(\u1_u1_state_reg_0__QN)
OUTPUT(\u0_u0_state_reg_9__QN)
OUTPUT(u4_u1_dma_out_buf_avail_reg_QN)
OUTPUT(\u5_wb_data_o_reg_25__QN)
OUTPUT(u1_u1_tx_valid_r_reg_QN)
OUTPUT(\u1_u2_rd_buf1_reg_13__QN)
OUTPUT(\u4_utmi_vend_ctrl_reg_1__QN)
OUTPUT(\u1_u1_crc16_reg_9__QN)
OUTPUT(\u1_u3_idin_reg_3__QN)
OUTPUT(u1_u3_int_seqerr_set_reg_QN)
OUTPUT(\u4_u3_buf0_orig_reg_27__QN)
OUTPUT(\u1_u2_rd_buf0_reg_17__QN)
OUTPUT(\u1_u2_rd_buf0_reg_27__QN)
OUTPUT(\u1_u2_dout_r_reg_9__QN)
OUTPUT(u4_u3_ep_match_r_reg_QN)
OUTPUT(\u1_u2_rd_buf0_reg_1__QN)
OUTPUT(\u1_u1_state_reg_1__QN)
OUTPUT(\u4_u2_buf0_orig_reg_30__QN)
OUTPUT(\u4_utmi_vend_stat_r_reg_7__QN)
OUTPUT(\u4_int_srcb_reg_5__QN)
OUTPUT(u1_u2_sizd_is_zero_reg_QN)
OUTPUT(u1_u2_tx_dma_en_r_reg_QN)
OUTPUT(\u4_u0_dma_in_cnt_reg_7__QN)
OUTPUT(u4_attach_r1_reg_QN)
OUTPUT(\u4_u3_dma_out_cnt_reg_10__QN)
OUTPUT(\u1_u2_dout_r_reg_3__QN)
OUTPUT(u1_u2_rx_data_valid_r_reg_QN)
OUTPUT(u0_u0_T1_gt_2_5_uS_reg_QN)
OUTPUT(\u4_u2_int_stat_reg_2__QN)
OUTPUT(\u1_frame_no_r_reg_5__QN)
OUTPUT(\u4_u0_buf0_orig_reg_25__QN)
OUTPUT(\u5_wb_data_o_reg_11__QN)
OUTPUT(\u1_sof_time_reg_10__QN)
OUTPUT(\u1_u2_state_reg_5__QN)
OUTPUT(\u4_utmi_vend_stat_r_reg_2__QN)
OUTPUT(\u4_u0_csr0_reg_7__QN)
OUTPUT(\u4_u0_dma_out_cnt_reg_9__QN)
OUTPUT(\u4_u0_csr0_reg_10__QN)
OUTPUT(\u4_u3_dma_in_cnt_reg_9__QN)
OUTPUT(\u4_u0_buf0_orig_reg_20__QN)
OUTPUT(\u4_funct_adr_reg_3__QN)
OUTPUT(\u0_DataOut_reg_5__QN)
OUTPUT(\u0_DataOut_reg_1__QN)
OUTPUT(u1_u0_token_valid_r1_reg_QN)
OUTPUT(\u4_u3_int_stat_reg_1__QN)
OUTPUT(\u4_int_srca_reg_0__QN)
OUTPUT(u4_u0_dma_req_in_hold2_reg_QN)
OUTPUT(\u1_u1_crc16_reg_12__QN)
OUTPUT(\u0_DataOut_reg_3__QN)
OUTPUT(\u4_u2_dma_in_cnt_reg_7__QN)
OUTPUT(\u4_csr_reg_4__QN)
OUTPUT(\u4_buf1_reg_30__QN)
OUTPUT(\u1_u2_state_reg_4__QN)
OUTPUT(\u4_u3_uc_dpd_reg_0__QN)
OUTPUT(\u1_u2_rd_buf1_reg_5__QN)
OUTPUT(\u4_u0_dma_out_cnt_reg_6__QN)
OUTPUT(\u0_u0_idle_cnt1_reg_2__QN)
OUTPUT(\u1_u3_size_next_r_reg_1__QN)
OUTPUT(\u1_u2_dtmp_r_reg_23__QN)
OUTPUT(\u1_u2_rd_buf0_reg_16__QN)
OUTPUT(\u4_u2_csr0_reg_8__QN)
OUTPUT(\u4_dout_reg_7__QN)
OUTPUT(u1_u3_setup_token_reg_QN)
OUTPUT(\u1_u3_rx_ack_to_cnt_reg_0__QN)
OUTPUT(\u1_u3_tx_data_to_cnt_reg_0__QN)
OUTPUT(\u4_u2_buf0_orig_reg_20__QN)
OUTPUT(\u4_u0_buf0_orig_reg_22__QN)
OUTPUT(\u1_u2_dout_r_reg_6__QN)
OUTPUT(\u1_u2_sizu_c_reg_10__QN)
OUTPUT(\u1_u0_token1_reg_0__QN)
OUTPUT(\u1_u2_dout_r_reg_7__QN)
OUTPUT(\u1_sof_time_reg_1__QN)
OUTPUT(\u1_u2_dout_r_reg_21__QN)
OUTPUT(\u0_u0_state_reg_13__QN)
OUTPUT(\u1_u2_rd_buf0_reg_5__QN)
OUTPUT(u4_u1_dma_req_in_hold_reg_QN)
OUTPUT(\u5_wb_data_o_reg_10__QN)
OUTPUT(\u1_sof_time_reg_6__QN)
OUTPUT(u0_u0_TermSel_reg_QN)
OUTPUT(\u4_utmi_vend_ctrl_reg_0__QN)
OUTPUT(\u1_sof_time_reg_3__QN)
OUTPUT(u4_match_r1_reg_QN)
OUTPUT(u1_u2_send_data_r_reg_QN)
OUTPUT(\u4_inta_msk_reg_0__QN)
OUTPUT(u0_u0_T2_gt_1_2_mS_reg_QN)
OUTPUT(\u1_u0_crc16_sum_reg_1__QN)
OUTPUT(\u4_u1_dma_in_cnt_reg_4__QN)
OUTPUT(\u4_u1_dma_out_left_reg_10__QN)
OUTPUT(\u1_u3_idin_reg_15__QN)
OUTPUT(u1_u3_int_upid_set_reg_QN)
OUTPUT(\u5_wb_data_o_reg_9__QN)
OUTPUT(\u1_sof_time_reg_5__QN)
OUTPUT(susp_o_reg_QN)
OUTPUT(u1_u0_token_valid_str1_reg_QN)
OUTPUT(\u4_u2_dma_out_left_reg_10__QN)
OUTPUT(\u5_wb_data_o_reg_31__QN)
OUTPUT(\u4_u1_dma_in_cnt_reg_7__QN)
OUTPUT(\u1_u3_adr_r_reg_5__QN)
OUTPUT(u0_u0_T2_gt_1_0_mS_reg_QN)
OUTPUT(\u4_u2_csr1_reg_3__QN)
OUTPUT(\u4_inta_msk_reg_3__QN)
OUTPUT(\u1_u0_token1_reg_7__QN)
OUTPUT(\u4_u2_dma_in_cnt_reg_5__QN)
OUTPUT(u1_u3_buffer_full_reg_QN)
OUTPUT(\LineState_r_reg_0__QN)
OUTPUT(\u1_u2_dtmp_r_reg_12__QN)
OUTPUT(u0_u0_usb_reset_reg_QN)
OUTPUT(u1_u3_buffer_empty_reg_QN)
OUTPUT(u0_u0_T1_st_3_0_mS_reg_QN)
OUTPUT(\u0_u0_state_reg_10__QN)
OUTPUT(\u1_u3_tx_data_to_cnt_reg_1__QN)
OUTPUT(\u4_u1_dma_out_cnt_reg_11__QN)
OUTPUT(\u4_u1_int_stat_reg_4__QN)
OUTPUT(\u1_u2_dout_r_reg_24__QN)
OUTPUT(\u1_u1_crc16_reg_7__QN)
OUTPUT(\u1_u3_idin_reg_9__QN)
OUTPUT(u4_u0_dma_ack_wr1_reg_QN)
OUTPUT(u1_u3_to_small_reg_QN)
OUTPUT(\u4_u1_dma_in_cnt_reg_5__QN)
OUTPUT(\u4_u0_dma_out_left_reg_2__QN)
OUTPUT(\u4_int_srcb_reg_3__QN)
OUTPUT(\u4_u0_csr0_reg_9__QN)
OUTPUT(\u1_frame_no_r_reg_0__QN)
OUTPUT(\u4_dout_reg_9__QN)
OUTPUT(\u4_u3_dma_out_cnt_reg_4__QN)
OUTPUT(\u4_u3_int_stat_reg_2__QN)
OUTPUT(\u1_u2_rd_buf1_reg_3__QN)
OUTPUT(\u4_u0_dma_in_cnt_reg_4__QN)
OUTPUT(\u1_u2_last_buf_adr_reg_14__QN)
OUTPUT(\u4_dout_reg_0__QN)
OUTPUT(\u1_u2_rd_buf1_reg_30__QN)
OUTPUT(\u4_dout_reg_2__QN)
OUTPUT(\u0_u0_state_reg_5__QN)
OUTPUT(\u4_inta_msk_reg_6__QN)
OUTPUT(\u4_u0_dma_in_cnt_reg_5__QN)
OUTPUT(\u1_u3_idin_reg_23__QN)
OUTPUT(\u4_u0_dma_out_cnt_reg_4__QN)
OUTPUT(\u4_u2_csr0_reg_6__QN)
OUTPUT(\u4_u2_dma_in_cnt_reg_11__QN)
OUTPUT(\u4_u1_dma_out_cnt_reg_4__QN)
OUTPUT(\u4_u2_int_stat_reg_1__QN)
OUTPUT(\u4_u0_csr1_reg_12__QN)
OUTPUT(u4_u1_dma_ack_wr1_reg_QN)
OUTPUT(\u4_dout_reg_10__QN)
OUTPUT(resume_req_r_reg_QN)
OUTPUT(\u4_u0_dma_out_cnt_reg_11__QN)
OUTPUT(\u1_u3_rx_ack_to_cnt_reg_3__QN)
OUTPUT(\u0_u0_state_reg_2__QN)
OUTPUT(\u4_u2_csr0_reg_5__QN)
OUTPUT(\u4_u3_csr1_reg_2__QN)
OUTPUT(\u1_u3_idin_reg_21__QN)
OUTPUT(\u4_u3_buf0_orig_reg_21__QN)
OUTPUT(\u4_csr_reg_28__QN)
OUTPUT(\u1_u2_dtmp_r_reg_17__QN)
OUTPUT(\u4_u3_csr1_reg_6__QN)
OUTPUT(\u1_u2_sizd_c_reg_3__QN)
OUTPUT(u0_u0_me_ps_2_5_us_reg_QN)
OUTPUT(\u1_u2_dtmp_r_reg_24__QN)
OUTPUT(\u4_u1_dma_in_cnt_reg_8__QN)
OUTPUT(\u1_u2_rd_buf1_reg_2__QN)
OUTPUT(u4_inta_reg_QN)
OUTPUT(u0_tx_ready_reg_QN)
OUTPUT(\u1_u1_crc16_reg_14__QN)
OUTPUT(\u4_buf1_reg_27__QN)
OUTPUT(\u1_u3_idin_reg_6__QN)
OUTPUT(\u4_int_srcb_reg_1__QN)
OUTPUT(\u1_u2_dtmp_r_reg_20__QN)
OUTPUT(\u4_buf1_reg_20__QN)
OUTPUT(\u1_u2_rd_buf0_reg_13__QN)
OUTPUT(\u4_u2_csr0_reg_2__QN)
OUTPUT(\u4_u0_dma_in_cnt_reg_3__QN)
OUTPUT(u4_u1_ep_match_r_reg_QN)
OUTPUT(\u4_u1_uc_dpd_reg_0__QN)
OUTPUT(\u1_u2_sizd_c_reg_9__QN)
OUTPUT(u0_u0_ls_k_r_reg_QN)
OUTPUT(\u1_u2_sizu_c_reg_2__QN)
OUTPUT(\u1_u2_dout_r_reg_8__QN)
OUTPUT(\u4_u2_buf0_orig_reg_19__QN)
OUTPUT(\u4_u1_csr0_reg_1__QN)
OUTPUT(\u4_u2_csr1_reg_9__QN)
OUTPUT(\u4_utmi_vend_stat_r_reg_3__QN)
OUTPUT(\u1_u2_sizd_c_reg_6__QN)
OUTPUT(\u1_u0_crc16_sum_reg_2__QN)
OUTPUT(\u4_u0_dma_in_cnt_reg_0__QN)
OUTPUT(u4_u0_ep_match_r_reg_QN)
OUTPUT(\u1_u2_dtmp_r_reg_19__QN)
OUTPUT(\u1_u2_rd_buf0_reg_12__QN)
OUTPUT(\u4_u0_dma_out_left_reg_9__QN)
OUTPUT(\u4_u0_csr0_reg_1__QN)
OUTPUT(\u4_csr_reg_15__QN)
OUTPUT(\u4_utmi_vend_stat_r_reg_1__QN)
OUTPUT(\u1_u0_token1_reg_1__QN)
OUTPUT(\u1_u2_sizd_c_reg_12__QN)
OUTPUT(\u0_u0_me_cnt_reg_2__QN)
OUTPUT(\u4_u3_csr1_reg_1__QN)
OUTPUT(\u4_u2_dma_out_cnt_reg_10__QN)
OUTPUT(\u4_u2_dma_out_cnt_reg_6__QN)
OUTPUT(\u4_u2_buf0_orig_reg_22__QN)
OUTPUT(\u4_u1_csr1_reg_12__QN)
OUTPUT(\u4_u1_csr1_reg_4__QN)
OUTPUT(\u4_u3_int_stat_reg_5__QN)
OUTPUT(\u4_u3_dma_out_cnt_reg_1__QN)
OUTPUT(\u4_u0_int_stat_reg_6__QN)
OUTPUT(\u1_u2_dtmp_r_reg_9__QN)
OUTPUT(\u4_u0_csr1_reg_6__QN)
OUTPUT(\u1_u3_new_size_reg_5__QN)
OUTPUT(u4_u1_dma_req_r_reg_QN)
OUTPUT(u1_u3_to_large_reg_QN)
OUTPUT(\u4_u3_csr0_reg_6__QN)
OUTPUT(\u4_inta_msk_reg_4__QN)
OUTPUT(\u4_u2_csr0_reg_10__QN)
OUTPUT(\u1_u2_sizu_c_reg_5__QN)
OUTPUT(\VStatus_r_reg_0__QN)
OUTPUT(u4_u1_intb_reg_QN)
OUTPUT(\u1_u3_idin_reg_20__QN)
OUTPUT(\u0_u0_idle_cnt1_reg_3__QN)
OUTPUT(\u4_u3_csr1_reg_11__QN)
OUTPUT(\u1_u2_rd_buf0_reg_8__QN)
OUTPUT(\u4_u1_csr0_reg_6__QN)
OUTPUT(\u4_buf0_reg_24__QN)
OUTPUT(\u0_u0_OpMode_reg_1__QN)
OUTPUT(\u1_u0_token0_reg_4__QN)
OUTPUT(\u1_u2_dout_r_reg_26__QN)
OUTPUT(\u0_u0_me_ps2_reg_3__QN)
OUTPUT(\u4_u2_dma_out_cnt_reg_7__QN)
OUTPUT(\u4_u0_int_stat_reg_4__QN)
OUTPUT(\u4_u0_int_stat_reg_3__QN)
OUTPUT(u1_u2_wr_done_r_reg_QN)
OUTPUT(\u4_u2_dma_out_cnt_reg_5__QN)
OUTPUT(\u4_u1_csr1_reg_6__QN)
OUTPUT(u1_u3_buf1_set_reg_QN)
OUTPUT(\u1_u2_sizd_c_reg_11__QN)
OUTPUT(\u1_u2_sizd_c_reg_10__QN)
OUTPUT(u0_u0_idle_cnt1_clr_reg_QN)
OUTPUT(\u5_wb_data_o_reg_5__QN)
OUTPUT(\u1_u0_pid_reg_1__QN)
OUTPUT(\u0_u0_me_cnt_reg_3__QN)
OUTPUT(\u1_u2_dout_r_reg_28__QN)
OUTPUT(\u1_u2_adr_cw_reg_10__QN)
OUTPUT(\u1_u2_state_reg_1__QN)
OUTPUT(\u5_wb_data_o_reg_27__QN)
OUTPUT(\u1_u3_adr_reg_4__QN)
OUTPUT(u1_u3_match_r_reg_QN)
OUTPUT(\u4_buf0_reg_29__QN)
OUTPUT(\u4_u1_buf0_orig_reg_19__QN)
OUTPUT(\u4_u2_dma_out_cnt_reg_1__QN)
OUTPUT(u1_u3_abort_reg_QN)
OUTPUT(u4_dma_in_buf_sz1_reg_QN)
OUTPUT(\u4_buf0_reg_23__QN)
OUTPUT(\u1_u2_rd_buf0_reg_15__QN)
OUTPUT(\u4_u1_uc_bsel_reg_1__QN)
OUTPUT(\u4_u3_csr0_reg_7__QN)
OUTPUT(\u1_u2_dtmp_r_reg_11__QN)
OUTPUT(\u4_u3_dma_out_cnt_reg_2__QN)
OUTPUT(\u1_u0_pid_reg_7__QN)
OUTPUT(\u4_int_srca_reg_2__QN)
OUTPUT(\u4_u1_dma_in_cnt_reg_11__QN)
OUTPUT(\u1_u2_rd_buf1_reg_18__QN)
OUTPUT(\u1_u2_rd_buf1_reg_24__QN)
OUTPUT(\u1_u2_adr_cb_reg_2__QN)
OUTPUT(\u1_u2_dtmp_r_reg_8__QN)
OUTPUT(\u1_u0_crc16_sum_reg_6__QN)
OUTPUT(\u1_u0_token0_reg_5__QN)
OUTPUT(\u1_u2_dtmp_r_reg_28__QN)
OUTPUT(\u0_u0_idle_cnt1_next_reg_5__QN)
OUTPUT(\u1_u3_idin_reg_19__QN)
OUTPUT(\u4_csr_reg_29__QN)
OUTPUT(\u4_csr_reg_27__QN)
OUTPUT(\u4_u1_int_stat_reg_2__QN)
OUTPUT(\u4_u0_csr1_reg_9__QN)
OUTPUT(\u0_u0_state_reg_4__QN)
OUTPUT(\u4_dout_reg_13__QN)
OUTPUT(\u1_u3_adr_r_reg_14__QN)
OUTPUT(\u1_u3_idin_reg_2__QN)
OUTPUT(\u1_u2_dtmp_r_reg_10__QN)
OUTPUT(\u4_dout_reg_14__QN)
OUTPUT(\u4_csr_reg_1__QN)
OUTPUT(\u1_u2_rd_buf1_reg_20__QN)
OUTPUT(\u1_u0_crc16_sum_reg_9__QN)
OUTPUT(\u1_hms_cnt_reg_3__QN)
OUTPUT(\u4_u2_dma_out_cnt_reg_3__QN)
OUTPUT(\u4_funct_adr_reg_6__QN)
OUTPUT(\u4_csr_reg_2__QN)
OUTPUT(u4_suspend_r_reg_QN)
OUTPUT(\u1_u0_token1_reg_3__QN)
OUTPUT(\u1_u2_rd_buf0_reg_18__QN)
OUTPUT(\u4_u3_csr0_reg_2__QN)
OUTPUT(\u4_csr_reg_26__QN)
OUTPUT(\u4_dout_reg_6__QN)
OUTPUT(\u4_u3_buf0_orig_reg_24__QN)
OUTPUT(\u4_u1_buf0_orig_reg_30__QN)
OUTPUT(\u1_frame_no_r_reg_1__QN)
OUTPUT(\u1_u3_idin_reg_25__QN)
OUTPUT(\u4_dout_reg_26__QN)
OUTPUT(\u4_u1_buf0_orig_reg_25__QN)
OUTPUT(\u1_u2_sizd_c_reg_8__QN)
OUTPUT(\u4_u1_dma_out_left_reg_6__QN)
OUTPUT(\u4_dout_reg_11__QN)
OUTPUT(\u1_u2_rd_buf1_reg_9__QN)
OUTPUT(\u4_int_srcb_reg_2__QN)
OUTPUT(\u4_buf0_reg_19__QN)
OUTPUT(\u4_u0_dma_out_cnt_reg_2__QN)
OUTPUT(\u4_u3_dma_out_left_reg_7__QN)
OUTPUT(\u5_state_reg_5__QN)
OUTPUT(\u5_wb_data_o_reg_14__QN)
OUTPUT(u0_u0_ls_idle_r_reg_QN)
OUTPUT(\u4_u0_buf0_orig_reg_29__QN)
OUTPUT(\u1_u3_idin_reg_10__QN)
OUTPUT(\u4_dout_reg_15__QN)
OUTPUT(\u4_csr_reg_7__QN)
OUTPUT(\u4_u0_int_stat_reg_5__QN)
OUTPUT(\u4_u1_dma_out_cnt_reg_9__QN)
OUTPUT(\u4_u2_csr1_reg_0__QN)
OUTPUT(\u4_u0_dma_in_cnt_reg_9__QN)
OUTPUT(u4_u0_r4_reg_QN)
OUTPUT(\u1_u2_dout_r_reg_23__QN)
OUTPUT(\u1_u2_rd_buf1_reg_27__QN)
OUTPUT(\u0_u0_state_reg_8__QN)
OUTPUT(\u1_u0_token0_reg_3__QN)
OUTPUT(\u4_u3_dma_in_cnt_reg_5__QN)
OUTPUT(\u4_u0_csr0_reg_5__QN)
OUTPUT(u1_u3_out_to_small_r_reg_QN)
OUTPUT(\u4_u1_dma_out_cnt_reg_7__QN)
OUTPUT(\u1_u0_crc16_sum_reg_8__QN)
OUTPUT(\u4_u0_uc_bsel_reg_1__QN)
OUTPUT(\u4_u0_csr1_reg_5__QN)
OUTPUT(\u4_u3_dma_in_cnt_reg_4__QN)
OUTPUT(\u4_u2_dma_out_cnt_reg_2__QN)
OUTPUT(\u4_utmi_vend_ctrl_reg_2__QN)
OUTPUT(\u4_csr_reg_10__QN)
OUTPUT(\u4_u3_buf0_orig_reg_25__QN)
OUTPUT(\u4_utmi_vend_ctrl_reg_3__QN)
OUTPUT(\u1_u3_rx_ack_to_cnt_reg_4__QN)
OUTPUT(\u1_u2_dtmp_r_reg_0__QN)
OUTPUT(\u1_u3_idin_reg_24__QN)
OUTPUT(\u4_funct_adr_reg_2__QN)
OUTPUT(\u4_csr_reg_5__QN)
OUTPUT(\u1_u2_sizd_c_reg_2__QN)
OUTPUT(\VStatus_r_reg_7__QN)
OUTPUT(\u1_u2_dout_r_reg_0__QN)
OUTPUT(\u1_u2_rd_buf0_reg_10__QN)
OUTPUT(\u4_u2_csr0_reg_7__QN)
OUTPUT(\u1_u0_crc16_sum_reg_10__QN)
OUTPUT(\u4_u0_csr0_reg_2__QN)
OUTPUT(\u1_u2_dtmp_r_reg_6__QN)
OUTPUT(\u1_u2_rd_buf1_reg_28__QN)
OUTPUT(\u1_u0_token0_reg_1__QN)
OUTPUT(\u0_DataOut_reg_7__QN)
OUTPUT(\u1_u2_rd_buf1_reg_10__QN)
OUTPUT(\u4_u3_dma_out_cnt_reg_6__QN)
OUTPUT(\u4_buf0_reg_25__QN)
OUTPUT(\u1_sof_time_reg_4__QN)
OUTPUT(\u1_u2_dout_r_reg_29__QN)
OUTPUT(\u1_u3_adr_reg_1__QN)
OUTPUT(\u1_u3_adr_r_reg_13__QN)
OUTPUT(\u5_wb_data_o_reg_19__QN)
OUTPUT(\u1_u2_dtmp_r_reg_7__QN)
OUTPUT(\u1_u0_pid_reg_0__QN)
OUTPUT(\u0_u0_idle_cnt1_next_reg_1__QN)
OUTPUT(\u1_u3_adr_reg_13__QN)
OUTPUT(u4_utmi_vend_wr_reg_QN)
OUTPUT(u4_u0_r2_reg_QN)
OUTPUT(\u1_u3_state_reg_1__QN)
OUTPUT(\u4_buf0_reg_20__QN)
OUTPUT(\u4_u3_uc_bsel_reg_0__QN)
OUTPUT(\u4_csr_reg_25__QN)
OUTPUT(u1_u3_no_bufs1_reg_QN)
OUTPUT(\VStatus_r_reg_6__QN)
OUTPUT(\u4_u0_dma_in_cnt_reg_2__QN)
OUTPUT(\u4_u2_dma_in_cnt_reg_8__QN)
OUTPUT(\u4_u1_csr0_reg_7__QN)
OUTPUT(u1_u3_out_token_reg_QN)
OUTPUT(\u0_DataOut_reg_0__QN)
OUTPUT(\u0_u0_OpMode_reg_0__QN)
OUTPUT(\u0_u0_idle_cnt1_next_reg_6__QN)
OUTPUT(u1_u3_buf0_not_aloc_reg_QN)
OUTPUT(\u4_u3_buf0_orig_reg_30__QN)
OUTPUT(u4_u1_r2_reg_QN)
OUTPUT(\u1_u2_rd_buf1_reg_17__QN)
OUTPUT(u1_u3_nse_err_reg_QN)
OUTPUT(\u4_u1_buf0_orig_reg_26__QN)
OUTPUT(\u0_DataOut_reg_4__QN)
OUTPUT(\u1_u3_state_reg_8__QN)
OUTPUT(\u4_funct_adr_reg_1__QN)
OUTPUT(\u4_u0_csr1_reg_10__QN)
OUTPUT(\u1_u2_sizd_c_reg_1__QN)
OUTPUT(\u4_u2_dma_in_cnt_reg_3__QN)
OUTPUT(\u1_u2_rd_buf1_reg_15__QN)
OUTPUT(\u1_u0_token0_reg_0__QN)
OUTPUT(\u5_wb_data_o_reg_6__QN)
OUTPUT(\u4_u0_csr1_reg_4__QN)
OUTPUT(\u1_u0_token1_reg_6__QN)
OUTPUT(\u4_u0_csr1_reg_3__QN)
OUTPUT(\u1_u2_rd_buf0_reg_22__QN)
OUTPUT(\u4_u2_csr1_reg_4__QN)
OUTPUT(\u1_u3_adr_r_reg_2__QN)
OUTPUT(\u1_u2_dtmp_r_reg_21__QN)
OUTPUT(\u4_buf0_reg_27__QN)
OUTPUT(\u5_state_reg_3__QN)
OUTPUT(\u1_u2_dout_r_reg_12__QN)
OUTPUT(\u1_u0_pid_reg_2__QN)
OUTPUT(\u4_u1_buf0_orig_reg_23__QN)
OUTPUT(\u4_inta_msk_reg_5__QN)
OUTPUT(\u4_u0_uc_bsel_reg_0__QN)
OUTPUT(\u4_dout_reg_3__QN)
OUTPUT(\u4_u2_uc_bsel_reg_1__QN)
OUTPUT(\u1_u2_rd_buf1_reg_19__QN)
OUTPUT(\u0_u0_idle_cnt1_reg_0__QN)
OUTPUT(\u4_u2_buf0_orig_reg_27__QN)
OUTPUT(\u4_u3_dma_in_cnt_reg_2__QN)
OUTPUT(u0_u0_mode_hs_reg_QN)
OUTPUT(\u1_u2_dtmp_r_reg_4__QN)
OUTPUT(\u5_wb_data_o_reg_4__QN)
OUTPUT(\u4_u3_dma_in_cnt_reg_8__QN)
OUTPUT(\u4_u1_csr0_reg_8__QN)
OUTPUT(\u1_u3_new_size_reg_4__QN)
OUTPUT(\u4_utmi_vend_stat_r_reg_5__QN)
OUTPUT(\u1_u2_adr_cw_reg_9__QN)
OUTPUT(\u1_u0_pid_reg_4__QN)
OUTPUT(\u4_u3_dma_out_left_reg_2__QN)
OUTPUT(\u4_u1_dma_out_cnt_reg_6__QN)
OUTPUT(\u5_wb_data_o_reg_18__QN)
OUTPUT(\u1_u2_sizd_c_reg_0__QN)
OUTPUT(\u1_u2_rd_buf0_reg_3__QN)
OUTPUT(\u4_u0_dma_out_cnt_reg_0__QN)
OUTPUT(\u4_u1_dma_in_cnt_reg_2__QN)
OUTPUT(\u1_u2_adr_cw_reg_0__QN)
OUTPUT(\u4_u1_csr0_reg_9__QN)
OUTPUT(\u1_u3_state_reg_5__QN)
OUTPUT(\u4_u3_csr1_reg_0__QN)
OUTPUT(\u5_state_reg_2__QN)
OUTPUT(\u5_wb_data_o_reg_0__QN)
OUTPUT(\u1_u3_adr_r_reg_7__QN)
OUTPUT(\u5_wb_data_o_reg_21__QN)
OUTPUT(\u4_u3_int_stat_reg_0__QN)
OUTPUT(\u4_dout_reg_29__QN)
OUTPUT(\u1_u1_state_reg_3__QN)
OUTPUT(\u4_u3_csr1_reg_5__QN)
OUTPUT(\u4_u2_dma_out_left_reg_7__QN)
OUTPUT(\u4_u2_csr0_reg_3__QN)
OUTPUT(\u1_u0_token1_reg_5__QN)
OUTPUT(\u4_u3_csr0_reg_5__QN)
OUTPUT(\u0_u0_line_state_r_reg_0__QN)
OUTPUT(\u1_u2_rd_buf0_reg_0__QN)
OUTPUT(\u4_u1_buf0_orig_reg_22__QN)
OUTPUT(\u4_u0_dma_out_cnt_reg_5__QN)
OUTPUT(u2_wack_r_reg_QN)
OUTPUT(\u1_u0_state_reg_3__QN)
OUTPUT(u4_u2_dma_req_in_hold2_reg_QN)
OUTPUT(\u4_u2_buf0_orig_reg_28__QN)
OUTPUT(u4_u2_ep_match_r_reg_QN)
OUTPUT(\u4_u3_dma_in_cnt_reg_11__QN)
OUTPUT(u4_u0_dma_req_out_hold_reg_QN)
OUTPUT(\u4_u2_int_stat_reg_6__QN)
OUTPUT(\u1_u2_adr_cb_reg_0__QN)
OUTPUT(u1_u2_rx_data_done_r2_reg_QN)
OUTPUT(\u4_u3_dma_in_cnt_reg_7__QN)
OUTPUT(\u4_u3_dma_in_cnt_reg_1__QN)
OUTPUT(\u1_u2_rd_buf1_reg_31__QN)
OUTPUT(\u1_u3_state_reg_7__QN)
OUTPUT(\u4_buf0_reg_18__QN)
OUTPUT(\u1_frame_no_r_reg_10__QN)
OUTPUT(\u1_u2_dout_r_reg_22__QN)
OUTPUT(u1_u1_send_token_r_reg_QN)
OUTPUT(\u1_hms_cnt_reg_1__QN)
OUTPUT(\u1_u2_adr_cw_reg_14__QN)
OUTPUT(\u1_u0_crc16_sum_reg_5__QN)
OUTPUT(\u4_dout_reg_18__QN)
OUTPUT(\u1_u3_adr_r_reg_11__QN)
OUTPUT(\u4_u1_dma_in_cnt_reg_0__QN)
OUTPUT(\u1_u3_next_dpid_reg_0__QN)
OUTPUT(\u1_u0_state_reg_1__QN)
OUTPUT(\u1_frame_no_r_reg_9__QN)
OUTPUT(\u4_u3_uc_bsel_reg_1__QN)
OUTPUT(\u1_u2_adr_cw_reg_3__QN)
OUTPUT(\u4_u1_int_stat_reg_3__QN)
OUTPUT(\u1_u3_size_next_r_reg_8__QN)
OUTPUT(\u4_u2_dma_in_cnt_reg_9__QN)
OUTPUT(\u1_u0_state_reg_2__QN)
OUTPUT(\u4_u1_csr0_reg_2__QN)
OUTPUT(\u4_u2_csr1_reg_6__QN)
OUTPUT(\u1_u3_size_next_r_reg_12__QN)
OUTPUT(\u4_u2_dma_in_cnt_reg_4__QN)
OUTPUT(\u1_u3_size_next_r_reg_11__QN)
OUTPUT(\u1_sof_time_reg_0__QN)
OUTPUT(\u1_u2_dout_r_reg_25__QN)
OUTPUT(u1_u3_pid_seq_err_reg_QN)
OUTPUT(\u1_u3_idin_reg_30__QN)
OUTPUT(\u1_u3_tx_data_to_cnt_reg_7__QN)
OUTPUT(u5_wb_req_s1_reg_QN)
OUTPUT(\u1_u2_dout_r_reg_2__QN)
OUTPUT(\u1_u3_tx_data_to_cnt_reg_2__QN)
OUTPUT(\u4_u0_dma_in_cnt_reg_6__QN)
OUTPUT(\u1_u2_adr_cw_reg_8__QN)
OUTPUT(u1_u1_tx_valid_r1_reg_QN)
OUTPUT(\u4_funct_adr_reg_4__QN)
OUTPUT(\u4_u2_uc_dpd_reg_0__QN)
OUTPUT(\u1_u0_token1_reg_4__QN)
OUTPUT(\u1_u0_crc16_sum_reg_12__QN)
OUTPUT(\u1_u2_rd_buf0_reg_24__QN)
OUTPUT(\u1_u2_dtmp_r_reg_18__QN)
OUTPUT(\u4_u3_dma_out_cnt_reg_5__QN)
OUTPUT(\u4_u2_buf0_orig_reg_23__QN)
OUTPUT(\u4_buf1_reg_24__QN)
OUTPUT(\u4_dout_reg_22__QN)
OUTPUT(\u4_buf1_reg_25__QN)
OUTPUT(\u4_u0_int_stat_reg_2__QN)
OUTPUT(\u1_u3_adr_r_reg_9__QN)
OUTPUT(u4_u2_dma_ack_wr1_reg_QN)
OUTPUT(\u4_dout_reg_25__QN)
OUTPUT(u1_u2_rx_data_done_r_reg_QN)
OUTPUT(\u1_sof_time_reg_9__QN)
OUTPUT(\u1_u1_crc16_reg_11__QN)
OUTPUT(\u1_u2_dout_r_reg_14__QN)
OUTPUT(\u0_u0_me_cnt_reg_0__QN)
OUTPUT(\u4_u1_buf0_orig_reg_27__QN)
OUTPUT(\u1_u3_idin_reg_1__QN)
OUTPUT(\u1_sof_time_reg_2__QN)
OUTPUT(\u1_u3_size_next_r_reg_10__QN)
OUTPUT(\u4_csr_reg_9__QN)
OUTPUT(\u4_int_srca_reg_1__QN)
OUTPUT(\u1_u3_rx_ack_to_cnt_reg_1__QN)
OUTPUT(\u4_int_srcb_reg_0__QN)
OUTPUT(\u4_u1_buf0_orig_reg_20__QN)
OUTPUT(\u1_u2_dtmp_r_reg_31__QN)
OUTPUT(\u1_u0_pid_reg_5__QN)
OUTPUT(\u4_dout_reg_31__QN)
OUTPUT(\u5_wb_data_o_reg_13__QN)
OUTPUT(u0_u0_resume_req_s1_reg_QN)
OUTPUT(\u4_u1_dma_in_cnt_reg_10__QN)
OUTPUT(\u1_u2_rd_buf0_reg_25__QN)
OUTPUT(\u4_u1_uc_bsel_reg_0__QN)
OUTPUT(\u1_u2_dtmp_r_reg_27__QN)
OUTPUT(\u4_u2_uc_dpd_reg_1__QN)
OUTPUT(\u4_u0_csr1_reg_1__QN)
OUTPUT(\u4_u3_buf0_orig_reg_19__QN)
OUTPUT(\u4_u2_dma_in_cnt_reg_10__QN)
OUTPUT(u0_rx_valid_reg_QN)
OUTPUT(\u1_u3_state_reg_6__QN)
OUTPUT(\u1_u2_state_reg_2__QN)
OUTPUT(\u4_u2_csr0_reg_1__QN)
OUTPUT(\u0_u0_idle_cnt1_next_reg_2__QN)
OUTPUT(\u4_u3_uc_dpd_reg_1__QN)
OUTPUT(\u0_u0_idle_cnt1_next_reg_3__QN)
OUTPUT(\u4_u1_csr0_reg_4__QN)
OUTPUT(\u1_u3_adr_r_reg_10__QN)
OUTPUT(\u1_u2_state_reg_7__QN)
OUTPUT(\u4_csr_reg_11__QN)
OUTPUT(\u4_u3_dma_out_cnt_reg_3__QN)
OUTPUT(\u1_u2_state_reg_3__QN)
OUTPUT(u4_u3_dma_out_buf_avail_reg_QN)
OUTPUT(\u1_frame_no_r_reg_8__QN)
OUTPUT(\u4_buf0_reg_30__QN)
OUTPUT(\u4_u3_csr0_reg_1__QN)
OUTPUT(\u1_u2_rd_buf1_reg_23__QN)
OUTPUT(u4_u0_dma_in_buf_sz1_reg_QN)
OUTPUT(u0_u0_usb_suspend_reg_QN)
OUTPUT(u1_u3_buffer_done_reg_QN)
OUTPUT(\u1_u2_dout_r_reg_18__QN)
OUTPUT(\u4_int_srcb_reg_4__QN)
OUTPUT(\u4_u0_csr0_reg_6__QN)
OUTPUT(\u4_u0_csr1_reg_2__QN)
OUTPUT(\u1_u3_size_next_r_reg_6__QN)
OUTPUT(\u1_u2_adr_cw_reg_2__QN)
OUTPUT(\u4_u0_int_stat_reg_1__QN)
OUTPUT(u4_u1_inta_reg_QN)
OUTPUT(\u4_csr_reg_6__QN)
OUTPUT(\u5_wb_data_o_reg_3__QN)
OUTPUT(\u1_u2_dtmp_r_reg_15__QN)
OUTPUT(\u4_csr_reg_0__QN)
OUTPUT(\u4_u2_dma_in_cnt_reg_2__QN)
OUTPUT(\u1_u3_state_reg_4__QN)
OUTPUT(\u1_u0_crc16_sum_reg_4__QN)
OUTPUT(\u1_u2_rd_buf0_reg_9__QN)
OUTPUT(u1_u3_in_token_reg_QN)
OUTPUT(\u4_u0_dma_out_cnt_reg_1__QN)
OUTPUT(\u4_buf1_reg_29__QN)
OUTPUT(\u1_u3_size_next_r_reg_0__QN)
OUTPUT(\u1_u2_adr_cw_reg_12__QN)
OUTPUT(\u1_u2_rd_buf1_reg_12__QN)
OUTPUT(\u1_u0_state_reg_0__QN)
OUTPUT(\u1_u2_sizd_c_reg_4__QN)
OUTPUT(\u4_u0_dma_in_cnt_reg_10__QN)
OUTPUT(\u4_csr_reg_22__QN)
OUTPUT(\u1_u1_crc16_reg_15__QN)
OUTPUT(\u1_u2_dtmp_r_reg_1__QN)
OUTPUT(\u4_u1_dma_out_left_reg_2__QN)
OUTPUT(\u4_u3_buf0_orig_reg_29__QN)
OUTPUT(\u4_u1_dma_out_cnt_reg_1__QN)
OUTPUT(\u4_u3_buf0_orig_reg_20__QN)
OUTPUT(\u4_u3_csr1_reg_12__QN)
OUTPUT(u1_u2_send_zero_length_r_reg_QN)
OUTPUT(\u4_dout_reg_5__QN)
OUTPUT(\u4_u1_dma_out_left_reg_7__QN)
OUTPUT(\u1_u2_sizu_c_reg_3__QN)
OUTPUT(\u1_u0_token1_reg_2__QN)
OUTPUT(u1_u3_buf1_na_reg_QN)
OUTPUT(\u1_u2_rd_buf0_reg_29__QN)
OUTPUT(\u1_u0_pid_reg_6__QN)
OUTPUT(\u1_u3_idin_reg_27__QN)
OUTPUT(u4_u3_dma_req_out_hold_reg_QN)
OUTPUT(u1_u2_wr_last_reg_QN)
OUTPUT(\u1_u2_rd_buf1_reg_25__QN)
OUTPUT(\u4_dout_reg_27__QN)
OUTPUT(\u1_u2_sizu_c_reg_9__QN)
OUTPUT(u1_u3_buf0_na_reg_QN)
OUTPUT(\u5_wb_data_o_reg_29__QN)
OUTPUT(\u1_u3_tx_data_to_cnt_reg_6__QN)
OUTPUT(\u1_u3_next_dpid_reg_1__QN)
OUTPUT(\u1_u3_this_dpid_reg_0__QN)
OUTPUT(\u1_u2_rd_buf0_reg_21__QN)
OUTPUT(\u5_wb_data_o_reg_1__QN)
OUTPUT(\u1_sof_time_reg_7__QN)
OUTPUT(\u1_frame_no_r_reg_4__QN)
OUTPUT(\u4_u3_int_stat_reg_4__QN)
OUTPUT(\u4_buf1_reg_18__QN)
OUTPUT(\u4_u0_buf0_orig_reg_21__QN)
OUTPUT(\u1_u2_rd_buf1_reg_22__QN)
OUTPUT(u1_u3_out_to_small_reg_QN)
OUTPUT(\u4_u3_dma_out_left_reg_9__QN)
OUTPUT(\u4_u1_dma_out_cnt_reg_3__QN)
OUTPUT(\u1_u2_sizu_c_reg_8__QN)
OUTPUT(\u1_u0_crc16_sum_reg_13__QN)
OUTPUT(\u4_dout_reg_16__QN)
OUTPUT(\u1_u2_dout_r_reg_11__QN)
OUTPUT(\u4_u2_dma_in_cnt_reg_1__QN)
OUTPUT(u4_u3_dma_req_r_reg_QN)
OUTPUT(\u1_u2_rd_buf0_reg_6__QN)
OUTPUT(\u1_u3_rx_ack_to_cnt_reg_5__QN)
OUTPUT(\u5_wb_data_o_reg_22__QN)
OUTPUT(\u1_u2_rd_buf0_reg_14__QN)
OUTPUT(\VStatus_r_reg_3__QN)
OUTPUT(u4_u1_dma_req_in_hold2_reg_QN)
OUTPUT(\u1_u0_crc16_sum_reg_15__QN)
OUTPUT(u4_u3_dma_req_in_hold_reg_QN)
OUTPUT(\u1_u1_crc16_reg_13__QN)
OUTPUT(\u1_u3_new_size_reg_0__QN)
OUTPUT(\u4_u2_buf0_orig_reg_21__QN)
OUTPUT(\u1_u2_rd_buf0_reg_19__QN)
OUTPUT(\u4_u0_dma_out_left_reg_6__QN)
OUTPUT(u0_u0_chirp_cnt_is_6_reg_QN)
OUTPUT(\u4_u2_csr1_reg_1__QN)
OUTPUT(\u1_u2_rd_buf1_reg_11__QN)
OUTPUT(\u4_u1_int_stat_reg_1__QN)
OUTPUT(\u1_u2_dtmp_r_reg_14__QN)
OUTPUT(\u4_csr_reg_3__QN)
OUTPUT(\u1_u3_adr_reg_10__QN)
OUTPUT(\u0_u0_idle_cnt1_next_reg_0__QN)
OUTPUT(u4_u0_dma_req_r_reg_QN)
OUTPUT(\u5_wb_data_o_reg_26__QN)
OUTPUT(u1_u3_buf1_st_max_reg_QN)
OUTPUT(\u4_u3_dma_out_left_reg_10__QN)
OUTPUT(\u4_u0_dma_out_cnt_reg_7__QN)
OUTPUT(\u4_buf1_reg_26__QN)
OUTPUT(\u4_u1_dma_out_left_reg_9__QN)
OUTPUT(\u1_u3_idin_reg_12__QN)
OUTPUT(\u1_u3_size_next_r_reg_13__QN)
OUTPUT(\u4_u1_csr1_reg_11__QN)
OUTPUT(\u1_u3_size_next_r_reg_5__QN)
OUTPUT(\u4_buf1_reg_17__QN)
OUTPUT(\VStatus_r_reg_1__QN)
OUTPUT(\u1_u3_size_next_r_reg_4__QN)
OUTPUT(\u4_buf1_reg_21__QN)
OUTPUT(u1_u3_rx_ack_to_reg_QN)
OUTPUT(\u4_dout_reg_19__QN)
OUTPUT(\u4_u0_dma_out_cnt_reg_8__QN)
OUTPUT(\u1_u2_state_reg_0__QN)
OUTPUT(\u1_u2_rd_buf1_reg_8__QN)
OUTPUT(\u0_u0_state_reg_12__QN)
OUTPUT(u4_u2_dma_req_out_hold_reg_QN)
OUTPUT(\u1_frame_no_r_reg_7__QN)
OUTPUT(\u1_u3_adr_r_reg_15__QN)
OUTPUT(\u4_u0_dma_in_cnt_reg_1__QN)
OUTPUT(\u4_u1_csr0_reg_10__QN)
OUTPUT(\u1_u2_rd_buf1_reg_7__QN)
OUTPUT(\u1_u3_idin_reg_18__QN)
OUTPUT(\u1_u3_adr_r_reg_6__QN)
OUTPUT(\u1_u0_crc16_sum_reg_14__QN)
OUTPUT(\u4_dout_reg_24__QN)
OUTPUT(\u1_u2_dout_r_reg_5__QN)
OUTPUT(\u1_u2_sizu_c_reg_6__QN)
OUTPUT(\u1_u3_size_next_r_reg_3__QN)
OUTPUT(\u4_u2_int_stat_reg_5__QN)
OUTPUT(\u4_u0_buf0_orig_reg_23__QN)
OUTPUT(\u4_u0_buf0_orig_reg_28__QN)
OUTPUT(u4_u1_set_r_reg_QN)
OUTPUT(\u4_u3_buf0_orig_reg_28__QN)
OUTPUT(\u4_u3_csr0_reg_3__QN)
OUTPUT(\u4_u2_uc_bsel_reg_0__QN)
OUTPUT(u4_intb_reg_QN)
OUTPUT(\u4_dout_reg_23__QN)
OUTPUT(\u1_u3_idin_reg_16__QN)
OUTPUT(\u4_u1_csr0_reg_3__QN)
OUTPUT(\u1_u2_dout_r_reg_10__QN)
OUTPUT(\u1_hms_cnt_reg_2__QN)
OUTPUT(u4_u2_dma_req_r_reg_QN)
OUTPUT(\u4_dout_reg_28__QN)
OUTPUT(\u4_u3_csr1_reg_9__QN)
OUTPUT(\u5_wb_data_o_reg_20__QN)
OUTPUT(\u1_u2_rd_buf0_reg_30__QN)
OUTPUT(\u4_utmi_vend_stat_r_reg_6__QN)
OUTPUT(\u1_u2_dtmp_r_reg_26__QN)
OUTPUT(u0_u0_usb_attached_reg_QN)
OUTPUT(\u4_u2_dma_out_left_reg_2__QN)
OUTPUT(u0_u0_me_ps2_0_5_ms_reg_QN)
OUTPUT(\u1_u0_crc16_sum_reg_11__QN)
OUTPUT(\VStatus_r_reg_5__QN)
OUTPUT(\u1_u2_adr_cw_reg_7__QN)
OUTPUT(\u4_csr_reg_8__QN)
OUTPUT(\u1_u3_size_next_r_reg_9__QN)
OUTPUT(\u1_u2_sizd_c_reg_7__QN)
OUTPUT(\u4_u0_dma_out_left_reg_10__QN)
OUTPUT(\u4_int_srcb_reg_6__QN)
OUTPUT(\u1_u2_sizu_c_reg_1__QN)
OUTPUT(\u0_u0_state_reg_1__QN)
OUTPUT(\u1_u2_sizd_c_reg_5__QN)
OUTPUT(\u4_u3_dma_out_cnt_reg_7__QN)
OUTPUT(\u4_dout_reg_8__QN)
OUTPUT(\u4_u2_dma_out_cnt_reg_8__QN)
OUTPUT(\u1_u2_rd_buf0_reg_20__QN)
OUTPUT(u1_u3_uc_dpd_set_reg_QN)
OUTPUT(u4_u1_r4_reg_QN)
OUTPUT(\u4_dout_reg_12__QN)
OUTPUT(u0_TxValid_reg_QN)
OUTPUT(\u1_u3_tx_data_to_cnt_reg_4__QN)
OUTPUT(u0_u0_idle_long_reg_QN)
OUTPUT(\u4_u1_uc_dpd_reg_1__QN)
OUTPUT(u0_u0_T1_gt_3_0_mS_reg_QN)
OUTPUT(\u5_wb_data_o_reg_28__QN)
OUTPUT(\u4_u3_csr1_reg_4__QN)
OUTPUT(\u4_dout_reg_4__QN)
OUTPUT(\u4_u1_csr0_reg_5__QN)
OUTPUT(u4_dma_out_buf_avail_reg_QN)
OUTPUT(\u5_wb_data_o_reg_30__QN)
OUTPUT(\u1_u2_rd_buf1_reg_4__QN)
OUTPUT(\u4_u3_dma_in_cnt_reg_6__QN)
OUTPUT(\u4_u0_buf0_orig_reg_27__QN)
OUTPUT(\u4_funct_adr_reg_0__QN)
OUTPUT(\u1_hms_cnt_reg_0__QN)
OUTPUT(\u1_u3_adr_reg_0__QN)
OUTPUT(\u4_u2_csr1_reg_5__QN)
OUTPUT(\u1_u1_state_reg_4__QN)
OUTPUT(\u1_u2_rd_buf0_reg_31__QN)
OUTPUT(\u1_u2_dout_r_reg_4__QN)
OUTPUT(\u4_u2_dma_out_cnt_reg_4__QN)
OUTPUT(\u1_u2_rd_buf0_reg_28__QN)
OUTPUT(\u4_u1_int_stat_reg_5__QN)
OUTPUT(\VStatus_r_reg_4__QN)
OUTPUT(\u4_u1_iena_reg_2__Q)
OUTPUT(\u4_u2_ienb_reg_2__Q)
OUTPUT(\u0_u0_idle_cnt1_reg_4__Q)
OUTPUT(\u4_u2_buf0_orig_reg_7__Q)
OUTPUT(\u4_u3_ienb_reg_0__Q)
OUTPUT(\u4_buf1_reg_11__Q)
OUTPUT(\u4_u1_buf0_reg_17__Q)
OUTPUT(\u0_rx_data_reg_2__Q)
OUTPUT(\u4_u2_buf1_reg_0__Q)
OUTPUT(\u4_u1_buf1_reg_25__Q)
OUTPUT(\u4_u0_iena_reg_0__Q)
OUTPUT(\u4_u1_buf0_reg_7__Q)
OUTPUT(\u4_u2_buf0_orig_reg_13__Q)
OUTPUT(\u4_u2_buf1_reg_8__Q)
OUTPUT(\u1_u3_new_size_reg_8__Q)
OUTPUT(u4_u2_ots_stop_reg_Q)
OUTPUT(\u4_u0_iena_reg_1__Q)
OUTPUT(\u1_u0_d1_reg_1__Q)
OUTPUT(\u4_u1_buf1_reg_2__Q)
OUTPUT(\u4_u2_buf0_reg_19__Q)
OUTPUT(\u4_u3_buf0_orig_reg_6__Q)
OUTPUT(\u0_u0_me_ps2_reg_6__Q)
OUTPUT(\u4_u0_buf0_orig_reg_31__Q)
OUTPUT(\u1_u1_crc16_reg_6__Q)
OUTPUT(\u4_u1_buf0_orig_reg_3__Q)
OUTPUT(\u4_u2_buf0_orig_reg_31__Q)
OUTPUT(\u4_u3_buf0_orig_reg_11__Q)
OUTPUT(\u4_u2_buf0_reg_10__Q)
OUTPUT(\u4_u2_buf1_reg_10__Q)
OUTPUT(\u4_u2_buf0_reg_11__Q)
OUTPUT(\u4_u1_buf0_orig_reg_17__Q)
OUTPUT(\u1_u2_last_buf_adr_reg_2__Q)
OUTPUT(\u4_u1_dma_out_left_reg_4__Q)
OUTPUT(\u4_u3_buf0_orig_reg_18__Q)
OUTPUT(\u4_u1_buf0_reg_20__Q)
OUTPUT(\u4_u0_buf1_reg_0__Q)
OUTPUT(u4_u0_intb_reg_Q)
OUTPUT(\u1_u2_last_buf_adr_reg_0__Q)
OUTPUT(\u1_u0_d1_reg_4__Q)
OUTPUT(\u4_u0_buf1_reg_23__Q)
OUTPUT(\u1_u2_rx_data_st_r_reg_2__Q)
OUTPUT(\u4_u0_buf1_reg_14__Q)
OUTPUT(\u4_u1_buf1_reg_11__Q)
OUTPUT(\u4_u3_buf0_reg_21__Q)
OUTPUT(\u4_u1_buf1_reg_15__Q)
OUTPUT(\u4_u3_buf0_orig_reg_31__Q)
OUTPUT(\u4_u3_buf0_reg_12__Q)
OUTPUT(\u4_u2_buf0_reg_27__Q)
OUTPUT(\u1_u0_d2_reg_4__Q)
OUTPUT(\u4_u0_buf1_reg_19__Q)
OUTPUT(\u4_buf1_reg_14__Q)
OUTPUT(u1_u1_send_zero_length_r_reg_Q)
OUTPUT(u4_u0_dma_ack_clr1_reg_Q)
OUTPUT(\u4_u3_buf1_reg_1__Q)
OUTPUT(u1_u3_pid_SETUP_r_reg_Q)
OUTPUT(\u4_u2_buf0_reg_3__Q)
OUTPUT(\u4_u1_buf1_reg_19__Q)
OUTPUT(\u4_u3_dma_out_left_reg_0__Q)
OUTPUT(\u4_u0_dma_out_left_reg_3__Q)
OUTPUT(\u4_u1_ienb_reg_3__Q)
OUTPUT(\u4_buf1_reg_6__Q)
OUTPUT(\u1_u0_d0_reg_2__Q)
OUTPUT(\u4_u1_buf0_reg_22__Q)
OUTPUT(u4_u0_r1_reg_Q)
OUTPUT(u4_int_src_re_reg_Q)
OUTPUT(\u4_u3_buf0_reg_14__Q)
OUTPUT(\u4_u1_buf0_orig_reg_5__Q)
OUTPUT(\u1_u3_adr_reg_15__Q)
OUTPUT(\u0_u0_ps_cnt_reg_3__Q)
OUTPUT(\u4_u2_buf0_orig_reg_14__Q)
OUTPUT(\u4_u1_buf1_reg_1__Q)
OUTPUT(\u4_u3_buf0_reg_13__Q)
OUTPUT(\u0_u0_me_cnt_reg_4__Q)
OUTPUT(\u0_rx_data_reg_1__Q)
OUTPUT(\u4_u0_buf1_reg_13__Q)
OUTPUT(\u4_u0_buf0_reg_9__Q)
OUTPUT(\u1_u3_new_sizeb_reg_12__Q)
OUTPUT(\u4_u0_buf0_reg_4__Q)
OUTPUT(\u4_buf1_reg_1__Q)
OUTPUT(u1_u3_buf1_not_aloc_reg_Q)
OUTPUT(\u1_u3_new_sizeb_reg_13__Q)
OUTPUT(\u1_u3_adr_reg_14__Q)
OUTPUT(\u4_u0_buf0_orig_m3_reg_6__Q)
OUTPUT(\u4_u1_buf0_orig_m3_reg_1__Q)
OUTPUT(\u4_u0_iena_reg_5__Q)
OUTPUT(u4_u2_dma_in_buf_sz1_reg_Q)
OUTPUT(\u1_u3_token_pid_sel_reg_0__Q)
OUTPUT(\u4_u0_buf0_reg_19__Q)
OUTPUT(\u4_u3_iena_reg_5__Q)
OUTPUT(u4_u2_intb_reg_Q)
OUTPUT(\u4_u0_buf0_orig_reg_6__Q)
OUTPUT(\u4_u1_buf0_orig_reg_8__Q)
OUTPUT(\u4_u2_buf0_orig_m3_reg_11__Q)
OUTPUT(\u4_u0_ienb_reg_1__Q)
OUTPUT(\u1_u0_d0_reg_0__Q)
OUTPUT(\u4_u3_buf1_reg_26__Q)
OUTPUT(\u0_u0_chirp_cnt_reg_1__Q)
OUTPUT(\u4_u3_buf0_orig_m3_reg_8__Q)
OUTPUT(\u4_u1_ienb_reg_4__Q)
OUTPUT(\u4_u3_buf0_reg_4__Q)
OUTPUT(\u1_u0_d0_reg_7__Q)
OUTPUT(\u4_u1_buf0_reg_4__Q)
OUTPUT(\u4_u1_buf1_reg_13__Q)
OUTPUT(\u4_u3_buf0_reg_27__Q)
OUTPUT(\u0_rx_data_reg_5__Q)
OUTPUT(\u4_u2_buf0_orig_reg_8__Q)
OUTPUT(\u4_u1_buf0_reg_13__Q)
OUTPUT(\u4_buf0_reg_6__Q)
OUTPUT(\u4_u0_buf1_reg_27__Q)
OUTPUT(\u4_buf0_reg_15__Q)
OUTPUT(\u4_u1_buf0_reg_27__Q)
OUTPUT(\u4_u0_buf1_reg_24__Q)
OUTPUT(\u4_u2_buf0_reg_20__Q)
OUTPUT(u1_u3_pid_IN_r_reg_Q)
OUTPUT(\u4_utmi_vend_ctrl_r_reg_0__Q)
OUTPUT(\u4_u2_buf1_reg_12__Q)
OUTPUT(\u4_u2_buf0_reg_1__Q)
OUTPUT(\u4_u0_buf0_reg_31__Q)
OUTPUT(\u1_u3_new_size_reg_6__Q)
OUTPUT(\u4_u3_dma_out_left_reg_5__Q)
OUTPUT(u1_u1_send_data_r_reg_Q)
OUTPUT(u4_rx_err_r_reg_Q)
OUTPUT(\u1_u2_last_buf_adr_reg_11__Q)
OUTPUT(\u4_u1_buf0_orig_reg_15__Q)
OUTPUT(\u4_u3_iena_reg_1__Q)
OUTPUT(\u4_u0_buf1_reg_7__Q)
OUTPUT(\u4_u1_buf1_reg_5__Q)
OUTPUT(\u1_u0_d2_reg_5__Q)
OUTPUT(u0_u0_ls_j_r_reg_Q)
OUTPUT(\u4_u3_buf1_reg_8__Q)
OUTPUT(\u4_u0_buf0_reg_6__Q)
OUTPUT(\u4_u0_buf0_reg_17__Q)
OUTPUT(\u4_u3_buf0_reg_10__Q)
OUTPUT(\u4_u2_buf1_reg_16__Q)
OUTPUT(\u4_u0_buf0_orig_reg_18__Q)
OUTPUT(\u4_u0_buf0_orig_m3_reg_9__Q)
OUTPUT(u1_u1_tx_first_r_reg_Q)
OUTPUT(\u4_u2_buf0_reg_9__Q)
OUTPUT(\u4_u1_buf0_reg_8__Q)
OUTPUT(\u4_u2_buf0_orig_reg_6__Q)
OUTPUT(\u4_u2_iena_reg_4__Q)
OUTPUT(\u0_u0_idle_cnt1_reg_5__Q)
OUTPUT(\u4_buf0_reg_16__Q)
OUTPUT(\u4_u2_buf1_reg_20__Q)
OUTPUT(\u0_u0_ps_cnt_reg_2__Q)
OUTPUT(\u4_u1_buf0_reg_19__Q)
OUTPUT(\u4_u1_buf1_reg_20__Q)
OUTPUT(\u4_u3_dma_out_left_reg_8__Q)
OUTPUT(\u4_u2_buf0_reg_8__Q)
OUTPUT(\u4_u1_csr1_reg_7__Q)
OUTPUT(\u4_u0_dma_out_left_reg_4__Q)
OUTPUT(\u4_buf1_reg_31__Q)
OUTPUT(\u4_u0_buf1_reg_6__Q)
OUTPUT(\u0_u0_me_cnt_reg_7__Q)
OUTPUT(\u4_u1_iena_reg_0__Q)
OUTPUT(\u4_u0_buf0_reg_13__Q)
OUTPUT(\u4_buf1_reg_13__Q)
OUTPUT(\u4_buf0_reg_4__Q)
OUTPUT(\u1_u0_d0_reg_1__Q)
OUTPUT(\u4_u1_buf1_reg_27__Q)
OUTPUT(\u4_u3_buf1_reg_12__Q)
OUTPUT(\u0_u0_me_ps_reg_2__Q)
OUTPUT(\u1_u2_last_buf_adr_reg_5__Q)
OUTPUT(\u4_u2_buf0_orig_reg_11__Q)
OUTPUT(\u4_u1_buf1_reg_28__Q)
OUTPUT(\u4_u3_ienb_reg_5__Q)
OUTPUT(\u4_u0_buf1_reg_30__Q)
OUTPUT(\u4_u2_buf0_orig_reg_17__Q)
OUTPUT(u1_u3_pid_OUT_r_reg_Q)
OUTPUT(u4_u3_int_re_reg_Q)
OUTPUT(\u4_u3_buf0_reg_17__Q)
OUTPUT(\u1_u2_last_buf_adr_reg_9__Q)
OUTPUT(\u4_u0_dma_out_left_reg_8__Q)
OUTPUT(\u4_u0_buf0_orig_reg_5__Q)
OUTPUT(\u4_u2_buf0_reg_16__Q)
OUTPUT(\u4_u2_buf0_orig_reg_4__Q)
OUTPUT(\u1_u2_last_buf_adr_reg_1__Q)
OUTPUT(\u4_u3_buf1_reg_5__Q)
OUTPUT(\u0_u0_me_ps2_reg_0__Q)
OUTPUT(\u4_u3_csr0_reg_0__Q)
OUTPUT(\u4_u2_buf0_orig_m3_reg_0__Q)
OUTPUT(\u4_u3_buf0_reg_8__Q)
OUTPUT(u4_u3_r5_reg_Q)
OUTPUT(\u4_u2_buf1_reg_24__Q)
OUTPUT(\u4_u2_buf1_reg_25__Q)
OUTPUT(\u4_u2_buf0_orig_m3_reg_8__Q)
OUTPUT(\u4_u0_buf0_orig_reg_7__Q)
OUTPUT(\u4_u2_buf1_reg_1__Q)
OUTPUT(\u4_u0_buf1_reg_22__Q)
OUTPUT(u4_u3_inta_reg_Q)
OUTPUT(\u4_u1_buf1_reg_16__Q)
OUTPUT(\u4_u3_buf1_reg_29__Q)
OUTPUT(\u4_u1_buf0_orig_m3_reg_4__Q)
OUTPUT(\u4_u2_buf0_orig_reg_0__Q)
OUTPUT(\u4_u3_buf1_reg_28__Q)
OUTPUT(\u0_rx_data_reg_3__Q)
OUTPUT(\u1_u3_adr_reg_12__Q)
OUTPUT(\u4_buf1_reg_15__Q)
OUTPUT(\u1_u3_new_size_reg_1__Q)
OUTPUT(u4_u3_dma_ack_clr1_reg_Q)
OUTPUT(\u4_csr_reg_31__Q)
OUTPUT(\u0_u0_ps_cnt_reg_0__Q)
OUTPUT(\u4_u1_ienb_reg_0__Q)
OUTPUT(\u4_u1_buf1_reg_12__Q)
OUTPUT(\u4_u1_buf1_reg_14__Q)
OUTPUT(\u4_u0_buf1_reg_21__Q)
OUTPUT(\u4_u0_iena_reg_2__Q)
OUTPUT(u1_u2_wr_done_reg_Q)
OUTPUT(u4_u2_r1_reg_Q)
OUTPUT(\u1_u0_d0_reg_6__Q)
OUTPUT(u4_attach_r_reg_Q)
OUTPUT(\u4_u3_buf0_reg_28__Q)
OUTPUT(\u4_buf1_reg_8__Q)
OUTPUT(\u4_u3_buf0_reg_31__Q)
OUTPUT(\u4_u3_buf1_reg_0__Q)
OUTPUT(\u4_u3_buf1_reg_11__Q)
OUTPUT(\u4_u1_buf0_reg_3__Q)
OUTPUT(\u4_u1_iena_reg_4__Q)
OUTPUT(\u4_u1_buf1_reg_7__Q)
OUTPUT(\u4_u2_buf1_reg_28__Q)
OUTPUT(\u4_u2_buf1_reg_30__Q)
OUTPUT(\u1_u2_last_buf_adr_reg_10__Q)
OUTPUT(\u0_u0_me_ps_reg_7__Q)
OUTPUT(\u4_u0_ienb_reg_2__Q)
OUTPUT(\u4_buf1_reg_5__Q)
OUTPUT(u1_u0_rxv2_reg_Q)
OUTPUT(\u1_u3_adr_reg_7__Q)
OUTPUT(\u4_u1_csr1_reg_8__Q)
OUTPUT(\u4_u3_csr0_reg_12__Q)
OUTPUT(\u4_u3_buf1_reg_27__Q)
OUTPUT(\u4_u1_dma_out_left_reg_11__Q)
OUTPUT(\u4_u3_buf0_orig_reg_13__Q)
OUTPUT(\u4_u0_buf0_orig_reg_17__Q)
OUTPUT(\u4_buf1_reg_4__Q)
OUTPUT(\u4_u2_buf0_orig_reg_12__Q)
OUTPUT(\u4_u0_buf0_reg_21__Q)
OUTPUT(\u4_u1_buf0_reg_26__Q)
OUTPUT(\u4_u0_buf0_reg_15__Q)
OUTPUT(\u4_u3_buf0_reg_11__Q)
OUTPUT(\u4_u0_buf0_reg_0__Q)
OUTPUT(\u1_u1_crc16_reg_3__Q)
OUTPUT(\u4_u1_dma_out_left_reg_1__Q)
OUTPUT(\u1_u2_last_buf_adr_reg_3__Q)
OUTPUT(\u4_u2_buf0_reg_21__Q)
OUTPUT(\u4_u0_ienb_reg_4__Q)
OUTPUT(u4_u3_r1_reg_Q)
OUTPUT(\u4_u1_buf0_reg_5__Q)
OUTPUT(\u4_u2_ienb_reg_1__Q)
OUTPUT(\u4_u2_buf0_reg_24__Q)
OUTPUT(\u4_buf1_reg_7__Q)
OUTPUT(\u4_u0_buf1_reg_3__Q)
OUTPUT(\u4_buf0_reg_10__Q)
OUTPUT(\u4_u1_buf1_reg_26__Q)
OUTPUT(\u4_u0_buf0_reg_25__Q)
OUTPUT(u1_u2_dtmp_sel_r_reg_Q)
OUTPUT(\u0_u0_me_ps_reg_5__Q)
OUTPUT(\u1_u2_rx_data_st_r_reg_6__Q)
OUTPUT(\u4_u0_buf0_reg_29__Q)
OUTPUT(\u4_u3_csr1_reg_8__Q)
OUTPUT(u4_u0_inta_reg_Q)
OUTPUT(\u4_u0_buf0_orig_reg_14__Q)
OUTPUT(\u4_u1_buf0_reg_30__Q)
OUTPUT(\u4_u0_buf0_orig_m3_reg_7__Q)
OUTPUT(\u1_u3_adr_reg_9__Q)
OUTPUT(\u4_u2_buf0_reg_31__Q)
OUTPUT(\u4_buf0_reg_5__Q)
OUTPUT(\u4_u1_buf1_reg_3__Q)
OUTPUT(\u4_u2_buf0_orig_reg_18__Q)
OUTPUT(\u4_u3_buf0_orig_m3_reg_1__Q)
OUTPUT(\u4_u1_buf0_orig_m3_reg_11__Q)
OUTPUT(\u0_u0_me_ps_reg_6__Q)
OUTPUT(\u4_u2_buf1_reg_5__Q)
OUTPUT(u4_u2_dma_out_buf_avail_reg_Q)
OUTPUT(\u4_u0_buf0_orig_reg_8__Q)
OUTPUT(\u4_u3_buf0_orig_reg_7__Q)
OUTPUT(\u1_u2_last_buf_adr_reg_4__Q)
OUTPUT(\u4_u3_buf0_orig_reg_2__Q)
OUTPUT(u4_utmi_vend_wr_r_reg_Q)
OUTPUT(\u4_u3_buf0_reg_24__Q)
OUTPUT(\u4_u2_buf1_reg_31__Q)
OUTPUT(\u4_u1_buf0_orig_reg_2__Q)
OUTPUT(\u1_u0_d2_reg_3__Q)
OUTPUT(\u4_u0_buf0_orig_m3_reg_4__Q)
OUTPUT(\u1_u2_last_buf_adr_reg_6__Q)
OUTPUT(\u4_intb_msk_reg_4__Q)
OUTPUT(\u4_u2_buf0_reg_30__Q)
OUTPUT(u1_u0_rxv1_reg_Q)
OUTPUT(\u4_u0_buf1_reg_8__Q)
OUTPUT(\u4_u2_buf1_reg_27__Q)
OUTPUT(\u4_u3_buf1_reg_16__Q)
OUTPUT(\u4_u2_dma_out_left_reg_11__Q)
OUTPUT(\u4_u2_buf0_reg_15__Q)
OUTPUT(\u4_u1_buf0_orig_m3_reg_6__Q)
OUTPUT(\u4_u0_buf1_reg_5__Q)
OUTPUT(\u4_u3_buf0_reg_29__Q)
OUTPUT(\u1_u2_rx_data_st_r_reg_4__Q)
OUTPUT(\u4_u0_buf0_orig_reg_11__Q)
OUTPUT(\u1_u3_new_sizeb_reg_0__Q)
OUTPUT(\u4_u1_csr0_reg_12__Q)
OUTPUT(\u1_u3_new_sizeb_reg_11__Q)
OUTPUT(\u4_buf1_reg_0__Q)
OUTPUT(\u4_u1_dma_out_left_reg_5__Q)
OUTPUT(\u4_u1_buf0_reg_21__Q)
OUTPUT(\u4_u3_buf1_reg_2__Q)
OUTPUT(\u1_u3_adr_r_reg_12__Q)
OUTPUT(\u4_u1_csr0_reg_0__Q)
OUTPUT(\u4_u3_buf0_reg_23__Q)
OUTPUT(\u4_u3_buf0_reg_9__Q)
OUTPUT(\u4_u0_buf0_orig_reg_12__Q)
OUTPUT(\u0_rx_data_reg_6__Q)
OUTPUT(\u4_u3_csr0_reg_11__Q)
OUTPUT(\u1_u3_idin_reg_28__Q)
OUTPUT(\u4_u2_buf0_orig_m3_reg_9__Q)
OUTPUT(\u4_u2_buf0_reg_5__Q)
OUTPUT(\u4_u0_buf0_reg_26__Q)
OUTPUT(\u4_u3_dma_out_left_reg_11__Q)
OUTPUT(\u4_u0_buf0_orig_m3_reg_10__Q)
OUTPUT(\u4_buf0_reg_14__Q)
OUTPUT(\u4_u3_buf0_orig_reg_9__Q)
OUTPUT(\u4_u2_dma_out_left_reg_5__Q)
OUTPUT(\u4_buf0_reg_11__Q)
OUTPUT(\u4_u3_ienb_reg_2__Q)
OUTPUT(\u4_u3_buf0_reg_0__Q)
OUTPUT(\u4_u3_buf1_reg_23__Q)
OUTPUT(u4_u2_inta_reg_Q)
OUTPUT(\u4_buf0_reg_1__Q)
OUTPUT(\u4_u0_dma_out_left_reg_1__Q)
OUTPUT(\u4_intb_msk_reg_2__Q)
OUTPUT(\u4_u3_dma_out_left_reg_4__Q)
OUTPUT(\u4_u0_iena_reg_4__Q)
OUTPUT(u4_u1_r5_reg_Q)
OUTPUT(\u4_u2_ienb_reg_0__Q)
OUTPUT(\u4_u2_csr0_reg_12__Q)
OUTPUT(\u4_u3_buf1_reg_19__Q)
OUTPUT(\u4_u3_buf1_reg_15__Q)
OUTPUT(\u4_u2_buf1_reg_11__Q)
OUTPUT(\u4_u1_buf1_reg_17__Q)
OUTPUT(\u4_u0_buf0_orig_reg_15__Q)
OUTPUT(\u4_u2_buf0_orig_m3_reg_4__Q)
OUTPUT(\u4_u0_buf1_reg_17__Q)
OUTPUT(\u4_buf1_reg_9__Q)
OUTPUT(\u4_u3_buf0_orig_m3_reg_7__Q)
OUTPUT(\u4_u0_iena_reg_3__Q)
OUTPUT(\u4_u0_buf0_reg_16__Q)
OUTPUT(\u4_u3_buf1_reg_25__Q)
OUTPUT(\u4_u3_buf1_reg_30__Q)
OUTPUT(u1_u2_word_done_reg_Q)
OUTPUT(\u1_u0_d1_reg_2__Q)
OUTPUT(\u4_u1_buf1_reg_22__Q)
OUTPUT(\u4_u0_buf1_reg_9__Q)
OUTPUT(\u1_u3_adr_reg_6__Q)
OUTPUT(\u4_u2_buf0_reg_6__Q)
OUTPUT(\u4_u0_buf1_reg_28__Q)
OUTPUT(\u4_u2_buf0_reg_18__Q)
OUTPUT(\u4_u2_buf0_orig_reg_1__Q)
OUTPUT(\u4_u2_buf0_orig_reg_5__Q)
OUTPUT(\u1_u0_d2_reg_0__Q)
OUTPUT(\u4_u2_buf0_reg_29__Q)
OUTPUT(\u4_u2_buf1_reg_23__Q)
OUTPUT(\u1_u0_d1_reg_7__Q)
OUTPUT(\u1_u3_new_sizeb_reg_4__Q)
OUTPUT(\u4_u3_buf0_orig_m3_reg_0__Q)
OUTPUT(\u4_intb_msk_reg_0__Q)
OUTPUT(\u1_u3_new_sizeb_reg_8__Q)
OUTPUT(\u4_u0_csr1_reg_7__Q)
OUTPUT(\u1_u3_adr_r_reg_16__Q)
OUTPUT(\u4_u0_buf0_reg_22__Q)
OUTPUT(\u4_u0_buf0_orig_m3_reg_5__Q)
OUTPUT(\u4_u0_buf0_orig_m3_reg_2__Q)
OUTPUT(\u4_u1_buf0_reg_29__Q)
OUTPUT(\u4_u0_csr0_reg_12__Q)
OUTPUT(\u4_buf1_reg_16__Q)
OUTPUT(u1_u3_send_token_reg_Q)
OUTPUT(\u4_u1_buf1_reg_8__Q)
OUTPUT(\u4_u3_buf0_reg_1__Q)
OUTPUT(\u4_u0_ienb_reg_3__Q)
OUTPUT(\u1_u0_d2_reg_1__Q)
OUTPUT(\u4_u1_buf0_orig_m3_reg_10__Q)
OUTPUT(\u4_u2_buf1_reg_6__Q)
OUTPUT(\u0_u0_me_ps_reg_3__Q)
OUTPUT(\u4_u2_buf1_reg_21__Q)
OUTPUT(\u1_u2_last_buf_adr_reg_7__Q)
OUTPUT(\u4_u3_buf1_reg_9__Q)
OUTPUT(\u4_u0_buf0_reg_20__Q)
OUTPUT(\u1_u1_crc16_reg_2__Q)
OUTPUT(\u4_u0_buf0_orig_m3_reg_1__Q)
OUTPUT(\u4_u2_csr0_reg_0__Q)
OUTPUT(\u4_buf1_reg_12__Q)
OUTPUT(\u0_u0_me_ps2_reg_5__Q)
OUTPUT(\u4_u2_ienb_reg_5__Q)
OUTPUT(\u4_u1_csr1_reg_2__Q)
OUTPUT(\u4_u2_buf0_orig_reg_10__Q)
OUTPUT(\u4_u3_buf1_reg_6__Q)
OUTPUT(\u4_u3_buf1_reg_21__Q)
OUTPUT(\u4_u1_buf1_reg_31__Q)
OUTPUT(\u4_u3_buf1_reg_4__Q)
OUTPUT(\u4_u2_iena_reg_1__Q)
OUTPUT(\u4_u3_buf0_orig_reg_1__Q)
OUTPUT(\u1_u3_new_sizeb_reg_3__Q)
OUTPUT(u4_u0_int_re_reg_Q)
OUTPUT(\u4_u1_buf0_orig_reg_4__Q)
OUTPUT(\u1_u1_crc16_reg_0__Q)
OUTPUT(\u4_u1_buf1_reg_24__Q)
OUTPUT(\u4_intb_msk_reg_5__Q)
OUTPUT(\u4_u0_buf0_orig_reg_10__Q)
OUTPUT(\u4_u1_buf0_orig_reg_1__Q)
OUTPUT(\u4_u0_buf0_orig_reg_4__Q)
OUTPUT(\u4_u3_buf1_reg_18__Q)
OUTPUT(\u4_u1_buf0_orig_m3_reg_7__Q)
OUTPUT(\u4_u2_buf0_orig_m3_reg_2__Q)
OUTPUT(\u4_u1_iena_reg_3__Q)
OUTPUT(\u0_u0_me_cnt_reg_5__Q)
OUTPUT(u4_u3_ots_stop_reg_Q)
OUTPUT(\u4_u1_buf0_reg_24__Q)
OUTPUT(\u4_u2_ienb_reg_4__Q)
OUTPUT(\u4_u0_buf1_reg_25__Q)
OUTPUT(\u4_u1_buf0_reg_2__Q)
OUTPUT(\u4_u3_buf1_reg_3__Q)
OUTPUT(\u4_u3_buf0_orig_reg_17__Q)
OUTPUT(\u1_u0_d2_reg_2__Q)
OUTPUT(\u4_u1_csr0_reg_11__Q)
OUTPUT(\u4_u1_buf1_reg_6__Q)
OUTPUT(u0_drive_k_r_reg_Q)
OUTPUT(\u4_u1_buf0_reg_25__Q)
OUTPUT(\u4_u2_dma_out_left_reg_8__Q)
OUTPUT(\u1_u3_adr_r_reg_0__Q)
OUTPUT(\u4_u3_buf0_reg_25__Q)
OUTPUT(\u4_csr_reg_16__Q)
OUTPUT(\u4_u2_buf1_reg_19__Q)
OUTPUT(\u4_u1_csr1_reg_9__Q)
OUTPUT(u4_pid_cs_err_r_reg_Q)
OUTPUT(\u4_u0_buf0_reg_7__Q)
OUTPUT(\u1_u1_crc16_reg_5__Q)
OUTPUT(\u4_u0_buf0_reg_14__Q)
OUTPUT(\u1_u0_d1_reg_5__Q)
OUTPUT(\u0_u0_line_state_r_reg_1__Q)
OUTPUT(\u1_u0_d0_reg_4__Q)
OUTPUT(\u4_u2_buf0_reg_0__Q)
OUTPUT(\u0_rx_data_reg_7__Q)
OUTPUT(\u4_u2_buf1_reg_3__Q)
OUTPUT(\u4_u2_dma_out_left_reg_3__Q)
OUTPUT(\u0_u0_me_cnt_reg_6__Q)
OUTPUT(\u4_u2_buf1_reg_29__Q)
OUTPUT(\u4_u2_buf1_reg_26__Q)
OUTPUT(\u4_u0_csr0_reg_0__Q)
OUTPUT(\u4_u0_dma_out_left_reg_0__Q)
OUTPUT(\u0_u0_me_ps_reg_1__Q)
OUTPUT(\u4_u3_ienb_reg_4__Q)
OUTPUT(\u4_u3_buf0_reg_3__Q)
OUTPUT(\u4_u2_ienb_reg_3__Q)
OUTPUT(u4_u0_ots_stop_reg_Q)
OUTPUT(\u4_u2_buf0_orig_reg_16__Q)
OUTPUT(\u4_u0_buf1_reg_12__Q)
OUTPUT(\u1_sof_time_reg_11__Q)
OUTPUT(\u4_u0_buf0_reg_27__Q)
OUTPUT(\u1_u3_adr_reg_11__Q)
OUTPUT(u4_u1_ots_stop_reg_Q)
OUTPUT(\u1_u0_d1_reg_6__Q)
OUTPUT(\u4_u0_ienb_reg_5__Q)
OUTPUT(\u0_u0_me_ps_reg_4__Q)
OUTPUT(suspend_clr_wr_reg_Q)
OUTPUT(u4_u2_dma_ack_clr1_reg_Q)
OUTPUT(\u4_u3_iena_reg_4__Q)
OUTPUT(\u4_u2_dma_out_left_reg_1__Q)
OUTPUT(\u1_u2_rx_data_st_r_reg_0__Q)
OUTPUT(\u4_u0_buf0_reg_1__Q)
OUTPUT(\u4_u3_buf0_orig_reg_16__Q)
OUTPUT(\u4_u1_buf0_orig_reg_31__Q)
OUTPUT(\u4_u3_buf0_orig_reg_4__Q)
OUTPUT(\u4_u0_buf1_reg_2__Q)
OUTPUT(u4_u2_int_re_reg_Q)
OUTPUT(\u4_u2_buf0_reg_22__Q)
OUTPUT(\u4_intb_msk_reg_6__Q)
OUTPUT(\u4_u1_buf0_reg_31__Q)
OUTPUT(\u4_u1_buf1_reg_21__Q)
OUTPUT(\u0_u0_me_ps_reg_0__Q)
OUTPUT(\u1_u1_crc16_reg_1__Q)
OUTPUT(\u4_u0_ienb_reg_0__Q)
OUTPUT(\u4_u2_buf0_orig_reg_3__Q)
OUTPUT(\u1_u3_new_size_reg_10__Q)
OUTPUT(\u4_u2_iena_reg_2__Q)
OUTPUT(u4_u2_r5_reg_Q)
OUTPUT(\u4_u0_buf1_reg_15__Q)
OUTPUT(\u4_u3_buf0_orig_reg_8__Q)
OUTPUT(\u4_u2_buf0_reg_13__Q)
OUTPUT(u4_u1_int_re_reg_Q)
OUTPUT(u4_suspend_r1_reg_Q)
OUTPUT(\u1_u0_d1_reg_3__Q)
OUTPUT(\u4_u2_buf1_reg_18__Q)
OUTPUT(\u4_u2_csr1_reg_8__Q)
OUTPUT(\u4_u3_buf0_orig_reg_3__Q)
OUTPUT(\u4_buf0_reg_2__Q)
OUTPUT(\u4_u3_buf0_reg_6__Q)
OUTPUT(\u1_u1_crc16_reg_4__Q)
OUTPUT(\u1_u0_d0_reg_5__Q)
OUTPUT(\u4_u2_buf1_reg_17__Q)
OUTPUT(\u1_u3_new_size_reg_12__Q)
OUTPUT(\u4_u2_buf0_orig_m3_reg_6__Q)
OUTPUT(\u4_u1_buf1_reg_29__Q)
OUTPUT(\u4_u0_buf1_reg_16__Q)
OUTPUT(\u1_u0_d0_reg_3__Q)
OUTPUT(\u4_u2_buf0_orig_reg_9__Q)
OUTPUT(\u4_u0_buf0_reg_23__Q)
OUTPUT(\u4_utmi_vend_ctrl_r_reg_1__Q)
OUTPUT(\u4_u2_buf1_reg_2__Q)
OUTPUT(\u4_u0_buf0_reg_2__Q)
OUTPUT(\u4_u1_buf1_reg_9__Q)
OUTPUT(\u4_u2_buf0_reg_26__Q)
OUTPUT(\u1_u3_adr_reg_16__Q)
OUTPUT(\u4_u3_buf1_reg_13__Q)
OUTPUT(\u4_utmi_vend_ctrl_r_reg_3__Q)
OUTPUT(\u4_u1_buf0_orig_m3_reg_9__Q)
OUTPUT(\u4_buf0_reg_31__Q)
OUTPUT(\u4_u2_iena_reg_5__Q)
OUTPUT(u4_usb_reset_r_reg_Q)
OUTPUT(\u4_u3_dma_out_left_reg_3__Q)
OUTPUT(\u4_u3_buf0_orig_m3_reg_6__Q)
OUTPUT(\u0_u0_ps_cnt_reg_1__Q)
OUTPUT(\u4_buf0_reg_9__Q)
OUTPUT(\u4_u2_buf1_reg_9__Q)
OUTPUT(u0_rx_active_reg_Q)
OUTPUT(\u4_u3_buf1_reg_14__Q)
OUTPUT(\u4_u3_buf0_orig_reg_14__Q)
OUTPUT(\u4_u1_buf0_orig_reg_10__Q)
OUTPUT(\u4_u1_iena_reg_1__Q)
OUTPUT(\u1_u3_new_sizeb_reg_2__Q)
OUTPUT(\u4_u0_buf0_orig_m3_reg_3__Q)
OUTPUT(\u1_u2_rx_data_st_r_reg_5__Q)
OUTPUT(\u4_u0_buf1_reg_29__Q)
OUTPUT(\u4_u0_buf0_orig_m3_reg_11__Q)
OUTPUT(\u0_u0_idle_cnt1_reg_7__Q)
OUTPUT(\u4_u1_csr1_reg_1__Q)
OUTPUT(\u1_u3_new_size_reg_11__Q)
OUTPUT(u0_u0_T1_gt_5_0_mS_reg_Q)
OUTPUT(\u4_u3_buf1_reg_7__Q)
OUTPUT(\u1_u3_new_sizeb_reg_9__Q)
OUTPUT(\u4_u0_buf0_orig_reg_2__Q)
OUTPUT(u1_frame_no_we_r_reg_Q)
OUTPUT(\u4_u1_buf0_reg_23__Q)
OUTPUT(\u4_u1_buf0_orig_reg_14__Q)
OUTPUT(\u4_intb_msk_reg_7__Q)
OUTPUT(\u4_buf0_reg_3__Q)
OUTPUT(\u4_u0_buf0_reg_24__Q)
OUTPUT(\u4_intb_msk_reg_1__Q)
OUTPUT(\u4_u0_buf1_reg_10__Q)
OUTPUT(\u4_u3_buf1_reg_24__Q)
OUTPUT(\u4_u2_buf0_reg_28__Q)
OUTPUT(\u4_u3_iena_reg_2__Q)
OUTPUT(\u1_u3_new_size_reg_3__Q)
OUTPUT(\u4_u1_ienb_reg_1__Q)
OUTPUT(\u4_u1_buf1_reg_23__Q)
OUTPUT(\u4_u1_buf0_reg_10__Q)
OUTPUT(\u4_u1_buf0_orig_reg_13__Q)
OUTPUT(\u4_u2_buf0_orig_m3_reg_10__Q)
OUTPUT(\u4_u1_buf0_reg_18__Q)
OUTPUT(\u4_u1_buf0_orig_m3_reg_8__Q)
OUTPUT(\u4_u3_csr1_reg_7__Q)
OUTPUT(\u4_u2_buf0_reg_25__Q)
OUTPUT(\u4_utmi_vend_ctrl_r_reg_2__Q)
OUTPUT(\u4_u3_buf0_reg_20__Q)
OUTPUT(\u4_u1_buf0_reg_14__Q)
OUTPUT(\u4_buf0_reg_0__Q)
OUTPUT(\u4_u0_buf0_reg_28__Q)
OUTPUT(\u4_u3_iena_reg_3__Q)
OUTPUT(\u1_u0_d2_reg_7__Q)
OUTPUT(\u0_u0_me_ps2_reg_1__Q)
OUTPUT(u1_u3_tx_data_to_reg_Q)
OUTPUT(\u4_u3_buf0_orig_m3_reg_2__Q)
OUTPUT(\u1_u2_rx_data_st_r_reg_3__Q)
OUTPUT(\u4_u2_buf1_reg_13__Q)
OUTPUT(u0_u0_drive_k_reg_Q)
OUTPUT(\u1_u3_new_size_reg_9__Q)
OUTPUT(\u4_u1_buf0_orig_reg_11__Q)
OUTPUT(\u4_u0_buf0_orig_reg_16__Q)
OUTPUT(\u4_u2_buf0_reg_14__Q)
OUTPUT(\u1_u3_new_size_reg_2__Q)
OUTPUT(\u4_inta_msk_reg_8__Q)
OUTPUT(\u1_u0_d1_reg_0__Q)
OUTPUT(u1_u3_pid_PING_r_reg_Q)
OUTPUT(\u4_buf0_reg_12__Q)
OUTPUT(\u4_buf0_reg_7__Q)
OUTPUT(\u4_u3_buf0_orig_m3_reg_3__Q)
OUTPUT(u0_u0_me_cnt_100_ms_reg_Q)
OUTPUT(\u1_u3_new_sizeb_reg_6__Q)
OUTPUT(\u4_u0_buf0_orig_reg_0__Q)
OUTPUT(\u4_u3_buf0_orig_reg_10__Q)
OUTPUT(\u4_u3_ienb_reg_1__Q)
OUTPUT(\u0_u0_me_ps2_reg_2__Q)
OUTPUT(\u4_u1_dma_out_left_reg_0__Q)
OUTPUT(\u4_u0_buf0_reg_30__Q)
OUTPUT(\u4_u0_buf0_reg_11__Q)
OUTPUT(u4_crc5_err_r_reg_Q)
OUTPUT(\u4_u0_buf1_reg_11__Q)
OUTPUT(\u4_u2_buf0_orig_m3_reg_1__Q)
OUTPUT(\u4_buf0_reg_8__Q)
OUTPUT(\u4_u3_buf1_reg_10__Q)
OUTPUT(\u4_u0_buf0_reg_18__Q)
OUTPUT(\u0_u0_me_ps2_reg_4__Q)
OUTPUT(\u4_u3_buf0_orig_reg_5__Q)
OUTPUT(\u4_u3_ienb_reg_3__Q)
OUTPUT(\u4_u3_buf0_reg_7__Q)
OUTPUT(\u4_u0_buf0_reg_10__Q)
OUTPUT(\u4_u2_buf0_reg_7__Q)
OUTPUT(\u4_u2_buf1_reg_7__Q)
OUTPUT(\u4_u1_buf0_orig_reg_6__Q)
OUTPUT(\u4_u3_buf1_reg_31__Q)
OUTPUT(\u4_u1_buf0_reg_1__Q)
OUTPUT(u4_u1_dma_ack_clr1_reg_Q)
OUTPUT(\u4_u3_buf1_reg_17__Q)
OUTPUT(\u1_u3_new_sizeb_reg_5__Q)
OUTPUT(\u4_u2_buf1_reg_4__Q)
OUTPUT(\u1_u2_rx_data_st_r_reg_1__Q)
OUTPUT(\u4_u2_buf0_orig_m3_reg_7__Q)
OUTPUT(\u4_u3_buf0_reg_22__Q)
OUTPUT(\u4_u3_buf0_orig_m3_reg_10__Q)
OUTPUT(\u4_u3_buf0_reg_18__Q)
OUTPUT(\u4_u1_buf0_orig_reg_18__Q)
OUTPUT(\u1_u1_crc16_reg_8__Q)
OUTPUT(\u4_u3_buf1_reg_22__Q)
OUTPUT(\u1_u3_new_sizeb_reg_1__Q)
OUTPUT(\u4_u1_buf0_orig_reg_0__Q)
OUTPUT(\u4_u3_buf0_reg_19__Q)
OUTPUT(\u4_u1_buf0_orig_reg_7__Q)
OUTPUT(\u4_u0_buf0_orig_reg_13__Q)
OUTPUT(\u4_u0_buf1_reg_1__Q)
OUTPUT(\u4_u2_dma_out_left_reg_4__Q)
OUTPUT(\u4_u0_dma_out_left_reg_5__Q)
OUTPUT(u4_u3_intb_reg_Q)
OUTPUT(\u4_u2_buf0_reg_17__Q)
OUTPUT(u4_u0_r5_reg_Q)
OUTPUT(\u1_u0_d2_reg_6__Q)
OUTPUT(\u4_u0_buf1_reg_18__Q)
OUTPUT(\u4_u2_iena_reg_3__Q)
OUTPUT(\u4_u2_buf0_orig_m3_reg_5__Q)
OUTPUT(\u4_buf0_reg_13__Q)
OUTPUT(\u4_u1_buf0_reg_15__Q)
OUTPUT(\u4_u2_buf1_reg_15__Q)
OUTPUT(\u1_u3_idin_reg_31__Q)
OUTPUT(\u4_u1_buf0_reg_6__Q)
OUTPUT(\u4_u3_buf0_reg_5__Q)
OUTPUT(\u4_u0_buf0_orig_reg_3__Q)
OUTPUT(\u1_u3_token_pid_sel_reg_1__Q)
OUTPUT(\u4_u0_buf0_reg_12__Q)
OUTPUT(\u4_u1_buf0_reg_28__Q)
OUTPUT(\u4_u1_dma_out_left_reg_8__Q)
OUTPUT(\u4_u2_buf0_orig_reg_2__Q)
OUTPUT(\u4_u0_buf1_reg_26__Q)
OUTPUT(\u4_buf1_reg_3__Q)
OUTPUT(\u4_u0_buf0_orig_reg_1__Q)
OUTPUT(\u1_u3_adr_reg_8__Q)
OUTPUT(\u4_u2_buf0_orig_m3_reg_3__Q)
OUTPUT(\u4_csr_reg_17__Q)
OUTPUT(\u4_intb_msk_reg_8__Q)
OUTPUT(u1_u3_buffer_overflow_reg_Q)
OUTPUT(\u4_u1_buf1_reg_18__Q)
OUTPUT(\u4_u3_buf0_orig_m3_reg_4__Q)
OUTPUT(\u4_u1_buf0_reg_16__Q)
OUTPUT(\u4_u2_csr1_reg_7__Q)
OUTPUT(\u4_u0_buf0_orig_reg_9__Q)
OUTPUT(\u0_rx_data_reg_4__Q)
OUTPUT(\u4_u0_buf1_reg_31__Q)
OUTPUT(u5_wb_ack_s2_reg_Q)
OUTPUT(\u4_u0_csr1_reg_8__Q)
OUTPUT(\u1_u2_last_buf_adr_reg_8__Q)
OUTPUT(\u4_u1_buf0_orig_reg_16__Q)
OUTPUT(\u4_u1_buf1_reg_4__Q)
OUTPUT(\u4_u2_iena_reg_0__Q)
OUTPUT(\u4_u1_buf0_orig_m3_reg_5__Q)
OUTPUT(\u4_u1_dma_out_left_reg_3__Q)
OUTPUT(\u4_u2_buf0_reg_12__Q)
OUTPUT(\u1_u3_new_sizeb_reg_10__Q)
OUTPUT(\u4_u2_buf0_reg_4__Q)
OUTPUT(\u4_u2_buf0_orig_reg_15__Q)
OUTPUT(u1_u1_send_data_r2_reg_Q)
OUTPUT(\u4_u3_buf0_orig_reg_15__Q)
OUTPUT(\u4_u0_buf0_orig_m3_reg_0__Q)
OUTPUT(\u4_u1_buf0_orig_reg_9__Q)
OUTPUT(\u4_buf1_reg_2__Q)
OUTPUT(\u4_u2_buf1_reg_22__Q)
OUTPUT(u0_u0_resume_req_s_reg_Q)
OUTPUT(u1_u0_rx_active_r_reg_Q)
OUTPUT(\u4_u3_buf0_reg_15__Q)
OUTPUT(\u4_u0_csr0_reg_11__Q)
OUTPUT(\u4_u0_buf0_reg_8__Q)
OUTPUT(\u4_inta_msk_reg_7__Q)
OUTPUT(\u4_u0_buf0_reg_3__Q)
OUTPUT(\u4_u3_iena_reg_0__Q)
OUTPUT(\u4_u3_buf0_reg_30__Q)
OUTPUT(\u4_u3_buf0_reg_2__Q)
OUTPUT(\u4_u2_buf0_reg_2__Q)
OUTPUT(\u4_u1_buf0_reg_11__Q)
OUTPUT(\u4_u1_buf1_reg_30__Q)
OUTPUT(\u0_u0_chirp_cnt_reg_0__Q)
OUTPUT(\u4_u1_buf0_orig_reg_12__Q)
OUTPUT(\u4_u2_csr0_reg_11__Q)
OUTPUT(\u1_u3_new_sizeb_reg_7__Q)
OUTPUT(\u4_u1_buf0_reg_12__Q)
OUTPUT(\u4_buf1_reg_10__Q)
OUTPUT(\u4_u1_buf0_orig_m3_reg_2__Q)
OUTPUT(\u4_u0_buf1_reg_4__Q)
OUTPUT(\u4_u1_buf0_orig_m3_reg_3__Q)
OUTPUT(\u4_u3_buf0_reg_16__Q)
OUTPUT(\u4_u3_buf0_orig_reg_12__Q)
OUTPUT(\u4_u1_csr1_reg_10__Q)
OUTPUT(\u0_u0_chirp_cnt_reg_2__Q)
OUTPUT(\u4_u2_buf0_reg_23__Q)
OUTPUT(\u4_u1_ienb_reg_2__Q)
OUTPUT(\u4_u3_buf0_reg_26__Q)
OUTPUT(\u4_intb_msk_reg_3__Q)
OUTPUT(\u4_u0_buf0_reg_5__Q)
OUTPUT(\u4_u0_dma_out_left_reg_11__Q)
OUTPUT(\u4_u1_buf0_reg_9__Q)
OUTPUT(\u4_u1_buf0_reg_0__Q)
OUTPUT(\u0_rx_data_reg_0__Q)
OUTPUT(\u4_u1_iena_reg_5__Q)
OUTPUT(u4_nse_err_r_reg_Q)
OUTPUT(\u4_u3_buf0_orig_m3_reg_5__Q)
OUTPUT(u1_u3_buf0_st_max_reg_Q)
OUTPUT(\u4_u2_buf1_reg_14__Q)
OUTPUT(\u4_u3_dma_out_left_reg_1__Q)
OUTPUT(u4_u1_r1_reg_Q)
OUTPUT(\u4_u0_buf1_reg_20__Q)
OUTPUT(\u1_u3_new_size_reg_13__Q)
OUTPUT(\u4_u1_buf1_reg_0__Q)
OUTPUT(u1_u2_idma_done_reg_Q)
OUTPUT(\u4_u1_buf1_reg_10__Q)
OUTPUT(\u0_u0_me_ps2_reg_7__Q)
OUTPUT(\u4_u3_buf0_orig_m3_reg_11__Q)
OUTPUT(\u4_u3_buf0_orig_reg_0__Q)
OUTPUT(\u4_u1_buf0_orig_m3_reg_0__Q)
OUTPUT(\u4_u0_buf0_orig_m3_reg_8__Q)
OUTPUT(\u1_u3_new_size_reg_7__Q)
OUTPUT(\u4_u2_dma_out_left_reg_0__Q)
OUTPUT(\u4_u3_buf1_reg_20__Q)
OUTPUT(u1_u2_mwe_reg_Q)
OUTPUT(u1_frame_no_same_reg_Q)
OUTPUT(\u4_u1_ienb_reg_5__Q)
OUTPUT(\u1_u2_rx_data_st_r_reg_7__Q)
OUTPUT(\u4_u3_buf0_orig_m3_reg_9__Q)
OUTPUT(TEST_sram_data_i_21_)
OUTPUT(TEST_wb_data_i_16_)
OUTPUT(TEST_wb_data_i_17_)
OUTPUT(TEST_TxReady_pad_i)
OUTPUT(TEST_sram_data_i_13_)
OUTPUT(TEST_DataIn_pad_i_1_)
OUTPUT(TEST_LineState_pad_i_1_)
OUTPUT(TEST_DataIn_pad_i_7_)
OUTPUT(TEST_wb_data_i_2_)
OUTPUT(TEST_wb_data_i_20_)
OUTPUT(TEST_wb_data_i_18_)
OUTPUT(TEST_wb_data_i_1_)
OUTPUT(TEST_sram_data_i_1_)
OUTPUT(TEST_sram_data_i_28_)
OUTPUT(TEST_usb_vbus_pad_i)
OUTPUT(TEST_dma_ack_i_3_)
OUTPUT(TEST_wb_addr_i_14_)
OUTPUT(TEST_VStatus_pad_i_1_)
OUTPUT(TEST_sram_data_i_31_)
OUTPUT(TEST_wb_data_i_13_)
OUTPUT(TEST_sram_data_i_11_)
OUTPUT(TEST_sram_data_i_25_)
OUTPUT(TEST_DataIn_pad_i_5_)
OUTPUT(TEST_clk_i)
OUTPUT(TEST_VStatus_pad_i_7_)
OUTPUT(TEST_VStatus_pad_i_3_)
OUTPUT(TEST_sram_data_i_4_)
OUTPUT(TEST_dma_ack_i_0_)
OUTPUT(TEST_wb_addr_i_17_)
OUTPUT(TEST_VStatus_pad_i_6_)
OUTPUT(TEST_sram_data_i_23_)
OUTPUT(TEST_DataIn_pad_i_4_)
OUTPUT(TEST_sram_data_i_6_)
OUTPUT(TEST_wb_addr_i_11_)
OUTPUT(TEST_wb_data_i_15_)
OUTPUT(TEST_wb_data_i_30_)
OUTPUT(TEST_sram_data_i_26_)
OUTPUT(TEST_sram_data_i_5_)
OUTPUT(TEST_VStatus_pad_i_5_)
OUTPUT(TEST_VStatus_pad_i_4_)
OUTPUT(TEST_wb_we_i)
OUTPUT(TEST_sram_data_i_27_)
OUTPUT(TEST_DataIn_pad_i_2_)
OUTPUT(TEST_wb_addr_i_6_)
OUTPUT(TEST_dma_ack_i_1_)
OUTPUT(TEST_wb_data_i_29_)
OUTPUT(TEST_wb_data_i_19_)
OUTPUT(TEST_wb_data_i_22_)
OUTPUT(TEST_RxValid_pad_i)
OUTPUT(TEST_resume_req_i)
OUTPUT(TEST_wb_data_i_3_)
OUTPUT(TEST_VStatus_pad_i_2_)
OUTPUT(TEST_wb_addr_i_5_)
OUTPUT(TEST_wb_data_i_9_)
OUTPUT(TEST_wb_data_i_23_)
OUTPUT(TEST_sram_data_i_18_)
OUTPUT(TEST_wb_addr_i_15_)
OUTPUT(TEST_wb_data_i_10_)
OUTPUT(TEST_wb_data_i_5_)
OUTPUT(TEST_dma_ack_i_2_)
OUTPUT(TEST_sram_data_i_14_)
OUTPUT(TEST_wb_data_i_26_)
OUTPUT(TEST_sram_data_i_16_)
OUTPUT(TEST_DataIn_pad_i_3_)
OUTPUT(TEST_wb_data_i_8_)
OUTPUT(TEST_wb_data_i_4_)
OUTPUT(TEST_wb_data_i_24_)
OUTPUT(TEST_wb_cyc_i)
OUTPUT(TEST_sram_data_i_9_)
OUTPUT(TEST_wb_data_i_14_)
OUTPUT(TEST_wb_data_i_21_)
OUTPUT(TEST_sram_data_i_2_)
OUTPUT(TEST_wb_addr_i_10_)
OUTPUT(TEST_sram_data_i_3_)
OUTPUT(TEST_sram_data_i_12_)
OUTPUT(TEST_sram_data_i_24_)
OUTPUT(TEST_phy_clk_pad_i)
OUTPUT(TEST_sram_data_i_17_)
OUTPUT(TEST_DataIn_pad_i_0_)
OUTPUT(TEST_wb_addr_i_12_)
OUTPUT(TEST_sram_data_i_7_)
OUTPUT(TEST_sram_data_i_20_)
OUTPUT(TEST_DataIn_pad_i_6_)
OUTPUT(TEST_wb_data_i_12_)
OUTPUT(TEST_sram_data_i_0_)
OUTPUT(TEST_wb_stb_i)
OUTPUT(TEST_wb_data_i_28_)
OUTPUT(TEST_LineState_pad_i_0_)
OUTPUT(TEST_wb_data_i_11_)
OUTPUT(TEST_wb_addr_i_16_)
OUTPUT(TEST_sram_data_i_10_)
OUTPUT(TEST_wb_data_i_31_)
OUTPUT(TEST_wb_data_i_7_)
OUTPUT(TEST_wb_data_i_0_)
OUTPUT(TEST_wb_addr_i_13_)
OUTPUT(TEST_wb_data_i_27_)
OUTPUT(TEST_VStatus_pad_i_0_)
OUTPUT(TEST_wb_data_i_6_)
OUTPUT(TEST_wb_addr_i_4_)
OUTPUT(TEST_RxError_pad_i)
OUTPUT(TEST_sram_data_i_19_)
OUTPUT(TEST_sram_data_i_15_)
OUTPUT(TEST_wb_addr_i_7_)
OUTPUT(TEST_RxActive_pad_i)
OUTPUT(TEST_wb_data_i_25_)
OUTPUT(TEST_sram_data_i_30_)
OUTPUT(TEST_wb_addr_i_3_)
OUTPUT(TEST_sram_data_i_29_)
OUTPUT(TEST_wb_addr_i_8_)
OUTPUT(TEST_wb_addr_i_2_)
OUTPUT(TEST_rst_i)
OUTPUT(TEST_sram_data_i_8_)
OUTPUT(TEST_wb_addr_i_9_)
OUTPUT(TEST_sram_data_i_22_)
OUTPUT(n_11068)
OUTPUT(n_11427)
OUTPUT(n_12051)
OUTPUT(n_11199)
OUTPUT(n_9686)
OUTPUT(n_10835)
OUTPUT(n_7469)
OUTPUT(n_12922)
OUTPUT(n_10771)
OUTPUT(n_11814)
OUTPUT(n_4700)
OUTPUT(n_8823)
OUTPUT(n_870)
OUTPUT(n_6454)
OUTPUT(n_7462)
OUTPUT(n_8406)
OUTPUT(n_10843)
OUTPUT(n_7874)
OUTPUT(n_12366)
OUTPUT(n_10060)
OUTPUT(n_11816)
OUTPUT(n_2952)
OUTPUT(n_12597)
OUTPUT(n_8233)
OUTPUT(n_11579)
OUTPUT(n_11587)
OUTPUT(n_7558)
OUTPUT(n_9858)
OUTPUT(n_12015)
OUTPUT(n_9793)
OUTPUT(n_7576)
OUTPUT(\u1_u3_state_9_)
OUTPUT(n_11211)
OUTPUT(n_12582)
OUTPUT(u1_u2_rx_data_done_r)
OUTPUT(n_7504)
OUTPUT(n_8427)
OUTPUT(n_8831)
OUTPUT(n_8121)
OUTPUT(n_11328)
OUTPUT(n_9946)
OUTPUT(n_13065)
OUTPUT(n_8773)
OUTPUT(n_11363)
OUTPUT(n_12541)
OUTPUT(n_11809)
OUTPUT(n_9352)
OUTPUT(n_12678)
OUTPUT(n_9693)
OUTPUT(n_13042)
OUTPUT(n_9622)
OUTPUT(n_7433)
OUTPUT(n_12520)
OUTPUT(n_13084)
OUTPUT(n_11222)
OUTPUT(n_12220)
OUTPUT(n_4973)
OUTPUT(n_10850)
OUTPUT(n_8292)
OUTPUT(n_8349)
OUTPUT(n_11131)
OUTPUT(n_157)
OUTPUT(usb_suspend)
OUTPUT(n_11547)
OUTPUT(n_6450)
OUTPUT(n_11349)
OUTPUT(n_10072)
OUTPUT(TxReady_pad_i__bufout7)
OUTPUT(n_11130)
OUTPUT(n_12224)
OUTPUT(n_11194)
OUTPUT(n_12230)
OUTPUT(n_11258)
OUTPUT(n_7725)
OUTPUT(n_10837)
OUTPUT(n_955)
OUTPUT(n_11420)
OUTPUT(n_7448)
OUTPUT(n_7379)
OUTPUT(n_9365)
OUTPUT(n_8200)
OUTPUT(n_10067)
OUTPUT(n_9264)
OUTPUT(u4_suspend_r)
OUTPUT(n_13063)
OUTPUT(u1_u1_tx_valid_r1)
OUTPUT(n_5598)
OUTPUT(n_9775)
OUTPUT(n_11779)
OUTPUT(n_12676)
OUTPUT(n_13069)
OUTPUT(n_10820)
OUTPUT(n_2588)
OUTPUT(n_8124)
OUTPUT(n_9155)
OUTPUT(n_11538)
OUTPUT(n_11475)
OUTPUT(n_10099)
OUTPUT(n_8860)
OUTPUT(n_10048)
OUTPUT(n_8294)
OUTPUT(n_10595)
OUTPUT(n_11611)
OUTPUT(n_3008)
OUTPUT(n_8851)
OUTPUT(n_10055)
OUTPUT(n_11226)
OUTPUT(n_12576)
OUTPUT(n_12241)
OUTPUT(n_4202)
OUTPUT(n_8319)
OUTPUT(n_12261)
OUTPUT(n_13064)
OUTPUT(n_1737)
OUTPUT(n_8353)
OUTPUT(n_3377)
OUTPUT(n_7471)
OUTPUT(n_2833)
OUTPUT(n_10130)
OUTPUT(n_12028)
OUTPUT(n_11083)
OUTPUT(n_8691)
OUTPUT(n_11066)
OUTPUT(n_7445)
OUTPUT(n_11242)
OUTPUT(n_7492)
OUTPUT(n_12088)
OUTPUT(usb_attached)
OUTPUT(n_4325)
OUTPUT(n_10122)
OUTPUT(n_11489)
OUTPUT(n_5294)
OUTPUT(\u1_u3_state_9_)
OUTPUT(n_11193)
OUTPUT(n_11516)
OUTPUT(n_8755)
OUTPUT(n_12553)
OUTPUT(n_9165)
OUTPUT(n_6276)
OUTPUT(u1_rx_data_valid)
OUTPUT(n_10836)
OUTPUT(n_3223)
OUTPUT(n_10061)
OUTPUT(n_8304)
OUTPUT(n_8265)
OUTPUT(n_12527)
OUTPUT(n_4597)
OUTPUT(n_7882)
OUTPUT(n_12974)
OUTPUT(n_8246)
OUTPUT(n_8126)
OUTPUT(n_11472)
OUTPUT(n_13076)
OUTPUT(n_12916)
OUTPUT(n_8396)
OUTPUT(n_10118)
OUTPUT(n_7505)
OUTPUT(n_10046)
OUTPUT(n_8169)
OUTPUT(n_11812)
OUTPUT(n_2224)
OUTPUT(n_2949)
OUTPUT(n_11369)
OUTPUT(n_5404)
OUTPUT(n_9677)
OUTPUT(n_4938)
OUTPUT(n_5308)
OUTPUT(LineState_pad_i_0___bufout14)
OUTPUT(n_12675)
OUTPUT(LineState_pad_i_1___bufout9)
OUTPUT(n_11452)
OUTPUT(n_8399)
OUTPUT(n_10831)
OUTPUT(n_11086)
OUTPUT(n_12140)
OUTPUT(n_12796)
OUTPUT(n_8113)
OUTPUT(n_4251)
OUTPUT(n_10106)
OUTPUT(n_12663)
OUTPUT(n_11591)
OUTPUT(n_11733)
OUTPUT(n_11810)
OUTPUT(n_12689)
OUTPUT(n_9448)
OUTPUT(n_5295)
OUTPUT(n_5367)
OUTPUT(n_10052)
OUTPUT(n_10057)
OUTPUT(n_11588)
OUTPUT(n_7785)
OUTPUT(n_11228)
OUTPUT(n_12900)
OUTPUT(n_12517)
OUTPUT(n_11288)
OUTPUT(n_8768)
OUTPUT(n_9133)
OUTPUT(n_8237)
OUTPUT(n_10371)
OUTPUT(n_11006)
OUTPUT(u0_u0_resume_req_s1)
OUTPUT(n_9860)
OUTPUT(n_8104)
OUTPUT(n_7731)
OUTPUT(n_48)
OUTPUT(n_5312)
OUTPUT(n_12467)
OUTPUT(n_9887)
OUTPUT(n_12134)
OUTPUT(n_12121)
OUTPUT(n_11200)
OUTPUT(n_11658)
OUTPUT(n_7486)
OUTPUT(n_10944)
OUTPUT(n_7413)
OUTPUT(n_11508)
OUTPUT(n_6572)
OUTPUT(n_9703)
OUTPUT(n_3091)
OUTPUT(n_9973)
OUTPUT(n_11549)
OUTPUT(n_12462)
OUTPUT(n_7825)
OUTPUT(n_5828)
OUTPUT(n_10091)
OUTPUT(n_9236)
OUTPUT(n_9401)
OUTPUT(n_8311)
OUTPUT(n_10053)
OUTPUT(n_10950)
OUTPUT(n_12136)
OUTPUT(n_12012)
OUTPUT(n_4747)
OUTPUT(n_12210)
OUTPUT(n_11578)
OUTPUT(n_8284)
OUTPUT(n_12059)
OUTPUT(n_12424)
OUTPUT(n_8444)
OUTPUT(n_11223)
OUTPUT(n_10077)
OUTPUT(n_11423)
OUTPUT(n_11414)
OUTPUT(n_12925)
OUTPUT(n_4252)
OUTPUT(n_11602)
OUTPUT(n_12215)
OUTPUT(n_11728)
OUTPUT(n_3408)
OUTPUT(n_8457)
OUTPUT(n_8263)
OUTPUT(n_9350)
OUTPUT(nse_err)
OUTPUT(n_3083)
OUTPUT(n_5919)
OUTPUT(n_10114)
OUTPUT(n_8213)
OUTPUT(n_7863)
OUTPUT(n_8106)
OUTPUT(n_11561)
OUTPUT(n_9426)
OUTPUT(n_2587)
OUTPUT(n_8235)
OUTPUT(n_10088)
OUTPUT(\VStatus_r_7_)
OUTPUT(n_4998)
OUTPUT(n_12544)
OUTPUT(n_8373)
OUTPUT(n_8454)
OUTPUT(n_11528)
OUTPUT(n_7942)
OUTPUT(n_11460)
OUTPUT(n_11196)
OUTPUT(n_11465)
OUTPUT(n_7466)
OUTPUT(n_8845)
OUTPUT(n_11569)
OUTPUT(n_2207)
OUTPUT(n_12011)
OUTPUT(n_8441)
OUTPUT(n_10109)
OUTPUT(n_8834)
OUTPUT(n_10479)
OUTPUT(n_10952)
OUTPUT(n_11256)
OUTPUT(n_13074)
OUTPUT(n_12679)
OUTPUT(n_9966)
OUTPUT(n_11458)
OUTPUT(n_3000)
OUTPUT(n_11833)
OUTPUT(n_8694)
OUTPUT(n_9139)
OUTPUT(n_11286)
OUTPUT(n_11047)
OUTPUT(n_12207)
OUTPUT(n_7795)
OUTPUT(n_12921)
OUTPUT(n_1739)
OUTPUT(n_10094)
OUTPUT(n_11419)
OUTPUT(n_7865)
OUTPUT(n_7878)
OUTPUT(n_8393)
OUTPUT(n_8098)
OUTPUT(n_9478)
OUTPUT(n_1405)
OUTPUT(n_10085)
OUTPUT(n_11255)
OUTPUT(n_12605)
OUTPUT(n_11542)
OUTPUT(n_2211)
OUTPUT(n_10160)
OUTPUT(n_8436)
OUTPUT(n_9347)
OUTPUT(n_11719)
OUTPUT(n_13087)
OUTPUT(n_11577)
OUTPUT(n_8171)
OUTPUT(n_9479)
OUTPUT(n_11396)
OUTPUT(n_12605)
OUTPUT(n_5004)
OUTPUT(n_11829)
OUTPUT(n_8387)
OUTPUT(n_13696)
OUTPUT(n_12223)
OUTPUT(n_8439)
OUTPUT(n_9889)
OUTPUT(DataIn_pad_i_4___bufout4)
OUTPUT(n_9768)
OUTPUT(n_8701)
OUTPUT(n_10131)
OUTPUT(n_7833)
OUTPUT(n_8220)
OUTPUT(n_11397)
OUTPUT(n_10818)
OUTPUT(n_3432)
OUTPUT(n_11709)
OUTPUT(n_812)
OUTPUT(n_12067)
OUTPUT(n_8432)
OUTPUT(n_8194)
OUTPUT(n_11657)
OUTPUT(n_12719)
OUTPUT(n_8467)
OUTPUT(n_9409)
OUTPUT(n_12227)
OUTPUT(n_4692)
OUTPUT(n_9699)
OUTPUT(n_2948)
OUTPUT(n_9461)
OUTPUT(n_11403)
OUTPUT(n_12084)
OUTPUT(n_11720)
OUTPUT(n_9237)
OUTPUT(n_8140)
OUTPUT(n_12246)
OUTPUT(n_9701)
OUTPUT(n_11691)
OUTPUT(n_8400)
OUTPUT(n_11582)
OUTPUT(n_8760)
OUTPUT(n_13025)
OUTPUT(n_7866)
OUTPUT(n_8297)
OUTPUT(n_9795)
OUTPUT(n_7483)
OUTPUT(n_8224)
OUTPUT(n_5103)
OUTPUT(n_13036)
OUTPUT(n_10773)
OUTPUT(n_8165)
OUTPUT(n_12047)
OUTPUT(n_2922)
OUTPUT(n_10168)
OUTPUT(n_2209)
OUTPUT(n_10076)
OUTPUT(n_8357)
OUTPUT(n_8190)
OUTPUT(n_2212)
OUTPUT(n_11466)
OUTPUT(n_9463)
OUTPUT(n_10593)
OUTPUT(n_11061)
OUTPUT(n_12081)
OUTPUT(n_8433)
OUTPUT(n_11560)
OUTPUT(n_4160)
OUTPUT(n_8136)
OUTPUT(n_12393)
OUTPUT(n_12130)
OUTPUT(n_7957)
OUTPUT(n_10159)
OUTPUT(n_10931)
OUTPUT(n_12225)
OUTPUT(n_12211)
OUTPUT(n_3691)
OUTPUT(n_9765)
OUTPUT(n_11695)
OUTPUT(n_7408)
OUTPUT(n_9137)
OUTPUT(n_11572)
OUTPUT(n_7843)
OUTPUT(n_8336)
OUTPUT(n_8708)
OUTPUT(n_12265)
OUTPUT(n_11605)
OUTPUT(n_10100)
OUTPUT(n_7805)
OUTPUT(n_13018)
OUTPUT(n_10104)
OUTPUT(n_8745)
OUTPUT(n_11069)
OUTPUT(n_11204)
OUTPUT(u1_adr_256)
OUTPUT(n_13022)
OUTPUT(n_12395)
OUTPUT(n_7881)
OUTPUT(n_12033)
OUTPUT(n_9695)
OUTPUT(n_4217)
OUTPUT(n_11607)
OUTPUT(n_2340)
OUTPUT(n_8207)
OUTPUT(n_8730)
OUTPUT(n_12219)
OUTPUT(n_9950)
OUTPUT(n_11584)
OUTPUT(n_11287)
OUTPUT(n_175)
OUTPUT(n_11407)
OUTPUT(n_1698)
OUTPUT(n_5368)
OUTPUT(n_10073)
OUTPUT(n_11402)
OUTPUT(n_3115)
OUTPUT(n_12690)
OUTPUT(n_11540)
OUTPUT(n_6547)
OUTPUT(n_9581)
OUTPUT(n_7888)
OUTPUT(n_12518)
OUTPUT(VStatus_pad_i_3___bufout20)
OUTPUT(n_11112)
OUTPUT(n_12126)
OUTPUT(n_3367)
OUTPUT(n_11462)
OUTPUT(n_5648)
OUTPUT(n_8804)
OUTPUT(n_12538)
OUTPUT(n_12075)
OUTPUT(n_9583)
OUTPUT(n_3694)
OUTPUT(n_4703)
OUTPUT(n_8840)
OUTPUT(n_2910)
OUTPUT(n_10166)
OUTPUT(n_10095)
OUTPUT(n_11474)
OUTPUT(n_6131)
OUTPUT(n_12144)
OUTPUT(n_9373)
OUTPUT(n_4739)
OUTPUT(n_9842)
OUTPUT(n_2213)
OUTPUT(n_11511)
OUTPUT(n_11922)
OUTPUT(n_7855)
OUTPUT(n_9428)
OUTPUT(n_8829)
OUTPUT(n_12099)
OUTPUT(n_2896)
OUTPUT(n_6192)
OUTPUT(n_11488)
OUTPUT(n_8494)
OUTPUT(n_9235)
OUTPUT(n_10103)
OUTPUT(n_10770)
OUTPUT(n_11459)
OUTPUT(DataIn_pad_i_6___bufout3)
OUTPUT(n_7329)
OUTPUT(n_3369)
OUTPUT(n_10841)
OUTPUT(n_8355)
OUTPUT(n_11703)
OUTPUT(n_11699)
OUTPUT(n_10851)
OUTPUT(n_8201)
OUTPUT(n_13101)
OUTPUT(u4_u2_dma_ack_wr1)
OUTPUT(n_8215)
OUTPUT(n_8502)
OUTPUT(n_11426)
OUTPUT(n_13085)
OUTPUT(n_7423)
OUTPUT(n_8864)
OUTPUT(n_11377)
OUTPUT(n_5343)
OUTPUT(n_7449)
OUTPUT(n_10506)
OUTPUT(n_8175)
OUTPUT(n_11054)
OUTPUT(n_12168)
OUTPUT(n_12166)
OUTPUT(n_4734)
OUTPUT(n_8765)
OUTPUT(n_10124)
OUTPUT(n_10927)
OUTPUT(n_7488)
OUTPUT(n_8152)
OUTPUT(n_100)
OUTPUT(n_7551)
OUTPUT(n_9696)
OUTPUT(n_11009)
OUTPUT(n_12194)
OUTPUT(n_1671)
OUTPUT(n_10132)
OUTPUT(n_11274)
OUTPUT(n_11729)
OUTPUT(n_7464)
OUTPUT(n_8289)
OUTPUT(n_9438)
OUTPUT(n_9469)
OUTPUT(n_11529)
OUTPUT(n_12715)
OUTPUT(n_11299)
OUTPUT(n_12237)
OUTPUT(n_3280)
OUTPUT(VStatus_pad_i_7___bufout5)
OUTPUT(n_12971)
OUTPUT(n_9705)
OUTPUT(n_10054)
OUTPUT(n_10994)
OUTPUT(n_8503)
OUTPUT(n_7814)
OUTPUT(n_5204)
OUTPUT(n_11338)
OUTPUT(n_11432)
OUTPUT(n_12978)
OUTPUT(n_8217)
OUTPUT(n_7434)
OUTPUT(n_11723)
OUTPUT(n_8827)
OUTPUT(n_3120)
OUTPUT(u4_u0_dma_ack_wr1)
OUTPUT(n_7366)
OUTPUT(n_2222)
OUTPUT(n_12063)
OUTPUT(n_7481)
OUTPUT(n_1810)
OUTPUT(n_12089)
OUTPUT(n_8118)
OUTPUT(n_2217)
OUTPUT(n_10058)
OUTPUT(n_10102)
OUTPUT(n_11805)
OUTPUT(n_11437)
OUTPUT(n_11352)
OUTPUT(VStatus_pad_i_6___bufout17)
OUTPUT(n_4943)
OUTPUT(n_2930)
OUTPUT(n_9786)
OUTPUT(n_3718)
OUTPUT(n_10157)
OUTPUT(n_11694)
OUTPUT(n_11201)
OUTPUT(n_13070)
OUTPUT(n_10507)
OUTPUT(u4_u1_r4)
OUTPUT(n_7953)
OUTPUT(n_12222)
OUTPUT(n_10847)
OUTPUT(n_10078)
OUTPUT(n_7424)
OUTPUT(n_12135)
OUTPUT(n_9482)
OUTPUT(n_7572)
OUTPUT(n_12239)
OUTPUT(n_8517)
OUTPUT(n_12872)
OUTPUT(n_9464)
OUTPUT(n_11249)
OUTPUT(n_11708)
OUTPUT(n_10839)
OUTPUT(n_11440)
OUTPUT(n_4562)
OUTPUT(n_7827)
OUTPUT(n_12923)
OUTPUT(n_1791)
OUTPUT(n_5385)
OUTPUT(n_11603)
OUTPUT(n_11048)
OUTPUT(n_12066)
OUTPUT(u1_adr_264)
OUTPUT(n_2216)
OUTPUT(n_11704)
OUTPUT(n_10852)
OUTPUT(n_11379)
OUTPUT(n_11550)
OUTPUT(n_8231)
OUTPUT(n_2551)
OUTPUT(n_12132)
OUTPUT(n_11819)
OUTPUT(n_8203)
OUTPUT(n_4563)
OUTPUT(n_10240)
OUTPUT(n_11447)
OUTPUT(n_8391)
OUTPUT(n_8477)
OUTPUT(n_12014)
OUTPUT(n_11926)
OUTPUT(n_12570)
OUTPUT(n_11354)
OUTPUT(n_8449)
OUTPUT(n_10086)
OUTPUT(n_9688)
OUTPUT(n_5202)
OUTPUT(n_7777)
OUTPUT(n_8186)
OUTPUT(LineState_pad_i_0___bufout15)
OUTPUT(n_11802)
OUTPUT(n_7470)
OUTPUT(n_12129)
OUTPUT(n_8079)
OUTPUT(n_12573)
OUTPUT(n_8709)
OUTPUT(n_3700)
OUTPUT(n_9286)
OUTPUT(n_10658)
OUTPUT(n_6452)
OUTPUT(n_11278)
OUTPUT(n_12065)
OUTPUT(n_2950)
OUTPUT(n_8946)
OUTPUT(n_9798)
OUTPUT(n_11480)
OUTPUT(n_9752)
OUTPUT(n_8260)
OUTPUT(n_10110)
OUTPUT(n_10855)
OUTPUT(n_11361)
OUTPUT(n_11946)
OUTPUT(n_8403)
OUTPUT(n_11197)
OUTPUT(n_11202)
OUTPUT(n_10849)
OUTPUT(n_8678)
OUTPUT(n_10854)
OUTPUT(n_3374)
OUTPUT(n_8308)
OUTPUT(n_13032)
OUTPUT(n_3117)
OUTPUT(n_7876)
OUTPUT(n_12235)
OUTPUT(n_4201)
OUTPUT(n_11192)
OUTPUT(n_11583)
OUTPUT(n_8204)
OUTPUT(n_2221)
OUTPUT(n_5884)
OUTPUT(n_33)
OUTPUT(n_1402)
OUTPUT(n_11565)
OUTPUT(n_8501)
OUTPUT(n_9481)
OUTPUT(n_12245)
OUTPUT(n_11931)
OUTPUT(n_8130)
OUTPUT(n_9468)
OUTPUT(n_11613)
OUTPUT(n_2944)
OUTPUT(n_11408)
OUTPUT(n_11449)
OUTPUT(n_10074)
OUTPUT(n_10084)
OUTPUT(n_2956)
OUTPUT(n_11132)
OUTPUT(n_4850)
OUTPUT(n_8711)
OUTPUT(n_13026)
OUTPUT(n_10081)
OUTPUT(n_12687)
OUTPUT(n_11590)
OUTPUT(n_11575)
OUTPUT(n_7941)
OUTPUT(n_10047)
OUTPUT(n_8314)
OUTPUT(n_8871)
OUTPUT(n_10079)
OUTPUT(n_11273)
OUTPUT(n_7494)
OUTPUT(n_9702)
OUTPUT(n_10070)
OUTPUT(n_13077)
OUTPUT(n_11585)
OUTPUT(VStatus_pad_i_4___bufout18)
OUTPUT(n_12537)
OUTPUT(n_8090)
OUTPUT(n_5290)
OUTPUT(n_9796)
OUTPUT(n_5666)
OUTPUT(n_12226)
OUTPUT(n_11257)
OUTPUT(n_7489)
OUTPUT(n_8706)
OUTPUT(n_13031)
OUTPUT(n_5321)
OUTPUT(n_10158)
OUTPUT(n_11535)
OUTPUT(n_7823)
OUTPUT(n_8754)
OUTPUT(n_8451)
OUTPUT(n_8428)
OUTPUT(n_5647)
OUTPUT(n_2447)
OUTPUT(n_4489)
OUTPUT(n_5873)
OUTPUT(n_8360)
OUTPUT(n_8464)
OUTPUT(n_11389)
OUTPUT(n_13034)
OUTPUT(n_11259)
OUTPUT(n_8362)
OUTPUT(n_2568)
OUTPUT(n_10115)
OUTPUT(n_7940)
OUTPUT(n_12368)
OUTPUT(n_12549)
OUTPUT(n_11544)
OUTPUT(n_7432)
OUTPUT(n_11820)
OUTPUT(n_11702)
OUTPUT(u4_u0_r4)
OUTPUT(n_8302)
OUTPUT(n_9491)
OUTPUT(n_12091)
OUTPUT(n_7441)
OUTPUT(n_7837)
OUTPUT(n_9262)
OUTPUT(n_12017)
OUTPUT(VStatus_pad_i_5___bufout21)
OUTPUT(n_5376)
OUTPUT(n_11998)
OUTPUT(n_11696)
OUTPUT(n_11456)
OUTPUT(n_11595)
OUTPUT(n_12389)
OUTPUT(n_10834)
OUTPUT(n_8881)
OUTPUT(n_11725)
OUTPUT(n_9689)
OUTPUT(n_12901)
OUTPUT(n_12008)
OUTPUT(n_11453)
OUTPUT(n_11225)
OUTPUT(u4_u1_dma_ack_wr1)
OUTPUT(n_10126)
OUTPUT(n_10444)
OUTPUT(n_11828)
OUTPUT(n_8753)
OUTPUT(n_11710)
OUTPUT(n_3692)
OUTPUT(n_8717)
OUTPUT(n_8505)
OUTPUT(n_10117)
OUTPUT(n_8742)
OUTPUT(n_9480)
OUTPUT(n_11217)
OUTPUT(\VStatus_r_0_)
OUTPUT(u1_adr_261)
OUTPUT(n_12141)
OUTPUT(n_7729)
OUTPUT(n_10668)
OUTPUT(n_11818)
OUTPUT(n_11205)
OUTPUT(n_12214)
OUTPUT(n_11464)
OUTPUT(u1_adr_255)
OUTPUT(n_8675)
OUTPUT(n_11601)
OUTPUT(n_3113)
OUTPUT(n_7811)
OUTPUT(n_12149)
OUTPUT(n_2954)
OUTPUT(n_4745)
OUTPUT(n_9452)
OUTPUT(n_12038)
OUTPUT(n_11241)
OUTPUT(n_9466)
OUTPUT(n_10874)
OUTPUT(n_8167)
OUTPUT(VStatus_pad_i_2___bufout6)
OUTPUT(n_11734)
OUTPUT(n_8424)
OUTPUT(n_7375)
OUTPUT(n_11555)
OUTPUT(n_7566)
OUTPUT(n_9692)
OUTPUT(n_12379)
OUTPUT(u5_wb_ack_s1a)
OUTPUT(n_8296)
OUTPUT(n_8244)
OUTPUT(n_11290)
OUTPUT(n_12082)
OUTPUT(n_8286)
OUTPUT(n_7954)
OUTPUT(n_11473)
OUTPUT(n_6573)
OUTPUT(n_12106)
OUTPUT(n_5238)
OUTPUT(n_8150)
OUTPUT(n_12186)
OUTPUT(n_1743)
OUTPUT(n_12680)
OUTPUT(n_8351)
OUTPUT(n_12688)
OUTPUT(n_3114)
OUTPUT(n_8863)
OUTPUT(n_11444)
OUTPUT(n_4942)
OUTPUT(n_7571)
OUTPUT(u4_u2_r4)
OUTPUT(n_8148)
OUTPUT(n_8184)
OUTPUT(n_11717)
OUTPUT(n_11944)
OUTPUT(n_8229)
OUTPUT(n_11252)
OUTPUT(n_6456)
OUTPUT(n_8163)
OUTPUT(n_2215)
OUTPUT(n_3412)
OUTPUT(n_10022)
OUTPUT(n_11254)
OUTPUT(n_11383)
OUTPUT(n_8281)
OUTPUT(n_8412)
OUTPUT(n_9764)
OUTPUT(n_11629)
OUTPUT(n_11395)
OUTPUT(n_8115)
OUTPUT(n_12354)
OUTPUT(n_4595)
OUTPUT(n_7378)
OUTPUT(n_8949)
OUTPUT(n_11566)
OUTPUT(n_8241)
OUTPUT(n_12204)
OUTPUT(n_2228)
OUTPUT(n_4170)
OUTPUT(n_7570)
OUTPUT(n_7727)
OUTPUT(n_4941)
OUTPUT(n_8856)
OUTPUT(n_8705)
OUTPUT(n_2218)
OUTPUT(n_10120)
OUTPUT(n_2223)
OUTPUT(n_9861)
OUTPUT(n_8173)
OUTPUT(n_11156)
OUTPUT(n_8107)
OUTPUT(n_13089)
OUTPUT(n_8766)
OUTPUT(n_7374)
OUTPUT(n_12267)
OUTPUT(n_8368)
OUTPUT(n_10123)
OUTPUT(n_8250)
OUTPUT(n_12459)
OUTPUT(n_10162)
OUTPUT(n_11995)
OUTPUT(n_9788)
OUTPUT(n_10165)
OUTPUT(n_12027)
OUTPUT(VStatus_pad_i_1___bufout11)
OUTPUT(n_8116)
OUTPUT(n_11337)
OUTPUT(n_5818)
OUTPUT(n_8295)
OUTPUT(n_8109)
OUTPUT(n_9754)
OUTPUT(n_12551)
OUTPUT(n_11941)
OUTPUT(n_13837)
OUTPUT(n_8206)
OUTPUT(n_10133)
OUTPUT(n_5969)
OUTPUT(n_11670)
OUTPUT(n_2895)
OUTPUT(resume_req_r)
OUTPUT(n_8819)
OUTPUT(n_2916)
OUTPUT(n_5557)
OUTPUT(n_7879)
OUTPUT(n_13071)
OUTPUT(n_11118)
OUTPUT(n_11568)
OUTPUT(n_12273)
OUTPUT(n_5309)
OUTPUT(n_7818)
OUTPUT(n_8411)
OUTPUT(n_10139)
OUTPUT(n_12664)
OUTPUT(n_12208)
OUTPUT(n_7939)
OUTPUT(n_8389)
OUTPUT(n_11358)
OUTPUT(n_3840)
OUTPUT(n_10089)
OUTPUT(n_4517)
OUTPUT(DataIn_pad_i_1___bufout2)
OUTPUT(n_13029)
OUTPUT(n_8138)
OUTPUT(n_8303)
OUTPUT(n_11405)
OUTPUT(n_5872)
OUTPUT(n_8112)
OUTPUT(n_11510)
OUTPUT(n_10062)
OUTPUT(n_3002)
OUTPUT(n_8821)
OUTPUT(n_7569)
OUTPUT(n_73)
OUTPUT(n_12079)
OUTPUT(n_12209)
OUTPUT(n_11151)
OUTPUT(n_3406)
OUTPUT(n_7429)
OUTPUT(n_8687)
OUTPUT(n_12919)
OUTPUT(n_12231)
OUTPUT(n_10413)
OUTPUT(n_9680)
OUTPUT(n_4737)
OUTPUT(n_8848)
OUTPUT(n_8182)
OUTPUT(n_3368)
OUTPUT(n_8425)
OUTPUT(n_5240)
OUTPUT(n_5024)
OUTPUT(n_2546)
OUTPUT(n_5594)
OUTPUT(n_11507)
OUTPUT(n_6304)
OUTPUT(n_3410)
OUTPUT(n_8318)
OUTPUT(n_2378)
OUTPUT(n_8226)
OUTPUT(n_11557)
OUTPUT(n_8257)
OUTPUT(n_11240)
OUTPUT(n_10783)
OUTPUT(n_12216)
OUTPUT(n_11817)
OUTPUT(n_11666)
OUTPUT(n_11332)
OUTPUT(n_11005)
OUTPUT(n_12146)
OUTPUT(n_8346)
OUTPUT(n_11530)
OUTPUT(n_12496)
OUTPUT(n_8128)
OUTPUT(n_11533)
OUTPUT(n_7411)
OUTPUT(n_12228)
OUTPUT(n_2227)
OUTPUT(n_11693)
OUTPUT(n_8338)
OUTPUT(n_10873)
OUTPUT(n_8310)
OUTPUT(rx_err)
OUTPUT(n_12165)
OUTPUT(n_12641)
OUTPUT(n_10170)
OUTPUT(n_9476)
OUTPUT(n_8382)
OUTPUT(n_10090)
OUTPUT(n_11350)
OUTPUT(n_6133)
OUTPUT(n_12608)
OUTPUT(n_11227)
OUTPUT(n_9394)
OUTPUT(n_7461)
OUTPUT(n_11795)
OUTPUT(n_9569)
OUTPUT(n_12085)
OUTPUT(n_10936)
OUTPUT(n_2220)
OUTPUT(n_7485)
OUTPUT(n_8114)
OUTPUT(n_11559)
OUTPUT(\VStatus_r_5_)
OUTPUT(n_11438)
OUTPUT(n_5558)
OUTPUT(n_3077)
OUTPUT(n_7422)
OUTPUT(n_8110)
OUTPUT(n_13019)
OUTPUT(n_8344)
OUTPUT(n_9808)
OUTPUT(u1_u3_out_to_small_r)
OUTPUT(n_3063)
OUTPUT(n_9797)
OUTPUT(n_13028)
OUTPUT(n_12124)
OUTPUT(n_7898)
OUTPUT(n_11378)
OUTPUT(n_5044)
OUTPUT(n_8324)
OUTPUT(n_11417)
OUTPUT(n_2917)
OUTPUT(n_8300)
OUTPUT(n_8422)
OUTPUT(n_3709)
OUTPUT(n_2935)
OUTPUT(u1_u2_rx_data_done_r)
OUTPUT(n_11813)
OUTPUT(n_7835)
OUTPUT(n_11506)
OUTPUT(n_9138)
OUTPUT(n_8414)
OUTPUT(n_10591)
OUTPUT(n_11930)
OUTPUT(n_11614)
OUTPUT(n_8837)
OUTPUT(n_12195)
OUTPUT(n_12377)
OUTPUT(n_11823)
OUTPUT(n_11348)
OUTPUT(n_8331)
OUTPUT(n_7437)
OUTPUT(n_9844)
OUTPUT(n_7472)
OUTPUT(n_7447)
OUTPUT(n_2886)
OUTPUT(n_367)
OUTPUT(n_10592)
OUTPUT(n_12404)
OUTPUT(n_10943)
OUTPUT(n_7495)
OUTPUT(n_9484)
OUTPUT(n_12263)
OUTPUT(n_12824)
OUTPUT(n_12137)
OUTPUT(n_11272)
OUTPUT(n_7816)
OUTPUT(n_10112)
OUTPUT(n_8495)
OUTPUT(n_8417)
OUTPUT(n_8415)
OUTPUT(n_2432)
OUTPUT(n_11245)
OUTPUT(n_8208)
OUTPUT(n_8180)
OUTPUT(n_11698)
OUTPUT(n_11356)
OUTPUT(u1_adr_252)
OUTPUT(n_9873)
OUTPUT(n_1766)
OUTPUT(n_4856)
OUTPUT(n_6130)
OUTPUT(n_5322)
OUTPUT(n_8944)
OUTPUT(n_3)
OUTPUT(n_8326)
OUTPUT(n_10316)
OUTPUT(n_11574)
OUTPUT(n_11341)
OUTPUT(n_11248)
OUTPUT(n_8447)
OUTPUT(n_12229)
OUTPUT(n_9278)
OUTPUT(n_5900)
OUTPUT(n_5595)
OUTPUT(n_9862)
OUTPUT(n_8279)
OUTPUT(n_7491)
OUTPUT(u4_u1_r4)
OUTPUT(n_12232)
OUTPUT(n_11953)
OUTPUT(n_11580)
OUTPUT(n_11059)
OUTPUT(n_9675)
OUTPUT(n_2402)
OUTPUT(n_5014)
OUTPUT(n_11573)
OUTPUT(n_11482)
OUTPUT(n_11004)
OUTPUT(n_5556)
OUTPUT(n_11297)
OUTPUT(n_8825)
OUTPUT(n_7458)
OUTPUT(n_11700)
OUTPUT(n_9763)
OUTPUT(n_11796)
OUTPUT(n_11596)
OUTPUT(n_10134)
OUTPUT(n_8142)
OUTPUT(\VStatus_r_2_)
OUTPUT(n_9767)
OUTPUT(n_8462)
OUTPUT(n_10563)
OUTPUT(n_10107)
OUTPUT(n_11612)
OUTPUT(n_2932)
OUTPUT(n_5599)
OUTPUT(n_8120)
OUTPUT(n_8948)
OUTPUT(n_4200)
OUTPUT(n_8191)
OUTPUT(n_11804)
OUTPUT(n_8334)
OUTPUT(\VStatus_r_6_)
OUTPUT(n_7307)
OUTPUT(n_7864)
OUTPUT(n_7439)
OUTPUT(n_11221)
OUTPUT(n_9676)
OUTPUT(n_9281)
OUTPUT(n_11339)
OUTPUT(n_8410)
OUTPUT(\VStatus_r_1_)
OUTPUT(n_11284)
OUTPUT(n_11250)
OUTPUT(n_5251)
OUTPUT(n_12064)
OUTPUT(n_11421)
OUTPUT(n_12683)
OUTPUT(n_6472)
OUTPUT(n_9475)
OUTPUT(n_13082)
OUTPUT(n_10838)
OUTPUT(n_0)
OUTPUT(n_12269)
OUTPUT(n_11665)
OUTPUT(n_11251)
OUTPUT(n_13020)
OUTPUT(n_11298)
OUTPUT(LineState_pad_i_1___bufout10)
OUTPUT(n_12567)
OUTPUT(n_11415)
OUTPUT(n_8328)
OUTPUT(n_11195)
OUTPUT(n_8498)
OUTPUT(n_9691)
OUTPUT(n_4521)
OUTPUT(n_11937)
OUTPUT(n_10845)
OUTPUT(n_10860)
OUTPUT(n_11606)
OUTPUT(n_11289)
OUTPUT(n_1779)
OUTPUT(n_12212)
OUTPUT(n_2907)
OUTPUT(n_12076)
OUTPUT(n_12120)
OUTPUT(n_11668)
OUTPUT(n_2208)
OUTPUT(n_11655)
OUTPUT(n_3693)
OUTPUT(n_11807)
OUTPUT(n_11276)
OUTPUT(n_12234)
OUTPUT(n_12924)
OUTPUT(n_8267)
OUTPUT(n_11445)
OUTPUT(n_13096)
OUTPUT(n_3119)
OUTPUT(n_2942)
OUTPUT(n_5239)
OUTPUT(n_9700)
OUTPUT(n_180)
OUTPUT(n_8469)
OUTPUT(n_10856)
OUTPUT(n_12717)
OUTPUT(n_11825)
OUTPUT(n_9166)
OUTPUT(n_12651)
OUTPUT(n_8756)
OUTPUT(n_12138)
OUTPUT(n_7844)
OUTPUT(n_7831)
OUTPUT(n_8161)
OUTPUT(n_8857)
OUTPUT(n_10568)
OUTPUT(n_12073)
OUTPUT(n_11375)
OUTPUT(n_2946)
OUTPUT(n_12071)
OUTPUT(n_11826)
OUTPUT(n_8497)
OUTPUT(n_11015)
OUTPUT(n_9681)
OUTPUT(n_8476)
OUTPUT(u1_u2_wr_done_r)
OUTPUT(n_11215)
OUTPUT(n_10848)
OUTPUT(n_11997)
OUTPUT(n_11386)
OUTPUT(n_11553)
OUTPUT(u4_u3_r4)
OUTPUT(n_11246)
OUTPUT(n_13027)
OUTPUT(n_5386)
OUTPUT(n_7431)
OUTPUT(n_7792)
OUTPUT(n_8209)
OUTPUT(n_8117)
OUTPUT(n_10135)
OUTPUT(n_2934)
OUTPUT(n_11721)
OUTPUT(n_10071)
OUTPUT(n_6114)
OUTPUT(n_8684)
OUTPUT(n_11509)
OUTPUT(n_11393)
OUTPUT(u1_adr_253)
OUTPUT(n_7409)
OUTPUT(n_12128)
OUTPUT(n_12236)
OUTPUT(n_11292)
OUTPUT(n_9854)
OUTPUT(n_11303)
OUTPUT(n_8744)
OUTPUT(n_2206)
OUTPUT(n_11589)
OUTPUT(n_11594)
OUTPUT(n_10678)
OUTPUT(n_8408)
OUTPUT(n_9474)
OUTPUT(n_2214)
OUTPUT(n_7701)
OUTPUT(n_11224)
OUTPUT(n_9857)
OUTPUT(n_9751)
OUTPUT(n_13108)
OUTPUT(n_8379)
OUTPUT(n_8099)
OUTPUT(n_9471)
OUTPUT(n_12546)
OUTPUT(n_11593)
OUTPUT(n_8430)
OUTPUT(n_12069)
OUTPUT(n_11220)
OUTPUT(n_10870)
OUTPUT(n_11210)
OUTPUT(n_11045)
OUTPUT(n_11133)
OUTPUT(n_10075)
OUTPUT(n_8409)
OUTPUT(n_10113)
OUTPUT(n_4214)
OUTPUT(n_13033)
OUTPUT(n_12391)
OUTPUT(n_11502)
OUTPUT(n_7459)
OUTPUT(n_10111)
OUTPUT(n_9685)
OUTPUT(n_10947)
OUTPUT(n_11672)
OUTPUT(n_11360)
OUTPUT(n_3373)
OUTPUT(n_11398)
OUTPUT(n_7440)
OUTPUT(n_2926)
OUTPUT(n_10476)
OUTPUT(n_10059)
OUTPUT(n_12986)
OUTPUT(n_12403)
OUTPUT(n_12515)
OUTPUT(n_11219)
OUTPUT(n_8132)
OUTPUT(n_8155)
OUTPUT(n_11277)
OUTPUT(n_4502)
OUTPUT(n_13109)
OUTPUT(n_11714)
OUTPUT(n_8878)
OUTPUT(n_7812)
OUTPUT(n_13048)
OUTPUT(n_12018)
OUTPUT(n_10108)
OUTPUT(n_428)
OUTPUT(n_8157)
OUTPUT(n_8248)
OUTPUT(n_12797)
OUTPUT(n_11806)
OUTPUT(n_12677)
OUTPUT(n_10164)
OUTPUT(n_12016)
OUTPUT(n_9785)
OUTPUT(n_12686)
OUTPUT(n_7234)
OUTPUT(n_7443)
OUTPUT(n_12123)
OUTPUT(n_8108)
OUTPUT(n_11008)
OUTPUT(n_7761)
OUTPUT(n_11410)
OUTPUT(n_11212)
OUTPUT(n_10840)
OUTPUT(n_9582)
OUTPUT(n_11945)
OUTPUT(n_11129)
OUTPUT(n_10064)
OUTPUT(n_9472)
OUTPUT(n_7829)
OUTPUT(n_11206)
OUTPUT(n_7857)
OUTPUT(n_11283)
OUTPUT(n_7762)
OUTPUT(usb_reset)
OUTPUT(n_11609)
OUTPUT(n_8672)
OUTPUT(n_4178)
OUTPUT(n_12001)
OUTPUT(n_11116)
OUTPUT(n_11442)
OUTPUT(n_12274)
OUTPUT(n_11485)
OUTPUT(n_7797)
OUTPUT(n_9794)
OUTPUT(n_8212)
OUTPUT(n_8255)
OUTPUT(n_8316)
OUTPUT(n_10083)
OUTPUT(n_9265)
OUTPUT(n_7425)
OUTPUT(n_11412)
OUTPUT(n_10127)
OUTPUT(n_11512)
OUTPUT(DataIn_pad_i_5___bufout1)
OUTPUT(u5_wb_ack_s1)
OUTPUT(u1_adr_254)
OUTPUT(n_9945)
OUTPUT(n_11400)
OUTPUT(n_8102)
OUTPUT(n_11803)
OUTPUT(n_11243)
OUTPUT(n_10101)
OUTPUT(n_11546)
OUTPUT(n_12127)
OUTPUT(n_10045)
OUTPUT(n_11815)
OUTPUT(n_8499)
OUTPUT(n_11604)
OUTPUT(n_10861)
OUTPUT(n_8733)
OUTPUT(n_1776)
OUTPUT(n_9408)
OUTPUT(n_10995)
OUTPUT(n_7846)
OUTPUT(n_12087)
OUTPUT(n_13060)
OUTPUT(u4_u3_r4)
OUTPUT(n_11592)
OUTPUT(n_10105)
OUTPUT(n_3698)
OUTPUT(n_11531)
OUTPUT(n_6109)
OUTPUT(n_11355)
OUTPUT(n_10066)
OUTPUT(n_11229)
OUTPUT(n_10930)
OUTPUT(n_11117)
OUTPUT(n_11705)
OUTPUT(n_7380)
OUTPUT(n_10163)
OUTPUT(n_4769)
OUTPUT(n_4853)
OUTPUT(u4_u2_r4)
OUTPUT(n_2225)
OUTPUT(n_5652)
OUTPUT(n_11359)
OUTPUT(n_9789)
OUTPUT(n_8395)
OUTPUT(n_11503)
OUTPUT(n_10946)
OUTPUT(n_7943)
OUTPUT(n_11659)
OUTPUT(n_2929)
OUTPUT(n_8472)
OUTPUT(n_11370)
OUTPUT(n_7430)
OUTPUT(n_6447)
OUTPUT(n_10065)
OUTPUT(n_8202)
OUTPUT(n_4560)
OUTPUT(n_7460)
OUTPUT(n_11938)
OUTPUT(n_11952)
OUTPUT(n_9643)
OUTPUT(n_9179)
OUTPUT(n_7868)
OUTPUT(n_7955)
OUTPUT(n_10023)
OUTPUT(n_9348)
OUTPUT(n_5881)
OUTPUT(n_10082)
OUTPUT(n_11599)
OUTPUT(n_10068)
OUTPUT(\VStatus_r_4_)
OUTPUT(VStatus_pad_i_0___bufout16)
OUTPUT(n_10932)
OUTPUT(n_6546)
OUTPUT(n_8274)
OUTPUT(n_8420)
OUTPUT(n_8681)
OUTPUT(n_3048)
OUTPUT(n_9407)
OUTPUT(n_11478)
OUTPUT(n_6280)
OUTPUT(n_8277)
OUTPUT(n_8418)
OUTPUT(n_11543)
OUTPUT(n_5324)
OUTPUT(n_3282)
OUTPUT(n_2226)
OUTPUT(n_11406)
OUTPUT(n_3111)
OUTPUT(n_11448)
OUTPUT(n_11387)
OUTPUT(n_9884)
OUTPUT(n_11537)
OUTPUT(n_11064)
OUTPUT(n_8253)
OUTPUT(n_13024)
OUTPUT(n_5278)
OUTPUT(n_9268)
OUTPUT(n_8307)
OUTPUT(usb_suspend)
OUTPUT(n_6104)
OUTPUT(n_12039)
OUTPUT(n_12218)
OUTPUT(n_12458)
OUTPUT(n_13079)
OUTPUT(n_12620)
OUTPUT(n_8144)
OUTPUT(n_12465)
OUTPUT(n_12927)
OUTPUT(n_11357)
OUTPUT(n_12185)
OUTPUT(n_8707)
OUTPUT(n_8419)
OUTPUT(n_10156)
OUTPUT(n_9674)
OUTPUT(n_8298)
OUTPUT(n_11727)
OUTPUT(n_12539)
OUTPUT(n_7393)
OUTPUT(n_8159)
OUTPUT(n_8854)
OUTPUT(n_3376)
OUTPUT(n_9766)
OUTPUT(n_5287)
OUTPUT(n_8459)
OUTPUT(n_11576)
OUTPUT(n_2431)
OUTPUT(n_7820)
OUTPUT(n_8731)
OUTPUT(n_8198)
OUTPUT(n_8239)
OUTPUT(n_8111)
OUTPUT(n_8123)
OUTPUT(n_8269)
OUTPUT(n_11247)
OUTPUT(n_8371)
OUTPUT(n_11598)
OUTPUT(n_11822)
OUTPUT(n_5650)
OUTPUT(n_11950)
OUTPUT(n_10116)
OUTPUT(n_5463)
OUTPUT(n_12777)
OUTPUT(n_11718)
OUTPUT(n_4693)
OUTPUT(n_10097)
OUTPUT(n_10119)
OUTPUT(n_9863)
OUTPUT(n_8366)
OUTPUT(n_8312)
OUTPUT(n_12891)
OUTPUT(n_13023)
OUTPUT(n_13102)
OUTPUT(n_11476)
OUTPUT(n_8178)
OUTPUT(n_9697)
OUTPUT(n_8757)
OUTPUT(n_8188)
OUTPUT(n_11940)
OUTPUT(n_13045)
OUTPUT(n_3306)
OUTPUT(n_1660)
OUTPUT(n_4211)
OUTPUT(n_11552)
OUTPUT(n_10098)
OUTPUT(n_1368)
OUTPUT(n_2955)
OUTPUT(n_7579)
OUTPUT(n_12798)
OUTPUT(n_11007)
OUTPUT(n_13095)
OUTPUT(n_8134)
OUTPUT(n_7332)
OUTPUT(n_8313)
OUTPUT(n_8101)
OUTPUT(n_10928)
OUTPUT(n_10573)
OUTPUT(n_2580)
OUTPUT(n_10205)
OUTPUT(n_10121)
OUTPUT(n_9845)
OUTPUT(n_10096)
OUTPUT(n_9266)
OUTPUT(n_3071)
OUTPUT(n_10051)
OUTPUT(n_12681)
OUTPUT(n_10998)
OUTPUT(n_7438)
OUTPUT(n_9563)
OUTPUT(n_9801)
OUTPUT(n_9885)
OUTPUT(n_4122)
OUTPUT(n_8748)
OUTPUT(n_11455)
OUTPUT(n_8288)
OUTPUT(n_11960)
OUTPUT(n_11253)
OUTPUT(n_11418)
OUTPUT(n_11942)
OUTPUT(n_9465)
OUTPUT(n_9683)
OUTPUT(n_12083)
OUTPUT(n_11065)
OUTPUT(n_7482)
OUTPUT(n_7871)
OUTPUT(n_7577)
OUTPUT(n_11244)
OUTPUT(n_11422)
OUTPUT(n_11457)
OUTPUT(n_12240)
OUTPUT(n_8119)
OUTPUT(n_5422)
OUTPUT(n_11501)
OUTPUT(n_12217)
OUTPUT(n_10056)
OUTPUT(n_5925)
OUTPUT(n_12090)
OUTPUT(n_8747)
OUTPUT(DataIn_pad_i_7___bufout8)
OUTPUT(n_6453)
OUTPUT(n_11115)
OUTPUT(n_11351)
OUTPUT(n_7480)
OUTPUT(n_9427)
OUTPUT(n_10772)
OUTPUT(n_9321)
OUTPUT(n_13049)
OUTPUT(n_8199)
OUTPUT(n_12078)
OUTPUT(n_4939)
OUTPUT(n_11208)
OUTPUT(n_11534)
OUTPUT(n_12540)
OUTPUT(n_11515)
OUTPUT(n_7444)
OUTPUT(n_11271)
OUTPUT(n_10125)
OUTPUT(n_11690)
OUTPUT(n_2581)
OUTPUT(n_12405)
OUTPUT(n_7426)
OUTPUT(n_12062)
OUTPUT(n_11527)
OUTPUT(n_3116)
OUTPUT(n_8752)
OUTPUT(n_11484)
OUTPUT(n_12521)
OUTPUT(n_2361)
OUTPUT(n_11450)
OUTPUT(n_12155)
OUTPUT(n_11114)
OUTPUT(n_161)
OUTPUT(n_10049)
OUTPUT(DataIn_pad_i_3___bufout19)
OUTPUT(n_11233)
OUTPUT(n_12831)
OUTPUT(n_10594)
OUTPUT(n_4731)
OUTPUT(n_10999)
OUTPUT(n_13021)
OUTPUT(n_11154)
OUTPUT(n_10136)
OUTPUT(n_7333)
OUTPUT(n_11716)
OUTPUT(n_14408)
OUTPUT(n_12080)
OUTPUT(n_9779)
OUTPUT(u4_u3_dma_ack_wr1)
OUTPUT(n_2951)
OUTPUT(n_11996)
OUTPUT(n_10857)
OUTPUT(n_12086)
OUTPUT(n_12187)
OUTPUT(n_4797)
OUTPUT(n_7451)
OUTPUT(n_7869)
OUTPUT(n_11837)
OUTPUT(n_9477)
OUTPUT(n_7873)
OUTPUT(DataIn_pad_i_0___bufout13)
OUTPUT(n_4561)
OUTPUT(n_9644)
OUTPUT(n_148)
OUTPUT(n_10063)
OUTPUT(n_11661)
OUTPUT(n_1754)
OUTPUT(n_9189)
OUTPUT(n_114)
OUTPUT(n_9584)
OUTPUT(n_7467)
OUTPUT(n_12051)
OUTPUT(n_9288)
OUTPUT(n_8196)
OUTPUT(n_531)
OUTPUT(n_10092)
OUTPUT(n_8210)
OUTPUT(n_11467)
OUTPUT(n_11198)
OUTPUT(n_8947)
OUTPUT(n_3366)
OUTPUT(n_11556)
OUTPUT(n_10080)
OUTPUT(n_9642)
OUTPUT(n_10087)
OUTPUT(n_2953)
OUTPUT(n_5597)
OUTPUT(n_8375)
OUTPUT(n_8340)
OUTPUT(n_10416)
OUTPUT(n_7885)
OUTPUT(n_12460)
OUTPUT(n_7875)
OUTPUT(n_8146)
OUTPUT(n_5555)
OUTPUT(n_10657)
OUTPUT(n_11486)
OUTPUT(n_5121)
OUTPUT(n_7870)
OUTPUT(n_11778)
OUTPUT(n_8195)
OUTPUT(n_10093)
OUTPUT(n_8384)
OUTPUT(n_10169)
OUTPUT(n_11463)
OUTPUT(n_13044)
OUTPUT(n_13088)
OUTPUT(n_9678)
OUTPUT(n_1558)
OUTPUT(n_8342)
OUTPUT(n_10590)
OUTPUT(n_8305)
OUTPUT(n_7883)
OUTPUT(n_10951)
OUTPUT(n_8474)
OUTPUT(n_11441)
OUTPUT(n_12578)
OUTPUT(u4_u0_r4)
OUTPUT(n_8767)
OUTPUT(n_5107)
OUTPUT(n_4002)
OUTPUT(n_10853)
OUTPUT(n_2478)
OUTPUT(n_8364)
OUTPUT(n_11362)
OUTPUT(n_10779)
OUTPUT(n_6132)
OUTPUT(n_11454)
OUTPUT(n_13841)
OUTPUT(n_12716)
OUTPUT(n_8222)
OUTPUT(n_2918)
OUTPUT(n_11934)
OUTPUT(n_12213)
OUTPUT(n_11425)
OUTPUT(n_8322)
OUTPUT(n_3279)
OUTPUT(n_7842)
OUTPUT(n_10842)
OUTPUT(n_4753)
OUTPUT(n_8426)
OUTPUT(n_9856)
OUTPUT(DataIn_pad_i_2___bufout12)
OUTPUT(n_7887)
OUTPUT(n_12072)
OUTPUT(n_7568)
OUTPUT(n_11479)
OUTPUT(n_13075)
OUTPUT(n_10590)
OUTPUT(n_5669)
OUTPUT(n_11834)
OUTPUT(n_7428)
OUTPUT(n_10129)
OUTPUT(n_4742)
OUTPUT(n_8093)
OUTPUT(n_5341)
OUTPUT(n_4336)
OUTPUT(u1_adr)
OUTPUT(n_165)
OUTPUT(n_11391)
OUTPUT(n_9564)
OUTPUT(n_10069)
OUTPUT(n_4694)
OUTPUT(n_11713)
OUTPUT(n_9501)
OUTPUT(\VStatus_r_3_)
OUTPUT(n_10167)
OUTPUT(n_8272)
OUTPUT(n_11340)
OUTPUT(n_11141)
OUTPUT(n_8769)
OUTPUT(n_2937)
OUTPUT(n_9855)
OUTPUT(n_9483)
OUTPUT(n_11214)
OUTPUT(n_2004)
OUTPUT(n_11353)
OUTPUT(n_11424)
OUTPUT(n_10315)
OUTPUT(n_12238)
OUTPUT(n_7574)
OUTPUT(n_11532)
OUTPUT(n_9566)
OUTPUT(n_4697)
OUTPUT(n_8429)
OUTPUT(n_11239)
OUTPUT(n_12519)
OUTPUT(n_12233)
OUTPUT(n_9410)
OUTPUT(n_8377)
OUTPUT(n_11203)
OUTPUT(n_8405)
OUTPUT(n_12221)
OUTPUT(n_11046)
OUTPUT(wb_data_o_22_)
OUTPUT(wb_data_o_15_)
OUTPUT(sram_data_o_14_)
OUTPUT(wb_data_o_2_)
OUTPUT(wb_data_o_24_)
OUTPUT(wb_data_o_17_)
OUTPUT(wb_data_o_4_)
OUTPUT(sram_adr_o_12_)
OUTPUT(DataOut_pad_o_6_)
OUTPUT(wb_data_o_23_)
OUTPUT(wb_data_o_9_)
OUTPUT(sram_data_o_3_)
OUTPUT(sram_adr_o_2_)
OUTPUT(dma_req_o_0_)
OUTPUT(sram_data_o_16_)
OUTPUT(VControl_pad_o_2_)
OUTPUT(sram_data_o_13_)
OUTPUT(sram_adr_o_1_)
OUTPUT(sram_data_o_9_)
OUTPUT(wb_data_o_25_)
OUTPUT(wb_data_o_20_)
OUTPUT(sram_data_o_10_)
OUTPUT(TxValid_pad_o)
OUTPUT(wb_data_o_18_)
OUTPUT(sram_adr_o_3_)
OUTPUT(wb_data_o_31_)
OUTPUT(sram_data_o_24_)
OUTPUT(sram_data_o_7_)
OUTPUT(DataOut_pad_o_3_)
OUTPUT(dma_req_o_2_)
OUTPUT(sram_data_o_31_)
OUTPUT(DataOut_pad_o_2_)
OUTPUT(sram_adr_o_5_)
OUTPUT(inta_o)
OUTPUT(wb_data_o_21_)
OUTPUT(DataOut_pad_o_7_)
OUTPUT(wb_data_o_28_)
OUTPUT(wb_data_o_5_)
OUTPUT(susp_o)
OUTPUT(wb_data_o_16_)
OUTPUT(sram_data_o_1_)
OUTPUT(sram_data_o_0_)
OUTPUT(wb_data_o_1_)
OUTPUT(VControl_pad_o_1_)
OUTPUT(DataOut_pad_o_5_)
OUTPUT(sram_data_o_28_)
OUTPUT(sram_adr_o_8_)
OUTPUT(sram_data_o_21_)
OUTPUT(wb_ack_o)
OUTPUT(sram_data_o_30_)
OUTPUT(wb_data_o_30_)
OUTPUT(sram_data_o_27_)
OUTPUT(wb_data_o_11_)
OUTPUT(wb_data_o_8_)
OUTPUT(sram_adr_o_13_)
OUTPUT(DataOut_pad_o_4_)
OUTPUT(sram_adr_o_4_)
OUTPUT(VControl_Load_pad_o)
OUTPUT(sram_data_o_11_)
OUTPUT(sram_data_o_29_)
OUTPUT(sram_adr_o_0_)
OUTPUT(TermSel_pad_o)
OUTPUT(sram_data_o_2_)
OUTPUT(sram_data_o_8_)
OUTPUT(sram_data_o_6_)
OUTPUT(sram_data_o_22_)
OUTPUT(OpMode_pad_o_0_)
OUTPUT(wb_data_o_10_)
OUTPUT(wb_data_o_19_)
OUTPUT(sram_we_o)
OUTPUT(intb_o)
OUTPUT(sram_adr_o_14_)
OUTPUT(sram_adr_o_11_)
OUTPUT(wb_data_o_6_)
OUTPUT(wb_data_o_3_)
OUTPUT(wb_data_o_7_)
OUTPUT(dma_req_o_3_)
OUTPUT(phy_rst_pad_o)
OUTPUT(XcvSelect_pad_o)
OUTPUT(wb_data_o_12_)
OUTPUT(sram_adr_o_10_)
OUTPUT(SuspendM_pad_o)
OUTPUT(sram_adr_o_6_)
OUTPUT(wb_data_o_29_)
OUTPUT(DataOut_pad_o_1_)
OUTPUT(sram_data_o_19_)
OUTPUT(sram_data_o_5_)
OUTPUT(DataOut_pad_o_0_)
OUTPUT(sram_data_o_23_)
OUTPUT(wb_data_o_26_)
OUTPUT(wb_data_o_27_)
OUTPUT(dma_req_o_1_)
OUTPUT(sram_adr_o_7_)
OUTPUT(wb_data_o_0_)
OUTPUT(sram_data_o_26_)
OUTPUT(sram_data_o_12_)
OUTPUT(VControl_pad_o_0_)
OUTPUT(sram_data_o_15_)
OUTPUT(sram_data_o_20_)
OUTPUT(sram_adr_o_9_)
OUTPUT(sram_data_o_18_)
OUTPUT(sram_data_o_17_)
OUTPUT(VControl_pad_o_3_)
OUTPUT(OpMode_pad_o_1_)
OUTPUT(wb_data_o_14_)
OUTPUT(sram_data_o_4_)
OUTPUT(sram_data_o_25_)
OUTPUT(wb_data_o_13_)
scan_data_out=BUFF(TEST_wb_data_o_13_)
DataIn_pad_i_4___bufout4=BUFF(DataIn_pad_i_4_)
\u4_int_srcb_reg_8__QN=BUFF(\u4_int_srcb_reg_8__P0000)
\u0_u0_state_reg_11__QN=BUFF(\u0_u0_state_reg_11__P0000)
\u4_buf0_reg_26__QN=BUFF(\u4_buf0_reg_26__P0000)
u4_ep3_buf_1353=BUFF(\u4_u3_buf0_reg_18__P0000)
\u4_u1_buf0_orig_reg_24__QN=BUFF(\u4_u1_buf0_orig_reg_24__P0000)
\u4_buf1_reg_23__QN=BUFF(\u4_buf1_reg_23__P0000)
\u4_u1_dma_out_cnt_reg_0__QN=BUFF(\u4_u1_dma_out_cnt_reg_0__P0000)
\u1_u2_rd_buf0_reg_23__QN=BUFF(\u1_u2_rd_buf0_reg_23__P0000)
n_14403=BUFF(n_14402)
u4_ep2_buf_814=BUFF(\u4_u2_buf1_reg_23__P0000)
LineState_pad_i_1___bufout9=BUFF(LineState_pad_i_1_)
\VStatus_r_reg_2__QN=BUFF(\VStatus_r_reg_2__P0000)
\u1_u3_adr_r_reg_3__QN=BUFF(\u1_u3_adr_r_reg_3__P0000)
u4_ep1_buf_1287=BUFF(\u4_u1_buf0_reg_14__P0000)
u4_ep3_buf_1338=BUFF(\u4_u3_buf0_reg_3__P0000)
u1_u1_zero_length_r_reg_QN=BUFF(u1_u1_zero_length_r_reg_P0000)
\u4_utmi_vend_stat_r_reg_0__QN=BUFF(\u4_utmi_vend_stat_r_reg_0__P0000)
\u4_u3_csr0_reg_10__QN=BUFF(\u4_u3_csr0_reg_10__P0000)
\u1_mfm_cnt_reg_0__QN=BUFF(\u1_mfm_cnt_reg_0__P0000)
\u1_u2_dtmp_r_reg_25__QN=BUFF(\u1_u2_dtmp_r_reg_25__P0000)
\u1_u3_adr_r_16_=BUFF(\u1_u3_adr_r_reg_16__P0000)
\u1_frame_no_r_reg_3__QN=BUFF(\u1_frame_no_r_reg_3__P0000)
\u4_u0_csr0_reg_3__QN=BUFF(\u4_u0_csr0_reg_3__P0000)
u4_ep0_buf_746=BUFF(\u4_u0_buf1_reg_17__P0000)
\u4_u3_csr1_reg_3__QN=BUFF(\u4_u3_csr1_reg_3__P0000)
\u0_u0_me_ps_1_=BUFF(\u0_u0_me_ps_reg_1__P0000)
\u4_u2_buf0_orig_reg_24__QN=BUFF(\u4_u2_buf0_orig_reg_24__P0000)
\u4_u2_int_stat_reg_3__QN=BUFF(\u4_u2_int_stat_reg_3__P0000)
u4_u0_set_r_reg_QN=BUFF(u4_u0_set_r_reg_P0000)
u4_u0_buf0_orig_106=BUFF(\u4_u0_buf0_orig_reg_8__P0000)
u1_u0_rx_active_r=BUFF(u1_u0_rx_active_r_reg_P0000)
u4_crc5_err_r=BUFF(u4_crc5_err_r_reg_P0000)
\u1_u2_rd_buf0_reg_2__QN=BUFF(\u1_u2_rd_buf0_reg_2__P0000)
\u4_u0_csr1_reg_11__QN=BUFF(\u4_u0_csr1_reg_11__P0000)
\u4_u2_int_stat_reg_0__QN=BUFF(\u4_u2_int_stat_reg_0__P0000)
\u1_hms_cnt_reg_4__QN=BUFF(\u1_hms_cnt_reg_4__P0000)
u4_u3_ienb_957=BUFF(\u4_u3_ienb_reg_4__P0000)
\u4_u1_csr1_reg_3__QN=BUFF(\u4_u1_csr1_reg_3__P0000)
u1_u0_d_24=BUFF(\u1_u0_d0_reg_1__P0000)
\u4_u2_dma_in_cnt_reg_0__QN=BUFF(\u4_u2_dma_in_cnt_reg_0__P0000)
\u4_u2_csr1_reg_2__QN=BUFF(\u4_u2_csr1_reg_2__P0000)
u1_u3_rx_ack_to_clr_reg_QN=BUFF(u1_u3_rx_ack_to_clr_reg_P0000)
n_13314=BUFF(n_13313)
\u1_u2_sizu_c_reg_4__QN=BUFF(\u1_u2_sizu_c_reg_4__P0000)
u4_ep1_buf_1282=BUFF(\u4_u1_buf0_reg_9__P0000)
\u1_u2_rd_buf0_reg_7__QN=BUFF(\u1_u2_rd_buf0_reg_7__P0000)
\u0_u0_idle_cnt1_next_reg_7__QN=BUFF(\u0_u0_idle_cnt1_next_reg_7__P0000)
\u4_u0_dma_out_left_5_=BUFF(\u4_u0_dma_out_left_reg_5__P0000)
\u0_u0_state_reg_3__QN=BUFF(\u0_u0_state_reg_3__P0000)
\u0_u0_me_cnt_4_=BUFF(\u0_u0_me_cnt_reg_4__P0000)
\u1_u0_token0_reg_2__QN=BUFF(\u1_u0_token0_reg_2__P0000)
u4_ep0_buf_1246=BUFF(\u4_u0_buf0_reg_4__P0000)
DataIn_pad_i_2___bufout12=BUFF(DataIn_pad_i_2_)
\u4_u3_csr0_reg_9__QN=BUFF(\u4_u3_csr0_reg_9__P0000)
\u4_u2_csr0_reg_9__QN=BUFF(\u4_u2_csr0_reg_9__P0000)
\u4_dout_reg_17__QN=BUFF(\u4_dout_reg_17__P0000)
\u1_u2_rd_buf1_reg_26__QN=BUFF(\u1_u2_rd_buf1_reg_26__P0000)
u4_ep2_buf_1312=BUFF(\u4_u2_buf0_reg_8__P0000)
\u1_u2_last_buf_adr_5_=BUFF(\u1_u2_last_buf_adr_reg_5__P0000)
\u1_u2_dout_r_reg_30__QN=BUFF(\u1_u2_dout_r_reg_30__P0000)
\u1_u3_state_reg_3__QN=BUFF(\u1_u3_state_reg_3__P0000)
u4_u0_dma_req_in_hold_reg_QN=BUFF(u4_u0_dma_req_in_hold_reg_P0000)
\u4_u0_dma_out_cnt_reg_10__QN=BUFF(\u4_u0_dma_out_cnt_reg_10__P0000)
u4_u3_dma_ack_wr1_reg_QN=BUFF(u4_u3_dma_ack_wr1_reg_P0000)
\u1_u1_crc16_reg_10__QN=BUFF(\u1_u1_crc16_reg_10__P0000)
u4_ep1_buf_780=BUFF(\u4_u1_buf1_reg_20__P0000)
u4_u2_buf0_orig_103=BUFF(\u4_u2_buf0_orig_reg_5__P0000)
rx_active=BUFF(u0_rx_active_reg_P0000)
\u4_u1_int_stat_reg_6__QN=BUFF(\u4_u1_int_stat_reg_6__P0000)
u4_ep2_buf_816=BUFF(\u4_u2_buf1_reg_25__P0000)
\u5_wb_data_o_reg_16__QN=BUFF(\u5_wb_data_o_reg_16__P0000)
u4_ep2_buf_805=BUFF(\u4_u2_buf1_reg_14__P0000)
\u1_u2_rd_buf0_reg_4__QN=BUFF(\u1_u2_rd_buf0_reg_4__P0000)
\u4_dout_reg_20__QN=BUFF(\u4_dout_reg_20__P0000)
\u1_u0_crc16_sum_reg_3__QN=BUFF(\u1_u0_crc16_sum_reg_3__P0000)
\u4_u2_buf0_orig_reg_29__QN=BUFF(\u4_u2_buf0_orig_reg_29__P0000)
\u1_u2_last_buf_adr_4_=BUFF(\u1_u2_last_buf_adr_reg_4__P0000)
\u1_u3_idin_reg_17__QN=BUFF(\u1_u3_idin_reg_17__P0000)
u1_u0_d_25=BUFF(\u1_u0_d0_reg_2__P0000)
u4_ep2_buf_1335=BUFF(\u4_u2_buf0_reg_31__P0000)
\u4_buf0_reg_28__QN=BUFF(\u4_buf0_reg_28__P0000)
u4_ep3_buf_1366=BUFF(\u4_u3_buf0_reg_31__P0000)
u1_u3_buf0_set_reg_QN=BUFF(u1_u3_buf0_set_reg_P0000)
buf_169=BUFF(\u4_buf1_reg_12__P0000)
n_4930=BUFF(n_3617)
u1_u0_d0=BUFF(\u1_u0_d0_reg_0__P0000)
\u4_u1_dma_out_left_5_=BUFF(\u4_u1_dma_out_left_reg_5__P0000)
\u4_int_srcb_reg_7__QN=BUFF(\u4_int_srcb_reg_7__P0000)
u4_u2_buf0_orig_115=BUFF(\u4_u2_buf0_orig_reg_17__P0000)
\u0_u0_state_reg_0__QN=BUFF(\u0_u0_state_reg_0__P0000)
n_8065=BUFF(n_7746)
u1_u2_rx_data_st_r_8=BUFF(\u1_u2_rx_data_st_r_reg_7__P0000)
\u1_u2_rd_buf0_reg_26__QN=BUFF(\u1_u2_rd_buf0_reg_26__P0000)
u4_u3_dma_req_in_hold2_reg_QN=BUFF(u4_u3_dma_req_in_hold2_reg_P0000)
\u1_u3_rx_ack_to_cnt_reg_2__QN=BUFF(\u1_u3_rx_ack_to_cnt_reg_2__P0000)
\u1_frame_no_r_reg_6__QN=BUFF(\u1_frame_no_r_reg_6__P0000)
\u1_mfm_cnt_reg_1__QN=BUFF(\u1_mfm_cnt_reg_1__P0000)
DataIn_pad_i_1___bufout2=BUFF(DataIn_pad_i_1_)
\u1_u2_rd_buf1_reg_0__QN=BUFF(\u1_u2_rd_buf1_reg_0__P0000)
\u0_u0_idle_cnt1_next_reg_4__QN=BUFF(\u0_u0_idle_cnt1_next_reg_4__P0000)
\u1_u3_idin_reg_22__QN=BUFF(\u1_u3_idin_reg_22__P0000)
\u4_u1_buf0_orig_reg_29__QN=BUFF(\u4_u1_buf0_orig_reg_29__P0000)
\u1_u2_dtmp_r_reg_29__QN=BUFF(\u1_u2_dtmp_r_reg_29__P0000)
\u4_dout_reg_1__QN=BUFF(\u4_dout_reg_1__P0000)
u4_ep1_buf_1300=BUFF(\u4_u1_buf0_reg_27__P0000)
\u4_csr_reg_30__QN=BUFF(\u4_csr_reg_30__P0000)
\u4_u2_dma_out_cnt_reg_0__QN=BUFF(\u4_u2_dma_out_cnt_reg_0__P0000)
u4_ep0_csr_1874=BUFF(u4_u0_ots_stop_reg_P0000)
\u1_u0_crc16_sum_reg_0__QN=BUFF(\u1_u0_crc16_sum_reg_0__P0000)
u4_ep0_buf_742=BUFF(\u4_u0_buf1_reg_13__P0000)
u4_u1_buf0_orig_109=BUFF(\u4_u1_buf0_orig_reg_11__P0000)
\u4_u3_dma_out_cnt_reg_8__QN=BUFF(\u4_u3_dma_out_cnt_reg_8__P0000)
\u5_state_reg_0__QN=BUFF(\u5_state_reg_0__P0000)
\u4_u3_dma_out_cnt_reg_11__QN=BUFF(\u4_u3_dma_out_cnt_reg_11__P0000)
u4_ep0_buf_739=BUFF(\u4_u0_buf1_reg_10__P0000)
\u1_u2_dout_r_reg_17__QN=BUFF(\u1_u2_dout_r_reg_17__P0000)
\u1_u2_dtmp_r_reg_13__QN=BUFF(\u1_u2_dtmp_r_reg_13__P0000)
\u1_u2_adr_cw_reg_13__QN=BUFF(\u1_u2_adr_cw_reg_13__P0000)
u4_u0_buf0_orig_100=BUFF(\u4_u0_buf0_orig_reg_2__P0000)
u4_u3_iena_919=BUFF(\u4_u3_iena_reg_2__P0000)
u4_u2_r2_reg_QN=BUFF(u4_u2_r2_reg_P0000)
\u4_int_srca_reg_3__QN=BUFF(\u4_int_srca_reg_3__P0000)
\u4_u2_dma_out_cnt_reg_9__QN=BUFF(\u4_u2_dma_out_cnt_reg_9__P0000)
\u4_csr_reg_12__QN=BUFF(\u4_csr_reg_12__P0000)
u4_ep2_csr_1934=BUFF(\u4_u2_csr0_reg_11__P0000)
\u4_u1_dma_in_cnt_reg_1__QN=BUFF(\u4_u1_dma_in_cnt_reg_1__P0000)
u4_u3_dma_in_buf_sz1_reg_QN=BUFF(u4_u3_dma_in_buf_sz1_reg_P0000)
u4_utmi_vend_ctrl_r_11=BUFF(\u4_utmi_vend_ctrl_r_reg_3__P0000)
u4_ep1_buf_761=BUFF(\u4_u1_buf1_reg_1__P0000)
u4_u2_r4_reg_QN=BUFF(u4_u2_r4_reg_P0000)
u1_u2_rx_data_st_r_2=BUFF(\u1_u2_rx_data_st_r_reg_1__P0000)
u1_u0_data_valid0_reg_QN=BUFF(u1_u0_data_valid0_reg_P0000)
\u1_frame_no_r_reg_2__QN=BUFF(\u1_frame_no_r_reg_2__P0000)
\u1_u2_dout_r_reg_19__QN=BUFF(\u1_u2_dout_r_reg_19__P0000)
u4_u0_buf0_orig_105=BUFF(\u4_u0_buf0_orig_reg_7__P0000)
\u1_u3_this_dpid_reg_1__QN=BUFF(\u1_u3_this_dpid_reg_1__P0000)
buf_142=BUFF(\u4_buf0_reg_16__P0000)
\u4_u3_dma_out_left_reg_6__QN=BUFF(\u4_u3_dma_out_left_reg_6__P0000)
\u1_u2_dout_r_reg_15__QN=BUFF(\u1_u2_dout_r_reg_15__P0000)
u4_ep0_buf_741=BUFF(\u4_u0_buf1_reg_12__P0000)
\u1_u3_new_sizeb_7_=BUFF(\u1_u3_new_sizeb_reg_7__P0000)
\u4_u0_uc_dpd_reg_1__QN=BUFF(\u4_u0_uc_dpd_reg_1__P0000)
buf_173=BUFF(\u4_buf1_reg_16__P0000)
u1_u3_buf0_rl_reg_QN=BUFF(u1_u3_buf0_rl_reg_P0000)
u4_u0_iena_915=BUFF(\u4_u0_iena_reg_1__P0000)
\u4_u3_dma_out_cnt_reg_9__QN=BUFF(\u4_u3_dma_out_cnt_reg_9__P0000)
u4_ep1_buf_1303=BUFF(\u4_u1_buf0_reg_30__P0000)
\u4_u0_buf0_orig_reg_26__QN=BUFF(\u4_u0_buf0_orig_reg_26__P0000)
\u4_u2_csr1_reg_10__QN=BUFF(\u4_u2_csr1_reg_10__P0000)
u4_u3_set_r_reg_QN=BUFF(u4_u3_set_r_reg_P0000)
u4_u1_buf0_orig=BUFF(\u4_u1_buf0_orig_reg_0__P0000)
\u1_u3_new_sizeb_5_=BUFF(\u1_u3_new_sizeb_reg_5__P0000)
u4_ep0_buf_1267=BUFF(\u4_u0_buf0_reg_25__P0000)
\u1_u0_token0_reg_6__QN=BUFF(\u1_u0_token0_reg_6__P0000)
\u0_u0_ps_cnt_0_=BUFF(\u0_u0_ps_cnt_reg_0__P0000)
u4_ep2_buf1=BUFF(\u4_u2_buf1_reg_0__P0000)
\u0_DataOut_reg_6__QN=BUFF(\u0_DataOut_reg_6__P0000)
u4_u2_r5=BUFF(u4_u2_r5_reg_P0000)
\u1_u2_rd_buf1_reg_6__QN=BUFF(\u1_u2_rd_buf1_reg_6__P0000)
n_4751=BUFF(u1_u2_dtmp_sel_r_reg_P0000)
u4_ep1_buf_762=BUFF(\u4_u1_buf1_reg_2__P0000)
u4_ep1_buf_1274=BUFF(\u4_u1_buf0_reg_1__P0000)
\u4_u2_dma_in_cnt_reg_6__QN=BUFF(\u4_u2_dma_in_cnt_reg_6__P0000)
u4_ep3_buf_1361=BUFF(\u4_u3_buf0_reg_26__P0000)
\u5_wb_data_o_reg_7__QN=BUFF(\u5_wb_data_o_reg_7__P0000)
u4_ep1_buf_1295=BUFF(\u4_u1_buf0_reg_22__P0000)
\u1_u2_adr_cb_reg_1__QN=BUFF(\u1_u2_adr_cb_reg_1__P0000)
u4_u1_buf0_orig_99=BUFF(\u4_u1_buf0_orig_reg_1__P0000)
\u0_u0_idle_cnt1_reg_6__QN=BUFF(\u0_u0_idle_cnt1_reg_6__P0000)
u4_ep0_buf_1245=BUFF(\u4_u0_buf0_reg_3__P0000)
u1_u2_rx_data_st_r_7=BUFF(\u1_u2_rx_data_st_r_reg_6__P0000)
u4_ep1_buf_1277=BUFF(\u4_u1_buf0_reg_4__P0000)
\u1_u3_tx_data_to_cnt_reg_3__QN=BUFF(\u1_u3_tx_data_to_cnt_reg_3__P0000)
\u1_u0_crc16_sum_reg_7__QN=BUFF(\u1_u0_crc16_sum_reg_7__P0000)
\u0_u0_me_ps_5_=BUFF(\u0_u0_me_ps_reg_5__P0000)
\u4_u3_dma_in_cnt_reg_3__QN=BUFF(\u4_u3_dma_in_cnt_reg_3__P0000)
u4_ep0_buf_1257=BUFF(\u4_u0_buf0_reg_15__P0000)
u4_ep1_buf0=BUFF(\u4_u1_buf0_reg_0__P0000)
u4_u0_r1=BUFF(u4_u0_r1_reg_P0000)
n_11647=BUFF(u1_frame_no_we_r_reg_P0000)
\u5_wb_data_o_reg_2__QN=BUFF(\u5_wb_data_o_reg_2__P0000)
\u4_u1_int_stat_reg_0__QN=BUFF(\u4_u1_int_stat_reg_0__P0000)
\u5_state_reg_1__QN=BUFF(\u5_state_reg_1__P0000)
\u1_u2_last_buf_adr_reg_12__QN=BUFF(\u1_u2_last_buf_adr_reg_12__P0000)
\u4_buf0_reg_22__QN=BUFF(\u4_buf0_reg_22__P0000)
\u5_wb_data_o_reg_23__QN=BUFF(\u5_wb_data_o_reg_23__P0000)
\u4_u3_dma_in_cnt_reg_10__QN=BUFF(\u4_u3_dma_in_cnt_reg_10__P0000)
\u4_u1_csr1_reg_5__QN=BUFF(\u4_u1_csr1_reg_5__P0000)
\u1_u3_idin_reg_0__QN=BUFF(\u1_u3_idin_reg_0__P0000)
u4_ep2_dma_out_buf_avail=BUFF(u4_u2_dma_out_buf_avail_reg_P0000)
u4_u1_dma_in_buf_sz1_reg_QN=BUFF(u4_u1_dma_in_buf_sz1_reg_P0000)
\u1_u3_state_reg_9__QN=BUFF(\u1_u3_state_reg_9__P0000)
u4_u2_iena_915=BUFF(\u4_u2_iena_reg_1__P0000)
\u4_u1_dma_out_cnt_reg_8__QN=BUFF(\u4_u1_dma_out_cnt_reg_8__P0000)
u1_adr_262=BUFF(\u1_u3_adr_reg_11__P0000)
\u4_u1_dma_in_cnt_reg_3__QN=BUFF(\u4_u1_dma_in_cnt_reg_3__P0000)
u4_ep3_csr=BUFF(\u4_u3_csr0_reg_0__P0000)
\u1_u2_sizd_c_reg_13__QN=BUFF(\u1_u2_sizd_c_reg_13__P0000)
u4_u3_buf0_orig_105=BUFF(\u4_u3_buf0_orig_reg_7__P0000)
\u1_u3_new_sizeb_8_=BUFF(\u1_u3_new_sizeb_reg_8__P0000)
u4_u1_dma_req_out_hold_reg_QN=BUFF(u4_u1_dma_req_out_hold_reg_P0000)
\u4_buf1_reg_22__QN=BUFF(\u4_buf1_reg_22__P0000)
\u4_u3_buf0_orig_m3_0_=BUFF(\u4_u3_buf0_orig_m3_reg_0__P0000)
\u4_utmi_vend_stat_r_reg_4__QN=BUFF(\u4_utmi_vend_stat_r_reg_4__P0000)
u1_u2_rx_dma_en_r_reg_QN=BUFF(u1_u2_rx_dma_en_r_reg_P0000)
u4_ep0_buf_1254=BUFF(\u4_u0_buf0_reg_12__P0000)
\u4_dout_reg_21__QN=BUFF(\u4_dout_reg_21__P0000)
u4_ep0_buf_738=BUFF(\u4_u0_buf1_reg_9__P0000)
n_9184=BUFF(u4_int_src_re_reg_P0000)
u4_ep0_buf_733=BUFF(\u4_u0_buf1_reg_4__P0000)
u4_u3_buf0_orig_108=BUFF(\u4_u3_buf0_orig_reg_10__P0000)
u1_u3_tx_data_to=BUFF(u1_u3_tx_data_to_reg_P0000)
u4_u1_buf0_orig_105=BUFF(\u4_u1_buf0_orig_reg_7__P0000)
u4_ep0_buf_750=BUFF(\u4_u0_buf1_reg_21__P0000)
\u4_u3_buf0_orig_reg_23__QN=BUFF(\u4_u3_buf0_orig_reg_23__P0000)
\LineState_r_reg_1__QN=BUFF(\LineState_r_reg_1__P0000)
\u1_u3_adr_reg_3__QN=BUFF(\u1_u3_adr_reg_3__P0000)
\u4_u1_dma_out_cnt_reg_10__QN=BUFF(\u4_u1_dma_out_cnt_reg_10__P0000)
\u5_wb_data_o_reg_17__QN=BUFF(\u5_wb_data_o_reg_17__P0000)
\u4_u1_dma_in_cnt_reg_6__QN=BUFF(\u4_u1_dma_in_cnt_reg_6__P0000)
\u4_u3_buf0_orig_m3_7_=BUFF(\u4_u3_buf0_orig_m3_reg_7__P0000)
\u5_wb_data_o_reg_24__QN=BUFF(\u5_wb_data_o_reg_24__P0000)
\u4_u3_int_stat_reg_6__QN=BUFF(\u4_u3_int_stat_reg_6__P0000)
u5_wb_ack_s1_reg_QN=BUFF(u5_wb_ack_s1_reg_P0000)
u4_ep0_buf_735=BUFF(\u4_u0_buf1_reg_6__P0000)
\u1_u3_tx_data_to_cnt_reg_5__QN=BUFF(\u1_u3_tx_data_to_cnt_reg_5__P0000)
VStatus_pad_i_6___bufout17=BUFF(VStatus_pad_i_6_)
buf_134=BUFF(\u4_buf0_reg_8__P0000)
\u4_u1_buf0_orig_m3_3_=BUFF(\u4_u1_buf0_orig_m3_reg_3__P0000)
\u1_u3_idin_reg_8__QN=BUFF(\u1_u3_idin_reg_8__P0000)
u4_ep2_buf_1322=BUFF(\u4_u2_buf0_reg_18__P0000)
\u1_u2_dout_r_reg_27__QN=BUFF(\u1_u2_dout_r_reg_27__P0000)
\u0_u0_me_cnt_reg_1__QN=BUFF(\u0_u0_me_cnt_reg_1__P0000)
\u4_u3_buf0_orig_reg_26__QN=BUFF(\u4_u3_buf0_orig_reg_26__P0000)
\u1_u2_state_reg_6__QN=BUFF(\u1_u2_state_reg_6__P0000)
\u5_state_reg_4__QN=BUFF(\u5_state_reg_4__P0000)
u4_u1_iena_935=BUFF(\u4_u1_iena_reg_5__P0000)
\u4_u2_csr1_reg_12__QN=BUFF(\u4_u2_csr1_reg_12__P0000)
\u1_u3_idin_reg_7__QN=BUFF(\u1_u3_idin_reg_7__P0000)
\u0_u0_state_reg_14__QN=BUFF(\u0_u0_state_reg_14__P0000)
u4_ep0_buf_759=BUFF(\u4_u0_buf1_reg_30__P0000)
\u5_wb_data_o_reg_12__QN=BUFF(\u5_wb_data_o_reg_12__P0000)
n_9143=BUFF(n_7289)
u4_ep3_buf_850=BUFF(\u4_u3_buf1_reg_28__P0000)
\u1_u3_adr_reg_5__QN=BUFF(\u1_u3_adr_reg_5__P0000)
\u4_buf1_reg_28__QN=BUFF(\u4_buf1_reg_28__P0000)
u4_nse_err_r=BUFF(u4_nse_err_r_reg_P0000)
\u4_buf0_reg_17__QN=BUFF(\u4_buf0_reg_17__P0000)
u4_u0_r5=BUFF(u4_u0_r5_reg_P0000)
\u4_u0_buf0_orig_m3_4_=BUFF(\u4_u0_buf0_orig_m3_reg_4__P0000)
\u4_u0_buf0_orig_reg_30__QN=BUFF(\u4_u0_buf0_orig_reg_30__P0000)
\u1_u2_rd_buf1_reg_16__QN=BUFF(\u1_u2_rd_buf1_reg_16__P0000)
\u4_u2_buf0_orig_m3_0_=BUFF(\u4_u2_buf0_orig_m3_reg_0__P0000)
\u4_u0_csr1_reg_0__QN=BUFF(\u4_u0_csr1_reg_0__P0000)
u1_clr_sof_time_reg_QN=BUFF(u1_clr_sof_time_reg_P0000)
u4_u0_dma_out_buf_avail_reg_QN=BUFF(u4_u0_dma_out_buf_avail_reg_P0000)
\u1_u2_dout_r_reg_20__QN=BUFF(\u1_u2_dout_r_reg_20__P0000)
\u4_funct_adr_reg_5__QN=BUFF(\u4_funct_adr_reg_5__P0000)
\u1_u3_adr_r_reg_8__QN=BUFF(\u1_u3_adr_r_reg_8__P0000)
u4_ep3_buf_1350=BUFF(\u4_u3_buf0_reg_15__P0000)
\u1_u3_rx_ack_to_cnt_reg_7__QN=BUFF(\u1_u3_rx_ack_to_cnt_reg_7__P0000)
\u1_u3_state_reg_2__QN=BUFF(\u1_u3_state_reg_2__P0000)
u4_ep3_csr_1976=BUFF(\u4_u3_csr1_reg_7__P0000)
\u4_u3_csr1_reg_10__QN=BUFF(\u4_u3_csr1_reg_10__P0000)
\u4_csr_reg_24__QN=BUFF(\u4_csr_reg_24__P0000)
\u1_u3_idin_reg_5__QN=BUFF(\u1_u3_idin_reg_5__P0000)
u4_ep2_buf_804=BUFF(\u4_u2_buf1_reg_13__P0000)
\u4_u3_buf0_orig_reg_22__QN=BUFF(\u4_u3_buf0_orig_reg_22__P0000)
u4_u3_buf0_orig_114=BUFF(\u4_u3_buf0_orig_reg_16__P0000)
u1_u2_rx_data_st_r=BUFF(\u1_u2_rx_data_st_r_reg_0__P0000)
\u1_u2_rd_buf1_reg_1__QN=BUFF(\u1_u2_rd_buf1_reg_1__P0000)
u4_u3_buf0_orig_129=BUFF(\u4_u3_buf0_orig_reg_31__P0000)
\u1_u0_pid_reg_3__QN=BUFF(\u1_u0_pid_reg_3__P0000)
u4_ep2_buf_794=BUFF(\u4_u2_buf1_reg_3__P0000)
u4_ep3_buf_842=BUFF(\u4_u3_buf1_reg_20__P0000)
\u4_u1_dma_in_cnt_reg_9__QN=BUFF(\u4_u1_dma_in_cnt_reg_9__P0000)
\u4_u2_csr0_reg_4__QN=BUFF(\u4_u2_csr0_reg_4__P0000)
u5_wb_ack_o_reg_QN=BUFF(u5_wb_ack_o_reg_P0000)
buf_158=BUFF(\u4_buf1_reg_1__P0000)
u1_u1_send_data_r2=BUFF(u1_u1_send_data_r2_reg_P0000)
\u0_DataOut_reg_2__QN=BUFF(\u0_DataOut_reg_2__P0000)
\u4_u2_buf0_orig_reg_25__QN=BUFF(\u4_u2_buf0_orig_reg_25__P0000)
\u4_u2_csr1_reg_11__QN=BUFF(\u4_u2_csr1_reg_11__P0000)
n_13790=BUFF(n_11079)
u4_ep1_buf_774=BUFF(\u4_u1_buf1_reg_14__P0000)
\u1_u2_dout_r_reg_13__QN=BUFF(\u1_u2_dout_r_reg_13__P0000)
\u4_u2_int_stat_reg_4__QN=BUFF(\u4_u2_int_stat_reg_4__P0000)
\u0_u0_state_reg_7__QN=BUFF(\u0_u0_state_reg_7__P0000)
u1_adr_265=BUFF(\u1_u3_adr_reg_14__P0000)
u1_adr_266=BUFF(\u1_u3_adr_reg_15__P0000)
\u1_u2_sizu_c_reg_0__QN=BUFF(\u1_u2_sizu_c_reg_0__P0000)
buf_172=BUFF(\u4_buf1_reg_15__P0000)
u4_u2_dma_req_in_hold_reg_QN=BUFF(u4_u2_dma_req_in_hold_reg_P0000)
\u4_u2_dma_out_cnt_reg_11__QN=BUFF(\u4_u2_dma_out_cnt_reg_11__P0000)
\u4_u0_dma_out_left_8_=BUFF(\u4_u0_dma_out_left_reg_8__P0000)
u4_u1_dma_ack_clr1=BUFF(u4_u1_dma_ack_clr1_reg_P0000)
buf_135=BUFF(\u4_buf0_reg_9__P0000)
\u1_u3_idin_reg_11__QN=BUFF(\u1_u3_idin_reg_11__P0000)
u4_ep3_buf_846=BUFF(\u4_u3_buf1_reg_24__P0000)
u4_u2_buf0_orig_112=BUFF(\u4_u2_buf0_orig_reg_14__P0000)
u4_ep0_buf_1243=BUFF(\u4_u0_buf0_reg_1__P0000)
\u4_u0_uc_dpd_reg_0__QN=BUFF(\u4_u0_uc_dpd_reg_0__P0000)
u4_u2_buf0_orig_99=BUFF(\u4_u2_buf0_orig_reg_1__P0000)
u4_u1_buf0_orig_129=BUFF(\u4_u1_buf0_orig_reg_31__P0000)
\u4_u3_dma_out_cnt_reg_0__QN=BUFF(\u4_u3_dma_out_cnt_reg_0__P0000)
u1_u3_buf1_not_aloc=BUFF(u1_u3_buf1_not_aloc_reg_P0000)
u4_u1_buf0_orig_110=BUFF(\u4_u1_buf0_orig_reg_12__P0000)
u0_u0_T2_wakeup_reg_QN=BUFF(u0_u0_T2_wakeup_reg_P0000)
\u1_u2_dtmp_r_reg_30__QN=BUFF(\u1_u2_dtmp_r_reg_30__P0000)
\u1_u2_adr_cw_reg_1__QN=BUFF(\u1_u2_adr_cw_reg_1__P0000)
\u1_u2_adr_cw_reg_4__QN=BUFF(\u1_u2_adr_cw_reg_4__P0000)
TxReady_pad_i__bufout7=BUFF(TxReady_pad_i)
\u1_u2_dout_r_reg_1__QN=BUFF(\u1_u2_dout_r_reg_1__P0000)
n_13198=BUFF(n_13281)
u1_u3_buf0_st_max=BUFF(u1_u3_buf0_st_max_reg_P0000)
u4_ep0_buf_1247=BUFF(\u4_u0_buf0_reg_5__P0000)
\u1_mfm_cnt_reg_2__QN=BUFF(\u1_mfm_cnt_reg_2__P0000)
\u4_inta_msk_reg_2__QN=BUFF(\u4_inta_msk_reg_2__P0000)
\u4_buf0_reg_21__QN=BUFF(\u4_buf0_reg_21__P0000)
u1_u2_word_done=BUFF(u1_u2_word_done_reg_P0000)
\u4_u2_buf0_orig_m3_7_=BUFF(\u4_u2_buf0_orig_m3_reg_7__P0000)
\u0_u0_state_reg_6__QN=BUFF(\u0_u0_state_reg_6__P0000)
\u1_u3_adr_r_reg_1__QN=BUFF(\u1_u3_adr_r_reg_1__P0000)
\u1_u3_idin_reg_13__QN=BUFF(\u1_u3_idin_reg_13__P0000)
u1_hms_clk_reg_QN=BUFF(u1_hms_clk_reg_P0000)
\u1_u2_dtmp_r_reg_2__QN=BUFF(\u1_u2_dtmp_r_reg_2__P0000)
u4_ep3_buf_1343=BUFF(\u4_u3_buf0_reg_8__P0000)
\u4_u0_buf0_orig_reg_19__QN=BUFF(\u4_u0_buf0_orig_reg_19__P0000)
\u1_u2_rd_buf1_reg_14__QN=BUFF(\u1_u2_rd_buf1_reg_14__P0000)
u0_u0_XcvSelect_reg_QN=BUFF(u0_u0_XcvSelect_reg_P0000)
u4_ep1_buf_1286=BUFF(\u4_u1_buf0_reg_13__P0000)
\u4_u3_buf0_orig_m3_2_=BUFF(\u4_u3_buf0_orig_m3_reg_2__P0000)
\u1_u2_rd_buf0_reg_11__QN=BUFF(\u1_u2_rd_buf0_reg_11__P0000)
\u4_u3_csr0_reg_8__QN=BUFF(\u4_u3_csr0_reg_8__P0000)
\u1_u3_adr_r_reg_4__QN=BUFF(\u1_u3_adr_r_reg_4__P0000)
\u1_u0_token0_reg_7__QN=BUFF(\u1_u0_token0_reg_7__P0000)
u1_u1_crc_302=BUFF(\u1_u1_crc16_reg_3__P0000)
\u4_u1_buf0_orig_m3_11_=BUFF(\u4_u1_buf0_orig_m3_reg_11__P0000)
u4_ep3_buf_853=BUFF(\u4_u3_buf1_reg_31__P0000)
\u4_u1_dma_out_left_0_=BUFF(\u4_u1_dma_out_left_reg_0__P0000)
\u0_u0_me_ps2_2_=BUFF(\u0_u0_me_ps2_reg_2__P0000)
LineState_pad_i_1___bufout10=BUFF(LineState_pad_i_1_)
\u1_u2_last_buf_adr_9_=BUFF(\u1_u2_last_buf_adr_reg_9__P0000)
\u4_intb_msk_2_=BUFF(\u4_intb_msk_reg_2__P0000)
u4_u2_ienb_961=BUFF(\u4_u2_ienb_reg_5__P0000)
u4_ep3_buf_1336=BUFF(\u4_u3_buf0_reg_1__P0000)
u0_u0_T2_gt_100_uS_reg_QN=BUFF(u0_u0_T2_gt_100_uS_reg_P0000)
u1_u3_no_bufs0_reg_QN=BUFF(u1_u3_no_bufs0_reg_P0000)
u4_u1_buf0_orig_111=BUFF(\u4_u1_buf0_orig_reg_13__P0000)
u4_ep3_buf_1344=BUFF(\u4_u3_buf0_reg_9__P0000)
\u1_u3_idin_reg_14__QN=BUFF(\u1_u3_idin_reg_14__P0000)
\u1_u3_new_sizeb_12_=BUFF(\u1_u3_new_sizeb_reg_12__P0000)
\u1_u2_adr_cw_reg_11__QN=BUFF(\u1_u2_adr_cw_reg_11__P0000)
\u4_u2_dma_out_left_0_=BUFF(\u4_u2_dma_out_left_reg_0__P0000)
\u1_u3_rx_ack_to_cnt_reg_6__QN=BUFF(\u1_u3_rx_ack_to_cnt_reg_6__P0000)
u1_rx_data_st_245=BUFF(\u1_u0_d2_reg_1__P0000)
u4_ep1_buf_1285=BUFF(\u4_u1_buf0_reg_12__P0000)
\u4_u1_buf0_orig_reg_28__QN=BUFF(\u4_u1_buf0_orig_reg_28__P0000)
\u1_u2_dtmp_r_reg_3__QN=BUFF(\u1_u2_dtmp_r_reg_3__P0000)
\u4_u0_csr0_reg_4__QN=BUFF(\u4_u0_csr0_reg_4__P0000)
n_10648=BUFF(n_10629)
\u4_u0_dma_out_left_reg_7__QN=BUFF(\u4_u0_dma_out_left_reg_7__P0000)
u4_ep0_buf_752=BUFF(\u4_u0_buf1_reg_23__P0000)
\u4_csr_reg_23__QN=BUFF(\u4_csr_reg_23__P0000)
u4_ep3_buf_847=BUFF(\u4_u3_buf1_reg_25__P0000)
\u1_u3_adr_reg_2__QN=BUFF(\u1_u3_adr_reg_2__P0000)
\u4_u2_buf0_orig_reg_26__QN=BUFF(\u4_u2_buf0_orig_reg_26__P0000)
u4_ep3_buf_825=BUFF(\u4_u3_buf1_reg_3__P0000)
u4_ep1_buf_783=BUFF(\u4_u1_buf1_reg_23__P0000)
\u1_u3_idin_reg_4__QN=BUFF(\u1_u3_idin_reg_4__P0000)
\u4_intb_msk_0_=BUFF(\u4_intb_msk_reg_0__P0000)
\u4_u0_buf0_orig_m3_2_=BUFF(\u4_u0_buf0_orig_m3_reg_2__P0000)
u4_ep1_csr_1908=BUFF(\u4_u1_csr1_reg_1__P0000)
\u1_u2_last_buf_adr_reg_13__QN=BUFF(\u1_u2_last_buf_adr_reg_13__P0000)
buf_139=BUFF(\u4_buf0_reg_13__P0000)
u4_ep1_buf_763=BUFF(\u4_u1_buf1_reg_3__P0000)
u4_u3_dma_ack_clr1=BUFF(u4_u3_dma_ack_clr1_reg_P0000)
u4_u3_r2_reg_QN=BUFF(u4_u3_r2_reg_P0000)
u4_u3_buf0_orig_110=BUFF(\u4_u3_buf0_orig_reg_12__P0000)
u1_u2_word_done_r_reg_QN=BUFF(u1_u2_word_done_r_reg_P0000)
\u1_u3_state_reg_0__QN=BUFF(\u1_u3_state_reg_0__P0000)
u4_u0_buf0_orig=BUFF(\u4_u0_buf0_orig_reg_0__P0000)
\u4_u3_int_stat_reg_3__QN=BUFF(\u4_u3_int_stat_reg_3__P0000)
\u1_sof_time_reg_8__QN=BUFF(\u1_sof_time_reg_8__P0000)
LineState_pad_i_0___bufout15=BUFF(LineState_pad_i_0_)
u4_u2_set_r_reg_QN=BUFF(u4_u2_set_r_reg_P0000)
\u1_u2_dtmp_r_reg_5__QN=BUFF(\u1_u2_dtmp_r_reg_5__P0000)
\u4_u0_dma_out_cnt_reg_3__QN=BUFF(\u4_u0_dma_out_cnt_reg_3__P0000)
\u1_u3_new_sizeb_1_=BUFF(\u1_u3_new_sizeb_reg_1__P0000)
u4_ep3_buf_849=BUFF(\u4_u3_buf1_reg_27__P0000)
\u1_u2_rd_buf1_reg_21__QN=BUFF(\u1_u2_rd_buf1_reg_21__P0000)
\u4_u0_dma_in_cnt_reg_8__QN=BUFF(\u4_u0_dma_in_cnt_reg_8__P0000)
\u1_u2_dout_r_reg_16__QN=BUFF(\u1_u2_dout_r_reg_16__P0000)
\u1_u3_size_next_r_reg_2__QN=BUFF(\u1_u3_size_next_r_reg_2__P0000)
u4_u0_buf0_orig_113=BUFF(\u4_u0_buf0_orig_reg_15__P0000)
u4_ep1_buf_786=BUFF(\u4_u1_buf1_reg_26__P0000)
u0_rx_err_reg_QN=BUFF(u0_rx_err_reg_P0000)
buf_159=BUFF(\u4_buf1_reg_2__P0000)
\u4_u1_dma_out_left_3_=BUFF(\u4_u1_dma_out_left_reg_3__P0000)
\u1_u2_adr_cw_reg_6__QN=BUFF(\u1_u2_adr_cw_reg_6__P0000)
rx_data_64=BUFF(\u0_rx_data_reg_7__P0000)
u4_ep3_buf_1341=BUFF(\u4_u3_buf0_reg_6__P0000)
\u1_u2_dtmp_r_reg_22__QN=BUFF(\u1_u2_dtmp_r_reg_22__P0000)
n_14445=BUFF(n_14444)
u4_u1_buf0_orig_116=BUFF(\u4_u1_buf0_orig_reg_18__P0000)
u4_ep2_buf0=BUFF(\u4_u2_buf0_reg_0__P0000)
u4_ep3_buf_827=BUFF(\u4_u3_buf1_reg_5__P0000)
\u1_mfm_cnt_reg_3__QN=BUFF(\u1_mfm_cnt_reg_3__P0000)
\u4_u2_dma_out_left_4_=BUFF(\u4_u2_dma_out_left_reg_4__P0000)
n_9107=BUFF(n_7289)
u4_u0_ienb_961=BUFF(\u4_u0_ienb_reg_5__P0000)
\u4_u3_buf0_orig_m3_5_=BUFF(\u4_u3_buf0_orig_m3_reg_5__P0000)
\u1_u3_idin_reg_29__QN=BUFF(\u1_u3_idin_reg_29__P0000)
\u4_u1_dma_out_cnt_reg_5__QN=BUFF(\u4_u1_dma_out_cnt_reg_5__P0000)
u1_u0_d_43=BUFF(\u1_u0_d1_reg_6__P0000)
u5_wb_ack_s1a_reg_QN=BUFF(u5_wb_ack_s1a_reg_P0000)
\u1_u3_idin_reg_26__QN=BUFF(\u1_u3_idin_reg_26__P0000)
u0_u0_ls_se0_r_reg_QN=BUFF(u0_u0_ls_se0_r_reg_P0000)
\u1_u2_adr_cw_reg_5__QN=BUFF(\u1_u2_adr_cw_reg_5__P0000)
\u1_u2_sizu_c_reg_7__QN=BUFF(\u1_u2_sizu_c_reg_7__P0000)
u4_ep1_buf_788=BUFF(\u4_u1_buf1_reg_28__P0000)
\u4_u2_dma_out_left_reg_9__QN=BUFF(\u4_u2_dma_out_left_reg_9__P0000)
frm_nat_365=BUFF(\u1_sof_time_reg_11__P0000)
\u4_u1_buf0_orig_reg_21__QN=BUFF(\u4_u1_buf0_orig_reg_21__P0000)
u1_u3_uc_bsel_set_reg_QN=BUFF(u1_u3_uc_bsel_set_reg_P0000)
u1_u2_mack_r_reg_QN=BUFF(u1_u2_mack_r_reg_P0000)
\u4_buf1_reg_19__QN=BUFF(\u4_buf1_reg_19__P0000)
u4_u2_iena_931=BUFF(\u4_u2_iena_reg_4__P0000)
u4_ep2_buf_796=BUFF(\u4_u2_buf1_reg_5__P0000)
n_12548=BUFF(n_14457)
\u4_u3_csr0_reg_4__QN=BUFF(\u4_u3_csr0_reg_4__P0000)
\u1_u2_rd_buf1_reg_29__QN=BUFF(\u1_u2_rd_buf1_reg_29__P0000)
u4_ep2_buf_1333=BUFF(\u4_u2_buf0_reg_29__P0000)
u4_ep2_buf_1314=BUFF(\u4_u2_buf0_reg_10__P0000)
\u4_u3_buf0_orig_m3_1_=BUFF(\u4_u3_buf0_orig_m3_reg_1__P0000)
\u4_inta_msk_reg_1__QN=BUFF(\u4_inta_msk_reg_1__P0000)
\u5_wb_data_o_reg_8__QN=BUFF(\u5_wb_data_o_reg_8__P0000)
u0_u0_ps_cnt_clr_reg_QN=BUFF(u0_u0_ps_cnt_clr_reg_P0000)
\u4_u3_dma_in_cnt_reg_0__QN=BUFF(\u4_u3_dma_in_cnt_reg_0__P0000)
\u4_u3_buf0_orig_m3_11_=BUFF(\u4_u3_buf0_orig_m3_reg_11__P0000)
u4_ep3_buf_1363=BUFF(\u4_u3_buf0_reg_28__P0000)
\u0_u0_chirp_cnt_1_=BUFF(\u0_u0_chirp_cnt_reg_1__P0000)
\u1_u2_dtmp_r_reg_16__QN=BUFF(\u1_u2_dtmp_r_reg_16__P0000)
u4_u3_buf0_orig_99=BUFF(\u4_u3_buf0_orig_reg_1__P0000)
buf0=BUFF(\u4_buf0_reg_0__P0000)
\u4_u1_dma_out_cnt_reg_2__QN=BUFF(\u4_u1_dma_out_cnt_reg_2__P0000)
u4_u2_iena_919=BUFF(\u4_u2_iena_reg_2__P0000)
\u4_dout_reg_30__QN=BUFF(\u4_dout_reg_30__P0000)
\u4_u1_csr1_reg_0__QN=BUFF(\u4_u1_csr1_reg_0__P0000)
\u0_u0_me_ps2_7_=BUFF(\u0_u0_me_ps2_reg_7__P0000)
u4_ep1_buf_778=BUFF(\u4_u1_buf1_reg_18__P0000)
\u4_u2_buf0_orig_m3_5_=BUFF(\u4_u2_buf0_orig_m3_reg_5__P0000)
\u0_u0_idle_cnt1_reg_1__QN=BUFF(\u0_u0_idle_cnt1_reg_1__P0000)
u4_u3_iena_915=BUFF(\u4_u3_iena_reg_1__P0000)
u1_u0_d_30=BUFF(\u1_u0_d0_reg_7__P0000)
u4_u3_r4_reg_QN=BUFF(u4_u3_r4_reg_P0000)
\u5_wb_data_o_reg_15__QN=BUFF(\u5_wb_data_o_reg_15__P0000)
\u4_u0_int_stat_reg_0__QN=BUFF(\u4_u0_int_stat_reg_0__P0000)
\u1_u2_last_buf_adr_6_=BUFF(\u1_u2_last_buf_adr_reg_6__P0000)
u4_u1_r1=BUFF(u4_u1_r1_reg_P0000)
u4_ep1_buf_776=BUFF(\u4_u1_buf1_reg_16__P0000)
u4_u2_buf0_orig_111=BUFF(\u4_u2_buf0_orig_reg_13__P0000)
\u1_u2_dout_r_reg_31__QN=BUFF(\u1_u2_dout_r_reg_31__P0000)
u1_idma_done=BUFF(u1_u2_idma_done_reg_P0000)
\u1_u1_state_reg_2__QN=BUFF(\u1_u1_state_reg_2__P0000)
u4_u1_buf0_orig_112=BUFF(\u4_u1_buf0_orig_reg_14__P0000)
u4_ep3_buf_851=BUFF(\u4_u3_buf1_reg_29__P0000)
\u4_u2_dma_out_left_reg_6__QN=BUFF(\u4_u2_dma_out_left_reg_6__P0000)
\u4_u0_buf0_orig_reg_24__QN=BUFF(\u4_u0_buf0_orig_reg_24__P0000)
u4_ep1_buf_766=BUFF(\u4_u1_buf1_reg_6__P0000)
\u4_u0_csr0_reg_8__QN=BUFF(\u4_u0_csr0_reg_8__P0000)
\u1_u3_size_next_r_reg_7__QN=BUFF(\u1_u3_size_next_r_reg_7__P0000)
\u4_u0_dma_in_cnt_reg_11__QN=BUFF(\u4_u0_dma_in_cnt_reg_11__P0000)
u4_u2_buf0_orig=BUFF(\u4_u2_buf0_orig_reg_0__P0000)
u4_pid_cs_err_r=BUFF(u4_pid_cs_err_r_reg_P0000)
\u1_u1_state_reg_0__QN=BUFF(\u1_u1_state_reg_0__P0000)
u4_utmi_vend_ctrl_r=BUFF(\u4_utmi_vend_ctrl_r_reg_0__P0000)
\u0_u0_state_reg_9__QN=BUFF(\u0_u0_state_reg_9__P0000)
u4_u1_dma_out_buf_avail_reg_QN=BUFF(u4_u1_dma_out_buf_avail_reg_P0000)
\u4_u1_buf0_orig_m3_6_=BUFF(\u4_u1_buf0_orig_m3_reg_6__P0000)
\u5_wb_data_o_reg_25__QN=BUFF(\u5_wb_data_o_reg_25__P0000)
u1_u1_tx_valid_r_reg_QN=BUFF(u1_u1_tx_valid_r_reg_P0000)
\u1_u2_rd_buf1_reg_13__QN=BUFF(\u1_u2_rd_buf1_reg_13__P0000)
u4_u3_buf0_orig_106=BUFF(\u4_u3_buf0_orig_reg_8__P0000)
\u4_utmi_vend_ctrl_reg_1__QN=BUFF(\u4_utmi_vend_ctrl_reg_1__P0000)
u1_u2_wr_done=BUFF(u1_u2_wr_done_reg_P0000)
u4_ep2_buf_795=BUFF(\u4_u2_buf1_reg_4__P0000)
\u1_u1_crc16_reg_9__QN=BUFF(\u1_u1_crc16_reg_9__P0000)
\u1_u3_idin_reg_3__QN=BUFF(\u1_u3_idin_reg_3__P0000)
u1_u0_rxv1=BUFF(u1_u0_rxv1_reg_P0000)
u1_u3_int_seqerr_set_reg_QN=BUFF(u1_u3_int_seqerr_set_reg_P0000)
\u4_u3_buf0_orig_reg_27__QN=BUFF(\u4_u3_buf0_orig_reg_27__P0000)
\u1_u2_rd_buf0_reg_17__QN=BUFF(\u1_u2_rd_buf0_reg_17__P0000)
rx_data_60=BUFF(\u0_rx_data_reg_3__P0000)
u4_u3_buf0_orig_100=BUFF(\u4_u3_buf0_orig_reg_2__P0000)
\u1_u2_rd_buf0_reg_27__QN=BUFF(\u1_u2_rd_buf0_reg_27__P0000)
\u1_u2_dout_r_reg_9__QN=BUFF(\u1_u2_dout_r_reg_9__P0000)
\u0_u0_me_ps2_6_=BUFF(\u0_u0_me_ps2_reg_6__P0000)
u4_utmi_vend_ctrl_r_10=BUFF(\u4_utmi_vend_ctrl_r_reg_2__P0000)
\u4_u1_buf0_orig_m3_4_=BUFF(\u4_u1_buf0_orig_m3_reg_4__P0000)
u4_ep3_buf_1339=BUFF(\u4_u3_buf0_reg_4__P0000)
u4_u3_ep_match_r_reg_QN=BUFF(u4_u3_ep_match_r_reg_P0000)
\u1_u3_new_size_10_=BUFF(\u1_u3_new_size_reg_10__P0000)
VStatus_pad_i_0___bufout16=BUFF(VStatus_pad_i_0_)
\u1_u2_rd_buf0_reg_1__QN=BUFF(\u1_u2_rd_buf0_reg_1__P0000)
\u1_u1_state_reg_1__QN=BUFF(\u1_u1_state_reg_1__P0000)
\u4_u2_buf0_orig_reg_30__QN=BUFF(\u4_u2_buf0_orig_reg_30__P0000)
u4_ep2_buf_1311=BUFF(\u4_u2_buf0_reg_7__P0000)
u1_u3_pid_IN_r=BUFF(u1_u3_pid_IN_r_reg_P0000)
u1_u0_d_38=BUFF(\u1_u0_d1_reg_1__P0000)
u4_u0_buf0_orig_101=BUFF(\u4_u0_buf0_orig_reg_3__P0000)
\u4_u1_buf0_orig_m3_5_=BUFF(\u4_u1_buf0_orig_m3_reg_5__P0000)
u4_ep1_buf_770=BUFF(\u4_u1_buf1_reg_10__P0000)
\u4_utmi_vend_stat_r_reg_7__QN=BUFF(\u4_utmi_vend_stat_r_reg_7__P0000)
mwe=BUFF(u1_u2_mwe_reg_P0000)
u4_ep3_buf_1354=BUFF(\u4_u3_buf0_reg_19__P0000)
u4_ep3_buf_1355=BUFF(\u4_u3_buf0_reg_20__P0000)
u1_u3_pid_PING_r=BUFF(u1_u3_pid_PING_r_reg_P0000)
\u4_int_srcb_reg_5__QN=BUFF(\u4_int_srcb_reg_5__P0000)
u4_ep3_buf_848=BUFF(\u4_u3_buf1_reg_26__P0000)
u1_u2_sizd_is_zero_reg_QN=BUFF(u1_u2_sizd_is_zero_reg_P0000)
u1_u2_tx_dma_en_r_reg_QN=BUFF(u1_u2_tx_dma_en_r_reg_P0000)
\u4_u0_dma_in_cnt_reg_7__QN=BUFF(\u4_u0_dma_in_cnt_reg_7__P0000)
\u1_u3_new_sizeb_13_=BUFF(\u1_u3_new_sizeb_reg_13__P0000)
u4_attach_r1_reg_QN=BUFF(u4_attach_r1_reg_P0000)
\u4_u2_buf0_orig_m3_10_=BUFF(\u4_u2_buf0_orig_m3_reg_10__P0000)
\u4_u3_dma_out_cnt_reg_10__QN=BUFF(\u4_u3_dma_out_cnt_reg_10__P0000)
u4_ep0_buf_737=BUFF(\u4_u0_buf1_reg_8__P0000)
u4_ep3_buf_826=BUFF(\u4_u3_buf1_reg_4__P0000)
\u1_u2_dout_r_reg_3__QN=BUFF(\u1_u2_dout_r_reg_3__P0000)
u4_ep1_buf_1280=BUFF(\u4_u1_buf0_reg_7__P0000)
u1_u2_rx_data_valid_r_reg_QN=BUFF(u1_u2_rx_data_valid_r_reg_P0000)
buf_128=BUFF(\u4_buf0_reg_2__P0000)
u4_ep2_buf_1321=BUFF(\u4_u2_buf0_reg_17__P0000)
u4_u1_buf0_orig_103=BUFF(\u4_u1_buf0_orig_reg_5__P0000)
u0_u0_T1_gt_2_5_uS_reg_QN=BUFF(u0_u0_T1_gt_2_5_uS_reg_P0000)
\u4_u2_int_stat_reg_2__QN=BUFF(\u4_u2_int_stat_reg_2__P0000)
\u1_frame_no_r_reg_5__QN=BUFF(\u1_frame_no_r_reg_5__P0000)
u1_rx_data_st_247=BUFF(\u1_u0_d2_reg_3__P0000)
u4_ep2_buf_819=BUFF(\u4_u2_buf1_reg_28__P0000)
\u4_u0_buf0_orig_reg_25__QN=BUFF(\u4_u0_buf0_orig_reg_25__P0000)
u4_u3_iena_935=BUFF(\u4_u3_iena_reg_5__P0000)
\u1_u3_new_size_3_=BUFF(\u1_u3_new_size_reg_3__P0000)
\u5_wb_data_o_reg_11__QN=BUFF(\u5_wb_data_o_reg_11__P0000)
\u1_sof_time_reg_10__QN=BUFF(\u1_sof_time_reg_10__P0000)
u4_ep3_intb=BUFF(u4_u3_intb_reg_P0000)
u4_u1_iena_919=BUFF(\u4_u1_iena_reg_2__P0000)
\u0_u0_chirp_cnt_2_=BUFF(\u0_u0_chirp_cnt_reg_2__P0000)
u4_ep3_buf_823=BUFF(\u4_u3_buf1_reg_1__P0000)
\u4_u3_buf0_orig_m3_9_=BUFF(\u4_u3_buf0_orig_m3_reg_9__P0000)
u4_ep3_buf_831=BUFF(\u4_u3_buf1_reg_9__P0000)
u4_ep2_buf_812=BUFF(\u4_u2_buf1_reg_21__P0000)
u4_ep0_buf_756=BUFF(\u4_u0_buf1_reg_27__P0000)
u1_u2_rx_data_st_r_4=BUFF(\u1_u2_rx_data_st_r_reg_3__P0000)
\u1_u2_state_reg_5__QN=BUFF(\u1_u2_state_reg_5__P0000)
\u4_utmi_vend_stat_r_reg_2__QN=BUFF(\u4_utmi_vend_stat_r_reg_2__P0000)
\u4_u0_csr0_reg_7__QN=BUFF(\u4_u0_csr0_reg_7__P0000)
\u4_u0_dma_out_cnt_reg_9__QN=BUFF(\u4_u0_dma_out_cnt_reg_9__P0000)
n_9097=BUFF(n_7289)
\u4_u0_csr0_reg_10__QN=BUFF(\u4_u0_csr0_reg_10__P0000)
\u4_u3_dma_in_cnt_reg_9__QN=BUFF(\u4_u3_dma_in_cnt_reg_9__P0000)
\u4_u0_buf0_orig_reg_20__QN=BUFF(\u4_u0_buf0_orig_reg_20__P0000)
u4_ep1_buf_768=BUFF(\u4_u1_buf1_reg_8__P0000)
u4_ep3_buf_1356=BUFF(\u4_u3_buf0_reg_21__P0000)
u4_ep0_buf_731=BUFF(\u4_u0_buf1_reg_2__P0000)
\u4_funct_adr_reg_3__QN=BUFF(\u4_funct_adr_reg_3__P0000)
u4_u3_buf0_orig=BUFF(\u4_u3_buf0_orig_reg_0__P0000)
\u0_DataOut_reg_5__QN=BUFF(\u0_DataOut_reg_5__P0000)
\u0_DataOut_reg_1__QN=BUFF(\u0_DataOut_reg_1__P0000)
u4_ep1_buf_1301=BUFF(\u4_u1_buf0_reg_28__P0000)
u1_u0_token_valid_r1_reg_QN=BUFF(u1_u0_token_valid_r1_reg_P0000)
u4_u1_buf0_orig_100=BUFF(\u4_u1_buf0_orig_reg_2__P0000)
\u4_u2_buf0_orig_m3_9_=BUFF(\u4_u2_buf0_orig_m3_reg_9__P0000)
u1_u3_pid_SETUP_r=BUFF(u1_u3_pid_SETUP_r_reg_P0000)
u1_u3_pid_OUT_r=BUFF(u1_u3_pid_OUT_r_reg_P0000)
\u4_u3_int_stat_reg_1__QN=BUFF(\u4_u3_int_stat_reg_1__P0000)
\u1_u3_new_size_6_=BUFF(\u1_u3_new_size_reg_6__P0000)
u4_u3_iena_931=BUFF(\u4_u3_iena_reg_4__P0000)
\u4_int_srca_reg_0__QN=BUFF(\u4_int_srca_reg_0__P0000)
u4_u0_dma_req_in_hold2_reg_QN=BUFF(u4_u0_dma_req_in_hold2_reg_P0000)
\u1_u1_crc16_reg_12__QN=BUFF(\u1_u1_crc16_reg_12__P0000)
u4_ep2_buf_1308=BUFF(\u4_u2_buf0_reg_4__P0000)
\u4_u1_buf0_orig_m3_0_=BUFF(\u4_u1_buf0_orig_m3_reg_0__P0000)
\u0_DataOut_reg_3__QN=BUFF(\u0_DataOut_reg_3__P0000)
\u4_u2_dma_in_cnt_reg_7__QN=BUFF(\u4_u2_dma_in_cnt_reg_7__P0000)
\u4_csr_reg_4__QN=BUFF(\u4_csr_reg_4__P0000)
\u4_buf1_reg_30__QN=BUFF(\u4_buf1_reg_30__P0000)
\u1_u2_state_reg_4__QN=BUFF(\u1_u2_state_reg_4__P0000)
\u1_u3_new_sizeb_6_=BUFF(\u1_u3_new_sizeb_reg_6__P0000)
\u4_u2_dma_out_left_11_=BUFF(\u4_u2_dma_out_left_reg_11__P0000)
\u4_u3_uc_dpd_reg_0__QN=BUFF(\u4_u3_uc_dpd_reg_0__P0000)
u1_rx_data_st_250=BUFF(\u1_u0_d2_reg_6__P0000)
\u1_u2_rd_buf1_reg_5__QN=BUFF(\u1_u2_rd_buf1_reg_5__P0000)
u4_ep1_csr_1905=BUFF(u4_u1_ots_stop_reg_P0000)
buf_141=BUFF(\u4_buf0_reg_15__P0000)
\u4_u0_dma_out_cnt_reg_6__QN=BUFF(\u4_u0_dma_out_cnt_reg_6__P0000)
u4_ep3_buf_843=BUFF(\u4_u3_buf1_reg_21__P0000)
u4_u3_buf0_orig_107=BUFF(\u4_u3_buf0_orig_reg_9__P0000)
u1_rx_data_st=BUFF(\u1_u0_d2_reg_0__P0000)
\u0_u0_idle_cnt1_reg_2__QN=BUFF(\u0_u0_idle_cnt1_reg_2__P0000)
\u1_u3_size_next_r_reg_1__QN=BUFF(\u1_u3_size_next_r_reg_1__P0000)
u4_ep1_buf_765=BUFF(\u4_u1_buf1_reg_5__P0000)
u4_ep3_buf1=BUFF(\u4_u3_buf1_reg_0__P0000)
u4_ep2_buf_820=BUFF(\u4_u2_buf1_reg_29__P0000)
u4_utmi_vend_wr_r=BUFF(u4_utmi_vend_wr_r_reg_P0000)
\u1_u2_dtmp_r_reg_23__QN=BUFF(\u1_u2_dtmp_r_reg_23__P0000)
\u1_u2_rd_buf0_reg_16__QN=BUFF(\u1_u2_rd_buf0_reg_16__P0000)
\u4_u2_csr0_reg_8__QN=BUFF(\u4_u2_csr0_reg_8__P0000)
u4_ep1_buf_1288=BUFF(\u4_u1_buf0_reg_15__P0000)
\u0_u0_me_ps_3_=BUFF(\u0_u0_me_ps_reg_3__P0000)
\u4_dout_reg_7__QN=BUFF(\u4_dout_reg_7__P0000)
u1_u3_setup_token_reg_QN=BUFF(u1_u3_setup_token_reg_P0000)
u4_u2_iena_927=BUFF(\u4_u2_iena_reg_3__P0000)
u4_ep3_buf_838=BUFF(\u4_u3_buf1_reg_16__P0000)
u4_ep1_buf_784=BUFF(\u4_u1_buf1_reg_24__P0000)
\u1_u3_rx_ack_to_cnt_reg_0__QN=BUFF(\u1_u3_rx_ack_to_cnt_reg_0__P0000)
\u1_u3_tx_data_to_cnt_reg_0__QN=BUFF(\u1_u3_tx_data_to_cnt_reg_0__P0000)
\u1_u2_last_buf_adr_7_=BUFF(\u1_u2_last_buf_adr_reg_7__P0000)
\u4_u2_buf0_orig_reg_20__QN=BUFF(\u4_u2_buf0_orig_reg_20__P0000)
u4_u0_buf0_orig_104=BUFF(\u4_u0_buf0_orig_reg_6__P0000)
u4_ep1_buf_1304=BUFF(\u4_u1_buf0_reg_31__P0000)
\u4_u0_buf0_orig_reg_22__QN=BUFF(\u4_u0_buf0_orig_reg_22__P0000)
buf_132=BUFF(\u4_buf0_reg_6__P0000)
\u1_u2_dout_r_reg_6__QN=BUFF(\u1_u2_dout_r_reg_6__P0000)
\u4_intb_msk_5_=BUFF(\u4_intb_msk_reg_5__P0000)
u4_u2_buf0_orig_116=BUFF(\u4_u2_buf0_orig_reg_18__P0000)
buf_138=BUFF(\u4_buf0_reg_12__P0000)
\u1_u2_sizu_c_reg_10__QN=BUFF(\u1_u2_sizu_c_reg_10__P0000)
\u4_u1_buf0_orig_m3_8_=BUFF(\u4_u1_buf0_orig_m3_reg_8__P0000)
DataIn_pad_i_7___bufout8=BUFF(DataIn_pad_i_7_)
\u1_u0_token1_reg_0__QN=BUFF(\u1_u0_token1_reg_0__P0000)
\u1_u2_dout_r_reg_7__QN=BUFF(\u1_u2_dout_r_reg_7__P0000)
\u1_sof_time_reg_1__QN=BUFF(\u1_sof_time_reg_1__P0000)
\u1_u2_dout_r_reg_21__QN=BUFF(\u1_u2_dout_r_reg_21__P0000)
\u0_u0_state_reg_13__QN=BUFF(\u0_u0_state_reg_13__P0000)
\u1_u2_rd_buf0_reg_5__QN=BUFF(\u1_u2_rd_buf0_reg_5__P0000)
\u1_u3_new_size_2_=BUFF(\u1_u3_new_size_reg_2__P0000)
u4_u1_dma_req_in_hold_reg_QN=BUFF(u4_u1_dma_req_in_hold_reg_P0000)
\u5_wb_data_o_reg_10__QN=BUFF(\u5_wb_data_o_reg_10__P0000)
u4_ep2_buf_1319=BUFF(\u4_u2_buf0_reg_15__P0000)
n_14208=BUFF(n_14444)
\u4_intb_msk_6_=BUFF(\u4_intb_msk_reg_6__P0000)
u4_ep0_csr_1873=BUFF(\u4_u0_csr0_reg_12__P0000)
u4_utmi_vend_ctrl_r_9=BUFF(\u4_utmi_vend_ctrl_r_reg_1__P0000)
u4_u2_buf0_orig_102=BUFF(\u4_u2_buf0_orig_reg_4__P0000)
u4_ep0_buf_1260=BUFF(\u4_u0_buf0_reg_18__P0000)
\u1_sof_time_reg_6__QN=BUFF(\u1_sof_time_reg_6__P0000)
u0_u0_TermSel_reg_QN=BUFF(u0_u0_TermSel_reg_P0000)
VStatus_pad_i_3___bufout20=BUFF(VStatus_pad_i_3_)
\u4_utmi_vend_ctrl_reg_0__QN=BUFF(\u4_utmi_vend_ctrl_reg_0__P0000)
\u1_sof_time_reg_3__QN=BUFF(\u1_sof_time_reg_3__P0000)
u4_match_r1_reg_QN=BUFF(u4_match_r1_reg_P0000)
u1_u2_send_data_r_reg_QN=BUFF(u1_u2_send_data_r_reg_P0000)
\u4_inta_msk_reg_0__QN=BUFF(\u4_inta_msk_reg_0__P0000)
u0_u0_T2_gt_1_2_mS_reg_QN=BUFF(u0_u0_T2_gt_1_2_mS_reg_P0000)
u4_ep0_buf_749=BUFF(\u4_u0_buf1_reg_20__P0000)
u4_ep3_csr_1977=BUFF(\u4_u3_csr1_reg_8__P0000)
u4_ep0_buf_1261=BUFF(\u4_u0_buf0_reg_19__P0000)
\u1_u0_crc16_sum_reg_1__QN=BUFF(\u1_u0_crc16_sum_reg_1__P0000)
u4_ep1_buf_1293=BUFF(\u4_u1_buf0_reg_20__P0000)
u4_ep2_buf_822=BUFF(\u4_u2_buf1_reg_31__P0000)
\u4_u1_dma_in_cnt_reg_4__QN=BUFF(\u4_u1_dma_in_cnt_reg_4__P0000)
u4_ep2_buf_797=BUFF(\u4_u2_buf1_reg_6__P0000)
\u4_u1_dma_out_left_reg_10__QN=BUFF(\u4_u1_dma_out_left_reg_10__P0000)
\u1_u3_idin_reg_15__QN=BUFF(\u1_u3_idin_reg_15__P0000)
u4_ep2_buf_821=BUFF(\u4_u2_buf1_reg_30__P0000)
u1_u3_int_upid_set_reg_QN=BUFF(u1_u3_int_upid_set_reg_P0000)
\u5_wb_data_o_reg_9__QN=BUFF(\u5_wb_data_o_reg_9__P0000)
\u1_sof_time_reg_5__QN=BUFF(\u1_sof_time_reg_5__P0000)
u4_ep2_buf_806=BUFF(\u4_u2_buf1_reg_15__P0000)
u4_ep2_buf_1331=BUFF(\u4_u2_buf0_reg_27__P0000)
susp_o_reg_QN=BUFF(susp_o_reg_P0000)
u1_u0_token_valid_str1_reg_QN=BUFF(u1_u0_token_valid_str1_reg_P0000)
\u4_u2_dma_out_left_reg_10__QN=BUFF(\u4_u2_dma_out_left_reg_10__P0000)
\u5_wb_data_o_reg_31__QN=BUFF(\u5_wb_data_o_reg_31__P0000)
\u4_u1_dma_in_cnt_reg_7__QN=BUFF(\u4_u1_dma_in_cnt_reg_7__P0000)
u1_adr_258=BUFF(\u1_u3_adr_reg_7__P0000)
n_13132=BUFF(n_13134)
\u1_u3_adr_r_reg_5__QN=BUFF(\u1_u3_adr_r_reg_5__P0000)
LineState_pad_i_0___bufout14=BUFF(LineState_pad_i_0_)
u1_u1_crc16=BUFF(\u1_u1_crc16_reg_8__P0000)
u0_u0_T2_gt_1_0_mS_reg_QN=BUFF(u0_u0_T2_gt_1_0_mS_reg_P0000)
\u4_u2_csr1_reg_3__QN=BUFF(\u4_u2_csr1_reg_3__P0000)
\u4_inta_msk_reg_3__QN=BUFF(\u4_inta_msk_reg_3__P0000)
\u1_u0_token1_reg_7__QN=BUFF(\u1_u0_token1_reg_7__P0000)
u4_ep1_buf_1276=BUFF(\u4_u1_buf0_reg_3__P0000)
u4_u3_ienb_953=BUFF(\u4_u3_ienb_reg_3__P0000)
\u4_u2_dma_in_cnt_reg_5__QN=BUFF(\u4_u2_dma_in_cnt_reg_5__P0000)
u1_u3_buffer_full_reg_QN=BUFF(u1_u3_buffer_full_reg_P0000)
\LineState_r_reg_0__QN=BUFF(\LineState_r_reg_0__P0000)
\u1_u2_dtmp_r_reg_12__QN=BUFF(\u1_u2_dtmp_r_reg_12__P0000)
u0_u0_usb_reset_reg_QN=BUFF(u0_u0_usb_reset_reg_P0000)
u1_u3_buffer_empty_reg_QN=BUFF(u1_u3_buffer_empty_reg_P0000)
u0_u0_T1_st_3_0_mS_reg_QN=BUFF(u0_u0_T1_st_3_0_mS_reg_P0000)
u4_ep1_buf_1299=BUFF(\u4_u1_buf0_reg_26__P0000)
\u0_u0_state_reg_10__QN=BUFF(\u0_u0_state_reg_10__P0000)
\u1_u3_tx_data_to_cnt_reg_1__QN=BUFF(\u1_u3_tx_data_to_cnt_reg_1__P0000)
\u4_u1_dma_out_cnt_reg_11__QN=BUFF(\u4_u1_dma_out_cnt_reg_11__P0000)
\u4_u1_int_stat_reg_4__QN=BUFF(\u4_u1_int_stat_reg_4__P0000)
u4_ep2_buf_1317=BUFF(\u4_u2_buf0_reg_13__P0000)
u4_u1_ienb_945=BUFF(\u4_u1_ienb_reg_2__P0000)
VStatus_pad_i_2___bufout6=BUFF(VStatus_pad_i_2_)
u4_ep1_csr_1903=BUFF(\u4_u1_csr0_reg_11__P0000)
\u1_u2_dout_r_reg_24__QN=BUFF(\u1_u2_dout_r_reg_24__P0000)
u4_ep1_buf_781=BUFF(\u4_u1_buf1_reg_21__P0000)
u4_ep2_buf_1318=BUFF(\u4_u2_buf0_reg_14__P0000)
buf_160=BUFF(\u4_buf1_reg_3__P0000)
u1_token_pid_sel_188=BUFF(\u1_u3_token_pid_sel_reg_1__P0000)
\u1_u1_crc16_reg_7__QN=BUFF(\u1_u1_crc16_reg_7__P0000)
\u1_u3_idin_reg_9__QN=BUFF(\u1_u3_idin_reg_9__P0000)
u4_u0_dma_ack_wr1_reg_QN=BUFF(u4_u0_dma_ack_wr1_reg_P0000)
u4_u2_iena=BUFF(\u4_u2_iena_reg_0__P0000)
u1_u3_to_small_reg_QN=BUFF(u1_u3_to_small_reg_P0000)
\u4_u1_dma_in_cnt_reg_5__QN=BUFF(\u4_u1_dma_in_cnt_reg_5__P0000)
\u4_u0_dma_out_left_reg_2__QN=BUFF(\u4_u0_dma_out_left_reg_2__P0000)
\u4_int_srcb_reg_3__QN=BUFF(\u4_int_srcb_reg_3__P0000)
buf_129=BUFF(\u4_buf0_reg_3__P0000)
\u0_u0_me_ps_4_=BUFF(\u0_u0_me_ps_reg_4__P0000)
\u4_u0_csr0_reg_9__QN=BUFF(\u4_u0_csr0_reg_9__P0000)
\u1_frame_no_r_reg_0__QN=BUFF(\u1_frame_no_r_reg_0__P0000)
\u4_dout_reg_9__QN=BUFF(\u4_dout_reg_9__P0000)
\u4_u3_dma_out_cnt_reg_4__QN=BUFF(\u4_u3_dma_out_cnt_reg_4__P0000)
\u4_u3_int_stat_reg_2__QN=BUFF(\u4_u3_int_stat_reg_2__P0000)
u4_u3_buf0_orig_102=BUFF(\u4_u3_buf0_orig_reg_4__P0000)
\u1_u2_rd_buf1_reg_3__QN=BUFF(\u1_u2_rd_buf1_reg_3__P0000)
u4_ep0_buf_744=BUFF(\u4_u0_buf1_reg_15__P0000)
\u4_u0_dma_in_cnt_reg_4__QN=BUFF(\u4_u0_dma_in_cnt_reg_4__P0000)
u4_u0_buf0_orig_109=BUFF(\u4_u0_buf0_orig_reg_11__P0000)
\u4_u2_buf0_orig_m3_11_=BUFF(\u4_u2_buf0_orig_m3_reg_11__P0000)
\u1_u2_last_buf_adr_reg_14__QN=BUFF(\u1_u2_last_buf_adr_reg_14__P0000)
\u4_dout_reg_0__QN=BUFF(\u4_dout_reg_0__P0000)
\u1_u2_rd_buf1_reg_30__QN=BUFF(\u1_u2_rd_buf1_reg_30__P0000)
u4_u0_buf0_orig_110=BUFF(\u4_u0_buf0_orig_reg_12__P0000)
u4_ep1_buf_1279=BUFF(\u4_u1_buf0_reg_6__P0000)
u4_ep1_buf_1291=BUFF(\u4_u1_buf0_reg_18__P0000)
\u4_dout_reg_2__QN=BUFF(\u4_dout_reg_2__P0000)
\u0_u0_me_cnt_6_=BUFF(\u0_u0_me_cnt_reg_6__P0000)
\u0_u0_state_reg_5__QN=BUFF(\u0_u0_state_reg_5__P0000)
\u4_inta_msk_reg_6__QN=BUFF(\u4_inta_msk_reg_6__P0000)
u1_u0_d1=BUFF(\u1_u0_d1_reg_0__P0000)
\u4_u0_dma_in_cnt_reg_5__QN=BUFF(\u4_u0_dma_in_cnt_reg_5__P0000)
\u1_u3_idin_reg_23__QN=BUFF(\u1_u3_idin_reg_23__P0000)
u4_u1_ienb_961=BUFF(\u4_u1_ienb_reg_5__P0000)
\u4_u0_dma_out_cnt_reg_4__QN=BUFF(\u4_u0_dma_out_cnt_reg_4__P0000)
u4_u2_ienb_953=BUFF(\u4_u2_ienb_reg_3__P0000)
\u4_u2_csr0_reg_6__QN=BUFF(\u4_u2_csr0_reg_6__P0000)
u4_ep2_buf_1310=BUFF(\u4_u2_buf0_reg_6__P0000)
\u0_u0_ps_cnt_3_=BUFF(\u0_u0_ps_cnt_reg_3__P0000)
\u1_u3_new_size_1_=BUFF(\u1_u3_new_size_reg_1__P0000)
u4_ep3_buf_1357=BUFF(\u4_u3_buf0_reg_22__P0000)
\u4_u2_dma_in_cnt_reg_11__QN=BUFF(\u4_u2_dma_in_cnt_reg_11__P0000)
u1_u0_d_29=BUFF(\u1_u0_d0_reg_6__P0000)
\u4_u1_dma_out_cnt_reg_4__QN=BUFF(\u4_u1_dma_out_cnt_reg_4__P0000)
u4_ep2_csr_1936=BUFF(u4_u2_ots_stop_reg_P0000)
\u4_u2_int_stat_reg_1__QN=BUFF(\u4_u2_int_stat_reg_1__P0000)
\u4_u0_csr1_reg_12__QN=BUFF(\u4_u0_csr1_reg_12__P0000)
\u1_u2_last_buf_adr_1_=BUFF(\u1_u2_last_buf_adr_reg_1__P0000)
u4_u1_dma_ack_wr1_reg_QN=BUFF(u4_u1_dma_ack_wr1_reg_P0000)
u4_u1_int_re=BUFF(u4_u1_int_re_reg_P0000)
\u4_dout_reg_10__QN=BUFF(\u4_dout_reg_10__P0000)
u4_u3_ienb_961=BUFF(\u4_u3_ienb_reg_5__P0000)
u4_u3_int_re=BUFF(u4_u3_int_re_reg_P0000)
resume_req_r_reg_QN=BUFF(resume_req_r_reg_P0000)
\u4_u0_dma_out_cnt_reg_11__QN=BUFF(\u4_u0_dma_out_cnt_reg_11__P0000)
\u1_u3_rx_ack_to_cnt_reg_3__QN=BUFF(\u1_u3_rx_ack_to_cnt_reg_3__P0000)
u4_ep0_buf_747=BUFF(\u4_u0_buf1_reg_18__P0000)
\u0_u0_state_reg_2__QN=BUFF(\u0_u0_state_reg_2__P0000)
\u4_u2_csr0_reg_5__QN=BUFF(\u4_u2_csr0_reg_5__P0000)
u4_u2_buf0_orig_108=BUFF(\u4_u2_buf0_orig_reg_10__P0000)
\u4_u3_csr1_reg_2__QN=BUFF(\u4_u3_csr1_reg_2__P0000)
\u1_u3_idin_reg_21__QN=BUFF(\u1_u3_idin_reg_21__P0000)
\u4_u3_buf0_orig_reg_21__QN=BUFF(\u4_u3_buf0_orig_reg_21__P0000)
\u4_csr_reg_28__QN=BUFF(\u4_csr_reg_28__P0000)
u4_ep1_buf_772=BUFF(\u4_u1_buf1_reg_12__P0000)
\u1_u2_dtmp_r_reg_17__QN=BUFF(\u1_u2_dtmp_r_reg_17__P0000)
\u4_u3_csr1_reg_6__QN=BUFF(\u4_u3_csr1_reg_6__P0000)
\u1_u3_new_size_11_=BUFF(\u1_u3_new_size_reg_11__P0000)
\u4_u0_buf0_orig_m3_8_=BUFF(\u4_u0_buf0_orig_m3_reg_8__P0000)
\u1_u2_sizd_c_reg_3__QN=BUFF(\u1_u2_sizd_c_reg_3__P0000)
u0_u0_me_ps_2_5_us_reg_QN=BUFF(u0_u0_me_ps_2_5_us_reg_P0000)
\u1_u2_dtmp_r_reg_24__QN=BUFF(\u1_u2_dtmp_r_reg_24__P0000)
u4_ep0_buf_751=BUFF(\u4_u0_buf1_reg_22__P0000)
u1_u2_rx_data_st_r_5=BUFF(\u1_u2_rx_data_st_r_reg_4__P0000)
u4_u2_ienb=BUFF(\u4_u2_ienb_reg_0__P0000)
buf_164=BUFF(\u4_buf1_reg_7__P0000)
\u4_u1_dma_in_cnt_reg_8__QN=BUFF(\u4_u1_dma_in_cnt_reg_8__P0000)
\u1_u2_rd_buf1_reg_2__QN=BUFF(\u1_u2_rd_buf1_reg_2__P0000)
u4_inta_reg_QN=BUFF(u4_inta_reg_P0000)
u0_tx_ready_reg_QN=BUFF(u0_tx_ready_reg_P0000)
u4_u2_dma_ack_clr1=BUFF(u4_u2_dma_ack_clr1_reg_P0000)
u0_u0_resume_req_s=BUFF(u0_u0_resume_req_s_reg_P0000)
\u1_u1_crc16_reg_14__QN=BUFF(\u1_u1_crc16_reg_14__P0000)
u4_ep0_buf_1262=BUFF(\u4_u0_buf0_reg_20__P0000)
u4_ep3_buf_1346=BUFF(\u4_u3_buf0_reg_11__P0000)
\u4_buf1_reg_27__QN=BUFF(\u4_buf1_reg_27__P0000)
u4_ep1_buf_1302=BUFF(\u4_u1_buf0_reg_29__P0000)
u4_ep1_buf_1296=BUFF(\u4_u1_buf0_reg_23__P0000)
u4_ep0_buf_755=BUFF(\u4_u0_buf1_reg_26__P0000)
\u1_u3_idin_reg_6__QN=BUFF(\u1_u3_idin_reg_6__P0000)
u4_u3_buf0_orig_109=BUFF(\u4_u3_buf0_orig_reg_11__P0000)
\u4_int_srcb_reg_1__QN=BUFF(\u4_int_srcb_reg_1__P0000)
\u1_u2_dtmp_r_reg_20__QN=BUFF(\u1_u2_dtmp_r_reg_20__P0000)
\u4_buf1_reg_20__QN=BUFF(\u4_buf1_reg_20__P0000)
u4_u0_buf0_orig_99=BUFF(\u4_u0_buf0_orig_reg_1__P0000)
u4_ep2_buf_808=BUFF(\u4_u2_buf1_reg_17__P0000)
\u1_u2_rd_buf0_reg_13__QN=BUFF(\u1_u2_rd_buf0_reg_13__P0000)
buf_167=BUFF(\u4_buf1_reg_10__P0000)
u4_u3_buf0_orig_115=BUFF(\u4_u3_buf0_orig_reg_17__P0000)
\u4_u2_csr0_reg_2__QN=BUFF(\u4_u2_csr0_reg_2__P0000)
\u4_u0_dma_in_cnt_reg_3__QN=BUFF(\u4_u0_dma_in_cnt_reg_3__P0000)
u4_u1_ep_match_r_reg_QN=BUFF(u4_u1_ep_match_r_reg_P0000)
\u4_u1_uc_dpd_reg_0__QN=BUFF(\u4_u1_uc_dpd_reg_0__P0000)
\u1_u2_sizd_c_reg_9__QN=BUFF(\u1_u2_sizd_c_reg_9__P0000)
\u4_u2_buf0_orig_m3_8_=BUFF(\u4_u2_buf0_orig_m3_reg_8__P0000)
u0_u0_ls_k_r_reg_QN=BUFF(u0_u0_ls_k_r_reg_P0000)
\u1_u3_new_size_7_=BUFF(\u1_u3_new_size_reg_7__P0000)
\u1_u2_sizu_c_reg_2__QN=BUFF(\u1_u2_sizu_c_reg_2__P0000)
u1_u1_crc_303=BUFF(\u1_u1_crc16_reg_4__P0000)
\u1_u2_dout_r_reg_8__QN=BUFF(\u1_u2_dout_r_reg_8__P0000)
\u0_u0_me_ps2_5_=BUFF(\u0_u0_me_ps2_reg_5__P0000)
\u4_u2_buf0_orig_reg_19__QN=BUFF(\u4_u2_buf0_orig_reg_19__P0000)
\u4_u1_csr0_reg_1__QN=BUFF(\u4_u1_csr0_reg_1__P0000)
u4_attach_r=BUFF(u4_attach_r_reg_P0000)
\u4_u2_csr1_reg_9__QN=BUFF(\u4_u2_csr1_reg_9__P0000)
\u4_utmi_vend_stat_r_reg_3__QN=BUFF(\u4_utmi_vend_stat_r_reg_3__P0000)
\u1_u2_sizd_c_reg_6__QN=BUFF(\u1_u2_sizd_c_reg_6__P0000)
u4_u0_int_re=BUFF(u4_u0_int_re_reg_P0000)
u1_u1_crc_301=BUFF(\u1_u1_crc16_reg_2__P0000)
DataIn_pad_i_3___bufout19=BUFF(DataIn_pad_i_3_)
\u1_u0_crc16_sum_reg_2__QN=BUFF(\u1_u0_crc16_sum_reg_2__P0000)
\u1_u3_new_size_9_=BUFF(\u1_u3_new_size_reg_9__P0000)
\u4_u0_dma_in_cnt_reg_0__QN=BUFF(\u4_u0_dma_in_cnt_reg_0__P0000)
u4_u0_ep_match_r_reg_QN=BUFF(u4_u0_ep_match_r_reg_P0000)
\u1_u2_dtmp_r_reg_19__QN=BUFF(\u1_u2_dtmp_r_reg_19__P0000)
\u4_u1_buf0_orig_m3_1_=BUFF(\u4_u1_buf0_orig_m3_reg_1__P0000)
\u1_u3_new_sizeb_4_=BUFF(\u1_u3_new_sizeb_reg_4__P0000)
\u1_u2_rd_buf0_reg_12__QN=BUFF(\u1_u2_rd_buf0_reg_12__P0000)
\u4_u0_dma_out_left_reg_9__QN=BUFF(\u4_u0_dma_out_left_reg_9__P0000)
\u4_u0_csr0_reg_1__QN=BUFF(\u4_u0_csr0_reg_1__P0000)
\u4_csr_reg_15__QN=BUFF(\u4_csr_reg_15__P0000)
\u4_utmi_vend_stat_r_reg_1__QN=BUFF(\u4_utmi_vend_stat_r_reg_1__P0000)
u4_ep2_csr=BUFF(\u4_u2_csr0_reg_0__P0000)
\u1_u0_token1_reg_1__QN=BUFF(\u1_u0_token1_reg_1__P0000)
\u1_u2_sizd_c_reg_12__QN=BUFF(\u1_u2_sizd_c_reg_12__P0000)
\u0_u0_me_cnt_reg_2__QN=BUFF(\u0_u0_me_cnt_reg_2__P0000)
u4_ep2_buf_817=BUFF(\u4_u2_buf1_reg_26__P0000)
u4_u2_ienb_945=BUFF(\u4_u2_ienb_reg_2__P0000)
u4_u1_ienb=BUFF(\u4_u1_ienb_reg_0__P0000)
\u4_u3_csr1_reg_1__QN=BUFF(\u4_u3_csr1_reg_1__P0000)
u4_ep0_buf_1252=BUFF(\u4_u0_buf0_reg_10__P0000)
\u4_u2_dma_out_cnt_reg_10__QN=BUFF(\u4_u2_dma_out_cnt_reg_10__P0000)
\u4_u2_dma_out_cnt_reg_6__QN=BUFF(\u4_u2_dma_out_cnt_reg_6__P0000)
\u4_u2_buf0_orig_reg_22__QN=BUFF(\u4_u2_buf0_orig_reg_22__P0000)
\u4_u1_csr1_reg_12__QN=BUFF(\u4_u1_csr1_reg_12__P0000)
\u4_u1_csr1_reg_4__QN=BUFF(\u4_u1_csr1_reg_4__P0000)
\u4_u3_int_stat_reg_5__QN=BUFF(\u4_u3_int_stat_reg_5__P0000)
\u0_u0_me_ps_6_=BUFF(\u0_u0_me_ps_reg_6__P0000)
\u4_u3_dma_out_cnt_reg_1__QN=BUFF(\u4_u3_dma_out_cnt_reg_1__P0000)
u4_ep2_intb=BUFF(u4_u2_intb_reg_P0000)
\u4_u0_int_stat_reg_6__QN=BUFF(\u4_u0_int_stat_reg_6__P0000)
\u1_u2_dtmp_r_reg_9__QN=BUFF(\u1_u2_dtmp_r_reg_9__P0000)
\u4_u0_csr1_reg_6__QN=BUFF(\u4_u0_csr1_reg_6__P0000)
u4_ep1_buf_773=BUFF(\u4_u1_buf1_reg_13__P0000)
\u4_u0_dma_out_left_3_=BUFF(\u4_u0_dma_out_left_reg_3__P0000)
\u4_u3_buf0_orig_m3_8_=BUFF(\u4_u3_buf0_orig_m3_reg_8__P0000)
u4_u3_r5=BUFF(u4_u3_r5_reg_P0000)
u4_ep3_buf_844=BUFF(\u4_u3_buf1_reg_22__P0000)
\u1_u3_new_size_reg_5__QN=BUFF(\u1_u3_new_size_reg_5__P0000)
n_14337=BUFF(u1_u2_rx_data_valid_r)
u4_u0_iena=BUFF(\u4_u0_iena_reg_0__P0000)
u4_ep0_buf_734=BUFF(\u4_u0_buf1_reg_5__P0000)
idin_351=BUFF(\u1_u3_idin_reg_31__P0000)
u4_u1_dma_req_r_reg_QN=BUFF(u4_u1_dma_req_r_reg_P0000)
u4_ep2_buf_793=BUFF(\u4_u2_buf1_reg_2__P0000)
\u4_u0_buf0_orig_m3_1_=BUFF(\u4_u0_buf0_orig_m3_reg_1__P0000)
u1_u3_to_large_reg_QN=BUFF(u1_u3_to_large_reg_P0000)
\u4_u3_csr0_reg_6__QN=BUFF(\u4_u3_csr0_reg_6__P0000)
u4_ep0_buf_1269=BUFF(\u4_u0_buf0_reg_27__P0000)
\u4_inta_msk_reg_4__QN=BUFF(\u4_inta_msk_reg_4__P0000)
\u4_u2_csr0_reg_10__QN=BUFF(\u4_u2_csr0_reg_10__P0000)
\u1_u2_sizu_c_reg_5__QN=BUFF(\u1_u2_sizu_c_reg_5__P0000)
\VStatus_r_reg_0__QN=BUFF(\VStatus_r_reg_0__P0000)
u4_u1_intb_reg_QN=BUFF(u4_u1_intb_reg_P0000)
\u1_u3_idin_reg_20__QN=BUFF(\u1_u3_idin_reg_20__P0000)
u4_ep2_buf_1316=BUFF(\u4_u2_buf0_reg_12__P0000)
\u0_u0_idle_cnt1_reg_3__QN=BUFF(\u0_u0_idle_cnt1_reg_3__P0000)
u4_ep3_buf_1362=BUFF(\u4_u3_buf0_reg_27__P0000)
\u4_u3_csr1_reg_11__QN=BUFF(\u4_u3_csr1_reg_11__P0000)
u4_ep3_buf_1364=BUFF(\u4_u3_buf0_reg_29__P0000)
u4_ep0_buf_745=BUFF(\u4_u0_buf1_reg_16__P0000)
\u1_u2_rd_buf0_reg_8__QN=BUFF(\u1_u2_rd_buf0_reg_8__P0000)
\u4_u1_csr0_reg_6__QN=BUFF(\u4_u1_csr0_reg_6__P0000)
u4_ep3_buf_1347=BUFF(\u4_u3_buf0_reg_12__P0000)
\u4_buf0_reg_24__QN=BUFF(\u4_buf0_reg_24__P0000)
\u0_u0_OpMode_reg_1__QN=BUFF(\u0_u0_OpMode_reg_1__P0000)
\u1_u0_token0_reg_4__QN=BUFF(\u1_u0_token0_reg_4__P0000)
u4_ep2_buf_1305=BUFF(\u4_u2_buf0_reg_1__P0000)
u4_ep3_buf_1337=BUFF(\u4_u3_buf0_reg_2__P0000)
\u0_u0_me_ps2_1_=BUFF(\u0_u0_me_ps2_reg_1__P0000)
\u1_u2_dout_r_reg_26__QN=BUFF(\u1_u2_dout_r_reg_26__P0000)
u4_u0_ienb_953=BUFF(\u4_u0_ienb_reg_3__P0000)
\u0_u0_me_ps2_reg_3__QN=BUFF(\u0_u0_me_ps2_reg_3__P0000)
\u4_u2_dma_out_cnt_reg_7__QN=BUFF(\u4_u2_dma_out_cnt_reg_7__P0000)
buf_140=BUFF(\u4_buf0_reg_14__P0000)
\u4_u0_int_stat_reg_4__QN=BUFF(\u4_u0_int_stat_reg_4__P0000)
rx_data_59=BUFF(\u0_rx_data_reg_2__P0000)
u4_ep0_buf_736=BUFF(\u4_u0_buf1_reg_7__P0000)
\u4_u0_int_stat_reg_3__QN=BUFF(\u4_u0_int_stat_reg_3__P0000)
u1_u2_wr_done_r_reg_QN=BUFF(u1_u2_wr_done_r_reg_P0000)
u4_ep1_buf_1275=BUFF(\u4_u1_buf0_reg_2__P0000)
\u4_u2_dma_out_cnt_reg_5__QN=BUFF(\u4_u2_dma_out_cnt_reg_5__P0000)
buf_157=BUFF(\u4_buf0_reg_31__P0000)
\u4_u1_csr1_reg_6__QN=BUFF(\u4_u1_csr1_reg_6__P0000)
u1_u3_buf1_set_reg_QN=BUFF(u1_u3_buf1_set_reg_P0000)
u4_u2_r1=BUFF(u4_u2_r1_reg_P0000)
\u1_u2_sizd_c_reg_11__QN=BUFF(\u1_u2_sizd_c_reg_11__P0000)
u4_ep2_buf_801=BUFF(\u4_u2_buf1_reg_10__P0000)
\u1_u3_new_sizeb_0_=BUFF(\u1_u3_new_sizeb_reg_0__P0000)
\u1_u2_sizd_c_reg_10__QN=BUFF(\u1_u2_sizd_c_reg_10__P0000)
u0_u0_idle_cnt1_clr_reg_QN=BUFF(u0_u0_idle_cnt1_clr_reg_P0000)
\u5_wb_data_o_reg_5__QN=BUFF(\u5_wb_data_o_reg_5__P0000)
\u1_u0_pid_reg_1__QN=BUFF(\u1_u0_pid_reg_1__P0000)
\u1_u3_new_sizeb_10_=BUFF(\u1_u3_new_sizeb_reg_10__P0000)
u4_ep0_csr_1884=BUFF(\u4_u0_csr1_reg_8__P0000)
\u0_u0_me_ps2_4_=BUFF(\u0_u0_me_ps2_reg_4__P0000)
\u0_u0_me_cnt_reg_3__QN=BUFF(\u0_u0_me_cnt_reg_3__P0000)
\u1_u2_dout_r_reg_28__QN=BUFF(\u1_u2_dout_r_reg_28__P0000)
\u1_u2_adr_cw_reg_10__QN=BUFF(\u1_u2_adr_cw_reg_10__P0000)
u4_ep3_buf_839=BUFF(\u4_u3_buf1_reg_17__P0000)
\u1_u2_state_reg_1__QN=BUFF(\u1_u2_state_reg_1__P0000)
\u5_wb_data_o_reg_27__QN=BUFF(\u5_wb_data_o_reg_27__P0000)
u4_ep2_buf_1330=BUFF(\u4_u2_buf0_reg_26__P0000)
\u1_u3_adr_reg_4__QN=BUFF(\u1_u3_adr_reg_4__P0000)
u1_u3_match_r_reg_QN=BUFF(u1_u3_match_r_reg_P0000)
u1_rx_data_st_249=BUFF(\u1_u0_d2_reg_5__P0000)
u4_u1_buf0_orig_101=BUFF(\u4_u1_buf0_orig_reg_3__P0000)
u4_ep1_buf_1278=BUFF(\u4_u1_buf0_reg_5__P0000)
\u4_buf0_reg_29__QN=BUFF(\u4_buf0_reg_29__P0000)
\u4_u1_buf0_orig_reg_19__QN=BUFF(\u4_u1_buf0_orig_reg_19__P0000)
\u4_u2_dma_out_cnt_reg_1__QN=BUFF(\u4_u2_dma_out_cnt_reg_1__P0000)
u1_u3_abort_reg_QN=BUFF(u1_u3_abort_reg_P0000)
u4_dma_in_buf_sz1_reg_QN=BUFF(u4_dma_in_buf_sz1_reg_P0000)
\u4_buf0_reg_23__QN=BUFF(\u4_buf0_reg_23__P0000)
\u1_u2_rd_buf0_reg_15__QN=BUFF(\u1_u2_rd_buf0_reg_15__P0000)
u4_ep0_buf_1270=BUFF(\u4_u0_buf0_reg_28__P0000)
buf1=BUFF(\u4_buf1_reg_0__P0000)
\u4_u1_uc_bsel_reg_1__QN=BUFF(\u4_u1_uc_bsel_reg_1__P0000)
u4_u0_ienb_945=BUFF(\u4_u0_ienb_reg_2__P0000)
\u1_u3_new_size_8_=BUFF(\u1_u3_new_size_reg_8__P0000)
\u4_u3_csr0_reg_7__QN=BUFF(\u4_u3_csr0_reg_7__P0000)
\u4_inta_msk_8_=BUFF(\u4_inta_msk_reg_8__P0000)
u4_ep0_buf_1259=BUFF(\u4_u0_buf0_reg_17__P0000)
\u1_u2_dtmp_r_reg_11__QN=BUFF(\u1_u2_dtmp_r_reg_11__P0000)
u4_ep1_buf_767=BUFF(\u4_u1_buf1_reg_7__P0000)
\u4_u3_dma_out_cnt_reg_2__QN=BUFF(\u4_u3_dma_out_cnt_reg_2__P0000)
\u1_u0_pid_reg_7__QN=BUFF(\u1_u0_pid_reg_7__P0000)
u4_ep2_buf_799=BUFF(\u4_u2_buf1_reg_8__P0000)
\u4_int_srca_reg_2__QN=BUFF(\u4_int_srca_reg_2__P0000)
u4_ep1_csr_1904=BUFF(\u4_u1_csr0_reg_12__P0000)
u4_ep0_buf0=BUFF(\u4_u0_buf0_reg_0__P0000)
\u4_u1_dma_in_cnt_reg_11__QN=BUFF(\u4_u1_dma_in_cnt_reg_11__P0000)
u1_u0_d_26=BUFF(\u1_u0_d0_reg_3__P0000)
u4_u0_buf0_orig_116=BUFF(\u4_u0_buf0_orig_reg_18__P0000)
\u1_u2_rd_buf1_reg_18__QN=BUFF(\u1_u2_rd_buf1_reg_18__P0000)
\u1_u2_rd_buf1_reg_24__QN=BUFF(\u1_u2_rd_buf1_reg_24__P0000)
\u1_u2_adr_cb_reg_2__QN=BUFF(\u1_u2_adr_cb_reg_2__P0000)
\u1_u2_dtmp_r_reg_8__QN=BUFF(\u1_u2_dtmp_r_reg_8__P0000)
u4_u1_iena_931=BUFF(\u4_u1_iena_reg_4__P0000)
u4_ep2_buf_811=BUFF(\u4_u2_buf1_reg_20__P0000)
\u1_u0_crc16_sum_reg_6__QN=BUFF(\u1_u0_crc16_sum_reg_6__P0000)
\u1_u0_token0_reg_5__QN=BUFF(\u1_u0_token0_reg_5__P0000)
\u4_u2_buf0_orig_m3_6_=BUFF(\u4_u2_buf0_orig_m3_reg_6__P0000)
\u1_u2_dtmp_r_reg_28__QN=BUFF(\u1_u2_dtmp_r_reg_28__P0000)
\u0_u0_idle_cnt1_next_reg_5__QN=BUFF(\u0_u0_idle_cnt1_next_reg_5__P0000)
u4_u2_buf0_orig_100=BUFF(\u4_u2_buf0_orig_reg_2__P0000)
\u1_u3_idin_reg_19__QN=BUFF(\u1_u3_idin_reg_19__P0000)
u1_u0_d_27=BUFF(\u1_u0_d0_reg_4__P0000)
u4_u2_iena_935=BUFF(\u4_u2_iena_reg_5__P0000)
buf_166=BUFF(\u4_buf1_reg_9__P0000)
\u4_csr_reg_29__QN=BUFF(\u4_csr_reg_29__P0000)
\u4_csr_reg_27__QN=BUFF(\u4_csr_reg_27__P0000)
u4_ep3_buf_840=BUFF(\u4_u3_buf1_reg_18__P0000)
\u4_u1_int_stat_reg_2__QN=BUFF(\u4_u1_int_stat_reg_2__P0000)
\u4_u0_csr1_reg_9__QN=BUFF(\u4_u0_csr1_reg_9__P0000)
\u0_u0_state_reg_4__QN=BUFF(\u0_u0_state_reg_4__P0000)
\u4_dout_reg_13__QN=BUFF(\u4_dout_reg_13__P0000)
\u1_u3_adr_r_reg_14__QN=BUFF(\u1_u3_adr_r_reg_14__P0000)
\u1_u3_idin_reg_2__QN=BUFF(\u1_u3_idin_reg_2__P0000)
\u1_u2_dtmp_r_reg_10__QN=BUFF(\u1_u2_dtmp_r_reg_10__P0000)
\u4_dout_reg_14__QN=BUFF(\u4_dout_reg_14__P0000)
\u4_csr_reg_1__QN=BUFF(\u4_csr_reg_1__P0000)
u4_ep3_buf_845=BUFF(\u4_u3_buf1_reg_23__P0000)
u4_ep2_buf_1334=BUFF(\u4_u2_buf0_reg_30__P0000)
\u4_u0_dma_out_left_1_=BUFF(\u4_u0_dma_out_left_reg_1__P0000)
u4_u3_buf0_orig_116=BUFF(\u4_u3_buf0_orig_reg_18__P0000)
\u1_u2_rd_buf1_reg_20__QN=BUFF(\u1_u2_rd_buf1_reg_20__P0000)
\u1_u0_crc16_sum_reg_9__QN=BUFF(\u1_u0_crc16_sum_reg_9__P0000)
\u1_hms_cnt_reg_3__QN=BUFF(\u1_hms_cnt_reg_3__P0000)
\u4_u2_dma_out_cnt_reg_3__QN=BUFF(\u4_u2_dma_out_cnt_reg_3__P0000)
\u4_u2_buf0_orig_m3_1_=BUFF(\u4_u2_buf0_orig_m3_reg_1__P0000)
\u4_funct_adr_reg_6__QN=BUFF(\u4_funct_adr_reg_6__P0000)
u4_u3_buf0_orig_104=BUFF(\u4_u3_buf0_orig_reg_6__P0000)
\u4_csr_reg_2__QN=BUFF(\u4_csr_reg_2__P0000)
u4_suspend_r_reg_QN=BUFF(u4_suspend_r_reg_P0000)
\u1_u0_token1_reg_3__QN=BUFF(\u1_u0_token1_reg_3__P0000)
\u1_u2_rd_buf0_reg_18__QN=BUFF(\u1_u2_rd_buf0_reg_18__P0000)
\u4_u3_csr0_reg_2__QN=BUFF(\u4_u3_csr0_reg_2__P0000)
\u4_csr_reg_26__QN=BUFF(\u4_csr_reg_26__P0000)
n_7341=BUFF(n_14036)
\u4_dout_reg_6__QN=BUFF(\u4_dout_reg_6__P0000)
\u4_u3_buf0_orig_reg_24__QN=BUFF(\u4_u3_buf0_orig_reg_24__P0000)
\u4_u1_buf0_orig_reg_30__QN=BUFF(\u4_u1_buf0_orig_reg_30__P0000)
\u1_frame_no_r_reg_1__QN=BUFF(\u1_frame_no_r_reg_1__P0000)
\u1_u3_idin_reg_25__QN=BUFF(\u1_u3_idin_reg_25__P0000)
u4_ep1_buf_1294=BUFF(\u4_u1_buf0_reg_21__P0000)
\u4_dout_reg_26__QN=BUFF(\u4_dout_reg_26__P0000)
\u4_u1_buf0_orig_reg_25__QN=BUFF(\u4_u1_buf0_orig_reg_25__P0000)
\u4_intb_msk_8_=BUFF(\u4_intb_msk_reg_8__P0000)
\u1_u2_sizd_c_reg_8__QN=BUFF(\u1_u2_sizd_c_reg_8__P0000)
\u4_u1_dma_out_left_reg_6__QN=BUFF(\u4_u1_dma_out_left_reg_6__P0000)
\u4_dout_reg_11__QN=BUFF(\u4_dout_reg_11__P0000)
\u1_u3_new_size_12_=BUFF(\u1_u3_new_size_reg_12__P0000)
u4_ep3_buf_841=BUFF(\u4_u3_buf1_reg_19__P0000)
\u1_u2_rd_buf1_reg_9__QN=BUFF(\u1_u2_rd_buf1_reg_9__P0000)
u4_ep3_csr_1965=BUFF(\u4_u3_csr0_reg_11__P0000)
buf_165=BUFF(\u4_buf1_reg_8__P0000)
u4_ep0_buf_1248=BUFF(\u4_u0_buf0_reg_6__P0000)
\u1_u3_new_sizeb_11_=BUFF(\u1_u3_new_sizeb_reg_11__P0000)
\u4_int_srcb_reg_2__QN=BUFF(\u4_int_srcb_reg_2__P0000)
\u4_buf0_reg_19__QN=BUFF(\u4_buf0_reg_19__P0000)
u4_ep2_buf_1309=BUFF(\u4_u2_buf0_reg_5__P0000)
\u4_u0_dma_out_cnt_reg_2__QN=BUFF(\u4_u0_dma_out_cnt_reg_2__P0000)
u4_ep0_buf_1266=BUFF(\u4_u0_buf0_reg_24__P0000)
\u4_u3_dma_out_left_reg_7__QN=BUFF(\u4_u3_dma_out_left_reg_7__P0000)
u4_ep1_buf_1297=BUFF(\u4_u1_buf0_reg_24__P0000)
\u5_state_reg_5__QN=BUFF(\u5_state_reg_5__P0000)
\u5_wb_data_o_reg_14__QN=BUFF(\u5_wb_data_o_reg_14__P0000)
u0_u0_ls_idle_r_reg_QN=BUFF(u0_u0_ls_idle_r_reg_P0000)
\u4_u0_buf0_orig_reg_29__QN=BUFF(\u4_u0_buf0_orig_reg_29__P0000)
\u1_u3_idin_reg_10__QN=BUFF(\u1_u3_idin_reg_10__P0000)
u4_ep3_buf_829=BUFF(\u4_u3_buf1_reg_7__P0000)
\u4_dout_reg_15__QN=BUFF(\u4_dout_reg_15__P0000)
\u4_csr_reg_7__QN=BUFF(\u4_csr_reg_7__P0000)
\u4_u0_int_stat_reg_5__QN=BUFF(\u4_u0_int_stat_reg_5__P0000)
u4_u0_iena_919=BUFF(\u4_u0_iena_reg_2__P0000)
u4_u2_buf0_orig_113=BUFF(\u4_u2_buf0_orig_reg_15__P0000)
\u4_u1_dma_out_cnt_reg_9__QN=BUFF(\u4_u1_dma_out_cnt_reg_9__P0000)
u4_u1_ienb_957=BUFF(\u4_u1_ienb_reg_4__P0000)
\u4_u2_csr1_reg_0__QN=BUFF(\u4_u2_csr1_reg_0__P0000)
\u4_u0_dma_in_cnt_reg_9__QN=BUFF(\u4_u0_dma_in_cnt_reg_9__P0000)
u4_u0_r4_reg_QN=BUFF(u4_u0_r4_reg_P0000)
\u1_u2_dout_r_reg_23__QN=BUFF(\u1_u2_dout_r_reg_23__P0000)
\u1_u2_rd_buf1_reg_27__QN=BUFF(\u1_u2_rd_buf1_reg_27__P0000)
u4_ep1_buf_1290=BUFF(\u4_u1_buf0_reg_17__P0000)
\u0_u0_state_reg_8__QN=BUFF(\u0_u0_state_reg_8__P0000)
\u1_u0_token0_reg_3__QN=BUFF(\u1_u0_token0_reg_3__P0000)
\u4_u3_dma_in_cnt_reg_5__QN=BUFF(\u4_u3_dma_in_cnt_reg_5__P0000)
u4_ep0_buf_1273=BUFF(\u4_u0_buf0_reg_31__P0000)
u4_ep2_buf_792=BUFF(\u4_u2_buf1_reg_1__P0000)
\u4_u0_csr0_reg_5__QN=BUFF(\u4_u0_csr0_reg_5__P0000)
u1_u3_out_to_small_r_reg_QN=BUFF(u1_u3_out_to_small_r_reg_P0000)
\u4_u1_dma_out_cnt_reg_7__QN=BUFF(\u4_u1_dma_out_cnt_reg_7__P0000)
u0_u0_me_cnt_100_ms=BUFF(u0_u0_me_cnt_100_ms_reg_P0000)
\u1_u0_crc16_sum_reg_8__QN=BUFF(\u1_u0_crc16_sum_reg_8__P0000)
\u4_u0_uc_bsel_reg_1__QN=BUFF(\u4_u0_uc_bsel_reg_1__P0000)
u4_ep3_buf_835=BUFF(\u4_u3_buf1_reg_13__P0000)
u4_u1_buf0_orig_102=BUFF(\u4_u1_buf0_orig_reg_4__P0000)
\u0_u0_me_ps_0_=BUFF(\u0_u0_me_ps_reg_0__P0000)
\u4_u0_csr1_reg_5__QN=BUFF(\u4_u0_csr1_reg_5__P0000)
u4_ep3_buf_1359=BUFF(\u4_u3_buf0_reg_24__P0000)
\u4_u3_dma_in_cnt_reg_4__QN=BUFF(\u4_u3_dma_in_cnt_reg_4__P0000)
\u4_u2_dma_out_cnt_reg_2__QN=BUFF(\u4_u2_dma_out_cnt_reg_2__P0000)
\u4_utmi_vend_ctrl_reg_2__QN=BUFF(\u4_utmi_vend_ctrl_reg_2__P0000)
u1_u1_crc_304=BUFF(\u1_u1_crc16_reg_5__P0000)
\u4_csr_reg_10__QN=BUFF(\u4_csr_reg_10__P0000)
\u4_u3_buf0_orig_reg_25__QN=BUFF(\u4_u3_buf0_orig_reg_25__P0000)
u4_ep2_buf_818=BUFF(\u4_u2_buf1_reg_27__P0000)
u4_ep3_buf_1358=BUFF(\u4_u3_buf0_reg_23__P0000)
\u4_utmi_vend_ctrl_reg_3__QN=BUFF(\u4_utmi_vend_ctrl_reg_3__P0000)
u1_adr_267=BUFF(\u1_u3_adr_reg_16__P0000)
u1_u3_buffer_overflow=BUFF(u1_u3_buffer_overflow_reg_P0000)
buf_137=BUFF(\u4_buf0_reg_11__P0000)
\u1_u3_rx_ack_to_cnt_reg_4__QN=BUFF(\u1_u3_rx_ack_to_cnt_reg_4__P0000)
\u1_u2_dtmp_r_reg_0__QN=BUFF(\u1_u2_dtmp_r_reg_0__P0000)
u4_u1_buf0_orig_113=BUFF(\u4_u1_buf0_orig_reg_15__P0000)
u4_u3_ienb=BUFF(\u4_u3_ienb_reg_0__P0000)
\u1_u3_idin_reg_24__QN=BUFF(\u1_u3_idin_reg_24__P0000)
\u4_intb_msk_4_=BUFF(\u4_intb_msk_reg_4__P0000)
\u4_funct_adr_reg_2__QN=BUFF(\u4_funct_adr_reg_2__P0000)
\u4_csr_reg_5__QN=BUFF(\u4_csr_reg_5__P0000)
u4_u1_iena=BUFF(\u4_u1_iena_reg_0__P0000)
\u1_u2_sizd_c_reg_2__QN=BUFF(\u1_u2_sizd_c_reg_2__P0000)
u4_ep2_buf_1324=BUFF(\u4_u2_buf0_reg_20__P0000)
\VStatus_r_reg_7__QN=BUFF(\VStatus_r_reg_7__P0000)
\u0_u0_chirp_cnt_0_=BUFF(\u0_u0_chirp_cnt_reg_0__P0000)
rx_data_62=BUFF(\u0_rx_data_reg_5__P0000)
n_8670=BUFF(n_1122)
u4_ep3_buf_1340=BUFF(\u4_u3_buf0_reg_5__P0000)
\u1_u2_dout_r_reg_0__QN=BUFF(\u1_u2_dout_r_reg_0__P0000)
\u1_u2_rd_buf0_reg_10__QN=BUFF(\u1_u2_rd_buf0_reg_10__P0000)
u4_u1_buf0_orig_106=BUFF(\u4_u1_buf0_orig_reg_8__P0000)
\u4_u2_csr0_reg_7__QN=BUFF(\u4_u2_csr0_reg_7__P0000)
\u1_u0_crc16_sum_reg_10__QN=BUFF(\u1_u0_crc16_sum_reg_10__P0000)
\u4_u0_csr0_reg_2__QN=BUFF(\u4_u0_csr0_reg_2__P0000)
u4_u1_buf0_orig_115=BUFF(\u4_u1_buf0_orig_reg_17__P0000)
\u1_u2_dtmp_r_reg_6__QN=BUFF(\u1_u2_dtmp_r_reg_6__P0000)
buf_168=BUFF(\u4_buf1_reg_11__P0000)
\u1_u2_rd_buf1_reg_28__QN=BUFF(\u1_u2_rd_buf1_reg_28__P0000)
\u1_u0_token0_reg_1__QN=BUFF(\u1_u0_token0_reg_1__P0000)
buf_127=BUFF(\u4_buf0_reg_1__P0000)
\u0_DataOut_reg_7__QN=BUFF(\u0_DataOut_reg_7__P0000)
\u1_u2_rd_buf1_reg_10__QN=BUFF(\u1_u2_rd_buf1_reg_10__P0000)
\u4_u3_dma_out_cnt_reg_6__QN=BUFF(\u4_u3_dma_out_cnt_reg_6__P0000)
\u4_buf0_reg_25__QN=BUFF(\u4_buf0_reg_25__P0000)
u0_u0_T1_gt_5_0_mS=BUFF(u0_u0_T1_gt_5_0_mS_reg_P0000)
\u1_sof_time_reg_4__QN=BUFF(\u1_sof_time_reg_4__P0000)
\u1_u2_dout_r_reg_29__QN=BUFF(\u1_u2_dout_r_reg_29__P0000)
\u1_u3_adr_reg_1__QN=BUFF(\u1_u3_adr_reg_1__P0000)
\u1_u3_adr_r_reg_13__QN=BUFF(\u1_u3_adr_r_reg_13__P0000)
\u5_wb_data_o_reg_19__QN=BUFF(\u5_wb_data_o_reg_19__P0000)
\u1_u2_dtmp_r_reg_7__QN=BUFF(\u1_u2_dtmp_r_reg_7__P0000)
\u1_u0_pid_reg_0__QN=BUFF(\u1_u0_pid_reg_0__P0000)
u4_ep2_buf_1315=BUFF(\u4_u2_buf0_reg_11__P0000)
u4_u3_buf0_orig_103=BUFF(\u4_u3_buf0_orig_reg_5__P0000)
\u0_u0_idle_cnt1_next_reg_1__QN=BUFF(\u0_u0_idle_cnt1_next_reg_1__P0000)
\u1_u3_adr_reg_13__QN=BUFF(\u1_u3_adr_reg_13__P0000)
\u1_u2_last_buf_adr_2_=BUFF(\u1_u2_last_buf_adr_reg_2__P0000)
u4_utmi_vend_wr_reg_QN=BUFF(u4_utmi_vend_wr_reg_P0000)
u4_u0_r2_reg_QN=BUFF(u4_u0_r2_reg_P0000)
u4_ep1_buf_785=BUFF(\u4_u1_buf1_reg_25__P0000)
\u1_u3_state_reg_1__QN=BUFF(\u1_u3_state_reg_1__P0000)
\u4_buf0_reg_20__QN=BUFF(\u4_buf0_reg_20__P0000)
\u4_u3_uc_bsel_reg_0__QN=BUFF(\u4_u3_uc_bsel_reg_0__P0000)
u4_ep1_buf_789=BUFF(\u4_u1_buf1_reg_29__P0000)
\u4_csr_reg_25__QN=BUFF(\u4_csr_reg_25__P0000)
u1_u3_no_bufs1_reg_QN=BUFF(u1_u3_no_bufs1_reg_P0000)
\VStatus_r_reg_6__QN=BUFF(\VStatus_r_reg_6__P0000)
\u4_u0_buf0_orig_m3_10_=BUFF(\u4_u0_buf0_orig_m3_reg_10__P0000)
\u4_u0_dma_in_cnt_reg_2__QN=BUFF(\u4_u0_dma_in_cnt_reg_2__P0000)
\u4_u2_dma_in_cnt_reg_8__QN=BUFF(\u4_u2_dma_in_cnt_reg_8__P0000)
u4_u0_buf0_orig_114=BUFF(\u4_u0_buf0_orig_reg_16__P0000)
\u1_u2_last_buf_adr_10_=BUFF(\u1_u2_last_buf_adr_reg_10__P0000)
u4_u2_buf0_orig_106=BUFF(\u4_u2_buf0_orig_reg_8__P0000)
\u4_u1_csr0_reg_7__QN=BUFF(\u4_u1_csr0_reg_7__P0000)
u1_u3_out_token_reg_QN=BUFF(u1_u3_out_token_reg_P0000)
\u0_DataOut_reg_0__QN=BUFF(\u0_DataOut_reg_0__P0000)
\u0_u0_OpMode_reg_0__QN=BUFF(\u0_u0_OpMode_reg_0__P0000)
\u0_u0_idle_cnt1_next_reg_6__QN=BUFF(\u0_u0_idle_cnt1_next_reg_6__P0000)
u4_ep3_buf0=BUFF(\u4_u3_buf0_reg_0__P0000)
u1_u3_buf0_not_aloc_reg_QN=BUFF(u1_u3_buf0_not_aloc_reg_P0000)
u4_u1_buf0_orig_114=BUFF(\u4_u1_buf0_orig_reg_16__P0000)
\u4_u3_buf0_orig_reg_30__QN=BUFF(\u4_u3_buf0_orig_reg_30__P0000)
u1_rx_data_st_248=BUFF(\u1_u0_d2_reg_4__P0000)
u4_u0_buf0_orig_108=BUFF(\u4_u0_buf0_orig_reg_10__P0000)
u4_u1_r2_reg_QN=BUFF(u4_u1_r2_reg_P0000)
\u1_u2_rd_buf1_reg_17__QN=BUFF(\u1_u2_rd_buf1_reg_17__P0000)
u1_u3_nse_err_reg_QN=BUFF(u1_u3_nse_err_reg_P0000)
\u4_u1_buf0_orig_m3_10_=BUFF(\u4_u1_buf0_orig_m3_reg_10__P0000)
\u4_u1_buf0_orig_reg_26__QN=BUFF(\u4_u1_buf0_orig_reg_26__P0000)
\u0_DataOut_reg_4__QN=BUFF(\u0_DataOut_reg_4__P0000)
\u1_u3_state_reg_8__QN=BUFF(\u1_u3_state_reg_8__P0000)
\u4_funct_adr_reg_1__QN=BUFF(\u4_funct_adr_reg_1__P0000)
u4_ep3_buf_1348=BUFF(\u4_u3_buf0_reg_13__P0000)
\u4_u0_csr1_reg_10__QN=BUFF(\u4_u0_csr1_reg_10__P0000)
\u4_u1_buf0_orig_m3_9_=BUFF(\u4_u1_buf0_orig_m3_reg_9__P0000)
\u1_u2_sizd_c_reg_1__QN=BUFF(\u1_u2_sizd_c_reg_1__P0000)
u4_ep2_buf_810=BUFF(\u4_u2_buf1_reg_19__P0000)
\u4_u2_dma_in_cnt_reg_3__QN=BUFF(\u4_u2_dma_in_cnt_reg_3__P0000)
n_11808=BUFF(n_13348)
\u1_u2_rd_buf1_reg_15__QN=BUFF(\u1_u2_rd_buf1_reg_15__P0000)
\u4_u1_dma_out_left_4_=BUFF(\u4_u1_dma_out_left_reg_4__P0000)
\u1_u0_token0_reg_0__QN=BUFF(\u1_u0_token0_reg_0__P0000)
\u5_wb_data_o_reg_6__QN=BUFF(\u5_wb_data_o_reg_6__P0000)
\u4_u3_dma_out_left_5_=BUFF(\u4_u3_dma_out_left_reg_5__P0000)
\u0_u0_me_ps_2_=BUFF(\u0_u0_me_ps_reg_2__P0000)
u4_ep1_buf1=BUFF(\u4_u1_buf1_reg_0__P0000)
\u4_u0_csr1_reg_4__QN=BUFF(\u4_u0_csr1_reg_4__P0000)
\u4_u3_buf0_orig_m3_3_=BUFF(\u4_u3_buf0_orig_m3_reg_3__P0000)
\u1_u0_token1_reg_6__QN=BUFF(\u1_u0_token1_reg_6__P0000)
\u4_u0_csr1_reg_3__QN=BUFF(\u4_u0_csr1_reg_3__P0000)
csr_126=BUFF(\u4_csr_reg_31__P0000)
\u1_u2_rd_buf0_reg_22__QN=BUFF(\u1_u2_rd_buf0_reg_22__P0000)
u1_u1_tx_first_r=BUFF(u1_u1_tx_first_r_reg_P0000)
idin_348=BUFF(\u1_u3_idin_reg_28__P0000)
\u4_u2_csr1_reg_4__QN=BUFF(\u4_u2_csr1_reg_4__P0000)
u4_ep0_buf_758=BUFF(\u4_u0_buf1_reg_29__P0000)
\u0_u0_idle_cnt1_4_=BUFF(\u0_u0_idle_cnt1_reg_4__P0000)
\u1_u3_adr_r_reg_2__QN=BUFF(\u1_u3_adr_r_reg_2__P0000)
\u1_u2_dtmp_r_reg_21__QN=BUFF(\u1_u2_dtmp_r_reg_21__P0000)
\u4_buf0_reg_27__QN=BUFF(\u4_buf0_reg_27__P0000)
\u5_state_reg_3__QN=BUFF(\u5_state_reg_3__P0000)
\u1_u2_dout_r_reg_12__QN=BUFF(\u1_u2_dout_r_reg_12__P0000)
VStatus_pad_i_4___bufout18=BUFF(VStatus_pad_i_4_)
\u1_u0_pid_reg_2__QN=BUFF(\u1_u0_pid_reg_2__P0000)
\u4_u1_buf0_orig_reg_23__QN=BUFF(\u4_u1_buf0_orig_reg_23__P0000)
u4_ep2_inta=BUFF(u4_u2_inta_reg_P0000)
\u4_inta_msk_reg_5__QN=BUFF(\u4_inta_msk_reg_5__P0000)
\u4_u0_uc_bsel_reg_0__QN=BUFF(\u4_u0_uc_bsel_reg_0__P0000)
buf_130=BUFF(\u4_buf0_reg_4__P0000)
\u4_dout_reg_3__QN=BUFF(\u4_dout_reg_3__P0000)
\u4_u2_uc_bsel_reg_1__QN=BUFF(\u4_u2_uc_bsel_reg_1__P0000)
n_13251=BUFF(n_13490)
\u1_u2_rd_buf1_reg_19__QN=BUFF(\u1_u2_rd_buf1_reg_19__P0000)
u1_u1_crc_300=BUFF(\u1_u1_crc16_reg_1__P0000)
\u0_u0_idle_cnt1_reg_0__QN=BUFF(\u0_u0_idle_cnt1_reg_0__P0000)
\u4_u2_buf0_orig_reg_27__QN=BUFF(\u4_u2_buf0_orig_reg_27__P0000)
\u4_u3_dma_in_cnt_reg_2__QN=BUFF(\u4_u3_dma_in_cnt_reg_2__P0000)
u1_u0_rxv2=BUFF(u1_u0_rxv2_reg_P0000)
u0_u0_mode_hs_reg_QN=BUFF(u0_u0_mode_hs_reg_P0000)
u4_u2_int_re=BUFF(u4_u2_int_re_reg_P0000)
\u1_u2_dtmp_r_reg_4__QN=BUFF(\u1_u2_dtmp_r_reg_4__P0000)
\u5_wb_data_o_reg_4__QN=BUFF(\u5_wb_data_o_reg_4__P0000)
u4_ep2_buf_1323=BUFF(\u4_u2_buf0_reg_19__P0000)
\u4_u3_dma_in_cnt_reg_8__QN=BUFF(\u4_u3_dma_in_cnt_reg_8__P0000)
\u4_u1_csr0_reg_8__QN=BUFF(\u4_u1_csr0_reg_8__P0000)
\u1_u3_new_size_reg_4__QN=BUFF(\u1_u3_new_size_reg_4__P0000)
n_13440=BUFF(n_13588)
\u4_u2_buf0_orig_m3_3_=BUFF(\u4_u2_buf0_orig_m3_reg_3__P0000)
u4_ep2_csr_1946=BUFF(\u4_u2_csr1_reg_8__P0000)
\u4_utmi_vend_stat_r_reg_5__QN=BUFF(\u4_utmi_vend_stat_r_reg_5__P0000)
\u1_u2_adr_cw_reg_9__QN=BUFF(\u1_u2_adr_cw_reg_9__P0000)
u4_u0_iena_927=BUFF(\u4_u0_iena_reg_3__P0000)
u1_u0_d_44=BUFF(\u1_u0_d1_reg_7__P0000)
u4_ep3_csr_1967=BUFF(u4_u3_ots_stop_reg_P0000)
\u1_u0_pid_reg_4__QN=BUFF(\u1_u0_pid_reg_4__P0000)
suspend_clr_wr=BUFF(suspend_clr_wr_reg_P0000)
\u4_u3_dma_out_left_reg_2__QN=BUFF(\u4_u3_dma_out_left_reg_2__P0000)
\u4_u1_dma_out_cnt_reg_6__QN=BUFF(\u4_u1_dma_out_cnt_reg_6__P0000)
\u5_wb_data_o_reg_18__QN=BUFF(\u5_wb_data_o_reg_18__P0000)
u4_ep1_buf_764=BUFF(\u4_u1_buf1_reg_4__P0000)
\u1_u2_sizd_c_reg_0__QN=BUFF(\u1_u2_sizd_c_reg_0__P0000)
buf_162=BUFF(\u4_buf1_reg_5__P0000)
\u1_u2_rd_buf0_reg_3__QN=BUFF(\u1_u2_rd_buf0_reg_3__P0000)
\u4_u0_dma_out_cnt_reg_0__QN=BUFF(\u4_u0_dma_out_cnt_reg_0__P0000)
u4_ep0_buf1=BUFF(\u4_u0_buf1_reg_0__P0000)
u1_send_token=BUFF(u1_u3_send_token_reg_P0000)
\u4_u1_dma_in_cnt_reg_2__QN=BUFF(\u4_u1_dma_in_cnt_reg_2__P0000)
\u1_u2_adr_cw_reg_0__QN=BUFF(\u1_u2_adr_cw_reg_0__P0000)
u0_drive_k=BUFF(u0_u0_drive_k_reg_P0000)
\u4_u1_csr0_reg_9__QN=BUFF(\u4_u1_csr0_reg_9__P0000)
\u1_u3_state_reg_5__QN=BUFF(\u1_u3_state_reg_5__P0000)
u4_ep3_inta=BUFF(u4_u3_inta_reg_P0000)
\u4_u3_csr1_reg_0__QN=BUFF(\u4_u3_csr1_reg_0__P0000)
\u5_state_reg_2__QN=BUFF(\u5_state_reg_2__P0000)
\u5_wb_data_o_reg_0__QN=BUFF(\u5_wb_data_o_reg_0__P0000)
\u1_u3_adr_r_reg_7__QN=BUFF(\u1_u3_adr_r_reg_7__P0000)
\u5_wb_data_o_reg_21__QN=BUFF(\u5_wb_data_o_reg_21__P0000)
\u4_u3_int_stat_reg_0__QN=BUFF(\u4_u3_int_stat_reg_0__P0000)
\u4_dout_reg_29__QN=BUFF(\u4_dout_reg_29__P0000)
\u0_u0_ps_cnt_1_=BUFF(\u0_u0_ps_cnt_reg_1__P0000)
u4_ep1_buf_791=BUFF(\u4_u1_buf1_reg_31__P0000)
csr_112=BUFF(\u4_csr_reg_17__P0000)
\u1_u1_state_reg_3__QN=BUFF(\u1_u1_state_reg_3__P0000)
\u4_u3_csr1_reg_5__QN=BUFF(\u4_u3_csr1_reg_5__P0000)
\u4_u2_dma_out_left_reg_7__QN=BUFF(\u4_u2_dma_out_left_reg_7__P0000)
\u4_u2_csr0_reg_3__QN=BUFF(\u4_u2_csr0_reg_3__P0000)
\u1_u0_token1_reg_5__QN=BUFF(\u1_u0_token1_reg_5__P0000)
buf_131=BUFF(\u4_buf0_reg_5__P0000)
u1_u2_rx_data_st_r_6=BUFF(\u1_u2_rx_data_st_r_reg_5__P0000)
u1_adr_263=BUFF(\u1_u3_adr_reg_12__P0000)
\u4_u3_csr0_reg_5__QN=BUFF(\u4_u3_csr0_reg_5__P0000)
\u0_u0_line_state_r_reg_0__QN=BUFF(\u0_u0_line_state_r_reg_0__P0000)
\u1_u2_rd_buf0_reg_0__QN=BUFF(\u1_u2_rd_buf0_reg_0__P0000)
\u4_u1_buf0_orig_reg_22__QN=BUFF(\u4_u1_buf0_orig_reg_22__P0000)
\u4_u0_dma_out_cnt_reg_5__QN=BUFF(\u4_u0_dma_out_cnt_reg_5__P0000)
DataIn_pad_i_5___bufout1=BUFF(DataIn_pad_i_5_)
u2_wack_r_reg_QN=BUFF(u2_wack_r_reg_P0000)
\u1_u0_state_reg_3__QN=BUFF(\u1_u0_state_reg_3__P0000)
\u4_u3_dma_out_left_4_=BUFF(\u4_u3_dma_out_left_reg_4__P0000)
u4_u2_dma_req_in_hold2_reg_QN=BUFF(u4_u2_dma_req_in_hold2_reg_P0000)
u4_ep1_buf_782=BUFF(\u4_u1_buf1_reg_22__P0000)
\u4_u2_buf0_orig_reg_28__QN=BUFF(\u4_u2_buf0_orig_reg_28__P0000)
u4_ep1_csr=BUFF(\u4_u1_csr0_reg_0__P0000)
u4_u2_ep_match_r_reg_QN=BUFF(u4_u2_ep_match_r_reg_P0000)
\u4_u3_dma_in_cnt_reg_11__QN=BUFF(\u4_u3_dma_in_cnt_reg_11__P0000)
u4_u0_dma_req_out_hold_reg_QN=BUFF(u4_u0_dma_req_out_hold_reg_P0000)
u4_ep0_buf_760=BUFF(\u4_u0_buf1_reg_31__P0000)
u4_u0_iena_935=BUFF(\u4_u0_iena_reg_5__P0000)
u4_ep1_buf_1298=BUFF(\u4_u1_buf0_reg_25__P0000)
\u4_u2_int_stat_reg_6__QN=BUFF(\u4_u2_int_stat_reg_6__P0000)
\u1_u2_adr_cb_reg_0__QN=BUFF(\u1_u2_adr_cb_reg_0__P0000)
u4_ep0_buf_1244=BUFF(\u4_u0_buf0_reg_2__P0000)
u1_u2_rx_data_done_r2_reg_QN=BUFF(u1_u2_rx_data_done_r2_reg_P0000)
\u4_u3_dma_in_cnt_reg_7__QN=BUFF(\u4_u3_dma_in_cnt_reg_7__P0000)
u4_u0_ienb=BUFF(\u4_u0_ienb_reg_0__P0000)
u4_ep2_buf_1329=BUFF(\u4_u2_buf0_reg_25__P0000)
\u4_u3_dma_in_cnt_reg_1__QN=BUFF(\u4_u3_dma_in_cnt_reg_1__P0000)
\u1_u2_rd_buf1_reg_31__QN=BUFF(\u1_u2_rd_buf1_reg_31__P0000)
\u1_u3_new_sizeb_3_=BUFF(\u1_u3_new_sizeb_reg_3__P0000)
\u1_u3_state_reg_7__QN=BUFF(\u1_u3_state_reg_7__P0000)
u4_ep1_buf_769=BUFF(\u4_u1_buf1_reg_9__P0000)
\u4_buf0_reg_18__QN=BUFF(\u4_buf0_reg_18__P0000)
u4_ep1_buf_790=BUFF(\u4_u1_buf1_reg_30__P0000)
u4_ep3_csr_1966=BUFF(\u4_u3_csr0_reg_12__P0000)
\u1_frame_no_r_reg_10__QN=BUFF(\u1_frame_no_r_reg_10__P0000)
\u1_u2_dout_r_reg_22__QN=BUFF(\u1_u2_dout_r_reg_22__P0000)
u4_ep0_buf_1265=BUFF(\u4_u0_buf0_reg_23__P0000)
u1_u1_send_token_r_reg_QN=BUFF(u1_u1_send_token_r_reg_P0000)
u4_ep2_buf_815=BUFF(\u4_u2_buf1_reg_24__P0000)
\u1_hms_cnt_reg_1__QN=BUFF(\u1_hms_cnt_reg_1__P0000)
\u1_u2_adr_cw_reg_14__QN=BUFF(\u1_u2_adr_cw_reg_14__P0000)
\u1_u0_crc16_sum_reg_5__QN=BUFF(\u1_u0_crc16_sum_reg_5__P0000)
\u4_dout_reg_18__QN=BUFF(\u4_dout_reg_18__P0000)
\u4_u1_buf0_orig_m3_7_=BUFF(\u4_u1_buf0_orig_m3_reg_7__P0000)
\u1_u3_adr_r_reg_11__QN=BUFF(\u1_u3_adr_r_reg_11__P0000)
\u4_u1_dma_in_cnt_reg_0__QN=BUFF(\u4_u1_dma_in_cnt_reg_0__P0000)
u4_ep2_buf_807=BUFF(\u4_u2_buf1_reg_16__P0000)
\u1_u3_next_dpid_reg_0__QN=BUFF(\u1_u3_next_dpid_reg_0__P0000)
\u1_u0_state_reg_1__QN=BUFF(\u1_u0_state_reg_1__P0000)
u4_u2_buf0_orig_105=BUFF(\u4_u2_buf0_orig_reg_7__P0000)
\u1_frame_no_r_reg_9__QN=BUFF(\u1_frame_no_r_reg_9__P0000)
\u4_u3_uc_bsel_reg_1__QN=BUFF(\u4_u3_uc_bsel_reg_1__P0000)
\u1_u2_adr_cw_reg_3__QN=BUFF(\u1_u2_adr_cw_reg_3__P0000)
\u4_u1_int_stat_reg_3__QN=BUFF(\u4_u1_int_stat_reg_3__P0000)
\u1_u3_size_next_r_reg_8__QN=BUFF(\u1_u3_size_next_r_reg_8__P0000)
\u4_u2_dma_in_cnt_reg_9__QN=BUFF(\u4_u2_dma_in_cnt_reg_9__P0000)
\u1_u0_state_reg_2__QN=BUFF(\u1_u0_state_reg_2__P0000)
\u4_u2_dma_out_left_1_=BUFF(\u4_u2_dma_out_left_reg_1__P0000)
\u4_u1_csr0_reg_2__QN=BUFF(\u4_u1_csr0_reg_2__P0000)
\u4_u3_buf0_orig_m3_6_=BUFF(\u4_u3_buf0_orig_m3_reg_6__P0000)
\u4_u3_dma_out_left_8_=BUFF(\u4_u3_dma_out_left_reg_8__P0000)
u4_u2_buf0_orig_107=BUFF(\u4_u2_buf0_orig_reg_9__P0000)
\u4_u2_csr1_reg_6__QN=BUFF(\u4_u2_csr1_reg_6__P0000)
\u1_u3_size_next_r_reg_12__QN=BUFF(\u1_u3_size_next_r_reg_12__P0000)
\u4_u2_dma_in_cnt_reg_4__QN=BUFF(\u4_u2_dma_in_cnt_reg_4__P0000)
\u1_u3_size_next_r_reg_11__QN=BUFF(\u1_u3_size_next_r_reg_11__P0000)
u4_ep0_buf_1251=BUFF(\u4_u0_buf0_reg_9__P0000)
\u1_sof_time_reg_0__QN=BUFF(\u1_sof_time_reg_0__P0000)
\u1_u2_dout_r_reg_25__QN=BUFF(\u1_u2_dout_r_reg_25__P0000)
u1_u3_pid_seq_err_reg_QN=BUFF(u1_u3_pid_seq_err_reg_P0000)
\u4_u3_dma_out_left_1_=BUFF(\u4_u3_dma_out_left_reg_1__P0000)
\u1_u3_idin_reg_30__QN=BUFF(\u1_u3_idin_reg_30__P0000)
u1_token_pid_sel=BUFF(\u1_u3_token_pid_sel_reg_0__P0000)
n_13926=BUFF(n_13925)
\u1_u3_tx_data_to_cnt_reg_7__QN=BUFF(\u1_u3_tx_data_to_cnt_reg_7__P0000)
rx_data_61=BUFF(\u0_rx_data_reg_4__P0000)
u5_wb_req_s1_reg_QN=BUFF(u5_wb_req_s1_reg_P0000)
u4_u0_ienb_957=BUFF(\u4_u0_ienb_reg_4__P0000)
\u1_u2_dout_r_reg_2__QN=BUFF(\u1_u2_dout_r_reg_2__P0000)
\u4_u2_dma_out_left_5_=BUFF(\u4_u2_dma_out_left_reg_5__P0000)
\u1_u3_new_size_13_=BUFF(\u1_u3_new_size_reg_13__P0000)
\u1_u3_tx_data_to_cnt_reg_2__QN=BUFF(\u1_u3_tx_data_to_cnt_reg_2__P0000)
\u4_u0_buf0_orig_m3_0_=BUFF(\u4_u0_buf0_orig_m3_reg_0__P0000)
u4_u1_r5=BUFF(u4_u1_r5_reg_P0000)
\u4_u0_dma_in_cnt_reg_6__QN=BUFF(\u4_u0_dma_in_cnt_reg_6__P0000)
u1_frame_no_same=BUFF(u1_frame_no_same_reg_P0000)
u4_u1_buf0_orig_108=BUFF(\u4_u1_buf0_orig_reg_10__P0000)
\u1_u2_adr_cw_reg_8__QN=BUFF(\u1_u2_adr_cw_reg_8__P0000)
u1_u1_tx_valid_r1_reg_QN=BUFF(u1_u1_tx_valid_r1_reg_P0000)
\u4_intb_msk_3_=BUFF(\u4_intb_msk_reg_3__P0000)
\u4_funct_adr_reg_4__QN=BUFF(\u4_funct_adr_reg_4__P0000)
\u4_u2_uc_dpd_reg_0__QN=BUFF(\u4_u2_uc_dpd_reg_0__P0000)
\u1_u0_token1_reg_4__QN=BUFF(\u1_u0_token1_reg_4__P0000)
u4_ep1_buf_787=BUFF(\u4_u1_buf1_reg_27__P0000)
\u1_u0_crc16_sum_reg_12__QN=BUFF(\u1_u0_crc16_sum_reg_12__P0000)
u4_u0_ienb_941=BUFF(\u4_u0_ienb_reg_1__P0000)
\u1_u2_rd_buf0_reg_24__QN=BUFF(\u1_u2_rd_buf0_reg_24__P0000)
\u4_u0_buf0_orig_m3_5_=BUFF(\u4_u0_buf0_orig_m3_reg_5__P0000)
u4_ep1_buf_775=BUFF(\u4_u1_buf1_reg_15__P0000)
\u1_u2_dtmp_r_reg_18__QN=BUFF(\u1_u2_dtmp_r_reg_18__P0000)
\u4_u3_dma_out_cnt_reg_5__QN=BUFF(\u4_u3_dma_out_cnt_reg_5__P0000)
\u4_u2_buf0_orig_reg_23__QN=BUFF(\u4_u2_buf0_orig_reg_23__P0000)
\u4_buf1_reg_24__QN=BUFF(\u4_buf1_reg_24__P0000)
\u4_dout_reg_22__QN=BUFF(\u4_dout_reg_22__P0000)
u5_wb_ack_s2=BUFF(u5_wb_ack_s2_reg_P0000)
\u4_buf1_reg_25__QN=BUFF(\u4_buf1_reg_25__P0000)
\u4_u0_int_stat_reg_2__QN=BUFF(\u4_u0_int_stat_reg_2__P0000)
\u1_u3_adr_r_reg_9__QN=BUFF(\u1_u3_adr_r_reg_9__P0000)
u4_u2_dma_ack_wr1_reg_QN=BUFF(u4_u2_dma_ack_wr1_reg_P0000)
\u4_dout_reg_25__QN=BUFF(\u4_dout_reg_25__P0000)
u1_u2_rx_data_done_r_reg_QN=BUFF(u1_u2_rx_data_done_r_reg_P0000)
\u1_sof_time_reg_9__QN=BUFF(\u1_sof_time_reg_9__P0000)
u4_ep1_csr_1909=BUFF(\u4_u1_csr1_reg_2__P0000)
\u4_u2_buf0_orig_m3_2_=BUFF(\u4_u2_buf0_orig_m3_reg_2__P0000)
\u1_u1_crc16_reg_11__QN=BUFF(\u1_u1_crc16_reg_11__P0000)
u4_ep0_csr_1883=BUFF(\u4_u0_csr1_reg_7__P0000)
u4_ep0_buf_732=BUFF(\u4_u0_buf1_reg_3__P0000)
\u1_u2_dout_r_reg_14__QN=BUFF(\u1_u2_dout_r_reg_14__P0000)
buf_170=BUFF(\u4_buf1_reg_13__P0000)
\u0_u0_me_cnt_reg_0__QN=BUFF(\u0_u0_me_cnt_reg_0__P0000)
\u4_u1_buf0_orig_reg_27__QN=BUFF(\u4_u1_buf0_orig_reg_27__P0000)
\u1_u3_idin_reg_1__QN=BUFF(\u1_u3_idin_reg_1__P0000)
buf_161=BUFF(\u4_buf1_reg_4__P0000)
u1_u1_send_data_r=BUFF(u1_u1_send_data_r_reg_P0000)
\u1_sof_time_reg_2__QN=BUFF(\u1_sof_time_reg_2__P0000)
\u1_u3_size_next_r_reg_10__QN=BUFF(\u1_u3_size_next_r_reg_10__P0000)
u4_ep3_buf_834=BUFF(\u4_u3_buf1_reg_12__P0000)
\u4_csr_reg_9__QN=BUFF(\u4_csr_reg_9__P0000)
\u0_u0_idle_cnt1_5_=BUFF(\u0_u0_idle_cnt1_reg_5__P0000)
\u4_int_srca_reg_1__QN=BUFF(\u4_int_srca_reg_1__P0000)
u4_u0_buf0_orig_102=BUFF(\u4_u0_buf0_orig_reg_4__P0000)
\u1_u3_rx_ack_to_cnt_reg_1__QN=BUFF(\u1_u3_rx_ack_to_cnt_reg_1__P0000)
\u4_int_srcb_reg_0__QN=BUFF(\u4_int_srcb_reg_0__P0000)
\u4_u1_buf0_orig_reg_20__QN=BUFF(\u4_u1_buf0_orig_reg_20__P0000)
\u1_u2_dtmp_r_reg_31__QN=BUFF(\u1_u2_dtmp_r_reg_31__P0000)
\u1_u0_pid_reg_5__QN=BUFF(\u1_u0_pid_reg_5__P0000)
u4_ep0_buf_754=BUFF(\u4_u0_buf1_reg_25__P0000)
\u4_dout_reg_31__QN=BUFF(\u4_dout_reg_31__P0000)
\u5_wb_data_o_reg_13__QN=BUFF(\u5_wb_data_o_reg_13__P0000)
u4_u3_buf0_orig_111=BUFF(\u4_u3_buf0_orig_reg_13__P0000)
u0_u0_resume_req_s1_reg_QN=BUFF(u0_u0_resume_req_s1_reg_P0000)
u4_u3_iena=BUFF(\u4_u3_iena_reg_0__P0000)
u4_ep2_buf_800=BUFF(\u4_u2_buf1_reg_9__P0000)
\u4_u1_dma_in_cnt_reg_10__QN=BUFF(\u4_u1_dma_in_cnt_reg_10__P0000)
\u1_u2_rd_buf0_reg_25__QN=BUFF(\u1_u2_rd_buf0_reg_25__P0000)
\u4_u1_uc_bsel_reg_0__QN=BUFF(\u4_u1_uc_bsel_reg_0__P0000)
\u1_u2_dtmp_r_reg_27__QN=BUFF(\u1_u2_dtmp_r_reg_27__P0000)
u4_ep3_buf_836=BUFF(\u4_u3_buf1_reg_14__P0000)
\u4_u2_uc_dpd_reg_1__QN=BUFF(\u4_u2_uc_dpd_reg_1__P0000)
\u4_u0_csr1_reg_1__QN=BUFF(\u4_u0_csr1_reg_1__P0000)
\u4_u3_buf0_orig_reg_19__QN=BUFF(\u4_u3_buf0_orig_reg_19__P0000)
\u4_u3_dma_out_left_3_=BUFF(\u4_u3_dma_out_left_reg_3__P0000)
u4_ep0_buf_740=BUFF(\u4_u0_buf1_reg_11__P0000)
\u1_u3_adr_r_0_=BUFF(\u1_u3_adr_r_reg_0__P0000)
u4_u3_iena_927=BUFF(\u4_u3_iena_reg_3__P0000)
u4_ep0_buf_1253=BUFF(\u4_u0_buf0_reg_11__P0000)
\u4_u2_dma_in_cnt_reg_10__QN=BUFF(\u4_u2_dma_in_cnt_reg_10__P0000)
u4_u0_buf0_orig_111=BUFF(\u4_u0_buf0_orig_reg_13__P0000)
u0_rx_valid_reg_QN=BUFF(u0_rx_valid_reg_P0000)
\u1_u3_state_reg_6__QN=BUFF(\u1_u3_state_reg_6__P0000)
\u1_u2_state_reg_2__QN=BUFF(\u1_u2_state_reg_2__P0000)
\u4_u2_csr0_reg_1__QN=BUFF(\u4_u2_csr0_reg_1__P0000)
\u0_u0_idle_cnt1_next_reg_2__QN=BUFF(\u0_u0_idle_cnt1_next_reg_2__P0000)
u1_adr_260=BUFF(\u1_u3_adr_reg_9__P0000)
\u4_u3_uc_dpd_reg_1__QN=BUFF(\u4_u3_uc_dpd_reg_1__P0000)
u4_ep0_buf_1263=BUFF(\u4_u0_buf0_reg_21__P0000)
u4_ep3_buf_1360=BUFF(\u4_u3_buf0_reg_25__P0000)
u4_ep1_buf_1281=BUFF(\u4_u1_buf0_reg_8__P0000)
u4_ep2_buf_803=BUFF(\u4_u2_buf1_reg_12__P0000)
\u0_u0_idle_cnt1_next_reg_3__QN=BUFF(\u0_u0_idle_cnt1_next_reg_3__P0000)
\u4_u1_csr0_reg_4__QN=BUFF(\u4_u1_csr0_reg_4__P0000)
u4_ep3_buf_837=BUFF(\u4_u3_buf1_reg_15__P0000)
\u1_u3_adr_r_reg_10__QN=BUFF(\u1_u3_adr_r_reg_10__P0000)
VStatus_pad_i_7___bufout5=BUFF(VStatus_pad_i_7_)
\u1_u2_state_reg_7__QN=BUFF(\u1_u2_state_reg_7__P0000)
\u4_csr_reg_11__QN=BUFF(\u4_csr_reg_11__P0000)
\u1_u2_last_buf_adr_3_=BUFF(\u1_u2_last_buf_adr_reg_3__P0000)
\u4_u3_dma_out_cnt_reg_3__QN=BUFF(\u4_u3_dma_out_cnt_reg_3__P0000)
\u1_u2_state_reg_3__QN=BUFF(\u1_u2_state_reg_3__P0000)
u4_u3_dma_out_buf_avail_reg_QN=BUFF(u4_u3_dma_out_buf_avail_reg_P0000)
\u1_frame_no_r_reg_8__QN=BUFF(\u1_frame_no_r_reg_8__P0000)
u4_u2_ienb_941=BUFF(\u4_u2_ienb_reg_1__P0000)
\u4_buf0_reg_30__QN=BUFF(\u4_buf0_reg_30__P0000)
\u0_u0_line_state_r_1_=BUFF(\u0_u0_line_state_r_reg_1__P0000)
u4_ep0_inta=BUFF(u4_u0_inta_reg_P0000)
u4_u0_iena_931=BUFF(\u4_u0_iena_reg_4__P0000)
\u4_u3_csr0_reg_1__QN=BUFF(\u4_u3_csr0_reg_1__P0000)
u4_ep0_buf_1258=BUFF(\u4_u0_buf0_reg_16__P0000)
\u1_u2_rd_buf1_reg_23__QN=BUFF(\u1_u2_rd_buf1_reg_23__P0000)
u4_u0_dma_in_buf_sz1_reg_QN=BUFF(u4_u0_dma_in_buf_sz1_reg_P0000)
DataIn_pad_i_0___bufout13=BUFF(DataIn_pad_i_0_)
\u4_u3_dma_out_left_11_=BUFF(\u4_u3_dma_out_left_reg_11__P0000)
u0_u0_usb_suspend_reg_QN=BUFF(u0_u0_usb_suspend_reg_P0000)
u1_u3_buffer_done_reg_QN=BUFF(u1_u3_buffer_done_reg_P0000)
\u0_u0_me_cnt_7_=BUFF(\u0_u0_me_cnt_reg_7__P0000)
\u1_u2_dout_r_reg_18__QN=BUFF(\u1_u2_dout_r_reg_18__P0000)
\u4_int_srcb_reg_4__QN=BUFF(\u4_int_srcb_reg_4__P0000)
\u4_u0_csr0_reg_6__QN=BUFF(\u4_u0_csr0_reg_6__P0000)
u4_ep2_dma_in_buf_sz1=BUFF(u4_u2_dma_in_buf_sz1_reg_P0000)
\u4_u0_csr1_reg_2__QN=BUFF(\u4_u0_csr1_reg_2__P0000)
\u4_u0_buf0_orig_m3_7_=BUFF(\u4_u0_buf0_orig_m3_reg_7__P0000)
n_8727=BUFF(n_13677)
\u1_u3_size_next_r_reg_6__QN=BUFF(\u1_u3_size_next_r_reg_6__P0000)
u4_ep3_buf_833=BUFF(\u4_u3_buf1_reg_11__P0000)
\u1_u3_new_sizeb_2_=BUFF(\u1_u3_new_sizeb_reg_2__P0000)
u4_ep2_buf_1320=BUFF(\u4_u2_buf0_reg_16__P0000)
\u1_u2_adr_cw_reg_2__QN=BUFF(\u1_u2_adr_cw_reg_2__P0000)
\u4_u0_int_stat_reg_1__QN=BUFF(\u4_u0_int_stat_reg_1__P0000)
u1_rx_data_st_246=BUFF(\u1_u0_d2_reg_2__P0000)
u4_u1_inta_reg_QN=BUFF(u4_u1_inta_reg_P0000)
u4_ep3_buf_1342=BUFF(\u4_u3_buf0_reg_7__P0000)
\u4_csr_reg_6__QN=BUFF(\u4_csr_reg_6__P0000)
u4_ep0_intb=BUFF(u4_u0_intb_reg_P0000)
u4_u3_buf0_orig_113=BUFF(\u4_u3_buf0_orig_reg_15__P0000)
\u5_wb_data_o_reg_3__QN=BUFF(\u5_wb_data_o_reg_3__P0000)
\u0_u0_me_cnt_5_=BUFF(\u0_u0_me_cnt_reg_5__P0000)
\u1_u2_dtmp_r_reg_15__QN=BUFF(\u1_u2_dtmp_r_reg_15__P0000)
\u4_csr_reg_0__QN=BUFF(\u4_csr_reg_0__P0000)
\u4_u2_dma_in_cnt_reg_2__QN=BUFF(\u4_u2_dma_in_cnt_reg_2__P0000)
u4_u3_ienb_941=BUFF(\u4_u3_ienb_reg_1__P0000)
\u1_u3_state_reg_4__QN=BUFF(\u1_u3_state_reg_4__P0000)
\u1_u0_crc16_sum_reg_4__QN=BUFF(\u1_u0_crc16_sum_reg_4__P0000)
n_13439=BUFF(n_14336)
\u1_u2_rd_buf0_reg_9__QN=BUFF(\u1_u2_rd_buf0_reg_9__P0000)
\u4_u3_dma_out_left_0_=BUFF(\u4_u3_dma_out_left_reg_0__P0000)
u1_u3_in_token_reg_QN=BUFF(u1_u3_in_token_reg_P0000)
\u4_u0_dma_out_cnt_reg_1__QN=BUFF(\u4_u0_dma_out_cnt_reg_1__P0000)
\u4_buf1_reg_29__QN=BUFF(\u4_buf1_reg_29__P0000)
\u1_u3_size_next_r_reg_0__QN=BUFF(\u1_u3_size_next_r_reg_0__P0000)
\u1_u2_adr_cw_reg_12__QN=BUFF(\u1_u2_adr_cw_reg_12__P0000)
\u1_u2_rd_buf1_reg_12__QN=BUFF(\u1_u2_rd_buf1_reg_12__P0000)
n_14080=BUFF(n_14450)
\u4_u1_dma_out_left_1_=BUFF(\u4_u1_dma_out_left_reg_1__P0000)
\u4_u0_buf0_orig_m3_6_=BUFF(\u4_u0_buf0_orig_m3_reg_6__P0000)
\u1_u0_state_reg_0__QN=BUFF(\u1_u0_state_reg_0__P0000)
\u1_u2_sizd_c_reg_4__QN=BUFF(\u1_u2_sizd_c_reg_4__P0000)
\u4_u0_dma_in_cnt_reg_10__QN=BUFF(\u4_u0_dma_in_cnt_reg_10__P0000)
\u4_csr_reg_22__QN=BUFF(\u4_csr_reg_22__P0000)
\u1_u1_crc16_reg_15__QN=BUFF(\u1_u1_crc16_reg_15__P0000)
\u1_u2_dtmp_r_reg_1__QN=BUFF(\u1_u2_dtmp_r_reg_1__P0000)
\u1_u2_last_buf_adr_0_=BUFF(\u1_u2_last_buf_adr_reg_0__P0000)
\u4_u1_dma_out_left_reg_2__QN=BUFF(\u4_u1_dma_out_left_reg_2__P0000)
u4_u3_ienb_945=BUFF(\u4_u3_ienb_reg_2__P0000)
\u4_u0_dma_out_left_4_=BUFF(\u4_u0_dma_out_left_reg_4__P0000)
\u4_u3_buf0_orig_reg_29__QN=BUFF(\u4_u3_buf0_orig_reg_29__P0000)
\u4_u1_dma_out_cnt_reg_1__QN=BUFF(\u4_u1_dma_out_cnt_reg_1__P0000)
\u4_u3_buf0_orig_reg_20__QN=BUFF(\u4_u3_buf0_orig_reg_20__P0000)
\u4_u3_csr1_reg_12__QN=BUFF(\u4_u3_csr1_reg_12__P0000)
\u0_u0_me_ps2_0_=BUFF(\u0_u0_me_ps2_reg_0__P0000)
u1_u2_send_zero_length_r_reg_QN=BUFF(u1_u2_send_zero_length_r_reg_P0000)
n_13261=BUFF(n_14169)
\u4_dout_reg_5__QN=BUFF(\u4_dout_reg_5__P0000)
u4_u0_buf0_orig_129=BUFF(\u4_u0_buf0_orig_reg_31__P0000)
\u4_u1_dma_out_left_reg_7__QN=BUFF(\u4_u1_dma_out_left_reg_7__P0000)
\u4_intb_msk_1_=BUFF(\u4_intb_msk_reg_1__P0000)
u4_u0_buf0_orig_107=BUFF(\u4_u0_buf0_orig_reg_9__P0000)
\u1_u2_sizu_c_reg_3__QN=BUFF(\u1_u2_sizu_c_reg_3__P0000)
\u1_u0_token1_reg_2__QN=BUFF(\u1_u0_token1_reg_2__P0000)
u1_u3_buf1_na_reg_QN=BUFF(u1_u3_buf1_na_reg_P0000)
u0_drive_k_r=BUFF(u0_drive_k_r_reg_P0000)
u1_u1_crc_305=BUFF(\u1_u1_crc16_reg_6__P0000)
\u1_u2_rd_buf0_reg_29__QN=BUFF(\u1_u2_rd_buf0_reg_29__P0000)
u4_ep1_csr_1915=BUFF(\u4_u1_csr1_reg_8__P0000)
\u1_u0_pid_reg_6__QN=BUFF(\u1_u0_pid_reg_6__P0000)
u4_ep0_buf_1250=BUFF(\u4_u0_buf0_reg_8__P0000)
u4_ep0_buf_1268=BUFF(\u4_u0_buf0_reg_26__P0000)
u4_u1_iena_927=BUFF(\u4_u1_iena_reg_3__P0000)
\u1_u3_idin_reg_27__QN=BUFF(\u1_u3_idin_reg_27__P0000)
u4_u3_dma_req_out_hold_reg_QN=BUFF(u4_u3_dma_req_out_hold_reg_P0000)
\u4_u2_dma_out_left_3_=BUFF(\u4_u2_dma_out_left_reg_3__P0000)
u1_u2_wr_last_reg_QN=BUFF(u1_u2_wr_last_reg_P0000)
\u1_u2_rd_buf1_reg_25__QN=BUFF(\u1_u2_rd_buf1_reg_25__P0000)
\u4_dout_reg_27__QN=BUFF(\u4_dout_reg_27__P0000)
buf_133=BUFF(\u4_buf0_reg_7__P0000)
\u1_u2_sizu_c_reg_9__QN=BUFF(\u1_u2_sizu_c_reg_9__P0000)
u1_u3_buf0_na_reg_QN=BUFF(u1_u3_buf0_na_reg_P0000)
\u5_wb_data_o_reg_29__QN=BUFF(\u5_wb_data_o_reg_29__P0000)
u4_ep2_buf_1325=BUFF(\u4_u2_buf0_reg_21__P0000)
\u1_u3_tx_data_to_cnt_reg_6__QN=BUFF(\u1_u3_tx_data_to_cnt_reg_6__P0000)
\u0_u0_me_ps_7_=BUFF(\u0_u0_me_ps_reg_7__P0000)
\u1_u3_next_dpid_reg_1__QN=BUFF(\u1_u3_next_dpid_reg_1__P0000)
\u1_u3_this_dpid_reg_0__QN=BUFF(\u1_u3_this_dpid_reg_0__P0000)
\u1_u2_rd_buf0_reg_21__QN=BUFF(\u1_u2_rd_buf0_reg_21__P0000)
\u5_wb_data_o_reg_1__QN=BUFF(\u5_wb_data_o_reg_1__P0000)
\u1_sof_time_reg_7__QN=BUFF(\u1_sof_time_reg_7__P0000)
\u1_frame_no_r_reg_4__QN=BUFF(\u1_frame_no_r_reg_4__P0000)
\u4_u3_int_stat_reg_4__QN=BUFF(\u4_u3_int_stat_reg_4__P0000)
u4_ep0_buf_1272=BUFF(\u4_u0_buf0_reg_30__P0000)
\u4_buf1_reg_18__QN=BUFF(\u4_buf1_reg_18__P0000)
\u4_u0_buf0_orig_reg_21__QN=BUFF(\u4_u0_buf0_orig_reg_21__P0000)
\u1_u2_rd_buf1_reg_22__QN=BUFF(\u1_u2_rd_buf1_reg_22__P0000)
n_5265=BUFF(n_4520)
u4_ep3_buf_1351=BUFF(\u4_u3_buf0_reg_16__P0000)
u1_u3_out_to_small_reg_QN=BUFF(u1_u3_out_to_small_reg_P0000)
\u4_u3_dma_out_left_reg_9__QN=BUFF(\u4_u3_dma_out_left_reg_9__P0000)
\u1_u2_last_buf_adr_11_=BUFF(\u1_u2_last_buf_adr_reg_11__P0000)
\u4_u1_dma_out_cnt_reg_3__QN=BUFF(\u4_u1_dma_out_cnt_reg_3__P0000)
\u1_u2_sizu_c_reg_8__QN=BUFF(\u1_u2_sizu_c_reg_8__P0000)
\u1_u0_crc16_sum_reg_13__QN=BUFF(\u1_u0_crc16_sum_reg_13__P0000)
VStatus_pad_i_5___bufout21=BUFF(VStatus_pad_i_5_)
\u4_dout_reg_16__QN=BUFF(\u4_dout_reg_16__P0000)
u4_ep1_buf_771=BUFF(\u4_u1_buf1_reg_11__P0000)
u4_ep2_buf_813=BUFF(\u4_u2_buf1_reg_22__P0000)
u4_ep2_buf_1313=BUFF(\u4_u2_buf0_reg_9__P0000)
u4_u3_r1=BUFF(u4_u3_r1_reg_P0000)
\u4_u2_buf0_orig_m3_4_=BUFF(\u4_u2_buf0_orig_m3_reg_4__P0000)
u4_ep0_buf_1271=BUFF(\u4_u0_buf0_reg_29__P0000)
\u4_inta_msk_7_=BUFF(\u4_inta_msk_reg_7__P0000)
\u1_u2_dout_r_reg_11__QN=BUFF(\u1_u2_dout_r_reg_11__P0000)
u4_u1_ienb_941=BUFF(\u4_u1_ienb_reg_1__P0000)
\u4_u2_dma_in_cnt_reg_1__QN=BUFF(\u4_u2_dma_in_cnt_reg_1__P0000)
u4_u0_dma_ack_clr1=BUFF(u4_u0_dma_ack_clr1_reg_P0000)
u4_u3_dma_req_r_reg_QN=BUFF(u4_u3_dma_req_r_reg_P0000)
u4_ep2_buf_1327=BUFF(\u4_u2_buf0_reg_23__P0000)
\u1_u2_rd_buf0_reg_6__QN=BUFF(\u1_u2_rd_buf0_reg_6__P0000)
\u1_u3_rx_ack_to_cnt_reg_5__QN=BUFF(\u1_u3_rx_ack_to_cnt_reg_5__P0000)
\u5_wb_data_o_reg_22__QN=BUFF(\u5_wb_data_o_reg_22__P0000)
u4_ep1_buf_1283=BUFF(\u4_u1_buf0_reg_10__P0000)
\u4_u3_buf0_orig_m3_4_=BUFF(\u4_u3_buf0_orig_m3_reg_4__P0000)
u4_u0_buf0_orig_103=BUFF(\u4_u0_buf0_orig_reg_5__P0000)
csr_111=BUFF(\u4_csr_reg_16__P0000)
u4_ep2_csr_1935=BUFF(\u4_u2_csr0_reg_12__P0000)
\u1_u2_rd_buf0_reg_14__QN=BUFF(\u1_u2_rd_buf0_reg_14__P0000)
u4_ep1_csr_1914=BUFF(\u4_u1_csr1_reg_7__P0000)
\u4_u1_dma_out_left_11_=BUFF(\u4_u1_dma_out_left_reg_11__P0000)
\VStatus_r_reg_3__QN=BUFF(\VStatus_r_reg_3__P0000)
u4_u1_dma_req_in_hold2_reg_QN=BUFF(u4_u1_dma_req_in_hold2_reg_P0000)
u4_ep0_csr=BUFF(\u4_u0_csr0_reg_0__P0000)
\u1_u0_crc16_sum_reg_15__QN=BUFF(\u1_u0_crc16_sum_reg_15__P0000)
u4_u3_dma_req_in_hold_reg_QN=BUFF(u4_u3_dma_req_in_hold_reg_P0000)
u4_ep1_buf_1284=BUFF(\u4_u1_buf0_reg_11__P0000)
\u1_u1_crc16_reg_13__QN=BUFF(\u1_u1_crc16_reg_13__P0000)
\u1_u3_new_size_reg_0__QN=BUFF(\u1_u3_new_size_reg_0__P0000)
n_13788=BUFF(n_11077)
\u4_u2_buf0_orig_reg_21__QN=BUFF(\u4_u2_buf0_orig_reg_21__P0000)
u4_ep1_buf_1289=BUFF(\u4_u1_buf0_reg_16__P0000)
\u1_u2_rd_buf0_reg_19__QN=BUFF(\u1_u2_rd_buf0_reg_19__P0000)
\u4_u0_dma_out_left_reg_6__QN=BUFF(\u4_u0_dma_out_left_reg_6__P0000)
u0_u0_chirp_cnt_is_6_reg_QN=BUFF(u0_u0_chirp_cnt_is_6_reg_P0000)
\u4_u2_csr1_reg_1__QN=BUFF(\u4_u2_csr1_reg_1__P0000)
u4_ep0_buf_1264=BUFF(\u4_u0_buf0_reg_22__P0000)
\u1_u2_rd_buf1_reg_11__QN=BUFF(\u1_u2_rd_buf1_reg_11__P0000)
u4_u2_buf0_orig_101=BUFF(\u4_u2_buf0_orig_reg_3__P0000)
\u4_u1_int_stat_reg_1__QN=BUFF(\u4_u1_int_stat_reg_1__P0000)
\u1_u2_dtmp_r_reg_14__QN=BUFF(\u1_u2_dtmp_r_reg_14__P0000)
\u4_csr_reg_3__QN=BUFF(\u4_csr_reg_3__P0000)
u4_u2_buf0_orig_110=BUFF(\u4_u2_buf0_orig_reg_12__P0000)
u4_u0_buf0_orig_115=BUFF(\u4_u0_buf0_orig_reg_17__P0000)
rx_data=BUFF(\u0_rx_data_reg_0__P0000)
u4_ep2_buf_1307=BUFF(\u4_u2_buf0_reg_3__P0000)
\u1_u3_adr_reg_10__QN=BUFF(\u1_u3_adr_reg_10__P0000)
\u0_u0_idle_cnt1_next_reg_0__QN=BUFF(\u0_u0_idle_cnt1_next_reg_0__P0000)
u4_u0_dma_req_r_reg_QN=BUFF(u4_u0_dma_req_r_reg_P0000)
n_13991=BUFF(\u1_u2_adr_cb_1_)
\u4_u0_dma_out_left_0_=BUFF(\u4_u0_dma_out_left_reg_0__P0000)
u4_ep2_buf_1326=BUFF(\u4_u2_buf0_reg_22__P0000)
buf_171=BUFF(\u4_buf1_reg_14__P0000)
\u5_wb_data_o_reg_26__QN=BUFF(\u5_wb_data_o_reg_26__P0000)
u1_u3_buf1_st_max_reg_QN=BUFF(u1_u3_buf1_st_max_reg_P0000)
\u4_u3_dma_out_left_reg_10__QN=BUFF(\u4_u3_dma_out_left_reg_10__P0000)
\u4_u0_dma_out_cnt_reg_7__QN=BUFF(\u4_u0_dma_out_cnt_reg_7__P0000)
\u4_buf1_reg_26__QN=BUFF(\u4_buf1_reg_26__P0000)
\u4_u0_buf0_orig_m3_9_=BUFF(\u4_u0_buf0_orig_m3_reg_9__P0000)
u4_u2_buf0_orig_109=BUFF(\u4_u2_buf0_orig_reg_11__P0000)
u4_u3_buf0_orig_112=BUFF(\u4_u3_buf0_orig_reg_14__P0000)
u4_ep3_buf_824=BUFF(\u4_u3_buf1_reg_2__P0000)
\u4_u1_dma_out_left_reg_9__QN=BUFF(\u4_u1_dma_out_left_reg_9__P0000)
\u1_u3_idin_reg_12__QN=BUFF(\u1_u3_idin_reg_12__P0000)
\u1_u3_size_next_r_reg_13__QN=BUFF(\u1_u3_size_next_r_reg_13__P0000)
\u4_u1_csr1_reg_11__QN=BUFF(\u4_u1_csr1_reg_11__P0000)
\u1_u3_size_next_r_reg_5__QN=BUFF(\u1_u3_size_next_r_reg_5__P0000)
u4_ep1_buf_1292=BUFF(\u4_u1_buf0_reg_19__P0000)
\u4_u0_dma_out_left_11_=BUFF(\u4_u0_dma_out_left_reg_11__P0000)
\u4_buf1_reg_17__QN=BUFF(\u4_buf1_reg_17__P0000)
\VStatus_r_reg_1__QN=BUFF(\VStatus_r_reg_1__P0000)
\u1_u3_size_next_r_reg_4__QN=BUFF(\u1_u3_size_next_r_reg_4__P0000)
\u4_buf1_reg_21__QN=BUFF(\u4_buf1_reg_21__P0000)
u1_u3_rx_ack_to_reg_QN=BUFF(u1_u3_rx_ack_to_reg_P0000)
u4_ep0_buf_1255=BUFF(\u4_u0_buf0_reg_13__P0000)
\u4_dout_reg_19__QN=BUFF(\u4_dout_reg_19__P0000)
u1_adr_257=BUFF(\u1_u3_adr_reg_6__P0000)
\u4_u1_dma_out_left_8_=BUFF(\u4_u1_dma_out_left_reg_8__P0000)
\u4_u0_dma_out_cnt_reg_8__QN=BUFF(\u4_u0_dma_out_cnt_reg_8__P0000)
\u1_u2_state_reg_0__QN=BUFF(\u1_u2_state_reg_0__P0000)
\u1_u2_rd_buf1_reg_8__QN=BUFF(\u1_u2_rd_buf1_reg_8__P0000)
u4_ep2_buf_1328=BUFF(\u4_u2_buf0_reg_24__P0000)
u4_usb_reset_r=BUFF(u4_usb_reset_r_reg_P0000)
u4_ep2_buf_798=BUFF(\u4_u2_buf1_reg_7__P0000)
\u0_u0_state_reg_12__QN=BUFF(\u0_u0_state_reg_12__P0000)
u4_u2_dma_req_out_hold_reg_QN=BUFF(u4_u2_dma_req_out_hold_reg_P0000)
\u1_frame_no_r_reg_7__QN=BUFF(\u1_frame_no_r_reg_7__P0000)
\u1_u3_adr_r_reg_15__QN=BUFF(\u1_u3_adr_r_reg_15__P0000)
\u4_u0_dma_in_cnt_reg_1__QN=BUFF(\u4_u0_dma_in_cnt_reg_1__P0000)
u1_u0_d_40=BUFF(\u1_u0_d1_reg_3__P0000)
u1_u0_d_42=BUFF(\u1_u0_d1_reg_5__P0000)
\u4_u1_csr0_reg_10__QN=BUFF(\u4_u1_csr0_reg_10__P0000)
\u1_u2_rd_buf1_reg_7__QN=BUFF(\u1_u2_rd_buf1_reg_7__P0000)
\u1_u3_idin_reg_18__QN=BUFF(\u1_u3_idin_reg_18__P0000)
buf_163=BUFF(\u4_buf1_reg_6__P0000)
\u1_u3_adr_r_reg_6__QN=BUFF(\u1_u3_adr_r_reg_6__P0000)
u4_u1_buf0_orig_104=BUFF(\u4_u1_buf0_orig_reg_6__P0000)
\u0_u0_idle_cnt1_7_=BUFF(\u0_u0_idle_cnt1_reg_7__P0000)
n_12162=BUFF(n_14409)
\u1_u0_crc16_sum_reg_14__QN=BUFF(\u1_u0_crc16_sum_reg_14__P0000)
buf_136=BUFF(\u4_buf0_reg_10__P0000)
\u1_u3_new_sizeb_9_=BUFF(\u1_u3_new_sizeb_reg_9__P0000)
\u4_dout_reg_24__QN=BUFF(\u4_dout_reg_24__P0000)
\u1_u2_dout_r_reg_5__QN=BUFF(\u1_u2_dout_r_reg_5__P0000)
\u1_u2_sizu_c_reg_6__QN=BUFF(\u1_u2_sizu_c_reg_6__P0000)
\u1_u3_size_next_r_reg_3__QN=BUFF(\u1_u3_size_next_r_reg_3__P0000)
\u4_u2_int_stat_reg_5__QN=BUFF(\u4_u2_int_stat_reg_5__P0000)
u4_u1_ienb_953=BUFF(\u4_u1_ienb_reg_3__P0000)
\u4_u0_buf0_orig_reg_23__QN=BUFF(\u4_u0_buf0_orig_reg_23__P0000)
\u4_u2_dma_out_left_8_=BUFF(\u4_u2_dma_out_left_reg_8__P0000)
DataIn_pad_i_6___bufout3=BUFF(DataIn_pad_i_6_)
u1_rx_data_st_251=BUFF(\u1_u0_d2_reg_7__P0000)
\u4_u0_buf0_orig_reg_28__QN=BUFF(\u4_u0_buf0_orig_reg_28__P0000)
buf_188=BUFF(\u4_buf1_reg_31__P0000)
u4_u1_set_r_reg_QN=BUFF(u4_u1_set_r_reg_P0000)
\u4_u3_buf0_orig_reg_28__QN=BUFF(\u4_u3_buf0_orig_reg_28__P0000)
u4_ep0_buf_1256=BUFF(\u4_u0_buf0_reg_14__P0000)
u1_u1_crc_299=BUFF(\u1_u1_crc16_reg_0__P0000)
\u4_u3_csr0_reg_3__QN=BUFF(\u4_u3_csr0_reg_3__P0000)
\u1_u2_last_buf_adr_8_=BUFF(\u1_u2_last_buf_adr_reg_8__P0000)
n_6326=BUFF(n_6902)
\u4_u2_uc_bsel_reg_0__QN=BUFF(\u4_u2_uc_bsel_reg_0__P0000)
u4_intb_reg_QN=BUFF(u4_intb_reg_P0000)
\u4_dout_reg_23__QN=BUFF(\u4_dout_reg_23__P0000)
\u1_u3_idin_reg_16__QN=BUFF(\u1_u3_idin_reg_16__P0000)
\u4_u1_csr0_reg_3__QN=BUFF(\u4_u1_csr0_reg_3__P0000)
\u1_u2_dout_r_reg_10__QN=BUFF(\u1_u2_dout_r_reg_10__P0000)
u4_ep2_buf_1332=BUFF(\u4_u2_buf0_reg_28__P0000)
\u1_hms_cnt_reg_2__QN=BUFF(\u1_hms_cnt_reg_2__P0000)
u4_u2_dma_req_r_reg_QN=BUFF(u4_u2_dma_req_r_reg_P0000)
\u4_dout_reg_28__QN=BUFF(\u4_dout_reg_28__P0000)
\u4_u3_csr1_reg_9__QN=BUFF(\u4_u3_csr1_reg_9__P0000)
u4_ep3_buf_1365=BUFF(\u4_u3_buf0_reg_30__P0000)
\u5_wb_data_o_reg_20__QN=BUFF(\u5_wb_data_o_reg_20__P0000)
u1_u0_d_28=BUFF(\u1_u0_d0_reg_5__P0000)
\u1_u2_rd_buf0_reg_30__QN=BUFF(\u1_u2_rd_buf0_reg_30__P0000)
\u4_u0_buf0_orig_m3_11_=BUFF(\u4_u0_buf0_orig_m3_reg_11__P0000)
u4_u1_iena_915=BUFF(\u4_u1_iena_reg_1__P0000)
u4_ep0_csr_1872=BUFF(\u4_u0_csr0_reg_11__P0000)
u4_ep0_buf_753=BUFF(\u4_u0_buf1_reg_24__P0000)
\u4_utmi_vend_stat_r_reg_6__QN=BUFF(\u4_utmi_vend_stat_r_reg_6__P0000)
u1_adr_259=BUFF(\u1_u3_adr_reg_8__P0000)
\u1_u2_dtmp_r_reg_26__QN=BUFF(\u1_u2_dtmp_r_reg_26__P0000)
u4_ep2_buf_809=BUFF(\u4_u2_buf1_reg_18__P0000)
n_14065=BUFF(n_14061)
u0_u0_usb_attached_reg_QN=BUFF(u0_u0_usb_attached_reg_P0000)
u4_ep0_buf_1249=BUFF(\u4_u0_buf0_reg_7__P0000)
\u4_u2_dma_out_left_reg_2__QN=BUFF(\u4_u2_dma_out_left_reg_2__P0000)
u0_u0_me_ps2_0_5_ms_reg_QN=BUFF(u0_u0_me_ps2_0_5_ms_reg_P0000)
u4_ep3_buf_852=BUFF(\u4_u3_buf1_reg_30__P0000)
\u1_u0_crc16_sum_reg_11__QN=BUFF(\u1_u0_crc16_sum_reg_11__P0000)
\VStatus_r_reg_5__QN=BUFF(\VStatus_r_reg_5__P0000)
\u1_u2_adr_cw_reg_7__QN=BUFF(\u1_u2_adr_cw_reg_7__P0000)
\u4_csr_reg_8__QN=BUFF(\u4_csr_reg_8__P0000)
\u1_u3_size_next_r_reg_9__QN=BUFF(\u1_u3_size_next_r_reg_9__P0000)
\u1_u2_sizd_c_reg_7__QN=BUFF(\u1_u2_sizd_c_reg_7__P0000)
\u4_u0_dma_out_left_reg_10__QN=BUFF(\u4_u0_dma_out_left_reg_10__P0000)
VStatus_pad_i_1___bufout11=BUFF(VStatus_pad_i_1_)
rx_data_63=BUFF(\u0_rx_data_reg_6__P0000)
\u4_int_srcb_reg_6__QN=BUFF(\u4_int_srcb_reg_6__P0000)
u1_u0_d_39=BUFF(\u1_u0_d1_reg_2__P0000)
\u1_u2_sizu_c_reg_1__QN=BUFF(\u1_u2_sizu_c_reg_1__P0000)
\u0_u0_state_reg_1__QN=BUFF(\u0_u0_state_reg_1__P0000)
\u1_u2_sizd_c_reg_5__QN=BUFF(\u1_u2_sizd_c_reg_5__P0000)
u4_ep3_buf_830=BUFF(\u4_u3_buf1_reg_8__P0000)
\u4_intb_msk_7_=BUFF(\u4_intb_msk_reg_7__P0000)
\u4_u3_dma_out_cnt_reg_7__QN=BUFF(\u4_u3_dma_out_cnt_reg_7__P0000)
u4_u2_buf0_orig_129=BUFF(\u4_u2_buf0_orig_reg_31__P0000)
\u4_dout_reg_8__QN=BUFF(\u4_dout_reg_8__P0000)
\u4_u2_dma_out_cnt_reg_8__QN=BUFF(\u4_u2_dma_out_cnt_reg_8__P0000)
\u1_u2_rd_buf0_reg_20__QN=BUFF(\u1_u2_rd_buf0_reg_20__P0000)
\u4_u0_buf0_orig_m3_3_=BUFF(\u4_u0_buf0_orig_m3_reg_3__P0000)
u4_ep0_buf_743=BUFF(\u4_u0_buf1_reg_14__P0000)
u1_u3_uc_dpd_set_reg_QN=BUFF(u1_u3_uc_dpd_set_reg_P0000)
u4_ep3_buf_828=BUFF(\u4_u3_buf1_reg_6__P0000)
u4_u1_buf0_orig_107=BUFF(\u4_u1_buf0_orig_reg_9__P0000)
u0_u0_ls_j_r=BUFF(u0_u0_ls_j_r_reg_P0000)
u4_ep2_csr_1945=BUFF(\u4_u2_csr1_reg_7__P0000)
u4_u1_r4_reg_QN=BUFF(u4_u1_r4_reg_P0000)
\u4_dout_reg_12__QN=BUFF(\u4_dout_reg_12__P0000)
u4_rx_err_r=BUFF(u4_rx_err_r_reg_P0000)
u0_TxValid_reg_QN=BUFF(u0_TxValid_reg_P0000)
\u1_u3_adr_r_12_=BUFF(\u1_u3_adr_r_reg_12__P0000)
\u1_u3_tx_data_to_cnt_reg_4__QN=BUFF(\u1_u3_tx_data_to_cnt_reg_4__P0000)
u4_u2_buf0_orig_114=BUFF(\u4_u2_buf0_orig_reg_16__P0000)
u0_u0_idle_long_reg_QN=BUFF(u0_u0_idle_long_reg_P0000)
u4_u0_buf0_orig_112=BUFF(\u4_u0_buf0_orig_reg_14__P0000)
\u4_u1_uc_dpd_reg_1__QN=BUFF(\u4_u1_uc_dpd_reg_1__P0000)
u4_ep3_buf_832=BUFF(\u4_u3_buf1_reg_10__P0000)
u0_u0_T1_gt_3_0_mS_reg_QN=BUFF(u0_u0_T1_gt_3_0_mS_reg_P0000)
rx_data_58=BUFF(\u0_rx_data_reg_1__P0000)
u4_ep2_buf_802=BUFF(\u4_u2_buf1_reg_11__P0000)
u4_ep3_buf_1352=BUFF(\u4_u3_buf0_reg_17__P0000)
\u5_wb_data_o_reg_28__QN=BUFF(\u5_wb_data_o_reg_28__P0000)
\u4_u3_csr1_reg_4__QN=BUFF(\u4_u3_csr1_reg_4__P0000)
u1_u2_rx_data_st_r_3=BUFF(\u1_u2_rx_data_st_r_reg_2__P0000)
\u4_dout_reg_4__QN=BUFF(\u4_dout_reg_4__P0000)
u4_ep1_buf_779=BUFF(\u4_u1_buf1_reg_19__P0000)
\u4_u1_csr0_reg_5__QN=BUFF(\u4_u1_csr0_reg_5__P0000)
u4_u2_ienb_957=BUFF(\u4_u2_ienb_reg_4__P0000)
u4_ep1_buf_777=BUFF(\u4_u1_buf1_reg_17__P0000)
u4_u3_buf0_orig_101=BUFF(\u4_u3_buf0_orig_reg_3__P0000)
u4_ep0_buf_730=BUFF(\u4_u0_buf1_reg_1__P0000)
u4_dma_out_buf_avail_reg_QN=BUFF(u4_dma_out_buf_avail_reg_P0000)
u4_ep3_buf_1349=BUFF(\u4_u3_buf0_reg_14__P0000)
\u5_wb_data_o_reg_30__QN=BUFF(\u5_wb_data_o_reg_30__P0000)
n_13267=BUFF(n_13266)
u4_ep3_buf_1345=BUFF(\u4_u3_buf0_reg_10__P0000)
u4_suspend_r1=BUFF(u4_suspend_r1_reg_P0000)
\u1_u2_rd_buf1_reg_4__QN=BUFF(\u1_u2_rd_buf1_reg_4__P0000)
\u4_u3_dma_in_cnt_reg_6__QN=BUFF(\u4_u3_dma_in_cnt_reg_6__P0000)
\u4_u0_buf0_orig_reg_27__QN=BUFF(\u4_u0_buf0_orig_reg_27__P0000)
\u4_funct_adr_reg_0__QN=BUFF(\u4_funct_adr_reg_0__P0000)
\u0_u0_ps_cnt_2_=BUFF(\u0_u0_ps_cnt_reg_2__P0000)
u4_u2_buf0_orig_104=BUFF(\u4_u2_buf0_orig_reg_6__P0000)
u1_u0_d_41=BUFF(\u1_u0_d1_reg_4__P0000)
\u4_u1_buf0_orig_m3_2_=BUFF(\u4_u1_buf0_orig_m3_reg_2__P0000)
\u1_hms_cnt_reg_0__QN=BUFF(\u1_hms_cnt_reg_0__P0000)
\u4_u3_buf0_orig_m3_10_=BUFF(\u4_u3_buf0_orig_m3_reg_10__P0000)
n_13350=BUFF(n_13348)
u4_ep1_csr_1916=BUFF(\u4_u1_csr1_reg_9__P0000)
\u1_u3_adr_reg_0__QN=BUFF(\u1_u3_adr_reg_0__P0000)
\u4_u2_csr1_reg_5__QN=BUFF(\u4_u2_csr1_reg_5__P0000)
\u1_u1_state_reg_4__QN=BUFF(\u1_u1_state_reg_4__P0000)
\u1_u2_rd_buf0_reg_31__QN=BUFF(\u1_u2_rd_buf0_reg_31__P0000)
u4_ep1_csr_1917=BUFF(\u4_u1_csr1_reg_10__P0000)
u4_ep2_buf_1306=BUFF(\u4_u2_buf0_reg_2__P0000)
u4_ep0_buf_748=BUFF(\u4_u0_buf1_reg_19__P0000)
\u1_u2_dout_r_reg_4__QN=BUFF(\u1_u2_dout_r_reg_4__P0000)
u1_u1_send_zero_length_r=BUFF(u1_u1_send_zero_length_r_reg_P0000)
u4_ep0_buf_757=BUFF(\u4_u0_buf1_reg_28__P0000)
\u4_u2_dma_out_cnt_reg_4__QN=BUFF(\u4_u2_dma_out_cnt_reg_4__P0000)
\u1_u2_rd_buf0_reg_28__QN=BUFF(\u1_u2_rd_buf0_reg_28__P0000)
\u4_u1_int_stat_reg_5__QN=BUFF(\u4_u1_int_stat_reg_5__P0000)
\VStatus_r_reg_4__QN=BUFF(\VStatus_r_reg_4__P0000)
\u4_u1_iena_reg_2__Q=NOT(\u4_u1_iena_reg_2__P0000)
n_4417=NOT(g47717_I2_out)
\u4_u2_ienb_reg_2__Q=NOT(\u4_u2_ienb_reg_2__P0000)
n_2187=NOT(\u4_u3_buf0_orig_reg_25__P0000)
\u4_u0_dma_out_left_reg_0__P0000=NOT(\u4_u0_dma_out_left_reg_0__P0001)
n_12015=NOT(g39203_I1_out)
n_590=NOT(n_294)
g45453_X_S0_1=NOT(n_7577)
\u0_u0_idle_cnt1_reg_4__Q=NOT(\u0_u0_idle_cnt1_reg_4__P0000)
n_11235=NOT(g38947_I1_out)
\u4_u2_buf0_orig_reg_7__Q=NOT(\u4_u2_buf0_orig_reg_7__P0000)
n_6833=NOT(u4_u0_buf0_orig_116)
n_8580=NOT(u4_ep2_buf_1330)
n_7349=NOT(g40773_I1_out)
n_3994=NOT(g47677_I2_out)
rf2wb_d_531=NOT(\u4_dout_reg_6__P0000)
n_6562=NOT(n_7722)
g39222_X_S0_1=NOT(u1_hms_clk)
n_7500=NOT(u4_ep0_csr_1884)
n_7248=NOT(g45378_I2_out)
n_3150=NOT(g47603_I1_out)
n_13665=NOT(n_13664)
n_2038=NOT(g48728_I1_out)
n_3894=NOT(u4_ep3_csr_1976)
\u1_u2_adr_cb_1_=NOT(\u1_u2_adr_cb_reg_1__P0000)
n_9462=NOT(n_594)
n_3141=NOT(g47619_I1_out)
n_12937=NOT(g38464_I1_out)
g41461_X_S0_1=NOT(n_10014)
n_784=NOT(\u4_u0_dma_in_cnt_5_)
n_8031=NOT(u4_ep2_buf_1332)
n_3351=NOT(g48723_I1_out)
n_9021=NOT(g43595_I2_out)
n_3018=NOT(\u4_csr_reg_10__P0000)
g38270_X_S0_1=NOT(n_8077)
n_10691=NOT(g41329_I1_out)
n_6142=NOT(\u4_u2_csr0_reg_7__P0000)
n_1206=NOT(u4_u3_ienb)
n_2425=NOT(n_2424)
\u0_u0_state_7_=NOT(\u0_u0_state_reg_7__P0000)
\u4_u3_ienb_reg_0__Q=NOT(\u4_u3_ienb_reg_0__P0000)
buf_182=NOT(\u4_buf1_reg_25__P0000)
u0_u0_me_ps2_0_5_ms=NOT(u0_u0_me_ps2_0_5_ms_reg_P0000)
u4_u1_int_stat_940=NOT(\u4_u1_int_stat_reg_1__P0000)
idin_328=NOT(\u1_u3_idin_reg_8__P0000)
n_7062=NOT(g42958_I2_out)
n_8414=NOT(g42537_I1_out)
g40811_X_S0_1=NOT(n_10366)
n_10357=NOT(g42314_I2_out)
u1_u1_send_token_r=NOT(u1_u1_send_token_r_reg_P0000)
n_6286=NOT(n_6285)
g39588_X_S0_1=NOT(u1_u2_word_done)
n_10743=NOT(g40906_I1_out)
\u1_u2_sizd_c_6_=NOT(\u1_u2_sizd_c_reg_6__P0000)
u4_ep2_csr_1947=NOT(\u4_u2_csr1_reg_9__P0000)
n_7538=NOT(g45980_I1_out)
n_1587=NOT(n_1038)
\u4_buf1_reg_11__Q=NOT(\u4_buf1_reg_11__P0000)
n_4646=NOT(g46366_I1_out)
n_6827=NOT(n_6423)
n_4735=NOT(g45302_I1_out)
u4_ep1_csr_1913=NOT(\u4_u1_csr1_reg_6__P0000)
n_106=NOT(u1_u1_crc_305)
\u5_state_reg_4__P0000=NOT(\u5_state_reg_4__P0001)
n_13504=NOT(n_13966)
\u4_u1_buf0_reg_17__Q=NOT(\u4_u1_buf0_reg_17__P0000)
n_12115=NOT(g38786_I1_out)
g39216_X_S0_1=NOT(u1_u3_out_to_small_r)
n_9222=NOT(g42253_I2_out)
n_4525=NOT(n_4058)
\u0_rx_data_reg_2__Q=NOT(\u0_rx_data_reg_2__P0000)
n_11055=NOT(g41144_I1_out)
\u0_u0_state_reg_1__P0000=NOT(\u0_u0_state_reg_1__P0001)
n_8977=NOT(g43614_I2_out)
n_8121=NOT(g42827_I1_out)
n_7647=NOT(g45387_I2_out)
\u4_u2_buf1_reg_0__Q=NOT(\u4_u2_buf1_reg_0__P0000)
n_2706=NOT(g47599_I1_out)
n_7751=NOT(g38292_I2_out)
n_2697=NOT(g47650_I1_out)
n_5823=NOT(g45965_I1_out)
u4_ep2_csr_1926=NOT(\u4_u2_csr0_reg_3__P0000)
\u4_buf0_reg_13__P0000=NOT(\u4_buf0_reg_13__P0001)
\u1_u3_tx_data_to_cnt_reg_2__P0000=NOT(\u1_u3_tx_data_to_cnt_reg_2__P0001)
\u4_u1_buf1_reg_25__Q=NOT(\u4_u1_buf1_reg_25__P0000)
n_13212=NOT(n_12803)
n_12531=NOT(g39578_I1_out)
n_4344=NOT(g47813_I2_out)
\u4_u2_dma_out_left_reg_3__P0000=NOT(\u4_u2_dma_out_left_reg_3__P0001)
n_6722=NOT(n_6310)
g41431_X_S0_1=NOT(n_9462)
\u1_u2_sizd_c_10_=NOT(\u1_u2_sizd_c_reg_10__P0000)
\u4_u3_iena_reg_4__P0000=NOT(\u4_u3_iena_reg_4__P0001)
u1_u2_wr_last=NOT(u1_u2_wr_last_reg_P0000)
\u4_u0_uc_dpd_reg_0__P0000=NOT(\u4_u0_uc_dpd_reg_0__P0001)
n_12359=NOT(g39019_I1_out)
n_488=NOT(n_2516)
\u4_u1_dma_out_cnt_reg_5__P0000=NOT(\u4_u1_dma_out_cnt_reg_5__P0001)
\u4_u0_iena_reg_0__Q=NOT(\u4_u0_iena_reg_0__P0000)
\u4_u3_csr1_reg_2__P0000=NOT(\u4_u3_csr1_reg_2__P0001)
\u4_u2_buf0_orig_reg_16__P0000=NOT(\u4_u2_buf0_orig_reg_16__P0001)
\u4_u1_buf0_reg_7__Q=NOT(\u4_u1_buf0_reg_7__P0000)
\u4_dout_reg_3__P0000=NOT(\u4_dout_reg_3__P0001)
\u4_u2_buf0_orig_reg_13__Q=NOT(\u4_u2_buf0_orig_reg_13__P0000)
\u4_u2_buf0_reg_0__P0000=NOT(\u4_u2_buf0_reg_0__P0001)
\u0_u0_me_cnt_reg_1__P0000=NOT(\u0_u0_me_cnt_reg_1__P0001)
\u4_u1_dma_in_cnt_reg_8__P0000=NOT(\u4_u1_dma_in_cnt_reg_8__P0001)
\u4_u2_buf1_reg_8__Q=NOT(\u4_u2_buf1_reg_8__P0000)
n_5048=NOT(g45209_I1_out)
n_3383=NOT(g46091_I1_out)
\u1_u3_new_size_reg_8__Q=NOT(\u1_u3_new_size_reg_8__P0000)
\u4_dout_reg_10__P0000=NOT(\u4_dout_reg_10__P0001)
\u1_u3_adr_r_reg_4__P0000=NOT(\u1_u3_adr_r_reg_4__P0001)
\u1_u2_rd_buf1_reg_21__P0000=NOT(\u1_u2_rd_buf1_reg_21__P0001)
n_10873=NOT(g39940_I1_out)
\u1_u2_dout_r_reg_14__P0000=NOT(\u1_u2_dout_r_reg_14__P0001)
\u0_rx_data_reg_7__P0000=NOT(\u0_rx_data_reg_7__P0001)
\u1_u2_rd_buf0_reg_12__P0000=NOT(\u1_u2_rd_buf0_reg_12__P0001)
u4_u2_ots_stop_reg_Q=NOT(u4_u2_ots_stop_reg_P0000)
n_7481=NOT(g42485_I1_out)
\u4_u2_buf0_reg_2__P0000=NOT(\u4_u2_buf0_reg_2__P0001)
n_9418=NOT(g37747_I1_out)
n_7220=NOT(u4_ep0_buf_1267)
\u0_u0_me_ps2_reg_5__P0000=NOT(\u0_u0_me_ps2_reg_5__P0001)
n_1012=NOT(g48811_I2_out)
n_5029=NOT(g45322_I1_out)
\u4_dout_reg_12__P0000=NOT(\u4_dout_reg_12__P0001)
n_13680=NOT(n_13518)
n_11411=NOT(n_13842)
g43042_X_S0_1=NOT(n_8518)
n_223=NOT(u1_u0_rxv2)
u4_utmi_vend_stat_r_3=NOT(\u4_utmi_vend_stat_r_reg_3__P0000)
n_8643=NOT(n_9126)
\u4_u1_dma_out_cnt_7_=NOT(\u4_u1_dma_out_cnt_reg_7__P0000)
n_7427=NOT(n_11401)
n_1398=NOT(\u4_u2_csr0_reg_6__P0000)
\u4_u3_dma_out_cnt_reg_8__P0000=NOT(\u4_u3_dma_out_cnt_reg_8__P0001)
u4_suspend_r=NOT(u4_suspend_r_reg_P0000)
\u1_u3_adr_r_reg_1__P0000=NOT(\u1_u3_adr_r_reg_1__P0001)
n_5459=NOT(g46422_I1_out)
n_9173=NOT(g42951_I2_out)
g44662_X_S0_1=NOT(n_9829)
u1_u2_rd_buf_179=NOT(\u1_u2_rd_buf1_reg_23__P0000)
n_3932=NOT(g47836_I2_out)
u1_u2_dtmp_r_67=NOT(\u1_u2_dtmp_r_reg_4__P0000)
n_6435=NOT(u4_u3_buf0_orig_105)
n_2059=NOT(n_4189)
\u4_int_srcb_4_=NOT(\u4_int_srcb_reg_4__P0000)
n_7426=NOT(g42779_I1_out)
n_323=NOT(u1_token_fadr)
\u4_u0_iena_reg_1__Q=NOT(\u4_u0_iena_reg_1__P0000)
\u1_u0_d1_reg_1__Q=NOT(\u1_u0_d1_reg_1__P0000)
\u4_u1_buf1_reg_2__Q=NOT(\u4_u1_buf1_reg_2__P0000)
\u4_u3_csr0_reg_10__P0000=NOT(\u4_u3_csr0_reg_10__P0001)
n_2802=NOT(g47155_I2_out)
\u4_u1_dma_out_cnt_10_=NOT(\u4_u1_dma_out_cnt_reg_10__P0000)
\u4_u2_buf0_reg_19__Q=NOT(\u4_u2_buf0_reg_19__P0000)
\u4_u2_buf0_reg_13__P0000=NOT(\u4_u2_buf0_reg_13__P0001)
\u4_u1_csr1_reg_4__P0000=NOT(\u4_u1_csr1_reg_4__P0001)
n_8645=NOT(g40799_I2_out)
\u4_u3_buf0_orig_reg_6__Q=NOT(\u4_u3_buf0_orig_reg_6__P0000)
n_6156=NOT(\u4_u3_csr0_reg_7__P0000)
n_11062=NOT(g37745_I1_out)
\u0_u0_me_ps2_reg_6__Q=NOT(\u0_u0_me_ps2_reg_6__P0000)
rf2wb_d_530=NOT(\u4_dout_reg_5__P0000)
\u4_u3_dma_in_cnt_11_=NOT(\u4_u3_dma_in_cnt_reg_11__P0000)
u4_utmi_vend_stat_r_7=NOT(\u4_utmi_vend_stat_r_reg_7__P0000)
n_678=NOT(n_1338)
n_3826=NOT(g44546_I1_out)
n_12301=NOT(n_14251)
n_5851=NOT(g45687_I1_out)
\u4_u2_buf1_reg_10__P0000=NOT(\u4_u2_buf1_reg_10__P0001)
n_69=NOT(u4_u0_int_stat_960)
n_7311=NOT(g44531_I1_out)
\u4_u0_buf0_orig_reg_31__Q=NOT(\u4_u0_buf0_orig_reg_31__P0000)
\u4_u1_buf0_reg_0__P0000=NOT(\u4_u1_buf0_reg_0__P0001)
n_2025=NOT(g48850_I2_out)
\u1_u1_crc16_reg_6__Q=NOT(\u1_u1_crc16_reg_6__P0000)
n_7681=NOT(u4_ep1_buf_1301)
n_3977=NOT(n_2353)
\u4_u2_int_stat_reg_3__P0000=NOT(\u4_u2_int_stat_reg_3__P0001)
n_14332=NOT(n_14331)
\u1_u2_dtmp_r_reg_13__P0000=NOT(\u1_u2_dtmp_r_reg_13__P0001)
\u4_u1_buf1_reg_22__P0000=NOT(\u4_u1_buf1_reg_22__P0001)
tx_ready=NOT(u0_tx_ready_reg_P0000)
\u4_u0_ienb_reg_4__P0000=NOT(\u4_u0_ienb_reg_4__P0001)
n_6490=NOT(g42092_I1_out)
n_5458=NOT(g46432_I1_out)
u1_u3_size_next_r_71=NOT(\u1_u3_size_next_r_reg_6__P0000)
g40442_X_S0_1=NOT(n_11381)
\u4_buf0_reg_0__P0000=NOT(\u4_buf0_reg_0__P0001)
n_8683=NOT(rx_data_60)
n_3765=NOT(n_4218)
\u4_u1_buf0_orig_reg_3__Q=NOT(\u4_u1_buf0_orig_reg_3__P0000)
n_10518=NOT(n_10833)
n_4359=NOT(g47786_I2_out)
\u4_u1_dma_out_left_10_=NOT(\u4_u1_dma_out_left_reg_10__P0000)
\u1_u3_rx_ack_to_cnt_5_=NOT(\u1_u3_rx_ack_to_cnt_reg_5__P0000)
n_2036=NOT(g48745_I1_out)
\u4_u2_buf0_orig_reg_31__Q=NOT(\u4_u2_buf0_orig_reg_31__P0000)
\u4_u3_buf0_orig_reg_11__Q=NOT(\u4_u3_buf0_orig_reg_11__P0000)
n_3615=NOT(n_3614)
n_2342=NOT(\u0_u0_me_ps_2_)
n_11109=NOT(g39746_I1_out)
\u4_u2_buf0_reg_10__Q=NOT(\u4_u2_buf0_reg_10__P0000)
u1_u2_rx_dma_en_r_reg_P0000=NOT(u1_u2_rx_dma_en_r_reg_P0001)
u4_u0_ots_stop_reg_P0000=NOT(u4_u0_ots_stop_reg_P0001)
n_3595=NOT(g47553_I1_out)
g40405_X_S0_1=NOT(u4_u1_r5)
\u4_intb_msk_reg_7__P0000=NOT(\u4_intb_msk_reg_7__P0001)
n_524=NOT(\u0_u0_ps_cnt_2_)
n_1204=NOT(g48854_I2_out)
u4_ep0_csr_1862=NOT(\u4_u0_csr0_reg_1__P0000)
g41428_X_S0_1=NOT(wb_addr_i_17_)
n_11971=NOT(g40423_I1_out)
g43629_X_S0_1=NOT(n_6455)
\u4_u2_buf1_reg_10__Q=NOT(\u4_u2_buf1_reg_10__P0000)
n_12831=NOT(g38545_I1_out)
n_7578=NOT(\u1_u0_token1_reg_0__P0000)
n_4316=NOT(g47847_I2_out)
n_12587=NOT(g38445_I1_out)
u1_adr_264=NOT(\u1_u3_adr_reg_13__P0000)
n_4120=NOT(g47662_I1_out)
n_2265=NOT(g47645_I1_out)
n_11181=NOT(g40829_I1_out)
\u4_u2_buf0_reg_11__Q=NOT(\u4_u2_buf0_reg_11__P0000)
\u4_u0_int_stat_reg_1__P0000=NOT(\u4_u0_int_stat_reg_1__P0001)
n_8842=NOT(buf_167)
n_7517=NOT(g41899_I1_out)
n_8663=NOT(g40756_I1_out)
\u4_u0_csr0_reg_10__P0000=NOT(\u4_u0_csr0_reg_10__P0001)
u1_u2_rx_data_done_r=NOT(u1_u2_rx_data_done_r_reg_P0000)
n_8964=NOT(g43620_I2_out)
\u1_u3_adr_reg_11__P0000=NOT(\u1_u3_adr_reg_11__P0001)
n_7160=NOT(u4_ep0_buf_749)
u1_u2_rd_buf_184=NOT(\u1_u2_rd_buf1_reg_28__P0000)
\u4_u0_dma_out_cnt_4_=NOT(\u4_u0_dma_out_cnt_reg_4__P0000)
n_7144=NOT(u4_ep1_buf_769)
n_12469=NOT(g38900_I1_out)
n_4146=NOT(g46384_I1_out)
\u4_u0_buf0_reg_17__P0000=NOT(\u4_u0_buf0_reg_17__P0001)
\u1_u2_adr_cw_reg_12__P0000=NOT(\u1_u2_adr_cw_reg_12__P0001)
n_4801=NOT(g47797_I2_out)
\u4_u1_buf0_orig_reg_17__Q=NOT(\u4_u1_buf0_orig_reg_17__P0000)
n_7668=NOT(u4_ep0_buf_1245)
\u4_u2_buf1_reg_22__P0000=NOT(\u4_u2_buf1_reg_22__P0001)
n_8855=NOT(buf_168)
n_9984=NOT(g42352_I2_out)
n_10561=NOT(g37782_I1_out)
\u1_u3_rx_ack_to_cnt_reg_0__P0000=NOT(\u1_u3_rx_ack_to_cnt_reg_0__P0001)
n_14383=NOT(n_14382)
\u0_DataOut_reg_7__P0000=NOT(\u0_DataOut_reg_7__P0001)
n_5239=NOT(n_4891)
n_1919=NOT(n_3601)
u4_u1_ots_stop_reg_P0000=NOT(u4_u1_ots_stop_reg_P0001)
madr_206=NOT(\u1_u2_adr_cw_reg_11__P0000)
\u4_u1_buf0_orig_reg_14__P0000=NOT(\u4_u1_buf0_orig_reg_14__P0001)
n_6310=NOT(n_5665)
g45536_X_S0_1=NOT(n_8852)
g55099_X_S0_1=NOT(n_12610)
\u4_intb_msk_reg_6__P0000=NOT(\u4_intb_msk_reg_6__P0001)
u0_drive_k_r_reg_P0000=NOT(u0_drive_k_r_reg_P0001)
\u1_u2_last_buf_adr_reg_2__Q=NOT(\u1_u2_last_buf_adr_reg_2__P0000)
\u4_u1_dma_out_left_reg_4__Q=NOT(\u4_u1_dma_out_left_reg_4__P0000)
n_9047=NOT(g43583_I2_out)
\u1_u2_dtmp_r_reg_1__P0000=NOT(\u1_u2_dtmp_r_reg_1__P0001)
g43035_X_S0_1=NOT(n_8518)
g39584_X_S0_1=NOT(u1_u2_word_done)
n_7279=NOT(g45351_I2_out)
idin_322=NOT(\u1_u3_idin_reg_2__P0000)
n_12791=NOT(n_13104)
n_9055=NOT(g43578_I2_out)
\u4_u3_buf0_orig_reg_18__Q=NOT(\u4_u3_buf0_orig_reg_18__P0000)
\u4_u1_buf0_reg_20__Q=NOT(\u4_u1_buf0_reg_20__P0000)
rf2wb_d_554=NOT(\u4_dout_reg_29__P0000)
\u4_u0_dma_out_left_reg_7__P0000=NOT(\u4_u0_dma_out_left_reg_7__P0001)
\u4_u1_buf1_reg_21__P0000=NOT(\u4_u1_buf1_reg_21__P0001)
\u4_u0_buf1_reg_0__Q=NOT(\u4_u0_buf1_reg_0__P0000)
n_10235=NOT(g40777_I1_out)
u4_u0_intb_reg_Q=NOT(u4_u0_intb_reg_P0000)
n_12414=NOT(g38895_I1_out)
n_268=NOT(u1_u3_buf0_na)
\u4_u0_csr0_reg_12__P0000=NOT(\u4_u0_csr0_reg_12__P0001)
n_14002=NOT(g54708_I1_out)
n_8960=NOT(g43622_I2_out)
\u4_u2_buf1_reg_13__P0000=NOT(\u4_u2_buf1_reg_13__P0001)
n_1011=NOT(u4_u3_iena_915)
\u4_u3_dma_out_left_2_=NOT(\u4_u3_dma_out_left_reg_2__P0000)
\u4_u0_dma_out_cnt_1_=NOT(\u4_u0_dma_out_cnt_reg_1__P0000)
mdout_220=NOT(\u1_u2_dout_r_reg_11__P0000)
n_123=NOT(u1_u0_d_38)
n_33=NOT(u4_utmi_vend_ctrl_r)
n_5519=NOT(g46290_I1_out)
n_2063=NOT(n_3321)
n_3450=NOT(g47774_I2_out)
u1_u2_rx_data_valid_r_reg_P0000=NOT(u1_u2_rx_data_valid_r_reg_P0001)
n_12249=NOT(g39049_I1_out)
n_7638=NOT(u4_ep0_buf_1246)
\u1_u2_last_buf_adr_reg_0__Q=NOT(\u1_u2_last_buf_adr_reg_0__P0000)
\u1_u0_d1_reg_4__Q=NOT(\u1_u0_d1_reg_4__P0000)
\u4_u3_buf0_orig_reg_15__P0000=NOT(\u4_u3_buf0_orig_reg_15__P0001)
\u4_u2_dma_in_cnt_9_=NOT(\u4_u2_dma_in_cnt_reg_9__P0000)
n_3487=NOT(g48848_I2_out)
n_1560=NOT(n_2151)
n_9373=NOT(g42925_I1_out)
u4_ep0_dma_in_buf_sz1=NOT(u4_u0_dma_in_buf_sz1_reg_P0000)
n_3232=NOT(n_4758)
\u1_u2_adr_cw_reg_4__P0000=NOT(\u1_u2_adr_cw_reg_4__P0001)
n_2044=NOT(n_3198)
n_4379=NOT(g47764_I2_out)
n_3296=NOT(g47137_I2_out)
u1_u2_send_zero_length_r=NOT(u1_u2_send_zero_length_r_reg_P0000)
n_9069=NOT(u4_ep3_buf_1346)
u1_u3_buf0_st_max_reg_P0000=NOT(u1_u3_buf0_st_max_reg_P0001)
n_7260=NOT(u4_ep0_buf_742)
n_5671=NOT(g47583_I1_out)
n_7682=NOT(u4_ep0_buf_1270)
n_5501=NOT(g46330_I1_out)
\u4_u0_buf1_reg_23__Q=NOT(\u4_u0_buf1_reg_23__P0000)
\u1_u3_adr_r_3_=NOT(\u1_u3_adr_r_reg_3__P0000)
\u1_u2_rx_data_st_r_reg_2__Q=NOT(\u1_u2_rx_data_st_r_reg_2__P0000)
n_1542=NOT(n_1802)
\u4_u1_dma_in_cnt_3_=NOT(\u4_u1_dma_in_cnt_reg_3__P0000)
\u4_u2_dma_out_cnt_reg_5__P0000=NOT(\u4_u2_dma_out_cnt_reg_5__P0001)
u1_data_pid_sel=NOT(\u1_u3_this_dpid_reg_0__P0000)
n_958=NOT(u4_u2_iena_915)
n_4053=NOT(g47109_I1_out)
n_3237=NOT(n_3236)
\u4_u0_buf0_orig_reg_12__P0000=NOT(\u4_u0_buf0_orig_reg_12__P0001)
\u4_u0_buf1_reg_14__Q=NOT(\u4_u0_buf1_reg_14__P0000)
n_9447=NOT(g42921_I1_out)
n_365=NOT(frm_nat_365)
\u4_u2_dma_out_cnt_4_=NOT(\u4_u2_dma_out_cnt_reg_4__P0000)
n_12689=NOT(g38399_I1_out)
n_13840=NOT(g54558_I1_out)
n_4324=NOT(g47837_I2_out)
\u4_buf0_reg_21__P0000=NOT(\u4_buf0_reg_21__P0001)
n_2993=NOT(n_2454)
\u4_u1_buf1_reg_11__Q=NOT(\u4_u1_buf1_reg_11__P0000)
\u4_u3_buf0_reg_21__Q=NOT(\u4_u3_buf0_reg_21__P0000)
n_8782=NOT(n_9425)
n_7335=NOT(n_13383)
n_2645=NOT(n_1677)
\u4_u1_buf1_reg_15__Q=NOT(\u4_u1_buf1_reg_15__P0000)
\u4_buf1_reg_27__P0000=NOT(\u4_buf1_reg_27__P0001)
\u4_u2_buf0_orig_reg_9__P0000=NOT(\u4_u2_buf0_orig_reg_9__P0001)
n_1137=NOT(\u4_u2_dma_out_cnt_reg_0__P0000)
\u1_u0_crc16_sum_15_=NOT(\u1_u0_crc16_sum_reg_15__P0000)
n_13215=NOT(g34_I1_out)
\u1_u3_idin_reg_23__P0000=NOT(\u1_u3_idin_reg_23__P0001)
n_14093=NOT(g54791_I1_out)
g41405_X_S0_1=NOT(u1_data_pid_sel_189)
\u1_u2_sizu_c_reg_9__P0000=NOT(\u1_u2_sizu_c_reg_9__P0001)
n_13031=NOT(g38467_I1_out)
n_7061=NOT(n_7060)
mdout_234=NOT(\u1_u2_dout_r_reg_25__P0000)
\u4_buf1_reg_22__P0000=NOT(\u4_buf1_reg_22__P0001)
n_2570=NOT(u4_ep3_csr_1962)
n_1327=NOT(\u0_u0_me_ps_0_)
n_316=NOT(n_8682)
n_7614=NOT(u4_ep0_buf_1252)
n_1236=NOT(g48679_I1_out)
g47916_X_S0_1=NOT(n_3118)
\u1_u3_size_next_r_reg_9__P0000=NOT(\u1_u3_size_next_r_reg_9__P0001)
n_7159=NOT(u4_ep1_buf_780)
n_1000=NOT(g48806_I2_out)
\u4_u3_buf0_orig_reg_31__Q=NOT(\u4_u3_buf0_orig_reg_31__P0000)
g43085_X_S0_1=NOT(n_7900)
n_9287=NOT(g37909_I1_out)
n_9237=NOT(g42142_I1_out)
n_7444=NOT(g42672_I1_out)
g44660_X_S0_1=NOT(n_9328)
n_2658=NOT(n_2657)
\u4_csr_reg_15__P0000=NOT(\u4_csr_reg_15__P0001)
u1_u2_dtmp_r_94=NOT(\u1_u2_dtmp_r_reg_31__P0000)
g38027_X_S0_1=NOT(n_7900)
uc_dpd_set=NOT(u1_u3_uc_dpd_set_reg_P0000)
n_4159=NOT(n_4158)
u1_u3_size_next_r_70=NOT(\u1_u3_size_next_r_reg_5__P0000)
n_7693=NOT(g45357_I2_out)
u4_u0_int_stat_944=NOT(\u4_u0_int_stat_reg_2__P0000)
n_2782=NOT(n_2781)
g43014_X_S0_1=NOT(n_8812)
u1_u1_tx_valid_r1=NOT(u1_u1_tx_valid_r1_reg_P0000)
n_10680=NOT(g41393_I1_out)
n_9450=NOT(g37998_I1_out)
n_1536=NOT(n_2181)
\u1_u2_rd_buf1_reg_20__P0000=NOT(\u1_u2_rd_buf1_reg_20__P0001)
n_6115=NOT(g43306_I1_out)
\u4_u3_buf0_reg_12__Q=NOT(\u4_u3_buf0_reg_12__P0000)
\u4_u0_dma_in_cnt_10_=NOT(\u4_u0_dma_in_cnt_reg_10__P0000)
n_7984=NOT(u4_ep2_buf_1318)
n_3931=NOT(g47840_I2_out)
n_6214=NOT(g45665_I1_out)
n_3757=NOT(g47591_I1_out)
n_8959=NOT(u4_ep3_buf_831)
u0_u0_resume_req_s1=NOT(u0_u0_resume_req_s1_reg_P0000)
n_8101=NOT(g42929_I1_out)
n_6576=NOT(u0_u0_T2_wakeup_reg_P0000)
g39576_X_S0_1=NOT(u4_u0_r5)
n_4767=NOT(g47608_I1_out)
g39612_X_S0_1=NOT(u1_u2_word_done)
n_2577=NOT(g48823_I2_out)
n_7237=NOT(g45385_I2_out)
frm_nat_377=NOT(\u1_frame_no_r_reg_7__P0000)
g38022_X_S0_1=NOT(n_8812)
\u4_u3_dma_out_cnt_4_=NOT(\u4_u3_dma_out_cnt_reg_4__P0000)
n_4630=NOT(g46320_I1_out)
\u4_u3_iena_reg_3__P0000=NOT(\u4_u3_iena_reg_3__P0001)
n_5238=NOT(g46053_I1_out)
\u4_u2_buf0_reg_27__Q=NOT(\u4_u2_buf0_reg_27__P0000)
\u4_u3_dma_out_cnt_2_=NOT(\u4_u3_dma_out_cnt_reg_2__P0000)
u1_u3_no_bufs1_reg_P0000=NOT(u1_u3_no_bufs1_reg_P0001)
n_11915=NOT(g40416_I1_out)
\u1_u0_d2_reg_4__Q=NOT(\u1_u0_d2_reg_4__P0000)
n_12378=NOT(\u1_u3_new_size_10_)
\u1_u1_crc16_reg_0__P0000=NOT(\u1_u1_crc16_reg_0__P0001)
\u4_u2_buf1_reg_14__P0000=NOT(\u4_u2_buf1_reg_14__P0001)
\u4_u3_dma_out_left_6_=NOT(\u4_u3_dma_out_left_reg_6__P0000)
rf2wb_d_553=NOT(\u4_dout_reg_28__P0000)
n_253=NOT(\u0_u0_idle_cnt1_5_)
n_6179=NOT(n_6178)
n_9722=NOT(g42275_I2_out)
n_5910=NOT(g45218_I1_out)
n_7191=NOT(u4_ep0_buf_1262)
n_9721=NOT(g43528_I2_out)
\u1_u3_idin_reg_17__P0000=NOT(\u1_u3_idin_reg_17__P0001)
n_66=NOT(\u1_u0_pid_2_)
u4_u3_r4_reg_P0000=NOT(u4_u3_r4_reg_P0001)
\u1_u2_dout_r_reg_6__P0000=NOT(\u1_u2_dout_r_reg_6__P0001)
n_8994=NOT(g43606_I2_out)
buf_181=NOT(\u4_buf1_reg_24__P0000)
n_9796=NOT(g41191_I1_out)
g39426_X_S0_1=NOT(n_11864)
g44669_X_S0_1=NOT(n_9542)
\u1_u2_sizd_c_7_=NOT(\u1_u2_sizd_c_reg_7__P0000)
n_4682=NOT(g45344_I1_out)
\u4_dout_reg_4__P0000=NOT(\u4_dout_reg_4__P0001)
rf2wb_d_548=NOT(\u4_dout_reg_23__P0000)
n_9864=NOT(u1_adr_253)
n_1661=NOT(\u4_u2_dma_out_cnt_reg_9__P0000)
\u4_u3_buf0_orig_reg_3__P0000=NOT(\u4_u3_buf0_orig_reg_3__P0001)
n_9556=NOT(g40921_I2_out)
\u4_u3_dma_out_cnt_reg_11__P0000=NOT(\u4_u3_dma_out_cnt_reg_11__P0001)
n_5877=NOT(g41412_I2_out)
\u0_u0_me_ps2_reg_1__P0000=NOT(\u0_u0_me_ps2_reg_1__P0001)
\u4_u3_buf0_orig_reg_8__P0000=NOT(\u4_u3_buf0_orig_reg_8__P0001)
csr=NOT(\u4_csr_reg_0__P0000)
\u4_u1_dma_in_cnt_9_=NOT(\u4_u1_dma_in_cnt_reg_9__P0000)
\u4_u2_csr0_reg_9__P0000=NOT(\u4_u2_csr0_reg_9__P0001)
\u1_u2_rd_buf0_reg_8__P0000=NOT(\u1_u2_rd_buf0_reg_8__P0001)
n_3706=NOT(n_2846)
g44642_X_S0_1=NOT(n_9823)
\u4_u0_buf1_reg_2__P0000=NOT(\u4_u0_buf1_reg_2__P0001)
\u1_u1_state_reg_1__P0000=NOT(\u1_u1_state_reg_1__P0001)
n_5764=NOT(g46442_I1_out)
g42297_X_S0_1=NOT(n_8635)
n_9980=NOT(g42355_I2_out)
\u4_u2_dma_out_left_6_=NOT(\u4_u2_dma_out_left_reg_6__P0000)
u1_frame_no_same_reg_P0000=NOT(u1_frame_no_same_reg_P0001)
\u4_u0_buf1_reg_19__Q=NOT(\u4_u0_buf1_reg_19__P0000)
\u4_buf1_reg_14__Q=NOT(\u4_buf1_reg_14__P0000)
n_8755=NOT(g42732_I1_out)
n_8983=NOT(g43611_I2_out)
n_1223=NOT(u4_u1_iena)
n_2431=NOT(\u4_u3_buf0_orig_19_)
wb_data_o_26_=NOT(\u5_wb_data_o_reg_26__P0000)
n_8991=NOT(g43607_I2_out)
n_5035=NOT(g47580_I1_out)
\u4_buf0_reg_8__P0000=NOT(\u4_buf0_reg_8__P0001)
n_1066=NOT(u4_u1_ienb_957)
u1_u1_send_zero_length_r_reg_Q=NOT(u1_u1_send_zero_length_r_reg_P0000)
\u4_u2_buf0_orig_reg_20__P0000=NOT(\u4_u2_buf0_orig_reg_20__P0001)
n_5295=NOT(g45332_I1_out)
u4_u0_dma_ack_clr1_reg_Q=NOT(u4_u0_dma_ack_clr1_reg_P0000)
u1_u0_token_crc_494=NOT(\u1_u0_token1_reg_6__P0000)
n_8503=NOT(g38555_I1_out)
n_1538=NOT(n_1537)
n_747=NOT(n_1024)
n_3653=NOT(g47121_I2_out)
n_12003=NOT(g39684_I1_out)
\u4_u0_dma_out_cnt_7_=NOT(\u4_u0_dma_out_cnt_reg_7__P0000)
\u4_u2_buf0_orig_m3_reg_9__P0000=NOT(\u4_u2_buf0_orig_m3_reg_9__P0001)
n_746=NOT(\u0_u0_state_6_)
u4_u2_r5_reg_P0000=NOT(u4_u2_r5_reg_P0001)
n_6384=NOT(u4_u3_buf0_orig_115)
\u4_buf0_reg_22__P0000=NOT(\u4_buf0_reg_22__P0001)
u4_u3_dma_req_in_hold=NOT(u4_u3_dma_req_in_hold_reg_P0000)
n_8428=NOT(g42525_I1_out)
n_10871=NOT(g39941_I1_out)
\u4_buf0_reg_29__P0000=NOT(\u4_buf0_reg_29__P0001)
n_10411=NOT(csr_112)
frm_nat_358=NOT(\u1_sof_time_reg_4__P0000)
\u4_u2_buf0_reg_10__P0000=NOT(\u4_u2_buf0_reg_10__P0001)
g39798_X_S0_1=NOT(n_9730)
n_8592=NOT(u4_ep2_buf_816)
n_7234=NOT(n_6160)
n_4848=NOT(g47062_I1_out)
g41455_X_S0_1=NOT(n_9730)
n_1601=NOT(u5_wb_req_s1)
\u4_u3_dma_out_cnt_reg_1__P0000=NOT(\u4_u3_dma_out_cnt_reg_1__P0001)
\u4_u3_buf1_reg_1__Q=NOT(\u4_u3_buf1_reg_1__P0000)
n_1618=NOT(n_604)
\u1_u3_new_size_reg_10__P0000=NOT(\u1_u3_new_size_reg_10__P0001)
u1_u3_pid_SETUP_r_reg_Q=NOT(u1_u3_pid_SETUP_r_reg_P0000)
n_7698=NOT(g41346_I1_out)
n_11153=NOT(g41147_I2_out)
n_2454=NOT(n_1393)
n_10567=NOT(g38134_I1_out)
\u4_buf1_reg_9__P0000=NOT(\u4_buf1_reg_9__P0001)
n_8570=NOT(u4_ep2_buf_809)
g45977_X_S0_1=NOT(n_3650)
\u4_u2_buf0_orig_reg_3__P0000=NOT(\u4_u2_buf0_orig_reg_3__P0001)
\u4_u2_dma_in_cnt_reg_7__P0000=NOT(\u4_u2_dma_in_cnt_reg_7__P0001)
\u4_u2_csr0_reg_11__P0000=NOT(\u4_u2_csr0_reg_11__P0001)
n_10213=NOT(g40871_I1_out)
\u4_u2_buf0_reg_3__Q=NOT(\u4_u2_buf0_reg_3__P0000)
\u4_u1_buf1_reg_19__Q=NOT(\u4_u1_buf1_reg_19__P0000)
\u1_u3_adr_r_reg_2__P0000=NOT(\u1_u3_adr_r_reg_2__P0001)
\u4_u3_dma_out_left_reg_0__Q=NOT(\u4_u3_dma_out_left_reg_0__P0000)
n_10310=NOT(g40362_I1_out)
n_653=NOT(n_2520)
\u4_u0_dma_out_left_reg_3__Q=NOT(\u4_u0_dma_out_left_reg_3__P0000)
\u4_u3_buf0_orig_reg_1__P0000=NOT(\u4_u3_buf0_orig_reg_1__P0001)
n_4718=NOT(g44537_I1_out)
n_1848=NOT(\u4_u0_dma_out_cnt_2_)
n_4538=NOT(n_5530)
n_2459=NOT(n_1682)
\u4_u1_ienb_reg_3__Q=NOT(\u4_u1_ienb_reg_3__P0000)
\u1_u2_dtmp_r_reg_19__P0000=NOT(\u1_u2_dtmp_r_reg_19__P0001)
n_4518=NOT(g47132_I2_out)
n_7595=NOT(u4_ep0_buf_747)
idin_335=NOT(\u1_u3_idin_reg_15__P0000)
n_207=NOT(\u0_u0_state_2_)
g45530_X_S0_1=NOT(n_8852)
n_11022=NOT(g37791_I1_out)
\u4_utmi_vend_ctrl_reg_1__P0000=NOT(\u4_utmi_vend_ctrl_reg_1__P0001)
n_1411=NOT(n_1598)
\u4_buf1_reg_6__Q=NOT(\u4_buf1_reg_6__P0000)
n_11692=NOT(n_1990)
\u4_u0_dma_out_left_6_=NOT(\u4_u0_dma_out_left_reg_6__P0000)
n_9635=NOT(idin_331)
\u5_wb_data_o_reg_2__P0000=NOT(\u5_wb_data_o_reg_2__P0001)
n_5597=NOT(g45596_I1_out)
u4_ep3_csr_1982=NOT(\u4_u3_uc_dpd_reg_0__P0000)
n_6530=NOT(n_5367)
n_10735=NOT(g40912_I1_out)
g39384_X_S0_1=NOT(n_11882)
u4_u1_r2_reg_P0000=NOT(u4_u1_r2_reg_P0001)
n_5135=NOT(g42185_I1_out)
n_2083=NOT(n_1255)
n_3174=NOT(g47538_I1_out)
u4_ep2_csr_1948=NOT(\u4_u2_csr1_reg_10__P0000)
n_1165=NOT(n_1612)
n_4594=NOT(g46059_I1_out)
u1_adr=NOT(\u1_u3_adr_reg_0__P0000)
n_3756=NOT(g46484_I1_out)
\u4_buf0_reg_11__P0000=NOT(\u4_buf0_reg_11__P0001)
n_4225=NOT(u4_ep1_csr_1905)
g39392_X_S0_1=NOT(n_11882)
\u1_u0_d0_reg_2__Q=NOT(\u1_u0_d0_reg_2__P0000)
\u4_u1_buf0_reg_22__Q=NOT(\u4_u1_buf0_reg_22__P0000)
n_6374=NOT(g38293_I1_out)
\u4_u1_buf1_reg_24__P0000=NOT(\u4_u1_buf1_reg_24__P0001)
n_146=NOT(u1_u0_d_39)
\u4_u0_buf0_orig_reg_22__P0000=NOT(\u4_u0_buf0_orig_reg_22__P0001)
n_14329=NOT(n_14328)
\u4_intb_msk_reg_5__P0000=NOT(\u4_intb_msk_reg_5__P0001)
u1_u2_rd_buf_142=NOT(\u1_u2_rd_buf0_reg_17__P0000)
\u0_rx_data_reg_4__P0000=NOT(\u0_rx_data_reg_4__P0001)
n_12304=NOT(g38766_I1_out)
mdout_239=NOT(\u1_u2_dout_r_reg_30__P0000)
u1_u3_int_upid_set_reg_P0000=NOT(u1_u3_int_upid_set_reg_P0001)
n_8408=NOT(g42542_I1_out)
g47909_X_S0_1=NOT(n_3118)
n_8485=NOT(g42179_I1_out)
n_3308=NOT(g47579_I1_out)
\u4_u1_buf0_orig_reg_1__P0000=NOT(\u4_u1_buf0_orig_reg_1__P0001)
g38367_X_S0_1=NOT(u1_u3_out_to_small_r)
n_1679=NOT(n_5220)
n_7653=NOT(u4_ep1_buf_771)
n_9201=NOT(g42267_I2_out)
n_136=NOT(\u0_u0_state_5_)
n_7471=NOT(g42566_I1_out)
\u4_buf0_reg_24__P0000=NOT(\u4_buf0_reg_24__P0001)
n_7204=NOT(g45411_I2_out)
\u4_u2_csr0_reg_5__P0000=NOT(\u4_u2_csr0_reg_5__P0001)
n_10226=NOT(g40858_I1_out)
u4_u0_r1_reg_Q=NOT(u4_u0_r1_reg_P0000)
n_7262=NOT(g45364_I2_out)
u4_int_src_re_reg_Q=NOT(u4_int_src_re_reg_P0000)
n_4252=NOT(n_3828)
n_9068=NOT(g43571_I2_out)
n_2849=NOT(g46328_I1_out)
n_6140=NOT(g43412_I1_out)
\u1_u3_size_next_r_reg_13__P0000=NOT(\u1_u3_size_next_r_reg_13__P0001)
n_12950=NOT(n_13485)
n_8201=NOT(g42745_I1_out)
n_4352=NOT(g47795_I2_out)
n_483=NOT(n_4757)
n_8207=NOT(g42738_I1_out)
n_7472=NOT(g42565_I1_out)
mdout_224=NOT(\u1_u2_dout_r_reg_15__P0000)
g40814_X_S0_1=NOT(n_10014)
n_496=NOT(n_2505)
n_4658=NOT(g46280_I1_out)
\u4_u3_dma_in_cnt_reg_5__P0000=NOT(\u4_u3_dma_in_cnt_reg_5__P0001)
n_14418=NOT(n_12784)
n_2412=NOT(\u1_u0_token1_reg_1__P0000)
n_5446=NOT(n_13389)
u4_u3_int_stat_960=NOT(\u4_u3_int_stat_reg_6__P0000)
n_13431=NOT(n_14038)
n_4364=NOT(g47784_I2_out)
u2_wack_r_reg_P0000=NOT(u2_wack_r_reg_P0001)
n_6099=NOT(\u1_u2_sizd_c_reg_0__P0000)
n_12045=NOT(n_14409)
n_7148=NOT(u4_ep0_buf_737)
n_11143=NOT(g39367_I1_out)
n_1963=NOT(n_4484)
funct_adr_194=NOT(\u4_funct_adr_reg_5__P0000)
g47933_X_S0_1=NOT(n_3118)
buf_180=NOT(\u4_buf1_reg_23__P0000)
n_8289=NOT(g42681_I1_out)
mdout_210=NOT(\u1_u2_dout_r_reg_1__P0000)
g39009_X_S0_1=NOT(n_14400)
n_3008=NOT(u0_drive_k)
n_7039=NOT(g43122_I2_out)
n_10893=NOT(n_6327)
g42982_X_S0_1=NOT(n_9912)
\u4_u3_buf0_reg_14__Q=NOT(\u4_u3_buf0_reg_14__P0000)
\u4_u2_buf0_orig_m3_reg_2__P0000=NOT(\u4_u2_buf0_orig_m3_reg_2__P0001)
g44647_X_S0_1=NOT(n_9823)
n_11724=NOT(n_11616)
n_12004=NOT(g38568_I1_out)
\u0_u0_state_2_=NOT(\u0_u0_state_reg_2__P0000)
n_353=NOT(u4_u0_r4)
n_3131=NOT(g47653_I1_out)
\u1_u1_crc16_reg_2__P0000=NOT(\u1_u1_crc16_reg_2__P0001)
n_1609=NOT(n_922)
g44661_X_S0_1=NOT(n_6544)
n_3997=NOT(g47652_I1_out)
n_7789=NOT(g44558_I1_out)
\u4_u1_buf0_orig_reg_5__Q=NOT(\u4_u1_buf0_orig_reg_5__P0000)
n_4236=NOT(g44529_I1_out)
\u1_u3_adr_reg_15__Q=NOT(\u1_u3_adr_reg_15__P0000)
n_7534=NOT(g46005_I1_out)
\u4_u0_buf0_orig_reg_4__P0000=NOT(\u4_u0_buf0_orig_reg_4__P0001)
\u1_u2_sizd_c_reg_1__P0000=NOT(\u1_u2_sizd_c_reg_1__P0001)
\u4_buf1_reg_26__P0000=NOT(\u4_buf1_reg_26__P0001)
\u1_u3_rx_ack_to_cnt_2_=NOT(\u1_u3_rx_ack_to_cnt_reg_2__P0000)
n_175=NOT(u4_utmi_vend_wr_r)
n_12755=NOT(n_14107)
n_7372=NOT(g43308_I1_out)
\u0_u0_ps_cnt_reg_3__Q=NOT(\u0_u0_ps_cnt_reg_3__P0000)
mdout_232=NOT(\u1_u2_dout_r_reg_23__P0000)
frm_nat_373=NOT(\u1_frame_no_r_reg_3__P0000)
\u1_u2_adr_cw_reg_14__P0000=NOT(\u1_u2_adr_cw_reg_14__P0001)
n_5027=NOT(g45326_I1_out)
n_7495=NOT(g42475_I1_out)
n_2229=NOT(\u4_u0_csr0_reg_6__P0000)
rf2wb_d_526=NOT(\u4_dout_reg_1__P0000)
n_98=NOT(\u1_u3_new_sizeb_2_)
n_7292=NOT(g45107_I1_out)
n_9794=NOT(g41193_I1_out)
\u4_u3_csr1_reg_0__P0000=NOT(\u4_u3_csr1_reg_0__P0001)
\u4_u1_dma_out_left_reg_7__P0000=NOT(\u4_u1_dma_out_left_reg_7__P0001)
n_536=NOT(\u4_u1_buf0_orig_reg_24__P0000)
n_8721=NOT(g38169_I1_out)
n_11887=NOT(n_11622)
\u4_u2_buf0_orig_reg_14__Q=NOT(\u4_u2_buf0_orig_reg_14__P0000)
n_12783=NOT(g42942_I1_out)
n_9244=NOT(g39748_I1_out)
u1_u3_no_bufs0=NOT(u1_u3_no_bufs0_reg_P0000)
n_5498=NOT(g46335_I1_out)
n_7189=NOT(g45419_I2_out)
n_11736=NOT(g39540_I1_out)
\u4_u1_buf1_reg_1__Q=NOT(\u4_u1_buf1_reg_1__P0000)
n_8014=NOT(u4_ep2_buf_1313)
u0_u0_T2_gt_100_uS=NOT(u0_u0_T2_gt_100_uS_reg_P0000)
n_4866=NOT(n_4865)
n_8104=NOT(g42907_I1_out)
n_7222=NOT(u4_ep1_buf_782)
n_12932=NOT(g38544_I1_out)
n_1846=NOT(g48710_I1_out)
n_2274=NOT(g47629_I1_out)
\u4_csr_reg_27__P0000=NOT(\u4_csr_reg_27__P0001)
\u4_u1_buf0_orig_reg_4__P0000=NOT(\u4_u1_buf0_orig_reg_4__P0001)
n_3190=NOT(g47516_I1_out)
n_4808=NOT(g47775_I2_out)
\u4_u1_int_stat_reg_6__P0000=NOT(\u4_u1_int_stat_reg_6__P0001)
\u4_u0_buf1_reg_25__P0000=NOT(\u4_u0_buf1_reg_25__P0001)
\u1_u2_last_buf_adr_13_=NOT(\u1_u2_last_buf_adr_reg_13__P0000)
u1_u2_dtmp_r_81=NOT(\u1_u2_dtmp_r_reg_18__P0000)
\u4_u3_buf0_reg_13__Q=NOT(\u4_u3_buf0_reg_13__P0000)
\u1_u2_adr_cw_reg_5__P0000=NOT(\u1_u2_adr_cw_reg_5__P0001)
n_1202=NOT(g48857_I2_out)
u1_u2_sizd_is_zero_reg_P0000=NOT(u1_u2_sizd_is_zero_reg_P0001)
n_189=NOT(n_4143)
n_4459=NOT(g47685_I2_out)
n_2705=NOT(n_2704)
mdout_217=NOT(\u1_u2_dout_r_reg_8__P0000)
n_5466=NOT(g46406_I1_out)
n_10273=NOT(g37814_I1_out)
n_14410=NOT(n_14403)
g43078_X_S0_1=NOT(n_7900)
\u4_u2_buf1_reg_21__P0000=NOT(\u4_u2_buf1_reg_21__P0001)
idin_324=NOT(\u1_u3_idin_reg_4__P0000)
u1_u2_wr_done_r_reg_P0000=NOT(u1_u2_wr_done_r_reg_P0001)
n_4573=NOT(g47569_I1_out)
n_3927=NOT(g47858_I2_out)
n_5318=NOT(g44958_I1_out)
n_9198=NOT(g42270_I2_out)
\u4_u2_buf0_orig_reg_23__P0000=NOT(\u4_u2_buf0_orig_reg_23__P0001)
n_12849=NOT(\u1_u3_new_size_11_)
\u1_sof_time_reg_3__P0000=NOT(\u1_sof_time_reg_3__P0001)
g39403_X_S0_1=NOT(n_11854)
\u1_u2_dtmp_r_reg_17__P0000=NOT(\u1_u2_dtmp_r_reg_17__P0001)
n_10690=NOT(g41333_I1_out)
n_919=NOT(n_2290)
n_4872=NOT(n_1311)
n_585=NOT(n_6379)
\u4_u0_int_stat_reg_4__P0000=NOT(\u4_u0_int_stat_reg_4__P0001)
wb_data_o_15_=NOT(\u5_wb_data_o_reg_15__P0000)
\u5_wb_data_o_reg_8__P0000=NOT(\u5_wb_data_o_reg_8__P0001)
\u4_u2_uc_bsel_reg_1__P0000=NOT(\u4_u2_uc_bsel_reg_1__P0001)
u4_ep0_csr_1876=NOT(\u4_u0_csr1_reg_0__P0000)
n_5028=NOT(g45324_I1_out)
n_5119=NOT(n_12548)
\u0_u0_me_cnt_reg_4__Q=NOT(\u0_u0_me_cnt_reg_4__P0000)
u4_ep1_csr_1910=NOT(\u4_u1_csr1_reg_3__P0000)
\u4_u2_buf0_orig_reg_19__P0000=NOT(\u4_u2_buf0_orig_reg_19__P0001)
g44682_X_S0_1=NOT(n_9542)
\u4_u3_int_stat_reg_3__P0000=NOT(\u4_u3_int_stat_reg_3__P0001)
g42973_X_S0_1=NOT(n_9462)
n_14459=NOT(g55116_I1_out)
n_1408=NOT(n_8359)
\u4_funct_adr_reg_4__P0000=NOT(\u4_funct_adr_reg_4__P0001)
n_9081=NOT(g43564_I2_out)
\u0_rx_data_reg_1__Q=NOT(\u0_rx_data_reg_1__P0000)
buf_176=NOT(\u4_buf1_reg_19__P0000)
n_3746=NOT(g47666_I1_out)
n_8934=NOT(u4_ep3_buf_1354)
\u4_u1_buf0_orig_reg_30__P0000=NOT(\u4_u1_buf0_orig_reg_30__P0001)
\u4_u0_buf1_reg_13__Q=NOT(\u4_u0_buf1_reg_13__P0000)
\u4_u0_buf0_reg_9__Q=NOT(\u4_u0_buf0_reg_9__P0000)
\u1_u3_new_sizeb_reg_12__Q=NOT(\u1_u3_new_sizeb_reg_12__P0000)
n_5493=NOT(g46342_I1_out)
g44685_X_S0_1=NOT(n_9328)
\u4_u1_buf0_reg_24__P0000=NOT(\u4_u1_buf0_reg_24__P0001)
n_3803=NOT(g48753_I2_out)
n_5565=NOT(\u4_u2_buf0_orig_reg_22__P0000)
\u4_u3_buf0_reg_25__P0000=NOT(\u4_u3_buf0_reg_25__P0001)
u5_wb_ack_s2_reg_P0000=NOT(u5_wb_ack_s2_reg_P0001)
g47876_X_S0_1=NOT(n_2377)
\u4_u0_buf0_orig_m3_reg_0__P0000=NOT(\u4_u0_buf0_orig_m3_reg_0__P0001)
n_613=NOT(n_1491)
n_78=NOT(\u1_u3_new_sizeb_7_)
\u4_u0_buf0_reg_4__Q=NOT(\u4_u0_buf0_reg_4__P0000)
\u0_u0_me_cnt_reg_5__P0000=NOT(\u0_u0_me_cnt_reg_5__P0001)
g39387_X_S0_1=NOT(n_11882)
n_4436=NOT(g47705_I2_out)
\u1_u3_tx_data_to_cnt_0_=NOT(\u1_u3_tx_data_to_cnt_reg_0__P0000)
\u4_buf0_reg_23__P0000=NOT(\u4_buf0_reg_23__P0001)
n_1120=NOT(n_2188)
n_9005=NOT(u4_ep3_buf_835)
\u4_buf0_reg_19__P0000=NOT(\u4_buf0_reg_19__P0001)
n_7214=NOT(g45406_I2_out)
\u4_buf1_reg_1__Q=NOT(\u4_buf1_reg_1__P0000)
g37995_X_S0_1=NOT(n_8925)
n_8023=NOT(u4_ep2_buf_797)
n_13094=NOT(g37455_I1_out)
u4_u2_int_stat_952=NOT(\u4_u2_int_stat_reg_4__P0000)
n_1385=NOT(n_1764)
n_5352=NOT(g45268_I1_out)
\u1_u0_d0_reg_7__P0000=NOT(\u1_u0_d0_reg_7__P0001)
\u4_u3_csr0_reg_6__P0000=NOT(\u4_u3_csr0_reg_6__P0001)
n_9362=NOT(g38156_I2_out)
g43100_X_S0_1=NOT(n_9730)
\u4_u2_buf0_orig_reg_5__P0000=NOT(\u4_u2_buf0_orig_reg_5__P0001)
n_112=NOT(\u4_int_srcb_7_)
n_1622=NOT(n_515)
n_6656=NOT(u4_u2_buf0_orig_105)
n_2745=NOT(n_1745)
n_11992=NOT(g40380_I1_out)
n_3361=NOT(g46426_I1_out)
n_8881=NOT(g41185_I1_out)
u1_u3_buf1_not_aloc_reg_Q=NOT(u1_u3_buf1_not_aloc_reg_P0000)
g42985_X_S0_1=NOT(n_9590)
\u1_u3_new_sizeb_reg_13__Q=NOT(\u1_u3_new_sizeb_reg_13__P0000)
n_1879=NOT(n_610)
n_12251=NOT(g39045_I1_out)
\u1_u3_adr_reg_14__Q=NOT(\u1_u3_adr_reg_14__P0000)
\u4_buf1_reg_0__P0000=NOT(\u4_buf1_reg_0__P0001)
g39608_X_S0_1=NOT(u1_u2_word_done)
g45452_X_S0_1=NOT(n_7577)
\u0_u0_idle_cnt1_next_reg_2__P0000=NOT(\u0_u0_idle_cnt1_next_reg_2__P0001)
n_1635=NOT(\u4_u1_dma_out_cnt_reg_9__P0000)
\u4_u0_buf0_orig_m3_reg_6__Q=NOT(\u4_u0_buf0_orig_m3_reg_6__P0000)
g40437_X_S0_1=NOT(u4_u0_r5)
\u4_u0_buf0_reg_28__P0000=NOT(\u4_u0_buf0_reg_28__P0001)
idin_342=NOT(\u1_u3_idin_reg_22__P0000)
\u1_u3_adr_reg_16__P0000=NOT(\u1_u3_adr_reg_16__P0001)
n_4280=NOT(g48834_I2_out)
\u4_u1_buf0_orig_m3_reg_1__Q=NOT(\u4_u1_buf0_orig_m3_reg_1__P0000)
u1_u0_token_valid_r1=NOT(u1_u0_token_valid_r1_reg_P0000)
n_10268=NOT(n_7138)
u1_u2_tx_dma_en_r=NOT(u1_u2_tx_dma_en_r_reg_P0000)
u4_ep0_csr_1877=NOT(\u4_u0_csr1_reg_1__P0000)
n_4838=NOT(n_4837)
g39413_X_S0_1=NOT(n_11875)
\u1_u1_crc16_reg_5__P0000=NOT(\u1_u1_crc16_reg_5__P0001)
n_6793=NOT(u4_u0_buf0_orig_104)
\u4_u2_buf0_orig_reg_27__P0000=NOT(\u4_u2_buf0_orig_reg_27__P0001)
n_2302=NOT(g47581_I1_out)
n_2700=NOT(n_2699)
\u4_u0_iena_reg_5__Q=NOT(\u4_u0_iena_reg_5__P0000)
n_10523=NOT(g38218_I1_out)
n_10148=NOT(g41367_I1_out)
u1_u2_send_data_r=NOT(u1_u2_send_data_r_reg_P0000)
n_6853=NOT(u4_u0_buf0_orig)
\u1_u3_adr_r_reg_8__P0000=NOT(\u1_u3_adr_r_reg_8__P0001)
n_8828=NOT(buf_162)
n_3749=NOT(g47641_I1_out)
wb_data_o_11_=NOT(\u5_wb_data_o_reg_11__P0000)
n_7171=NOT(u4_ep0_buf_746)
g47945_X_S0_1=NOT(n_3118)
n_4916=NOT(g47149_I2_out)
\u1_u0_crc16_sum_reg_8__P0000=NOT(\u1_u0_crc16_sum_reg_8__P0001)
u1_u2_dtmp_r_83=NOT(\u1_u2_dtmp_r_reg_20__P0000)
n_7197=NOT(u4_ep0_buf_1244)
\u1_u0_crc16_sum_6_=NOT(\u1_u0_crc16_sum_reg_6__P0000)
n_12606=NOT(g39743_I1_out)
n_7485=NOT(g42482_I1_out)
n_7626=NOT(u4_ep1_buf_767)
u4_u0_r2_reg_P0000=NOT(u4_u0_r2_reg_P0001)
u4_u2_dma_in_buf_sz1_reg_Q=NOT(u4_u2_dma_in_buf_sz1_reg_P0000)
n_8902=NOT(u4_ep3_buf_1344)
\u1_u2_rd_buf1_reg_4__P0000=NOT(\u1_u2_rd_buf1_reg_4__P0001)
g41438_X_S0_1=NOT(n_9462)
n_13821=NOT(csr_121)
g42237_X_S0_1=NOT(n_10366)
\u1_u3_token_pid_sel_reg_0__Q=NOT(\u1_u3_token_pid_sel_reg_0__P0000)
n_884=NOT(u1_u2_rx_data_st_r_6)
\u4_u0_csr1_reg_3__P0000=NOT(\u4_u0_csr1_reg_3__P0001)
dma_req_o_1_=NOT(u4_u1_dma_req_r_reg_P0000)
g43028_X_S0_1=NOT(n_10366)
n_11380=NOT(g37661_I1_out)
\u4_u2_dma_out_left_reg_1__P0000=NOT(\u4_u2_dma_out_left_reg_1__P0001)
\u4_u0_buf0_reg_19__Q=NOT(\u4_u0_buf0_reg_19__P0000)
idin_349=NOT(\u1_u3_idin_reg_29__P0000)
\u4_u3_iena_reg_5__Q=NOT(\u4_u3_iena_reg_5__P0000)
n_3809=NOT(n_2152)
n_9887=NOT(g43236_I1_out)
n_847=NOT(u4_u1_iena_919)
n_10227=NOT(g40857_I1_out)
\u4_u2_dma_out_cnt_6_=NOT(\u4_u2_dma_out_cnt_reg_6__P0000)
n_1647=NOT(n_551)
n_11345=NOT(g37954_I1_out)
n_4449=NOT(g47695_I2_out)
\u4_u0_dma_out_cnt_5_=NOT(\u4_u0_dma_out_cnt_reg_5__P0000)
n_10791=NOT(g40376_I1_out)
u4_u2_intb_reg_Q=NOT(u4_u2_intb_reg_P0000)
\u0_u0_chirp_cnt_reg_0__P0000=NOT(\u0_u0_chirp_cnt_reg_0__P0001)
n_13580=NOT(n_4839)
n_2937=NOT(n_5596)
u4_u1_int_stat=NOT(\u4_u1_int_stat_reg_0__P0000)
n_2818=NOT(n_2817)
n_4878=NOT(n_1205)
n_12194=NOT(g39062_I1_out)
\u5_state_reg_3__P0000=NOT(\u5_state_reg_3__P0001)
n_7386=NOT(g43140_I2_out)
n_2886=NOT(n_2434)
n_12878=NOT(g37494_I2_out)
n_126=NOT(u1_u0_d1)
n_5786=NOT(g46348_I1_out)
\u4_u0_buf0_orig_reg_6__Q=NOT(\u4_u0_buf0_orig_reg_6__P0000)
n_7437=NOT(g42678_I1_out)
n_1158=NOT(u1_u3_abort_reg_P0000)
n_1307=NOT(n_1448)
n_2959=NOT(g38715_I1_out)
n_12163=NOT(g38998_I1_out)
n_1013=NOT(\u0_u0_state_1_)
n_10937=NOT(g41388_I1_out)
\u4_u1_buf0_orig_reg_8__Q=NOT(\u4_u1_buf0_orig_reg_8__P0000)
\u4_u2_buf0_orig_m3_reg_11__Q=NOT(\u4_u2_buf0_orig_m3_reg_11__P0000)
u1_u2_rd_buf_169=NOT(\u1_u2_rd_buf1_reg_13__P0000)
u4_u1_dma_ack_wr1_reg_P0000=NOT(u4_u1_dma_ack_wr1_reg_P0001)
u1_u3_setup_token=NOT(u1_u3_setup_token_reg_P0000)
\u4_u0_ienb_reg_1__Q=NOT(\u4_u0_ienb_reg_1__P0000)
n_5115=NOT(\u0_u0_me_ps2_7_)
n_8052=NOT(u1_u3_tx_data_to)
n_1142=NOT(n_1431)
\u1_u0_crc16_sum_reg_14__P0000=NOT(\u1_u0_crc16_sum_reg_14__P0001)
n_9138=NOT(g43206_I1_out)
\u4_u1_int_stat_reg_2__P0000=NOT(\u4_u1_int_stat_reg_2__P0001)
\u1_u0_d0_reg_0__Q=NOT(\u1_u0_d0_reg_0__P0000)
n_8558=NOT(u4_ep2_buf_793)
n_2413=NOT(g48727_I1_out)
\u4_u2_buf0_orig_m3_reg_3__P0000=NOT(\u4_u2_buf0_orig_m3_reg_3__P0001)
\u4_u3_buf1_reg_26__Q=NOT(\u4_u3_buf1_reg_26__P0000)
\u0_u0_chirp_cnt_reg_1__Q=NOT(\u0_u0_chirp_cnt_reg_1__P0000)
u4_u3_dma_req_out_hold=NOT(u4_u3_dma_req_out_hold_reg_P0000)
\u4_u1_csr0_reg_11__P0000=NOT(\u4_u1_csr0_reg_11__P0001)
\u4_funct_adr_reg_1__P0000=NOT(\u4_funct_adr_reg_1__P0001)
\u0_u0_ps_cnt_reg_1__P0000=NOT(\u0_u0_ps_cnt_reg_1__P0001)
rf2wb_d=NOT(\u4_dout_reg_0__P0000)
u1_u2_rd_buf_152=NOT(\u1_u2_rd_buf0_reg_27__P0000)
u1_u2_rd_buf_185=NOT(\u1_u2_rd_buf1_reg_29__P0000)
\u4_u3_buf0_orig_m3_reg_8__Q=NOT(\u4_u3_buf0_orig_m3_reg_8__P0000)
\u4_u1_ienb_reg_4__Q=NOT(\u4_u1_ienb_reg_4__P0000)
n_12420=NOT(g38864_I1_out)
n_2597=NOT(n_4521)
n_9=NOT(u4_u2_r1)
\u4_int_srcb_reg_0__P0000=NOT(\u4_int_srcb_reg_0__P0001)
n_3305=NOT(g47129_I2_out)
n_11681=NOT(g40741_I1_out)
\u4_utmi_vend_stat_r_reg_5__P0000=NOT(\u4_utmi_vend_stat_r_reg_5__P0001)
n_10199=NOT(g42903_I1_out)
n_5355=NOT(g45264_I1_out)
g47927_X_S0_1=NOT(n_3118)
\u4_u3_buf0_reg_4__Q=NOT(\u4_u3_buf0_reg_4__P0000)
n_7470=NOT(g42567_I1_out)
idin_341=NOT(\u1_u3_idin_reg_21__P0000)
n_7608=NOT(u4_ep0_buf_1255)
n_3209=NOT(g47469_I1_out)
g40452_X_S0_1=NOT(n_10014)
\u4_u0_buf0_orig_m3_reg_3__P0000=NOT(\u4_u0_buf0_orig_m3_reg_3__P0001)
n_9573=NOT(idin_327)
madr_205=NOT(\u1_u2_adr_cw_reg_10__P0000)
n_7522=NOT(g41824_I1_out)
n_7469=NOT(g42568_I1_out)
n_9710=NOT(g42286_I2_out)
n_6246=NOT(g45052_I1_out)
n_9037=NOT(g43589_I2_out)
\u4_u0_buf0_orig_reg_15__P0000=NOT(\u4_u0_buf0_orig_reg_15__P0001)
\u4_u2_buf1_reg_26__P0000=NOT(\u4_u2_buf1_reg_26__P0001)
\u1_u0_d0_reg_7__Q=NOT(\u1_u0_d0_reg_7__P0000)
n_12169=NOT(g38959_I1_out)
n_12002=NOT(g40009_I1_out)
\u1_u3_idin_reg_14__P0000=NOT(\u1_u3_idin_reg_14__P0001)
n_2076=NOT(n_2481)
\u4_u2_buf0_orig_reg_30__P0000=NOT(\u4_u2_buf0_orig_reg_30__P0001)
n_444=NOT(n_6145)
\u4_u3_dma_out_cnt_10_=NOT(\u4_u3_dma_out_cnt_reg_10__P0000)
n_10333=NOT(g42331_I2_out)
n_7764=NOT(g43310_I1_out)
u0_u0_XcvSelect_reg_P0000=NOT(u0_u0_XcvSelect_reg_P0001)
n_829=NOT(n_2196)
\u1_u2_rd_buf1_reg_8__P0000=NOT(\u1_u2_rd_buf1_reg_8__P0001)
u4_u0_ep_match_r_reg_P0000=NOT(u4_u0_ep_match_r_reg_P0001)
n_4148=NOT(g47573_I1_out)
n_9568=NOT(g40772_I1_out)
n_2615=NOT(g48572_I1_out)
n_12047=NOT(g39093_I1_out)
n_1230=NOT(g48791_I2_out)
\u1_u2_state_4_=NOT(\u1_u2_state_reg_4__P0000)
n_5487=NOT(g46351_I1_out)
g47161_X_S0_1=NOT(u1_u3_buffer_done)
n_3481=NOT(n_3480)
n_9204=NOT(g42265_I2_out)
\u1_u3_adr_r_reg_10__P0000=NOT(\u1_u3_adr_r_reg_10__P0001)
n_12137=NOT(g39752_I1_out)
n_6238=NOT(g45205_I1_out)
g42969_X_S0_1=NOT(n_10366)
n_12340=NOT(n_14351)
n_4690=NOT(\u4_intb_msk_1_)
n_12060=NOT(g38783_I1_out)
\u1_u0_crc16_sum_reg_3__P0000=NOT(\u1_u0_crc16_sum_reg_3__P0001)
n_7176=NOT(u4_ep1_buf_776)
n_5297=NOT(g45323_I1_out)
g43041_X_S0_1=NOT(n_8518)
n_12412=NOT(g38896_I1_out)
n_311=NOT(wb_addr_i_6_)
g47865_X_S0_1=NOT(n_2377)
n_11172=NOT(g40836_I1_out)
g40433_X_S0_1=NOT(u4_u1_r5)
n_2742=NOT(n_1812)
\u4_u1_buf0_reg_4__Q=NOT(\u4_u1_buf0_reg_4__P0000)
g40825_X_S0_1=NOT(wb_addr_i_17_)
n_14482=NOT(n_12274)
\u4_u2_csr1_reg_6__P0000=NOT(\u4_u2_csr1_reg_6__P0001)
\u4_u1_buf1_reg_13__Q=NOT(\u4_u1_buf1_reg_13__P0000)
n_7371=NOT(g38237_I1_out)
n_12538=NOT(g38849_I1_out)
u4_u2_dma_out_buf_avail_reg_P0000=NOT(u4_u2_dma_out_buf_avail_reg_P0001)
g39416_X_S0_1=NOT(n_11882)
n_5249=NOT(g45911_I1_out)
\u5_state_5_=NOT(\u5_state_reg_5__P0000)
\u4_u1_buf0_orig_reg_28__P0000=NOT(\u4_u1_buf0_orig_reg_28__P0001)
\u1_u2_sizd_c_9_=NOT(\u1_u2_sizd_c_reg_9__P0000)
g47873_X_S0_1=NOT(n_2377)
n_8154=NOT(n_13842)
\u4_dout_reg_18__P0000=NOT(\u4_dout_reg_18__P0001)
\u4_u3_buf0_reg_27__Q=NOT(\u4_u3_buf0_reg_27__P0000)
u1_u3_to_large=NOT(u1_u3_to_large_reg_P0000)
\u4_u1_buf0_orig_reg_10__P0000=NOT(\u4_u1_buf0_orig_reg_10__P0001)
n_6929=NOT(u4_u1_buf0_orig_107)
g43063_X_S0_1=NOT(n_10014)
n_6237=NOT(g45206_I1_out)
n_7238=NOT(g45384_I2_out)
n_368=NOT(u4_ep3_csr_1959)
n_1056=NOT(n_1661)
\u0_rx_data_reg_5__Q=NOT(\u0_rx_data_reg_5__P0000)
n_2400=NOT(n_3210)
\u4_u2_buf0_orig_reg_8__Q=NOT(\u4_u2_buf0_orig_reg_8__P0000)
\u1_u3_idin_reg_13__P0000=NOT(\u1_u3_idin_reg_13__P0001)
g37428_X_S0_1=NOT(n_13104)
\u0_u0_idle_cnt1_1_=NOT(\u0_u0_idle_cnt1_reg_1__P0000)
\u4_u1_buf0_reg_13__Q=NOT(\u4_u1_buf0_reg_13__P0000)
n_176=NOT(u1_u0_d_40)
n_1376=NOT(n_1166)
u1_u1_crc_295=NOT(\u1_u1_crc16_reg_12__P0000)
n_1110=NOT(n_2313)
n_10620=NOT(n_6902)
g41410_X_S0_1=NOT(u4_u2_r5)
\u4_u2_iena_reg_1__P0000=NOT(\u4_u2_iena_reg_1__P0001)
n_5247=NOT(g45914_I1_out)
wb_data_o_31_=NOT(\u5_wb_data_o_reg_31__P0000)
\u1_u2_rd_buf1_reg_27__P0000=NOT(\u1_u2_rd_buf1_reg_27__P0001)
g43051_X_S0_1=NOT(n_8518)
\u1_u2_sizd_c_reg_11__P0000=NOT(\u1_u2_sizd_c_reg_11__P0001)
n_12711=NOT(n_13640)
\u4_buf1_reg_17__P0000=NOT(\u4_buf1_reg_17__P0001)
n_554=NOT(n_6620)
u1_frame_no_we_r_reg_P0000=NOT(u1_frame_no_we_r_reg_P0001)
\u4_buf0_reg_6__Q=NOT(\u4_buf0_reg_6__P0000)
\u1_u3_state_9_=NOT(\u1_u3_state_reg_9__P0000)
\u4_u1_dma_out_cnt_2_=NOT(\u4_u1_dma_out_cnt_reg_2__P0000)
u1_sizu_c_398=NOT(\u1_u2_sizu_c_reg_10__P0000)
u1_u3_size_next_r_77=NOT(\u1_u3_size_next_r_reg_12__P0000)
\u4_u3_buf0_orig_reg_20__P0000=NOT(\u4_u3_buf0_orig_reg_20__P0001)
n_10149=NOT(g41360_I1_out)
\u1_u3_size_next_r_reg_3__P0000=NOT(\u1_u3_size_next_r_reg_3__P0001)
g43079_X_S0_1=NOT(n_7900)
n_991=NOT(n_2297)
n_5220=NOT(\u4_csr_reg_4__P0000)
n_9190=NOT(g43539_I2_out)
\u4_u2_dma_out_cnt_8_=NOT(\u4_u2_dma_out_cnt_reg_8__P0000)
frm_nat_384=NOT(\u1_mfm_cnt_reg_2__P0000)
n_14426=NOT(n_12357)
n_983=NOT(u1_u2_rx_data_st_r_8)
\u4_u3_buf0_reg_2__P0000=NOT(\u4_u3_buf0_reg_2__P0001)
n_7373=NOT(g43307_I1_out)
\u0_u0_me_ps_reg_5__P0000=NOT(\u0_u0_me_ps_reg_5__P0001)
csr_102=NOT(\u4_csr_reg_7__P0000)
\u4_u3_csr1_reg_12__P0000=NOT(\u4_u3_csr1_reg_12__P0001)
\u4_u0_buf0_reg_24__P0000=NOT(\u4_u0_buf0_reg_24__P0001)
\u4_u0_buf1_reg_27__Q=NOT(\u4_u0_buf1_reg_27__P0000)
n_163=NOT(buf_154)
n_3943=NOT(g47809_I2_out)
n_7760=NOT(g43431_I1_out)
\u4_buf0_reg_15__Q=NOT(\u4_buf0_reg_15__P0000)
n_9658=NOT(g42367_I2_out)
n_3981=NOT(g47719_I2_out)
idin_329=NOT(\u1_u3_idin_reg_9__P0000)
u1_u2_dtmp_r_92=NOT(\u1_u2_dtmp_r_reg_29__P0000)
\u0_u0_me_ps2_reg_3__P0000=NOT(\u0_u0_me_ps2_reg_3__P0001)
n_9639=NOT(g40014_I1_out)
\u4_u3_buf0_reg_10__P0000=NOT(\u4_u3_buf0_reg_10__P0001)
n_7805=NOT(g42733_I1_out)
n_11866=NOT(n_11622)
n_1566=NOT(csr_96)
\u4_u0_buf0_reg_7__P0000=NOT(\u4_u0_buf0_reg_7__P0001)
n_8008=NOT(u4_ep2_buf_1312)
n_8801=NOT(g41911_I1_out)
g39579_X_S0_1=NOT(u4_u1_r5)
n_8970=NOT(g43617_I2_out)
n_12477=NOT(g38838_I1_out)
g43075_X_S0_1=NOT(n_7900)
\u4_u3_dma_in_cnt_reg_4__P0000=NOT(\u4_u3_dma_in_cnt_reg_4__P0001)
\u4_u1_buf0_reg_27__Q=NOT(\u4_u1_buf0_reg_27__P0000)
n_5329=NOT(g44580_I2_out)
\u4_u0_buf0_orig_reg_1__P0000=NOT(\u4_u0_buf0_orig_reg_1__P0001)
n_11296=NOT(n_11295)
n_7583=NOT(u4_ep0_buf_1243)
\u1_u2_dtmp_r_reg_30__P0000=NOT(\u1_u2_dtmp_r_reg_30__P0001)
n_8410=NOT(g42540_I1_out)
\u4_intb_msk_reg_1__P0000=NOT(\u4_intb_msk_reg_1__P0001)
n_6517=NOT(n_14161)
n_7006=NOT(u4_u3_buf0_orig_129)
idin_330=NOT(\u1_u3_idin_reg_10__P0000)
n_10970=NOT(g40886_I1_out)
\u4_u0_buf1_reg_24__Q=NOT(\u4_u0_buf1_reg_24__P0000)
n_12134=NOT(g39756_I1_out)
n_3153=NOT(g47595_I1_out)
\u1_u0_token0_reg_6__P0000=NOT(\u1_u0_token0_reg_6__P0001)
\u4_u2_csr1_reg_3__P0000=NOT(\u4_u2_csr1_reg_3__P0001)
n_13716=NOT(n_13715)
n_7354=NOT(g38285_I1_out)
\u4_u3_buf0_orig_reg_16__P0000=NOT(\u4_u3_buf0_orig_reg_16__P0001)
\u1_u3_tx_data_to_cnt_4_=NOT(\u1_u3_tx_data_to_cnt_reg_4__P0000)
g42227_X_S0_1=NOT(n_9590)
n_8059=NOT(n_9127)
\u1_u3_new_size_reg_9__P0000=NOT(\u1_u3_new_size_reg_9__P0001)
n_8986=NOT(u4_ep3_buf_842)
n_3419=NOT(n_3418)
rf2wb_d_532=NOT(\u4_dout_reg_7__P0000)
n_8208=NOT(g42737_I1_out)
\u4_u0_dma_in_cnt_reg_1__P0000=NOT(\u4_u0_dma_in_cnt_reg_1__P0001)
u1_u3_out_to_small_r=NOT(u1_u3_out_to_small_r_reg_P0000)
n_4395=NOT(g47740_I2_out)
\u4_u3_dma_out_cnt_reg_7__P0000=NOT(\u4_u3_dma_out_cnt_reg_7__P0001)
frm_nat_379=NOT(\u1_frame_no_r_reg_9__P0000)
\u1_u2_rd_buf1_reg_2__P0000=NOT(\u1_u2_rd_buf1_reg_2__P0001)
n_5083=NOT(g46305_I1_out)
n_1176=NOT(n_2411)
n_6145=NOT(\u4_u1_csr0_reg_7__P0000)
n_11436=NOT(g38946_I1_out)
n_2814=NOT(n_284)
n_5173=NOT(g46607_I1_out)
madr_198=NOT(\u1_u2_adr_cw_reg_3__P0000)
n_1571=NOT(n_2253)
n_1836=NOT(n_1835)
idin_323=NOT(\u1_u3_idin_reg_3__P0000)
n_5841=NOT(g45781_I1_out)
g38275_X_S0_1=NOT(n_8077)
n_7147=NOT(u4_ep1_buf_768)
\u4_u2_buf0_reg_28__P0000=NOT(\u4_u2_buf0_reg_28__P0001)
n_5350=NOT(\u4_u0_dma_out_left_3_)
n_9673=NOT(g42334_I2_out)
\u4_u3_buf1_reg_24__P0000=NOT(\u4_u3_buf1_reg_24__P0001)
n_6212=NOT(g45666_I1_out)
n_13636=NOT(n_13635)
\u4_u2_buf0_reg_20__Q=NOT(\u4_u2_buf0_reg_20__P0000)
u4_ep3_csr_1959=NOT(\u4_u3_csr0_reg_5__P0000)
\u1_u3_new_sizeb_reg_2__P0000=NOT(\u1_u3_new_sizeb_reg_2__P0001)
n_3752=NOT(g47664_I1_out)
n_4461=NOT(g47683_I2_out)
n_10016=NOT(g42223_I1_out)
u4_ep0_csr_1886=NOT(\u4_u0_csr1_reg_10__P0000)
n_3130=NOT(n_3129)
u0_u0_ls_idle_r_reg_P0000=NOT(u0_u0_ls_idle_r_reg_P0001)
n_4386=NOT(g47752_I2_out)
n_7692=NOT(g45359_I2_out)
g44612_X_S0_1=NOT(n_6544)
n_8997=NOT(g43605_I2_out)
g39790_X_S0_1=NOT(u4_u0_r5)
\u1_u2_rd_buf0_reg_1__P0000=NOT(\u1_u2_rd_buf0_reg_1__P0001)
u1_u2_rd_buf_135=NOT(\u1_u2_rd_buf0_reg_10__P0000)
n_7168=NOT(g41398_I1_out)
n_6263=NOT(g44567_I1_out)
n_995=NOT(u4_u2_ienb)
n_10662=NOT(g39627_I2_out)
n_3740=NOT(\u4_u2_dma_in_cnt_reg_8__P0000)
n_8547=NOT(u4_ep3_buf_1363)
u1_u3_pid_IN_r_reg_Q=NOT(u1_u3_pid_IN_r_reg_P0000)
u1_u3_buf0_not_aloc=NOT(u1_u3_buf0_not_aloc_reg_P0000)
\u4_utmi_vend_ctrl_r_reg_0__Q=NOT(\u4_utmi_vend_ctrl_r_reg_0__P0000)
n_11776=NOT(g40719_I1_out)
\u4_u2_csr0_reg_1__P0000=NOT(\u4_u2_csr0_reg_1__P0001)
\u4_u2_buf1_reg_12__Q=NOT(\u4_u2_buf1_reg_12__P0000)
n_9009=NOT(g43600_I2_out)
n_10369=NOT(n_10003)
u1_u2_dtmp_r_74=NOT(\u1_u2_dtmp_r_reg_11__P0000)
n_8665=NOT(g40752_I1_out)
g42311_X_S0_1=NOT(n_8635)
\u4_u2_buf0_reg_1__Q=NOT(\u4_u2_buf0_reg_1__P0000)
u1_u2_word_done_reg_P0000=NOT(u1_u2_word_done_reg_P0001)
n_1143=NOT(n_1158)
\u1_u0_token0_reg_7__P0000=NOT(\u1_u0_token0_reg_7__P0001)
n_1053=NOT(g48775_I2_out)
\u4_u0_dma_out_left_reg_2__P0000=NOT(\u4_u0_dma_out_left_reg_2__P0001)
csr_96=NOT(\u4_csr_reg_1__P0000)
n_9433=NOT(g42196_I2_out)
n_2545=NOT(n_2544)
g39599_X_S0_1=NOT(u1_u2_word_done)
\u4_u0_buf0_orig_reg_10__P0000=NOT(\u4_u0_buf0_orig_reg_10__P0001)
n_7424=NOT(g42781_I1_out)
\u4_utmi_vend_stat_r_reg_6__P0000=NOT(\u4_utmi_vend_stat_r_reg_6__P0001)
\u1_mfm_cnt_reg_3__P0000=NOT(\u1_mfm_cnt_reg_3__P0001)
n_11175=NOT(g40834_I1_out)
n_3814=NOT(\u4_u1_buf0_orig_reg_22__P0000)
g37618_X_S0_1=NOT(n_8518)
\u1_sof_time_reg_11__P0000=NOT(\u1_sof_time_reg_11__P0001)
n_11185=NOT(g40827_I1_out)
n_1009=NOT(g48779_I2_out)
u4_attach_r1_reg_P0000=NOT(u4_attach_r1_reg_P0001)
u1_u2_rd_buf_161=NOT(\u1_u2_rd_buf1_reg_5__P0000)
buf1_set=NOT(u1_u3_buf1_set_reg_P0000)
n_6558=NOT(g43394_I1_out)
u1_u1_tx_valid_r1_reg_P0000=NOT(u1_u1_tx_valid_r1_reg_P0001)
n_12948=NOT(g37670_I2_out)
\u4_u0_buf1_reg_24__P0000=NOT(\u4_u0_buf1_reg_24__P0001)
n_13405=NOT(n_13404)
n_1423=NOT(n_1422)
\VStatus_r_3_=NOT(\VStatus_r_reg_3__P0000)
n_5790=NOT(n_5499)
u1_u2_rd_buf_144=NOT(\u1_u2_rd_buf0_reg_19__P0000)
n_6355=NOT(n_10629)
n_10746=NOT(g40903_I1_out)
n_8608=NOT(u4_ep2_buf_803)
g38228_X_S0_1=NOT(n_9548)
u4_u2_dma_req_in_hold2_reg_P0000=NOT(u4_u2_dma_req_in_hold2_reg_P0001)
n_11183=NOT(g40828_I1_out)
\u4_u0_buf0_reg_31__Q=NOT(\u4_u0_buf0_reg_31__P0000)
g39389_X_S0_1=NOT(n_11854)
n_370=NOT(\u1_u1_state_2_)
suspend_clr_wr_reg_P0000=NOT(suspend_clr_wr_reg_P0001)
\u0_u0_state_4_=NOT(\u0_u0_state_reg_4__P0000)
n_505=NOT(\u0_u0_line_state_r_1_)
n_12929=NOT(n_7751)
n_545=NOT(n_2275)
n_1817=NOT(n_1816)
n_12540=NOT(g38847_I1_out)
\u4_buf0_reg_18__P0000=NOT(\u4_buf0_reg_18__P0001)
g39398_X_S0_1=NOT(n_11875)
n_7993=NOT(u4_ep2_buf0)
n_9551=NOT(idin_330)
g47917_X_S0_1=NOT(n_3118)
\u1_u3_new_size_reg_6__Q=NOT(\u1_u3_new_size_reg_6__P0000)
n_8836=NOT(buf_159)
n_73=NOT(u1_rx_data_st_251)
\u4_u2_buf1_reg_25__P0000=NOT(\u4_u2_buf1_reg_25__P0001)
n_7358=NOT(n_5728)
n_4337=NOT(g47823_I2_out)
g39605_X_S0_1=NOT(u1_u2_word_done)
\u4_u3_dma_out_left_reg_5__Q=NOT(\u4_u3_dma_out_left_reg_5__P0000)
n_8752=NOT(g42742_I1_out)
n_181=NOT(n_6152)
n_7093=NOT(g40018_I2_out)
u1_u2_rd_buf_146=NOT(\u1_u2_rd_buf0_reg_21__P0000)
g44668_X_S0_1=NOT(n_9542)
n_13726=NOT(g54458_I1_out)
g47920_X_S0_1=NOT(n_3118)
g39606_X_S0_1=NOT(u1_u2_word_done)
\u4_u3_ienb_reg_4__P0000=NOT(\u4_u3_ienb_reg_4__P0001)
g47934_X_S0_1=NOT(n_3118)
g38020_X_S0_1=NOT(n_10024)
u4_ep0_csr_1881=NOT(\u4_u0_csr1_reg_5__P0000)
u1_u1_send_data_r_reg_Q=NOT(u1_u1_send_data_r_reg_P0000)
u4_rx_err_r_reg_Q=NOT(u4_rx_err_r_reg_P0000)
\u1_u0_token0_reg_2__P0000=NOT(\u1_u0_token0_reg_2__P0001)
n_14401=NOT(n_14400)
g39795_X_S0_1=NOT(n_9590)
n_3742=NOT(\u4_u3_dma_in_cnt_reg_8__P0000)
u0_rx_active_reg_P0000=NOT(u0_rx_active_reg_P0001)
n_3602=NOT(g47526_I1_out)
n_4396=NOT(g47739_I2_out)
n_8978=NOT(u4_ep3_buf_851)
n_7141=NOT(g45441_I2_out)
\u4_u1_iena_reg_4__P0000=NOT(\u4_u1_iena_reg_4__P0001)
\u1_u0_crc16_sum_1_=NOT(\u1_u0_crc16_sum_reg_1__P0000)
n_9206=NOT(g42264_I2_out)
\u4_u2_buf0_orig_reg_25__P0000=NOT(\u4_u2_buf0_orig_reg_25__P0001)
n_743=NOT(n_1173)
\u1_u1_state_3_=NOT(\u1_u1_state_reg_3__P0000)
g45448_X_S0_1=NOT(n_7577)
n_406=NOT(n_2879)
g45534_X_S0_1=NOT(n_8852)
n_2575=NOT(u4_ep0_csr_1869)
n_8001=NOT(u4_ep2_buf_801)
n_7235=NOT(g45389_I2_out)
n_5477=NOT(g46387_I1_out)
n_11656=NOT(n_1990)
n_5850=NOT(g41478_I2_out)
\u1_u2_last_buf_adr_reg_11__Q=NOT(\u1_u2_last_buf_adr_reg_11__P0000)
\u0_u0_state_reg_11__P0000=NOT(\u0_u0_state_reg_11__P0001)
n_6123=NOT(g40467_I2_out)
n_597=NOT(\u4_u2_buf0_orig_reg_23__P0000)
n_5491=NOT(g46345_I1_out)
n_7677=NOT(u4_ep1_buf_1278)
u4_ep3_csr_1955=NOT(\u4_u3_csr0_reg_1__P0000)
n_9352=NOT(g43190_I1_out)
g43066_X_S0_1=NOT(n_10014)
\u4_u3_iena_reg_2__P0000=NOT(\u4_u3_iena_reg_2__P0001)
n_1429=NOT(n_602)
n_13043=NOT(g38328_I1_out)
n_1670=NOT(\u0_u0_chirp_cnt_0_)
n_9056=NOT(g43577_I2_out)
\u4_u1_buf0_orig_reg_15__Q=NOT(\u4_u1_buf0_orig_reg_15__P0000)
n_10003=NOT(n_9996)
g42204_X_S0_1=NOT(n_9462)
n_566=NOT(\u1_u0_state_reg_1__P0000)
\u4_int_srcb_reg_3__P0000=NOT(\u4_int_srcb_reg_3__P0001)
n_8316=NOT(g42628_I1_out)
\u4_u2_buf0_orig_m3_reg_10__P0000=NOT(\u4_u2_buf0_orig_m3_reg_10__P0001)
n_14127=NOT(g54824_I1_out)
\u1_u3_adr_reg_9__P0000=NOT(\u1_u3_adr_reg_9__P0001)
\u4_buf0_reg_12__P0000=NOT(\u4_buf0_reg_12__P0001)
n_5700=NOT(g45247_I1_out)
n_2694=NOT(n_2693)
n_8988=NOT(u4_ep3_buf_845)
n_3485=NOT(n_3359)
n_3748=NOT(g46527_I1_out)
n_6591=NOT(\u4_u2_buf0_orig_reg_28__P0000)
n_5936=NOT(g44950_I1_out)
\u4_u3_iena_reg_1__Q=NOT(\u4_u3_iena_reg_1__P0000)
n_3099=NOT(n_3634)
\u0_DataOut_reg_3__P0000=NOT(\u0_DataOut_reg_3__P0001)
n_10739=NOT(g40909_I1_out)
\u4_buf0_reg_5__P0000=NOT(\u4_buf0_reg_5__P0001)
n_7622=NOT(u4_ep1_buf1)
n_7401=NOT(g40363_I1_out)
\u4_u0_csr1_reg_7__P0000=NOT(\u4_u0_csr1_reg_7__P0001)
\u4_u0_buf1_reg_7__Q=NOT(\u4_u0_buf1_reg_7__P0000)
n_8941=NOT(g43563_I2_out)
n_2037=NOT(n_6591)
\u4_u2_buf1_reg_29__P0000=NOT(\u4_u2_buf1_reg_29__P0001)
u1_u2_rd_buf_131=NOT(\u1_u2_rd_buf0_reg_6__P0000)
n_4988=NOT(n_4927)
n_11974=NOT(g40420_I1_out)
\u4_u3_dma_out_left_reg_9__P0000=NOT(\u4_u3_dma_out_left_reg_9__P0001)
g40453_X_S0_1=NOT(n_10014)
n_584=NOT(n_838)
n_11991=NOT(g40381_I1_out)
n_304=NOT(n_2876)
DataOut_pad_o_0_=NOT(\u0_DataOut_reg_0__P0000)
n_409=NOT(\u1_u3_state_5_)
n_10485=NOT(g37660_I1_out)
n_4584=NOT(n_3606)
mdout=NOT(\u1_u2_dout_r_reg_0__P0000)
n_3014=NOT(g48768_I1_out)
n_5174=NOT(g46604_I1_out)
n_7602=NOT(g45417_I2_out)
n_6254=NOT(n_5552)
\u1_u0_d2_reg_5__P0000=NOT(\u1_u0_d2_reg_5__P0001)
\u4_u0_dma_in_cnt_2_=NOT(\u4_u0_dma_in_cnt_reg_2__P0000)
\u4_u3_buf0_reg_5__P0000=NOT(\u4_u3_buf0_reg_5__P0001)
\u1_u3_adr_r_13_=NOT(\u1_u3_adr_r_reg_13__P0000)
\u4_u1_buf1_reg_5__Q=NOT(\u4_u1_buf1_reg_5__P0000)
n_2764=NOT(n_246)
n_5237=NOT(n_3883)
n_9863=NOT(u1_adr_263)
n_9795=NOT(g41192_I1_out)
\u1_u0_d2_reg_5__Q=NOT(\u1_u0_d2_reg_5__P0000)
g45524_X_S0_1=NOT(n_8852)
n_2604=NOT(g48631_I1_out)
n_5845=NOT(g45696_I1_out)
u0_u0_ls_j_r_reg_Q=NOT(u0_u0_ls_j_r_reg_P0000)
u4_ep2_csr_1953=NOT(\u4_u2_uc_bsel_reg_0__P0000)
n_11113=NOT(g39720_I1_out)
u0_u0_T1_st_3_0_mS=NOT(u0_u0_T1_st_3_0_mS_reg_P0000)
n_6375=NOT(u4_u3_buf0_orig_109)
n_9289=NOT(n_8793)
n_7245=NOT(g45379_I2_out)
u1_u3_rx_ack_to_clr_reg_P0000=NOT(u1_u3_rx_ack_to_clr_reg_P0001)
n_8191=NOT(g42785_I1_out)
\u4_u3_buf1_reg_8__Q=NOT(\u4_u3_buf1_reg_8__P0000)
n_3681=NOT(g47571_I1_out)
\u4_u2_dma_out_cnt_reg_10__P0000=NOT(\u4_u2_dma_out_cnt_reg_10__P0001)
n_5577=NOT(g45936_I2_out)
\u1_u3_tx_data_to_cnt_reg_5__P0000=NOT(\u1_u3_tx_data_to_cnt_reg_5__P0001)
n_9969=NOT(g39992_I1_out)
n_12718=NOT(g38412_I1_out)
n_13017=NOT(g37464_I2_out)
\u4_funct_adr_reg_3__P0000=NOT(\u4_funct_adr_reg_3__P0001)
\u4_u0_buf0_reg_6__Q=NOT(\u4_u0_buf0_reg_6__P0000)
\u4_u0_buf0_reg_17__Q=NOT(\u4_u0_buf0_reg_17__P0000)
n_4561=NOT(g46521_I1_out)
n_11179=NOT(g40831_I1_out)
g46543_X_S0_1=NOT(n_6166)
n_8744=NOT(g42833_I1_out)
\u1_u2_sizd_c_reg_4__P0000=NOT(\u1_u2_sizd_c_reg_4__P0001)
n_8884=NOT(g43552_I2_out)
n_6232=NOT(g45271_I1_out)
n_4558=NOT(g46586_I1_out)
u4_u1_dma_req_out_hold_reg_P0000=NOT(u4_u1_dma_req_out_hold_reg_P0001)
u1_u3_buf0_rl_reg_P0000=NOT(u1_u3_buf0_rl_reg_P0001)
n_1464=NOT(n_818)
g43090_X_S0_1=NOT(n_7900)
n_3957=NOT(g47772_I2_out)
n_856=NOT(n_1380)
\u1_u3_adr_r_reg_14__P0000=NOT(\u1_u3_adr_r_reg_14__P0001)
g54048_X_S0_1=NOT(n_14015)
n_6139=NOT(n_6138)
n_6304=NOT(g38332_I1_out)
n_8824=NOT(buf_164)
n_397=NOT(u4_u2_r4)
u0_u0_TermSel_reg_P0000=NOT(u0_u0_TermSel_reg_P0001)
g39415_X_S0_1=NOT(n_11879)
n_3651=NOT(g47122_I2_out)
n_3024=NOT(g48720_I1_out)
n_1872=NOT(n_1017)
\u1_hms_cnt_0_=NOT(\u1_hms_cnt_reg_0__P0000)
u4_u1_r4=NOT(u4_u1_r4_reg_P0000)
\u1_u0_crc16_sum_4_=NOT(\u1_u0_crc16_sum_reg_4__P0000)
\u4_u1_dma_out_cnt_1_=NOT(\u4_u1_dma_out_cnt_reg_1__P0000)
n_1238=NOT(g48624_I1_out)
n_1484=NOT(n_1483)
n_7243=NOT(u4_ep1_buf_789)
\u4_u3_buf0_reg_10__Q=NOT(\u4_u3_buf0_reg_10__P0000)
\u1_u2_sizd_c_11_=NOT(\u1_u2_sizd_c_reg_11__P0000)
g42235_X_S0_1=NOT(n_10366)
\u4_u2_buf1_reg_16__Q=NOT(\u4_u2_buf1_reg_16__P0000)
n_2549=NOT(n_2548)
n_3975=NOT(n_2023)
n_12130=NOT(g39763_I1_out)
n_888=NOT(n_1625)
u4_u2_dma_ack_clr1_reg_P0000=NOT(u4_u2_dma_ack_clr1_reg_P0001)
\u4_u0_buf0_orig_reg_18__Q=NOT(\u4_u0_buf0_orig_reg_18__P0000)
\u4_u0_buf1_reg_15__P0000=NOT(\u4_u0_buf1_reg_15__P0001)
\u4_u0_buf0_orig_m3_reg_9__Q=NOT(\u4_u0_buf0_orig_m3_reg_9__P0000)
\u1_u0_crc16_sum_11_=NOT(\u1_u0_crc16_sum_reg_11__P0000)
\u0_u0_state_reg_5__P0000=NOT(\u0_u0_state_reg_5__P0001)
n_7216=NOT(u4_ep0_buf_735)
g38137_X_S0_1=NOT(n_13835)
\u4_u0_buf0_orig_reg_30__P0000=NOT(\u4_u0_buf0_orig_reg_30__P0001)
n_6839=NOT(u4_u0_buf0_orig_113)
\u1_u3_idin_reg_11__P0000=NOT(\u1_u3_idin_reg_11__P0001)
n_9060=NOT(u4_ep3_buf_1350)
\u5_wb_data_o_reg_10__P0000=NOT(\u5_wb_data_o_reg_10__P0001)
n_12630=NOT(n_12591)
u1_u1_tx_first_r_reg_Q=NOT(u1_u1_tx_first_r_reg_P0000)
n_1078=NOT(\u0_u0_state_13_)
n_9111=NOT(g43533_I2_out)
n_3325=NOT(g47636_I1_out)
n_8058=NOT(n_13935)
mdout_231=NOT(\u1_u2_dout_r_reg_22__P0000)
n_3139=NOT(n_890)
\u4_u2_csr1_reg_8__P0000=NOT(\u4_u2_csr1_reg_8__P0001)
n_10522=NOT(n_11078)
idin_350=NOT(\u1_u3_idin_reg_30__P0000)
g41411_X_S0_1=NOT(u4_u2_r5)
VControl_pad_o_2_=NOT(\u4_utmi_vend_ctrl_reg_2__P0000)
n_7523=NOT(g41813_I1_out)
n_7416=NOT(g42920_I1_out)
\u1_u3_idin_reg_18__P0000=NOT(\u1_u3_idin_reg_18__P0001)
n_7918=NOT(n_8647)
n_3491=NOT(g48844_I2_out)
n_5499=NOT(g46334_I1_out)
n_303=NOT(u4_ep1_csr_1918)
n_4918=NOT(g47143_I2_out)
\u4_u0_csr1_reg_12__P0000=NOT(\u4_u0_csr1_reg_12__P0001)
\u4_u2_buf0_reg_9__Q=NOT(\u4_u2_buf0_reg_9__P0000)
u0_u0_T2_gt_1_0_mS_reg_P0000=NOT(u0_u0_T2_gt_1_0_mS_reg_P0001)
\u4_u0_buf0_reg_1__P0000=NOT(\u4_u0_buf0_reg_1__P0001)
n_7581=NOT(g45439_I2_out)
u1_sizu_c_396=NOT(\u1_u2_sizu_c_reg_8__P0000)
u1_u2_rd_buf_178=NOT(\u1_u2_rd_buf1_reg_22__P0000)
g39602_X_S0_1=NOT(u1_u2_word_done)
u1_u0_data_valid0_reg_P0000=NOT(u1_u0_data_valid0_reg_P0001)
\u4_u0_dma_out_left_reg_9__P0000=NOT(\u4_u0_dma_out_left_reg_9__P0001)
\u4_u1_buf0_reg_8__Q=NOT(\u4_u1_buf0_reg_8__P0000)
n_5791=NOT(g46332_I1_out)
n_5123=NOT(g47606_I1_out)
n_7678=NOT(u4_ep0_buf_1247)
idin_336=NOT(\u1_u3_idin_reg_16__P0000)
n_7905=NOT(n_7904)
n_4052=NOT(g47123_I1_out)
\u4_u2_buf0_orig_reg_6__Q=NOT(\u4_u2_buf0_orig_reg_6__P0000)
n_5803=NOT(g46287_I1_out)
\u4_u2_iena_reg_4__Q=NOT(\u4_u2_iena_reg_4__P0000)
\u4_u3_buf0_orig_reg_4__P0000=NOT(\u4_u3_buf0_orig_reg_4__P0001)
n_4595=NOT(n_4136)
\u4_u3_buf0_reg_23__P0000=NOT(\u4_u3_buf0_reg_23__P0001)
n_12930=NOT(n_12929)
\u4_u1_buf0_reg_23__P0000=NOT(\u4_u1_buf0_reg_23__P0001)
n_752=NOT(n_2332)
n_3291=NOT(n_670)
n_1003=NOT(u4_u1_ienb)
\u1_u2_rd_buf1_reg_16__P0000=NOT(\u1_u2_rd_buf1_reg_16__P0001)
\u0_u0_idle_cnt1_reg_5__Q=NOT(\u0_u0_idle_cnt1_reg_5__P0000)
\u4_u2_buf0_orig_m3_reg_7__P0000=NOT(\u4_u2_buf0_orig_m3_reg_7__P0001)
n_10243=NOT(u1_adr_261)
n_5154=NOT(g47063_I1_out)
\u4_buf0_reg_16__Q=NOT(\u4_buf0_reg_16__P0000)
n_5864=NOT(g45612_I1_out)
u4_ep2_csr_1944=NOT(\u4_u2_csr1_reg_6__P0000)
\u4_u2_buf1_reg_15__P0000=NOT(\u4_u2_buf1_reg_15__P0001)
\u4_inta_msk_reg_4__P0000=NOT(\u4_inta_msk_reg_4__P0001)
g42250_X_S0_1=NOT(n_9730)
n_4398=NOT(g47738_I2_out)
n_10222=NOT(g40862_I1_out)
\u4_u2_buf1_reg_20__Q=NOT(\u4_u2_buf1_reg_20__P0000)
n_4140=NOT(g46428_I1_out)
\u1_u2_sizu_c_reg_0__P0000=NOT(\u1_u2_sizu_c_reg_0__P0001)
n_3349=NOT(n_357)
n_10370=NOT(g42215_I1_out)
g38135_X_S0_1=NOT(n_13835)
n_6626=NOT(u4_u2_buf0_orig_116)
u5_wb_req_s1_reg_P0000=NOT(u5_wb_req_s1_reg_P0001)
\u4_buf1_reg_6__P0000=NOT(\u4_buf1_reg_6__P0001)
wb_data_o_13_=NOT(\u5_wb_data_o_reg_13__P0000)
n_997=NOT(g48810_I2_out)
n_8302=NOT(g42641_I1_out)
\u4_u1_dma_in_cnt_reg_5__P0000=NOT(\u4_u1_dma_in_cnt_reg_5__P0001)
\u1_u2_sizd_c_reg_12__P0000=NOT(\u1_u2_sizd_c_reg_12__P0001)
\u4_u1_dma_out_left_reg_5__P0000=NOT(\u4_u1_dma_out_left_reg_5__P0001)
n_12935=NOT(n_12934)
n_1425=NOT(n_8359)
\u0_u0_ps_cnt_reg_2__Q=NOT(\u0_u0_ps_cnt_reg_2__P0000)
n_9372=NOT(g42953_I1_out)
\u4_u1_buf0_reg_19__Q=NOT(\u4_u1_buf0_reg_19__P0000)
\u4_u0_buf0_reg_27__P0000=NOT(\u4_u0_buf0_reg_27__P0001)
n_9618=NOT(g42896_I1_out)
\u4_u1_buf1_reg_20__Q=NOT(\u4_u1_buf1_reg_20__P0000)
n_10217=NOT(g40867_I1_out)
\u4_u2_buf1_reg_2__P0000=NOT(\u4_u2_buf1_reg_2__P0001)
n_10337=NOT(g42328_I2_out)
n_4955=NOT(\u4_u2_dma_in_cnt_reg_1__P0000)
n_664=NOT(\u0_u0_me_ps_1_)
\u1_u2_adr_cw_reg_6__P0000=NOT(\u1_u2_adr_cw_reg_6__P0001)
n_7278=NOT(u4_ep0_buf_755)
\u1_u0_pid_2_=NOT(\u1_u0_pid_reg_2__P0000)
n_127=NOT(LineState_pad_i_0_)
g39780_X_S0_1=NOT(n_12074)
g38013_X_S0_1=NOT(n_9548)
n_6210=NOT(g45688_I1_out)
g42307_X_S0_1=NOT(n_8635)
n_12471=NOT(g38871_I1_out)
n_2362=NOT(n_231)
n_6271=NOT(g44539_I1_out)
\u1_u2_rd_buf1_reg_10__P0000=NOT(\u1_u2_rd_buf1_reg_10__P0001)
rf2wb_d_544=NOT(\u4_dout_reg_19__P0000)
g39406_X_S0_1=NOT(n_11877)
dma_req_o_3_=NOT(u4_u3_dma_req_r_reg_P0000)
rx_valid=NOT(u0_rx_valid_reg_P0000)
n_4660=NOT(g46381_I1_out)
n_13810=NOT(g54537_I2_out)
u1_u2_dtmp_r_84=NOT(\u1_u2_dtmp_r_reg_21__P0000)
n_3080=NOT(n_3725)
u1_u3_tx_data_to_reg_P0000=NOT(u1_u3_tx_data_to_reg_P0001)
n_2709=NOT(n_2708)
n_7611=NOT(u4_ep0_buf_1254)
\u4_u3_dma_out_left_reg_8__Q=NOT(\u4_u3_dma_out_left_reg_8__P0000)
n_5768=NOT(g46408_I1_out)
\u4_u2_csr1_reg_2__P0000=NOT(\u4_u2_csr1_reg_2__P0001)
\u4_u1_dma_in_cnt_6_=NOT(\u4_u1_dma_in_cnt_reg_6__P0000)
g37617_X_S0_1=NOT(n_8812)
\u4_u2_buf0_reg_8__Q=NOT(\u4_u2_buf0_reg_8__P0000)
g45519_X_S0_1=NOT(n_8852)
frm_nat_370=NOT(\u1_frame_no_r_reg_0__P0000)
g39419_X_S0_1=NOT(n_11879)
\u4_u0_buf0_orig_reg_25__P0000=NOT(\u4_u0_buf0_orig_reg_25__P0001)
n_2020=NOT(g48879_I2_out)
n_8920=NOT(u4_ep3_buf_1359)
\u4_u1_csr1_reg_7__Q=NOT(\u4_u1_csr1_reg_7__P0000)
n_250=NOT(n_6576)
n_6997=NOT(u4_u3_buf0_orig_103)
u4_u1_set_r=NOT(u4_u1_set_r_reg_P0000)
n_12474=NOT(n_12163)
n_5289=NOT(g43420_I1_out)
u0_u0_ls_idle_r=NOT(u0_u0_ls_idle_r_reg_P0000)
n_1203=NOT(n_7350)
n_227=NOT(\u4_u1_dma_out_cnt_0_)
u1_u2_rd_buf_143=NOT(\u1_u2_rd_buf0_reg_18__P0000)
n_270=NOT(n_4333)
n_13630=NOT(n_13629)
usb_suspend=NOT(u0_u0_usb_suspend_reg_P0000)
n_4286=NOT(u4_ep3_csr_1967)
\u4_u0_dma_out_left_reg_4__Q=NOT(\u4_u0_dma_out_left_reg_4__P0000)
n_12914=NOT(n_12893)
u4_u2_r2_reg_P0000=NOT(u4_u2_r2_reg_P0001)
\u4_u3_buf1_reg_15__P0000=NOT(\u4_u3_buf1_reg_15__P0001)
n_2636=NOT(n_1424)
n_9098=NOT(g43544_I2_out)
n_4=NOT(u0_u0_ps_cnt_clr)
\u4_u3_buf0_orig_m3_reg_2__P0000=NOT(\u4_u3_buf0_orig_m3_reg_2__P0001)
n_767=NOT(\u4_u3_dma_in_cnt_5_)
\u4_buf1_reg_31__Q=NOT(\u4_buf1_reg_31__P0000)
g47883_X_S0_1=NOT(n_2377)
frm_nat_375=NOT(\u1_frame_no_r_reg_5__P0000)
n_2990=NOT(g47808_I1_out)
g43064_X_S0_1=NOT(n_7900)
\u4_u0_buf1_reg_6__Q=NOT(\u4_u0_buf1_reg_6__P0000)
\u0_u0_me_cnt_reg_7__Q=NOT(\u0_u0_me_cnt_reg_7__P0000)
g38150_X_S0_1=NOT(u1_u3_out_to_small_r)
n_7038=NOT(g43123_I2_out)
n_1308=NOT(n_2194)
n_9862=NOT(u1_adr_265)
n_6927=NOT(u4_u3_buf0_orig_106)
n_8536=NOT(g44570_I1_out)
g42305_X_S0_1=NOT(n_8635)
n_11434=NOT(g38948_I1_out)
n_2030=NOT(n_3146)
n_3148=NOT(g47605_I1_out)
\u1_u1_state_4_=NOT(\u1_u1_state_reg_4__P0000)
n_2523=NOT(u4_ep1_csr_1900)
u4_u2_int_re_reg_P0000=NOT(u4_u2_int_re_reg_P0001)
n_6208=NOT(g45694_I1_out)
n_1501=NOT(n_527)
n_1856=NOT(n_1464)
\u4_u2_csr1_reg_0__P0000=NOT(\u4_u2_csr1_reg_0__P0001)
n_2581=NOT(g48749_I1_out)
n_11280=NOT(g40021_I1_out)
n_12665=NOT(n_12700)
\u4_u1_iena_reg_0__Q=NOT(\u4_u1_iena_reg_0__P0000)
g41441_X_S0_1=NOT(wb_addr_i_17_)
g44652_X_S0_1=NOT(n_10206)
g43009_X_S0_1=NOT(n_8812)
u4_ep3_csr_1985=NOT(\u4_u3_uc_bsel_reg_1__P0000)
n_9611=NOT(\u1_u3_state_reg_0__P0000)
n_7648=NOT(g45386_I2_out)
n_10005=NOT(g42337_I2_out)
\u4_u1_buf0_reg_1__P0000=NOT(\u4_u1_buf0_reg_1__P0001)
\u4_u0_buf0_reg_13__Q=NOT(\u4_u0_buf0_reg_13__P0000)
n_996=NOT(u4_u2_ienb_941)
n_4469=NOT(g47672_I2_out)
n_9831=NOT(g44602_I1_out)
g40032_X_S0_1=NOT(n_9730)
\u4_buf1_reg_13__Q=NOT(\u4_buf1_reg_13__P0000)
g37500_X_S0_1=NOT(n_12847)
n_1221=NOT(u4_u0_iena_919)
n_2308=NOT(n_904)
n_2405=NOT(n_543)
n_7105=NOT(g43407_I1_out)
g39001_X_S0_1=NOT(n_12162)
\u4_funct_adr_reg_2__P0000=NOT(\u4_funct_adr_reg_2__P0001)
n_8720=NOT(g38170_I1_out)
\u0_DataOut_reg_5__P0000=NOT(\u0_DataOut_reg_5__P0001)
n_4356=NOT(g47788_I2_out)
n_324=NOT(n_1292)
n_5798=NOT(g46302_I1_out)
n_12380=NOT(g44575_I1_out)
n_137=NOT(\u1_u3_new_sizeb_11_)
u1_u2_dtmp_r_91=NOT(\u1_u2_dtmp_r_reg_28__P0000)
n_8788=NOT(g42182_I1_out)
\u4_buf0_reg_4__Q=NOT(\u4_buf0_reg_4__P0000)
n_1037=NOT(\u4_intb_msk_5_)
\u4_u3_dma_in_cnt_reg_0__P0000=NOT(\u4_u3_dma_in_cnt_reg_0__P0001)
\u1_u3_new_size_reg_12__P0000=NOT(\u1_u3_new_size_reg_12__P0001)
n_4333=NOT(\u1_u2_sizd_c_reg_4__P0000)
\u1_u0_d0_reg_1__Q=NOT(\u1_u0_d0_reg_1__P0000)
\u4_u1_buf1_reg_29__P0000=NOT(\u4_u1_buf1_reg_29__P0001)
\u4_u1_buf1_reg_27__Q=NOT(\u4_u1_buf1_reg_27__P0000)
n_13289=NOT(g54061_I2_out)
n_14209=NOT(n_14208)
n_1781=NOT(\u1_u2_sizu_c_reg_4__P0000)
\u1_u3_new_size_reg_5__P0000=NOT(\u1_u3_new_size_reg_5__P0001)
\u4_u3_buf1_reg_12__Q=NOT(\u4_u3_buf1_reg_12__P0000)
n_7172=NOT(g45424_I2_out)
\u1_u3_rx_ack_to_cnt_1_=NOT(\u1_u3_rx_ack_to_cnt_reg_1__P0000)
\u4_u1_buf0_reg_31__P0000=NOT(\u4_u1_buf0_reg_31__P0001)
n_12050=NOT(g39056_I2_out)
\u0_u0_me_ps_reg_2__Q=NOT(\u0_u0_me_ps_reg_2__P0000)
g43641_X_S0_1=NOT(n_8688)
n_3582=NOT(g47680_I2_out)
n_2667=NOT(n_3254)
u4_u3_dma_in_buf_sz1_reg_P0000=NOT(u4_u3_dma_in_buf_sz1_reg_P0001)
\u4_u2_buf0_reg_22__P0000=NOT(\u4_u2_buf0_reg_22__P0001)
\u1_u2_last_buf_adr_reg_5__Q=NOT(\u1_u2_last_buf_adr_reg_5__P0000)
n_149=NOT(u1_token_fadr)
\u1_u3_new_size_reg_3__P0000=NOT(\u1_u3_new_size_reg_3__P0001)
\u1_u0_d2_reg_7__P0000=NOT(\u1_u0_d2_reg_7__P0001)
n_10687=NOT(g41347_I1_out)
n_9994=NOT(g42344_I2_out)
u4_ep0_csr_1885=NOT(\u4_u0_csr1_reg_9__P0000)
n_3683=NOT(g47565_I1_out)
n_5107=NOT(n_4718)
n_839=NOT(n_1606)
\u4_u2_buf0_orig_reg_11__Q=NOT(\u4_u2_buf0_orig_reg_11__P0000)
n_891=NOT(u1_u2_rx_data_st_r_5)
n_8792=NOT(g42080_I1_out)
\u4_u2_iena_reg_2__P0000=NOT(\u4_u2_iena_reg_2__P0001)
n_10161=NOT(g43426_I1_out)
g41433_X_S0_1=NOT(wb_addr_i_17_)
\u4_u2_dma_in_cnt_reg_11__P0000=NOT(\u4_u2_dma_in_cnt_reg_11__P0001)
n_11180=NOT(g40830_I1_out)
n_499=NOT(n_3494)
n_12155=NOT(n_12102)
\u4_u0_buf1_reg_16__P0000=NOT(\u4_u0_buf1_reg_16__P0001)
DataOut_pad_o_2_=NOT(\u0_DataOut_reg_2__P0000)
\u4_u1_buf1_reg_28__Q=NOT(\u4_u1_buf1_reg_28__P0000)
\u4_u2_csr1_reg_12__P0000=NOT(\u4_u2_csr1_reg_12__P0001)
\u4_u0_dma_in_cnt_reg_7__P0000=NOT(\u4_u0_dma_in_cnt_reg_7__P0001)
u4_ep1_csr_1893=NOT(\u4_u1_csr0_reg_1__P0000)
\u1_u0_crc16_sum_reg_10__P0000=NOT(\u1_u0_crc16_sum_reg_10__P0001)
n_521=NOT(n_650)
n_4321=NOT(g47841_I2_out)
g38146_X_S0_1=NOT(n_13835)
n_10002=NOT(g42338_I2_out)
n_5074=NOT(g44883_I1_out)
n_8471=NOT(n_13842)
n_4248=NOT(n_4247)
idin=NOT(\u1_u3_idin_reg_0__P0000)
n_13911=NOT(g54630_I1_out)
wb_data_o_29_=NOT(\u5_wb_data_o_reg_29__P0000)
n_12248=NOT(g39051_I1_out)
g43049_X_S0_1=NOT(n_8518)
\u4_u3_buf1_reg_14__P0000=NOT(\u4_u3_buf1_reg_14__P0001)
n_8057=NOT(\u1_u3_new_sizeb_1_)
n_10684=NOT(g41364_I1_out)
n_8566=NOT(u4_ep2_buf_812)
n_4122=NOT(g46531_I1_out)
n_5225=NOT(n_10578)
n_5573=NOT(g45952_I1_out)
mdout_229=NOT(\u1_u2_dout_r_reg_20__P0000)
n_7657=NOT(u4_ep0_buf_1272)
n_8484=NOT(g42226_I1_out)
n_5440=NOT(n_5814)
\u1_u3_adr_r_reg_9__P0000=NOT(\u1_u3_adr_r_reg_9__P0001)
n_7175=NOT(g45423_I2_out)
n_12123=NOT(g39769_I1_out)
n_7483=NOT(g42483_I1_out)
n_1067=NOT(g48815_I2_out)
n_1491=NOT(\u4_u0_buf0_orig_reg_21__P0000)
n_5934=NOT(g44951_I1_out)
n_7201=NOT(g45413_I2_out)
n_11944=NOT(g39197_I1_out)
\u0_u0_me_ps_reg_4__P0000=NOT(\u0_u0_me_ps_reg_4__P0001)
\u4_buf1_reg_7__P0000=NOT(\u4_buf1_reg_7__P0001)
n_11988=NOT(g40399_I1_out)
mdout_227=NOT(\u1_u2_dout_r_reg_18__P0000)
\LineState_r_reg_0__P0000=NOT(\LineState_r_reg_0__P0001)
u1_u2_rd_buf_157=NOT(\u1_u2_rd_buf1_reg_1__P0000)
n_7400=NOT(n_7399)
\u4_u0_buf1_reg_29__P0000=NOT(\u4_u0_buf1_reg_29__P0001)
\u4_u3_ienb_reg_5__Q=NOT(\u4_u3_ienb_reg_5__P0000)
n_14267=NOT(n_14266)
n_12101=NOT(n_12100)
n_10513=NOT(g38219_I1_out)
g44623_X_S0_1=NOT(n_8925)
\u4_u2_dma_in_cnt_5_=NOT(\u4_u2_dma_in_cnt_reg_5__P0000)
n_1209=NOT(u4_u3_ienb_957)
u1_u3_out_token_reg_P0000=NOT(u1_u3_out_token_reg_P0001)
n_7593=NOT(g45426_I2_out)
n_3=NOT(u4_utmi_vend_ctrl_r_9)
n_10391=NOT(n_9732)
\u1_u3_state_reg_1__P0000=NOT(\u1_u3_state_reg_1__P0001)
n_3416=NOT(g47655_I1_out)
n_1169=NOT(n_1474)
g46019_X_S0_1=NOT(n_6484)
\u4_u3_dma_out_cnt_6_=NOT(\u4_u3_dma_out_cnt_reg_6__P0000)
n_6937=NOT(u4_u1_buf0_orig_103)
u4_u1_ep_match_r_reg_P0000=NOT(u4_u1_ep_match_r_reg_P0001)
\u4_csr_reg_2__P0000=NOT(\u4_csr_reg_2__P0001)
n_5146=NOT(g47084_I1_out)
n_5611=NOT(g45445_I1_out)
g40815_X_S0_1=NOT(n_9730)
n_1777=NOT(u4_u0_r5)
n_1245=NOT(n_6810)
g39400_X_S0_1=NOT(n_11887)
\u4_u2_buf1_reg_18__P0000=NOT(\u4_u2_buf1_reg_18__P0001)
n_3112=NOT(n_232)
n_12886=NOT(g38607_I1_out)
\u4_u0_buf1_reg_30__Q=NOT(\u4_u0_buf1_reg_30__P0000)
g41422_X_S0_1=NOT(u1_data_pid_sel_189)
n_7146=NOT(g45437_I2_out)
n_7173=NOT(u4_ep1_buf_764)
u0_u0_idle_long_reg_P0000=NOT(u0_u0_idle_long_reg_P0001)
n_13442=NOT(\u0_u0_state_8_)
n_1540=NOT(n_1539)
\u4_dout_reg_24__P0000=NOT(\u4_dout_reg_24__P0001)
\u4_u2_buf0_orig_reg_17__Q=NOT(\u4_u2_buf0_orig_reg_17__P0000)
n_3495=NOT(g48830_I2_out)
\u4_u0_csr0_reg_11__P0000=NOT(\u4_u0_csr0_reg_11__P0001)
n_11041=NOT(n_12094)
\u1_sof_time_reg_2__P0000=NOT(\u1_sof_time_reg_2__P0001)
n_7676=NOT(g45368_I2_out)
g43011_X_S0_1=NOT(n_8812)
g41454_X_S0_1=NOT(n_10014)
\u1_u0_d1_reg_3__P0000=NOT(\u1_u0_d1_reg_3__P0001)
n_11135=NOT(g41377_I1_out)
n_4421=NOT(g47714_I2_out)
n_698=NOT(u4_u3_ienb_961)
\u4_u3_buf0_reg_6__P0000=NOT(\u4_u3_buf0_reg_6__P0001)
\u4_buf0_reg_2__P0000=NOT(\u4_buf0_reg_2__P0001)
n_2283=NOT(g47623_I1_out)
n_2828=NOT(g46642_I2_out)
u1_u3_pid_OUT_r_reg_Q=NOT(u1_u3_pid_OUT_r_reg_P0000)
n_912=NOT(n_911)
u4_u3_int_re_reg_Q=NOT(u4_u3_int_re_reg_P0000)
\u4_u2_csr0_reg_10__P0000=NOT(\u4_u2_csr0_reg_10__P0001)
\u4_u2_buf1_reg_17__P0000=NOT(\u4_u2_buf1_reg_17__P0001)
n_2114=NOT(g48515_I1_out)
n_11872=NOT(n_11622)
mdout_226=NOT(\u1_u2_dout_r_reg_17__P0000)
\u4_u3_buf0_reg_17__Q=NOT(\u4_u3_buf0_reg_17__P0000)
g43627_X_S0_1=NOT(n_6455)
\u4_u1_buf0_reg_30__P0000=NOT(\u4_u1_buf0_reg_30__P0001)
n_9948=NOT(n_9947)
n_9572=NOT(n_9571)
\u1_u2_last_buf_adr_reg_9__Q=NOT(\u1_u2_last_buf_adr_reg_9__P0000)
n_1641=NOT(\u0_u0_idle_cnt1_4_)
n_7897=NOT(g46011_I1_out)
n_11189=NOT(g40804_I1_out)
u1_u2_rd_buf_129=NOT(\u1_u2_rd_buf0_reg_4__P0000)
\u1_u2_dout_r_reg_1__P0000=NOT(\u1_u2_dout_r_reg_1__P0001)
n_2416=NOT(g48735_I1_out)
\u4_u0_dma_out_left_reg_8__Q=NOT(\u4_u0_dma_out_left_reg_8__P0000)
\u4_u1_buf0_orig_m3_reg_7__P0000=NOT(\u4_u1_buf0_orig_m3_reg_7__P0001)
g42980_X_S0_1=NOT(n_10024)
g40791_X_S0_1=NOT(u4_u3_r5)
n_7439=NOT(g42676_I1_out)
n_12513=NOT(g38813_I2_out)
\u4_u0_buf0_orig_reg_5__Q=NOT(\u4_u0_buf0_orig_reg_5__P0000)
n_0=NOT(u1_rx_data_st_248)
n_9215=NOT(g42258_I2_out)
u1_u2_rd_buf_136=NOT(\u1_u2_rd_buf0_reg_11__P0000)
g43065_X_S0_1=NOT(n_9912)
\u4_buf0_reg_7__P0000=NOT(\u4_buf0_reg_7__P0001)
n_6797=NOT(u4_u0_buf0_orig_102)
\u1_u2_state_reg_1__P0000=NOT(\u1_u2_state_reg_1__P0001)
\u4_u2_buf0_reg_16__Q=NOT(\u4_u2_buf0_reg_16__P0000)
g40024_X_S0_1=NOT(u1_u3_out_to_small_r)
\u0_u0_idle_cnt1_next_reg_3__P0000=NOT(\u0_u0_idle_cnt1_next_reg_3__P0001)
n_5264=NOT(g45803_I1_out)
\u5_wb_data_o_reg_21__P0000=NOT(\u5_wb_data_o_reg_21__P0001)
g39591_X_S0_1=NOT(u1_u2_word_done)
n_8753=NOT(g42740_I1_out)
\u4_u2_buf0_orig_reg_4__Q=NOT(\u4_u2_buf0_orig_reg_4__P0000)
\u4_u3_buf1_reg_0__P0000=NOT(\u4_u3_buf1_reg_0__P0001)
\u1_u0_pid_reg_7__P0000=NOT(\u1_u0_pid_reg_7__P0001)
g42970_X_S0_1=NOT(n_10014)
n_721=NOT(n_447)
\u1_u2_last_buf_adr_reg_1__Q=NOT(\u1_u2_last_buf_adr_reg_1__P0000)
n_6646=NOT(n_5892)
n_8395=NOT(g42578_I1_out)
csr_120=NOT(\u4_csr_reg_25__P0000)
n_2422=NOT(n_1525)
\u4_u2_int_stat_reg_6__P0000=NOT(\u4_u2_int_stat_reg_6__P0001)
n_10834=NOT(g40262_I1_out)
\u4_u3_buf1_reg_5__Q=NOT(\u4_u3_buf1_reg_5__P0000)
\u1_u1_crc16_reg_10__P0000=NOT(\u1_u1_crc16_reg_10__P0001)
n_10782=NOT(n_10781)
n_1226=NOT(\u4_inta_msk_7_)
n_2180=NOT(n_2789)
n_11946=NOT(g39194_I1_out)
u1_u3_size_next_r_69=NOT(\u1_u3_size_next_r_reg_4__P0000)
\u1_u0_d0_reg_3__P0000=NOT(\u1_u0_d0_reg_3__P0001)
n_1366=NOT(n_1891)
n_12465=NOT(n_12360)
u4_int_srca=NOT(\u4_int_srca_reg_0__P0000)
n_3163=NOT(g47547_I2_out)
n_4566=NOT(n_11152)
\u1_u2_last_buf_adr_reg_6__P0000=NOT(\u1_u2_last_buf_adr_reg_6__P0001)
g42300_X_S0_1=NOT(n_8635)
\u4_utmi_vend_ctrl_r_reg_3__P0000=NOT(\u4_utmi_vend_ctrl_r_reg_3__P0001)
n_9981=NOT(g42354_I2_out)
g44628_X_S0_1=NOT(n_6544)
\u4_u2_dma_out_left_9_=NOT(\u4_u2_dma_out_left_reg_9__P0000)
n_1611=NOT(n_1156)
\u0_u0_me_ps2_reg_0__Q=NOT(\u0_u0_me_ps2_reg_0__P0000)
\u4_u2_buf0_orig_26_=NOT(\u4_u2_buf0_orig_reg_26__P0000)
n_6448=NOT(\u4_u3_buf0_orig_m3_10_)
g40403_X_S0_1=NOT(u4_u0_r5)
n_9194=NOT(u4_ep3_buf_830)
g44686_X_S0_1=NOT(n_9328)
\u4_u3_csr0_reg_0__Q=NOT(\u4_u3_csr0_reg_0__P0000)
n_9798=NOT(g41189_I1_out)
n_12098=NOT(g39559_I1_out)
n_13018=NOT(g38479_I1_out)
n_1569=NOT(g48846_I2_out)
g43628_X_S0_1=NOT(n_6455)
n_1257=NOT(n_8673)
n_5579=NOT(g45928_I1_out)
n_12081=NOT(g39773_I1_out)
n_9671=NOT(g42359_I2_out)
n_6647=NOT(u4_u2_buf0_orig)
n_252=NOT(n_5087)
n_5470=NOT(g46400_I1_out)
g37750_X_S0_1=NOT(n_9542)
n_3576=NOT(\u4_u3_dma_in_cnt_reg_3__P0000)
\u1_u0_token0_reg_5__P0000=NOT(\u1_u0_token0_reg_5__P0001)
\u4_buf0_reg_31__P0000=NOT(\u4_buf0_reg_31__P0001)
n_10398=NOT(g39737_I1_out)
rf2wb_d_534=NOT(\u4_dout_reg_9__P0000)
g37996_X_S0_1=NOT(n_6544)
\u1_u2_dtmp_r_reg_11__P0000=NOT(\u1_u2_dtmp_r_reg_11__P0001)
n_14408=NOT(g55079_I2_out)
n_7960=NOT(u4_ep2_buf_1309)
\u4_u1_buf0_reg_10__P0000=NOT(\u4_u1_buf0_reg_10__P0001)
n_9112=NOT(g43532_I2_out)
\u4_u2_buf0_orig_m3_reg_0__Q=NOT(\u4_u2_buf0_orig_m3_reg_0__P0000)
n_9891=NOT(g43211_I1_out)
\u0_u0_state_3_=NOT(\u0_u0_state_reg_3__P0000)
\u1_u1_crc16_reg_7__P0000=NOT(\u1_u1_crc16_reg_7__P0001)
\u4_u3_buf0_reg_8__Q=NOT(\u4_u3_buf0_reg_8__P0000)
n_11989=NOT(g40382_I1_out)
n_4686=NOT(g47626_I1_out)
\u1_u2_dtmp_r_reg_6__P0000=NOT(\u1_u2_dtmp_r_reg_6__P0001)
n_1532=NOT(\u5_state_reg_1__P0000)
n_1175=NOT(n_2268)
\u1_u2_rd_buf1_reg_7__P0000=NOT(\u1_u2_rd_buf1_reg_7__P0001)
n_11145=NOT(g39363_I1_out)
g43018_X_S0_1=NOT(n_10024)
\u4_u3_dma_out_left_reg_3__P0000=NOT(\u4_u3_dma_out_left_reg_3__P0001)
n_9200=NOT(g42268_I2_out)
u4_suspend_r1_reg_P0000=NOT(u4_suspend_r1_reg_P0001)
u4_u3_r5_reg_Q=NOT(u4_u3_r5_reg_P0000)
n_165=NOT(u4_utmi_vend_ctrl_r_11)
\u1_u0_state_reg_2__P0000=NOT(\u1_u0_state_reg_2__P0001)
u4_u0_int_stat=NOT(\u4_u0_int_stat_reg_0__P0000)
frm_nat_378=NOT(\u1_frame_no_r_reg_8__P0000)
n_8897=NOT(u4_ep3_buf_1362)
n_4791=NOT(g47856_I2_out)
n_9991=NOT(g42346_I2_out)
\u4_u1_buf0_reg_25__P0000=NOT(\u4_u1_buf0_reg_25__P0001)
n_13432=NOT(\u0_u0_state_9_)
n_7968=NOT(u4_ep2_buf_819)
\u1_u2_state_reg_2__P0000=NOT(\u1_u2_state_reg_2__P0001)
n_866=NOT(n_2291)
n_294=NOT(\u0_u0_state_11_)
\u1_u0_state_reg_0__P0000=NOT(\u1_u0_state_reg_0__P0001)
n_7756=NOT(g38272_I1_out)
n_10626=NOT(g39738_I1_out)
n_6728=NOT(u4_u2_buf0_orig_100)
\u4_u2_buf1_reg_24__Q=NOT(\u4_u2_buf1_reg_24__P0000)
n_2368=NOT(n_3729)
\u4_int_srcb_reg_7__P0000=NOT(\u4_int_srcb_reg_7__P0001)
\u4_u0_buf0_reg_0__P0000=NOT(\u4_u0_buf0_reg_0__P0001)
n_688=NOT(n_837)
n_12356=NOT(g40390_I1_out)
\u4_u1_buf0_orig_reg_2__P0000=NOT(\u4_u1_buf0_orig_reg_2__P0001)
\u4_u1_dma_in_cnt_10_=NOT(\u4_u1_dma_in_cnt_reg_10__P0000)
n_4874=NOT(n_1006)
n_7477=NOT(g40019_I2_out)
n_9996=NOT(g43489_I1_out)
n_7700=NOT(g45229_I1_out)
\u4_utmi_vend_ctrl_r_reg_1__P0000=NOT(\u4_utmi_vend_ctrl_r_reg_1__P0001)
n_6197=NOT(g45929_I1_out)
\u4_u2_buf1_reg_25__Q=NOT(\u4_u2_buf1_reg_25__P0000)
\u4_u2_buf0_orig_m3_reg_8__Q=NOT(\u4_u2_buf0_orig_m3_reg_8__P0000)
\u4_u3_buf0_reg_31__P0000=NOT(\u4_u3_buf0_reg_31__P0001)
n_5109=NOT(g43631_I2_out)
\u4_u1_csr1_reg_8__P0000=NOT(\u4_u1_csr1_reg_8__P0001)
\u1_u0_pid_5_=NOT(\u1_u0_pid_reg_5__P0000)
\u4_u0_buf0_orig_reg_7__Q=NOT(\u4_u0_buf0_orig_reg_7__P0000)
\u4_u0_dma_in_cnt_reg_9__P0000=NOT(\u4_u0_dma_in_cnt_reg_9__P0001)
n_6277=NOT(g44517_I1_out)
n_340=NOT(n_2193)
n_9898=NOT(g40435_I2_out)
u4_u0_r4_reg_P0000=NOT(u4_u0_r4_reg_P0001)
n_831=NOT(n_830)
n_1368=NOT(n_3658)
n_8041=NOT(u4_ep2_buf_800)
n_10200=NOT(g42904_I1_out)
\u4_u2_buf1_reg_1__Q=NOT(\u4_u2_buf1_reg_1__P0000)
g37824_X_S0_1=NOT(n_8518)
\u4_u1_dma_out_left_reg_9__P0000=NOT(\u4_u1_dma_out_left_reg_9__P0001)
\u4_u0_buf1_reg_22__Q=NOT(\u4_u0_buf1_reg_22__P0000)
g37826_X_S0_1=NOT(n_7900)
n_10430=NOT(g37951_I1_out)
n_8605=NOT(u4_ep2_buf_1324)
u4_u3_inta_reg_Q=NOT(u4_u3_inta_reg_P0000)
n_7117=NOT(g47667_I1_out)
\u1_u0_crc16_sum_reg_7__P0000=NOT(\u1_u0_crc16_sum_reg_7__P0001)
n_7518=NOT(g41897_I1_out)
n_3860=NOT(g48840_I2_out)
u4_ep2_csr_1925=NOT(\u4_u2_csr0_reg_2__P0000)
\u1_u0_pid_reg_2__P0000=NOT(\u1_u0_pid_reg_2__P0001)
u1_u2_rd_buf_149=NOT(\u1_u2_rd_buf0_reg_24__P0000)
n_13936=NOT(buf_174)
\u4_u2_csr1_reg_1__P0000=NOT(\u4_u2_csr1_reg_1__P0001)
n_2701=NOT(n_1310)
n_10346=NOT(g42321_I2_out)
n_12017=NOT(g39199_I1_out)
n_1350=NOT(g48784_I2_out)
n_12008=NOT(n_11933)
n_7740=NOT(n_13743)
n_12653=NOT(g38151_I1_out)
\u1_u2_sizd_c_reg_5__P0000=NOT(\u1_u2_sizd_c_reg_5__P0001)
n_1194=NOT(n_485)
n_2872=NOT(n_3627)
n_7991=NOT(u4_ep2_buf_1314)
\u1_u0_d1_reg_5__P0000=NOT(\u1_u0_d1_reg_5__P0001)
n_13029=NOT(g38468_I1_out)
n_11125=NOT(g37960_I1_out)
n_4787=NOT(g43368_I1_out)
n_4642=NOT(g45698_I1_out)
n_6512=NOT(g39629_I2_out)
g42206_X_S0_1=NOT(n_9462)
n_4049=NOT(n_3644)
u4_u0_dma_req_out_hold=NOT(u4_u0_dma_req_out_hold_reg_P0000)
n_9662=NOT(n_9669)
n_1463=NOT(n_1462)
n_13134=NOT(g45554_I2_out)
g38139_X_S0_1=NOT(n_13835)
g42989_X_S0_1=NOT(n_9590)
n_5775=NOT(n_5478)
n_10600=NOT(g42209_I1_out)
n_8979=NOT(g43613_I2_out)
n_14230=NOT(n_14224)
\u4_u2_buf1_reg_5__P0000=NOT(\u4_u2_buf1_reg_5__P0001)
\u4_u1_ienb_reg_1__P0000=NOT(\u4_u1_ienb_reg_1__P0001)
n_7613=NOT(u4_ep1_buf_1283)
n_6864=NOT(n_6324)
n_7690=NOT(g45360_I2_out)
n_7251=NOT(u4_ep1_buf_774)
n_3062=NOT(n_3061)
n_626=NOT(n_1078)
n_9137=NOT(g43207_I1_out)
u1_u3_buffer_full=NOT(u1_u3_buffer_full_reg_P0000)
\u4_u1_dma_out_cnt_11_=NOT(\u4_u1_dma_out_cnt_reg_11__P0000)
n_9912=NOT(n_7557)
n_232=NOT(\u0_u0_state_7_)
n_8533=NOT(n_7931)
n_12860=NOT(g38566_I1_out)
n_12691=NOT(g39792_I1_out)
n_8033=NOT(u4_ep2_buf_804)
n_3934=NOT(g47833_I2_out)
n_12423=NOT(g38855_I1_out)
n_2426=NOT(g46080_I1_out)
\u1_u2_sizu_c_reg_6__P0000=NOT(\u1_u2_sizu_c_reg_6__P0001)
n_9029=NOT(u4_ep3_buf_1339)
n_806=NOT(\u4_u1_dma_in_cnt_5_)
n_13389=NOT(n_13386)
\u4_u1_buf1_reg_16__Q=NOT(\u4_u1_buf1_reg_16__P0000)
n_12127=NOT(g39766_I1_out)
n_5034=NOT(n_5033)
n_7434=NOT(g42772_I1_out)
\u1_u2_dout_r_reg_2__P0000=NOT(\u1_u2_dout_r_reg_2__P0001)
\u1_u2_last_buf_adr_reg_8__P0000=NOT(\u1_u2_last_buf_adr_reg_8__P0001)
n_8709=NOT(g43287_I1_out)
\u4_buf0_reg_9__P0000=NOT(\u4_buf0_reg_9__P0001)
n_5675=NOT(g47616_I1_out)
n_5325=NOT(\u4_u2_buf0_orig_m3_2_)
\u4_u3_buf1_reg_29__Q=NOT(\u4_u3_buf1_reg_29__P0000)
n_7645=NOT(g45388_I2_out)
n_7812=NOT(g42528_I1_out)
n_2483=NOT(n_1825)
n_7989=NOT(u4_ep2_buf_1315)
n_4452=NOT(g47691_I2_out)
n_2237=NOT(n_4495)
\u4_u1_buf0_orig_m3_reg_4__Q=NOT(\u4_u1_buf0_orig_m3_reg_4__P0000)
\u4_u2_buf0_orig_reg_0__Q=NOT(\u4_u2_buf0_orig_reg_0__P0000)
\u1_u2_rd_buf1_reg_3__P0000=NOT(\u1_u2_rd_buf1_reg_3__P0001)
n_7282=NOT(g45280_I1_out)
mdout_240=NOT(\u1_u2_dout_r_reg_31__P0000)
\u1_u3_idin_reg_26__P0000=NOT(\u1_u3_idin_reg_26__P0001)
n_13786=NOT(g54513_I1_out)
u4_u3_r2_reg_P0000=NOT(u4_u3_r2_reg_P0001)
g44624_X_S0_1=NOT(n_9548)
u4_u0_set_r_reg_P0000=NOT(u4_u0_set_r_reg_P0001)
\u4_u3_buf1_reg_28__Q=NOT(\u4_u3_buf1_reg_28__P0000)
n_1917=NOT(\u4_u1_buf0_orig_reg_25__P0000)
\u1_u3_state_reg_3__P0000=NOT(\u1_u3_state_reg_3__P0001)
\u0_rx_data_reg_3__Q=NOT(\u0_rx_data_reg_3__P0000)
\u4_u3_int_stat_reg_2__P0000=NOT(\u4_u3_int_stat_reg_2__P0001)
\u1_u3_adr_reg_12__Q=NOT(\u1_u3_adr_reg_12__P0000)
n_5932=NOT(g44979_I1_out)
n_11925=NOT(g39946_I1_out)
\u4_u0_dma_out_left_reg_10__P0000=NOT(\u4_u0_dma_out_left_reg_10__P0001)
n_5391=NOT(g43423_I1_out)
n_10415=NOT(csr_111)
u4_u2_dma_req_in_hold_reg_P0000=NOT(u4_u2_dma_req_in_hold_reg_P0001)
n_12972=NOT(g38410_I1_out)
g39395_X_S0_1=NOT(n_11879)
n_11036=NOT(n_10510)
g42245_X_S0_1=NOT(n_9730)
\u4_buf1_reg_15__Q=NOT(\u4_buf1_reg_15__P0000)
\u1_u3_new_size_reg_1__Q=NOT(\u1_u3_new_size_reg_1__P0000)
\u4_u1_buf1_reg_10__P0000=NOT(\u4_u1_buf1_reg_10__P0001)
n_3996=NOT(g47663_I1_out)
n_5588=NOT(g45818_I1_out)
n_394=NOT(\u0_u0_state_12_)
\u4_u1_uc_dpd_reg_1__P0000=NOT(\u4_u1_uc_dpd_reg_1__P0001)
n_14242=NOT(g54930_I1_out)
\u4_u3_buf0_orig_reg_14__P0000=NOT(\u4_u3_buf0_orig_reg_14__P0001)
n_10322=NOT(g38133_I1_out)
rf2wb_d_551=NOT(\u4_dout_reg_26__P0000)
n_9144=NOT(g43558_I2_out)
g40455_X_S0_1=NOT(n_9730)
n_689=NOT(n_1735)
n_580=NOT(n_776)
\u1_u2_rd_buf0_reg_21__P0000=NOT(\u1_u2_rd_buf0_reg_21__P0001)
\u1_u0_token1_reg_4__P0000=NOT(\u1_u0_token1_reg_4__P0001)
n_2495=NOT(n_1679)
u4_u3_dma_ack_clr1_reg_Q=NOT(u4_u3_dma_ack_clr1_reg_P0000)
n_5903=NOT(g45230_I1_out)
\u1_mfm_cnt_reg_1__P0000=NOT(\u1_mfm_cnt_reg_1__P0001)
n_7409=NOT(g42955_I2_out)
\u1_u2_last_buf_adr_reg_4__P0000=NOT(\u1_u2_last_buf_adr_reg_4__P0001)
n_9044=NOT(g43585_I2_out)
n_8124=NOT(g42825_I1_out)
g43007_X_S0_1=NOT(n_8812)
\u4_u2_buf0_orig_reg_21__P0000=NOT(\u4_u2_buf0_orig_reg_21__P0001)
u1_u2_rd_buf_138=NOT(\u1_u2_rd_buf0_reg_13__P0000)
n_12947=NOT(n_12945)
n_9867=NOT(n_956)
n_7496=NOT(g42465_I1_out)
n_7513=NOT(g38576_I1_out)
n_7099=NOT(g42470_I1_out)
\u5_wb_data_o_reg_5__P0000=NOT(\u5_wb_data_o_reg_5__P0001)
\u4_u1_buf1_reg_17__P0000=NOT(\u4_u1_buf1_reg_17__P0001)
\u4_u0_dma_in_cnt_3_=NOT(\u4_u0_dma_in_cnt_reg_3__P0000)
\u1_u2_rd_buf0_reg_29__P0000=NOT(\u1_u2_rd_buf0_reg_29__P0001)
buf_185=NOT(\u4_buf1_reg_28__P0000)
n_12152=NOT(g39120_I2_out)
n_12690=NOT(g38397_I1_out)
n_3105=NOT(n_2615)
n_159=NOT(\u4_int_srcb_8_)
n_10526=NOT(g38217_I1_out)
\u1_u2_rd_buf0_reg_15__P0000=NOT(\u1_u2_rd_buf0_reg_15__P0001)
\u5_wb_data_o_reg_16__P0000=NOT(\u5_wb_data_o_reg_16__P0001)
\u4_csr_reg_31__Q=NOT(\u4_csr_reg_31__P0000)
n_11680=NOT(n_11679)
\u4_u3_buf1_reg_7__P0000=NOT(\u4_u3_buf1_reg_7__P0001)
\u0_u0_ps_cnt_reg_0__Q=NOT(\u0_u0_ps_cnt_reg_0__P0000)
\u4_u1_ienb_reg_0__Q=NOT(\u4_u1_ienb_reg_0__P0000)
\u4_u1_dma_in_cnt_0_=NOT(\u4_u1_dma_in_cnt_reg_0__P0000)
\u4_u1_buf1_reg_12__Q=NOT(\u4_u1_buf1_reg_12__P0000)
n_13838=NOT(g54563_I1_out)
n_13153=NOT(n_13449)
n_12685=NOT(n_1990)
n_6691=NOT(u4_ep1_csr)
\u1_u2_sizu_c_reg_4__P0000=NOT(\u1_u2_sizu_c_reg_4__P0001)
\u4_u1_buf1_reg_14__Q=NOT(\u4_u1_buf1_reg_14__P0000)
g38214_X_S0_1=NOT(n_10206)
n_6843=NOT(u4_u0_buf0_orig_111)
n_9067=NOT(buf_138)
n_1417=NOT(\u4_csr_reg_24__P0000)
\u4_u1_uc_bsel_reg_1__P0000=NOT(\u4_u1_uc_bsel_reg_1__P0001)
g39594_X_S0_1=NOT(u1_u2_word_done)
\u4_u0_buf1_reg_21__Q=NOT(\u4_u0_buf1_reg_21__P0000)
n_7049=NOT(g43114_I2_out)
\u1_u0_token1_reg_5__P0000=NOT(\u1_u0_token1_reg_5__P0001)
\u4_u0_buf0_reg_21__P0000=NOT(\u4_u0_buf0_reg_21__P0001)
n_4639=NOT(g46301_I1_out)
n_848=NOT(g48821_I2_out)
\u1_u3_size_next_r_reg_10__P0000=NOT(\u1_u3_size_next_r_reg_10__P0001)
\u4_u0_iena_reg_2__Q=NOT(\u4_u0_iena_reg_2__P0000)
n_7254=NOT(u4_ep1_buf_785)
n_5954=NOT(\u4_u1_buf0_orig_m3_6_)
\u4_buf1_reg_29__P0000=NOT(\u4_buf1_reg_29__P0001)
\u1_u3_new_sizeb_reg_9__P0000=NOT(\u1_u3_new_sizeb_reg_9__P0001)
u1_u2_wr_done_reg_Q=NOT(u1_u2_wr_done_reg_P0000)
n_7212=NOT(u4_ep1_buf_1284)
\u4_u2_dma_in_cnt_reg_4__P0000=NOT(\u4_u2_dma_in_cnt_reg_4__P0001)
n_6118=NOT(g43301_I1_out)
g42302_X_S0_1=NOT(n_8635)
n_10412=NOT(g40229_I1_out)
frm_nat_371=NOT(\u1_frame_no_r_reg_1__P0000)
n_8429=NOT(g42524_I1_out)
n_11344=NOT(g37955_I1_out)
n_6239=NOT(n_4587)
n_3965=NOT(g47753_I2_out)
mdout_236=NOT(\u1_u2_dout_r_reg_27__P0000)
g38417_X_S0_1=NOT(n_12918)
\u4_u1_dma_in_cnt_4_=NOT(\u4_u1_dma_in_cnt_reg_4__P0000)
n_4687=NOT(g47633_I1_out)
n_667=NOT(n_1428)
u1_u3_buf1_na_reg_P0000=NOT(u1_u3_buf1_na_reg_P0001)
u0_u0_me_ps_2_5_us=NOT(u0_u0_me_ps_2_5_us_reg_P0000)
\u1_u3_state_7_=NOT(\u1_u3_state_reg_7__P0000)
g42988_X_S0_1=NOT(n_9590)
n_6419=NOT(g38281_I1_out)
n_4354=NOT(g47793_I2_out)
u4_u2_dma_ack_wr1_reg_P0000=NOT(u4_u2_dma_ack_wr1_reg_P0001)
\u0_DataOut_reg_6__P0000=NOT(\u0_DataOut_reg_6__P0001)
u4_u2_r1_reg_Q=NOT(u4_u2_r1_reg_P0000)
n_2662=NOT(n_2133)
g37828_X_S0_1=NOT(n_7900)
\u0_u0_idle_cnt1_reg_7__P0000=NOT(\u0_u0_idle_cnt1_reg_7__P0001)
n_12927=NOT(g38257_I1_out)
g47875_X_S0_1=NOT(n_2377)
n_7202=NOT(u4_ep1_buf_1296)
n_9823=NOT(n_8809)
n_5090=NOT(n_5338)
n_8427=NOT(g42526_I1_out)
\u4_u0_dma_out_cnt_reg_2__P0000=NOT(\u4_u0_dma_out_cnt_reg_2__P0001)
n_7644=NOT(u4_ep0_buf_1258)
u4_u0_dma_ack_clr1_reg_P0000=NOT(u4_u0_dma_ack_clr1_reg_P0001)
n_10353=NOT(g42316_I2_out)
u4_u3_int_stat_940=NOT(\u4_u3_int_stat_reg_1__P0000)
\u1_u2_rx_data_st_r_reg_5__P0000=NOT(\u1_u2_rx_data_st_r_reg_5__P0001)
n_3767=NOT(n_3298)
\u0_u0_state_reg_8__P0000=NOT(\u0_u0_state_reg_8__P0001)
n_13108=NOT(g37426_I1_out)
n_465=NOT(n_3576)
n_8312=NOT(g42631_I1_out)
n_6993=NOT(\u4_u3_buf0_orig_reg_21__P0000)
n_6537=NOT(n_13439)
rf2wb_d_539=NOT(\u4_dout_reg_14__P0000)
\u1_u0_d0_reg_6__Q=NOT(\u1_u0_d0_reg_6__P0000)
u4_attach_r_reg_Q=NOT(u4_attach_r_reg_P0000)
n_4118=NOT(g46594_I1_out)
\u4_u3_buf0_reg_28__Q=NOT(\u4_u3_buf0_reg_28__P0000)
\u0_u0_state_9_=NOT(\u0_u0_state_reg_9__P0000)
\u4_u3_dma_out_cnt_reg_0__P0000=NOT(\u4_u3_dma_out_cnt_reg_0__P0001)
\u4_u1_csr1_reg_1__P0000=NOT(\u4_u1_csr1_reg_1__P0001)
n_10820=NOT(g40350_I1_out)
n_10958=NOT(g37663_I1_out)
\u4_u1_csr1_reg_0__P0000=NOT(\u4_u1_csr1_reg_0__P0001)
\u1_frame_no_r_reg_4__P0000=NOT(\u1_frame_no_r_reg_4__P0001)
n_12987=NOT(g37658_I1_out)
g37910_X_S0_1=NOT(n_9823)
\u4_u2_int_stat_reg_0__P0000=NOT(\u4_u2_int_stat_reg_0__P0001)
n_8731=NOT(g42924_I1_out)
n_953=NOT(n_13315)
n_14113=NOT(n_14112)
n_12719=NOT(g38400_I1_out)
n_2170=NOT(n_2169)
u4_u0_dma_req_in_hold=NOT(u4_u0_dma_req_in_hold_reg_P0000)
n_14434=NOT(n_14433)
n_3820=NOT(g44709_I2_out)
\u4_u2_dma_out_left_reg_5__P0000=NOT(\u4_u2_dma_out_left_reg_5__P0001)
\u0_u0_me_ps2_3_=NOT(\u0_u0_me_ps2_reg_3__P0000)
n_3940=NOT(g47814_I2_out)
n_5585=NOT(g45877_I1_out)
g37914_X_S0_1=NOT(n_9328)
n_4425=NOT(g47712_I2_out)
n_13928=NOT(g54637_I2_out)
g39777_X_S0_1=NOT(n_12074)
n_1293=NOT(\u4_u0_dma_out_cnt_reg_0__P0000)
n_879=NOT(n_2696)
\u4_u0_dma_out_cnt_2_=NOT(\u4_u0_dma_out_cnt_reg_2__P0000)
\u1_u2_dout_r_reg_7__P0000=NOT(\u1_u2_dout_r_reg_7__P0001)
\u5_state_2_=NOT(\u5_state_reg_2__P0000)
\u1_u2_last_buf_adr_reg_0__P0000=NOT(\u1_u2_last_buf_adr_reg_0__P0001)
u1_u3_buf0_na_reg_P0000=NOT(u1_u3_buf0_na_reg_P0001)
u4_ep2_csr_1942=NOT(\u4_u2_csr1_reg_4__P0000)
\u4_buf1_reg_8__Q=NOT(\u4_buf1_reg_8__P0000)
rf2wb_d_536=NOT(\u4_dout_reg_11__P0000)
n_12129=NOT(g39764_I1_out)
\u1_u2_adr_cw_reg_0__P0000=NOT(\u1_u2_adr_cw_reg_0__P0001)
\u1_u2_dout_r_reg_27__P0000=NOT(\u1_u2_dout_r_reg_27__P0001)
n_1926=NOT(n_1669)
g39781_X_S0_1=NOT(n_12074)
n_13812=NOT(g54531_I1_out)
n_2561=NOT(n_14229)
g39003_X_S0_1=NOT(n_12162)
n_3753=NOT(g46519_I1_out)
n_1285=NOT(n_2305)
csr_110=NOT(\u4_csr_reg_15__P0000)
n_4825=NOT(g47684_I2_out)
n_7010=NOT(\u4_u3_buf0_orig_reg_30__P0000)
n_11176=NOT(g40833_I1_out)
\u4_u2_csr0_reg_7__P0000=NOT(\u4_u2_csr0_reg_7__P0001)
n_1007=NOT(u4_u1_iena_935)
g39380_X_S0_1=NOT(n_11864)
g43632_X_S0_1=NOT(n_6455)
n_7632=NOT(g45398_I2_out)
idin_338=NOT(\u1_u3_idin_reg_18__P0000)
g42230_X_S0_1=NOT(n_9590)
n_2753=NOT(n_4713)
g38008_X_S0_1=NOT(n_9542)
n_7264=NOT(u4_ep0_buf_741)
\u1_u1_crc16_reg_8__P0000=NOT(\u1_u1_crc16_reg_8__P0001)
funct_adr_195=NOT(\u4_funct_adr_reg_6__P0000)
n_4401=NOT(g47736_I2_out)
n_447=NOT(\u0_u0_state_3_)
g47914_X_S0_1=NOT(n_3118)
n_12989=NOT(g37657_I1_out)
\u1_u2_sizu_c_reg_5__P0000=NOT(\u1_u2_sizu_c_reg_5__P0001)
\u4_u3_buf0_reg_31__Q=NOT(\u4_u3_buf0_reg_31__P0000)
n_10308=NOT(g40367_I1_out)
\u4_u1_buf0_reg_14__P0000=NOT(\u4_u1_buf0_reg_14__P0001)
n_4350=NOT(g47801_I2_out)
n_7553=NOT(n_6544)
n_9000=NOT(g43604_I2_out)
n_7097=NOT(g43180_I1_out)
\u1_u0_d2_reg_6__P0000=NOT(\u1_u0_d2_reg_6__P0001)
u4_ep3_csr_1984=NOT(\u4_u3_uc_bsel_reg_0__P0000)
dma_out_buf_avail=NOT(u4_dma_out_buf_avail_reg_P0000)
n_13828=NOT(g54549_I1_out)
n_7177=NOT(u4_ep0_buf_745)
u4_u3_ep_match_r=NOT(u4_u3_ep_match_r_reg_P0000)
n_13490=NOT(n_14276)
g44645_X_S0_1=NOT(n_10206)
u0_u0_me_ps_2_5_us_reg_P0000=NOT(u0_u0_me_ps_2_5_us_reg_P0001)
n_239=NOT(n_6165)
\u4_u3_buf1_reg_0__Q=NOT(\u4_u3_buf1_reg_0__P0000)
n_3359=NOT(\u4_csr_reg_5__P0000)
g54653_X_S0_1=NOT(n_5446)
n_9947=NOT(g42906_I1_out)
n_8701=NOT(g43422_I1_out)
n_9653=NOT(g42371_I2_out)
g39405_X_S0_1=NOT(n_11877)
\u4_u3_buf1_reg_17__P0000=NOT(\u4_u3_buf1_reg_17__P0001)
n_5655=NOT(g44572_I1_out)
\u5_state_reg_0__P0000=NOT(\u5_state_reg_0__P0001)
g45521_X_S0_1=NOT(n_8852)
\u1_u2_rd_buf0_reg_16__P0000=NOT(\u1_u2_rd_buf0_reg_16__P0001)
n_5562=NOT(g45995_I1_out)
n_6425=NOT(g38280_I1_out)
\u4_u3_ienb_reg_3__P0000=NOT(\u4_u3_ienb_reg_3__P0001)
n_1113=NOT(n_786)
u4_u1_r2=NOT(u4_u1_r2_reg_P0000)
\u1_u2_rd_buf0_reg_31__P0000=NOT(\u1_u2_rd_buf0_reg_31__P0001)
n_9319=NOT(g44587_I1_out)
\u0_u0_state_10_=NOT(\u0_u0_state_reg_10__P0000)
n_1178=NOT(n_2270)
g43006_X_S0_1=NOT(n_8812)
n_10332=NOT(g42332_I2_out)
n_5855=NOT(g45675_I1_out)
\u4_csr_reg_17__P0000=NOT(\u4_csr_reg_17__P0001)
n_9061=NOT(g43574_I2_out)
g42986_X_S0_1=NOT(n_9590)
n_916=NOT(u1_u2_rx_data_st_r_3)
g45526_X_S0_1=NOT(n_8852)
n_922=NOT(g48569_I1_out)
n_5485=NOT(g46353_I1_out)
n_4953=NOT(\u4_u3_dma_in_cnt_reg_1__P0000)
n_221=NOT(\u1_u2_state_3_)
u1_u3_size_next_r_75=NOT(\u1_u3_size_next_r_reg_10__P0000)
\u4_u3_buf0_reg_22__P0000=NOT(\u4_u3_buf0_reg_22__P0001)
\u1_u0_crc16_sum_reg_15__P0000=NOT(\u1_u0_crc16_sum_reg_15__P0001)
g44631_X_S0_1=NOT(n_8925)
\u4_u3_buf1_reg_11__Q=NOT(\u4_u3_buf1_reg_11__P0000)
n_11126=NOT(g37959_I1_out)
\u4_u1_buf0_reg_3__Q=NOT(\u4_u1_buf0_reg_3__P0000)
n_8809=NOT(n_10206)
g39382_X_S0_1=NOT(n_11864)
n_2124=NOT(n_2123)
n_11260=NOT(g37788_I1_out)
\u1_u3_adr_r_14_=NOT(\u1_u3_adr_r_reg_14__P0000)
n_8732=NOT(g42923_I1_out)
n_5095=NOT(n_13185)
n_6755=NOT(n_7358)
\u4_u3_buf0_orig_reg_26__P0000=NOT(\u4_u3_buf0_orig_reg_26__P0001)
n_14114=NOT(g54810_I1_out)
n_2620=NOT(n_4119)
n_8206=NOT(g42739_I1_out)
u1_u2_rd_buf_128=NOT(\u1_u2_rd_buf0_reg_3__P0000)
n_5255=NOT(g45898_I1_out)
\u4_u0_dma_in_cnt_4_=NOT(\u4_u0_dma_in_cnt_reg_4__P0000)
\u4_u1_iena_reg_4__Q=NOT(\u4_u1_iena_reg_4__P0000)
\u4_u1_buf1_reg_7__Q=NOT(\u4_u1_buf1_reg_7__P0000)
n_13752=NOT(\u1_u2_adr_cb_2_)
n_1989=NOT(n_1988)
n_8412=NOT(g42538_I1_out)
n_1324=NOT(n_3044)
n_12086=NOT(g39758_I1_out)
u4_ep1_inta=NOT(u4_u1_inta_reg_P0000)
\u1_u2_dtmp_r_reg_26__P0000=NOT(\u1_u2_dtmp_r_reg_26__P0001)
n_1125=NOT(n_1860)
n_13091=NOT(n_13090)
\u1_u2_dtmp_r_reg_7__P0000=NOT(\u1_u2_dtmp_r_reg_7__P0001)
g40809_X_S0_1=NOT(n_9590)
n_6600=NOT(u4_u2_buf0_orig_107)
n_3745=NOT(g46534_I1_out)
n_9350=NOT(g43191_I1_out)
n_1212=NOT(u4_u1_ienb_953)
n_885=NOT(n_501)
n_4317=NOT(g47845_I2_out)
n_4813=NOT(g47762_I2_out)
n_7610=NOT(u4_ep1_buf_1285)
n_1150=NOT(n_394)
\u4_u2_buf1_reg_28__Q=NOT(\u4_u2_buf1_reg_28__P0000)
n_3937=NOT(g47824_I2_out)
n_9108=NOT(g43534_I2_out)
n_8956=NOT(g43625_I2_out)
u1_u3_pid_PING_r_reg_P0000=NOT(u1_u3_pid_PING_r_reg_P0001)
\u4_u1_buf0_reg_18__P0000=NOT(\u4_u1_buf0_reg_18__P0001)
n_13826=NOT(g54552_I1_out)
\u1_u3_new_size_reg_4__P0000=NOT(\u1_u3_new_size_reg_4__P0001)
n_2618=NOT(g48559_I1_out)
inta_o=NOT(u4_inta_reg_P0000)
frm_nat=NOT(\u1_sof_time_reg_0__P0000)
n_172=NOT(u1_u0_d_25)
g43634_X_S0_1=NOT(n_8688)
\u4_u1_csr1_reg_9__P0000=NOT(\u4_u1_csr1_reg_9__P0001)
\u1_u3_idin_reg_24__P0000=NOT(\u1_u3_idin_reg_24__P0001)
frm_nat_356=NOT(\u1_sof_time_reg_2__P0000)
n_598=NOT(\u4_u1_dma_in_cnt_0_)
n_3486=NOT(\u4_buf1_reg_21__P0000)
\u4_u2_buf1_reg_30__Q=NOT(\u4_u2_buf1_reg_30__P0000)
\u4_u0_dma_out_left_reg_5__P0000=NOT(\u4_u0_dma_out_left_reg_5__P0001)
n_1291=NOT(n_1447)
n_9142=NOT(buf_142)
n_109=NOT(n_1532)
n_993=NOT(u4_u0_iena_915)
n_5347=NOT(g43794_I1_out)
\u4_u1_dma_out_cnt_reg_0__P0000=NOT(\u4_u1_dma_out_cnt_reg_0__P0001)
n_8682=NOT(\u1_u0_token0_reg_3__P0000)
n_3574=NOT(g47898_I2_out)
g44632_X_S0_1=NOT(n_9829)
g43083_X_S0_1=NOT(n_7900)
n_845=NOT(n_1635)
\u4_utmi_vend_ctrl_reg_0__P0000=NOT(\u4_utmi_vend_ctrl_reg_0__P0001)
g42994_X_S0_1=NOT(n_8812)
n_8308=NOT(g42636_I1_out)
n_2995=NOT(n_7029)
g42312_X_S0_1=NOT(n_8635)
u4_ep2_csr_1931=NOT(\u4_u2_csr0_reg_8__P0000)
n_8849=NOT(buf_170)
n_4380=NOT(g47763_I2_out)
u4_u2_ep_match_r=NOT(u4_u2_ep_match_r_reg_P0000)
n_9578=NOT(idin_324)
g42306_X_S0_1=NOT(n_8635)
\u1_u2_last_buf_adr_reg_10__Q=NOT(\u1_u2_last_buf_adr_reg_10__P0000)
\u0_u0_me_ps_reg_7__Q=NOT(\u0_u0_me_ps_reg_7__P0000)
n_8872=NOT(n_8538)
g40446_X_S0_1=NOT(n_11381)
n_12640=NOT(g38718_I1_out)
\u4_u2_uc_dpd_reg_1__P0000=NOT(\u4_u2_uc_dpd_reg_1__P0001)
\u4_u3_buf0_reg_19__P0000=NOT(\u4_u3_buf0_reg_19__P0001)
g42299_X_S0_1=NOT(n_8635)
n_8969=NOT(u4_ep3_buf_825)
n_2707=NOT(n_2706)
\u1_u3_tx_data_to_cnt_reg_6__P0000=NOT(\u1_u3_tx_data_to_cnt_reg_6__P0001)
u1_u3_size_next_r_76=NOT(\u1_u3_size_next_r_reg_11__P0000)
\u4_u2_csr1_reg_4__P0000=NOT(\u4_u2_csr1_reg_4__P0001)
n_173=NOT(u4_u3_r1)
n_206=NOT(\u1_u0_crc16_sum_15_)
\u1_u2_rd_buf0_reg_9__P0000=NOT(\u1_u2_rd_buf0_reg_9__P0001)
n_1783=NOT(u4_u3_r5)
n_3223=NOT(n_4046)
n_5852=NOT(g45685_I1_out)
\u4_u0_buf1_reg_4__P0000=NOT(\u4_u0_buf1_reg_4__P0001)
\u4_buf1_reg_20__P0000=NOT(\u4_buf1_reg_20__P0001)
\u4_u2_buf1_reg_1__P0000=NOT(\u4_u2_buf1_reg_1__P0001)
\u4_u0_buf1_reg_7__P0000=NOT(\u4_u0_buf1_reg_7__P0001)
n_7165=NOT(u4_ep1_buf_779)
n_9430=NOT(n_9221)
n_8035=NOT(u4_ep2_buf_1305)
n_4419=NOT(g47715_I2_out)
\u5_wb_data_o_reg_13__P0000=NOT(\u5_wb_data_o_reg_13__P0001)
n_2276=NOT(g47628_I1_out)
n_12460=NOT(n_12358)
\u4_u0_ienb_reg_2__Q=NOT(\u4_u0_ienb_reg_2__P0000)
n_13468=NOT(n_12280)
n_10349=NOT(g42319_I2_out)
n_8419=NOT(g42533_I1_out)
\u4_u3_dma_in_cnt_2_=NOT(\u4_u3_dma_in_cnt_reg_2__P0000)
n_1207=NOT(u4_u3_ienb_941)
g43000_X_S0_1=NOT(n_8812)
\u1_u0_crc16_sum_9_=NOT(\u1_u0_crc16_sum_reg_9__P0000)
\u4_inta_msk_reg_2__P0000=NOT(\u4_inta_msk_reg_2__P0001)
n_875=NOT(u4_u0_iena_935)
\u4_u3_csr0_reg_9__P0000=NOT(\u4_u3_csr0_reg_9__P0001)
\u1_hms_cnt_3_=NOT(\u1_hms_cnt_reg_3__P0000)
n_8029=NOT(n_10858)
g43089_X_S0_1=NOT(n_7900)
g41409_X_S0_1=NOT(u4_u2_r5)
n_12417=NOT(g38894_I1_out)
n_3144=NOT(n_14027)
\u1_u3_idin_reg_25__P0000=NOT(\u1_u3_idin_reg_25__P0001)
g40444_X_S0_1=NOT(n_11381)
phy_rst_pad_o=NOT(n_13842)
\u4_u1_dma_out_cnt_reg_8__P0000=NOT(\u4_u1_dma_out_cnt_reg_8__P0001)
\u4_buf1_reg_5__Q=NOT(\u4_buf1_reg_5__P0000)
n_7650=NOT(u4_ep0_buf_1273)
\u4_u0_dma_out_left_reg_4__P0000=NOT(\u4_u0_dma_out_left_reg_4__P0001)
n_6806=NOT(u4_u0_buf0_orig_100)
\u4_u2_buf0_reg_9__P0000=NOT(\u4_u2_buf0_reg_9__P0001)
n_5789=NOT(n_5496)
n_14229=NOT(n_14222)
n_2084=NOT(n_1121)
\u4_u3_dma_in_cnt_reg_3__P0000=NOT(\u4_u3_dma_in_cnt_reg_3__P0001)
\u4_u0_csr1_reg_2__P0000=NOT(\u4_u0_csr1_reg_2__P0001)
u4_u3_dma_out_buf_avail_reg_P0000=NOT(u4_u3_dma_out_buf_avail_reg_P0001)
u1_u0_rxv2_reg_Q=NOT(u1_u0_rxv2_reg_P0000)
SuspendM_pad_o=NOT(n_2802)
\u4_dout_reg_21__P0000=NOT(\u4_dout_reg_21__P0001)
n_6863=NOT(n_6862)
n_4390=NOT(g47747_I2_out)
\u4_u1_csr0_reg_6__P0000=NOT(\u4_u1_csr0_reg_6__P0001)
n_9065=NOT(g43572_I2_out)
rf2wb_d_552=NOT(\u4_dout_reg_27__P0000)
n_169=NOT(u0_u0_me_cnt_100_ms)
n_10927=NOT(g39563_I1_out)
\u1_u2_rd_buf1_reg_14__P0000=NOT(\u1_u2_rd_buf1_reg_14__P0001)
\u4_u2_csr0_reg_0__P0000=NOT(\u4_u2_csr0_reg_0__P0001)
g43044_X_S0_1=NOT(n_8518)
n_3963=NOT(g47756_I2_out)
n_12887=NOT(g38608_I1_out)
n_2693=NOT(g47657_I1_out)
\u4_u0_csr0_reg_8__P0000=NOT(\u4_u0_csr0_reg_8__P0001)
\u1_u3_new_size_reg_7__P0000=NOT(\u1_u3_new_size_reg_7__P0001)
n_3961=NOT(g47761_I2_out)
n_7768=NOT(g43276_I1_out)
n_5042=NOT(g45243_I1_out)
\u4_u1_buf0_orig_26_=NOT(\u4_u1_buf0_orig_reg_26__P0000)
g43060_X_S0_1=NOT(n_9912)
u1_u2_rd_buf0=NOT(\u1_u2_rd_buf0_reg_0__P0000)
n_7449=NOT(g42668_I1_out)
n_5926=NOT(g45044_I1_out)
n_7919=NOT(g41357_I1_out)
n_12753=NOT(n_12790)
\u1_u3_adr_reg_7__Q=NOT(\u1_u3_adr_reg_7__P0000)
g40431_X_S0_1=NOT(u4_u3_r5)
\u4_u1_dma_out_left_reg_1__P0000=NOT(\u4_u1_dma_out_left_reg_1__P0001)
n_3068=NOT(n_13746)
g47928_X_S0_1=NOT(n_3118)
g40850_X_S0_1=NOT(u4_u1_r5)
\u4_u1_csr1_reg_8__Q=NOT(\u4_u1_csr1_reg_8__P0000)
u4_u0_r5_reg_P0000=NOT(u4_u0_r5_reg_P0001)
\u4_u3_buf0_orig_reg_23__P0000=NOT(\u4_u3_buf0_orig_reg_23__P0001)
n_10305=NOT(g40378_I1_out)
n_8304=NOT(g42639_I1_out)
\u4_u2_buf0_orig_29_=NOT(\u4_u2_buf0_orig_reg_29__P0000)
g43058_X_S0_1=NOT(n_9912)
n_6117=NOT(g43302_I1_out)
u4_ep1_csr_1918=NOT(\u4_u1_csr1_reg_11__P0000)
\u4_u0_buf1_reg_10__P0000=NOT(\u4_u0_buf1_reg_10__P0001)
\u4_u2_dma_in_cnt_reg_3__P0000=NOT(\u4_u2_dma_in_cnt_reg_3__P0001)
n_11295=NOT(g42168_I1_out)
\u1_u0_token0_reg_0__P0000=NOT(\u1_u0_token0_reg_0__P0001)
\u4_u0_dma_in_cnt_reg_3__P0000=NOT(\u4_u0_dma_in_cnt_reg_3__P0001)
n_11061=NOT(g39956_I1_out)
n_8904=NOT(u4_ep3_buf_1343)
\u4_u3_csr0_reg_12__Q=NOT(\u4_u3_csr0_reg_12__P0000)
n_13148=NOT(n_13504)
\u4_u3_buf1_reg_27__Q=NOT(\u4_u3_buf1_reg_27__P0000)
\u0_u0_idle_cnt1_2_=NOT(\u0_u0_idle_cnt1_reg_2__P0000)
n_10336=NOT(g42329_I2_out)
n_2015=NOT(n_2014)
\u4_u2_buf0_orig_reg_15__P0000=NOT(\u4_u2_buf0_orig_reg_15__P0001)
n_10974=NOT(g40883_I1_out)
\u0_u0_line_state_r_0_=NOT(\u0_u0_line_state_r_reg_0__P0000)
\u4_u2_dma_out_cnt_reg_11__P0000=NOT(\u4_u2_dma_out_cnt_reg_11__P0001)
\u4_u1_buf1_reg_4__P0000=NOT(\u4_u1_buf1_reg_4__P0001)
n_2698=NOT(n_2697)
\u4_u1_dma_out_left_2_=NOT(\u4_u1_dma_out_left_reg_2__P0000)
n_6985=NOT(u4_u1_buf0_orig)
n_12584=NOT(g38762_I1_out)
n_9429=NOT(g42200_I1_out)
\u4_buf1_reg_15__P0000=NOT(\u4_buf1_reg_15__P0001)
n_10001=NOT(g42339_I2_out)
\u4_u0_buf0_orig_reg_7__P0000=NOT(\u4_u0_buf0_orig_reg_7__P0001)
n_8531=NOT(n_7929)
\u1_u2_sizd_c_reg_13__P0000=NOT(\u1_u2_sizd_c_reg_13__P0001)
\u4_u1_buf0_orig_m3_reg_9__P0000=NOT(\u4_u1_buf0_orig_m3_reg_9__P0001)
g47939_X_S0_1=NOT(n_3567)
u1_u2_mack_r_reg_P0000=NOT(u1_u2_mack_r_reg_P0001)
\u0_u0_me_cnt_2_=NOT(\u0_u0_me_cnt_reg_2__P0000)
n_2673=NOT(n_3262)
u1_u2_rd_buf_139=NOT(\u1_u2_rd_buf0_reg_14__P0000)
n_5480=NOT(g46375_I1_out)
n_6251=NOT(g44935_I1_out)
n_3971=NOT(g47734_I2_out)
\u1_u2_last_buf_adr_reg_11__P0000=NOT(\u1_u2_last_buf_adr_reg_11__P0001)
n_4004=NOT(g47585_I1_out)
\u4_u2_int_stat_reg_1__P0000=NOT(\u4_u2_int_stat_reg_1__P0001)
u4_u1_intb_reg_P0000=NOT(u4_u1_intb_reg_P0001)
\u0_u0_idle_cnt1_reg_6__P0000=NOT(\u0_u0_idle_cnt1_reg_6__P0001)
\u4_u0_dma_out_cnt_reg_9__P0000=NOT(\u4_u0_dma_out_cnt_reg_9__P0001)
\u4_u1_dma_out_left_reg_11__Q=NOT(\u4_u1_dma_out_left_reg_11__P0000)
\u4_u3_buf0_orig_reg_13__Q=NOT(\u4_u3_buf0_orig_reg_13__P0000)
n_3053=NOT(n_4278)
n_12167=NOT(g39046_I1_out)
n_9036=NOT(g43590_I2_out)
n_5875=NOT(g41416_I2_out)
n_5856=NOT(g45667_I1_out)
n_6086=NOT(g40754_I1_out)
rf2wb_d_550=NOT(\u4_dout_reg_25__P0000)
\u4_u2_csr0_reg_4__P0000=NOT(\u4_u2_csr0_reg_4__P0001)
n_5363=NOT(g40466_I2_out)
\u4_u0_dma_in_cnt_reg_11__P0000=NOT(\u4_u0_dma_in_cnt_reg_11__P0001)
n_10745=NOT(g40904_I1_out)
n_5745=NOT(g42180_I1_out)
g47910_X_S0_1=NOT(n_3567)
n_13244=NOT(n_14459)
g44671_X_S0_1=NOT(n_9542)
n_3229=NOT(n_3228)
\u4_u0_buf0_orig_reg_17__Q=NOT(\u4_u0_buf0_orig_reg_17__P0000)
n_3077=NOT(n_4894)
n_9985=NOT(g42351_I2_out)
n_9048=NOT(g43582_I2_out)
n_8803=NOT(g43541_I2_out)
g43032_X_S0_1=NOT(n_9730)
\u4_u0_dma_out_cnt_8_=NOT(\u4_u0_dma_out_cnt_reg_8__P0000)
n_14278=NOT(n_14265)
n_10514=NOT(n_11075)
\u4_u2_dma_out_cnt_reg_2__P0000=NOT(\u4_u2_dma_out_cnt_reg_2__P0001)
g41408_X_S0_1=NOT(u4_u1_r5)
n_13667=NOT(n_13665)
\u1_u2_dtmp_r_reg_12__P0000=NOT(\u1_u2_dtmp_r_reg_12__P0001)
n_7308=NOT(g44597_I1_out)
n_11911=NOT(g40429_I1_out)
\u4_u1_int_stat_reg_4__P0000=NOT(\u4_u1_int_stat_reg_4__P0001)
n_8980=NOT(u4_ep3_buf_847)
n_4116=NOT(g46727_I1_out)
\u1_u3_rx_ack_to_cnt_reg_3__P0000=NOT(\u1_u3_rx_ack_to_cnt_reg_3__P0001)
n_11875=NOT(n_11622)
g39789_X_S0_1=NOT(u4_u3_r5)
csr_117=NOT(\u4_csr_reg_22__P0000)
\u4_buf1_reg_4__Q=NOT(\u4_buf1_reg_4__P0000)
u4_ep2_csr_1951=NOT(\u4_u2_uc_dpd_reg_0__P0000)
n_231=NOT(\u5_state_5_)
idin_347=NOT(\u1_u3_idin_reg_27__P0000)
\u4_u2_buf0_orig_reg_12__Q=NOT(\u4_u2_buf0_orig_reg_12__P0000)
n_7051=NOT(g43112_I2_out)
\u1_u2_rd_buf1_reg_19__P0000=NOT(\u1_u2_rd_buf1_reg_19__P0001)
\u4_u3_buf0_orig_m3_reg_8__P0000=NOT(\u4_u3_buf0_orig_m3_reg_8__P0001)
n_4001=NOT(g47612_I1_out)
n_8858=NOT(buf1)
n_7458=NOT(g42576_I1_out)
n_569=NOT(n_542)
\u4_u0_buf0_reg_21__Q=NOT(\u4_u0_buf0_reg_21__P0000)
n_9650=NOT(g42374_I2_out)
\u0_u0_chirp_cnt_reg_2__P0000=NOT(\u0_u0_chirp_cnt_reg_2__P0001)
\u4_u1_buf0_reg_26__Q=NOT(\u4_u1_buf0_reg_26__P0000)
n_8433=NOT(g42521_I1_out)
n_3982=NOT(g47716_I2_out)
\u1_u2_rd_buf1_reg_31__P0000=NOT(\u1_u2_rd_buf1_reg_31__P0001)
\u4_u1_csr1_reg_6__P0000=NOT(\u4_u1_csr1_reg_6__P0001)
\u5_wb_data_o_reg_27__P0000=NOT(\u5_wb_data_o_reg_27__P0001)
u1_u2_rd_buf_171=NOT(\u1_u2_rd_buf1_reg_15__P0000)
\u5_wb_data_o_reg_20__P0000=NOT(\u5_wb_data_o_reg_20__P0001)
n_917=NOT(n_2259)
n_5518=NOT(g46292_I1_out)
\u1_u2_dout_r_reg_17__P0000=NOT(\u1_u2_dout_r_reg_17__P0001)
n_4466=NOT(g47678_I2_out)
n_654=NOT(\u5_state_3_)
n_12202=NOT(n_12267)
\u4_u3_csr0_reg_2__P0000=NOT(\u4_u3_csr0_reg_2__P0001)
\u4_u1_buf0_orig_reg_19__P0000=NOT(\u4_u1_buf0_orig_reg_19__P0001)
\u4_u0_buf0_reg_15__Q=NOT(\u4_u0_buf0_reg_15__P0000)
idin_321=NOT(\u1_u3_idin_reg_1__P0000)
\u4_u3_buf0_reg_11__Q=NOT(\u4_u3_buf0_reg_11__P0000)
n_10225=NOT(g40859_I1_out)
n_141=NOT(u0_u0_T2_gt_1_2_mS)
\u1_u2_adr_cw_reg_8__P0000=NOT(\u1_u2_adr_cw_reg_8__P0001)
g44655_X_S0_1=NOT(n_9823)
n_5780=NOT(g46359_I1_out)
u1_u2_rx_data_done_r2_reg_P0000=NOT(u1_u2_rx_data_done_r2_reg_P0001)
\u4_u0_buf0_reg_0__Q=NOT(\u4_u0_buf0_reg_0__P0000)
\u4_u3_buf0_orig_reg_12__P0000=NOT(\u4_u3_buf0_orig_reg_12__P0001)
wb_data_o_7_=NOT(\u5_wb_data_o_reg_7__P0000)
\u1_u1_crc16_reg_3__Q=NOT(\u1_u1_crc16_reg_3__P0000)
n_8070=NOT(g38278_I1_out)
n_1434=NOT(\u0_u0_state_reg_0__P0000)
n_4556=NOT(g46593_I1_out)
\u4_u2_buf0_reg_30__P0000=NOT(\u4_u2_buf0_reg_30__P0001)
n_6845=NOT(n_6421)
n_4383=NOT(g47757_I2_out)
\u4_int_srcb_6_=NOT(\u4_int_srcb_reg_6__P0000)
\u4_u1_dma_out_left_reg_1__Q=NOT(\u4_u1_dma_out_left_reg_1__P0000)
n_11347=NOT(g37953_I1_out)
\u0_u0_idle_cnt1_next_reg_7__P0000=NOT(\u0_u0_idle_cnt1_next_reg_7__P0001)
\u4_u3_buf0_orig_reg_27__P0000=NOT(\u4_u3_buf0_orig_reg_27__P0001)
n_7042=NOT(g43120_I2_out)
n_8957=NOT(g43624_I2_out)
g39620_X_S0_1=NOT(u4_u2_r5)
\u1_u2_last_buf_adr_reg_3__Q=NOT(\u1_u2_last_buf_adr_reg_3__P0000)
n_5245=NOT(g45955_I2_out)
n_12084=NOT(g39760_I1_out)
n_12083=NOT(g39761_I1_out)
\u4_buf0_reg_25__P0000=NOT(\u4_buf0_reg_25__P0001)
n_11945=NOT(g39196_I1_out)
n_11942=NOT(g39198_I1_out)
\u4_u0_dma_out_cnt_reg_10__P0000=NOT(\u4_u0_dma_out_cnt_reg_10__P0001)
\u4_u2_buf0_reg_21__Q=NOT(\u4_u2_buf0_reg_21__P0000)
\u4_u3_buf0_orig_reg_24__P0000=NOT(\u4_u3_buf0_orig_reg_24__P0001)
n_2807=NOT(g47139_I2_out)
n_6443=NOT(u4_u3_buf0_orig_111)
\u1_u2_sizd_c_reg_10__P0000=NOT(\u1_u2_sizd_c_reg_10__P0001)
\u4_u0_ienb_reg_4__Q=NOT(\u4_u0_ienb_reg_4__P0000)
csr_123=NOT(\u4_csr_reg_28__P0000)
\u1_u2_dout_r_reg_28__P0000=NOT(\u1_u2_dout_r_reg_28__P0001)
\u4_u0_buf1_reg_26__P0000=NOT(\u4_u0_buf1_reg_26__P0001)
u4_u3_r1_reg_Q=NOT(u4_u3_r1_reg_P0000)
\u4_u2_dma_out_cnt_1_=NOT(\u4_u2_dma_out_cnt_reg_1__P0000)
\u4_u1_buf0_reg_5__Q=NOT(\u4_u1_buf0_reg_5__P0000)
n_273=NOT(buf_185)
rf2wb_d_547=NOT(\u4_dout_reg_22__P0000)
\u1_sof_time_reg_5__P0000=NOT(\u1_sof_time_reg_5__P0001)
n_3025=NOT(g48719_I1_out)
n_13067=NOT(n_12930)
n_180=NOT(u1_rx_data_st_246)
n_3538=NOT(n_2555)
frm_nat_363=NOT(\u1_sof_time_reg_9__P0000)
g42247_X_S0_1=NOT(n_9730)
n_8044=NOT(u4_ep2_buf_1308)
u1_u2_rd_buf_164=NOT(\u1_u2_rd_buf1_reg_8__P0000)
n_6683=NOT(n_5982)
\u4_u1_buf0_orig_reg_0__P0000=NOT(\u4_u1_buf0_orig_reg_0__P0001)
n_7211=NOT(g45409_I2_out)
u0_u0_idle_cnt1_next_26=NOT(\u0_u0_idle_cnt1_next_reg_6__P0000)
n_894=NOT(\u4_intb_msk_8_)
n_3155=NOT(n_3554)
\u4_u2_ienb_reg_1__Q=NOT(\u4_u2_ienb_reg_1__P0000)
n_4138=NOT(g47566_I1_out)
g37616_X_S0_1=NOT(n_9912)
n_2088=NOT(n_2736)
\u4_u0_buf0_reg_12__P0000=NOT(\u4_u0_buf0_reg_12__P0001)
\u4_u1_dma_out_left_reg_10__P0000=NOT(\u4_u1_dma_out_left_reg_10__P0001)
g41440_X_S0_1=NOT(n_9462)
n_7163=NOT(u4_ep0_buf_730)
n_3587=NOT(g47596_I1_out)
n_12039=NOT(g39219_I1_out)
n_5382=NOT(g47092_I1_out)
n_14279=NOT(\u1_u2_adr_cb_0_)
n_4572=NOT(g47557_I1_out)
n_5509=NOT(g46315_I1_out)
n_6472=NOT(g43178_I1_out)
\u4_u2_buf0_reg_24__Q=NOT(\u4_u2_buf0_reg_24__P0000)
n_7587=NOT(g45434_I2_out)
\u4_u1_buf0_orig_reg_23__P0000=NOT(\u4_u1_buf0_orig_reg_23__P0001)
g40848_X_S0_1=NOT(u4_u0_r5)
n_9413=NOT(g40013_I1_out)
n_120=NOT(u4_u2_int_stat_960)
n_1208=NOT(g48822_I2_out)
n_1709=NOT(n_1708)
n_9757=NOT(g43379_I1_out)
n_10910=NOT(g39771_I1_out)
\u0_u0_state_reg_0__P0000=NOT(\u0_u0_state_reg_0__P0001)
n_7166=NOT(u4_ep0_buf_748)
u0_u0_me_cnt_100_ms_reg_P0000=NOT(u0_u0_me_cnt_100_ms_reg_P0001)
g47872_X_S0_1=NOT(n_2377)
n_8766=NOT(g42645_I1_out)
g40023_X_S0_1=NOT(u1_u3_out_to_small_r)
n_5911=NOT(g45217_I1_out)
u4_ep2_csr_1924=NOT(\u4_u2_csr0_reg_1__P0000)
n_11810=NOT(g39488_I1_out)
n_7928=NOT(g41273_I1_out)
g38220_X_S0_1=NOT(n_9829)
n_6837=NOT(u4_u0_buf0_orig_114)
\u4_buf1_reg_7__Q=NOT(\u4_buf1_reg_7__P0000)
n_10962=NOT(g40893_I1_out)
n_13023=NOT(g38474_I1_out)
u1_u3_match_r_reg_P0000=NOT(u1_u3_match_r_reg_P0001)
\u1_u3_adr_reg_1__P0000=NOT(\u1_u3_adr_reg_1__P0001)
\u4_u0_buf1_reg_3__Q=NOT(\u4_u0_buf1_reg_3__P0000)
\u1_sof_time_reg_1__P0000=NOT(\u1_sof_time_reg_1__P0001)
\u4_utmi_vend_ctrl_reg_3__P0000=NOT(\u4_utmi_vend_ctrl_reg_3__P0001)
n_501=NOT(g48787_I2_out)
n_2748=NOT(g47474_I1_out)
\u4_buf0_reg_10__Q=NOT(\u4_buf0_reg_10__P0000)
n_2040=NOT(g48717_I1_out)
u4_u3_inta_reg_P0000=NOT(u4_u3_inta_reg_P0001)
n_9099=NOT(g43543_I2_out)
n_11975=NOT(g40414_I1_out)
n_8651=NOT(g40797_I2_out)
\u1_u2_rd_buf1_reg_11__P0000=NOT(\u1_u2_rd_buf1_reg_11__P0001)
\u4_u1_buf1_reg_26__Q=NOT(\u4_u1_buf1_reg_26__P0000)
n_12128=NOT(g39765_I1_out)
\u4_u2_int_stat_reg_5__P0000=NOT(\u4_u2_int_stat_reg_5__P0001)
\u1_u0_d1_reg_0__P0000=NOT(\u1_u0_d1_reg_0__P0001)
u4_ep0_csr_1882=NOT(\u4_u0_csr1_reg_6__P0000)
\u4_u0_buf0_reg_25__Q=NOT(\u4_u0_buf0_reg_25__P0000)
u4_ep3_dma_in_buf_sz1=NOT(u4_u3_dma_in_buf_sz1_reg_P0000)
g43080_X_S0_1=NOT(n_7900)
n_5703=NOT(g45221_I1_out)
\u4_u3_buf0_orig_reg_5__P0000=NOT(\u4_u3_buf0_orig_reg_5__P0001)
\u4_u3_buf0_orig_m3_reg_3__P0000=NOT(\u4_u3_buf0_orig_m3_reg_3__P0001)
n_9569=NOT(g40758_I4_out)
n_6650=NOT(n_795)
n_161=NOT(u1_rx_data_st_250)
buf_175=NOT(\u4_buf1_reg_18__P0000)
n_5898=NOT(g46640_I1_out)
n_13902=NOT(n_13901)
n_12940=NOT(g38456_I1_out)
n_8108=NOT(g42844_I1_out)
g39396_X_S0_1=NOT(n_11882)
u1_u2_dtmp_sel_r_reg_Q=NOT(u1_u2_dtmp_sel_r_reg_P0000)
\u1_u2_dout_r_reg_12__P0000=NOT(\u1_u2_dout_r_reg_12__P0001)
n_9328=NOT(n_7901)
\u1_u0_crc16_sum_7_=NOT(\u1_u0_crc16_sum_reg_7__P0000)
g41406_X_S0_1=NOT(u4_u1_r5)
n_7218=NOT(u4_ep1_buf_1298)
n_6630=NOT(u4_u2_buf0_orig_114)
n_4353=NOT(g47794_I2_out)
\u4_u2_buf1_reg_30__P0000=NOT(\u4_u2_buf1_reg_30__P0001)
n_2275=NOT(\u4_u0_dma_in_cnt_reg_8__P0000)
n_7649=NOT(u4_ep1_buf_1304)
\u1_hms_cnt_1_=NOT(\u1_hms_cnt_reg_1__P0000)
\u4_inta_msk_reg_8__P0000=NOT(\u4_inta_msk_reg_8__P0001)
n_4610=NOT(\u4_u1_dma_in_cnt_reg_1__P0000)
n_9341=NOT(n_10618)
n_2520=NOT(\u4_u0_csr0_reg_4__P0000)
\u0_u0_me_ps_reg_5__Q=NOT(\u0_u0_me_ps_reg_5__P0000)
\u1_u3_new_size_reg_0__P0000=NOT(\u1_u3_new_size_reg_0__P0001)
u4_ep1_csr_1912=NOT(\u4_u1_csr1_reg_5__P0000)
\u4_u0_buf1_reg_0__P0000=NOT(\u4_u0_buf1_reg_0__P0001)
\u1_u2_dout_r_reg_24__P0000=NOT(\u1_u2_dout_r_reg_24__P0001)
n_8117=NOT(g42834_I1_out)
n_10416=NOT(g39568_I4_out)
g44672_X_S0_1=NOT(n_9548)
\u1_u3_size_next_r_reg_0__P0000=NOT(\u1_u3_size_next_r_reg_0__P0001)
\u1_u2_rx_data_st_r_reg_6__Q=NOT(\u1_u2_rx_data_st_r_reg_6__P0000)
n_8865=NOT(g43451_I1_out)
n_2080=NOT(n_3206)
n_2936=NOT(n_4027)
n_54=NOT(\u1_u0_crc16_sum_1_)
u5_wb_ack_s1=NOT(u5_wb_ack_s1_reg_P0000)
n_11024=NOT(g37790_I1_out)
g47941_X_S0_1=NOT(n_3118)
n_1061=NOT(u4_u2_iena_919)
\u1_u3_adr_r_reg_5__P0000=NOT(\u1_u3_adr_r_reg_5__P0001)
n_530=NOT(n_2142)
\u4_u0_buf0_reg_29__Q=NOT(\u4_u0_buf0_reg_29__P0000)
n_6272=NOT(n_7754)
n_13906=NOT(n_13900)
g47937_X_S0_1=NOT(n_3118)
\u4_u3_csr1_reg_5__P0000=NOT(\u4_u3_csr1_reg_5__P0001)
n_2135=NOT(n_1638)
u1_u2_dtmp_r_72=NOT(\u1_u2_dtmp_r_reg_9__P0000)
n_753=NOT(\u4_u0_buf0_orig_27_)
\u4_u3_csr1_reg_8__Q=NOT(\u4_u3_csr1_reg_8__P0000)
u4_u0_inta_reg_Q=NOT(u4_u0_inta_reg_P0000)
n_9117=NOT(g43529_I2_out)
\VStatus_r_reg_5__P0000=NOT(\VStatus_r_reg_5__P0001)
n_3959=NOT(g47769_I2_out)
n_821=NOT(n_1434)
\u4_u3_buf0_reg_4__P0000=NOT(\u4_u3_buf0_reg_4__P0001)
wb_ack_o=NOT(u5_wb_ack_o_reg_P0000)
n_11167=NOT(g40840_I1_out)
u0_u0_drive_k_reg_P0000=NOT(u0_u0_drive_k_reg_P0001)
n_8298=NOT(g42643_I1_out)
g44694_X_S0_1=NOT(n_9328)
\u4_u1_buf1_reg_16__P0000=NOT(\u4_u1_buf1_reg_16__P0001)
\u4_u0_buf0_orig_reg_14__Q=NOT(\u4_u0_buf0_orig_reg_14__P0000)
g42292_X_S0_1=NOT(n_8635)
\u4_u3_buf0_orig_reg_21__P0000=NOT(\u4_u3_buf0_orig_reg_21__P0001)
u1_u1_zero_length_r=NOT(u1_u1_zero_length_r_reg_P0000)
u0_u0_ps_cnt_clr_reg_P0000=NOT(u0_u0_ps_cnt_clr_reg_P0001)
\u4_u1_buf0_orig_reg_11__P0000=NOT(\u4_u1_buf0_orig_reg_11__P0001)
g43067_X_S0_1=NOT(n_10014)
g47885_X_S0_1=NOT(n_2377)
n_10972=NOT(g40885_I1_out)
n_13757=NOT(n_13753)
n_103=NOT(u1_u1_crc_303)
u1_u3_in_token=NOT(u1_u3_in_token_reg_P0000)
\u4_utmi_vend_stat_r_reg_4__P0000=NOT(\u4_utmi_vend_stat_r_reg_4__P0001)
n_2804=NOT(g47152_I2_out)
g39418_X_S0_1=NOT(n_11875)
buf_174=NOT(\u4_buf1_reg_17__P0000)
n_4753=NOT(g42933_I1_out)
n_10524=NOT(n_11079)
n_9667=NOT(g42361_I2_out)
u4_rx_err_r_reg_P0000=NOT(u4_rx_err_r_reg_P0001)
n_7542=NOT(g45889_I1_out)
n_12536=NOT(g38905_I2_out)
\u1_u2_rx_data_st_r_reg_3__P0000=NOT(\u1_u2_rx_data_st_r_reg_3__P0001)
\u1_u3_adr_reg_3__P0000=NOT(\u1_u3_adr_reg_3__P0001)
\u1_u2_sizd_c_8_=NOT(\u1_u2_sizd_c_reg_8__P0000)
\u4_u1_buf0_reg_30__Q=NOT(\u4_u1_buf0_reg_30__P0000)
n_9318=NOT(g44588_I1_out)
g47861_X_S0_1=NOT(n_2377)
n_5640=NOT(\u4_u0_buf0_orig_m3_2_)
\u1_u2_sizu_c_reg_3__P0000=NOT(\u1_u2_sizu_c_reg_3__P0001)
n_5769=NOT(n_5468)
\u1_u2_dtmp_r_reg_31__P0000=NOT(\u1_u2_dtmp_r_reg_31__P0001)
g45518_X_S0_1=NOT(n_8852)
n_60=NOT(u1_u0_d_27)
\u5_wb_data_o_reg_30__P0000=NOT(\u5_wb_data_o_reg_30__P0001)
n_4973=NOT(g45796_I1_out)
n_9665=NOT(g42363_I2_out)
n_1435=NOT(n_3224)
n_4876=NOT(n_1353)
n_7293=NOT(g45106_I1_out)
n_7114=NOT(g38593_I1_out)
n_7429=NOT(g42777_I1_out)
n_790=NOT(\u4_u0_dma_in_cnt_0_)
\u4_u1_iena_reg_1__P0000=NOT(\u4_u1_iena_reg_1__P0001)
n_1087=NOT(n_2304)
n_9041=NOT(g43587_I2_out)
u4_u0_dma_req_in_hold2=NOT(u4_u0_dma_req_in_hold2_reg_P0000)
n_4402=NOT(g47735_I2_out)
u0_u0_T1_gt_3_0_mS=NOT(u0_u0_T1_gt_3_0_mS_reg_P0000)
n_8311=NOT(g42633_I1_out)
u0_u0_ls_j_r_reg_P0000=NOT(u0_u0_ls_j_r_reg_P0001)
\u1_u1_crc16_reg_9__P0000=NOT(\u1_u1_crc16_reg_9__P0001)
n_4319=NOT(g47843_I2_out)
n_5537=NOT(\u1_u2_adr_cw_reg_5__P0000)
\u4_u0_buf0_orig_m3_reg_7__Q=NOT(\u4_u0_buf0_orig_m3_reg_7__P0000)
n_8217=NOT(g42727_I1_out)
\u1_u3_adr_reg_9__Q=NOT(\u1_u3_adr_reg_9__P0000)
g47912_X_S0_1=NOT(n_3118)
n_9151=NOT(g44553_I2_out)
\u4_u2_buf0_reg_31__Q=NOT(\u4_u2_buf0_reg_31__P0000)
\u1_u2_dout_r_reg_26__P0000=NOT(\u1_u2_dout_r_reg_26__P0001)
n_13885=NOT(n_3018)
g44621_X_S0_1=NOT(n_8925)
\u1_u3_idin_reg_19__P0000=NOT(\u1_u3_idin_reg_19__P0001)
n_11072=NOT(g42191_I2_out)
mdout_211=NOT(\u1_u2_dout_r_reg_2__P0000)
u4_ep3_csr_1983=NOT(\u4_u3_uc_dpd_reg_1__P0000)
\u4_buf0_reg_5__Q=NOT(\u4_buf0_reg_5__P0000)
\u4_u2_csr1_reg_7__P0000=NOT(\u4_u2_csr1_reg_7__P0001)
u1_u3_buffer_done=NOT(u1_u3_buffer_done_reg_P0000)
n_13809=NOT(n_7774)
\u1_u2_dtmp_r_reg_15__P0000=NOT(\u1_u2_dtmp_r_reg_15__P0001)
\u1_u3_adr_reg_4__P0000=NOT(\u1_u3_adr_reg_4__P0001)
\u4_u1_buf1_reg_3__Q=NOT(\u4_u1_buf1_reg_3__P0000)
n_9992=NOT(g42345_I2_out)
n_6424=NOT(n_5711)
n_194=NOT(\u4_u0_buf0_orig_22_)
n_5595=NOT(g45605_I1_out)
n_760=NOT(n_2229)
\u4_u2_buf0_orig_reg_18__Q=NOT(\u4_u2_buf0_orig_reg_18__P0000)
n_5348=NOT(\u4_u2_dma_out_left_3_)
u1_u2_dtmp_r_65=NOT(\u1_u2_dtmp_r_reg_2__P0000)
n_3930=NOT(g47850_I2_out)
\u4_int_srca_reg_2__P0000=NOT(\u4_int_srca_reg_2__P0001)
u4_u3_r2=NOT(u4_u3_r2_reg_P0000)
n_4357=NOT(g47787_I2_out)
u1_u2_rx_data_done_r_reg_P0000=NOT(u1_u2_rx_data_done_r_reg_P0001)
\u4_u1_buf0_orig_reg_7__P0000=NOT(\u4_u1_buf0_orig_reg_7__P0001)
n_8504=NOT(n_11401)
n_5819=NOT(g45973_I2_out)
n_13820=NOT(csr_122)
g43015_X_S0_1=NOT(n_8812)
\u4_u0_buf0_orig_reg_0__P0000=NOT(\u4_u0_buf0_orig_reg_0__P0001)
n_8938=NOT(u4_ep3_buf_1347)
n_13632=NOT(n_13631)
n_4064=NOT(n_4530)
n_6982=NOT(n_6902)
\u4_u3_buf0_orig_m3_reg_1__Q=NOT(\u4_u3_buf0_orig_m3_reg_1__P0000)
\u4_u1_buf0_orig_m3_reg_11__Q=NOT(\u4_u1_buf0_orig_m3_reg_11__P0000)
\u0_u0_me_ps_reg_6__Q=NOT(\u0_u0_me_ps_reg_6__P0000)
n_2142=NOT(\u4_u1_buf0_orig_reg_21__P0000)
n_6423=NOT(n_5711)
\u5_state_reg_5__P0000=NOT(\u5_state_reg_5__P0001)
n_7055=NOT(g43110_I2_out)
n_9754=NOT(g41795_I1_out)
n_4887=NOT(g46433_I1_out)
n_10509=NOT(n_10832)
n_179=NOT(u4_u0_r1)
n_4900=NOT(n_4981)
n_10749=NOT(g40901_I1_out)
\u4_u0_buf0_orig_reg_3__P0000=NOT(\u4_u0_buf0_orig_reg_3__P0001)
n_13823=NOT(n_14223)
\u1_u3_tx_data_to_cnt_3_=NOT(\u1_u3_tx_data_to_cnt_reg_3__P0000)
g41445_X_S0_1=NOT(n_9462)
\u1_u2_adr_cw_reg_1__P0000=NOT(\u1_u2_adr_cw_reg_1__P0001)
n_7259=NOT(u4_ep1_buf_773)
n_3736=NOT(g47558_I1_out)
n_9038=NOT(g43588_I2_out)
n_11688=NOT(g40726_I1_out)
n_710=NOT(\u4_u3_dma_in_cnt_0_)
g43635_X_S0_1=NOT(n_8688)
n_7448=NOT(g42669_I1_out)
n_13582=NOT(n_13581)
g41458_X_S0_1=NOT(n_10366)
n_9092=NOT(g43547_I2_out)
n_12877=NOT(g37496_I2_out)
n_10562=NOT(g37781_I1_out)
\u1_u2_rd_buf0_reg_2__P0000=NOT(\u1_u2_rd_buf0_reg_2__P0001)
\u4_u2_buf1_reg_5__Q=NOT(\u4_u2_buf1_reg_5__P0000)
n_1062=NOT(g48774_I2_out)
u4_u2_dma_out_buf_avail_reg_Q=NOT(u4_u2_dma_out_buf_avail_reg_P0000)
\u4_u0_buf0_orig_reg_8__Q=NOT(\u4_u0_buf0_orig_reg_8__P0000)
u4_u0_set_r=NOT(u4_u0_set_r_reg_P0000)
g43030_X_S0_1=NOT(n_10366)
n_2587=NOT(\u4_u0_buf0_orig_19_)
\u4_u3_buf0_orig_reg_7__Q=NOT(\u4_u3_buf0_orig_reg_7__P0000)
buf_154=NOT(\u4_buf0_reg_28__P0000)
n_9246=NOT(n_7185)
n_8202=NOT(g42744_I1_out)
n_10410=NOT(g39625_I2_out)
n_3353=NOT(n_2837)
n_9139=NOT(g43205_I1_out)
g42295_X_S0_1=NOT(n_8635)
\u1_u2_last_buf_adr_reg_4__Q=NOT(\u1_u2_last_buf_adr_reg_4__P0000)
\u4_u1_buf1_reg_18__P0000=NOT(\u4_u1_buf1_reg_18__P0001)
n_6968=NOT(u4_u1_buf0_orig_115)
n_8114=NOT(g42838_I1_out)
\u4_u0_uc_bsel_reg_1__P0000=NOT(\u4_u0_uc_bsel_reg_1__P0001)
n_865=NOT(n_2695)
n_8666=NOT(g38271_I1_out)
n_14088=NOT(g54793_I1_out)
n_3754=NOT(g46493_I1_out)
\u4_u3_buf0_orig_reg_2__Q=NOT(\u4_u3_buf0_orig_reg_2__P0000)
n_12515=NOT(g38809_I1_out)
g40029_X_S0_1=NOT(n_10014)
n_408=NOT(n_8689)
n_7270=NOT(g45361_I2_out)
n_4198=NOT(u4_ep1_inta)
\u0_u0_state_11_=NOT(\u0_u0_state_reg_11__P0000)
\u0_u0_state_6_=NOT(\u0_u0_state_reg_6__P0000)
n_577=NOT(n_2814)
n_4685=NOT(g47613_I1_out)
n_9858=NOT(u1_adr_257)
g37665_X_S0_1=NOT(n_11026)
\u4_u3_csr1_reg_4__P0000=NOT(\u4_u3_csr1_reg_4__P0001)
u4_utmi_vend_wr_r_reg_Q=NOT(u4_utmi_vend_wr_r_reg_P0000)
XcvSelect_pad_o=NOT(u0_u0_XcvSelect_reg_P0000)
n_7047=NOT(g43115_I2_out)
\u4_u3_buf0_reg_24__Q=NOT(\u4_u3_buf0_reg_24__P0000)
n_10639=NOT(g39718_I1_out)
n_1050=NOT(u4_u3_iena_931)
\u4_csr_reg_16__P0000=NOT(\u4_csr_reg_16__P0001)
u0_u0_chirp_cnt_is_6_reg_P0000=NOT(u0_u0_chirp_cnt_is_6_reg_P0001)
n_11707=NOT(n_13842)
n_4412=NOT(g47724_I2_out)
\u1_u3_rx_ack_to_cnt_3_=NOT(\u1_u3_rx_ack_to_cnt_reg_3__P0000)
n_722=NOT(n_1346)
n_4954=NOT(g45902_I2_out)
n_13827=NOT(n_13826)
\u4_u0_buf0_reg_11__P0000=NOT(\u4_u0_buf0_reg_11__P0001)
n_7627=NOT(u4_ep0_buf_736)
n_2102=NOT(n_918)
g41401_X_S0_1=NOT(u4_u3_r5)
n_10202=NOT(g42898_I1_out)
\u1_u3_idin_reg_10__P0000=NOT(\u1_u3_idin_reg_10__P0001)
g42205_X_S0_1=NOT(wb_addr_i_17_)
\u4_u2_buf1_reg_31__Q=NOT(\u4_u2_buf1_reg_31__P0000)
\u4_u1_buf0_reg_11__P0000=NOT(\u4_u1_buf0_reg_11__P0001)
n_8120=NOT(g42828_I1_out)
n_6960=NOT(u4_u1_buf0_orig_99)
n_5517=NOT(g46293_I1_out)
\u4_u1_buf0_orig_reg_20__P0000=NOT(\u4_u1_buf0_orig_reg_20__P0001)
n_2565=NOT(n_3022)
\u4_u2_dma_out_left_reg_7__P0000=NOT(\u4_u2_dma_out_left_reg_7__P0001)
n_6268=NOT(g44545_I1_out)
n_982=NOT(g48696_I1_out)
wb_data_o_9_=NOT(\u5_wb_data_o_reg_9__P0000)
\u4_u1_buf0_orig_reg_2__Q=NOT(\u4_u1_buf0_orig_reg_2__P0000)
\u4_u0_buf0_orig_reg_19__P0000=NOT(\u4_u0_buf0_orig_reg_19__P0001)
\u1_u0_crc16_sum_reg_13__P0000=NOT(\u1_u0_crc16_sum_reg_13__P0001)
n_4241=NOT(g45202_I1_out)
g45451_X_S0_1=NOT(n_7577)
n_989=NOT(n_988)
n_9062=NOT(u4_ep3_buf_1349)
n_7855=NOT(g42181_I1_out)
n_7275=NOT(g45352_I2_out)
\u4_u1_dma_in_cnt_reg_11__P0000=NOT(\u4_u1_dma_in_cnt_reg_11__P0001)
\u1_u2_last_buf_adr_reg_5__P0000=NOT(\u1_u2_last_buf_adr_reg_5__P0001)
n_7116=NOT(n_7115)
n_1475=NOT(n_2164)
\u4_inta_msk_1_=NOT(\u4_inta_msk_reg_1__P0000)
\u1_u0_d2_reg_3__Q=NOT(\u1_u0_d2_reg_3__P0000)
n_1843=NOT(\u4_u3_dma_out_cnt_2_)
n_5946=NOT(g44927_I1_out)
n_2946=NOT(n_2945)
n_12250=NOT(g39047_I1_out)
n_13086=NOT(n_13216)
\u4_u0_buf0_reg_23__P0000=NOT(\u4_u0_buf0_reg_23__P0001)
\u4_u1_dma_out_cnt_reg_6__P0000=NOT(\u4_u1_dma_out_cnt_reg_6__P0001)
n_9103=NOT(g43540_I2_out)
\u1_u3_state_2_=NOT(\u1_u3_state_reg_2__P0000)
g43092_X_S0_1=NOT(n_7900)
n_2757=NOT(n_3250)
n_7418=NOT(g42918_I1_out)
\u4_u3_int_stat_reg_0__P0000=NOT(\u4_u3_int_stat_reg_0__P0001)
\u4_u0_buf0_reg_8__P0000=NOT(\u4_u0_buf0_reg_8__P0001)
n_4135=NOT(g47551_I1_out)
\u4_u0_buf0_orig_m3_reg_4__Q=NOT(\u4_u0_buf0_orig_m3_reg_4__P0000)
n_5503=NOT(g46327_I1_out)
\u1_u2_last_buf_adr_reg_6__Q=NOT(\u1_u2_last_buf_adr_reg_6__P0000)
n_6769=NOT(u4_ep0_csr)
u1_u2_rd_buf_159=NOT(\u1_u2_rd_buf1_reg_3__P0000)
n_4393=NOT(g47741_I2_out)
\u1_mfm_cnt_reg_0__P0000=NOT(\u1_mfm_cnt_reg_0__P0001)
n_1888=NOT(g47611_I1_out)
g40398_X_S0_1=NOT(u4_u3_r5)
n_6257=NOT(g44909_I1_out)
n_11323=NOT(g39719_I1_out)
g43026_X_S0_1=NOT(n_10024)
u1_u1_tx_valid_r=NOT(u1_u1_tx_valid_r_reg_P0000)
\u4_inta_msk_6_=NOT(\u4_inta_msk_reg_6__P0000)
wb_data_o_8_=NOT(\u5_wb_data_o_reg_8__P0000)
n_2505=NOT(\u4_u3_csr0_reg_4__P0000)
\u1_u2_adr_cw_reg_11__P0000=NOT(\u1_u2_adr_cw_reg_11__P0001)
\u4_intb_msk_reg_4__Q=NOT(\u4_intb_msk_reg_4__P0000)
\u4_u2_buf0_reg_26__P0000=NOT(\u4_u2_buf0_reg_26__P0001)
\u0_rx_data_reg_0__P0000=NOT(\u0_rx_data_reg_0__P0001)
\u4_u3_csr0_reg_3__P0000=NOT(\u4_u3_csr0_reg_3__P0001)
\u1_u1_state_reg_4__P0000=NOT(\u1_u1_state_reg_4__P0001)
g47940_X_S0_1=NOT(n_3118)
n_7519=NOT(g41895_I1_out)
n_8422=NOT(g42531_I1_out)
\u4_u2_dma_out_cnt_3_=NOT(\u4_u2_dma_out_cnt_reg_3__P0000)
n_2299=NOT(n_1186)
n_2384=NOT(n_1237)
n_1292=NOT(\u1_u0_state_reg_3__P0000)
n_5031=NOT(g45318_I1_out)
n_523=NOT(\u0_u0_ps_cnt_3_)
\u1_u3_adr_reg_13__P0000=NOT(\u1_u3_adr_reg_13__P0001)
n_13381=NOT(g54151_I1_out)
\u0_u0_me_ps2_reg_2__P0000=NOT(\u0_u0_me_ps2_reg_2__P0001)
n_12885=NOT(g37493_I2_out)
n_14462=NOT(n_4867)
n_7787=NOT(g42966_I2_out)
n_592=NOT(\u1_u1_crc16_reg_15__P0000)
n_11381=NOT(n_11157)
\u1_hms_cnt_4_=NOT(\u1_hms_cnt_reg_4__P0000)
g39399_X_S0_1=NOT(n_11854)
\u4_u0_buf0_orig_reg_2__P0000=NOT(\u4_u0_buf0_orig_reg_2__P0001)
\u1_u2_last_buf_adr_12_=NOT(\u1_u2_last_buf_adr_reg_12__P0000)
n_4377=NOT(g47765_I2_out)
\u4_u2_buf0_reg_30__Q=NOT(\u4_u2_buf0_reg_30__P0000)
n_7684=NOT(u4_ep1_buf_1288)
n_6801=NOT(u4_u0_buf0_orig_129)
\u1_u3_rx_ack_to_cnt_4_=NOT(\u1_u3_rx_ack_to_cnt_reg_4__P0000)
g44620_X_S0_1=NOT(n_8925)
n_3420=NOT(\u0_u0_me_ps2_5_)
n_7021=NOT(u4_u3_buf0_orig)
g47923_X_S0_1=NOT(n_3118)
n_6474=NOT(g42959_I2_out)
n_4468=NOT(g47675_I2_out)
g40796_X_S0_1=NOT(u4_u1_r5)
u1_u0_rxv1_reg_Q=NOT(u1_u0_rxv1_reg_P0000)
\u1_u0_pid_1_=NOT(\u1_u0_pid_reg_1__P0000)
n_11562=NOT(g39055_I1_out)
n_11470=NOT(g37784_I1_out)
n_7445=NOT(g42671_I1_out)
n_7112=NOT(n_7111)
n_429=NOT(u4_u3_r4)
g44711_X_S0_1=NOT(u0_u0_me_ps_2_5_us)
u1_u0_rx_active_r_reg_P0000=NOT(u1_u0_rx_active_r_reg_P0001)
g43017_X_S0_1=NOT(n_9912)
\u4_u0_buf1_reg_8__Q=NOT(\u4_u0_buf1_reg_8__P0000)
g37756_X_S0_1=NOT(n_8518)
n_289=NOT(n_5710)
n_12739=NOT(n_13280)
n_4569=NOT(g47556_I1_out)
\u0_u0_me_ps2_reg_4__P0000=NOT(\u0_u0_me_ps2_reg_4__P0001)
\u4_u2_buf1_reg_12__P0000=NOT(\u4_u2_buf1_reg_12__P0001)
g39616_X_S0_1=NOT(u4_u0_r5)
\u0_u0_state_reg_3__P0000=NOT(\u0_u0_state_reg_3__P0001)
n_5049=NOT(g45208_I1_out)
n_10250=NOT(g43643_I1_out)
n_5377=NOT(n_6163)
\u1_u1_crc16_reg_14__P0000=NOT(\u1_u1_crc16_reg_14__P0001)
\u4_u2_buf1_reg_27__Q=NOT(\u4_u2_buf1_reg_27__P0000)
\u4_u3_buf1_reg_16__Q=NOT(\u4_u3_buf1_reg_16__P0000)
n_9454=NOT(g39571_I1_out)
g40851_X_S0_1=NOT(u4_u2_r5)
g45983_X_S0_1=NOT(n_3455)
n_5030=NOT(g45321_I1_out)
\u4_u1_buf1_reg_28__P0000=NOT(\u4_u1_buf1_reg_28__P0001)
n_11743=NOT(n_13349)
n_139=NOT(u4_u1_int_stat_960)
\VStatus_r_7_=NOT(\VStatus_r_reg_7__P0000)
n_12373=NOT(g38893_I1_out)
\u4_u2_dma_out_left_reg_11__Q=NOT(\u4_u2_dma_out_left_reg_11__P0000)
g44673_X_S0_1=NOT(n_9542)
n_870=NOT(n_3583)
n_6725=NOT(u4_ep1_csr_1903)
n_8725=NOT(g42952_I1_out)
n_4002=NOT(u1_u1_send_data_r)
n_6628=NOT(u4_u2_buf0_orig_115)
\u1_u3_idin_reg_20__P0000=NOT(\u1_u3_idin_reg_20__P0001)
\u4_u2_buf0_reg_15__Q=NOT(\u4_u2_buf0_reg_15__P0000)
u1_token_valid=NOT(u1_u0_token_valid_str1_reg_P0000)
n_3586=NOT(g47600_I1_out)
n_507=NOT(n_3742)
\u4_u1_buf0_orig_m3_reg_6__Q=NOT(\u4_u1_buf0_orig_m3_reg_6__P0000)
n_8213=NOT(g42729_I1_out)
n_5670=NOT(g44429_I1_out)
\u4_u0_buf1_reg_5__Q=NOT(\u4_u0_buf1_reg_5__P0000)
\VStatus_r_reg_2__P0000=NOT(\VStatus_r_reg_2__P0001)
\u4_u0_ienb_reg_5__P0000=NOT(\u4_u0_ienb_reg_5__P0001)
n_575=NOT(n_8086)
n_10358=NOT(g42313_I2_out)
n_926=NOT(rx_data)
n_3945=NOT(g47800_I2_out)
n_13008=NOT(g37949_I1_out)
\u4_u3_buf0_reg_29__Q=NOT(\u4_u3_buf0_reg_29__P0000)
\u4_u2_dma_out_left_10_=NOT(\u4_u2_dma_out_left_reg_10__P0000)
n_684=NOT(\u4_u3_buf0_orig_26_)
\u4_int_srcb_5_=NOT(\u4_int_srcb_reg_5__P0000)
wb_data_o_17_=NOT(\u5_wb_data_o_reg_17__P0000)
\LineState_r_0_=NOT(\LineState_r_reg_0__P0000)
n_5758=NOT(g41896_I1_out)
n_7856=NOT(g39784_I2_out)
\u1_u2_rx_data_st_r_reg_4__Q=NOT(\u1_u2_rx_data_st_r_reg_4__P0000)
n_1171=NOT(n_1585)
n_1234=NOT(g48776_I2_out)
g47929_X_S0_1=NOT(n_3118)
n_896=NOT(g48554_I1_out)
n_7240=NOT(u4_ep1_buf_1281)
\u4_u0_dma_in_cnt_5_=NOT(\u4_u0_dma_in_cnt_reg_5__P0000)
\u4_u0_buf0_orig_reg_11__Q=NOT(\u4_u0_buf0_orig_reg_11__P0000)
frm_nat_376=NOT(\u1_frame_no_r_reg_6__P0000)
\u4_u0_buf0_reg_18__P0000=NOT(\u4_u0_buf0_reg_18__P0001)
\u4_u2_buf0_orig_m3_reg_1__P0000=NOT(\u4_u2_buf0_orig_m3_reg_1__P0001)
g41407_X_S0_1=NOT(u4_u1_r5)
\u1_u3_new_sizeb_reg_0__Q=NOT(\u1_u3_new_sizeb_reg_0__P0000)
u4_ep1_dma_out_buf_avail=NOT(u4_u1_dma_out_buf_avail_reg_P0000)
n_8296=NOT(g42648_I1_out)
n_12865=NOT(g38542_I1_out)
u1_u2_rd_buf_153=NOT(\u1_u2_rd_buf0_reg_28__P0000)
\u4_u1_csr0_reg_12__Q=NOT(\u4_u1_csr0_reg_12__P0000)
n_737=NOT(u4_u1_ienb_961)
\u1_u3_new_sizeb_reg_11__Q=NOT(\u1_u3_new_sizeb_reg_11__P0000)
\u4_buf1_reg_0__Q=NOT(\u4_buf1_reg_0__P0000)
n_8689=NOT(\u1_u0_token0_reg_1__P0000)
\u4_u3_buf0_orig_29_=NOT(\u4_u3_buf0_orig_reg_29__P0000)
\u1_u3_this_dpid_reg_1__P0000=NOT(\u1_u3_this_dpid_reg_1__P0001)
n_7838=NOT(g42466_I1_out)
u4_ep3_csr_1971=NOT(\u4_u3_csr1_reg_2__P0000)
\u4_u3_csr1_reg_3__P0000=NOT(\u4_u3_csr1_reg_3__P0001)
n_562=NOT(n_6818)
n_13126=NOT(n_13431)
\u4_u1_dma_out_left_reg_5__Q=NOT(\u4_u1_dma_out_left_reg_5__P0000)
n_8818=NOT(buf_141)
u4_ep2_csr_1938=NOT(\u4_u2_csr1_reg_0__P0000)
\u4_u1_buf0_orig_m3_reg_3__P0000=NOT(\u4_u1_buf0_orig_m3_reg_3__P0001)
g43025_X_S0_1=NOT(n_10366)
u4_ep0_csr_1870=NOT(\u4_u0_csr0_reg_9__P0000)
n_1214=NOT(u4_u2_ienb_945)
u4_u3_set_r_reg_P0000=NOT(u4_u3_set_r_reg_P0001)
u4_ep2_csr_1941=NOT(\u4_u2_csr1_reg_3__P0000)
n_7053=NOT(n_7052)
\u4_u0_buf1_reg_19__P0000=NOT(\u4_u0_buf1_reg_19__P0001)
n_9874=NOT(g38232_I1_out)
n_1183=NOT(n_3121)
n_3991=NOT(g47687_I2_out)
\u5_wb_data_o_reg_29__P0000=NOT(\u5_wb_data_o_reg_29__P0001)
g39610_X_S0_1=NOT(u1_u2_word_done)
u0_u0_resume_req_s_reg_P0000=NOT(u0_u0_resume_req_s_reg_P0001)
n_3128=NOT(n_3127)
n_8103=NOT(g42915_I1_out)
n_3739=NOT(g46549_I2_out)
\u4_u1_buf0_reg_21__Q=NOT(\u4_u1_buf0_reg_21__P0000)
n_12198=NOT(n_12263)
dma_req_o_2_=NOT(u4_u2_dma_req_r_reg_P0000)
n_357=NOT(\u1_u2_state_6_)
n_7142=NOT(g45440_I2_out)
u1_u0_rxv2_reg_P0000=NOT(u1_u0_rxv2_reg_P0001)
u4_u2_dma_req_out_hold=NOT(u4_u2_dma_req_out_hold_reg_P0000)
\u4_u2_buf0_reg_23__P0000=NOT(\u4_u2_buf0_reg_23__P0001)
\u1_u2_rd_buf1_reg_22__P0000=NOT(\u1_u2_rd_buf1_reg_22__P0001)
n_3160=NOT(g47582_I1_out)
n_5613=NOT(g45443_I1_out)
n_6661=NOT(u4_ep1_csr_1916)
n_8086=NOT(\u1_u2_sizu_c_reg_2__P0000)
u4_u0_dma_req_r_reg_P0000=NOT(u4_u0_dma_req_r_reg_P0001)
n_7683=NOT(g45366_I2_out)
g43098_X_S0_1=NOT(n_9730)
n_8568=NOT(u4_ep2_buf_811)
\u4_u3_buf1_reg_2__Q=NOT(\u4_u3_buf1_reg_2__P0000)
n_5576=NOT(n_977)
u1_u3_size_next_r_68=NOT(\u1_u3_size_next_r_reg_3__P0000)
n_7224=NOT(u4_ep0_buf_751)
n_5739=NOT(n_1673)
\u1_u2_dtmp_r_reg_24__P0000=NOT(\u1_u2_dtmp_r_reg_24__P0001)
rf2wb_d_540=NOT(\u4_dout_reg_15__P0000)
n_7640=NOT(u4_ep1_buf_788)
\u1_u3_state_5_=NOT(\u1_u3_state_reg_5__P0000)
n_7110=NOT(n_7109)
int_upid_set=NOT(u1_u3_int_upid_set_reg_P0000)
\u4_u1_buf0_orig_27_=NOT(\u4_u1_buf0_orig_reg_27__P0000)
\u1_u2_dout_r_reg_5__P0000=NOT(\u1_u2_dout_r_reg_5__P0001)
n_10232=NOT(g40852_I1_out)
n_2295=NOT(g47592_I1_out)
n_10145=NOT(g41370_I1_out)
\u1_u3_adr_r_reg_12__Q=NOT(\u1_u3_adr_r_reg_12__P0000)
n_5835=NOT(g45795_I1_out)
n_10511=NOT(n_10827)
\u4_u1_ienb_reg_2__P0000=NOT(\u4_u1_ienb_reg_2__P0001)
n_6933=NOT(u4_u1_buf0_orig_105)
n_4115=NOT(g46728_I1_out)
n_7466=NOT(g42570_I1_out)
n_5970=NOT(g44449_I1_out)
g39013_X_S0_1=NOT(n_14400)
\u4_u3_buf0_reg_26__P0000=NOT(\u4_u3_buf0_reg_26__P0001)
n_7186=NOT(u4_ep1_buf_1290)
n_8599=NOT(u4_ep2_buf_1321)
n_3833=NOT(g44515_I1_out)
\u4_u3_buf0_orig_m3_reg_5__P0000=NOT(\u4_u3_buf0_orig_m3_reg_5__P0001)
\u4_u3_iena_reg_0__P0000=NOT(\u4_u3_iena_reg_0__P0001)
n_10984=NOT(g40875_I1_out)
n_11136=NOT(g41376_I1_out)
n_10751=NOT(g40899_I1_out)
\u1_u3_tx_data_to_cnt_reg_1__P0000=NOT(\u1_u3_tx_data_to_cnt_reg_1__P0001)
u1_u3_buffer_full_reg_P0000=NOT(u1_u3_buffer_full_reg_P0001)
\u4_u1_int_stat_reg_3__P0000=NOT(\u4_u1_int_stat_reg_3__P0001)
n_3980=NOT(g47722_I2_out)
csr_121=NOT(\u4_csr_reg_26__P0000)
\u4_u1_csr0_reg_0__Q=NOT(\u4_u1_csr0_reg_0__P0000)
\u4_u3_buf0_reg_23__Q=NOT(\u4_u3_buf0_reg_23__P0000)
n_1041=NOT(n_609)
n_8572=NOT(u4_ep2_buf_808)
n_6581=NOT(g44533_I1_out)
n_10229=NOT(g40855_I1_out)
n_8658=NOT(n_9585)
\u4_u1_buf0_orig_reg_13__P0000=NOT(\u4_u1_buf0_orig_reg_13__P0001)
n_3643=NOT(n_268)
g43638_X_S0_1=NOT(n_8688)
n_4346=NOT(g47810_I2_out)
\u0_u0_me_cnt_reg_3__P0000=NOT(\u0_u0_me_cnt_reg_3__P0001)
buf_153=NOT(\u4_buf0_reg_27__P0000)
u0_u0_idle_cnt1_next_21=NOT(\u0_u0_idle_cnt1_next_reg_1__P0000)
\u4_u1_buf0_orig_m3_reg_2__P0000=NOT(\u4_u1_buf0_orig_m3_reg_2__P0001)
\u4_u3_buf0_reg_16__P0000=NOT(\u4_u3_buf0_reg_16__P0001)
buf_155=NOT(\u4_buf0_reg_29__P0000)
g47886_X_S0_1=NOT(n_2377)
n_9368=NOT(g38153_I2_out)
n_171=NOT(u1_u0_d_28)
\u4_u3_buf0_reg_9__Q=NOT(\u4_u3_buf0_reg_9__P0000)
n_12150=NOT(g39180_I1_out)
\u4_u0_buf1_reg_13__P0000=NOT(\u4_u0_buf1_reg_13__P0001)
n_4761=NOT(n_4277)
n_12059=NOT(g39994_I1_out)
n_14033=NOT(g54736_I1_out)
u4_u0_int_stat_956=NOT(\u4_u0_int_stat_reg_5__P0000)
u1_u2_sizd_is_zero=NOT(u1_u2_sizd_is_zero_reg_P0000)
n_9216=NOT(g42257_I2_out)
n_2056=NOT(n_1161)
\u4_dout_reg_8__P0000=NOT(\u4_dout_reg_8__P0001)
n_12793=NOT(n_12792)
\u4_u0_buf0_orig_reg_12__Q=NOT(\u4_u0_buf0_orig_reg_12__P0000)
n_6565=NOT(n_5808)
\u4_u2_dma_in_cnt_0_=NOT(\u4_u2_dma_in_cnt_reg_0__P0000)
g43047_X_S0_1=NOT(n_8518)
n_5472=NOT(g46397_I1_out)
\u4_buf1_reg_10__P0000=NOT(\u4_buf1_reg_10__P0001)
g47908_X_S0_1=NOT(n_3118)
n_7398=NOT(g40370_I1_out)
\u4_u3_buf0_orig_19_=NOT(\u4_u3_buf0_orig_reg_19__P0000)
\u4_u3_buf1_reg_22__P0000=NOT(\u4_u3_buf1_reg_22__P0001)
\u1_u2_sizu_c_reg_7__P0000=NOT(\u1_u2_sizu_c_reg_7__P0001)
n_1468=NOT(n_606)
n_4369=NOT(g47778_I2_out)
g39412_X_S0_1=NOT(n_11872)
n_503=NOT(n_3814)
\u1_u2_adr_cb_0_=NOT(\u1_u2_adr_cb_reg_0__P0000)
u1_clr_sof_time_reg_P0000=NOT(u1_clr_sof_time_reg_P0001)
\u4_u3_csr1_reg_1__P0000=NOT(\u4_u3_csr1_reg_1__P0001)
n_4740=NOT(g45253_I1_out)
g39372_X_S0_1=NOT(wb_addr_i_17_)
n_10342=NOT(g42324_I2_out)
\u0_rx_data_reg_6__Q=NOT(\u0_rx_data_reg_6__P0000)
n_1798=NOT(n_4016)
n_12651=NOT(g38398_I1_out)
n_7106=NOT(n_7105)
\u4_u3_csr1_reg_11__P0000=NOT(\u4_u3_csr1_reg_11__P0001)
n_9079=NOT(g43567_I2_out)
\u1_u2_rd_buf0_reg_20__P0000=NOT(\u1_u2_rd_buf0_reg_20__P0001)
n_178=NOT(\u4_int_srcb_0_)
\u4_inta_msk_reg_0__P0000=NOT(\u4_inta_msk_reg_0__P0001)
n_1633=NOT(n_1386)
n_4463=NOT(g47682_I2_out)
\u4_u3_csr0_reg_11__Q=NOT(\u4_u3_csr0_reg_11__P0000)
n_12136=NOT(g39753_I1_out)
\u1_u3_idin_reg_28__Q=NOT(\u1_u3_idin_reg_28__P0000)
\u4_u2_buf0_orig_m3_reg_9__Q=NOT(\u4_u2_buf0_orig_m3_reg_9__P0000)
n_3498=NOT(g48711_I1_out)
u0_u0_ls_k_r=NOT(u0_u0_ls_k_r_reg_P0000)
n_1354=NOT(n_3123)
n_11982=NOT(g40408_I1_out)
wb_data_o_12_=NOT(\u5_wb_data_o_reg_12__P0000)
intb_o=NOT(u4_intb_reg_P0000)
\u4_u2_buf0_reg_5__Q=NOT(\u4_u2_buf0_reg_5__P0000)
\u4_u0_buf0_reg_26__Q=NOT(\u4_u0_buf0_reg_26__P0000)
n_673=NOT(n_1398)
n_7283=NOT(n_6199)
n_12988=NOT(g37659_I1_out)
n_7589=NOT(u4_ep0_buf_731)
u0_u0_T2_gt_1_2_mS=NOT(u0_u0_T2_gt_1_2_mS_reg_P0000)
n_10223=NOT(g40861_I1_out)
\u0_u0_state_14_=NOT(\u0_u0_state_reg_14__P0000)
n_3297=NOT(g47136_I2_out)
g39593_X_S0_1=NOT(u1_u2_word_done)
n_7797=NOT(g42830_I1_out)
frm_nat_361=NOT(\u1_sof_time_reg_7__P0000)
n_7936=NOT(n_7710)
match=NOT(u4_match_r1_reg_P0000)
n_317=NOT(\u1_u3_rx_ack_to_cnt_3_)
out_to_small=NOT(u1_u3_out_to_small_reg_P0000)
n_7669=NOT(g45374_I2_out)
\u4_u1_buf1_reg_0__P0000=NOT(\u4_u1_buf1_reg_0__P0001)
\u1_u2_rx_data_st_r_reg_7__P0000=NOT(\u1_u2_rx_data_st_r_reg_7__P0001)
n_9104=NOT(g43537_I2_out)
u1_u2_rd_buf_176=NOT(\u1_u2_rd_buf1_reg_20__P0000)
\u4_u0_buf0_orig_27_=NOT(\u4_u0_buf0_orig_reg_27__P0000)
n_4254=NOT(n_4253)
\u1_u1_state_reg_2__P0000=NOT(\u1_u1_state_reg_2__P0001)
\u4_intb_msk_reg_3__P0000=NOT(\u4_intb_msk_reg_3__P0001)
n_8099=NOT(g42931_I1_out)
\u4_u2_dma_in_cnt_6_=NOT(\u4_u2_dma_in_cnt_reg_6__P0000)
n_9875=NOT(g38231_I1_out)
n_7853=NOT(g42186_I1_out)
n_3588=NOT(g47589_I1_out)
\u4_u0_buf0_orig_m3_reg_11__P0000=NOT(\u4_u0_buf0_orig_m3_reg_11__P0001)
n_1227=NOT(g48804_I2_out)
n_610=NOT(\u4_csr_reg_8__P0000)
n_10220=NOT(g40864_I1_out)
g44658_X_S0_1=NOT(n_9328)
n_11481=NOT(g37743_I1_out)
n_9366=NOT(g38154_I2_out)
rf2wb_d_555=NOT(\u4_dout_reg_30__P0000)
g47879_X_S0_1=NOT(n_2377)
\u1_u0_crc16_sum_reg_2__P0000=NOT(\u1_u0_crc16_sum_reg_2__P0001)
\u4_u0_int_stat_reg_0__P0000=NOT(\u4_u0_int_stat_reg_0__P0001)
n_8576=NOT(u4_ep2_buf_1322)
g37664_X_S0_1=NOT(n_12416)
n_7486=NOT(g42481_I1_out)
g45520_X_S0_1=NOT(n_8852)
\u4_u3_buf0_reg_18__P0000=NOT(\u4_u3_buf0_reg_18__P0001)
n_1321=NOT(n_1607)
\u4_u0_buf0_orig_reg_20__P0000=NOT(\u4_u0_buf0_orig_reg_20__P0001)
\u1_u0_crc16_sum_5_=NOT(\u1_u0_crc16_sum_reg_5__P0000)
g43012_X_S0_1=NOT(n_8812)
g37823_X_S0_1=NOT(n_8518)
\u1_frame_no_r_reg_7__P0000=NOT(\u1_frame_no_r_reg_7__P0001)
g41456_X_S0_1=NOT(n_9590)
g47866_X_S0_1=NOT(n_2377)
n_12382=NOT(g40404_I1_out)
\u4_u3_dma_out_left_reg_11__Q=NOT(\u4_u3_dma_out_left_reg_11__P0000)
n_5945=NOT(g44928_I1_out)
\u1_u2_dtmp_r_reg_14__P0000=NOT(\u1_u2_dtmp_r_reg_14__P0001)
n_14131=NOT(g54826_I1_out)
u4_u1_int_stat_960=NOT(\u4_u1_int_stat_reg_6__P0000)
\u4_u0_buf0_orig_m3_reg_10__Q=NOT(\u4_u0_buf0_orig_m3_reg_10__P0000)
n_7417=NOT(g42919_I1_out)
\u4_buf0_reg_14__Q=NOT(\u4_buf0_reg_14__P0000)
\u4_u0_buf0_orig_reg_6__P0000=NOT(\u4_u0_buf0_orig_reg_6__P0001)
n_3865=NOT(g48827_I2_out)
n_11969=NOT(g40425_I1_out)
g39600_X_S0_1=NOT(u1_u2_word_done)
n_5940=NOT(g44939_I1_out)
n_1604=NOT(n_1603)
n_7149=NOT(g45435_I2_out)
g40849_X_S0_1=NOT(u1_u3_out_to_small_r)
n_6706=NOT(u4_ep2_csr)
n_400=NOT(n_1532)
u4_u1_dma_ack_clr1_reg_P0000=NOT(u4_u1_dma_ack_clr1_reg_P0001)
n_10396=NOT(g38010_I1_out)
g44637_X_S0_1=NOT(n_10206)
g47862_X_S0_1=NOT(n_2377)
g44656_X_S0_1=NOT(n_9823)
n_11960=NOT(g39060_I1_out)
n_10525=NOT(n_10822)
\u4_u3_buf0_orig_reg_9__Q=NOT(\u4_u3_buf0_orig_reg_9__P0000)
\u4_dout_reg_29__P0000=NOT(\u4_dout_reg_29__P0001)
\u4_u3_buf0_orig_reg_10__P0000=NOT(\u4_u3_buf0_orig_reg_10__P0001)
n_9045=NOT(g43584_I2_out)
\u4_u2_dma_out_left_reg_5__Q=NOT(\u4_u2_dma_out_left_reg_5__P0000)
n_5079=NOT(g44868_I1_out)
n_7050=NOT(g43113_I2_out)
\u4_buf0_reg_11__Q=NOT(\u4_buf0_reg_11__P0000)
n_9950=NOT(g40291_I1_out)
n_10653=NOT(g38003_I1_out)
\u4_u0_buf0_orig_reg_13__P0000=NOT(\u4_u0_buf0_orig_reg_13__P0001)
n_883=NOT(g48782_I2_out)
\u4_buf0_reg_30__P0000=NOT(\u4_buf0_reg_30__P0001)
n_8926=NOT(u4_ep3_buf_1357)
n_5464=NOT(g46412_I1_out)
g47911_X_S0_1=NOT(n_3118)
n_4443=NOT(g47835_I2_out)
n_10219=NOT(g40865_I1_out)
\u4_u3_ienb_reg_2__Q=NOT(\u4_u3_ienb_reg_2__P0000)
g44687_X_S0_1=NOT(n_9328)
n_11941=NOT(g39200_I1_out)
n_5774=NOT(g46382_I1_out)
\u4_u3_buf0_reg_0__Q=NOT(\u4_u3_buf0_reg_0__P0000)
u1_u1_crc_296=NOT(\u1_u1_crc16_reg_13__P0000)
g42241_X_S0_1=NOT(n_10014)
g43050_X_S0_1=NOT(n_8518)
n_4320=NOT(g47842_I2_out)
n_8802=NOT(\u1_u3_new_size_0_)
\u4_u0_buf1_reg_20__P0000=NOT(\u4_u0_buf1_reg_20__P0001)
\u1_u0_pid_4_=NOT(\u1_u0_pid_reg_4__P0000)
n_7585=NOT(u4_ep1_buf_791)
\u4_u3_buf1_reg_23__Q=NOT(\u4_u3_buf1_reg_23__P0000)
\u4_u2_dma_in_cnt_reg_10__P0000=NOT(\u4_u2_dma_in_cnt_reg_10__P0001)
n_691=NOT(g48788_I2_out)
u4_u2_inta_reg_Q=NOT(u4_u2_inta_reg_P0000)
n_586=NOT(n_6780)
n_6976=NOT(u4_u1_buf0_orig_111)
n_8797=NOT(g39742_I1_out)
u4_u1_int_stat_944=NOT(\u4_u1_int_stat_reg_2__P0000)
\u4_buf0_reg_1__Q=NOT(\u4_buf0_reg_1__P0000)
\u4_u0_dma_out_left_reg_1__Q=NOT(\u4_u0_dma_out_left_reg_1__P0000)
n_8925=NOT(n_7553)
n_11837=NOT(n_13663)
\u4_u3_dma_in_cnt_5_=NOT(\u4_u3_dma_in_cnt_reg_5__P0000)
\u1_u0_pid_reg_6__P0000=NOT(\u1_u0_pid_reg_6__P0001)
n_10966=NOT(g40889_I1_out)
n_7840=NOT(n_7839)
n_11571=NOT(g38958_I1_out)
n_8768=NOT(g42634_I1_out)
n_2516=NOT(\u4_u1_csr0_reg_4__P0000)
n_2839=NOT(g46487_I1_out)
\u4_intb_msk_reg_2__Q=NOT(\u4_intb_msk_reg_2__P0000)
n_10236=NOT(g40776_I1_out)
n_6432=NOT(n_5981)
n_27=NOT(u1_u1_crc_304)
\u4_u3_buf1_reg_20__P0000=NOT(\u4_u3_buf1_reg_20__P0001)
\u4_u2_iena_reg_0__P0000=NOT(\u4_u2_iena_reg_0__P0001)
\u4_u3_dma_out_left_reg_4__Q=NOT(\u4_u3_dma_out_left_reg_4__P0000)
\u4_u1_buf0_reg_6__P0000=NOT(\u4_u1_buf0_reg_6__P0001)
n_9323=NOT(n_9776)
\u4_u0_iena_reg_4__Q=NOT(\u4_u0_iena_reg_4__P0000)
n_1702=NOT(n_1054)
n_13652=NOT(n_14080)
n_13627=NOT(n_13621)
g39586_X_S0_1=NOT(u1_u2_word_done)
n_4560=NOT(g46530_I1_out)
\u1_u3_idin_reg_31__P0000=NOT(\u1_u3_idin_reg_31__P0001)
u1_u2_rd_buf_180=NOT(\u1_u2_rd_buf1_reg_24__P0000)
n_5512=NOT(g46306_I1_out)
n_7203=NOT(u4_ep0_buf_1265)
n_10753=NOT(g40898_I1_out)
u1_u3_buf1_not_aloc_reg_P0000=NOT(u1_u3_buf1_not_aloc_reg_P0001)
n_3719=NOT(g46606_I1_out)
n_6233=NOT(g45263_I1_out)
n_13585=NOT(n_1134)
n_2703=NOT(n_2702)
g41432_X_S0_1=NOT(n_9462)
n_4342=NOT(g47817_I2_out)
\u4_buf0_reg_20__P0000=NOT(\u4_buf0_reg_20__P0001)
\u4_u3_dma_in_cnt_reg_10__P0000=NOT(\u4_u3_dma_in_cnt_reg_10__P0001)
n_7193=NOT(u4_ep1_buf_1292)
n_2571=NOT(g48847_I2_out)
n_5556=NOT(g46894_I1_out)
n_9645=NOT(g42378_I2_out)
n_745=NOT(n_5736)
\u4_u3_buf0_orig_m3_reg_11__P0000=NOT(\u4_u3_buf0_orig_m3_reg_11__P0001)
u4_u1_r5_reg_Q=NOT(u4_u1_r5_reg_P0000)
n_14406=NOT(n_14399)
n_6510=NOT(g47627_I1_out)
n_13281=NOT(g54060_I2_out)
n_1701=NOT(n_3381)
n_9178=NOT(g42934_I1_out)
n_9623=NOT(idin_334)
u4_u3_int_stat_952=NOT(\u4_u3_int_stat_reg_4__P0000)
n_4372=NOT(g47770_I2_out)
\u1_u0_d0_reg_6__P0000=NOT(\u1_u0_d0_reg_6__P0001)
n_3601=NOT(\u4_csr_reg_9__P0000)
n_6995=NOT(u4_u3_buf0_orig_113)
\u1_u0_crc16_sum_reg_12__P0000=NOT(\u1_u0_crc16_sum_reg_12__P0001)
g40434_X_S0_1=NOT(u4_u2_r5)
\u4_u2_buf0_orig_reg_2__P0000=NOT(\u4_u2_buf0_orig_reg_2__P0001)
g40822_X_S0_1=NOT(wb_addr_i_17_)
\u1_u2_dout_r_reg_10__P0000=NOT(\u1_u2_dout_r_reg_10__P0001)
n_7987=NOT(u4_ep2_buf_1317)
\u4_u2_ienb_reg_0__Q=NOT(\u4_u2_ienb_reg_0__P0000)
n_7258=NOT(g45370_I2_out)
n_4928=NOT(g47151_I2_out)
\u4_u2_buf0_orig_reg_8__P0000=NOT(\u4_u2_buf0_orig_reg_8__P0001)
n_1990=NOT(rst_i)
n_10359=NOT(g38226_I1_out)
\u5_wb_data_o_reg_28__P0000=NOT(\u5_wb_data_o_reg_28__P0001)
n_9859=NOT(u1_adr_256)
n_631=NOT(\u4_u2_dma_in_cnt_0_)
\u0_u0_state_12_=NOT(\u0_u0_state_reg_12__P0000)
n_2860=NOT(n_2479)
\u4_u2_buf0_reg_14__P0000=NOT(\u4_u2_buf0_reg_14__P0001)
\u1_u2_adr_cw_reg_9__P0000=NOT(\u1_u2_adr_cw_reg_9__P0001)
g43037_X_S0_1=NOT(n_8518)
\u4_intb_msk_reg_8__P0000=NOT(\u4_intb_msk_reg_8__P0001)
\u4_u1_dma_out_cnt_3_=NOT(\u4_u1_dma_out_cnt_reg_3__P0000)
\u1_u3_new_sizeb_reg_11__P0000=NOT(\u1_u3_new_sizeb_reg_11__P0001)
n_421=NOT(\u1_u0_pid_reg_3__P0000)
\u4_u2_csr0_reg_2__P0000=NOT(\u4_u2_csr0_reg_2__P0001)
n_12792=NOT(g38605_I1_out)
n_9063=NOT(buf_140)
\u4_u0_buf1_reg_18__P0000=NOT(\u4_u0_buf1_reg_18__P0001)
g47860_X_S0_1=NOT(n_2377)
\u4_u2_csr0_reg_12__Q=NOT(\u4_u2_csr0_reg_12__P0000)
\u1_u3_idin_reg_6__P0000=NOT(\u1_u3_idin_reg_6__P0001)
g43039_X_S0_1=NOT(n_8518)
n_12638=NOT(n_12637)
n_4564=NOT(g47563_I1_out)
n_5942=NOT(g44934_I1_out)
n_5793=NOT(g46326_I1_out)
\u4_u2_buf0_reg_4__P0000=NOT(\u4_u2_buf0_reg_4__P0001)
\u4_u1_dma_out_left_reg_11__P0000=NOT(\u4_u1_dma_out_left_reg_11__P0001)
\u4_dout_reg_20__P0000=NOT(\u4_dout_reg_20__P0001)
u4_ep2_csr_1943=NOT(\u4_u2_csr1_reg_5__P0000)
n_3137=NOT(g47637_I1_out)
\u1_u2_rd_buf1_reg_30__P0000=NOT(\u1_u2_rd_buf1_reg_30__P0001)
\u4_u3_dma_out_left_reg_1__P0000=NOT(\u4_u3_dma_out_left_reg_1__P0001)
n_7900=NOT(n_6538)
\u4_u3_buf1_reg_19__Q=NOT(\u4_u3_buf1_reg_19__P0000)
n_11771=NOT(g40723_I1_out)
u4_u1_int_stat_956=NOT(\u4_u1_int_stat_reg_5__P0000)
n_8789=NOT(g43400_I2_out)
\u1_u3_token_pid_sel_reg_0__P0000=NOT(\u1_u3_token_pid_sel_reg_0__P0001)
n_12422=NOT(g38856_I1_out)
g39613_X_S0_1=NOT(u1_u2_word_done)
n_8489=NOT(g42946_I1_out)
n_266=NOT(n_9611)
\u4_u3_buf1_reg_15__Q=NOT(\u4_u3_buf1_reg_15__P0000)
n_2878=NOT(\u0_u0_me_cnt_5_)
n_284=NOT(\u5_state_4_)
n_10030=NOT(g38017_I1_out)
n_9145=NOT(u1_u1_crc_300)
mdout_223=NOT(\u1_u2_dout_r_reg_14__P0000)
g38222_X_S0_1=NOT(n_9542)
n_5479=NOT(g46376_I1_out)
\u4_dout_reg_2__P0000=NOT(\u4_dout_reg_2__P0001)
\u1_u3_adr_reg_2__P0000=NOT(\u1_u3_adr_reg_2__P0001)
n_11984=NOT(g40402_I1_out)
n_10982=NOT(g40877_I1_out)
n_1278=NOT(n_1277)
funct_adr_193=NOT(\u4_funct_adr_reg_4__P0000)
u0_u0_idle_cnt1_next=NOT(\u0_u0_idle_cnt1_next_reg_0__P0000)
\u4_u0_buf1_reg_1__P0000=NOT(\u4_u0_buf1_reg_1__P0001)
n_9860=NOT(u1_adr_267)
n_485=NOT(\u1_u0_token0_reg_4__P0000)
\u4_u0_dma_in_cnt_reg_2__P0000=NOT(\u4_u0_dma_in_cnt_reg_2__P0001)
u4_u1_r1_reg_P0000=NOT(u4_u1_r1_reg_P0001)
n_2553=NOT(n_1981)
n_2311=NOT(g47520_I1_out)
\u1_u3_size_next_r_reg_2__P0000=NOT(\u1_u3_size_next_r_reg_2__P0001)
\u4_u2_dma_out_left_reg_0__P0000=NOT(\u4_u2_dma_out_left_reg_0__P0001)
\u4_inta_msk_reg_3__P0000=NOT(\u4_inta_msk_reg_3__P0001)
\u4_u2_uc_dpd_reg_0__P0000=NOT(\u4_u2_uc_dpd_reg_0__P0001)
\u4_u1_csr0_reg_4__P0000=NOT(\u4_u1_csr0_reg_4__P0001)
n_10683=NOT(g41390_I1_out)
\u4_u3_buf0_reg_27__P0000=NOT(\u4_u3_buf0_reg_27__P0001)
\u4_int_srcb_reg_4__P0000=NOT(\u4_int_srcb_reg_4__P0001)
n_531=NOT(u4_attach_r)
n_720=NOT(n_719)
n_9345=NOT(n_10035)
\u0_u0_me_ps_reg_1__P0000=NOT(\u0_u0_me_ps_reg_1__P0001)
g39061_X_S0_1=NOT(u1_u3_out_to_small_r)
n_5198=NOT(n_5285)
n_11060=NOT(n_11147)
g43086_X_S0_1=NOT(n_7900)
n_8930=NOT(u4_ep3_buf_1355)
DataOut_pad_o_6_=NOT(\u0_DataOut_reg_6__P0000)
g47932_X_S0_1=NOT(n_3118)
\u1_u3_rx_ack_to_cnt_reg_2__P0000=NOT(\u1_u3_rx_ack_to_cnt_reg_2__P0001)
n_2689=NOT(n_1243)
n_11973=NOT(g40421_I1_out)
csr_107=NOT(\u4_csr_reg_12__P0000)
n_6327=NOT(n_5665)
g44678_X_S0_1=NOT(n_9829)
n_5527=NOT(n_13587)
\u4_u2_csr0_reg_3__P0000=NOT(\u4_u2_csr0_reg_3__P0001)
\u4_u2_buf1_reg_4__P0000=NOT(\u4_u2_buf1_reg_4__P0001)
g42246_X_S0_1=NOT(n_9730)
u4_ep1_csr_1900=NOT(\u4_u1_csr0_reg_8__P0000)
\u1_frame_no_r_reg_3__P0000=NOT(\u1_frame_no_r_reg_3__P0001)
n_12088=NOT(g39755_I1_out)
\u4_u2_buf1_reg_11__Q=NOT(\u4_u2_buf1_reg_11__P0000)
\u1_u2_rd_buf0_reg_17__P0000=NOT(\u1_u2_rd_buf0_reg_17__P0001)
n_8951=NOT(g40753_I1_out)
g40030_X_S0_1=NOT(n_10014)
n_542=NOT(\u1_u0_pid_1_)
csr_124=NOT(\u4_csr_reg_29__P0000)
rf2wb_d_542=NOT(\u4_dout_reg_17__P0000)
g47869_X_S0_1=NOT(n_2377)
n_7130=NOT(n_7129)
n_3134=NOT(g47640_I1_out)
g41450_X_S0_1=NOT(u4_u2_r5)
n_4861=NOT(n_4860)
u4_u2_set_r=NOT(u4_u2_set_r_reg_P0000)
n_10296=NOT(g40397_I1_out)
n_3464=NOT(g48835_I2_out)
\u4_u1_buf1_reg_17__Q=NOT(\u4_u1_buf1_reg_17__P0000)
n_3015=NOT(g48766_I1_out)
n_6413=NOT(n_5981)
n_8215=NOT(g42728_I1_out)
\u4_u0_buf0_orig_reg_15__Q=NOT(\u4_u0_buf0_orig_reg_15__P0000)
n_540=NOT(wb_addr_i_3_)
\u0_DataOut_reg_4__P0000=NOT(\u0_DataOut_reg_4__P0001)
\u0_u0_idle_cnt1_next_reg_4__P0000=NOT(\u0_u0_idle_cnt1_next_reg_4__P0001)
u1_u2_dtmp_r_85=NOT(\u1_u2_dtmp_r_reg_22__P0000)
\u4_u2_buf0_orig_m3_reg_4__Q=NOT(\u4_u2_buf0_orig_m3_reg_4__P0000)
\u4_u2_buf0_orig_m3_reg_5__P0000=NOT(\u4_u2_buf0_orig_m3_reg_5__P0001)
\u4_u0_buf1_reg_17__Q=NOT(\u4_u0_buf1_reg_17__P0000)
g47925_X_S0_1=NOT(n_3118)
\u4_buf1_reg_9__Q=NOT(\u4_buf1_reg_9__P0000)
\u0_u0_state_reg_4__P0000=NOT(\u0_u0_state_reg_4__P0001)
\u4_u3_buf0_orig_m3_reg_7__Q=NOT(\u4_u3_buf0_orig_m3_reg_7__P0000)
n_13981=NOT(n_14133)
n_354=NOT(n_1137)
n_14082=NOT(g54782_I1_out)
n_1349=NOT(n_2262)
\u4_u1_buf0_orig_reg_22__P0000=NOT(\u4_u1_buf0_orig_reg_22__P0001)
n_6248=NOT(g43373_I1_out)
n_759=NOT(\u4_u0_buf0_orig_26_)
csr_125=NOT(\u4_csr_reg_30__P0000)
\u1_mfm_cnt_reg_2__P0000=NOT(\u1_mfm_cnt_reg_2__P0001)
n_3647=NOT(g47127_I2_out)
n_8560=NOT(u4_ep2_buf_818)
g43096_X_S0_1=NOT(n_9912)
n_5522=NOT(g46283_I1_out)
n_182=NOT(\u1_u2_state_0_)
n_3939=NOT(g47816_I2_out)
u1_u2_word_done_r_reg_P0000=NOT(u1_u2_word_done_r_reg_P0001)
n_13196=NOT(n_13290)
n_1073=NOT(n_13885)
\u4_u2_dma_in_cnt_2_=NOT(\u4_u2_dma_in_cnt_reg_2__P0000)
n_5084=NOT(g44853_I1_out)
\u4_u1_iena_reg_5__P0000=NOT(\u4_u1_iena_reg_5__P0001)
n_11936=NOT(g39561_I1_out)
\u1_u2_sizu_c_reg_1__P0000=NOT(\u1_u2_sizu_c_reg_1__P0001)
n_9451=NOT(g37997_I1_out)
n_5941=NOT(g44936_I1_out)
n_11682=NOT(g40740_I1_out)
\u1_hms_cnt_2_=NOT(\u1_hms_cnt_reg_2__P0000)
\u4_u0_buf0_orig_m3_reg_8__P0000=NOT(\u4_u0_buf0_orig_m3_reg_8__P0001)
\u4_u0_dma_out_cnt_reg_6__P0000=NOT(\u4_u0_dma_out_cnt_reg_6__P0001)
\u1_u2_dtmp_r_reg_27__P0000=NOT(\u1_u2_dtmp_r_reg_27__P0001)
n_7036=NOT(g43125_I2_out)
g44615_X_S0_1=NOT(n_8925)
n_4431=NOT(g47708_I2_out)
\u1_u3_idin_reg_2__P0000=NOT(\u1_u3_idin_reg_2__P0001)
\u4_u0_iena_reg_3__Q=NOT(\u4_u0_iena_reg_3__P0000)
n_5821=NOT(g45967_I1_out)
n_7746=NOT(n_7335)
\u1_sof_time_reg_6__P0000=NOT(\u1_sof_time_reg_6__P0001)
buf_150=NOT(\u4_buf0_reg_24__P0000)
n_3268=NOT(n_276)
\u4_u0_buf0_reg_16__Q=NOT(\u4_u0_buf0_reg_16__P0000)
\u4_u3_buf0_orig_reg_0__P0000=NOT(\u4_u3_buf0_orig_reg_0__P0001)
\u4_u2_csr1_reg_10__P0000=NOT(\u4_u2_csr1_reg_10__P0001)
\u1_u2_rd_buf0_reg_26__P0000=NOT(\u1_u2_rd_buf0_reg_26__P0001)
n_7265=NOT(g45363_I2_out)
rf2wb_d_549=NOT(\u4_dout_reg_24__P0000)
g39402_X_S0_1=NOT(n_11887)
n_10529=NOT(g37612_I1_out)
u4_u2_dma_in_buf_sz1_reg_P0000=NOT(u4_u2_dma_in_buf_sz1_reg_P0001)
n_3771=NOT(n_12511)
u1_u0_token_crc5=NOT(\u1_u0_token1_reg_3__P0000)
\u1_u2_adr_cw_reg_2__P0000=NOT(\u1_u2_adr_cw_reg_2__P0001)
\u1_u3_adr_r_10_=NOT(\u1_u3_adr_r_reg_10__P0000)
frm_nat_364=NOT(\u1_sof_time_reg_10__P0000)
n_14059=NOT(g54762_I1_out)
frm_nat_372=NOT(\u1_frame_no_r_reg_2__P0000)
n_7252=NOT(u4_ep0_buf_743)
\LineState_r_1_=NOT(\LineState_r_reg_1__P0000)
u4_int_src_re_reg_P0000=NOT(u4_int_src_re_reg_P0001)
\u4_dout_reg_0__P0000=NOT(\u4_dout_reg_0__P0001)
n_3999=NOT(g47631_I1_out)
u4_u1_dma_in_buf_sz1_reg_P0000=NOT(u4_u1_dma_in_buf_sz1_reg_P0001)
u4_u1_dma_req_in_hold2_reg_P0000=NOT(u4_u1_dma_req_in_hold2_reg_P0001)
\u4_u3_buf1_reg_25__Q=NOT(\u4_u3_buf1_reg_25__P0000)
n_10919=NOT(g39721_I1_out)
\u4_u3_buf1_reg_30__Q=NOT(\u4_u3_buf1_reg_30__P0000)
n_10765=NOT(g40789_I1_out)
u1_u2_word_done_reg_Q=NOT(u1_u2_word_done_reg_P0000)
n_5563=NOT(\u4_u3_buf0_orig_reg_22__P0000)
n_6871=NOT(u4_u2_buf0_orig_104)
mdout_212=NOT(\u1_u2_dout_r_reg_3__P0000)
\u1_u0_d1_reg_2__Q=NOT(\u1_u0_d1_reg_2__P0000)
\u1_u3_size_next_r_reg_1__P0000=NOT(\u1_u3_size_next_r_reg_1__P0001)
g37754_X_S0_1=NOT(n_9912)
\u4_u1_buf1_reg_22__Q=NOT(\u4_u1_buf1_reg_22__P0000)
g41462_X_S0_1=NOT(n_9730)
n_7944=NOT(g43381_I1_out)
n_4238=NOT(g44520_I1_out)
\u4_u2_dma_out_cnt_reg_6__P0000=NOT(\u4_u2_dma_out_cnt_reg_6__P0001)
\u1_u3_new_size_reg_13__P0000=NOT(\u1_u3_new_size_reg_13__P0001)
n_5371=NOT(g42391_I2_out)
n_2573=NOT(u4_ep2_csr_1931)
n_9797=NOT(g41190_I1_out)
n_11367=NOT(n_11366)
g39614_X_S0_1=NOT(u1_u2_word_done)
n_5614=NOT(g47550_I1_out)
n_4611=NOT(g45943_I2_out)
\u1_u2_rd_buf1_reg_17__P0000=NOT(\u1_u2_rd_buf1_reg_17__P0001)
n_11343=NOT(g37957_I1_out)
n_468=NOT(n_473)
\u4_u0_csr1_reg_8__P0000=NOT(\u4_u0_csr1_reg_8__P0001)
n_7750=NOT(g40783_I1_out)
\u0_u0_line_state_r_reg_1__P0000=NOT(\u0_u0_line_state_r_reg_1__P0001)
n_8915=NOT(u4_ep3_buf_1361)
n_12696=NOT(n_12769)
n_7598=NOT(u4_ep0_buf_744)
n_11563=NOT(g39053_I1_out)
n_1712=NOT(n_520)
g47906_X_S0_1=NOT(n_3118)
\u4_u0_buf1_reg_9__Q=NOT(\u4_u0_buf1_reg_9__P0000)
\u1_u3_adr_reg_6__Q=NOT(\u1_u3_adr_reg_6__P0000)
n_7582=NOT(u4_ep1_buf_1274)
g47938_X_S0_1=NOT(n_3118)
\u4_u2_buf0_reg_6__Q=NOT(\u4_u2_buf0_reg_6__P0000)
\u1_u1_state_reg_0__P0000=NOT(\u1_u1_state_reg_0__P0001)
\u4_u0_buf1_reg_28__Q=NOT(\u4_u0_buf1_reg_28__P0000)
n_6216=NOT(g45606_I1_out)
n_5610=NOT(g47567_I1_out)
\u4_u3_buf0_orig_m3_reg_9__P0000=NOT(\u4_u3_buf0_orig_m3_reg_9__P0001)
\u4_u1_csr0_reg_3__P0000=NOT(\u4_u1_csr0_reg_3__P0001)
g39393_X_S0_1=NOT(n_11882)
\u4_u2_buf0_reg_18__Q=NOT(\u4_u2_buf0_reg_18__P0000)
n_8756=NOT(g38129_I1_out)
n_6987=NOT(u4_u3_buf0_orig_107)
g38209_X_S0_1=NOT(n_8925)
\u4_u0_int_stat_reg_6__P0000=NOT(\u4_u0_int_stat_reg_6__P0001)
u0_u0_ls_se0_r=NOT(u0_u0_ls_se0_r_reg_P0000)
n_4054=NOT(g47101_I1_out)
n_7287=NOT(g45251_I2_out)
\u4_u0_dma_out_cnt_reg_3__P0000=NOT(\u4_u0_dma_out_cnt_reg_3__P0001)
n_6194=NOT(\u4_buf0_reg_26__P0000)
n_10394=NOT(g38011_I1_out)
\u1_u2_state_6_=NOT(\u1_u2_state_reg_6__P0000)
idin_332=NOT(\u1_u3_idin_reg_12__P0000)
g42309_X_S0_1=NOT(n_8635)
\u4_u3_dma_in_cnt_reg_11__P0000=NOT(\u4_u3_dma_in_cnt_reg_11__P0001)
n_10207=NOT(g44596_I1_out)
g42393_X_S0_1=NOT(u0_u0_me_ps_2_5_us)
\u1_u3_adr_reg_8__P0000=NOT(\u1_u3_adr_reg_8__P0001)
n_7502=NOT(u4_ep1_csr_1915)
u1_u3_uc_dpd_set_reg_P0000=NOT(u1_u3_uc_dpd_set_reg_P0001)
n_4416=NOT(g47721_I2_out)
n_56=NOT(\u4_int_srcb_1_)
n_11279=NOT(n_7705)
\u1_u3_adr_r_reg_7__P0000=NOT(\u1_u3_adr_r_reg_7__P0001)
g44665_X_S0_1=NOT(n_9542)
\u4_u1_buf0_reg_16__P0000=NOT(\u4_u1_buf0_reg_16__P0001)
\u4_u2_buf0_orig_reg_1__Q=NOT(\u4_u2_buf0_orig_reg_1__P0000)
n_10431=NOT(g37950_I1_out)
\u4_u1_dma_out_left_reg_8__P0000=NOT(\u4_u1_dma_out_left_reg_8__P0001)
n_7280=NOT(g45350_I2_out)
\u4_u2_buf0_orig_reg_5__Q=NOT(\u4_u2_buf0_orig_reg_5__P0000)
g40824_X_S0_1=NOT(n_9462)
n_5688=NOT(g44138_I1_out)
n_7489=NOT(g42479_I1_out)
\u4_u1_csr0_reg_5__P0000=NOT(\u4_u1_csr0_reg_5__P0001)
n_7244=NOT(u4_ep0_buf_758)
\u1_u0_d2_reg_0__Q=NOT(\u1_u0_d2_reg_0__P0000)
g42236_X_S0_1=NOT(n_10366)
n_7539=NOT(n_7125)
u4_ep0_dma_out_buf_avail=NOT(u4_u0_dma_out_buf_avail_reg_P0000)
g37821_X_S0_1=NOT(n_8812)
\u1_u0_crc16_sum_14_=NOT(\u1_u0_crc16_sum_reg_14__P0000)
\u4_u0_dma_in_cnt_reg_0__P0000=NOT(\u4_u0_dma_in_cnt_reg_0__P0001)
\u4_u2_buf0_reg_29__Q=NOT(\u4_u2_buf0_reg_29__P0000)
n_3755=NOT(g47617_I1_out)
n_9059=NOT(g43575_I2_out)
\u1_u3_idin_reg_9__P0000=NOT(\u1_u3_idin_reg_9__P0001)
\u4_u2_buf1_reg_23__Q=NOT(\u4_u2_buf1_reg_23__P0000)
n_3159=NOT(n_3629)
\u1_u0_d0_reg_5__P0000=NOT(\u1_u0_d0_reg_5__P0001)
\u1_u0_d1_reg_7__Q=NOT(\u1_u0_d1_reg_7__P0000)
u1_u3_uc_bsel_set_reg_P0000=NOT(u1_u3_uc_bsel_set_reg_P0001)
g41463_X_S0_1=NOT(n_9730)
n_5116=NOT(g42938_I1_out)
mdout_238=NOT(\u1_u2_dout_r_reg_29__P0000)
\u1_u3_new_size_reg_2__P0000=NOT(\u1_u3_new_size_reg_2__P0001)
n_5039=NOT(n_5038)
\u4_u2_ienb_reg_4__P0000=NOT(\u4_u2_ienb_reg_4__P0001)
\u4_u1_buf0_orig_reg_29__P0000=NOT(\u4_u1_buf0_orig_reg_29__P0001)
n_3354=NOT(n_2838)
n_2612=NOT(n_2734)
g45533_X_S0_1=NOT(n_8852)
g43071_X_S0_1=NOT(n_9912)
n_249=NOT(\u4_u2_dma_out_cnt_8_)
g42228_X_S0_1=NOT(n_9590)
n_7642=NOT(g45391_I2_out)
n_11683=NOT(g40730_I1_out)
n_7012=NOT(\u4_u3_buf0_orig_reg_28__P0000)
n_10269=NOT(u1_data_pid_sel)
n_5766=NOT(g46421_I1_out)
n_642=NOT(n_3371)
\u4_u0_buf1_reg_22__P0000=NOT(\u4_u0_buf1_reg_22__P0001)
\u4_u3_buf0_reg_0__P0000=NOT(\u4_u3_buf0_reg_0__P0001)
\u1_u2_state_reg_3__P0000=NOT(\u1_u2_state_reg_3__P0001)
\u5_wb_data_o_reg_15__P0000=NOT(\u5_wb_data_o_reg_15__P0001)
g47881_X_S0_1=NOT(n_2377)
n_7659=NOT(g45377_I2_out)
\u1_u3_new_sizeb_reg_4__Q=NOT(\u1_u3_new_sizeb_reg_4__P0000)
u4_u1_dma_req_r_reg_P0000=NOT(u4_u1_dma_req_r_reg_P0001)
\u4_u0_buf0_orig_reg_9__P0000=NOT(\u4_u0_buf0_orig_reg_9__P0001)
n_10245=NOT(u1_adr_255)
n_13813=NOT(g54529_I1_out)
\u4_u1_buf1_reg_6__P0000=NOT(\u4_u1_buf1_reg_6__P0001)
g44681_X_S0_1=NOT(n_9542)
n_6963=NOT(n_6326)
n_13484=NOT(n_13483)
n_897=NOT(\u0_u0_ps_cnt_1_)
\u4_u3_buf0_orig_m3_reg_0__Q=NOT(\u4_u3_buf0_orig_m3_reg_0__P0000)
\u1_u3_idin_reg_22__P0000=NOT(\u1_u3_idin_reg_22__P0001)
n_6587=NOT(u4_u2_buf0_orig_106)
csr_118=NOT(\u4_csr_reg_23__P0000)
g43038_X_S0_1=NOT(n_8518)
n_7433=NOT(g42773_I1_out)
u1_u3_buf1_st_max_reg_P0000=NOT(u1_u3_buf1_st_max_reg_P0001)
n_9989=NOT(g42348_I2_out)
\u4_intb_msk_reg_0__Q=NOT(\u4_intb_msk_reg_0__P0000)
n_5883=NOT(g43403_I1_out)
\u4_u1_csr0_reg_2__P0000=NOT(\u4_u1_csr0_reg_2__P0001)
n_10608=NOT(g42153_I1_out)
n_968=NOT(u4_ep2_csr_1932)
n_196=NOT(TxReady_pad_i)
u4_ep1_csr_1919=NOT(\u4_u1_csr1_reg_12__P0000)
g39779_X_S0_1=NOT(n_12074)
n_3995=NOT(g47674_I2_out)
n_3577=NOT(g48856_I2_out)
n_202=NOT(n_1293)
\u4_u2_dma_out_left_reg_2__P0000=NOT(\u4_u2_dma_out_left_reg_2__P0001)
n_214=NOT(\u0_u0_idle_cnt1_2_)
n_6721=NOT(\u4_u2_buf0_orig_reg_24__P0000)
n_6437=NOT(u4_u3_buf0_orig_100)
\u1_u3_new_sizeb_reg_8__Q=NOT(\u1_u3_new_sizeb_reg_8__P0000)
n_10033=NOT(g43378_I1_out)
n_7425=NOT(g42780_I1_out)
n_7637=NOT(u4_ep1_buf_1277)
n_4606=NOT(g45972_I1_out)
\u4_u0_buf0_orig_26_=NOT(\u4_u0_buf0_orig_reg_26__P0000)
n_2704=NOT(g47625_I1_out)
n_5490=NOT(g46346_I1_out)
n_10747=NOT(g40902_I1_out)
\u4_u0_csr1_reg_7__Q=NOT(\u4_u0_csr1_reg_7__P0000)
susp_o=NOT(susp_o_reg_P0000)
\u1_u3_adr_r_reg_16__Q=NOT(\u1_u3_adr_r_reg_16__P0000)
n_6983=NOT(u4_u1_buf0_orig_108)
n_9714=NOT(g42283_I2_out)
n_2176=NOT(u4_attach_r1)
n_11163=NOT(g40843_I1_out)
n_6160=NOT(n_5440)
n_7852=NOT(g42187_I1_out)
n_2198=NOT(n_2197)
g42244_X_S0_1=NOT(n_10014)
n_4519=NOT(g47124_I2_out)
n_5454=NOT(g46449_I1_out)
n_13696=NOT(n_13693)
\u4_u0_buf0_reg_22__Q=NOT(\u4_u0_buf0_reg_22__P0000)
u4_ep1_dma_in_buf_sz1=NOT(u4_u1_dma_in_buf_sz1_reg_P0000)
\u1_u0_token1_reg_0__P0000=NOT(\u1_u0_token1_reg_0__P0001)
\VStatus_r_0_=NOT(\VStatus_r_reg_0__P0000)
g43056_X_S0_1=NOT(n_8518)
n_2588=NOT(g48722_I1_out)
g38295_X_S0_1=NOT(u1_u3_out_to_small_r)
\u4_u0_buf0_orig_m3_reg_5__Q=NOT(\u4_u0_buf0_orig_m3_reg_5__P0000)
n_8310=NOT(g42635_I1_out)
n_12360=NOT(g39017_I1_out)
n_11912=NOT(g40419_I1_out)
n_9010=NOT(u4_ep3_buf_833)
n_4464=NOT(g47681_I2_out)
\u4_u1_dma_out_left_reg_6__P0000=NOT(\u4_u1_dma_out_left_reg_6__P0001)
n_8037=NOT(u4_ep2_buf_1306)
\u4_u0_buf0_orig_m3_reg_2__Q=NOT(\u4_u0_buf0_orig_m3_reg_2__P0000)
n_11774=NOT(g40721_I1_out)
\u4_u1_buf0_reg_29__Q=NOT(\u4_u1_buf0_reg_29__P0000)
\u4_u0_csr0_reg_12__Q=NOT(\u4_u0_csr0_reg_12__P0000)
\u4_buf1_reg_16__Q=NOT(\u4_buf1_reg_16__P0000)
\u4_csr_reg_6__P0000=NOT(\u4_csr_reg_6__P0001)
n_9033=NOT(buf_129)
\u1_u0_crc16_sum_0_=NOT(\u1_u0_crc16_sum_reg_0__P0000)
g37815_X_S0_1=NOT(n_9328)
usb_attached=NOT(u0_u0_usb_attached_reg_P0000)
n_7299=NOT(n_6211)
g38294_X_S0_1=NOT(u1_u3_out_to_small_r)
n_3794=NOT(\u1_u2_sizu_c_reg_0__P0000)
n_4503=NOT(n_694)
g44644_X_S0_1=NOT(n_9823)
n_5847=NOT(n_5771)
n_4568=NOT(g46583_I1_out)
\u1_u3_idin_reg_21__P0000=NOT(\u1_u3_idin_reg_21__P0001)
n_3293=NOT(\u4_intb_msk_3_)
n_8910=NOT(u4_ep3_buf_1337)
n_4938=NOT(n_4571)
\u4_u2_dma_out_cnt_reg_7__P0000=NOT(\u4_u2_dma_out_cnt_reg_7__P0001)
n_8962=NOT(g43621_I2_out)
g47863_X_S0_1=NOT(n_2377)
n_7054=NOT(g43111_I2_out)
n_7206=NOT(u4_ep0_buf_1264)
n_2324=NOT(n_1251)
n_9655=NOT(g42370_I2_out)
n_8486=NOT(g42178_I1_out)
\u1_u2_dtmp_r_reg_23__P0000=NOT(\u1_u2_dtmp_r_reg_23__P0001)
u1_u3_send_token_reg_Q=NOT(u1_u3_send_token_reg_P0000)
\u4_u1_buf1_reg_8__Q=NOT(\u4_u1_buf1_reg_8__P0000)
n_3663=NOT(g47555_I1_out)
n_3936=NOT(g47825_I2_out)
n_9633=NOT(idin_335)
\u4_u3_buf0_reg_1__Q=NOT(\u4_u3_buf0_reg_1__P0000)
n_6635=NOT(u4_u2_buf0_orig_112)
n_8012=NOT(u4_ep2_buf_796)
u5_wb_ack_s1a_reg_P0000=NOT(u5_wb_ack_s1a_reg_P0001)
u4_u3_dma_req_in_hold2=NOT(u4_u3_dma_req_in_hold2_reg_P0000)
\u1_u2_dtmp_r_reg_3__P0000=NOT(\u1_u2_dtmp_r_reg_3__P0001)
\u4_u0_ienb_reg_3__Q=NOT(\u4_u0_ienb_reg_3__P0000)
n_9661=NOT(g42365_I2_out)
\u1_u0_d2_reg_1__Q=NOT(\u1_u0_d2_reg_1__P0000)
n_14247=NOT(n_14246)
\VStatus_r_reg_6__P0000=NOT(\VStatus_r_reg_6__P0001)
u1_u2_dtmp_r_71=NOT(\u1_u2_dtmp_r_reg_8__P0000)
n_11322=NOT(g39740_I1_out)
\u4_u2_buf0_reg_18__P0000=NOT(\u4_u2_buf0_reg_18__P0001)
g43055_X_S0_1=NOT(n_8518)
\u4_u3_buf0_orig_reg_31__P0000=NOT(\u4_u3_buf0_orig_reg_31__P0001)
n_798=NOT(n_7010)
n_2314=NOT(n_1434)
u0_rx_err_reg_P0000=NOT(u0_rx_err_reg_P0001)
u4_u1_dma_req_in_hold=NOT(u4_u1_dma_req_in_hold_reg_P0000)
n_9759=NOT(g41477_I2_out)
n_2247=NOT(g47668_I1_out)
\u1_u2_rd_buf0_reg_22__P0000=NOT(\u1_u2_rd_buf0_reg_22__P0001)
\u4_u1_buf0_orig_m3_reg_10__Q=NOT(\u4_u1_buf0_orig_m3_reg_10__P0000)
n_9210=NOT(g42261_I2_out)
g44613_X_S0_1=NOT(n_6544)
n_7256=NOT(u4_ep0_buf_754)
\u4_u0_csr1_reg_4__P0000=NOT(\u4_u0_csr1_reg_4__P0001)
n_5504=NOT(g46325_I1_out)
n_7230=NOT(g45393_I2_out)
n_6795=NOT(u4_u0_buf0_orig_103)
\u4_u2_buf1_reg_6__Q=NOT(\u4_u2_buf1_reg_6__P0000)
n_6822=NOT(n_6421)
n_3197=NOT(g47506_I1_out)
n_10368=NOT(g42216_I1_out)
g40026_X_S0_1=NOT(n_9590)
n_495=NOT(n_494)
n_705=NOT(n_1312)
n_12106=NOT(g38987_I1_out)
\u4_u3_dma_out_left_reg_7__P0000=NOT(\u4_u3_dma_out_left_reg_7__P0001)
n_8109=NOT(g42843_I1_out)
u4_u0_dma_ack_wr1=NOT(u4_u0_dma_ack_wr1_reg_P0000)
n_8493=NOT(g39739_I1_out)
\u0_u0_me_ps_reg_3__Q=NOT(\u0_u0_me_ps_reg_3__P0000)
n_7241=NOT(u4_ep0_buf_1250)
n_403=NOT(\u1_u0_pid_0_)
n_10978=NOT(g40880_I1_out)
n_10744=NOT(g40905_I1_out)
n_7390=NOT(n_7389)
n_90=NOT(\u0_u0_state_1_)
n_7044=NOT(g43118_I2_out)
n_9043=NOT(g43586_I2_out)
n_669=NOT(\u1_u2_state_4_)
n_5658=NOT(g44565_I1_out)
\u4_u0_buf0_reg_3__P0000=NOT(\u4_u0_buf0_reg_3__P0001)
n_11965=NOT(g40428_I1_out)
n_1845=NOT(g48736_I1_out)
\u4_buf1_reg_24__P0000=NOT(\u4_buf1_reg_24__P0001)
n_3109=NOT(n_3108)
n_428=NOT(\u0_u0_idle_cnt1_0_)
n_4408=NOT(g47727_I2_out)
u4_u0_int_stat_948=NOT(\u4_u0_int_stat_reg_3__P0000)
n_8625=NOT(u4_ep2_buf_1323)
g39782_X_S0_1=NOT(n_12074)
n_2039=NOT(\u4_u3_buf0_orig_24_)
u4_ep1_csr_1907=NOT(\u4_u1_csr1_reg_0__P0000)
\u4_u2_buf1_reg_21__Q=NOT(\u4_u2_buf1_reg_21__P0000)
n_13925=NOT(n_13924)
n_7187=NOT(u4_ep0_buf_1259)
\u1_u2_dout_r_reg_16__P0000=NOT(\u1_u2_dout_r_reg_16__P0001)
n_9120=NOT(n_8704)
n_1185=NOT(n_1613)
n_7043=NOT(g43119_I2_out)
n_3725=NOT(tx_ready)
n_8637=NOT(n_8638)
n_605=NOT(\u0_u0_idle_cnt1_7_)
g38142_X_S0_1=NOT(n_13835)
n_5516=NOT(g46296_I1_out)
n_7180=NOT(g41395_I1_out)
n_9669=NOT(n_8080)
\u1_u2_last_buf_adr_reg_7__Q=NOT(\u1_u2_last_buf_adr_reg_7__P0000)
\u4_u1_buf0_orig_reg_9__P0000=NOT(\u4_u1_buf0_orig_reg_9__P0001)
\u4_u1_csr0_reg_9__P0000=NOT(\u4_u1_csr0_reg_9__P0001)
n_7464=NOT(g42571_I1_out)
\u4_u2_iena_reg_5__P0000=NOT(\u4_u2_iena_reg_5__P0001)
\u4_u1_csr1_reg_11__P0000=NOT(\u4_u1_csr1_reg_11__P0001)
\u4_u3_buf1_reg_9__Q=NOT(\u4_u3_buf1_reg_9__P0000)
g39601_X_S0_1=NOT(u1_u2_word_done)
n_8844=NOT(buf_173)
n_12891=NOT(g38534_I1_out)
n_4570=NOT(g47559_I1_out)
n_4857=NOT(n_5211)
OpMode_pad_o_0_=NOT(\u0_u0_OpMode_reg_0__P0000)
n_148=NOT(u1_rx_data_st_245)
\u4_u0_buf0_reg_20__Q=NOT(\u4_u0_buf0_reg_20__P0000)
\u4_u3_dma_out_left_10_=NOT(\u4_u3_dma_out_left_reg_10__P0000)
\u1_u2_rd_buf0_reg_30__P0000=NOT(\u1_u2_rd_buf0_reg_30__P0001)
n_5787=NOT(n_5491)
n_8800=NOT(g41947_I1_out)
n_7415=NOT(g42922_I1_out)
n_2876=NOT(\u1_u0_token1_reg_2__P0000)
\u4_u0_dma_out_cnt_11_=NOT(\u4_u0_dma_out_cnt_reg_11__P0000)
n_3012=NOT(g48773_I1_out)
u0_u0_idle_cnt1_clr=NOT(u0_u0_idle_cnt1_clr_reg_P0000)
rf2wb_d_541=NOT(\u4_dout_reg_16__P0000)
u4_u2_r4_reg_P0000=NOT(u4_u2_r4_reg_P0001)
\u4_u2_dma_out_left_reg_4__P0000=NOT(\u4_u2_dma_out_left_reg_4__P0001)
u4_pid_cs_err_r_reg_P0000=NOT(u4_pid_cs_err_r_reg_P0001)
u4_int_srca_686=NOT(\u4_int_srca_reg_3__P0000)
n_5676=NOT(g44281_I1_out)
n_8779=NOT(n_8778)
n_5205=NOT(n_502)
u4_utmi_vend_stat_r_2=NOT(\u4_utmi_vend_stat_r_reg_2__P0000)
n_8055=NOT(\u1_u3_new_sizeb_12_)
n_8654=NOT(g40795_I2_out)
\u4_u2_buf0_reg_7__P0000=NOT(\u4_u2_buf0_reg_7__P0001)
\u1_u1_crc16_reg_1__P0000=NOT(\u1_u1_crc16_reg_1__P0001)
n_7921=NOT(g41354_I1_out)
\u1_u2_adr_cb_reg_0__P0000=NOT(\u1_u2_adr_cb_reg_0__P0001)
u1_u3_buffer_empty_reg_P0000=NOT(u1_u3_buffer_empty_reg_P0001)
n_5037=NOT(n_5036)
n_9708=NOT(g42287_I2_out)
n_5575=NOT(g45951_I1_out)
\u1_u2_rd_buf1_reg_0__P0000=NOT(\u1_u2_rd_buf1_reg_0__P0001)
n_9031=NOT(g43592_I2_out)
n_744=NOT(\u4_u2_buf0_orig_29_)
n_375=NOT(u1_u3_buffer_done)
\u1_u2_dtmp_r_reg_10__P0000=NOT(\u1_u2_dtmp_r_reg_10__P0001)
n_11173=NOT(g40835_I1_out)
\u1_u1_crc16_reg_2__Q=NOT(\u1_u1_crc16_reg_2__P0000)
n_7423=NOT(g42782_I1_out)
n_7962=NOT(u4_ep2_buf_794)
n_5478=NOT(g46380_I1_out)
n_7158=NOT(g45430_I2_out)
n_7217=NOT(g45405_I2_out)
mdout_218=NOT(\u1_u2_dout_r_reg_9__P0000)
n_7430=NOT(g42776_I1_out)
\u4_u0_dma_in_cnt_reg_6__P0000=NOT(\u4_u0_dma_in_cnt_reg_6__P0001)
n_5489=NOT(g46347_I1_out)
u4_ep1_csr_1920=NOT(\u4_u1_uc_dpd_reg_0__P0000)
n_633=NOT(n_4955)
\u4_u0_buf0_orig_m3_reg_1__Q=NOT(\u4_u0_buf0_orig_m3_reg_1__P0000)
n_5583=NOT(g45883_I1_out)
g47884_X_S0_1=NOT(n_2377)
n_10438=NOT(g41383_I2_out)
n_475=NOT(n_4951)
n_7533=NOT(g46006_I1_out)
u4_u1_dma_req_in_hold_reg_P0000=NOT(u4_u1_dma_req_in_hold_reg_P0001)
n_9999=NOT(g42341_I2_out)
n_11058=NOT(g40022_I2_out)
\u4_u2_csr0_reg_0__Q=NOT(\u4_u2_csr0_reg_0__P0000)
n_6698=NOT(u1_u1_crc16)
n_13050=NOT(g37555_I1_out)
u4_crc5_err_r_reg_P0000=NOT(u4_crc5_err_r_reg_P0001)
u4_ep1_csr_1902=NOT(\u4_u1_csr0_reg_10__P0000)
\u4_u3_dma_out_cnt_reg_5__P0000=NOT(\u4_u3_dma_out_cnt_reg_5__P0001)
g42289_X_S0_1=NOT(n_8635)
\u4_inta_msk_reg_7__P0000=NOT(\u4_inta_msk_reg_7__P0001)
\u4_buf1_reg_12__Q=NOT(\u4_buf1_reg_12__P0000)
n_14423=NOT(\u1_u2_last_buf_adr_12_)
n_1286=NOT(n_6803)
u1_u2_rd_buf_133=NOT(\u1_u2_rd_buf0_reg_8__P0000)
u1_u2_dtmp_r=NOT(\u1_u2_dtmp_r_reg_0__P0000)
\u0_u0_me_ps2_reg_5__Q=NOT(\u0_u0_me_ps2_reg_5__P0000)
\u4_u1_buf1_reg_30__P0000=NOT(\u4_u1_buf1_reg_30__P0001)
n_5494=NOT(g46340_I1_out)
n_12299=NOT(n_14134)
n_8623=NOT(u4_ep2_buf_817)
\u4_u2_ienb_reg_5__Q=NOT(\u4_u2_ienb_reg_5__P0000)
g43048_X_S0_1=NOT(n_8518)
n_12042=NOT(g39121_I1_out)
\u4_u1_csr1_reg_2__Q=NOT(\u4_u1_csr1_reg_2__P0000)
n_2057=NOT(n_3177)
\u1_u3_new_sizeb_reg_10__P0000=NOT(\u1_u3_new_sizeb_reg_10__P0001)
u4_u3_dma_ack_wr1_reg_P0000=NOT(u4_u3_dma_ack_wr1_reg_P0001)
n_8406=NOT(g42543_I1_out)
n_5939=NOT(g44946_I1_out)
n_8259=NOT(n_13842)
\u4_u1_iena_reg_2__P0000=NOT(\u4_u1_iena_reg_2__P0001)
g41457_X_S0_1=NOT(n_9590)
n_5697=NOT(g45254_I1_out)
n_4792=NOT(g47852_I2_out)
\u4_u1_dma_in_cnt_reg_3__P0000=NOT(\u4_u1_dma_in_cnt_reg_3__P0001)
\u1_u2_dout_r_reg_15__P0000=NOT(\u1_u2_dout_r_reg_15__P0001)
g43081_X_S0_1=NOT(n_7900)
u1_u2_rd_buf_148=NOT(\u1_u2_rd_buf0_reg_23__P0000)
n_9756=NOT(n_669)
\u4_u0_buf0_reg_30__P0000=NOT(\u4_u0_buf0_reg_30__P0001)
buf_187=NOT(\u4_buf1_reg_30__P0000)
\u1_u2_dout_r_reg_19__P0000=NOT(\u1_u2_dout_r_reg_19__P0001)
\u4_u3_dma_out_cnt_reg_3__P0000=NOT(\u4_u3_dma_out_cnt_reg_3__P0001)
n_12104=NOT(g38223_I1_out)
n_7606=NOT(g45416_I2_out)
n_3142=NOT(n_3141)
\u5_wb_data_o_reg_24__P0000=NOT(\u5_wb_data_o_reg_24__P0001)
u0_u0_mode_hs_reg_P0000=NOT(u0_u0_mode_hs_reg_P0001)
n_8987=NOT(g43609_I2_out)
n_12258=NOT(n_14408)
n_7557=NOT(n_10024)
n_5639=NOT(\u4_u3_buf0_orig_m3_6_)
\u4_csr_reg_10__P0000=NOT(\u4_csr_reg_10__P0001)
n_11967=NOT(g40426_I1_out)
\u5_wb_data_o_reg_1__P0000=NOT(\u5_wb_data_o_reg_1__P0001)
\u4_u2_buf0_orig_reg_10__Q=NOT(\u4_u2_buf0_orig_reg_10__P0000)
\u4_u1_dma_in_cnt_reg_9__P0000=NOT(\u4_u1_dma_in_cnt_reg_9__P0001)
n_32=NOT(u4_u3_int_stat_960)
\u4_u3_buf1_reg_6__Q=NOT(\u4_u3_buf1_reg_6__P0000)
n_10976=NOT(g40881_I1_out)
\u4_u3_buf1_reg_21__Q=NOT(\u4_u3_buf1_reg_21__P0000)
n_10909=NOT(g39774_I1_out)
\u4_u1_dma_in_cnt_2_=NOT(\u4_u1_dma_in_cnt_reg_2__P0000)
n_8690=NOT(rx_data_58)
n_6608=NOT(u4_u2_buf0_orig_129)
\u4_u1_buf1_reg_31__Q=NOT(\u4_u1_buf1_reg_31__P0000)
g37908_X_S0_1=NOT(n_6544)
\u4_u3_dma_in_cnt_reg_9__P0000=NOT(\u4_u3_dma_in_cnt_reg_9__P0001)
n_818=NOT(n_451)
\u4_u3_buf1_reg_4__Q=NOT(\u4_u3_buf1_reg_4__P0000)
n_1132=NOT(\u1_u0_pid_2_)
n_7531=NOT(g46008_I1_out)
n_5615=NOT(g45442_I1_out)
\u4_buf1_reg_25__P0000=NOT(\u4_buf1_reg_25__P0001)
n_924=NOT(u4_u0_ienb_957)
g43027_X_S0_1=NOT(n_10366)
n_563=NOT(n_5690)
n_8020=NOT(u4_ep2_buf_1335)
n_5800=NOT(n_5516)
n_12147=NOT(g42188_I1_out)
n_3021=NOT(g48731_I1_out)
\u4_u2_csr1_reg_11__P0000=NOT(\u4_u2_csr1_reg_11__P0001)
n_12052=NOT(g38989_I1_out)
n_11014=NOT(g40391_I1_out)
\u5_wb_data_o_reg_18__P0000=NOT(\u5_wb_data_o_reg_18__P0001)
n_13032=NOT(g38466_I1_out)
n_2445=NOT(\u0_u0_me_ps_4_)
g46546_X_S0_1=NOT(n_6166)
\u4_u2_buf0_reg_6__P0000=NOT(\u4_u2_buf0_reg_6__P0001)
\u5_wb_data_o_reg_22__P0000=NOT(\u5_wb_data_o_reg_22__P0001)
n_13097=NOT(g37442_I1_out)
u1_u3_no_bufs0_reg_P0000=NOT(u1_u3_no_bufs0_reg_P0001)
mdout_213=NOT(\u1_u2_dout_r_reg_4__P0000)
n_7350=NOT(\u4_u1_buf0_orig_reg_30__P0000)
n_11170=NOT(g40838_I1_out)
\u4_u2_buf0_orig_reg_1__P0000=NOT(\u4_u2_buf0_orig_reg_1__P0001)
n_6354=NOT(n_10629)
\u0_u0_state_reg_2__P0000=NOT(\u0_u0_state_reg_2__P0001)
n_13535=NOT(n_13991)
\u4_u3_buf1_reg_1__P0000=NOT(\u4_u3_buf1_reg_1__P0001)
n_12604=NOT(g38444_I1_out)
n_14089=NOT(g54795_I1_out)
n_10404=NOT(g41903_I1_out)
n_7506=NOT(u4_ep2_csr_1946)
\u4_u2_iena_reg_1__Q=NOT(\u4_u2_iena_reg_1__P0000)
\u4_u0_buf0_orig_29_=NOT(\u4_u0_buf0_orig_reg_29__P0000)
\u4_u0_csr0_reg_6__P0000=NOT(\u4_u0_csr0_reg_6__P0001)
g41453_X_S0_1=NOT(n_10366)
g44648_X_S0_1=NOT(n_9823)
\u0_u0_me_ps2_reg_0__P0000=NOT(\u0_u0_me_ps2_reg_0__P0001)
\u4_u2_buf0_orig_reg_28__P0000=NOT(\u4_u2_buf0_orig_reg_28__P0001)
n_3304=NOT(g47130_I2_out)
n_1505=NOT(n_1093)
\u4_u3_buf0_orig_reg_1__Q=NOT(\u4_u3_buf0_orig_reg_1__P0000)
n_6931=NOT(u4_u1_buf0_orig_106)
\u1_u3_new_sizeb_reg_3__Q=NOT(\u1_u3_new_sizeb_reg_3__P0000)
n_9979=NOT(g42356_I2_out)
\u4_u3_dma_out_cnt_1_=NOT(\u4_u3_dma_out_cnt_reg_1__P0000)
n_4835=NOT(g43387_I1_out)
n_5076=NOT(g46425_I1_out)
u4_u2_dma_req_in_hold2=NOT(u4_u2_dma_req_in_hold2_reg_P0000)
n_9707=NOT(g42288_I2_out)
u4_u3_int_re_reg_P0000=NOT(u4_u3_int_re_reg_P0001)
n_2317=NOT(g47471_I1_out)
n_12416=NOT(n_13652)
\u4_u3_int_stat_reg_1__P0000=NOT(\u4_u3_int_stat_reg_1__P0001)
madr_209=NOT(\u1_u2_adr_cw_reg_14__P0000)
n_12756=NOT(n_12816)
g40451_X_S0_1=NOT(n_10366)
\u4_u1_ienb_reg_5__P0000=NOT(\u4_u1_ienb_reg_5__P0001)
n_6850=NOT(n_6421)
u4_u0_int_re_reg_Q=NOT(u4_u0_int_re_reg_P0000)
n_293=NOT(madr_199)
\u1_u2_sizd_c_reg_2__P0000=NOT(\u1_u2_sizd_c_reg_2__P0001)
\u4_u1_buf0_orig_reg_24__P0000=NOT(\u4_u1_buf0_orig_reg_24__P0001)
n_8080=NOT(g43508_I1_out)
n_3581=NOT(g47689_I2_out)
\u1_u3_adr_r_11_=NOT(\u1_u3_adr_r_reg_11__P0000)
g41460_X_S0_1=NOT(n_10014)
\u4_u1_buf0_orig_reg_4__Q=NOT(\u4_u1_buf0_orig_reg_4__P0000)
\u4_u2_buf0_orig_reg_14__P0000=NOT(\u4_u2_buf0_orig_reg_14__P0001)
n_1916=NOT(g48831_I2_out)
n_6137=NOT(n_6136)
\u4_u2_buf1_reg_24__P0000=NOT(\u4_u2_buf1_reg_24__P0001)
\u4_u2_dma_out_left_reg_9__P0000=NOT(\u4_u2_dma_out_left_reg_9__P0001)
\u4_u2_buf1_reg_7__P0000=NOT(\u4_u2_buf1_reg_7__P0001)
n_13927=NOT(n_13925)
n_7071=NOT(g43183_I1_out)
n_11128=NOT(g37956_I1_out)
\u4_u0_buf0_orig_reg_28__P0000=NOT(\u4_u0_buf0_orig_reg_28__P0001)
\u1_u3_new_sizeb_reg_8__P0000=NOT(\u1_u3_new_sizeb_reg_8__P0001)
n_8582=NOT(u4_ep2_buf_1329)
n_1280=NOT(n_2307)
n_10018=NOT(g42222_I1_out)
n_2771=NOT(n_3591)
n_195=NOT(u4_ep2_csr_1936)
n_9854=NOT(u1_adr_262)
n_9631=NOT(idin_326)
\u1_u1_crc16_reg_0__Q=NOT(\u1_u1_crc16_reg_0__P0000)
n_5985=NOT(g46936_I1_out)
n_1581=NOT(n_403)
\u1_u2_dout_r_reg_30__P0000=NOT(\u1_u2_dout_r_reg_30__P0001)
\u1_u3_size_next_r_reg_4__P0000=NOT(\u1_u3_size_next_r_reg_4__P0001)
u1_u2_rd_buf_154=NOT(\u1_u2_rd_buf0_reg_29__P0000)
\u4_u0_buf0_orig_reg_5__P0000=NOT(\u4_u0_buf0_orig_reg_5__P0001)
n_3152=NOT(n_3622)
\u1_u2_adr_cw_reg_7__P0000=NOT(\u1_u2_adr_cw_reg_7__P0001)
\u4_u1_buf1_reg_24__Q=NOT(\u4_u1_buf1_reg_24__P0000)
u1_u0_token_crc_495=NOT(\u1_u0_token1_reg_7__P0000)
\u4_intb_msk_reg_5__Q=NOT(\u4_intb_msk_reg_5__P0000)
n_7107=NOT(g47658_I1_out)
n_9983=NOT(g42353_I2_out)
n_43=NOT(u0_u0_me_ps2_0_5_ms)
\u4_u0_buf0_orig_reg_10__Q=NOT(\u4_u0_buf0_orig_reg_10__P0000)
n_9034=NOT(g43591_I2_out)
n_3950=NOT(g47783_I2_out)
\u4_csr_reg_23__P0000=NOT(\u4_csr_reg_23__P0001)
\u4_u1_buf0_orig_reg_1__Q=NOT(\u4_u1_buf0_orig_reg_1__P0000)
\u4_u3_dma_out_cnt_reg_6__P0000=NOT(\u4_u3_dma_out_cnt_reg_6__P0001)
n_6846=NOT(u4_u0_buf0_orig_110)
u1_u3_to_large_reg_P0000=NOT(u1_u3_to_large_reg_P0001)
g43076_X_S0_1=NOT(n_7900)
\u1_u3_state_reg_2__P0000=NOT(\u1_u3_state_reg_2__P0001)
\u4_u0_buf0_orig_reg_4__Q=NOT(\u4_u0_buf0_orig_reg_4__P0000)
\u1_u0_d0_reg_2__P0000=NOT(\u1_u0_d0_reg_2__P0001)
n_185=NOT(\u1_u2_state_1_)
n_13209=NOT(n_13438)
n_5040=NOT(g45300_I1_out)
n_4472=NOT(g47610_I2_out)
\u4_u1_buf0_orig_m3_reg_6__P0000=NOT(\u4_u1_buf0_orig_m3_reg_6__P0001)
n_14115=NOT(g54819_I1_out)
n_1698=NOT(n_1322)
n_11108=NOT(g39747_I1_out)
n_701=NOT(n_1177)
n_6991=NOT(u4_u3_buf0_orig_110)
n_1330=NOT(n_1657)
\u4_u3_buf1_reg_18__Q=NOT(\u4_u3_buf1_reg_18__P0000)
n_8998=NOT(u4_ep3_buf_839)
\u4_u0_buf0_reg_4__P0000=NOT(\u4_u0_buf0_reg_4__P0001)
\u1_u3_tx_data_to_cnt_reg_0__P0000=NOT(\u1_u3_tx_data_to_cnt_reg_0__P0001)
n_6974=NOT(u4_u1_buf0_orig_112)
n_1339=NOT(n_2250)
\VStatus_r_reg_0__P0000=NOT(\VStatus_r_reg_0__P0001)
u4_u0_int_stat_960=NOT(\u4_u0_int_stat_reg_6__P0000)
u1_u2_dtmp_r_86=NOT(\u1_u2_dtmp_r_reg_23__P0000)
u0_u0_T1_gt_2_5_uS=NOT(u0_u0_T1_gt_2_5_uS_reg_P0000)
n_7488=NOT(g42480_I1_out)
n_1803=NOT(n_1340)
\u1_u3_adr_r_9_=NOT(\u1_u3_adr_r_reg_9__P0000)
n_10218=NOT(g40866_I1_out)
\u4_u1_buf0_orig_m3_reg_7__Q=NOT(\u4_u1_buf0_orig_m3_reg_7__P0000)
n_2099=NOT(n_867)
n_1656=NOT(n_1655)
\u4_u2_buf0_orig_m3_reg_2__Q=NOT(\u4_u2_buf0_orig_m3_reg_2__P0000)
g55067_X_S0_1=NOT(n_14385)
\u4_u1_buf0_reg_4__P0000=NOT(\u4_u1_buf0_reg_4__P0001)
n_11746=NOT(n_11745)
g47887_X_S0_1=NOT(n_2377)
\u4_u1_iena_reg_3__Q=NOT(\u4_u1_iena_reg_3__P0000)
n_4834=NOT(\u1_u0_state_2_)
n_12421=NOT(g38862_I1_out)
n_2051=NOT(n_3182)
g38297_X_S0_1=NOT(u1_u3_out_to_small_r)
n_7482=NOT(g42484_I1_out)
n_7634=NOT(g45397_I2_out)
u1_u2_dtmp_r_73=NOT(\u1_u2_dtmp_r_reg_10__P0000)
buf_149=NOT(\u4_buf0_reg_23__P0000)
g44657_X_S0_1=NOT(n_9823)
n_2293=NOT(g47593_I1_out)
g42971_X_S0_1=NOT(n_9730)
n_4815=NOT(g47759_I2_out)
n_1215=NOT(u4_u2_ienb_953)
\u1_u3_new_sizeb_reg_3__P0000=NOT(\u1_u3_new_sizeb_reg_3__P0001)
\u4_u0_int_stat_reg_3__P0000=NOT(\u4_u0_int_stat_reg_3__P0001)
\u4_u1_buf0_orig_reg_5__P0000=NOT(\u4_u1_buf0_orig_reg_5__P0001)
n_5326=NOT(g44586_I2_out)
n_3970=NOT(g47744_I2_out)
n_12159=NOT(n_14399)
\u0_u0_me_cnt_reg_5__Q=NOT(\u0_u0_me_cnt_reg_5__P0000)
\u4_u3_buf1_reg_4__P0000=NOT(\u4_u3_buf1_reg_4__P0001)
g47915_X_S0_1=NOT(n_3118)
n_5757=NOT(g41898_I1_out)
u4_u3_ots_stop_reg_Q=NOT(u4_u3_ots_stop_reg_P0000)
n_6539=NOT(g45812_I1_out)
n_5694=NOT(g45303_I1_out)
\u4_u0_dma_in_cnt_reg_10__P0000=NOT(\u4_u0_dma_in_cnt_reg_10__P0001)
\u1_u3_new_sizeb_reg_13__P0000=NOT(\u1_u3_new_sizeb_reg_13__P0001)
\u4_u2_buf1_reg_20__P0000=NOT(\u4_u2_buf1_reg_20__P0001)
g44692_X_S0_1=NOT(n_9328)
n_6766=NOT(u4_ep0_csr_1872)
n_2731=NOT(n_2750)
u4_ep1_csr_1894=NOT(\u4_u1_csr0_reg_2__P0000)
n_6422=NOT(n_5711)
n_362=NOT(\u0_u0_me_ps_7_)
n_2806=NOT(g47141_I2_out)
n_7174=NOT(u4_ep0_buf_733)
n_12663=NOT(g38717_I1_out)
n_12007=NOT(g39575_I1_out)
n_4465=NOT(g47679_I2_out)
u0_u0_idle_cnt1_next_22=NOT(\u0_u0_idle_cnt1_next_reg_2__P0000)
\u4_u1_buf0_reg_24__Q=NOT(\u4_u1_buf0_reg_24__P0000)
n_9421=NOT(g40211_I1_out)
\u4_u2_ienb_reg_4__Q=NOT(\u4_u2_ienb_reg_4__P0000)
\u4_u0_buf1_reg_25__Q=NOT(\u4_u0_buf1_reg_25__P0000)
n_5165=NOT(n_12270)
n_4448=NOT(g47696_I2_out)
g45532_X_S0_1=NOT(n_8852)
n_12720=NOT(\u1_u2_last_buf_adr_14_)
n_10512=NOT(n_10830)
n_4956=NOT(g45891_I2_out)
n_8307=NOT(g42637_I1_out)
n_12257=NOT(n_12368)
n_10790=NOT(g40395_I1_out)
n_630=NOT(n_3288)
\u4_u3_buf0_reg_7__P0000=NOT(\u4_u3_buf0_reg_7__P0001)
n_9150=NOT(n_9151)
n_12141=NOT(g39749_I1_out)
\u4_u0_buf0_reg_25__P0000=NOT(\u4_u0_buf0_reg_25__P0001)
\u4_utmi_vend_stat_r_reg_2__P0000=NOT(\u4_utmi_vend_stat_r_reg_2__P0001)
n_8196=NOT(g42749_I1_out)
n_6275=NOT(g44528_I1_out)
g44664_X_S0_1=NOT(n_9542)
n_10566=NOT(g37780_I1_out)
g41430_X_S0_1=NOT(n_9462)
n_13102=NOT(g37432_I1_out)
n_6243=NOT(n_7769)
n_7441=NOT(g42674_I1_out)
\u4_u1_buf0_reg_2__Q=NOT(\u4_u1_buf0_reg_2__P0000)
\u1_u0_crc16_sum_10_=NOT(\u1_u0_crc16_sum_reg_10__P0000)
n_8971=NOT(u4_ep3_buf_853)
\u4_int_srcb_2_=NOT(\u4_int_srcb_reg_2__P0000)
funct_adr_190=NOT(\u4_funct_adr_reg_1__P0000)
\u4_u0_dma_out_left_reg_11__P0000=NOT(\u4_u0_dma_out_left_reg_11__P0001)
\u1_u2_rd_buf0_reg_24__P0000=NOT(\u1_u2_rd_buf0_reg_24__P0001)
n_3026=NOT(g48712_I1_out)
g44635_X_S0_1=NOT(n_10206)
\u4_u0_buf1_reg_3__P0000=NOT(\u4_u0_buf1_reg_3__P0001)
\u1_u3_state_1_=NOT(\u1_u3_state_reg_1__P0000)
n_6774=NOT(n_6432)
n_2026=NOT(g48843_I2_out)
u1_u2_rx_data_valid_r=NOT(u1_u2_rx_data_valid_r_reg_P0000)
\u4_u0_buf0_orig_m3_reg_9__P0000=NOT(\u4_u0_buf0_orig_m3_reg_9__P0001)
\u4_u1_buf0_orig_m3_reg_10__P0000=NOT(\u4_u1_buf0_orig_m3_reg_10__P0001)
csr_122=NOT(\u4_csr_reg_27__P0000)
n_3404=NOT(g46608_I1_out)
n_3593=NOT(n_1869)
\u1_u2_last_buf_adr_reg_12__P0000=NOT(\u1_u2_last_buf_adr_reg_12__P0001)
n_1148=NOT(n_2086)
n_5785=NOT(n_5488)
n_3955=NOT(g47777_I2_out)
\u1_u1_crc16_reg_12__P0000=NOT(\u1_u1_crc16_reg_12__P0001)
\u1_u2_sizu_c_reg_8__P0000=NOT(\u1_u2_sizu_c_reg_8__P0001)
n_5086=NOT(g47104_I1_out)
u1_u2_dtmp_r_80=NOT(\u1_u2_dtmp_r_reg_17__P0000)
\u4_u1_buf0_orig_reg_6__P0000=NOT(\u4_u1_buf0_orig_reg_6__P0001)
n_10887=NOT(n_5892)
n_11516=NOT(n_11368)
rf2wb_d_543=NOT(\u4_dout_reg_18__P0000)
\u4_u1_buf1_reg_8__P0000=NOT(\u4_u1_buf1_reg_8__P0001)
\u4_u2_dma_out_left_reg_10__P0000=NOT(\u4_u2_dma_out_left_reg_10__P0001)
n_7205=NOT(u4_ep1_buf_1295)
n_1233=NOT(g48783_I2_out)
\u1_u2_rx_data_st_r_reg_2__P0000=NOT(\u1_u2_rx_data_st_r_reg_2__P0001)
n_7250=NOT(g45372_I2_out)
DataOut_pad_o_1_=NOT(\u0_DataOut_reg_1__P0000)
\u4_dout_reg_9__P0000=NOT(\u4_dout_reg_9__P0001)
n_2592=NOT(n_3170)
n_4150=NOT(g47665_I1_out)
\u0_rx_data_reg_1__P0000=NOT(\u0_rx_data_reg_1__P0001)
\u4_u3_buf0_orig_m3_reg_7__P0000=NOT(\u4_u3_buf0_orig_m3_reg_7__P0001)
n_11731=NOT(u1_u3_pid_seq_err)
u4_u0_dma_ack_wr1_reg_P0000=NOT(u4_u0_dma_ack_wr1_reg_P0001)
n_10733=NOT(g40914_I1_out)
\u1_u3_idin_reg_29__P0000=NOT(\u1_u3_idin_reg_29__P0001)
n_9788=NOT(g41226_I1_out)
n_11483=NOT(n_1990)
n_9218=NOT(g42255_I2_out)
u4_ep3_csr_1978=NOT(\u4_u3_csr1_reg_9__P0000)
\u4_u1_buf0_reg_13__P0000=NOT(\u4_u1_buf0_reg_13__P0001)
n_6780=NOT(\u4_u2_buf0_orig_reg_30__P0000)
n_9412=NOT(g40015_I1_out)
n_4475=NOT(g47533_I1_out)
n_11385=NOT(g40802_I1_out)
susp_o_reg_P0000=NOT(susp_o_reg_P0001)
n_3151=NOT(g47602_I1_out)
n_7964=NOT(u4_ep2_buf_822)
\u5_wb_data_o_reg_4__P0000=NOT(\u5_wb_data_o_reg_4__P0001)
n_2463=NOT(\u0_u0_me_ps_6_)
n_11981=NOT(g40409_I1_out)
\u4_u3_buf1_reg_3__Q=NOT(\u4_u3_buf1_reg_3__P0000)
g45559_X_S0_1=NOT(n_8852)
u1_u0_token_crc_493=NOT(\u1_u0_token1_reg_5__P0000)
g38274_X_S0_1=NOT(n_8077)
\u4_u3_buf0_orig_reg_17__Q=NOT(\u4_u3_buf0_orig_reg_17__P0000)
\u1_u0_d2_reg_2__Q=NOT(\u1_u0_d2_reg_2__P0000)
g44679_X_S0_1=NOT(n_9829)
n_6772=NOT(u4_ep2_csr_1935)
\u4_u0_dma_out_cnt_reg_4__P0000=NOT(\u4_u0_dma_out_cnt_reg_4__P0001)
g38007_X_S0_1=NOT(n_9829)
\u5_state_3_=NOT(\u5_state_reg_3__P0000)
\u4_u1_buf0_orig_reg_25__P0000=NOT(\u4_u1_buf0_orig_reg_25__P0001)
\u4_u1_csr0_reg_11__Q=NOT(\u4_u1_csr0_reg_11__P0000)
n_14375=NOT(n_14028)
n_612=NOT(n_5816)
g37822_X_S0_1=NOT(n_8812)
n_10347=NOT(g42320_I2_out)
\u4_u1_buf1_reg_6__Q=NOT(\u4_u1_buf1_reg_6__P0000)
n_11142=NOT(g39368_I1_out)
n_2008=NOT(\u4_csr_reg_6__P0000)
n_6560=NOT(g41420_I2_out)
n_5834=NOT(g45801_I1_out)
n_452=NOT(n_451)
\u4_u1_buf1_reg_31__P0000=NOT(\u4_u1_buf1_reg_31__P0001)
g43019_X_S0_1=NOT(n_9912)
n_8791=NOT(g42104_I1_out)
n_6529=NOT(g45978_I1_out)
n_4087=NOT(n_4086)
n_7362=NOT(n_6257)
u0_drive_k_r_reg_Q=NOT(u0_drive_k_r_reg_P0000)
n_10963=NOT(g40892_I1_out)
\u1_frame_no_r_reg_2__P0000=NOT(\u1_frame_no_r_reg_2__P0001)
n_7877=NOT(phy_rst_pad_o)
\u4_u2_buf0_orig_reg_4__P0000=NOT(\u4_u2_buf0_orig_reg_4__P0001)
n_6620=NOT(\u4_u2_buf0_orig_reg_21__P0000)
n_4281=NOT(g48826_I2_out)
\u4_u0_buf0_reg_6__P0000=NOT(\u4_u0_buf0_reg_6__P0001)
n_742=NOT(n_1781)
\u4_u1_buf0_reg_25__Q=NOT(\u4_u1_buf0_reg_25__P0000)
g40938_X_S0_1=NOT(u0_u0_me_ps_2_5_us)
n_6654=NOT(g44432_I1_out)
g45349_X_S0_1=NOT(n_5545)
u1_u2_rd_buf_181=NOT(\u1_u2_rd_buf1_reg_25__P0000)
\u4_u2_buf0_orig_m3_reg_8__P0000=NOT(\u4_u2_buf0_orig_m3_reg_8__P0001)
g41426_X_S0_1=NOT(wb_addr_i_17_)
n_526=NOT(n_2677)
n_12637=NOT(g38753_I1_out)
n_14419=NOT(n_3102)
n_14334=NOT(n_14333)
n_5526=NOT(n_5525)
n_7310=NOT(n_7789)
n_913=NOT(n_1886)
\u4_u1_dma_in_cnt_reg_7__P0000=NOT(\u4_u1_dma_in_cnt_reg_7__P0001)
n_9247=NOT(g41948_I1_out)
n_1589=NOT(\u4_u2_buf0_orig_reg_27__P0000)
\u1_u3_new_size_0_=NOT(\u1_u3_new_size_reg_0__P0000)
n_2383=NOT(n_1076)
u1_u2_send_data_r_reg_P0000=NOT(u1_u2_send_data_r_reg_P0001)
n_5513=NOT(g46303_I1_out)
n_4679=NOT(g45242_I1_out)
\u4_u0_ienb_reg_3__P0000=NOT(\u4_u0_ienb_reg_3__P0001)
n_8487=NOT(g39785_I2_out)
g39407_X_S0_1=NOT(n_11877)
\u1_u2_rx_data_st_r_reg_4__P0000=NOT(\u1_u2_rx_data_st_r_reg_4__P0001)
n_3888=NOT(u4_ep0_csr_1883)
n_5888=NOT(g45319_I1_out)
g39797_X_S0_1=NOT(n_10014)
g38006_X_S0_1=NOT(n_9829)
\u4_u0_iena_reg_5__P0000=NOT(\u4_u0_iena_reg_5__P0001)
n_8928=NOT(u4_ep3_buf_1356)
\u4_buf1_reg_28__P0000=NOT(\u4_buf1_reg_28__P0001)
g41443_X_S0_1=NOT(u4_u0_r5)
\u4_u3_dma_out_cnt_0_=NOT(\u4_u3_dma_out_cnt_reg_0__P0000)
\u1_frame_no_r_reg_10__P0000=NOT(\u1_frame_no_r_reg_10__P0001)
n_6563=NOT(g45330_I2_out)
n_3004=NOT(g48845_I2_out)
n_8967=NOT(u4_ep3_buf_826)
n_7652=NOT(g45381_I2_out)
u4_u1_set_r_reg_P0000=NOT(u4_u1_set_r_reg_P0001)
n_14128=NOT(g38406_dup_I1_out)
u4_ep0_csr_1879=NOT(\u4_u0_csr1_reg_3__P0000)
g45449_X_S0_1=NOT(n_7577)
n_9431=NOT(g42199_I1_out)
n_2892=NOT(g47901_I1_out)
n_170=NOT(u1_u0_d_29)
n_6667=NOT(u4_ep1_csr_1909)
n_8724=NOT(g42954_I1_out)
n_6862=NOT(g43391_I1_out)
n_10494=NOT(g40801_I1_out)
n_1049=NOT(u4_u3_iena_935)
\u4_dout_reg_1__P0000=NOT(\u4_dout_reg_1__P0001)
g43074_X_S0_1=NOT(n_7900)
n_13237=NOT(n_7775)
\u4_u2_buf0_reg_12__P0000=NOT(\u4_u2_buf0_reg_12__P0001)
\u4_u2_dma_out_left_reg_8__Q=NOT(\u4_u2_dma_out_left_reg_8__P0000)
n_5990=NOT(g38331_I1_out)
n_5461=NOT(g46415_I1_out)
u1_u3_abort_reg_P0000=NOT(u1_u3_abort_reg_P0001)
u4_ep2_csr_1939=NOT(\u4_u2_csr1_reg_1__P0000)
g54561_X_S0_1=NOT(n_12159)
\u1_u3_adr_r_reg_0__Q=NOT(\u1_u3_adr_r_reg_0__P0000)
\u1_u2_state_7_=NOT(\u1_u2_state_reg_7__P0000)
n_5805=NOT(n_5521)
n_702=NOT(\u1_u3_state_2_)
n_3286=NOT(csr_126)
n_9346=NOT(g38211_I1_out)
\u4_u3_buf0_reg_25__Q=NOT(\u4_u3_buf0_reg_25__P0000)
u4_u0_ep_match_r=NOT(u4_u0_ep_match_r_reg_P0000)
\u1_u2_state_3_=NOT(\u1_u2_state_reg_3__P0000)
\u4_u1_buf0_orig_reg_18__P0000=NOT(\u4_u1_buf0_orig_reg_18__P0001)
n_342=NOT(u4_u1_r4)
n_9726=NOT(n_11617)
\u4_u0_iena_reg_0__P0000=NOT(\u4_u0_iena_reg_0__P0001)
\u4_csr_reg_16__Q=NOT(\u4_csr_reg_16__P0000)
u1_u3_setup_token_reg_P0000=NOT(u1_u3_setup_token_reg_P0001)
n_4734=NOT(n_4236)
\u4_u2_buf1_reg_19__Q=NOT(\u4_u2_buf1_reg_19__P0000)
\u4_u0_dma_out_cnt_reg_5__P0000=NOT(\u4_u0_dma_out_cnt_reg_5__P0001)
\u1_u3_adr_r_8_=NOT(\u1_u3_adr_r_reg_8__P0000)
\u4_intb_msk_reg_0__P0000=NOT(\u4_intb_msk_reg_0__P0001)
n_11230=NOT(\u1_u3_new_size_1_)
n_3219=NOT(n_4755)
u1_u3_to_small_reg_P0000=NOT(u1_u3_to_small_reg_P0001)
n_2524=NOT(g48833_I2_out)
n_1147=NOT(n_1559)
g40436_X_S0_1=NOT(u4_u3_r5)
\u1_u3_size_next_r_reg_12__P0000=NOT(\u1_u3_size_next_r_reg_12__P0001)
n_360=NOT(\u0_u0_ps_cnt_0_)
n_9071=NOT(buf_137)
n_5862=NOT(g45614_I1_out)
n_8936=NOT(u4_ep3_buf_1352)
n_6841=NOT(u4_u0_buf0_orig_112)
n_6488=NOT(g42094_I1_out)
n_235=NOT(u1_token_fadr_543)
n_9249=NOT(g41912_I1_out)
\u4_u3_dma_in_cnt_4_=NOT(\u4_u3_dma_in_cnt_reg_4__P0000)
\u1_u0_token1_reg_1__P0000=NOT(\u1_u0_token1_reg_1__P0001)
g38365_X_S0_1=NOT(u1_u3_out_to_small_r)
u4_u3_intb_reg_P0000=NOT(u4_u3_intb_reg_P0001)
n_6279=NOT(n_5966)
g43070_X_S0_1=NOT(n_10014)
\u4_u2_buf0_reg_17__P0000=NOT(\u4_u2_buf0_reg_17__P0001)
n_12561=NOT(n_4867)
\u4_u0_csr1_reg_1__P0000=NOT(\u4_u0_csr1_reg_1__P0001)
g47870_X_S0_1=NOT(n_2377)
n_1038=NOT(g48817_I2_out)
n_5884=NOT(g45336_I1_out)
n_7603=NOT(u4_ep1_buf_1287)
g39794_X_S0_1=NOT(u4_u2_r5)
n_6202=NOT(n_6201)
wb_data_o_28_=NOT(\u5_wb_data_o_reg_28__P0000)
\u4_u1_dma_out_cnt_reg_2__P0000=NOT(\u4_u1_dma_out_cnt_reg_2__P0001)
n_9855=NOT(u1_adr_260)
\u4_u1_csr1_reg_9__Q=NOT(\u4_u1_csr1_reg_9__P0000)
u4_pid_cs_err_r_reg_Q=NOT(u4_pid_cs_err_r_reg_P0000)
n_8745=NOT(g42829_I1_out)
n_9197=NOT(g42271_I2_out)
\u1_u3_new_sizeb_reg_12__P0000=NOT(\u1_u3_new_sizeb_reg_12__P0001)
n_2112=NOT(n_3603)
n_11404=NOT(n_13842)
\u4_u0_buf0_reg_7__Q=NOT(\u4_u0_buf0_reg_7__P0000)
n_9656=NOT(g42369_I2_out)
n_7101=NOT(g42468_I1_out)
u1_token_fadr_543=NOT(\u1_u0_token0_reg_2__P0000)
\u0_u0_ps_cnt_reg_3__P0000=NOT(\u0_u0_ps_cnt_reg_3__P0001)
\u1_hms_cnt_reg_0__P0000=NOT(\u1_hms_cnt_reg_0__P0001)
n_218=NOT(\u1_u1_state_4_)
n_11269=NOT(g37786_I1_out)
\u4_u1_buf0_orig_m3_reg_4__P0000=NOT(\u4_u1_buf0_orig_m3_reg_4__P0001)
n_4387=NOT(g47751_I2_out)
\u1_u1_crc16_reg_5__Q=NOT(\u1_u1_crc16_reg_5__P0000)
n_5285=NOT(g46463_I1_out)
\u1_u2_adr_cw_reg_10__P0000=NOT(\u1_u2_adr_cw_reg_10__P0001)
\u4_u0_buf0_reg_14__Q=NOT(\u4_u0_buf0_reg_14__P0000)
\u4_u3_buf0_orig_m3_reg_4__P0000=NOT(\u4_u3_buf0_orig_m3_reg_4__P0001)
\u1_u2_state_reg_4__P0000=NOT(\u1_u2_state_reg_4__P0001)
g39409_X_S0_1=NOT(n_11848)
\u1_u3_size_next_r_reg_7__P0000=NOT(\u1_u3_size_next_r_reg_7__P0001)
g38029_X_S0_1=NOT(n_7900)
\u0_u0_idle_cnt1_reg_1__P0000=NOT(\u0_u0_idle_cnt1_reg_1__P0001)
u1_clr_sof_time=NOT(u1_clr_sof_time_reg_P0000)
u4_ep1_csr_1921=NOT(\u4_u1_uc_dpd_reg_1__P0000)
n_11190=NOT(g40782_I1_out)
n_8982=NOT(u4_ep3_buf_846)
n_247=NOT(\u4_intb_msk_4_)
\u1_frame_no_r_reg_1__P0000=NOT(\u1_frame_no_r_reg_1__P0001)
n_9017=NOT(buf_134)
n_150=NOT(u1_u0_d0)
n_1134=NOT(n_1133)
n_7179=NOT(g41396_I1_out)
n_2845=NOT(g46424_I1_out)
n_11238=NOT(g40368_I1_out)
g39391_X_S0_1=NOT(n_11882)
\u4_int_srca_reg_0__P0000=NOT(\u4_int_srca_reg_0__P0001)
\u5_wb_data_o_reg_11__P0000=NOT(\u5_wb_data_o_reg_11__P0001)
n_6518=NOT(n_5746)
n_2032=NOT(g48769_I1_out)
n_14475=NOT(n_13350)
n_12121=NOT(g39770_I1_out)
n_8686=NOT(rx_data_59)
g45956_X_S0_1=NOT(n_6530)
\u4_u0_buf0_reg_5__P0000=NOT(\u4_u0_buf0_reg_5__P0001)
n_6939=NOT(u4_u1_buf0_orig_102)
n_8212=NOT(g42730_I1_out)
u1_u3_nse_err_reg_P0000=NOT(u1_u3_nse_err_reg_P0001)
n_4391=NOT(g47743_I2_out)
\u4_u1_dma_out_left_9_=NOT(\u4_u1_dma_out_left_reg_9__P0000)
\u4_u1_dma_out_cnt_reg_10__P0000=NOT(\u4_u1_dma_out_cnt_reg_10__P0001)
\u4_u1_buf0_orig_m3_reg_0__P0000=NOT(\u4_u1_buf0_orig_m3_reg_0__P0001)
u4_ep3_csr_1981=NOT(\u4_u3_csr1_reg_12__P0000)
n_9016=NOT(g43597_I2_out)
u4_suspend_r_reg_P0000=NOT(u4_suspend_r_reg_P0001)
u1_u3_size_next_r_78=NOT(\u1_u3_size_next_r_reg_13__P0000)
n_11157=NOT(n_13819)
\u1_u0_d1_reg_5__Q=NOT(\u1_u0_d1_reg_5__P0000)
\u4_u1_int_stat_reg_1__P0000=NOT(\u4_u1_int_stat_reg_1__P0001)
\u1_u3_new_size_reg_6__P0000=NOT(\u1_u3_new_size_reg_6__P0001)
n_9884=NOT(g43238_I1_out)
g37755_X_S0_1=NOT(n_8812)
n_13730=NOT(g54457_I1_out)
\u0_u0_line_state_r_reg_1__Q=NOT(\u0_u0_line_state_r_reg_1__P0000)
n_7231=NOT(u4_ep1_buf_784)
n_8111=NOT(g42841_I1_out)
g38147_X_S0_1=NOT(n_13835)
n_3926=NOT(g47892_I1_out)
u4_utmi_vend_stat_r_5=NOT(\u4_utmi_vend_stat_r_reg_5__P0000)
n_7003=NOT(u4_u3_buf0_orig_114)
n_8420=NOT(g42532_I1_out)
u4_u1_dma_req_in_hold2=NOT(u4_u1_dma_req_in_hold2_reg_P0000)
\u4_u0_int_stat_reg_2__P0000=NOT(\u4_u0_int_stat_reg_2__P0001)
\u5_wb_data_o_reg_0__P0000=NOT(\u5_wb_data_o_reg_0__P0001)
g37669_X_S0_1=NOT(n_7900)
g42308_X_S0_1=NOT(n_8635)
n_6415=NOT(g38282_I1_out)
n_9449=NOT(g37999_I1_out)
n_9125=NOT(n_9629)
\u5_wb_data_o_reg_23__P0000=NOT(\u5_wb_data_o_reg_23__P0001)
n_1126=NOT(n_556)
n_7037=NOT(g43124_I2_out)
u1_u3_buffer_done_reg_P0000=NOT(u1_u3_buffer_done_reg_P0001)
n_13288=NOT(n_13926)
n_5455=NOT(g46448_I1_out)
n_7209=NOT(u4_ep1_buf_1294)
n_13099=NOT(u1_token_pid_sel)
n_3356=NOT(n_2841)
u4_u2_r1_reg_P0000=NOT(u4_u2_r1_reg_P0001)
\u4_u2_dma_in_cnt_reg_8__P0000=NOT(\u4_u2_dma_in_cnt_reg_8__P0001)
\u0_u0_state_1_=NOT(\u0_u0_state_reg_1__P0000)
n_2884=NOT(n_3632)
u1_adr_256=NOT(\u1_u3_adr_reg_5__P0000)
n_7221=NOT(g45400_I2_out)
n_2012=NOT(n_2728)
u1_u2_wr_last_reg_P0000=NOT(u1_u2_wr_last_reg_P0001)
n_1266=NOT(n_207)
n_279=NOT(n_566)
\u4_u2_buf0_orig_reg_31__P0000=NOT(\u4_u2_buf0_orig_reg_31__P0001)
\u0_DataOut_reg_0__P0000=NOT(\u0_DataOut_reg_0__P0001)
n_7597=NOT(u4_ep1_buf_775)
\u4_u0_buf0_orig_reg_16__P0000=NOT(\u4_u0_buf0_orig_reg_16__P0001)
n_6417=NOT(g40751_I1_out)
g39411_X_S0_1=NOT(n_11866)
\u4_u2_buf1_reg_0__P0000=NOT(\u4_u2_buf1_reg_0__P0001)
g38014_X_S0_1=NOT(n_9328)
\u4_u1_buf0_orig_reg_12__P0000=NOT(\u4_u1_buf0_orig_reg_12__P0001)
g45447_X_S0_1=NOT(n_7577)
\u1_u3_adr_r_4_=NOT(\u1_u3_adr_r_reg_4__P0000)
\u1_u0_d0_reg_4__Q=NOT(\u1_u0_d0_reg_4__P0000)
\u4_u1_dma_out_left_reg_3__P0000=NOT(\u4_u1_dma_out_left_reg_3__P0001)
n_7100=NOT(g42469_I1_out)
n_1320=NOT(n_2306)
g43068_X_S0_1=NOT(n_10014)
n_1188=NOT(n_1890)
n_2556=NOT(n_1531)
\u0_rx_data_reg_2__P0000=NOT(\u0_rx_data_reg_2__P0001)
n_11977=NOT(g40411_I1_out)
n_5909=NOT(g45220_I1_out)
n_7089=NOT(g43181_I1_out)
\u0_u0_me_cnt_1_=NOT(\u0_u0_me_cnt_reg_1__P0000)
n_238=NOT(u4_ep2_csr_1928)
\u1_u2_rd_buf1_reg_28__P0000=NOT(\u1_u2_rd_buf1_reg_28__P0001)
\u4_u2_buf0_reg_0__Q=NOT(\u4_u2_buf0_reg_0__P0000)
\u4_u0_buf1_reg_27__P0000=NOT(\u4_u0_buf1_reg_27__P0001)
n_11237=NOT(g40384_I1_out)
n_8066=NOT(g40787_I1_out)
g44638_X_S0_1=NOT(n_9328)
\u0_rx_data_reg_7__Q=NOT(\u0_rx_data_reg_7__P0000)
g42392_X_S0_1=NOT(u0_u0_me_ps_2_5_us)
n_193=NOT(u0_u0_chirp_cnt_is_6)
u4_u0_int_stat_940=NOT(\u4_u0_int_stat_reg_1__P0000)
n_5618=NOT(\u0_u0_me_cnt_7_)
n_7666=NOT(g45375_I2_out)
n_8004=NOT(u4_ep2_buf_807)
\u4_u2_buf1_reg_3__Q=NOT(\u4_u2_buf1_reg_3__P0000)
\u1_u3_idin_reg_7__P0000=NOT(\u1_u3_idin_reg_7__P0001)
n_4345=NOT(g47811_I2_out)
\u4_u1_dma_out_cnt_reg_7__P0000=NOT(\u4_u1_dma_out_cnt_reg_7__P0001)
\u4_u2_dma_out_left_reg_3__Q=NOT(\u4_u2_dma_out_left_reg_3__P0000)
\u1_u2_sizd_c_13_=NOT(\u1_u2_sizd_c_reg_13__P0000)
\u0_u0_me_cnt_reg_6__Q=NOT(\u0_u0_me_cnt_reg_6__P0000)
n_3355=NOT(n_2839)
\u4_csr_reg_4__P0000=NOT(\u4_csr_reg_4__P0001)
n_4451=NOT(g47692_I2_out)
n_10481=NOT(n_5807)
n_1136=NOT(n_1135)
\u4_u2_buf1_reg_29__Q=NOT(\u4_u2_buf1_reg_29__P0000)
n_4310=NOT(g47859_I2_out)
\u4_u3_int_stat_reg_6__P0000=NOT(\u4_u3_int_stat_reg_6__P0001)
n_1217=NOT(\u4_intb_msk_6_)
g43046_X_S0_1=NOT(n_8518)
u4_u3_r1_reg_P0000=NOT(u4_u3_r1_reg_P0001)
n_11430=NOT(g37613_I1_out)
\u4_csr_reg_7__P0000=NOT(\u4_csr_reg_7__P0001)
n_5795=NOT(n_5510)
n_5465=NOT(g46410_I1_out)
\u4_u1_buf0_orig_reg_26__P0000=NOT(\u4_u1_buf0_orig_reg_26__P0001)
n_9152=NOT(g43133_I2_out)
g37818_X_S0_1=NOT(n_10024)
n_3924=NOT(n_13757)
\u4_u2_buf0_orig_reg_12__P0000=NOT(\u4_u2_buf0_orig_reg_12__P0001)
\u4_u2_buf0_orig_reg_7__P0000=NOT(\u4_u2_buf0_orig_reg_7__P0001)
\u4_u2_buf1_reg_26__Q=NOT(\u4_u2_buf1_reg_26__P0000)
\u4_u2_csr1_reg_9__P0000=NOT(\u4_u2_csr1_reg_9__P0001)
u1_u1_send_token_r_reg_P0000=NOT(u1_u1_send_token_r_reg_P0001)
\u4_buf1_reg_4__P0000=NOT(\u4_buf1_reg_4__P0001)
\u4_int_srcb_reg_8__P0000=NOT(\u4_int_srcb_reg_8__P0001)
u1_u2_rd_buf_127=NOT(\u1_u2_rd_buf0_reg_2__P0000)
n_7788=NOT(g42943_I2_out)
n_6421=NOT(n_5711)
n_3737=NOT(g46550_I2_out)
\u4_u3_csr0_reg_1__P0000=NOT(\u4_u3_csr0_reg_1__P0001)
g38299_X_S0_1=NOT(n_14131)
n_13796=NOT(g54522_I1_out)
\u4_u0_csr0_reg_0__Q=NOT(\u4_u0_csr0_reg_0__P0000)
n_6441=NOT(u4_u3_buf0_orig_99)
n_10228=NOT(g40856_I1_out)
\u1_u3_adr_reg_12__P0000=NOT(\u1_u3_adr_reg_12__P0001)
n_11236=NOT(n_9129)
n_12708=NOT(n_14415)
n_10767=NOT(g40761_I1_out)
n_8871=NOT(n_8537)
\u4_u0_dma_out_left_reg_0__Q=NOT(\u4_u0_dma_out_left_reg_0__P0000)
g41437_X_S0_1=NOT(wb_addr_i_17_)
\u5_state_4_=NOT(\u5_state_reg_4__P0000)
n_359=NOT(usb_suspend)
n_6486=NOT(n_6485)
\u4_csr_reg_8__P0000=NOT(\u4_csr_reg_8__P0001)
\u0_u0_me_ps_reg_1__Q=NOT(\u0_u0_me_ps_reg_1__P0000)
\u4_u3_ienb_reg_4__Q=NOT(\u4_u3_ienb_reg_4__P0000)
n_947=NOT(g48573_I1_out)
n_1222=NOT(g48808_I2_out)
g44641_X_S0_1=NOT(n_9823)
n_9360=NOT(g37810_I1_out)
\u1_u2_adr_cb_reg_1__P0000=NOT(\u1_u2_adr_cb_reg_1__P0001)
g39592_X_S0_1=NOT(u1_u2_word_done)
g41399_X_S0_1=NOT(u4_u3_r5)
\u4_csr_reg_29__P0000=NOT(\u4_csr_reg_29__P0001)
n_8932=NOT(u4_ep3_buf_1336)
n_8742=NOT(g42836_I1_out)
n_7459=NOT(g42575_I1_out)
n_14060=NOT(n_14059)
n_7584=NOT(g45436_I2_out)
n_3953=NOT(g47826_I2_out)
\u5_state_0_=NOT(\u5_state_reg_0__P0000)
n_7688=NOT(g45365_I2_out)
\u4_u3_buf0_reg_3__Q=NOT(\u4_u3_buf0_reg_3__P0000)
u1_hms_clk=NOT(u1_hms_clk_reg_P0000)
u1_u2_word_done_r=NOT(u1_u2_word_done_r_reg_P0000)
n_9023=NOT(buf_132)
n_8656=NOT(g40792_I2_out)
g42992_X_S0_1=NOT(n_9912)
n_915=NOT(n_914)
n_7123=NOT(g45974_I1_out)
\u0_rx_data_reg_5__P0000=NOT(\u0_rx_data_reg_5__P0001)
n_9668=NOT(g42360_I2_out)
\u4_u2_ienb_reg_3__Q=NOT(\u4_u2_ienb_reg_3__P0000)
n_7851=NOT(g42189_I1_out)
u4_ep0_csr_1863=NOT(\u4_u0_csr0_reg_2__P0000)
n_6273=NOT(g44534_I1_out)
\u1_u3_idin_reg_8__P0000=NOT(\u1_u3_idin_reg_8__P0001)
u4_utmi_vend_stat_r_6=NOT(\u4_utmi_vend_stat_r_reg_6__P0000)
n_4951=NOT(\u4_u0_dma_in_cnt_reg_1__P0000)
n_558=NOT(n_597)
\u5_wb_data_o_reg_31__P0000=NOT(\u5_wb_data_o_reg_31__P0001)
u4_u0_ots_stop_reg_Q=NOT(u4_u0_ots_stop_reg_P0000)
n_5460=NOT(g46417_I1_out)
n_2965=NOT(g48832_I2_out)
n_1413=NOT(n_1858)
n_3145=NOT(g47609_I1_out)
n_1152=NOT(n_1509)
n_842=NOT(n_510)
\u4_u1_uc_bsel_reg_0__P0000=NOT(\u4_u1_uc_bsel_reg_0__P0001)
n_7156=NOT(u4_ep1_buf_781)
n_12475=NOT(g38863_I2_out)
u4_u3_dma_req_out_hold_reg_P0000=NOT(u4_u3_dma_req_out_hold_reg_P0001)
\u4_u3_uc_dpd_reg_1__P0000=NOT(\u4_u3_uc_dpd_reg_1__P0001)
n_13049=NOT(g37556_I1_out)
n_2380=NOT(\u4_u2_dma_out_cnt_2_)
\u4_u1_csr0_reg_0__P0000=NOT(\u4_u1_csr0_reg_0__P0001)
u0_rx_valid_reg_P0000=NOT(u0_rx_valid_reg_P0001)
n_3984=NOT(g47703_I2_out)
\u4_u2_buf0_orig_reg_16__Q=NOT(\u4_u2_buf0_orig_reg_16__P0000)
n_6764=NOT(u4_ep0_csr_1873)
\u4_u2_buf0_reg_21__P0000=NOT(\u4_u2_buf0_reg_21__P0001)
\u4_u0_uc_dpd_reg_1__P0000=NOT(\u4_u0_uc_dpd_reg_1__P0001)
u1_u2_rx_dma_en_r=NOT(u1_u2_rx_dma_en_r_reg_P0000)
\u4_u0_buf1_reg_12__Q=NOT(\u4_u0_buf1_reg_12__P0000)
n_5327=NOT(g44584_I2_out)
n_9002=NOT(g43603_I2_out)
n_5296=NOT(g45325_I1_out)
n_7624=NOT(g45401_I2_out)
n_6420=NOT(n_5711)
DataOut_pad_o_7_=NOT(\u0_DataOut_reg_7__P0000)
n_7705=NOT(n_9088)
\u4_csr_reg_0__P0000=NOT(\u4_csr_reg_0__P0001)
n_9101=NOT(g43542_I2_out)
\u4_utmi_vend_ctrl_r_reg_0__P0000=NOT(\u4_utmi_vend_ctrl_r_reg_0__P0001)
n_9115=NOT(g43531_I2_out)
n_6632=NOT(u4_u2_buf0_orig_113)
n_12462=NOT(n_12359)
\u1_sof_time_reg_11__Q=NOT(\u1_sof_time_reg_11__P0000)
g43036_X_S0_1=NOT(n_8518)
n_3671=NOT(g47561_I1_out)
\u4_u2_dma_in_cnt_reg_0__P0000=NOT(\u4_u2_dma_in_cnt_reg_0__P0001)
n_8673=NOT(\u1_u0_token0_reg_6__P0000)
\u1_u2_rd_buf0_reg_5__P0000=NOT(\u1_u2_rd_buf0_reg_5__P0001)
n_168=NOT(u1_u0_d_26)
n_14433=NOT(n_14432)
n_8859=NOT(buf0)
n_3405=NOT(g46536_I1_out)
\u4_u0_buf0_reg_27__Q=NOT(\u4_u0_buf0_reg_27__P0000)
\u1_u3_adr_reg_11__Q=NOT(\u1_u3_adr_reg_11__P0000)
n_11329=NOT(n_6421)
\u4_u0_csr0_reg_1__P0000=NOT(\u4_u0_csr0_reg_1__P0001)
\u4_u2_csr0_reg_12__P0000=NOT(\u4_u2_csr0_reg_12__P0001)
n_5596=NOT(n_3642)
g43045_X_S0_1=NOT(n_8518)
\u4_u2_dma_in_cnt_reg_9__P0000=NOT(\u4_u2_dma_in_cnt_reg_9__P0001)
n_8118=NOT(g42832_I1_out)
u4_u1_ots_stop_reg_Q=NOT(u4_u1_ots_stop_reg_P0000)
g47864_X_S0_1=NOT(n_2377)
\u1_u0_d1_reg_6__Q=NOT(\u1_u0_d1_reg_6__P0000)
\u1_u2_rd_buf1_reg_24__P0000=NOT(\u1_u2_rd_buf1_reg_24__P0001)
n_802=NOT(\u4_u3_buf0_orig_29_)
n_4456=NOT(g47686_I2_out)
frm_nat_385=NOT(\u1_mfm_cnt_reg_3__P0000)
n_9830=NOT(g44603_I1_out)
n_1008=NOT(u4_u1_iena_931)
\u4_u3_buf1_reg_8__P0000=NOT(\u4_u3_buf1_reg_8__P0001)
n_8010=NOT(u4_ep2_buf_799)
\u4_u3_buf0_reg_12__P0000=NOT(\u4_u3_buf0_reg_12__P0001)
\u4_u0_ienb_reg_5__Q=NOT(\u4_u0_ienb_reg_5__P0000)
n_855=NOT(n_480)
n_11674=NOT(g40775_I1_out)
n_7628=NOT(g45399_I2_out)
n_5492=NOT(g46343_I1_out)
g37825_X_S0_1=NOT(n_8518)
n_7041=NOT(g43121_I2_out)
n_6241=NOT(g45203_I1_out)
n_4968=NOT(n_5070)
\u4_u0_dma_out_left_reg_1__P0000=NOT(\u4_u0_dma_out_left_reg_1__P0001)
u5_wb_ack_s1a=NOT(u5_wb_ack_s1a_reg_P0000)
g41404_X_S0_1=NOT(u4_u0_r5)
\u1_u2_rd_buf1_reg_5__P0000=NOT(\u1_u2_rd_buf1_reg_5__P0001)
n_10628=NOT(g38005_I1_out)
\u0_u0_me_ps_reg_4__Q=NOT(\u0_u0_me_ps_reg_4__P0000)
\u4_u1_csr0_reg_7__P0000=NOT(\u4_u1_csr0_reg_7__P0001)
suspend_clr_wr_reg_Q=NOT(suspend_clr_wr_reg_P0000)
n_9612=NOT(g42912_I1_out)
\u1_u0_token0_reg_4__P0000=NOT(\u1_u0_token0_reg_4__P0001)
n_12537=NOT(g38853_I1_out)
u4_ep1_csr_1911=NOT(\u4_u1_csr1_reg_4__P0000)
\u4_u1_buf1_reg_2__P0000=NOT(\u4_u1_buf1_reg_2__P0001)
\u4_u0_iena_reg_4__P0000=NOT(\u4_u0_iena_reg_4__P0001)
n_6978=NOT(u4_u1_buf0_orig_110)
n_3759=NOT(n_4216)
\u4_u0_csr1_reg_5__P0000=NOT(\u4_u0_csr1_reg_5__P0001)
g44617_X_S0_1=NOT(n_6544)
n_4214=NOT(g45337_I1_out)
n_5622=NOT(g45320_I1_out)
\u1_u1_crc16_reg_6__P0000=NOT(\u1_u1_crc16_reg_6__P0001)
u4_u2_dma_ack_clr1_reg_Q=NOT(u4_u2_dma_ack_clr1_reg_P0000)
\u4_u0_buf1_reg_11__P0000=NOT(\u4_u0_buf1_reg_11__P0001)
n_7346=NOT(g40784_I1_out)
\u4_u2_buf0_reg_19__P0000=NOT(\u4_u2_buf0_reg_19__P0001)
g43010_X_S0_1=NOT(n_8812)
g43072_X_S0_1=NOT(n_7900)
n_3929=NOT(g47851_I2_out)
idin_327=NOT(\u1_u3_idin_reg_7__P0000)
n_3164=NOT(g47546_I2_out)
g39583_X_S0_1=NOT(u1_u2_word_done)
g43061_X_S0_1=NOT(n_10014)
n_9290=NOT(u1_u2_wr_done)
g42998_X_S0_1=NOT(n_8812)
g44611_X_S0_1=NOT(n_8925)
n_4440=NOT(g47701_I2_out)
u1_u3_out_to_small_r_reg_P0000=NOT(u1_u3_out_to_small_r_reg_P0001)
g44675_X_S0_1=NOT(n_9542)
n_1555=NOT(n_1615)
g41459_X_S0_1=NOT(n_10366)
\u4_u3_iena_reg_4__Q=NOT(\u4_u3_iena_reg_4__P0000)
n_14265=NOT(n_14264)
n_5506=NOT(g46322_I1_out)
g47930_X_S0_1=NOT(n_3118)
u4_u2_int_stat_948=NOT(\u4_u2_int_stat_reg_3__P0000)
n_5619=NOT(g41378_I1_out)
n_7520=NOT(g41892_I1_out)
\u4_dout_reg_5__P0000=NOT(\u4_dout_reg_5__P0001)
n_11171=NOT(g40837_I1_out)
\u4_u2_dma_out_left_reg_1__Q=NOT(\u4_u2_dma_out_left_reg_1__P0000)
u1_u2_rd_buf1=NOT(\u1_u2_rd_buf1_reg_0__P0000)
u1_u2_send_zero_length_r_reg_P0000=NOT(u1_u2_send_zero_length_r_reg_P0001)
\u1_u2_rx_data_st_r_reg_0__Q=NOT(\u1_u2_rx_data_st_r_reg_0__P0000)
g43029_X_S0_1=NOT(n_10366)
\u1_u1_state_1_=NOT(\u1_u1_state_reg_1__P0000)
\u4_u0_buf0_reg_1__Q=NOT(\u4_u0_buf0_reg_1__P0000)
\u4_u3_buf0_orig_reg_16__Q=NOT(\u4_u3_buf0_orig_reg_16__P0000)
g39573_X_S0_1=NOT(u4_u3_r5)
n_13346=NOT(g54121_I1_out)
n_3627=NOT(n_2315)
n_4862=NOT(\u1_u1_state_reg_0__P0000)
\u4_u2_dma_out_cnt_reg_4__P0000=NOT(\u4_u2_dma_out_cnt_reg_4__P0001)
\u4_u1_buf0_orig_reg_31__Q=NOT(\u4_u1_buf0_orig_reg_31__P0000)
\u4_u3_buf0_orig_reg_6__P0000=NOT(\u4_u3_buf0_orig_reg_6__P0001)
g41439_X_S0_1=NOT(n_9462)
\u1_u3_rx_ack_to_cnt_reg_5__P0000=NOT(\u1_u3_rx_ack_to_cnt_reg_5__P0001)
n_11320=NOT(g39741_I1_out)
n_12650=NOT(g38447_I1_out)
\u1_u3_adr_r_1_=NOT(\u1_u3_adr_r_reg_1__P0000)
n_9217=NOT(g42256_I2_out)
\u4_u3_buf0_orig_reg_4__Q=NOT(\u4_u3_buf0_orig_reg_4__P0000)
n_4429=NOT(g47710_I2_out)
n_5524=NOT(g46282_I1_out)
n_13021=NOT(g38476_I1_out)
u1_u1_send_zero_length_r_reg_P0000=NOT(u1_u1_send_zero_length_r_reg_P0001)
u0_tx_ready_reg_P0000=NOT(u0_tx_ready_reg_P0001)
\u4_u0_dma_in_cnt_9_=NOT(\u4_u0_dma_in_cnt_reg_9__P0000)
g29_X_S0_1=NOT(n_13925)
n_5520=NOT(g46288_I1_out)
\u4_u0_buf1_reg_2__Q=NOT(\u4_u0_buf1_reg_2__P0000)
n_9932=NOT(g40373_I1_out)
\u4_u0_buf0_reg_13__P0000=NOT(\u4_u0_buf0_reg_13__P0001)
rf2wb_d_535=NOT(\u4_dout_reg_10__P0000)
\u4_u1_buf0_reg_20__P0000=NOT(\u4_u1_buf0_reg_20__P0001)
n_7783=NOT(n_7782)
n_11490=NOT(g42174_I1_out)
n_3949=NOT(g47791_I2_out)
g44618_X_S0_1=NOT(n_8925)
n_7229=NOT(u4_ep0_buf_1266)
\u1_u0_pid_reg_3__P0000=NOT(\u1_u0_pid_reg_3__P0001)
u0_u0_idle_cnt1_next_24=NOT(\u0_u0_idle_cnt1_next_reg_4__P0000)
n_2555=NOT(n_14255)
n_8900=NOT(u4_ep3_buf_1353)
DataOut_pad_o_5_=NOT(\u0_DataOut_reg_5__P0000)
n_9203=NOT(g42266_I2_out)
\u4_u3_buf1_reg_31__P0000=NOT(\u4_u3_buf1_reg_31__P0001)
n_8564=NOT(u4_ep2_buf_1326)
wb_data_o_6_=NOT(\u5_wb_data_o_reg_6__P0000)
n_419=NOT(csr_125)
g41400_X_S0_1=NOT(u4_u3_r5)
n_3579=NOT(g47699_I2_out)
rf2wb_d_556=NOT(\u4_dout_reg_31__P0000)
n_7664=NOT(u4_ep0_buf_1269)
u4_u2_int_re_reg_Q=NOT(u4_u2_int_re_reg_P0000)
n_8102=NOT(g42927_I1_out)
\u4_u2_dma_out_cnt_10_=NOT(\u4_u2_dma_out_cnt_reg_10__P0000)
n_7784=NOT(g43382_I1_out)
n_11160=NOT(g40846_I1_out)
\u4_u3_buf0_orig_m3_reg_10__P0000=NOT(\u4_u3_buf0_orig_m3_reg_10__P0001)
u1_u2_dtmp_r_75=NOT(\u1_u2_dtmp_r_reg_12__P0000)
n_3925=NOT(g47893_I1_out)
\u4_u2_buf0_reg_22__Q=NOT(\u4_u2_buf0_reg_22__P0000)
\u4_u3_dma_out_left_reg_2__P0000=NOT(\u4_u3_dma_out_left_reg_2__P0001)
n_11177=NOT(g40832_I1_out)
\u1_u2_rd_buf0_reg_18__P0000=NOT(\u1_u2_rd_buf0_reg_18__P0001)
\u0_u0_idle_cnt1_reg_0__P0000=NOT(\u0_u0_idle_cnt1_reg_0__P0001)
\u1_u2_sizu_c_reg_10__P0000=NOT(\u1_u2_sizu_c_reg_10__P0001)
g37427_X_S0_1=NOT(n_13104)
n_13020=NOT(g38477_I1_out)
\u4_u3_buf0_orig_reg_11__P0000=NOT(\u4_u3_buf0_orig_reg_11__P0001)
n_10996=NOT(g40807_I1_out)
\u1_u3_adr_r_2_=NOT(\u1_u3_adr_r_reg_2__P0000)
\u4_intb_msk_reg_6__Q=NOT(\u4_intb_msk_reg_6__P0000)
\u1_u3_new_size_5_=NOT(\u1_u3_new_size_reg_5__P0000)
n_5507=NOT(g46321_I1_out)
\u1_u0_d2_reg_4__P0000=NOT(\u1_u0_d2_reg_4__P0001)
\u4_u1_buf0_reg_31__Q=NOT(\u4_u1_buf0_reg_31__P0000)
n_7382=NOT(g43142_I2_out)
\u4_u3_dma_in_cnt_0_=NOT(\u4_u3_dma_in_cnt_reg_0__P0000)
n_876=NOT(u4_u0_iena_931)
u1_u3_size_next_r_73=NOT(\u1_u3_size_next_r_reg_8__P0000)
\u4_u2_dma_in_cnt_11_=NOT(\u4_u2_dma_in_cnt_reg_11__P0000)
\u4_u2_buf0_orig_reg_11__P0000=NOT(\u4_u2_buf0_orig_reg_11__P0001)
n_14447=NOT(n_14446)
n_14280=NOT(n_14279)
\u4_u3_dma_out_cnt_reg_4__P0000=NOT(\u4_u3_dma_out_cnt_reg_4__P0001)
n_7901=NOT(n_9548)
n_2805=NOT(g47146_I2_out)
\u4_u0_iena_reg_3__P0000=NOT(\u4_u0_iena_reg_3__P0001)
n_6818=NOT(\u4_u0_buf0_orig_reg_24__P0000)
n_7924=NOT(g41322_I1_out)
n_9030=NOT(buf_130)
n_7958=NOT(u4_ep2_buf_798)
n_441=NOT(madr_203)
n_11913=NOT(g40418_I1_out)
n_222=NOT(\u0_u0_state_4_)
n_4392=NOT(g47742_I2_out)
\u4_buf0_reg_27__P0000=NOT(\u4_buf0_reg_27__P0001)
n_11964=NOT(g39041_I1_out)
n_9718=NOT(g42278_I2_out)
\u4_u2_buf0_reg_27__P0000=NOT(\u4_u2_buf0_reg_27__P0001)
u4_nse_err_r_reg_P0000=NOT(u4_nse_err_r_reg_P0001)
n_83=NOT(u1_u0_d_41)
\u1_u2_last_buf_adr_reg_13__P0000=NOT(\u1_u2_last_buf_adr_reg_13__P0001)
\u4_int_srcb_3_=NOT(\u4_int_srcb_reg_3__P0000)
n_3636=NOT(n_5523)
g39417_X_S0_1=NOT(n_11877)
\u4_u1_buf1_reg_21__Q=NOT(\u4_u1_buf1_reg_21__P0000)
\u4_u2_buf0_reg_25__P0000=NOT(\u4_u2_buf0_reg_25__P0001)
rf2wb_d_528=NOT(\u4_dout_reg_3__P0000)
n_10520=NOT(n_11044)
g43084_X_S0_1=NOT(n_7900)
\u4_u1_buf1_reg_19__P0000=NOT(\u4_u1_buf1_reg_19__P0001)
n_11021=NOT(g40369_I1_out)
g38418_X_S0_1=NOT(n_12918)
n_1840=NOT(\u4_u3_csr0_reg_6__P0000)
g39589_X_S0_1=NOT(u1_u2_word_done)
n_12517=NOT(g38805_I1_out)
n_8852=NOT(n_11026)
n_5450=NOT(g46459_I2_out)
n_1240=NOT(n_3770)
n_7616=NOT(u4_ep1_buf0)
n_8906=NOT(u4_ep3_buf_1338)
\u4_funct_adr_reg_0__P0000=NOT(\u4_funct_adr_reg_0__P0001)
n_2699=NOT(g47648_I1_out)
\u1_u2_dout_r_reg_11__P0000=NOT(\u1_u2_dout_r_reg_11__P0001)
n_110=NOT(\u1_u3_new_sizeb_9_)
n_1051=NOT(g48818_I2_out)
n_1010=NOT(u4_u3_iena)
\u0_u0_me_ps_reg_0__Q=NOT(\u0_u0_me_ps_reg_0__P0000)
n_4389=NOT(g47748_I2_out)
n_7249=NOT(n_6160)
n_14399=NOT(n_14398)
n_895=NOT(g48789_I2_out)
n_6970=NOT(u4_u1_buf0_orig_114)
n_5608=NOT(g47576_I1_out)
n_1004=NOT(u4_u1_ienb_941)
\u4_buf1_reg_2__P0000=NOT(\u4_buf1_reg_2__P0001)
n_13641=NOT(n_13630)
g42976_X_S0_1=NOT(n_10024)
n_3589=NOT(g47586_I1_out)
g38024_X_S0_1=NOT(n_8518)
\u1_u1_crc16_reg_1__Q=NOT(\u1_u1_crc16_reg_1__P0000)
\u4_u0_buf1_reg_23__P0000=NOT(\u4_u0_buf1_reg_23__P0001)
n_1005=NOT(g48814_I2_out)
\u1_u3_adr_r_reg_3__P0000=NOT(\u1_u3_adr_r_reg_3__P0001)
\u4_u1_dma_out_left_reg_0__P0000=NOT(\u4_u1_dma_out_left_reg_0__P0001)
g41402_X_S0_1=NOT(u4_u0_r5)
n_4330=NOT(g47830_I2_out)
n_283=NOT(n_6099)
n_12005=NOT(g38523_I1_out)
\u4_u0_ienb_reg_0__Q=NOT(\u4_u0_ienb_reg_0__P0000)
n_7408=NOT(g42956_I2_out)
n_992=NOT(u4_u0_iena)
n_10940=NOT(g41385_I1_out)
n_2877=NOT(g48761_I1_out)
n_2846=NOT(n_14253)
n_1471=NOT(n_2249)
\u1_u2_dout_r_reg_13__P0000=NOT(\u1_u2_dout_r_reg_13__P0001)
\u4_buf1_reg_31__P0000=NOT(\u4_buf1_reg_31__P0001)
u4_ep3_csr_1980=NOT(\u4_u3_csr1_reg_11__P0000)
u1_u3_rx_ack_to_reg_P0000=NOT(u1_u3_rx_ack_to_reg_P0001)
n_13070=NOT(g38286_I1_out)
n_9080=NOT(g43565_I2_out)
n_5816=NOT(\u4_u2_dma_in_cnt_reg_7__P0000)
n_10408=NOT(g39626_I2_out)
n_2574=NOT(g48837_I2_out)
u1_u3_pid_SETUP_r_reg_P0000=NOT(u1_u3_pid_SETUP_r_reg_P0001)
\u4_u2_buf0_orig_reg_3__Q=NOT(\u4_u2_buf0_orig_reg_3__P0000)
\VStatus_r_1_=NOT(\VStatus_r_reg_1__P0000)
n_12888=NOT(n_12813)
n_13009=NOT(g38413_I1_out)
n_3831=NOT(g44535_I1_out)
\u4_u3_dma_in_cnt_reg_7__P0000=NOT(\u4_u3_dma_in_cnt_reg_7__P0001)
\u4_u2_dma_out_cnt_reg_0__P0000=NOT(\u4_u2_dma_out_cnt_reg_0__P0001)
n_9155=NOT(g38952_I1_out)
n_12732=NOT(n_14205)
n_11689=NOT(g40724_I1_out)
\u4_u1_iena_reg_0__P0000=NOT(\u4_u1_iena_reg_0__P0001)
\u1_sof_time_reg_4__P0000=NOT(\u1_sof_time_reg_4__P0001)
n_8028=NOT(u4_ep2_buf_1316)
g55085_X_S0_1=NOT(n_13386)
\u4_u1_dma_out_cnt_8_=NOT(\u4_u1_dma_out_cnt_reg_8__P0000)
u4_ep0_csr_1889=NOT(\u4_u0_uc_dpd_reg_0__P0000)
n_7443=NOT(g42673_I1_out)
\u1_u3_new_size_reg_10__Q=NOT(\u1_u3_new_size_reg_10__P0000)
\u1_u2_rd_buf1_reg_23__P0000=NOT(\u1_u2_rd_buf1_reg_23__P0001)
g39388_X_S0_1=NOT(n_11848)
n_5087=NOT(\u1_u2_sizd_c_reg_1__P0000)
g47918_X_S0_1=NOT(n_3118)
n_7233=NOT(g45390_I2_out)
n_6489=NOT(g42093_I1_out)
n_4925=NOT(g47133_I2_out)
n_8847=NOT(buf_171)
n_6196=NOT(n_5527)
\u4_u3_dma_out_left_reg_8__P0000=NOT(\u4_u3_dma_out_left_reg_8__P0001)
g47878_X_S0_1=NOT(n_2377)
n_9035=NOT(u4_ep3_buf_837)
n_2986=NOT(n_3226)
\u1_u0_d0_reg_1__P0000=NOT(\u1_u0_d0_reg_1__P0001)
g37827_X_S0_1=NOT(n_7900)
n_8510=NOT(n_9829)
\u4_utmi_vend_ctrl_r_reg_2__P0000=NOT(\u4_utmi_vend_ctrl_r_reg_2__P0001)
\u1_u3_rx_ack_to_cnt_reg_1__P0000=NOT(\u1_u3_rx_ack_to_cnt_reg_1__P0001)
\u4_u3_dma_out_left_reg_0__P0000=NOT(\u4_u3_dma_out_left_reg_0__P0001)
n_2447=NOT(g48763_I1_out)
\u0_u0_chirp_cnt_reg_1__P0000=NOT(\u0_u0_chirp_cnt_reg_1__P0001)
g42977_X_S0_1=NOT(n_10024)
n_135=NOT(u1_u0_d_42)
n_5839=NOT(g45782_I1_out)
n_1275=NOT(n_2410)
\u4_u2_iena_reg_2__Q=NOT(\u4_u2_iena_reg_2__P0000)
n_5449=NOT(g43425_I1_out)
\u4_u3_buf0_orig_reg_28__P0000=NOT(\u4_u3_buf0_orig_reg_28__P0001)
\u1_u3_idin_reg_15__P0000=NOT(\u1_u3_idin_reg_15__P0001)
u4_u2_r5_reg_Q=NOT(u4_u2_r5_reg_P0000)
g44659_X_S0_1=NOT(n_6544)
\u1_u3_new_sizeb_reg_7__P0000=NOT(\u1_u3_new_sizeb_reg_7__P0001)
n_8295=NOT(g42649_I1_out)
n_3830=NOT(g44541_I1_out)
\u1_u2_last_buf_adr_reg_9__P0000=NOT(\u1_u2_last_buf_adr_reg_9__P0001)
g47922_X_S0_1=NOT(n_3118)
u1_adr_253=NOT(\u1_u3_adr_reg_2__P0000)
\u1_u2_dout_r_reg_23__P0000=NOT(\u1_u2_dout_r_reg_23__P0001)
\u1_u2_dtmp_r_reg_25__P0000=NOT(\u1_u2_dtmp_r_reg_25__P0001)
n_10980=NOT(g40878_I1_out)
n_5772=NOT(g46392_I1_out)
n_8822=NOT(buf_165)
\u1_u2_rd_buf1_reg_6__P0000=NOT(\u1_u2_rd_buf1_reg_6__P0001)
n_8424=NOT(g42530_I1_out)
u1_u0_token_valid_str1_reg_P0000=NOT(u1_u0_token_valid_str1_reg_P0001)
n_7046=NOT(g43116_I2_out)
g44707_X_S0_1=NOT(n_4945)
n_927=NOT(u1_u2_rx_data_st_r_4)
n_4149=NOT(g47638_I1_out)
u4_u0_dma_in_buf_sz1_reg_P0000=NOT(u4_u0_dma_in_buf_sz1_reg_P0001)
wb_data_o_25_=NOT(\u5_wb_data_o_reg_25__P0000)
n_9781=NOT(g37915_I1_out)
n_9361=NOT(g38930_I1_out)
u1_u3_to_small=NOT(u1_u3_to_small_reg_P0000)
n_10000=NOT(g42340_I2_out)
\VStatus_r_reg_4__P0000=NOT(\VStatus_r_reg_4__P0001)
n_3295=NOT(\u4_inta_msk_8_)
n_7272=NOT(g45358_I2_out)
n_700=NOT(n_5563)
\u1_u3_tx_data_to_cnt_1_=NOT(\u1_u3_tx_data_to_cnt_reg_1__P0000)
n_7667=NOT(u4_ep1_buf_1276)
\u4_u3_dma_out_cnt_11_=NOT(\u4_u3_dma_out_cnt_reg_11__P0000)
usb_reset=NOT(u0_u0_usb_reset_reg_P0000)
n_594=NOT(wb_addr_i_17_)
n_7001=NOT(u4_u3_buf0_orig_101)
wb_data_o_10_=NOT(\u5_wb_data_o_reg_10__P0000)
\u4_u0_buf1_reg_15__Q=NOT(\u4_u0_buf1_reg_15__P0000)
g43082_X_S0_1=NOT(n_7900)
n_6966=NOT(u4_u1_buf0_orig_116)
\u4_u3_buf0_orig_reg_8__Q=NOT(\u4_u3_buf0_orig_reg_8__P0000)
\u4_u3_ienb_reg_0__P0000=NOT(\u4_u3_ienb_reg_0__P0001)
n_764=NOT(n_746)
n_12020=NOT(\u1_u3_new_size_8_)
n_2837=NOT(g46525_I1_out)
idin_337=NOT(\u1_u3_idin_reg_17__P0000)
u4_ep0_csr_1888=NOT(\u4_u0_csr1_reg_12__P0000)
g41435_X_S0_1=NOT(wb_addr_i_17_)
g47919_X_S0_1=NOT(n_3118)
n_11025=NOT(g37789_I1_out)
n_14322=NOT(g55011_I1_out)
\u4_u2_buf0_reg_13__Q=NOT(\u4_u2_buf0_reg_13__P0000)
u4_u1_int_re_reg_Q=NOT(u4_u1_int_re_reg_P0000)
wb_data_o_3_=NOT(\u5_wb_data_o_reg_3__P0000)
\u4_buf1_reg_14__P0000=NOT(\u4_buf1_reg_14__P0001)
n_10586=NOT(g37749_I1_out)
n_433=NOT(u4_ep0_csr_1887)
\u4_dout_reg_7__P0000=NOT(\u4_dout_reg_7__P0001)
u5_wb_req_s1=NOT(u5_wb_req_s1_reg_P0000)
\u1_u2_sizd_c_reg_7__P0000=NOT(\u1_u2_sizd_c_reg_7__P0001)
n_8944=NOT(g44510_I1_out)
\u4_u1_buf0_reg_9__P0000=NOT(\u4_u1_buf0_reg_9__P0001)
n_4384=NOT(g47754_I2_out)
u1_u2_rd_buf_158=NOT(\u1_u2_rd_buf1_reg_2__P0000)
n_8318=NOT(g42627_I1_out)
n_4365=NOT(g47781_I2_out)
\u4_csr_reg_26__P0000=NOT(\u4_csr_reg_26__P0001)
\u1_u2_dout_r_reg_0__P0000=NOT(\u1_u2_dout_r_reg_0__P0001)
\u4_u0_buf0_orig_m3_reg_6__P0000=NOT(\u4_u0_buf0_orig_m3_reg_6__P0001)
\u1_u2_sizd_c_2_=NOT(\u1_u2_sizd_c_reg_2__P0000)
u4_suspend_r1_reg_Q=NOT(u4_suspend_r1_reg_P0000)
n_7246=NOT(u4_ep1_buf_1299)
n_1124=NOT(\u4_u2_buf0_orig_reg_20__P0000)
n_7528=NOT(g46013_I1_out)
u4_u1_ep_match_r=NOT(u4_u1_ep_match_r_reg_P0000)
n_1355=NOT(u4_u0_ienb)
\u1_u3_this_dpid_reg_0__P0000=NOT(\u1_u3_this_dpid_reg_0__P0001)
\u4_inta_msk_5_=NOT(\u4_inta_msk_reg_5__P0000)
n_5471=NOT(g46398_I1_out)
n_9444=NOT(n_9289)
n_14275=NOT(n_14274)
n_6264=NOT(g44566_I1_out)
n_1522=NOT(g48836_I2_out)
\u1_u0_d1_reg_3__Q=NOT(\u1_u0_d1_reg_3__P0000)
n_2920=NOT(n_2919)
n_4339=NOT(g47821_I2_out)
n_5849=NOT(u1_hms_clk)
\u4_u2_buf1_reg_18__Q=NOT(\u4_u2_buf1_reg_18__P0000)
u4_u3_int_stat_948=NOT(\u4_u3_int_stat_reg_3__P0000)
n_9236=NOT(g42143_I1_out)
n_3288=NOT(\u1_u2_state_reg_2__P0000)
n_1271=NOT(n_2282)
\u4_u2_csr1_reg_8__Q=NOT(\u4_u2_csr1_reg_8__P0000)
\u4_u3_buf0_reg_15__P0000=NOT(\u4_u3_buf0_reg_15__P0001)
n_9550=NOT(g44591_I1_out)
n_7294=NOT(n_5865)
n_11115=NOT(g39685_I1_out)
n_11882=NOT(n_11622)
n_949=NOT(u1_u2_rx_data_st_r)
n_361=NOT(n_6156)
\u4_u2_buf0_orig_19_=NOT(\u4_u2_buf0_orig_reg_19__P0000)
n_12967=NOT(g38465_I1_out)
g54716_X_S0_1=NOT(n_14048)
\u4_u3_buf0_orig_reg_3__Q=NOT(\u4_u3_buf0_orig_reg_3__P0000)
n_736=NOT(n_1500)
n_7663=NOT(u4_ep1_buf_1300)
g40432_X_S0_1=NOT(u4_u0_r5)
\u4_buf0_reg_2__Q=NOT(\u4_buf0_reg_2__P0000)
\u4_u3_buf0_reg_6__Q=NOT(\u4_u3_buf0_reg_6__P0000)
g44684_X_S0_1=NOT(n_8925)
n_3986=NOT(g47702_I2_out)
n_2766=NOT(n_1395)
n_6141=NOT(g43388_I1_out)
frm_nat_380=NOT(\u1_frame_no_r_reg_10__P0000)
n_9363=NOT(g38155_I2_out)
n_7641=NOT(u4_ep0_buf_757)
\u1_u3_adr_reg_15__P0000=NOT(\u1_u3_adr_reg_15__P0001)
n_5080=NOT(g46452_I1_out)
n_174=NOT(u1_u1_crc_296)
n_107=NOT(\u1_u3_new_sizeb_6_)
n_11564=NOT(g39052_I1_out)
\u4_u2_int_stat_reg_4__P0000=NOT(\u4_u2_int_stat_reg_4__P0001)
wb_data_o_30_=NOT(\u5_wb_data_o_reg_30__P0000)
n_2576=NOT(g48829_I2_out)
\u1_u1_crc16_reg_4__Q=NOT(\u1_u1_crc16_reg_4__P0000)
\u1_u0_d0_reg_5__Q=NOT(\u1_u0_d0_reg_5__P0000)
n_2621=NOT(n_182)
n_2456=NOT(n_2311)
\u4_u2_buf1_reg_17__Q=NOT(\u4_u2_buf1_reg_17__P0000)
n_12549=NOT(g38807_I1_out)
n_5141=NOT(g47112_I1_out)
n_10208=NOT(g44595_I1_out)
u1_u2_rd_buf_160=NOT(\u1_u2_rd_buf1_reg_4__P0000)
n_2058=NOT(n_3311)
n_12641=NOT(g38706_I1_out)
n_5833=NOT(g45802_I1_out)
\u1_u3_new_size_reg_12__Q=NOT(\u1_u3_new_size_reg_12__P0000)
n_6559=NOT(n_6558)
u4_ep2_csr_1933=NOT(\u4_u2_csr0_reg_10__P0000)
n_5106=NOT(g44578_I1_out)
u1_u3_no_bufs1=NOT(u1_u3_no_bufs1_reg_P0000)
n_5853=NOT(g45683_I1_out)
n_12090=NOT(g38528_I1_out)
\u4_u0_buf1_reg_5__P0000=NOT(\u4_u0_buf1_reg_5__P0001)
g47880_X_S0_1=NOT(n_2377)
int_seqerr_set=NOT(u1_u3_int_seqerr_set_reg_P0000)
n_5765=NOT(n_5458)
n_1097=NOT(n_13535)
g44683_X_S0_1=NOT(n_9328)
n_547=NOT(n_546)
\u0_u0_idle_cnt1_next_reg_5__P0000=NOT(\u0_u0_idle_cnt1_next_reg_5__P0001)
u1_u3_out_token=NOT(u1_u3_out_token_reg_P0000)
n_5456=NOT(g46445_I1_out)
\u4_u0_csr0_reg_7__P0000=NOT(\u4_u0_csr0_reg_7__P0001)
\u4_u2_buf0_orig_m3_reg_6__Q=NOT(\u4_u2_buf0_orig_m3_reg_6__P0000)
n_349=NOT(madr_202)
\u1_u3_state_reg_0__P0000=NOT(\u1_u3_state_reg_0__P0001)
n_11372=NOT(g42170_I1_out)
n_8798=NOT(g39736_I1_out)
\u1_u2_rd_buf0_reg_11__P0000=NOT(\u1_u2_rd_buf0_reg_11__P0001)
\u1_u3_idin_reg_4__P0000=NOT(\u1_u3_idin_reg_4__P0001)
\u1_u2_rd_buf0_reg_19__P0000=NOT(\u1_u2_rd_buf0_reg_19__P0001)
n_12358=NOT(g39021_I1_out)
n_2727=NOT(g47537_I1_out)
\u1_u2_dout_r_reg_18__P0000=NOT(\u1_u2_dout_r_reg_18__P0001)
g47936_X_S0_1=NOT(n_3118)
n_13884=NOT(n_13928)
\u4_u1_buf1_reg_29__Q=NOT(\u4_u1_buf1_reg_29__P0000)
u4_u1_dma_out_buf_avail_reg_P0000=NOT(u4_u1_dma_out_buf_avail_reg_P0001)
\u1_u2_rd_buf1_reg_26__P0000=NOT(\u1_u2_rd_buf1_reg_26__P0001)
\u4_u0_buf0_reg_9__P0000=NOT(\u4_u0_buf0_reg_9__P0001)
u1_u1_crc_293=NOT(\u1_u1_crc16_reg_10__P0000)
\u1_u2_state_1_=NOT(\u1_u2_state_reg_1__P0000)
n_7844=NOT(g43416_I1_out)
u4_u3_dma_ack_clr1_reg_P0000=NOT(u4_u3_dma_ack_clr1_reg_P0001)
n_12082=NOT(g39772_I1_out)
n_6685=NOT(u4_ep1_csr_1904)
\u4_u0_buf1_reg_16__Q=NOT(\u4_u0_buf1_reg_16__P0000)
n_3460=NOT(g47798_I2_out)
n_8874=NOT(n_8540)
n_12551=NOT(g38806_I1_out)
\u1_u3_tx_data_to_cnt_reg_7__P0000=NOT(\u1_u3_tx_data_to_cnt_reg_7__P0001)
\u4_u3_buf0_reg_1__P0000=NOT(\u4_u3_buf0_reg_1__P0001)
n_6195=NOT(g45966_I1_out)
n_7695=NOT(g45356_I2_out)
u0_u0_T2_wakeup_reg_P0000=NOT(u0_u0_T2_wakeup_reg_P0001)
n_9179=NOT(g42926_I1_out)
\u4_u3_ienb_reg_5__P0000=NOT(\u4_u3_ienb_reg_5__P0001)
n_12581=NOT(g38815_I1_out)
n_8883=NOT(u4_ep3_buf_844)
n_10938=NOT(g41387_I1_out)
n_3962=NOT(g47829_I2_out)
\u4_u1_buf0_reg_12__P0000=NOT(\u4_u1_buf0_reg_12__P0001)
n_4428=NOT(g47711_I2_out)
\u4_u0_buf0_orig_reg_31__P0000=NOT(\u4_u0_buf0_orig_reg_31__P0001)
n_381=NOT(n_7578)
n_4212=NOT(u4_ep1_intb)
g44651_X_S0_1=NOT(n_9823)
n_5151=NOT(g47071_I1_out)
\u1_u3_rx_ack_to_cnt_7_=NOT(\u1_u3_rx_ack_to_cnt_reg_7__P0000)
\u1_u0_d1_reg_4__P0000=NOT(\u1_u0_d1_reg_4__P0001)
u4_ep3_csr_1975=NOT(\u4_u3_csr1_reg_6__P0000)
n_7672=NOT(g45373_I2_out)
n_12054=NOT(g38206_I1_out)
n_3135=NOT(n_3134)
n_9970=NOT(g39988_I1_out)
g41429_X_S0_1=NOT(wb_addr_i_17_)
n_10355=NOT(n_8865)
n_6919=NOT(n_5981)
\u1_u0_d2_reg_1__P0000=NOT(\u1_u0_d2_reg_1__P0001)
n_886=NOT(rx_data_63)
g39590_X_S0_1=NOT(u1_u2_word_done)
\u1_u0_d0_reg_3__Q=NOT(\u1_u0_d0_reg_3__P0000)
n_4643=NOT(g46309_I1_out)
g43640_X_S0_1=NOT(n_8688)
n_8077=NOT(n_6272)
n_9440=NOT(u0_u0_idle_long_reg_P0000)
\u4_u2_buf0_orig_reg_9__Q=NOT(\u4_u2_buf0_orig_reg_9__P0000)
n_12345=NOT(n_12179)
\u5_wb_data_o_reg_14__P0000=NOT(\u5_wb_data_o_reg_14__P0001)
n_6259=NOT(\u4_u2_buf0_orig_m3_6_)
n_2043=NOT(n_3609)
\u0_u0_state_reg_9__P0000=NOT(\u0_u0_state_reg_9__P0001)
n_10939=NOT(g41386_I1_out)
\u4_u2_buf1_reg_8__P0000=NOT(\u4_u2_buf1_reg_8__P0001)
n_5660=NOT(\u4_u0_dma_in_cnt_reg_7__P0000)
\u4_u0_buf0_reg_23__Q=NOT(\u4_u0_buf0_reg_23__P0000)
\u4_u2_dma_out_left_7_=NOT(\u4_u2_dma_out_left_reg_7__P0000)
u1_u2_mwe_reg_P0000=NOT(u1_u2_mwe_reg_P0001)
u4_u3_r5_reg_P0000=NOT(u4_u3_r5_reg_P0001)
n_8642=NOT(n_9130)
u1_u3_buf0_set_reg_P0000=NOT(u1_u3_buf0_set_reg_P0001)
n_7152=NOT(g45433_I2_out)
g39390_X_S0_1=NOT(n_11882)
\u0_u0_me_cnt_reg_4__P0000=NOT(\u0_u0_me_cnt_reg_4__P0001)
n_8518=NOT(n_7128)
n_860=NOT(n_859)
n_233=NOT(u4_ep2_csr_1949)
n_9527=NOT(g41137_I1_out)
n_7364=NOT(\u4_u2_buf0_orig_m3_10_)
n_7388=NOT(g43138_I2_out)
g42234_X_S0_1=NOT(n_10366)
wb_data_o_21_=NOT(\u5_wb_data_o_reg_21__P0000)
g43639_X_S0_1=NOT(n_8688)
g39581_X_S0_1=NOT(u4_u2_r5)
n_3828=NOT(g44544_I1_out)
\u4_u0_buf0_orig_reg_21__P0000=NOT(\u4_u0_buf0_orig_reg_21__P0001)
g42997_X_S0_1=NOT(n_8812)
u1_u2_rd_buf_163=NOT(\u1_u2_rd_buf1_reg_7__P0000)
wb_data_o_18_=NOT(\u5_wb_data_o_reg_18__P0000)
u1_u2_rd_buf_183=NOT(\u1_u2_rd_buf1_reg_27__P0000)
n_6999=NOT(g38284_I1_out)
\u4_u1_dma_in_cnt_reg_10__P0000=NOT(\u4_u1_dma_in_cnt_reg_10__P0001)
\u4_utmi_vend_ctrl_r_reg_1__Q=NOT(\u4_utmi_vend_ctrl_r_reg_1__P0000)
\u4_u1_buf1_reg_20__P0000=NOT(\u4_u1_buf1_reg_20__P0001)
\u4_u2_buf1_reg_2__Q=NOT(\u4_u2_buf1_reg_2__P0000)
\u1_u3_state_reg_4__P0000=NOT(\u1_u3_state_reg_4__P0001)
n_10354=NOT(g42315_I2_out)
\u4_u2_buf0_orig_reg_0__P0000=NOT(\u4_u2_buf0_orig_reg_0__P0001)
g44636_X_S0_1=NOT(n_9548)
\u1_frame_no_r_reg_8__P0000=NOT(\u1_frame_no_r_reg_8__P0001)
n_14461=NOT(n_14460)
\u4_u0_buf0_reg_2__Q=NOT(\u4_u0_buf0_reg_2__P0000)
buf_145=NOT(\u4_buf0_reg_19__P0000)
n_4239=NOT(g45110_I1_out)
u1_u1_crc_306=NOT(\u1_u1_crc16_reg_7__P0000)
n_5320=NOT(buf_157)
mdout_215=NOT(\u1_u2_dout_r_reg_6__P0000)
n_4799=NOT(g47806_I2_out)
n_6641=NOT(u4_u2_buf0_orig_109)
\u1_u2_sizd_c_reg_8__P0000=NOT(\u1_u2_sizd_c_reg_8__P0001)
n_3822=NOT(g47905_I1_out)
\u0_u0_state_reg_6__P0000=NOT(\u0_u0_state_reg_6__P0001)
n_8359=NOT(n_1990)
\u4_u1_buf1_reg_9__Q=NOT(\u4_u1_buf1_reg_9__P0000)
\u4_funct_adr_reg_5__P0000=NOT(\u4_funct_adr_reg_5__P0001)
n_5241=NOT(g45997_I1_out)
n_12593=NOT(n_12633)
\u1_u0_pid_7_=NOT(\u1_u0_pid_reg_7__P0000)
n_1446=NOT(n_1529)
u4_ep2_csr_1950=NOT(\u4_u2_csr1_reg_12__P0000)
u4_ep2_csr_1954=NOT(\u4_u2_uc_bsel_reg_1__P0000)
n_7314=NOT(g44414_I1_out)
u1_adr_261=NOT(\u1_u3_adr_reg_10__P0000)
\u4_u2_buf1_reg_27__P0000=NOT(\u4_u2_buf1_reg_27__P0001)
g42296_X_S0_1=NOT(n_8635)
u1_u2_rd_buf_166=NOT(\u1_u2_rd_buf1_reg_10__P0000)
\u4_u2_buf0_reg_26__Q=NOT(\u4_u2_buf0_reg_26__P0000)
wb_data_o_19_=NOT(\u5_wb_data_o_reg_19__P0000)
n_6258=NOT(g44862_I1_out)
n_3978=NOT(g47729_I2_out)
n_5452=NOT(g46456_I1_out)
n_344=NOT(n_1417)
u4_u0_dma_req_in_hold2_reg_P0000=NOT(u4_u0_dma_req_in_hold2_reg_P0001)
n_10598=NOT(g42210_I1_out)
\u1_u3_adr_reg_16__Q=NOT(\u1_u3_adr_reg_16__P0000)
\u4_u1_dma_out_cnt_reg_9__P0000=NOT(\u4_u1_dma_out_cnt_reg_9__P0001)
u1_u2_dtmp_r_70=NOT(\u1_u2_dtmp_r_reg_7__P0000)
u1_u3_pid_seq_err_reg_P0000=NOT(u1_u3_pid_seq_err_reg_P0001)
n_4932=NOT(g47131_I2_out)
\u4_u1_dma_out_left_reg_4__P0000=NOT(\u4_u1_dma_out_left_reg_4__P0001)
n_8313=NOT(g42630_I1_out)
n_1181=NOT(n_2267)
n_10198=NOT(g37913_I1_out)
\u4_csr_reg_25__P0000=NOT(\u4_csr_reg_25__P0001)
\u4_u0_dma_out_left_reg_6__P0000=NOT(\u4_u0_dma_out_left_reg_6__P0001)
n_1727=NOT(n_1789)
n_5713=NOT(g43566_I2_out)
n_9007=NOT(u4_ep3_buf_834)
u2_wack_r=NOT(u2_wack_r_reg_P0000)
u4_u2_int_stat_960=NOT(\u4_u2_int_stat_reg_6__P0000)
\u1_u0_pid_0_=NOT(\u1_u0_pid_reg_0__P0000)
n_8680=NOT(rx_data_61)
\u4_u3_buf1_reg_13__Q=NOT(\u4_u3_buf1_reg_13__P0000)
n_9881=NOT(n_10606)
g40406_X_S0_1=NOT(u4_u2_r5)
n_12880=NOT(n_12879)
u4_u0_r1_reg_P0000=NOT(u4_u0_r1_reg_P0001)
n_2578=NOT(g48765_I1_out)
n_9348=NOT(g43192_I1_out)
u1_u3_match_r=NOT(u1_u3_match_r_reg_P0000)
g47931_X_S0_1=NOT(n_3118)
n_1318=NOT(n_1335)
n_11916=NOT(g40415_I1_out)
\u4_utmi_vend_ctrl_r_reg_3__Q=NOT(\u4_utmi_vend_ctrl_r_reg_3__P0000)
n_6173=NOT(n_5782)
u4_ep2_csr_1928=NOT(\u4_u2_csr0_reg_5__P0000)
n_7995=NOT(u4_ep2_buf_821)
n_13219=NOT(n_13214)
\u4_u2_dma_in_cnt_4_=NOT(\u4_u2_dma_in_cnt_reg_4__P0000)
n_4314=NOT(g47849_I2_out)
\u4_u0_csr0_reg_5__P0000=NOT(\u4_u0_csr0_reg_5__P0001)
n_7447=NOT(g42670_I1_out)
\u4_u1_buf0_orig_m3_reg_9__Q=NOT(\u4_u1_buf0_orig_m3_reg_9__P0000)
n_8812=NOT(n_7552)
n_4635=NOT(g46365_I1_out)
\u4_u2_iena_reg_3__P0000=NOT(\u4_u2_iena_reg_3__P0001)
\u4_buf0_reg_31__Q=NOT(\u4_buf0_reg_31__P0000)
n_8110=NOT(g42842_I1_out)
\u1_u2_sizd_c_reg_0__P0000=NOT(\u1_u2_sizd_c_reg_0__P0001)
u1_u2_dtmp_r_69=NOT(\u1_u2_dtmp_r_reg_6__P0000)
\u1_u2_rd_buf1_reg_12__P0000=NOT(\u1_u2_rd_buf1_reg_12__P0001)
n_10997=NOT(g40806_I1_out)
\u4_u2_iena_reg_5__Q=NOT(\u4_u2_iena_reg_5__P0000)
n_8305=NOT(g42638_I1_out)
u4_usb_reset_r_reg_Q=NOT(u4_usb_reset_r_reg_P0000)
n_6470=NOT(n_222)
n_3407=NOT(g46529_I1_out)
n_4883=NOT(n_14230)
n_6715=NOT(u4_ep3_csr_1965)
\u4_u3_buf1_reg_12__P0000=NOT(\u4_u3_buf1_reg_12__P0001)
\u4_u3_dma_out_left_reg_3__Q=NOT(\u4_u3_dma_out_left_reg_3__P0000)
\u1_u3_state_reg_9__P0000=NOT(\u1_u3_state_reg_9__P0001)
n_7413=NOT(g42947_I2_out)
g42979_X_S0_1=NOT(n_10024)
g44663_X_S0_1=NOT(n_9829)
g47877_X_S0_1=NOT(n_2377)
n_1218=NOT(\u4_intb_msk_7_)
n_9876=NOT(g38230_I1_out)
\u1_u2_rd_buf0_reg_28__P0000=NOT(\u1_u2_rd_buf0_reg_28__P0001)
\u4_u3_buf0_orig_m3_reg_6__Q=NOT(\u4_u3_buf0_orig_m3_reg_6__P0000)
n_8562=NOT(u4_ep2_buf_814)
n_7530=NOT(g46009_I1_out)
n_763=NOT(n_762)
\u4_csr_reg_3__P0000=NOT(\u4_csr_reg_3__P0001)
n_14056=NOT(u1_u1_crc_297)
\u4_csr_reg_31__P0000=NOT(\u4_csr_reg_31__P0001)
u1_sizu_c_394=NOT(\u1_u2_sizu_c_reg_6__P0000)
\u4_buf1_reg_11__P0000=NOT(\u4_buf1_reg_11__P0001)
\u0_u0_ps_cnt_reg_1__Q=NOT(\u0_u0_ps_cnt_reg_1__P0000)
\u1_u2_adr_cb_reg_2__P0000=NOT(\u1_u2_adr_cb_reg_2__P0001)
\u4_u3_dma_out_left_9_=NOT(\u4_u3_dma_out_left_reg_9__P0000)
\u4_u1_buf0_orig_reg_17__P0000=NOT(\u4_u1_buf0_orig_reg_17__P0001)
\u4_buf0_reg_9__Q=NOT(\u4_buf0_reg_9__P0000)
\u1_u2_rd_buf1_reg_1__P0000=NOT(\u1_u2_rd_buf1_reg_1__P0001)
\u4_u3_buf0_orig_m3_reg_0__P0000=NOT(\u4_u3_buf0_orig_m3_reg_0__P0001)
n_11123=NOT(g37961_I1_out)
g54445_X_S0_1=NOT(n_13719)
g42242_X_S0_1=NOT(n_10014)
n_4923=NOT(g47144_I2_out)
n_7670=NOT(u4_ep1_buf_1279)
\u4_u1_dma_out_cnt_5_=NOT(\u4_u1_dma_out_cnt_reg_5__P0000)
\u4_u1_buf0_reg_22__P0000=NOT(\u4_u1_buf0_reg_22__P0001)
\u0_u0_idle_cnt1_reg_4__P0000=NOT(\u0_u0_idle_cnt1_reg_4__P0001)
n_4662=NOT(g46277_I1_out)
n_8262=NOT(n_8504)
n_3942=NOT(g47812_I2_out)
\u4_u1_dma_out_cnt_reg_4__P0000=NOT(\u4_u1_dma_out_cnt_reg_4__P0001)
n_13197=NOT(n_13289)
n_1128=NOT(\u4_u3_buf0_orig_reg_20__P0000)
n_1231=NOT(u4_u3_ienb_945)
\u4_u0_dma_out_left_10_=NOT(\u4_u0_dma_out_left_reg_10__P0000)
n_837=NOT(\u4_u1_csr0_reg_5__P0000)
\u1_u3_adr_r_reg_0__P0000=NOT(\u1_u3_adr_r_reg_0__P0001)
g47944_X_S0_1=NOT(n_3567)
g40454_X_S0_1=NOT(n_9730)
g41436_X_S0_1=NOT(wb_addr_i_17_)
g41427_X_S0_1=NOT(n_9462)
madr_196=NOT(\u1_u2_adr_cw_reg_1__P0000)
n_9220=NOT(g42254_I2_out)
n_14407=NOT(csr_97)
\u4_u3_buf0_reg_14__P0000=NOT(\u4_u3_buf0_reg_14__P0001)
n_7208=NOT(g45410_I2_out)
n_11267=NOT(n_13919)
n_4279=NOT(g48851_I2_out)
n_8747=NOT(g42824_I1_out)
n_4462=NOT(n_5311)
n_8908=NOT(u4_ep3_buf_1365)
u4_u2_int_stat=NOT(\u4_u2_int_stat_reg_0__P0000)
n_4335=NOT(g47827_I2_out)
\u4_u2_buf1_reg_9__Q=NOT(\u4_u2_buf1_reg_9__P0000)
n_5788=NOT(n_5495)
\u4_u1_ienb_reg_0__P0000=NOT(\u4_u1_ienb_reg_0__P0001)
n_9095=NOT(g43545_I2_out)
\u1_u2_last_buf_adr_reg_1__P0000=NOT(\u1_u2_last_buf_adr_reg_1__P0001)
\u1_u3_new_size_reg_1__P0000=NOT(\u1_u3_new_size_reg_1__P0001)
g39408_X_S0_1=NOT(n_11848)
n_6604=NOT(u4_u2_buf0_orig_102)
\u1_u3_idin_reg_5__P0000=NOT(\u1_u3_idin_reg_5__P0001)
\u4_u1_csr1_reg_3__P0000=NOT(\u4_u1_csr1_reg_3__P0001)
u0_rx_active_reg_Q=NOT(u0_rx_active_reg_P0000)
\u4_u3_buf1_reg_14__Q=NOT(\u4_u3_buf1_reg_14__P0000)
g37813_X_S0_1=NOT(n_9829)
\u4_u2_dma_out_cnt_reg_8__P0000=NOT(\u4_u2_dma_out_cnt_reg_8__P0001)
n_11831=NOT(n_14386)
\u4_u3_dma_out_left_reg_5__P0000=NOT(\u4_u3_dma_out_left_reg_5__P0001)
n_9583=NOT(g43290_I1_out)
\u4_u3_buf1_reg_5__P0000=NOT(\u4_u3_buf1_reg_5__P0001)
n_5149=NOT(g47079_I1_out)
g44654_X_S0_1=NOT(n_10206)
g39423_X_S0_1=NOT(n_11887)
n_4912=NOT(n_5008)
g41452_X_S0_1=NOT(n_9590)
n_9082=NOT(u4_ep3_buf_849)
u4_u3_int_stat_944=NOT(\u4_u3_int_stat_reg_2__P0000)
\u4_csr_reg_24__P0000=NOT(\u4_csr_reg_24__P0001)
n_8417=NOT(g42535_I1_out)
n_3156=NOT(g47587_I1_out)
\u4_u1_buf1_reg_13__P0000=NOT(\u4_u1_buf1_reg_13__P0001)
\u4_u3_buf0_orig_reg_14__Q=NOT(\u4_u3_buf0_orig_reg_14__P0000)
u4_u2_dma_req_in_hold=NOT(u4_u2_dma_req_in_hold_reg_P0000)
n_13842=NOT(rst_i)
n_7615=NOT(g45404_I2_out)
n_9750=NOT(n_307)
n_7588=NOT(u4_ep1_buf_762)
\u4_int_srcb_0_=NOT(\u4_int_srcb_reg_0__P0000)
n_13096=NOT(g37444_I4_out)
n_7215=NOT(u4_ep1_buf_766)
n_6445=NOT(u4_u3_buf0_orig_104)
mdout_214=NOT(\u1_u2_dout_r_reg_5__P0000)
n_12126=NOT(g39767_I1_out)
\u1_u2_dtmp_r_reg_20__P0000=NOT(\u1_u2_dtmp_r_reg_20__P0001)
n_849=NOT(n_1602)
\u1_u2_dtmp_r_reg_9__P0000=NOT(\u1_u2_dtmp_r_reg_9__P0001)
n_12664=NOT(g38716_I1_out)
n_4768=NOT(g46457_I1_out)
n_8098=NOT(g42941_I1_out)
n_7662=NOT(g45376_I2_out)
\u4_u2_buf0_orig_reg_22__P0000=NOT(\u4_u2_buf0_orig_reg_22__P0001)
\u4_u1_dma_in_cnt_11_=NOT(\u4_u1_dma_in_cnt_reg_11__P0000)
u4_u0_int_stat_952=NOT(\u4_u0_int_stat_reg_4__P0000)
\u4_dout_reg_28__P0000=NOT(\u4_dout_reg_28__P0001)
n_1173=NOT(\u1_u2_sizu_c_reg_3__P0000)
n_5667=NOT(g47588_I1_out)
n_7491=NOT(g42478_I1_out)
n_260=NOT(u4_ep3_csr_1980)
n_6787=NOT(u4_u0_buf0_orig_107)
n_12656=NOT(g38143_I1_out)
n_2589=NOT(g48714_I1_out)
\u1_u3_state_3_=NOT(\u1_u3_state_reg_3__P0000)
n_12505=NOT(g38867_I1_out)
\u4_u3_iena_reg_5__P0000=NOT(\u4_u3_iena_reg_5__P0001)
n_6184=NOT(n_6183)
n_7594=NOT(u4_ep1_buf_778)
n_11877=NOT(n_11622)
\u4_u0_csr1_reg_0__P0000=NOT(\u4_u0_csr1_reg_0__P0001)
n_12178=NOT(n_12179)
\u4_u1_buf0_orig_reg_10__Q=NOT(\u4_u1_buf0_orig_reg_10__P0000)
n_5806=NOT(n_5524)
g44677_X_S0_1=NOT(n_9829)
n_8984=NOT(u4_ep3_buf_843)
n_8432=NOT(g42522_I1_out)
\u4_u0_ienb_reg_1__P0000=NOT(\u4_u0_ienb_reg_1__P0001)
g42301_X_S0_1=NOT(n_8635)
n_7636=NOT(g45395_I2_out)
g43022_X_S0_1=NOT(n_10366)
\u1_u2_rd_buf1_reg_29__P0000=NOT(\u1_u2_rd_buf1_reg_29__P0001)
\u4_u1_iena_reg_1__Q=NOT(\u4_u1_iena_reg_1__P0000)
n_2563=NOT(n_2562)
n_739=NOT(csr_118)
n_14412=NOT(n_14411)
n_3154=NOT(g47594_I1_out)
n_6353=NOT(n_10629)
u0_u0_idle_cnt1_next_23=NOT(\u0_u0_idle_cnt1_next_reg_3__P0000)
g44693_X_S0_1=NOT(n_9548)
\u1_u3_new_sizeb_reg_2__Q=NOT(\u1_u3_new_sizeb_reg_2__P0000)
n_8405=NOT(g42544_I1_out)
\u0_u0_me_ps_reg_3__P0000=NOT(\u0_u0_me_ps_reg_3__P0001)
\u4_u0_buf0_orig_m3_reg_3__Q=NOT(\u4_u0_buf0_orig_m3_reg_3__P0000)
\u1_u2_rx_data_st_r_reg_5__Q=NOT(\u1_u2_rx_data_st_r_reg_5__P0000)
\u4_u0_buf1_reg_17__P0000=NOT(\u4_u0_buf1_reg_17__P0001)
g44643_X_S0_1=NOT(n_9823)
\u4_u0_buf1_reg_29__Q=NOT(\u4_u0_buf1_reg_29__P0000)
n_10988=NOT(g40873_I1_out)
\u4_u0_buf0_orig_m3_reg_11__Q=NOT(\u4_u0_buf0_orig_m3_reg_11__P0000)
\u4_u3_csr0_reg_8__P0000=NOT(\u4_u3_csr0_reg_8__P0001)
n_641=NOT(n_5565)
\u1_u0_d0_reg_0__P0000=NOT(\u1_u0_d0_reg_0__P0001)
g47125_X_S0_1=NOT(n_3454)
n_900=NOT(n_2171)
\u0_u0_idle_cnt1_reg_7__Q=NOT(\u0_u0_idle_cnt1_reg_7__P0000)
n_7226=NOT(g45396_I2_out)
g40439_X_S0_1=NOT(n_11381)
n_7467=NOT(g42569_I1_out)
g41479_X_S0_1=NOT(u0_u0_me_ps_2_5_us)
n_13450=NOT(n_12284)
sram_we_o=NOT(g39211_I1_out)
n_7923=NOT(g41327_I1_out)
n_9357=NOT(n_9356)
n_12661=NOT(n_12695)
n_10624=NOT(g38591_I1_out)
\u1_u3_state_reg_7__P0000=NOT(\u1_u3_state_reg_7__P0001)
n_4818=NOT(g47758_I2_out)
\u4_u1_csr1_reg_1__Q=NOT(\u4_u1_csr1_reg_1__P0000)
\u4_u3_dma_in_cnt_reg_6__P0000=NOT(\u4_u3_dma_in_cnt_reg_6__P0001)
\u4_dout_reg_14__P0000=NOT(\u4_dout_reg_14__P0001)
n_2002=NOT(csr_102)
idin_334=NOT(\u1_u3_idin_reg_14__P0000)
\u1_u3_new_size_reg_11__Q=NOT(\u1_u3_new_size_reg_11__P0000)
n_1239=NOT(g48550_I1_out)
n_4046=NOT(\u0_u0_state_9_)
n_11294=NOT(n_11293)
u4_dma_in_buf_sz1_reg_P0000=NOT(u4_dma_in_buf_sz1_reg_P0001)
n_5482=NOT(g46364_I1_out)
\u4_u2_buf0_reg_1__P0000=NOT(\u4_u2_buf0_reg_1__P0001)
n_2033=NOT(g48751_I1_out)
\u4_u3_buf1_reg_26__P0000=NOT(\u4_u3_buf1_reg_26__P0001)
u4_u0_r4=NOT(u4_u0_r4_reg_P0000)
n_9719=NOT(g42277_I2_out)
n_48=NOT(u4_utmi_vend_ctrl_r_10)
n_9011=NOT(g43599_I2_out)
\u4_u3_buf0_reg_28__P0000=NOT(\u4_u3_buf0_reg_28__P0001)
n_4432=NOT(g47707_I2_out)
n_10634=NOT(g38004_I1_out)
n_704=NOT(\u0_u0_me_ps2_6_)
n_11491=NOT(n_11490)
u4_u2_dma_ack_wr1=NOT(u4_u2_dma_ack_wr1_reg_P0000)
n_2585=NOT(n_536)
n_6941=NOT(u4_u1_buf0_orig_101)
u0_u0_T1_gt_5_0_mS_reg_Q=NOT(u0_u0_T1_gt_5_0_mS_reg_P0000)
n_11854=NOT(n_11622)
u1_u2_rd_buf_140=NOT(\u1_u2_rd_buf0_reg_15__P0000)
n_12171=NOT(n_14005)
n_8963=NOT(u4_ep3_buf_829)
\u1_u2_rx_data_st_r_reg_1__P0000=NOT(\u1_u2_rx_data_st_r_reg_1__P0001)
u1_u0_token_valid_r1_reg_P0000=NOT(u1_u0_token_valid_r1_reg_P0001)
n_6483=NOT(g47620_I1_out)
n_6921=NOT(u4_u1_buf0_orig_100)
\u0_u0_ps_cnt_reg_0__P0000=NOT(\u0_u0_ps_cnt_reg_0__P0001)
n_10348=NOT(n_10355)
\u1_u2_dtmp_r_reg_2__P0000=NOT(\u1_u2_dtmp_r_reg_2__P0001)
u1_u3_pid_seq_err=NOT(u1_u3_pid_seq_err_reg_P0000)
n_11685=NOT(g40728_I1_out)
\u4_u1_buf1_reg_7__P0000=NOT(\u4_u1_buf1_reg_7__P0001)
n_12138=NOT(g39751_I1_out)
\u1_u2_sizd_c_reg_3__P0000=NOT(\u1_u2_sizd_c_reg_3__P0001)
\u4_u3_buf1_reg_7__Q=NOT(\u4_u3_buf1_reg_7__P0000)
wb_data_o_5_=NOT(\u5_wb_data_o_reg_5__P0000)
\u4_u2_buf1_reg_6__P0000=NOT(\u4_u2_buf1_reg_6__P0001)
n_10260=NOT(g38224_I1_out)
g40440_X_S0_1=NOT(n_11381)
n_7997=NOT(u4_ep2_buf_1311)
n_2708=NOT(g47578_I1_out)
\u4_u1_buf1_reg_12__P0000=NOT(\u4_u1_buf1_reg_12__P0001)
n_3921=NOT(g47895_I1_out)
\u4_u1_buf0_orig_reg_8__P0000=NOT(\u4_u1_buf0_orig_reg_8__P0001)
\u1_u0_crc16_sum_3_=NOT(\u1_u0_crc16_sum_reg_3__P0000)
n_1363=NOT(\u0_u0_chirp_cnt_1_)
n_8975=NOT(u4_ep3_buf_824)
n_6220=NOT(n_6219)
n_7623=NOT(u4_ep0_buf1)
n_3763=NOT(n_4221)
\u4_u2_buf0_orig_m3_reg_0__P0000=NOT(\u4_u2_buf0_orig_m3_reg_0__P0001)
\u4_u3_dma_out_cnt_7_=NOT(\u4_u3_dma_out_cnt_reg_7__P0000)
n_3958=NOT(g47771_I2_out)
n_8995=NOT(u4_ep3_buf_840)
n_4805=NOT(g47789_I2_out)
n_1300=NOT(n_623)
\u4_u0_buf0_orig_m3_reg_7__P0000=NOT(\u4_u0_buf0_orig_m3_reg_7__P0001)
n_5802=NOT(n_5519)
\u1_hms_cnt_reg_1__P0000=NOT(\u1_hms_cnt_reg_1__P0001)
n_6602=NOT(u4_u2_buf0_orig_103)
n_12797=NOT(g38536_I1_out)
n_617=NOT(n_1840)
n_9576=NOT(idin_325)
frm_nat_383=NOT(\u1_mfm_cnt_reg_1__P0000)
n_10759=NOT(g40894_I1_out)
n_8972=NOT(g43616_I2_out)
n_3020=NOT(g48734_I1_out)
u4_u2_int_stat_956=NOT(\u4_u2_int_stat_reg_5__P0000)
n_9094=NOT(g43546_I2_out)
n_5801=NOT(n_5518)
n_3873=NOT(u4_ep1_csr_1914)
n_13917=NOT(n_13913)
\u1_u3_new_sizeb_reg_9__Q=NOT(\u1_u3_new_sizeb_reg_9__P0000)
\u4_u1_csr1_reg_5__P0000=NOT(\u4_u1_csr1_reg_5__P0001)
n_581=NOT(n_7064)
n_1058=NOT(n_1057)
\u1_u2_last_buf_adr_reg_14__P0000=NOT(\u1_u2_last_buf_adr_reg_14__P0001)
\u4_u0_buf0_orig_reg_2__Q=NOT(\u4_u0_buf0_orig_reg_2__P0000)
\u4_u1_dma_out_cnt_reg_11__P0000=NOT(\u4_u1_dma_out_cnt_reg_11__P0001)
n_9646=NOT(g42377_I2_out)
n_6487=NOT(g42095_I1_out)
n_4318=NOT(g47844_I2_out)
n_11209=NOT(n_13842)
\u1_u2_dtmp_r_reg_21__P0000=NOT(\u1_u2_dtmp_r_reg_21__P0001)
u1_u2_rd_buf_126=NOT(\u1_u2_rd_buf0_reg_1__P0000)
\u1_u2_rd_buf0_reg_10__P0000=NOT(\u1_u2_rd_buf0_reg_10__P0001)
\u1_u2_rd_buf0_reg_13__P0000=NOT(\u1_u2_rd_buf0_reg_13__P0001)
g39603_X_S0_1=NOT(u1_u2_word_done)
rf2wb_d_537=NOT(\u4_dout_reg_12__P0000)
n_12108=NOT(n_14445)
n_11749=NOT(g39493_I1_out)
madr_202=NOT(\u1_u2_adr_cw_reg_7__P0000)
u1_frame_no_we_r_reg_Q=NOT(u1_frame_no_we_r_reg_P0000)
n_9893=NOT(g37816_I1_out)
n_7655=NOT(g45380_I2_out)
n_9084=NOT(g43551_I2_out)
n_10750=NOT(g40900_I1_out)
n_11671=NOT(n_13842)
g43062_X_S0_1=NOT(n_10014)
n_4822=NOT(g47720_I2_out)
n_2669=NOT(n_1468)
n_708=NOT(u4_u2_ienb_961)
g38145_X_S0_1=NOT(n_13835)
n_5486=NOT(g46352_I1_out)
\u4_u1_buf1_reg_25__P0000=NOT(\u4_u1_buf1_reg_25__P0001)
u4_utmi_vend_stat_r_1=NOT(\u4_utmi_vend_stat_r_reg_1__P0000)
n_7268=NOT(g45362_I2_out)
n_7428=NOT(g42778_I1_out)
\u4_u0_csr0_reg_9__P0000=NOT(\u4_u0_csr0_reg_9__P0001)
n_5047=NOT(g45211_I1_out)
u1_u2_dtmp_r_79=NOT(\u1_u2_dtmp_r_reg_16__P0000)
n_2882=NOT(g48742_I1_out)
n_951=NOT(n_2280)
\u1_frame_no_r_reg_9__P0000=NOT(\u1_frame_no_r_reg_9__P0001)
\u4_u1_buf0_reg_23__Q=NOT(\u4_u1_buf0_reg_23__P0000)
n_724=NOT(n_723)
n_1002=NOT(n_1001)
\u1_u2_rd_buf1_reg_9__P0000=NOT(\u1_u2_rd_buf1_reg_9__P0001)
u4_ep0_csr_1890=NOT(\u4_u0_uc_dpd_reg_1__P0000)
n_9711=NOT(g42285_I2_out)
u4_utmi_vend_wr_reg_P0000=NOT(u4_utmi_vend_wr_reg_P0001)
\u4_buf0_reg_4__P0000=NOT(\u4_buf0_reg_4__P0001)
n_2023=NOT(n_675)
n_11265=NOT(g37787_I1_out)
n_3788=NOT(\u5_state_0_)
g43033_X_S0_1=NOT(n_8518)
\u1_u0_crc16_sum_reg_4__P0000=NOT(\u1_u0_crc16_sum_reg_4__P0001)
g44688_X_S0_1=NOT(n_9328)
n_7617=NOT(u4_ep0_buf0)
\u4_u1_buf0_orig_reg_14__Q=NOT(\u4_u1_buf0_orig_reg_14__P0000)
\VStatus_r_reg_3__P0000=NOT(\VStatus_r_reg_3__P0001)
n_3594=NOT(g47548_I1_out)
TxValid_pad_o=NOT(u0_TxValid_reg_P0000)
n_2850=NOT(n_2182)
n_1118=NOT(n_1117)
n_7232=NOT(u4_ep0_buf_753)
n_5861=NOT(g45616_I1_out)
u1_u2_dtmp_r_68=NOT(\u1_u2_dtmp_r_reg_5__P0000)
u1_u3_buf1_set_reg_P0000=NOT(u1_u3_buf1_set_reg_P0001)
n_1122=NOT(\u1_u0_token0_reg_7__P0000)
\u4_u0_buf0_reg_31__P0000=NOT(\u4_u0_buf0_reg_31__P0001)
g42232_X_S0_1=NOT(n_9590)
n_9779=NOT(n_9485)
\u4_u0_buf0_orig_reg_23__P0000=NOT(\u4_u0_buf0_orig_reg_23__P0001)
\u1_u2_last_buf_adr_reg_2__P0000=NOT(\u1_u2_last_buf_adr_reg_2__P0001)
\u4_u1_buf0_orig_reg_16__P0000=NOT(\u4_u1_buf0_orig_reg_16__P0001)
u4_ep0_csr_1864=NOT(\u4_u0_csr0_reg_3__P0000)
\u4_intb_msk_reg_7__Q=NOT(\u4_intb_msk_reg_7__P0000)
n_7600=NOT(u4_ep1_buf_770)
n_10331=NOT(g42333_I2_out)
n_1091=NOT(n_1477)
\u1_u3_adr_r_reg_6__P0000=NOT(\u1_u3_adr_r_reg_6__P0001)
\u1_u0_d1_reg_6__P0000=NOT(\u1_u0_d1_reg_6__P0001)
g44667_X_S0_1=NOT(n_9328)
n_1071=NOT(n_2205)
idin_333=NOT(\u1_u3_idin_reg_13__P0000)
\u4_utmi_vend_ctrl_reg_2__P0000=NOT(\u4_utmi_vend_ctrl_reg_2__P0001)
g42248_X_S0_1=NOT(n_9730)
\u1_u3_tx_data_to_cnt_reg_4__P0000=NOT(\u1_u3_tx_data_to_cnt_reg_4__P0001)
n_5661=NOT(g44560_I1_out)
n_4347=NOT(g47807_I2_out)
u0_u0_T2_gt_1_0_mS=NOT(u0_u0_T2_gt_1_0_mS_reg_P0000)
n_2451=NOT(\u0_u0_me_ps_3_)
g41424_X_S0_1=NOT(u4_u3_r5)
\u1_u3_state_reg_8__P0000=NOT(\u1_u3_state_reg_8__P0001)
u1_u2_wr_done_reg_P0000=NOT(u1_u2_wr_done_reg_P0001)
\u0_u0_me_ps2_reg_6__P0000=NOT(\u0_u0_me_ps2_reg_6__P0001)
\u4_u2_ienb_reg_3__P0000=NOT(\u4_u2_ienb_reg_3__P0001)
\u4_buf0_reg_3__Q=NOT(\u4_buf0_reg_3__P0000)
g39609_X_S0_1=NOT(u1_u2_word_done)
u4_ep3_csr_1964=NOT(\u4_u3_csr0_reg_10__P0000)
n_4343=NOT(g47815_I2_out)
\u1_u2_sizd_c_reg_6__P0000=NOT(\u1_u2_sizd_c_reg_6__P0001)
\u4_u3_dma_out_cnt_8_=NOT(\u4_u3_dma_out_cnt_reg_8__P0000)
g40031_X_S0_1=NOT(n_9730)
n_5564=NOT(g45994_I1_out)
n_7619=NOT(u4_ep1_buf_765)
\u4_u0_dma_out_cnt_reg_0__P0000=NOT(\u4_u0_dma_out_cnt_reg_0__P0001)
n_13638=NOT(n_13637)
\u4_u0_buf0_reg_24__Q=NOT(\u4_u0_buf0_reg_24__P0000)
n_2590=NOT(n_2589)
n_13028=NOT(g38469_I1_out)
\u4_u2_ienb_reg_2__P0000=NOT(\u4_u2_ienb_reg_2__P0001)
n_4811=NOT(g47773_I2_out)
g39373_X_S0_1=NOT(wb_addr_i_17_)
n_8765=NOT(g42646_I1_out)
\u4_intb_msk_reg_1__Q=NOT(\u4_intb_msk_reg_1__P0000)
n_6618=NOT(n_5892)
n_9199=NOT(g42269_I2_out)
u1_u2_rd_buf_170=NOT(\u1_u2_rd_buf1_reg_14__P0000)
n_11972=NOT(g40422_I1_out)
\u4_u0_buf1_reg_10__Q=NOT(\u4_u0_buf1_reg_10__P0000)
u1_u3_next_dpid_5=NOT(\u1_u3_next_dpid_reg_1__P0000)
rf2wb_d_527=NOT(\u4_dout_reg_2__P0000)
n_14023=NOT(n_13513)
n_1172=NOT(n_1605)
u0_u0_me_ps2_0_5_ms_reg_P0000=NOT(u0_u0_me_ps2_0_5_ms_reg_P0001)
\u1_u3_idin_reg_3__P0000=NOT(\u1_u3_idin_reg_3__P0001)
u4_utmi_vend_stat_r=NOT(\u4_utmi_vend_stat_r_reg_0__P0000)
\u4_u1_buf0_orig_reg_3__P0000=NOT(\u4_u1_buf0_orig_reg_3__P0001)
\u4_u3_buf1_reg_24__Q=NOT(\u4_u3_buf1_reg_24__P0000)
u4_ep2_csr_1932=NOT(\u4_u2_csr0_reg_9__P0000)
\u4_buf1_reg_21__P0000=NOT(\u4_buf1_reg_21__P0001)
n_5370=NOT(g40007_I1_out)
n_7210=NOT(u4_ep0_buf_1263)
n_7596=NOT(g45425_I2_out)
n_5609=NOT(g45446_I1_out)
n_5468=NOT(g46403_I1_out)
n_5825=NOT(n_13442)
n_7411=NOT(g42950_I2_out)
\u4_u2_buf0_reg_5__P0000=NOT(\u4_u2_buf0_reg_5__P0001)
\u4_u1_csr1_reg_10__P0000=NOT(\u4_u1_csr1_reg_10__P0001)
\u1_u0_state_reg_1__P0000=NOT(\u1_u0_state_reg_1__P0001)
n_5612=NOT(g47560_I1_out)
\u4_u2_buf0_reg_28__Q=NOT(\u4_u2_buf0_reg_28__P0000)
\u1_u3_size_next_r_reg_6__P0000=NOT(\u1_u3_size_next_r_reg_6__P0001)
n_11879=NOT(n_11622)
n_2826=NOT(n_2312)
\u4_u1_buf1_reg_14__P0000=NOT(\u4_u1_buf1_reg_14__P0001)
n_7620=NOT(u4_ep0_buf_734)
n_7920=NOT(g41355_I1_out)
n_4921=NOT(g47142_I2_out)
u1_u2_rd_buf_137=NOT(\u1_u2_rd_buf0_reg_12__P0000)
u4_u2_ots_stop_reg_P0000=NOT(u4_u2_ots_stop_reg_P0001)
\u0_u0_state_13_=NOT(\u0_u0_state_reg_13__P0000)
n_9028=NOT(g43593_I2_out)
n_9051=NOT(g43580_I2_out)
u4_ep1_intb=NOT(u4_u1_intb_reg_P0000)
\u4_u1_buf0_orig_reg_15__P0000=NOT(\u4_u1_buf0_orig_reg_15__P0001)
n_12746=NOT(g39365_I1_out)
u4_u1_dma_req_out_hold=NOT(u4_u1_dma_req_out_hold_reg_P0000)
n_9608=NOT(g42975_I2_out)
\u4_u2_uc_bsel_reg_0__P0000=NOT(\u4_u2_uc_bsel_reg_0__P0001)
n_8767=NOT(g42644_I1_out)
n_1559=NOT(\u4_u3_dma_out_cnt_reg_9__P0000)
\u1_u2_rd_buf0_reg_6__P0000=NOT(\u1_u2_rd_buf0_reg_6__P0001)
g43052_X_S0_1=NOT(n_8518)
n_11138=NOT(g41373_I2_out)
n_3490=NOT(g48853_I2_out)
n_11978=NOT(n_11157)
u1_u2_dtmp_r_64=NOT(\u1_u2_dtmp_r_reg_1__P0000)
n_3967=NOT(g47746_I2_out)
\u4_u3_buf1_reg_23__P0000=NOT(\u4_u3_buf1_reg_23__P0001)
n_4245=NOT(g45043_I1_out)
\u1_u3_new_sizeb_reg_0__P0000=NOT(\u1_u3_new_sizeb_reg_0__P0001)
buf0_rl=NOT(u1_u3_buf0_rl_reg_P0000)
n_1595=NOT(n_729)
n_5508=NOT(g46318_I1_out)
u1_u3_rx_ack_to_clr=NOT(u1_u3_rx_ack_to_clr_reg_P0000)
n_1402=NOT(n_14330)
n_100=NOT(u1_rx_data_st)
g40798_X_S0_1=NOT(u4_u2_r5)
\u4_u0_csr1_reg_9__P0000=NOT(\u4_u0_csr1_reg_9__P0001)
g42983_X_S0_1=NOT(n_9590)
u1_u3_buf0_not_aloc_reg_P0000=NOT(u1_u3_buf0_not_aloc_reg_P0001)
n_14348=NOT(n_14347)
g44650_X_S0_1=NOT(n_9328)
n_4689=NOT(g45246_I2_out)
n_2435=NOT(n_3273)
n_6289=NOT(n_6288)
n_5899=NOT(g45261_I1_out)
u1_u3_buf1_na=NOT(u1_u3_buf1_na_reg_P0000)
\u4_u0_dma_out_left_7_=NOT(\u4_u0_dma_out_left_reg_7__P0000)
\u1_u2_dout_r_reg_31__P0000=NOT(\u1_u2_dout_r_reg_31__P0001)
n_11324=NOT(g39712_I1_out)
\u1_u2_rd_buf0_reg_23__P0000=NOT(\u1_u2_rd_buf0_reg_23__P0001)
\u1_u0_d1_reg_1__P0000=NOT(\u1_u0_d1_reg_1__P0001)
n_4952=NOT(g45921_I2_out)
n_9242=NOT(g42025_I1_out)
u0_u0_idle_cnt1_next_27=NOT(\u0_u0_idle_cnt1_next_reg_7__P0000)
n_9086=NOT(u4_ep3_buf_828)
n_2257=NOT(g47654_I1_out)
\u0_u0_me_cnt_reg_0__P0000=NOT(\u0_u0_me_cnt_reg_0__P0001)
\u4_dout_reg_25__P0000=NOT(\u4_dout_reg_25__P0001)
u1_u1_crc_294=NOT(\u1_u1_crc16_reg_11__P0000)
\u4_u1_buf0_reg_28__P0000=NOT(\u4_u1_buf0_reg_28__P0001)
g39425_X_S0_1=NOT(n_11872)
\u1_u0_crc16_sum_reg_6__P0000=NOT(\u1_u0_crc16_sum_reg_6__P0001)
n_8204=NOT(g42741_I1_out)
g55051_X_S0_1=NOT(n_14416)
n_5404=NOT(n_5124)
n_8702=NOT(g43405_I1_out)
\u0_u0_idle_cnt1_reg_5__P0000=NOT(\u0_u0_idle_cnt1_reg_5__P0001)
u1_u2_tx_dma_en_r_reg_P0000=NOT(u1_u2_tx_dma_en_r_reg_P0001)
n_1758=NOT(n_1757)
g38132_X_S0_1=NOT(n_12895)
n_5081=NOT(g44856_I1_out)
n_3989=NOT(g47694_I2_out)
\u4_u3_buf1_reg_11__P0000=NOT(\u4_u3_buf1_reg_11__P0001)
n_10688=NOT(g41342_I1_out)
\u4_u3_iena_reg_1__P0000=NOT(\u4_u3_iena_reg_1__P0001)
n_12546=NOT(g38808_I1_out)
n_3569=NOT(g47554_I1_out)
n_4375=NOT(g47767_I2_out)
n_925=NOT(g48793_I2_out)
n_6361=NOT(u4_u3_buf0_orig_116)
n_10341=NOT(g42325_I2_out)
\u4_dout_reg_26__P0000=NOT(\u4_dout_reg_26__P0001)
n_645=NOT(u0_u0_T2_gt_1_0_mS)
\u1_u3_tx_data_to_cnt_2_=NOT(\u1_u3_tx_data_to_cnt_reg_2__P0000)
buf_144=NOT(\u4_buf0_reg_18__P0000)
\u4_u0_csr0_reg_3__P0000=NOT(\u4_u0_csr0_reg_3__P0001)
n_1760=NOT(n_3597)
\u4_csr_reg_22__P0000=NOT(\u4_csr_reg_22__P0001)
u4_ep3_csr_1979=NOT(\u4_u3_csr1_reg_10__P0000)
n_994=NOT(g48807_I2_out)
n_2441=NOT(n_13581)
n_6464=NOT(g43267_I1_out)
n_1650=NOT(n_735)
n_5105=NOT(g43471_I1_out)
n_7170=NOT(u4_ep1_buf_777)
g41403_X_S0_1=NOT(u4_u0_r5)
n_3409=NOT(g46532_I1_out)
n_12856=NOT(n_12855)
n_10339=NOT(g42326_I2_out)
n_2193=NOT(\u4_u2_buf0_orig_reg_25__P0000)
n_6260=NOT(\u4_u0_buf0_orig_m3_6_)
\u1_u0_crc16_sum_reg_1__P0000=NOT(\u1_u0_crc16_sum_reg_1__P0001)
n_3140=NOT(g47630_I1_out)
u1_u2_rd_buf_177=NOT(\u1_u2_rd_buf1_reg_21__P0000)
g42304_X_S0_1=NOT(n_8635)
u1_u1_send_data_r_reg_P0000=NOT(u1_u1_send_data_r_reg_P0001)
n_8754=NOT(g42736_I1_out)
n_7590=NOT(g45432_I2_out)
n_8397=NOT(g43491_I1_out)
\u0_u0_state_reg_7__P0000=NOT(\u0_u0_state_reg_7__P0001)
n_1361=NOT(\u0_u0_me_ps2_1_)
\u4_intb_msk_reg_4__P0000=NOT(\u4_intb_msk_reg_4__P0001)
\u4_u3_iena_reg_2__Q=NOT(\u4_u3_iena_reg_2__P0000)
g38296_X_S0_1=NOT(u1_u3_out_to_small_r)
\u1_u3_new_size_reg_3__Q=NOT(\u1_u3_new_size_reg_3__P0000)
\u1_sof_time_reg_7__P0000=NOT(\u1_sof_time_reg_7__P0001)
\u4_dout_reg_6__P0000=NOT(\u4_dout_reg_6__P0001)
\u4_u0_buf0_orig_reg_17__P0000=NOT(\u4_u0_buf0_orig_reg_17__P0001)
n_4121=NOT(g46535_I1_out)
\u4_u1_buf1_reg_5__P0000=NOT(\u4_u1_buf1_reg_5__P0001)
\u4_u1_buf1_reg_1__P0000=NOT(\u4_u1_buf1_reg_1__P0001)
n_9001=NOT(u4_ep3_buf_838)
\u1_u2_state_reg_5__P0000=NOT(\u1_u2_state_reg_5__P0001)
\u4_u1_dma_out_left_reg_2__P0000=NOT(\u4_u1_dma_out_left_reg_2__P0001)
n_1392=NOT(n_13821)
\u4_u1_ienb_reg_1__Q=NOT(\u4_u1_ienb_reg_1__P0000)
u4_ep0_csr_1887=NOT(\u4_u0_csr1_reg_11__P0000)
\u4_u2_buf0_reg_24__P0000=NOT(\u4_u2_buf0_reg_24__P0001)
n_9344=NOT(g38212_I1_out)
n_10406=NOT(g39628_I2_out)
n_11773=NOT(g40722_I1_out)
\u4_u3_buf0_orig_reg_25__P0000=NOT(\u4_u3_buf0_orig_reg_25__P0001)
\u4_buf0_reg_6__P0000=NOT(\u4_buf0_reg_6__P0001)
n_10741=NOT(g40907_I1_out)
g39587_X_S0_1=NOT(u1_u2_word_done)
n_662=NOT(u4_u0_ienb_961)
buf_143=NOT(\u4_buf0_reg_17__P0000)
n_8820=NOT(buf_166)
n_1973=NOT(n_4025)
n_4351=NOT(g47796_I2_out)
n_9582=NOT(g43291_I1_out)
n_8195=NOT(g42750_I1_out)
n_4991=NOT(g46374_I1_out)
\u4_u1_buf1_reg_23__Q=NOT(\u4_u1_buf1_reg_23__P0000)
g44674_X_S0_1=NOT(n_9542)
n_10681=NOT(g41392_I1_out)
\u1_u2_sizd_c_3_=NOT(\u1_u2_sizd_c_reg_3__P0000)
u4_ep0_csr_1891=NOT(\u4_u0_uc_bsel_reg_0__P0000)
n_4414=NOT(g47723_I2_out)
u1_u3_size_next_r_72=NOT(\u1_u3_size_next_r_reg_7__P0000)
n_2286=NOT(g47621_I1_out)
\u4_u1_buf0_reg_10__Q=NOT(\u4_u1_buf0_reg_10__P0000)
\u4_u3_buf0_reg_8__P0000=NOT(\u4_u3_buf0_reg_8__P0001)
\u4_u1_buf0_orig_reg_13__Q=NOT(\u4_u1_buf0_orig_reg_13__P0000)
n_12866=NOT(g38606_I1_out)
n_7976=NOT(u4_ep2_buf1)
g44670_X_S0_1=NOT(n_9829)
\u4_u2_buf0_orig_m3_reg_10__Q=NOT(\u4_u2_buf0_orig_m3_reg_10__P0000)
\u1_u0_token1_reg_6__P0000=NOT(\u1_u0_token1_reg_6__P0001)
\u4_u3_dma_in_cnt_reg_2__P0000=NOT(\u4_u3_dma_in_cnt_reg_2__P0001)
\u4_inta_msk_4_=NOT(\u4_inta_msk_reg_4__P0000)
g47871_X_S0_1=NOT(n_2377)
\u4_u1_buf0_reg_19__P0000=NOT(\u4_u1_buf0_reg_19__P0001)
g44576_X_S0_1=NOT(n_4833)
n_9040=NOT(buf_128)
\u4_u0_dma_out_left_reg_3__P0000=NOT(\u4_u0_dma_out_left_reg_3__P0001)
\u4_u3_csr0_reg_0__P0000=NOT(\u4_u3_csr0_reg_0__P0001)
n_5799=NOT(n_5514)
n_4404=NOT(g47732_I2_out)
n_11002=NOT(g40785_I1_out)
n_7200=NOT(u4_ep0_buf_756)
\u4_u3_int_stat_reg_4__P0000=NOT(\u4_u3_int_stat_reg_4__P0001)
g42984_X_S0_1=NOT(n_9590)
u0_u0_T1_st_3_0_mS_reg_P0000=NOT(u0_u0_T1_st_3_0_mS_reg_P0001)
\u4_u1_buf0_reg_18__Q=NOT(\u4_u1_buf0_reg_18__P0000)
\u4_u1_buf0_orig_m3_reg_8__Q=NOT(\u4_u1_buf0_orig_m3_reg_8__P0000)
n_10983=NOT(g40876_I1_out)
u1_u2_rd_buf_172=NOT(\u1_u2_rd_buf1_reg_16__P0000)
n_4796=NOT(g47831_I2_out)
u4_u2_r2=NOT(u4_u2_r2_reg_P0000)
n_4123=NOT(g47644_I1_out)
n_7629=NOT(u4_ep1_buf_763)
\u4_u3_buf0_reg_13__P0000=NOT(\u4_u3_buf0_reg_13__P0001)
n_5330=NOT(g44573_I1_out)
n_4315=NOT(g47848_I2_out)
u4_u3_dma_req_r_reg_P0000=NOT(u4_u3_dma_req_r_reg_P0001)
VControl_pad_o_1_=NOT(\u4_utmi_vend_ctrl_reg_1__P0000)
n_999=NOT(u4_u0_ienb_953)
n_7102=NOT(g42467_I1_out)
n_10230=NOT(g40854_I1_out)
n_91=NOT(u1_u0_d_44)
n_5515=NOT(g46297_I1_out)
n_10607=NOT(g42156_I1_out)
madr_201=NOT(\u1_u2_adr_cw_reg_6__P0000)
\u1_u2_sizd_c_12_=NOT(\u1_u2_sizd_c_reg_12__P0000)
\u4_u2_dma_in_cnt_reg_1__P0000=NOT(\u4_u2_dma_in_cnt_reg_1__P0001)
n_7720=NOT(g44543_I2_out)
u1_u1_tx_first_r_reg_P0000=NOT(u1_u1_tx_first_r_reg_P0001)
n_3734=NOT(g47562_I1_out)
n_9995=NOT(g42343_I2_out)
\u0_u0_ps_cnt_reg_2__P0000=NOT(\u0_u0_ps_cnt_reg_2__P0001)
\u4_u1_ienb_reg_3__P0000=NOT(\u4_u1_ienb_reg_3__P0001)
n_3783=NOT(n_5965)
n_8913=NOT(u4_ep3_buf_1364)
\u4_dout_reg_19__P0000=NOT(\u4_dout_reg_19__P0001)
g55055_X_S0_1=NOT(n_14062)
n_8051=NOT(u1_u3_rx_ack_to)
n_4407=NOT(g47730_I2_out)
\u0_u0_idle_cnt1_next_reg_0__P0000=NOT(\u0_u0_idle_cnt1_next_reg_0__P0001)
\u1_frame_no_r_reg_0__P0000=NOT(\u1_frame_no_r_reg_0__P0001)
\u4_u0_dma_out_cnt_reg_7__P0000=NOT(\u4_u0_dma_out_cnt_reg_7__P0001)
n_9347=NOT(g43228_I1_out)
n_4313=NOT(g47853_I2_out)
n_2691=NOT(g47660_I1_out)
g39401_X_S0_1=NOT(n_11866)
\u0_u0_me_ps_reg_2__P0000=NOT(\u0_u0_me_ps_reg_2__P0001)
n_5882=NOT(g45340_I1_out)
n_7654=NOT(u4_ep0_buf_740)
n_10224=NOT(g40860_I1_out)
n_4893=NOT(g46316_I1_out)
n_11608=NOT(u5_wb_ack_s1)
n_695=NOT(\u4_u1_buf0_orig_26_)
n_754=NOT(n_4610)
n_1=NOT(\u1_u3_new_sizeb_8_)
n_12780=NOT(n_14412)
u4_u1_r4_reg_P0000=NOT(u4_u1_r4_reg_P0001)
idin_331=NOT(\u1_u3_idin_reg_11__P0000)
\u4_u3_buf1_reg_10__P0000=NOT(\u4_u3_buf1_reg_10__P0001)
\u4_u2_dma_out_left_reg_6__P0000=NOT(\u4_u2_dma_out_left_reg_6__P0001)
n_2623=NOT(n_2733)
u1_adr_252=NOT(\u1_u3_adr_reg_1__P0000)
\u4_u2_iena_reg_4__P0000=NOT(\u4_u2_iena_reg_4__P0001)
n_5242=NOT(g45989_I2_out)
\u1_u2_dout_r_reg_22__P0000=NOT(\u1_u2_dout_r_reg_22__P0001)
n_9657=NOT(g42368_I2_out)
TermSel_pad_o=NOT(u0_u0_TermSel_reg_P0000)
\u1_u2_rd_buf0_reg_4__P0000=NOT(\u1_u2_rd_buf0_reg_4__P0001)
n_1182=NOT(n_1706)
u4_u3_dma_req_in_hold_reg_P0000=NOT(u4_u3_dma_req_in_hold_reg_P0001)
\u4_u2_buf0_orig_reg_6__P0000=NOT(\u4_u2_buf0_orig_reg_6__P0001)
n_2469=NOT(n_1987)
\u4_u3_csr1_reg_7__Q=NOT(\u4_u3_csr1_reg_7__P0000)
\u1_u2_dtmp_r_reg_28__P0000=NOT(\u1_u2_dtmp_r_reg_28__P0001)
n_1728=NOT(n_567)
u4_attach_r_reg_P0000=NOT(u4_attach_r_reg_P0001)
u4_u3_r4=NOT(u4_u3_r4_reg_P0000)
n_2824=NOT(n_2159)
n_12727=NOT(n_12726)
n_10636=NOT(n_6354)
n_6803=NOT(\u4_u0_buf0_orig_reg_30__P0000)
u4_u1_dma_ack_wr1=NOT(u4_u1_dma_ack_wr1_reg_P0000)
n_7155=NOT(g45431_I2_out)
n_4794=NOT(g42390_I2_out)
n_9058=NOT(g43576_I2_out)
\u4_u3_dma_in_cnt_reg_1__P0000=NOT(\u4_u3_dma_in_cnt_reg_1__P0001)
g40821_X_S0_1=NOT(u4_u3_r5)
\u4_u2_buf0_reg_25__Q=NOT(\u4_u2_buf0_reg_25__P0000)
n_12667=NOT(n_14245)
\u4_utmi_vend_ctrl_r_reg_2__Q=NOT(\u4_utmi_vend_ctrl_r_reg_2__P0000)
n_5794=NOT(n_5504)
n_8096=NOT(g40356_I1_out)
n_11384=NOT(g40803_I1_out)
n_11616=NOT(g38595_I1_out)
n_881=NOT(u4_u3_iena_927)
\u4_u0_buf0_reg_10__P0000=NOT(\u4_u0_buf0_reg_10__P0001)
n_166=NOT(u0_u0_idle_cnt1_clr)
\u4_u3_buf0_reg_20__Q=NOT(\u4_u3_buf0_reg_20__P0000)
n_4819=NOT(g47749_I2_out)
n_10335=NOT(g42330_I2_out)
n_12135=NOT(g39754_I1_out)
n_10351=NOT(g42318_I2_out)
\u4_u2_buf1_reg_16__P0000=NOT(\u4_u2_buf1_reg_16__P0001)
\u5_wb_data_o_reg_26__P0000=NOT(\u5_wb_data_o_reg_26__P0001)
\u4_u1_buf0_reg_14__Q=NOT(\u4_u1_buf0_reg_14__P0000)
u1_u2_dtmp_r_93=NOT(\u1_u2_dtmp_r_reg_30__P0000)
\u4_buf0_reg_0__Q=NOT(\u4_buf0_reg_0__P0000)
u4_u2_intb_reg_P0000=NOT(u4_u2_intb_reg_P0001)
\u4_u0_dma_out_left_reg_8__P0000=NOT(\u4_u0_dma_out_left_reg_8__P0001)
n_4608=NOT(g45964_I1_out)
n_6637=NOT(u4_u2_buf0_orig_111)
n_11326=NOT(g39711_I1_out)
buf_184=NOT(\u4_buf1_reg_27__P0000)
\u4_u1_buf1_reg_27__P0000=NOT(\u4_u1_buf1_reg_27__P0001)
n_3840=NOT(n_2889)
n_8123=NOT(g42826_I1_out)
\u4_int_srcb_1_=NOT(\u4_int_srcb_reg_1__P0000)
\u4_u3_uc_dpd_reg_0__P0000=NOT(\u4_u3_uc_dpd_reg_0__P0001)
n_9050=NOT(n_7705)
u0_TxValid_reg_P0000=NOT(u0_TxValid_reg_P0001)
\u1_u0_state_2_=NOT(\u1_u0_state_reg_2__P0000)
\u4_csr_reg_5__P0000=NOT(\u4_csr_reg_5__P0001)
g42294_X_S0_1=NOT(n_8635)
\u1_u0_d2_reg_2__P0000=NOT(\u1_u0_d2_reg_2__P0001)
\u4_u3_csr0_reg_5__P0000=NOT(\u4_u3_csr0_reg_5__P0001)
n_3947=NOT(g47799_I2_out)
idin_345=NOT(\u1_u3_idin_reg_25__P0000)
n_933=NOT(csr_98)
u4_ep3_dma_out_buf_avail=NOT(u4_u3_dma_out_buf_avail_reg_P0000)
\u1_u2_state_reg_0__P0000=NOT(\u1_u2_state_reg_0__P0001)
funct_adr_191=NOT(\u4_funct_adr_reg_2__P0000)
n_1197=NOT(\u1_u3_tx_data_to_cnt_0_)
n_7462=NOT(g42572_I1_out)
n_11155=NOT(g37662_I1_out)
g37746_X_S0_1=NOT(n_8925)
u0_u0_resume_req_s1_reg_P0000=NOT(u0_u0_resume_req_s1_reg_P0001)
n_11686=NOT(g40727_I1_out)
\u4_int_srcb_7_=NOT(\u4_int_srcb_reg_7__P0000)
n_9024=NOT(g43594_I2_out)
n_3912=NOT(rx_valid)
n_8794=NOT(g42024_I1_out)
n_9549=NOT(g44609_I1_out)
\u4_u2_buf0_orig_reg_17__P0000=NOT(\u4_u2_buf0_orig_reg_17__P0001)
n_9004=NOT(g43602_I2_out)
\u4_u0_buf0_reg_28__Q=NOT(\u4_u0_buf0_reg_28__P0000)
g43053_X_S0_1=NOT(n_8518)
\u4_u3_int_stat_reg_5__P0000=NOT(\u4_u3_int_stat_reg_5__P0001)
n_4533=NOT(g46985_I1_out)
\u1_u3_adr_r_reg_13__P0000=NOT(\u1_u3_adr_r_reg_13__P0001)
g45522_X_S0_1=NOT(n_8852)
n_11291=NOT(g40296_I1_out)
g44616_X_S0_1=NOT(n_6544)
u1_u2_rd_buf_175=NOT(\u1_u2_rd_buf1_reg_19__P0000)
\u4_u0_buf0_orig_reg_18__P0000=NOT(\u4_u0_buf0_orig_reg_18__P0001)
n_1273=NOT(n_1272)
n_11020=NOT(n_9792)
\u4_u0_buf0_orig_22_=NOT(\u4_u0_buf0_orig_reg_22__P0000)
\u1_u2_rd_buf0_reg_7__P0000=NOT(\u1_u2_rd_buf0_reg_7__P0001)
\u4_u3_iena_reg_3__Q=NOT(\u4_u3_iena_reg_3__P0000)
\u4_u3_csr1_reg_9__P0000=NOT(\u4_u3_csr1_reg_9__P0001)
\u1_u0_d2_reg_7__Q=NOT(\u1_u0_d2_reg_7__P0000)
n_7536=NOT(g46004_I1_out)
g43059_X_S0_1=NOT(n_10024)
\u1_u2_dout_r_reg_20__P0000=NOT(\u1_u2_dout_r_reg_20__P0001)
n_1109=NOT(n_1388)
g39375_X_S0_1=NOT(n_6484)
n_674=NOT(n_1297)
n_4388=NOT(g47750_I2_out)
n_7196=NOT(u4_ep1_buf_1275)
\u4_u3_buf0_reg_21__P0000=NOT(\u4_u3_buf0_reg_21__P0001)
n_13109=NOT(g37425_I1_out)
\u4_csr_reg_11__P0000=NOT(\u4_csr_reg_11__P0001)
g43088_X_S0_1=NOT(n_7900)
n_10216=NOT(g40868_I1_out)
n_4105=NOT(g47607_I1_out)
n_12074=NOT(n_4751)
n_4312=NOT(g47854_I2_out)
\u4_u0_buf1_reg_30__P0000=NOT(\u4_u0_buf1_reg_30__P0001)
n_4691=NOT(g45244_I1_out)
n_2725=NOT(n_1964)
\u0_u0_me_ps2_reg_1__Q=NOT(\u0_u0_me_ps2_reg_1__P0000)
n_2677=NOT(\u4_u0_buf0_orig_reg_25__P0000)
g42310_X_S0_1=NOT(n_8635)
n_12255=NOT(n_12045)
g48895_X_S0_1=NOT(n_485)
\u1_u3_rx_ack_to_cnt_0_=NOT(\u1_u3_rx_ack_to_cnt_reg_0__P0000)
n_3948=NOT(g47792_I2_out)
n_12031=NOT(g38784_I1_out)
n_9716=NOT(g42281_I2_out)
\u5_wb_data_o_reg_25__P0000=NOT(\u5_wb_data_o_reg_25__P0001)
\u4_u0_buf0_orig_reg_24__P0000=NOT(\u4_u0_buf0_orig_reg_24__P0001)
n_6829=NOT(u4_u0_buf0_orig_99)
\u4_u1_csr1_reg_7__P0000=NOT(\u4_u1_csr1_reg_7__P0001)
u4_u2_dma_req_r_reg_P0000=NOT(u4_u2_dma_req_r_reg_P0001)
g43020_X_S0_1=NOT(n_9912)
u1_u3_tx_data_to_reg_Q=NOT(u1_u3_tx_data_to_reg_P0000)
\u4_u2_buf0_reg_3__P0000=NOT(\u4_u2_buf0_reg_3__P0001)
madr_208=NOT(\u1_u2_adr_cw_reg_13__P0000)
n_3127=NOT(g47670_I1_out)
n_9457=NOT(idin_333)
n_12140=NOT(g39750_I1_out)
n_5762=NOT(n_13927)
n_8707=NOT(g43311_I1_out)
n_9074=NOT(buf_136)
g42238_X_S0_1=NOT(n_10366)
u0_u0_usb_suspend_reg_P0000=NOT(u0_u0_usb_suspend_reg_P0001)
n_14241=NOT(n_14457)
n_6835=NOT(u4_u0_buf0_orig_115)
g47913_X_S0_1=NOT(n_3567)
g40449_X_S0_1=NOT(n_9590)
n_13024=NOT(g38473_I1_out)
g47867_X_S0_1=NOT(n_2377)
n_1211=NOT(u4_u1_ienb_945)
\u4_dout_reg_17__P0000=NOT(\u4_dout_reg_17__P0001)
n_12954=NOT(n_12953)
n_687=NOT(n_5657)
\u4_u3_buf0_orig_m3_reg_2__Q=NOT(\u4_u3_buf0_orig_m3_reg_2__P0000)
\u0_u0_me_cnt_reg_7__P0000=NOT(\u0_u0_me_cnt_reg_7__P0001)
\u4_u2_buf0_orig_m3_reg_11__P0000=NOT(\u4_u2_buf0_orig_m3_reg_11__P0001)
n_9370=NOT(g38152_I2_out)
g42968_X_S0_1=NOT(n_9590)
\u1_u2_rx_data_st_r_reg_3__Q=NOT(\u1_u2_rx_data_st_r_reg_3__P0000)
n_8574=NOT(u4_ep2_buf_1310)
g42243_X_S0_1=NOT(n_10014)
\u4_u1_buf1_reg_11__P0000=NOT(\u4_u1_buf1_reg_11__P0001)
n_1356=NOT(u4_u0_ienb_941)
n_10831=NOT(n_10560)
n_3347=NOT(\u0_u0_chirp_cnt_2_)
n_4355=NOT(n_5304)
n_11059=NOT(g40016_I2_out)
\u4_u2_buf1_reg_13__Q=NOT(\u4_u2_buf1_reg_13__P0000)
\u4_u0_buf1_reg_6__P0000=NOT(\u4_u0_buf1_reg_6__P0001)
g45523_X_S0_1=NOT(n_8852)
idin_343=NOT(\u1_u3_idin_reg_23__P0000)
n_2629=NOT(n_1763)
n_8018=NOT(u4_ep2_buf_802)
n_7675=NOT(u4_ep0_buf_1249)
n_12361=NOT(g39015_I1_out)
n_9542=NOT(n_8510)
n_877=NOT(g48781_I2_out)
u0_u0_drive_k_reg_Q=NOT(u0_u0_drive_k_reg_P0000)
n_3315=NOT(g47584_I1_out)
n_6240=NOT(g45204_I1_out)
\u4_u0_csr0_reg_0__P0000=NOT(\u4_u0_csr0_reg_0__P0001)
n_5496=NOT(g46337_I1_out)
n_1541=NOT(n_1168)
n_5288=NOT(g45224_I1_out)
n_13007=NOT(g37553_I1_out)
g40793_X_S0_1=NOT(u4_u0_r5)
n_9853=NOT(g40778_I1_out)
n_9865=NOT(u1_adr_252)
n_12541=NOT(g38846_I1_out)
n_4311=NOT(g47855_I2_out)
n_12776=NOT(n_12775)
\u4_buf0_reg_3__P0000=NOT(\u4_buf0_reg_3__P0001)
g44622_X_S0_1=NOT(n_8925)
\u4_u1_dma_in_cnt_reg_4__P0000=NOT(\u4_u1_dma_in_cnt_reg_4__P0001)
n_7247=NOT(u4_ep0_buf_1268)
g55087_X_S0_1=NOT(n_14415)
\u1_u3_new_size_reg_9__Q=NOT(\u1_u3_new_size_reg_9__P0000)
u0_u0_ps_cnt_clr=NOT(u0_u0_ps_cnt_clr_reg_P0000)
u1_u3_pid_OUT_r_reg_P0000=NOT(u1_u3_pid_OUT_r_reg_P0001)
resume_req_r_reg_P0000=NOT(resume_req_r_reg_P0001)
u1_token_fadr=NOT(\u1_u0_token0_reg_0__P0000)
u4_ep0_csr_1880=NOT(\u4_u0_csr1_reg_4__P0000)
n_5848=NOT(g45690_I1_out)
g38298_X_S0_1=NOT(n_14132)
n_4178=NOT(n_3466)
n_7199=NOT(u4_ep1_buf_787)
\u4_u1_buf0_orig_29_=NOT(\u4_u1_buf0_orig_reg_29__P0000)
\LineState_r_reg_1__P0000=NOT(\LineState_r_reg_1__P0001)
n_6234=NOT(g45234_I1_out)
\u4_utmi_vend_stat_r_reg_1__P0000=NOT(\u4_utmi_vend_stat_r_reg_1__P0001)
n_461=NOT(n_2285)
u4_ep0_csr_1892=NOT(\u4_u0_uc_bsel_reg_1__P0000)
u4_utmi_vend_wr_r_reg_P0000=NOT(u4_utmi_vend_wr_r_reg_P0001)
\u4_u0_buf0_orig_reg_14__P0000=NOT(\u4_u0_buf0_orig_reg_14__P0001)
n_13026=NOT(g38471_I1_out)
\u4_u1_buf0_orig_reg_11__Q=NOT(\u4_u1_buf0_orig_reg_11__P0000)
u1_adr_254=NOT(\u1_u3_adr_reg_3__P0000)
n_13836=NOT(n_13835)
n_8817=NOT(buf_172)
\u4_u2_buf0_orig_reg_24__P0000=NOT(\u4_u2_buf0_orig_reg_24__P0001)
n_4409=NOT(g47726_I2_out)
g44626_X_S0_1=NOT(n_8925)
n_8710=NOT(g38990_I2_out)
g39778_X_S0_1=NOT(n_12074)
n_12642=NOT(g38759_I1_out)
g43099_X_S0_1=NOT(n_9730)
n_11766=NOT(g40731_I1_out)
n_5770=NOT(n_5470)
\u4_intb_msk_reg_2__P0000=NOT(\u4_intb_msk_reg_2__P0001)
n_1219=NOT(g48809_I2_out)
n_1210=NOT(g48820_I2_out)
n_11001=NOT(g40786_I1_out)
g45525_X_S0_1=NOT(n_8852)
n_7393=NOT(g38198_I1_out)
n_4477=NOT(g47846_I2_out)
g38366_X_S0_1=NOT(u1_u3_out_to_small_r)
u4_u1_int_stat_948=NOT(\u4_u1_int_stat_reg_3__P0000)
n_9113=NOT(u4_ep3_buf_848)
g42999_X_S0_1=NOT(n_8812)
\u4_u3_buf1_reg_25__P0000=NOT(\u4_u3_buf1_reg_25__P0001)
\u4_u0_buf0_orig_reg_16__Q=NOT(\u4_u0_buf0_orig_reg_16__P0000)
n_4699=NOT(n_4698)
n_2018=NOT(n_3649)
\u4_u3_buf0_orig_reg_2__P0000=NOT(\u4_u3_buf0_orig_reg_2__P0001)
\u4_u3_buf1_reg_29__P0000=NOT(\u4_u3_buf1_reg_29__P0001)
n_4271=NOT(n_7330)
\u4_u2_buf0_reg_14__Q=NOT(\u4_u2_buf0_reg_14__P0000)
n_2572=NOT(g48839_I2_out)
n_12410=NOT(g38898_I1_out)
n_4056=NOT(n_5268)
n_7660=NOT(u4_ep1_buf_1291)
u1_u3_next_dpid=NOT(\u1_u3_next_dpid_reg_0__P0000)
mdout_221=NOT(\u1_u2_dout_r_reg_12__P0000)
n_13739=NOT(n_5007)
g40438_X_S0_1=NOT(u4_u1_r5)
n_2858=NOT(n_1298)
n_13924=NOT(n_13923)
u4_ep1_csr_1923=NOT(\u4_u1_uc_bsel_reg_1__P0000)
n_5475=NOT(g46389_I1_out)
\u1_u3_new_size_reg_2__Q=NOT(\u1_u3_new_size_reg_2__P0000)
\u4_u0_csr1_reg_6__P0000=NOT(\u4_u0_csr1_reg_6__P0001)
\u1_u2_dtmp_r_reg_16__P0000=NOT(\u1_u2_dtmp_r_reg_16__P0001)
n_4005=NOT(g47534_I1_out)
n_9087=NOT(g43549_I2_out)
g41447_X_S0_1=NOT(u4_u1_r5)
\u4_u3_buf0_reg_17__P0000=NOT(\u4_u3_buf0_reg_17__P0001)
n_9133=NOT(g43233_I1_out)
n_11231=NOT(g37614_I1_out)
n_7438=NOT(g42677_I1_out)
\u4_u0_csr0_reg_4__P0000=NOT(\u4_u0_csr0_reg_4__P0001)
n_8833=NOT(buf_160)
dma_in_buf_sz1=NOT(u4_dma_in_buf_sz1_reg_P0000)
\u4_u0_buf1_reg_8__P0000=NOT(\u4_u0_buf1_reg_8__P0001)
n_115=NOT(u1_u0_d_24)
n_1146=NOT(n_2812)
n_3867=NOT(u0_u0_mode_hs_reg_P0000)
\u4_u0_dma_in_cnt_6_=NOT(\u4_u0_dma_in_cnt_reg_6__P0000)
g38001_X_S0_1=NOT(n_10206)
n_7696=NOT(g45353_I2_out)
n_1750=NOT(n_2452)
n_12197=NOT(n_12261)
n_4144=NOT(g47574_I1_out)
n_11188=NOT(g40805_I1_out)
nse_err=NOT(u1_u3_nse_err_reg_P0000)
mdout_237=NOT(\u1_u2_dout_r_reg_28__P0000)
u4_u0_inta_reg_P0000=NOT(u4_u0_inta_reg_P0001)
\u4_u0_buf1_reg_28__P0000=NOT(\u4_u0_buf1_reg_28__P0001)
u1_u2_dtmp_sel_r_reg_P0000=NOT(u1_u2_dtmp_sel_r_reg_P0001)
n_6672=NOT(u4_ep1_csr_1917)
n_4826=NOT(g47673_I2_out)
n_7854=NOT(g42184_I1_out)
g42991_X_S0_1=NOT(n_9730)
n_13101=NOT(g37433_I1_out)
n_3294=NOT(\u4_intb_msk_0_)
u4_utmi_vend_stat_r_4=NOT(\u4_utmi_vend_stat_r_reg_4__P0000)
n_12943=NOT(g37673_I2_out)
rf2wb_d_538=NOT(\u4_dout_reg_13__P0000)
n_7460=NOT(g42574_I1_out)
n_11317=NOT(n_6421)
g38018_X_S0_1=NOT(n_10024)
u4_u3_int_stat_956=NOT(\u4_u3_int_stat_reg_5__P0000)
u4_ep3_csr_1956=NOT(\u4_u3_csr0_reg_2__P0000)
g38023_X_S0_1=NOT(n_8812)
\u4_inta_msk_reg_8__Q=NOT(\u4_inta_msk_reg_8__P0000)
\u1_u0_d1_reg_0__Q=NOT(\u1_u0_d1_reg_0__P0000)
n_6669=NOT(u4_ep1_csr_1908)
g47888_X_S0_1=NOT(n_2377)
\u1_u0_crc16_sum_reg_0__P0000=NOT(\u1_u0_crc16_sum_reg_0__P0001)
\u4_u2_buf0_reg_31__P0000=NOT(\u4_u2_buf0_reg_31__P0001)
g40448_X_S0_1=NOT(n_9590)
idin_325=NOT(\u1_u3_idin_reg_5__P0000)
u4_u2_int_stat_940=NOT(\u4_u2_int_stat_reg_1__P0000)
n_9666=NOT(g42362_I2_out)
n_10979=NOT(g40879_I1_out)
n_4368=NOT(g47779_I2_out)
n_5091=NOT(\u4_u3_buf0_orig_m3_2_)
g38021_X_S0_1=NOT(n_8812)
n_307=NOT(\u0_u0_state_10_)
n_432=NOT(buf_177)
n_11468=NOT(g37785_I1_out)
\u4_int_srca_reg_1__P0000=NOT(\u4_int_srca_reg_1__P0001)
n_4453=NOT(g47690_I2_out)
n_6965=NOT(n_6902)
n_8543=NOT(u4_ep3_buf_1366)
u1_u3_pid_PING_r_reg_Q=NOT(u1_u3_pid_PING_r_reg_P0000)
n_9436=NOT(g42163_I1_out)
idin_346=NOT(\u1_u3_idin_reg_26__P0000)
n_9663=NOT(g42364_I2_out)
n_12107=NOT(n_11959)
u1_u2_rx_data_done_r2=NOT(u1_u2_rx_data_done_r2_reg_P0000)
n_13315=NOT(\u1_u1_state_1_)
\u4_u3_dma_out_left_7_=NOT(\u4_u3_dma_out_left_reg_7__P0000)
n_11018=NOT(g41143_I1_out)
\u4_u2_buf1_reg_23__P0000=NOT(\u4_u2_buf1_reg_23__P0001)
n_960=NOT(n_1313)
\u0_u0_me_ps2_reg_7__P0000=NOT(\u0_u0_me_ps2_reg_7__P0001)
g39371_X_S0_1=NOT(wb_addr_i_17_)
n_7982=NOT(u4_ep2_buf_1319)
n_1229=NOT(u4_u2_iena_931)
\u4_u3_buf0_orig_reg_7__P0000=NOT(\u4_u3_buf0_orig_reg_7__P0001)
n_8973=NOT(u4_ep3_buf_852)
g38148_X_S0_1=NOT(u1_u3_out_to_small_r)
n_4340=NOT(g47820_I2_out)
n_8887=NOT(u4_ep3_buf_1351)
g38207_X_S0_1=NOT(n_13030)
\u1_u0_crc16_sum_8_=NOT(\u1_u0_crc16_sum_reg_8__P0000)
n_7161=NOT(g45429_I2_out)
n_2702=NOT(g47635_I1_out)
n_1213=NOT(g48813_I2_out)
n_9755=NOT(g39580_I1_out)
n_10824=NOT(u1_adr_264)
\u4_u2_buf0_orig_reg_18__P0000=NOT(\u4_u2_buf0_orig_reg_18__P0001)
n_11733=NOT(g39617_I1_out)
n_13345=NOT(n_13206)
\u4_buf0_reg_12__Q=NOT(\u4_buf0_reg_12__P0000)
n_3673=NOT(g47564_I1_out)
n_11706=NOT(g39054_I1_out)
n_9525=NOT(n_9524)
g43087_X_S0_1=NOT(n_7900)
n_2857=NOT(n_1144)
n_10352=NOT(g42317_I2_out)
n_5357=NOT(g45256_I1_out)
n_14455=NOT(g55117_I1_out)
n_2022=NOT(g48852_I2_out)
n_5505=NOT(g46323_I1_out)
\u4_buf0_reg_7__Q=NOT(\u4_buf0_reg_7__P0000)
n_4373=NOT(g47768_I2_out)
n_5763=NOT(n_5456)
n_1020=NOT(n_1610)
u1_u2_rd_buf_167=NOT(\u1_u2_rd_buf1_reg_11__P0000)
g40027_X_S0_1=NOT(n_10366)
n_10031=NOT(g38016_I1_out)
n_12053=NOT(g38988_I2_out)
n_9987=NOT(g42349_I2_out)
\u4_u3_buf0_orig_reg_22__P0000=NOT(\u4_u3_buf0_orig_reg_22__P0001)
n_5844=NOT(g45757_I1_out)
n_5453=NOT(g46450_I1_out)
g39791_X_S0_1=NOT(u1_u3_out_to_small_r)
n_6252=NOT(g44932_I1_out)
\u4_u3_buf0_orig_m3_reg_3__Q=NOT(\u4_u3_buf0_orig_m3_reg_3__P0000)
g47882_X_S0_1=NOT(n_2377)
g38030_X_S0_1=NOT(u1_u3_out_to_small_r)
g43040_X_S0_1=NOT(n_8518)
g38149_X_S0_1=NOT(u1_u3_out_to_small_r)
\u4_buf0_reg_15__P0000=NOT(\u4_buf0_reg_15__P0001)
n_8790=NOT(g39786_I2_out)
n_12528=NOT(g39044_I1_out)
n_10755=NOT(g40896_I1_out)
n_1225=NOT(g48805_I2_out)
g39404_X_S0_1=NOT(n_11882)
n_8297=NOT(g42647_I1_out)
\u4_u0_buf0_reg_20__P0000=NOT(\u4_u0_buf0_reg_20__P0001)
u0_u0_me_cnt_100_ms_reg_Q=NOT(u0_u0_me_cnt_100_ms_reg_P0000)
g39598_X_S0_1=NOT(u1_u2_word_done)
n_5299=NOT(n_5298)
n_8885=NOT(u4_ep3_buf_1348)
\u1_u3_new_sizeb_reg_6__Q=NOT(\u1_u3_new_sizeb_reg_6__P0000)
n_1736=NOT(\u4_u1_buf0_orig_reg_19__P0000)
\u4_u3_buf0_orig_m3_reg_1__P0000=NOT(\u4_u3_buf0_orig_m3_reg_1__P0001)
n_9438=NOT(g42157_I1_out)
u1_u2_rd_buf_174=NOT(\u1_u2_rd_buf1_reg_18__P0000)
rx_err=NOT(u0_rx_err_reg_P0000)
\u1_u3_adr_reg_10__P0000=NOT(\u1_u3_adr_reg_10__P0001)
n_7273=NOT(g45355_I2_out)
g43637_X_S0_1=NOT(n_8688)
g44625_X_S0_1=NOT(n_6544)
n_8785=NOT(g43385_I1_out)
\u4_u0_buf0_orig_reg_0__Q=NOT(\u4_u0_buf0_orig_reg_0__P0000)
g39793_X_S0_1=NOT(u4_u1_r5)
\u5_wb_data_o_reg_17__P0000=NOT(\u5_wb_data_o_reg_17__P0001)
g42993_X_S0_1=NOT(n_10024)
n_3494=NOT(\u4_u2_dma_in_cnt_reg_3__P0000)
g44629_X_S0_1=NOT(n_8925)
n_5878=NOT(g43395_I1_out)
n_616=NOT(n_1917)
g43636_X_S0_1=NOT(n_8688)
n_7639=NOT(g45394_I2_out)
n_12655=NOT(g38144_I1_out)
n_3678=NOT(n_282)
n_167=NOT(u1_u0_d_30)
n_622=NOT(u1_u2_mack_r_reg_P0000)
n_3735=NOT(g46551_I2_out)
n_11162=NOT(g40844_I1_out)
n_8210=NOT(g42731_I1_out)
n_1357=NOT(g48790_I2_out)
n_1199=NOT(n_8676)
n_5691=NOT(g40794_I1_out)
g40028_X_S0_1=NOT(n_10366)
u1_adr_255=NOT(\u1_u3_adr_reg_4__P0000)
n_12467=NOT(n_12361)
\u4_u1_buf0_reg_21__P0000=NOT(\u4_u1_buf0_reg_21__P0001)
g47926_X_S0_1=NOT(n_3118)
n_6935=NOT(u4_u1_buf0_orig_104)
\u4_int_srcb_reg_1__P0000=NOT(\u4_int_srcb_reg_1__P0001)
\u4_u3_csr0_reg_4__P0000=NOT(\u4_u3_csr0_reg_4__P0001)
n_10238=NOT(n_3612)
n_1997=NOT(n_3303)
n_6165=NOT(\u1_u0_state_reg_0__P0000)
g44689_X_S0_1=NOT(n_9548)
g42298_X_S0_1=NOT(n_8635)
\u4_u1_buf0_reg_15__P0000=NOT(\u4_u1_buf0_reg_15__P0001)
n_7494=NOT(g42476_I1_out)
\VStatus_r_5_=NOT(\VStatus_r_reg_5__P0000)
\u1_u2_adr_cw_reg_3__P0000=NOT(\u1_u2_adr_cw_reg_3__P0001)
n_8415=NOT(g42536_I1_out)
n_513=NOT(n_783)
\u4_u3_buf0_orig_reg_10__Q=NOT(\u4_u3_buf0_orig_reg_10__P0000)
n_10564=NOT(n_10882)
n_7422=NOT(g42783_I1_out)
rf2wb_d_533=NOT(\u4_dout_reg_8__P0000)
frm_nat_382=NOT(\u1_mfm_cnt_reg_0__P0000)
n_6890=NOT(n_6338)
n_517=NOT(\u1_u3_state_9_)
n_10682=NOT(g41391_I1_out)
u4_ep3_csr_1957=NOT(\u4_u3_csr0_reg_3__P0000)
\u0_u0_OpMode_reg_0__P0000=NOT(\u0_u0_OpMode_reg_0__P0001)
n_5906=NOT(g45227_I1_out)
n_8635=NOT(n_9721)
\u4_u3_ienb_reg_1__Q=NOT(\u4_u3_ienb_reg_1__P0000)
n_8769=NOT(g42632_I1_out)
n_8200=NOT(g42746_I1_out)
\u4_u2_dma_out_cnt_reg_3__P0000=NOT(\u4_u2_dma_out_cnt_reg_3__P0001)
\u0_u0_idle_cnt1_next_reg_1__P0000=NOT(\u0_u0_idle_cnt1_next_reg_1__P0001)
u1_u2_rd_buf_134=NOT(\u1_u2_rd_buf0_reg_9__P0000)
g38025_X_S0_1=NOT(n_8518)
n_11976=NOT(g40412_I1_out)
n_2093=NOT(g48570_I1_out)
n_8841=NOT(u4_ep3_buf_832)
n_3832=NOT(g44518_I1_out)
u4_inta_reg_P0000=NOT(u4_inta_reg_P0001)
\u0_u0_me_ps2_reg_2__Q=NOT(\u0_u0_me_ps2_reg_2__P0000)
\u4_u3_buf0_reg_30__P0000=NOT(\u4_u3_buf0_reg_30__P0001)
n_2632=NOT(n_3221)
n_10495=NOT(g40800_I1_out)
u4_u3_set_r=NOT(u4_u3_set_r_reg_P0000)
n_7198=NOT(g45414_I2_out)
n_13245=NOT(\u1_u3_adr_r_2_)
n_9962=NOT(g37753_I1_out)
\u4_u0_buf0_reg_2__P0000=NOT(\u4_u0_buf0_reg_2__P0001)
n_313=NOT(\u0_u0_me_cnt_4_)
\u4_u1_dma_out_left_reg_0__Q=NOT(\u4_u1_dma_out_left_reg_0__P0000)
\u4_u0_buf0_orig_m3_reg_1__P0000=NOT(\u4_u0_buf0_orig_m3_reg_1__P0001)
n_5817=NOT(g43361_I1_out)
\u1_u3_idin_reg_30__P0000=NOT(\u1_u3_idin_reg_30__P0001)
\u4_u0_buf0_reg_30__Q=NOT(\u4_u0_buf0_reg_30__P0000)
n_9892=NOT(g43210_I1_out)
\u0_DataOut_reg_2__P0000=NOT(\u0_DataOut_reg_2__P0001)
\u4_u2_buf0_orig_reg_10__P0000=NOT(\u4_u2_buf0_orig_reg_10__P0001)
\u1_u1_crc16_reg_15__P0000=NOT(\u1_u1_crc16_reg_15__P0001)
u1_u0_token_crc_492=NOT(\u1_u0_token1_reg_4__P0000)
g43005_X_S0_1=NOT(n_8812)
\u4_u3_buf0_orig_reg_18__P0000=NOT(\u4_u3_buf0_orig_reg_18__P0001)
n_9018=NOT(g43596_I2_out)
n_8006=NOT(u4_ep2_buf_805)
n_14443=NOT(n_14442)
g47874_X_S0_1=NOT(n_2377)
n_11342=NOT(g37958_I1_out)
n_7182=NOT(u4_ep0_buf_1271)
n_7671=NOT(u4_ep0_buf_1248)
n_7529=NOT(g46010_I1_out)
\u4_u1_uc_dpd_reg_0__P0000=NOT(\u4_u1_uc_dpd_reg_0__P0001)
\u4_u0_buf0_reg_11__Q=NOT(\u4_u0_buf0_reg_11__P0000)
\u4_u2_dma_in_cnt_reg_5__P0000=NOT(\u4_u2_dma_in_cnt_reg_5__P0001)
\u5_wb_data_o_reg_9__P0000=NOT(\u5_wb_data_o_reg_9__P0001)
\u4_u1_buf0_reg_29__P0000=NOT(\u4_u1_buf0_reg_29__P0001)
\u4_utmi_vend_stat_r_reg_3__P0000=NOT(\u4_utmi_vend_stat_r_reg_3__P0001)
n_4450=NOT(n_2353)
g37667_X_S0_1=NOT(n_8812)
\u1_u0_pid_reg_4__P0000=NOT(\u1_u0_pid_reg_4__P0001)
\u1_u3_new_sizeb_reg_5__P0000=NOT(\u1_u3_new_sizeb_reg_5__P0001)
n_10006=NOT(g42336_I2_out)
g39410_X_S0_1=NOT(n_11866)
\u0_u0_me_cnt_0_=NOT(\u0_u0_me_cnt_reg_0__P0000)
g37817_X_S0_1=NOT(n_10024)
\u4_u1_buf0_reg_27__P0000=NOT(\u4_u1_buf0_reg_27__P0001)
n_6848=NOT(u4_u0_buf0_orig_109)
n_11471=NOT(g37783_I1_out)
g43002_X_S0_1=NOT(n_8812)
u0_u0_ls_se0_r_reg_P0000=NOT(u0_u0_ls_se0_r_reg_P0001)
u1_u2_rd_buf_132=NOT(\u1_u2_rd_buf0_reg_7__P0000)
n_1407=NOT(n_789)
n_11918=NOT(g40413_I1_out)
\u1_u0_token0_reg_1__P0000=NOT(\u1_u0_token0_reg_1__P0001)
u1_u2_rd_buf_150=NOT(\u1_u2_rd_buf0_reg_25__P0000)
n_6577=NOT(n_6267)
n_7715=NOT(n_7297)
n_2016=NOT(u4_u1_r5)
u1_u3_send_token_reg_P0000=NOT(u1_u3_send_token_reg_P0001)
u4_crc5_err_r_reg_Q=NOT(u4_crc5_err_r_reg_P0000)
\u4_u1_dma_in_cnt_reg_0__P0000=NOT(\u4_u1_dma_in_cnt_reg_0__P0001)
n_4664=NOT(g45565_I2_out)
n_1168=NOT(n_953)
\u1_u3_adr_r_6_=NOT(\u1_u3_adr_r_reg_6__P0000)
n_12371=NOT(g38897_I1_out)
n_1688=NOT(n_853)
g39607_X_S0_1=NOT(u1_u2_word_done)
n_2154=NOT(n_1624)
n_3770=NOT(\u1_u3_state_reg_6__P0000)
g39595_X_S0_1=NOT(u1_u2_word_done)
n_13908=NOT(n_13907)
n_6810=NOT(\u4_u0_buf0_orig_reg_28__P0000)
\u4_u0_buf0_reg_19__P0000=NOT(\u4_u0_buf0_reg_19__P0001)
u0_u0_chirp_cnt_is_6=NOT(u0_u0_chirp_cnt_is_6_reg_P0000)
n_7934=NOT(n_7708)
n_683=NOT(n_2187)
n_2601=NOT(g48633_I1_out)
n_114=NOT(u1_rx_data_st_247)
\u4_u0_buf1_reg_11__Q=NOT(\u4_u0_buf1_reg_11__P0000)
\u4_u2_buf0_orig_m3_reg_1__Q=NOT(\u4_u2_buf0_orig_m3_reg_1__P0000)
g43004_X_S0_1=NOT(n_8812)
n_11333=NOT(g38546_I2_out)
\u4_buf1_reg_30__P0000=NOT(\u4_buf1_reg_30__P0001)
\u4_u0_buf0_orig_19_=NOT(\u4_u0_buf0_orig_reg_19__P0000)
\u4_u2_buf0_reg_15__P0000=NOT(\u4_u2_buf0_reg_15__P0001)
n_11166=NOT(g40841_I1_out)
n_10953=NOT(n_5722)
n_12016=NOT(g39202_I1_out)
n_3133=NOT(n_3132)
n_13470=NOT(n_12278)
g42290_X_S0_1=NOT(n_8635)
g39374_X_S0_1=NOT(wb_addr_i_17_)
n_3923=NOT(g47894_I1_out)
n_1256=NOT(n_2414)
\u4_buf0_reg_8__Q=NOT(\u4_buf0_reg_8__P0000)
\u4_u3_buf1_reg_10__Q=NOT(\u4_u3_buf1_reg_10__P0000)
\u4_u0_buf0_reg_18__Q=NOT(\u4_u0_buf0_reg_18__P0000)
n_11270=NOT(g40228_I1_out)
n_9649=NOT(g42375_I2_out)
n_9153=NOT(g43132_I2_out)
g42303_X_S0_1=NOT(n_8635)
\u4_u1_csr0_reg_12__P0000=NOT(\u4_u1_csr0_reg_12__P0001)
u1_u2_dtmp_r_78=NOT(\u1_u2_dtmp_r_reg_15__P0000)
\u4_u3_dma_out_left_reg_6__P0000=NOT(\u4_u3_dma_out_left_reg_6__P0001)
n_14092=NOT(g54797_I1_out)
n_8479=NOT(n_8478)
n_1801=NOT(n_1800)
mdout_228=NOT(\u1_u2_dout_r_reg_19__P0000)
u1_u2_rd_buf_155=NOT(\u1_u2_rd_buf0_reg_30__P0000)
n_9369=NOT(u1_u1_crc_301)
\u4_csr_reg_1__P0000=NOT(\u4_csr_reg_1__P0001)
n_5457=NOT(g46435_I1_out)
\u0_u0_me_ps2_reg_4__Q=NOT(\u0_u0_me_ps2_reg_4__P0000)
n_4493=NOT(\u1_u2_sizd_c_reg_5__P0000)
n_3751=NOT(g46522_I1_out)
g43031_X_S0_1=NOT(n_10024)
n_4567=NOT(g47552_I1_out)
u1_u2_rd_buf_168=NOT(\u1_u2_rd_buf1_reg_12__P0000)
n_3644=NOT(g47148_I2_out)
g43001_X_S0_1=NOT(n_8812)
n_1196=NOT(g48849_I2_out)
\u4_u3_buf0_orig_reg_5__Q=NOT(\u4_u3_buf0_orig_reg_5__P0000)
\u4_u3_ienb_reg_1__P0000=NOT(\u4_u3_ienb_reg_1__P0001)
\VStatus_r_4_=NOT(\VStatus_r_reg_4__P0000)
n_3302=NOT(\u4_intb_msk_2_)
\u4_u3_buf1_reg_9__P0000=NOT(\u4_u3_buf1_reg_9__P0001)
\u4_int_srcb_reg_5__P0000=NOT(\u4_int_srcb_reg_5__P0001)
\u4_u1_buf1_reg_23__P0000=NOT(\u4_u1_buf1_reg_23__P0001)
\u4_u2_buf1_reg_28__P0000=NOT(\u4_u2_buf1_reg_28__P0001)
\u1_frame_no_r_reg_6__P0000=NOT(\u1_frame_no_r_reg_6__P0001)
\u1_u0_token1_reg_2__P0000=NOT(\u1_u0_token1_reg_2__P0001)
n_8843=NOT(g43562_I2_out)
\u4_u3_ienb_reg_3__Q=NOT(\u4_u3_ienb_reg_3__P0000)
u4_ep3_csr_1972=NOT(\u4_u3_csr1_reg_3__P0000)
n_14374=NOT(n_14033)
n_9720=NOT(g42276_I2_out)
\u4_u3_buf0_reg_7__Q=NOT(\u4_u3_buf0_reg_7__P0000)
n_3964=NOT(g47755_I2_out)
n_7497=NOT(g42464_I1_out)
n_8116=NOT(g42835_I1_out)
\u4_buf1_reg_8__P0000=NOT(\u4_buf1_reg_8__P0001)
n_3411=NOT(g46488_I1_out)
\u4_int_srca_reg_3__P0000=NOT(\u4_int_srca_reg_3__P0001)
n_5944=NOT(n_5781)
\VStatus_r_reg_7__P0000=NOT(\VStatus_r_reg_7__P0001)
\u1_u3_tx_data_to_cnt_7_=NOT(\u1_u3_tx_data_to_cnt_reg_7__P0000)
\u4_u0_buf0_reg_10__Q=NOT(\u4_u0_buf0_reg_10__P0000)
n_9015=NOT(buf_135)
\u5_wb_data_o_reg_19__P0000=NOT(\u5_wb_data_o_reg_19__P0001)
n_7480=NOT(g42486_I1_out)
u4_int_srca_684=NOT(\u4_int_srca_reg_1__P0000)
n_10736=NOT(g40911_I1_out)
g37619_X_S0_1=NOT(n_7900)
g39596_X_S0_1=NOT(u1_u2_word_done)
\u1_u2_dout_r_reg_21__P0000=NOT(\u1_u2_dout_r_reg_21__P0001)
\u4_u2_buf0_reg_7__Q=NOT(\u4_u2_buf0_reg_7__P0000)
n_6318=NOT(n_6317)
\u4_u1_buf0_orig_m3_reg_8__P0000=NOT(\u4_u1_buf0_orig_m3_reg_8__P0001)
n_9672=NOT(g42358_I2_out)
g40823_X_S0_1=NOT(wb_addr_i_17_)
\u4_u2_dma_out_left_reg_11__P0000=NOT(\u4_u2_dma_out_left_reg_11__P0001)
g42229_X_S0_1=NOT(n_9590)
\u1_u0_pid_reg_1__P0000=NOT(\u1_u0_pid_reg_1__P0001)
\u4_u3_ienb_reg_2__P0000=NOT(\u4_u3_ienb_reg_2__P0001)
n_3956=NOT(g47776_I2_out)
u1_u2_rd_buf_165=NOT(\u1_u2_rd_buf1_reg_9__P0000)
\u4_u2_buf1_reg_7__Q=NOT(\u4_u2_buf1_reg_7__P0000)
n_1745=NOT(g47484_I1_out)
n_8426=NOT(g42527_I1_out)
n_3301=NOT(g47134_I2_out)
g43003_X_S0_1=NOT(n_8812)
\u4_u3_buf0_reg_24__P0000=NOT(\u4_u3_buf0_reg_24__P0001)
\u4_inta_msk_reg_6__P0000=NOT(\u4_inta_msk_reg_6__P0001)
n_11777=NOT(g40718_I1_out)
g44633_X_S0_1=NOT(n_9548)
n_7369=NOT(u4_ep3_csr_1977)
n_4935=NOT(g46058_I1_out)
n_3497=NOT(g48716_I1_out)
n_7025=NOT(g43796_I1_out)
n_4984=NOT(g46354_I1_out)
n_9072=NOT(g43570_I2_out)
VControl_Load_pad_o=NOT(u4_utmi_vend_wr_reg_P0000)
n_14449=NOT(n_14446)
u1_u2_dtmp_r_88=NOT(\u1_u2_dtmp_r_reg_25__P0000)
\u1_u3_idin_reg_0__P0000=NOT(\u1_u3_idin_reg_0__P0001)
n_11325=NOT(g41145_I1_out)
n_13027=NOT(g38470_I1_out)
g40025_X_S0_1=NOT(n_9590)
n_5405=NOT(n_6484)
\u1_u2_adr_cb_2_=NOT(\u1_u2_adr_cb_reg_2__P0000)
n_13923=NOT(n_13922)
\u4_u3_buf1_reg_13__P0000=NOT(\u4_u3_buf1_reg_13__P0001)
n_10147=NOT(g41368_I1_out)
n_364=NOT(n_1122)
\u4_u1_buf0_orig_reg_6__Q=NOT(\u4_u1_buf0_orig_reg_6__P0000)
n_12191=NOT(g44579_I1_out)
n_3102=NOT(n_14227)
\u4_u3_csr1_reg_8__P0000=NOT(\u4_u3_csr1_reg_8__P0001)
n_5566=NOT(g45991_I1_out)
n_8955=NOT(g43626_I2_out)
n_3496=NOT(g48718_I1_out)
idin_339=NOT(\u1_u3_idin_reg_19__P0000)
g37811_X_S0_1=NOT(n_10206)
n_5963=NOT(g44521_I1_out)
n_12839=NOT(g37495_I2_out)
\u1_u3_adr_reg_0__P0000=NOT(\u1_u3_adr_reg_0__P0001)
n_668=NOT(n_1283)
g47921_X_S0_1=NOT(n_3567)
\u4_u0_iena_reg_2__P0000=NOT(\u4_u0_iena_reg_2__P0001)
\u4_u0_buf0_orig_m3_reg_10__P0000=NOT(\u4_u0_buf0_orig_m3_reg_10__P0001)
n_9775=NOT(g41394_I1_out)
\u4_u3_buf1_reg_2__P0000=NOT(\u4_u3_buf1_reg_2__P0001)
\u4_u3_buf1_reg_31__Q=NOT(\u4_u3_buf1_reg_31__P0000)
n_12946=NOT(g37671_I2_out)
\u4_u0_buf1_reg_31__P0000=NOT(\u4_u0_buf1_reg_31__P0001)
\u0_u0_state_reg_10__P0000=NOT(\u0_u0_state_reg_10__P0001)
n_9196=NOT(g42272_I2_out)
n_5626=NOT(g45266_I1_out)
\u4_u1_buf0_orig_reg_31__P0000=NOT(\u4_u1_buf0_orig_reg_31__P0001)
\u4_u1_buf0_reg_1__Q=NOT(\u4_u1_buf0_reg_1__P0000)
\u4_buf1_reg_3__P0000=NOT(\u4_buf1_reg_3__P0001)
\u4_u0_int_stat_reg_5__P0000=NOT(\u4_u0_int_stat_reg_5__P0001)
u4_u1_dma_ack_clr1_reg_Q=NOT(u4_u1_dma_ack_clr1_reg_P0000)
csr_106=NOT(\u4_csr_reg_11__P0000)
\u1_u1_state_reg_3__P0000=NOT(\u1_u1_state_reg_3__P0001)
n_1052=NOT(u4_u2_ienb_957)
n_8300=NOT(g42642_I1_out)
n_643=NOT(buf_179)
\u4_u2_buf1_reg_31__P0000=NOT(\u4_u2_buf1_reg_31__P0001)
n_7432=NOT(g42774_I1_out)
n_6947=NOT(\u4_u1_buf0_orig_reg_28__P0000)
\u4_u3_buf1_reg_17__Q=NOT(\u4_u3_buf1_reg_17__P0000)
n_11401=NOT(n_1565)
n_2149=NOT(n_714)
\u1_u3_new_sizeb_reg_5__Q=NOT(\u1_u3_new_sizeb_reg_5__P0000)
g42293_X_S0_1=NOT(n_8635)
n_1164=NOT(n_2278)
\u4_u1_dma_in_cnt_reg_6__P0000=NOT(\u4_u1_dma_in_cnt_reg_6__P0001)
\u5_wb_data_o_reg_6__P0000=NOT(\u5_wb_data_o_reg_6__P0001)
n_4554=NOT(g47857_I2_out)
n_9339=NOT(n_9338)
n_4348=NOT(g47803_I2_out)
u1_u2_rd_buf_156=NOT(\u1_u2_rd_buf0_reg_31__P0000)
n_8477=NOT(g42488_I1_out)
g43023_X_S0_1=NOT(n_10366)
\u4_u2_buf1_reg_4__Q=NOT(\u4_u2_buf1_reg_4__P0000)
n_8601=NOT(u4_ep2_buf_810)
\u1_u0_pid_6_=NOT(\u1_u0_pid_reg_6__P0000)
\u1_u2_rx_data_st_r_reg_1__Q=NOT(\u1_u2_rx_data_st_r_reg_1__P0000)
n_9268=NOT(g41349_I1_out)
n_339=NOT(n_9440)
\u4_u2_buf0_orig_m3_reg_7__Q=NOT(\u4_u2_buf0_orig_m3_reg_7__P0000)
n_217=NOT(n_3794)
u4_usb_reset_r_reg_P0000=NOT(u4_usb_reset_r_reg_P0001)
n_2319=NOT(\u1_u1_state_3_)
n_10734=NOT(g40913_I1_out)
g39420_X_S0_1=NOT(n_11872)
\u4_u3_buf0_reg_22__Q=NOT(\u4_u3_buf0_reg_22__P0000)
n_4327=NOT(g47832_I2_out)
n_121=NOT(u4_ep2_csr_1934)
n_5253=NOT(g45901_I1_out)
n_5140=NOT(n_6527)
\u4_u0_uc_bsel_reg_0__P0000=NOT(\u4_u0_uc_bsel_reg_0__P0001)
n_11684=NOT(g40729_I1_out)
\u4_inta_msk_3_=NOT(\u4_inta_msk_reg_3__P0000)
n_8578=NOT(u4_ep2_buf_1325)
n_7194=NOT(u4_ep0_buf_1261)
n_9235=NOT(g42144_I1_out)
n_4467=NOT(g47676_I2_out)
\u1_u3_idin_reg_16__P0000=NOT(\u1_u3_idin_reg_16__P0001)
\u1_u3_tx_data_to_cnt_5_=NOT(\u1_u3_tx_data_to_cnt_reg_5__P0000)
\u4_u3_buf0_orig_m3_reg_10__Q=NOT(\u4_u3_buf0_orig_m3_reg_10__P0000)
\u5_state_reg_2__P0000=NOT(\u5_state_reg_2__P0001)
\u4_u3_buf0_reg_18__Q=NOT(\u4_u3_buf0_reg_18__P0000)
n_6473=NOT(g42960_I2_out)
g43093_X_S0_1=NOT(n_7900)
n_3908=NOT(n_2478)
n_497=NOT(n_1523)
g41434_X_S0_1=NOT(wb_addr_i_17_)
n_13944=NOT(g54652_I1_out)
\u1_u2_sizd_c_reg_9__P0000=NOT(\u1_u2_sizd_c_reg_9__P0001)
\u1_u2_dout_r_reg_4__P0000=NOT(\u1_u2_dout_r_reg_4__P0001)
\u1_u2_sizu_c_reg_2__P0000=NOT(\u1_u2_sizu_c_reg_2__P0001)
n_3933=NOT(g47834_I2_out)
n_10965=NOT(g40890_I1_out)
u4_dma_out_buf_avail_reg_P0000=NOT(u4_dma_out_buf_avail_reg_P0001)
n_481=NOT(n_4953)
\u1_u3_rx_ack_to_cnt_reg_7__P0000=NOT(\u1_u3_rx_ack_to_cnt_reg_7__P0001)
n_5495=NOT(g46339_I1_out)
funct_adr=NOT(\u4_funct_adr_reg_0__P0000)
\u1_u2_dout_r_reg_25__P0000=NOT(\u1_u2_dout_r_reg_25__P0001)
n_1665=NOT(\u0_u0_me_ps2_2_)
n_2622=NOT(n_3166)
n_7478=NOT(g40017_I2_out)
u1_u3_buf0_na=NOT(u1_u3_buf0_na_reg_P0000)
n_4524=NOT(g47108_I1_out)
n_1534=NOT(n_2395)
n_13483=NOT(g54245_I1_out)
\u4_u1_buf0_orig_reg_18__Q=NOT(\u4_u1_buf0_orig_reg_18__P0000)
\u4_buf1_reg_13__P0000=NOT(\u4_buf1_reg_13__P0001)
buf_156=NOT(\u4_buf0_reg_30__P0000)
n_8430=NOT(g42523_I1_out)
n_8425=NOT(g42529_I1_out)
n_14036=NOT(n_14025)
n_12510=NOT(g38845_I1_out)
u4_ep3_csr_1963=NOT(\u4_u3_csr0_reg_9__P0000)
n_13206=NOT(g80_I4_out)
n_5908=NOT(g45222_I1_out)
n_9660=NOT(g42366_I2_out)
buf_183=NOT(\u4_buf1_reg_26__P0000)
n_6262=NOT(g44568_I1_out)
n_4251=NOT(n_3833)
n_2799=NOT(n_2798)
n_8772=NOT(g43375_I1_out)
n_11645=NOT(n_11647)
n_10515=NOT(n_11076)
n_8095=NOT(g40364_I1_out)
g43094_X_S0_1=NOT(n_9730)
g39775_X_S0_1=NOT(n_12074)
g38026_X_S0_1=NOT(n_8518)
\u1_u0_crc16_sum_2_=NOT(\u1_u0_crc16_sum_reg_2__P0000)
n_8083=NOT(g43309_I1_out)
\u1_u1_crc16_reg_8__Q=NOT(\u1_u1_crc16_reg_8__P0000)
n_5937=NOT(g44948_I1_out)
n_1297=NOT(\u4_u0_buf0_orig_reg_20__P0000)
\VStatus_r_2_=NOT(\VStatus_r_reg_2__P0000)
\u1_u1_crc16_reg_4__P0000=NOT(\u1_u1_crc16_reg_4__P0001)
n_13019=NOT(g38478_I1_out)
n_3299=NOT(g47135_I2_out)
n_12931=NOT(g37497_I2_out)
n_5672=NOT(g44409_I1_out)
\u4_u0_dma_out_cnt_10_=NOT(\u4_u0_dma_out_cnt_reg_10__P0000)
n_118=NOT(\u4_int_srcb_5_)
n_11987=NOT(g40400_I1_out)
n_411=NOT(\u1_u3_tx_data_to_cnt_3_)
n_13323=NOT(n_13564)
\u0_u0_me_ps_reg_7__P0000=NOT(\u0_u0_me_ps_reg_7__P0001)
n_12529=NOT(g40392_I1_out)
n_5955=NOT(\u4_u1_buf0_orig_m3_2_)
\u4_u3_buf1_reg_22__Q=NOT(\u4_u3_buf1_reg_22__P0000)
\u1_u3_new_sizeb_reg_1__Q=NOT(\u1_u3_new_sizeb_reg_1__P0000)
\u4_u1_buf0_orig_reg_0__Q=NOT(\u4_u1_buf0_orig_reg_0__P0000)
n_852=NOT(u4_ep3_csr_1963)
n_7213=NOT(u4_ep0_buf_1253)
\u4_u1_buf1_reg_3__P0000=NOT(\u4_u1_buf1_reg_3__P0001)
n_1216=NOT(g48812_I2_out)
u1_u2_rd_buf_141=NOT(\u1_u2_rd_buf0_reg_16__P0000)
n_10475=NOT(g37911_I1_out)
n_10941=NOT(g41363_I1_out)
u4_ep2_csr_1952=NOT(\u4_u2_uc_dpd_reg_1__P0000)
n_7492=NOT(g42477_I1_out)
n_5902=NOT(g45231_I1_out)
u1_u3_int_seqerr_set_reg_P0000=NOT(u1_u3_int_seqerr_set_reg_P0001)
n_11983=NOT(g40407_I1_out)
\u4_u3_buf0_reg_19__Q=NOT(\u4_u3_buf0_reg_19__P0000)
n_8403=NOT(g42545_I1_out)
u1_u2_rd_buf_182=NOT(\u1_u2_rd_buf1_reg_26__P0000)
n_8025=NOT(u4_ep2_buf_1331)
u1_u3_pid_IN_r_reg_P0000=NOT(u1_u3_pid_IN_r_reg_P0001)
\u4_u1_buf0_orig_reg_7__Q=NOT(\u4_u1_buf0_orig_reg_7__P0000)
n_14313=NOT(n_14312)
n_2838=NOT(g46491_I1_out)
n_1985=NOT(g48842_I2_out)
g37809_X_S0_1=NOT(n_8925)
n_8409=NOT(g42541_I1_out)
\u4_inta_msk_2_=NOT(\u4_inta_msk_reg_2__P0000)
u1_u3_buffer_overflow_reg_P0000=NOT(u1_u3_buffer_overflow_reg_P0001)
u1_u1_tx_valid_r_reg_P0000=NOT(u1_u1_tx_valid_r_reg_P0001)
\u1_u0_crc16_sum_reg_9__P0000=NOT(\u1_u0_crc16_sum_reg_9__P0001)
\u1_u2_last_buf_adr_reg_10__P0000=NOT(\u1_u2_last_buf_adr_reg_10__P0001)
\u1_u2_state_0_=NOT(\u1_u2_state_reg_0__P0000)
n_4332=NOT(g47828_I2_out)
n_14367=NOT(n_14366)
n_959=NOT(g48778_I2_out)
n_226=NOT(u4_ep0_csr_1874)
n_9615=NOT(n_9614)
\u4_u0_buf0_orig_reg_13__Q=NOT(\u4_u0_buf0_orig_reg_13__P0000)
\u1_u3_new_sizeb_reg_6__P0000=NOT(\u1_u3_new_sizeb_reg_6__P0001)
\u4_u0_buf1_reg_1__Q=NOT(\u4_u0_buf1_reg_1__P0000)
\u4_u3_csr1_reg_7__P0000=NOT(\u4_u3_csr1_reg_7__P0001)
n_10777=NOT(n_10519)
n_13238=NOT(g67_I2_out)
\u4_u2_dma_out_left_reg_4__Q=NOT(\u4_u2_dma_out_left_reg_4__P0000)
n_35=NOT(madr_209)
n_11951=NOT(n_11752)
\u4_u2_dma_out_left_reg_8__P0000=NOT(\u4_u2_dma_out_left_reg_8__P0001)
n_14132=NOT(g38363_dup_I1_out)
n_9414=NOT(g40012_I1_out)
n_690=NOT(\u4_u1_buf0_orig_27_)
n_9064=NOT(g43573_I2_out)
u0_u0_T2_gt_1_2_mS_reg_P0000=NOT(u0_u0_T2_gt_1_2_mS_reg_P0001)
n_7699=NOT(n_7282)
g47891_X_S0_1=NOT(n_2377)
g42936_X_S0_1=NOT(n_7789)
n_8636=NOT(n_9377)
n_11285=NOT(g37744_I1_out)
n_5687=NOT(g47590_I1_out)
\u4_u1_dma_out_cnt_0_=NOT(\u4_u1_dma_out_cnt_reg_0__P0000)
n_9977=NOT(n_5637)
u4_ep2_csr_1940=NOT(\u4_u2_csr1_reg_2__P0000)
n_5451=NOT(g46458_I2_out)
n_281=NOT(n_4493)
n_2871=NOT(n_1749)
n_9715=NOT(g42282_I2_out)
g47890_X_S0_1=NOT(n_2377)
n_1526=NOT(n_2158)
n_9367=NOT(u1_u1_crc_302)
frm_nat_355=NOT(\u1_sof_time_reg_1__P0000)
n_5521=NOT(g46285_I1_out)
n_9453=NOT(g39577_I1_out)
\u1_sof_time_reg_8__P0000=NOT(\u1_sof_time_reg_8__P0001)
n_1232=NOT(u4_u3_ienb_953)
\u4_u3_buf1_reg_16__P0000=NOT(\u4_u3_buf1_reg_16__P0001)
\u4_u2_csr0_reg_8__P0000=NOT(\u4_u2_csr0_reg_8__P0001)
\u0_u0_me_cnt_reg_6__P0000=NOT(\u0_u0_me_cnt_reg_6__P0001)
\u4_u0_dma_out_left_reg_5__Q=NOT(\u4_u0_dma_out_left_reg_5__P0000)
n_3122=NOT(g47900_I1_out)
g44639_X_S0_1=NOT(n_10206)
idin_344=NOT(\u1_u3_idin_reg_24__P0000)
n_713=NOT(\u4_u2_buf0_orig_26_)
g44634_X_S0_1=NOT(n_9823)
n_8303=NOT(g42640_I1_out)
\u1_u2_last_buf_adr_reg_7__P0000=NOT(\u1_u2_last_buf_adr_reg_7__P0001)
n_8107=NOT(g42845_I1_out)
n_12124=NOT(g39768_I1_out)
n_8647=NOT(n_8065)
n_282=NOT(\u1_u2_state_7_)
n_11910=NOT(g40430_I1_out)
\u4_utmi_vend_stat_r_reg_7__P0000=NOT(\u4_utmi_vend_stat_r_reg_7__P0001)
n_4562=NOT(g46520_I1_out)
VControl_pad_o_0_=NOT(\u4_utmi_vend_ctrl_reg_0__P0000)
n_4367=NOT(g47780_I2_out)
\u4_u2_buf0_reg_20__P0000=NOT(\u4_u2_buf0_reg_20__P0001)
\u4_dout_reg_15__P0000=NOT(\u4_dout_reg_15__P0001)
n_12085=NOT(g39759_I1_out)
g39796_X_S0_1=NOT(n_10366)
u4_u3_intb_reg_Q=NOT(u4_u3_intb_reg_P0000)
n_7712=NOT(n_7304)
n_3005=NOT(g48841_I2_out)
\u4_buf1_reg_1__P0000=NOT(\u4_buf1_reg_1__P0001)
n_11477=NOT(g39995_I1_out)
\u1_u0_pid_reg_5__P0000=NOT(\u1_u0_pid_reg_5__P0001)
u1_rx_data_valid=NOT(u1_u0_data_valid0_reg_P0000)
\u4_u2_buf0_reg_17__Q=NOT(\u4_u2_buf0_reg_17__P0000)
n_9651=NOT(g42373_I2_out)
n_4563=NOT(g46479_I1_out)
u4_u0_r5_reg_Q=NOT(u4_u0_r5_reg_P0000)
n_5294=NOT(g45334_I1_out)
n_7064=NOT(\u4_u2_csr0_reg_4__P0000)
g44680_X_S0_1=NOT(n_9542)
n_854=NOT(n_1731)
\u1_u0_d2_reg_6__Q=NOT(\u1_u0_d2_reg_6__P0000)
n_1224=NOT(u4_u1_iena_915)
n_7276=NOT(u4_ep1_buf_786)
n_9075=NOT(g43569_I2_out)
n_1812=NOT(g47491_I1_out)
\u1_u0_token0_reg_3__P0000=NOT(\u1_u0_token0_reg_3__P0001)
n_749=NOT(n_2132)
n_9254=NOT(g39574_I1_out)
n_9885=NOT(g43237_I1_out)
\u4_u0_buf1_reg_18__Q=NOT(\u4_u0_buf1_reg_18__P0000)
n_5484=NOT(g46358_I1_out)
n_8488=NOT(g39783_I2_out)
n_4615=NOT(g45886_I1_out)
n_10439=NOT(g41381_I2_out)
n_7079=NOT(g43182_I1_out)
n_728=NOT(n_6993)
funct_adr_192=NOT(\u4_funct_adr_reg_3__P0000)
n_528=NOT(n_622)
n_716=NOT(n_780)
n_449=NOT(n_5660)
n_10766=NOT(g40788_I1_out)
\u4_u2_csr1_reg_5__P0000=NOT(\u4_u2_csr1_reg_5__P0001)
\u4_u2_iena_reg_3__Q=NOT(\u4_u2_iena_reg_3__P0000)
n_7592=NOT(u4_ep0_buf_1251)
n_5194=NOT(g46558_I2_out)
\u4_u2_buf0_orig_m3_reg_5__Q=NOT(\u4_u2_buf0_orig_m3_reg_5__P0000)
n_13858=NOT(n_14322)
g42231_X_S0_1=NOT(n_9590)
n_3570=NOT(g46548_I2_out)
\u0_rx_data_reg_6__P0000=NOT(\u0_rx_data_reg_6__P0001)
\u4_u1_buf0_reg_17__P0000=NOT(\u4_u1_buf0_reg_17__P0001)
n_7537=NOT(g46003_I1_out)
n_7612=NOT(g45407_I2_out)
\u4_u1_dma_out_left_6_=NOT(\u4_u1_dma_out_left_reg_6__P0000)
n_9239=NOT(g42081_I1_out)
n_5759=NOT(g41894_I1_out)
n_10259=NOT(g38225_I1_out)
g39386_X_S0_1=NOT(n_11864)
\u4_buf0_reg_13__Q=NOT(\u4_buf0_reg_13__P0000)
g38448_X_S0_1=NOT(u1_u3_out_to_small_r)
n_2393=NOT(n_7012)
n_5737=NOT(g43362_I1_out)
\u4_u2_dma_out_cnt_2_=NOT(\u4_u2_dma_out_cnt_reg_2__P0000)
\u1_u2_rd_buf0_reg_0__P0000=NOT(\u1_u2_rd_buf0_reg_0__P0001)
n_12582=NOT(g38814_I1_out)
\u4_u1_buf0_reg_15__Q=NOT(\u4_u1_buf0_reg_15__P0000)
\u4_u0_dma_out_cnt_reg_8__P0000=NOT(\u4_u0_dma_out_cnt_reg_8__P0001)
n_7365=NOT(\u4_u0_buf0_orig_m3_10_)
n_205=NOT(n_3867)
n_5887=NOT(g45329_I1_out)
n_6190=NOT(n_14168)
g44630_X_S0_1=NOT(n_9542)
n_4520=NOT(g47120_I1_out)
\u4_u2_buf1_reg_15__Q=NOT(\u4_u2_buf1_reg_15__P0000)
n_8481=NOT(n_8480)
n_9873=NOT(g40655_I1_out)
\u1_u3_adr_r_reg_15__P0000=NOT(\u1_u3_adr_r_reg_15__P0001)
DataOut_pad_o_3_=NOT(\u0_DataOut_reg_3__P0000)
n_8965=NOT(u4_ep3_buf_827)
g38012_X_S0_1=NOT(n_9548)
\u1_u3_idin_reg_31__Q=NOT(\u1_u3_idin_reg_31__P0000)
n_7384=NOT(g43141_I2_out)
\u4_u1_buf0_reg_6__Q=NOT(\u4_u1_buf0_reg_6__P0000)
n_10231=NOT(g40853_I1_out)
g44614_X_S0_1=NOT(n_9328)
\u4_u2_buf0_reg_8__P0000=NOT(\u4_u2_buf0_reg_8__P0001)
n_13347=NOT(n_13205)
n_9270=NOT(g41341_I1_out)
n_10221=NOT(g40863_I1_out)
\u1_u1_crc16_reg_3__P0000=NOT(\u1_u1_crc16_reg_3__P0001)
n_7755=NOT(g38273_I1_out)
g43095_X_S0_1=NOT(n_9730)
n_5132=NOT(n_5423)
g40450_X_S0_1=NOT(n_10366)
\u1_u0_crc16_sum_reg_11__P0000=NOT(\u1_u0_crc16_sum_reg_11__P0001)
n_11623=NOT(n_11622)
g47907_X_S0_1=NOT(n_3567)
\u4_u3_buf0_reg_5__Q=NOT(\u4_u3_buf0_reg_5__P0000)
\u4_u0_buf0_orig_reg_3__Q=NOT(\u4_u0_buf0_orig_reg_3__P0000)
\u1_u3_new_size_4_=NOT(\u1_u3_new_size_reg_4__P0000)
n_783=NOT(\u4_u3_buf0_orig_reg_23__P0000)
\u0_u0_idle_cnt1_reg_2__P0000=NOT(\u0_u0_idle_cnt1_reg_2__P0001)
g43034_X_S0_1=NOT(n_9590)
\u1_u3_token_pid_sel_reg_1__Q=NOT(\u1_u3_token_pid_sel_reg_1__P0000)
u1_u2_rd_buf_173=NOT(\u1_u2_rd_buf1_reg_17__P0000)
g39381_X_S0_1=NOT(n_11882)
\u1_u3_new_size_reg_11__P0000=NOT(\u1_u3_new_size_reg_11__P0001)
\u4_u3_buf1_reg_27__P0000=NOT(\u4_u3_buf1_reg_27__P0001)
\u1_u3_adr_reg_5__P0000=NOT(\u1_u3_adr_reg_5__P0001)
\u4_buf0_reg_17__P0000=NOT(\u4_buf0_reg_17__P0001)
n_8438=NOT(n_13842)
\u4_u1_csr0_reg_8__P0000=NOT(\u4_u1_csr0_reg_8__P0001)
\u1_frame_no_r_reg_5__P0000=NOT(\u1_frame_no_r_reg_5__P0001)
\u1_u2_dtmp_r_reg_5__P0000=NOT(\u1_u2_dtmp_r_reg_5__P0001)
n_5760=NOT(g41893_I1_out)
n_10034=NOT(g38015_I1_out)
n_13107=NOT(g38537_I1_out)
\u0_u0_line_state_r_reg_0__P0000=NOT(\u0_u0_line_state_r_reg_0__P0001)
\u4_u3_dma_in_cnt_10_=NOT(\u4_u3_dma_in_cnt_reg_10__P0000)
\u1_u2_state_5_=NOT(\u1_u2_state_reg_5__P0000)
u4_u1_int_re_reg_P0000=NOT(u4_u1_int_re_reg_P0001)
g43054_X_S0_1=NOT(n_8518)
n_7431=NOT(g42775_I1_out)
n_4078=NOT(n_2525)
n_2433=NOT(n_3193)
\u0_u0_me_ps_reg_6__P0000=NOT(\u0_u0_me_ps_reg_6__P0001)
n_1957=NOT(n_1956)
n_2285=NOT(\u4_u1_dma_in_cnt_reg_8__P0000)
n_11293=NOT(g42176_I1_out)
n_1796=NOT(u4_u2_r5)
\u4_u1_buf0_reg_5__P0000=NOT(\u4_u1_buf0_reg_5__P0001)
\u4_u3_uc_bsel_reg_1__P0000=NOT(\u4_u3_uc_bsel_reg_1__P0001)
buf_177=NOT(\u4_buf1_reg_20__P0000)
n_13449=NOT(n_14303)
n_680=NOT(n_6947)
\u0_u0_me_cnt_reg_2__P0000=NOT(\u0_u0_me_cnt_reg_2__P0001)
n_1244=NOT(\u4_u0_dma_out_cnt_reg_9__P0000)
u4_u1_r5_reg_P0000=NOT(u4_u1_r5_reg_P0001)
n_1405=NOT(n_1736)
\u4_u0_buf0_reg_12__Q=NOT(\u4_u0_buf0_reg_12__P0000)
\u4_u1_buf0_reg_2__P0000=NOT(\u4_u1_buf0_reg_2__P0001)
n_5510=NOT(g46313_I1_out)
g46544_X_S0_1=NOT(n_6166)
n_7164=NOT(g45428_I2_out)
n_4867=NOT(n_14450)
n_4727=NOT(g45270_I1_out)
n_6152=NOT(\u4_u0_csr0_reg_7__P0000)
g43633_X_S0_1=NOT(wb_addr_i_17_)
n_7162=NOT(u4_ep1_buf_761)
\u4_buf0_reg_16__P0000=NOT(\u4_buf0_reg_16__P0001)
\u4_utmi_vend_stat_r_reg_0__P0000=NOT(\u4_utmi_vend_stat_r_reg_0__P0001)
n_4868=NOT(n_4255)
u1_u2_rd_buf_187=NOT(\u1_u2_rd_buf1_reg_31__P0000)
n_13402=NOT(\u1_u3_adr_r_9_)
n_7601=NOT(u4_ep0_buf_739)
\u0_u0_OpMode_reg_1__P0000=NOT(\u0_u0_OpMode_reg_1__P0001)
\u4_u0_dma_in_cnt_11_=NOT(\u4_u0_dma_in_cnt_reg_11__P0000)
n_9177=NOT(g42935_I1_out)
n_6956=NOT(\u4_u1_buf0_orig_reg_23__P0000)
n_7167=NOT(g45427_I2_out)
n_11026=NOT(n_13288)
n_2869=NOT(n_13314)
\u4_u1_buf0_reg_28__Q=NOT(\u4_u1_buf0_reg_28__P0000)
\u4_dout_reg_22__P0000=NOT(\u4_dout_reg_22__P0001)
n_4055=NOT(g47076_I1_out)
n_9614=NOT(g42900_I1_out)
\u4_u3_csr0_reg_12__P0000=NOT(\u4_u3_csr0_reg_12__P0001)
\u4_u3_buf0_orig_m3_reg_6__P0000=NOT(\u4_u3_buf0_orig_m3_reg_6__P0001)
\u1_u1_crc16_reg_11__P0000=NOT(\u1_u1_crc16_reg_11__P0001)
\u4_u2_dma_in_cnt_reg_2__P0000=NOT(\u4_u2_dma_in_cnt_reg_2__P0001)
n_10329=NOT(g37751_I1_out)
\u4_u0_buf0_reg_16__P0000=NOT(\u4_u0_buf0_reg_16__P0001)
n_12206=NOT(g38767_I2_out)
n_4839=NOT(n_14329)
u4_intb_reg_P0000=NOT(u4_intb_reg_P0001)
\u4_funct_adr_reg_6__P0000=NOT(\u4_funct_adr_reg_6__P0001)
n_2082=NOT(n_2081)
n_4620=NOT(g46455_I1_out)
n_2034=NOT(g48750_I1_out)
\u1_sof_time_reg_9__P0000=NOT(\u1_sof_time_reg_9__P0001)
n_12980=NOT(g38411_I1_out)
mdout_230=NOT(\u1_u2_dout_r_reg_21__P0000)
g39776_X_S0_1=NOT(n_12074)
OpMode_pad_o_1_=NOT(\u0_u0_OpMode_reg_1__P0000)
n_5782=NOT(g46357_I1_out)
n_6789=NOT(u4_u0_buf0_orig_106)
n_6215=NOT(g45661_I1_out)
u0_u0_T1_gt_5_0_mS_reg_P0000=NOT(u0_u0_T1_gt_5_0_mS_reg_P0001)
\u4_u0_buf0_orig_reg_8__P0000=NOT(\u4_u0_buf0_orig_reg_8__P0001)
n_5323=NOT(n_5989)
\u0_u0_idle_cnt1_6_=NOT(\u0_u0_idle_cnt1_reg_6__P0000)
n_2054=NOT(n_3599)
\u1_u2_last_buf_adr_14_=NOT(\u1_u2_last_buf_adr_reg_14__P0000)
n_7392=NOT(g43136_I2_out)
\u4_u1_buf0_orig_m3_reg_5__P0000=NOT(\u4_u1_buf0_orig_m3_reg_5__P0001)
n_5032=NOT(g45317_I1_out)
n_1069=NOT(n_2007)
n_7925=NOT(g41316_I1_out)
n_1711=NOT(n_448)
n_12342=NOT(n_12179)
VControl_pad_o_3_=NOT(\u4_utmi_vend_ctrl_reg_3__P0000)
n_8850=NOT(buf_139)
\u4_u1_dma_out_left_reg_8__Q=NOT(\u4_u1_dma_out_left_reg_8__P0000)
n_10397=NOT(g38009_I1_out)
n_5657=NOT(\u4_u1_dma_in_cnt_reg_7__P0000)
wb_data_o_27_=NOT(\u5_wb_data_o_reg_27__P0000)
n_6943=NOT(u4_u1_buf0_orig_129)
n_4376=NOT(g47766_I2_out)
n_7326=NOT(u1_u1_crc_299)
n_9652=NOT(g42372_I2_out)
g47924_X_S0_1=NOT(n_3118)
n_9195=NOT(g43557_I2_out)
n_6388=NOT(g40763_I1_out)
n_4124=NOT(g46528_I1_out)
n_6980=NOT(u4_u1_buf0_orig_109)
n_3918=NOT(g47903_I1_out)
n_7999=NOT(u4_ep2_buf_1307)
g43077_X_S0_1=NOT(n_7900)
n_1220=NOT(u4_u0_iena_927)
n_6851=NOT(u4_u0_buf0_orig_108)
n_9866=NOT(u1_adr)
n_3640=NOT(n_10032)
\u4_u1_dma_in_cnt_5_=NOT(\u4_u1_dma_in_cnt_reg_5__P0000)
n_6379=NOT(\u4_u3_buf0_orig_reg_27__P0000)
u4_ep3_csr_1962=NOT(\u4_u3_csr0_reg_8__P0000)
\u4_buf1_reg_18__P0000=NOT(\u4_buf1_reg_18__P0001)
n_7701=NOT(n_7289)
n_7630=NOT(u4_ep0_buf_732)
u4_u0_intb_reg_P0000=NOT(u4_u0_intb_reg_P0001)
n_1416=NOT(n_896)
\u4_u3_buf0_reg_11__P0000=NOT(\u4_u3_buf0_reg_11__P0001)
\u4_int_srcb_reg_6__P0000=NOT(\u4_int_srcb_reg_6__P0001)
\u4_u2_buf0_orig_reg_2__Q=NOT(\u4_u2_buf0_orig_reg_2__P0000)
g42249_X_S0_1=NOT(n_9730)
n_13022=NOT(g38475_I1_out)
g44690_X_S0_1=NOT(n_9548)
n_8586=NOT(u4_ep2_buf_815)
n_7532=NOT(g46007_I1_out)
n_3836=NOT(g47899_I1_out)
n_1341=NOT(n_2891)
n_4382=NOT(g47760_I2_out)
\u4_u2_buf0_reg_16__P0000=NOT(\u4_u2_buf0_reg_16__P0001)
n_1167=NOT(n_1893)
n_9049=NOT(g43581_I2_out)
g42239_X_S0_1=NOT(n_10014)
n_12199=NOT(n_12265)
\u4_u0_buf1_reg_26__Q=NOT(\u4_u0_buf1_reg_26__P0000)
\u1_u2_last_buf_adr_reg_3__P0000=NOT(\u1_u2_last_buf_adr_reg_3__P0001)
n_8314=NOT(g42629_I1_out)
n_12309=NOT(n_14005)
n_8194=NOT(g42751_I1_out)
\u4_buf1_reg_3__Q=NOT(\u4_buf1_reg_3__P0000)
n_8071=NOT(g38277_I1_out)
\u4_u0_buf0_orig_m3_reg_5__P0000=NOT(\u4_u0_buf0_orig_m3_reg_5__P0001)
\u1_u3_next_dpid_reg_1__P0000=NOT(\u1_u3_next_dpid_reg_1__P0001)
n_3660=NOT(g47575_I1_out)
n_13718=NOT(g54450_I1_out)
n_7143=NOT(g45438_I2_out)
n_12904=NOT(n_14016)
\u4_u3_buf0_orig_24_=NOT(\u4_u3_buf0_orig_reg_24__P0000)
n_3849=NOT(n_3848)
n_11161=NOT(g40845_I1_out)
u1_u2_idma_done_reg_P0000=NOT(u1_u2_idma_done_reg_P0001)
n_3136=NOT(n_3628)
n_2394=NOT(g48715_I1_out)
\u4_u0_buf0_orig_reg_1__Q=NOT(\u4_u0_buf0_orig_reg_1__P0000)
n_7922=NOT(g41352_I1_out)
\u4_csr_reg_28__P0000=NOT(\u4_csr_reg_28__P0001)
n_1276=NOT(n_1377)
g42978_X_S0_1=NOT(n_9912)
u4_u2_int_stat_944=NOT(\u4_u2_int_stat_reg_2__P0000)
g44653_X_S0_1=NOT(n_10206)
g43043_X_S0_1=NOT(n_8518)
\u4_u0_buf0_reg_15__P0000=NOT(\u4_u0_buf0_reg_15__P0001)
n_682=NOT(\u4_u1_buf0_orig_29_)
wb_data_o_14_=NOT(\u5_wb_data_o_reg_14__P0000)
\u1_u3_adr_reg_8__Q=NOT(\u1_u3_adr_reg_8__P0000)
n_10532=NOT(g37812_I1_out)
\u4_u2_buf0_orig_m3_reg_3__Q=NOT(\u4_u2_buf0_orig_m3_reg_3__P0000)
n_13819=NOT(u1_u2_rx_data_valid_r)
n_14421=NOT(n_14420)
u4_u0_dma_out_buf_avail_reg_P0000=NOT(u4_u0_dma_out_buf_avail_reg_P0001)
g45531_X_S0_1=NOT(n_8852)
g44646_X_S0_1=NOT(n_9823)
\u4_u2_dma_out_left_2_=NOT(\u4_u2_dma_out_left_reg_2__P0000)
n_9581=NOT(g43292_I1_out)
g42996_X_S0_1=NOT(n_8812)
n_12196=NOT(g39048_I1_out)
n_6543=NOT(n_8795)
n_4565=NOT(g47568_I1_out)
n_3973=NOT(g47733_I2_out)
n_8662=NOT(g40757_I1_out)
n_8853=NOT(buf_169)
n_8418=NOT(g42534_I1_out)
n_8706=NOT(g43312_I1_out)
u1_u3_in_token_reg_P0000=NOT(u1_u3_in_token_reg_P0001)
n_6319=NOT(n_5665)
n_7192=NOT(g45418_I2_out)
n_8209=NOT(g42735_I1_out)
n_14270=NOT(n_14136)
\u1_u3_adr_reg_6__P0000=NOT(\u1_u3_adr_reg_6__P0001)
n_2595=NOT(g48667_I1_out)
n_846=NOT(u4_u1_iena_927)
g39414_X_S0_1=NOT(n_11882)
n_8958=NOT(g43623_I2_out)
n_4795=NOT(g47838_I2_out)
u1_data_pid_sel_189=NOT(\u1_u3_this_dpid_reg_1__P0000)
n_7549=NOT(n_7548)
n_4441=NOT(g47700_I2_out)
g38208_X_S0_1=NOT(n_6544)
\u1_u0_d1_reg_7__P0000=NOT(\u1_u0_d1_reg_7__P0001)
n_1177=NOT(\u4_u0_csr0_reg_5__P0000)
n_14011=NOT(n_14010)
n_7966=NOT(u4_ep2_buf_820)
n_8968=NOT(g43618_I2_out)
\u4_csr_reg_17__Q=NOT(\u4_csr_reg_17__P0000)
\u1_u3_adr_r_7_=NOT(\u1_u3_adr_r_reg_7__P0000)
\u4_intb_msk_reg_8__Q=NOT(\u4_intb_msk_reg_8__P0000)
n_4821=NOT(g47728_I2_out)
n_5736=NOT(\u4_u3_dma_in_cnt_reg_7__P0000)
g39422_X_S0_1=NOT(n_11875)
n_8787=NOT(g42183_I1_out)
n_5122=NOT(\u4_buf0_reg_25__P0000)
n_8985=NOT(g43610_I2_out)
\u4_u1_dma_out_cnt_4_=NOT(\u4_u1_dma_out_cnt_reg_4__P0000)
u1_u3_buffer_empty=NOT(u1_u3_buffer_empty_reg_P0000)
g42233_X_S0_1=NOT(n_10366)
g39585_X_S0_1=NOT(u1_u2_word_done)
n_12941=NOT(g37674_I2_out)
n_9073=NOT(u4_ep3_buf_1345)
u1_u3_buffer_overflow_reg_Q=NOT(u1_u3_buffer_overflow_reg_P0000)
n_12049=NOT(g39057_I2_out)
\u1_u2_state_reg_6__P0000=NOT(\u1_u2_state_reg_6__P0001)
n_6=NOT(u1_u0_rxv1)
g37820_X_S0_1=NOT(n_8812)
\u4_u1_buf1_reg_18__Q=NOT(\u4_u1_buf1_reg_18__P0000)
n_81=NOT(\u1_u3_new_sizeb_3_)
n_10343=NOT(g42323_I2_out)
n_7=NOT(u4_ep2_csr_1945)
csr_97=NOT(\u4_csr_reg_2__P0000)
\u4_u0_dma_in_cnt_0_=NOT(\u4_u0_dma_in_cnt_reg_0__P0000)
\u4_u3_dma_out_cnt_5_=NOT(\u4_u3_dma_out_cnt_reg_5__P0000)
n_4946=NOT(g45981_I1_out)
n_7301=NOT(n_4836)
g38002_X_S0_1=NOT(n_9823)
n_12728=NOT(u1_send_token)
n_276=NOT(\u0_u0_state_14_)
\u1_u3_adr_r_5_=NOT(\u1_u3_adr_r_reg_5__P0000)
\u4_u3_buf0_orig_m3_reg_4__Q=NOT(\u4_u3_buf0_orig_m3_reg_4__P0000)
u1_u0_rxv1_reg_P0000=NOT(u1_u0_rxv1_reg_P0001)
n_4170=NOT(n_5096)
\u4_u1_buf1_reg_15__P0000=NOT(\u4_u1_buf1_reg_15__P0001)
n_13896=NOT(n_14283)
n_1565=NOT(rst_i)
n_8016=NOT(u4_ep2_buf_792)
\VStatus_r_reg_1__P0000=NOT(\VStatus_r_reg_1__P0001)
n_1323=NOT(u4_ep0_csr_1870)
g40445_X_S0_1=NOT(n_11381)
\u4_u1_buf0_reg_16__Q=NOT(\u4_u1_buf0_reg_16__P0000)
u1_u2_rd_buf_130=NOT(\u1_u2_rd_buf0_reg_5__P0000)
\u1_u3_new_sizeb_reg_1__P0000=NOT(\u1_u3_new_sizeb_reg_1__P0001)
\u1_u2_dout_r_reg_3__P0000=NOT(\u1_u2_dout_r_reg_3__P0001)
n_6377=NOT(u4_u3_buf0_orig_102)
n_460=NOT(n_3740)
n_10214=NOT(g40870_I1_out)
\u4_u2_csr1_reg_7__Q=NOT(\u4_u2_csr1_reg_7__P0000)
n_7154=NOT(u4_ep0_buf_752)
n_4446=NOT(g47697_I2_out)
n_1228=NOT(u4_u2_iena_935)
n_3852=NOT(n_3851)
\u4_u0_buf0_orig_reg_9__Q=NOT(\u4_u0_buf0_orig_reg_9__P0000)
n_11144=NOT(g39364_I1_out)
n_5511=NOT(g46308_I1_out)
n_10267=NOT(n_6584)
\u4_buf0_reg_28__P0000=NOT(\u4_buf0_reg_28__P0001)
n_7157=NOT(u4_ep0_buf_750)
\u0_rx_data_reg_4__Q=NOT(\u0_rx_data_reg_4__P0000)
n_998=NOT(u4_u0_ienb_945)
u4_u3_int_stat=NOT(\u4_u3_int_stat_reg_0__P0000)
n_201=NOT(n_4862)
n_7169=NOT(g41397_I1_out)
g43013_X_S0_1=NOT(n_8812)
n_10516=NOT(n_10517)
frm_nat_357=NOT(\u1_sof_time_reg_3__P0000)
\u4_u0_buf1_reg_31__Q=NOT(\u4_u0_buf1_reg_31__P0000)
\u4_u0_dma_out_left_2_=NOT(\u4_u0_dma_out_left_reg_2__P0000)
n_14224=NOT(n_14223)
\u4_u1_buf0_orig_reg_21__P0000=NOT(\u4_u1_buf0_orig_reg_21__P0001)
u5_wb_ack_s2_reg_Q=NOT(u5_wb_ack_s2_reg_P0000)
n_11970=NOT(g40424_I1_out)
\u4_u1_buf1_reg_26__P0000=NOT(\u4_u1_buf1_reg_26__P0001)
n_2432=NOT(g48748_I1_out)
\u0_rx_data_reg_3__P0000=NOT(\u0_rx_data_reg_3__P0001)
resume_req_r=NOT(resume_req_r_reg_P0000)
n_7763=NOT(n_5887)
\u4_buf1_reg_19__P0000=NOT(\u4_buf1_reg_19__P0001)
n_8966=NOT(g43619_I2_out)
\u4_u0_csr1_reg_8__Q=NOT(\u4_u0_csr1_reg_8__P0000)
\u4_u2_ienb_reg_5__P0000=NOT(\u4_u2_ienb_reg_5__P0001)
\u1_u2_last_buf_adr_reg_8__Q=NOT(\u1_u2_last_buf_adr_reg_8__P0000)
mdout_233=NOT(\u1_u2_dout_r_reg_24__P0000)
n_650=NOT(\u4_u0_buf0_orig_reg_23__P0000)
mdout_235=NOT(\u1_u2_dout_r_reg_26__P0000)
\u4_u2_dma_out_cnt_reg_1__P0000=NOT(\u4_u2_dma_out_cnt_reg_1__P0001)
\u4_u1_buf0_orig_reg_16__Q=NOT(\u4_u1_buf0_orig_reg_16__P0000)
n_9223=NOT(g42252_I2_out)
n_1190=NOT(u1_u2_rx_data_st_r_7)
n_12377=NOT(g38857_I1_out)
n_2626=NOT(n_5581)
n_6894=NOT(u4_ep3_csr_1966)
g43008_X_S0_1=NOT(n_8812)
u4_ep1_csr_1895=NOT(\u4_u1_csr0_reg_3__P0000)
n_4728=NOT(g43402_I1_out)
n_12048=NOT(u1_frame_no_same)
\u5_state_reg_1__P0000=NOT(\u5_state_reg_1__P0001)
n_4021=NOT(n_4522)
n_12876=NOT(g37498_I2_out)
\u1_u2_state_reg_7__P0000=NOT(\u1_u2_state_reg_7__P0001)
\u4_u0_ienb_reg_0__P0000=NOT(\u4_u0_ienb_reg_0__P0001)
n_3679=NOT(g47549_I1_out)
n_8830=NOT(buf_161)
n_13807=NOT(g54532_I1_out)
\u1_sof_time_reg_10__P0000=NOT(\u1_sof_time_reg_10__P0001)
\u4_u1_dma_out_left_7_=NOT(\u4_u1_dma_out_left_reg_7__P0000)
n_13453=NOT(n_12431)
\u4_u1_iena_reg_3__P0000=NOT(\u4_u1_iena_reg_3__P0001)
n_7674=NOT(u4_ep1_buf_1280)
\u4_u0_csr0_reg_2__P0000=NOT(\u4_u0_csr0_reg_2__P0001)
n_6791=NOT(u4_u0_buf0_orig_105)
n_6324=NOT(n_5982)
n_2191=NOT(\u1_u3_state_reg_8__P0000)
wb_data_o_0_=NOT(\u5_wb_data_o_reg_0__P0000)
u4_ep1_csr_1901=NOT(\u4_u1_csr0_reg_9__P0000)
\u1_u3_adr_r_reg_11__P0000=NOT(\u1_u3_adr_r_reg_11__P0001)
\u1_u3_adr_reg_14__P0000=NOT(\u1_u3_adr_reg_14__P0001)
g45450_X_S0_1=NOT(n_7577)
n_2841=NOT(g46482_I1_out)
n_10986=NOT(g40874_I1_out)
n_5895=NOT(g45275_I1_out)
u1_u2_rd_buf_147=NOT(\u1_u2_rd_buf0_reg_22__P0000)
\u1_hms_cnt_reg_4__P0000=NOT(\u1_hms_cnt_reg_4__P0001)
n_5427=NOT(g46882_I1_out)
\u4_u1_buf1_reg_4__Q=NOT(\u4_u1_buf1_reg_4__P0000)
\u4_u3_buf0_reg_20__P0000=NOT(\u4_u3_buf0_reg_20__P0001)
n_8989=NOT(g43608_I2_out)
\u4_buf1_reg_16__P0000=NOT(\u4_buf1_reg_16__P0001)
n_977=NOT(n_1392)
\u4_u1_csr1_reg_12__P0000=NOT(\u4_u1_csr1_reg_12__P0001)
n_8294=NOT(g42650_I1_out)
n_1561=NOT(n_1703)
u4_ep3_csr_1974=NOT(\u4_u3_csr1_reg_5__P0000)
n_529=NOT(\u1_u2_adr_cw_reg_0__P0000)
n_6335=NOT(n_6334)
n_14355=NOT(n_14354)
n_5196=NOT(n_5195)
u4_ep3_csr_1969=NOT(\u4_u3_csr1_reg_0__P0000)
g47935_X_S0_1=NOT(n_3567)
g44676_X_S0_1=NOT(n_9542)
n_8106=NOT(g42846_I1_out)
n_10590=NOT(n_10589)
n_13268=NOT(n_13267)
n_7045=NOT(g43117_I2_out)
n_6320=NOT(n_5665)
n_697=NOT(n_1128)
n_7242=NOT(g45382_I2_out)
\u4_u0_dma_out_cnt_6_=NOT(\u4_u0_dma_out_cnt_reg_6__P0000)
\u1_u0_state_reg_3__P0000=NOT(\u1_u0_state_reg_3__P0001)
n_12583=NOT(g38812_I1_out)
\u1_u3_adr_r_reg_16__P0000=NOT(\u1_u3_adr_r_reg_16__P0001)
n_11499=NOT(g39710_I1_out)
g47942_X_S0_1=NOT(n_3118)
n_6639=NOT(u4_u2_buf0_orig_110)
n_9856=NOT(u1_adr_259)
n_4323=NOT(g47839_I2_out)
g55069_X_S0_1=NOT(n_13753)
u1_u1_zero_length_r_reg_P0000=NOT(u1_u1_zero_length_r_reg_P0001)
n_13253=NOT(n_14263)
\u1_u2_adr_cw_reg_13__P0000=NOT(\u1_u2_adr_cw_reg_13__P0001)
\u1_u0_d2_reg_0__P0000=NOT(\u1_u0_d2_reg_0__P0001)
buf_146=NOT(\u4_buf0_reg_20__P0000)
\u4_u2_buf0_orig_reg_29__P0000=NOT(\u4_u2_buf0_orig_reg_29__P0001)
g43069_X_S0_1=NOT(n_10014)
uc_bsel_set=NOT(u1_u3_uc_bsel_set_reg_P0000)
u4_u0_r2=NOT(u4_u0_r2_reg_P0000)
g39615_X_S0_1=NOT(u4_u3_r5)
\u1_u3_tx_data_to_cnt_reg_3__P0000=NOT(\u1_u3_tx_data_to_cnt_reg_3__P0001)
u0_u0_idle_cnt1_next_25=NOT(\u0_u0_idle_cnt1_next_reg_5__P0000)
\u1_u2_dout_r_reg_29__P0000=NOT(\u1_u2_dout_r_reg_29__P0001)
n_1523=NOT(\u4_u1_csr0_reg_6__P0000)
\u0_u0_idle_cnt1_0_=NOT(\u0_u0_idle_cnt1_reg_0__P0000)
\u4_u2_iena_reg_0__Q=NOT(\u4_u2_iena_reg_0__P0000)
\u4_u2_dma_out_cnt_7_=NOT(\u4_u2_dma_out_cnt_reg_7__P0000)
g43016_X_S0_1=NOT(n_8812)
\u1_u2_rd_buf1_reg_25__P0000=NOT(\u1_u2_rd_buf1_reg_25__P0001)
n_5443=NOT(g46605_I1_out)
g39217_X_S0_1=NOT(u1_u3_out_to_small_r)
n_12875=NOT(g37499_I2_out)
\u1_u3_new_sizeb_reg_4__P0000=NOT(\u1_u3_new_sizeb_reg_4__P0001)
\u4_u1_buf0_orig_m3_reg_5__Q=NOT(\u4_u1_buf0_orig_m3_reg_5__P0000)
n_2019=NOT(frm_nat)
\u4_u2_buf0_orig_m3_reg_6__P0000=NOT(\u4_u2_buf0_orig_m3_reg_6__P0001)
\u4_u1_dma_out_left_reg_3__Q=NOT(\u4_u1_dma_out_left_reg_3__P0000)
n_5796=NOT(n_6213)
\u4_u2_buf0_reg_12__Q=NOT(\u4_u2_buf0_reg_12__P0000)
n_632=NOT(n_1124)
n_1060=NOT(u4_u2_iena_927)
n_4249=NOT(g44914_I1_out)
g39745_X_S0_1=NOT(n_5365)
n_3821=NOT(g47904_I1_out)
n_12824=NOT(g38575_I1_out)
\u1_u3_new_sizeb_reg_10__Q=NOT(\u1_u3_new_sizeb_reg_10__P0000)
n_7621=NOT(g45402_I2_out)
\u4_u3_dma_out_cnt_reg_9__P0000=NOT(\u4_u3_dma_out_cnt_reg_9__P0001)
\u1_u2_rd_buf1_reg_13__P0000=NOT(\u1_u2_rd_buf1_reg_13__P0001)
n_8603=NOT(u4_ep2_buf_813)
n_5481=NOT(g46372_I1_out)
n_4648=NOT(g46454_I1_out)
\u4_u2_buf0_reg_4__Q=NOT(\u4_u2_buf0_reg_4__P0000)
n_245=NOT(n_2191)
n_9019=NOT(u4_ep3_buf_1342)
DataOut_pad_o_4_=NOT(\u0_DataOut_reg_4__P0000)
n_963=NOT(n_1857)
n_8882=NOT(g43538_I2_out)
u1_u3_buf1_st_max=NOT(u1_u3_buf1_st_max_reg_P0000)
n_11730=NOT(g39708_I1_out)
n_8676=NOT(\u1_u0_token0_reg_5__P0000)
u4_int_srca_685=NOT(\u4_int_srca_reg_2__P0000)
n_9077=NOT(g43568_I2_out)
\u4_u2_dma_out_cnt_5_=NOT(\u4_u2_dma_out_cnt_reg_5__P0000)
\u4_u0_buf0_orig_reg_26__P0000=NOT(\u4_u0_buf0_orig_reg_26__P0001)
n_8584=NOT(u4_ep2_buf_1327)
n_7190=NOT(u4_ep1_buf_1293)
\u1_u2_rd_buf1_reg_18__P0000=NOT(\u1_u2_rd_buf1_reg_18__P0001)
n_3380=NOT(n_671)
u5_wb_ack_s1_reg_P0000=NOT(u5_wb_ack_s1_reg_P0001)
n_3952=NOT(g47782_I2_out)
n_3616=NOT(n_3617)
n_9207=NOT(g42263_I2_out)
\u4_u0_buf1_reg_9__P0000=NOT(\u4_u0_buf1_reg_9__P0001)
\u4_u2_buf0_orig_reg_15__Q=NOT(\u4_u2_buf0_orig_reg_15__P0000)
\u4_buf1_reg_5__P0000=NOT(\u4_buf1_reg_5__P0001)
n_10596=NOT(g37742_I1_out)
n_7387=NOT(g43139_I2_out)
n_2462=NOT(\u0_u0_me_ps_5_)
n_4139=NOT(g48858_I1_out)
n_5901=NOT(g45233_I1_out)
u1_u1_send_data_r2_reg_Q=NOT(u1_u1_send_data_r2_reg_P0000)
n_7145=NOT(u4_ep0_buf_738)
n_4434=NOT(g47706_I2_out)
n_12087=NOT(g39757_I1_out)
n_13793=NOT(g54514_I1_out)
g43097_X_S0_1=NOT(n_9730)
u1_u3_size_next_r=NOT(\u1_u3_size_next_r_reg_0__P0000)
n_3976=NOT(g47731_I2_out)
n_9020=NOT(buf_133)
\u5_wb_data_o_reg_3__P0000=NOT(\u5_wb_data_o_reg_3__P0001)
\u4_u3_buf0_orig_reg_15__Q=NOT(\u4_u3_buf0_orig_reg_15__P0000)
\u4_u0_buf0_orig_m3_reg_0__Q=NOT(\u4_u0_buf0_orig_m3_reg_0__P0000)
n_12256=NOT(n_12366)
wb_data_o_24_=NOT(\u5_wb_data_o_reg_24__P0000)
u4_u3_ots_stop_reg_P0000=NOT(u4_u3_ots_stop_reg_P0001)
n_733=NOT(n_732)
u1_u1_send_data_r2_reg_P0000=NOT(u1_u1_send_data_r2_reg_P0001)
n_8757=NOT(n_7806)
n_7461=NOT(g42573_I1_out)
\u4_u1_int_stat_reg_0__P0000=NOT(\u4_u1_int_stat_reg_0__P0001)
n_6223=NOT(g41418_I2_out)
\u4_u0_buf0_orig_m3_reg_4__P0000=NOT(\u4_u0_buf0_orig_m3_reg_4__P0001)
g37819_X_S0_1=NOT(n_9912)
buf_186=NOT(\u4_buf1_reg_29__P0000)
n_3938=NOT(g47819_I2_out)
\u4_u1_buf0_orig_reg_9__Q=NOT(\u4_u1_buf0_orig_reg_9__P0000)
n_5818=NOT(n_5155)
\u4_u3_uc_bsel_reg_0__P0000=NOT(\u4_u3_uc_bsel_reg_0__P0001)
n_14006=NOT(n_14005)
n_6622=NOT(u4_u2_buf0_orig_99)
n_4143=NOT(\u1_u3_state_reg_4__P0000)
\u1_u0_token1_reg_7__P0000=NOT(\u1_u0_token1_reg_7__P0001)
n_7253=NOT(g45371_I2_out)
\u4_u0_buf1_reg_21__P0000=NOT(\u4_u0_buf1_reg_21__P0001)
n_1287=NOT(g48838_I2_out)
\u4_buf1_reg_2__Q=NOT(\u4_buf1_reg_2__P0000)
n_6116=NOT(g43305_I1_out)
n_6799=NOT(u4_u0_buf0_orig_101)
\u1_u0_crc16_sum_13_=NOT(\u1_u0_crc16_sum_reg_13__P0000)
\u4_u2_buf1_reg_22__Q=NOT(\u4_u2_buf1_reg_22__P0000)
\u4_u0_buf0_orig_reg_27__P0000=NOT(\u4_u0_buf0_orig_reg_27__P0001)
\u4_u0_dma_out_cnt_reg_11__P0000=NOT(\u4_u0_dma_out_cnt_reg_11__P0001)
n_4445=NOT(n_2353)
u4_u2_inta_reg_P0000=NOT(u4_u2_inta_reg_P0001)
n_1184=NOT(n_2301)
n_13690=NOT(u1_u2_tx_dma_en_r)
n_10819=NOT(n_11692)
n_9990=NOT(g42347_I2_out)
n_9213=NOT(g42259_I2_out)
\u4_dout_reg_16__P0000=NOT(\u4_dout_reg_16__P0001)
\u4_u3_csr1_reg_6__P0000=NOT(\u4_u3_csr1_reg_6__P0001)
n_10560=NOT(g40280_I1_out)
\u4_u3_buf1_reg_28__P0000=NOT(\u4_u3_buf1_reg_28__P0001)
u0_u0_resume_req_s_reg_Q=NOT(u0_u0_resume_req_s_reg_P0000)
n_9027=NOT(buf_131)
n_10975=NOT(g40882_I1_out)
n_9889=NOT(g43235_I1_out)
n_4743=NOT(g45223_I1_out)
frm_nat_374=NOT(\u1_frame_no_r_reg_4__P0000)
n_9212=NOT(g42260_I2_out)
\u0_DataOut_reg_1__P0000=NOT(\u0_DataOut_reg_1__P0001)
\u1_u2_dtmp_r_reg_29__P0000=NOT(\u1_u2_dtmp_r_reg_29__P0001)
\u4_u0_buf0_orig_reg_11__P0000=NOT(\u4_u0_buf0_orig_reg_11__P0001)
\u4_u1_csr1_reg_2__P0000=NOT(\u4_u1_csr1_reg_2__P0001)
g42987_X_S0_1=NOT(n_9590)
u4_u3_dma_req_in_hold2_reg_P0000=NOT(u4_u3_dma_req_in_hold2_reg_P0001)
\u1_hms_cnt_reg_2__P0000=NOT(\u1_hms_cnt_reg_2__P0001)
\u4_inta_msk_reg_5__P0000=NOT(\u4_inta_msk_reg_5__P0001)
n_26=NOT(u4_u1_r1)
\u4_u3_buf0_reg_29__P0000=NOT(\u4_u3_buf0_reg_29__P0001)
u1_u0_rx_active_r_reg_Q=NOT(u1_u0_rx_active_r_reg_P0000)
g38210_X_S0_1=NOT(n_8925)
g37748_X_S0_1=NOT(n_9823)
n_8993=NOT(n_7701)
n_11979=NOT(g40410_I1_out)
n_11158=NOT(g40847_I1_out)
\u0_u0_me_ps_reg_0__P0000=NOT(\u0_u0_me_ps_reg_0__P0001)
g39011_X_S0_1=NOT(n_12162)
\u4_u1_csr0_reg_1__P0000=NOT(\u4_u1_csr0_reg_1__P0001)
\VStatus_r_6_=NOT(\VStatus_r_reg_6__P0000)
g39385_X_S0_1=NOT(n_11887)
n_13386=NOT(n_13923)
n_5473=NOT(g46391_I1_out)
n_8839=NOT(buf_127)
n_7609=NOT(g45408_I2_out)
\u1_u2_dtmp_r_reg_8__P0000=NOT(\u1_u2_dtmp_r_reg_8__P0001)
n_7403=NOT(n_7402)
n_4553=NOT(n_4552)
\u4_u2_csr0_reg_6__P0000=NOT(\u4_u2_csr0_reg_6__P0001)
u1_u3_rx_ack_to=NOT(u1_u3_rx_ack_to_reg_P0000)
u4_ep1_csr_1922=NOT(\u4_u1_uc_bsel_reg_0__P0000)
\u4_u3_buf0_reg_15__Q=NOT(\u4_u3_buf0_reg_15__P0000)
u4_u0_int_re_reg_P0000=NOT(u4_u0_int_re_reg_P0001)
n_7274=NOT(g45354_I2_out)
g38141_X_S0_1=NOT(n_13835)
n_4750=NOT(g47601_I1_out)
n_11165=NOT(g40842_I1_out)
n_5045=NOT(g45214_I1_out)
n_12204=NOT(g38971_I1_out)
\u1_u3_state_reg_6__P0000=NOT(\u1_u3_state_reg_6__P0001)
\u4_u2_int_stat_reg_2__P0000=NOT(\u4_u2_int_stat_reg_2__P0001)
madr_207=NOT(\u1_u2_adr_cw_reg_12__P0000)
n_1017=NOT(\u0_u0_state_5_)
n_2552=NOT(n_3092)
n_5488=NOT(g46350_I1_out)
n_9778=NOT(g41339_I1_out)
\u4_u2_dma_in_cnt_10_=NOT(\u4_u2_dma_in_cnt_reg_10__P0000)
\u0_u0_state_reg_14__P0000=NOT(\u0_u0_state_reg_14__P0001)
\u4_u0_csr0_reg_11__Q=NOT(\u4_u0_csr0_reg_11__P0000)
\u4_int_srcb_8_=NOT(\u4_int_srcb_reg_8__P0000)
\u1_u2_dtmp_r_reg_18__P0000=NOT(\u1_u2_dtmp_r_reg_18__P0001)
n_9052=NOT(g43579_I2_out)
n_4961=NOT(g45884_I4_out)
n_11673=NOT(g42177_I1_out)
\u4_dout_reg_31__P0000=NOT(\u4_dout_reg_31__P0001)
n_7125=NOT(g45939_I1_out)
g43024_X_S0_1=NOT(n_10366)
g45454_X_S0_1=NOT(n_7577)
\u4_u1_buf0_orig_m3_reg_11__P0000=NOT(\u4_u1_buf0_orig_m3_reg_11__P0001)
n_7661=NOT(u4_ep0_buf_1260)
\u1_u2_dout_r_reg_8__P0000=NOT(\u1_u2_dout_r_reg_8__P0001)
\u4_buf1_reg_12__P0000=NOT(\u4_buf1_reg_12__P0001)
n_7680=NOT(g45367_I2_out)
n_157=NOT(u1_rx_data_st_249)
n_2264=NOT(g47646_I1_out)
n_9334=NOT(g38213_I1_out)
u1_u2_dtmp_r_90=NOT(\u1_u2_dtmp_r_reg_27__P0000)
\u4_u3_dma_out_cnt_3_=NOT(\u4_u3_dma_out_cnt_reg_3__P0000)
n_6405=NOT(g38283_I1_out)
n_12915=NOT(n_12914)
n_9089=NOT(g43548_I2_out)
\u1_u0_d2_reg_3__P0000=NOT(\u1_u0_d2_reg_3__P0001)
\u4_u0_buf0_reg_8__Q=NOT(\u4_u0_buf0_reg_8__P0000)
n_5779=NOT(g46361_I1_out)
n_12544=NOT(g38810_I1_out)
n_6549=NOT(n_14402)
n_3132=NOT(g47643_I1_out)
n_4823=NOT(g47709_I2_out)
\u4_int_srcb_reg_2__P0000=NOT(\u4_int_srcb_reg_2__P0001)
\u4_u3_buf1_reg_18__P0000=NOT(\u4_u3_buf1_reg_18__P0001)
u0_u0_T2_gt_100_uS_reg_P0000=NOT(u0_u0_T2_gt_100_uS_reg_P0001)
n_12944=NOT(g37672_I2_out)
\u4_u3_buf0_reg_3__P0000=NOT(\u4_u3_buf0_reg_3__P0001)
g45535_X_S0_1=NOT(n_8852)
n_5500=NOT(g46331_I1_out)
n_3124=NOT(g47896_I1_out)
\u4_inta_msk_reg_7__Q=NOT(\u4_inta_msk_reg_7__P0000)
n_1775=NOT(n_3730)
\u4_u0_buf0_orig_reg_29__P0000=NOT(\u4_u0_buf0_orig_reg_29__P0001)
n_9187=NOT(n_13807)
\u4_u0_buf0_reg_3__Q=NOT(\u4_u0_buf0_reg_3__P0000)
\u4_u3_iena_reg_0__Q=NOT(\u4_u3_iena_reg_0__P0000)
n_535=NOT(n_1589)
n_7821=NOT(g40020_I2_out)
n_1154=NOT(n_1153)
\u1_u2_rd_buf0_reg_27__P0000=NOT(\u1_u2_rd_buf0_reg_27__P0001)
g37994_X_S0_1=NOT(n_8925)
g38138_X_S0_1=NOT(n_13835)
n_8556=NOT(u4_ep2_buf_795)
n_9013=NOT(u4_ep3_buf1)
\u4_u3_buf0_orig_reg_29__P0000=NOT(\u4_u3_buf0_orig_reg_29__P0001)
n_6541=NOT(g46545_I1_out)
\u4_u3_buf0_reg_30__Q=NOT(\u4_u3_buf0_reg_30__P0000)
\u4_u2_buf0_orig_reg_13__P0000=NOT(\u4_u2_buf0_orig_reg_13__P0001)
n_7971=NOT(u4_ep2_buf_806)
n_10754=NOT(g40897_I1_out)
g38215_X_S0_1=NOT(n_10206)
n_7604=NOT(u4_ep0_buf_1256)
n_9085=NOT(g43550_I2_out)
n_13792=NOT(g54518_I1_out)
\u1_u3_token_pid_sel_reg_1__P0000=NOT(\u1_u3_token_pid_sel_reg_1__P0001)
n_8669=NOT(g43646_I4_out)
\u4_inta_msk_reg_1__P0000=NOT(\u4_inta_msk_reg_1__P0001)
u4_u0_dma_req_in_hold_reg_P0000=NOT(u4_u0_dma_req_in_hold_reg_P0001)
\u0_u0_state_8_=NOT(\u0_u0_state_reg_8__P0000)
n_7689=NOT(g41358_I1_out)
wb_data_o_1_=NOT(\u5_wb_data_o_reg_1__P0000)
n_9986=NOT(g42350_I2_out)
u1_sizu_c_395=NOT(\u1_u2_sizu_c_reg_7__P0000)
n_12470=NOT(g38899_I2_out)
n_11191=NOT(g40781_I1_out)
n_2175=NOT(n_1652)
g39394_X_S0_1=NOT(n_11879)
n_2079=NOT(n_2078)
n_7440=NOT(g42675_I1_out)
\u4_u1_dma_in_cnt_reg_2__P0000=NOT(\u4_u1_dma_in_cnt_reg_2__P0001)
n_9014=NOT(g43598_I2_out)
\u4_u3_dma_in_cnt_6_=NOT(\u4_u3_dma_in_cnt_reg_6__P0000)
csr_98=NOT(\u4_csr_reg_3__P0000)
u0_u0_T1_gt_2_5_uS_reg_P0000=NOT(u0_u0_T1_gt_2_5_uS_reg_P0001)
n_4410=NOT(g47725_I2_out)
\u4_u2_buf1_reg_9__P0000=NOT(\u4_u2_buf1_reg_9__P0001)
n_13204=NOT(g78_I1_out)
g39597_X_S0_1=NOT(u1_u2_word_done)
n_12804=NOT(g38661_I2_out)
\u4_u3_buf1_reg_6__P0000=NOT(\u4_u3_buf1_reg_6__P0001)
\u4_u3_buf0_reg_2__Q=NOT(\u4_u3_buf0_reg_2__P0000)
\u4_u0_csr1_reg_11__P0000=NOT(\u4_u0_csr1_reg_11__P0001)
\u4_u2_buf0_reg_2__Q=NOT(\u4_u2_buf0_reg_2__P0000)
n_7151=NOT(u4_ep0_buf_759)
n_451=NOT(n_13820)
n_3944=NOT(g47804_I2_out)
\u1_u3_adr_r_15_=NOT(\u1_u3_adr_r_reg_15__P0000)
u4_ep3_csr_1973=NOT(\u4_u3_csr1_reg_4__P0000)
\u4_u1_buf0_reg_11__Q=NOT(\u4_u1_buf0_reg_11__P0000)
n_2284=NOT(g47622_I1_out)
n_8838=NOT(buf_158)
n_2166=NOT(n_1045)
dma_req_o_0_=NOT(u4_u0_dma_req_r_reg_P0000)
n_9208=NOT(g42262_I2_out)
\u1_u2_dout_r_reg_9__P0000=NOT(\u1_u2_dout_r_reg_9__P0001)
n_8411=NOT(g42539_I1_out)
n_11985=NOT(g40401_I1_out)
n_7980=NOT(u4_ep2_buf_1333)
g38140_X_S0_1=NOT(n_13835)
n_8826=NOT(buf_163)
n_12602=NOT(g38446_I1_out)
n_504=NOT(n_6721)
n_489=NOT(n_6956)
g42291_X_S0_1=NOT(n_8635)
n_10247=NOT(u1_adr_254)
n_9022=NOT(u4_ep3_buf_1341)
\u4_u2_dma_out_cnt_reg_9__P0000=NOT(\u4_u2_dma_out_cnt_reg_9__P0001)
\u4_u1_buf1_reg_30__Q=NOT(\u4_u1_buf1_reg_30__P0000)
\u1_u2_rx_data_st_r_reg_6__P0000=NOT(\u1_u2_rx_data_st_r_reg_6__P0001)
\u1_u2_dtmp_r_reg_0__P0000=NOT(\u1_u2_dtmp_r_reg_0__P0001)
n_12014=NOT(g39204_I1_out)
n_9006=NOT(g43601_I2_out)
n_3761=NOT(n_4220)
\u0_u0_state_reg_13__P0000=NOT(\u0_u0_state_reg_13__P0001)
n_7679=NOT(n_6160)
n_833=NOT(\u1_u3_rx_ack_to_cnt_0_)
n_874=NOT(n_2255)
n_9647=NOT(g42376_I2_out)
g42981_X_S0_1=NOT(n_10024)
n_861=NOT(n_2288)
n_8940=NOT(u4_ep3_buf_850)
n_13280=NOT(n_14310)
n_5055=NOT(g47090_I1_out)
n_2650=NOT(n_3230)
n_10737=NOT(g40910_I1_out)
g38300_X_S0_1=NOT(n_14132)
n_5827=NOT(g45839_I1_out)
n_8119=NOT(g42831_I1_out)
n_1735=NOT(\u4_u1_buf0_orig_reg_20__P0000)
u4_u3_dma_ack_wr1=NOT(u4_u3_dma_ack_wr1_reg_P0000)
n_6338=NOT(n_6032)
\u0_u0_chirp_cnt_reg_0__Q=NOT(\u0_u0_chirp_cnt_reg_0__P0000)
n_5744=NOT(\u0_u0_me_cnt_6_)
n_4349=NOT(g47802_I2_out)
n_422=NOT(n_1244)
n_6284=NOT(g44428_I1_out)
\u4_u1_buf0_orig_reg_12__Q=NOT(\u4_u1_buf0_orig_reg_12__P0000)
\u4_u2_buf0_orig_m3_reg_4__P0000=NOT(\u4_u2_buf0_orig_m3_reg_4__P0001)
n_14055=NOT(n_14054)
n_12132=NOT(g39762_I1_out)
mdout_225=NOT(\u1_u2_dout_r_reg_16__P0000)
n_10728=NOT(n_5738)
n_4051=NOT(g47145_I2_out)
n_4014=NOT(n_4930)
u1_u2_rd_buf_162=NOT(\u1_u2_rd_buf1_reg_6__P0000)
n_14460=NOT(n_14457)
\u1_u3_tx_data_to_cnt_6_=NOT(\u1_u3_tx_data_to_cnt_reg_6__P0000)
\u1_u3_idin_reg_28__P0000=NOT(\u1_u3_idin_reg_28__P0001)
n_7263=NOT(u4_ep1_buf_772)
n_1369=NOT(n_1236)
\u4_u2_csr0_reg_11__Q=NOT(\u4_u2_csr0_reg_11__P0000)
g37752_X_S0_1=NOT(n_9328)
g42995_X_S0_1=NOT(n_8812)
\u4_u1_buf0_reg_3__P0000=NOT(\u4_u1_buf0_reg_3__P0001)
mdout_222=NOT(\u1_u2_dout_r_reg_13__P0000)
\u4_u3_dma_out_left_reg_11__P0000=NOT(\u4_u3_dma_out_left_reg_11__P0001)
\u1_u3_new_sizeb_reg_7__Q=NOT(\u1_u3_new_sizeb_reg_7__P0000)
n_5139=NOT(g47128_I1_out)
n_9106=NOT(g43535_I2_out)
\u1_u3_rx_ack_to_cnt_6_=NOT(\u1_u3_rx_ack_to_cnt_reg_6__P0000)
n_9025=NOT(u4_ep3_buf_1340)
u4_ep3_csr_1970=NOT(\u4_u3_csr1_reg_1__P0000)
\u4_u1_buf0_orig_m3_reg_1__P0000=NOT(\u4_u1_buf0_orig_m3_reg_1__P0001)
\u1_u1_crc16_reg_13__P0000=NOT(\u1_u1_crc16_reg_13__P0001)
g45_X_S0_1=NOT(n_12846)
wb_data_o_23_=NOT(\u5_wb_data_o_reg_23__P0000)
u0_u0_usb_reset_reg_P0000=NOT(u0_u0_usb_reset_reg_P0001)
n_246=NOT(\u1_u2_state_5_)
n_6192=NOT(n_6569)
n_3968=NOT(g47745_I2_out)
\u1_u3_next_dpid_reg_0__P0000=NOT(\u1_u3_next_dpid_reg_0__P0001)
n_2245=NOT(g47671_I1_out)
n_3477=NOT(n_3476)
n_4147=NOT(g47615_I1_out)
n_5822=NOT(\u4_buf0_reg_22__P0000)
n_4800=NOT(g47805_I2_out)
\u4_u3_csr0_reg_11__P0000=NOT(\u4_u3_csr0_reg_11__P0001)
\u4_u1_buf0_reg_12__Q=NOT(\u4_u1_buf0_reg_12__P0000)
n_7033=NOT(g43127_I2_out)
n_10413=NOT(g39624_I4_out)
n_5385=NOT(rx_active)
rf2wb_d_546=NOT(\u4_dout_reg_21__P0000)
\u1_u2_rd_buf1_reg_15__P0000=NOT(\u1_u2_rd_buf1_reg_15__P0001)
u1_u2_rd_buf_145=NOT(\u1_u2_rd_buf0_reg_20__P0000)
n_14457=NOT(n_14456)
\u1_u2_rd_buf0_reg_3__P0000=NOT(\u1_u2_rd_buf0_reg_3__P0001)
n_9857=NOT(u1_adr_258)
u1_u3_size_next_r_74=NOT(\u1_u3_size_next_r_reg_9__P0000)
\u4_buf1_reg_10__Q=NOT(\u4_buf1_reg_10__P0000)
n_4454=NOT(g47688_I2_out)
\u5_wb_data_o_reg_12__P0000=NOT(\u5_wb_data_o_reg_12__P0001)
\u4_u0_dma_out_cnt_3_=NOT(\u4_u0_dma_out_cnt_reg_3__P0000)
n_1514=NOT(n_8359)
n_2580=NOT(\u4_u2_buf0_orig_19_)
\u1_u3_idin_reg_12__P0000=NOT(\u1_u3_idin_reg_12__P0001)
\u4_u1_buf0_orig_m3_reg_2__Q=NOT(\u4_u1_buf0_orig_m3_reg_2__P0000)
madr_199=NOT(\u1_u2_adr_cw_reg_4__P0000)
n_8730=NOT(g42928_I1_out)
n_9003=NOT(u4_ep3_buf_836)
n_9105=NOT(g43536_I2_out)
n_11914=NOT(g40417_I1_out)
\u4_u0_buf1_reg_4__Q=NOT(\u4_u0_buf1_reg_4__P0000)
u1_u2_dtmp_r_66=NOT(\u1_u2_dtmp_r_reg_3__P0000)
\u4_inta_msk_0_=NOT(\u4_inta_msk_reg_0__P0000)
\u4_u1_buf0_orig_m3_reg_3__Q=NOT(\u4_u1_buf0_orig_m3_reg_3__P0000)
\u4_u3_buf0_reg_16__Q=NOT(\u4_u3_buf0_reg_16__P0000)
\u4_buf0_reg_1__P0000=NOT(\u4_buf0_reg_1__P0001)
n_14086=NOT(g54781_I1_out)
n_6643=NOT(u4_u2_buf0_orig_108)
n_10478=NOT(g42897_I1_out)
u0_u0_ls_k_r_reg_P0000=NOT(u0_u0_ls_k_r_reg_P0001)
\u4_u3_dma_out_cnt_reg_2__P0000=NOT(\u4_u3_dma_out_cnt_reg_2__P0001)
rf2wb_d_529=NOT(\u4_dout_reg_4__P0000)
\u4_u0_buf0_reg_14__P0000=NOT(\u4_u0_buf0_reg_14__P0001)
\u1_u3_idin_reg_1__P0000=NOT(\u1_u3_idin_reg_1__P0001)
n_5144=NOT(g47086_I1_out)
\u1_sof_time_reg_0__P0000=NOT(\u1_sof_time_reg_0__P0001)
n_7027=NOT(\u4_u1_buf0_orig_m3_10_)
u1_u2_dtmp_r_87=NOT(\u1_u2_dtmp_r_reg_24__P0000)
n_5342=NOT(buf_188)
n_8097=NOT(g42965_I2_out)
g40443_X_S0_1=NOT(n_11381)
g54761_X_S0_1=NOT(n_14061)
\u4_u3_buf0_orig_reg_12__Q=NOT(\u4_u3_buf0_orig_reg_12__P0000)
\u1_u3_size_next_r_reg_5__P0000=NOT(\u1_u3_size_next_r_reg_5__P0001)
n_7195=NOT(g45415_I2_out)
\u4_u1_csr1_reg_10__Q=NOT(\u4_u1_csr1_reg_10__P0000)
n_1267=NOT(n_679)
\u1_u3_adr_r_reg_12__P0000=NOT(\u1_u3_adr_r_reg_12__P0001)
u0_u0_idle_cnt1_clr_reg_P0000=NOT(u0_u0_idle_cnt1_clr_reg_P0001)
\u4_u3_csr0_reg_7__P0000=NOT(\u4_u3_csr0_reg_7__P0001)
\u1_u1_state_2_=NOT(\u1_u1_state_reg_2__P0000)
n_8589=NOT(u4_ep2_buf_1328)
n_7599=NOT(g45421_I2_out)
n_2692=NOT(n_2691)
n_2417=NOT(g48747_I1_out)
\u0_u0_chirp_cnt_reg_2__Q=NOT(\u0_u0_chirp_cnt_reg_2__P0000)
g43644_X_S0_1=NOT(n_6484)
\u4_u1_buf0_reg_7__P0000=NOT(\u4_u1_buf0_reg_7__P0001)
n_5552=NOT(n_13437)
n_692=NOT(n_2396)
u4_u2_dma_req_out_hold_reg_P0000=NOT(u4_u2_dma_req_out_hold_reg_P0001)
n_10973=NOT(g40884_I1_out)
\u1_u3_rx_ack_to_cnt_reg_6__P0000=NOT(\u1_u3_rx_ack_to_cnt_reg_6__P0001)
\u4_u2_buf0_reg_23__Q=NOT(\u4_u2_buf0_reg_23__P0000)
n_1562=NOT(n_1597)
u1_u1_crc_297=NOT(\u1_u1_crc16_reg_14__P0000)
n_10757=NOT(g40895_I1_out)
n_7034=NOT(g43126_I2_out)
n_7181=NOT(u4_ep1_buf_1302)
\u1_u0_crc16_sum_reg_5__P0000=NOT(\u1_u0_crc16_sum_reg_5__P0001)
\u4_u1_buf0_reg_8__P0000=NOT(\u4_u1_buf0_reg_8__P0001)
g39421_X_S0_1=NOT(n_11872)
\u4_u1_buf1_reg_9__P0000=NOT(\u4_u1_buf1_reg_9__P0001)
g42972_X_S0_1=NOT(wb_addr_i_17_)
n_3987=NOT(g47698_I2_out)
\u0_u0_state_5_=NOT(\u0_u0_state_reg_5__P0000)
n_2879=NOT(\u0_u0_me_cnt_reg_3__P0000)
\u4_dout_reg_23__P0000=NOT(\u4_dout_reg_23__P0001)
n_254=NOT(\u4_u3_dma_out_cnt_0_)
n_6704=NOT(u4_ep3_csr)
g39604_X_S0_1=NOT(u1_u2_word_done)
\u4_u1_ienb_reg_2__Q=NOT(\u4_u1_ienb_reg_2__P0000)
u1_u2_dtmp_r_89=NOT(\u1_u2_dtmp_r_reg_26__P0000)
n_591=NOT(n_1013)
\u1_u3_state_reg_5__P0000=NOT(\u1_u3_state_reg_5__P0001)
n_964=NOT(\u0_u0_me_ps2_0_)
n_13831=NOT(g54553_I1_out)
\u4_u3_buf0_reg_26__Q=NOT(\u4_u3_buf0_reg_26__P0000)
n_2155=NOT(n_1639)
\u4_intb_msk_reg_3__Q=NOT(\u4_intb_msk_reg_3__P0000)
n_5328=NOT(g44582_I2_out)
\u1_u3_size_next_r_reg_8__P0000=NOT(\u1_u3_size_next_r_reg_8__P0001)
n_8923=NOT(u4_ep3_buf_1358)
\u4_u0_iena_reg_1__P0000=NOT(\u4_u0_iena_reg_1__P0001)
n_5797=NOT(g46311_I1_out)
\u4_buf1_reg_23__P0000=NOT(\u4_buf1_reg_23__P0001)
n_11926=NOT(g39618_I1_out)
\u4_u3_buf0_orig_reg_17__P0000=NOT(\u4_u3_buf0_orig_reg_17__P0001)
n_6383=NOT(g40766_I1_out)
n_5389=NOT(g43418_I1_out)
n_7739=NOT(n_9131)
n_13217=NOT(n_13210)
\u4_u0_buf0_reg_5__Q=NOT(\u4_u0_buf0_reg_5__P0000)
\u4_u0_dma_out_cnt_reg_1__P0000=NOT(\u4_u0_dma_out_cnt_reg_1__P0001)
n_3003=NOT(g48855_I2_out)
n_7239=NOT(g45383_I2_out)
n_3007=NOT(g48828_I2_out)
n_8974=NOT(g43615_I2_out)
n_14050=NOT(n_14049)
\u4_u1_buf0_reg_26__P0000=NOT(\u4_u1_buf0_reg_26__P0001)
n_12012=NOT(g39218_I1_out)
n_4948=NOT(g45959_I1_out)
n_1829=NOT(n_1780)
\u4_u3_buf0_orig_reg_9__P0000=NOT(\u4_u3_buf0_orig_reg_9__P0001)
\u1_u3_size_next_r_reg_11__P0000=NOT(\u1_u3_size_next_r_reg_11__P0001)
n_12387=NOT(g38999_I1_out)
n_4003=NOT(g47597_I1_out)
g44640_X_S0_1=NOT(n_9823)
n_9861=NOT(u1_adr_266)
g39383_X_S0_1=NOT(n_11854)
n_2749=NOT(g47473_I1_out)
\u4_u0_dma_out_left_reg_11__Q=NOT(\u4_u0_dma_out_left_reg_11__P0000)
n_7673=NOT(g45369_I2_out)
\u4_u2_buf0_orig_reg_26__P0000=NOT(\u4_u2_buf0_orig_reg_26__P0001)
u1_u2_dtmp_r_77=NOT(\u1_u2_dtmp_r_reg_14__P0000)
n_9584=NOT(g43289_I1_out)
n_2586=NOT(g48724_I1_out)
n_5668=NOT(g44494_I1_out)
\u4_buf0_reg_14__P0000=NOT(\u4_buf0_reg_14__P0001)
\u4_dout_reg_11__P0000=NOT(\u4_dout_reg_11__P0001)
n_1547=NOT(n_1279)
\u4_u3_dma_out_cnt_reg_10__P0000=NOT(\u4_u3_dma_out_cnt_reg_10__P0001)
n_5380=NOT(n_5265)
wb_data_o_16_=NOT(\u5_wb_data_o_reg_16__P0000)
frm_nat_362=NOT(\u1_sof_time_reg_8__P0000)
\u4_u2_dma_in_cnt_reg_6__P0000=NOT(\u4_u2_dma_in_cnt_reg_6__P0001)
\u1_u0_crc16_sum_12_=NOT(\u1_u0_crc16_sum_reg_12__P0000)
\u4_u1_buf0_orig_reg_27__P0000=NOT(\u4_u1_buf0_orig_reg_27__P0001)
\u4_u3_dma_out_left_reg_10__P0000=NOT(\u4_u3_dma_out_left_reg_10__P0001)
n_11137=NOT(g41375_I1_out)
n_3608=NOT(g47487_I1_out)
u4_ep0_csr_1878=NOT(\u4_u0_csr1_reg_2__P0000)
g40447_X_S0_1=NOT(n_11381)
n_5784=NOT(g46355_I1_out)
n_8453=NOT(n_13842)
n_9116=NOT(g43530_I2_out)
buf_179=NOT(\u4_buf1_reg_22__P0000)
\u4_u1_buf0_reg_9__Q=NOT(\u4_u1_buf0_reg_9__P0000)
\u1_u3_new_size_reg_8__P0000=NOT(\u1_u3_new_size_reg_8__P0001)
n_5642=NOT(g44710_I2_out)
\u4_u1_buf0_reg_0__Q=NOT(\u4_u1_buf0_reg_0__P0000)
n_7178=NOT(g45422_I2_out)
n_2853=NOT(n_1155)
\u1_hms_cnt_reg_3__P0000=NOT(\u1_hms_cnt_reg_3__P0001)
\u0_rx_data_reg_0__Q=NOT(\u0_rx_data_reg_0__P0000)
\u4_u0_ienb_reg_2__P0000=NOT(\u4_u0_ienb_reg_2__P0001)
n_5351=NOT(\u4_u3_dma_out_left_3_)
mdout_216=NOT(\u1_u2_dout_r_reg_7__P0000)
n_2029=NOT(g48825_I2_out)
wb_data_o_22_=NOT(\u5_wb_data_o_reg_22__P0000)
g44627_X_S0_1=NOT(n_8925)
n_1583=NOT(n_419)
n_8641=NOT(n_8640)
n_3738=NOT(g47572_I1_out)
n_800=NOT(\u4_u2_dma_in_cnt_5_)
n_8203=NOT(g42743_I1_out)
n_5943=NOT(g44931_I1_out)
n_4499=NOT(n_4498)
n_11940=NOT(g39201_I1_out)
n_10344=NOT(g42322_I2_out)
\u4_u1_iena_reg_5__Q=NOT(\u4_u1_iena_reg_5__P0000)
u4_ep2_csr_1949=NOT(\u4_u2_csr1_reg_11__P0000)
n_7586=NOT(u4_ep0_buf_760)
n_3445=NOT(n_2480)
g39397_X_S0_1=NOT(n_11848)
n_4802=NOT(g47790_I2_out)
u1_u3_out_to_small_reg_P0000=NOT(u1_u3_out_to_small_reg_P0001)
n_696=NOT(\u4_u0_buf0_orig_29_)
g43057_X_S0_1=NOT(n_10024)
n_5046=NOT(g45213_I1_out)
\u4_u0_buf1_reg_14__P0000=NOT(\u4_u0_buf1_reg_14__P0001)
\u4_u3_buf0_orig_reg_30__P0000=NOT(\u4_u3_buf0_orig_reg_30__P0001)
g39424_X_S0_1=NOT(n_11866)
u4_u3_ep_match_r_reg_P0000=NOT(u4_u3_ep_match_r_reg_P0001)
u4_nse_err_r_reg_Q=NOT(u4_nse_err_r_reg_P0000)
n_6182=NOT(n_6181)
n_4947=NOT(g43411_I1_out)
\u4_u3_buf0_orig_26_=NOT(\u4_u3_buf0_orig_reg_26__P0000)
g38229_X_S0_1=NOT(n_9328)
wb_data_o_4_=NOT(\u5_wb_data_o_reg_4__P0000)
n_11775=NOT(g40720_I1_out)
u4_match_r1_reg_P0000=NOT(u4_match_r1_reg_P0001)
\u4_u0_dma_in_cnt_reg_5__P0000=NOT(\u4_u0_dma_in_cnt_reg_5__P0001)
g47943_X_S0_1=NOT(n_3567)
n_1780=NOT(\u1_u2_sizu_c_reg_5__P0000)
n_9172=NOT(n_14032)
n_119=NOT(\u4_int_srcb_2_)
\u1_u3_rx_ack_to_cnt_reg_4__P0000=NOT(\u1_u3_rx_ack_to_cnt_reg_4__P0001)
\u4_u3_buf0_orig_m3_reg_5__Q=NOT(\u4_u3_buf0_orig_m3_reg_5__P0000)
n_9973=NOT(g39964_I1_out)
g38131_X_S0_1=NOT(n_12895)
n_10968=NOT(g40888_I1_out)
buf0_set=NOT(u1_u3_buf0_set_reg_P0000)
mdout_219=NOT(\u1_u2_dout_r_reg_10__P0000)
u1_u3_buf0_st_max_reg_Q=NOT(u1_u3_buf0_st_max_reg_P0000)
n_4516=NOT(g47156_I2_out)
\u4_u2_buf1_reg_14__Q=NOT(\u4_u2_buf1_reg_14__P0000)
g47868_X_S0_1=NOT(n_2377)
n_4341=NOT(g47818_I2_out)
n_4748=NOT(\u4_buf0_reg_21__P0000)
\u4_u1_dma_out_cnt_6_=NOT(\u4_u1_dma_out_cnt_reg_6__P0000)
n_2803=NOT(g47153_I2_out)
n_11134=NOT(g41379_I1_out)
\u4_dout_reg_30__P0000=NOT(\u4_dout_reg_30__P0001)
n_10146=NOT(g41369_I1_out)
n_10212=NOT(g40872_I1_out)
n_7138=NOT(n_13676)
n_10923=NOT(g38532_I1_out)
\u4_u3_dma_in_cnt_reg_8__P0000=NOT(\u4_u3_dma_in_cnt_reg_8__P0001)
n_341=NOT(madr_201)
n_7150=NOT(u4_ep1_buf_790)
\u0_u0_state_reg_12__P0000=NOT(\u0_u0_state_reg_12__P0001)
n_1966=NOT(n_1965)
n_5710=NOT(\u1_u2_adr_cw_reg_9__P0000)
\u1_u3_idin_reg_27__P0000=NOT(\u1_u3_idin_reg_27__P0001)
u1_sizu_c_397=NOT(\u1_u2_sizu_c_reg_9__P0000)
\u4_u3_dma_out_left_reg_1__Q=NOT(\u4_u3_dma_out_left_reg_1__P0000)
\u4_u2_buf0_reg_11__P0000=NOT(\u4_u2_buf0_reg_11__P0001)
n_8671=NOT(rx_data_64)
\u4_dout_reg_27__P0000=NOT(\u4_dout_reg_27__P0001)
g44712_X_S0_1=NOT(u0_u0_me_ps_2_5_us)
n_7618=NOT(g45403_I2_out)
n_484=NOT(\u0_u0_me_ps2_4_)
\u4_u0_buf0_orig_m3_reg_2__P0000=NOT(\u4_u0_buf0_orig_m3_reg_2__P0001)
n_8094=NOT(g43021_I2_out)
\u4_u0_csr1_reg_10__P0000=NOT(\u4_u0_csr1_reg_10__P0001)
\u1_u0_d1_reg_2__P0000=NOT(\u1_u0_d1_reg_2__P0001)
n_5773=NOT(n_5477)
frm_nat_359=NOT(\u1_sof_time_reg_5__P0000)
n_8115=NOT(g42837_I1_out)
n_6477=NOT(g42957_I2_out)
n_1055=NOT(n_2243)
u1_sizu_c_389=NOT(\u1_u2_sizu_c_reg_1__P0000)
n_6989=NOT(u4_u3_buf0_orig_112)
n_11139=NOT(g41361_I1_out)
g37912_X_S0_1=NOT(n_9542)
g42990_X_S0_1=NOT(n_9912)
\u4_u3_buf1_reg_21__P0000=NOT(\u4_u3_buf1_reg_21__P0001)
n_5349=NOT(\u4_u1_dma_out_left_3_)
\u4_u1_dma_in_cnt_reg_1__P0000=NOT(\u4_u1_dma_in_cnt_reg_1__P0001)
n_9580=NOT(g40656_I1_out)
u5_wb_ack_o_reg_P0000=NOT(u5_wb_ack_o_reg_P0001)
n_10740=NOT(g40908_I1_out)
u4_u0_dma_req_out_hold_reg_P0000=NOT(u4_u0_dma_req_out_hold_reg_P0001)
\u1_u2_rd_buf0_reg_14__P0000=NOT(\u1_u2_rd_buf0_reg_14__P0001)
n_13025=NOT(g38472_I1_out)
n_7366=NOT(g43630_I1_out)
n_5792=NOT(n_5501)
\u4_u3_buf1_reg_19__P0000=NOT(\u4_u3_buf1_reg_19__P0001)
n_6249=NOT(n_6248)
n_1579=NOT(n_1578)
n_5514=NOT(g46300_I1_out)
n_388=NOT(n_5537)
g38019_X_S0_1=NOT(n_10024)
n_13014=NOT(g38347_I1_out)
u1_u2_rd_buf_186=NOT(\u1_u2_rd_buf1_reg_30__P0000)
g43642_X_S0_1=NOT(u1_idma_done)
n_4422=NOT(g47713_I2_out)
n_957=NOT(u4_u2_iena)
\u1_u0_pid_reg_0__P0000=NOT(\u1_u0_pid_reg_0__P0001)
n_910=NOT(u1_u2_rx_data_st_r_2)
n_4442=NOT(n_2353)
n_2751=NOT(n_2317)
u1_u3_size_next_r_67=NOT(\u1_u3_size_next_r_reg_2__P0000)
n_8612=NOT(u4_ep2_buf_1320)
\u4_u3_dma_in_cnt_9_=NOT(\u4_u3_dma_in_cnt_reg_9__P0000)
g44691_X_S0_1=NOT(n_9548)
wb_data_o_2_=NOT(\u5_wb_data_o_reg_2__P0000)
n_9554=NOT(g40922_I2_out)
n_1254=NOT(n_1253)
\u4_buf0_reg_10__P0000=NOT(\u4_buf0_reg_10__P0001)
u4_u1_r1_reg_Q=NOT(u4_u1_r1_reg_P0000)
n_5078=NOT(g46394_I1_out)
n_9723=NOT(g42274_I2_out)
\u4_u0_buf1_reg_20__Q=NOT(\u4_u0_buf1_reg_20__P0000)
n_4494=NOT(g43377_I1_out)
n_8113=NOT(g42839_I1_out)
n_1156=NOT(g48557_I1_out)
n_7183=NOT(g45420_I2_out)
wb_data_o_20_=NOT(\u5_wb_data_o_reg_20__P0000)
\u1_u3_new_size_reg_13__Q=NOT(\u1_u3_new_size_reg_13__P0000)
n_6261=NOT(g44569_I1_out)
\u4_u1_int_stat_reg_5__P0000=NOT(\u4_u1_int_stat_reg_5__P0001)
n_7113=NOT(g48526_I1_out)
g37757_X_S0_1=NOT(n_7900)
\u5_wb_data_o_reg_7__P0000=NOT(\u5_wb_data_o_reg_7__P0001)
n_5857=NOT(g45660_I1_out)
n_1481=NOT(n_2008)
u0_u0_usb_attached_reg_P0000=NOT(u0_u0_usb_attached_reg_P0001)
\u4_u2_ienb_reg_0__P0000=NOT(\u4_u2_ienb_reg_0__P0001)
n_7656=NOT(u4_ep1_buf_1303)
n_9712=NOT(g42284_I2_out)
u4_u2_set_r_reg_P0000=NOT(u4_u2_set_r_reg_P0001)
\u1_u2_dtmp_r_reg_4__P0000=NOT(\u1_u2_dtmp_r_reg_4__P0001)
n_8199=NOT(g42747_I1_out)
n_4723=NOT(g46430_I1_out)
n_882=NOT(u4_u3_iena_919)
\u4_u3_dma_out_left_reg_4__P0000=NOT(\u4_u3_dma_out_left_reg_4__P0001)
n_8677=NOT(rx_data_62)
u0_u0_T1_gt_3_0_mS_reg_P0000=NOT(u0_u0_T1_gt_3_0_mS_reg_P0001)
g37441_X_S0_1=NOT(n_13104)
n_11010=NOT(g37615_I1_out)
n_4824=NOT(g47693_I2_out)
g39619_X_S0_1=NOT(u4_u1_r5)
u4_u2_ep_match_r_reg_P0000=NOT(u4_u2_ep_match_r_reg_P0001)
n_4361=NOT(g47785_I2_out)
n_11083=NOT(n_10883)
\u4_u1_buf1_reg_0__Q=NOT(\u4_u1_buf1_reg_0__P0000)
\u1_u2_rx_data_st_r_reg_0__P0000=NOT(\u1_u2_rx_data_st_r_reg_0__P0001)
n_8953=NOT(n_8669)
\u4_u2_buf0_reg_29__P0000=NOT(\u4_u2_buf0_reg_29__P0001)
n_6606=NOT(u4_u2_buf0_orig_101)
\u4_u1_csr0_reg_10__P0000=NOT(\u4_u1_csr0_reg_10__P0001)
g46641_X_S0_1=NOT(u0_u0_me_ps_2_5_us)
n_7607=NOT(u4_ep1_buf_1286)
g40441_X_S0_1=NOT(u4_u2_r5)
n_4588=NOT(g47138_I2_out)
g43073_X_S0_1=NOT(n_7900)
\u4_csr_reg_9__P0000=NOT(\u4_csr_reg_9__P0001)
n_101=NOT(u1_u0_d_43)
n_11864=NOT(n_11622)
n_9233=NOT(n_9184)
u1_u2_idma_done_reg_Q=NOT(u1_u2_idma_done_reg_P0000)
g38216_X_S0_1=NOT(n_9823)
n_8918=NOT(u4_ep3_buf_1360)
\u4_u1_buf1_reg_10__Q=NOT(\u4_u1_buf1_reg_10__P0000)
g38227_X_S0_1=NOT(n_9548)
\u4_u1_ienb_reg_4__P0000=NOT(\u4_u1_ienb_reg_4__P0001)
n_4656=NOT(g46434_I1_out)
\u0_u0_me_ps2_reg_7__Q=NOT(\u0_u0_me_ps2_reg_7__P0000)
\u4_u0_dma_in_cnt_reg_8__P0000=NOT(\u4_u0_dma_in_cnt_reg_8__P0001)
n_11169=NOT(g40839_I1_out)
n_7685=NOT(n_6191)
n_14483=NOT(n_12273)
n_7451=NOT(g42667_I1_out)
n_14417=NOT(g55095_I1_out)
n_8646=NOT(n_9241)
\u4_u3_buf0_orig_m3_reg_11__Q=NOT(\u4_u3_buf0_orig_m3_reg_11__P0000)
\u1_u3_adr_reg_7__P0000=NOT(\u1_u3_adr_reg_7__P0001)
n_7978=NOT(u4_ep2_buf_1334)
g44666_X_S0_1=NOT(n_9542)
\u4_u1_dma_out_cnt_reg_1__P0000=NOT(\u4_u1_dma_out_cnt_reg_1__P0001)
n_11848=NOT(n_11622)
n_12055=NOT(g38785_I1_out)
\u4_u0_buf0_reg_22__P0000=NOT(\u4_u0_buf0_reg_22__P0001)
n_2366=NOT(n_477)
n_7153=NOT(u4_ep1_buf_783)
n_12539=NOT(g38848_I1_out)
n_11769=NOT(g40725_I1_out)
n_2761=NOT(n_3676)
n_7591=NOT(u4_ep1_buf_1282)
\u4_u2_dma_out_cnt_11_=NOT(\u4_u2_dma_out_cnt_reg_11__P0000)
n_6427=NOT(u4_u3_buf0_orig_108)
idin_326=NOT(\u1_u3_idin_reg_6__P0000)
g47175_X_S0_1=NOT(n_3454)
n_1580=NOT(n_1868)
g42240_X_S0_1=NOT(n_10014)
\u4_u0_dma_in_cnt_reg_4__P0000=NOT(\u4_u0_dma_in_cnt_reg_4__P0001)
u4_ep0_csr_1871=NOT(\u4_u0_csr0_reg_10__P0000)
n_9491=NOT(g41234_I1_out)
n_5442=NOT(g46609_I4_out)
\u4_u0_buf1_reg_12__P0000=NOT(\u4_u0_buf1_reg_12__P0001)
g44649_X_S0_1=NOT(n_9823)
\u4_u3_buf0_orig_reg_0__Q=NOT(\u4_u3_buf0_orig_reg_0__P0000)
\u1_u2_dtmp_r_reg_22__P0000=NOT(\u1_u2_dtmp_r_reg_22__P0001)
n_5077=NOT(g44877_I1_out)
u4_u2_r4=NOT(u4_u2_r4_reg_P0000)
\u4_u2_ienb_reg_1__P0000=NOT(\u4_u2_ienb_reg_1__P0001)
\u1_u0_token1_reg_3__P0000=NOT(\u1_u0_token1_reg_3__P0001)
\u4_u0_dma_out_left_9_=NOT(\u4_u0_dma_out_left_reg_9__P0000)
\u4_u1_dma_out_cnt_reg_3__P0000=NOT(\u4_u1_dma_out_cnt_reg_3__P0001)
n_3149=NOT(g47604_I1_out)
n_11140=NOT(g41359_I2_out)
n_2739=NOT(g47498_I1_out)
n_2668=NOT(n_2992)
frm_nat_360=NOT(\u1_sof_time_reg_6__P0000)
\u4_dout_reg_13__P0000=NOT(\u4_dout_reg_13__P0001)
\u4_u1_buf0_orig_m3_reg_0__Q=NOT(\u4_u1_buf0_orig_m3_reg_0__P0000)
n_13095=NOT(g37450_I1_out)
g37666_X_S0_1=NOT(n_9912)
\u4_csr_reg_30__P0000=NOT(\u4_csr_reg_30__P0001)
\u4_u0_buf0_orig_m3_reg_8__Q=NOT(\u4_u0_buf0_orig_m3_reg_8__P0000)
\u4_u3_buf0_orig_reg_13__P0000=NOT(\u4_u3_buf0_orig_reg_13__P0001)
n_8198=NOT(g42748_I1_out)
u1_u3_size_next_r_66=NOT(\u1_u3_size_next_r_reg_1__P0000)
u4_u1_inta_reg_P0000=NOT(u4_u1_inta_reg_P0001)
\u4_u3_buf0_orig_reg_19__P0000=NOT(\u4_u3_buf0_orig_reg_19__P0001)
idin_340=NOT(\u1_u3_idin_reg_20__P0000)
n_439=NOT(n_592)
n_8990=NOT(u4_ep3_buf_823)
\u1_u0_d0_reg_4__P0000=NOT(\u1_u0_d0_reg_4__P0001)
n_10427=NOT(g37952_I1_out)
n_3648=NOT(g47126_I2_out)
n_10338=NOT(g42327_I2_out)
n_12018=NOT(g39195_I1_out)
madr_203=NOT(\u1_u2_adr_cw_reg_8__P0000)
madr_197=NOT(\u1_u2_adr_cw_reg_2__P0000)
n_787=NOT(n_421)
g38221_X_S0_1=NOT(n_9829)
\u4_buf0_reg_26__P0000=NOT(\u4_buf0_reg_26__P0001)
g47889_X_S0_1=NOT(n_2377)
n_6972=NOT(u4_u1_buf0_orig_113)
n_14400=NOT(n_14399)
g38000_X_S0_1=NOT(n_10206)
\u1_u3_new_size_reg_7__Q=NOT(\u1_u3_new_size_reg_7__P0000)
\u4_u2_buf1_reg_19__P0000=NOT(\u4_u2_buf1_reg_19__P0001)
u1_u1_crc_292=NOT(\u1_u1_crc16_reg_9__P0000)
n_5892=NOT(n_5665)
n_5375=NOT(n_5125)
n_14109=NOT(g54811_I1_out)
\u0_u0_idle_cnt1_reg_3__P0000=NOT(\u0_u0_idle_cnt1_reg_3__P0001)
n_10215=NOT(g40869_I1_out)
\u1_u2_rd_buf0_reg_25__P0000=NOT(\u1_u2_rd_buf0_reg_25__P0001)
u1_hms_clk_reg_P0000=NOT(u1_hms_clk_reg_P0001)
n_1140=NOT(u4_ep1_csr_1901)
n_8056=NOT(n_9180)
\u4_u2_dma_out_left_reg_0__Q=NOT(\u4_u2_dma_out_left_reg_0__P0000)
\u4_u3_buf1_reg_30__P0000=NOT(\u4_u3_buf1_reg_30__P0001)
n_7580=NOT(g45444_I1_out)
\u0_u0_idle_cnt1_3_=NOT(\u0_u0_idle_cnt1_reg_3__P0000)
u1_u2_dtmp_r_82=NOT(\u1_u2_dtmp_r_reg_19__P0000)
n_7686=NOT(u4_ep0_buf_1257)
\u4_u3_buf1_reg_20__Q=NOT(\u4_u3_buf1_reg_20__P0000)
\u4_u3_buf1_reg_3__P0000=NOT(\u4_u3_buf1_reg_3__P0001)
n_7777=NOT(g43179_I1_out)
u1_u2_mwe_reg_Q=NOT(u1_u2_mwe_reg_P0000)
u1_frame_no_same_reg_Q=NOT(u1_frame_no_same_reg_P0000)
n_7227=NOT(u4_ep1_buf_1297)
\u4_csr_reg_12__P0000=NOT(\u4_csr_reg_12__P0001)
n_285=NOT(n_6142)
\u4_u3_csr1_reg_10__P0000=NOT(\u4_u3_csr1_reg_10__P0001)
n_10969=NOT(g40887_I1_out)
u1_u2_wr_done_r=NOT(u1_u2_wr_done_r_reg_P0000)
n_2625=NOT(n_3252)
n_3750=NOT(g47632_I1_out)
n_11966=NOT(g40427_I1_out)
n_5089=NOT(g44804_I1_out)
n_4920=NOT(g46082_I1_out)
g44619_X_S0_1=NOT(n_6544)
n_8894=NOT(u4_ep3_buf0)
n_8981=NOT(g43612_I2_out)
n_4048=NOT(g47160_I4_out)
n_9997=NOT(g42342_I2_out)
u4_ep0_csr_1869=NOT(\u4_u0_csr0_reg_8__P0000)
n_3161=NOT(g47614_I1_out)
n_40=NOT(u0_u0_T2_gt_100_uS)
n_8112=NOT(g42840_I1_out)
\u4_u0_buf0_reg_26__P0000=NOT(\u4_u0_buf0_reg_26__P0001)
g39611_X_S0_1=NOT(u1_u2_word_done)
n_778=NOT(\u5_state_2_)
n_10964=NOT(g40891_I1_out)
n_5483=NOT(g46362_I1_out)
n_3023=NOT(g48730_I1_out)
n_4438=NOT(g47704_I2_out)
u4_u1_int_stat_952=NOT(\u4_u1_int_stat_reg_4__P0000)
g42974_X_S0_1=NOT(wb_addr_i_17_)
g37668_X_S0_1=NOT(n_8518)
rf2wb_d_545=NOT(\u4_dout_reg_20__P0000)
n_7391=NOT(g43137_I2_out)
\u4_u2_buf1_reg_11__P0000=NOT(\u4_u2_buf1_reg_11__P0001)
u4_attach_r1=NOT(u4_attach_r1_reg_P0000)
\u4_u1_ienb_reg_5__Q=NOT(\u4_u1_ienb_reg_5__P0000)
g38028_X_S0_1=NOT(n_7900)
n_8992=NOT(u4_ep3_buf_841)
u1_u2_rd_buf_151=NOT(\u1_u2_rd_buf0_reg_26__P0000)
\u4_u2_buf1_reg_3__P0000=NOT(\u4_u2_buf1_reg_3__P0001)
n_5445=NOT(n_5194)
\u1_u2_rx_data_st_r_reg_7__Q=NOT(\u1_u2_rx_data_st_r_reg_7__P0000)
n_4399=NOT(g47737_I2_out)
\u4_u3_buf0_reg_9__P0000=NOT(\u4_u3_buf0_reg_9__P0001)
n_5881=NOT(g45342_I1_out)
\u0_u0_idle_cnt1_next_reg_6__P0000=NOT(\u0_u0_idle_cnt1_next_reg_6__P0001)
\u4_u0_buf0_reg_29__P0000=NOT(\u4_u0_buf0_reg_29__P0001)
u1_u2_dtmp_r_76=NOT(\u1_u2_dtmp_r_reg_13__P0000)
n_5041=NOT(g45258_I1_out)
n_7643=NOT(u4_ep1_buf_1289)
g43091_X_S0_1=NOT(n_7900)
\u4_u3_buf0_orig_m3_reg_9__Q=NOT(\u4_u3_buf0_orig_m3_reg_9__P0000)
n_4257=NOT(g48824_I2_out)
n_10275=OR(g43092_OUT1_Y_1,g43092_OUT2_Y_1)
n_13272=OR(g54048_OUT1_Y_1,g54048_OUT2_Y_1)
n_5995=OR(n_6078,u4_u0_ienb)
n_10292=OR(g43073_OUT1_Y_1,g43073_OUT2_Y_1)
g46607_I1_out=OR(g46607_I0_out,n_5172)
n_9130=OR(n_13676,\u1_u3_new_sizeb_5_)
n_6032=OR(n_2023,n_5319)
g42738_I1_out=OR(g42738_I0_out,n_1408)
g46482_I1_out=OR(g46482_I0_out,n_2296)
g47721_I2_out=OR(g47721_I0_out,g47721_I1_out)
g45398_I2_out=OR(g45398_I0_out,g45398_I1_out)
g46403_I1_out=OR(g46403_I0_out,n_5523)
g43141_I2_out=OR(g43141_I0_out,g43141_I1_out)
g43643_I0_out=OR(u1_idma_done,n_9867)
g47152_I2_out=OR(g47152_I0_out,g47152_I1_out)
sram_adr_o_0_=OR(g39417_OUT1_Y_1,g39417_OUT2_Y_1)
g43309_I1_out=OR(g43309_I0_out,u4_u0_int_stat_940)
n_3429=OR(g47910_OUT1_Y_1,g47910_OUT2_Y_1)
n_3166=OR(n_1109,n_2324)
n_6500=OR(n_5375,n_4834)
g47122_I2_out=OR(g47122_I0_out,g47122_I1_out)
g47622_I1_out=OR(g47622_I0_out,n_2256)
g43489_I1_out=OR(g43489_I0_out,n_7548)
g44428_I1_out=OR(g44428_I0_out,n_5808)
n_6090=OR(n_6092,u4_u3_iena_927)
g42523_I1_out=OR(g42523_I0_out,n_1425)
g43228_I1_out=OR(g43228_I0_out,n_7427)
g37743_I1_out=OR(g37743_I0_out,n_11050)
n_2389=OR(n_2593,n_1843)
g45208_I0_out=OR(n_3761,n_4094)
g45605_I1_out=OR(g45605_I0_out,n_2114)
n_9772=OR(g41401_OUT1_Y_1,g41401_OUT2_Y_1)
n_9828=OR(g44634_OUT1_Y_1,g44634_OUT2_Y_1)
g40350_I1_out=OR(g40350_I0_out,n_10819)
g40841_I1_out=OR(g40841_I0_out,n_10701)
g46365_I1_out=OR(g46365_I0_out,n_3671)
g42348_I2_out=OR(g42348_I0_out,g42348_I1_out)
g42369_I2_out=OR(g42369_I0_out,g42369_I1_out)
n_10810=OR(g43000_OUT1_Y_1,g43000_OUT2_Y_1)
n_9156=OR(g37809_OUT1_Y_1,g37809_OUT2_Y_1)
g40718_I1_out=OR(g40718_I0_out,n_11381)
g42340_I2_out=OR(g42340_I0_out,g42340_I1_out)
n_10280=OR(g43083_OUT1_Y_1,g43083_OUT2_Y_1)
g43601_I2_out=OR(g43601_I0_out,g43601_I1_out)
n_9848=OR(g40814_OUT1_Y_1,g40814_OUT2_Y_1)
g46059_I0_out=OR(n_3174,n_3217)
n_9252=OR(g37995_OUT1_Y_1,g37995_OUT2_Y_1)
g38152_I2_out=OR(g38152_I0_out,g38152_I1_out)
g45253_I0_out=OR(n_2838,n_2737)
g47689_I2_out=OR(g47689_I0_out,g47689_I1_out)
g42285_I2_out=OR(g42285_I0_out,g42285_I1_out)
n_9910=OR(g43062_OUT1_Y_1,g43062_OUT2_Y_1)
n_10367=OR(g42233_OUT1_Y_1,g42233_OUT2_Y_1)
g47826_I2_out=OR(g47826_I0_out,g47826_I1_out)
g47135_I2_out=OR(g47135_I0_out,g47135_I1_out)
g47698_I2_out=OR(g47698_I0_out,g47698_I1_out)
g42360_I2_out=OR(g42360_I0_out,g42360_I1_out)
g39753_I0_out=OR(n_11977,n_12074)
g38809_I0_out=OR(n_12371,n_12548)
g43547_I2_out=OR(g43547_I0_out,g43547_I1_out)
n_9191=OR(g40026_OUT1_Y_1,g40026_OUT2_Y_1)
n_5531=OR(n_5545,n_5530)
g43422_I1_out=OR(g43422_I0_out,n_9945)
g43308_I1_out=OR(g43308_I0_out,u4_u3_int_stat_940)
g45436_I2_out=OR(g45436_I0_out,g45436_I1_out)
g46347_I1_out=OR(g46347_I0_out,n_5771)
g44582_I2_out=OR(g44582_I0_out,g44582_I1_out)
g43111_I2_out=OR(g43111_I0_out,g43111_I1_out)
n_9638=OR(g40031_OUT1_Y_1,g40031_OUT2_Y_1)
n_6002=OR(n_6078,u4_u0_ienb_953)
n_2789=OR(n_1657,n_783)
g47854_I2_out=OR(g47854_I0_out,g47854_I1_out)
g44560_I1_out=OR(g44560_I0_out,n_5659)
n_9693=OR(g42298_OUT1_Y_1,g42298_OUT2_Y_1)
g39752_I0_out=OR(n_11979,n_12074)
n_5582=OR(n_5212,n_5581)
n_9727=OR(g42248_OUT1_Y_1,g42248_OUT2_Y_1)
n_9734=OR(g38027_OUT1_Y_1,g38027_OUT2_Y_1)
g40828_I1_out=OR(g40828_I0_out,n_10719)
n_6097=OR(n_6096,u4_u1_iena_935)
g47816_I2_out=OR(g47816_I0_out,g47816_I1_out)
g38328_I0_out=OR(n_13489,n_14477)
n_988=OR(n_540,wb_addr_i_5_)
n_3063=OR(n_2028,TxValid_pad_o)
g40262_I0_out=OR(n_5957,n_1514)
n_1166=OR(csr_117,n_739)
g47793_I2_out=OR(g47793_I0_out,g47793_I1_out)
n_8648=OR(n_8647,n_8086)
n_6038=OR(n_6051,u4_u2_ienb_961)
g45326_I1_out=OR(g45326_I0_out,n_4979)
n_9917=OR(g40398_OUT1_Y_1,g40398_OUT2_Y_1)
g44853_I0_out=OR(n_5083,n_4091)
g46459_I0_out=OR(n_4376,n_5796)
g45929_I1_out=OR(g45929_I0_out,n_6196)
g38591_I0_out=OR(n_10623,n_9425)
g39720_I0_out=OR(n_7395,u4_u1_r5)
g37789_I1_out=OR(g37789_I0_out,n_10484)
n_5303=OR(n_4950,n_4949)
g46343_I1_out=OR(g46343_I0_out,n_5771)
g43137_I2_out=OR(g43137_I0_out,g43137_I1_out)
n_3115=OR(g47916_OUT1_Y_1,g47916_OUT2_Y_1)
g43631_I2_out=OR(g43631_I0_out,g43631_I1_out)
g42094_I1_out=OR(g42094_I0_out,n_3734)
n_10935=OR(g41402_OUT1_Y_1,g41402_OUT2_Y_1)
g38871_I1_out=OR(g38871_I0_out,n_12372)
g42827_I1_out=OR(g42827_I0_out,n_1408)
g42475_I1_out=OR(g42475_I0_out,n_1425)
n_12075=OR(g39779_OUT1_Y_1,g39779_OUT2_Y_1)
g47720_I2_out=OR(g47720_I0_out,g47720_I1_out)
g47711_I2_out=OR(g47711_I0_out,g47711_I1_out)
g42277_I2_out=OR(g42277_I0_out,g42277_I1_out)
g43566_I2_out=OR(g43566_I0_out,g43566_I1_out)
n_11262=OR(n_11261,n_10517)
g43570_I2_out=OR(g43570_I0_out,g43570_I1_out)
n_10374=OR(g39796_OUT1_Y_1,g39796_OUT2_Y_1)
g48828_I2_out=OR(g48828_I0_out,g48828_I1_out)
n_9225=OR(n_9425,n_9224)
g40430_I1_out=OR(g40430_I0_out,n_11681)
g46004_I1_out=OR(g46004_I0_out,n_6526)
n_10946=OR(g39371_OUT1_Y_1,g39371_OUT2_Y_1)
n_10548=OR(g43044_OUT1_Y_1,g43044_OUT2_Y_1)
n_10377=OR(g38021_OUT1_Y_1,g38021_OUT2_Y_1)
g43362_I1_out=OR(g43362_I0_out,n_5735)
g40873_I1_out=OR(g40873_I0_out,n_10473)
g45266_I1_out=OR(g45266_I0_out,n_5207)
n_8819=OR(g45559_OUT1_Y_1,g45559_OUT2_Y_1)
g42838_I1_out=OR(g42838_I0_out,n_1425)
n_9934=OR(g42992_OUT1_Y_1,g42992_OUT2_Y_1)
n_4164=OR(n_10032,n_4163)
g45364_I2_out=OR(g45364_I0_out,g45364_I1_out)
g42524_I1_out=OR(g42524_I0_out,n_1514)
g39055_I1_out=OR(g39055_I0_out,n_9415)
g38576_I1_out=OR(g38576_I0_out,n_6275)
g39202_I1_out=OR(g39202_I0_out,n_1408)
g54781_I0_out=OR(n_14082,n_14457)
g44517_I1_out=OR(g44517_I0_out,n_1411)
n_8921=OR(g44620_OUT1_Y_1,g44620_OUT2_Y_1)
g42222_I1_out=OR(g42222_I0_out,n_9387)
g46424_I1_out=OR(g46424_I0_out,n_2511)
g44868_I0_out=OR(n_5078,n_3861)
n_9961=OR(g37754_OUT1_Y_1,g37754_OUT2_Y_1)
n_5728=OR(n_5316,n_2023)
g42844_I1_out=OR(g42844_I0_out,n_1408)
n_10798=OR(g43008_OUT1_Y_1,g43008_OUT2_Y_1)
g46358_I1_out=OR(g46358_I0_out,n_5781)
g46318_I1_out=OR(g46318_I0_out,n_5781)
g43543_I2_out=OR(g43543_I0_out,g43543_I1_out)
g42578_I1_out=OR(g42578_I0_out,n_1425)
g38948_I1_out=OR(g38948_I0_out,n_11433)
n_9474=OR(g41428_OUT1_Y_1,g41428_OUT2_Y_1)
g44979_I1_out=OR(g44979_I0_out,n_5480)
g42774_I1_out=OR(g42774_I0_out,n_1408)
g46426_I1_out=OR(g46426_I0_out,n_1537)
n_5050=OR(n_3191,n_4197)
g41327_I0_out=OR(n_5053,n_5326)
n_2215=OR(g47874_OUT1_Y_1,g47874_OUT2_Y_1)
g42829_I1_out=OR(g42829_I0_out,n_1408)
g38810_I0_out=OR(n_12410,n_12548)
g46346_I1_out=OR(g46346_I0_out,n_5796)
n_4924=OR(n_4923,n_4927)
g46296_I1_out=OR(g46296_I0_out,n_5523)
g42834_I1_out=OR(g42834_I0_out,n_1408)
g46640_I1_out=OR(g46640_I0_out,n_1997)
n_1824=OR(n_9750,n_5825)
g46355_I1_out=OR(g46355_I0_out,n_5796)
g42526_I1_out=OR(g42526_I0_out,n_1425)
g43118_I2_out=OR(g43118_I0_out,g43118_I1_out)
g41349_I1_out=OR(g41349_I0_out,n_9945)
n_12195=OR(g39061_OUT1_Y_1,g39061_OUT2_Y_1)
g47857_I2_out=OR(g47857_I0_out,g47857_I1_out)
n_8628=OR(g44693_OUT1_Y_1,g44693_OUT2_Y_1)
g39783_I2_out=OR(g39783_I0_out,g39783_I1_out)
g37425_I0_out=OR(n_13106,n_13107)
g38456_I0_out=OR(n_13718,n_12897)
n_9902=OR(g43071_OUT1_Y_1,g43071_OUT2_Y_1)
g42095_I1_out=OR(g42095_I0_out,n_3738)
n_12068=OR(u1_u2_rx_dma_en_r,n_1990)
g43529_I2_out=OR(g43529_I0_out,g43529_I1_out)
n_2220=OR(g47869_OUT1_Y_1,g47869_OUT2_Y_1)
g42486_I1_out=OR(g42486_I0_out,n_7427)
g37790_I1_out=OR(g37790_I0_out,n_10483)
g43624_I2_out=OR(g43624_I0_out,g43624_I1_out)
n_1567=OR(buf_175,n_1566)
g47794_I2_out=OR(g47794_I0_out,g47794_I1_out)
n_10021=OR(g38024_OUT1_Y_1,g38024_OUT2_Y_1)
g44914_I0_out=OR(n_3411,n_1488)
sram_data_o_3_=OR(g39406_OUT1_Y_1,g39406_OUT2_Y_1)
g48855_I2_out=OR(g48855_I0_out,g48855_I1_out)
g42267_I2_out=OR(g42267_I0_out,g42267_I1_out)
n_8939=OR(g44611_OUT1_Y_1,g44611_OUT2_Y_1)
g46280_I1_out=OR(g46280_I0_out,n_2698)
g47526_I1_out=OR(g47526_I0_out,n_3601)
g45667_I1_out=OR(g45667_I0_out,n_5230)
n_11909=OR(g40439_OUT1_Y_1,g40439_OUT2_Y_1)
g42669_I1_out=OR(g42669_I0_out,n_1408)
g47676_I2_out=OR(g47676_I0_out,g47676_I1_out)
g48750_I1_out=OR(g48750_I0_out,n_1254)
g80_I1_out=OR(n_9356,n_14169,n_6224)
g47708_I2_out=OR(g47708_I0_out,g47708_I1_out)
g40414_I1_out=OR(g40414_I0_out,n_11769)
n_6453=OR(g43629_OUT1_Y_1,g43629_OUT2_Y_1)
n_8529=OR(g38227_OUT1_Y_1,g38227_OUT2_Y_1)
g42282_I2_out=OR(g42282_I0_out,g42282_I1_out)
g39763_I0_out=OR(n_11973,n_12074)
g54826_I1_out=OR(g54826_I0_out,n_1956)
g47688_I2_out=OR(g47688_I0_out,g47688_I1_out)
g40428_I1_out=OR(g40428_I0_out,n_11755)
n_12554=OR(n_12475,n_4064)
n_10298=OR(g43029_OUT1_Y_1,g43029_OUT2_Y_1)
g38853_I1_out=OR(g38853_I0_out,n_13667)
g47815_I2_out=OR(g47815_I0_out,g47815_I1_out)
n_9533=OR(g44675_OUT1_Y_1,g44675_OUT2_Y_1)
g48830_I2_out=OR(g48830_I0_out,g48830_I1_out)
g46433_I1_out=OR(g46433_I0_out,n_4054)
g39571_I1_out=OR(g39571_I0_out,n_8092)
g41392_I0_out=OR(n_3358,u4_u2_r5)
g47160_I1_out=OR(n_2435,n_3268,n_4046)
g42922_I1_out=OR(g42922_I0_out,n_6458)
n_8633=OR(g44624_OUT1_Y_1,g44624_OUT2_Y_1)
n_13805=OR(n_6904,n_9187)
n_10813=OR(g42998_OUT1_Y_1,g42998_OUT2_Y_1)
n_13093=OR(n_13090,n_13092)
g40785_I0_out=OR(n_5100,u4_u1_r5)
g42780_I1_out=OR(g42780_I0_out,n_7427)
n_9637=OR(g40032_OUT1_Y_1,g40032_OUT2_Y_1)
g47738_I2_out=OR(g47738_I0_out,g47738_I1_out)
g39767_I0_out=OR(n_11969,n_12074)
g47123_I0_out=OR(n_432,csr_98)
g47584_I1_out=OR(g47584_I0_out,n_1069)
g54513_I0_out=OR(n_10777,n_11044)
n_6230=OR(u0_u0_chirp_cnt_is_6,n_6527)
n_9250=OR(g37996_OUT1_Y_1,g37996_OUT2_Y_1)
g45411_I2_out=OR(g45411_I0_out,g45411_I1_out)
g40382_I1_out=OR(g40382_I0_out,n_11781)
n_13185=OR(n_13314,n_13315)
g40466_I2_out=OR(g40466_I0_out,g40466_I1_out)
g38363_dup_I1_out=OR(g38363_dup_I0_out,n_1956)
g47474_I1_out=OR(g47474_I0_out,dma_ack_i_1_)
g43181_I1_out=OR(g43181_I0_out,n_4892)
n_5068=OR(n_5067,n_5066)
g42920_I1_out=OR(g42920_I0_out,n_6463)
g38566_I1_out=OR(g38566_I0_out,n_4547)
n_2988=OR(n_2691,n_3206)
g48753_I2_out=OR(g48753_I0_out,g48753_I1_out)
n_4617=OR(n_3309,n_4150)
n_2817=OR(\u0_u0_idle_cnt1_0_,\u0_u0_idle_cnt1_1_,\u0_u0_idle_cnt1_3_,\u0_u0_idle_cnt1_2_)
n_6059=OR(n_6096,u4_u1_iena_931)
n_9171=OR(u1_sizu_c_394,u1_sizu_c_395)
g42744_I1_out=OR(g42744_I0_out,n_1425)
n_9640=OR(g38222_OUT1_Y_1,g38222_OUT2_Y_1)
g47851_I2_out=OR(g47851_I0_out,g47851_I1_out)
g45350_I2_out=OR(g45350_I0_out,g45350_I1_out)
n_11935=OR(\u1_u3_new_size_6_,csr_102)
g39625_I2_out=OR(g39625_I0_out,g39625_I1_out)
n_12078=OR(g39777_OUT1_Y_1,g39777_OUT2_Y_1)
n_8889=OR(g44678_OUT1_Y_1,g44678_OUT2_Y_1)
g46359_I1_out=OR(g46359_I0_out,n_5523)
n_1570=OR(buf_144,n_1566)
g45044_I1_out=OR(g45044_I0_out,n_5487)
n_7571=OR(g45451_OUT1_Y_1,g45451_OUT2_Y_1)
g40858_I1_out=OR(g40858_I0_out,n_9517)
n_9306=OR(g44652_OUT1_Y_1,g44652_OUT2_Y_1)
n_9300=OR(g44672_OUT1_Y_1,g44672_OUT2_Y_1)
g42950_I1_out=OR(n_2231,n_6317)
n_10294=OR(g43072_OUT1_Y_1,g43072_OUT2_Y_1)
n_10551=OR(g43041_OUT1_Y_1,g43041_OUT2_Y_1)
g45214_I0_out=OR(n_4662,n_3321)
g45106_I1_out=OR(g45106_I0_out,u0_u0_chirp_cnt_is_6)
g39946_I1_out=OR(g39946_I0_out,n_11920)
g38156_I2_out=OR(g38156_I0_out,g38156_I1_out)
g39964_I1_out=OR(g39964_I0_out,n_9949)
g44575_I0_out=OR(n_3390,n_6484)
g45972_I1_out=OR(g45972_I0_out,n_3719)
g43302_I1_out=OR(g43302_I0_out,n_5612)
g43626_I2_out=OR(g43626_I0_out,g43626_I1_out)
g47775_I2_out=OR(g47775_I0_out,g47775_I1_out)
g43205_I1_out=OR(g43205_I0_out,n_7877)
n_7748=OR(n_6549,csr_98)
g38212_I1_out=OR(g38212_I0_out,n_8696)
g40837_I1_out=OR(g40837_I0_out,n_10707)
g47803_I2_out=OR(g47803_I0_out,g47803_I1_out)
g46458_I0_out=OR(n_4417,n_5771)
g45384_I2_out=OR(g45384_I0_out,g45384_I1_out)
n_8905=OR(g44628_OUT1_Y_1,g44628_OUT2_Y_1)
n_1651=OR(n_1650,n_1649)
g45233_I1_out=OR(g45233_I0_out,n_5493)
g44565_I1_out=OR(g44565_I0_out,n_5656)
g41416_I2_out=OR(g41416_I0_out,g41416_I1_out)
g42185_I1_out=OR(g42185_I0_out,n_4285)
g42539_I1_out=OR(g42539_I0_out,n_1408)
n_10944=OR(g39373_OUT1_Y_1,g39373_OUT2_Y_1)
g48857_I2_out=OR(g48857_I0_out,g48857_I1_out)
sram_data_o_27_=OR(g39421_OUT1_Y_1,g39421_OUT2_Y_1)
n_456=OR(n_293,n_388)
g48841_I2_out=OR(g48841_I0_out,g48841_I1_out)
g47602_I1_out=OR(g47602_I0_out,n_2165)
g44595_I0_out=OR(n_10206,idin_348)
g41354_I1_out=OR(g41354_I0_out,n_7519)
g47749_I2_out=OR(g47749_I0_out,g47749_I1_out)
g40020_I2_out=OR(g40020_I0_out,g40020_I1_out)
g40019_I2_out=OR(g40019_I0_out,g40019_I1_out)
g42183_I0_out=OR(n_7793,\u4_u2_dma_in_cnt_11_)
n_10542=OR(g43048_OUT1_Y_1,g43048_OUT2_Y_1)
n_5997=OR(n_6078,u4_u0_iena_931)
g46583_I0_out=OR(n_3545,\u4_u2_dma_out_cnt_5_)
n_6469=OR(n_5688,n_6468)
g39045_I1_out=OR(g39045_I0_out,u4_u2_int_stat_956)
g47805_I2_out=OR(g47805_I0_out,g47805_I1_out)
g45403_I2_out=OR(g45403_I0_out,g45403_I1_out)
g42391_I2_out=OR(g42391_I0_out,g42391_I1_out)
g43120_I2_out=OR(g43120_I0_out,g43120_I1_out)
n_10020=OR(g38025_OUT1_Y_1,g38025_OUT2_Y_1)
n_10307=OR(g43010_OUT1_Y_1,g43010_OUT2_Y_1)
g37949_I1_out=OR(g37949_I0_out,n_12976)
g43139_I2_out=OR(g43139_I0_out,g43139_I1_out)
n_8630=OR(g44689_OUT1_Y_1,g44689_OUT2_Y_1)
g40729_I1_out=OR(g40729_I0_out,n_11978)
n_13076=OR(g38149_OUT1_Y_1,g38149_OUT2_Y_1)
n_12217=OR(g39607_OUT1_Y_1,g39607_OUT2_Y_1)
g45426_I2_out=OR(g45426_I0_out,g45426_I1_out)
sram_adr_o_7_=OR(g39402_OUT1_Y_1,g39402_OUT2_Y_1)
g47557_I1_out=OR(g47557_I0_out,n_527)
g47686_I2_out=OR(g47686_I0_out,g47686_I1_out)
n_8901=OR(g44631_OUT1_Y_1,g44631_OUT2_Y_1)
g45401_I2_out=OR(g45401_I0_out,g45401_I1_out)
g43207_I1_out=OR(g43207_I0_out,n_1425)
g40022_I2_out=OR(g40022_I0_out,g40022_I1_out)
n_12232=OR(g39592_OUT1_Y_1,g39592_OUT2_Y_1)
n_8078=OR(g38270_OUT1_Y_1,g38270_OUT2_Y_1)
n_9303=OR(g44660_OUT1_Y_1,g44660_OUT2_Y_1)
g38958_I1_out=OR(g38958_I0_out,n_11570)
g54736_I0_out=OR(n_14030,n_13513)
g41367_I0_out=OR(\u4_u3_dma_out_cnt_0_,u4_u3_r5)
g42191_I2_out=OR(g42191_I0_out,g42191_I1_out)
g40730_I1_out=OR(g40730_I0_out,n_11978)
n_1663=OR(n_1662,n_3420)
n_9279=OR(g37914_OUT1_Y_1,g37914_OUT2_Y_1)
n_10171=OR(g37669_OUT1_Y_1,g37669_OUT2_Y_1)
g39772_I0_out=OR(n_11911,n_12074)
n_13663=OR(n_13662,n_10672)
g42633_I1_out=OR(g42633_I0_out,n_8504)
n_3510=OR(n_3706,u1_u2_rx_data_st_r_7)
g42181_I0_out=OR(n_7082,n_7081)
g37816_I1_out=OR(g37816_I0_out,n_9315)
g38608_I0_out=OR(n_14202,n_14112)
n_13935=OR(g54653_OUT1_Y_1,g54653_OUT2_Y_1)
g48831_I2_out=OR(g48831_I0_out,g48831_I1_out)
g47132_I2_out=OR(g47132_I0_out,g47132_I1_out)
g37909_I1_out=OR(g37909_I0_out,n_8528)
g47594_I0_out=OR(n_6993,n_5673)
g42897_I1_out=OR(g42897_I0_out,n_9613)
g42640_I1_out=OR(g42640_I0_out,n_1408)
g37615_I1_out=OR(g37615_I0_out,n_10490)
g38606_I0_out=OR(n_12790,n_12769)
n_4949=OR(n_5904,n_10252)
g46335_I1_out=OR(g46335_I0_out,n_5796)
g44948_I1_out=OR(g44948_I0_out,n_5500)
g45203_I1_out=OR(g45203_I0_out,n_5766)
g47787_I2_out=OR(g47787_I0_out,g47787_I1_out)
g47735_I2_out=OR(g47735_I0_out,g47735_I1_out)
n_10304=OR(g43022_OUT1_Y_1,g43022_OUT2_Y_1)
g42832_I1_out=OR(g42832_I0_out,n_1408)
n_9922=OR(g43035_OUT1_Y_1,g43035_OUT2_Y_1)
g38472_I0_out=OR(n_13030,n_10245)
g47717_I2_out=OR(g47717_I0_out,g47717_I1_out)
g45324_I1_out=OR(g45324_I0_out,n_4999)
n_9302=OR(g44667_OUT1_Y_1,g44667_OUT2_Y_1)
g39766_I0_out=OR(n_11970,n_12074)
n_3287=OR(g47161_OUT1_Y_1,g47161_OUT2_Y_1)
n_3440=OR(g47913_OUT1_Y_1,g47913_OUT2_Y_1)
g38849_I1_out=OR(g38849_I0_out,n_13667)
n_3114=OR(g47918_OUT1_Y_1,g47918_OUT2_Y_1)
g44573_I1_out=OR(g44573_I0_out,n_4701)
g39540_I1_out=OR(g39540_I0_out,n_11808)
n_2218=OR(g47871_OUT1_Y_1,g47871_OUT2_Y_1)
n_2460=OR(n_2459,n_2458)
g42836_I1_out=OR(g42836_I0_out,n_1408)
g39755_I0_out=OR(n_11918,n_12074)
n_6093=OR(n_6092,u4_u3_iena)
n_10604=OR(g39789_OUT1_Y_1,g39789_OUT2_Y_1)
g47660_I1_out=OR(g47660_I0_out,n_2292)
g46525_I1_out=OR(g46525_I0_out,n_2266)
g42080_I1_out=OR(g42080_I0_out,u4_u1_int_stat_948)
g41396_I1_out=OR(g41396_I0_out,n_6499)
n_10323=OR(g38131_OUT1_Y_1,g38131_OUT2_Y_1)
g40880_I1_out=OR(g40880_I0_out,n_10463)
n_3457=OR(g47943_OUT1_Y_1,g47943_OUT2_Y_1)
g47773_I2_out=OR(g47773_I0_out,g47773_I1_out)
g41333_I1_out=OR(g41333_I0_out,u4_u3_int_stat)
g42912_I1_out=OR(g42912_I0_out,n_9620)
g44856_I0_out=OR(n_5080,n_4060)
g40417_I1_out=OR(g40417_I0_out,n_11685)
n_3180=OR(n_3179,n_2733)
g43310_I1_out=OR(g43310_I0_out,u4_u1_int_stat_940)
n_9904=OR(g43069_OUT1_Y_1,g43069_OUT2_Y_1)
n_4717=OR(n_2525,n_2142)
g44518_I1_out=OR(g44518_I0_out,n_3910)
g46311_I1_out=OR(g46311_I0_out,n_5796)
n_2934=OR(g47929_OUT1_Y_1,g47929_OUT2_Y_1)
g39618_I0_out=OR(\u1_u3_new_size_3_,u1_u3_out_to_small_r)
g43532_I2_out=OR(g43532_I0_out,g43532_I1_out)
n_9465=OR(g41435_OUT1_Y_1,g41435_OUT2_Y_1)
n_8937=OR(g44612_OUT1_Y_1,g44612_OUT2_Y_1)
g42288_I2_out=OR(g42288_I0_out,g42288_I1_out)
g45330_I2_out=OR(g45330_I0_out,g45330_I1_out)
g40422_I1_out=OR(g40422_I0_out,n_11763)
g48719_I1_out=OR(g48719_I0_out,n_1970)
n_9705=OR(g42289_OUT1_Y_1,g42289_OUT2_Y_1)
g42646_I1_out=OR(g42646_I0_out,n_1425)
g38144_I1_out=OR(g38144_I0_out,n_12599)
g45973_I2_out=OR(g45973_I0_out,g45973_I1_out)
g47706_I2_out=OR(g47706_I0_out,g47706_I1_out)
g46450_I1_out=OR(g46450_I0_out,n_5771)
g42541_I1_out=OR(g42541_I0_out,n_1425)
n_8795=OR(n_5270,n_6518)
g46491_I1_out=OR(g46491_I0_out,n_2371)
n_8649=OR(n_14410,n_1173)
g45419_I2_out=OR(g45419_I0_out,g45419_I1_out)
n_2951=OR(g47937_OUT1_Y_1,g47937_OUT2_Y_1)
g39739_I1_out=OR(g39739_I0_out,n_6352)
n_9728=OR(g42247_OUT1_Y_1,g42247_OUT2_Y_1)
g46300_I1_out=OR(g46300_I0_out,n_5523)
g40412_I1_out=OR(g40412_I0_out,n_11771)
g40843_I1_out=OR(g40843_I0_out,n_10699)
g47761_I2_out=OR(g47761_I0_out,g47761_I1_out)
n_2096=OR(n_488,\u4_u1_dma_in_cnt_2_)
n_9230=OR(g42228_OUT1_Y_1,g42228_OUT2_Y_1)
n_9877=OR(g37616_OUT1_Y_1,g37616_OUT2_Y_1)
g43395_I1_out=OR(g43395_I0_out,n_3128)
g39559_I1_out=OR(g39559_I0_out,n_11999)
n_12210=OR(g39614_OUT1_Y_1,g39614_OUT2_Y_1)
g47768_I2_out=OR(g47768_I0_out,g47768_I1_out)
g42677_I1_out=OR(g42677_I0_out,n_7427)
g48846_I2_out=OR(g48846_I0_out,g48846_I1_out)
n_10010=OR(g42243_OUT1_Y_1,g42243_OUT2_Y_1)
g42481_I1_out=OR(g42481_I0_out,n_1408)
g40721_I1_out=OR(g40721_I0_out,n_11381)
g45110_I0_out=OR(n_3407,n_1449)
g40727_I1_out=OR(g40727_I0_out,n_11978)
g42322_I2_out=OR(g42322_I0_out,g42322_I1_out)
n_10026=OR(g38019_OUT1_Y_1,g38019_OUT2_Y_1)
g48837_I2_out=OR(g48837_I0_out,g48837_I1_out)
g46011_I0_out=OR(n_6502,n_7896)
g45444_I1_out=OR(g45444_I0_out,n_6542)
n_10677=OR(g41407_OUT1_Y_1,g41407_OUT2_Y_1)
n_2434=OR(n_1697,n_2462,\u0_u0_me_ps_7_,n_2463)
g47819_I2_out=OR(g47819_I0_out,g47819_I1_out)
n_5698=OR(n_5697,n_5696)
n_12230=OR(g39594_OUT1_Y_1,g39594_OUT2_Y_1)
g44429_I1_out=OR(g44429_I0_out,n_5074)
n_3428=OR(g47907_OUT1_Y_1,g47907_OUT2_Y_1)
g44414_I1_out=OR(g44414_I0_out,n_6243)
g42334_I2_out=OR(g42334_I0_out,g42334_I1_out)
g47129_I2_out=OR(g47129_I0_out,g47129_I1_out)
g45206_I1_out=OR(g45206_I0_out,n_5791)
g45358_I2_out=OR(g45358_I0_out,g45358_I1_out)
g43206_I1_out=OR(g43206_I0_out,n_1408)
g42342_I2_out=OR(g42342_I0_out,g42342_I1_out)
g40914_I1_out=OR(g40914_I0_out,n_10172)
g40228_I1_out=OR(g40228_I0_out,n_11055)
g38537_I1_out=OR(g38537_I0_out,TxReady_pad_i)
g48838_I2_out=OR(g48838_I0_out,g48838_I1_out)
n_2325=OR(n_990,n_392,\u1_u0_crc16_sum_4_,\u1_u0_crc16_sum_5_)
g47559_I1_out=OR(g47559_I0_out,n_2722)
g43267_I1_out=OR(g43267_I0_out,n_622)
g46586_I0_out=OR(n_3776,\u4_u3_dma_out_cnt_5_)
n_10538=OR(g43055_OUT1_Y_1,g43055_OUT2_Y_1)
g45254_I1_out=OR(g45254_I0_out,n_4607)
n_6066=OR(n_6092,u4_u3_iena_931)
n_12222=OR(g39602_OUT1_Y_1,g39602_OUT2_Y_1)
n_9456=OR(g41462_OUT1_Y_1,g41462_OUT2_Y_1)
g48710_I0_out=OR(n_8676,funct_adr_194)
g43423_I0_out=OR(n_5355,n_2667)
g42333_I2_out=OR(g42333_I0_out,g42333_I1_out)
g47633_I1_out=OR(g47633_I0_out,n_2269)
n_9599=OR(g43093_OUT1_Y_1,g43093_OUT2_Y_1)
g54930_I0_out=OR(n_12370,n_14238)
n_7339=OR(n_7740,u1_sizu_c_397)
n_1681=OR(n_1680,\u0_u0_ps_cnt_2_)
g38223_I1_out=OR(g38223_I0_out,n_10527)
n_11833=OR(g39216_OUT1_Y_1,g39216_OUT2_Y_1)
n_9427=OR(g42205_OUT1_Y_1,g42205_OUT2_Y_1)
g40853_I1_out=OR(g40853_I0_out,n_9522)
g44543_I0_out=OR(n_3422,n_6201)
g48789_I2_out=OR(g48789_I0_out,g48789_I1_out)
n_10534=OR(g43087_OUT1_Y_1,g43087_OUT2_Y_1)
g40761_I1_out=OR(g40761_I0_out,n_8724)
n_2386=OR(n_2616,n_1848)
g43594_I2_out=OR(g43594_I0_out,g43594_I1_out)
g40369_I1_out=OR(g40369_I0_out,n_11018)
n_5880=OR(g45349_OUT1_Y_1,g45349_OUT2_Y_1)
g45818_I1_out=OR(g45818_I0_out,n_13440)
g37455_I1_out=OR(g37455_I0_out,n_11836)
g48814_I2_out=OR(g48814_I0_out,g48814_I1_out)
g44534_I1_out=OR(g44534_I0_out,n_1633)
g48749_I0_out=OR(n_2580,n_1137)
g42750_I1_out=OR(g42750_I0_out,n_1408)
n_2225=OR(g47864_OUT1_Y_1,g47864_OUT2_Y_1)
g41355_I1_out=OR(g41355_I0_out,n_7518)
g38170_I0_out=OR(n_6699,n_7327)
g48779_I2_out=OR(g48779_I0_out,g48779_I1_out)
g47748_I2_out=OR(g47748_I0_out,g47748_I1_out)
g54553_I0_out=OR(n_13793,n_13786)
n_2108=OR(n_496,\u4_u3_dma_in_cnt_2_)
g46301_I0_out=OR(n_3767,\u4_intb_msk_5_)
g40872_I1_out=OR(g40872_I0_out,n_9502)
n_12219=OR(g39605_OUT1_Y_1,g39605_OUT2_Y_1)
n_2378=OR(g47882_OUT1_Y_1,g47882_OUT2_Y_1)
g42024_I1_out=OR(g42024_I0_out,u4_u0_int_stat_948)
n_2049=OR(n_581,\u4_u2_dma_in_cnt_2_)
g44709_I2_out=OR(g44709_I0_out,g44709_I1_out)
g40415_I1_out=OR(g40415_I0_out,n_11688)
g47758_I2_out=OR(g47758_I0_out,g47758_I1_out)
g46457_I1_out=OR(g46457_I0_out,n_4055)
g48761_I1_out=OR(g48761_I0_out,n_2031)
n_9224=OR(n_10267,n_110)
n_2922=OR(g47919_OUT1_Y_1,g47919_OUT2_Y_1)
g48715_I1_out=OR(g48715_I0_out,n_1002)
n_9293=OR(g44691_OUT1_Y_1,g44691_OUT2_Y_1)
n_9929=OR(g43018_OUT1_Y_1,g43018_OUT2_Y_1)
g42339_I2_out=OR(g42339_I0_out,g42339_I1_out)
n_8907=OR(g44627_OUT1_Y_1,g44627_OUT2_Y_1)
n_10675=OR(g41447_OUT1_Y_1,g41447_OUT2_Y_1)
n_12919=OR(g38417_OUT1_Y_1,g38417_OUT2_Y_1)
n_10629=OR(n_2353,n_5319)
g38846_I1_out=OR(g38846_I0_out,n_13667)
g38808_I0_out=OR(n_12412,n_12548)
g47760_I2_out=OR(g47760_I0_out,g47760_I1_out)
g38465_I0_out=OR(n_12966,n_12881)
g42782_I1_out=OR(g42782_I0_out,n_1408)
g46287_I1_out=OR(g46287_I0_out,n_5781)
g45666_I1_out=OR(g45666_I0_out,n_5231)
g43136_I2_out=OR(g43136_I0_out,g43136_I1_out)
g47856_I2_out=OR(g47856_I0_out,g47856_I1_out)
g45352_I2_out=OR(g45352_I0_out,g45352_I1_out)
g43569_I2_out=OR(g43569_I0_out,g43569_I1_out)
g46293_I1_out=OR(g46293_I0_out,n_5781)
g39121_I1_out=OR(g39121_I0_out,n_11949)
g45431_I2_out=OR(g45431_I0_out,g45431_I1_out)
g44553_I2_out=OR(g44553_I0_out,g44553_I1_out)
n_12623=OR(g38141_OUT1_Y_1,g38141_OUT2_Y_1)
g42287_I2_out=OR(g42287_I0_out,g42287_I1_out)
g47516_I1_out=OR(g47516_I0_out,n_2026)
n_9702=OR(g42291_OUT1_Y_1,g42291_OUT2_Y_1)
g42671_I1_out=OR(g42671_I0_out,n_1408)
g48696_I1_out=OR(g48696_I0_out,n_26)
g38715_I1_out=OR(g38715_I0_out,n_2957)
g47719_I2_out=OR(g47719_I0_out,g47719_I1_out)
n_9945=OR(usb_vbus_pad_i,n_1990)
g42839_I1_out=OR(g42839_I0_out,n_1408)
n_12235=OR(g39589_OUT1_Y_1,g39589_OUT2_Y_1)
n_12366=OR(g39013_OUT1_Y_1,g39013_OUT2_Y_1)
g40802_I1_out=OR(g40802_I0_out,n_10949)
n_9773=OR(g41400_OUT1_Y_1,g41400_OUT2_Y_1)
g39363_I0_out=OR(n_5570,u4_u3_r5)
g48712_I1_out=OR(g48712_I0_out,n_1958)
n_10321=OR(g42969_OUT1_Y_1,g42969_OUT2_Y_1)
g47746_I2_out=OR(g47746_I0_out,g47746_I1_out)
g47684_I2_out=OR(g47684_I0_out,g47684_I1_out)
n_2902=OR(n_5108,n_2002)
g42531_I1_out=OR(g42531_I0_out,n_1514)
g42182_I0_out=OR(n_7803,\u4_u1_dma_in_cnt_11_)
g48845_I2_out=OR(g48845_I0_out,g48845_I1_out)
n_9538=OR(g44671_OUT1_Y_1,g44671_OUT2_Y_1)
g47806_I2_out=OR(g47806_I0_out,g47806_I1_out)
n_11798=OR(\u1_u3_new_size_3_,csr_97)
n_9193=OR(g37746_OUT1_Y_1,g37746_OUT2_Y_1)
n_347=OR(u4_utmi_vend_wr_r,VControl_Load_pad_o)
g38271_I0_out=OR(n_8077,u1_u1_crc_297)
n_9471=OR(g41430_OUT1_Y_1,g41430_OUT2_Y_1)
g44602_I0_out=OR(n_9829,idin_348)
n_10925=OR(g39579_OUT1_Y_1,g39579_OUT2_Y_1)
g46609_I1_out=OR(n_1417,csr_123,n_1464)
g45964_I1_out=OR(g45964_I0_out,n_3404)
g38347_I1_out=OR(g38347_I0_out,n_12967)
n_12577=OR(n_6697,n_1376,n_12474,n_4905)
g40728_I1_out=OR(g40728_I0_out,n_11978)
g54061_I1_out=OR(n_13926,buf_187)
n_3518=OR(u1_u2_rx_data_st_r_7,n_3538)
g47549_I0_out=OR(n_2724,n_2181)
g42186_I1_out=OR(g42186_I0_out,n_7085)
n_9166=OR(g42973_OUT1_Y_1,g42973_OUT2_Y_1)
g44927_I1_out=OR(g44927_I0_out,n_5475)
g38217_I1_out=OR(g38217_I0_out,n_9871)
g43622_I2_out=OR(g43622_I0_out,g43622_I1_out)
g46894_I0_out=OR(n_3658,n_3867)
g42327_I2_out=OR(g42327_I0_out,g42327_I1_out)
n_12975=OR(g37500_OUT1_Y_1,g37500_OUT2_Y_1)
n_9188=OR(g38220_OUT1_Y_1,g38220_OUT2_Y_1)
n_5722=OR(n_5316,n_5311)
n_8827=OR(g45533_OUT1_Y_1,g45533_OUT2_Y_1)
g41369_I0_out=OR(n_2925,u4_u3_r5)
g40857_I1_out=OR(g40857_I0_out,n_9518)
n_418=OR(\u4_u1_dma_out_cnt_7_,\u4_u1_dma_out_cnt_5_)
g47644_I1_out=OR(g47644_I0_out,n_2605)
g45382_I2_out=OR(g45382_I0_out,g45382_I1_out)
n_10306=OR(g43011_OUT1_Y_1,g43011_OUT2_Y_1)
g42742_I1_out=OR(g42742_I0_out,n_1425)
g47848_I2_out=OR(g47848_I0_out,g47848_I1_out)
g43142_I2_out=OR(g43142_I0_out,g43142_I1_out)
n_9817=OR(g44647_OUT1_Y_1,g44647_OUT2_Y_1)
g47146_I2_out=OR(g47146_I0_out,g47146_I1_out)
g46323_I1_out=OR(g46323_I0_out,n_5781)
g46387_I1_out=OR(g46387_I0_out,n_5781)
g46348_I1_out=OR(g46348_I0_out,n_5796)
g47652_I1_out=OR(g47652_I0_out,n_3057)
g43794_I1_out=OR(g43794_I0_out,n_4005)
g43405_I1_out=OR(g43405_I0_out,n_7720)
g45367_I2_out=OR(g45367_I0_out,g45367_I1_out)
n_8890=OR(g44677_OUT1_Y_1,g44677_OUT2_Y_1)
n_6146=OR(\u4_u1_dma_out_left_4_,n_6145)
g45796_I1_out=OR(g45796_I0_out,n_1408)
n_1057=OR(n_964,n_1361)
g46321_I1_out=OR(g46321_I0_out,n_5781)
g45936_I1_out=OR(n_4518,n_5576)
g42258_I2_out=OR(g42258_I0_out,g42258_I1_out)
g38413_I1_out=OR(g38413_I0_out,n_12751)
n_9422=OR(n_9421,n_5210)
g43211_I1_out=OR(g43211_I0_out,n_10032)
g48724_I1_out=OR(g48724_I0_out,n_1709)
g47670_I1_out=OR(g47670_I0_out,n_1860)
n_1776=OR(g47876_OUT1_Y_1,g47876_OUT2_Y_1)
g47590_I1_out=OR(g47590_I0_out,n_1858)
g47664_I1_out=OR(g47664_I0_out,n_1152)
g47567_I0_out=OR(n_2306,n_1646)
n_3120=OR(g47906_OUT1_Y_1,g47906_OUT2_Y_1)
g39784_I2_out=OR(g39784_I0_out,g39784_I1_out)
g42330_I2_out=OR(g42330_I0_out,g42330_I1_out)
g43586_I2_out=OR(g43586_I0_out,g43586_I1_out)
n_9157=OR(g43034_OUT1_Y_1,g43034_OUT2_Y_1)
g37915_I1_out=OR(g37915_I0_out,n_9260)
g48748_I0_out=OR(n_2431,\u4_u3_dma_out_cnt_0_)
g46455_I1_out=OR(g46455_I0_out,n_3683)
g40865_I1_out=OR(g40865_I0_out,n_9510)
g44862_I0_out=OR(u0_u0_ls_idle_r,n_9440)
g42667_I1_out=OR(g42667_I0_out,n_1408)
n_9731=OR(g42245_OUT1_Y_1,g42245_OUT2_Y_1)
n_13087=OR(n_13078,u1_u3_buf1_na)
g47537_I1_out=OR(g47537_I0_out,dma_ack_i_2_)
g45966_I1_out=OR(g45966_I0_out,n_5443)
sram_data_o_15_=OR(g39389_OUT1_Y_1,g39389_OUT2_Y_1)
g47616_I1_out=OR(g47616_I0_out,n_1891)
g43119_I2_out=OR(g43119_I0_out,g43119_I1_out)
n_1730=OR(n_497,\u4_u1_dma_in_cnt_4_)
g45698_I1_out=OR(g45698_I0_out,n_4641)
g38542_I1_out=OR(g38542_I0_out,n_14116)
g41824_I0_out=OR(n_4072,n_5735)
n_8691=OR(g43635_OUT1_Y_1,g43635_OUT2_Y_1)
n_14424=OR(g55099_OUT1_Y_1,g55099_OUT2_Y_1)
g42266_I2_out=OR(g42266_I0_out,g42266_I1_out)
n_1739=OR(g47860_OUT1_Y_1,g47860_OUT2_Y_1)
g46392_I1_out=OR(g46392_I0_out,n_5771)
g44558_I0_out=OR(n_5271,n_5854)
n_8090=OR(n_5484,n_5780,n_5779,n_6238)
g42840_I1_out=OR(g42840_I0_out,n_1408)
n_9701=OR(g42292_OUT1_Y_1,g42292_OUT2_Y_1)
g39756_I0_out=OR(n_11975,n_12074)
n_7572=OR(g45450_OUT1_Y_1,g45450_OUT2_Y_1)
n_10530=OR(g40441_OUT1_Y_1,g40441_OUT2_Y_1)
g40833_I1_out=OR(g40833_I0_out,n_10712)
g48851_I2_out=OR(g48851_I0_out,g48851_I1_out)
n_6206=OR(n_7294,n_6183)
n_10787=OR(g40405_OUT1_Y_1,g40405_OUT2_Y_1)
n_12639=OR(n_11652,n_11836)
g43400_I1_out=OR(n_7293,n_8667)
g42093_I1_out=OR(g42093_I0_out,n_3736)
g45421_I2_out=OR(g45421_I0_out,g45421_I1_out)
g46313_I1_out=OR(g46313_I0_out,n_5523)
g39708_I1_out=OR(g39708_I0_out,n_11477)
n_1886=OR(n_713,\u4_u2_dma_out_cnt_7_)
sram_data_o_4_=OR(g39405_OUT1_Y_1,g39405_OUT2_Y_1)
g45213_I0_out=OR(n_3759,n_4073)
g47112_I0_out=OR(u4_ep2_csr_1934,n_2023)
g48840_I2_out=OR(g48840_I0_out,g48840_I1_out)
n_4919=OR(n_4918,n_4927)
n_1428=OR(u4_ep3_csr_1962,\u4_u3_dma_out_cnt_6_)
n_9971=OR(g37748_OUT1_Y_1,g37748_OUT2_Y_1)
n_10301=OR(g43025_OUT1_Y_1,g43025_OUT2_Y_1)
g39568_I3_out=OR(n_9422,n_4003,n_10415)
g43182_I1_out=OR(g43182_I0_out,n_3416)
n_7031=OR(n_6197,n_5970)
n_7307=OR(n_5774,n_5772,n_5803,n_5452)
g46007_I1_out=OR(g46007_I0_out,n_6522)
g48775_I2_out=OR(g48775_I0_out,g48775_I1_out)
g39751_I0_out=OR(n_11981,n_12074)
n_8640=OR(n_13198,n_8055)
n_9909=OR(g43063_OUT1_Y_1,g43063_OUT2_Y_1)
g38595_I1_out=OR(g38595_I0_out,n_9732)
n_9845=OR(g40822_OUT1_Y_1,g40822_OUT2_Y_1)
n_12625=OR(g38139_OUT1_Y_1,g38139_OUT2_Y_1)
n_1388=OR(n_617,\u4_u3_dma_in_cnt_4_)
g40776_I0_out=OR(n_5199,u4_u3_r5)
g47742_I2_out=OR(g47742_I0_out,g47742_I1_out)
g45242_I1_out=OR(g45242_I0_out,u4_ep1_inta)
g42735_I1_out=OR(g42735_I0_out,n_1425)
g46536_I1_out=OR(g46536_I0_out,n_2091)
g47655_I0_out=OR(n_1509,n_1702)
g47687_I2_out=OR(g47687_I0_out,g47687_I1_out)
g38930_I1_out=OR(g38930_I0_out,n_8710)
g40842_I1_out=OR(g40842_I0_out,n_10700)
n_7121=OR(n_7120,n_5746)
g39194_I1_out=OR(g39194_I0_out,n_1425)
g45911_I1_out=OR(g45911_I0_out,n_6274)
g43126_I2_out=OR(g43126_I0_out,g43126_I1_out)
g46454_I0_out=OR(n_3767,\u4_intb_msk_6_)
g45921_I0_out=OR(\u4_u0_buf0_orig_m3_1_,n_4951)
g40900_I1_out=OR(g40900_I0_out,n_10188)
n_10436=OR(g41409_OUT1_Y_1,g41409_OUT2_Y_1)
n_8063=OR(n_9172,u1_sizu_c_395)
g45223_I0_out=OR(n_2841,n_3167)
g40009_I1_out=OR(g40009_I0_out,n_11792)
g43431_I0_out=OR(n_6218,n_6199)
g45438_I2_out=OR(g45438_I0_out,g45438_I1_out)
n_9920=OR(g43043_OUT1_Y_1,g43043_OUT2_Y_1)
n_8929=OR(g44617_OUT1_Y_1,g44617_OUT2_Y_1)
n_10432=OR(g41450_OUT1_Y_1,g41450_OUT2_Y_1)
n_5967=OR(n_5323,n_3349)
n_5704=OR(n_5703,n_5702)
g44531_I1_out=OR(g44531_I0_out,n_3851)
g45397_I2_out=OR(g45397_I0_out,g45397_I1_out)
g43021_I2_out=OR(g43021_I0_out,g43021_I1_out)
n_11790=OR(n_11536,n_13092)
n_5718=OR(\u4_u1_dma_out_left_3_,n_837)
n_10589=OR(n_9735,n_10371)
g47844_I2_out=OR(g47844_I0_out,g47844_I1_out)
n_6044=OR(n_6051,u4_u2_iena_931)
g39757_I0_out=OR(n_11916,n_12074)
g38528_I0_out=OR(n_11620,n_12003)
g42843_I1_out=OR(g42843_I0_out,n_1425)
g47506_I1_out=OR(g47506_I0_out,n_1916)
g39685_I1_out=OR(g39685_I0_out,n_7427)
n_2918=OR(g47924_OUT1_Y_1,g47924_OUT2_Y_1)
g54450_I1_out=OR(g54450_I0_out,n_12887)
g45994_I0_out=OR(n_5563,n_465)
g46003_I1_out=OR(g46003_I0_out,n_6525)
g45405_I2_out=OR(g45405_I0_out,g45405_I1_out)
n_7080=OR(n_7079,n_7078)
n_10297=OR(g43030_OUT1_Y_1,g43030_OUT2_Y_1)
g47765_I2_out=OR(g47765_I0_out,g47765_I1_out)
n_9677=OR(g42309_OUT1_Y_1,g42309_OUT2_Y_1)
g47079_I0_out=OR(u4_ep0_csr_1872,n_2023)
n_3512=OR(u1_u2_rx_data_st_r_3,n_3538)
n_2226=OR(g47863_OUT1_Y_1,g47863_OUT2_Y_1)
g38151_I1_out=OR(g38151_I0_out,n_12600)
g42674_I1_out=OR(g42674_I0_out,n_7427)
g46351_I1_out=OR(g46351_I0_out,n_5771)
g39785_I2_out=OR(g39785_I0_out,g39785_I1_out)
g42825_I1_out=OR(g42825_I0_out,n_1408)
n_9908=OR(g43065_OUT1_Y_1,g43065_OUT2_Y_1)
g46594_I0_out=OR(n_3378,\u4_u1_dma_out_cnt_5_)
sram_data_o_12_=OR(g39395_OUT1_Y_1,g39395_OUT2_Y_1)
g42359_I2_out=OR(g42359_I0_out,g42359_I1_out)
g42956_I1_out=OR(n_1659,n_6285)
n_10531=OR(g40434_OUT1_Y_1,g40434_OUT2_Y_1)
g47149_I2_out=OR(g47149_I0_out,g47149_I1_out)
g43539_I2_out=OR(g43539_I0_out,g43539_I1_out)
g40835_I1_out=OR(g40835_I0_out,n_10710)
n_9844=OR(g40823_OUT1_Y_1,g40823_OUT2_Y_1)
g40754_I0_out=OR(\u4_u3_buf0_orig_m3_5_,\u4_u3_dma_in_cnt_5_)
g39093_I0_out=OR(n_11745,n_10726)
n_8293=OR(\u4_u0_dma_in_cnt_10_,\u4_u0_dma_in_cnt_11_,n_6466,n_6273)
g39180_I0_out=OR(\u1_u3_new_size_3_,csr_98)
g40839_I1_out=OR(g40839_I0_out,n_10704)
n_10435=OR(g41410_OUT1_Y_1,g41410_OUT2_Y_1)
n_10142=OR(g41453_OUT1_Y_1,g41453_OUT2_Y_1)
g38134_I0_out=OR(n_12895,u1_data_pid_sel)
g47084_I0_out=OR(u4_ep0_csr_1874,n_2023)
g54811_I1_out=OR(g54811_I0_out,n_14108)
n_6000=OR(n_6078,u4_u0_iena_915)
n_9963=OR(g40030_OUT1_Y_1,g40030_OUT2_Y_1)
g43110_I2_out=OR(g43110_I0_out,g43110_I1_out)
g42931_I0_out=OR(n_8100,n_6032)
n_5103=OR(g39217_OUT1_Y_1,g39217_OUT2_Y_1)
g48818_I2_out=OR(g48818_I0_out,g48818_I1_out)
g44950_I1_out=OR(g44950_I0_out,n_5489)
n_9160=OR(g42987_OUT1_Y_1,g42987_OUT2_Y_1)
g42941_I0_out=OR(n_5982,n_8100)
g46528_I0_out=OR(n_4123,n_1321)
g45372_I2_out=OR(g45372_I0_out,g45372_I1_out)
g43571_I2_out=OR(g43571_I0_out,g43571_I1_out)
g42483_I1_out=OR(g42483_I0_out,n_7427)
g41316_I0_out=OR(n_5057,n_5328)
g42751_I1_out=OR(g42751_I0_out,n_1425)
g46292_I1_out=OR(g46292_I0_out,n_5523)
g42315_I2_out=OR(g42315_I0_out,g42315_I1_out)
g37450_I0_out=OR(n_13093,n_12639)
g39629_I2_out=OR(g39629_I0_out,g39629_I1_out)
n_8935=OR(g44613_OUT1_Y_1,g44613_OUT2_Y_1)
g39765_I0_out=OR(n_11971,n_12074)
g40724_I1_out=OR(g40724_I0_out,n_11978)
n_9294=OR(g44688_OUT1_Y_1,g44688_OUT2_Y_1)
g42187_I1_out=OR(g42187_I0_out,n_7074)
g47838_I2_out=OR(g47838_I0_out,g47838_I1_out)
g44545_I1_out=OR(g44545_I0_out,n_1562)
g46366_I1_out=OR(g46366_I0_out,n_3663)
g38605_I0_out=OR(n_14273,n_14245)
g46357_I1_out=OR(g46357_I0_out,n_5781)
n_4229=OR(g44711_OUT1_Y_1,g44711_OUT2_Y_1)
g48742_I1_out=OR(g48742_I0_out,n_1961)
n_8851=OR(g45522_OUT1_Y_1,g45522_OUT2_Y_1)
g38219_I1_out=OR(g38219_I0_out,n_9870)
n_5991=OR(u1_u3_buf0_not_aloc,n_4501)
g42264_I2_out=OR(g42264_I0_out,g42264_I1_out)
n_12073=OR(g39780_OUT1_Y_1,g39780_OUT2_Y_1)
g47745_I2_out=OR(g47745_I0_out,g47745_I1_out)
g45782_I1_out=OR(g45782_I0_out,n_5520)
g47713_I2_out=OR(g47713_I0_out,g47713_I1_out)
n_8079=OR(g43633_OUT1_Y_1,g43633_OUT2_Y_1)
g42841_I1_out=OR(g42841_I0_out,n_1408)
g47729_I2_out=OR(g47729_I0_out,g47729_I1_out)
n_10013=OR(g42240_OUT1_Y_1,g42240_OUT2_Y_1)
g47904_I1_out=OR(g47904_I0_out,n_3060)
sram_data_o_10_=OR(g39397_OUT1_Y_1,g39397_OUT2_Y_1)
g47695_I2_out=OR(g47695_I0_out,g47695_I1_out)
g47145_I2_out=OR(g47145_I0_out,g47145_I1_out)
g46325_I1_out=OR(g46325_I0_out,n_5523)
n_2690=OR(n_585,\u4_u3_dma_out_cnt_8_)
n_7570=OR(g45452_OUT1_Y_1,g45452_OUT2_Y_1)
g42924_I1_out=OR(g42924_I0_out,n_12394)
g38987_I1_out=OR(g38987_I0_out,n_12105)
g42828_I1_out=OR(g42828_I0_out,n_1408)
g42488_I1_out=OR(g42488_I0_out,n_1408)
g38479_I0_out=OR(n_13030,u1_adr_262)
g42261_I2_out=OR(g42261_I0_out,g42261_I1_out)
n_12221=OR(g39603_OUT1_Y_1,g39603_OUT2_Y_1)
n_2942=OR(g47931_OUT1_Y_1,g47931_OUT2_Y_1)
g44883_I1_out=OR(g44883_I0_out,n_4254)
g47800_I2_out=OR(g47800_I0_out,g47800_I1_out)
n_1155=OR(\u4_u2_dma_out_cnt_3_,\u4_u2_dma_out_cnt_2_)
n_8652=OR(n_8647,n_1173)
g42960_I2_out=OR(g42960_I0_out,g42960_I1_out)
n_10535=OR(g40406_OUT1_Y_1,g40406_OUT2_Y_1)
g46058_I0_out=OR(n_3190,n_3623)
n_9298=OR(g44685_OUT1_Y_1,g44685_OUT2_Y_1)
n_9852=OR(g40791_OUT1_Y_1,g40791_OUT2_Y_1)
n_2907=OR(g47915_OUT1_Y_1,g47915_OUT2_Y_1)
n_5644=OR(g44707_OUT1_Y_1,g44707_OUT2_Y_1)
g47076_I1_out=OR(g47076_I0_out,n_3122)
n_2948=OR(g47933_OUT1_Y_1,g47933_OUT2_Y_1)
n_9820=OR(g44644_OUT1_Y_1,g44644_OUT2_Y_1)
g42371_I2_out=OR(g42371_I0_out,g42371_I1_out)
g42272_I2_out=OR(g42272_I0_out,g42272_I1_out)
g41897_I0_out=OR(n_5883,n_3597)
g40909_I1_out=OR(g40909_I0_out,n_10177)
g47138_I2_out=OR(g47138_I0_out,g47138_I1_out)
g46456_I1_out=OR(g46456_I0_out,n_5523)
g43549_I2_out=OR(g43549_I0_out,g43549_I1_out)
g41381_I2_out=OR(g41381_I0_out,g41381_I1_out)
g48817_I2_out=OR(g48817_I0_out,g48817_I1_out)
g43381_I1_out=OR(g43381_I0_out,n_7311)
g42647_I1_out=OR(g42647_I0_out,n_1425)
g37673_I2_out=OR(g37673_I0_out,g37673_I1_out)
g46445_I1_out=OR(g46445_I0_out,n_5523)
g43568_I2_out=OR(g43568_I0_out,g43568_I1_out)
n_3659=OR(n_2583,n_1379,n_1384,n_1600)
g42210_I1_out=OR(g42210_I0_out,n_9959)
g40752_I1_out=OR(g40752_I0_out,n_5490)
n_11011=OR(g40437_OUT1_Y_1,g40437_OUT2_Y_1)
g47849_I2_out=OR(g47849_I0_out,g47849_I1_out)
n_14413=OR(n_14258,n_14261)
g47610_I2_out=OR(g47610_I0_out,g47610_I1_out)
n_2402=OR(g47862_OUT1_Y_1,g47862_OUT2_Y_1)
g42316_I2_out=OR(g42316_I0_out,g42316_I1_out)
g45271_I0_out=OR(n_5536,u0_u0_chirp_cnt_is_6)
n_8892=OR(g44663_OUT1_Y_1,g44663_OUT2_Y_1)
n_6045=OR(n_6051,u4_u2_iena_927)
n_12216=OR(g39608_OUT1_Y_1,g39608_OUT2_Y_1)
g54708_I1_out=OR(g54708_I0_out,n_14001)
g47703_I2_out=OR(g47703_I0_out,g47703_I1_out)
g38272_I0_out=OR(n_7754,u1_u1_crc_296)
g37742_I1_out=OR(g37742_I0_out,n_9957)
n_10137=OR(g39615_OUT1_Y_1,g39615_OUT2_Y_1)
n_10792=OR(g43016_OUT1_Y_1,g43016_OUT2_Y_1)
g47156_I2_out=OR(g47156_I0_out,g47156_I1_out)
g37499_I2_out=OR(g37499_I0_out,g37499_I1_out)
n_8903=OR(g44629_OUT1_Y_1,g44629_OUT2_Y_1)
g43233_I1_out=OR(g43233_I0_out,n_1425)
g43387_I1_out=OR(g43387_I0_out,n_4147)
g54791_I1_out=OR(g54791_I0_out,n_14092)
g46605_I1_out=OR(g46605_I0_out,n_4838)
g44932_I1_out=OR(g44932_I0_out,n_5768)
g38813_I2_out=OR(g38813_I0_out,g38813_I1_out)
g40807_I1_out=OR(g40807_I0_out,n_10445)
g48850_I2_out=OR(g48850_I0_out,g48850_I1_out)
g42678_I1_out=OR(g42678_I0_out,n_1408)
g42833_I1_out=OR(g42833_I0_out,n_1425)
g40725_I1_out=OR(g40725_I0_out,n_11978)
g47599_I1_out=OR(g47599_I0_out,n_2244)
g46082_I0_out=OR(n_3727,n_4930)
g38845_I1_out=OR(g38845_I0_out,n_4064)
n_6084=OR(n_6092,u4_u3_iena_935)
n_6454=OR(g43628_OUT1_Y_1,g43628_OUT2_Y_1)
g38474_I0_out=OR(n_13030,u1_adr_257)
n_12009=OR(\u1_u3_new_size_7_,n_2008)
n_4922=OR(n_4921,n_4927)
g45043_I0_out=OR(n_3409,n_1707)
n_2228=OR(g47889_OUT1_Y_1,g47889_OUT2_Y_1)
n_3519=OR(u1_u2_rx_data_st_r_6,n_3538)
n_1246=OR(n_8762,n_7319)
g42465_I0_out=OR(n_3677,n_5656)
g42254_I2_out=OR(g42254_I0_out,g42254_I1_out)
g42637_I1_out=OR(g42637_I0_out,n_1408)
g38003_I1_out=OR(g38003_I0_out,n_9968)
g41375_I0_out=OR(n_1293,u4_u0_r5)
g45356_I2_out=OR(g45356_I0_out,g45356_I1_out)
g43552_I2_out=OR(g43552_I0_out,g43552_I1_out)
n_1619=OR(n_1618,n_1617)
g48734_I1_out=OR(g48734_I0_out,n_1882)
n_220=OR(\u4_u2_dma_out_cnt_7_,\u4_u2_dma_out_cnt_5_)
n_5715=OR(\u4_u2_dma_out_left_3_,n_7064)
n_13837=OR(g54561_OUT1_Y_1,g54561_OUT2_Y_1)
n_6095=OR(n_6096,u4_u1_ienb_941)
g42263_I2_out=OR(g42263_I0_out,g42263_I1_out)
n_1699=OR(u1_sizu_c_398,n_13885)
n_5981=OR(n_5303,n_2023)
g43546_I2_out=OR(g43546_I0_out,g43546_I1_out)
n_9331=OR(g38214_OUT1_Y_1,g38214_OUT2_Y_1)
g46479_I1_out=OR(g46479_I0_out,n_1205)
n_10504=OR(g37825_OUT1_Y_1,g37825_OUT2_Y_1)
n_5711=OR(n_2353,n_5316)
g37788_I1_out=OR(g37788_I0_out,n_10729)
n_10138=OR(g39573_OUT1_Y_1,g39573_OUT2_Y_1)
g40731_I1_out=OR(g40731_I0_out,n_11978)
sram_adr_o_5_=OR(g39407_OUT1_Y_1,g39407_OUT2_Y_1)
n_11920=OR(n_11373,n_13912)
g48722_I0_out=OR(n_2587,n_1293)
g47597_I0_out=OR(n_1279,csr_96)
g42485_I1_out=OR(g42485_I0_out,n_1425)
g43382_I1_out=OR(g43382_I0_out,n_6581)
g38536_I1_out=OR(g38536_I0_out,n_5593)
g38292_I2_out=OR(g38292_I0_out,g38292_I1_out)
g43563_I2_out=OR(g43563_I0_out,g43563_I1_out)
g39773_I0_out=OR(n_11910,n_12074)
g46936_I1_out=OR(g46936_I0_out,n_4883)
n_10279=OR(g43084_OUT1_Y_1,g43084_OUT2_Y_1)
n_219=OR(\u4_u3_dma_out_cnt_7_,\u4_u3_dma_out_cnt_5_)
g47126_I2_out=OR(g47126_I0_out,g47126_I1_out)
g38277_I1_out=OR(g38277_I0_out,n_7325)
g37426_I0_out=OR(n_13105,n_13107)
n_12953=OR(n_12947,n_12895)
n_7115=OR(g39745_OUT1_Y_1,g39745_OUT2_Y_1)
n_3395=OR(n_2482,n_3394)
n_10287=OR(g43076_OUT1_Y_1,g43076_OUT2_Y_1)
n_9596=OR(g43097_OUT1_Y_1,g43097_OUT2_Y_1)
g47578_I1_out=OR(g47578_I0_out,n_1857)
g46545_I1_out=OR(g46545_I0_out,n_5424)
g43394_I1_out=OR(g43394_I0_out,n_4757)
g43385_I1_out=OR(g43385_I0_out,n_8771)
g43544_I2_out=OR(g43544_I0_out,g43544_I1_out)
n_12072=OR(g39781_OUT1_Y_1,g39781_OUT2_Y_1)
g40423_I1_out=OR(g40423_I0_out,n_11762)
g45565_I2_out=OR(g45565_I0_out,g45565_I1_out)
g38815_I1_out=OR(g38815_I0_out,n_10403)
n_9314=OR(g44635_OUT1_Y_1,g44635_OUT2_Y_1)
n_4612=OR(n_3769,n_3043)
n_10288=OR(g43075_OUT1_Y_1,g43075_OUT2_Y_1)
n_10311=OR(g42997_OUT1_Y_1,g42997_OUT2_Y_1)
n_11998=OR(n_11780,u1_u2_wr_last)
g37791_I1_out=OR(g37791_I0_out,n_10482)
n_3499=OR(u1_u2_rx_data_st_r_2,n_3538)
n_9683=OR(g42305_OUT1_Y_1,g42305_OUT2_Y_1)
g47650_I1_out=OR(g47650_I0_out,n_2263)
g45991_I0_out=OR(n_5565,n_499)
g45244_I1_out=OR(g45244_I0_out,u4_ep1_intb)
g43595_I2_out=OR(g43595_I0_out,g43595_I1_out)
g38899_I2_out=OR(g38899_I0_out,g38899_I1_out)
g47763_I2_out=OR(g47763_I0_out,g47763_I1_out)
g44804_I0_out=OR(n_1557,n_4140)
n_2926=OR(g47925_OUT1_Y_1,g47925_OUT2_Y_1)
n_12971=OR(g38418_OUT1_Y_1,g38418_OUT2_Y_1)
g47733_I2_out=OR(g47733_I0_out,g47733_I1_out)
n_9924=OR(g43031_OUT1_Y_1,g43031_OUT2_Y_1)
g42199_I1_out=OR(g42199_I0_out,n_8770)
g47092_I0_out=OR(u4_ep2_csr_1946,n_2023)
g38895_I1_out=OR(g38895_I0_out,n_14454)
g42831_I1_out=OR(g42831_I0_out,n_7877)
g40758_I1_out=OR(n_9233,n_118,n_1408)
g39368_I0_out=OR(n_5567,u4_u2_r5)
n_12619=OR(g38146_OUT1_Y_1,g38146_OUT2_Y_1)
g54532_I1_out=OR(g54532_I0_out,n_13806)
g38661_I2_out=OR(g38661_I0_out,g38661_I1_out)
n_9135=OR(g38210_OUT1_Y_1,g38210_OUT2_Y_1)
g37784_I1_out=OR(g37784_I0_out,n_10957)
g45424_I2_out=OR(g45424_I0_out,g45424_I1_out)
g43585_I2_out=OR(g43585_I0_out,g43585_I1_out)
g42576_I1_out=OR(g42576_I0_out,n_7427)
g45204_I1_out=OR(g45204_I0_out,n_5784)
n_3829=OR(n_1539,\u4_u1_dma_out_cnt_2_)
n_5279=OR(n_6274,n_1158)
n_7077=OR(n_7079,n_7076)
g47554_I0_out=OR(n_1429,n_2138)
g45690_I1_out=OR(g45690_I0_out,n_5512)
g39195_I1_out=OR(g39195_I0_out,n_7877)
n_7474=OR(\u4_u3_dma_out_left_5_,n_1840)
n_10879=OR(g38023_OUT1_Y_1,g38023_OUT2_Y_1)
g47568_I1_out=OR(g47568_I0_out,n_556)
g47821_I2_out=OR(g47821_I0_out,g47821_I1_out)
g45390_I2_out=OR(g45390_I0_out,g45390_I1_out)
g43623_I2_out=OR(g43623_I0_out,g43623_I1_out)
g45351_I2_out=OR(g45351_I0_out,g45351_I1_out)
g40801_I1_out=OR(g40801_I0_out,n_9803)
g47658_I1_out=OR(g47658_I0_out,n_2252)
g42368_I2_out=OR(g42368_I0_out,g42368_I1_out)
n_3111=OR(g47936_OUT1_Y_1,g47936_OUT2_Y_1)
g47726_I2_out=OR(g47726_I0_out,g47726_I1_out)
g45914_I1_out=OR(g45914_I0_out,n_1891)
g47701_I2_out=OR(g47701_I0_out,g47701_I1_out)
n_8629=OR(g44690_OUT1_Y_1,g44690_OUT2_Y_1)
n_8631=OR(g44636_OUT1_Y_1,g44636_OUT2_Y_1)
g54531_I1_out=OR(g54531_I0_out,n_13811)
g40426_I1_out=OR(g40426_I0_out,n_11757)
g47677_I2_out=OR(g47677_I0_out,g47677_I1_out)
n_10028=OR(g38018_OUT1_Y_1,g38018_OUT2_Y_1)
g45220_I1_out=OR(g45220_I0_out,n_5515)
g41137_I1_out=OR(g41137_I0_out,n_9498)
g38154_I2_out=OR(g38154_I0_out,g38154_I1_out)
g38893_I1_out=OR(g38893_I0_out,n_12372)
n_10924=OR(g39619_OUT1_Y_1,g39619_OUT2_Y_1)
g54518_I0_out=OR(n_13788,n_13790)
g38198_I1_out=OR(g38198_I0_out,n_8504)
g42341_I2_out=OR(g42341_I0_out,g42341_I1_out)
n_6056=OR(n_6096,u4_u1_ienb_957)
g47808_I1_out=OR(g47808_I0_out,n_1692)
g47700_I2_out=OR(g47700_I0_out,g47700_I1_out)
g43180_I1_out=OR(g43180_I0_out,n_4767)
g39365_I0_out=OR(n_7116,n_6484)
g42356_I2_out=OR(g42356_I0_out,g42356_I1_out)
g42480_I1_out=OR(g42480_I0_out,n_1425)
n_12228=OR(g39596_OUT1_Y_1,g39596_OUT2_Y_1)
g48826_I2_out=OR(g48826_I0_out,g48826_I1_out)
g43548_I2_out=OR(g43548_I0_out,g43548_I1_out)
g47725_I2_out=OR(g47725_I0_out,g47725_I1_out)
n_5771=OR(n_1801,wb_addr_i_4_)
g45406_I2_out=OR(g45406_I0_out,g45406_I1_out)
n_8655=OR(\u4_u3_dma_out_left_4_,\u4_u3_dma_out_left_5_)
n_2482=OR(n_2743,n_2481)
n_9532=OR(g44676_OUT1_Y_1,g44676_OUT2_Y_1)
n_8678=OR(g43639_OUT1_Y_1,g43639_OUT2_Y_1)
n_7568=OR(g45454_OUT1_Y_1,g45454_OUT2_Y_1)
n_13045=OR(g38296_OUT1_Y_1,g38296_OUT2_Y_1)
g47905_I1_out=OR(g47905_I0_out,n_3055)
g43599_I2_out=OR(g43599_I0_out,g43599_I1_out)
g38397_I0_out=OR(n_2543,u4_u2_r2)
g48745_I0_out=OR(u4_ep0_csr_1863,n_790)
g47778_I2_out=OR(g47778_I0_out,g47778_I1_out)
g43138_I2_out=OR(g43138_I0_out,g43138_I1_out)
n_9310=OR(g44639_OUT1_Y_1,g44639_OUT2_Y_1)
n_9531=OR(g44679_OUT1_Y_1,g44679_OUT2_Y_1)
n_7052=OR(n_5335,n_988,wb_addr_i_2_,n_4949)
g45781_I1_out=OR(g45781_I0_out,n_5472)
g48804_I2_out=OR(g48804_I0_out,g48804_I1_out)
n_10989=OR(g40848_OUT1_Y_1,g40848_OUT2_Y_1)
g47614_I1_out=OR(g47614_I0_out,n_918)
g43471_I0_out=OR(n_4243,n_704)
g46375_I1_out=OR(g46375_I0_out,n_5771)
n_7098=OR(n_7097,n_7096)
n_9428=OR(g42204_OUT1_Y_1,g42204_OUT2_Y_1)
g44528_I1_out=OR(g44528_I0_out,n_2945)
g47696_I2_out=OR(g47696_I0_out,g47696_I1_out)
g42772_I1_out=OR(g42772_I0_out,n_7427)
g39992_I1_out=OR(g39992_I0_out,u4_u3_r2)
n_9605=OR(g43032_OUT1_Y_1,g43032_OUT2_Y_1)
g38464_I0_out=OR(n_14114,n_12732)
g39054_I1_out=OR(g39054_I0_out,n_9416)
g41361_I0_out=OR(\u4_u0_dma_in_cnt_0_,u4_u0_r5)
n_9585=OR(n_8065,\u1_u3_new_sizeb_3_)
g40723_I1_out=OR(g40723_I0_out,n_11381)
n_9411=OR(g37752_OUT1_Y_1,g37752_OUT2_Y_1)
g41376_I0_out=OR(n_2618,u4_u0_r5)
g41391_I0_out=OR(n_2604,u4_u2_r5)
g39047_I1_out=OR(g39047_I0_out,u4_u3_int_stat_956)
g40862_I1_out=OR(g40862_I0_out,n_9513)
g45812_I1_out=OR(g45812_I0_out,n_6196)
g43567_I2_out=OR(g43567_I0_out,g43567_I1_out)
g46277_I1_out=OR(g46277_I0_out,n_2707)
g45660_I1_out=OR(g45660_I0_out,n_5464)
g42477_I1_out=OR(g42477_I0_out,n_7427)
g47697_I2_out=OR(g47697_I0_out,g47697_I1_out)
g47631_I0_out=OR(n_3998,n_2495)
g40211_I1_out=OR(g40211_I0_out,n_7689)
sram_data_o_23_=OR(g39426_OUT1_Y_1,g39426_OUT2_Y_1)
g47653_I1_out=OR(g47653_I0_out,n_2143)
g47662_I1_out=OR(g47662_I0_out,n_913)
n_7939=OR(n_7938,u1_u0_token_valid_r1)
n_9592=OR(g37813_OUT1_Y_1,g37813_OUT2_Y_1)
n_8848=OR(g45523_OUT1_Y_1,g45523_OUT2_Y_1)
n_13063=OR(g38297_OUT1_Y_1,g38297_OUT2_Y_1)
g45264_I1_out=OR(g45264_I0_out,n_3679)
g46376_I1_out=OR(g46376_I0_out,n_5781)
g43590_I2_out=OR(g43590_I0_out,g43590_I1_out)
g45435_I2_out=OR(g45435_I0_out,g45435_I1_out)
g40829_I1_out=OR(g40829_I0_out,n_10718)
g39364_I0_out=OR(n_5569,u4_u0_r5)
n_9296=OR(g44686_OUT1_Y_1,g44686_OUT2_Y_1)
g37494_I2_out=OR(g37494_I0_out,g37494_I1_out)
g41364_I0_out=OR(\u4_u2_dma_in_cnt_0_,u4_u2_r5)
g46608_I1_out=OR(g46608_I0_out,n_2761)
g46394_I1_out=OR(g46394_I0_out,n_4144)
n_5346=OR(n_3383,n_2562)
g42947_I1_out=OR(n_2190,n_6334)
g44928_I1_out=OR(g44928_I0_out,n_5471)
g38864_I1_out=OR(g38864_I0_out,u4_u1_int_stat_944)
g47797_I2_out=OR(g47797_I0_out,g47797_I1_out)
g42257_I2_out=OR(g42257_I0_out,g42257_I1_out)
n_9445=OR(g38012_OUT1_Y_1,g38012_OUT2_Y_1)
g42950_I0_out=OR(n_6755,n_7410)
g47645_I1_out=OR(g47645_I0_out,n_2258)
g38593_I0_out=OR(n_6274,n_7113)
n_3863=OR(n_3862,n_3861)
n_5052=OR(n_5051,n_5050)
g45342_I0_out=OR(n_5261,n_6591)
g38718_I1_out=OR(g38718_I0_out,n_12584)
g46384_I1_out=OR(g46384_I0_out,n_1989)
g38155_I2_out=OR(g38155_I0_out,g38155_I1_out)
n_10672=OR(n_4907,n_2566,n_1599,n_10371)
g37999_I1_out=OR(g37999_I0_out,n_8780)
n_10040=OR(csr,csr_96)
n_714=OR(n_6156,\u4_u3_dma_out_cnt_5_)
g41948_I1_out=OR(g41948_I0_out,u4_u3_int_stat_952)
g38153_I2_out=OR(g38153_I0_out,g38153_I1_out)
g40846_I1_out=OR(g40846_I0_out,n_10696)
sram_data_o_18_=OR(g39386_OUT1_Y_1,g39386_OUT2_Y_1)
g46728_I1_out=OR(g46728_I0_out,n_3197)
g38900_I1_out=OR(g38900_I0_out,n_12364)
g48773_I1_out=OR(g48773_I0_out,n_1954)
n_10780=OR(g37820_OUT1_Y_1,g37820_OUT2_Y_1)
n_2224=OR(g47865_OUT1_Y_1,g47865_OUT2_Y_1)
g43579_I2_out=OR(g43579_I0_out,g43579_I1_out)
g48714_I1_out=OR(g48714_I0_out,n_1123)
g47830_I2_out=OR(g47830_I0_out,g47830_I1_out)
g47062_I0_out=OR(n_2575,n_2023)
n_5761=OR(g46544_OUT1_Y_1,g46544_OUT2_Y_1)
g45355_I2_out=OR(g45355_I0_out,g45355_I1_out)
g46397_I1_out=OR(g46397_I0_out,n_5781)
g42527_I1_out=OR(g42527_I0_out,n_1408)
n_11082=OR(g39790_OUT1_Y_1,g39790_OUT2_Y_1)
g47785_I2_out=OR(g47785_I0_out,g47785_I1_out)
n_12213=OR(g39611_OUT1_Y_1,g39611_OUT2_Y_1)
n_10880=OR(g39793_OUT1_Y_1,g39793_OUT2_Y_1)
g40370_I0_out=OR(\u4_u1_buf0_orig_m3_9_,\u4_u1_dma_in_cnt_9_)
g48624_I1_out=OR(g48624_I0_out,n_9)
g37744_I1_out=OR(g37744_I0_out,n_10863)
n_11012=OR(g40432_OUT1_Y_1,g40432_OUT2_Y_1)
g38469_I0_out=OR(n_13030,u1_adr_266)
n_10553=OR(g43040_OUT1_Y_1,g43040_OUT2_Y_1)
g43558_I2_out=OR(g43558_I0_out,g43558_I1_out)
n_9565=OR(g40815_OUT1_Y_1,g40815_OUT2_Y_1)
n_1623=OR(n_1622,n_1621)
g38206_I1_out=OR(g38206_I0_out,n_10781)
g46550_I2_out=OR(g46550_I0_out,g46550_I1_out)
n_5061=OR(n_5060,n_5059)
n_8893=OR(g44662_OUT1_Y_1,g44662_OUT2_Y_1)
n_9681=OR(g42306_OUT1_Y_1,g42306_OUT2_Y_1)
g38017_I1_out=OR(g38017_I0_out,n_9398)
n_2953=OR(g47940_OUT1_Y_1,g47940_OUT2_Y_1)
n_2222=OR(g47867_OUT1_Y_1,g47867_OUT2_Y_1)
n_8834=OR(g45530_OUT1_Y_1,g45530_OUT2_Y_1)
n_10361=OR(g42238_OUT1_Y_1,g42238_OUT2_Y_1)
n_12553=OR(n_12477,n_12552)
g43416_I1_out=OR(g43416_I0_out,n_12392)
n_8193=OR(\u4_u1_dma_in_cnt_10_,\u4_u1_dma_in_cnt_11_,n_6462,n_6271)
n_10502=OR(g37618_OUT1_Y_1,g37618_OUT2_Y_1)
n_12234=OR(g39590_OUT1_Y_1,g39590_OUT2_Y_1)
g42170_I1_out=OR(g42170_I0_out,n_10519)
g47613_I1_out=OR(g47613_I0_out,n_1889)
n_4632=OR(n_3326,n_4105)
g47071_I0_out=OR(u4_ep3_csr_1977,n_2023)
g39740_I0_out=OR(n_6127,u4_u0_r5)
g40897_I1_out=OR(g40897_I0_out,n_10192)
n_5379=OR(n_2959,n_5373)
g48747_I0_out=OR(u4_ep3_csr_1956,n_710)
g38278_I1_out=OR(g38278_I0_out,n_7324)
g45408_I2_out=OR(g45408_I0_out,g45408_I1_out)
g43418_I0_out=OR(n_5357,n_2650)
n_6089=OR(n_6092,u4_u3_ienb_941)
n_9598=OR(g43094_OUT1_Y_1,g43094_OUT2_Y_1)
g47836_I2_out=OR(g47836_I0_out,g47836_I1_out)
g42728_I1_out=OR(g42728_I0_out,n_1408)
n_11927=OR(\u1_u3_new_size_2_,\u1_u3_new_size_3_)
g44539_I1_out=OR(g44539_I0_out,n_1555)
g42743_I1_out=OR(g42743_I0_out,n_1425)
g42739_I1_out=OR(g42739_I0_out,n_1408)
n_9426=OR(g42206_OUT1_Y_1,g42206_OUT2_Y_1)
g47548_I0_out=OR(n_1525,n_3593)
n_2327=OR(n_2570,\u4_u3_dma_in_cnt_6_)
g42636_I1_out=OR(g42636_I0_out,n_7877)
n_8919=OR(g44621_OUT1_Y_1,g44621_OUT2_Y_1)
n_2353=OR(wb_addr_i_2_,n_540)
g43606_I2_out=OR(g43606_I0_out,g43606_I1_out)
g42926_I1_out=OR(g42926_I0_out,n_12388)
n_9158=OR(g42989_OUT1_Y_1,g42989_OUT2_Y_1)
n_11752=OR(n_11660,n_1990)
g54529_I0_out=OR(n_13805,n_6905)
n_9229=OR(g42229_OUT1_Y_1,g42229_OUT2_Y_1)
n_12227=OR(g39597_OUT1_Y_1,g39597_OUT2_Y_1)
n_9591=OR(g40448_OUT1_Y_1,g40448_OUT2_Y_1)
n_11908=OR(g40440_OUT1_Y_1,g40440_OUT2_Y_1)
n_10493=OR(g40851_OUT1_Y_1,g40851_OUT2_Y_1)
n_4858=OR(n_3880,n_7029)
g43646_I1_out=OR(n_6206,u0_u0_chirp_cnt_is_6,n_4058)
n_9732=OR(n_9425,n_8643)
n_1690=OR(n_760,\u4_u0_dma_in_cnt_4_)
g47752_I2_out=OR(g47752_I0_out,g47752_I1_out)
g42575_I1_out=OR(g42575_I0_out,n_7427)
n_3168=OR(n_3167,n_3166)
g46434_I1_out=OR(g46434_I0_out,n_2694)
n_2949=OR(g47934_OUT1_Y_1,g47934_OUT2_Y_1)
g46288_I1_out=OR(g46288_I0_out,n_5523)
g43287_I1_out=OR(g43287_I0_out,n_9945)
sram_data_o_0_=OR(g39410_OUT1_Y_1,g39410_OUT2_Y_1)
g40913_I1_out=OR(g40913_I0_out,n_10173)
n_3379=OR(n_3378,\u4_u1_dma_out_cnt_8_,\u4_u1_dma_out_cnt_6_,n_418)
g44533_I1_out=OR(g44533_I0_out,n_3480)
g38331_I1_out=OR(g38331_I0_out,n_4592)
g43373_I1_out=OR(g43373_I0_out,n_4758)
n_12368=OR(g39009_OUT1_Y_1,g39009_OUT2_Y_1)
g38466_I0_out=OR(n_13030,u1_adr_263)
g41911_I1_out=OR(g41911_I0_out,u4_u2_int_stat_948)
g45394_I2_out=OR(g45394_I0_out,g45394_I1_out)
g42540_I1_out=OR(g42540_I0_out,n_1425)
n_10602=OR(g37823_OUT1_Y_1,g37823_OUT2_Y_1)
g45371_I2_out=OR(g45371_I0_out,g45371_I1_out)
g42143_I1_out=OR(g42143_I0_out,n_10926)
g47722_I2_out=OR(g47722_I0_out,g47722_I1_out)
g47683_I2_out=OR(g47683_I0_out,g47683_I1_out)
n_13205=OR(n_13204,n_10042)
g48569_I1_out=OR(g48569_I0_out,n_2193)
n_12274=OR(g39011_OUT1_Y_1,g39011_OUT2_Y_1)
g44591_I0_out=OR(n_9548,idin_348)
n_12238=OR(g39586_OUT1_Y_1,g39586_OUT2_Y_1)
g47589_I1_out=OR(g47589_I0_out,n_2820)
g43541_I2_out=OR(g43541_I0_out,g43541_I1_out)
g47560_I0_out=OR(n_2307,n_1617)
g44515_I1_out=OR(g44515_I0_out,n_3914)
g45432_I2_out=OR(g45432_I0_out,g45432_I1_out)
g38286_I0_out=OR(n_13041,u1_u3_out_to_small_r)
n_9811=OR(g44655_OUT1_Y_1,g44655_OUT2_Y_1)
n_3455=OR(g47175_OUT1_Y_1,g47175_OUT2_Y_1)
n_12223=OR(g39601_OUT1_Y_1,g39601_OUT2_Y_1)
g47829_I2_out=OR(g47829_I0_out,g47829_I1_out)
g42372_I2_out=OR(g42372_I0_out,g42372_I1_out)
g44586_I2_out=OR(g44586_I0_out,g44586_I1_out)
n_1772=OR(n_2575,\u4_u0_dma_in_cnt_6_)
g47820_I2_out=OR(g47820_I0_out,g47820_I1_out)
g42846_I1_out=OR(g42846_I0_out,n_1408)
n_12618=OR(g38147_OUT1_Y_1,g38147_OUT2_Y_1)
g47783_I2_out=OR(g47783_I0_out,g47783_I1_out)
n_10326=OR(g37757_OUT1_Y_1,g37757_OUT2_Y_1)
g38998_I1_out=OR(g38998_I0_out,n_12105)
g45234_I1_out=OR(g45234_I0_out,n_5786)
n_11536=OR(n_11836,n_1158)
g42317_I2_out=OR(g42317_I0_out,g42317_I1_out)
g47668_I1_out=OR(g47668_I0_out,n_2246)
n_6456=OR(g43627_OUT1_Y_1,g43627_OUT2_Y_1)
g45980_I1_out=OR(g45980_I0_out,n_6515)
n_392=OR(\u1_u0_crc16_sum_7_,\u1_u0_crc16_sum_6_)
g40410_I1_out=OR(g40410_I0_out,n_11774)
g47714_I2_out=OR(g47714_I0_out,g47714_I1_out)
sram_data_o_20_=OR(g39384_OUT1_Y_1,g39384_OUT2_Y_1)
g48852_I2_out=OR(g48852_I0_out,g48852_I1_out)
n_7028=OR(n_5990,n_4593)
g42747_I1_out=OR(g42747_I0_out,n_1408)
g39120_I1_out=OR(n_12151,n_2008)
g48849_I2_out=OR(g48849_I0_out,g48849_I1_out)
g39617_I0_out=OR(\u1_u3_new_size_2_,u1_u3_out_to_small_r)
n_6067=OR(n_6092,u4_u3_ienb_953)
g47809_I2_out=OR(g47809_I0_out,g47809_I1_out)
g40795_I1_out=OR(n_8653,n_2229)
g48844_I2_out=OR(g48844_I0_out,g48844_I1_out)
n_1743=OR(g47879_OUT1_Y_1,g47879_OUT2_Y_1)
g46985_I0_out=OR(n_3045,csr_98)
sram_data_o_6_=OR(g39403_OUT1_Y_1,g39403_OUT2_Y_1)
g48835_I2_out=OR(g48835_I0_out,g48835_I1_out)
n_3818=OR(n_3180,n_3747)
g38218_I1_out=OR(g38218_I0_out,n_9872)
g39057_I2_out=OR(g39057_I0_out,g39057_I1_out)
g47143_I2_out=OR(g47143_I0_out,g47143_I1_out)
g46458_I1_out=OR(n_4364,n_5781)
n_9165=OR(g42974_OUT1_Y_1,g42974_OUT2_Y_1)
g39758_I0_out=OR(n_11915,n_12074)
g43210_I1_out=OR(g43210_I0_out,u1_u2_wr_last)
g40778_I0_out=OR(n_9444,n_2814)
g45321_I0_out=OR(n_4723,n_2135)
g45370_I2_out=OR(g45370_I0_out,g45370_I1_out)
g38473_I0_out=OR(n_13030,n_9859)
g48791_I2_out=OR(g48791_I0_out,g48791_I1_out)
g34_I1_out=OR(g34_I0_out,u1_u3_out_to_small_r)
g43588_I2_out=OR(g43588_I0_out,g43588_I1_out)
g38898_I1_out=OR(g38898_I0_out,n_12409)
n_6054=OR(n_6092,u4_u3_iena_915)
g41192_I1_out=OR(g41192_I0_out,n_9949)
g39056_I2_out=OR(g39056_I0_out,g39056_I1_out)
g37958_I1_out=OR(g37958_I0_out,n_10865)
n_11013=OR(g40403_OUT1_Y_1,g40403_OUT2_Y_1)
g38406_dup_I0_out=OR(n_13490,n_12843)
g40007_I0_out=OR(n_4759,frm_nat_361)
g42209_I1_out=OR(g42209_I0_out,n_9960)
g39721_I0_out=OR(n_7394,u4_u2_r5)
g47896_I0_out=OR(n_2065,n_3123)
n_8829=OR(g45532_OUT1_Y_1,g45532_OUT2_Y_1)
sram_adr_o_3_=OR(g39414_OUT1_Y_1,g39414_OUT2_Y_1)
g43581_I2_out=OR(g43581_I0_out,g43581_I1_out)
g45251_I1_out=OR(n_6154,n_7896)
g47131_I2_out=OR(g47131_I0_out,g47131_I1_out)
g38546_I2_out=OR(g38546_I0_out,g38546_I1_out)
n_9748=OR(g38006_OUT1_Y_1,g38006_OUT2_Y_1)
g42344_I2_out=OR(g42344_I0_out,g42344_I1_out)
g47789_I2_out=OR(g47789_I0_out,g47789_I1_out)
g46010_I1_out=OR(g46010_I0_out,n_6519)
g46534_I0_out=OR(n_3746,n_3185)
g42644_I1_out=OR(g42644_I0_out,n_1425)
g42336_I2_out=OR(g42336_I0_out,g42336_I1_out)
g43621_I2_out=OR(g43621_I0_out,g43621_I1_out)
sram_data_o_16_=OR(g39388_OUT1_Y_1,g39388_OUT2_Y_1)
g47591_I1_out=OR(g47591_I0_out,n_2267)
g43551_I2_out=OR(g43551_I0_out,g43551_I1_out)
g45936_I0_out=OR(n_1554,n_1417)
g40373_I1_out=OR(g40373_I0_out,u4_u1_r2)
n_2696=OR(n_690,\u4_u1_dma_out_cnt_8_)
g42675_I1_out=OR(g42675_I0_out,n_7427)
n_2227=OR(g47861_OUT1_Y_1,g47861_OUT2_Y_1)
n_8064=OR(n_10267,u1_sizu_c_397)
n_10805=OR(g43004_OUT1_Y_1,g43004_OUT2_Y_1)
n_5591=OR(n_1979,n_5525)
g42953_I1_out=OR(g42953_I0_out,n_8087)
g47804_I2_out=OR(g47804_I0_out,g47804_I1_out)
g40425_I1_out=OR(g40425_I0_out,n_11758)
g47707_I2_out=OR(g47707_I0_out,g47707_I1_out)
g47575_I0_out=OR(n_2711,n_2132)
g43602_I2_out=OR(g43602_I0_out,g43602_I1_out)
g42286_I2_out=OR(g42286_I0_out,g42286_I1_out)
n_8916=OR(g44622_OUT1_Y_1,g44622_OUT2_Y_1)
g45967_I1_out=OR(g45967_I0_out,n_5173)
g43562_I2_out=OR(g43562_I0_out,g43562_I1_out)
n_11676=OR(n_14402,u1_adr_253)
n_10012=OR(g42241_OUT1_Y_1,g42241_OUT2_Y_1)
n_8831=OR(g45531_OUT1_Y_1,g45531_OUT2_Y_1)
g38211_I1_out=OR(g38211_I0_out,n_8698)
g41390_I0_out=OR(n_1137,u4_u2_r5)
g40864_I1_out=OR(g40864_I0_out,n_9511)
g47680_I2_out=OR(g47680_I0_out,g47680_I1_out)
n_13691=OR(n_4905,n_4520)
g45665_I1_out=OR(g45665_I0_out,n_5217)
n_10390=OR(n_9612,n_9621)
g38897_I1_out=OR(g38897_I0_out,n_12370)
n_11127=OR(g39576_OUT1_Y_1,g39576_OUT2_Y_1)
g47612_I1_out=OR(g47612_I0_out,n_3084)
g40296_I0_out=OR(n_9792,n_10325)
g47831_I2_out=OR(g47831_I0_out,g47831_I1_out)
g42783_I1_out=OR(g42783_I0_out,n_7427)
g48823_I2_out=OR(g48823_I0_out,g48823_I1_out)
g42180_I1_out=OR(g42180_I0_out,n_5118)
g45381_I2_out=OR(g45381_I0_out,g45381_I1_out)
g43123_I2_out=OR(g43123_I0_out,g43123_I1_out)
g45386_I2_out=OR(g45386_I0_out,g45386_I1_out)
n_3169=OR(n_3175,n_2750)
g46609_I3_out=OR(n_4479,n_4523,n_1464)
g45280_I1_out=OR(g45280_I0_out,n_13440)
n_4592=OR(u1_u2_sizd_is_zero,n_1158)
g39218_I0_out=OR(\u1_u3_new_size_6_,u1_u3_out_to_small_r)
n_4681=OR(u1_sizu_c_395,n_1879)
g40908_I1_out=OR(g40908_I0_out,n_10178)
g43124_I2_out=OR(g43124_I0_out,g43124_I1_out)
g40904_I1_out=OR(g40904_I0_out,n_10182)
g40899_I1_out=OR(g40899_I0_out,n_10189)
g54061_I0_out=OR(n_13288,buf_156)
g47593_I1_out=OR(g47593_I0_out,n_2271)
n_12212=OR(g39612_OUT1_Y_1,g39612_OUT2_Y_1)
n_10015=OR(g42239_OUT1_Y_1,g42239_OUT2_Y_1)
g46529_I1_out=OR(g46529_I0_out,n_2260)
n_12051=OR(n_11749,n_11936)
n_10546=OR(g43046_OUT1_Y_1,g43046_OUT2_Y_1)
g40390_I0_out=OR(n_4678,n_6484)
g42947_I0_out=OR(n_7410,n_6032)
g40866_I1_out=OR(g40866_I0_out,n_9509)
n_9686=OR(g42303_OUT1_Y_1,g42303_OUT2_Y_1)
g42534_I1_out=OR(g42534_I0_out,n_1408)
sram_adr_o_1_=OR(g39415_OUT1_Y_1,g39415_OUT2_Y_1)
g43531_I2_out=OR(g43531_I0_out,g43531_I1_out)
n_6224=OR(n_40,n_6527)
n_12870=OR(n_12829,n_12918)
g48751_I1_out=OR(g48751_I0_out,n_1333)
n_8814=OR(g41456_OUT1_Y_1,g41456_OUT2_Y_1)
g43616_I2_out=OR(g43616_I0_out,g43616_I1_out)
g40888_I1_out=OR(g40888_I0_out,n_10454)
n_11122=OR(g39616_OUT1_Y_1,g39616_OUT2_Y_1)
n_14382=OR(g55069_OUT1_Y_1,g55069_OUT2_Y_1)
n_3650=OR(g47125_OUT1_Y_1,g47125_OUT2_Y_1)
g40420_I1_out=OR(g40420_I0_out,n_11766)
g45839_I1_out=OR(g45839_I0_out,n_5216)
n_12702=OR(u1_u1_send_zero_length_r,n_13081)
n_10141=OR(g41458_OUT1_Y_1,g41458_OUT2_Y_1)
g42522_I1_out=OR(g42522_I0_out,n_1425)
g46448_I1_out=OR(g46448_I0_out,n_5771)
g47657_I1_out=OR(g47657_I0_out,n_2254)
n_9810=OR(g44656_OUT1_Y_1,g44656_OUT2_Y_1)
g47588_I1_out=OR(g47588_I0_out,n_2249)
g43598_I2_out=OR(g43598_I0_out,g43598_I1_out)
n_5313=OR(n_4719,n_4949)
g47736_I2_out=OR(g47736_I0_out,g47736_I1_out)
n_5210=OR(n_4519,n_3109)
n_9729=OR(g42246_OUT1_Y_1,g42246_OUT2_Y_1)
g45978_I1_out=OR(g45978_I0_out,n_6178)
n_7576=OR(g45448_OUT1_Y_1,g45448_OUT2_Y_1)
n_2209=OR(g47883_OUT1_Y_1,g47883_OUT2_Y_1)
g40409_I1_out=OR(g40409_I0_out,n_11775)
g40922_I2_out=OR(g40922_I0_out,g40922_I1_out)
g46331_I1_out=OR(g46331_I0_out,n_5771)
g44935_I1_out=OR(g44935_I0_out,n_5797)
g46290_I1_out=OR(g46290_I0_out,n_5523)
g45694_I1_out=OR(g45694_I0_out,n_5485)
g43572_I2_out=OR(g43572_I0_out,g43572_I1_out)
n_6468=OR(n_2277,\u4_u3_dma_in_cnt_9_)
g46381_I1_out=OR(g46381_I0_out,n_2692)
g42632_I1_out=OR(g42632_I0_out,n_1408)
g42104_I1_out=OR(g42104_I0_out,n_7838)
n_9610=OR(g42971_OUT1_Y_1,g42971_OUT2_Y_1)
g48832_I2_out=OR(g48832_I0_out,g48832_I1_out)
g42842_I1_out=OR(g42842_I0_out,n_7877)
g42676_I1_out=OR(g42676_I0_out,n_7427)
g39774_I0_out=OR(n_4680,u4_u2_r5)
g38231_I1_out=OR(g38231_I0_out,n_9326)
g40902_I1_out=OR(g40902_I0_out,n_10185)
g42965_I2_out=OR(g42965_I0_out,g42965_I1_out)
n_13943=OR(n_13941,n_13942)
g45365_I2_out=OR(g45365_I0_out,g45365_I1_out)
g40860_I1_out=OR(g40860_I0_out,n_9515)
g40380_I1_out=OR(g40380_I0_out,n_11783)
g45889_I0_out=OR(n_764,n_4521)
n_12080=OR(g39775_OUT1_Y_1,g39775_OUT2_Y_1)
n_5664=OR(g40938_OUT1_Y_1,g40938_OUT2_Y_1)
g40871_I1_out=OR(g40871_I0_out,n_9503)
g39988_I1_out=OR(g39988_I0_out,u4_u2_r2)
g42362_I2_out=OR(g42362_I0_out,g42362_I1_out)
g42536_I1_out=OR(g42536_I0_out,n_1408)
g47709_I2_out=OR(g47709_I0_out,g47709_I1_out)
g41329_I1_out=OR(g41329_I0_out,u4_u2_int_stat)
g46308_I1_out=OR(g46308_I0_out,n_5523)
n_6062=OR(n_6096,u4_u1_iena_915)
g40021_I1_out=OR(g40021_I0_out,n_10859)
g42645_I1_out=OR(g42645_I0_out,n_1425)
g37672_I2_out=OR(g37672_I0_out,g37672_I1_out)
n_5335=OR(wb_addr_i_4_,wb_addr_i_8_,wb_addr_i_7_,wb_addr_i_6_)
g43121_I2_out=OR(g43121_I0_out,g43121_I1_out)
g39624_I1_out=OR(n_5089,n_10412,n_10411)
g42188_I0_out=OR(n_2900,n_6484)
g38224_I1_out=OR(g38224_I0_out,n_9579)
g38785_I0_out=OR(n_9791,n_11433)
n_13214=OR(\u1_u3_adr_r_13_,n_12579)
n_12968=OR(n_12933,n_12887)
g48679_I1_out=OR(g48679_I0_out,n_2677)
g46013_I0_out=OR(n_6148,n_7896)
g47473_I1_out=OR(g47473_I0_out,dma_ack_i_3_)
n_11070=OR(n_13198,u1_adr_263)
g44520_I1_out=OR(g44520_I0_out,n_4309)
g43605_I2_out=OR(g43605_I0_out,g43605_I1_out)
g47636_I1_out=OR(g47636_I0_out,n_1606)
g47681_I2_out=OR(g47681_I0_out,g47681_I1_out)
g47734_I2_out=OR(g47734_I0_out,g47734_I1_out)
g38856_I1_out=OR(g38856_I0_out,u4_u3_int_stat_944)
g47144_I2_out=OR(g47144_I0_out,g47144_I1_out)
g47109_I1_out=OR(g47109_I0_out,n_3124)
n_9168=OR(g42968_OUT1_Y_1,g42968_OUT2_Y_1)
g38806_I0_out=OR(n_12417,n_12548)
n_13078=OR(g37665_OUT1_Y_1,g37665_OUT2_Y_1)
g43290_I1_out=OR(g43290_I0_out,n_7877)
g38706_I1_out=OR(g38706_I0_out,n_13667)
g43578_I2_out=OR(g43578_I0_out,g43578_I1_out)
g46535_I0_out=OR(n_4120,n_1531)
g48727_I1_out=OR(g48727_I0_out,n_873)
g37787_I1_out=OR(g37787_I0_out,n_10730)
n_4927=OR(n_3221,wb_addr_i_4_)
g37810_I1_out=OR(g37810_I0_out,n_8660)
g37783_I1_out=OR(g37783_I0_out,n_10956)
n_9140=OR(g38208_OUT1_Y_1,g38208_OUT2_Y_1)
g45687_I1_out=OR(g45687_I0_out,n_5506)
n_10789=OR(g43049_OUT1_Y_1,g43049_OUT2_Y_1)
g42320_I2_out=OR(g42320_I0_out,g42320_I1_out)
g48813_I2_out=OR(g48813_I0_out,g48813_I1_out)
g45246_I0_out=OR(n_2666,n_4262)
g42730_I1_out=OR(g42730_I0_out,n_1425)
g39048_I1_out=OR(g39048_I0_out,n_12101)
n_3470=OR(g47939_OUT1_Y_1,g47939_OUT2_Y_1)
g42329_I2_out=OR(g42329_I0_out,g42329_I1_out)
n_2211=OR(g47881_OUT1_Y_1,g47881_OUT2_Y_1)
n_10785=OR(g40438_OUT1_Y_1,g40438_OUT2_Y_1)
n_9939=OR(g42980_OUT1_Y_1,g42980_OUT2_Y_1)
g78_I1_out=OR(g78_I0_out,n_13438)
g40719_I1_out=OR(g40719_I0_out,n_11381)
n_9689=OR(g42301_OUT1_Y_1,g42301_OUT2_Y_1)
g42746_I1_out=OR(g42746_I0_out,n_1514)
g48766_I1_out=OR(g48766_I0_out,n_1971)
g39710_I1_out=OR(g39710_I0_out,n_8785)
n_9745=OR(g38008_OUT1_Y_1,g38008_OUT2_Y_1)
n_2498=OR(u4_ep2_csr_1926,n_1398)
n_4966=OR(n_4965,n_4074)
n_5637=OR(n_5311,n_5319)
g41347_I1_out=OR(g41347_I0_out,u4_u1_int_stat)
g46361_I1_out=OR(g46361_I0_out,n_5771)
g47585_I1_out=OR(g47585_I0_out,n_3052)
n_9460=OR(g41455_OUT1_Y_1,g41455_OUT2_Y_1)
g47471_I1_out=OR(g47471_I0_out,n_1917)
g43610_I2_out=OR(g43610_I0_out,g43610_I1_out)
n_13069=OR(g38294_OUT1_Y_1,g38294_OUT2_Y_1)
g37997_I1_out=OR(g37997_I0_out,n_8784)
g54245_I0_out=OR(n_12765,n_13731)
g54514_I1_out=OR(g54514_I0_out,n_13792)
n_1791=OR(g47890_OUT1_Y_1,g47890_OUT2_Y_1)
g39748_I1_out=OR(g39748_I0_out,n_6653)
g38005_I1_out=OR(g38005_I0_out,n_9965)
n_8687=OR(g43636_OUT1_Y_1,g43636_OUT2_Y_1)
n_10540=OR(g43052_OUT1_Y_1,g43052_OUT2_Y_1)
n_5716=OR(\u4_u2_dma_out_left_3_,u4_ep2_csr_1928)
g42252_I2_out=OR(g42252_I0_out,g42252_I1_out)
n_11016=OR(g43013_OUT1_Y_1,g43013_OUT2_Y_1)
n_2628=OR(u4_ep3_csr_1957,\u4_u3_dma_out_cnt_1_)
g44510_I1_out=OR(g44510_I0_out,n_9945)
n_2695=OR(n_753,\u4_u0_dma_out_cnt_8_)
g44569_I0_out=OR(n_4062,n_5080)
g38812_I1_out=OR(g38812_I0_out,n_12510)
g40797_I0_out=OR(n_8650,n_1523)
g46005_I1_out=OR(g46005_I0_out,n_6524)
n_11141=OR(g39372_OUT1_Y_1,g39372_OUT2_Y_1)
sram_adr_o_9_=OR(g39411_OUT1_Y_1,g39411_OUT2_Y_1)
n_8888=OR(g44684_OUT1_Y_1,g44684_OUT2_Y_1)
g46374_I0_out=OR(n_3767,\u4_intb_msk_8_)
g41145_I0_out=OR(n_10202,n_9129)
n_13201=OR(n_14169,n_7721)
g46302_I1_out=OR(g46302_I0_out,n_5796)
g40789_I0_out=OR(n_3805,u4_u2_r5)
g45404_I2_out=OR(g45404_I0_out,g45404_I1_out)
g39769_I0_out=OR(n_11966,n_12074)
g47901_I0_out=OR(n_1747,n_2891)
n_4626=OR(n_3162,n_4147)
g41370_I0_out=OR(n_3832,u4_u3_r5)
n_4997=OR(n_4996,n_4095)
g45354_I2_out=OR(g45354_I0_out,g45354_I1_out)
g47692_I2_out=OR(g47692_I0_out,g47692_I1_out)
g41357_I1_out=OR(g41357_I0_out,n_7517)
n_9536=OR(g44673_OUT1_Y_1,g44673_OUT2_Y_1)
n_9695=OR(g42297_OUT1_Y_1,g42297_OUT2_Y_1)
g45275_I1_out=OR(g45275_I0_out,n_5507)
g42355_I2_out=OR(g42355_I0_out,g42355_I1_out)
n_9227=OR(g42231_OUT1_Y_1,g42231_OUT2_Y_1)
g48787_I2_out=OR(g48787_I0_out,g48787_I1_out)
g43411_I1_out=OR(g43411_I0_out,n_4150)
g43412_I1_out=OR(g43412_I0_out,n_3133)
g42727_I1_out=OR(g42727_I0_out,n_1408)
n_9760=OR(g41461_OUT1_Y_1,g41461_OUT2_Y_1)
g44584_I2_out=OR(g44584_I0_out,g44584_I1_out)
g54060_I2_out=OR(g54060_I0_out,g54060_I1_out)
g42955_I1_out=OR(n_2204,n_6288)
n_9899=OR(g40431_OUT1_Y_1,g40431_OUT2_Y_1)
g38282_I1_out=OR(g38282_I0_out,n_5679)
g47603_I0_out=OR(n_6620,n_6020)
g38410_I0_out=OR(n_12914,n_12883)
n_11904=OR(g40444_OUT1_Y_1,g40444_OUT2_Y_1)
n_2661=OR(u4_ep2_csr_1926,\u4_u2_dma_out_cnt_1_)
sram_adr_o_13_=OR(g39382_OUT1_Y_1,g39382_OUT2_Y_1)
n_4473=OR(n_3536,n_3087)
g43575_I2_out=OR(g43575_I0_out,g43575_I1_out)
n_10601=OR(g38026_OUT1_Y_1,g38026_OUT2_Y_1)
g38285_I1_out=OR(g38285_I0_out,n_6316)
g47133_I2_out=OR(g47133_I0_out,g47133_I1_out)
g47160_I3_out=OR(n_2843,n_1830,n_590)
g47086_I0_out=OR(u4_ep2_csr_1945,n_2023)
g47771_I2_out=OR(g47771_I0_out,g47771_I1_out)
n_8840=OR(g45525_OUT1_Y_1,g45525_OUT2_Y_1)
n_3509=OR(n_3706,u1_u2_rx_data_st_r_4)
g45939_I1_out=OR(g45939_I0_out,n_6196)
n_10284=OR(g43078_OUT1_Y_1,g43078_OUT2_Y_1)
n_9546=OR(g44664_OUT1_Y_1,g44664_OUT2_Y_1)
n_11744=OR(n_11623,mwe)
g40856_I1_out=OR(g40856_I0_out,n_9519)
g44537_I1_out=OR(g44537_I0_out,n_4775)
g45443_I1_out=OR(g45443_I0_out,n_4975)
g42951_I0_out=OR(n_14035,u1_sizu_c_394)
g39760_I0_out=OR(n_11913,n_12074)
g43133_I2_out=OR(g43133_I0_out,g43133_I1_out)
g40418_I1_out=OR(g40418_I0_out,n_11684)
n_10282=OR(g43081_OUT1_Y_1,g43081_OUT2_Y_1)
n_3516=OR(n_3706,u1_u2_rx_data_st_r_6)
g38607_I0_out=OR(n_12816,n_12808)
n_10050=OR(g38000_OUT1_Y_1,g38000_OUT2_Y_1)
g43238_I1_out=OR(g43238_I0_out,n_1408)
g45434_I2_out=OR(g45434_I0_out,g45434_I1_out)
g42896_I1_out=OR(g42896_I0_out,n_9232)
g39203_I1_out=OR(g39203_I0_out,n_1425)
g48573_I1_out=OR(g48573_I0_out,n_173)
g40911_I1_out=OR(g40911_I0_out,n_10175)
n_2214=OR(g47875_OUT1_Y_1,g47875_OUT2_Y_1)
n_13106=OR(g37427_OUT1_Y_1,g37427_OUT2_Y_1)
n_9914=OR(g43059_OUT1_Y_1,g43059_OUT2_Y_1)
g40877_I1_out=OR(g40877_I0_out,n_10467)
n_4926=OR(n_4925,n_4927)
g42740_I1_out=OR(g42740_I0_out,n_7877)
g42476_I1_out=OR(g42476_I0_out,n_1425)
g45757_I1_out=OR(g45757_I0_out,n_5460)
g42216_I1_out=OR(g42216_I0_out,n_9627)
g46080_I0_out=OR(n_1057,n_1665)
n_5904=OR(n_2781,wb_addr_i_17_)
n_5701=OR(n_5700,n_5699)
g45407_I2_out=OR(g45407_I0_out,g45407_I1_out)
g43400_I0_out=OR(n_6204,n_6181)
g48736_I0_out=OR(u4_ep2_csr_1925,n_631)
n_8072=OR(g38275_OUT1_Y_1,g38275_OUT2_Y_1)
n_11079=OR(n_7746,u1_adr_254)
g46305_I1_out=OR(g46305_I0_out,n_4148)
g47705_I2_out=OR(g47705_I0_out,g47705_I1_out)
n_9443=OR(g38013_OUT1_Y_1,g38013_OUT2_Y_1)
g38230_I1_out=OR(g38230_I0_out,n_9327)
g40421_I1_out=OR(g40421_I0_out,n_11764)
g37674_I2_out=OR(g37674_I0_out,g37674_I1_out)
g40280_I1_out=OR(g40280_I0_out,n_9527)
g40766_I0_out=OR(\u4_u1_buf0_orig_m3_5_,\u4_u1_dma_in_cnt_5_)
n_10774=OR(g37821_OUT1_Y_1,g37821_OUT2_Y_1)
n_12267=OR(g39001_OUT1_Y_1,g39001_OUT2_Y_1)
g44596_I0_out=OR(n_10206,idin_351)
g42921_I1_out=OR(g42921_I0_out,n_7760)
n_9593=OR(g43100_OUT1_Y_1,g43100_OUT2_Y_1)
g45357_I2_out=OR(g45357_I0_out,g45357_I1_out)
g37961_I1_out=OR(g37961_I0_out,n_10575)
g47128_I1_out=OR(g47128_I0_out,n_4505)
n_12022=OR(\u1_u3_new_size_8_,n_3601)
n_10497=OR(g40798_OUT1_Y_1,g40798_OUT2_Y_1)
g45614_I1_out=OR(g45614_I0_out,n_5465)
g41377_I0_out=OR(n_2914,u4_u0_r5)
n_10769=OR(g37822_OUT1_Y_1,g37822_OUT2_Y_1)
g47595_I1_out=OR(g47595_I0_out,n_1550)
n_6463=OR(n_5672,n_6462)
n_9813=OR(g44651_OUT1_Y_1,g44651_OUT2_Y_1)
g44566_I0_out=OR(n_3863,n_5078)
g43619_I2_out=OR(g43619_I0_out,g43619_I1_out)
g39754_I0_out=OR(n_11976,n_12074)
g44951_I1_out=OR(g44951_I0_out,n_5486)
g47583_I1_out=OR(g47583_I0_out,n_2253)
g40356_I0_out=OR(\u4_u2_buf0_orig_m3_9_,\u4_u2_dma_in_cnt_9_)
g43306_I1_out=OR(g43306_I0_out,n_5608)
sram_data_o_28_=OR(g39422_OUT1_Y_1,g39422_OUT2_Y_1)
g47774_I2_out=OR(g47774_I0_out,g47774_I1_out)
g44580_I2_out=OR(g44580_I0_out,g44580_I1_out)
g38011_I1_out=OR(g38011_I0_out,n_9632)
sram_adr_o_8_=OR(g39400_OUT1_Y_1,g39400_OUT2_Y_1)
g47678_I2_out=OR(g47678_I0_out,g47678_I1_out)
g37614_I1_out=OR(g37614_I0_out,n_10760)
n_14370=OR(g55055_OUT1_Y_1,g55055_OUT2_Y_1)
g43583_I2_out=OR(g43583_I0_out,g43583_I1_out)
g44494_I1_out=OR(g44494_I0_out,n_1562)
g39568_I1_out=OR(n_9421,n_6577,n_10415)
g48847_I2_out=OR(g48847_I0_out,g48847_I1_out)
n_2954=OR(g47941_OUT1_Y_1,g47941_OUT2_Y_1)
g47137_I2_out=OR(g47137_I0_out,g47137_I1_out)
g42275_I2_out=OR(g42275_I0_out,g42275_I1_out)
g42934_I1_out=OR(g42934_I0_out,n_8089)
g47795_I2_out=OR(g47795_I0_out,g47795_I1_out)
n_11900=OR(g40446_OUT1_Y_1,g40446_OUT2_Y_1)
g47555_I0_out=OR(n_2715,n_2395)
n_6048=OR(g38298_OUT1_Y_1,g38298_OUT2_Y_1)
g48805_I2_out=OR(g48805_I0_out,g48805_I1_out)
g42353_I2_out=OR(g42353_I0_out,g42353_I1_out)
n_1662=OR(n_704,n_5115)
g47139_I2_out=OR(g47139_I0_out,g47139_I1_out)
g44710_I2_out=OR(g44710_I0_out,g44710_I1_out)
sram_data_o_29_=OR(g39420_OUT1_Y_1,g39420_OUT2_Y_1)
g42178_I0_out=OR(n_7475,\u4_u3_dma_in_cnt_11_)
g47627_I1_out=OR(g47627_I0_out,n_2277)
g43132_I2_out=OR(g43132_I0_out,g43132_I1_out)
g41359_I1_out=OR(n_10578,n_10581)
g42928_I1_out=OR(g42928_I0_out,n_8717)
g40399_I1_out=OR(g40399_I0_out,n_11788)
g48839_I2_out=OR(g48839_I0_out,g48839_I1_out)
n_9475=OR(g41427_OUT1_Y_1,g41427_OUT2_Y_1)
g48858_I1_out=OR(g48858_I0_out,u1_sizu_c_389)
sram_data_o_25_=OR(g39425_OUT1_Y_1,g39425_OUT2_Y_1)
g38400_I0_out=OR(n_2532,u4_u1_r2)
n_4195=OR(n_3023,n_4262)
g42025_I1_out=OR(g42025_I0_out,u4_u0_int_stat_952)
g37953_I1_out=OR(g37953_I0_out,n_11053)
g42325_I2_out=OR(g42325_I0_out,g42325_I1_out)
n_9265=OR(g41436_OUT1_Y_1,g41436_OUT2_Y_1)
n_6466=OR(n_2287,\u4_u0_dma_in_cnt_9_)
sram_data_o_11_=OR(g39396_OUT1_Y_1,g39396_OUT2_Y_1)
g45921_I1_out=OR(\u4_u0_buf0_orig_m3_0_,\u4_u0_dma_in_cnt_0_)
g45442_I1_out=OR(g45442_I0_out,n_5101)
g43577_I2_out=OR(g43577_I0_out,g43577_I1_out)
sram_data_o_19_=OR(g39385_OUT1_Y_1,g39385_OUT2_Y_1)
g47550_I0_out=OR(n_2196,n_1621)
g42326_I2_out=OR(g42326_I0_out,g42326_I1_out)
g48559_I1_out=OR(g48559_I0_out,n_2616)
g38468_I0_out=OR(n_13030,u1_adr_265)
g42565_I1_out=OR(g42565_I0_out,n_1425)
g42478_I1_out=OR(g42478_I0_out,n_7877)
n_5717=OR(\u4_u1_dma_out_left_3_,n_2516)
g39718_I0_out=OR(n_7397,u4_u3_r5)
g40381_I1_out=OR(g40381_I0_out,n_11782)
n_10788=OR(g43053_OUT1_Y_1,g43053_OUT2_Y_1)
g45795_I1_out=OR(g45795_I0_out,n_5473)
g41912_I1_out=OR(g41912_I0_out,u4_u2_int_stat_952)
g45955_I2_out=OR(g45955_I0_out,g45955_I1_out)
n_3427=OR(n_3426,n_406)
n_13044=OR(n_12952,n_13008)
n_9846=OR(g40821_OUT1_Y_1,g40821_OUT2_Y_1)
g38129_I1_out=OR(g38129_I0_out,n_1514)
g45417_I2_out=OR(g45417_I0_out,g45417_I1_out)
n_12214=OR(g39610_OUT1_Y_1,g39610_OUT2_Y_1)
n_5993=OR(n_6078,u4_u0_ienb_945)
n_9136=OR(g38209_OUT1_Y_1,g38209_OUT2_Y_1)
g38767_I2_out=OR(g38767_I0_out,g38767_I1_out)
n_11796=OR(g40023_OUT1_Y_1,g40023_OUT2_Y_1)
n_7072=OR(n_7071,n_7070)
n_5719=OR(\u4_u3_dma_out_left_3_,n_2505)
g40376_I0_out=OR(n_4583,n_10252)
g47134_I2_out=OR(g47134_I0_out,g47134_I1_out)
g48856_I2_out=OR(g48856_I0_out,g48856_I1_out)
g54558_I1_out=OR(g54558_I0_out,n_13839)
g47101_I1_out=OR(g47101_I0_out,n_2892)
n_13084=OR(g38030_OUT1_Y_1,g38030_OUT2_Y_1)
g41190_I1_out=OR(g41190_I0_out,n_9949)
n_9464=OR(g41439_OUT1_Y_1,g41439_OUT2_Y_1)
n_2651=OR(u4_ep1_csr_1895,\u4_u1_dma_out_cnt_1_)
n_8694=OR(g43634_OUT1_Y_1,g43634_OUT2_Y_1)
g40758_I3_out=OR(u4_attach_r,u4_attach_r1,n_10926)
g43613_I2_out=OR(g43613_I0_out,g43613_I1_out)
g42943_I2_out=OR(g42943_I0_out,g42943_I1_out)
n_2213=OR(g47877_OUT1_Y_1,g47877_OUT2_Y_1)
g37911_I1_out=OR(g37911_I0_out,n_9770)
n_3568=OR(g47944_OUT1_Y_1,g47944_OUT2_Y_1)
g41359_I0_out=OR(n_7113,n_4968)
n_12229=OR(g39595_OUT1_Y_1,g39595_OUT2_Y_1)
n_13720=OR(g54445_OUT1_Y_1,g54445_OUT2_Y_1)
g37496_I2_out=OR(g37496_I0_out,g37496_I1_out)
g47127_I2_out=OR(g47127_I0_out,g47127_I1_out)
n_11017=OR(g43009_OUT1_Y_1,g43009_OUT2_Y_1)
g47623_I1_out=OR(g47623_I0_out,n_2279)
g38848_I1_out=OR(g38848_I0_out,n_13667)
g39577_I1_out=OR(g39577_I0_out,n_8085)
n_8927=OR(g44618_OUT1_Y_1,g44618_OUT2_Y_1)
g48821_I2_out=OR(g48821_I0_out,g48821_I1_out)
g40775_I0_out=OR(n_11673,n_11492)
n_9528=OR(g44682_OUT1_Y_1,g44682_OUT2_Y_1)
n_5155=OR(n_3020,n_2877,n_2578,n_3024)
g48776_I2_out=OR(g48776_I0_out,g48776_I1_out)
g46406_I1_out=OR(g46406_I0_out,n_5781)
n_13079=OR(g37664_OUT1_Y_1,g37664_OUT2_Y_1)
g45325_I1_out=OR(g45325_I0_out,n_5276)
g40921_I2_out=OR(g40921_I0_out,g40921_I1_out)
n_2935=OR(g47930_OUT1_Y_1,g47930_OUT2_Y_1)
g47546_I2_out=OR(g47546_I0_out,g47546_I1_out)
g42284_I2_out=OR(g42284_I0_out,g42284_I1_out)
n_2637=OR(n_2636,n_2635)
n_9162=OR(g42985_OUT1_Y_1,g42985_OUT2_Y_1)
n_1841=OR(u4_ep3_csr_1957,n_1840)
g46488_I1_out=OR(g46488_I0_out,n_2397)
g43379_I1_out=OR(g43379_I0_out,u1_u2_wr_last)
g38838_I1_out=OR(g38838_I0_out,n_12548)
g42361_I2_out=OR(g42361_I0_out,g42361_I1_out)
g45429_I2_out=OR(g45429_I0_out,g45429_I1_out)
g45361_I2_out=OR(g45361_I0_out,g45361_I1_out)
g45211_I0_out=OR(n_3763,n_4097)
g42468_I0_out=OR(n_3243,n_4619)
g54797_I0_out=OR(n_10200,n_9629)
sram_data_o_21_=OR(g39381_OUT1_Y_1,g39381_OUT2_Y_1)
g47716_I2_out=OR(g47716_I0_out,g47716_I1_out)
g37781_I1_out=OR(g37781_I0_out,n_9850)
g39051_I1_out=OR(g39051_I0_out,u4_u1_int_stat_956)
g48735_I1_out=OR(g48735_I0_out,n_915)
g46642_I2_out=OR(g46642_I0_out,g46642_I1_out)
n_4628=OR(n_3316,n_4149)
g41898_I0_out=OR(n_4947,n_3182)
g45446_I1_out=OR(g45446_I0_out,n_4964)
g45270_I0_out=OR(n_2837,n_2729)
n_8931=OR(g44616_OUT1_Y_1,g44616_OUT2_Y_1)
g43528_I1_out=OR(n_7734,n_8795)
g44138_I1_out=OR(g44138_I0_out,n_1411)
g42269_I2_out=OR(g42269_I0_out,g42269_I1_out)
g45596_I1_out=OR(g45596_I0_out,n_1514)
n_10817=OR(g42994_OUT1_Y_1,g42994_OUT2_Y_1)
g38237_I1_out=OR(g38237_I0_out,n_4689)
g42163_I0_out=OR(n_1420,n_2817)
n_3117=OR(g47912_OUT1_Y_1,g47912_OUT2_Y_1)
g40400_I1_out=OR(g40400_I0_out,n_11787)
g42532_I1_out=OR(g42532_I0_out,n_1425)
g48515_I1_out=OR(g48515_I0_out,usb_attached)
g40804_I1_out=OR(g40804_I0_out,n_10723)
g46593_I0_out=OR(n_3772,\u4_u0_dma_out_cnt_5_)
sram_data_o_31_=OR(g39418_OUT1_Y_1,g39418_OUT2_Y_1)
g48526_I1_out=OR(g48526_I0_out,n_1158)
n_10761=OR(g40850_OUT1_Y_1,g40850_OUT2_Y_1)
g46522_I0_out=OR(n_3750,n_1165)
n_6200=OR(n_1949,n_14168)
g42376_I2_out=OR(g42376_I0_out,g42376_I1_out)
n_9295=OR(g44687_OUT1_Y_1,g44687_OUT2_Y_1)
n_8644=OR(\u4_u2_dma_out_left_4_,\u4_u2_dma_out_left_5_)
n_5125=OR(n_3912,rx_active)
g48815_I2_out=OR(g48815_I0_out,g48815_I1_out)
g39488_I1_out=OR(g39488_I0_out,n_11808)
g42535_I1_out=OR(g42535_I0_out,n_1425)
g41895_I0_out=OR(n_6141,n_3603)
g45997_I1_out=OR(g45997_I0_out,n_4594)
g40427_I1_out=OR(g40427_I0_out,n_11756)
g48554_I1_out=OR(g48554_I0_out,n_1917)
g42189_I1_out=OR(g42189_I0_out,n_7066)
g40907_I1_out=OR(g40907_I0_out,n_10179)
g39053_I1_out=OR(g39053_I0_out,n_9419)
g42271_I2_out=OR(g42271_I0_out,g42271_I1_out)
g39995_I1_out=OR(g39995_I0_out,n_8802)
n_9941=OR(g42977_OUT1_Y_1,g42977_OUT2_Y_1)
g47693_I2_out=OR(g47693_I0_out,g47693_I1_out)
g37497_I2_out=OR(g37497_I0_out,g37497_I1_out)
n_9942=OR(g42976_OUT1_Y_1,g42976_OUT2_Y_1)
g47900_I0_out=OR(n_1866,n_3121)
g47754_I2_out=OR(g47754_I0_out,g47754_I1_out)
n_10827=OR(n_13132,u1_adr_262)
g47728_I2_out=OR(g47728_I0_out,g47728_I1_out)
n_10286=OR(g43077_OUT1_Y_1,g43077_OUT2_Y_1)
g47556_I1_out=OR(g47556_I0_out,n_520)
g46380_I1_out=OR(g46380_I0_out,n_5523)
n_9234=OR(u4_suspend_r1,n_9233,n_1565,u4_suspend_r)
g38807_I0_out=OR(n_12414,n_12548)
g45428_I2_out=OR(g45428_I0_out,g45428_I1_out)
g48783_I2_out=OR(g48783_I0_out,g48783_I1_out)
n_12986=OR(g38365_OUT1_Y_1,g38365_OUT2_Y_1)
n_8786=OR(g38228_OUT1_Y_1,g38228_OUT2_Y_1)
g40413_I1_out=OR(g40413_I0_out,n_11689)
n_188=OR(\u1_u3_rx_ack_to_cnt_6_,\u1_u3_rx_ack_to_cnt_7_)
g47607_I0_out=OR(n_1172,n_2324)
g38544_I1_out=OR(g38544_I0_out,n_12886)
g40797_I1_out=OR(n_1825,\u4_u1_dma_out_left_4_)
n_13098=OR(g37441_OUT1_Y_1,g37441_OUT2_Y_1)
g39197_I1_out=OR(g39197_I0_out,n_1425)
g43375_I1_out=OR(g43375_I0_out,n_8771)
n_10011=OR(g42242_OUT1_Y_1,g42242_OUT2_Y_1)
g45891_I1_out=OR(\u4_u2_buf0_orig_m3_0_,\u4_u2_dma_in_cnt_0_)
g47859_I2_out=OR(g47859_I0_out,g47859_I1_out)
g42826_I1_out=OR(g42826_I0_out,n_1408)
g40782_I0_out=OR(n_3806,u4_u0_r5)
g54630_I1_out=OR(g54630_I0_out,n_11075)
g42956_I0_out=OR(n_5981,n_7410)
g54762_I1_out=OR(g54762_I0_out,n_14058)
n_4029=OR(n_2512,n_1919)
n_9675=OR(g42311_OUT1_Y_1,g42311_OUT2_Y_1)
g37662_I1_out=OR(g37662_I0_out,n_10884)
g43587_I2_out=OR(g43587_I0_out,g43587_I1_out)
g42338_I2_out=OR(g42338_I0_out,g42338_I1_out)
n_9824=OR(g44642_OUT1_Y_1,g44642_OUT2_Y_1)
n_2503=OR(u4_ep0_csr_1864,\u4_u0_dma_out_cnt_1_)
n_8401=OR(\u4_u3_dma_in_cnt_10_,\u4_u3_dma_in_cnt_11_,n_6468,n_6277)
g45423_I2_out=OR(g45423_I0_out,g45423_I1_out)
g45902_I1_out=OR(\u4_u3_buf0_orig_m3_0_,\u4_u3_dma_in_cnt_0_)
n_3116=OR(g47914_OUT1_Y_1,g47914_OUT2_Y_1)
n_10929=OR(g41443_OUT1_Y_1,g41443_OUT2_Y_1)
g42907_I1_out=OR(g42907_I0_out,n_6514)
g39561_I1_out=OR(g39561_I0_out,n_11808)
g46091_I0_out=OR(n_3382,n_3359)
g45218_I1_out=OR(g45218_I0_out,n_5517)
n_3689=OR(n_4542,n_613)
g39737_I0_out=OR(n_6128,u4_u3_r5)
n_9868=OR(g43642_OUT1_Y_1,g43642_OUT2_Y_1)
g47671_I1_out=OR(g47671_I0_out,n_2242)
n_10663=OR(g39620_OUT1_Y_1,g39620_OUT2_Y_1)
g48774_I2_out=OR(g48774_I0_out,g48774_I1_out)
g41342_I1_out=OR(g41342_I0_out,u4_u0_int_stat)
g39684_I0_out=OR(n_11238,n_10035)
g43536_I2_out=OR(g43536_I0_out,g43536_I1_out)
n_3310=OR(n_2697,n_3599)
g42467_I0_out=OR(n_3248,n_4645)
n_7295=OR(n_6529,n_7294)
n_10300=OR(g43027_OUT1_Y_1,g43027_OUT2_Y_1)
g40741_I1_out=OR(g40741_I0_out,n_11978)
g45336_I0_out=OR(n_5273,n_6810)
g43542_I2_out=OR(g43542_I0_out,g43542_I1_out)
n_9827=OR(g44640_OUT1_Y_1,g44640_OUT2_Y_1)
g42313_I2_out=OR(g42313_I0_out,g42313_I1_out)
g47757_I2_out=OR(g47757_I0_out,g47757_I1_out)
n_6087=OR(n_6092,u4_u3_ienb_961)
g47665_I0_out=OR(n_2086,n_2383)
n_8816=OR(g41452_OUT1_Y_1,g41452_OUT2_Y_1)
g38863_I2_out=OR(g38863_I0_out,g38863_I1_out)
g40783_I1_out=OR(g40783_I0_out,n_6309)
sram_adr_o_11_=OR(g39390_OUT1_Y_1,g39390_OUT2_Y_1)
g45445_I1_out=OR(g45445_I0_out,n_4970)
n_9602=OR(g43085_OUT1_Y_1,g43085_OUT2_Y_1)
n_9463=OR(g41440_OUT1_Y_1,g41440_OUT2_Y_1)
g40013_I1_out=OR(g40013_I0_out,n_8735)
g43122_I2_out=OR(g43122_I0_out,g43122_I1_out)
g40890_I1_out=OR(g40890_I0_out,n_10452)
n_8924=OR(g44619_OUT1_Y_1,g44619_OUT2_Y_1)
sram_data_o_7_=OR(g39401_OUT1_Y_1,g39401_OUT2_Y_1)
g48842_I2_out=OR(g48842_I0_out,g48842_I1_out)
g38470_I0_out=OR(n_13030,u1_adr_267)
g40018_I2_out=OR(g40018_I0_out,g40018_I1_out)
n_6083=OR(n_6092,u4_u3_ienb)
g47566_I0_out=OR(n_2718,n_2182)
n_6013=OR(n_6051,u4_u2_iena_915)
g43565_I2_out=OR(g43565_I0_out,g43565_I1_out)
g46315_I1_out=OR(g46315_I0_out,n_5796)
n_1252=OR(n_4523,csr_124)
g47894_I1_out=OR(g47894_I0_out,n_3365)
n_6153=OR(\u4_u0_dma_out_left_4_,n_6152)
n_9543=OR(g44666_OUT1_Y_1,g44666_OUT2_Y_1)
g38947_I1_out=OR(g38947_I0_out,n_11234)
n_10557=OR(g43036_OUT1_Y_1,g43036_OUT2_Y_1)
n_8914=OR(g44623_OUT1_Y_1,g44623_OUT2_Y_1)
n_3507=OR(u1_u2_rx_data_st_r,n_3538)
g38257_I1_out=OR(g38257_I0_out,n_1514)
g47629_I1_out=OR(g47629_I0_out,n_1242)
g46463_I1_out=OR(g46463_I0_out,n_14229)
g38545_I0_out=OR(n_12729,n_12918)
g47141_I2_out=OR(g47141_I0_out,g47141_I1_out)
g45901_I1_out=OR(g45901_I0_out,n_2249)
g46330_I1_out=OR(g46330_I0_out,n_5523)
n_5814=OR(n_2882,n_2033,n_3012,n_3026)
g42081_I1_out=OR(g42081_I0_out,u4_u1_int_stat_952)
n_838=OR(n_6142,\u4_u2_dma_out_cnt_5_)
g45222_I1_out=OR(g45222_I0_out,n_5513)
g40378_I0_out=OR(n_5621,u4_u3_r5)
g42643_I1_out=OR(g42643_I0_out,n_1408)
g54522_I1_out=OR(g54522_I0_out,n_13788)
sram_adr_o_12_=OR(g39391_OUT1_Y_1,g39391_OUT2_Y_1)
g48793_I2_out=OR(g48793_I0_out,g48793_I1_out)
n_9900=OR(g43096_OUT1_Y_1,g43096_OUT2_Y_1)
n_9895=OR(g40452_OUT1_Y_1,g40452_OUT2_Y_1)
n_8860=OR(g45518_OUT1_Y_1,g45518_OUT2_Y_1)
g43305_I1_out=OR(g43305_I0_out,n_5610)
n_10800=OR(g43007_OUT1_Y_1,g43007_OUT2_Y_1)
n_10255=OR(g37619_OUT1_Y_1,g37619_OUT2_Y_1)
g47767_I2_out=OR(g47767_I0_out,g47767_I1_out)
g45300_I0_out=OR(n_4658,n_3599)
g46449_I1_out=OR(g46449_I0_out,n_5771)
n_14402=OR(g55085_OUT1_Y_1,g55085_OUT2_Y_1)
g55079_I2_out=OR(g55079_I0_out,g55079_I1_out)
n_5982=OR(n_2023,n_5313)
n_10302=OR(g43024_OUT1_Y_1,g43024_OUT2_Y_1)
g40784_I1_out=OR(g40784_I0_out,n_5674)
n_1830=OR(n_9750,n_3223)
g47744_I2_out=OR(g47744_I0_out,g47744_I1_out)
g45332_I0_out=OR(n_4623,n_7012)
g46327_I1_out=OR(g46327_I0_out,n_5796)
n_9935=OR(g42990_OUT1_Y_1,g42990_OUT2_Y_1)
g45243_I0_out=OR(n_4660,n_3206)
n_5096=OR(n_2786,n_3778)
g42681_I1_out=OR(g42681_I0_out,n_1408)
g40892_I1_out=OR(g40892_I0_out,n_10450)
g46339_I1_out=OR(g46339_I0_out,n_5523)
n_7340=OR(n_10267,u1_sizu_c_396)
g45360_I2_out=OR(g45360_I0_out,g45360_I1_out)
n_2360=OR(\u0_u0_ps_cnt_0_,n_897)
g46428_I1_out=OR(g46428_I0_out,n_4139)
g44543_I1_out=OR(n_3630,n_14161)
g48711_I1_out=OR(g48711_I0_out,n_2558)
n_8898=OR(g44659_OUT1_Y_1,g44659_OUT2_Y_1)
g43646_I3_out=OR(u0_u0_chirp_cnt_is_6,n_7123,n_8667)
g38015_I1_out=OR(g38015_I0_out,n_9400)
g48825_I2_out=OR(g48825_I0_out,g48825_I1_out)
n_2944=OR(g47932_OUT1_Y_1,g47932_OUT2_Y_1)
g47674_I2_out=OR(g47674_I0_out,g47674_I1_out)
g45340_I0_out=OR(n_643,n_3359)
g42153_I1_out=OR(g42153_I0_out,u1_u3_rx_ack_to)
g48824_I2_out=OR(g48824_I0_out,g48824_I1_out)
g47666_I1_out=OR(g47666_I0_out,n_2250)
n_9330=OR(g38215_OUT1_Y_1,g38215_OUT2_Y_1)
n_5319=OR(n_4076,n_4949)
g44535_I1_out=OR(g44535_I0_out,n_3872)
g40867_I1_out=OR(g40867_I0_out,n_9508)
g47520_I1_out=OR(g47520_I0_out,n_2187)
sram_data_o_1_=OR(g39409_OUT1_Y_1,g39409_OUT2_Y_1)
g39742_I1_out=OR(g39742_I0_out,n_7320)
n_10254=OR(g37828_OUT1_Y_1,g37828_OUT2_Y_1)
n_12626=OR(g38138_OUT1_Y_1,g38138_OUT2_Y_1)
g46487_I1_out=OR(g46487_I0_out,n_2251)
g47840_I2_out=OR(g47840_I0_out,g47840_I1_out)
g40763_I0_out=OR(\u4_u0_buf0_orig_m3_5_,\u4_u0_dma_in_cnt_5_)
g40720_I1_out=OR(g40720_I0_out,n_11381)
g46532_I1_out=OR(g46532_I0_out,n_2369)
g42270_I2_out=OR(g42270_I0_out,g42270_I1_out)
n_11628=OR(\u1_u3_new_size_2_,csr_98)
g40840_I1_out=OR(g40840_I0_out,n_10702)
g48812_I2_out=OR(g48812_I0_out,g48812_I1_out)
g47710_I2_out=OR(g47710_I0_out,g47710_I1_out)
g42142_I1_out=OR(g42142_I0_out,n_10926)
n_12215=OR(g39609_OUT1_Y_1,g39609_OUT2_Y_1)
n_9703=OR(g42290_OUT1_Y_1,g42290_OUT2_Y_1)
g47108_I0_out=OR(n_4523,csr_123)
n_9733=OR(g38028_OUT1_Y_1,g38028_OUT2_Y_1)
n_12237=OR(g39587_OUT1_Y_1,g39587_OUT2_Y_1)
g47685_I2_out=OR(g47685_I0_out,g47685_I1_out)
g42168_I1_out=OR(g42168_I0_out,n_11076)
n_11750=OR(\u1_u3_new_size_4_,\u1_u3_new_size_5_)
g43530_I2_out=OR(g43530_I0_out,g43530_I1_out)
g46342_I1_out=OR(g46342_I0_out,n_5796)
n_11652=OR(u1_u3_pid_seq_err,n_1158)
g47818_I2_out=OR(g47818_I0_out,g47818_I1_out)
g41144_I0_out=OR(n_14089,n_9953)
n_4062=OR(n_4061,n_4060)
n_1976=OR(u4_ep0_csr_1864,n_2229)
g37671_I2_out=OR(g37671_I0_out,g37671_I1_out)
g38990_I1_out=OR(n_7295,u0_u0_chirp_cnt_is_6)
g39771_I0_out=OR(n_6125,u4_u2_r5)
g42572_I1_out=OR(g42572_I0_out,n_1408)
g46352_I1_out=OR(g46352_I0_out,n_5771)
g45801_I1_out=OR(g45801_I0_out,n_5442)
n_10360=OR(g38029_OUT1_Y_1,g38029_OUT2_Y_1)
g42927_I0_out=OR(n_5728,n_8100)
n_12511=OR(n_4905,n_3770)
n_3513=OR(n_3706,u1_u2_rx_data_st_r_5)
g42777_I1_out=OR(g42777_I0_out,n_1425)
g43425_I0_out=OR(n_5352,n_2625)
n_7087=OR(n_7089,n_7086)
n_14376=OR(n_14374,n_14375)
g39628_I2_out=OR(g39628_I0_out,g39628_I1_out)
n_9253=OR(g37994_OUT1_Y_1,g37994_OUT2_Y_1)
g40391_I0_out=OR(n_5617,u4_u1_r5)
n_9358=OR(g37815_OUT1_Y_1,g37815_OUT2_Y_1)
g42363_I2_out=OR(g42363_I0_out,g42363_I1_out)
g46558_I2_out=OR(g46558_I0_out,g46558_I1_out)
n_9589=OR(g40454_OUT1_Y_1,g40454_OUT2_Y_1)
n_9916=OR(g43057_OUT1_Y_1,g43057_OUT2_Y_1)
g37747_I1_out=OR(g37747_I0_out,n_8761)
g45416_I2_out=OR(g45416_I0_out,g45416_I1_out)
n_8825=OR(g45534_OUT1_Y_1,g45534_OUT2_Y_1)
n_9925=OR(g43026_OUT1_Y_1,g43026_OUT2_Y_1)
n_12509=OR(n_7769,n_12474)
g38475_I0_out=OR(n_13030,u1_adr_258)
sram_adr_o_4_=OR(g39413_OUT1_Y_1,g39413_OUT2_Y_1)
g40722_I1_out=OR(g40722_I0_out,n_11381)
n_6063=OR(n_6096,u4_u1_iena)
n_9476=OR(g41426_OUT1_Y_1,g41426_OUT2_Y_1)
g39747_I0_out=OR(n_4213,u4_u1_r5)
n_8879=OR(u1_u2_rx_data_done_r2,n_182)
g38471_I0_out=OR(n_13030,n_10247)
g40885_I1_out=OR(g40885_I0_out,n_10457)
n_9678=OR(g42308_OUT1_Y_1,g42308_OUT2_Y_1)
n_10603=OR(g39794_OUT1_Y_1,g39794_OUT2_Y_1)
n_5307=OR(n_5306,n_5305)
n_2550=OR(u4_ep1_csr_1895,n_1523)
g40788_I0_out=OR(n_5043,u4_u2_r5)
n_10807=OR(g43002_OUT1_Y_1,g43002_OUT2_Y_1)
n_6037=OR(g38300_OUT1_Y_1,g38300_OUT2_Y_1)
g43593_I2_out=OR(g43593_I0_out,g43593_I1_out)
g44572_I0_out=OR(n_4641,n_622)
g43618_I2_out=OR(g43618_I0_out,g43618_I1_out)
g41373_I2_out=OR(g41373_I0_out,g41373_I1_out)
g41234_I1_out=OR(g41234_I0_out,n_9945)
n_9724=OR(g42250_OUT1_Y_1,g42250_OUT2_Y_1)
g46322_I1_out=OR(g46322_I0_out,n_5796)
g42898_I1_out=OR(g42898_I0_out,n_9378)
n_2070=OR(n_653,\u4_u0_dma_in_cnt_2_)
n_2381=OR(n_2602,n_2380)
n_9356=OR(n_13209,n_14129)
n_5738=OR(n_5313,n_5311)
n_10554=OR(g43039_OUT1_Y_1,g43039_OUT2_Y_1)
g47600_I1_out=OR(g47600_I0_out,n_1787)
g42975_I2_out=OR(g42975_I0_out,g42975_I1_out)
n_2916=OR(g47922_OUT1_Y_1,g47922_OUT2_Y_1)
g42942_I0_out=OR(n_5094,n_6484)
n_13075=OR(g38150_OUT1_Y_1,g38150_OUT2_Y_1)
n_10144=OR(g41405_OUT1_Y_1,g41405_OUT2_Y_1)
n_12154=OR(\u1_u3_new_size_9_,n_3601)
g47538_I1_out=OR(g47538_I0_out,n_2022)
g46421_I1_out=OR(g46421_I0_out,n_5796)
g41189_I1_out=OR(g41189_I0_out,n_9949)
n_12224=OR(g39600_OUT1_Y_1,g39600_OUT2_Y_1)
g47571_I0_out=OR(n_2713,n_2396)
g47562_I0_out=OR(n_1126,n_1761)
g38999_I1_out=OR(g38999_I0_out,n_12254)
g42533_I1_out=OR(g42533_I0_out,n_1514)
g42479_I1_out=OR(g42479_I0_out,n_7427)
g40832_I1_out=OR(g40832_I0_out,n_10713)
n_6039=OR(n_6051,u4_u2_ienb_957)
g43289_I1_out=OR(g43289_I0_out,n_10819)
g45391_I2_out=OR(g45391_I0_out,g45391_I1_out)
n_10583=OR(g40024_OUT1_Y_1,g40024_OUT2_Y_1)
g48829_I2_out=OR(g48829_I0_out,g48829_I1_out)
n_3447=OR(g47921_OUT1_Y_1,g47921_OUT2_Y_1)
g48853_I2_out=OR(g48853_I0_out,g48853_I1_out)
n_1509=OR(n_759,\u4_u0_dma_out_cnt_7_)
g42144_I1_out=OR(g42144_I0_out,n_10926)
g43580_I2_out=OR(g43580_I0_out,g43580_I1_out)
n_7579=OR(g45447_OUT1_Y_1,g45447_OUT2_Y_1)
g45383_I2_out=OR(g45383_I0_out,g45383_I1_out)
n_9262=OR(g41438_OUT1_Y_1,g41438_OUT2_Y_1)
n_2956=OR(g47945_OUT1_Y_1,g47945_OUT2_Y_1)
n_10868=OR(g37755_OUT1_Y_1,g37755_OUT2_Y_1)
g40830_I1_out=OR(g40830_I0_out,n_10716)
n_12622=OR(g38142_OUT1_Y_1,g38142_OUT2_Y_1)
sram_data_o_14_=OR(g39392_OUT1_Y_1,g39392_OUT2_Y_1)
g43236_I1_out=OR(g43236_I0_out,n_1425)
n_9747=OR(g38007_OUT1_Y_1,g38007_OUT2_Y_1)
n_13036=OR(g38367_OUT1_Y_1,g38367_OUT2_Y_1)
g42741_I1_out=OR(g42741_I0_out,n_1425)
n_4933=OR(n_4932,n_4927)
g47564_I0_out=OR(n_2720,n_2158)
g47850_I2_out=OR(g47850_I0_out,g47850_I1_out)
g47569_I1_out=OR(g47569_I0_out,n_602)
n_9915=OR(g43058_OUT1_Y_1,g43058_OUT2_Y_1)
n_10373=OR(g39797_OUT1_Y_1,g39797_OUT2_Y_1)
g45422_I2_out=OR(g45422_I0_out,g45422_I1_out)
g55116_I0_out=OR(n_14455,n_14457)
g47142_I2_out=OR(g47142_I0_out,g47142_I1_out)
n_9878=OR(g38216_OUT1_Y_1,g38216_OUT2_Y_1)
n_9192=OR(g40025_OUT1_Y_1,g40025_OUT2_Y_1)
n_7791=OR(g42936_OUT1_Y_1,g42936_OUT2_Y_1)
g46882_I1_out=OR(g46882_I0_out,n_5172)
n_2208=OR(g47884_OUT1_Y_1,g47884_OUT2_Y_1)
n_5721=OR(\u4_u0_dma_out_left_3_,n_1177)
n_9161=OR(g42986_OUT1_Y_1,g42986_OUT2_Y_1)
g44521_I1_out=OR(g44521_I0_out,n_5498)
g45369_I2_out=OR(g45369_I0_out,g45369_I1_out)
g47552_I1_out=OR(g47552_I0_out,n_2717)
n_9762=OR(g41454_OUT1_Y_1,g41454_OUT2_Y_1)
n_11836=OR(u1_u3_to_small,u1_u3_to_large)
g42354_I2_out=OR(g42354_I0_out,g42354_I1_out)
g42343_I2_out=OR(g42343_I0_out,g42343_I1_out)
n_9696=OR(g42296_OUT1_Y_1,g42296_OUT2_Y_1)
g47625_I1_out=OR(g47625_I0_out,n_2280)
g47487_I1_out=OR(g47487_I0_out,n_605)
g46430_I1_out=OR(g46430_I0_out,n_3595)
g38568_I1_out=OR(g38568_I0_out,n_11619)
g46519_I0_out=OR(n_3752,n_1702)
g44958_I1_out=OR(g44958_I0_out,n_4868)
g46400_I1_out=OR(g46400_I0_out,n_5523)
g41795_I1_out=OR(g41795_I0_out,n_1565)
n_5992=OR(n_6078,u4_u0_ienb_957)
g42200_I1_out=OR(g42200_I0_out,n_8751)
g39764_I0_out=OR(n_11972,n_12074)
g42174_I1_out=OR(g42174_I0_out,n_11078)
g38133_I0_out=OR(n_12895,u1_data_pid_sel_189)
g54819_I0_out=OR(n_14108,n_14107)
n_5846=OR(g41479_OUT1_Y_1,g41479_OUT2_Y_1)
n_10786=OR(g40433_OUT1_Y_1,g40433_OUT2_Y_1)
g39052_I1_out=OR(g39052_I0_out,n_9420)
g46303_I1_out=OR(g46303_I0_out,n_5781)
n_9725=OR(g42249_OUT1_Y_1,g42249_OUT2_Y_1)
g37957_I1_out=OR(g37957_I0_out,n_10866)
g43608_I2_out=OR(g43608_I0_out,g43608_I1_out)
n_11902=OR(g40445_OUT1_Y_1,g40445_OUT2_Y_1)
g42574_I1_out=OR(g42574_I0_out,n_1408)
g43403_I1_out=OR(g43403_I0_out,n_3135)
n_12233=OR(g39591_OUT1_Y_1,g39591_OUT2_Y_1)
n_13042=OR(g38366_OUT1_Y_1,g38366_OUT2_Y_1)
g47766_I2_out=OR(g47766_I0_out,g47766_I1_out)
g45803_I0_out=OR(n_4546,n_344)
g38478_I0_out=OR(n_13030,n_10243)
n_11027=OR(n_11026,u1_u3_buf0_st_max)
g47756_I2_out=OR(g47756_I0_out,g47756_I1_out)
g39041_I1_out=OR(g39041_I0_out,n_13664)
g40878_I1_out=OR(g40878_I0_out,n_10466)
g45989_I2_out=OR(g45989_I0_out,g45989_I1_out)
n_9964=OR(g40029_OUT1_Y_1,g40029_OUT2_Y_1)
n_13562=OR(n_12768,n_13253)
g47694_I2_out=OR(g47694_I0_out,g47694_I1_out)
g40882_I1_out=OR(g40882_I0_out,n_10461)
g46316_I1_out=OR(g46316_I0_out,n_4053)
n_12272=OR(n_12474,n_6696)
g45246_I1_out=OR(n_3351,n_4263)
g48822_I2_out=OR(g48822_I0_out,g48822_I1_out)
g40229_I1_out=OR(g40229_I0_out,n_7698)
n_6452=OR(g43632_OUT1_Y_1,g43632_OUT2_Y_1)
g40884_I1_out=OR(g40884_I0_out,n_10458)
n_1161=OR(n_673,\u4_u2_dma_in_cnt_4_)
g46285_I1_out=OR(g46285_I0_out,n_5523)
g45388_I2_out=OR(g45388_I0_out,g45388_I1_out)
n_9940=OR(g42978_OUT1_Y_1,g42978_OUT2_Y_1)
n_9226=OR(g42232_OUT1_Y_1,g42232_OUT2_Y_1)
n_9944=OR(g42970_OUT1_Y_1,g42970_OUT2_Y_1)
g40015_I1_out=OR(g40015_I0_out,n_8723)
g55095_I1_out=OR(g55095_I0_out,n_12384)
g38784_I0_out=OR(n_9285,n_11234)
n_9309=OR(g44645_OUT1_Y_1,g44645_OUT2_Y_1)
g40368_I1_out=OR(g40368_I0_out,n_9615)
g42390_I2_out=OR(g42390_I0_out,g42390_I1_out)
g42466_I1_out=OR(g42466_I0_out,n_6257)
g43540_I2_out=OR(g43540_I0_out,g43540_I1_out)
sram_data_o_30_=OR(g39419_OUT1_Y_1,g39419_OUT2_Y_1)
g40392_I0_out=OR(n_4677,n_6484)
n_9918=OR(g43051_OUT1_Y_1,g43051_OUT2_Y_1)
n_9163=OR(g42984_OUT1_Y_1,g42984_OUT2_Y_1)
g43604_I2_out=OR(g43604_I0_out,g43604_I1_out)
g42955_I0_out=OR(n_5982,n_7410)
n_12034=OR(g46019_OUT1_Y_1,g46019_OUT2_Y_1)
n_9231=OR(g42227_OUT1_Y_1,g42227_OUT2_Y_1)
n_3631=OR(n_2582,n_1685)
g47727_I2_out=OR(g47727_I0_out,g47727_I1_out)
n_9292=OR(g44692_OUT1_Y_1,g44692_OUT2_Y_1)
n_8823=OR(g45535_OUT1_Y_1,g45535_OUT2_Y_1)
g47811_I2_out=OR(g47811_I0_out,g47811_I1_out)
g45616_I1_out=OR(g45616_I0_out,n_5479)
g47609_I1_out=OR(g47609_I0_out,n_2157)
g42648_I1_out=OR(g42648_I0_out,n_1425)
g38293_I1_out=OR(g38293_I0_out,n_5678)
n_6055=OR(n_6096,u4_u1_ienb_961)
g40803_I1_out=OR(g40803_I0_out,n_10948)
g46391_I1_out=OR(g46391_I0_out,n_5781)
g40407_I1_out=OR(g40407_I0_out,n_11777)
g46521_I1_out=OR(g46521_I0_out,n_1353)
n_12153=OR(\u1_u3_new_size_9_,n_610)
g38534_I1_out=OR(g38534_I0_out,n_1408)
g42571_I1_out=OR(g42571_I0_out,n_7427)
n_2917=OR(g47923_OUT1_Y_1,g47923_OUT2_Y_1)
n_12627=OR(g38137_OUT1_Y_1,g38137_OUT2_Y_1)
n_9466=OR(g41433_OUT1_Y_1,g41433_OUT2_Y_1)
g42935_I1_out=OR(g42935_I0_out,n_8088)
g47730_I2_out=OR(g47730_I0_out,g47730_I1_out)
g42367_I2_out=OR(g42367_I0_out,g42367_I1_out)
g43576_I2_out=OR(g43576_I0_out,g43576_I1_out)
g42265_I2_out=OR(g42265_I0_out,g42265_I1_out)
g41947_I1_out=OR(g41947_I0_out,u4_u3_int_stat_948)
g48716_I1_out=OR(g48716_I0_out,n_2560)
n_12726=OR(u1_u1_send_zero_length_r,n_3583)
g38959_I1_out=OR(g38959_I0_out,n_12052)
g41378_I1_out=OR(g41378_I0_out,n_5156)
n_9606=OR(g42991_OUT1_Y_1,g42991_OUT2_Y_1)
n_6094=OR(n_6092,u4_u3_ienb_945)
n_9299=OR(g44683_OUT1_Y_1,g44683_OUT2_Y_1)
n_9799=OR(g37666_OUT1_Y_1,g37666_OUT2_Y_1)
g37960_I1_out=OR(g37960_I0_out,n_10577)
g42845_I1_out=OR(g42845_I0_out,n_1425)
n_9774=OR(g41399_OUT1_Y_1,g41399_OUT2_Y_1)
g47799_I2_out=OR(g47799_I0_out,g47799_I1_out)
g37959_I1_out=OR(g37959_I0_out,n_10576)
g42837_I1_out=OR(g42837_I0_out,n_1425)
n_12211=OR(g39613_OUT1_Y_1,g39613_OUT2_Y_1)
g42176_I1_out=OR(g42176_I0_out,n_11073)
g43573_I2_out=OR(g43573_I0_out,g43573_I1_out)
g42733_I1_out=OR(g42733_I0_out,n_8504)
g47547_I2_out=OR(g47547_I0_out,g47547_I1_out)
g47663_I1_out=OR(g47663_I0_out,n_3072)
n_9544=OR(g44665_OUT1_Y_1,g44665_OUT2_Y_1)
g45877_I1_out=OR(g45877_I0_out,n_13440)
g43377_I1_out=OR(g43377_I0_out,n_4492)
g48631_I1_out=OR(g48631_I0_out,n_2602)
g47796_I2_out=OR(g47796_I0_out,g47796_I1_out)
g47690_I2_out=OR(g47690_I0_out,g47690_I1_out)
n_9800=OR(g37910_OUT1_Y_1,g37910_OUT2_Y_1)
n_13383=OR(g29_OUT1_Y_1,g29_OUT2_Y_1)
g48572_I1_out=OR(g48572_I0_out,n_2614)
n_9697=OR(g42295_OUT1_Y_1,g42295_OUT2_Y_1)
n_5828=OR(n_5451,n_5450)
g47841_I2_out=OR(g47841_I0_out,g47841_I1_out)
n_9815=OR(g44648_OUT1_Y_1,g44648_OUT2_Y_1)
g45427_I2_out=OR(g45427_I0_out,g45427_I1_out)
g47153_I2_out=OR(g47153_I0_out,g47153_I1_out)
n_6060=OR(n_6096,u4_u1_iena_927)
g38332_I1_out=OR(g38332_I0_out,n_1514)
n_10802=OR(g43006_OUT1_Y_1,g43006_OUT2_Y_1)
n_8854=OR(g45521_OUT1_Y_1,g45521_OUT2_Y_1)
n_7898=OR(n_4170,u1_u2_rx_data_done_r)
g45258_I0_out=OR(n_4656,n_3311)
g41143_I0_out=OR(n_10478,n_10324)
g41368_I0_out=OR(n_2595,u4_u3_r5)
n_2223=OR(g47866_OUT1_Y_1,g47866_OUT2_Y_1)
g46372_I1_out=OR(g46372_I0_out,n_5771)
n_11937=OR(n_11748,n_11936)
g39750_I0_out=OR(n_11982,n_12074)
g42370_I2_out=OR(g42370_I0_out,g42370_I1_out)
g45554_I2_out=OR(g45554_I0_out,g45554_I1_out)
n_2930=OR(g47927_OUT1_Y_1,g47927_OUT2_Y_1)
g47699_I2_out=OR(g47699_I0_out,g47699_I1_out)
g39626_I2_out=OR(g39626_I0_out,g39626_I1_out)
g42157_I1_out=OR(g42157_I0_out,n_9945)
g47845_I2_out=OR(g47845_I0_out,g47845_I1_out)
n_12231=OR(g39593_OUT1_Y_1,g39593_OUT2_Y_1)
g42528_I1_out=OR(g42528_I0_out,n_8504)
g42904_I1_out=OR(g42904_I0_out,n_9377)
g47825_I2_out=OR(g47825_I0_out,g47825_I1_out)
n_6058=OR(n_6096,u4_u1_ienb)
n_225=OR(\u4_u0_dma_out_cnt_7_,\u4_u0_dma_out_cnt_5_)
g45886_I1_out=OR(g45886_I0_out,n_3606)
g38009_I1_out=OR(g38009_I0_out,n_9636)
g42470_I0_out=OR(n_3246,n_4722)
n_12151=OR(\u1_u3_new_size_6_,\u1_u3_new_size_7_)
n_10803=OR(g43005_OUT1_Y_1,g43005_OUT2_Y_1)
g43114_I2_out=OR(g43114_I0_out,g43114_I1_out)
g40876_I1_out=OR(g40876_I0_out,n_10469)
g41352_I1_out=OR(g41352_I0_out,n_7520)
g42627_I1_out=OR(g42627_I0_out,n_1425)
g39574_I1_out=OR(g39574_I0_out,n_7377)
n_10934=OR(g41403_OUT1_Y_1,g41403_OUT2_Y_1)
g42952_I1_out=OR(g42952_I0_out,n_7772)
n_14222=OR(n_1392,n_452)
g46297_I1_out=OR(g46297_I0_out,n_5781)
g42324_I2_out=OR(g42324_I0_out,g42324_I1_out)
g40881_I1_out=OR(g40881_I0_out,n_10462)
n_9819=OR(g44646_OUT1_Y_1,g44646_OUT2_Y_1)
g44541_I1_out=OR(g44541_I0_out,n_3859)
g47723_I2_out=OR(g47723_I0_out,g47723_I1_out)
n_10276=OR(g43090_OUT1_Y_1,g43090_OUT2_Y_1)
g43291_I1_out=OR(g43291_I0_out,n_7427)
g42464_I0_out=OR(n_3592,n_5659)
g40836_I1_out=OR(g40836_I0_out,n_10709)
g43491_I1_out=OR(g43491_I0_out,n_6654)
g45399_I2_out=OR(g45399_I0_out,g45399_I1_out)
g48728_I1_out=OR(g48728_I0_out,n_1118)
n_10271=OR(g40451_OUT1_Y_1,g40451_OUT2_Y_1)
n_3119=OR(g47908_OUT1_Y_1,g47908_OUT2_Y_1)
g39792_I0_out=OR(n_5364,n_6484)
n_10550=OR(g43042_OUT1_Y_1,g43042_OUT2_Y_1)
g47604_I1_out=OR(g47604_I0_out,n_2162)
n_13662=OR(n_13661,n_9587)
n_10363=OR(g42236_OUT1_Y_1,g42236_OUT2_Y_1)
n_3312=OR(n_2693,n_3311)
g40656_I1_out=OR(g40656_I0_out,n_9269)
g47893_I1_out=OR(g47893_I0_out,n_3040)
g39199_I1_out=OR(g39199_I0_out,n_7427)
g43630_I1_out=OR(g43630_I0_out,n_4555)
n_8675=OR(g43640_OUT1_Y_1,g43640_OUT2_Y_1)
g40435_I2_out=OR(g40435_I0_out,g40435_I1_out)
g40893_I1_out=OR(g40893_I0_out,n_10449)
n_6088=OR(n_6092,u4_u3_ienb_957)
g47903_I1_out=OR(g47903_I0_out,n_2966)
g43116_I2_out=OR(g43116_I0_out,g43116_I1_out)
n_1779=OR(g47886_OUT1_Y_1,g47886_OUT2_Y_1)
g40395_I0_out=OR(n_5616,u4_u2_r5)
g43535_I2_out=OR(g43535_I0_out,g43535_I1_out)
g40905_I1_out=OR(g40905_I0_out,n_10181)
n_9291=OR(g44694_OUT1_Y_1,g44694_OUT2_Y_1)
n_2894=OR(g46641_OUT1_Y_1,g46641_OUT2_Y_1)
g37444_I1_out=OR(n_12509,n_12511,n_1376)
n_9903=OR(g43070_OUT1_Y_1,g43070_OUT2_Y_1)
g42729_I1_out=OR(g42729_I0_out,n_1408)
g40773_I1_out=OR(g40773_I0_out,n_6021)
g38225_I1_out=OR(g38225_I0_out,n_9577)
g48778_I2_out=OR(g48778_I0_out,g48778_I1_out)
n_8105=OR(\u4_u2_dma_in_cnt_10_,\u4_u2_dma_in_cnt_11_,n_6457,n_6268)
g46531_I0_out=OR(n_3319,n_253)
g43368_I1_out=OR(g43368_I0_out,n_4105)
n_11896=OR(n_11157,n_3567)
n_9305=OR(g44653_OUT1_Y_1,g44653_OUT2_Y_1)
g40854_I1_out=OR(g40854_I0_out,n_9521)
g39746_I0_out=OR(n_6126,u4_u1_r5)
g37780_I1_out=OR(g37780_I0_out,n_9851)
n_10290=OR(g43074_OUT1_Y_1,g43074_OUT2_Y_1)
g40772_I1_out=OR(g40772_I0_out,n_9567)
g41341_I1_out=OR(g41341_I0_out,n_9269)
g48557_I1_out=OR(g48557_I0_out,n_2187)
g43388_I1_out=OR(g43388_I0_out,n_3142)
g42635_I1_out=OR(g42635_I0_out,n_1425)
g47833_I2_out=OR(g47833_I0_out,g47833_I1_out)
g42319_I2_out=OR(g42319_I0_out,g42319_I1_out)
g47581_I1_out=OR(g47581_I0_out,n_1264)
n_4522=OR(n_1252,n_3226)
n_8911=OR(g44625_OUT1_Y_1,g44625_OUT2_Y_1)
g42281_I2_out=OR(g42281_I0_out,g42281_I1_out)
n_5584=OR(u0_u0_T1_gt_5_0_mS,u0_u0_resume_req_s)
g47615_I0_out=OR(n_2083,n_1291)
n_3657=OR(n_2735,n_3656)
g37950_I1_out=OR(g37950_I0_out,n_9978)
g42957_I2_out=OR(g42957_I0_out,g42957_I1_out)
n_5996=OR(n_6078,u4_u0_iena_935)
g38398_I0_out=OR(n_2685,u4_u3_r2)
n_9937=OR(g42982_OUT1_Y_1,g42982_OUT2_Y_1)
g45368_I2_out=OR(g45368_I0_out,g45368_I1_out)
n_10313=OR(g42995_OUT1_Y_1,g42995_OUT2_Y_1)
g47675_I2_out=OR(g47675_I0_out,g47675_I1_out)
g39738_I0_out=OR(n_4683,u4_u3_r5)
g42283_I2_out=OR(g42283_I0_out,g42283_I1_out)
g37954_I1_out=OR(g37954_I0_out,n_11052)
g46442_I1_out=OR(g46442_I0_out,n_5781)
n_12613=OR(g43644_OUT1_Y_1,g43644_OUT2_Y_1)
n_10795=OR(g43015_OUT1_Y_1,g43015_OUT2_Y_1)
g47632_I1_out=OR(g47632_I0_out,n_1613)
g47792_I2_out=OR(g47792_I0_out,g47792_I1_out)
g40014_I1_out=OR(g40014_I0_out,n_9175)
g47769_I2_out=OR(g47769_I0_out,g47769_I1_out)
g39019_I1_out=OR(g39019_I0_out,n_12157)
n_4583=OR(n_1532,n_4591)
n_3511=OR(u1_u2_rx_data_st_r_5,n_3538)
g46332_I1_out=OR(g46332_I0_out,n_5796)
n_11899=OR(g40447_OUT1_Y_1,g40447_OUT2_Y_1)
n_10278=OR(g43088_OUT1_Y_1,g43088_OUT2_Y_1)
g40777_I0_out=OR(n_3807,u4_u3_r5)
g42226_I1_out=OR(g42226_I0_out,n_7457)
g47842_I2_out=OR(g47842_I0_out,g47842_I1_out)
g42530_I1_out=OR(g42530_I0_out,n_1514)
g47814_I2_out=OR(g47814_I0_out,g47814_I1_out)
g54793_I0_out=OR(n_14087,n_9948)
n_9455=OR(g41463_OUT1_Y_1,g41463_OUT2_Y_1)
n_10830=OR(n_13884,u1_adr_261)
g46425_I1_out=OR(g46425_I0_out,n_4138)
g42331_I2_out=OR(g42331_I0_out,g42331_I1_out)
g40017_I2_out=OR(g40017_I0_out,g40017_I1_out)
n_7453=OR(\u4_u0_dma_out_left_5_,n_2229)
n_1420=OR(n_253,n_605)
n_9933=OR(g42993_OUT1_Y_1,g42993_OUT2_Y_1)
g47741_I2_out=OR(g47741_I0_out,g47741_I1_out)
g47608_I0_out=OR(n_1886,n_1531)
g43612_I2_out=OR(g43612_I0_out,g43612_I1_out)
g39762_I0_out=OR(n_11974,n_12074)
g40891_I1_out=OR(g40891_I0_out,n_10451)
g43311_I1_out=OR(g43311_I0_out,n_9945)
n_12026=OR(g38207_OUT1_Y_1,g38207_OUT2_Y_1)
g47104_I0_out=OR(n_1323,n_2023)
n_1298=OR(\u4_u3_dma_out_cnt_3_,\u4_u3_dma_out_cnt_2_)
g46328_I1_out=OR(g46328_I0_out,n_2479)
g37432_I0_out=OR(n_13098,n_13107)
g40868_I1_out=OR(g40868_I0_out,n_9507)
g47858_I2_out=OR(g47858_I0_out,g47858_I1_out)
g40863_I1_out=OR(g40863_I0_out,n_9512)
n_9594=OR(g43099_OUT1_Y_1,g43099_OUT2_Y_1)
g45884_I1_out=OR(n_4552,n_4046,n_1434)
g45375_I2_out=OR(g45375_I0_out,g45375_I1_out)
g39578_I0_out=OR(n_4786,n_6484)
g43609_I2_out=OR(g43609_I0_out,g43609_I1_out)
g45377_I2_out=OR(g45377_I0_out,g45377_I1_out)
n_9461=OR(g41445_OUT1_Y_1,g41445_OUT2_Y_1)
g47611_I1_out=OR(g47611_I0_out,n_1281)
n_5338=OR(n_4713,n_4712)
sram_adr_o_6_=OR(g39412_OUT1_Y_1,g39412_OUT2_Y_1)
g43564_I2_out=OR(g43564_I0_out,g43564_I1_out)
g45229_I0_out=OR(u0_u0_T2_gt_1_0_mS,n_9750)
g42915_I1_out=OR(g42915_I0_out,n_7031)
g44934_I1_out=OR(g44934_I0_out,n_5453)
g42318_I2_out=OR(g42318_I0_out,g42318_I1_out)
n_14062=OR(g54761_OUT1_Y_1,g54761_OUT2_Y_1)
g48784_I2_out=OR(g48784_I0_out,g48784_I1_out)
g42642_I1_out=OR(g42642_I0_out,n_1408)
g55011_I1_out=OR(g55011_I0_out,n_14256)
n_2896=OR(g47911_OUT1_Y_1,g47911_OUT2_Y_1)
n_9547=OR(g44630_OUT1_Y_1,g44630_OUT2_Y_1)
g45400_I2_out=OR(g45400_I0_out,g45400_I1_out)
g47810_I2_out=OR(g47810_I0_out,g47810_I1_out)
g45256_I1_out=OR(g45256_I0_out,n_3673)
n_5665=OR(n_2353,n_5303)
g47533_I0_out=OR(n_5712,csr_102)
g37658_I1_out=OR(g37658_I0_out,n_12962)
n_12241=OR(g39583_OUT1_Y_1,g39583_OUT2_Y_1)
g47558_I0_out=OR(n_1712,n_2183)
g42278_I2_out=OR(g42278_I0_out,g42278_I1_out)
n_9495=OR(g37912_OUT1_Y_1,g37912_OUT2_Y_1)
g42568_I1_out=OR(g42568_I0_out,n_7427)
g41193_I1_out=OR(g41193_I0_out,n_9949)
g47737_I2_out=OR(g47737_I0_out,g47737_I1_out)
g45362_I2_out=OR(g45362_I0_out,g45362_I1_out)
g42775_I1_out=OR(g42775_I0_out,n_7427)
n_9825=OR(g44641_OUT1_Y_1,g44641_OUT2_Y_1)
n_9812=OR(g44654_OUT1_Y_1,g44654_OUT2_Y_1)
g42377_I2_out=OR(g42377_I0_out,g42377_I1_out)
g42567_I1_out=OR(g42567_I0_out,n_7427)
g39624_I3_out=OR(n_10411,n_6279,n_10412)
n_10038=OR(g38002_OUT1_Y_1,g38002_OUT2_Y_1)
g46008_I1_out=OR(g46008_I0_out,n_6521)
g40845_I1_out=OR(g40845_I0_out,n_10697)
g39015_I1_out=OR(g39015_I0_out,n_12160)
g42966_I2_out=OR(g42966_I0_out,g42966_I1_out)
g45376_I2_out=OR(g45376_I0_out,g45376_I1_out)
g45425_I2_out=OR(g45425_I0_out,g45425_I1_out)
n_14015=OR(g54716_OUT1_Y_1,g54716_OUT2_Y_1)
n_3095=OR(n_3226,csr_123)
g45891_I0_out=OR(\u4_u2_buf0_orig_m3_1_,n_4955)
g38905_I2_out=OR(g38905_I0_out,g38905_I1_out)
g43115_I2_out=OR(g43115_I0_out,g43115_I1_out)
g45268_I1_out=OR(g45268_I0_out,n_3660)
n_6265=OR(n_4475,n_4503)
g42918_I1_out=OR(g42918_I0_out,n_6469)
g41394_I1_out=OR(g41394_I0_out,n_9446)
g43307_I1_out=OR(g43307_I0_out,u4_u2_int_stat_940)
n_6046=OR(n_6051,u4_u2_iena_919)
g40408_I1_out=OR(g40408_I0_out,n_11776)
n_9890=OR(g37817_OUT1_Y_1,g37817_OUT2_Y_1)
g47617_I1_out=OR(g47617_I0_out,n_2288)
g40834_I1_out=OR(g40834_I0_out,n_10711)
sram_data_o_24_=OR(g39424_OUT1_Y_1,g39424_OUT2_Y_1)
n_3505=OR(n_3706,u1_u2_rx_data_st_r_2)
g43592_I2_out=OR(g43592_I0_out,g43592_I1_out)
g39046_I0_out=OR(n_11647,n_12048)
g42748_I1_out=OR(g42748_I0_out,n_1425)
g47732_I2_out=OR(g47732_I0_out,g47732_I1_out)
g42631_I1_out=OR(g42631_I0_out,n_1408)
g38952_I1_out=OR(g38952_I0_out,n_9945)
n_3504=OR(u1_u2_rx_data_st_r_8,n_3538)
g47063_I0_out=OR(n_968,n_2023)
n_3113=OR(g47920_OUT1_Y_1,g47920_OUT2_Y_1)
g44603_I0_out=OR(n_9829,idin_351)
g47835_I2_out=OR(g47835_I0_out,g47835_I1_out)
n_1500=OR(u4_ep2_csr_1931,\u4_u2_dma_out_cnt_6_)
g46549_I2_out=OR(g46549_I0_out,g46549_I1_out)
n_10555=OR(g43038_OUT1_Y_1,g43038_OUT2_Y_1)
sram_data_o_26_=OR(g39423_OUT1_Y_1,g39423_OUT2_Y_1)
g45224_I1_out=OR(g45224_I0_out,n_3681)
n_12253=OR(\u1_u3_new_size_8_,\u1_u3_new_size_9_)
n_10582=OR(g37756_OUT1_Y_1,g37756_OUT2_Y_1)
g47592_I1_out=OR(g47592_I0_out,n_2294)
g40411_I1_out=OR(g40411_I0_out,n_11773)
n_5322=OR(n_5321,n_5320)
g37495_I2_out=OR(g37495_I0_out,g37495_I1_out)
g44281_I1_out=OR(g44281_I0_out,n_1633)
g42482_I1_out=OR(g42482_I0_out,n_7427)
g42959_I2_out=OR(g42959_I0_out,g42959_I1_out)
g40787_I1_out=OR(g40787_I0_out,n_6651)
g42673_I1_out=OR(g42673_I0_out,n_7427)
g43796_I1_out=OR(g43796_I0_out,n_8667)
g54121_I0_out=OR(n_13199,n_9405)
n_10312=OR(g42996_OUT1_Y_1,g42996_OUT2_Y_1)
n_2101=OR(n_701,\u4_u0_dma_in_cnt_3_)
g40886_I1_out=OR(g40886_I0_out,n_10456)
n_10666=OR(g39581_OUT1_Y_1,g39581_OUT2_Y_1)
g45251_I0_out=OR(n_6541,n_7120)
g39770_I0_out=OR(n_11965,n_12074)
g40792_I0_out=OR(n_8655,n_1840)
n_1754=OR(g47888_OUT1_Y_1,g47888_OUT2_Y_1)
g45052_I1_out=OR(g45052_I0_out,n_5798)
g43603_I2_out=OR(g43603_I0_out,g43603_I1_out)
n_12379=OR(g38448_OUT1_Y_1,g38448_OUT2_Y_1)
g54795_I1_out=OR(g54795_I0_out,n_9379)
g38467_I0_out=OR(n_13030,n_10824)
g37661_I1_out=OR(g37661_I0_out,n_11067)
g45943_I1_out=OR(\u4_u1_buf0_orig_m3_0_,\u4_u1_dma_in_cnt_0_)
n_5994=OR(n_6078,u4_u0_ienb_941)
n_6061=OR(n_6096,u4_u1_iena_919)
g42538_I1_out=OR(g42538_I0_out,n_1425)
g44449_I1_out=OR(g44449_I0_out,n_6254)
g46006_I1_out=OR(g46006_I0_out,n_6523)
n_9919=OR(g43050_OUT1_Y_1,g43050_OUT2_Y_1)
g44588_I0_out=OR(idin_351,n_6544)
g43312_I1_out=OR(g43312_I0_out,n_9945)
g48730_I1_out=OR(g48730_I0_out,n_3022)
g39200_I1_out=OR(g39200_I0_out,n_1425)
sram_data_o_22_=OR(g39380_OUT1_Y_1,g39380_OUT2_Y_1)
n_7569=OR(g45453_OUT1_Y_1,g45453_OUT2_Y_1)
g41397_I1_out=OR(g41397_I0_out,n_6496)
n_6905=OR(n_13688,n_2008)
g42638_I1_out=OR(g42638_I0_out,n_1425)
g42630_I1_out=OR(g42630_I0_out,n_1408)
n_9907=OR(g43066_OUT1_Y_1,g43066_OUT2_Y_1)
n_9131=OR(n_8727,\u1_u3_new_sizeb_4_)
n_9927=OR(g43019_OUT1_Y_1,g43019_OUT2_Y_1)
g46452_I1_out=OR(g46452_I0_out,n_4135)
g46410_I1_out=OR(g46410_I0_out,n_5781)
g45883_I1_out=OR(g45883_I0_out,n_4589)
g47853_I2_out=OR(g47853_I0_out,g47853_I1_out)
g40869_I1_out=OR(g40869_I0_out,n_9505)
n_9159=OR(g42988_OUT1_Y_1,g42988_OUT2_Y_1)
g54563_I1_out=OR(g54563_I0_out,n_5682)
g46283_I1_out=OR(g46283_I0_out,n_5523)
n_10299=OR(g43028_OUT1_Y_1,g43028_OUT2_Y_1)
g41899_I0_out=OR(n_6140,n_3609)
n_10544=OR(g43047_OUT1_Y_1,g43047_OUT2_Y_1)
g47846_I2_out=OR(g47846_I0_out,g47846_I1_out)
g37753_I1_out=OR(g37753_I0_out,n_9397)
g54151_I1_out=OR(g54151_I0_out,n_12866)
g40852_I1_out=OR(g40852_I0_out,n_9523)
g42929_I0_out=OR(n_5981,n_8100)
n_9680=OR(g42307_OUT1_Y_1,g42307_OUT2_Y_1)
g42903_I1_out=OR(g42903_I0_out,n_9127)
g47586_I1_out=OR(g47586_I0_out,n_2230)
n_7732=OR(g39222_OUT1_Y_1,g39222_OUT2_Y_1)
g38814_I1_out=OR(g38814_I0_out,n_13667)
g46320_I0_out=OR(n_3767,\u4_intb_msk_4_)
g38411_I1_out=OR(g38411_I0_out,n_12940)
g46484_I0_out=OR(n_3757,n_3200)
n_12610=OR(g39375_OUT1_Y_1,g39375_OUT2_Y_1)
n_10547=OR(g43045_OUT1_Y_1,g43045_OUT2_Y_1)
n_2004=OR(g47891_OUT1_Y_1,g47891_OUT2_Y_1)
g38786_I0_out=OR(n_9784,n_11570)
g40786_I0_out=OR(n_4215,u4_u1_r5)
n_2910=OR(g47917_OUT1_Y_1,g47917_OUT2_Y_1)
g42954_I0_out=OR(n_13678,n_1781)
g37433_I0_out=OR(n_13097,n_13107)
g41393_I0_out=OR(n_3826,u4_u2_r5)
g47498_I1_out=OR(g47498_I0_out,dma_ack_i_0_)
n_9886=OR(g37818_OUT1_Y_1,g37818_OUT2_Y_1)
g43192_I1_out=OR(g43192_I0_out,n_1408)
g45951_I1_out=OR(g45951_I0_out,n_2253)
g38169_I0_out=OR(n_6702,n_7328)
g37751_I1_out=OR(g37751_I0_out,n_9625)
g42736_I1_out=OR(g42736_I0_out,n_1425)
g38717_I1_out=OR(g38717_I0_out,n_13667)
n_10009=OR(g42244_OUT1_Y_1,g42244_OUT2_Y_1)
n_3778=OR(n_2659,n_2812)
g67_I2_out=OR(g67_I0_out,g67_I1_out)
g42346_I2_out=OR(g42346_I0_out,g42346_I1_out)
g42779_I1_out=OR(g42779_I0_out,n_7427)
g47753_I2_out=OR(g47753_I0_out,g47753_I1_out)
g42543_I1_out=OR(g42543_I0_out,n_1425)
g48765_I1_out=OR(g48765_I0_out,n_1675)
g48834_I2_out=OR(g48834_I0_out,g48834_I1_out)
g43301_I1_out=OR(g43301_I0_out,n_5614)
n_3508=OR(u1_u2_rx_data_st_r_4,n_3538)
g45606_I1_out=OR(g45606_I0_out,n_5764)
n_10434=OR(g41411_OUT1_Y_1,g41411_OUT2_Y_1)
g46408_I1_out=OR(g46408_I0_out,n_5796)
g42938_I0_out=OR(n_4258,n_5115)
g40781_I0_out=OR(n_5054,u4_u0_r5)
n_12874=OR(n_12247,n_12850,n_12849,n_12378)
g48720_I1_out=OR(g48720_I0_out,n_1995)
g38857_I1_out=OR(g38857_I0_out,n_10926)
g39786_I2_out=OR(g39786_I0_out,g39786_I1_out)
g41379_I0_out=OR(n_3831,u4_u0_r5)
g43600_I2_out=OR(g43600_I0_out,g43600_I1_out)
g43117_I2_out=OR(g43117_I0_out,g43117_I1_out)
g43420_I0_out=OR(n_5288,n_2757)
g45685_I1_out=OR(g45685_I0_out,n_5228)
n_9597=OR(g43095_OUT1_Y_1,g43095_OUT2_Y_1)
g45959_I0_out=OR(n_4168,frm_nat_363)
g45374_I2_out=OR(g45374_I0_out,g45374_I1_out)
g43508_I1_out=OR(g43508_I0_out,n_7129)
n_8821=OR(g45536_OUT1_Y_1,g45536_OUT2_Y_1)
g41363_I0_out=OR(\u4_u1_dma_in_cnt_0_,u4_u1_r5)
g38281_I1_out=OR(g38281_I0_out,n_5680)
g39211_I0_out=OR(n_11744,n_7806)
n_1810=OR(g47880_OUT1_Y_1,g47880_OUT2_Y_1)
g40901_I1_out=OR(g40901_I0_out,n_10186)
n_10025=OR(g38020_OUT1_Y_1,g38020_OUT2_Y_1)
g39493_I1_out=OR(g39493_I0_out,n_11808)
g43545_I2_out=OR(g43545_I0_out,g43545_I1_out)
g42628_I1_out=OR(g42628_I0_out,n_1408)
g47798_I2_out=OR(g47798_I0_out,g47798_I1_out)
g45317_I0_out=OR(n_4646,n_2155)
g37444_I3_out=OR(n_1158,n_13094,n_13092)
n_9906=OR(g43067_OUT1_Y_1,g43067_OUT2_Y_1)
n_1839=OR(n_2832,\u0_u0_idle_cnt1_2_)
g44946_I1_out=OR(g44946_I0_out,n_5455)
g42749_I1_out=OR(g42749_I0_out,n_1425)
n_13105=OR(g37428_OUT1_Y_1,g37428_OUT2_Y_1)
g37670_I2_out=OR(g37670_I0_out,g37670_I1_out)
g39060_I1_out=OR(g39060_I0_out,n_11768)
g38894_I1_out=OR(g38894_I0_out,n_14081)
g47120_I1_out=OR(g47120_I0_out,n_2454)
g47847_I2_out=OR(g47847_I0_out,g47847_I1_out)
g39627_I2_out=OR(g39627_I0_out,g39627_I1_out)
g38988_I2_out=OR(g38988_I0_out,g38988_I1_out)
g47702_I2_out=OR(g47702_I0_out,g47702_I1_out)
g42196_I2_out=OR(g42196_I0_out,g42196_I1_out)
g44578_I1_out=OR(g44578_I0_out,n_4223)
g46362_I1_out=OR(g46362_I0_out,n_5781)
g40887_I1_out=OR(g40887_I0_out,n_10455)
g39719_I0_out=OR(n_7396,u4_u0_r5)
g42375_I2_out=OR(g42375_I0_out,g42375_I1_out)
g54457_I0_out=OR(n_13726,n_14457)
g45965_I1_out=OR(g45965_I0_out,n_5174)
g43178_I1_out=OR(g43178_I0_out,n_1565)
g47743_I2_out=OR(g47743_I0_out,g47743_I1_out)
g41398_I1_out=OR(g41398_I0_out,n_6492)
n_6157=OR(\u4_u3_dma_out_left_4_,n_6156)
g44432_I1_out=OR(g44432_I0_out,n_6254)
g42537_I1_out=OR(g42537_I0_out,n_1408)
n_1144=OR(\u4_u0_dma_out_cnt_3_,\u4_u0_dma_out_cnt_2_)
g42345_I2_out=OR(g42345_I0_out,g42345_I1_out)
g39736_I1_out=OR(g39736_I0_out,n_7322)
n_12512=OR(n_12418,n_12511)
g41892_I0_out=OR(n_5878,n_2059)
n_2929=OR(g47926_OUT1_Y_1,g47926_OUT2_Y_1)
g40364_I0_out=OR(\u4_u0_buf0_orig_m3_9_,\u4_u0_dma_in_cnt_9_)
n_5305=OR(n_2897,n_4622)
g37493_I2_out=OR(g37493_I0_out,g37493_I1_out)
g39741_I0_out=OR(n_4684,u4_u0_r5)
n_6091=OR(n_6092,u4_u3_iena_919)
g40827_I1_out=OR(g40827_I0_out,n_10720)
n_9308=OR(g44650_OUT1_Y_1,g44650_OUT2_Y_1)
g42650_I1_out=OR(g42650_I0_out,n_1408)
g42745_I1_out=OR(g42745_I0_out,n_1425)
g45318_I0_out=OR(n_4635,n_2154)
g39563_I1_out=OR(g39563_I0_out,n_10926)
g41191_I1_out=OR(g41191_I0_out,n_9949)
n_8632=OR(g44633_OUT1_Y_1,g44633_OUT2_Y_1)
n_9901=OR(g37811_OUT1_Y_1,g37811_OUT2_Y_1)
g40726_I1_out=OR(g40726_I0_out,n_11978)
g43582_I2_out=OR(g43582_I0_out,g43582_I1_out)
g40795_I0_out=OR(n_1964,\u4_u0_dma_out_left_4_)
g45329_I0_out=OR(n_2848,n_2325)
g45402_I2_out=OR(g45402_I0_out,g45402_I1_out)
g46412_I1_out=OR(g46412_I0_out,n_5523)
n_3777=OR(n_3776,\u4_u3_dma_out_cnt_8_,\u4_u3_dma_out_cnt_6_,n_219)
g47563_I1_out=OR(g47563_I0_out,n_2721)
g42545_I1_out=OR(g42545_I0_out,n_1408)
g47673_I2_out=OR(g47673_I0_out,g47673_I1_out)
n_2212=OR(g47878_OUT1_Y_1,g47878_OUT2_Y_1)
n_4057=OR(n_3169,n_3744)
n_671=OR(\u4_u1_dma_out_cnt_3_,\u4_u1_dma_out_cnt_2_)
g44936_I1_out=OR(g44936_I0_out,n_5492)
g45359_I2_out=OR(g45359_I0_out,g45359_I1_out)
n_3690=OR(n_3706,u1_u2_rx_data_st_r)
g45227_I1_out=OR(g45227_I0_out,n_5508)
n_6019=OR(n_6051,u4_u2_iena_935)
g42923_I1_out=OR(g42923_I0_out,n_7765)
n_10328=OR(g40027_OUT1_Y_1,g40027_OUT2_Y_1)
g47628_I1_out=OR(g47628_I0_out,n_1248)
g40870_I1_out=OR(g40870_I0_out,n_9504)
g45393_I2_out=OR(g45393_I0_out,g45393_I1_out)
g38280_I1_out=OR(g38280_I0_out,n_5681)
n_2217=OR(g47872_OUT1_Y_1,g47872_OUT2_Y_1)
n_10570=OR(g38132_OUT1_Y_1,g38132_OUT2_Y_1)
n_5723=OR(\u4_u3_dma_out_left_3_,u4_ep3_csr_1959)
g40404_I0_out=OR(n_4486,n_6484)
g40416_I1_out=OR(g40416_I0_out,n_11686)
n_2106=OR(n_2523,\u4_u1_dma_in_cnt_6_)
n_2122=OR(n_8775,n_7321)
n_9676=OR(g42310_OUT1_Y_1,g42310_OUT2_Y_1)
g42776_I1_out=OR(g42776_I0_out,n_1425)
g47832_I2_out=OR(g47832_I0_out,g47832_I1_out)
g39712_I1_out=OR(g39712_I0_out,n_10871)
n_10676=OR(g41408_OUT1_Y_1,g41408_OUT2_Y_1)
g45230_I1_out=OR(g45230_I0_out,n_5505)
g80_I3_out=OR(n_9406,n_9120,n_8718)
n_14110=OR(n_12818,n_12810)
n_7420=OR(\u4_u2_dma_out_left_5_,n_1398)
g40894_I1_out=OR(g40894_I0_out,n_10196)
n_9765=OR(g41441_OUT1_Y_1,g41441_OUT2_Y_1)
n_9563=OR(g40824_OUT1_Y_1,g40824_OUT2_Y_1)
n_2045=OR(n_2573,\u4_u2_dma_in_cnt_6_)
g48836_I2_out=OR(g48836_I0_out,g48836_I1_out)
n_10258=OR(g37827_OUT1_Y_1,g37827_OUT2_Y_1)
g37442_I0_out=OR(n_13104,u1_token_pid_sel_188)
g47781_I2_out=OR(g47781_I0_out,g47781_I1_out)
g47565_I0_out=OR(n_2710,n_2458)
n_2207=OR(g47885_OUT1_Y_1,g47885_OUT2_Y_1)
g40875_I1_out=OR(g40875_I0_out,n_10471)
g37952_I1_out=OR(g37952_I0_out,n_9975)
n_10140=OR(g41459_OUT1_Y_1,g41459_OUT2_Y_1)
g43533_I2_out=OR(g43533_I0_out,g43533_I1_out)
g45430_I2_out=OR(g45430_I0_out,g45430_I1_out)
n_9539=OR(g44669_OUT1_Y_1,g44669_OUT2_Y_1)
n_3322=OR(n_2706,n_3321)
n_10539=OR(g43054_OUT1_Y_1,g43054_OUT2_Y_1)
g47582_I1_out=OR(g47582_I0_out,n_1654)
g46398_I1_out=OR(g46398_I0_out,n_5771)
n_6129=OR(g42393_OUT1_Y_1,g42393_OUT2_Y_1)
n_11146=OR(n_13935,u1_adr_252)
g43378_I0_out=OR(n_8866,n_10032)
g39196_I1_out=OR(g39196_I0_out,n_1425)
n_9595=OR(g43098_OUT1_Y_1,g43098_OUT2_Y_1)
g47824_I2_out=OR(g47824_I0_out,g47824_I1_out)
g41903_I0_out=OR(n_3794,u1_sizu_c_389)
n_11907=OR(g40442_OUT1_Y_1,g40442_OUT2_Y_1)
g45334_I0_out=OR(n_4652,n_6947)
g47817_I2_out=OR(g47817_I0_out,g47817_I1_out)
g46727_I1_out=OR(g46727_I0_out,n_3209)
n_11905=OR(g40443_OUT1_Y_1,g40443_OUT2_Y_1)
g39994_I1_out=OR(g39994_I0_out,n_12068)
g47638_I0_out=OR(n_1803,n_1276)
n_4929=OR(n_4928,n_4927)
g47898_I2_out=OR(g47898_I0_out,g47898_I1_out)
n_9316=OR(g44614_OUT1_Y_1,g44614_OUT2_Y_1)
g45344_I1_out=OR(g45344_I0_out,n_3783)
g42670_I1_out=OR(g42670_I0_out,n_1408)
g42314_I2_out=OR(g42314_I0_out,g42314_I1_out)
g43140_I2_out=OR(g43140_I0_out,g43140_I1_out)
n_9541=OR(g44668_OUT1_Y_1,g44668_OUT2_Y_1)
g44877_I0_out=OR(n_5076,n_4088)
n_10272=OR(g40450_OUT1_Y_1,g40450_OUT2_Y_1)
n_6030=OR(n_6051,u4_u2_ienb_941)
g38143_I1_out=OR(g38143_I0_out,n_12601)
n_5999=OR(n_6078,u4_u0_iena_919)
g45263_I1_out=OR(g45263_I0_out,n_5522)
g37745_I1_out=OR(g37745_I0_out,n_10572)
g37663_I1_out=OR(g37663_I0_out,n_10597)
g45440_I2_out=OR(g45440_I0_out,g45440_I1_out)
n_10283=OR(g43079_OUT1_Y_1,g43079_OUT2_Y_1)
g39575_I1_out=OR(g39575_I0_out,n_11800)
g38446_I1_out=OR(g38446_I0_out,n_2642)
g40879_I1_out=OR(g40879_I0_out,n_10465)
g44597_I1_out=OR(g44597_I0_out,n_6227)
n_10143=OR(g41422_OUT1_Y_1,g41422_OUT2_Y_1)
n_6098=OR(n_6096,u4_u1_ienb_945)
g43537_I2_out=OR(g43537_I0_out,g43537_I1_out)
g47762_I2_out=OR(g47762_I0_out,g47762_I1_out)
g42274_I2_out=OR(g42274_I0_out,g42274_I1_out)
g43190_I1_out=OR(g43190_I0_out,n_1408)
n_3330=OR(n_4532,n_554)
sram_data_o_2_=OR(g39408_OUT1_Y_1,g39408_OUT2_Y_1)
g45418_I2_out=OR(g45418_I0_out,g45418_I1_out)
g37812_I1_out=OR(g37812_I0_out,n_9839)
n_4972=OR(n_4971,n_4098)
n_10233=OR(g40811_OUT1_Y_1,g40811_OUT2_Y_1)
sram_data_o_9_=OR(g39398_OUT1_Y_1,g39398_OUT2_Y_1)
n_8076=OR(g38274_OUT1_Y_1,g38274_OUT2_Y_1)
g48820_I2_out=OR(g48820_I0_out,g48820_I1_out)
g42352_I2_out=OR(g42352_I0_out,g42352_I1_out)
g45337_I0_out=OR(n_3398,\u0_u0_idle_cnt1_6_)
g38762_I0_out=OR(n_10608,n_10605)
n_12079=OR(g39776_OUT1_Y_1,g39776_OUT2_Y_1)
g42906_I1_out=OR(g42906_I0_out,n_9616)
g45379_I2_out=OR(g45379_I0_out,g45379_I1_out)
g47801_I2_out=OR(g47801_I0_out,g47801_I1_out)
g47635_I1_out=OR(g47635_I0_out,n_2268)
g40756_I1_out=OR(g40756_I0_out,n_5459)
n_9880=OR(g37819_OUT1_Y_1,g37819_OUT2_Y_1)
n_10375=OR(g39795_OUT1_Y_1,g39795_OUT2_Y_1)
g42366_I2_out=OR(g42366_I0_out,g42366_I1_out)
n_10036=OR(n_13945,\u1_u3_new_sizeb_0_)
g44579_I0_out=OR(n_2401,n_6484)
n_8866=OR(n_5248,u1_u2_rx_data_done_r2)
n_13692=OR(n_13691,n_12270)
g47740_I2_out=OR(g47740_I0_out,g47740_I1_out)
g42223_I1_out=OR(g42223_I0_out,n_9386)
n_5092=OR(g44712_OUT1_Y_1,g44712_OUT2_Y_1)
g39120_I0_out=OR(\u1_u3_new_size_6_,n_14027)
g45366_I2_out=OR(g45366_I0_out,g45366_I1_out)
g46527_I0_out=OR(n_3749,n_3203)
g43534_I2_out=OR(g43534_I0_out,g43534_I1_out)
g39940_I1_out=OR(g39940_I0_out,n_7877)
n_10365=OR(g42234_OUT1_Y_1,g42234_OUT2_Y_1)
g41383_I2_out=OR(g41383_I0_out,g41383_I1_out)
g47648_I1_out=OR(g47648_I0_out,n_2259)
g46432_I1_out=OR(g46432_I0_out,n_5523)
g47130_I2_out=OR(g47130_I0_out,g47130_I1_out)
n_10764=OR(g40796_OUT1_Y_1,g40796_OUT2_Y_1)
g47755_I2_out=OR(g47755_I0_out,g47755_I1_out)
g43292_I1_out=OR(g43292_I0_out,n_7877)
g37786_I1_out=OR(g37786_I0_out,n_10731)
n_8909=OR(g44626_OUT1_Y_1,g44626_OUT2_Y_1)
g45107_I1_out=OR(g45107_I0_out,u0_u0_chirp_cnt_is_6)
n_10318=OR(g42981_OUT1_Y_1,g42981_OUT2_Y_1)
n_10414=OR(g37826_OUT1_Y_1,g37826_OUT2_Y_1)
g43589_I2_out=OR(g43589_I0_out,g43589_I1_out)
g47679_I2_out=OR(g47679_I0_out,g47679_I1_out)
g42900_I1_out=OR(g42900_I0_out,n_9180)
g43528_I0_out=OR(n_7559,n_6518)
g41346_I1_out=OR(g41346_I0_out,n_7697)
n_10797=OR(g43012_OUT1_Y_1,g43012_OUT2_Y_1)
n_3453=OR(g47935_OUT1_Y_1,g47935_OUT2_Y_1)
sram_adr_o_14_=OR(g39383_OUT1_Y_1,g39383_OUT2_Y_1)
g54810_I1_out=OR(g54810_I0_out,n_14113)
g44546_I1_out=OR(g44546_I0_out,n_3916)
n_10505=OR(g37824_OUT1_Y_1,g37824_OUT2_Y_1)
g37785_I1_out=OR(g37785_I0_out,n_10954)
g47553_I0_out=OR(n_2638,n_2472)
g43607_I2_out=OR(g43607_I0_out,g43607_I1_out)
g42570_I1_out=OR(g42570_I0_out,n_7427)
g40384_I0_out=OR(n_5620,u4_u0_r5)
g45353_I2_out=OR(g45353_I0_out,g45353_I1_out)
g41387_I0_out=OR(n_4141,u4_u1_r5)
g38273_I0_out=OR(n_7754,u1_u1_crc_295)
g39743_I0_out=OR(n_5729,n_6484)
n_1539=OR(\u4_u1_dma_out_cnt_1_,\u4_u1_dma_out_cnt_0_)
n_6168=OR(g46543_OUT1_Y_1,g46543_OUT2_Y_1)
n_6457=OR(n_2248,\u4_u2_dma_in_cnt_9_)
g45389_I2_out=OR(g45389_I0_out,g45389_I1_out)
g40903_I1_out=OR(g40903_I0_out,n_10184)
n_8886=OR(g37908_OUT1_Y_1,g37908_OUT2_Y_1)
g42337_I2_out=OR(g42337_I0_out,g42337_I1_out)
g42672_I1_out=OR(g42672_I0_out,n_7877)
g40847_I1_out=OR(g40847_I0_out,n_10695)
g44939_I1_out=OR(g44939_I0_out,n_5454)
g37749_I1_out=OR(g37749_I0_out,n_9956)
g38476_I0_out=OR(n_13030,u1_adr_259)
g45696_I1_out=OR(g45696_I0_out,n_5482)
g37913_I1_out=OR(g37913_I0_out,n_9459)
g38010_I1_out=OR(g38010_I0_out,n_9634)
g38855_I1_out=OR(g38855_I0_out,u4_u2_int_stat_944)
n_8681=OR(g43638_OUT1_Y_1,g43638_OUT2_Y_1)
n_9842=OR(g40825_OUT1_Y_1,g40825_OUT2_Y_1)
n_2221=OR(g47868_OUT1_Y_1,g47868_OUT2_Y_1)
g46604_I1_out=OR(g46604_I0_out,n_4499)
g38477_I0_out=OR(n_13030,u1_adr_260)
n_8845=OR(g45524_OUT1_Y_1,g45524_OUT2_Y_1)
g46053_I1_out=OR(g46053_I0_out,n_1408)
n_8891=OR(g44670_OUT1_Y_1,g44670_OUT2_Y_1)
g38016_I1_out=OR(g38016_I0_out,n_9399)
n_9771=OR(g41424_OUT1_Y_1,g41424_OUT2_Y_1)
g48810_I2_out=OR(g48810_I0_out,g48810_I1_out)
g47151_I2_out=OR(g47151_I0_out,g47151_I1_out)
g48790_I2_out=OR(g48790_I0_out,g48790_I1_out)
g45387_I2_out=OR(g45387_I0_out,g45387_I1_out)
n_1725=OR(g48895_OUT1_Y_1,g48895_OUT2_Y_1)
g38946_I1_out=OR(g38946_I0_out,n_11435)
n_14338=OR(\u1_u2_adr_cb_2_,n_14337)
n_6042=OR(n_6051,u4_u2_ienb)
g40751_I0_out=OR(\u4_u2_buf0_orig_m3_5_,\u4_u2_dma_in_cnt_5_)
g45420_I2_out=OR(g45420_I0_out,g45420_I1_out)
n_3514=OR(n_3706,u1_u2_rx_data_st_r_8)
g47813_I2_out=OR(g47813_I0_out,g47813_I1_out)
n_5720=OR(\u4_u0_dma_out_left_3_,n_2520)
g48731_I1_out=OR(g48731_I0_out,n_1991)
g45943_I0_out=OR(\u4_u1_buf0_orig_m3_1_,n_4610)
g45675_I1_out=OR(g45675_I0_out,n_5511)
n_2606=OR(n_2605,n_1310)
g45995_I1_out=OR(g45995_I0_out,n_4935)
g40467_I2_out=OR(g40467_I0_out,g40467_I1_out)
g43584_I2_out=OR(g43584_I0_out,g43584_I1_out)
n_11000=OR(g40793_OUT1_Y_1,g40793_OUT2_Y_1)
n_9322=OR(g40809_OUT1_Y_1,g40809_OUT2_Y_1)
g42919_I1_out=OR(g42919_I0_out,n_6467)
g38575_I1_out=OR(g38575_I0_out,n_7427)
g47469_I1_out=OR(g47469_I0_out,n_2029)
n_10044=OR(g38001_OUT1_Y_1,g38001_OUT2_Y_1)
g46340_I1_out=OR(g46340_I0_out,n_5781)
n_1648=OR(n_1647,n_1646)
g48768_I1_out=OR(g48768_I0_out,n_1983)
g47759_I2_out=OR(g47759_I0_out,g47759_I1_out)
g40291_I1_out=OR(g40291_I0_out,n_9949)
g39219_I0_out=OR(\u1_u3_new_size_7_,u1_u3_out_to_small_r)
g45902_I0_out=OR(\u4_u3_buf0_orig_m3_1_,n_4953)
g42835_I1_out=OR(g42835_I0_out,n_1425)
n_13912=OR(n_11261,n_10829)
g47739_I2_out=OR(g47739_I0_out,g47739_I1_out)
g42737_I1_out=OR(g42737_I0_out,n_1425)
g47750_I2_out=OR(g47750_I0_out,g47750_I1_out)
n_10811=OR(g42999_OUT1_Y_1,g42999_OUT2_Y_1)
g40844_I1_out=OR(g40844_I0_out,n_10698)
g41339_I1_out=OR(g41339_I0_out,n_7897)
n_9313=OR(g44637_OUT1_Y_1,g44637_OUT2_Y_1)
g46520_I1_out=OR(g46520_I0_out,n_1006)
g47090_I0_out=OR(u4_ep2_csr_1936,n_2023)
g40910_I1_out=OR(g40910_I0_out,n_10176)
g39941_I0_out=OR(n_6500,n_7896)
g40016_I2_out=OR(g40016_I0_out,g40016_I1_out)
g48811_I2_out=OR(g48811_I0_out,g48811_I1_out)
n_9911=OR(g43061_OUT1_Y_1,g43061_OUT2_Y_1)
g40889_I1_out=OR(g40889_I0_out,n_10453)
g43620_I2_out=OR(g43620_I0_out,g43620_I1_out)
n_5066=OR(n_3205,n_4196)
g43179_I1_out=OR(g43179_I0_out,n_1408)
g37956_I1_out=OR(g37956_I0_out,n_10867)
n_6041=OR(n_6051,u4_u2_ienb_945)
g42946_I1_out=OR(g42946_I0_out,n_6471)
g47715_I2_out=OR(g47715_I0_out,g47715_I1_out)
n_236=OR(\u1_u3_tx_data_to_cnt_6_,\u1_u3_tx_data_to_cnt_7_)
n_9822=OR(g44643_OUT1_Y_1,g44643_OUT2_Y_1)
g38232_I1_out=OR(g38232_I0_out,n_9325)
n_12239=OR(g39585_OUT1_Y_1,g39585_OUT2_Y_1)
g48667_I1_out=OR(g48667_I0_out,n_2593)
g38444_I1_out=OR(g38444_I0_out,n_2430)
g42785_I1_out=OR(g42785_I0_out,n_1408)
g54637_I2_out=OR(g54637_I0_out,g54637_I1_out)
g40861_I1_out=OR(g40861_I0_out,n_9514)
g54824_I0_out=OR(n_13490,n_12843)
g40794_I1_out=OR(g40794_I0_out,n_5065)
g46415_I1_out=OR(g46415_I0_out,n_5781)
g46551_I2_out=OR(g46551_I0_out,g46551_I1_out)
g43191_I1_out=OR(g43191_I0_out,n_1408)
g40838_I1_out=OR(g40838_I0_out,n_10706)
n_9607=OR(n_13132,n_137)
g43557_I2_out=OR(g43557_I0_out,g43557_I1_out)
g42374_I2_out=OR(g42374_I0_out,g42374_I1_out)
g45373_I2_out=OR(g45373_I0_out,g45373_I1_out)
g45385_I2_out=OR(g45385_I0_out,g45385_I1_out)
g41477_I2_out=OR(g41477_I0_out,g41477_I1_out)
g42321_I2_out=OR(g42321_I0_out,g42321_I1_out)
g43538_I2_out=OR(g43538_I0_out,g43538_I1_out)
n_10295=OR(g43064_OUT1_Y_1,g43064_OUT2_Y_1)
n_9603=OR(g43082_OUT1_Y_1,g43082_OUT2_Y_1)
g48763_I0_out=OR(n_1405,\u4_u1_dma_out_cnt_0_)
g42830_I1_out=OR(g42830_I0_out,n_8504)
n_9761=OR(g41460_OUT1_Y_1,g41460_OUT2_Y_1)
g42253_I2_out=OR(g42253_I0_out,g42253_I1_out)
g48788_I2_out=OR(g48788_I0_out,g48788_I1_out)
g48848_I2_out=OR(g48848_I0_out,g48848_I1_out)
g47828_I2_out=OR(g47828_I0_out,g47828_I1_out)
g47682_I2_out=OR(g47682_I0_out,g47682_I1_out)
n_9304=OR(g44658_OUT1_Y_1,g44658_OUT2_Y_1)
n_2821=OR(n_3685,n_728)
g48827_I2_out=OR(g48827_I0_out,g48827_I1_out)
g47899_I1_out=OR(g47899_I0_out,n_3039)
n_1358=OR(n_484,n_3420)
n_7574=OR(g45449_OUT1_Y_1,g45449_OUT2_Y_1)
n_9931=OR(g43017_OUT1_Y_1,g43017_OUT2_Y_1)
g40367_I1_out=OR(g40367_I0_out,u4_u0_r2)
n_10796=OR(g43014_OUT1_Y_1,g43014_OUT2_Y_1)
g47561_I0_out=OR(n_2719,n_2635)
g46282_I1_out=OR(g46282_I0_out,n_5523)
g37951_I1_out=OR(g37951_I0_out,n_9976)
g42179_I0_out=OR(n_7454,\u4_u0_dma_in_cnt_11_)
g42958_I2_out=OR(g42958_I0_out,g42958_I1_out)
n_5124=OR(n_3014,n_3015,n_3025,n_2413)
n_8857=OR(g45519_OUT1_Y_1,g45519_OUT2_Y_1)
g38847_I1_out=OR(g38847_I0_out,n_13667)
n_8856=OR(g45520_OUT1_Y_1,g45520_OUT2_Y_1)
n_9814=OR(g44649_OUT1_Y_1,g44649_OUT2_Y_1)
g42255_I2_out=OR(g42255_I0_out,g42255_I1_out)
n_5989=OR(n_13185,n_3924)
n_12236=OR(g39588_OUT1_Y_1,g39588_OUT2_Y_1)
g43237_I1_out=OR(g43237_I0_out,n_10819)
g45433_I2_out=OR(g45433_I0_out,g45433_I1_out)
g45441_I2_out=OR(g45441_I0_out,g45441_I1_out)
g46345_I1_out=OR(g46345_I0_out,n_5523)
n_10319=OR(g42979_OUT1_Y_1,g42979_OUT2_Y_1)
g40874_I1_out=OR(g40874_I0_out,n_10472)
g47136_I2_out=OR(g47136_I0_out,g47136_I1_out)
n_2216=OR(g47873_OUT1_Y_1,g47873_OUT2_Y_1)
n_6143=OR(\u4_u2_dma_out_left_4_,n_6142)
n_1422=OR(u1_sizu_c_397,n_13885)
n_6164=OR(g46546_OUT1_Y_1,g46546_OUT2_Y_1)
g47155_I2_out=OR(g47155_I0_out,g47155_I1_out)
g43402_I1_out=OR(g43402_I0_out,n_4149)
g43591_I2_out=OR(g43591_I0_out,g43591_I1_out)
g40906_I1_out=OR(g40906_I0_out,n_10180)
g42668_I1_out=OR(g42668_I0_out,n_1408)
g47823_I2_out=OR(g47823_I0_out,g47823_I1_out)
g40799_I0_out=OR(n_8644,n_1398)
n_10533=OR(g43091_OUT1_Y_1,g43091_OUT2_Y_1)
g48769_I0_out=OR(u4_ep1_csr_1894,n_598)
g40757_I1_out=OR(g40757_I0_out,n_5503)
g37955_I1_out=OR(g37955_I0_out,n_11051)
g38990_I0_out=OR(n_2915,n_5195)
n_5807=OR(n_5303,n_5311)
g54549_I1_out=OR(g54549_I0_out,n_13827)
g46422_I1_out=OR(g46422_I0_out,n_5796)
g42184_I1_out=OR(g42184_I0_out,n_7092)
g47573_I0_out=OR(n_2714,n_1763)
n_7741=OR(n_7341,u1_sizu_c_394)
n_10372=OR(g39798_OUT1_Y_1,g39798_OUT2_Y_1)
g38862_I1_out=OR(g38862_I0_out,u4_u0_int_stat_944)
n_3500=OR(n_3706,u1_u2_rx_data_st_r_3)
g37659_I1_out=OR(g37659_I0_out,n_12963)
g42731_I1_out=OR(g42731_I0_out,n_1514)
g48809_I2_out=OR(g48809_I0_out,g48809_I1_out)
n_12629=OR(g38135_OUT1_Y_1,g38135_OUT2_Y_1)
n_9469=OR(g41431_OUT1_Y_1,g41431_OUT2_Y_1)
g46382_I1_out=OR(g46382_I0_out,n_5796)
g44409_I1_out=OR(g44409_I0_out,n_1555)
n_8813=OR(g41457_OUT1_Y_1,g41457_OUT2_Y_1)
n_6462=OR(n_2252,\u4_u1_dma_in_cnt_9_)
g39021_I1_out=OR(g39021_I0_out,n_12156)
g46389_I1_out=OR(g46389_I0_out,n_5771)
g40800_I1_out=OR(g40800_I0_out,n_9807)
n_9588=OR(g40455_OUT1_Y_1,g40455_OUT2_Y_1)
n_7069=OR(n_7071,n_7068)
n_4917=OR(n_4916,n_4927)
n_12803=OR(n_12660,n_12631)
g37657_I1_out=OR(g37657_I0_out,n_12965)
n_12220=OR(g39604_OUT1_Y_1,g39604_OUT2_Y_1)
g39749_I0_out=OR(n_11983,n_12074)
g43112_I2_out=OR(g43112_I0_out,g43112_I1_out)
g37498_I2_out=OR(g37498_I0_out,g37498_I1_out)
n_10362=OR(g42237_OUT1_Y_1,g42237_OUT2_Y_1)
g42268_I2_out=OR(g42268_I0_out,g42268_I1_out)
g45322_I0_out=OR(n_4620,n_2175)
g47606_I1_out=OR(g47606_I0_out,n_4298)
n_9365=OR(g42972_OUT1_Y_1,g42972_OUT2_Y_1)
g47782_I2_out=OR(g47782_I0_out,g47782_I1_out)
g47667_I1_out=OR(g47667_I0_out,n_2248)
g47812_I2_out=OR(g47812_I0_out,g47812_I1_out)
n_2895=OR(g47909_OUT1_Y_1,g47909_OUT2_Y_1)
g40883_I1_out=OR(g40883_I0_out,n_10459)
sram_data_o_17_=OR(g39387_OUT1_Y_1,g39387_OUT2_Y_1)
g40655_I1_out=OR(g40655_I0_out,n_9949)
g47852_I2_out=OR(g47852_I0_out,g47852_I1_out)
g42469_I0_out=OR(n_3214,n_4634)
g47839_I2_out=OR(g47839_I0_out,g47839_I1_out)
n_12273=OR(g39003_OUT1_Y_1,g39003_OUT2_Y_1)
g38284_I1_out=OR(g38284_I0_out,n_6006)
g43183_I1_out=OR(g43183_I0_out,n_4886)
g46548_I2_out=OR(g46548_I0_out,g46548_I1_out)
g46459_I1_out=OR(n_4354,n_5523)
n_7436=OR(\u4_u1_dma_out_left_5_,n_1523)
n_8650=OR(\u4_u1_dma_out_left_4_,\u4_u1_dma_out_left_5_)
g48723_I1_out=OR(g48723_I0_out,n_3022)
n_9926=OR(g43020_OUT1_Y_1,g43020_OUT2_Y_1)
g45261_I1_out=OR(g45261_I0_out,n_5466)
n_10448=OR(g37668_OUT1_Y_1,g37668_OUT2_Y_1)
g40799_I1_out=OR(n_1987,\u4_u2_dma_out_left_4_)
g47791_I2_out=OR(g47791_I0_out,g47791_I1_out)
g40012_I1_out=OR(g40012_I0_out,n_8740)
n_9699=OR(g42294_OUT1_Y_1,g42294_OUT2_Y_1)
g42525_I1_out=OR(g42525_I0_out,n_1408)
g48570_I1_out=OR(g48570_I0_out,n_1146)
g42215_I1_out=OR(g42215_I0_out,n_9628)
g42177_I1_out=OR(g42177_I0_out,n_10511)
g38399_I0_out=OR(n_2457,u4_u0_r2)
n_9688=OR(g42302_OUT1_Y_1,g42302_OUT2_Y_1)
g40792_I1_out=OR(n_2312,\u4_u3_dma_out_left_4_)
n_5120=OR(g42392_OUT1_Y_1,g42392_OUT2_Y_1)
g46326_I1_out=OR(g46326_I0_out,n_5796)
n_12076=OR(g39778_OUT1_Y_1,g39778_OUT2_Y_1)
g45205_I0_out=OR(n_4588,n_4927)
n_9359=OR(g40449_OUT1_Y_1,g40449_OUT2_Y_1)
g47704_I2_out=OR(g47704_I0_out,g47704_I1_out)
g45409_I2_out=OR(g45409_I0_out,g45409_I1_out)
g38753_I1_out=OR(g38753_I0_out,n_12552)
g43235_I1_out=OR(g43235_I0_out,n_7427)
n_9601=OR(g43086_OUT1_Y_1,g43086_OUT2_Y_1)
g47576_I0_out=OR(n_2305,n_1649)
n_2735=OR(n_2740,n_2734)
g39044_I1_out=OR(g39044_I0_out,n_11674)
n_12226=OR(g39598_OUT1_Y_1,g39598_OUT2_Y_1)
g47777_I2_out=OR(g47777_I0_out,g47777_I1_out)
n_6569=OR(n_3496,n_3497,n_3498,n_3021)
n_13939=OR(csr_96,n_13938)
n_5998=OR(n_6078,u4_u0_iena_927)
g42260_I2_out=OR(g42260_I0_out,g42260_I1_out)
g41395_I1_out=OR(g41395_I0_out,n_6507)
n_6001=OR(n_6078,u4_u0_iena)
g42351_I2_out=OR(g42351_I0_out,g42351_I1_out)
n_10832=OR(n_13677,u1_adr_255)
n_4090=OR(n_4089,n_4088)
g42349_I2_out=OR(g42349_I0_out,g42349_I1_out)
n_10679=OR(g41406_OUT1_Y_1,g41406_OUT2_Y_1)
g47121_I2_out=OR(g47121_I0_out,g47121_I1_out)
g38445_I1_out=OR(g38445_I0_out,n_2688)
n_14416=OR(g55087_OUT1_Y_1,g55087_OUT2_Y_1)
g46309_I0_out=OR(n_3767,\u4_intb_msk_7_)
n_1766=OR(g47870_OUT1_Y_1,g47870_OUT2_Y_1)
g43597_I2_out=OR(g43597_I0_out,g43597_I1_out)
g47626_I1_out=OR(g47626_I0_out,n_2104)
g47601_I1_out=OR(g47601_I0_out,n_3877)
g46337_I1_out=OR(g46337_I0_out,n_5523)
n_9905=OR(g43068_OUT1_Y_1,g43068_OUT2_Y_1)
g55117_I1_out=OR(g55117_I0_out,n_14454)
g48807_I2_out=OR(g48807_I0_out,g48807_I1_out)
g47780_I2_out=OR(g47780_I0_out,g47780_I1_out)
g41147_I2_out=OR(g41147_I0_out,g41147_I1_out)
n_6007=OR(n_6051,u4_u2_ienb_953)
g42373_I2_out=OR(g42373_I0_out,g42373_I1_out)
g42641_I1_out=OR(g42641_I0_out,n_1425)
n_10376=OR(g38022_OUT1_Y_1,g38022_OUT2_Y_1)
n_10943=OR(g39374_OUT1_Y_1,g39374_OUT2_Y_1)
g42529_I1_out=OR(g42529_I0_out,n_1514)
g40402_I1_out=OR(g40402_I0_out,n_11785)
g48843_I2_out=OR(g48843_I0_out,g48843_I1_out)
g43596_I2_out=OR(g43596_I0_out,g43596_I1_out)
g44544_I1_out=OR(g44544_I0_out,n_3855)
n_12624=OR(g38140_OUT1_Y_1,g38140_OUT2_Y_1)
n_9604=OR(g43080_OUT1_Y_1,g43080_OUT2_Y_1)
n_9266=OR(g41434_OUT1_Y_1,g41434_OUT2_Y_1)
g45898_I1_out=OR(g45898_I0_out,n_1858)
g40805_I1_out=OR(g40805_I0_out,n_10721)
g40362_I1_out=OR(g40362_I0_out,n_7528)
g37556_I0_out=OR(n_12987,n_12935)
n_5530=OR(n_4522,n_3092)
g39367_I0_out=OR(n_5568,u4_u1_r5)
n_13693=OR(n_12374,n_13692)
g37553_I1_out=OR(g37553_I0_out,n_13107)
g45884_I3_out=OR(n_3274,n_3223,n_1434)
g47587_I1_out=OR(g47587_I0_out,n_1722)
n_5059=OR(n_3184,n_4194)
n_13265=OR(g45_OUT1_Y_1,g45_OUT2_Y_1)
n_8684=OR(g43637_OUT1_Y_1,g43637_OUT2_Y_1)
g44909_I0_out=OR(n_5219,n_2973)
g48782_I2_out=OR(g48782_I0_out,g48782_I1_out)
g47892_I1_out=OR(g47892_I0_out,n_3051)
n_9894=OR(g40453_OUT1_Y_1,g40453_OUT2_Y_1)
g45688_I1_out=OR(g45688_I0_out,n_5793)
g48718_I1_out=OR(g48718_I0_out,n_2541)
g38783_I0_out=OR(n_9805,n_11435)
n_4093=OR(n_4092,n_4091)
g44931_I1_out=OR(g44931_I0_out,n_5481)
g44529_I1_out=OR(g44529_I0_out,n_4295)
g46435_I1_out=OR(g46435_I0_out,n_5523)
g38412_I1_out=OR(g38412_I0_out,n_12242)
g41360_I0_out=OR(\u4_u3_dma_in_cnt_0_,u4_u3_r5)
g40831_I1_out=OR(g40831_I0_out,n_10714)
n_7090=OR(n_7089,n_7088)
n_3170=OR(n_2056,n_2383)
g38226_I1_out=OR(g38226_I0_out,n_9575)
n_6532=OR(g45956_OUT1_Y_1,g45956_OUT2_Y_1)
n_4945=OR(g45983_OUT1_Y_1,g45983_OUT2_Y_1)
g42328_I2_out=OR(g42328_I0_out,g42328_I1_out)
n_4255=OR(n_3237,wb_addr_i_17_)
g48854_I2_out=OR(g48854_I0_out,g48854_I1_out)
g39017_I1_out=OR(g39017_I0_out,n_12158)
g39711_I1_out=OR(g39711_I0_out,n_11325)
n_9692=OR(g42299_OUT1_Y_1,g42299_OUT2_Y_1)
n_9228=OR(g42230_OUT1_Y_1,g42230_OUT2_Y_1)
g41418_I2_out=OR(g41418_I0_out,g41418_I1_out)
g37782_I1_out=OR(g37782_I0_out,n_9849)
g41420_I2_out=OR(g41420_I0_out,g41420_I1_out)
g40859_I1_out=OR(g40859_I0_out,n_9516)
g42156_I1_out=OR(g42156_I0_out,n_10605)
g48717_I1_out=OR(g48717_I0_out,n_912)
g42951_I1_out=OR(n_9172,n_9171)
g54458_I1_out=OR(g54458_I0_out,n_12409)
g47731_I2_out=OR(g47731_I0_out,g47731_I1_out)
n_10364=OR(g42235_OUT1_Y_1,g42235_OUT2_Y_1)
g42732_I1_out=OR(g42732_I0_out,n_1408)
n_11081=OR(g39791_OUT1_Y_1,g39791_OUT2_Y_1)
g47630_I1_out=OR(g47630_I0_out,n_2233)
n_12225=OR(g39599_OUT1_Y_1,g39599_OUT2_Y_1)
n_9441=OR(g38014_OUT1_Y_1,g38014_OUT2_Y_1)
g46350_I1_out=OR(g46350_I0_out,n_5523)
g44609_I0_out=OR(n_9548,idin_351)
g48833_I2_out=OR(g48833_I0_out,g48833_I1_out)
g39049_I1_out=OR(g39049_I0_out,u4_u0_int_stat_956)
g41386_I0_out=OR(n_2601,u4_u1_r5)
g40806_I1_out=OR(g40806_I0_out,n_10447)
n_9674=OR(g42312_OUT1_Y_1,g42312_OUT2_Y_1)
g42323_I2_out=OR(g42323_I0_out,g42323_I1_out)
g45303_I1_out=OR(g45303_I0_out,n_4604)
n_13349=OR(n_13348,u0_u0_me_ps_2_5_us)
g47580_I1_out=OR(g47580_I0_out,n_2303)
g38283_I1_out=OR(g38283_I0_out,n_5677)
n_987=OR(n_7800,n_6652)
n_4977=OR(n_4976,n_4084)
g43615_I2_out=OR(g43615_I0_out,g43615_I1_out)
n_6057=OR(n_6096,u4_u1_ienb_953)
g41385_I0_out=OR(\u4_u1_dma_out_cnt_0_,u4_u1_r5)
g42639_I1_out=OR(g42639_I0_out,n_1514)
g46530_I1_out=OR(g46530_I0_out,n_1311)
g37555_I0_out=OR(n_12989,n_12954)
n_4007=OR(u1_sizu_c_395,u1_sizu_c_396)
n_9600=OR(g43089_OUT1_Y_1,g43089_OUT2_Y_1)
n_8895=OR(g44661_OUT1_Y_1,g44661_OUT2_Y_1)
g45410_I2_out=OR(g45410_I0_out,g45410_I1_out)
g54537_I2_out=OR(g54537_I0_out,g54537_I1_out)
g46354_I0_out=OR(n_3767,\u4_inta_msk_7_)
g54552_I1_out=OR(g54552_I0_out,n_11074)
g46306_I1_out=OR(g46306_I0_out,n_5523)
g42824_I1_out=OR(g42824_I0_out,n_1408)
g47484_I1_out=OR(g47484_I0_out,n_2193)
g42573_I1_out=OR(g42573_I0_out,n_7427)
n_14369=OR(g55051_OUT1_Y_1,g55051_OUT2_Y_1)
n_10809=OR(g43001_OUT1_Y_1,g43001_OUT2_Y_1)
n_2377=OR(n_529,n_528)
n_9312=OR(g44638_OUT1_Y_1,g44638_OUT2_Y_1)
g46009_I1_out=OR(g46009_I0_out,n_6520)
g42364_I2_out=OR(g42364_I0_out,g42364_I1_out)
g43625_I2_out=OR(g43625_I0_out,g43625_I1_out)
n_5809=OR(n_3019,n_4776,n_5712,n_5108)
g40896_I1_out=OR(g40896_I0_out,n_10194)
g39768_I0_out=OR(n_11967,n_12074)
g43617_I2_out=OR(g43617_I0_out,g43617_I1_out)
n_9896=OR(g40436_OUT1_Y_1,g40436_OUT2_Y_1)
n_9472=OR(g41429_OUT1_Y_1,g41429_OUT2_Y_1)
n_12738=OR(n_14086,\u1_u3_adr_r_1_)
g37814_I1_out=OR(g37814_I0_out,n_9552)
n_9685=OR(g42304_OUT1_Y_1,g42304_OUT2_Y_1)
g40895_I1_out=OR(g40895_I0_out,n_10195)
g47572_I0_out=OR(n_1501,n_1807)
g47790_I2_out=OR(g47790_I0_out,g47790_I1_out)
g46334_I1_out=OR(g46334_I0_out,n_5523)
n_14386=OR(g55067_OUT1_Y_1,g55067_OUT2_Y_1)
g48781_I2_out=OR(g48781_I0_out,g48781_I1_out)
g47770_I2_out=OR(g47770_I0_out,g47770_I1_out)
n_10536=OR(g43056_OUT1_Y_1,g43056_OUT2_Y_1)
g42276_I2_out=OR(g42276_I0_out,g42276_I1_out)
g42259_I2_out=OR(g42259_I0_out,g42259_I1_out)
g43113_I2_out=OR(g43113_I0_out,g43113_I1_out)
g47786_I2_out=OR(g47786_I0_out,g47786_I1_out)
n_3773=OR(n_3772,\u4_u0_dma_out_cnt_8_,\u4_u0_dma_out_cnt_6_,n_225)
g47691_I2_out=OR(g47691_I0_out,g47691_I1_out)
g42358_I2_out=OR(g42358_I0_out,g42358_I1_out)
sram_adr_o_10_=OR(g39394_OUT1_Y_1,g39394_OUT2_Y_1)
g47776_I2_out=OR(g47776_I0_out,g47776_I1_out)
g45414_I2_out=OR(g45414_I0_out,g45414_I1_out)
g41896_I0_out=OR(n_4728,n_3177)
g38532_I1_out=OR(g38532_I0_out,n_10400)
g47148_I2_out=OR(g47148_I0_out,g47148_I1_out)
g47807_I2_out=OR(g47807_I0_out,g47807_I1_out)
g39761_I0_out=OR(n_11912,n_12074)
g40898_I1_out=OR(g40898_I0_out,n_10190)
g47579_I1_out=OR(g47579_I0_out,n_1186)
n_13077=OR(g38148_OUT1_Y_1,g38148_OUT2_Y_1)
g42773_I1_out=OR(g42773_I0_out,n_7427)
g38766_I1_out=OR(g38766_I0_out,n_12182)
g47827_I2_out=OR(g47827_I0_out,g47827_I1_out)
g39198_I1_out=OR(g39198_I0_out,n_1408)
g45380_I2_out=OR(g45380_I0_out,g45380_I1_out)
n_8653=OR(\u4_u0_dma_out_left_4_,\u4_u0_dma_out_left_5_)
g45415_I2_out=OR(g45415_I0_out,g45415_I1_out)
g47837_I2_out=OR(g47837_I0_out,g47837_I1_out)
g47779_I2_out=OR(g47779_I0_out,g47779_I1_out)
g40419_I1_out=OR(g40419_I0_out,n_11683)
g43611_I2_out=OR(g43611_I0_out,g43611_I1_out)
n_12071=OR(g39782_OUT1_Y_1,g39782_OUT2_Y_1)
g42378_I2_out=OR(g42378_I0_out,g42378_I1_out)
g46606_I1_out=OR(g46606_I0_out,n_2771)
g45320_I1_out=OR(g45320_I0_out,n_5241)
g41358_I1_out=OR(g41358_I0_out,n_7112)
g46493_I0_out=OR(n_3755,n_3195)
g42629_I1_out=OR(g42629_I0_out,n_1408)
n_2952=OR(g47938_OUT1_Y_1,g47938_OUT2_Y_1)
g42634_I1_out=OR(g42634_I0_out,n_1408)
g47654_I1_out=OR(g47654_I0_out,n_1344)
n_10933=OR(g41404_OUT1_Y_1,g41404_OUT2_Y_1)
g45319_I1_out=OR(g45319_I0_out,n_5562)
g43391_I1_out=OR(g43391_I0_out,n_4755)
n_10724=OR(g37667_OUT1_Y_1,g37667_OUT2_Y_1)
n_12813=OR(n_14202,n_14108)
n_7334=OR(g38299_OUT1_Y_1,g38299_OUT2_Y_1)
g47895_I1_out=OR(g47895_I0_out,n_3042)
g40912_I1_out=OR(g40912_I0_out,n_10174)
g39580_I1_out=OR(g39580_I0_out,n_7767)
g42332_I2_out=OR(g42332_I0_out,g42332_I1_out)
g45661_I1_out=OR(g45661_I0_out,n_5233)
g42092_I1_out=OR(g42092_I0_out,n_3569)
g43407_I1_out=OR(g43407_I0_out,n_3809)
g47491_I1_out=OR(g47491_I0_out,n_2677)
n_9468=OR(g41432_OUT1_Y_1,g41432_OUT2_Y_1)
g38447_I1_out=OR(g38447_I0_out,n_2627)
g45231_I1_out=OR(g45231_I0_out,n_5494)
g41478_I2_out=OR(g41478_I0_out,g41478_I1_out)
g39062_I0_out=OR(\u1_u3_new_size_9_,u1_u3_out_to_small_r)
g47788_I2_out=OR(g47788_I0_out,g47788_I1_out)
g38989_I0_out=OR(n_4158,n_12639)
g45302_I0_out=OR(n_2839,n_3171)
g41185_I0_out=OR(n_4911,n_3811)
n_12218=OR(g39606_OUT1_Y_1,g39606_OUT2_Y_1)
g42262_I2_out=OR(g42262_I0_out,g42262_I1_out)
g42365_I2_out=OR(g42365_I0_out,g42365_I1_out)
g47124_I2_out=OR(g47124_I0_out,g47124_I1_out)
g45802_I1_out=OR(g45802_I0_out,n_5457)
n_5654=OR(g44576_OUT1_Y_1,g44576_OUT2_Y_1)
n_8899=OR(g44632_OUT1_Y_1,g44632_OUT2_Y_1)
g48806_I2_out=OR(g48806_I0_out,g48806_I1_out)
g38716_I1_out=OR(g38716_I0_out,n_13667)
g40401_I1_out=OR(g40401_I0_out,n_11786)
n_9164=OR(g42983_OUT1_Y_1,g42983_OUT2_Y_1)
n_2646=OR(n_2645,n_2472)
g47596_I1_out=OR(g47596_I0_out,n_2429)
g43550_I2_out=OR(g43550_I0_out,g43550_I1_out)
g44570_I1_out=OR(g44570_I0_out,n_5912)
g39759_I0_out=OR(n_11914,n_12074)
n_9530=OR(g44680_OUT1_Y_1,g44680_OUT2_Y_1)
g38555_I1_out=OR(g38555_I0_out,n_1408)
g41894_I0_out=OR(n_4835,n_3198)
g47551_I0_out=OR(n_2723,n_2133)
g47764_I2_out=OR(g47764_I0_out,g47764_I1_out)
g38759_I0_out=OR(n_12471,n_14457)
g37998_I1_out=OR(g37998_I0_out,n_8783)
g47772_I2_out=OR(g47772_I0_out,g47772_I1_out)
n_9641=OR(g37750_OUT1_Y_1,g37750_OUT2_Y_1)
n_6052=OR(n_6051,u4_u2_iena)
n_10303=OR(g43023_OUT1_Y_1,g43023_OUT2_Y_1)
g42521_I1_out=OR(g42521_I0_out,n_1425)
n_8933=OR(g44615_OUT1_Y_1,g44615_OUT2_Y_1)
g45363_I2_out=OR(g45363_I0_out,g45363_I1_out)
g47620_I1_out=OR(g47620_I0_out,n_2287)
g42778_I1_out=OR(g42778_I0_out,n_7427)
g47672_I2_out=OR(g47672_I0_out,g47672_I1_out)
n_5695=OR(n_5694,n_5693)
g47621_I1_out=OR(g47621_I0_out,n_1343)
n_10878=OR(g37617_OUT1_Y_1,g37617_OUT2_Y_1)
g39204_I1_out=OR(g39204_I0_out,n_1425)
g45323_I1_out=OR(g45323_I0_out,n_5258)
g45217_I1_out=OR(g45217_I0_out,n_5461)
g38971_I1_out=OR(g38971_I0_out,n_12167)
n_9809=OR(g44657_OUT1_Y_1,g44657_OUT2_Y_1)
n_6458=OR(n_5668,n_6457)
n_7095=OR(n_7097,n_7094)
g47637_I1_out=OR(g47637_I0_out,n_1406)
g37612_I1_out=OR(g37612_I0_out,n_9847)
n_2955=OR(g47942_OUT1_Y_1,g47942_OUT2_Y_1)
n_4833=OR(g45977_OUT1_Y_1,g45977_OUT2_Y_1)
g47534_I1_out=OR(g47534_I0_out,n_3359)
g47724_I2_out=OR(g47724_I0_out,g47724_I1_out)
sram_data_o_8_=OR(g39399_OUT1_Y_1,g39399_OUT2_Y_1)
g45683_I1_out=OR(g45683_I0_out,n_5229)
g42649_I1_out=OR(g42649_I0_out,n_1425)
g41273_I0_out=OR(n_5069,n_5329)
g38867_I1_out=OR(g38867_I0_out,n_12411)
g47574_I0_out=OR(n_2712,n_2159)
g48633_I1_out=OR(g48633_I0_out,n_1540)
g47802_I2_out=OR(g47802_I0_out,g47802_I1_out)
n_9329=OR(g38229_OUT1_Y_1,g38229_OUT2_Y_1)
n_3524=OR(n_3545,\u4_u2_dma_out_cnt_8_,\u4_u2_dma_out_cnt_6_,n_220)
g40740_I1_out=OR(g40740_I0_out,n_11978)
n_2738=OR(n_2737,n_2736)
g43426_I1_out=OR(g43426_I0_out,n_9572)
n_8837=OR(g45526_OUT1_Y_1,g45526_OUT2_Y_1)
g47834_I2_out=OR(g47834_I0_out,g47834_I1_out)
g44567_I0_out=OR(n_4093,n_5083)
g45395_I2_out=OR(g45395_I0_out,g45395_I1_out)
g40424_I1_out=OR(g40424_I0_out,n_11760)
sram_data_o_5_=OR(g39404_OUT1_Y_1,g39404_OUT2_Y_1)
n_5343=OR(n_5324,n_5342)
n_9913=OR(g43060_OUT1_Y_1,g43060_OUT2_Y_1)
g47619_I1_out=OR(g47619_I0_out,n_1893)
g40363_I0_out=OR(\u4_u3_buf0_orig_m3_9_,\u4_u3_dma_in_cnt_9_)
g47641_I1_out=OR(g47641_I0_out,n_2205)
g42350_I2_out=OR(g42350_I0_out,g42350_I1_out)
g37613_I1_out=OR(g37613_I0_out,n_10961)
g48808_I2_out=OR(g48808_I0_out,g48808_I1_out)
g38896_I1_out=OR(g38896_I0_out,n_12411)
g43125_I2_out=OR(g43125_I0_out,g43125_I1_out)
g47646_I1_out=OR(g47646_I0_out,n_2261)
g47605_I1_out=OR(g47605_I0_out,n_1928)
g41226_I1_out=OR(g41226_I0_out,n_9787)
g47784_I2_out=OR(g47784_I0_out,g47784_I1_out)
g40429_I1_out=OR(g40429_I0_out,n_11682)
g42544_I1_out=OR(g42544_I0_out,n_1425)
n_12621=OR(g38145_OUT1_Y_1,g38145_OUT2_Y_1)
g42925_I1_out=OR(g42925_I0_out,n_12390)
g45974_I1_out=OR(g45974_I0_out,n_6184)
g38213_I1_out=OR(g38213_I0_out,n_8695)
g45439_I2_out=OR(g45439_I0_out,g45439_I1_out)
n_9264=OR(g41437_OUT1_Y_1,g41437_OUT2_Y_1)
g43276_I1_out=OR(g43276_I0_out,n_7025)
g45981_I0_out=OR(n_4152,n_3649)
g42781_I1_out=OR(g42781_I0_out,n_7427)
n_5316=OR(n_4638,n_4949)
g42933_I0_out=OR(n_3842,n_605)
n_3172=OR(n_3171,n_3170)
g43574_I2_out=OR(g43574_I0_out,g43574_I1_out)
g40753_I1_out=OR(g40753_I0_out,n_5509)
n_9700=OR(g42293_OUT1_Y_1,g42293_OUT2_Y_1)
g41813_I0_out=OR(n_4069,n_5815)
g54652_I0_out=OR(n_13935,n_13940)
g43451_I1_out=OR(g43451_I0_out,n_7904)
g38805_I0_out=OR(n_12373,n_12548)
n_6467=OR(n_5676,n_6466)
n_1705=OR(n_688,\u4_u1_dma_in_cnt_3_)
n_2206=OR(g47887_OUT1_Y_1,g47887_OUT2_Y_1)
g47843_I2_out=OR(g47843_I0_out,g47843_I1_out)
g45221_I1_out=OR(g45221_I0_out,n_4609)
n_9691=OR(g42300_OUT1_Y_1,g42300_OUT2_Y_1)
g48879_I2_out=OR(g48879_I0_out,g48879_I1_out)
g46353_I1_out=OR(g46353_I0_out,n_5523)
g45378_I2_out=OR(g45378_I0_out,g45378_I1_out)
n_2730=OR(n_2729,n_2728)
g45396_I2_out=OR(g45396_I0_out,g45396_I1_out)
g38523_I0_out=OR(n_10392,n_14093)
g42566_I1_out=OR(g42566_I0_out,n_7427)
n_10327=OR(g40028_OUT1_Y_1,g40028_OUT2_Y_1)
g42569_I1_out=OR(g42569_I0_out,n_1408)
n_719=OR(u1_sizu_c_397,u1_sizu_c_396)
g45413_I2_out=OR(g45413_I0_out,g45413_I1_out)
g48550_I1_out=OR(g48550_I0_out,n_179)
g47751_I2_out=OR(g47751_I0_out,g47751_I1_out)
n_10309=OR(g43003_OUT1_Y_1,g43003_OUT2_Y_1)
n_12240=OR(g39584_OUT1_Y_1,g39584_OUT2_Y_1)
g41388_I0_out=OR(n_3830,u4_u1_r5)
g39201_I1_out=OR(g39201_I0_out,n_10819)
sram_adr_o_2_=OR(g39416_OUT1_Y_1,g39416_OUT2_Y_1)
g45209_I0_out=OR(n_3765,n_4083)
g42484_I1_out=OR(g42484_I0_out,n_7877)
g45202_I0_out=OR(n_3405,n_1478)
g44587_I0_out=OR(idin_348,n_6544)
g47643_I1_out=OR(g47643_I0_out,n_2297)
g46417_I1_out=OR(g46417_I0_out,n_5523)
n_1774=OR(n_7807,n_6351)
g40397_I1_out=OR(g40397_I0_out,n_9580)
n_9923=OR(g43033_OUT1_Y_1,g43033_OUT2_Y_1)
g44568_I0_out=OR(n_4090,n_5076)
g43127_I2_out=OR(g43127_I0_out,g43127_I1_out)
n_3769=OR(n_2813,n_3044)
g41322_I0_out=OR(n_5056,n_5327)
g47640_I1_out=OR(g47640_I0_out,n_2301)
g42256_I2_out=OR(g42256_I0_out,g42256_I1_out)
g43614_I2_out=OR(g43614_I0_out,g43614_I1_out)
n_9186=OR(g38221_OUT1_Y_1,g38221_OUT2_Y_1)
g42542_I1_out=OR(g42542_I0_out,n_7877)
g47747_I2_out=OR(g47747_I0_out,g47747_I1_out)
n_6005=OR(n_6078,u4_u0_ienb_961)
g40855_I1_out=OR(g40855_I0_out,n_9520)
g42347_I2_out=OR(g42347_I0_out,g42347_I1_out)
g45612_I1_out=OR(g45612_I0_out,n_5483)
g47712_I2_out=OR(g47712_I0_out,g47712_I1_out)
sram_data_o_13_=OR(g39393_OUT1_Y_1,g39393_OUT2_Y_1)
n_8672=OR(g43641_OUT1_Y_1,g43641_OUT2_Y_1)
g54782_I1_out=OR(g54782_I0_out,n_14081)
n_2932=OR(g47928_OUT1_Y_1,g47928_OUT2_Y_1)
g45247_I1_out=OR(g45247_I0_out,n_4605)
g46364_I1_out=OR(g46364_I0_out,n_5523)
g37464_I2_out=OR(g37464_I0_out,g37464_I1_out)
n_480=OR(\u1_u3_state_1_,n_9611)
g47855_I2_out=OR(g47855_I0_out,g47855_I1_out)
n_9534=OR(g44674_OUT1_Y_1,g44674_OUT2_Y_1)
g45928_I1_out=OR(g45928_I0_out,n_3999)
g41412_I2_out=OR(g41412_I0_out,g41412_I1_out)
g39956_I1_out=OR(g39956_I0_out,n_8504)
n_9321=OR(g40849_OUT1_Y_1,g40849_OUT2_Y_1)
g45437_I2_out=OR(g45437_I0_out,g45437_I1_out)
n_13060=OR(g38295_OUT1_Y_1,g38295_OUT2_Y_1)
g45952_I1_out=OR(g45952_I0_out,n_4920)
n_6205=OR(n_5812,n_6204)
g38004_I1_out=OR(g38004_I0_out,n_9967)
n_9529=OR(g44681_OUT1_Y_1,g44681_OUT2_Y_1)
g41893_I0_out=OR(n_4787,n_3210)
n_9921=OR(g43037_OUT1_Y_1,g43037_OUT2_Y_1)
g37660_I1_out=OR(g37660_I0_out,n_10128)
g43361_I1_out=OR(g43361_I0_out,n_5815)
n_4201=XOR(n_2110,n_4192)
n_1862=XOR(n_1861,n_2346)
n_11530=XOR(n_11060,n_10823)
n_9349=XOR(\u4_u2_dma_in_cnt_9_,n_7919)
n_4738=XOR(n_1804,n_4727)
n_4744=XOR(n_2098,n_4743)
n_1384=XOR(frm_nat_371,n_8689)
n_2345=XOR(n_13266,n_14010)
n_5114=XOR(frm_nat_364,n_3835)
n_5094=XOR(madr_208,n_4184)
n_1737=XOR(n_1736,n_1735)
n_5359=XOR(n_3336,n_4207)
n_4210=XOR(n_4206,n_3334)
n_4491=XOR(n_1781,n_2920)
n_3705=XOR(n_2349,n_1908)
n_6280=XOR(n_7350,n_5407)
n_10139=XOR(n_10036,n_9337)
n_5607=XOR(n_3742,n_4781)
n_7913=XOR(n_1244,n_7100)
n_7725=XOR(n_2077,n_6495)
n_834=XOR(\u1_u3_rx_ack_to_cnt_1_,n_833)
n_11931=XOR(n_9340,n_11630)
n_13010=XOR(n_12812,n_12950)
n_5969=XOR(n_6803,n_5164)
n_4233=XOR(\u4_u0_dma_in_cnt_3_,n_3815)
n_3780=XOR(\u1_hms_cnt_4_,n_2355)
n_2455=XOR(n_4127,n_1157)
n_4766=XOR(\u1_u3_rx_ack_to_cnt_5_,n_3867)
n_5599=XOR(\u4_u1_buf0_orig_29_,n_4903)
n_6132=XOR(n_2094,n_5734)
n_7846=XOR(n_1586,n_6461)
n_810=XOR(u4_ep0_csr_1863,n_1293)
n_13100=XOR(u1_token_pid_sel,u1_token_pid_sel_188)
n_5649=XOR(n_2144,n_4636)
n_12496=XOR(n_10826,n_12355)
n_6450=XOR(n_2606,n_5299)
n_6111=XOR(n_2067,n_5028)
n_11922=XOR(n_11034,n_11923)
n_2502=XOR(n_1200,n_1258)
n_2348=XOR(\u1_u0_crc16_sum_10_,\u1_u0_crc16_sum_9_)
n_12381=XOR(\u1_u2_last_buf_adr_5_,n_12380)
n_4943=XOR(n_6818,n_3687)
n_4208=XOR(n_3342,n_3343)
n_1390=XOR(funct_adr_190,n_8689)
n_5013=XOR(\u4_u2_dma_out_cnt_7_,n_5012)
n_12620=XOR(n_11038,n_12534)
n_5726=XOR(\u4_u0_dma_in_cnt_10_,n_4730)
n_4786=XOR(madr_203,n_4273)
n_3336=XOR(\u1_u0_crc16_sum_13_,\u1_u0_crc16_sum_12_)
n_3389=XOR(\u1_u3_tx_data_to_cnt_5_,n_1696)
n_4328=XOR(\u4_u0_dma_out_cnt_4_,n_3872)
n_4486=XOR(madr_199,n_2480)
n_4015=XOR(n_2445,n_2453)
n_4219=XOR(n_5744,n_2880)
n_10783=XOR(n_9882,n_11020)
n_3869=XOR(u1_sizu_c_394,n_2008)
n_4765=XOR(\u1_u3_tx_data_to_cnt_5_,n_3867)
n_4714=XOR(\u4_u2_dma_out_cnt_10_,n_3438)
n_5705=XOR(n_2107,n_4705)
n_965=XOR(n_964,u0_u0_me_ps_2_5_us)
n_12784=XOR(\u1_u2_last_buf_adr_13_,n_12783)
n_4737=XOR(n_3038,n_4239)
n_4790=XOR(n_2090,n_4789)
n_3348=XOR(n_3347,n_1364)
n_7406=XOR(\u4_u0_dma_out_cnt_10_,n_5960)
n_6480=XOR(\u1_u2_sizd_c_13_,n_5292)
n_1584=XOR(n_1583,n_3286)
n_5643=XOR(u1_u0_token_crc_495,n_4946)
n_2816=XOR(u1_sizu_c_389,n_3794)
n_4200=XOR(n_1769,n_3786)
n_4597=XOR(\u4_u3_buf0_orig_24_,n_3249)
n_4672=XOR(n_1616,n_4671)
n_12148=XOR(\u1_u2_last_buf_adr_3_,n_12147)
n_14054=XOR(n_1865,n_1864)
n_5557=XOR(n_2193,n_5208)
n_7778=XOR(\u4_u2_dma_out_cnt_11_,n_6261)
n_1600=XOR(frm_nat_370,u1_token_fadr)
n_7730=XOR(n_1623,n_6490)
n_12832=XOR(n_2796,n_12711)
n_4470=XOR(\u4_u2_dma_out_cnt_4_,n_3916)
n_2881=XOR(rx_data,rx_data_58)
n_1738=XOR(\u4_u2_dma_in_cnt_0_,n_4955)
n_4776=XOR(u1_sizu_c_397,n_3601)
n_2798=XOR(u1_u1_crc_292,n_2795)
n_12246=XOR(n_11262,n_13834)
n_7505=XOR(n_1574,n_6121)
n_11655=XOR(n_9122,n_11326)
n_11898=XOR(n_11978,n_3794)
n_5707=XOR(n_2046,n_4711)
n_6449=XOR(n_2116,n_5296)
n_5651=XOR(n_1901,n_4647)
n_13041=XOR(\u1_u3_adr_r_15_,n_12980)
n_12144=XOR(n_11033,n_13909)
n_8718=XOR(n_14169,n_14130)
n_6451=XOR(n_2119,n_5297)
n_12607=XOR(\u1_u2_last_buf_adr_11_,n_12606)
n_3342=XOR(n_3335,n_3338)
n_5567=XOR(\u4_u2_dma_in_cnt_9_,n_4543)
n_2835=XOR(frm_nat_384,n_1850)
n_3718=XOR(n_3717,n_2092)
n_5653=XOR(u1_u0_token_crc_494,n_4944)
n_12871=XOR(n_14268,n_12759)
n_4489=XOR(n_1641,n_2890)
n_6124=XOR(\u1_u2_sizd_c_12_,n_5073)
n_3619=XOR(n_2462,n_2343)
n_14371=XOR(n_14369,n_14370)
n_5002=XOR(\u4_u0_dma_out_cnt_8_,n_3871)
n_5569=XOR(\u4_u0_dma_in_cnt_9_,n_4529)
n_4680=XOR(n_1661,n_3524)
n_5616=XOR(n_5816,n_5383)
n_7911=XOR(n_1635,n_7099)
n_2350=XOR(n_2349,n_2348)
n_1362=XOR(n_964,n_1361)
n_5594=XOR(\u4_u1_buf0_orig_27_,n_4773)
n_8522=XOR(\u4_u1_dma_in_cnt_10_,n_7416)
n_2681=XOR(rx_data_62,rx_data_63)
n_5026=XOR(frm_nat_362,n_3900)
n_4336=XOR(n_783,n_3914)
n_4683=XOR(n_1559,n_3777)
n_3825=XOR(n_1173,n_1749)
n_6103=XOR(n_2128,n_5047)
n_5097=XOR(u1_u0_token_crc5,n_4181)
n_4828=XOR(n_484,n_3423)
n_815=XOR(u4_ep3_csr_1956,\u4_u3_dma_out_cnt_0_)
n_11712=XOR(\u1_u2_last_buf_adr_0_,n_11711)
n_6645=XOR(n_3032,n_5760)
n_3713=XOR(n_3712,n_2072)
n_812=XOR(\u0_u0_idle_cnt1_0_,\u0_u0_idle_cnt1_1_)
n_5117=XOR(\u1_u2_sizd_c_7_,n_4247)
n_12829=XOR(n_13316,n_12731)
n_1487=XOR(\u0_u0_me_cnt_0_,n_5690)
n_4211=XOR(n_1895,n_3792)
n_13058=XOR(n_12595,n_13011)
n_4272=XOR(frm_nat_360,n_3834)
n_5020=XOR(n_2639,n_5076)
n_2834=XOR(\u1_u3_rx_ack_to_cnt_2_,n_1267)
n_2566=XOR(funct_adr_193,n_485)
n_3850=XOR(n_2463,n_2446)
n_4673=XOR(n_2825,n_3765)
n_4152=XOR(n_1342,n_1725)
n_1816=XOR(n_2876,n_7578)
n_7729=XOR(n_1476,n_6508)
n_1170=XOR(n_7326,u1_u1_crc_297)
n_5669=XOR(n_7010,n_4870)
n_4741=XOR(n_2052,n_4740)
n_3639=XOR(n_1770,n_1195)
n_14010=XOR(n_592,u1_u1_crc_297)
n_7397=XOR(\u4_u3_dma_in_cnt_11_,n_5915)
n_4277=XOR(n_1829,n_3485)
n_5243=XOR(u1_sizu_c_397,n_3795)
n_5240=XOR(n_1917,n_4902)
n_1198=XOR(\u1_u3_tx_data_to_cnt_1_,n_1197)
n_12675=XOR(n_12594,n_12005)
n_2021=XOR(\u1_u0_pid_7_,n_421)
n_4774=XOR(\u1_u3_rx_ack_to_cnt_4_,n_3867)
n_4209=XOR(n_3703,n_4203)
n_6109=XOR(n_2068,n_5039)
n_1599=XOR(funct_adr_195,n_8673)
n_12859=XOR(n_13267,n_12780)
n_5646=XOR(n_2323,n_4724)
n_5598=XOR(\u4_u1_buf0_orig_26_,n_5406)
n_5621=XOR(n_5736,n_5387)
n_470=XOR(\u1_u0_crc16_sum_7_,\u1_u0_crc16_sum_8_)
n_7504=XOR(n_1381,n_6119)
n_3410=XOR(n_2064,n_3409)
n_3472=XOR(\u1_u3_tx_data_to_cnt_7_,n_1833)
n_2579=XOR(u1_sizu_c_389,csr_96)
n_12830=XOR(n_1864,n_12706)
n_6102=XOR(n_1762,n_5077)
n_4204=XOR(n_766,n_4203)
n_12459=XOR(n_11028,n_13916)
n_5650=XOR(n_2095,n_4661)
n_12024=XOR(frm_nat_382,u1_frame_no_same)
n_12970=XOR(n_12811,n_13382)
n_814=XOR(frm_nat_382,frm_nat_383)
n_2347=XOR(\u1_u0_crc16_sum_9_,n_2346)
n_12527=XOR(n_11039,n_13832)
n_3432=XOR(\u0_u0_idle_cnt1_3_,n_2905)
n_3344=XOR(n_2342,n_1093)
n_3720=XOR(n_3331,\u4_u1_dma_in_cnt_2_)
n_3704=XOR(n_3703,n_2201)
n_6100=XOR(n_6099,n_14132)
n_5709=XOR(n_2328,n_4709)
n_2583=XOR(frm_nat_373,n_8682)
n_6533=XOR(n_365,n_5372)
n_5025=XOR(n_1684,n_5083)
n_5003=XOR(\u4_u3_dma_out_cnt_8_,n_3911)
n_5023=XOR(n_2631,n_5078)
n_1861=XOR(\u1_u0_crc16_sum_8_,\u1_u0_crc16_sum_9_)
n_13103=XOR(n_13099,u1_token_pid_sel_188)
n_4736=XOR(n_2055,n_4735)
n_813=XOR(\u1_hms_cnt_0_,\u1_hms_cnt_1_)
n_11930=XOR(n_9121,n_14093)
n_8524=XOR(\u4_u3_dma_in_cnt_10_,n_7418)
n_12827=XOR(n_2795,n_12708)
n_12357=XOR(\u1_u2_last_buf_adr_7_,n_12356)
n_3915=XOR(n_2071,n_2838)
n_12035=XOR(\u1_u2_last_buf_adr_1_,n_12034)
n_12729=XOR(\u1_u3_adr_r_0_,n_12638)
n_1201=XOR(madr_196,n_529)
n_4941=XOR(n_536,n_3670)
n_2795=XOR(u1_u1_crc_294,u1_u1_crc_293)
n_12743=XOR(n_13148,n_13126)
n_7779=XOR(\u4_u1_dma_out_cnt_11_,n_6262)
n_5345=XOR(\u1_u2_sizd_c_8_,n_5072)
n_5004=XOR(n_6379,n_3857)
n_9408=XOR(n_1748,n_8073)
n_3412=XOR(n_2388,n_3411)
n_4213=XOR(n_1635,n_3379)
n_4942=XOR(n_2187,n_4576)
n_7407=XOR(\u4_u3_dma_out_cnt_10_,n_5961)
n_1342=XOR(n_304,n_364)
n_6481=XOR(n_4205,n_5359)
n_1410=XOR(n_3794,csr)
n_3433=XOR(n_406,n_2903)
n_7781=XOR(\u4_u3_dma_out_cnt_11_,n_6263)
n_8719=XOR(n_1670,n_9151)
n_12099=XOR(n_8713,n_12006)
n_4205=XOR(n_2347,n_3333)
n_4995=XOR(\u4_u2_dma_out_cnt_8_,n_3917)
n_2870=XOR(frm_nat_377,n_8670)
n_3306=XOR(n_2587,n_674)
n_1365=XOR(n_1670,n_1363)
n_3390=XOR(n_5537,n_3362)
n_3722=XOR(n_2928,\u4_u0_dma_in_cnt_2_)
n_3406=XOR(n_2074,n_3405)
n_1582=XOR(\u1_u0_pid_4_,n_1581)
n_3721=XOR(n_3329,\u4_u2_dma_in_cnt_2_)
n_1381=XOR(\u4_u2_dma_out_cnt_11_,n_6780)
n_5360=XOR(n_2350,n_4209)
n_7081=XOR(\u4_u0_dma_out_cnt_11_,n_6803)
n_2473=XOR(frm_nat_356,n_1844)
n_3711=XOR(n_3710,n_2111)
n_2582=XOR(frm_nat_374,n_485)
n_5652=XOR(n_2113,n_4659)
n_7059=XOR(n_2085,n_5704)
n_5645=XOR(n_2146,n_4621)
n_5873=XOR(\u4_u2_buf0_orig_29_,n_5209)
n_1195=XOR(n_1194,n_1257)
n_5290=XOR(\u4_u3_buf0_orig_29_,n_4577)
n_5019=XOR(n_1643,n_5080)
n_1577=XOR(\u1_u0_pid_6_,\u1_u0_pid_2_)
n_12956=XOR(n_1170,n_14065)
n_5603=XOR(n_2285,n_4763)
n_808=XOR(frm_nat,frm_nat_355)
n_7909=XOR(n_1661,n_7101)
n_1379=XOR(frm_nat_372,u1_token_fadr_543)
n_6612=XOR(n_3036,n_5759)
n_9355=XOR(\u4_u3_dma_in_cnt_9_,n_7922)
n_4207=XOR(n_2351,n_4206)
n_5001=XOR(\u4_u1_dma_out_cnt_8_,n_3858)
n_1328=XOR(n_664,n_1327)
n_5872=XOR(\u4_u0_buf0_orig_29_,n_5224)
n_4117=XOR(n_2348,n_2681)
n_2351=XOR(\u1_u0_crc16_sum_15_,\u1_u0_crc16_sum_14_)
n_4770=XOR(\u1_u3_tx_data_to_cnt_4_,n_3867)
n_5686=XOR(\u1_u2_sizd_c_9_,n_4866)
n_5378=XOR(madr_207,n_4274)
n_11609=XOR(n_9333,n_11021)
n_12532=XOR(\u1_u2_last_buf_adr_8_,n_12531)
n_4231=XOR(\u4_u1_dma_in_cnt_3_,n_3813)
n_4739=XOR(n_2075,n_4245)
n_5171=XOR(\u4_u3_dma_in_cnt_5_,n_4045)
n_4284=XOR(n_742,n_2495)
n_2203=XOR(n_524,n_1680)
n_6106=XOR(n_1713,n_5048)
n_12245=XOR(n_11030,n_12098)
n_4206=XOR(n_2881,n_3335)
n_12692=XOR(\u1_u2_last_buf_adr_10_,n_12691)
n_5729=XOR(madr_206,n_4688)
n_3372=XOR(n_3371,n_8086)
n_12706=XOR(n_14261,n_13641)
n_7394=XOR(\u4_u2_dma_in_cnt_11_,n_5890)
n_5126=XOR(\u4_u2_dma_in_cnt_4_,n_4782)
n_12458=XOR(n_10828,n_12244)
n_6599=XOR(n_3028,n_5758)
n_3414=XOR(\u1_u3_rx_ack_to_cnt_6_,n_2404)
n_5361=XOR(n_2644,n_5288)
n_3431=XOR(frm_nat_385,n_1851)
n_13266=XOR(u1_u1_crc_295,u1_u1_crc_296)
n_13037=XOR(n_4177,n_12975)
n_5601=XOR(n_3740,n_4783)
n_5130=XOR(\u4_u3_dma_in_cnt_4_,n_4780)
n_12001=XOR(n_11035,n_11680)
n_6112=XOR(n_1430,n_5049)
n_3017=XOR(n_1173,csr_98)
n_5121=XOR(n_6956,n_4775)
n_4939=XOR(n_6721,n_3662)
n_5364=XOR(madr_205,n_4698)
n_4557=XOR(n_1780,n_3241)
n_4202=XOR(n_2060,n_3784)
n_3000=XOR(n_2580,n_632)
n_2998=XOR(frm_nat_378,n_7578)
n_3804=XOR(n_5710,n_2859)
n_2443=XOR(\u1_hms_cnt_2_,n_2391)
n_5620=XOR(n_5660,n_5410)
n_4215=XOR(\u4_u1_dma_out_cnt_6_,n_3790)
n_4261=XOR(u1_sizu_c_395,n_2885)
n_1685=XOR(frm_nat_375,n_8676)
n_13057=XOR(\u1_u3_adr_r_16_,n_13014)
n_4742=XOR(n_2087,n_4249)
n_3823=XOR(\u0_u0_me_ps2_3_,n_3436)
n_5128=XOR(\u4_u1_dma_in_cnt_4_,n_4762)
n_4488=XOR(n_313,n_2888)
n_6131=XOR(n_2105,n_5733)
n_12614=XOR(\u1_u2_last_buf_adr_9_,n_12613)
n_5353=XOR(n_2460,n_5352)
n_4675=XOR(n_2103,n_4674)
n_2349=XOR(\u1_u0_crc16_sum_11_,\u1_u0_crc16_sum_12_)
n_1575=XOR(n_1583,u1_u3_buffer_done)
n_9410=XOR(n_2066,n_8075)
n_3779=XOR(n_1862,n_2352)
n_3346=XOR(n_1665,n_2823)
n_3335=XOR(rx_data_59,rx_data_60)
n_12817=XOR(n_592,n_12740)
n_10668=XOR(n_13945,u1_adr)
n_3696=XOR(n_3695,n_2127)
n_6133=XOR(n_1885,n_5730)
n_4998=XOR(n_1589,n_3854)
n_4944=XOR(n_2412,n_3639)
n_11723=XOR(n_9335,n_14090)
n_3806=XOR(\u4_u0_dma_out_cnt_6_,n_3396)
n_3334=XOR(n_3340,n_3338)
n_3698=XOR(n_3697,n_2120)
n_4326=XOR(\u4_u1_dma_out_cnt_4_,n_3859)
n_9409=XOR(n_2121,n_8074)
n_7396=XOR(\u4_u0_dma_in_cnt_11_,n_5897)
n_1574=XOR(\u4_u3_dma_out_cnt_11_,n_7010)
n_3805=XOR(\u4_u2_dma_out_cnt_6_,n_3437)
n_4325=XOR(n_597,n_3855)
n_4497=XOR(frm_nat_358,n_3899)
n_3442=XOR(\u1_u3_tx_data_to_cnt_6_,n_2403)
n_12091=XOR(n_11031,n_11925)
n_5287=XOR(\u4_u0_buf0_orig_26_,n_5163)
n_816=XOR(u4_ep1_csr_1894,\u4_u1_dma_out_cnt_0_)
n_11233=XOR(n_9336,n_11232)
n_2836=XOR(frm_nat_379,n_2412)
n_13059=XOR(n_12734,n_13013)
n_5016=XOR(\u4_u1_dma_out_cnt_7_,n_5015)
n_4684=XOR(n_1244,n_3773)
n_7728=XOR(n_1619,n_6489)
n_5570=XOR(\u4_u3_dma_in_cnt_9_,n_4270)
n_4329=XOR(\u4_u3_dma_out_cnt_4_,n_3910)
n_12383=XOR(\u1_u2_last_buf_adr_4_,n_12382)
n_5014=XOR(\u4_u2_buf0_orig_26_,n_4665)
n_3618=XOR(\u1_u3_rx_ack_to_cnt_4_,n_1814)
n_4669=XOR(n_2444,n_3759)
n_5170=XOR(\u4_u0_dma_in_cnt_5_,n_4043)
n_13637=XOR(u1_u1_crc_306,n_6698)
n_7731=XOR(n_3439,n_6509)
n_5278=XOR(\u4_u0_buf0_orig_27_,n_4293)
n_6108=XOR(n_1808,n_5081)
n_809=XOR(\u0_u0_me_cnt_0_,\u0_u0_me_cnt_1_)
n_5356=XOR(n_2646,n_5355)
n_7404=XOR(\u4_u2_dma_out_cnt_10_,n_5958)
n_7063=XOR(u1_u0_token_crc_493,n_5654)
n_12644=XOR(n_14258,n_13153)
n_3714=XOR(frm_nat_359,n_2339)
n_5725=XOR(\u4_u1_dma_in_cnt_10_,n_4721)
n_3920=XOR(n_2878,n_2439)
n_1719=XOR(funct_adr,u1_token_fadr)
n_3002=XOR(n_2431,n_697)
n_1383=XOR(frm_nat_376,n_8673)
n_7726=XOR(n_1648,n_6488)
n_4678=XOR(madr_202,n_3848)
n_3868=XOR(\u1_u3_rx_ack_to_cnt_1_,n_3867)
n_2901=XOR(\u1_u3_rx_ack_to_cnt_3_,n_1727)
n_2797=XOR(n_2796,n_2795)
n_3386=XOR(n_523,n_1681)
n_2831=XOR(\u1_u3_tx_data_to_cnt_2_,n_1300)
n_6101=XOR(n_1502,n_5046)
n_3339=XOR(n_2346,n_3338)
n_1770=XOR(n_323,n_316)
n_3456=XOR(n_2451,n_1750)
n_9354=XOR(\u4_u0_dma_in_cnt_9_,n_7921)
n_9407=XOR(n_1867,n_8068)
n_766=XOR(\u1_u0_crc16_sum_0_,\u1_u0_crc16_sum_14_)
n_5022=XOR(\u4_u3_dma_out_cnt_7_,n_5021)
n_2401=XOR(madr_197,n_724)
n_2900=XOR(madr_198,n_567)
n_12146=XOR(n_11263,n_13798)
n_2899=XOR(\u1_u3_tx_data_to_cnt_3_,n_1385)
n_2829=XOR(n_4134,n_1299)
n_7032=XOR(u1_u0_token_crc_492,n_5644)
n_7405=XOR(\u4_u1_dma_out_cnt_10_,n_5959)
n_3703=XOR(\u1_u0_crc16_sum_13_,\u1_u0_crc16_sum_14_)
n_11721=XOR(n_9124,n_11270)
n_7727=XOR(n_3033,n_6498)
n_6130=XOR(n_2047,n_5731)
n_4752=XOR(\u1_u2_sizd_c_10_,n_3774)
n_5666=XOR(n_6780,n_4666)
n_3716=XOR(n_3715,n_2372)
n_6586=XOR(n_3030,n_5757)
n_5199=XOR(\u4_u3_dma_in_cnt_6_,n_4732)
n_4269=XOR(n_5618,n_2904)
n_7058=XOR(n_2309,n_5698)
n_3408=XOR(n_2356,n_3407)
n_7780=XOR(\u4_u0_dma_out_cnt_11_,n_6264)
n_1200=XOR(n_235,n_1199)
n_9353=XOR(\u4_u1_dma_in_cnt_9_,n_7920)
n_12985=XOR(n_12809,n_14128)
n_13073=XOR(\u1_u3_adr_r_14_,n_13043)
n_4715=XOR(\u4_u0_dma_out_cnt_10_,n_3397)
n_6114=XOR(n_1887,n_5034)
n_4183=XOR(n_3420,n_2809)
n_3800=XOR(n_2109,n_2841)
n_3613=XOR(\u1_u3_tx_data_to_cnt_4_,n_1765)
n_1734=XOR(\u4_u1_dma_in_cnt_0_,n_4610)
n_1717=XOR(funct_adr_191,u1_token_fadr_543)
n_13273=XOR(n_13265,n_13272)
n_2796=XOR(u1_u1_crc_292,n_6698)
n_5358=XOR(n_2637,n_5357)
n_3709=XOR(n_3708,n_2398)
n_5647=XOR(n_2331,n_4663)
n_2474=XOR(funct_adr_192,n_8682)
n_3728=XOR(\u0_u0_me_cnt_2_,n_1926)
n_11292=XOR(n_8712,n_11291)
n_3700=XOR(n_3699,n_2370)
n_1908=XOR(rx_data_60,rx_data_61)
n_6126=XOR(\u4_u1_dma_out_cnt_11_,n_5058)
n_13035=XOR(n_12807,n_12972)
n_5344=XOR(u1_sizu_c_398,n_4504)
n_3338=XOR(rx_data_61,rx_data_62)
n_7915=XOR(n_1559,n_7102)
n_4230=XOR(n_3812,n_3494)
n_6127=XOR(\u4_u0_dma_out_cnt_11_,n_5064)
n_4797=XOR(n_650,n_4295)
n_3473=XOR(\u1_u3_rx_ack_to_cnt_7_,n_1790)
n_1586=XOR(\u4_u1_dma_out_cnt_11_,n_7350)
n_2465=XOR(n_4131,n_1326)
n_6226=XOR(\u1_u2_sizd_c_11_,n_5369)
n_8521=XOR(\u4_u2_dma_in_cnt_10_,n_7415)
n_3435=XOR(frm_nat_357,n_2887)
n_2830=XOR(n_4129,n_1268)
n_12740=XOR(n_9145,n_12739)
n_5558=XOR(n_2677,n_5223)
n_3343=XOR(n_470,n_3340)
n_2352=XOR(n_2351,n_3336)
n_5605=XOR(n_2275,n_4778)
n_5617=XOR(n_5657,n_5392)
n_5708=XOR(n_1773,n_4707)
n_7057=XOR(n_2100,n_5701)
n_4772=XOR(u1_sizu_c_395,csr_102)
n_7724=XOR(n_1651,n_6487)
n_3798=XOR(n_2050,n_2839)
n_3807=XOR(\u4_u3_dma_out_cnt_6_,n_3400)
n_2201=XOR(rx_data_58,rx_data_59)
n_5043=XOR(\u4_u2_dma_in_cnt_6_,n_4725)
n_5724=XOR(\u4_u2_dma_in_cnt_10_,n_4726)
n_3434=XOR(\u1_hms_cnt_3_,n_2392)
n_4670=XOR(n_2851,n_3763)
n_4177=XOR(n_2345,n_2797)
n_12913=XOR(n_12760,n_13323)
n_2507=XOR(\u1_u0_pid_5_,n_569)
n_5100=XOR(\u4_u1_dma_in_cnt_6_,n_4720)
n_4203=XOR(\u1_u0_crc16_sum_15_,n_2881)
n_5727=XOR(\u4_u3_dma_in_cnt_10_,n_4733)
n_3702=XOR(\u1_u0_crc16_sum_15_,n_2202)
n_811=XOR(u4_ep2_csr_1925,n_1137)
n_5093=XOR(\u4_u1_dma_out_cnt_10_,n_3791)
n_5354=XOR(n_3779,n_4210)
n_5168=XOR(\u4_u1_dma_in_cnt_5_,n_4039)
n_4181=XOR(n_3649,n_2502)
n_4232=XOR(n_3816,n_3576)
n_5648=XOR(n_2061,n_4657)
n_12608=XOR(u1_adr_265,n_12528)
n_6110=XOR(n_2139,n_5084)
n_5568=XOR(\u4_u1_dma_in_cnt_9_,n_4308)
n_5683=XOR(n_591,n_1017)
n_12820=XOR(n_14059,n_12743)
n_3341=XOR(n_1861,n_3340)
n_1733=XOR(\u4_u0_dma_in_cnt_0_,n_4951)
n_12979=XOR(n_12757,n_12915)
n_3441=XOR(n_3328,\u4_u3_dma_in_cnt_2_)
n_12594=XOR(\u1_u3_new_sizeb_13_,n_13197)
n_4788=XOR(u1_sizu_c_396,n_3446)
n_4745=XOR(n_2053,n_4241)
n_3107=XOR(\u1_u3_rx_ack_to_cnt_5_,n_1480)
n_1864=XOR(u1_u1_crc_293,u1_u1_crc_292)
n_4334=XOR(n_4333,n_4309)
n_3340=XOR(rx_data_63,rx_data_64)
n_6125=XOR(\u4_u2_dma_out_cnt_11_,n_5222)
n_1258=XOR(n_381,n_1257)
n_12530=XOR(\u1_u2_last_buf_adr_6_,n_12529)
n_12917=XOR(n_12730,n_13251)
n_8523=XOR(\u4_u0_dma_in_cnt_10_,n_7417)
n_5054=XOR(\u4_u0_dma_in_cnt_6_,n_4729)
n_6104=XOR(n_1510,n_5037)
n_5129=XOR(\u4_u0_dma_in_cnt_4_,n_4777)
n_5169=XOR(\u4_u2_dma_in_cnt_5_,n_4041)
n_4179=XOR(\u1_u2_sizd_c_6_,n_3778)
n_11711=XOR(n_529,n_5405)
n_7395=XOR(\u4_u1_dma_in_cnt_11_,n_5894)
n_2346=XOR(\u1_u0_crc16_sum_11_,\u1_u0_crc16_sum_10_)
n_3019=XOR(u1_sizu_c_398,n_3018)
n_1865=XOR(u1_u1_crc_295,u1_u1_crc_294)
n_4677=XOR(madr_201,n_3477)
n_4676=XOR(n_2509,n_3761)
n_1732=XOR(\u4_u3_dma_in_cnt_0_,n_4953)
n_5024=XOR(\u4_u3_buf0_orig_26_,n_4869)
n_3799=XOR(n_2097,n_2837)
n_6482=XOR(n_4208,n_5360)
n_2833=XOR(\u0_u0_idle_cnt1_2_,n_2832)
n_3337=XOR(n_3336,n_3335)
n_4716=XOR(\u4_u3_dma_out_cnt_10_,n_3401)
n_3847=XOR(n_362,n_2464)
n_2202=XOR(\u1_u0_crc16_sum_1_,n_926)
n_1578=XOR(n_364,n_1194)
n_6105=XOR(n_2184,n_5079)
n_12774=XOR(n_1865,n_12644)
n_5018=XOR(\u4_u0_dma_out_cnt_7_,n_5017)
n_6107=XOR(n_2069,n_5027)
n_3870=XOR(\u1_u3_tx_data_to_cnt_1_,n_3867)
n_6218=XOR(n_13587,n_6254)
n_4550=XOR(u1_sizu_c_394,n_3418)
n_6128=XOR(\u4_u3_dma_out_cnt_11_,n_5075)
n_3333=XOR(n_886,n_3338)
n_2883=XOR(frm_nat_380,n_2876)
n_7056=XOR(n_2385,n_5695)
n_4668=XOR(n_2300,n_4667)
n_12192=XOR(\u1_u2_last_buf_adr_2_,n_12191)
n_2743=NOR(n_1605,n_1388)
n_7868=NOR(n_7036,n_1565)
n_4909=NOR(n_3614,\u1_u2_state_3_)
n_11758=NOR(n_3925,n_11978)
n_9459=NOR(n_9996,n_9457)
n_7870=NOR(n_7038,n_1565)
n_11626=NOR(\u1_u3_new_size_2_,n_890)
n_10175=NOR(n_9650,n_10481)
n_12579=NOR(n_12406,n_12548)
n_14311=NOR(n_14306,n_14307)
n_10188=NOR(n_9663,n_10481)
n_2231=NOR(n_3888,n_1278)
n_10459=NOR(n_9991,n_10728)
n_13859=NOR(n_14125,n_13858)
n_6134=NOR(n_5373,n_2957)
n_2287=NOR(u4_ep0_csr_1871,n_545)
n_6526=NOR(n_7535,rx_data)
n_1346=NOR(\u4_u0_dma_out_cnt_4_,\u4_u0_dma_out_cnt_5_)
n_2260=NOR(n_689,\u4_u1_dma_out_cnt_1_)
n_2370=NOR(n_2369,n_1275)
n_14385=NOR(u1_u2_rx_data_valid_r,n_14339)
n_11493=NOR(n_11041,n_11492)
n_11788=NOR(n_3372,n_11381)
n_1296=NOR(\u4_u1_dma_out_cnt_0_,\u4_u1_dma_out_cnt_4_)
n_6021=NOR(n_5325,n_6020)
n_10961=NOR(n_10586,n_10953)
n_2762=NOR(\u4_u2_dma_out_cnt_1_,n_1155)
n_9850=NOR(n_9450,n_9977)
n_4505=NOR(n_2889,n_3867)
n_8698=NOR(n_9430,n_9578)
n_7452=NOR(\u4_u0_dma_out_left_5_,n_6152)
n_9521=NOR(n_9220,n_9977)
n_9515=NOR(n_9212,n_9977)
n_2060=NOR(n_2256,n_1182)
n_3484=NOR(u0_u0_T2_gt_1_0_mS,n_4046)
n_1942=NOR(n_566,n_1292)
n_2740=NOR(n_1255,n_1690)
n_2429=NOR(n_1523,n_2152)
n_2065=NOR(n_802,\u4_u3_dma_out_cnt_10_)
n_2053=NOR(n_2244,n_919)
n_11355=NOR(n_2828,u1_clr_sof_time)
n_2157=NOR(n_2156,n_2008)
n_13591=NOR(n_4839,n_1134)
n_12389=NOR(n_12248,n_12388)
n_5680=NOR(n_4238,n_14132)
n_10400=NOR(n_10399,n_9338)
n_4037=NOR(n_2872,n_3112)
n_4581=NOR(n_4064,n_1376)
n_1748=NOR(n_1747,n_1341)
n_2092=NOR(n_2091,n_900)
n_10719=NOR(n_10357,n_10953)
n_12160=NOR(n_12159,n_9172)
n_2253=NOR(u4_ep1_csr_1901,n_687)
n_10711=NOR(n_10347,n_10953)
n_2950=NOR(n_1239,n_1565)
n_2309=NOR(n_2308,n_1291)
n_1787=NOR(n_1840,n_3232)
n_2915=NOR(u0_u0_T2_gt_1_2_mS,n_590)
n_6003=NOR(n_4593,n_4592)
n_4509=NOR(u1_u1_send_data_r,u1_u1_zero_length_r)
n_11928=NOR(n_11927,csr_97)
n_984=NOR(n_4333,\u1_u2_sizd_c_3_)
n_14245=NOR(\u1_u3_adr_r_4_,n_14244)
n_11352=NOR(n_5363,u1_clr_sof_time)
n_4975=NOR(n_4974,n_3862)
n_5201=NOR(n_303,u4_ep1_csr_1919)
n_3204=NOR(n_3203,n_2015)
n_8517=NOR(n_8852,n_12918)
n_9281=NOR(n_8794,n_12390)
n_2397=NOR(n_697,\u4_u3_dma_out_cnt_1_)
n_6521=NOR(n_7535,rx_data_62)
n_4086=NOR(n_7029,n_3080)
n_2066=NOR(n_2065,n_1354)
n_1250=NOR(\u1_u0_state_2_,n_6165)
n_12404=NOR(n_12264,n_12548)
n_3044=NOR(n_743,n_742)
n_5746=NOR(n_5125,rx_err)
n_5830=NOR(n_5155,n_5829)
n_10714=NOR(n_10352,n_10953)
n_11568=NOR(n_11138,n_1408)
n_13901=NOR(\u1_u3_adr_r_3_,n_13900)
n_11785=NOR(n_4557,n_11381)
n_2294=NOR(n_700,\u4_u3_dma_out_cnt_3_)
n_2665=NOR(u4_u3_r4,n_1783)
n_10721=NOR(n_10368,n_10728)
n_9851=NOR(n_9451,n_9977)
n_8092=NOR(n_7364,n_8091)
n_12207=NOR(n_12104,n_1514)
n_1550=NOR(u4_ep3_csr_1962,n_6351)
n_5088=NOR(n_5087,n_13185)
n_13475=NOR(n_13470,n_13468)
n_9395=NOR(n_8789,n_8053)
n_2254=NOR(n_521,\u4_u0_dma_out_cnt_4_)
n_5056=NOR(\u4_u1_dma_out_left_1_,u4_ep1_csr_1895)
n_1531=NOR(n_1589,n_249)
n_3669=NOR(n_1371,\u1_u3_state_5_)
n_11044=NOR(n_13676,u1_adr_256)
n_4897=NOR(n_1013,n_1266)
n_4559=NOR(n_3503,n_3324)
n_4706=NOR(n_2738,n_2838)
n_6235=NOR(n_2936,n_4012)
n_10463=NOR(n_9995,n_10728)
n_13481=NOR(n_13731,n_14245)
n_2755=NOR(n_736,n_1807)
n_11755=NOR(n_3836,n_11978)
n_3638=NOR(frm_nat_365,n_1997)
n_3040=NOR(u1_u2_rx_data_st_r_5,n_3924)
n_10465=NOR(n_9997,n_10728)
n_2674=NOR(n_1150,n_626)
n_6564=NOR(n_5834,n_7347)
n_2028=NOR(\u1_u3_state_3_,\u1_u3_state_2_)
n_10483=NOR(n_10031,n_10481)
n_3483=NOR(n_1872,n_1013)
n_13487=NOR(n_12790,n_12810)
n_10948=NOR(n_10598,n_10953)
n_3632=NOR(n_1446,n_650)
n_3280=NOR(n_947,n_1565)
n_9965=NOR(n_10348,n_9631)
n_8087=NOR(n_13388,n_8086)
n_543=NOR(n_403,n_542)
n_13731=NOR(\u1_u3_adr_r_5_,n_13730)
n_4769=NOR(n_2901,u1_u3_rx_ack_to_clr)
n_11949=NOR(n_11948,n_2495)
n_2143=NOR(n_2142,n_6650)
n_2320=NOR(\u4_u1_dma_out_cnt_1_,n_671)
n_7066=NOR(n_7065,n_7064)
n_3038=NOR(n_2263,n_1688)
n_3438=NOR(n_1823,n_3437)
n_1452=NOR(n_747,\u4_u3_dma_out_cnt_6_)
n_11349=NOR(n_6123,u1_clr_sof_time)
n_12166=NOR(n_12050,n_12167)
n_1672=NOR(n_3349,n_3678)
n_1378=NOR(n_3232,n_6351)
n_3646=NOR(n_2023,wb_addr_i_4_)
n_2430=NOR(n_1470,dma_ack_i_2_)
n_305=NOR(\u1_u3_state_9_,n_2191)
n_13046=NOR(n_13107,n_13104)
n_10718=NOR(n_10354,n_10953)
n_14476=NOR(\u0_u0_me_cnt_0_,\u0_u0_me_cnt_2_)
n_3283=NOR(\u1_u3_state_1_,n_266)
n_11019=NOR(n_10325,n_10324)
n_2258=NOR(n_503,\u4_u1_dma_out_cnt_3_)
n_7876=NOR(n_7044,n_8504)
n_11801=NOR(n_11608,wb_ack_o)
n_3693=NOR(n_2739,n_1565)
n_1131=NOR(wb_addr_i_3_,wb_addr_i_4_)
n_14204=NOR(\u1_u3_adr_r_11_,n_14203)
n_2128=NOR(n_556,n_1312)
n_9793=NOR(n_3608,n_9436)
n_10580=NOR(n_5249,n_10033)
n_13740=NOR(n_1879,n_13739)
n_4731=NOR(n_3414,u1_u3_rx_ack_to_clr)
n_7752=NOR(n_14129,n_6517)
n_3365=NOR(u1_u2_rx_data_st_r_6,n_3924)
n_401=NOR(\u1_u3_state_5_,\u1_u3_state_3_)
n_2647=NOR(\u0_u0_idle_cnt1_6_,n_605)
n_12063=NOR(n_11991,n_12068)
n_9478=NOR(n_9239,n_12388)
n_3323=NOR(n_590,n_9750)
n_4959=NOR(n_4033,n_2669)
n_13659=NOR(n_1717,n_2474)
n_2820=NOR(n_1398,n_3219)
n_7320=NOR(n_6260,n_7319)
n_1537=NOR(u1_sizu_c_394,n_1780)
n_7328=NOR(n_6272,n_9145)
n_5679=NOR(n_14132,n_4494)
n_5367=NOR(n_7559,n_6166)
n_12852=NOR(n_3584,n_12821)
n_12391=NOR(n_12249,n_12390)
n_2095=NOR(n_2271,n_866)
n_2120=NOR(n_2260,n_1176)
n_5681=NOR(n_2849,n_14132)
n_3242=NOR(n_1807,n_1649)
n_3279=NOR(n_982,n_1565)
n_4482=NOR(n_4523,n_344)
n_2678=NOR(n_1045,n_2677)
n_9636=NOR(n_10369,n_9635)
n_3178=NOR(n_3177,n_1555)
n_4478=NOR(n_3482,csr_120)
n_5228=NOR(n_4925,n_4587)
n_2105=NOR(n_2104,n_1164)
n_3691=NOR(n_2727,n_1565)
n_3196=NOR(n_3195,n_2082)
n_5677=NOR(n_14132,n_5117)
n_4844=NOR(n_1824,n_3112)
n_7881=NOR(n_7047,n_8504)
n_11039=NOR(n_10512,n_11073)
n_2765=NOR(\u4_u3_dma_out_cnt_1_,n_1298)
n_2252=NOR(u4_ep1_csr_1902,n_461)
n_3652=NOR(n_5304,wb_addr_i_4_)
n_2139=NOR(n_829,n_2138)
n_4006=NOR(n_3158,n_12764)
n_12062=NOR(n_11989,n_12068)
n_6519=NOR(n_7535,rx_data_64)
n_3251=NOR(n_1763,n_2396)
n_11814=NOR(n_3344,n_13349)
n_2098=NOR(n_1605,n_1109)
n_10510=NOR(n_13197,u1_adr_264)
n_1948=NOR(n_6145,u4_ep1_csr_1902)
n_198=NOR(\u4_u0_dma_out_cnt_10_,\u4_u0_dma_out_cnt_11_)
n_14191=NOR(n_14187,n_14316)
n_1807=NOR(u4_ep2_csr_1932,\u4_u2_dma_out_cnt_7_)
n_228=NOR(\u4_u3_dma_out_cnt_10_,\u4_u3_dma_out_cnt_7_)
n_9808=NOR(n_9433,n_7877)
n_11261=NOR(n_9172,u1_adr_257)
n_10172=NOR(n_9646,n_10481)
n_7871=NOR(n_7039,n_7877)
n_1262=NOR(n_1261,n_293)
n_9278=NOR(n_8792,n_12388)
n_12757=NOR(n_13731,n_12696)
n_6520=NOR(n_7535,rx_data_63)
n_3271=NOR(n_3256,\u4_u0_buf0_orig_29_)
n_1556=NOR(n_1380,\u0_u0_idle_cnt1_0_)
n_10403=NOR(n_9560,n_4566)
n_1800=NOR(n_752,n_1407)
n_1899=NOR(csr_120,n_5576)
n_4042=NOR(n_2027,n_338)
n_9511=NOR(n_9206,n_9977)
n_3247=NOR(n_2138,n_1621)
n_2558=NOR(u4_ep2_csr_1942,n_7578)
n_3859=NOR(n_3829,\u4_u1_dma_out_cnt_3_)
n_7738=NOR(n_14410,csr_97)
n_9425=NOR(n_13884,\u1_u3_new_sizeb_10_)
n_10597=NOR(n_9893,n_10481)
n_2767=NOR(n_1407,wb_addr_i_4_)
n_5424=NOR(n_5423,n_6166)
n_5860=NOR(n_5818,n_5829)
n_10696=NOR(n_10332,n_10953)
n_6255=NOR(n_6254,n_6253)
n_8528=NOR(n_9430,n_9457)
n_3036=NOR(n_2287,n_1633)
n_5229=NOR(n_4928,n_4587)
n_2129=NOR(n_2273,n_795)
n_308=NOR(\u1_u3_state_1_,\u1_u3_state_2_)
n_3199=NOR(n_3198,n_1633)
n_11756=NOR(n_3926,n_11978)
n_3326=NOR(n_3325,n_3166)
n_9510=NOR(n_9204,n_9977)
n_11351=NOR(n_4664,u1_clr_sof_time)
n_5291=NOR(\u1_u2_sizd_c_9_,\u1_u2_sizd_c_10_)
n_2075=NOR(n_2254,n_874)
n_10731=NOR(n_10397,n_10728)
n_10462=NOR(n_9994,n_10728)
n_438=NOR(buf_186,buf_187)
n_3183=NOR(n_3182,n_1562)
n_14205=NOR(n_14202,n_14204)
n_10177=NOR(n_9651,n_10481)
n_12064=NOR(n_11992,n_12068)
n_13905=NOR(n_14278,n_14245)
n_8770=NOR(n_9430,idin_348)
n_6568=NOR(n_9269,n_4836)
n_10461=NOR(n_9992,n_10728)
n_2768=NOR(n_667,n_2138)
n_11802=NOR(n_5619,n_11808)
n_11760=NOR(n_3822,n_11978)
n_1272=NOR(n_696,\u4_u0_dma_out_cnt_10_)
n_6522=NOR(n_7535,rx_data_61)
n_4160=NOR(n_3307,n_1419)
n_13945=NOR(n_13938,n_13937)
n_2395=NOR(n_1840,\u4_u3_dma_out_cnt_4_)
n_1617=NOR(u4_ep0_csr_1871,\u4_u0_dma_out_cnt_8_)
n_12265=NOR(n_12255,n_13132)
n_11813=NOR(n_3456,n_13349)
n_13062=NOR(n_13038,n_13046)
n_1866=NOR(n_744,\u4_u2_dma_out_cnt_10_)
n_7347=NOR(n_5545,n_5985)
n_2536=NOR(csr_98,n_2008)
n_10702=NOR(n_10339,n_10953)
n_1624=NOR(n_1335,n_448)
n_11359=NOR(n_2020,u1_clr_sof_time)
n_6352=NOR(n_5639,n_6351)
n_12601=NOR(n_13835,n_14483)
n_448=NOR(u4_ep0_csr_1869,\u4_u0_dma_out_cnt_6_)
n_4775=NOR(n_4717,n_3814)
n_4711=NOR(n_4617,n_4710)
n_5101=NOR(n_5082,n_4092)
n_9522=NOR(n_9222,n_9977)
n_12370=NOR(n_14462,n_742)
n_4836=NOR(n_4278,rx_err)
n_10182=NOR(n_9657,n_10481)
n_2251=NOR(u4_ep2_csr_1926,n_633)
n_5218=NOR(n_4033,n_1266)
n_7878=NOR(n_7045,n_7877)
n_2756=NOR(n_1649,n_1056)
n_10572=NOR(n_9781,n_10481)
n_11356=NOR(n_5850,u1_clr_sof_time)
n_1315=NOR(n_1532,\u5_state_0_)
n_903=NOR(n_902,n_901)
n_1965=NOR(n_1173,n_8086)
n_518=NOR(\u1_u3_state_7_,n_517)
n_3692=NOR(n_2748,n_1565)
n_1023=NOR(\u4_u3_dma_out_cnt_6_,\u4_u3_dma_out_cnt_7_)
n_7786=NOR(n_5985,n_5984)
n_11511=NOR(n_11324,n_1565)
n_9496=NOR(n_8058,n_8057)
n_9577=NOR(n_10369,n_9576)
n_2985=NOR(n_6470,n_764)
n_9394=NOR(n_8702,n_9945)
n_10863=NOR(n_10198,n_10728)
n_7875=NOR(n_7043,n_8504)
n_2759=NOR(n_1596,n_1720)
n_3101=NOR(n_6704,n_3622)
n_13038=NOR(n_12988,n_13107)
n_11074=NOR(n_10267,u1_adr_260)
n_12600=NOR(n_13835,n_12198)
n_11803=NOR(n_5745,n_11808)
n_4096=NOR(n_4095,n_4094)
n_3022=NOR(n_528,n_1158)
n_2852=NOR(u4_u1_r4,n_2016)
n_5386=NOR(n_3472,n_5385)
n_1689=NOR(n_1662,n_484)
n_12884=NOR(n_12661,n_12883)
n_11373=NOR(n_11372,n_13919)
n_425=NOR(\u4_u2_dma_out_cnt_10_,\u4_u2_dma_out_cnt_7_)
n_12882=NOR(n_12855,n_12881)
n_2244=NOR(n_558,\u4_u2_dma_out_cnt_4_)
n_10455=NOR(n_9986,n_10728)
n_9839=NOR(n_10348,n_9551)
n_2562=NOR(n_1829,n_2008)
n_13834=NOR(n_13793,n_13786)
n_13938=NOR(n_13924,buf_143)
n_12261=NOR(n_12255,n_13289)
n_5912=NOR(n_5257,n_2997)
n_10706=NOR(n_10342,n_10953)
n_5069=NOR(\u4_u3_dma_out_left_1_,u4_ep3_csr_1957)
n_10709=NOR(n_10344,n_10953)
n_9499=NOR(n_5882,n_9498)
n_12965=NOR(n_12945,n_12739)
n_3573=NOR(n_1581,n_542)
n_11786=NOR(n_4491,n_11381)
n_11496=NOR(n_13919,n_13917)
n_237=NOR(n_3770,\u1_u3_state_7_)
n_4703=NOR(n_3107,u1_u3_rx_ack_to_clr)
n_14295=NOR(n_14292,n_14294)
n_2249=NOR(u4_ep2_csr_1932,n_612)
n_1462=NOR(n_3112,n_764)
n_11034=NOR(n_11077,n_10524)
n_13034=NOR(n_12977,n_11750)
n_13963=NOR(n_14350,n_13962)
n_2544=NOR(n_1781,n_1780)
n_1337=NOR(\u4_u1_dma_out_cnt_6_,\u4_u1_dma_out_cnt_7_)
n_9175=NOR(n_9174,u4_ep1_csr_1900)
n_11369=NOR(n_6512,u1_clr_sof_time)
n_4853=NOR(u1_u3_rx_ack_to_clr,\u1_u3_rx_ack_to_cnt_0_)
n_12157=NOR(n_12255,n_7740)
n_11119=NOR(n_9129,n_10324)
n_2111=NOR(n_2251,n_849)
n_2660=NOR(n_1484,n_2659)
n_1024=NOR(\u4_u3_dma_out_cnt_4_,\u4_u3_dma_out_cnt_5_)
n_2236=NOR(wb_addr_i_5_,n_311)
n_9400=NOR(n_9662,n_9635)
n_9377=NOR(n_9172,n_107)
n_2374=NOR(\u1_u3_state_3_,n_4143)
n_8733=NOR(n_7768,n_9945)
n_11757=NOR(n_3923,n_11978)
n_2641=NOR(u4_u0_r4,n_1777)
n_12364=NOR(n_12163,n_4143)
n_10713=NOR(n_10351,n_10953)
n_1606=NOR(u4_ep3_csr_1959,n_465)
n_10042=NOR(n_9403,n_14169)
n_10595=NOR(n_9898,n_1565)
n_4850=NOR(n_3473,u1_u3_rx_ack_to_clr)
n_13047=NOR(n_13007,n_13046)
n_1248=NOR(n_8762,\u4_u0_buf0_orig_27_)
n_7456=NOR(\u4_u2_dma_out_left_5_,n_6142)
n_9517=NOR(n_9215,n_9977)
n_9452=NOR(n_8719,n_9750)
n_3230=NOR(n_2635,n_1335)
n_8502=NOR(n_7392,n_7877)
n_2478=NOR(n_2164,n_1868)
n_2774=NOR(\u4_u0_dma_out_cnt_1_,n_1144)
n_14040=NOR(n_14009,n_14053)
n_12772=NOR(n_13219,n_12657)
n_11782=NOR(n_4261,n_11381)
n_9516=NOR(n_9213,n_9977)
n_3162=NOR(n_3161,n_2736)
n_10192=NOR(n_9645,n_10481)
n_14202=NOR(\u1_u3_adr_r_10_,n_12642)
n_11661=NOR(n_11660,\u1_hms_cnt_0_,n_1565)
n_2339=NOR(n_2338,n_2019)
n_10575=NOR(n_9874,n_10481)
n_1557=NOR(n_217,csr)
n_2540=NOR(n_591,n_721)
n_5925=NOR(n_4638,n_5918)
n_10174=NOR(n_9649,n_10481)
n_10456=NOR(n_9987,n_10728)
n_2127=NOR(n_2266,n_1171)
n_1671=NOR(n_718,n_1670)
n_7767=NOR(n_7027,n_7766)
n_4309=NOR(n_2860,\u1_u2_sizd_c_3_)
n_3188=NOR(n_6691,n_3628)
n_4574=NOR(n_2150,n_2716)
n_2183=NOR(u4_ep0_csr_1870,\u4_u0_dma_out_cnt_7_)
n_3257=NOR(n_3256,n_2677)
n_1283=NOR(\u4_u2_dma_out_cnt_4_,\u4_u2_dma_out_cnt_5_)
n_10449=NOR(n_9979,n_10728)
n_13940=NOR(n_13937,n_13939)
n_277=NOR(\u1_u2_sizd_c_8_,\u1_u2_sizd_c_7_)
n_306=NOR(\u4_u0_dma_in_cnt_9_,\u4_u0_dma_in_cnt_10_)
n_14428=NOR(n_14426,n_14427)
n_2248=NOR(u4_ep2_csr_1933,n_460)
n_5203=NOR(n_233,u4_ep2_csr_1950)
n_1259=NOR(n_806,n_6652)
n_7873=NOR(n_7041,n_1565)
n_7327=NOR(n_6272,n_7326)
n_5592=NOR(n_4086,n_5207)
n_2758=NOR(\u1_u1_state_2_,\u1_u1_state_4_)
n_3298=NOR(n_2353,wb_addr_i_4_)
n_9505=NOR(n_9199,n_9977)
n_11821=NOR(n_13350,u0_u0_me_ps2_0_5_ms)
n_5308=NOR(n_3389,n_5385)
n_8784=NOR(n_9430,n_9635)
n_234=NOR(\u4_u3_dma_in_cnt_9_,\u4_u3_dma_in_cnt_10_)
n_5193=NOR(u1_u3_out_to_small_r,n_14419)
n_10716=NOR(n_10353,n_10953)
n_1980=NOR(n_6152,u4_ep0_csr_1871)
n_3072=NOR(n_7064,n_6020)
n_9519=NOR(n_9217,n_9977)
n_2593=NOR(\u4_u3_dma_out_cnt_1_,\u4_u3_dma_out_cnt_0_)
n_5341=NOR(n_3442,n_5385)
n_1961=NOR(u4_ep0_csr_1879,n_1122)
n_12695=NOR(n_14204,n_12657)
n_4746=NOR(n_260,u4_ep3_csr_1981)
n_9849=NOR(n_9449,n_9977)
n_6651=NOR(n_5955,n_6650)
n_6523=NOR(n_7535,rx_data_60)
n_2233=NOR(n_2232,csr_97)
n_11053=NOR(n_10526,n_10953)
n_3264=NOR(n_2974,n_1917)
n_4022=NOR(n_2874,n_3112)
n_12798=NOR(\u1_u3_new_size_13_,u1_u3_out_to_small_r)
n_5065=NOR(n_4488,n_5690)
n_8799=NOR(n_5991,n_11026)
n_2133=NOR(n_7064,\u4_u2_dma_out_cnt_2_)
n_9484=NOR(n_9249,n_12394)
n_2754=NOR(n_490,n_1591)
n_1375=NOR(n_763,n_901)
n_2361=NOR(n_525,n_2360)
n_6006=NOR(n_14132,n_5345)
n_11263=NOR(n_10519,n_10509)
n_8505=NOR(n_7513,n_8504)
n_13316=NOR(\u1_u3_adr_r_0_,n_12637)
n_3052=NOR(n_2516,n_6650)
n_1638=NOR(n_1313,n_1312)
n_4040=NOR(n_1950,n_1994)
n_9518=NOR(n_9216,n_9977)
n_4937=NOR(n_4116,n_3150)
n_3747=NOR(n_1340,n_1730)
n_10196=NOR(n_9671,n_10481)
n_6583=NOR(n_5913,n_5809)
n_13839=NOR(n_13836,n_13838)
n_4024=NOR(n_2836,n_2998)
n_1260=NOR(n_784,n_7319)
n_2992=NOR(n_2405,n_2164)
n_10484=NOR(n_10034,n_10481)
n_10472=NOR(n_10005,n_10728)
n_2292=NOR(n_513,\u4_u3_dma_out_cnt_4_)
n_7324=NOR(n_6480,n_14131)
n_1344=NOR(n_7766,\u4_u1_buf0_orig_29_)
n_2616=NOR(\u4_u0_dma_out_cnt_1_,n_1293)
n_3583=NOR(u1_u2_send_data_r,u1_u2_send_zero_length_r)
n_3267=NOR(n_3266,\u4_u3_buf0_orig_29_)
n_7887=NOR(n_7054,n_8504)
n_9327=NOR(n_9662,n_9578)
n_10022=NOR(n_9390,n_325)
n_12120=NOR(n_12026,n_1514)
n_9803=NOR(n_9429,n_9977)
n_9957=NOR(n_9287,n_9977)
n_10189=NOR(n_9665,n_10481)
n_9792=NOR(n_9497,n_9496)
n_3028=NOR(n_2252,n_1555)
n_1654=NOR(u4_ep2_csr_1931,n_7321)
n_11804=NOR(n_5330,n_11808)
n_3768=NOR(n_2123,n_2764)
n_11120=NOR(n_9424,n_10035)
n_11828=NOR(n_3619,n_13349)
n_4707=NOR(n_4626,n_4706)
n_1889=NOR(n_340,\u4_u2_dma_out_cnt_6_)
n_3502=NOR(\u0_u0_state_14_,n_1078)
n_6096=NOR(n_5313,n_5304)
n_10482=NOR(n_10030,n_10481)
n_4842=NOR(n_188,n_3868)
n_12521=NOR(n_12423,n_12394)
n_3042=NOR(u1_u2_rx_data_st_r_3,n_3924)
n_5409=NOR(n_4772,n_3869)
n_12182=NOR(n_10858,u4_ep2_dma_out_buf_avail)
n_9398=NOR(n_8080,n_9631)
n_5217=NOR(n_4916,n_4587)
n_11805=NOR(n_5691,n_11808)
n_9634=NOR(n_9996,n_9633)
n_6213=NOR(n_2658,wb_addr_i_4_)
n_9872=NOR(n_10348,n_9576)
n_11735=NOR(n_313,n_2878)
n_1918=NOR(n_2151,n_1917)
n_7938=NOR(n_9269,n_7301)
n_3250=NOR(n_2395,n_2149)
n_14260=NOR(n_13971,n_14184)
n_2042=NOR(n_1646,n_845)
n_12158=NOR(n_12159,n_7341)
n_3039=NOR(u1_u2_rx_data_st_r_8,n_3924)
n_9956=NOR(n_10348,n_9623)
n_3855=NOR(n_3827,n_5565)
n_8085=NOR(n_7365,n_8084)
n_12033=NOR(n_11898,n_12068)
n_2132=NOR(u4_ep2_csr_1928,\u4_u2_dma_out_cnt_3_)
n_7336=NOR(n_7335,csr_98)
n_4934=NOR(n_4884,n_4033)
n_10579=NOR(n_9757,n_10578)
n_2602=NOR(\u4_u2_dma_out_cnt_1_,n_1137)
n_3032=NOR(n_2277,n_1411)
n_12595=NOR(n_12631,n_12657)
n_2769=NOR(n_1621,n_1147)
n_2239=NOR(n_6993,n_468)
n_9840=NOR(n_9290,u1_u2_wr_last)
n_10695=NOR(n_10331,n_10953)
n_5919=NOR(n_4719,n_5918)
n_2144=NOR(n_2722,n_1335)
n_10576=NOR(n_9875,n_10481)
n_3084=NOR(n_2520,n_6308)
n_6499=NOR(n_6497,n_2608)
n_5388=NOR(n_5387,n_7807)
n_6492=NOR(n_6491,n_3034)
n_4914=NOR(n_2669,n_821)
n_1692=NOR(n_1272,n_3415)
n_2859=NOR(n_3362,n_1604)
n_12038=NOR(n_12007,n_12068)
n_13476=NOR(n_12426,n_12427)
n_11051=NOR(n_10513,n_10953)
n_7772=NOR(n_13744,u1_sizu_c_396)
n_7865=NOR(n_7033,n_1565)
n_7774=NOR(n_13744,n_610)
n_6471=NOR(n_5685,n_6470)
n_7885=NOR(n_7051,n_1565)
n_10729=NOR(n_10394,n_10728)
n_9630=NOR(n_9620,n_9867)
n_11200=NOR(n_10690,n_12392)
n_1621=NOR(u4_ep3_csr_1964,\u4_u3_dma_out_cnt_8_)
n_2672=NOR(u4_ep1_csr_1893,n_4016)
n_9613=NOR(n_8647,n_81)
n_10451=NOR(n_9981,n_10728)
n_7879=NOR(n_7046,n_8504)
n_2162=NOR(n_2161,csr_97)
n_10760=NOR(n_10329,n_10728)
n_4063=NOR(n_14333,n_2170)
n_8093=NOR(n_7371,n_1408)
n_12375=NOR(n_5293,n_12374)
n_5233=NOR(n_4921,n_4587)
n_5866=NOR(n_5865,n_8667)
n_13030=NOR(u1_u2_tx_dma_en_r,u1_u2_rx_dma_en_r)
n_2675=NOR(n_2142,n_547)
n_405=NOR(\u4_u2_dma_in_cnt_9_,\u4_u2_dma_in_cnt_10_)
n_7806=NOR(n_6464,u1_u2_word_done_r)
n_12066=NOR(n_11985,n_12068)
n_8499=NOR(n_7388,n_7877)
n_11619=NOR(n_11618,n_11617)
n_12156=NOR(n_12159,n_10267)
n_3654=NOR(n_2549,n_1266)
n_3244=NOR(n_1761,n_1646)
n_2385=NOR(n_2384,n_2383)
n_10473=NOR(n_10006,n_10728)
n_3030=NOR(n_2248,n_1562)
n_10957=NOR(n_10634,n_10953)
n_5211=NOR(n_4535,n_4883)
n_9847=NOR(n_9418,n_9977)
n_7707=NOR(n_7697,n_3382)
n_2261=NOR(n_2585,\u4_u1_dma_out_cnt_5_)
n_2277=NOR(u4_ep3_csr_1964,n_507)
n_6902=NOR(n_5313,n_2353)
n_14117=NOR(n_12808,n_14108)
n_2094=NOR(n_2269,n_1178)
n_10452=NOR(n_9983,n_10728)
n_1348=NOR(n_5744,n_5618)
n_13621=NOR(n_12505,n_14461)
n_546=NOR(\u4_u1_buf0_orig_29_,n_7350)
n_7888=NOR(n_7055,n_8504)
n_4165=NOR(u0_u0_chirp_cnt_is_6,n_5268)
n_6017=NOR(n_622,n_1158)
n_9503=NOR(n_9197,n_9977)
n_11114=NOR(n_10580,n_10819)
n_2077=NOR(n_879,n_1321)
n_9512=NOR(n_9207,n_9977)
n_7754=NOR(n_5236,n_5090)
n_9954=NOR(n_9341,n_9953)
n_4217=NOR(n_3402,n_1394)
n_3872=NOR(n_2913,\u4_u0_dma_out_cnt_3_)
n_11783=NOR(n_4550,n_11381)
n_4575=NOR(n_3659,n_2883)
n_10180=NOR(n_9655,n_10481)
n_717=NOR(\u1_u2_sizd_c_3_,\u1_u2_sizd_c_6_)
n_12898=NOR(n_12879,n_12897)
n_9632=NOR(n_10369,n_9631)
n_1455=NOR(n_722,\u4_u0_dma_out_cnt_6_)
n_5057=NOR(\u4_u0_dma_out_left_1_,u4_ep0_csr_1864)
n_10859=NOR(n_10858,u4_ep2_dma_in_buf_sz1)
n_11625=NOR(n_7114,n_11140)
n_10467=NOR(n_10000,n_10728)
n_9127=NOR(n_7740,n_1)
n_5230=NOR(n_4918,n_4587)
n_8751=NOR(n_9430,idin_351)
n_8501=NOR(n_7391,n_7877)
n_3642=NOR(n_1869,n_1868)
n_3186=NOR(n_3185,n_2425)
n_1954=NOR(u4_ep0_csr_1880,n_7578)
n_6171=NOR(n_5366,n_4774)
n_1885=NOR(n_1889,n_1188)
n_1301=NOR(n_800,n_7321)
n_9959=NOR(n_10348,idin_351)
n_14259=NOR(n_14185,n_13972)
n_12067=NOR(n_11987,n_12068)
n_9416=NOR(\u4_u1_dma_out_left_8_,u4_ep1_csr_1902)
n_3645=NOR(n_2550,u4_ep1_csr_1894)
n_5674=NOR(n_5091,n_5673)
n_9976=NOR(n_9344,n_9977)
n_6496=NOR(n_6494,n_2607)
n_1313=NOR(n_6145,\u4_u1_dma_out_cnt_5_)
n_826=NOR(\u4_u3_dma_out_cnt_0_,\u4_u3_dma_out_cnt_4_)
n_2165=NOR(n_1491,n_6308)
n_2671=NOR(n_9750,n_729)
n_6653=NOR(n_5954,n_6652)
n_1333=NOR(u4_ep0_csr_1881,n_2412)
n_5235=NOR(n_4064,n_245)
n_782=NOR(\u1_u0_crc16_sum_12_,n_206)
n_12028=NOR(n_11896,n_10161)
n_10450=NOR(n_9980,n_10728)
n_3071=NOR(u4_u2_r5,n_3082)
n_10173=NOR(n_9647,n_10481)
n_2263=NOR(n_489,\u4_u1_dma_out_cnt_4_)
n_4031=NOR(n_2884,\u4_u0_buf0_orig_27_)
n_1603=NOR(n_1261,n_494)
n_3263=NOR(n_3262,n_536)
n_2472=NOR(n_1523,\u4_u1_dma_out_cnt_4_)
n_4704=NOR(n_2730,n_2837)
n_9625=NOR(n_10369,n_9623)
n_789=NOR(wb_addr_i_7_,wb_addr_i_8_)
n_3009=NOR(n_2193,\u4_u2_buf0_orig_26_)
n_703=NOR(n_4143,n_702)
n_11829=NOR(n_13349,n_1327)
n_9575=NOR(n_9996,n_9573)
n_4085=NOR(n_4084,n_4083)
n_8497=NOR(n_7386,n_7877)
n_9967=NOR(n_10348,n_9633)
n_4058=NOR(n_3658,u0_u0_ls_j_r)
n_12019=NOR(n_11811,\u0_u0_me_cnt_1_)
n_4841=NOR(n_236,n_3870)
n_9507=NOR(n_9200,n_9977)
n_1722=NOR(u4_ep0_csr_1869,n_7319)
n_12810=NOR(n_12725,\u1_u3_adr_r_7_)
n_10185=NOR(n_9660,n_10481)
n_1835=NOR(n_1641,n_253)
n_10704=NOR(n_10341,n_10953)
n_6525=NOR(n_7535,rx_data_58)
n_10420=NOR(\u4_u3_dma_out_left_10_,\u4_u3_dma_out_left_9_)
n_2512=NOR(n_2511,n_1423)
n_2072=NOR(n_2296,n_1169)
n_3422=NOR(u0_u0_T2_gt_1_0_mS,n_6470)
n_2687=NOR(n_6620,n_716)
n_5214=NOR(u1_u3_setup_token,n_5213)
n_780=NOR(\u4_u2_buf0_orig_29_,n_6780)
n_5263=NOR(n_10578,n_4163)
n_3914=NOR(n_3465,n_5563)
n_1867=NOR(n_1866,n_1183)
n_2611=NOR(n_2610,n_13583)
n_3394=NOR(n_1606,n_1605)
n_11028=NOR(n_10518,n_11074)
n_3851=NOR(buf_153,n_13885)
n_5462=NOR(n_433,u4_ep0_csr_1888)
n_3078=NOR(n_3226,n_4523)
n_4128=NOR(n_2158,n_2635)
n_10723=NOR(n_10370,n_10728)
n_7300=NOR(n_7299,n_4836)
n_13583=NOR(n_6470,n_1017)
n_7103=NOR(n_5869,n_1587)
n_5589=NOR(n_13440,n_4056)
n_2259=NOR(n_530,\u4_u1_dma_out_cnt_2_)
n_4726=NOR(n_2122,n_4725)
n_2047=NOR(n_2303,n_1087)
n_10445=NOR(n_10016,n_10481)
n_1858=NOR(u4_ep3_csr_1963,n_745)
n_8396=NOR(n_7372,n_12392)
n_2113=NOR(n_2261,n_1349)
n_6170=NOR(n_5416,n_4770)
n_4721=NOR(n_987,n_4720)
n_12822=NOR(n_4006,n_12821)
n_8804=NOR(n_11026,n_12918)
n_3201=NOR(n_3200,n_2079)
n_10577=NOR(n_9876,n_10481)
n_373=NOR(csr_120,csr_124)
n_4700=NOR(n_3618,u1_u3_rx_ack_to_clr)
n_12395=NOR(n_12251,n_12394)
n_2452=NOR(n_1093,\u0_u0_me_ps_2_)
n_2104=NOR(n_526,\u4_u0_dma_out_cnt_6_)
n_14091=NOR(n_9953,n_9629)
n_4964=NOR(n_4963,n_4061)
n_2458=NOR(n_1398,\u4_u2_dma_out_cnt_4_)
n_7869=NOR(n_7037,n_1565)
n_4589=NOR(n_4588,n_4587)
n_2280=NOR(n_613,\u4_u0_dma_out_cnt_2_)
n_13942=NOR(n_13938,n_13937)
n_10956=NOR(n_10653,n_10953)
n_2061=NOR(n_2279,n_1271)
n_1676=NOR(n_842,\u1_u2_sizd_c_8_)
n_510=NOR(\u1_u2_sizd_c_7_,\u1_u2_sizd_c_6_)
n_216=NOR(\u1_u0_crc16_sum_9_,\u1_u0_crc16_sum_11_)
n_1958=NOR(u4_ep0_csr_1882,n_2876)
n_14206=NOR(n_14125,n_13858)
n_2172=NOR(\u4_u2_dma_out_cnt_8_,n_1661)
n_8783=NOR(n_9430,n_9633)
n_2975=NOR(n_2974,\u4_u1_buf0_orig_29_)
n_2169=NOR(n_1153,n_1135)
n_2371=NOR(u4_ep0_csr_1864,n_475)
n_9387=NOR(n_9662,idin_348)
n_9514=NOR(n_9210,n_9977)
n_1649=NOR(u4_ep2_csr_1933,\u4_u2_dma_out_cnt_8_)
n_13808=NOR(n_14036,csr_102)
n_10949=NOR(n_10600,n_10953)
n_6524=NOR(n_7535,rx_data_59)
n_7790=NOR(n_4834,rx_active)
n_14108=NOR(n_13405,n_13403)
n_2279=NOR(n_562,\u4_u0_dma_out_cnt_5_)
n_1763=NOR(n_2505,\u4_u3_dma_out_cnt_2_)
n_12165=NOR(n_12049,n_12167)
n_14020=NOR(n_14018,n_14019)
n_2676=NOR(u4_ep2_csr_1924,n_4495)
n_5581=NOR(n_2405,n_1802)
n_2159=NOR(n_2520,\u4_u0_dma_out_cnt_2_)
n_9789=NOR(n_9787,n_360)
n_10419=NOR(\u4_u0_dma_out_left_10_,\u4_u0_dma_out_left_9_)
n_5073=NOR(n_1336,n_5072)
n_2790=NOR(n_2789,\u4_u3_buf0_orig_24_)
n_14345=NOR(n_14350,n_14344)
n_12520=NOR(n_12422,n_12392)
n_6507=NOR(n_6506,n_2619)
n_858=NOR(n_2362,\u5_state_3_)
n_4710=NOR(n_3172,n_2839)
n_3236=NOR(wb_we_i,n_1601)
n_3239=NOR(n_1324,n_1279)
n_3278=NOR(n_3266,n_2187)
n_4130=NOR(n_2396,n_2395)
n_3104=NOR(n_1841,u4_ep3_csr_1956)
n_2085=NOR(n_2084,n_2324)
n_5206=NOR(n_14328,n_13581)
n_3093=NOR(n_3092,n_4523)
n_251=NOR(\u4_u1_dma_out_cnt_10_,\u4_u1_dma_out_cnt_7_)
n_2511=NOR(u1_sizu_c_397,u1_sizu_c_398)
n_751=NOR(\u5_state_3_,\u5_state_2_)
n_10437=NOR(n_9621,n_9620)
n_5393=NOR(n_5392,n_7800)
n_1281=NOR(n_7376,\u4_u3_buf0_orig_29_)
n_4546=NOR(n_4522,csr_120)
n_1882=NOR(n_1122,u4_ep3_csr_1972)
n_2379=NOR(n_4862,n_953)
n_10707=NOR(n_10343,n_10953)
n_14125=NOR(n_14340,n_14327)
n_956=NOR(n_344,csr_120)
n_11806=NOR(n_5135,n_11808)
n_12899=NOR(n_12701,n_12633)
n_1473=NOR(n_483,n_7319)
n_7866=NOR(n_7034,n_8504)
n_12518=NOR(n_12420,n_12388)
n_14309=NOR(n_14009,n_14053)
n_10884=NOR(n_10273,n_10728)
n_4274=NOR(n_1630,n_4273)
n_1613=NOR(n_684,\u4_u3_dma_out_cnt_7_)
n_402=NOR(\u1_u0_crc16_sum_14_,\u1_u0_crc16_sum_13_)
n_12578=NOR(n_12577,n_5868)
n_2179=NOR(n_2178,n_1434)
n_8660=NOR(n_9430,n_9551)
n_5309=NOR(n_2831,n_5385)
n_4119=NOR(n_1688,n_1307)
n_10176=NOR(n_9672,n_10481)
n_12857=NOR(n_12810,n_12808)
n_3100=NOR(n_1976,u4_ep0_csr_1863)
n_2627=NOR(n_1387,dma_ack_i_1_)
n_319=NOR(\u4_u1_dma_in_cnt_9_,\u4_u1_dma_in_cnt_10_)
n_9579=NOR(n_10369,n_9578)
n_3774=NOR(n_3778,n_1655)
n_3634=NOR(n_1561,n_597)
n_7104=NOR(n_5953,n_885)
n_2189=NOR(n_2188,n_2187)
n_1895=NOR(n_2294,n_1020)
n_14340=NOR(n_14338,n_14339)
n_11780=NOR(n_3924,n_11381)
n_2296=NOR(u4_ep3_csr_1957,n_481)
n_6702=NOR(n_7754,u1_u1_crc_292)
n_12069=NOR(n_11988,n_12068)
n_13789=NOR(n_11078,n_13788)
n_6316=NOR(n_14132,n_5686)
n_2268=NOR(n_728,\u4_u3_dma_out_cnt_2_)
n_9335=NOR(n_8642,n_9378)
n_8712=NOR(n_9379,n_7739)
n_3667=NOR(n_2579,n_1410)
n_12010=NOR(\u1_u3_new_size_7_,csr_102)
n_10471=NOR(n_10002,n_10728)
n_9337=NOR(n_8646,n_9496)
n_4547=NOR(n_3555,n_7029)
n_3426=NOR(n_1669,\u0_u0_me_cnt_2_)
n_1691=NOR(n_678,\u4_u1_dma_out_cnt_6_)
n_3401=NOR(n_2186,n_3400)
n_1186=NOR(u4_ep2_csr_1928,n_499)
n_3880=NOR(n_4862,n_3080)
n_3083=NOR(u4_u0_r5,n_3082)
n_6309=NOR(n_5640,n_6308)
n_9627=NOR(n_10369,idin_351)
n_14298=NOR(n_13315,n_13313)
n_2134=NOR(csr_123,n_5576)
n_8696=NOR(n_9430,n_9576)
n_3096=NOR(n_6706,n_3629)
n_11223=NOR(n_10691,n_12394)
n_12840=NOR(n_12764,n_12727)
n_2246=NOR(n_641,\u4_u2_dma_out_cnt_3_)
n_4708=NOR(n_3168,n_2841)
n_4760=NOR(n_4759,n_902)
n_4295=NOR(n_4235,\u4_u0_buf0_orig_22_)
n_12403=NOR(n_12262,n_12548)
n_3503=NOR(n_3502,n_3501)
n_3397=NOR(n_2137,n_3396)
n_9340=NOR(n_8641,n_8637)
n_2158=NOR(n_1177,\u4_u0_dma_out_cnt_3_)
n_9336=NOR(n_9613,n_8658)
n_1970=NOR(u4_ep1_csr_1911,n_7578)
n_2197=NOR(n_1781,n_1679)
n_4548=NOR(n_3129,n_3268)
n_1631=NOR(n_668,\u4_u2_dma_out_cnt_6_)
n_3094=NOR(n_2187,\u4_u3_buf0_orig_26_)
n_2560=NOR(u4_ep2_csr_1944,n_2876)
n_7954=NOR(n_7534,n_10819)
n_2369=NOR(n_674,\u4_u0_dma_out_cnt_1_)
n_3194=NOR(n_3642,n_3193)
n_4502=NOR(n_4501,n_3102)
n_12928=NOR(n_12874,\u1_u3_new_size_0_)
n_9508=NOR(n_9201,n_9977)
n_2204=NOR(n_3873,n_831)
n_2991=NOR(n_2405,n_1869)
n_5331=NOR(n_1531,n_1243)
n_2331=NOR(n_2242,n_1055)
n_473=NOR(\u4_u3_buf0_orig_29_,n_7010)
n_1822=NOR(n_6142,u4_ep2_csr_1933)
n_5682=NOR(n_2093,n_14132)
n_13715=NOR(n_14204,n_12633)
n_2256=NOR(n_194,\u4_u0_dma_out_cnt_3_)
n_1991=NOR(u4_ep2_csr_1943,n_2412)
n_2541=NOR(u4_ep2_csr_1941,n_8670)
n_372=NOR(buf_155,buf_156)
n_10128=NOR(n_9360,n_9977)
n_9743=NOR(n_7734,n_6543)
n_6276=NOR(n_5335,n_5630)
n_3033=NOR(n_865,n_1702)
n_5256=NOR(n_591,n_1434)
n_7957=NOR(n_7536,n_10819)
n_9751=NOR(n_9152,n_9750)
n_3079=NOR(n_2677,\u4_u0_buf0_orig_26_)
n_1901=NOR(n_2716,n_2149)
n_11075=NOR(n_7740,u1_adr_259)
n_3270=NOR(n_3269,n_2193)
n_3439=NOR(n_2030,n_1531)
n_5411=NOR(n_5410,n_8762)
n_14325=NOR(n_14340,n_14324)
n_5215=NOR(n_2422,n_2405)
n_1264=NOR(n_8091,\u4_u2_buf0_orig_29_)
n_9960=NOR(n_10348,idin_348)
n_4697=NOR(n_2834,u1_u3_rx_ack_to_clr)
n_1235=NOR(\u1_u2_sizd_c_11_,\u1_u2_sizd_c_10_)
n_3255=NOR(n_2182,n_2181)
n_10453=NOR(n_9984,n_10728)
n_11787=NOR(n_3825,n_11381)
n_2610=NOR(n_1872,n_222)
n_14327=NOR(n_14299,n_14382)
n_9509=NOR(n_9203,n_9977)
n_4701=NOR(n_3920,n_5690)
n_4190=NOR(n_3200,n_2481)
n_9770=NOR(n_10348,n_9457)
n_7775=NOR(n_13678,n_5220)
n_3057=NOR(n_2505,n_5673)
n_10922=NOR(n_10589,n_2870)
n_12790=NOR(n_12722,\u1_u3_adr_r_6_)
n_3070=NOR(n_3069,n_3068)
n_3060=NOR(u1_u2_rx_data_st_r,n_3924)
n_8773=NOR(n_7373,n_12394)
n_204=NOR(\u1_hms_cnt_0_,\u1_hms_cnt_1_)
n_9882=NOR(n_9616,n_9323)
n_3277=NOR(n_3262,\u4_u1_buf0_orig_27_)
n_9785=NOR(n_3386,n_9787)
n_2634=NOR(u4_u2_r4,n_1796)
n_1675=NOR(n_2412,u4_ep3_csr_1974)
n_1525=NOR(n_787,n_1132)
n_12393=NOR(n_12250,n_12392)
n_675=NOR(wb_addr_i_2_,wb_addr_i_3_)
n_12659=NOR(n_13219,u1_u3_out_to_small_r)
n_3050=NOR(n_3049,n_1547)
n_13660=NOR(n_1719,n_1390)
n_9807=NOR(n_9431,n_9977)
n_4285=NOR(n_3433,n_5690)
n_2788=NOR(n_1463,n_3268)
n_8054=NOR(n_7287,n_7577)
n_9552=NOR(n_10369,n_9551)
n_786=NOR(\u4_u0_buf0_orig_27_,n_6810)
n_5368=NOR(n_2899,n_5385)
n_3444=NOR(n_341,n_349)
n_7473=NOR(\u4_u3_dma_out_left_5_,n_6156)
n_10418=NOR(\u4_u1_dma_out_left_10_,\u4_u1_dma_out_left_9_)
n_3043=NOR(n_743,n_2495)
n_10865=NOR(n_10359,n_10728)
n_3056=NOR(n_1917,\u4_u1_buf0_orig_26_)
n_11348=NOR(n_5642,u1_clr_sof_time)
n_14058=NOR(n_14056,n_174)
n_12168=NOR(n_12024,n_12167)
n_10701=NOR(n_10338,n_10953)
n_2167=NOR(n_4757,n_2166)
n_2138=NOR(u4_ep3_csr_1963,\u4_u3_dma_out_cnt_7_)
n_4705=NOR(n_4628,n_4704)
n_4298=NOR(n_4275,n_610)
n_9871=NOR(n_10348,n_9578)
n_5156=NOR(n_4269,n_5690)
n_10466=NOR(n_9999,n_10728)
n_4044=NOR(n_1815,n_1975)
n_11353=NOR(n_4794,u1_clr_sof_time)
n_12821=NOR(n_12764,n_12726)
n_14397=NOR(n_8772,n_13290)
n_6540=NOR(n_8667,n_6179)
n_5167=NOR(n_4338,csr)
n_11050=NOR(n_10475,n_10953)
n_12242=NOR(\u1_u3_new_size_10_,n_3018)
n_8723=NOR(n_8722,u4_ep2_csr_1931)
n_11812=NOR(n_4015,n_13349)
n_5662=NOR(n_1321,n_1310)
n_11792=NOR(n_5344,n_11381)
n_5376=NOR(\u1_u3_tx_data_to_cnt_0_,n_5385)
n_482=NOR(n_1327,n_664)
n_7955=NOR(n_7537,n_10819)
n_1891=NOR(u4_ep0_csr_1870,n_449)
n_9288=NOR(n_8801,n_12394)
n_14335=NOR(\u0_u0_state_8_,n_13432)
n_1242=NOR(n_8084,\u4_u0_buf0_orig_29_)
n_9870=NOR(n_10348,n_9573)
n_1312=NOR(u4_ep1_csr_1900,\u4_u1_dma_out_cnt_6_)
n_321=NOR(\u1_u2_sizd_c_12_,\u1_u2_sizd_c_13_)
n_10457=NOR(n_9989,n_10728)
n_10447=NOR(n_10018,n_10481)
n_9978=NOR(n_9346,n_9977)
n_12036=NOR(n_11626,n_11928)
n_11781=NOR(n_5243,n_11381)
n_9419=NOR(\u4_u0_dma_out_left_8_,u4_ep0_csr_1871)
n_3480=NOR(buf_184,n_13885)
n_3476=NOR(n_456,n_2480)
n_13791=NOR(n_11044,n_10509)
n_6459=NOR(n_5097,n_5653)
n_4185=NOR(n_3185,n_2750)
n_4038=NOR(n_1782,n_262)
n_3055=NOR(u1_u2_rx_data_st_r_4,n_3924)
n_356=NOR(\u1_u2_sizd_c_11_,\u1_u2_sizd_c_12_)
n_6078=NOR(n_5316,n_5304)
n_4936=NOR(n_4115,n_3154)
n_11834=NOR(n_3780,n_11752)
n_4099=NOR(n_4098,n_4097)
n_1956=NOR(n_528,n_246)
n_10710=NOR(n_10346,n_10953)
n_955=NOR(\u1_u3_new_size_11_,u1_u3_out_to_small_r)
n_2230=NOR(n_2229,n_483)
n_12405=NOR(n_12266,n_12548)
n_2192=NOR(n_1358,n_1665)
n_12254=NOR(n_12253,n_610)
n_5250=NOR(n_4255,n_10252)
n_2398=NOR(n_2397,n_1256)
n_11052=NOR(n_10523,n_10953)
n_2760=NOR(n_726,n_1594)
n_1857=NOR(n_554,\u4_u2_dma_out_cnt_2_)
n_1949=NOR(n_6576,n_3112)
n_2100=NOR(n_2099,n_1276)
n_12963=NOR(n_8076,n_12961)
n_7111=NOR(n_3602,n_5732)
n_1995=NOR(n_7578,u4_ep3_csr_1973)
n_2635=NOR(n_2229,\u4_u0_dma_out_cnt_4_)
n_1265=NOR(n_767,n_6351)
n_14299=NOR(n_14337,n_14298)
n_3567=NOR(n_14280,n_1097)
n_13568=NOR(u1_u3_buf1_na,csr_110)
n_7342=NOR(n_7341,u1_sizu_c_395)
n_9622=NOR(n_8953,n_9945)
n_3791=NOR(n_1925,n_3790)
n_1558=NOR(u1_u3_out_to_small_r,n_375)
n_10697=NOR(n_10333,n_10953)
n_12411=NOR(n_12561,n_743)
n_13751=NOR(n_13747,n_13750)
n_2242=NOR(n_504,\u4_u2_dma_out_cnt_5_)
n_12934=NOR(n_13107,n_12791)
n_5543=NOR(u0_u0_chirp_cnt_is_6,n_4056)
n_12187=NOR(u1_u2_word_done,u1_u2_word_done_r)
n_3260=NOR(n_480,n_2191)
n_10866=NOR(n_10259,n_10728)
n_5207=NOR(n_4930,n_3725)
n_2919=NOR(n_1749,n_743)
n_383=NOR(\u1_u0_crc16_sum_8_,\u1_u0_crc16_sum_10_)
n_8494=NOR(n_7382,n_7877)
n_9786=NOR(n_2203,n_9787)
n_11764=NOR(n_3821,n_11978)
n_9406=NOR(n_9404,n_9402)
n_12519=NOR(n_12421,n_12390)
n_6515=NOR(\u1_u3_state_7_,n_5367)
n_7577=NOR(n_7120,n_6518)
n_12185=NOR(n_12054,n_1514)
n_2035=NOR(n_6156,u4_ep3_csr_1964)
n_2437=NOR(n_406,\u0_u0_me_cnt_4_)
n_9752=NOR(n_9153,n_9750)
n_3284=NOR(n_1395,n_2321)
n_7074=NOR(n_7073,n_2516)
n_12807=NOR(n_14108,n_14113)
n_10699=NOR(n_10336,n_10953)
n_3048=NOR(u4_u1_r5,n_3082)
n_4032=NOR(n_3099,n_1589)
n_10195=NOR(n_9668,n_10481)
n_10178=NOR(n_9652,n_10481)
n_12660=NOR(n_12593,n_12657)
n_3382=NOR(u1_sizu_c_394,n_1481)
n_4187=NOR(n_3195,n_2734)
n_1761=NOR(u4_ep1_csr_1901,\u4_u1_dma_out_cnt_7_)
n_7435=NOR(\u4_u1_dma_out_left_5_,n_6145)
n_6502=NOR(n_5375,n_566)
n_776=NOR(\u4_u0_buf0_orig_29_,n_6803)
n_2125=NOR(\u4_u1_dma_out_cnt_8_,n_1635)
n_1294=NOR(n_1293,\u4_u0_dma_out_cnt_4_)
n_9946=NOR(n_9361,n_9945)
n_10569=NOR(n_10605,n_9881)
n_5384=NOR(n_5383,n_8775)
n_6092=NOR(n_5319,n_5304)
n_5423=NOR(n_6165,rx_active)
n_5324=NOR(n_4176,n_693)
n_2055=NOR(n_1148,n_2056)
n_10023=NOR(n_9395,n_9945)
n_3125=NOR(n_6769,n_3554)
n_3598=NOR(n_2733,n_3597)
n_1769=NOR(n_2246,n_1091)
n_5865=NOR(n_4860,n_3607)
n_2041=NOR(n_1312,n_1761)
n_1306=NOR(n_4143,\u1_u3_state_2_)
n_9399=NOR(n_8080,n_9633)
n_14308=NOR(n_14307,n_14306)
n_4856=NOR(n_834,u1_u3_rx_ack_to_clr)
n_8495=NOR(n_7384,n_7877)
n_12902=NOR(n_12901,n_3008)
n_3192=NOR(n_2368,n_3311)
n_7874=NOR(n_7042,n_7877)
n_3562=NOR(n_2498,u4_ep2_csr_1925)
n_2190=NOR(n_3894,n_860)
n_10867=NOR(n_10260,n_10728)
n_4885=NOR(n_2611,n_4884)
n_9968=NOR(n_10348,n_9635)
n_2146=NOR(n_2721,n_584)
n_5312=NOR(n_3613,n_5385)
n_11386=NOR(n_7732,u1_clr_sof_time)
n_2642=NOR(n_1590,dma_ack_i_0_)
n_12851=NOR(n_12850,n_12849)
n_12409=NOR(n_14462,n_1829)
n_10527=NOR(n_13030,n_9866)
n_3275=NOR(n_3269,\u4_u2_buf0_orig_29_)
n_2533=NOR(u4_ep0_csr_1862,n_4025)
n_930=NOR(\u1_u2_sizd_c_8_,\u1_u2_sizd_c_9_)
n_5314=NOR(n_3221,n_4949)
n_12605=NOR(n_5859,n_12577)
n_3098=NOR(n_1491,n_580)
n_2396=NOR(u4_ep3_csr_1959,\u4_u3_dma_out_cnt_3_)
n_873=NOR(u4_ep1_csr_1912,n_2412)
n_8089=NOR(n_7789,n_6165)
n_12734=NOR(n_12665,n_14202)
n_4899=NOR(u0_u0_chirp_cnt_is_6,n_4525)
n_7348=NOR(n_6220,n_7347)
n_12089=NOR(n_12002,n_12068)
n_3282=NOR(n_1238,n_1565)
n_2185=NOR(\u4_u3_dma_out_cnt_8_,n_1559)
n_4077=NOR(n_4076,n_5304)
n_10581=NOR(n_9892,n_1158)
n_3610=NOR(n_2750,n_3609)
n_2957=NOR(n_686,u1_u2_send_zero_length_r)
n_7953=NOR(n_7533,n_10819)
n_5900=NOR(n_5918,n_4950)
n_1979=NOR(u0_u0_T2_gt_100_uS,n_591)
n_10698=NOR(n_10335,n_10953)
n_6051=NOR(n_5303,n_5304)
n_13104=NOR(u1_u1_send_token_r,n_12728)
n_14017=NOR(n_12440,n_12441)
n_3252=NOR(n_2458,n_584)
n_1747=NOR(n_682,\u4_u1_dma_out_cnt_10_)
n_3213=NOR(n_2183,n_1617)
n_1962=NOR(n_480,\u1_u3_state_3_)
n_1282=NOR(\u4_u2_dma_out_cnt_6_,\u4_u2_dma_out_cnt_7_)
n_5422=NOR(n_1198,n_5385)
n_9325=NOR(n_8080,n_9573)
n_8780=NOR(n_9430,n_9631)
n_11825=NOR(n_3847,n_13349)
n_10954=NOR(n_10628,n_10953)
n_2273=NOR(n_3814,n_2142)
n_4492=NOR(n_3443,n_4493)
n_325=NOR(resume_req_i,resume_req_r)
n_1703=NOR(n_5565,n_6620)
n_6447=NOR(n_5626,n_8504)
n_200=NOR(\u4_u0_dma_out_cnt_10_,\u4_u0_dma_out_cnt_7_)
n_2479=NOR(\u1_u2_sizd_c_2_,n_2812)
n_10781=NOR(n_13030,n_9864)
n_3694=NOR(n_2749,n_1565)
n_7092=NOR(n_7091,n_2505)
n_3316=NOR(n_3315,n_2728)
n_2181=NOR(n_837,\u4_u1_dma_out_cnt_3_)
n_12263=NOR(n_13198,n_12255)
n_14203=NOR(n_12548,n_12408)
n_7883=NOR(n_7050,n_7877)
n_12271=NOR(n_12474,n_12270)
n_7085=NOR(n_7084,n_2520)
n_1406=NOR(u4_ep1_csr_1900,n_6652)
n_13725=NOR(n_13722,n_13724)
n_13451=NOR(n_12430,n_13450)
n_9415=NOR(\u4_u2_dma_out_left_8_,u4_ep2_csr_1933)
n_9975=NOR(n_9334,n_9977)
n_1795=NOR(n_2152,n_6652)
n_3536=NOR(n_2993,dma_in_buf_sz1)
n_3253=NOR(n_2133,n_2132)
n_7377=NOR(n_6448,n_7376)
n_1138=NOR(n_1137,\u4_u2_dma_out_cnt_4_)
n_8735=NOR(n_8734,u4_ep0_csr_1869)
n_13566=NOR(n_12790,n_13731)
n_7325=NOR(n_14131,n_6226)
n_9482=NOR(n_9247,n_12392)
n_3363=NOR(n_2117,n_3362)
n_8498=NOR(n_7387,n_7877)
n_3916=NOR(n_3357,\u4_u2_dma_out_cnt_3_)
n_2269=NOR(n_683,\u4_u3_dma_out_cnt_6_)
n_9189=NOR(n_8083,n_12390)
n_5231=NOR(n_4932,n_4587)
n_2110=NOR(n_2258,n_1307)
n_1345=NOR(\u4_u0_dma_out_cnt_6_,\u4_u0_dma_out_cnt_7_)
n_4709=NOR(n_4632,n_4708)
n_6166=NOR(rx_err,rx_active)
n_10186=NOR(n_9661,n_10481)
n_9397=NOR(n_9662,n_9623)
n_11763=NOR(n_3918,n_11978)
n_9260=NOR(n_9662,n_9457)
n_4223=NOR(n_3728,n_5690)
n_1646=NOR(u4_ep1_csr_1902,\u4_u1_dma_out_cnt_8_)
n_6542=NOR(n_6541,n_7559)
n_3600=NOR(n_2620,n_3599)
n_1628=NOR(n_441,n_289)
n_11800=NOR(n_4788,n_11381)
n_2605=NOR(n_695,\u4_u1_dma_out_cnt_7_)
n_7882=NOR(n_7049,n_8504)
n_4521=NOR(\u0_u0_line_state_r_0_,n_505)
n_2323=NOR(n_2717,n_1313)
n_12962=NOR(n_8072,n_12961)
n_11762=NOR(n_3921,n_11978)
n_1971=NOR(u4_ep1_csr_1913,n_2876)
n_1314=NOR(wb_addr_i_5_,wb_addr_i_6_)
n_2150=NOR(n_2643,n_2149)
n_9245=NOR(n_2176,n_10926)
n_3234=NOR(n_448,n_2183)
n_1928=NOR(n_1927,n_2008)
n_2966=NOR(u1_u2_rx_data_st_r_2,n_3924)
n_11192=NOR(n_10687,n_12388)
n_2813=NOR(n_2197,csr_98)
n_2091=NOR(n_632,\u4_u2_dma_out_cnt_1_)
n_4075=NOR(n_4074,n_4073)
n_3235=NOR(n_1617,n_422)
n_2408=NOR(\u4_u0_dma_out_cnt_8_,n_1244)
n_2087=NOR(n_2292,n_1110)
n_2182=NOR(n_2516,\u4_u1_dma_out_cnt_2_)
n_3211=NOR(n_3210,n_1411)
n_10184=NOR(n_9658,n_10481)
n_4481=NOR(csr_120,csr_123)
n_3254=NOR(n_2472,n_1313)
n_9404=NOR(n_13438,n_14129)
n_12809=NOR(n_12755,n_12808)
n_3309=NOR(n_3308,n_3170)
n_609=NOR(\u4_u1_buf0_orig_27_,n_6947)
n_1343=NOR(n_7800,\u4_u1_buf0_orig_27_)
n_2548=NOR(n_6470,n_721)
n_14256=NOR(n_14252,n_1097)
n_12149=NOR(\u1_u3_new_size_12_,u1_u3_out_to_small_r)
n_14431=NOR(n_14425,n_14430)
n_9386=NOR(n_8080,idin_351)
n_10458=NOR(n_9990,n_10728)
n_2415=NOR(n_271,n_2338)
n_8761=NOR(n_9430,n_9623)
n_12811=NOR(n_12756,n_12810)
n_12933=NOR(n_12932,n_12813)
n_10720=NOR(n_10358,n_10953)
n_10700=NOR(n_10337,n_10953)
n_3193=NOR(n_1868,n_1802)
n_10469=NOR(n_10001,n_10728)
n_6699=NOR(n_7754,n_6698)
n_2271=NOR(n_2039,\u4_u3_dma_out_cnt_5_)
n_13218=NOR(n_12803,n_13217)
n_9480=NOR(n_9242,n_12390)
n_1762=NOR(n_1320,n_1761)
n_9504=NOR(n_9198,n_9977)
n_11826=NOR(n_3850,n_13349)
n_2778=NOR(n_1593,n_1592)
n_8088=NOR(n_7789,n_566)
n_3572=NOR(n_1581,n_569)
n_8748=NOR(n_7764,n_12388)
n_9502=NOR(n_9196,n_9977)
n_2372=NOR(n_2371,n_854)
n_4895=NOR(n_2321,n_3261)
n_3082=NOR(buf0_rl,buf0_set)
n_399=NOR(\u4_u1_dma_out_cnt_10_,\u4_u1_dma_out_cnt_11_)
n_5712=NOR(u1_sizu_c_396,n_1879)
n_11076=NOR(n_7341,u1_adr_258)
n_3045=NOR(n_3044,n_3043)
n_8695=NOR(n_9430,n_9573)
n_4970=NOR(n_4969,n_4089)
n_11199=NOR(n_10688,n_12390)
n_2341=NOR(\u0_u0_me_ps_3_,\u0_u0_me_ps_4_)
n_11807=NOR(n_5106,n_11808)
n_6475=NOR(n_5311,wb_addr_i_4_)
n_7322=NOR(n_6259,n_7321)
n_8053=NOR(n_7292,n_7294)
n_10454=NOR(n_9985,n_10728)
n_2688=NOR(n_1520,dma_ack_i_3_)
n_12599=NOR(n_13835,n_14482)
n_4613=NOR(n_3203,n_2733)
n_9286=NOR(n_8800,n_12392)
n_4126=NOR(n_2132,n_2458)
n_5270=NOR(n_4082,n_5215)
n_5053=NOR(\u4_u2_dma_out_left_1_,u4_ep2_csr_1926)
n_9523=NOR(n_9223,n_9977)
n_10179=NOR(n_9653,n_10481)
n_1983=NOR(u4_ep1_csr_1910,n_1122)
n_9616=NOR(n_14410,n_98)
n_10730=NOR(n_10396,n_10728)
n_3207=NOR(n_1775,n_3206)
n_5321=NOR(n_4175,n_550)
n_3877=NOR(n_3876,n_2495)
n_14339=NOR(n_13313,n_13315)
n_8740=NOR(n_8739,u4_ep3_csr_1962)
n_1808=NOR(n_1285,n_1807)
n_4551=NOR(n_3631,n_1383)
n_1399=NOR(n_3219,n_7321)
n_2340=NOR(\u0_u0_line_state_r_0_,\u0_u0_line_state_r_1_)
n_11748=NOR(n_3427,n_11808)
n_4784=NOR(n_3017,n_3803)
n_3604=NOR(n_2734,n_3603)
n_2266=NOR(u4_ep1_csr_1895,n_754)
n_9628=NOR(n_9996,idin_348)
n_9420=NOR(\u4_u3_dma_out_left_8_,u4_ep3_csr_1964)
n_10181=NOR(n_9656,n_10481)
n_10490=NOR(n_9962,n_10481)
n_1335=NOR(n_6152,\u4_u0_dma_out_cnt_5_)
n_413=NOR(\u1_u2_sizd_c_3_,\u1_u2_sizd_c_2_)
n_732=NOR(\u1_u3_state_7_,\u1_u3_state_9_)
n_2184=NOR(n_1280,n_2183)
n_9180=NOR(n_7341,n_78)
n_9520=NOR(n_9218,n_9977)
n_12631=NOR(n_12542,\u1_u3_adr_r_12_)
n_5678=NOR(n_14132,n_4179)
n_2794=NOR(u4_ep3_csr_1955,n_4484)
n_9315=NOR(n_8080,n_9551)
n_4733=NOR(n_1774,n_4732)
n_5118=NOR(n_4219,n_5690)
n_9567=NOR(n_4079,n_8793)
n_3731=NOR(n_2321,n_733)
n_2303=NOR(n_616,\u4_u1_dma_out_cnt_6_)
n_4133=NOR(n_2181,n_2472)
n_10190=NOR(n_9666,n_10481)
n_3091=NOR(u4_u3_r5,n_3082)
n_10194=NOR(n_9667,n_10481)
n_10829=NOR(n_10517,n_11032)
n_5009=NOR(n_5008,n_3788)
n_14324=NOR(n_14382,n_14299)
n_1338=NOR(\u4_u1_dma_out_cnt_4_,\u4_u1_dma_out_cnt_5_)
n_1123=NOR(n_2412,n_1122)
n_9401=NOR(n_8635,u1_u0_rxv2)
n_3087=NOR(n_2561,dma_out_buf_avail)
n_415=NOR(\u4_u3_dma_out_cnt_10_,\u4_u3_dma_out_cnt_11_)
n_2793=NOR(n_2789,n_6379)
n_10417=NOR(\u4_u2_dma_out_left_10_,\u4_u2_dma_out_left_9_)
n_420=NOR(\u4_u2_dma_out_cnt_10_,\u4_u2_dma_out_cnt_11_)
n_3051=NOR(u1_u2_rx_data_st_r_7,n_3924)
n_6227=NOR(n_6253,n_2178)
n_10559=NOR(n_4642,n_9891)
n_2031=NOR(n_2876,u4_ep3_csr_1975)
n_12065=NOR(n_11984,n_12068)
n_1529=NOR(\u4_u0_buf0_orig_22_,n_1491)
n_11809=NOR(n_1487,n_11808)
n_10712=NOR(n_10349,n_10953)
n_11067=NOR(n_10532,n_10953)
n_4081=NOR(n_2992,n_2991)
n_9513=NOR(n_9208,n_9977)
n_11350=NOR(n_5371,u1_clr_sof_time)
n_14264=NOR(n_13902,n_13621)
n_11354=NOR(n_3820,u1_clr_sof_time)
n_4730=NOR(n_1246,n_4729)
n_2195=NOR(n_2194,n_2193)
n_4111=NOR(n_2011,n_3268)
n_3231=NOR(n_2159,n_2158)
n_5216=NOR(n_4923,n_4587)
n_9326=NOR(n_9662,n_9576)
n_12808=NOR(n_12724,\u1_u3_adr_r_8_)
n_3049=NOR(csr_96,csr_97)
n_3584=NOR(n_12764,n_3583)
n_5226=NOR(n_2669,n_721)
n_12701=NOR(n_12700,n_14204)
n_3910=NOR(n_2924,\u4_u3_dma_out_cnt_3_)
n_14321=NOR(n_14318,n_14320)
n_8535=NAND(u4_ep1_csr_1922,n_8533)
n_6765=NAND(n_6764,n_6755)
n_9488=NAND(n_9227,u4_u3_r5)
n_14182=NAND(n_12301,u1_u2_rd_buf_138)
n_8458=NAND(n_6354,wb_data_i_23_)
n_7374=NAND(n_6358,n_10036)
n_4498=NAND(n_3005,n_3876,n_1981)
n_11657=NAND(n_11656,n_11315,n_8363)
n_8237=NAND(n_8259,n_6922,n_8236)
n_11999=NAND(n_11521,n_11295)
n_3073=NAND(u1_sizu_c_395,n_1879)
n_10407=NAND(n_3554,n_8734,n_7759,n_7862)
n_10673=NAND(n_10375,u4_u3_r5)
n_11085=NAND(n_10534,n_10887)
n_472=NAND(n_846,u4_u1_int_stat_952)
n_12056=NAND(n_10491,n_12055)
n_7455=NAND(n_7454,\u4_u0_dma_in_cnt_11_)
n_6823=NAND(n_6822,\u4_u0_buf0_orig_22_)
n_8358=NAND(n_6420,wb_data_i_22_)
n_12715=NAND(n_12655,n_11692)
n_14307=NAND(n_14478,n_14479)
n_1602=NAND(u4_ep2_csr_1926,n_633)
n_11015=NAND(n_10150,n_10152,n_3789)
n_2940=NAND(buf_150,n_2002)
n_11933=NAND(n_9630,u1_u3_pid_seq_err,n_5367,n_4143)
n_5276=NAND(n_4057,n_3132)
n_12283=NAND(n_14050,u1_u2_rd_buf_162)
n_4034=NAND(n_14227,u1_u3_buffer_done)
n_12841=NAND(n_12840,n_4862,n_3583)
n_3875=NAND(n_6152,n_3975)
n_4091=NAND(n_4130,n_1639)
n_9644=NAND(n_7975,n_8665,n_5911,n_5790)
n_12425=NAND(u4_u3_dma_req_in_hold2,u4_u3_dma_req_in_hold,dma_req_o_3_,n_1353)
n_8454=NAND(n_8453,n_7017,n_8452)
n_3664=NAND(n_3663,n_1639)
n_9126=NAND(n_10267,n_110)
n_4647=NAND(n_4646,n_4645)
n_8173=NAND(n_11404,n_6629,n_8172)
n_11620=NAND(n_11618,n_11617)
n_4016=NAND(n_488,n_688)
n_2728=NAND(n_1730,n_1377)
n_5277=NAND(n_5276,n_2043)
n_11032=NAND(n_10268,u1_adr_256)
n_10850=NAND(n_10225,n_11483)
n_4240=NAND(n_4239,n_853,n_2262)
n_8320=NAND(n_6424,wb_data_i_9_)
n_11043=NAND(n_7341,u1_adr_258)
n_10847=NAND(n_10222,phy_rst_pad_o)
n_8468=NAND(n_6354,wb_data_i_14_)
n_8230=NAND(n_6326,wb_data_i_4_)
n_11046=NAND(n_10495,phy_rst_pad_o)
n_6736=NAND(u4_ep0_csr_1879,n_6755)
n_4247=NAND(n_717,n_2479,n_3837)
n_1045=NAND(n_562,n_521)
n_1593=NAND(n_8828,n_8826,n_8822,n_8824)
n_3707=NAND(u1_u2_dtmp_r_82,n_3706)
n_11305=NAND(n_10795,n_6845)
n_4092=NAND(n_2333,n_3247)
n_6151=NAND(\u4_u0_buf0_orig_m3_3_,\u4_u0_dma_in_cnt_3_)
n_11407=NAND(n_11401,n_10896,n_8174)
n_6598=NAND(n_1398,n_6774)
n_8246=NAND(n_8259,n_6952,n_8245)
n_1449=NAND(n_2357,n_1448)
n_1594=NAND(n_9074,n_9071,n_9015,n_9067)
n_6614=NAND(n_6618,n_1589)
n_13586=NAND(n_13580,n_13584,n_13585)
n_3369=NAND(n_1225,n_848,n_472,n_1009)
n_11596=NAND(n_11179,phy_rst_pad_o)
n_6988=NAND(n_10636,n_6987)
n_10998=NAND(n_10431,phy_rst_pad_o)
n_11040=NAND(n_10448,n_6982)
n_4789=NAND(n_2808,n_3757)
n_1395=NAND(n_732,n_1240,n_245)
n_8340=NAND(n_8262,n_6804,n_8339)
n_1697=NAND(n_482,n_2342,n_2445,\u0_u0_me_ps_3_)
n_5635=NAND(n_4473,n_14227)
n_11599=NAND(n_11181,n_11656)
n_6767=NAND(n_6766,n_6755)
n_10558=NAND(n_9848,u4_u1_r5)
n_665=NAND(u1_u3_out_to_small_r,n_8818)
n_2336=NAND(frm_nat,n_3303)
n_10642=NAND(n_9924,n_10636)
n_11330=NAND(n_10769,n_11329)
n_2825=NAND(n_2720,n_2824)
n_9619=NAND(n_9171,n_14035,n_7741,n_8063)
n_9561=NAND(n_7856,n_7839,n_7376)
n_10842=NAND(n_10219,phy_rst_pad_o)
n_11210=NAND(n_11209,n_10641,n_8450)
n_8161=NAND(n_8359,n_6877,n_8160)
n_8022=NAND(n_8029,n_6772)
n_8544=NAND(n_8543,n_8925)
n_11242=NAND(n_10736,n_11656)
n_12597=NAND(n_11790,n_12512,n_12596)
n_3699=NAND(n_2587,n_1293)
n_3195=NAND(n_1690,n_2101)
n_3909=NAND(u1_u3_setup_token,n_3908,n_5596)
n_5426=NAND(n_12074,sram_data_i_20_)
n_10077=NAND(n_7602,n_8002,n_8843)
n_6716=NAND(n_6715,n_6890)
n_10083=NAND(n_7680,n_7961,n_9028)
n_6952=NAND(n_6963,\u4_u1_buf0_orig_26_)
n_14477=NAND(n_14205,n_12772)
n_11456=NAND(n_10974,phy_rst_pad_o)
n_5628=NAND(n_4901,n_4952)
n_3861=NAND(n_4128,n_1624)
n_1731=NAND(u4_ep0_csr_1864,n_475)
n_12374=NAND(n_7769,n_12163)
n_3185=NAND(n_1161,n_2298)
n_3878=NAND(u4_ep3_csr_1962,n_3975)
n_9836=NAND(\u4_u0_buf0_orig_m3_8_,n_8764,n_9835)
n_8019=NAND(n_8029,n_8018)
n_7889=NAND(\u4_u3_dma_out_left_7_,n_2570)
n_11641=NAND(n_11645,n_8682)
n_12441=NAND(n_12303,n_12343)
n_12680=NAND(n_12625,n_11692)
n_8322=NAND(n_8262,n_6788,n_8320)
n_6696=NAND(n_3840,n_3867)
n_4621=NAND(n_4620,n_4619)
n_8168=NAND(n_6320,wb_data_i_19_)
n_7316=NAND(n_6683,wb_data_i_9_)
n_2375=NAND(n_809,n_563)
n_6594=NAND(n_5981,u4_ep2_csr_1950)
n_11649=NAND(n_11647,frm_nat_380)
n_12974=NAND(n_12931,n_13081)
n_8151=NAND(n_6310,wb_data_i_26_)
n_10134=NAND(n_7621,n_8013,n_8966)
n_11811=NAND(n_14475,n_14476,n_2879,n_11735)
n_6368=NAND(n_6413,wb_data_i_16_)
n_11254=NAND(n_10751,n_11656)
n_8472=NAND(n_8471,n_6992,n_8470)
n_6010=NAND(u4_ep2_csr_1926,n_5981)
n_10686=NAND(n_10404,n_9951,n_10685)
n_6229=NAND(n_5527,n_4027,n_3224,n_2148)
n_8478=NAND(\u4_u0_buf0_orig_m3_11_,\u4_u0_buf0_orig_m3_10_)
n_10913=NAND(n_10307,n_5711)
n_7076=NAND(n_1245,n_1244)
n_1591=NAND(n_8842,n_8855,n_8820,n_8853)
n_13629=NAND(n_13451,n_13453,n_13452,n_12286)
n_8325=NAND(n_6422,wb_data_i_7_)
n_7792=NAND(n_5063,n_5963,n_5902,n_5788)
n_12748=NAND(n_14415,n_13641)
n_6484=NAND(n_4751,n_622)
n_8084=NAND(\u4_u0_dma_in_cnt_10_,\u4_u0_dma_in_cnt_11_)
n_10664=NAND(n_9886,n_10636)
n_11643=NAND(n_11647,frm_nat_372)
n_2648=NAND(n_1835,n_2647)
n_6385=NAND(n_6384,n_10629)
n_13324=NAND(n_13562,n_14136)
n_7858=NAND(\u4_u2_dma_out_left_7_,n_968)
n_12478=NAND(u4_u0_dma_req_in_hold2,u4_u0_dma_req_in_hold,dma_req_o_0_,n_1006)
n_8880=NAND(u4_ep0_csr_1889,n_8872)
n_7075=NAND(n_4173,n_3220,n_4068,n_5566)
n_8334=NAND(n_11692,n_6798,n_8332)
n_3541=NAND(n_1840,n_3975)
n_11398=NAND(n_11404,n_10891,n_8164)
n_5685=NAND(n_3654,n_1017,n_5256,n_4559)
n_14061=NAND(n_13115,n_13116)
n_3897=NAND(n_3975,u4_ep3_csr_1985)
n_3741=NAND(n_1626,n_4067,n_3740)
n_6616=NAND(n_6722,n_2193)
n_10852=NAND(n_10227,phy_rst_pad_o)
n_13388=NAND(n_13383,n_14402)
n_6712=NAND(u4_ep3_csr_1959,n_6890)
n_7024=NAND(n_6963,n_1735)
n_7972=NAND(n_8029,n_7971)
n_5158=NAND(n_4313,n_3582)
n_11397=NAND(n_8359,n_10907,n_8160)
n_12355=NAND(n_11673,n_12188,n_12095)
n_10085=NAND(n_7669,n_8000,n_9034)
n_1597=NAND(u4_ep2_csr_1933,n_460)
n_2141=NAND(n_1330,\u4_u3_dma_in_cnt_2_)
n_10075=NAND(n_7265,n_8609,n_9009)
n_11103=NAND(n_10555,n_6982)
n_3876=NAND(n_4748,n_5822)
n_2457=NAND(n_179,n_8359)
n_13001=NAND(n_14434,n_12783,n_13030)
n_4837=NAND(n_3490,n_4275,n_13746)
n_8371=NAND(n_11671,n_6834,n_8369)
n_11550=NAND(n_8453,n_11096,n_8249)
n_1744=NAND(\u4_u2_dma_in_cnt_6_,n_713)
n_11249=NAND(n_10745,phy_rst_pad_o)
n_4661=NAND(n_4660,n_4196)
n_8877=NAND(n_7786,u1_u3_setup_token)
n_14293=NAND(n_14050,u1_u2_rd_buf_157)
n_14481=NAND(n_14006,u1_u2_rd_buf_164)
n_5433=NAND(n_12074,sram_data_i_13_)
n_12906=NAND(n_13107,u0_drive_k,DataOut_pad_o_5_)
n_5189=NAND(n_3525,n_3047,n_3957)
n_6759=NAND(u4_ep0_csr_1864,n_6755)
n_10089=NAND(n_7183,n_7981,n_9043)
n_12922=NAND(n_12876,n_13081)
n_10019=NAND(n_11152,u1_idma_done,\u1_u3_state_1_)
n_4650=NAND(n_4096,n_4220)
n_6024=NAND(n_6092,wb_data_i_19_)
n_3551=NAND(u4_u3_int_stat_940,n_4355)
n_6460=NAND(n_5658,n_2751,n_4603,n_4154)
n_13400=NAND(u1_u3_size_next_r_74,n_12416,n_14241)
n_11438=NAND(n_8438,n_10876,n_8176)
n_14269=NAND(n_14267,n_14268)
n_10127=NAND(n_7673,n_8596,n_9105)
n_10169=NAND(n_9723,n_10314)
n_1815=NAND(n_4953,\u4_u3_dma_in_cnt_2_)
n_10621=NAND(n_9922,n_10620)
n_12843=NAND(n_13487,n_13481)
n_14090=NAND(n_14088,n_14089)
n_2659=NAND(n_413,n_3837)
n_14184=NAND(n_14182,n_14183)
n_1380=NAND(n_1641,n_253)
n_10660=NAND(n_9880,n_10636)
n_10630=NAND(n_9942,n_10629)
n_13382=NAND(n_13567,n_13381)
n_6940=NAND(n_6939,n_6982)
n_12285=NAND(n_12299,u1_u2_rd_buf_131)
n_3532=NAND(n_1215,n_4355)
n_3561=NAND(u4_u3_int_stat_956,n_4355)
n_8000=NAND(n_8029,n_7999)
n_13074=NAND(n_13081,n_13061,n_9154)
n_8229=NAND(n_11401,n_6938,n_8227)
n_10488=NAND(n_10020,n_6982)
n_1994=NAND(n_3494,\u4_u2_dma_in_cnt_4_)
n_5432=NAND(n_12074,sram_data_i_21_)
n_5444=NAND(n_3901,n_3775,n_4337)
n_7713=NAND(idin_321,n_7712)
n_11734=NAND(n_11671,n_11149,n_8378)
n_1394=NAND(n_704,n_5115)
n_7859=NAND(\u4_u2_dma_out_left_7_,n_2573)
n_4637=NAND(n_4085,n_4218)
n_11299=NAND(n_11692,n_10488,n_8227)
n_8140=NAND(n_8262,n_6609,n_8139)
n_13111=NAND(n_13067,n_13273)
n_12881=NAND(n_12772,n_12721)
n_8356=NAND(n_6420,wb_data_i_23_)
n_10489=NAND(n_10021,n_6982)
n_10643=NAND(n_9915,n_10648)
n_6798=NAND(n_6797,n_6845)
n_13674=NAND(n_5220,n_4978,n_5281)
n_1720=NAND(n_9027,n_9023,n_9017,n_9020)
n_8373=NAND(n_11671,n_6836,n_8372)
n_10999=NAND(n_10596,phy_rst_pad_o)
n_7389=NAND(n_1131,n_5314,wb_addr_i_2_)
n_7717=NAND(idin_322,n_7715)
n_10111=NAND(n_7618,n_7994,n_9077)
n_5832=NAND(n_5526,n_40,n_764)
n_5673=NAND(\u4_u3_dma_in_cnt_2_,n_3576)
n_4702=NAND(\u1_u3_new_size_5_,n_3485)
n_6707=NAND(n_6706,n_5981)
n_2152=NAND(\u4_u1_dma_in_cnt_4_,\u4_u1_dma_in_cnt_5_)
n_3454=NAND(n_1145,n_455)
n_3539=NAND(u1_u2_dtmp_r_75,n_3538)
n_4485=NAND(n_3577,n_4484,n_5673)
n_10052=NAND(n_7628,n_7959,n_8964)
n_6870=NAND(n_7064,n_6774)
n_6955=NAND(n_6963,n_536)
n_14283=NAND(n_13819,n_14192)
n_2897=NAND(n_2054,n_5662)
n_3892=NAND(u4_ep2_csr_1931,n_3975)
n_5033=NAND(n_3787,n_3322,n_4685)
n_3311=NAND(n_2282,n_2278)
n_8873=NAND(n_8872,u4_ep0_csr_1890)
n_7088=NAND(n_2393,n_1559)
n_9835=NAND(n_8487,n_8478,n_8084)
n_5571=NAND(n_3487,n_3998,n_1981)
n_8127=NAND(n_6319,wb_data_i_8_)
n_10094=NAND(n_7230,n_8590,n_9080)
n_4873=NAND(n_4101,n_4872,u4_ep1_csr_1907)
n_3901=NAND(u4_ep2_csr_1952,n_3975)
n_8258=NAND(n_6902,wb_data_i_20_)
n_9566=NAND(n_7026,n_5837,n_8877,n_8097)
n_6664=NAND(n_6683,wb_data_i_19_)
n_5161=NAND(n_4314,n_3937)
n_8188=NAND(n_8262,n_6644,n_8187)
n_8187=NAND(n_6327,wb_data_i_10_)
n_4033=NAND(n_1017,n_2548)
n_5403=NAND(n_12074,sram_data_i_14_)
n_7747=NAND(n_7746,n_14407)
n_14044=NAND(n_13777,n_14411)
n_8189=NAND(n_6320,wb_data_i_0_)
n_4517=NAND(n_2021,n_1577,n_1582,n_2507)
n_12058=NAND(n_12000,n_13826)
n_11100=NAND(n_10553,n_6982)
n_587=NAND(\u4_u2_dma_in_cnt_11_,n_586)
n_6025=NAND(n_6092,wb_data_i_18_)
n_6777=NAND(u4_ep2_csr_1925,n_6774)
n_11612=NAND(n_11265,n_12685)
n_7122=NAND(n_6,n_6530)
n_8159=NAND(n_8359,n_6619,n_8158)
n_9832=NAND(n_8790,n_8778,n_7766)
n_8942=NAND(n_4746,u4_ep3_csr_1969,n_7522,n_7108)
n_6676=NAND(n_6683,wb_data_i_7_)
n_11314=NAND(n_10807,n_11329)
n_7896=NAND(n_1942,n_4834,n_6165)
n_3796=NAND(u4_ep3_csr_1963,n_3975)
n_8326=NAND(n_11401,n_6792,n_8325)
n_7828=NAND(n_6354,wb_data_i_18_)
n_6074=NAND(n_6078,wb_data_i_29_)
n_4259=NAND(n_4258,n_5115)
n_6732=NAND(u4_ep0_csr_1885,n_6755)
n_6225=NAND(n_5552,n_6224,n_1266,n_4981)
n_8332=NAND(n_6420,wb_data_i_4_)
n_8870=NAND(n_8031,n_9328)
n_7996=NAND(n_8029,n_7995)
n_2272=NAND(n_684,\u4_u3_dma_out_cnt_7_)
n_4479=NAND(n_3566,n_4481)
n_8946=NAND(n_7509,n_7072,n_7847)
n_12440=NAND(n_12300,n_12302)
n_8048=NAND(n_8029,u4_ep2_csr_1940)
n_5038=NAND(n_3793,n_2988,n_4687)
n_7825=NAND(n_11656,n_6442,n_7824)
n_6278=NAND(buf1_set,u4_u3_ep_match_r)
n_8034=NAND(n_8029,n_8033)
n_6739=NAND(n_6755,u4_ep0_csr_1888)
n_7930=NAND(n_7929,idin_323)
n_3680=NAND(n_3679,n_3254)
n_8555=NAND(n_8029,n_6706)
n_5337=NAND(n_5038,n_3123,n_5336,n_7088)
n_10388=NAND(n_9610,u4_u2_r5)
n_10886=NAND(n_10276,n_10893)
n_14312=NAND(n_13859,n_14208)
n_10055=NAND(n_7152,n_7996,n_8974)
n_12023=NAND(n_814,n_12048)
n_10076=NAND(n_7655,n_8019,n_9011)
n_5372=NAND(n_4760,frm_nat_364,frm_nat_361)
n_10897=NAND(n_10292,n_10893)
n_9953=NAND(n_9130,n_9332)
n_12982=NAND(n_12884,n_12893,n_12888)
n_8268=NAND(n_6902,wb_data_i_17_)
n_12310=NAND(n_12309,u1_u2_rd_buf_167)
n_11379=NAND(n_11126,n_12685)
n_14479=NAND(n_14449,u1_u2_rd_buf_172)
n_13664=NAND(rst_i,n_13663)
n_8364=NAND(n_11671,n_6828,n_8363)
n_8388=NAND(n_6424,wb_data_i_10_)
n_14085=NAND(n_14457,csr_96)
n_3224=NAND(u0_u0_T1_gt_3_0_mS,n_3867)
n_3785=NAND(n_3784,n_3192)
n_2539=NAND(u1_u3_out_to_small_r,n_1173)
n_11408=NAND(n_8438,n_10897,n_8183)
n_8242=NAND(n_6326,wb_data_i_27_)
n_8875=NAND(n_8874,u4_ep0_csr_1892)
n_14360=NAND(n_13928,n_3018)
n_12006=NAND(n_10399,n_11724,n_11111)
n_9764=NAND(n_9363,n_13081)
n_4629=NAND(n_4628,n_2057)
n_3886=NAND(n_3975,u4_ep3_csr_1984)
n_10378=NAND(n_9594,u4_u2_r5)
n_2414=NAND(n_697,\u4_u3_dma_out_cnt_1_)
n_2164=NAND(n_787,n_1132)
n_13749=NAND(n_13981,u1_u2_rd_buf_128)
n_4097=NAND(n_3255,n_3254)
n_7860=NAND(\u4_u3_dma_out_left_7_,n_852)
n_8126=NAND(n_11692,n_6601,n_8125)
n_4845=NAND(n_5559,n_4844,n_3130,n_5226)
n_6821=NAND(n_6822,n_650)
n_10135=NAND(n_7648,n_8049,n_9116)
n_6657=NAND(n_6656,n_5665)
n_14037=NAND(n_14310,n_13849)
n_6878=NAND(u4_ep3_csr_1978,n_6032)
n_9766=NAND(n_9366,n_13081)
n_6876=NAND(u4_ep1_csr_1913,n_6864)
n_12386=NAND(n_13916,n_12142,n_11517,n_11993)
n_6049=NAND(n_6051,wb_data_i_25_)
n_10099=NAND(n_7584,n_8036,n_9056)
n_8473=NAND(n_6355,wb_data_i_0_)
n_4543=NAND(n_1301,n_4040,\u4_u2_dma_in_cnt_0_,n_3740)
n_6274=NAND(n_4909,n_182,\u1_u2_state_1_)
n_12431=NAND(n_12282,n_12336)
n_13639=NAND(n_13636,n_13638)
n_4896=NAND(n_4895,\u1_u3_state_7_,n_517)
n_1006=NAND(n_433,u4_ep0_csr_1888)
n_6336=NAND(n_6338,wb_data_i_20_)
n_10858=NAND(n_5814,n_5124,n_6192)
n_11997=NAND(n_10429,n_10420,\u4_u3_dma_out_left_11_,n_11564)
n_11368=NAND(n_4551,n_10922,n_4024,n_4575)
n_8451=NAND(n_8262,n_7015,n_8450)
n_13916=NAND(n_13910,n_13915)
n_11332=NAND(rst_i,n_2363,n_5885,n_10241)
n_8354=NAND(n_6420,wb_data_i_24_)
n_3786=NAND(n_1771,n_2708)
n_11728=NAND(n_11471,phy_rst_pad_o)
n_13678=NAND(n_13676,n_13677)
n_2666=NAND(n_6017,n_3349)
n_1657=NAND(n_700,n_728)
n_6849=NAND(n_6848,n_6827)
n_11919=NAND(n_9244,n_11571,n_9487,n_9261)
n_2733=NAND(n_1377,n_2106)
n_12573=NAND(n_12572,n_12466,n_12571)
n_1121=NAND(n_361,\u4_u3_dma_in_cnt_5_)
n_11506=NAND(n_8262,n_10914,n_8358)
n_4157=NAND(n_4172,\u4_u2_dma_in_cnt_5_,n_504)
n_8223=NAND(n_6326,wb_data_i_7_)
n_8331=NAND(n_11404,n_6796,n_8329)
n_12993=NAND(n_14434,n_12356,n_13030)
n_6497=NAND(n_5733,n_2278,n_2013)
n_3682=NAND(n_3681,n_3250)
n_2156=NAND(buf_180,buf_181)
n_7794=NAND(n_7793,\u4_u2_dma_in_cnt_11_)
n_8139=NAND(n_6310,wb_data_i_31_)
n_8452=NAND(n_6355,wb_data_i_25_)
n_7890=NAND(n_4600,n_3591,n_3590,n_5888)
n_14478=NAND(n_12299,u1_u2_rd_buf0)
n_3606=NAND(n_3202,n_400,\u5_state_0_)
n_7323=NAND(n_6683,wb_data_i_2_)
n_4287=NAND(n_3975,n_4286)
n_3200=NAND(n_1388,n_2089)
n_6670=NAND(n_6669,n_5982)
n_11117=NAND(n_10562,phy_rst_pad_o)
n_11366=NAND(n_11147,n_11146)
n_7937=NAND(u4_ep2_csr_1951,n_7936)
n_9128=NAND(n_9127,n_9126)
n_11095=NAND(n_10546,n_6982)
n_1887=NAND(n_1886,n_2689)
n_4304=NAND(n_6725,n_3975)
n_8434=NAND(n_6354,wb_data_i_5_)
n_12116=NAND(n_9833,n_12115)
n_11339=NAND(n_11404,n_10499,n_8434)
n_12591=NAND(n_12579,\u1_u3_adr_r_13_)
n_12102=NAND(n_12019,n_5744,n_5618)
n_6027=NAND(n_6092,wb_data_i_25_)
n_7990=NAND(n_8029,n_7989)
n_3214=NAND(n_1624,n_3213)
n_12686=NAND(n_12618,n_12685)
n_5062=NAND(n_3647,n_2335,n_3299)
n_14303=NAND(n_13751,n_13725)
n_4599=NAND(n_1653,n_4166,\u4_u3_dma_in_cnt_4_)
n_11221=NAND(n_11404,n_10655,n_8463)
n_10655=NAND(n_9908,n_10636)
n_11559=NAND(n_11692,n_11103,n_8266)
n_5420=NAND(n_12074,sram_data_i_23_)
n_11031=NAND(n_10515,n_11043)
n_2064=NAND(n_951,n_2281)
n_11463=NAND(n_10982,phy_rst_pad_o)
n_10425=NAND(\u4_u0_dma_out_left_8_,u4_ep0_csr_1871)
n_10096=NAND(n_7208,n_8565,n_9051)
n_12330=NAND(n_12301,u1_u2_rd_buf_133)
n_7000=NAND(n_6919,wb_data_i_4_)
n_7516=NAND(n_5051,n_7097,n_5050)
n_2118=NAND(u4_ep1_csr_1901,n_687)
n_12924=NAND(n_12878,n_13081)
n_12095=NAND(n_13798,n_12094,n_12093,n_13825)
n_5188=NAND(n_3724,n_3046,n_3947)
n_8553=NAND(n_8552,n_6168)
n_6934=NAND(n_6933,n_6982)
n_6340=NAND(n_6338,wb_data_i_25_)
n_7782=NAND(\u4_u1_buf0_orig_m3_7_,\u4_u1_buf0_orig_m3_6_)
n_661=NAND(u1_u3_out_to_small_r,n_8850)
n_6781=NAND(n_10893,n_6780)
n_6305=NAND(n_6338,wb_data_i_17_)
n_10631=NAND(n_9937,n_10629)
n_13213=NAND(n_13210,n_12982,n_13212)
n_3609=NAND(n_1597,n_2115)
n_10903=NAND(n_10284,n_10887)
n_10784=NAND(n_10171,n_10887)
n_3904=NAND(n_6156,n_3975)
n_5304=NAND(wb_addr_i_2_,n_540)
n_8777=NAND(n_8776,n_8775)
n_6573=NAND(n_5841,n_5839)
n_6322=NAND(n_5683,n_4022,n_5559,n_5227)
n_2446=NAND(n_2452,n_2451,n_2462,n_2445)
n_8559=NAND(n_8029,n_8558)
n_12334=NAND(n_12342,u1_u2_rd_buf_187)
n_8492=NAND(\u4_u1_dma_out_left_7_,n_2523)
n_1261=NAND(n_5537,madr_201)
n_6701=NAND(n_6755,n_226)
n_3396=NAND(n_1346,n_2616,n_2857)
n_12341=NAND(n_12340,u1_u2_rd_buf_153)
n_7835=NAND(n_11401,n_6428,n_7834)
n_9524=NAND(n_10238,n_9289)
n_11640=NAND(n_11647,frm_nat_374)
n_4545=NAND(n_3586,n_1121)
n_5110=NAND(\u4_u2_dma_out_left_2_,n_238)
n_14244=NAND(n_14242,n_14243)
n_3710=NAND(u4_ep2_csr_1925,n_631)
n_11276=NAND(n_11209,n_10660,n_7813)
n_3377=NAND(n_1012,n_883,n_757,n_1051)
n_4114=NAND(n_2525,n_2142)
n_10053=NAND(n_7175,n_8557,n_8968)
n_7697=NAND(n_4029,n_5713,n_1699)
n_10120=NAND(n_7692,n_8039,n_9099)
n_8290=NAND(n_6354,wb_data_i_21_)
n_7419=NAND(n_6558,n_6388)
n_830=NAND(n_4225,out_to_small)
n_5399=NAND(n_12074,sram_data_i_8_)
n_8130=NAND(n_11411,n_6657,n_8129)
n_6692=NAND(n_6691,n_5982)
n_11159=NAND(n_10879,n_11329)
n_11410=NAND(n_8438,n_10899,n_8189)
n_9424=NAND(n_9423,n_8782)
n_7566=NAND(n_4924,n_5827,n_5932,n_5805)
n_6877=NAND(n_6618,n_5565)
n_14268=NAND(n_12775,n_12768)
n_4713=NAND(n_2758,n_201,n_953,n_2319)
n_6804=NAND(n_11329,n_6803)
n_8549=NAND(n_7062,n_2337,n_2785,n_4051)
n_10070=NAND(n_7172,n_8573,n_9000)
n_6852=NAND(n_6851,n_6850)
n_3890=NAND(u4_ep1_csr_1900,n_3975)
n_11395=NAND(n_11692,n_10889,n_8153)
n_6738=NAND(u4_ep0_csr_1877,n_5728)
n_11289=NAND(n_11411,n_10649,n_7824)
n_13092=NAND(n_4905,n_3770)
n_14000=NAND(n_7336,n_13675)
n_6644=NAND(n_6643,n_5665)
n_8222=NAND(n_11404,n_6932,n_8221)
n_14226=NAND(n_14222,n_14225)
n_6189=NAND(n_6163,n_7938)
n_3599=NAND(n_2262,n_2304)
n_12292=NAND(n_14050,u1_u2_rd_buf_161)
n_8062=NAND(n_10268,n_742)
n_10833=NAND(n_10267,u1_adr_260)
n_8541=NAND(n_8540,idin_321)
n_10693=NAND(n_10364,u4_u0_r5)
n_3842=NAND(n_2905,n_2238,\u0_u0_idle_cnt1_6_,n_253)
n_9949=NAND(n_9447,n_166,n_9440)
n_6811=NAND(n_6827,n_6810)
n_12426=NAND(n_12276,n_12275)
n_1964=NAND(n_760,n_181)
n_11717=NAND(n_11692,n_11330,n_8327)
n_8269=NAND(n_11404,n_6969,n_8268)
n_5778=NAND(n_5154,n_5847)
n_6693=NAND(u4_ep2_csr_1943,n_5981)
n_8172=NAND(n_6327,wb_data_i_17_)
n_10689=NAND(n_9388,n_9277)
n_4960=NAND(n_4048,n_4959,n_821,n_4957)
n_7935=NAND(n_7934,u4_ep2_csr_1954)
n_3256=NAND(n_786,n_759)
n_13588=NAND(n_5206,n_13435,n_5205)
n_7343=NAND(n_7335,csr_98)
n_13897=NAND(n_13896,n_13535)
n_7894=NAND(n_5574,n_1615,n_6065,n_5137)
n_11462=NAND(n_10980,phy_rst_pad_o)
n_14357=NAND(n_14355,n_14356)
n_8375=NAND(n_11401,n_6838,n_8374)
n_13411=NAND(n_13823,u1_u3_in_token)
n_10635=NAND(n_9939,n_10636)
n_10727=NAND(n_10360,n_10887)
n_10167=NAND(n_9720,n_10314)
n_14243=NAND(n_14461,n_5220)
n_12384=NAND(n_12148,n_12192,n_11712,n_12035)
n_2074=NAND(n_963,n_2073)
n_5401=NAND(n_12074,sram_data_i_24_)
n_6183=NAND(n_1150,n_6527)
n_11561=NAND(n_11404,n_11040,n_8285)
n_1660=NAND(n_1640,n_669)
n_7140=NAND(out_to_small,u4_u3_ep_match_r)
n_9749=NAND(n_9168,u4_u3_r5)
n_4600=NAND(n_1811,n_1369,n_7319)
n_10685=NAND(n_2545,n_13678,n_8062,n_7743)
n_12775=NAND(n_13316,n_12738)
n_8260=NAND(n_8259,n_7024,n_8258)
n_8815=NAND(n_9272,\u4_u0_buf0_orig_m3_5_,\u4_u0_dma_in_cnt_5_)
n_1353=NAND(n_260,u4_ep3_csr_1981)
n_8604=NAND(n_8029,n_8603)
n_11729=NAND(n_8325,n_11159,n_11656)
n_8469=NAND(n_8471,n_6990,n_8468)
n_13230=NAND(n_7747,n_13229,n_7748)
n_3528=NAND(u1_u2_dtmp_r_83,n_3706)
n_4754=NAND(n_1078,n_205)
n_8167=NAND(n_11404,n_6623,n_8166)
n_14273=NAND(n_13628,\u1_u3_adr_r_3_)
n_8450=NAND(n_6354,wb_data_i_26_)
n_5213=NAND(n_4535,n_4883)
n_10921=NAND(n_10319,n_10636)
n_1708=NAND(\u4_u1_dma_in_cnt_5_,n_489)
n_6887=NAND(u4_ep3_csr_1979,n_6890)
n_8444=NAND(n_8262,n_7011,n_8442)
n_5111=NAND(\u4_u1_dma_out_left_2_,n_688)
n_14187=NAND(n_13524,n_14212)
n_3661=NAND(n_3660,n_3252)
n_8136=NAND(n_11401,n_6605,n_8135)
n_1927=NAND(buf_149,buf_150)
n_5756=NAND(\u4_u2_buf0_orig_m3_3_,n_3494)
n_12344=NAND(n_14348,u1_u2_rd_buf_152)
n_8638=NAND(n_13198,n_8055)
n_11203=NAND(n_11401,n_10632,n_8437)
n_14409=NAND(n_14395,n_14396,n_14397)
n_890=NAND(n_14407,n_933)
n_2304=NAND(n_616,\u4_u1_dma_out_cnt_6_)
n_12296=NAND(n_14006,u1_u2_rd_buf_168)
n_4623=NAND(n_2793,n_3685,n_2039,n_3094)
n_5098=NAND(n_4155,n_4611)
n_11543=NAND(n_8154,n_11091,n_8232)
n_11111=NAND(n_11232,n_10391,n_14091,n_10618)
n_2811=NAND(n_3715,n_2081)
n_8467=NAND(n_11692,n_6996,n_8465)
n_12556=NAND(n_5632,n_12479)
n_13085=NAND(n_13111,n_13081,n_9146)
n_3559=NAND(u1_u2_dtmp_r_84,n_3706)
n_6783=NAND(u4_ep1_csr_1894,n_6864)
n_6370=NAND(n_6413,wb_data_i_5_)
n_5339=NAND(n_3216,n_370,\u1_u1_state_4_)
n_6790=NAND(n_6789,n_5711)
n_6404=NAND(n_7358,wb_data_i_3_)
n_4172=NAND(n_1744,n_1609,n_7321)
n_11574=NAND(n_11188,phy_rst_pad_o)
n_12535=NAND(n_12253,n_13746,n_12022,n_12153)
n_4901=NAND(\u4_u0_buf0_orig_m3_1_,n_4951)
n_5232=NAND(n_5211,n_4081)
n_6012=NAND(n_6092,wb_data_i_17_)
n_4616=NAND(n_4075,n_4216)
n_5656=NAND(n_4608,n_2257)
n_5302=NAND(u0_u0_idle_cnt1_next_25,n_5739)
n_14168=NAND(n_13580,n_13584,n_13585)
n_8876=NAND(u4_ep0_csr_1891,n_8874)
n_5574=NAND(n_2524,n_3628,n_6652)
n_12300=NAND(n_12299,u1_u2_rd_buf_129)
n_14276=NAND(n_14269,n_14275)
n_10920=NAND(n_10318,n_10648)
n_7759=NAND(\u4_u0_dma_out_left_6_,n_1323)
n_7284=NAND(n_7283,u0_u0_me_cnt_100_ms,n_5825)
n_12280=NAND(n_14313,u1_u2_rd_buf_148)
n_4095=NAND(n_2769,n_2768)
n_13972=NAND(n_12289,n_12339)
n_4542=NAND(\u4_u0_buf0_orig_19_,n_1297)
n_3261=NAND(n_3260,n_1240)
n_4151=NAND(n_3283,n_2374,n_9276,n_409)
n_7969=NAND(n_8029,n_7968)
n_6889=NAND(u4_ep3_csr_1962,n_6890)
n_10154=NAND(n_9727,u4_u2_r5)
n_11405=NAND(n_11404,n_10784,n_8187)
n_5160=NAND(n_4343,n_3952)
n_6762=NAND(u4_ep0_csr_1862,n_5728)
n_934=NAND(buf_146,n_933)
n_8722=NAND(\u4_u2_dma_out_left_6_,\u4_u2_dma_out_left_7_)
n_8621=NAND(n_8029,u4_ep2_csr_1949)
n_4593=NAND(n_3768,n_3291,n_3678)
n_13438=NAND(n_14336,n_13588,n_13437)
n_7963=NAND(n_8029,n_7962)
n_6979=NAND(n_6978,n_6982)
n_7065=NAND(\u4_u2_dma_out_left_2_,n_5348)
n_6629=NAND(n_6628,n_5665)
n_13080=NAND(n_11026,u1_u3_buffer_full,n_3102)
n_13065=NAND(n_12912,n_13047)
n_2763=NAND(n_3298,\u4_inta_msk_0_)
n_12575=NAND(n_14457,n_2008)
n_10644=NAND(n_9931,n_10648)
n_914=NAND(\u4_u0_dma_in_cnt_5_,n_521)
n_5730=NAND(n_4242,n_2245)
n_5734=NAND(n_4250,n_2293)
n_10762=NAND(n_10376,n_5711)
n_7360=NAND(n_7358,wb_data_i_2_)
n_8145=NAND(n_6327,wb_data_i_29_)
n_5974=NAND(n_6096,wb_data_i_17_)
n_8027=NAND(n_8029,u4_ep2_csr_1947)
n_9494=NAND(n_7682,n_9823)
n_8007=NAND(n_8029,n_8006)
n_12998=NAND(n_14434,n_12191,n_13030)
n_13404=NAND(n_3601,n_14457)
n_12879=NAND(n_12888,n_12857)
n_1950=NAND(n_4955,\u4_u2_dma_in_cnt_2_)
n_6605=NAND(n_6604,n_6722)
n_10379=NAND(n_9595,u4_u2_r5)
n_6994=NAND(n_10636,n_6993)
n_6773=NAND(n_6772,n_5981)
n_8705=NAND(n_895,n_1219,n_1350,n_7103)
n_1677=NAND(n_1523,\u4_u1_dma_out_cnt_4_)
n_4154=NAND(n_4602,\u4_u1_dma_in_cnt_5_,n_2585)
n_2363=NAND(n_2746,n_577,n_654,n_2362)
n_5540=NAND(n_6484,madr_201)
n_8602=NAND(n_8029,n_8601)
n_6938=NAND(n_6937,n_6982)
n_11650=NAND(n_11647,frm_nat_370)
n_8133=NAND(n_6320,wb_data_i_5_)
n_10994=NAND(n_10427,n_11483)
n_11923=NAND(n_11148,n_11490)
n_9121=NAND(n_9126,n_9224)
n_12396=NAND(n_12474,n_4530,\u1_u3_state_9_)
n_3010=NAND(n_3378,\u4_u1_dma_out_cnt_5_)
n_6687=NAND(n_6683,wb_data_i_12_)
n_11703=NAND(n_8262,n_11313,n_8356)
n_11313=NAND(n_10805,n_6827)
n_11247=NAND(n_10743,phy_rst_pad_o)
n_10101=NAND(n_7195,n_8626,n_9081)
n_8391=NAND(n_8438,n_6854,n_8390)
n_9269=NAND(n_1250,n_566,n_324)
n_6366=NAND(n_6432,wb_data_i_19_)
n_12282=NAND(n_14449,u1_u2_rd_buf_178)
n_10081=NAND(n_7676,n_7998,n_9021)
n_7833=NAND(n_8471,n_6376,n_7832)
n_8169=NAND(n_11404,n_6625,n_8168)
n_12252=NAND(n_12150,n_12100)
n_2974=NAND(n_609,n_695)
n_12336=NAND(n_12342,u1_u2_rd_buf_186)
n_12862=NAND(n_14115,n_14205)
n_1620=NAND(n_1253,n_2194)
n_5159=NAND(n_4342,n_3581)
n_2723=NAND(u4_ep2_csr_1926,\u4_u2_dma_out_cnt_1_)
n_3630=NAND(n_6470,n_2597)
n_8273=NAND(n_6326,wb_data_i_15_)
n_8060=NAND(n_8058,u1_sizu_c_389)
n_1892=NAND(u4_ep0_csr_1870,n_449)
n_6493=NAND(\u4_u1_buf0_orig_m3_3_,\u4_u1_dma_in_cnt_3_)
n_12398=NAND(n_12474,n_4530,n_3770)
n_2355=NAND(n_2391,\u1_hms_cnt_2_,\u1_hms_cnt_3_)
n_3891=NAND(n_6142,n_3975)
n_6779=NAND(n_6722,n_1124)
n_3883=NAND(n_4894,n_3908)
n_11252=NAND(n_10749,n_12685)
n_2904=NAND(n_2903,n_2437,n_5744,n_2878)
n_6807=NAND(n_6806,n_5711)
n_9736=NAND(n_13884,\u1_u3_new_sizeb_10_)
n_7315=NAND(n_6683,wb_data_i_25_)
n_12992=NAND(n_14434,n_12531,n_13030)
n_11515=NAND(n_11404,n_10990,n_8278)
n_2407=NAND(n_1703,\u4_u2_dma_in_cnt_2_)
n_9338=NAND(n_9423,n_8638)
n_11106=NAND(n_10505,n_6982)
n_11121=NAND(n_11291,n_11120,n_11119)
n_7078=NAND(n_6810,n_422)
n_1653=NAND(n_911,n_2188)
n_12846=NAND(n_12782,n_12748)
n_2619=NAND(n_7088,n_1612)
n_6627=NAND(n_6626,n_6646)
n_5968=NAND(n_6051,wb_data_i_18_)
n_3248=NAND(n_1639,n_3247)
n_8328=NAND(n_11404,n_6794,n_8327)
n_7981=NAND(n_8029,n_7980)
n_14005=NAND(n_12108,n_12107)
n_6648=NAND(n_6647,n_6646)
n_8336=NAND(n_11692,n_6800,n_8335)
n_5259=NAND(n_5258,n_1760)
n_8345=NAND(n_6423,wb_data_i_28_)
n_7551=NAND(n_4917,n_6214,n_5945,n_5802)
n_4073=NAND(n_3253,n_3252)
n_10067=NAND(n_7164,n_8017,n_8991)
n_4950=NAND(n_2767,n_2332)
n_2848=NAND(n_383,n_216,n_402,n_782)
n_11084=NAND(n_10533,n_10893)
n_11257=NAND(n_10755,phy_rst_pad_o)
n_9280=NAND(n_7681,n_9542)
n_1520=NAND(n_11401,dma_req_o_3_)
n_12925=NAND(n_12885,n_13081)
n_3685=NAND(\u4_u3_buf0_orig_19_,n_1128)
n_6371=NAND(n_6432,wb_data_i_3_)
n_904=NAND(n_181,\u4_u0_dma_in_cnt_5_)
n_3641=NAND(u1_u2_dtmp_r_71,n_3538)
n_5143=NAND(n_4289,n_4321)
n_5894=NAND(n_5393,\u4_u1_dma_in_cnt_10_,n_5657)
n_1790=NAND(n_1789,\u1_u3_rx_ack_to_cnt_6_,\u1_u3_rx_ack_to_cnt_3_,n_1788)
n_10610=NAND(n_9905,u4_u1_r5)
n_8165=NAND(n_8453,n_6779,n_8164)
n_6718=NAND(n_1840,n_6890)
n_13966=NAND(n_13963,n_13964,n_13965)
n_10045=NAND(n_7141,n_8022,n_8955)
n_14253=NAND(n_13991,n_14279)
n_13677=NAND(n_5281,n_4978)
n_4905=NAND(n_2329,n_2374,n_409,n_308)
n_3596=NAND(n_3595,n_1638)
n_5624=NAND(n_5011,n_3997,n_839)
n_14025=NAND(n_14023,n_14024)
n_1890=NAND(n_340,\u4_u2_dma_out_cnt_6_)
n_5112=NAND(\u4_u0_dma_out_left_2_,n_701)
n_8749=NAND(n_5098,n_7757)
n_11063=NAND(n_10564,n_9289)
n_10153=NAND(n_9731,u4_u2_r5)
n_6394=NAND(n_7358,wb_data_i_27_)
n_11338=NAND(n_11401,n_10498,n_7836)
n_8475=NAND(n_6354,wb_data_i_9_)
n_7402=NAND(\u4_u2_buf0_orig_m3_7_,\u4_u2_buf0_orig_m3_6_)
n_7761=NAND(n_4919,n_5856,n_5909,n_5800)
n_2046=NAND(n_991,n_2045)
n_9526=NAND(\u0_u0_idle_cnt1_3_,n_1839,n_9447)
n_2973=NAND(n_5256,n_222,n_626)
n_7498=NAND(\u4_u3_buf0_orig_m3_11_,\u4_u3_dma_in_cnt_11_)
n_10063=NAND(n_7155,n_8563,n_8989)
n_8363=NAND(n_6421,wb_data_i_20_)
n_13002=NAND(n_14434,n_12610,n_13030)
n_4982=NAND(n_4981,n_3223)
n_10118=NAND(n_7270,n_8591,n_9095)
n_13914=NAND(n_13912,n_13913)
n_9590=NAND(n_10024,n_6207,n_6544)
n_7305=NAND(n_7304,u4_ep3_csr_1985)
n_11417=NAND(n_11401,n_10916,n_8374)
n_1673=NAND(u0_u0_ps_cnt_clr,u0_u0_T1_gt_5_0_mS)
n_5182=NAND(n_3531,n_3527,n_3942)
n_7381=NAND(n_7362,n_6576,n_1013,n_1872)
n_8439=NAND(n_8438,n_7002,n_8437)
n_8263=NAND(n_8262,n_6961,n_8261)
n_8277=NAND(n_11707,n_6975,n_8275)
n_1510=NAND(n_1509,n_2013)
n_4079=NAND(n_3227,n_1315,\u5_state_2_)
n_8327=NAND(n_6422,wb_data_i_6_)
n_9501=NAND(n_9182,n_9234)
n_8864=NAND(n_8490,n_8536)
n_10122=NAND(n_7237,n_8618,n_8803)
n_11335=NAND(n_10774,n_5711)
n_14223=NAND(n_13820,n_13821)
n_3557=NAND(u4_ep3_csr_1974,n_3975)
n_7994=NAND(n_8029,n_7993)
n_12961=NAND(n_12945,n_12895)
n_14446=NAND(n_14443,n_14445)
n_6506=NAND(n_5734,n_2270,n_2272)
n_5183=NAND(n_3541,n_3571,n_3963)
n_14306=NAND(n_12330,n_12352)
n_1615=NAND(u4_ep1_csr_1902,n_461)
n_5629=NAND(n_4913,n_4954)
n_13661=NAND(n_13659,n_13660,n_1846,u1_token_valid)
n_12786=NAND(n_13640,n_12708)
n_14318=NAND(n_13982,n_14317)
n_1478=NAND(n_2073,n_1477)
n_10892=NAND(n_10286,n_10893)
n_6135=NAND(n_6134,n_2958,n_2621)
n_8615=NAND(n_8029,u4_ep2_csr_1932)
n_5298=NAND(n_4193,n_3310,n_5035)
n_10073=NAND(n_7253,n_8007,n_9004)
n_11725=NAND(n_11468,phy_rst_pad_o)
n_6611=NAND(n_5665,\u4_u2_buf0_orig_29_)
n_2255=NAND(n_521,\u4_u0_dma_out_cnt_4_)
n_10661=NAND(n_3628,n_9174,n_7758,n_8492)
n_10047=NAND(n_7581,n_8554,n_8957)
n_4904=NAND(\u4_u2_buf0_orig_m3_1_,n_4955)
n_4235=NAND(n_4542,n_613)
n_10841=NAND(n_10218,phy_rst_pad_o)
n_10206=NAND(u4_u0_ep_match_r,buf0_set)
n_4877=NAND(n_4113,n_4876,u4_ep3_csr_1969)
n_12563=NAND(n_14460,u1_u3_size_next_r_71,n_12561)
n_11419=NAND(n_8154,n_10920,n_8440)
n_12303=NAND(n_14449,u1_u2_rd_buf_176)
n_11455=NAND(n_10973,phy_rst_pad_o)
n_11208=NAND(n_11692,n_10638,n_7819)
n_11465=NAND(n_10984,phy_rst_pad_o)
n_2137=NAND(n_2408,n_1345)
n_6283=NAND(n_6324,wb_data_i_13_)
n_14274=NAND(n_14272,n_14273)
n_11092=NAND(n_10540,n_6982)
n_7306=NAND(u4_ep3_csr_1984,n_7304)
n_4614=NAND(n_4671,n_4613,n_1760)
n_11795=NAND(n_11625,n_7028,phy_rst_pad_o,n_10559)
n_11437=NAND(n_10958,phy_rst_pad_o)
n_11658=NAND(n_11430,phy_rst_pad_o)
n_5195=NAND(n_4037,n_4063,n_1595,n_9750)
n_6957=NAND(n_10620,n_6956)
n_5971=NAND(n_6096,wb_data_i_21_)
n_10107=NAND(n_7609,n_7988,n_9065)
n_2243=NAND(n_504,\u4_u2_dma_out_cnt_5_)
n_9423=NAND(n_13132,n_137)
n_8043=NAND(n_8029,n_8041)
n_11244=NAND(n_10739,n_11656)
n_11211=NAND(n_11209,n_10642,n_8452)
n_1279=NAND(u1_sizu_c_389,n_8086)
n_8377=NAND(n_11404,n_6840,n_8376)
n_3089=NAND(n_743,n_5220)
n_7970=NAND(n_8029,u4_ep2_csr_1952)
n_5859=NAND(n_5380,n_5167,n_2002,n_13885)
n_477=NAND(n_284,n_231)
n_13485=NAND(n_13482,n_13484)
n_2343=NAND(n_1505,n_2342,n_2341)
n_6593=NAND(u4_ep2_csr_1947,n_5981)
n_7831=NAND(n_11692,n_6385,n_7830)
n_8863=NAND(n_8509,n_5582,n_7788)
n_5740=NAND(u0_u0_idle_cnt1_next_26,n_5739)
n_7798=NAND(n_5629,n_6574)
n_4262=NAND(n_3768,n_669,n_282,\u1_u2_state_6_)
n_7412=NAND(n_7105,n_6383)
n_4605=NAND(n_3173,n_3748)
n_8350=NAND(n_6420,wb_data_i_26_)
n_7380=NAND(n_6210,n_5903,n_5794)
n_12406=NAND(u1_u3_size_next_r_78,n_12416)
n_11704=NAND(n_11707,n_11316,n_8365)
n_3712=NAND(u4_ep3_csr_1956,n_710)
n_1205=NAND(n_233,u4_ep2_csr_1950)
n_8074=NAND(n_7179,n_7078)
n_7030=NAND(n_5877,n_6138,n_6020)
n_10039=NAND(n_8652,n_9372)
n_6397=NAND(n_7358,wb_data_i_25_)
n_7298=NAND(u4_ep3_csr_1982,n_7297)
n_10062=NAND(n_7258,n_8593,n_8981)
n_11633=NAND(n_11647,frm_nat_378)
n_13787=NAND(n_11679,n_11676)
n_5180=NAND(n_4109,n_4023,n_4498)
n_7864=NAND(n_4640,n_6246,n_5908,n_5789)
n_2013=NAND(n_759,\u4_u0_dma_out_cnt_7_)
n_7511=NAND(n_5060,n_7079,n_5059)
n_3658=NAND(\u0_u0_line_state_r_0_,\u0_u0_line_state_r_1_)
n_5311=NAND(wb_addr_i_2_,wb_addr_i_3_)
n_8170=NAND(n_6327,wb_data_i_18_)
n_10926=NAND(n_9184,rst_i)
n_4216=NAND(n_2006,n_2723)
n_11659=NAND(n_11404,n_11187,n_8380)
n_10241=NAND(n_10238,n_9289,\u5_state_0_)
n_5138=NAND(u0_u0_idle_cnt1_next_23,n_5739)
n_11693=NAND(n_11692,n_11304,n_8320)
n_13033=NAND(n_13006,n_10782)
n_4191=NAND(n_4789,n_4190,n_4189)
n_12567=NAND(n_13404,n_12461,n_13653)
n_10692=NAND(n_10362,u4_u0_r5)
n_10072=NAND(n_7599,n_7972,n_9036)
n_13746=NAND(n_1879,n_1919)
n_10024=NAND(buf0_rl,u4_u3_ep_match_r)
n_10112=NAND(n_7233,n_8587,n_8983)
n_11996=NAND(n_10426,n_10419,\u4_u0_dma_out_left_11_,n_11563)
n_1658=NAND(n_195,out_to_small)
n_4892=NAND(n_1614,n_2690)
n_6869=NAND(u4_ep2_csr_1928,n_6774)
n_3708=NAND(n_2431,\u4_u3_dma_out_cnt_0_)
n_6043=NAND(n_6051,wb_data_i_29_)
n_1682=NAND(n_1398,\u4_u2_dma_out_cnt_4_)
n_1001=NAND(\u4_u3_dma_in_cnt_9_,n_585)
n_6429=NAND(n_6413,wb_data_i_8_)
n_3171=NAND(n_2298,n_2049)
n_5731=NAND(n_4240,n_2264)
n_11458=NAND(n_10976,phy_rst_pad_o)
n_11572=NAND(n_8453,n_11087,n_8225)
n_1700=NAND(n_1699,n_1919)
n_7845=NAND(\u4_u3_dma_out_left_6_,n_852)
n_1749=NAND(n_642,n_8086)
n_8703=NAND(n_4898,n_4914)
n_10106=NAND(n_7606,n_7985,n_9064)
n_7967=NAND(n_8029,n_7966)
n_6592=NAND(n_6618,n_6591)
n_14349=NAND(n_14348,u1_u2_rd_buf_151)
n_7454=NAND(n_4188,n_306,n_6483,n_4980)
n_3697=NAND(n_1405,\u4_u1_dma_out_cnt_0_)
n_7094=NAND(n_2037,n_1661)
n_6269=NAND(n_1166,n_5266,n_6696)
n_6925=NAND(n_10636,\u4_u3_buf0_orig_29_)
n_10611=NAND(n_9906,u4_u1_r5)
n_10815=NAND(u4_ep1_dma_in_buf_sz1,n_7685)
n_2559=NAND(u1_u3_out_to_small_r,n_8086)
n_13681=NAND(n_13925,buf_149)
n_5402=NAND(n_12074,sram_data_i_15_)
n_7975=NAND(n_7974,n_4988)
n_2073=NAND(n_554,\u4_u2_dma_out_cnt_2_)
n_13561=NAND(n_14263,n_12738,n_13316)
n_5072=NAND(n_510,n_4309,n_3837)
n_2654=NAND(n_2958,n_185)
n_7992=NAND(n_8029,n_7991)
n_11097=NAND(n_10548,n_10620)
n_11214=NAND(n_8154,n_10644,n_8458)
n_8143=NAND(n_6319,wb_data_i_2_)
n_10116=NAND(n_7634,n_8588,n_8962)
n_7940=NAND(n_7529,phy_rst_pad_o)
n_6406=NAND(n_7358,wb_data_i_1_)
n_3368=NAND(n_1213,n_1005,n_738,n_1067)
n_4590=NAND(n_5950,n_6470,XcvSelect_pad_o)
n_11457=NAND(n_10975,phy_rst_pad_o)
n_14026=NAND(n_1481,n_14025)
n_13832=NAND(n_13828,n_13831)
n_11093=NAND(n_10542,n_6982)
n_4023=NAND(n_3003,n_2161,n_890)
n_8361=NAND(n_6424,wb_data_i_21_)
n_7002=NAND(n_7001,n_10636)
n_7357=NAND(n_7358,wb_data_i_16_)
n_7368=NAND(n_6291,n_5096,u1_u2_send_data_r)
n_7863=NAND(n_4987,n_6234,n_5934,n_5785)
n_10239=NAND(n_10238,n_9289,n_2362)
n_8618=NAND(n_8029,u4_ep2_csr_1925)
n_12516=NAND(n_14461,n_3018)
n_9123=NAND(n_7341,n_78)
n_8596=NAND(n_8029,u4_ep2_csr_1948)
n_4983=NAND(n_3902,n_4414)
n_1773=NAND(n_1167,n_1772)
n_8040=NAND(n_8029,u4_ep2_csr_1951)
n_7559=NAND(n_1250,n_279,n_1292)
n_2607=NAND(n_7070,n_1607)
n_3046=NAND(n_1011,n_4355)
n_6328=NAND(n_6324,wb_data_i_18_)
n_12681=NAND(n_12626,rst_i)
n_8238=NAND(n_6902,wb_data_i_29_)
n_9562=NAND(\u4_u3_buf0_orig_m3_8_,n_7809,n_9561)
n_3461=NAND(u4_ep2_csr_1942,n_3975)
n_5436=NAND(n_12074,sram_data_i_30_)
n_5431=NAND(n_12074,sram_data_i_28_)
n_6339=NAND(n_6338,wb_data_i_16_)
n_10426=NAND(n_10407,n_10425,n_9392,n_9032)
n_10314=NAND(u1_u0_rx_active_r,n_5385)
n_11547=NAND(n_8154,n_11094,n_8245)
n_6398=NAND(n_7358,wb_data_i_15_)
n_9485=NAND(n_7567,n_372,n_163,n_7944)
n_6817=NAND(n_6827,n_2677)
n_4017=NAND(n_3007,n_4016,n_6650)
n_11637=NAND(n_11647,frm_nat_375)
n_10499=NAND(n_10026,n_10636)
n_6819=NAND(n_6827,n_6818)
n_11054=NAND(n_10485,phy_rst_pad_o)
n_11316=NAND(n_10810,n_11329)
n_7843=NAND(n_4929,n_5853,n_5941,n_5770)
n_3998=NAND(n_3486,buf_179)
n_5273=NAND(n_4031,n_4542,n_562,n_3079)
n_4732=NAND(n_3816,n_3576,n_4758)
n_7834=NAND(n_6355,wb_data_i_10_)
n_7813=NAND(n_6354,wb_data_i_6_)
n_10123=NAND(n_7693,n_7970,n_9103)
n_8480=NAND(\u4_u2_buf0_orig_m3_11_,\u4_u2_buf0_orig_m3_10_)
n_5885=NAND(n_5009,n_4584,n_4255,n_5904)
n_8349=NAND(n_8347,n_6813,n_11656)
n_5071=NAND(n_6017,n_5070)
n_10324=NAND(n_9131,n_9130)
n_3617=NAND(n_3216,\u1_u1_state_2_,n_218)
n_12764=NAND(n_2758,n_4862,n_1168,n_2319)
n_10894=NAND(n_10287,n_10893)
n_4218=NAND(n_1920,n_2712)
n_13747=NAND(n_12344,n_13529)
n_2123=NAND(n_3289,n_1640)
n_7988=NAND(n_8029,n_7987)
n_7355=NAND(n_7358,wb_data_i_18_)
n_10421=NAND(\u4_u2_dma_out_left_8_,u4_ep2_csr_1933)
n_7367=NAND(n_6223,n_6485,n_6308)
n_12118=NAND(n_5756,n_12060,n_7349,n_7799)
n_12338=NAND(n_12340,u1_u2_rd_buf_154)
n_10838=NAND(n_10215,phy_rst_pad_o)
n_10491=NAND(n_9835,n_9272,n_9790,n_7419)
n_5735=NAND(n_1888,n_799,n_3743,n_3001)
n_11497=NAND(n_11016,n_11329)
n_9129=NAND(n_9123,n_9332)
n_1554=NAND(csr_123,n_977)
n_6136=NAND(\u4_u3_buf0_orig_m3_2_,\u4_u3_buf0_orig_m3_3_)
n_6201=NAND(n_2671,n_14334,n_3112,n_13580)
n_2171=NAND(n_632,\u4_u2_dma_out_cnt_1_)
n_11580=NAND(n_11161,phy_rst_pad_o)
n_2196=NAND(u4_ep3_csr_1963,\u4_u3_dma_out_cnt_7_)
n_6619=NAND(n_6618,n_597)
n_12186=NAND(n_12070,n_12032)
n_12262=NAND(n_12261,n_12416)
n_10129=NAND(n_7696,n_8027,n_9085)
n_3362=NAND(n_723,madr_197,madr_199,madr_198)
n_6293=NAND(n_6683,wb_data_i_16_)
n_5036=NAND(n_3785,n_3312,n_4686)
n_3628=NAND(n_2523,n_1140)
n_3047=NAND(n_882,n_4355)
n_8274=NAND(n_11656,n_6973,n_8273)
n_6069=NAND(n_6078,wb_data_i_20_)
n_12542=NAND(n_5119,u1_u3_size_next_r_77,n_12416)
n_8457=NAND(n_11656,n_7019,n_8455)
n_6365=NAND(n_6432,wb_data_i_21_)
n_8285=NAND(n_6902,wb_data_i_10_)
n_7942=NAND(n_7531,phy_rst_pad_o)
n_11589=NAND(n_11170,phy_rst_pad_o)
n_11248=NAND(n_10744,phy_rst_pad_o)
n_13920=NAND(n_13823,u1_u3_in_token)
n_13564=NAND(n_13561,n_13562,n_14136)
n_4067=NAND(n_1202,n_8091,n_716)
n_3413=NAND(u4_ep3_csr_1970,n_3975)
n_6236=NAND(n_5527,n_6254,n_6235)
n_2747=NAND(n_2746,n_2366,\u5_state_3_)
n_2784=NAND(\LineState_r_0_,n_3646)
n_10638=NAND(n_9916,n_10636)
n_6662=NAND(n_6661,n_6864)
n_12284=NAND(n_12301,u1_u2_rd_buf_139)
n_6813=NAND(n_6822,\u4_u0_buf0_orig_27_)
n_12676=NAND(n_12622,rst_i)
n_4536=NAND(n_3587,n_867)
n_11590=NAND(n_11171,n_11656)
n_10090=NAND(n_7683,n_8032,n_9044)
n_5987=NAND(n_6096,wb_data_i_20_)
n_9620=NAND(n_5887,u1_u3_tx_data_to,n_1143)
n_14351=NAND(n_14209,n_14206)
n_3198=NAND(n_1772,n_1892)
n_4071=NAND(n_2394,n_7807,n_1431)
n_8264=NAND(n_6902,wb_data_i_19_)
n_10876=NAND(n_10258,n_10887)
n_1792=NAND(n_3699,n_2281,n_2410)
n_12291=NAND(n_14006,u1_u2_rd_buf_169)
n_1814=NAND(n_1789,\u1_u3_rx_ack_to_cnt_3_)
n_7356=NAND(n_7358,wb_data_i_17_)
n_11549=NAND(n_8154,n_11095,n_8247)
n_8261=NAND(n_6326,wb_data_i_1_)
n_11240=NAND(n_10734,phy_rst_pad_o)
n_3367=NAND(n_997,n_1216,n_709,n_1053)
n_7979=NAND(n_8029,n_7978)
n_11634=NAND(n_11647,frm_nat_377)
n_10064=NAND(n_7226,n_8604,n_8884)
n_6029=NAND(n_6096,wb_data_i_26_)
n_6649=NAND(n_5982,n_4225)
n_7457=NAND(n_5561,n_4590,n_6022)
n_3041=NAND(n_3049,u1_sizu_c_389)
n_8482=NAND(\u4_u1_buf0_orig_m3_11_,\u4_u1_dma_in_cnt_11_)
n_6642=NAND(n_6641,n_5665)
n_10429=NAND(n_10409,n_10428,n_9393,n_9012)
n_10993=NAND(n_9414,n_7860,n_10410)
n_5732=NAND(n_5109,n_2844)
n_9283=NAND(n_9561,\u4_u3_buf0_orig_m3_9_,\u4_u3_dma_in_cnt_9_)
n_4634=NAND(n_4129,n_2824,n_4128,n_2503)
n_4196=NAND(n_3708,n_2387,n_3730,n_2414)
n_11660=NAND(n_11647,n_5849)
n_4884=NAND(n_2788,n_2674,n_1595,n_3323)
n_5808=NAND(n_5213,n_4857)
n_8082=NAND(n_7348,n_4478,n_1417,n_4021)
n_7926=NAND(n_6484,madr_209)
n_2178=NAND(n_1013,n_1266)
n_7499=NAND(\u4_u2_buf0_orig_m3_11_,\u4_u2_dma_in_cnt_11_)
n_9763=NAND(n_9362,n_13081)
n_6494=NAND(n_5731,n_2304,n_2701)
n_3034=NAND(n_7094,n_2556)
n_8183=NAND(n_6327,wb_data_i_12_)
n_5733=NAND(n_4246,n_2283)
n_1825=NAND(n_497,n_444)
n_8125=NAND(n_6320,wb_data_i_9_)
n_11278=NAND(n_11401,n_10665,n_7832)
n_7526=NAND(n_7525,n_7524)
n_10091=NAND(n_7666,n_8026,n_9045)
n_9275=NAND(\u4_u2_buf0_orig_m3_4_,n_6863,n_9274)
n_8002=NAND(n_8029,n_8001)
n_13567=NAND(n_13564,n_13905,n_13566)
n_1470=NAND(n_11401,dma_req_o_2_)
n_5008=NAND(n_4591,n_5317)
n_8351=NAND(n_8350,n_6815,n_11656)
n_10674=NAND(n_10255,n_10887)
n_11445=NAND(n_10963,phy_rst_pad_o)
n_8588=NAND(n_8029,n_1398)
n_14430=NAND(n_14428,n_14429)
n_8369=NAND(n_6422,wb_data_i_18_)
n_7019=NAND(n_10636,\u4_u3_buf0_orig_24_)
n_2543=NAND(n_9,n_8359)
n_6402=NAND(n_7358,wb_data_i_6_)
n_12247=NAND(\u1_u3_new_size_6_,\u1_u3_new_size_7_,\u1_u3_new_size_9_,\u1_u3_new_size_8_)
n_3555=NAND(n_3725,n_1541)
n_13798=NAND(n_13796,n_13797)
n_11512=NAND(n_11231,phy_rst_pad_o)
n_13982=NAND(n_13981,u1_u2_rd_buf_127)
n_6337=NAND(n_6338,wb_data_i_19_)
n_9012=NAND(n_2312,n_8655,n_6157,n_7474)
n_8180=NAND(n_11404,n_6636,n_8179)
n_12524=NAND(\u1_u3_new_size_10_,n_3018)
n_6348=NAND(n_6338,wb_data_i_1_)
n_7011=NAND(n_10636,n_7010)
n_11006=NAND(n_11401,n_10384,n_8149)
n_4729=NAND(n_3815,\u4_u0_dma_in_cnt_3_,n_4757)
n_7804=NAND(n_7803,\u4_u1_dma_in_cnt_11_)
n_9241=NAND(n_8058,n_8057)
n_8366=NAND(n_11671,n_6830,n_8365)
n_5063=NAND(n_5062,n_4988)
n_10159=NAND(n_9711,n_10314)
n_740=NAND(n_1220,u4_u0_int_stat_952)
n_12476=NAND(n_4867,n_3794)
n_6922=NAND(n_6921,n_6982)
n_11573=NAND(n_11155,phy_rst_pad_o)
n_6984=NAND(n_6983,n_6982)
n_12905=NAND(n_13107,u0_drive_k,DataOut_pad_o_6_)
n_4012=NAND(u0_u0_T1_gt_3_0_mS,n_205)
n_5979=NAND(n_6096,wb_data_i_24_)
n_11069=NAND(n_11404,n_10204,n_8135)
n_3210=NAND(n_2327,n_1859)
n_6682=NAND(n_2516,n_6864)
n_14317=NAND(n_14449,u1_u2_rd_buf_174)
n_5439=NAND(n_4824,n_3934)
n_3520=NAND(u1_u2_dtmp_r_79,n_3706)
n_12037=NAND(n_11927,n_890,n_11628,n_11798)
n_14161=NAND(n_13591,n_13582,n_2610)
n_7766=NAND(\u4_u1_dma_in_cnt_10_,\u4_u1_dma_in_cnt_11_)
n_10856=NAND(n_10231,phy_rst_pad_o)
n_10995=NAND(n_10430,n_11483)
n_4290=NAND(n_8936,n_4445)
n_6932=NAND(n_6931,n_6982)
n_6788=NAND(n_6822,n_6787)
n_14212=NAND(n_14348,u1_u2_rd_buf_150)
n_10480=NAND(n_9877,n_10636)
n_3317=NAND(n_4067,\u4_u2_dma_in_cnt_9_,n_2037)
n_7070=NAND(n_680,n_1635)
n_4142=NAND(n_3856,n_1142,n_700,n_2239)
n_4860=NAND(n_4888,n_1154)
n_4624=NAND(n_4623,n_7012)
n_7819=NAND(n_6353,wb_data_i_27_)
n_10204=NAND(n_9734,n_10893)
n_11492=NAND(n_11993,n_11036)
n_10606=NAND(n_3053,u1_token_valid)
n_11400=NAND(n_11404,n_10903,n_8166)
n_8156=NAND(n_6320,wb_data_i_24_)
n_4104=NAND(n_2840,n_2990)
n_7839=NAND(\u4_u3_buf0_orig_m3_11_,\u4_u3_buf0_orig_m3_10_)
n_1030=NAND(n_8676,funct_adr_194)
n_3173=NAND(n_3179,n_3203)
n_6708=NAND(n_5981,n_195)
n_6710=NAND(u4_ep3_csr_1971,n_6890)
n_6665=NAND(u4_ep1_csr_1910,n_5982)
n_9768=NAND(n_9370,n_13081)
n_7375=NAND(n_6216,n_5776,n_5940)
n_2071=NAND(n_861,n_2070)
n_2815=NAND(n_858,n_2746,n_2814)
n_4526=NAND(n_3853,n_888,n_641,n_2687)
n_11319=NAND(n_10813,n_11317)
n_9787=NAND(n_9447,n_4,n_9440)
n_14001=NAND(n_13238,n_14000,n_13237)
n_13348=NAND(n_13345,n_13346,n_13347)
n_5863=NAND(n_4587,n_4927)
n_6865=NAND(u4_ep1_csr_1911,n_6864)
n_8447=NAND(phy_rst_pad_o,n_6925,n_8445)
n_14024=NAND(n_13389,buf_150)
n_9446=NAND(n_1757,n_9447)
n_5886=NAND(u0_u0_idle_cnt1_next_27,n_5739)
n_5690=NAND(u0_u0_me_ps2_0_5_ms,u0_u0_me_cnt_100_ms)
n_8134=NAND(n_11692,n_6603,n_8133)
n_3443=NAND(n_984,n_2479)
n_9952=NAND(n_9322,u4_u3_r5)
n_13717=NAND(n_12880,n_13382)
n_2783=NAND(n_3298,\u4_inta_msk_3_)
n_10380=NAND(n_9596,u4_u2_r5)
n_8049=NAND(n_8029,u4_ep2_csr_1939)
n_11447=NAND(n_10964,phy_rst_pad_o)
n_1253=NAND(\u4_u2_dma_in_cnt_5_,n_558)
n_9801=NAND(n_9185,n_9435)
n_12883=NAND(n_13566,n_12857)
n_6703=NAND(u4_ep3_csr_1973,n_6032)
n_6652=NAND(\u4_u1_dma_in_cnt_6_,n_5657)
n_8539=NAND(n_8538,idin_322)
n_6290=NAND(n_6324,wb_data_i_21_)
n_2316=NAND(\u4_u1_dma_in_cnt_6_,n_695)
n_7959=NAND(n_8029,n_7958)
n_4722=NAND(n_4134,n_2850,n_4133,n_2651)
n_7086=NAND(n_7012,n_1147)
n_5283=NAND(n_13386,buf_182)
n_11241=NAND(n_10735,n_11656)
n_2851=NAND(n_2724,n_2850)
n_5523=NAND(n_2657,wb_addr_i_4_)
n_8567=NAND(n_8029,n_8566)
n_8045=NAND(n_8029,n_8044)
n_10108=NAND(n_7612,n_8030,n_9068)
n_14251=NAND(n_13983,n_14209)
n_8254=NAND(n_6326,wb_data_i_22_)
n_3906=NAND(n_6145,n_3975)
n_4074=NAND(n_2756,n_2755)
n_12586=NAND(n_5625,n_12522)
n_3674=NAND(n_3673,n_3230)
n_6333=NAND(n_6338,wb_data_i_24_)
n_10891=NAND(n_10283,n_10893)
n_1480=NAND(n_679,\u1_u3_rx_ack_to_cnt_3_,\u1_u3_rx_ack_to_cnt_4_,\u1_u3_rx_ack_to_cnt_2_)
n_4582=NAND(\u5_state_2_,n_4591)
n_8491=NAND(\u4_u1_dma_out_left_7_,n_1140)
n_10960=NAND(n_10601,n_6982)
n_8149=NAND(n_6310,wb_data_i_27_)
n_13797=NAND(n_11679,n_13790,n_11676)
n_6287=NAND(n_6683,wb_data_i_24_)
n_7029=NAND(n_2758,n_2379,\u1_u1_state_3_)
n_7007=NAND(n_7006,n_10636)
n_9243=NAND(n_8293,n_6081)
n_6888=NAND(n_6032,u4_ep3_csr_1969)
n_12568=NAND(n_14456,n_4867,u1_sizu_c_396)
n_3143=NAND(n_3583,n_1168)
n_11642=NAND(n_11647,frm_nat_373)
n_2913=NAND(n_2616,n_1848)
n_5829=NAND(n_5814,n_5124)
n_10163=NAND(n_9715,n_10314)
n_7836=NAND(n_6353,wb_data_i_7_)
n_10048=NAND(n_7143,n_8555,n_8958)
n_3614=NAND(n_2865,n_630)
n_8583=NAND(n_8029,n_8582)
n_9621=NAND(n_4137,n_4143,n_702)
n_6992=NAND(n_6991,n_10636)
n_3269=NAND(n_888,n_713)
n_13635=NAND(n_13633,n_13634)
n_3066=NAND(u4_ep3_csr_1956,n_3975)
n_6360=NAND(n_10648,\u4_u3_buf0_orig_19_)
n_11068=NAND(n_11404,n_10203,n_8133)
n_2889=NAND(n_3572,n_1542)
n_9642=NAND(n_7948,n_8662,n_5937,n_5792)
n_8347=NAND(n_6420,wb_data_i_27_)
n_12424=NAND(n_12304,n_12205,n_12206)
n_10392=NAND(n_10391,n_9339)
n_14032=NAND(n_13681,n_13680)
n_6996=NAND(n_6995,n_10636)
n_2644=NAND(n_2643,n_1534)
n_1637=NAND(\u0_u0_idle_cnt1_0_,n_1673)
n_8292=NAND(n_11404,n_6994,n_8290)
n_4221=NAND(n_2234,n_2718)
n_1145=NAND(n_8682,n_235)
n_10066=NAND(n_7161,n_8569,n_8987)
n_5415=NAND(n_12074,sram_data_i_18_)
n_8600=NAND(n_8029,n_8599)
n_11789=NAND(n_11381,u1_sizu_c_389)
n_4308=NAND(n_1259,n_4038,\u4_u1_dma_in_cnt_0_,n_2285)
n_2338=NAND(frm_nat_355,frm_nat_356,frm_nat_358,frm_nat_357)
n_5419=NAND(n_12074,sram_data_i_27_)
n_4712=NAND(n_3583,n_2869)
n_4088=NAND(n_4133,n_1638)
n_11727=NAND(n_11470,phy_rst_pad_o)
n_2927=NAND(n_1206,n_4355)
n_7013=NAND(n_10636,n_7012)
n_4719=NAND(n_2236,n_2235)
n_10409=NAND(n_3622,n_8739,n_7845,n_7889)
n_11719=NAND(n_11209,n_11336,n_8385)
n_9738=NAND(n_9157,u4_u3_r5)
n_10131=NAND(n_7275,n_8046,n_9108)
n_12903=NAND(n_13107,u0_drive_k,DataOut_pad_o_7_)
n_9737=NAND(n_9159,u4_u3_r5)
n_11194=NAND(n_8154,n_10615,n_8238)
n_867=NAND(n_444,\u4_u1_dma_in_cnt_5_)
n_5593=NAND(n_5592,n_11692)
n_8508=NAND(n_5254,n_1598,n_6431,n_4510)
n_13895=NAND(n_14255,n_14253,n_14252)
n_4528=NAND(n_4527,n_609,n_503,n_2675)
n_3732=NAND(n_3731,n_855,n_2191,n_1240)
n_8563=NAND(n_8029,n_8562)
n_14425=NAND(n_14422,n_14424)
n_12030=NAND(n_11921,n_13911)
n_14480=NAND(u1_u2_rd_buf_141,n_14313)
n_12522=NAND(u4_u1_dma_req_in_hold2,u4_u1_dma_req_in_hold,dma_req_o_1_,n_1311)
n_2509=NAND(n_2713,n_2629)
n_7475=NAND(n_4191,n_234,n_6510,n_5000)
n_3076=NAND(n_708,n_4355)
n_5334=NAND(n_5036,n_3415,n_5333,n_7076)
n_8286=NAND(n_11404,n_6984,n_8285)
n_12264=NAND(n_12263,n_12416)
n_6034=NAND(n_6096,wb_data_i_16_)
n_5546=NAND(n_6484,madr_198)
n_6880=NAND(u4_ep3_csr_1975,n_6032)
n_13719=NAND(n_13717,n_13718)
n_5191=NAND(n_3557,n_3054,n_3931)
n_3676=NAND(n_1204,n_7766,n_547)
n_12788=NAND(n_12711,n_14415)
n_7291=NAND(n_5585,n_5268,n_7722)
n_2880=NAND(n_2903,n_2879,n_2878,n_313)
n_11710=NAND(n_8262,n_11275,n_8388)
n_4652=NAND(n_3277,n_4078,n_2585,n_3056)
n_693=NAND(n_8833,n_8830)
n_1975=NAND(n_3576,\u4_u3_dma_in_cnt_4_)
n_3668=NAND(n_3776,\u4_u3_dma_out_cnt_5_)
n_9548=NAND(u4_u2_ep_match_r,buf0_set)
n_11195=NAND(n_8262,n_10616,n_8254)
n_5692=NAND(u0_u0_idle_cnt1_next_24,n_5739)
n_6332=NAND(n_6338,wb_data_i_18_)
n_9124=NAND(n_8056,n_9123)
n_4158=NAND(n_3260,n_3731,n_3770)
n_13910=NAND(n_13908,n_13909)
n_3526=NAND(u4_ep2_csr_1941,n_3975)
n_699=NAND(n_698,u4_u3_int_stat_960)
n_6743=NAND(u4_ep0_csr_1886,n_6755)
n_6329=NAND(n_6338,wb_data_i_3_)
n_11601=NAND(n_11183,n_11656)
n_6414=NAND(n_6413,wb_data_i_1_)
n_12683=NAND(n_12627,rst_i)
n_13909=NAND(n_11662,n_11678,n_11372)
n_13841=NAND(n_13840,rst_i)
n_11450=NAND(n_10968,phy_rst_pad_o)
n_12032=NAND(n_9834,n_12031)
n_502=NAND(n_136,n_222)
n_2444=NAND(n_2711,n_2662)
n_14415=NAND(n_14413,n_14414)
n_2411=NAND(n_689,\u4_u1_dma_out_cnt_1_)
n_7476=NAND(n_7475,\u4_u3_dma_in_cnt_11_)
n_7508=NAND(n_4495,n_7065,n_5110,n_5715)
n_7716=NAND(idin_323,n_7715)
n_7770=NAND(n_5265,n_5165,n_7769,n_5286)
n_2307=NAND(u4_ep0_csr_1870,\u4_u0_dma_out_cnt_7_)
n_5113=NAND(\u4_u3_dma_out_left_2_,n_368)
n_14319=NAND(n_14050,u1_u2_rd_buf_158)
n_2376=NAND(n_4131,n_2628)
n_8440=NAND(n_6353,wb_data_i_31_)
n_7501=NAND(n_6318,n_1277,n_7500)
n_4618=NAND(n_4617,n_2051)
n_14291=NAND(n_12178,u1_u2_rd_buf_181)
n_455=NAND(n_316,u1_token_fadr_543)
n_11622=NAND(n_11063,n_7806)
n_4602=NAND(n_2316,n_1416,n_6652)
n_5280=NAND(n_4912,\u5_state_3_)
n_6747=NAND(u4_ep0_csr_1869,n_6755)
n_11635=NAND(n_11647,frm_nat_376)
n_5178=NAND(n_3887,n_3058,n_3945)
n_1981=NAND(n_3485,n_1679)
n_5551=NAND(n_6484,madr_199)
n_11739=NAND(n_11645,n_8670)
n_4555=NAND(n_4584,n_11692)
n_7017=NAND(n_10636,n_2187)
n_9564=NAND(n_7363,n_8791,n_7381)
n_8708=NAND(n_1234,n_1227,n_691,n_7104)
n_7985=NAND(n_8029,n_7984)
n_14314=NAND(n_14313,u1_u2_rd_buf_142)
n_4084=NAND(n_3235,n_3234)
n_6295=NAND(n_6324,wb_data_i_15_)
n_3319=NAND(n_2238,\u0_u0_idle_cnt1_0_,\u0_u0_idle_cnt1_2_,\u0_u0_idle_cnt1_1_)
n_10843=NAND(n_10220,phy_rst_pad_o)
n_7832=NAND(n_6355,wb_data_i_11_)
n_5282=NAND(n_13386,buf_183)
n_8181=NAND(n_6327,wb_data_i_13_)
n_11598=NAND(n_11180,phy_rst_pad_o)
n_14136=NAND(\u1_u3_adr_r_2_,n_14459)
n_12534=NAND(n_11070,n_11994,n_12386)
n_10058=NAND(n_7642,n_7969,n_8941)
n_6609=NAND(n_6608,n_5665)
n_4655=NAND(n_4026,n_3354)
n_4591=NAND(n_2782,wb_addr_i_17_)
n_11396=NAND(n_11692,n_10890,n_8156)
n_2050=NAND(n_1339,n_2049)
n_11387=NAND(n_11401,n_10885,n_8127)
n_5252=NAND(n_2574,n_3629,n_7321)
n_11651=NAND(n_11645,u1_token_fadr)
n_4667=NAND(n_2810,n_3746)
n_1251=NAND(n_6156,n_767)
n_4301=NAND(u4_ep0_csr_1892,n_3975)
n_14328=NAND(n_3627,n_2169)
n_3085=NAND(n_1214,n_4355)
n_2086=NAND(n_673,\u4_u2_dma_in_cnt_4_)
n_2310=NAND(\u4_u3_dma_in_cnt_6_,n_684)
n_2713=NAND(n_2505,\u4_u3_dma_out_cnt_2_)
n_3542=NAND(n_8031,n_3977)
n_3607=NAND(n_13582,n_1150,n_294)
n_11303=NAND(n_8471,n_10489,n_8230)
n_12725=NAND(n_12572,n_12564,n_12571)
n_11393=NAND(n_11401,n_10888,n_8145)
n_6917=NAND(n_6919,wb_data_i_25_)
n_14027=NAND(n_2002,n_1481)
n_13748=NAND(n_14313,u1_u2_rd_buf_144)
n_2608=NAND(n_7076,n_1054)
n_8235=NAND(n_8259,n_6944,n_8234)
n_10084=NAND(n_7639,n_8045,n_9031)
n_5190=NAND(n_3547,n_3086,n_3929)
n_6719=NAND(u4_ep3_csr_1956,n_6890)
n_7857=NAND(n_4631,n_6252,n_5942,n_5799)
n_14350=NAND(n_14346,n_14349)
n_3088=NAND(u4_ep3_csr_1957,n_3975)
n_6754=NAND(n_1177,n_5728)
n_8716=NAND(n_9607,n_8055)
n_11585=NAND(n_11166,phy_rst_pad_o)
n_4242=NAND(n_4241,n_2290,n_2243)
n_11205=NAND(n_11209,n_10635,n_7817)
n_1592=NAND(n_8849,n_8847,n_8844,n_8817)
n_11579=NAND(n_11160,phy_rst_pad_o)
n_10496=NAND(n_9961,n_10648)
n_6444=NAND(n_6443,n_10629)
n_694=NAND(u1_sizu_c_395,u1_sizu_c_396)
n_9248=NAND(n_8401,n_6430)
n_13907=NAND(n_10516,n_10520,n_11043,n_11029)
n_11337=NAND(n_11404,n_10650,n_7826)
n_3784=NAND(n_1792,n_2704)
n_6400=NAND(n_7358,wb_data_i_8_)
n_11993=NAND(n_13198,u1_adr_263)
n_5099=NAND(n_2753,n_4712,n_1541)
n_2750=NAND(n_1076,n_2045)
n_5179=NAND(n_3066,n_3535,n_3995)
n_3123=NAND(n_802,\u4_u3_dma_out_cnt_10_)
n_9403=NAND(n_9402,n_6562)
n_6386=NAND(n_6432,wb_data_i_13_)
n_9739=NAND(n_9160,u4_u3_r5)
n_13003=NAND(n_14434,n_12606,n_13030)
n_11418=NAND(n_11401,n_10918,n_8383)
n_9487=NAND(\u4_u1_buf0_orig_m3_4_,n_7106,n_9486)
n_2241=NAND(n_7086,n_802)
n_2808=NAND(n_3712,n_2078)
n_2785=NAND(n_3298,\u4_inta_msk_1_)
n_11584=NAND(n_11165,phy_rst_pad_o)
n_7822=NAND(n_6354,wb_data_i_20_)
n_8554=NAND(n_8029,u4_ep2_csr_1933)
n_11412=NAND(n_11411,n_10912,n_8341)
n_12105=NAND(n_2433,u1_u3_match_r)
n_3177=NAND(n_2106,n_2118)
n_8148=NAND(n_8154,n_6592,n_8147)
n_8227=NAND(n_6326,wb_data_i_5_)
n_10032=NAND(n_2865,n_3289,n_221,n_3288)
n_5070=NAND(n_4263,n_4262)
n_6172=NAND(n_5390,n_5847)
n_6695=NAND(u4_ep3_csr_1963,n_6032)
n_14192=NAND(tx_ready,\u1_u1_state_1_,u1_u1_tx_valid_r)
n_6838=NAND(n_6837,n_6845)
n_5960=NAND(n_4637,n_3737,n_4977)
n_6895=NAND(n_6894,n_6032)
n_11716=NAND(n_11380,phy_rst_pad_o)
n_3537=NAND(n_3538,u1_u2_dtmp_r_72)
n_11720=NAND(n_11707,n_11314,n_8361)
n_6396=NAND(n_7358,wb_data_i_26_)
n_12281=NAND(n_14006,u1_u2_rd_buf_170)
n_12716=NAND(n_12656,n_11692)
n_12061=NAND(n_10492,n_12060)
n_13587=NAND(n_4898,n_4897,n_2314)
n_4305=NAND(n_3975,u4_ep3_csr_1969)
n_6802=NAND(n_6801,n_5711)
n_7345=NAND(n_6919,wb_data_i_2_)
n_11087=NAND(n_10504,n_6982)
n_6903=NAND(u4_ep2_csr_1940,n_5981)
n_13631=NAND(n_13475,n_13476,n_13477)
n_5632=NAND(u4_u2_dma_req_out_hold,n_4878,dma_req_o_2_)
n_8463=NAND(n_6354,wb_data_i_16_)
n_11056=NAND(n_11055,n_9125)
n_10098=NAND(n_7192,n_8607,n_9055)
n_6298=NAND(n_6324,wb_data_i_3_)
n_10203=NAND(n_9733,n_10887)
n_11754=NAND(n_11518,n_10827)
n_5272=NAND(n_5285,\u1_u3_state_2_)
n_3525=NAND(n_3975,u4_ep3_csr_1980)
n_1135=NAND(n_394,n_294)
n_10104=NAND(n_7645,n_8613,n_9144)
n_10424=NAND(n_10661,n_10423,n_9391,n_8954)
n_3843=NAND(n_3842,n_605)
n_3437=NAND(n_1283,n_2602,n_2853)
n_5175=NAND(n_3526,n_3085,n_3930)
n_4194=NAND(n_3699,n_2281,n_3729,n_2410)
n_6363=NAND(n_3562,n_2676,n_1822,n_3096)
n_2734=NAND(n_1447,n_1772)
n_3191=NAND(n_2063,n_5331)
n_10121=NAND(n_7272,n_8594,n_9101)
n_7379=NAND(n_5851,n_5895,n_5769)
n_3530=NAND(u1_u2_dtmp_r_76,n_3538)
n_3772=NAND(n_1294,n_2774)
n_12572=NAND(n_14457,csr_102)
n_4644=NAND(n_4643,n_4988)
n_2843=NAND(n_3502,n_394)
n_525=NAND(n_524,n_523)
n_11099=NAND(n_10551,n_6982)
n_10133=NAND(n_7235,n_8048,n_9112)
n_11695=NAND(n_11401,n_11307,n_8335)
n_12000=NAND(n_11999,n_13825)
n_2450=NAND(n_3695,n_2014)
n_2278=NAND(n_526,\u4_u0_dma_out_cnt_6_)
n_6068=NAND(n_6078,wb_data_i_21_)
n_8267=NAND(n_11656,n_6967,n_8266)
n_1431=NAND(n_2393,n_585)
n_6508=NAND(n_6506,n_3750)
n_6796=NAND(n_6795,n_5711)
n_6757=NAND(n_2520,n_6755)
n_8717=NAND(n_6563,n_5634)
n_4999=NAND(n_3395,n_3127)
n_6964=NAND(n_6963,n_1736)
n_8546=NAND(n_8538,idin_323)
n_7818=NAND(n_8438,n_6438,n_7817)
n_8384=NAND(n_11404,n_6847,n_8383)
n_2724=NAND(n_2516,\u4_u1_dma_out_cnt_2_)
n_11544=NAND(n_11404,n_11092,n_8759)
n_11277=NAND(n_11209,n_10664,n_8465)
n_13971=NAND(n_12338,n_12288)
n_7974=NAND(n_6477,n_2336,n_2763,n_3304)
n_2744=NAND(n_2743,n_3200)
n_11714=NAND(n_11385,phy_rst_pad_o)
n_10035=NAND(n_9132,n_9126)
n_13482=NAND(n_14276,n_13481)
n_4698=NAND(n_3444,n_3476,n_1628)
n_13090=NAND(u1_u3_no_bufs1,u1_u3_no_bufs0,n_3867)
n_8138=NAND(n_11401,n_6607,n_8137)
n_8344=NAND(phy_rst_pad_o,n_6809,n_8343)
n_11503=NAND(n_8453,n_10674,n_8179)
n_10651=NAND(n_9935,n_10636)
n_6479=NAND(n_5817,n_2745,n_4598,n_4157)
n_12596=NAND(n_12163,n_3771,n_1376)
n_10256=NAND(n_9525,n_1532,n_8359)
n_8282=NAND(n_6326,wb_data_i_11_)
n_11383=NAND(n_11062,n_11692)
n_5186=NAND(n_3088,n_3534,n_3971)
n_8221=NAND(n_6326,wb_data_i_8_)
n_1432=NAND(n_1001,n_1431)
n_604=NAND(u4_ep0_csr_1871,\u4_u0_dma_out_cnt_8_)
n_6016=NAND(n_6017,n_5070,\u1_u2_state_3_)
n_6300=NAND(n_6683,wb_data_i_10_)
n_6372=NAND(n_6432,wb_data_i_18_)
n_12277=NAND(n_14449,u1_u2_rd_buf_179)
n_5185=NAND(n_3556,n_3550,n_3991)
n_11702=NAND(n_11401,n_11312,n_8354)
n_735=NAND(u4_ep2_csr_1933,\u4_u2_dma_out_cnt_8_)
n_12816=NAND(n_12725,\u1_u3_adr_r_7_)
n_11959=NAND(n_14381,n_14325)
n_6867=NAND(u4_ep2_csr_1942,n_5981)
n_8158=NAND(n_6320,wb_data_i_23_)
n_3482=NAND(csr_123,n_1856)
n_5631=NAND(u4_u3_dma_req_out_hold,n_4876,dma_req_o_3_)
n_14353=NAND(n_14302,n_14303)
n_13729=NAND(n_14457,n_3359)
n_3262=NAND(n_2273,n_489)
n_2812=NAND(n_283,n_252)
n_7185=NAND(n_11026,n_2191,u1_u3_buffer_done,u1_u3_buf1_not_aloc)
n_13110=NAND(n_13067,n_14371)
n_4103=NAND(n_4102,n_2774,n_202)
n_12352=NAND(n_12342,u1_u2_rd_buf_180)
n_1447=NAND(n_6152,n_784)
n_14133=NAND(n_14387,n_14208)
n_4931=NAND(n_4087,n_4930)
n_8128=NAND(n_11411,n_6588,n_8127)
n_1757=NAND(n_2647,n_1380)
n_4785=NAND(n_3860,n_1964,n_483)
n_5007=NAND(n_13923,n_5122)
n_5157=NAND(n_4434,n_3940)
n_11921=NAND(n_11920,n_13913)
n_6410=NAND(n_7358,wb_data_i_10_)
n_8368=NAND(n_11411,n_6832,n_8367)
n_11593=NAND(n_11175,phy_rst_pad_o)
n_2145=NAND(\u0_u0_idle_cnt1_2_,n_1673)
n_3399=NAND(n_3398,\u0_u0_idle_cnt1_6_)
n_12525=NAND(n_12524,n_12193,n_12535)
n_6389=NAND(n_6413,wb_data_i_10_)
n_10650=NAND(n_9933,n_10636)
n_8667=NAND(n_4861,n_13582,n_590,n_394)
n_726=NAND(n_8859,n_8839)
n_12812=NAND(n_12818,n_12753)
n_6081=NAND(n_3100,n_2533,n_1980,n_3125)
n_8141=NAND(n_6327,wb_data_i_30_)
n_7304=NAND(uc_bsel_set,u4_u3_ep_match_r)
n_14272=NAND(n_14270,n_14265)
n_12354=NAND(n_12183,n_12116)
n_2404=NAND(n_679,\u1_u3_rx_ack_to_cnt_3_,\u1_u3_rx_ack_to_cnt_2_,n_1788)
n_6412=NAND(n_6413,wb_data_i_12_)
n_10835=NAND(n_10212,phy_rst_pad_o)
n_10528=NAND(n_5263,n_9840)
n_6436=NAND(n_6435,n_10629)
n_6607=NAND(n_6606,n_5665)
n_10853=NAND(n_10228,phy_rst_pad_o)
n_2194=NAND(n_504,n_558)
n_4886=NAND(n_1608,n_2696)
n_8376=NAND(n_6420,wb_data_i_15_)
n_8551=NAND(n_8552,n_6164)
n_10918=NAND(n_10313,n_6827)
n_4076=NAND(n_2332,n_2235)
n_10836=NAND(n_10213,phy_rst_pad_o)
n_6730=NAND(u4_ep1_csr_1893,n_5982)
n_3717=NAND(n_2580,n_1137)
n_10632=NAND(n_9925,n_10648)
n_4607=NAND(n_2741,n_3754)
n_10059=NAND(n_7201,n_8561,n_9084)
n_5953=NAND(u4_ep2_inta,u4_ep3_inta,u4_ep0_inta,n_4679)
n_3666=NAND(n_5584,n_6470)
n_4625=NAND(n_4146,n_3089)
n_6080=NAND(n_6078,wb_data_i_24_)
n_10857=NAND(n_10232,phy_rst_pad_o)
n_11751=NAND(\u1_u3_new_size_4_,n_3485)
n_1590=NAND(n_11401,dma_req_o_0_)
n_11588=NAND(n_11169,phy_rst_pad_o)
n_7952=NAND(n_7951,n_4988)
n_5301=NAND(n_4655,n_4001,n_2102)
n_11613=NAND(n_11269,n_11656)
n_3176=NAND(n_3175,n_3185)
n_7073=NAND(\u4_u1_dma_out_left_2_,n_5349)
n_11212=NAND(n_8154,n_10643,n_8455)
n_4168=NAND(n_2415,frm_nat_360,frm_nat_362,frm_nat_361)
n_11453=NAND(n_10970,n_11692)
n_6455=NAND(n_6476,n_5314)
n_2891=NAND(n_682,\u4_u1_dma_out_cnt_10_)
n_11336=NAND(n_10780,n_11329)
n_11340=NAND(n_11404,n_10500,n_7815)
n_12777=NAND(n_11964,n_10390,n_5245,n_12640)
n_6291=NAND(n_2660,n_1656,n_6099,n_5088)
n_8355=NAND(n_11411,n_6819,n_8354)
n_4220=NAND(n_2376,n_2714)
n_5200=NAND(n_5268,n_5584,n_3223)
n_6346=NAND(n_6338,wb_data_i_2_)
n_10443=NAND(n_10013,u4_u1_r5)
n_6323=NAND(n_6338,wb_data_i_27_)
n_8760=NAND(phy_rst_pad_o,n_7351,n_8759)
n_10157=NAND(n_9708,n_10314)
n_6734=NAND(u4_ep0_csr_1881,n_6755)
n_11275=NAND(n_10724,n_11329)
n_4535=NAND(n_2552,n_3226,n_4523)
n_8613=NAND(n_8029,n_8612)
n_11202=NAND(n_11401,n_10631,n_8398)
n_3129=NAND(n_2674,n_294)
n_6321=NAND(n_6683,wb_data_i_6_)
n_11391=NAND(n_11209,n_10886,n_8141)
n_1859=NAND(u4_ep3_csr_1963,n_745)
n_3400=NAND(n_1024,n_2593,n_2858)
n_6892=NAND(n_6156,n_6890)
n_11678=NAND(n_11367,n_11677,n_11676)
n_10896=NAND(n_10290,n_10887)
n_8186=NAND(n_11401,n_6642,n_8185)
n_8241=NAND(n_8259,n_6948,n_8240)
n_6433=NAND(n_6432,wb_data_i_15_)
n_12730=NAND(n_12765,n_12667)
n_12731=NAND(n_12738,n_12768)
n_6407=NAND(n_7358,wb_data_i_12_)
n_5897=NAND(n_5411,\u4_u0_dma_in_cnt_10_,n_5660)
n_6491=NAND(n_5730,n_1890,n_2689)
n_3274=NAND(n_3273,n_3268)
n_6875=NAND(n_6142,n_6774)
n_6792=NAND(n_6791,n_6850)
n_10646=NAND(n_9914,n_10636)
n_9837=NAND(n_8488,n_8480,n_8091)
n_1608=NAND(n_2605,n_1607)
n_6825=NAND(n_6822,n_1491)
n_10875=NAND(n_10254,n_10887)
n_8015=NAND(n_8029,n_8014)
n_14294=NAND(n_14448,n_14293)
n_4192=NAND(n_2358,n_2699)
n_4601=NAND(n_1627,n_4600,\u4_u0_dma_in_cnt_4_)
n_4978=NAND(n_13923,n_4748)
n_8017=NAND(n_8029,n_8016)
n_3086=NAND(n_1010,n_4355)
n_8383=NAND(n_6423,wb_data_i_12_)
n_11602=NAND(n_11185,phy_rst_pad_o)
n_9506=NAND(n_9837,\u4_u2_buf0_orig_m3_9_,\u4_u2_dma_in_cnt_9_)
n_8796=NAND(n_7791,n_8795,n_7301)
n_5286=NAND(n_5285,n_189)
n_11594=NAND(n_11176,n_11656)
n_3221=NAND(n_1314,n_789)
n_6680=NAND(n_1523,n_6864)
n_7757=NAND(n_6560,n_7109,n_6650)
n_6362=NAND(n_6361,n_10629)
n_9498=NAND(n_438,n_7784,n_273)
n_7135=NAND(n_4602,n_3676,n_3675,n_5622)
n_4587=NAND(n_2632,wb_addr_i_4_)
n_4107=NAND(n_4106,n_2762,n_354)
n_5854=NAND(n_4894,n_2889,n_3908,n_3194)
n_5972=NAND(n_6096,wb_data_i_19_)
n_6174=NAND(n_5382,n_5847)
n_1336=NAND(n_930,n_1235)
n_14331=NAND(n_14329,n_14330)
n_12523=NAND(n_5631,n_12425)
n_8226=NAND(n_11707,n_6936,n_8225)
n_1626=NAND(n_1117,n_1625)
n_8160=NAND(n_6327,wb_data_i_22_)
n_11665=NAND(n_11344,phy_rst_pad_o)
n_10389=NAND(n_10437,n_4143,n_6530)
n_2357=NAND(n_530,\u4_u1_dma_out_cnt_2_)
n_2720=NAND(n_2520,\u4_u0_dma_out_cnt_2_)
n_3081=NAND(\u1_u1_state_2_,n_3080)
n_11947=NAND(n_11746,n_10767,n_10686,n_8061)
n_2781=NAND(wb_we_i,u5_wb_req_s1)
n_2719=NAND(n_1177,\u4_u0_dma_out_cnt_3_)
n_12847=NAND(n_12788,n_12786)
n_8150=NAND(n_8262,n_6614,n_8149)
n_7758=NAND(\u4_u1_dma_out_left_6_,n_1140)
n_13115=NAND(n_13777,n_592)
n_729=NAND(n_13432,n_13442)
n_9790=NAND(n_8762,n_8095,n_8763)
n_2188=NAND(n_2039,n_513)
n_11312=NAND(n_10803,n_11317)
n_14444=NAND(n_14282,n_14284)
n_718=NAND(n_1363,n_3347)
n_5395=NAND(n_12074,sram_data_i_19_)
n_5986=NAND(n_6092,wb_data_i_21_)
n_1655=NAND(n_510,n_930)
n_4082=NAND(n_2626,n_4081)
n_13628=NAND(n_13627,n_13906)
n_9132=NAND(n_7740,n_1)
n_6981=NAND(n_6980,n_6982)
n_14252=NAND(n_13819,n_14192)
n_1598=NAND(u4_ep3_csr_1964,n_507)
n_8329=NAND(n_6420,wb_data_i_5_)
n_5868=NAND(n_5198,n_5265)
n_10382=NAND(n_9599,n_10893)
n_9277=NAND(n_3097,n_8052,n_9276,n_4143)
n_6297=NAND(n_6683,wb_data_i_4_)
n_12365=NAND(n_6269,n_12163)
n_8220=NAND(n_11404,n_6930,n_8218)
n_8038=NAND(n_8029,n_8037)
n_14396=NAND(n_13813,n_14360)
n_4653=NAND(n_4652,n_6947)
n_11094=NAND(n_10544,n_6982)
n_8039=NAND(n_8029,u4_ep2_csr_1954)
n_4671=NAND(n_2450,n_3749)
n_4297=NAND(u4_ep1_csr_1907,n_3975)
n_6726=NAND(n_6725,n_5982)
n_6786=NAND(n_837,n_6864)
n_1869=NAND(n_421,n_66)
n_4659=NAND(n_4658,n_4622)
n_12468=NAND(n_12467,n_12464)
n_6478=NAND(n_5737,n_2456,n_4599,n_3845)
n_6393=NAND(n_7358,wb_data_i_19_)
n_2312=NAND(n_617,n_361)
n_1627=NAND(n_914,n_1045)
n_10093=NAND(n_7221,n_8583,n_9048)
n_12430=NAND(n_12283,n_12281)
n_1823=NAND(n_2172,n_1282)
n_4101=NAND(n_4100,n_2320,n_227)
n_9500=NAND(n_9245,u4_attach_r)
n_8382=NAND(n_11404,n_6844,n_8380)
n_4633=NAND(n_4632,n_2400)
n_10156=NAND(n_9707,n_10314)
n_8013=NAND(n_8029,n_8012)
n_3320=NAND(n_3319,n_253)
n_11378=NAND(n_11123,phy_rst_pad_o)
n_2089=NAND(u4_ep3_csr_1959,n_465)
n_8073=NAND(n_7169,n_7068)
n_13581=NAND(n_1595,n_14330)
n_799=NAND(\u4_u3_dma_in_cnt_11_,n_798)
n_10087=NAND(n_7659,n_7979,n_9038)
n_3391=NAND(u1_sizu_c_397,u1_sizu_c_398)
n_6331=NAND(n_6338,wb_data_i_13_)
n_1782=NAND(n_4610,\u4_u1_dma_in_cnt_2_)
n_3366=NAND(n_959,n_1062,n_773,n_1230)
n_4759=NAND(n_3899,frm_nat_358,frm_nat_360,frm_nat_359)
n_5192=NAND(n_3461,n_3532,n_3933)
n_3621=NAND(u1_u3_out_token,n_5596)
n_10625=NAND(n_9927,n_10636)
n_6990=NAND(n_6989,n_10636)
n_4693=NAND(u4_ep2_inta,u4_ep2_intb)
n_5633=NAND(n_4904,n_4956)
n_10669=NAND(n_10372,u4_u2_r5)
n_9393=NAND(n_7854,n_5723,n_7928)
n_9782=NAND(n_9832,\u4_u1_buf0_orig_m3_9_,\u4_u1_dma_in_cnt_9_)
n_6403=NAND(n_7358,wb_data_i_5_)
n_12560=NAND(n_14460,u1_u3_size_next_r_73,n_12561)
n_3881=NAND(u4_ep3_csr_1964,n_3975)
n_9181=NAND(n_9184,\u4_int_srcb_6_,n_11692)
n_5561=NAND(n_5560,n_5559,n_4914,n_2540)
n_10578=NAND(n_3289,n_3615,\u1_u2_state_3_)
n_12995=NAND(n_14434,n_12380,n_13030)
n_4657=NAND(n_4656,n_4194)
n_13962=NAND(n_14343,n_14319)
n_12911=NAND(n_13107,u0_drive_k,DataOut_pad_o_2_)
n_12910=NAND(n_13107,u0_drive_k,DataOut_pad_o_3_)
n_9389=NAND(n_7851,n_5716,n_7923)
n_6047=NAND(n_6051,wb_data_i_26_)
n_8711=NAND(n_6566,n_5232,n_7286)
n_5177=NAND(n_3553,n_3076,n_3978)
n_11196=NAND(n_11692,n_10617,n_8268)
n_6071=NAND(n_6078,wb_data_i_18_)
n_12279=NAND(n_12299,u1_u2_rd_buf_132)
n_3307=NAND(\u0_u0_idle_cnt1_1_,n_1556,n_605,\u0_u0_idle_cnt1_6_)
n_6671=NAND(n_5982,u4_ep1_csr_1919)
n_3686=NAND(n_3772,\u4_u0_dma_out_cnt_5_)
n_11222=NAND(n_11401,n_10625,n_8473)
n_2439=NAND(n_1669,\u0_u0_me_cnt_2_,n_2437)
n_4541=NAND(n_3589,n_904)
n_10890=NAND(n_10280,n_10887)
n_7351=NAND(n_6982,n_7350)
n_5257=NAND(n_5256,n_4549,n_5218,n_4844)
n_6815=NAND(n_6822,\u4_u0_buf0_orig_26_)
n_5580=NAND(n_4847,u1_u3_pid_OUT_r,n_4883,u1_u3_pid_PING_r)
n_5958=NAND(n_4616,n_3739,n_4966)
n_11256=NAND(n_10754,phy_rst_pad_o)
n_3321=NAND(n_2243,n_1890)
n_9149=NAND(n_12930,n_592)
n_7370=NAND(n_6335,n_859,n_7369)
n_6697=NAND(n_7769,n_6696)
n_14225=NAND(n_14224,u1_u3_out_token)
n_11546=NAND(n_8154,n_11093,n_8242)
n_10381=NAND(n_9606,u4_u2_r5)
n_8365=NAND(n_6422,wb_data_i_1_)
n_1607=NAND(n_690,\u4_u1_dma_out_cnt_8_)
n_8233=NAND(n_8259,n_6942,n_8232)
n_3548=NAND(u1_u2_dtmp_r_77,n_3538)
n_8287=NAND(n_6326,wb_data_i_0_)
n_4307=NAND(u4_ep2_csr_1933,n_3975)
n_10405=NAND(n_3629,n_8722,n_7753,n_7859)
n_10992=NAND(n_9413,n_7861,n_10408)
n_11308=NAND(n_10797,n_11317)
n_11521=NAND(n_13786,n_13829)
n_7815=NAND(n_6353,wb_data_i_4_)
n_5781=NAND(n_1800,wb_addr_i_4_)
n_2631=NAND(n_2719,n_1526)
n_5258=NAND(n_3818,n_3134)
n_5430=NAND(n_12074,sram_data_i_17_)
n_3064=NAND(n_1829,n_2008)
n_7120=NAND(n_1942,\u1_u0_state_2_,n_239)
n_8036=NAND(n_8029,n_8035)
n_13437=NAND(n_2179,n_4898)
n_11529=NAND(n_11128,n_12685)
n_12717=NAND(n_12653,n_12685)
n_11638=NAND(n_11645,n_8676)
n_5437=NAND(n_12074,sram_data_i_22_)
n_7329=NAND(n_5845,n_5864,n_5778)
n_6731=NAND(n_121,n_6774)
n_6188=NAND(n_6187,n_7938)
n_3182=NAND(n_2045,n_2115)
n_7719=NAND(n_7708,idin)
n_6380=NAND(n_10648,n_6379)
n_5400=NAND(n_12074,sram_data_i_25_)
n_5623=NAND(n_5010,n_3996,n_2299)
n_6378=NAND(n_6377,n_10629)
n_5529=NAND(n_6484,madr_203)
n_5578=NAND(n_12918,n_3287,n_5193)
n_11246=NAND(n_10741,phy_rst_pad_o)
n_6720=NAND(u4_ep2_csr_1933,n_6774)
n_9744=NAND(n_9743,n_9178)
n_7297=NAND(uc_dpd_set,u4_u3_ep_match_r)
n_4890=NAND(n_4889,n_4888,n_3501)
n_8561=NAND(n_8029,n_8560)
n_5975=NAND(n_6096,wb_data_i_29_)
n_10818=NAND(rst_i,n_7580,n_8054,n_9744)
n_10079=NAND(n_7593,n_8015,n_9016)
n_6350=NAND(n_6338,wb_data_i_0_)
n_8571=NAND(n_8029,n_8570)
n_2885=NAND(n_2871,n_3044,n_1701)
n_4649=NAND(n_4648,n_4988)
n_6292=NAND(n_6324,wb_data_i_20_)
n_7525=NAND(n_13652,csr_123)
n_8948=NAND(n_7514,n_7090,n_7849)
n_7067=NAND(n_6248,n_6086)
n_2931=NAND(n_1539,\u4_u1_dma_out_cnt_2_)
n_10725=NAND(n_13928,u1_sizu_c_398)
n_8764=NAND(n_8763,n_8762)
n_2874=NAND(n_1595,n_1434)
n_3775=NAND(n_1228,n_4355)
n_13064=NAND(n_12907,n_13050)
n_6199=NAND(n_13441,n_4046,n_5825)
n_12677=NAND(n_12623,n_11692)
n_10166=NAND(n_9719,n_10314)
n_8552=NAND(n_7559,n_7121)
n_12143=NAND(n_12030,n_12142)
n_7945=NAND(n_7929,idin_322)
n_5545=NAND(n_4009,n_14230)
n_3167=NAND(n_2089,n_2108)
n_11315=NAND(n_10809,n_11329)
n_11502=NAND(n_11401,n_10763,n_8332)
n_7803=NAND(n_4614,n_319,n_7107,n_5259)
n_5219=NAND(n_4111,n_5218,n_4910)
n_10316=NAND(n_9556,n_10314)
n_12632=NAND(n_12631,n_13214)
n_10585=NAND(n_9799,n_10636)
n_8353=NAND(n_11401,n_6817,n_8352)
n_7332=NAND(n_5833,n_5861,n_5804)
n_11102=NAND(n_10554,n_6982)
n_6040=NAND(n_6051,wb_data_i_19_)
n_2315=NAND(n_1468,n_2314)
n_2481=NAND(n_1251,n_2327)
n_6009=NAND(n_6051,wb_data_i_27_)
n_911=NAND(\u4_u3_dma_in_cnt_5_,n_513)
n_8324=NAND(n_8262,n_6790,n_8323)
n_8441=NAND(n_8438,n_7007,n_8440)
n_8868=NAND(\u4_u3_buf0_orig_m3_4_,n_6249,n_8867)
n_2924=NAND(n_2593,n_1843)
n_5142=NAND(u0_drive_k_r,n_196,TxValid_pad_o)
n_11518=NAND(n_11294,n_11517)
n_10069=NAND(n_7596,n_8571,n_8997)
n_6727=NAND(u4_ep2_csr_1941,n_6774)
n_10046=NAND(n_7142,n_7986,n_8956)
n_6674=NAND(n_5982,u4_ep1_csr_1907)
n_4532=NAND(\u4_u2_buf0_orig_19_,n_1124)
n_11215=NAND(n_11656,n_10645,n_8460)
n_14258=NAND(n_14017,n_14020)
n_4981=NAND(n_4058,u0_u0_T2_gt_100_uS)
n_6678=NAND(n_6145,n_6864)
n_13653=NAND(n_14241,n_13652,u1_sizu_c_397)
n_14414=NAND(n_14261,n_14258)
n_4674=NAND(n_2811,n_3755)
n_7399=NAND(\u4_u0_buf0_orig_m3_7_,\u4_u0_buf0_orig_m3_6_)
n_10124=NAND(n_7695,n_8040,n_9190)
n_14019=NAND(n_12298,n_12296)
n_5980=NAND(n_6092,wb_data_i_28_)
n_14320=NAND(n_12316,n_14319)
n_5525=NAND(n_5206,n_5205,n_447,n_764)
n_6357=NAND(n_6338,wb_data_i_26_)
n_3743=NAND(n_1432,n_4070,n_3742)
n_10080=NAND(n_7242,n_8009,n_9018)
n_4244=NAND(n_4243,n_704)
n_6675=NAND(u4_ep1_csr_1900,n_6864)
n_4986=NAND(n_3651,n_3296)
n_7714=NAND(n_7710,idin_323)
n_11690=NAND(n_8154,n_11301,n_8234)
n_11309=NAND(n_10798,n_5711)
n_11570=NAND(n_9755,n_8482,n_10211,n_9782)
n_6050=NAND(n_6051,wb_data_i_24_)
n_7785=NAND(n_4933,n_6212,n_5910,n_5801)
n_4688=NAND(n_3849,n_495,madr_205,n_5710)
n_10615=NAND(n_9919,n_6982)
n_8157=NAND(n_8154,n_6723,n_8156)
n_4544=NAND(n_3588,n_1237)
n_12900=NAND(n_11692,n_12841,n_4863,n_4858)
n_14009=NAND(n_14480,n_14481)
n_8947=NAND(n_7511,n_7080,n_7848)
n_5268=NAND(n_2340,u0_u0_ls_k_r)
n_8367=NAND(n_6421,wb_data_i_19_)
n_3118=NAND(n_529,n_622)
n_5915=NAND(n_5388,\u4_u3_dma_in_cnt_10_,n_5736)
n_10616=NAND(n_9920,n_10620)
n_11489=NAND(n_8259,n_10727,n_8129)
n_11557=NAND(n_11692,n_11102,n_8264)
n_12298=NAND(n_14050,u1_u2_rd_buf_160)
n_10092=NAND(n_7248,n_8581,n_9047)
n_6658=NAND(u4_ep2_csr_1939,n_5981)
n_6946=NAND(n_6982,\u4_u1_buf0_orig_29_)
n_6315=NAND(n_6338,wb_data_i_15_)
n_6076=NAND(n_6078,wb_data_i_27_)
n_7318=NAND(n_6683,wb_data_i_5_)
n_10008=NAND(n_11152,u1_idma_done,\u1_u3_state_2_)
n_9392=NAND(n_7853,n_5721,n_7925)
n_14003=NAND(n_13230,n_13228,n_13675)
n_13569=NAND(n_268,n_419)
n_4985=NAND(n_4984,n_4988)
n_7811=NAND(n_8262,n_6444,n_7810)
n_7711=NAND(n_7710,idin_322)
n_8275=NAND(n_6902,wb_data_i_14_)
n_6191=NAND(n_5814,n_5404)
n_7799=NAND(n_5633,n_7030)
n_6070=NAND(n_6078,wb_data_i_19_)
n_10647=NAND(n_9941,n_10636)
n_7376=NAND(\u4_u3_dma_in_cnt_10_,\u4_u3_dma_in_cnt_11_)
n_6975=NAND(n_6974,n_6965)
n_1988=NAND(n_743,n_742)
n_6514=NAND(n_12548,\u1_u3_state_9_)
n_8245=NAND(n_6902,wb_data_i_26_)
n_3684=NAND(n_3683,n_1652)
n_11008=NAND(n_8359,n_10386,n_8158)
n_6901=NAND(n_5981,u4_ep2_csr_1949)
n_8091=NAND(\u4_u2_dma_in_cnt_10_,\u4_u2_dma_in_cnt_11_)
n_8144=NAND(n_8262,n_6729,n_8143)
n_4226=NAND(n_4225,n_3975)
n_8867=NAND(n_7093,n_7060,n_6351)
n_4483=NAND(n_4482,n_4481,n_3226)
n_8174=NAND(n_6320,wb_data_i_16_)
n_11406=NAND(n_11404,n_10895,n_8172)
n_3371=NAND(n_3794,u1_sizu_c_389)
n_2997=NAND(n_1017,n_3223)
n_12408=NAND(u1_u3_size_next_r_76,n_12416)
n_8224=NAND(n_11707,n_6934,n_8223)
n_10078=NAND(n_7624,n_7977,n_9014)
n_4645=NAND(n_4131,n_2629,n_4130,n_2628)
n_6631=NAND(n_6630,n_5665)
n_11575=NAND(n_11189,phy_rst_pad_o)
n_6211=NAND(n_5854,n_5746)
n_10622=NAND(n_9923,n_6982)
n_5058=NAND(n_251,n_5015,n_2125)
n_14347=NAND(n_14209,n_14206)
n_11239=NAND(n_10733,phy_rst_pad_o)
n_3121=NAND(n_744,\u4_u2_dma_out_cnt_10_)
n_8265=NAND(n_8262,n_6964,n_8264)
n_6950=NAND(n_10620,\u4_u1_buf0_orig_27_)
n_7820=NAND(n_11404,n_6380,n_7819)
n_4638=NAND(n_2236,n_2767)
n_3795=NAND(n_3240,n_1780,n_3794,n_4503)
n_10014=NAND(n_8518,n_7540,n_9829)
n_6590=NAND(n_6618,\u4_u2_buf0_orig_26_)
n_3527=NAND(u4_u2_int_stat,n_4355)
n_3521=NAND(u1_u2_dtmp_r_78,n_3538)
n_4855=NAND(n_2995,\u1_u1_state_4_,n_3725)
n_5332=NAND(n_5033,n_3121,n_5331,n_7094)
n_10158=NAND(n_9710,n_10314)
n_2003=NAND(buf_181,n_2002)
n_7807=NAND(n_3742,\u4_u3_dma_in_cnt_9_)
n_11243=NAND(n_10737,phy_rst_pad_o)
n_8548=NAND(n_8547,n_8925)
n_4496=NAND(n_3495,n_4495,n_6020)
n_1920=NAND(n_4129,n_2503)
n_9273=NAND(\u4_u0_buf0_orig_m3_4_,n_6559,n_9272)
n_3220=NAND(n_2034,n_3219,n_2194)
n_8557=NAND(n_8029,n_8556)
n_14450=NAND(n_13411,n_1393)
n_4529=NAND(n_1260,n_4042,\u4_u0_dma_in_cnt_0_,n_2275)
n_9730=NAND(n_7900,n_7124,n_9548)
n_7977=NAND(n_8029,n_7976)
n_901=NAND(frm_nat_360,frm_nat_361)
n_6640=NAND(n_6639,n_6722)
n_5978=NAND(n_6096,wb_data_i_25_)
n_1951=NAND(frm_nat_356,n_3303)
n_10855=NAND(n_10230,n_11483)
n_8389=NAND(n_11404,n_6852,n_8388)
n_7946=NAND(n_7931,idin_321)
n_6349=NAND(n_6338,wb_data_i_10_)
n_11156=NAND(n_11404,n_10496,n_7810)
n_10115=NAND(n_7239,n_8614,n_9094)
n_10605=NAND(n_3669,n_3655)
n_5965=NAND(n_2845,n_1422)
n_5627=NAND(u4_u0_dma_req_out_hold,n_4874,dma_req_o_0_)
n_11328=NAND(n_11401,n_10656,n_8470)
n_12569=NAND(n_14457,n_610)
n_3790=NAND(n_1338,n_1540,n_3380)
n_4026=NAND(n_2965,n_4025,n_6308)
n_11435=NAND(n_9454,n_7499,n_9838,n_9506)
n_12997=NAND(n_14434,n_12147,n_13030)
n_9951=NAND(n_1966,n_13388,n_8648,n_8649)
n_14354=NAND(n_14352,n_14353)
n_4510=NAND(n_3464,n_2312,n_3232)
n_7733=NAND(n_8727,n_2544)
n_6411=NAND(n_7358,wb_data_i_0_)
n_6148=NAND(n_5125,n_1292)
n_10670=NAND(n_10373,u4_u1_r5)
n_9391=NAND(n_7852,n_5718,n_7924)
n_1377=NAND(n_6145,n_806)
n_4993=NAND(n_3907,n_4408)
n_5396=NAND(n_12074,sram_data_i_9_)
n_1153=NAND(n_276,n_1078)
n_11096=NAND(n_10547,n_6982)
n_9282=NAND(n_7649,n_9542)
n_3688=NAND(u4_ep3_csr_1959,n_3975)
n_10330=NAND(n_9588,u4_u2_r5)
n_4275=NAND(n_5122,n_6194)
n_11149=NAND(n_10878,n_11329)
n_11245=NAND(n_10740,phy_rst_pad_o)
n_4296=NAND(u4_ep1_csr_1922,n_3975)
n_8335=NAND(n_6422,wb_data_i_3_)
n_3612=NAND(n_3202,n_1532,n_3788)
n_3402=NAND(\u0_u0_me_ps2_3_,n_2192,n_43,n_1058)
n_12463=NAND(n_12462,n_12464)
n_3090=NAND(n_1988,n_3089)
n_8218=NAND(n_6326,wb_data_i_9_)
n_4692=NAND(u4_ep3_inta,u4_ep3_intb)
n_13407=NAND(n_13404,n_13400,n_13653)
n_5261=NAND(n_4032,n_4532,n_504,n_3009)
n_11715=NAND(n_8493,n_11235,n_8868,n_8526)
n_10086=NAND(n_7652,n_8021,n_9037)
n_8661=NAND(n_5643,n_6459,n_7032,n_7063)
n_13744=NAND(n_13743,n_6584)
n_11459=NAND(n_10978,phy_rst_pad_o)
n_12921=NAND(n_12875,n_13081)
n_2712=NAND(u4_ep0_csr_1864,\u4_u0_dma_out_cnt_1_)
n_3158=NAND(\u1_u1_state_4_,n_3583)
n_12760=NAND(n_14273,n_14265)
n_10991=NAND(n_9412,n_7858,n_10406)
n_5983=NAND(n_6092,wb_data_i_27_)
n_9479=NAND(n_7894,n_9240)
n_12046=NAND(u1_frame_no_same,frm_nat_383)
n_12724=NAND(n_12569,n_12560,n_12568)
n_11538=NAND(n_11401,n_11085,n_8147)
n_8129=NAND(n_6319,wb_data_i_7_)
n_10061=NAND(n_7632,n_7963,n_8970)
n_12388=NAND(u4_u1_int_re,phy_rst_pad_o)
n_12747=NAND(n_12746,\u1_u2_last_buf_adr_14_)
n_1093=NAND(n_1327,n_664)
n_1811=NAND(\u4_u0_dma_in_cnt_6_,n_759)
n_1630=NAND(n_1629,n_1628)
n_7004=NAND(n_7003,n_10636)
n_3649=NAND(n_685,n_651)
n_3535=NAND(u4_u3_int_stat_944,n_4355)
n_6566=NAND(n_1899,n_6565,n_1417,n_4524)
n_5284=NAND(n_13386,buf_179)
n_10117=NAND(n_7238,n_8611,n_9079)
n_12419=NAND(u1_u3_size_next_r,n_14080)
n_12244=NAND(n_11293,n_12143,n_11924)
n_5274=NAND(n_5273,n_6810)
n_6181=NAND(n_626,n_6527)
n_12343=NAND(n_12342,u1_u2_rd_buf_184)
n_10637=NAND(n_9913,n_10636)
n_8182=NAND(n_11401,n_6638,n_8181)
n_1684=NAND(n_2715,n_692)
n_14344=NAND(n_14342,n_14343)
n_3566=NAND(n_2986,csr_124)
n_4859=NAND(n_5237,u1_u3_in_token)
n_8239=NAND(phy_rst_pad_o,n_6946,n_8238)
n_6840=NAND(n_6839,n_6845)
n_7721=NAND(n_3637,n_14130)
n_13721=NAND(n_12345,u1_u2_rd_buf_183)
n_8190=NAND(n_8262,n_6648,n_8189)
n_6855=NAND(n_6017,n_5070,n_2764)
n_3564=NAND(n_8998,n_4462)
n_4109=NAND(n_3164,n_10040)
n_6623=NAND(n_6622,n_6646)
n_3392=NAND(u1_sizu_c_397,n_13885)
n_10823=NAND(n_11146,n_10822)
n_6928=NAND(n_6927,n_10636)
n_10911=NAND(n_10321,u4_u0_r5)
n_5538=NAND(n_6484,n_5537)
n_12850=NAND(\u1_u3_new_size_12_,\u1_u3_new_size_13_)
n_13640=NAND(n_13634,n_13633)
n_2291=NAND(n_2039,\u4_u3_dma_out_cnt_5_)
n_4243=NAND(n_3436,\u0_u0_me_ps2_3_,n_3420,n_484)
n_2464=NAND(n_2452,n_2341,n_2463,n_2462)
n_8620=NAND(n_8029,u4_ep2_csr_1950)
n_4627=NAND(n_4626,n_2044)
n_12688=NAND(n_12629,n_11692)
n_14263=NAND(n_13244,n_13245)
n_13633=NAND(n_13630,n_13632)
n_13753=NAND(\u1_u2_adr_cb_1_,\u1_u2_adr_cb_0_)
n_11454=NAND(n_10972,phy_rst_pad_o)
n_6267=NAND(n_6266,n_5346,n_4612,n_6265)
n_7507=NAND(n_6286,n_1658,n_7506)
n_8393=NAND(n_6208,n_6173,n_6240,n_4985)
n_6918=NAND(n_6919,wb_data_i_7_)
n_9122=NAND(n_8059,n_9132)
n_7302=NAND(n_7299,n_7301)
n_1833=NAND(n_1764,\u1_u3_tx_data_to_cnt_6_,\u1_u3_tx_data_to_cnt_3_,n_1832)
n_2161=NAND(buf_145,buf_146)
n_3531=NAND(n_6706,n_3975)
n_11007=NAND(n_11401,n_10385,n_8151)
n_5000=NAND(n_4999,n_4189)
n_5162=NAND(n_13081,u1_u1_zero_length_r)
n_5984=NAND(n_5545,n_5530)
n_12507=NAND(n_12419,n_12476)
n_10609=NAND(n_9904,u4_u1_r5)
n_6741=NAND(n_6755,u4_ep0_csr_1887)
n_8734=NAND(\u4_u0_dma_out_left_6_,\u4_u0_dma_out_left_7_)
n_5957=NAND(n_4255,n_5317,n_5904,n_4615)
n_8339=NAND(n_6421,wb_data_i_30_)
n_11698=NAND(n_11401,n_11309,n_8347)
n_8378=NAND(n_6424,wb_data_i_14_)
n_681=NAND(\u4_u1_dma_in_cnt_9_,n_680)
n_8061=NAND(n_10268,n_1829)
n_11648=NAND(n_11647,frm_nat_371)
n_8627=NAND(n_8029,u4_ep2_csr_1938)
n_1674=NAND(\u0_u0_idle_cnt1_6_,n_1673)
n_7810=NAND(n_6354,wb_data_i_13_)
n_11696=NAND(n_11411,n_11308,n_8339)
n_8762=NAND(n_2275,\u4_u0_dma_in_cnt_9_)
n_8024=NAND(n_8029,n_8023)
n_3233=NAND(n_2040,n_3232,n_2188)
n_1706=NAND(n_194,\u4_u0_dma_out_cnt_3_)
n_10132=NAND(n_7250,n_8622,n_9111)
n_8609=NAND(n_8029,n_8608)
n_8152=NAND(n_8154,n_6590,n_8151)
n_14398=NAND(n_14395,n_14396,n_14397)
n_3534=NAND(u4_u3_int_stat_948,n_4355)
n_12796=NAND(u1_send_token,n_3583)
n_11358=NAND(n_11404,n_10732,n_8181)
n_8550=NAND(n_8549,n_4988)
n_11553=NAND(n_11692,n_11098,n_8256)
n_6544=NAND(buf0_set,u4_u3_ep_match_r)
n_10888=NAND(n_10278,n_10887)
n_11484=NAND(n_11022,n_11483)
n_11531=NAND(n_11285,n_11656)
n_3898=NAND(n_7500,n_3975)
n_9493=NAND(n_7650,n_9823)
n_2741=NAND(n_2740,n_3195)
n_2844=NAND(u1_sizu_c_398,n_13885)
n_6998=NAND(n_6997,n_10636)
n_1610=NAND(n_700,\u4_u3_dma_out_cnt_3_)
n_1488=NAND(n_2387,n_1610)
n_3793=NAND(n_3792,n_3207)
n_11420=NAND(n_11692,n_10921,n_8448)
n_11793=NAND(n_8797,n_11434,n_9273,n_8815)
n_3845=NAND(n_4166,\u4_u3_dma_in_cnt_5_,n_2039)
n_3418=NAND(n_2871,n_3044,n_1780)
n_11364=NAND(n_9571,n_4164,n_10528,n_6016)
n_7288=NAND(n_6202,n_645,n_3112)
n_13290=NAND(n_13281,n_13289)
n_1643=NAND(n_2710,n_749)
n_9643=NAND(n_7952,n_8663,n_5939,n_5806)
n_9146=NAND(n_12930,n_9145)
n_10315=NAND(n_9554,n_10314)
n_2772=NAND(n_3298,\u4_inta_msk_2_)
n_11779=NAND(n_11692,n_11498,n_8345)
n_8250=NAND(n_11692,n_6955,n_8249)
n_14316=NAND(n_14314,n_14315)
n_6745=NAND(u4_ep2_csr_1944,n_5981)
n_2270=NAND(n_683,\u4_u3_dma_out_cnt_6_)
n_3879=NAND(u4_ep0_csr_1871,n_3975)
n_6138=NAND(\u4_u2_buf0_orig_m3_2_,\u4_u2_buf0_orig_m3_3_)
n_10501=NAND(n_9760,u4_u1_r5)
n_3896=NAND(n_6772,n_3975)
n_3246=NAND(n_1638,n_3244)
n_3724=NAND(u4_ep3_csr_1979,n_3975)
n_12335=NAND(n_12340,u1_u2_rd_buf_156)
n_12288=NAND(n_14313,u1_u2_rd_buf_146)
n_6760=NAND(u4_ep0_csr_1863,n_5728)
n_11232=NAND(n_10037,n_9947)
n_4640=NAND(n_4639,n_4988)
n_6595=NAND(n_5981,u4_ep2_csr_1938)
n_6485=NAND(\u4_u0_buf0_orig_m3_2_,\u4_u0_buf0_orig_m3_3_)
n_5417=NAND(n_4802,n_3939)
n_11668=NAND(n_11347,phy_rst_pad_o)
n_9182=NAND(n_9184,\u4_int_srcb_4_,n_11692)
n_6800=NAND(n_6799,n_6850)
n_5281=NAND(n_13386,n_3486)
n_9587=NAND(n_5139,match)
n_9489=NAND(n_9229,u4_u3_r5)
n_4979=NAND(n_3657,n_3141)
n_5369=NAND(n_277,n_4248,n_5291)
n_12687=NAND(n_12619,n_11656)
n_4962=NAND(n_13923,n_5822)
n_13116=NAND(n_14356,n_439)
n_8862=NAND(n_5201,u4_ep1_csr_1907,n_7496,n_7135)
n_4153=NAND(n_4152,n_3649)
n_10384=NAND(n_9601,n_10887)
n_10793=NAND(n_8064,n_9759,n_8725)
n_12392=NAND(u4_u3_int_re,phy_rst_pad_o)
n_5006=NAND(n_13923,n_6194)
n_11679=NAND(n_11366,n_10822)
n_3546=NAND(n_3545,\u4_u2_dma_out_cnt_5_)
n_5842=NAND(u0_u0_ls_idle_r,n_9440)
n_11672=NAND(n_11671,n_11319,n_8369)
n_10441=NAND(n_10010,u4_u1_r5)
n_6428=NAND(n_6427,n_10629)
n_8003=NAND(n_8029,n_7506)
n_6971=NAND(n_6970,n_6982)
n_2399=NAND(n_1708,n_2151)
n_12916=NAND(n_5578,n_5467,n_12870)
n_10665=NAND(n_9890,n_10636)
n_8231=NAND(n_11401,n_6940,n_8230)
n_685=NAND(n_8689,n_149)
n_4871=NAND(n_3542,n_3563,n_3450)
n_1474=NAND(u4_ep3_csr_1957,n_481)
n_5390=NAND(n_4307,n_4799)
n_8490=NAND(n_8489,OpMode_pad_o_1_)
n_7524=NAND(n_12416,csr_124)
n_12834=NAND(n_12776,n_13905,n_14263)
n_6709=NAND(u4_ep3_csr_1974,n_6032)
n_7378=NAND(n_6233,n_5767,n_5899)
n_8179=NAND(n_6319,wb_data_i_14_)
n_2328=NAND(n_1125,n_2327)
n_4197=NAND(n_3717,n_2073,n_3733,n_2171)
n_11107=NAND(n_10602,n_6982)
n_4338=NAND(n_2553,n_3068,n_3049,n_2536)
n_5961=NAND(n_4650,n_3570,n_4997)
n_853=NAND(n_489,\u4_u1_dma_out_cnt_4_)
n_6854=NAND(n_6853,n_6850)
n_3603=NAND(n_1386,n_1892)
n_12752=NAND(n_12751,n_12721)
n_1765=NAND(n_1764,\u1_u3_tx_data_to_cnt_3_)
n_6705=NAND(n_6704,n_6890)
n_4027=NAND(n_339,u0_u0_T1_st_3_0_mS,n_205,u0_u0_T1_gt_2_5_uS)
n_5973=NAND(n_6096,wb_data_i_18_)
n_2888=NAND(n_2903,n_2879)
n_6154=NAND(n_5125,n_6165)
n_3065=NAND(n_1538,n_3064)
n_6299=NAND(n_6683,wb_data_i_11_)
n_12574=NAND(n_14456,n_4867,u1_sizu_c_394)
n_551=NAND(u4_ep1_csr_1902,\u4_u1_dma_out_cnt_8_)
n_11488=NAND(n_11025,n_11656)
n_6856=NAND(n_7754,u1_u1_crc_303)
n_2403=NAND(n_623,\u1_u3_tx_data_to_cnt_3_,\u1_u3_tx_data_to_cnt_2_,n_1832)
n_11501=NAND(n_11401,n_10762,n_8329)
n_3529=NAND(n_3706,u1_u2_dtmp_r_86)
n_4306=NAND(u1_u1_send_token_r,n_3725)
n_5373=NAND(n_4909,n_2621,n_185)
n_8232=NAND(n_6326,wb_data_i_3_)
n_13048=NAND(n_13017,n_13081)
n_5137=NAND(n_4281,n_1825,n_2152)
n_14016=NAND(n_14044,n_14357)
n_5176=NAND(n_4290,n_3564,n_3579)
n_7083=NAND(n_7082,n_7081)
n_11440=NAND(n_8262,n_10877,n_8185)
n_5548=NAND(n_6484,madr_202)
n_3848=NAND(n_1262,n_3445)
n_3360=NAND(u1_sizu_c_394,n_1481)
n_10885=NAND(n_10275,n_5665)
n_9267=NAND(n_5462,u4_ep0_csr_1876,n_7497,n_7890)
n_8153=NAND(n_6320,wb_data_i_25_)
n_1424=NAND(n_2229,\u4_u0_dma_out_cnt_4_)
n_5630=NAND(n_989,n_5250,wb_addr_i_2_)
n_8011=NAND(n_8029,n_8010)
n_1277=NAND(n_226,out_to_small)
n_9238=NAND(n_8105,n_6363)
n_11737=NAND(n_11645,n_2412)
n_2048=NAND(u0_u0_idle_cnt1_next,n_5739)
n_3550=NAND(u4_u2_int_stat_952,n_4355)
n_11037=NAND(n_13197,u1_adr_264)
n_5310=NAND(n_6274,n_5070)
n_13000=NAND(n_14434,n_12746,n_13030)
n_1054=NAND(n_753,\u4_u0_dma_out_cnt_8_)
n_2643=NAND(n_1840,\u4_u3_dma_out_cnt_4_)
n_8455=NAND(n_6354,wb_data_i_24_)
n_3523=NAND(u1_u2_dtmp_r_85,n_3706)
n_11091=NAND(n_10539,n_6982)
n_6834=NAND(n_6833,n_6827)
n_14411=NAND(n_14352,n_14353)
n_11587=NAND(n_11167,phy_rst_pad_o)
n_11198=NAND(n_11692,n_10621,n_8280)
n_2011=NAND(n_394,n_3323)
n_5467=NAND(n_12918,u1_u3_out_to_small_r,n_8839)
n_6638=NAND(n_6637,n_6646)
n_3266=NAND(n_1142,n_684)
n_14183=NAND(u1_u2_rd_buf_130,n_12299)
n_12977=NAND(\u1_u3_new_size_3_,n_12928,\u1_u3_new_size_2_,\u1_u3_new_size_1_)
n_7824=NAND(n_6355,wb_data_i_1_)
n_11452=NAND(n_10969,n_11692)
n_5659=NAND(n_4606,n_2274)
n_13723=NAND(n_14449,u1_u2_rd_buf_175)
n_1387=NAND(n_11401,dma_req_o_1_)
n_3092=NAND(n_1417,n_1464)
n_4720=NAND(n_3813,\u4_u1_dma_in_cnt_3_,n_3809)
n_11307=NAND(n_10796,n_11329)
n_6035=NAND(n_6092,wb_data_i_20_)
n_3547=NAND(u4_ep3_csr_1978,n_3975)
n_14456=NAND(n_14226,n_14227)
n_10088=NAND(n_7198,n_8038,n_9041)
n_12855=NAND(n_14205,n_14117)
n_2109=NAND(n_1181,n_2108)
n_5187=NAND(n_3558,n_3551,n_3955)
n_10633=NAND(n_9926,n_10648)
n_8464=NAND(n_11692,n_7004,n_8463)
n_2359=NAND(n_3708,n_2387,n_2414)
n_13006=NAND(n_14434,n_11711,n_13030)
n_7947=NAND(n_6473,n_2784,n_2783,n_3301)
n_9834=NAND(n_9561,n_8867,n_9284,n_7067)
n_8399=NAND(n_8438,n_6928,n_8398)
n_3074=NAND(n_3073,n_694)
n_11552=NAND(n_8262,n_11097,n_8251)
n_2298=NAND(u4_ep2_csr_1928,n_499)
n_5271=NAND(n_5270,rx_valid)
n_11030=NAND(n_10514,n_11029)
n_1419=NAND(n_214,\u0_u0_idle_cnt1_3_)
n_11220=NAND(n_11404,n_10651,n_7828)
n_6391=NAND(n_7358,wb_data_i_21_)
n_12571=NAND(n_14456,n_4867,u1_sizu_c_395)
n_10056=NAND(n_7590,n_8559,n_8977)
n_7718=NAND(idin,n_7712)
n_5010=NAND(n_4496,n_3355)
n_11485=NAND(n_11024,phy_rst_pad_o)
n_5394=NAND(n_12074,sram_data_i_16_)
n_4302=NAND(u4_ep1_csr_1902,n_3975)
n_6369=NAND(n_6432,wb_data_i_27_)
n_3597=NAND(n_1615,n_2118)
n_11666=NAND(n_11345,n_11483)
n_13750=NAND(n_13748,n_13749)
n_3324=NAND(n_4957,n_394,n_4046,n_3323)
n_11377=NAND(n_11125,phy_rst_pad_o)
n_11206=NAND(n_11209,n_10637,n_8445)
n_3446=NAND(n_2919,n_1781,u1_sizu_c_395,n_1701)
n_6861=NAND(n_7754,u1_u1_crc_304)
n_3001=NAND(n_4070,\u4_u3_dma_in_cnt_9_,n_2393)
n_10385=NAND(n_9602,n_10887)
n_6735=NAND(u4_ep0_csr_1880,n_6755)
n_14427=NAND(n_12530,n_12383)
n_2453=NAND(n_2452,n_2451)
n_8032=NAND(n_8029,n_8031)
n_494=NAND(madr_202,madr_203)
n_11517=NAND(n_13132,u1_adr_262)
n_9767=NAND(n_9368,n_13081)
n_8338=NAND(n_11692,n_6802,n_8337)
n_13071=NAND(n_12909,n_13062)
n_1596=NAND(n_8850,n_9063,n_9142,n_8818)
n_7951=NAND(n_6474,n_1951,n_2772,n_3305)
n_5428=NAND(n_4808,n_3932)
n_3874=NAND(n_3873,n_3975)
n_11745=NAND(n_11499,u1_rx_data_valid,n_13196)
n_10252=NAND(n_2614,n_3227)
n_4009=NAND(n_3078,n_1417,n_1464,csr_124)
n_9272=NAND(n_7477,n_7399,n_7319)
n_7558=NAND(n_4992,n_6251,n_5926,n_5795)
n_6916=NAND(n_6919,wb_data_i_20_)
n_5075=NAND(n_228,n_5021,n_2185)
n_10386=NAND(n_9603,n_6722)
n_5275=NAND(n_3891,n_4805)
n_7814=NAND(n_11404,n_6446,n_7813)
n_2532=NAND(n_26,n_8359)
n_4175=NAND(n_9040,n_2759,n_2760)
n_6809=NAND(n_11329,\u4_u0_buf0_orig_29_)
n_13088=NAND(n_5635,n_268,n_13080,n_11027)
n_8279=NAND(n_11707,n_6977,n_8278)
n_6689=NAND(u4_ep1_csr_1902,n_6864)
n_1987=NAND(n_673,n_285)
n_9492=NAND(n_9835,\u4_u0_buf0_orig_m3_9_,\u4_u0_dma_in_cnt_9_)
n_7861=NAND(\u4_u0_dma_out_left_7_,n_1323)
n_6028=NAND(n_6051,wb_data_i_21_)
n_10125=NAND(n_7273,n_8620,n_8882)
n_9629=NAND(n_9123,n_9132)
n_2097=NAND(n_1071,n_2096)
n_8171=NAND(n_11404,n_6627,n_8170)
n_5269=NAND(n_193,n_5268,n_3268)
n_12912=NAND(n_13107,u0_drive_k,DataOut_pad_o_1_)
n_8163=NAND(n_8453,n_6621,n_8162)
n_11311=NAND(n_10802,n_11317)
n_8861=NAND(n_9274,\u4_u2_buf0_orig_m3_5_,\u4_u2_dma_in_cnt_5_)
n_8132=NAND(n_11692,n_6872,n_8131)
n_7359=NAND(n_7358,wb_data_i_4_)
n_5435=NAND(n_12074,sram_data_i_12_)
n_13724=NAND(n_13723,n_12311)
n_7303=NAND(n_7297,u4_ep3_csr_1983)
n_7837=NAND(n_11401,n_6436,n_7836)
n_6288=NAND(n_5982,n_11401)
n_11794=NAND(n_8798,n_11436,n_9275,n_8861)
n_7795=NAND(n_4926,n_5852,n_5906,n_5763)
n_6574=NAND(n_5875,n_6136,n_5673)
n_8585=NAND(n_8029,n_8584)
n_8342=NAND(n_8341,n_6807,n_11656)
n_4875=NAND(n_4103,n_4874,u4_ep0_csr_1876)
n_6358=NAND(n_13945,\u1_u3_new_sizeb_0_)
n_3893=NAND(n_6715,n_3975)
n_6621=NAND(n_6722,n_6620)
n_12818=NAND(n_12722,\u1_u3_adr_r_6_)
n_12193=NAND(n_12151,n_14027,n_11935,n_12009)
n_10907=NAND(n_10282,n_6722)
n_6342=NAND(n_6338,wb_data_i_6_)
n_5837=NAND(n_5836,n_7347)
n_8436=NAND(n_11404,n_6998,n_8434)
n_12401=NAND(n_12474,n_4530,\u1_u3_state_5_)
n_3862=NAND(n_2326,n_3213)
n_4879=NAND(n_4107,n_4878,u4_ep2_csr_1938)
n_11662=NAND(n_11491,n_11677)
n_5918=NAND(n_5250,n_4355)
n_7082=NAND(n_5334,n_4104,n_3417)
n_10914=NAND(n_10309,n_6827)
n_8442=NAND(n_6354,wb_data_i_30_)
n_10848=NAND(n_10223,n_11692)
n_4604=NAND(n_3176,n_3745)
n_11618=NAND(n_11020,n_9345,n_11236,n_11019)
n_11595=NAND(n_11177,n_11656)
n_11611=NAND(n_11260,phy_rst_pad_o)
n_12909=NAND(n_13107,u0_drive_k,DataOut_pad_o_4_)
n_7802=NAND(n_7801,n_7800)
n_11713=NAND(n_11384,phy_rst_pad_o)
n_773=NAND(n_1060,u4_u2_int_stat_952)
n_10845=NAND(n_10221,phy_rst_pad_o)
n_11045=NAND(n_10494,phy_rst_pad_o)
n_9284=NAND(n_7807,n_7401,n_7808)
n_11432=NAND(n_11404,n_10875,n_8131)
n_10109=NAND(n_7214,n_7990,n_9072)
n_6860=NAND(n_5982,u4_ep1_csr_1918)
n_9437=NAND(n_2648,n_9447)
n_14107=NAND(n_12724,\u1_u3_adr_r_8_)
n_3146=NAND(n_1589,n_249)
n_11105=NAND(n_10557,n_6982)
n_11583=NAND(n_11163,phy_rst_pad_o)
n_12394=NAND(u4_u2_int_re,phy_rst_pad_o)
n_8577=NAND(n_8029,n_8576)
n_4145=NAND(n_1781,n_1679)
n_5181=NAND(n_3413,n_2927,n_3948)
n_6830=NAND(n_6829,n_5711)
n_7735=NAND(n_8077,u1_u1_crc_305)
n_11403=NAND(n_11404,n_10894,n_8170)
n_10105=NAND(n_7688,n_7983,n_9061)
n_8360=NAND(n_8359,n_6823,n_8358)
n_11253=NAND(n_10750,n_11656)
n_11129=NAND(n_8471,n_10480,n_8468)
n_8380=NAND(n_6424,wb_data_i_13_)
n_14255=NAND(n_13535,n_14280)
n_9477=NAND(n_8507,n_9238)
n_8247=NAND(n_6326,wb_data_i_25_)
n_12427=NAND(n_12277,n_12334)
n_7808=NAND(\u4_u3_buf0_orig_m3_9_,n_3742)
n_2282=NAND(n_562,\u4_u0_dma_out_cnt_5_)
n_9758=NAND(n_719,n_13744,n_7340,n_7339)
n_8614=NAND(n_8029,n_6142)
n_8175=NAND(n_11401,n_6631,n_8174)
n_5266=NAND(n_5285,n_5265,\u1_u3_state_1_)
n_8459=NAND(n_11656,n_7009,n_8458)
n_10068=NAND(n_7167,n_8602,n_8994)
n_12266=NAND(n_12265,n_12416)
n_6784=NAND(n_6032,n_4286)
n_8341=NAND(n_6424,wb_data_i_2_)
n_4907=NAND(n_4278,n_3594,n_3574)
n_11537=NAND(n_11401,n_11084,n_8139)
n_12990=NAND(n_12943,n_13104)
n_8244=NAND(n_8259,n_6950,n_8242)
n_5134=NAND(n_4257,n_1927,n_14027)
n_7096=NAND(n_6591,n_1056)
n_2449=NAND(\u1_u3_new_size_5_,n_1679)
n_10136=NAND(n_7280,n_8627,n_9117)
n_5950=NAND(n_3228,n_6470)
n_8622=NAND(n_8029,u4_ep2_csr_1924)
n_10442=NAND(n_10012,u4_u1_r5)
n_10119=NAND(n_7690,n_8617,n_9098)
n_7068=NAND(n_6947,n_845)
n_11441=NAND(n_10996,phy_rst_pad_o)
n_7753=NAND(\u4_u2_dma_out_left_6_,n_968)
n_7321=NAND(\u4_u2_dma_in_cnt_6_,n_5816)
n_8460=NAND(n_6355,wb_data_i_22_)
n_14333=NAND(n_1133,n_5205)
n_9332=NAND(n_9172,n_107)
n_9571=NAND(n_3640,u1_u2_rx_data_done_r2,n_1143)
n_8542=NAND(n_8540,idin)
n_2840=NAND(n_7078,n_696)
n_14458=NAND(n_14457,csr_97)
n_10366=NAND(n_8812,n_7541,n_10206)
n_7060=NAND(\u4_u3_buf0_orig_m3_7_,\u4_u3_buf0_orig_m3_6_)
n_8878=NAND(n_8082,n_7787,n_8877)
n_3465=NAND(n_3685,n_728)
n_10423=NAND(\u4_u1_dma_out_left_8_,u4_ep1_csr_1902)
n_6836=NAND(n_6835,n_6850)
n_10641=NAND(n_9902,n_10636)
n_515=NAND(u4_ep3_csr_1964,\u4_u3_dma_out_cnt_8_)
n_6334=NAND(n_6032,n_11401)
n_11994=NAND(n_11754,n_11993)
n_5913=NAND(n_4761,n_4284,n_3667,n_4784)
n_5410=NAND(n_4777,n_4757,\u4_u0_dma_in_cnt_6_)
n_8526=NAND(n_8867,\u4_u3_buf0_orig_m3_5_,\u4_u3_dma_in_cnt_5_)
n_11576=NAND(n_8262,n_11106,n_8273)
n_8607=NAND(n_8029,n_8605)
n_2958=NAND(u1_u2_rx_dma_en_r,n_1143)
n_4253=NAND(n_3361,n_3064)
n_6253=NAND(n_6224,n_4900)
n_6020=NAND(\u4_u2_dma_in_cnt_2_,n_3494)
n_9966=NAND(n_8550,n_8951,n_5943,n_5765)
n_10114=NAND(n_7636,n_8598,n_9092)
n_14284=NAND(n_14283,n_14280)
n_11186=NAND(n_9639,n_8491,n_10662)
n_6844=NAND(n_6843,n_6850)
n_272=NAND(u1_u3_out_to_small_r,u1_sizu_c_395)
n_10671=NAND(n_10374,u4_u0_r5)
n_2685=NAND(n_173,n_8359)
n_10851=NAND(n_10226,n_11483)
n_6064=NAND(n_3645,n_2672,n_1948,n_3188)
n_8178=NAND(n_11404,n_6633,n_8176)
n_8256=NAND(n_6326,wb_data_i_21_)
n_1680=NAND(n_360,n_897)
n_7827=NAND(n_11656,n_6360,n_7826)
n_6977=NAND(n_6976,n_6982)
n_4641=NAND(n_1672,n_3768,n_9756)
n_12269=NAND(n_12053,u1_u3_buffer_overflow)
n_10205=NAND(n_9437,n_9526)
n_13524=NAND(n_14247,u1_u2_rd_buf_134)
n_6079=NAND(n_6078,wb_data_i_25_)
n_11768=NAND(n_13663,u1_token_valid)
n_14129=NAND(n_13586,n_13587,n_13588)
n_3907=NAND(u4_ep2_csr_1954,n_3975)
n_6751=NAND(n_2229,n_6755)
n_2232=NAND(buf_176,buf_177)
n_4068=NAND(n_2038,n_8775,n_1625)
n_3226=NAND(csr_106,n_3867)
n_11670=NAND(n_11481,phy_rst_pad_o)
n_14261=NAND(n_14259,n_14260)
n_11742=NAND(n_11645,n_2876)
n_12999=NAND(n_14434,n_12034,n_13030)
n_10065=NAND(n_7158,n_8567,n_8985)
n_6986=NAND(n_6985,n_10620)
n_14035=NAND(n_14032,n_14025)
n_14442=NAND(n_14325,n_14322)
n_4724=NAND(n_4723,n_4722)
n_2281=NAND(n_613,\u4_u0_dma_out_cnt_2_)
n_4184=NAND(n_3363,madr_205,madr_207,madr_206)
n_8236=NAND(n_6326,wb_data_i_2_)
n_11444=NAND(n_10962,phy_rst_pad_o)
n_6686=NAND(n_6685,n_5982)
n_2337=NAND(frm_nat_355,n_3303)
n_4894=NAND(n_1525,n_1580)
n_6596=NAND(u4_ep2_csr_1931,n_6774)
n_6601=NAND(n_6618,n_6600)
n_12316=NAND(n_14313,u1_u2_rd_buf_143)
n_8352=NAND(n_6422,wb_data_i_25_)
n_4176=NAND(n_8836,n_2778,n_2754)
n_3811=NAND(n_5256,n_3268,n_1013)
n_12750=NAND(n_13640,n_13637)
n_4260=NAND(u4_ep0_csr_1891,n_3975)
n_5147=NAND(n_3879,n_4477)
n_8248=NAND(n_11692,n_6954,n_8247)
n_6465=NAND(n_5661,n_2742,n_4601,n_4162)
n_3378=NAND(n_1296,n_2320)
n_8569=NAND(n_8029,n_8568)
n_4246=NAND(n_4245,n_2255,n_2282)
n_6498=NAND(n_6497,n_3752)
n_9783=NAND(n_7800,n_7398,n_7801)
n_990=NAND(n_54,\u1_u0_crc16_sum_0_,\u1_u0_crc16_sum_3_,\u1_u0_crc16_sum_2_)
n_4911=NAND(n_5218,n_3273,n_4910)
n_8954=NAND(n_1825,n_8650,n_6146,n_7436)
n_10613=NAND(n_9944,u4_u1_r5)
n_8146=NAND(phy_rst_pad_o,n_6611,n_8145)
n_5776=NAND(n_5161,n_6213)
n_2737=NAND(n_2101,n_2070)
n_12270=NAND(n_6696,n_1166)
n_4273=NAND(n_3445,madr_199,n_5537,n_3444)
n_10837=NAND(n_10214,phy_rst_pad_o)
n_8284=NAND(n_11401,n_6981,n_8282)
n_550=NAND(n_9033,n_9030)
n_5293=NAND(n_5285,n_5265,n_9611,n_6696)
n_11556=NAND(n_8453,n_11100,n_8261)
n_11995=NAND(n_10422,n_10417,\u4_u2_dma_out_left_11_,n_11562)
n_11283=NAND(n_11404,n_10652,n_7830)
n_3787=NAND(n_3786,n_3165)
n_14342=NAND(n_12345,u1_u2_rd_buf_182)
n_11118=NAND(n_10566,phy_rst_pad_o)
n_13061=NAND(n_13067,n_13037)
n_1614=NAND(n_1613,n_1612)
n_11251=NAND(n_10747,n_12685)
n_10908=NAND(n_10301,u4_u0_r5)
n_11255=NAND(n_10753,phy_rst_pad_o)
n_4270=NAND(n_1265,n_4044,\u4_u3_dma_in_cnt_0_,n_3742)
n_3792=NAND(n_2359,n_2702)
n_13089=NAND(n_13086,n_661,n_13056)
n_8565=NAND(n_8029,n_8564)
n_271=NAND(frm_nat,frm_nat_359)
n_10899=NAND(n_10294,n_10893)
n_14246=NAND(n_13983,n_14209)
n_2638=NAND(n_837,\u4_u1_dma_out_cnt_3_)
n_4098=NAND(n_2042,n_2041)
n_8449=NAND(n_11404,n_7013,n_8448)
n_3887=NAND(u4_ep1_csr_1919,n_3975)
n_14343=NAND(n_12309,u1_u2_rd_buf_166)
n_13941=NAND(csr_96,csr)
n_3203=NAND(n_1730,n_1705)
n_4992=NAND(n_4991,n_4988)
n_2119=NAND(n_1571,n_2118)
n_6872=NAND(n_6871,n_5665)
n_4080=NAND(n_3612,n_4079)
n_11694=NAND(n_11692,n_11305,n_8323)
n_12286=NAND(n_14313,u1_u2_rd_buf_147)
n_7961=NAND(n_8029,n_7960)
n_5625=NAND(u4_u1_dma_req_out_hold,n_4872,dma_req_o_1_)
n_10054=NAND(n_7587,n_7965,n_8972)
n_10152=NAND(n_9444,n_1532,n_778)
n_6303=NAND(n_6338,wb_data_i_8_)
n_8357=NAND(n_8359,n_6821,n_8356)
n_7503=NAND(n_6289,n_830,n_7502)
n_9435=NAND(u4_suspend_r1,n_9184,n_11401,u4_suspend_r)
n_11301=NAND(n_10788,n_6982)
n_7421=NAND(n_6862,n_6417)
n_8470=NAND(n_6353,wb_data_i_12_)
n_7333=NAND(n_5844,n_5862,n_6172)
n_13722=NAND(n_13721,n_12310)
n_6073=NAND(n_6078,wb_data_i_16_)
n_4166=NAND(n_2310,n_1611,n_6351)
n_1396=NAND(\u0_u0_idle_cnt1_1_,n_1673)
n_9560=NAND(u1_idma_done,n_4143)
n_10095=NAND(n_7204,n_8585,n_9049)
n_3357=NAND(n_2602,n_2380)
n_8763=NAND(\u4_u0_buf0_orig_m3_9_,n_2275)
n_5166=NAND(n_4422,n_3936)
n_6031=NAND(n_6051,wb_data_i_17_)
n_12945=NAND(n_12852,n_7029,n_3617,n_5340)
n_8437=NAND(n_6355,wb_data_i_3_)
n_4523=NAND(csr_107,n_3867)
n_4013=NAND(n_4027,n_4012,n_1266)
n_6026=NAND(n_6092,wb_data_i_29_)
n_7800=NAND(n_2285,\u4_u1_dma_in_cnt_9_)
n_3571=NAND(u4_u3_int_stat_960,n_4355)
n_9390=NAND(suspend_clr_wr,phy_rst_pad_o)
n_14053=NAND(n_14051,n_14052)
n_5300=NAND(n_4654,n_4004,n_2007)
n_11630=NAND(n_11121,n_11333,n_9607)
n_11464=NAND(n_10983,phy_rst_pad_o)
n_9174=NAND(\u4_u1_dma_out_left_6_,\u4_u1_dma_out_left_7_)
n_4636=NAND(n_4635,n_4634)
n_11187=NAND(n_10868,n_11317)
n_393=NAND(u1_u3_out_to_small_r,u1_sizu_c_397)
n_5767=NAND(n_5160,n_6213)
n_7514=NAND(n_5067,n_7089,n_5066)
n_6899=NAND(u4_ep2_csr_1948,n_6774)
n_9735=NAND(n_3193,u1_token_valid)
n_8005=NAND(n_8029,n_8004)
n_2710=NAND(u4_ep2_csr_1928,\u4_u2_dma_out_cnt_3_)
n_5011=NAND(n_4485,n_3356)
n_8257=NAND(n_11656,n_6959,n_8256)
n_6948=NAND(n_10620,n_6947)
n_3205=NAND(n_2080,n_5336)
n_11217=NAND(n_8471,n_10646,n_8290)
n_2006=NAND(n_4127,n_2661)
n_3374=NAND(n_1357,n_925,n_663,n_1000)
n_13672=NAND(n_5284,n_4962,n_3359)
n_10130=NAND(n_7647,n_8003,n_9106)
n_11738=NAND(n_11645,n_7578)
n_6926=NAND(n_10620,n_3814)
n_4631=NAND(n_4630,n_4988)
n_6296=NAND(n_6683,wb_data_i_8_)
n_10768=NAND(n_10140,u4_u0_r5)
n_10253=NAND(n_10252,n_9289,n_1532)
n_10849=NAND(n_10224,n_11692)
n_1925=NAND(n_2125,n_1337)
n_2069=NAND(n_1366,n_1892)
n_11460=NAND(n_10979,phy_rst_pad_o)
n_5804=NAND(n_5141,n_5847)
n_6603=NAND(n_6602,n_5665)
n_8617=NAND(n_8029,u4_ep2_csr_1926)
n_2358=NAND(n_3697,n_2357,n_2411)
n_12555=NAND(n_5627,n_12478)
n_10612=NAND(n_9907,u4_u1_r5)
n_7765=NAND(n_5591,n_6205,n_6229)
n_9483=NAND(n_8508,n_9248)
n_3376=NAND(n_1208,n_1233,n_699,n_1210)
n_4609=NAND(n_2744,n_3756)
n_12722=NAND(n_12575,n_12563,n_12574)
n_6954=NAND(n_10620,n_1917)
n_8021=NAND(n_8029,n_8020)
n_3629=NAND(n_2573,n_968)
n_11591=NAND(n_11172,n_11656)
n_3558=NAND(u4_ep3_csr_1955,n_3975)
n_10901=NAND(n_10295,n_6722)
n_8343=NAND(n_6421,wb_data_i_29_)
n_6842=NAND(n_6841,n_6845)
n_4980=NAND(n_4979,n_2112)
n_11116=NAND(n_10561,phy_rst_pad_o)
n_9838=NAND(\u4_u2_buf0_orig_m3_8_,n_8777,n_9837)
n_11302=NAND(n_10789,n_6982)
n_11646=NAND(n_11645,n_8689)
n_606=NAND(n_90,n_207)
n_2714=NAND(u4_ep3_csr_1957,\u4_u3_dma_out_cnt_1_)
n_6633=NAND(n_6632,n_6646)
n_10160=NAND(n_9712,n_10314)
n_3243=NAND(n_1652,n_3242)
n_5706=NAND(n_5196,n_141,n_9750)
n_11035=NAND(n_10522,n_11676)
n_859=NAND(out_to_small,n_4286)
n_4025=NAND(n_653,n_701)
n_5365=NAND(n_4699,n_1629,madr_208,madr_207)
n_11582=NAND(n_11162,phy_rst_pad_o)
n_6325=NAND(n_6324,wb_data_i_27_)
n_7108=NAND(n_4167,n_3233,n_4071,n_5564)
n_7509=NAND(n_5306,n_7071,n_5305)
n_3882=NAND(n_6894,n_3975)
n_9570=NAND(n_8813,u4_u3_r5)
n_6367=NAND(n_6413,wb_data_i_17_)
n_11005=NAND(n_11401,n_10383,n_8143)
n_2313=NAND(n_513,\u4_u3_dma_out_cnt_4_)
n_10906=NAND(n_10300,u4_u0_r5)
n_11699=NAND(n_11401,n_11310,n_8350)
n_9829=NAND(u4_u1_ep_match_r,buf0_set)
n_7020=NAND(n_10636,n_5563)
n_8445=NAND(n_6354,wb_data_i_29_)
n_10037=NAND(n_10036,n_9241,n_9776)
n_13743=NAND(n_5283,n_5007)
n_6584=NAND(n_5282,n_5006)
n_8372=NAND(n_6422,wb_data_i_17_)
n_1117=NAND(\u4_u2_dma_in_cnt_9_,n_535)
n_11365=NAND(n_10825,n_11072)
n_8131=NAND(n_6327,wb_data_i_6_)
n_12276=NAND(n_14050,u1_u2_rd_buf_163)
n_13676=NAND(n_5284,n_4962)
n_1632=NAND(n_253,n_1673)
n_6018=NAND(n_6017,n_5070,n_3288)
n_12179=NAND(n_12108,n_14443)
n_899=NAND(\u0_u0_ps_cnt_0_,n_897)
n_10240=NAND(n_9181,n_9500)
n_8278=NAND(n_6326,wb_data_i_13_)
n_567=NAND(madr_197,n_529,madr_196)
n_14372=NAND(n_14002,n_14003)
n_5966=NAND(n_5965,n_4253,n_4625,n_5964)
n_4990=NAND(n_4989,n_4988)
n_8009=NAND(n_8029,n_8008)
n_10383=NAND(n_9600,n_10887)
n_14018=NAND(n_12294,n_12341)
n_10895=NAND(n_10288,n_10893)
n_8249=NAND(n_6326,wb_data_i_24_)
n_1371=NAND(n_855,\u1_u3_state_3_)
n_8068=NAND(n_7168,n_7096)
n_7965=NAND(n_8029,n_7964)
n_13210=NAND(n_12968,n_12695)
n_8778=NAND(\u4_u1_buf0_orig_m3_11_,\u4_u1_buf0_orig_m3_10_)
n_6737=NAND(u4_ep0_csr_1878,n_6755)
n_13081=NAND(n_870,u1_u1_send_data_r)
n_4598=NAND(n_1620,n_4172,\u4_u2_dma_in_cnt_4_)
n_12700=NAND(n_12642,\u1_u3_adr_r_10_)
n_10242=NAND(n_9456,u4_u2_r5)
n_14282=NAND(n_13896,n_14279)
n_11560=NAND(n_11692,n_11105,n_8270)
n_3108=NAND(n_8086,n_14407)
n_3398=NAND(n_856,n_2832,\u0_u0_idle_cnt1_3_,\u0_u0_idle_cnt1_2_)
n_8387=NAND(n_11404,n_6849,n_8385)
n_651=NAND(n_408,u1_token_fadr)
n_2117=NAND(n_1603,n_5710)
n_12895=NAND(n_7029,n_3081,n_7754)
n_3067=NAND(n_2553,n_3486)
n_7949=NAND(n_7936,u4_ep2_csr_1952)
n_11708=NAND(n_11707,n_11321,n_8390)
n_14266=NAND(n_14263,n_14265)
n_8192=NAND(n_5628,n_7367)
n_7841=NAND(\u4_u0_buf0_orig_m3_11_,\u4_u0_dma_in_cnt_11_)
n_4132=NAND(n_7502,n_3975)
n_4188=NAND(n_4674,n_4187,n_2112)
n_8135=NAND(n_6310,wb_data_i_4_)
n_3544=NAND(u1_u2_dtmp_r_73,n_3538)
n_4694=NAND(u4_ep0_inta,u4_ep0_intb)
n_9261=NAND(n_9486,\u4_u1_buf0_orig_m3_5_,\u4_u1_dma_in_cnt_5_)
n_7743=NAND(n_8727,n_1829)
n_4580=NAND(n_4579,n_1143)
n_11700=NAND(n_11401,n_11311,n_8352)
n_8775=NAND(n_3740,\u4_u2_dma_in_cnt_9_)
n_11897=NAND(n_2816,n_11157)
n_5541=NAND(n_6484,madr_208)
n_11507=NAND(n_11280,n_10815,n_11058)
n_6967=NAND(n_6966,n_6965)
n_7510=NAND(n_4016,n_7073,n_5111,n_5717)
n_14381=NAND(n_13897,n_13895)
n_11778=NAND(n_11401,n_11497,n_8337)
n_5634=NAND(n_5226,n_4885,n_821)
n_7823=NAND(n_11692,n_6440,n_7822)
n_8251=NAND(n_6326,wb_data_i_23_)
n_12994=NAND(n_14434,n_12529,n_13030)
n_11636=NAND(n_11645,n_8673)
n_1237=NAND(n_285,\u4_u2_dma_in_cnt_5_)
n_5212=NAND(n_5211,n_2668)
n_4083=NAND(n_3231,n_3230)
n_7084=NAND(\u4_u0_dma_out_left_2_,n_5350)
n_5959=NAND(n_4651,n_3735,n_4972)
n_4756=NAND(n_4759,frm_nat_361)
n_8704=NAND(n_7752,n_13439,n_8703,n_13437)
n_8346=NAND(n_11656,n_6811,n_8345)
n_7948=NAND(n_7947,n_4988)
n_5684=NAND(n_4961,n_5683,n_4957,n_4959)
n_13921=NAND(n_13568,n_13569,n_14223)
n_7567=NAND(n_6582,n_3852,n_4837,n_5134)
n_11402=NAND(n_11401,n_10892,n_8168)
n_5869=NAND(u4_ep2_intb,u4_ep3_intb,u4_ep0_intb,n_4691)
n_8739=NAND(\u4_u3_dma_out_left_6_,\u4_u3_dma_out_left_7_)
n_4913=NAND(\u4_u3_buf0_orig_m3_1_,n_4953)
n_5044=NAND(n_4198,n_4212)
n_12479=NAND(u4_u2_dma_req_in_hold2,u4_u2_dma_req_in_hold,dma_req_o_2_,n_1205)
n_8590=NAND(n_8029,n_8589)
n_5438=NAND(n_12074,sram_data_i_11_)
n_8026=NAND(n_8029,n_8025)
n_686=NAND(u1_u2_tx_dma_en_r,n_1143)
n_2335=NAND(frm_nat_358,n_3303)
n_8288=NAND(n_11404,n_6986,n_8287)
n_13922=NAND(n_13920,n_13921)
n_10617=NAND(n_9921,n_6982)
n_4263=NAND(n_2124,n_3291,n_2764,n_282)
n_12991=NAND(n_14434,n_12613,n_13030)
n_5184=NAND(n_3688,n_3561,n_3967)
n_6684=NAND(n_6683,wb_data_i_1_)
n_3364=NAND(u0_u0_idle_cnt1_next_21,n_5739)
n_12564=NAND(n_14460,u1_u3_size_next_r_72,n_12561)
n_10170=NAND(n_9673,n_10314)
n_7363=NAND(n_7362,TermSel_pad_o)
n_6373=NAND(n_6413,wb_data_i_24_)
n_5534=NAND(n_6484,madr_197)
n_7091=NAND(\u4_u3_dma_out_left_2_,n_5351)
n_3902=NAND(u4_ep2_csr_1953,n_3975)
n_10694=NAND(n_10365,u4_u0_r5)
n_5572=NAND(n_4830,n_4108,n_5571)
n_9274=NAND(n_7478,n_7402,n_7321)
n_9154=NAND(n_12930,n_7326)
n_12461=NAND(n_12460,n_12464)
n_6794=NAND(n_6793,n_5711)
n_10587=NAND(n_9894,u4_u1_r5)
n_10821=NAND(n_10233,u4_u0_r5)
n_6036=NAND(n_6092,wb_data_i_24_)
n_6442=NAND(n_6441,n_10629)
n_6312=NAND(n_6338,wb_data_i_11_)
n_3695=NAND(u4_ep1_csr_1894,n_598)
n_6572=NAND(n_5835,n_5857)
n_12466=NAND(n_12465,n_12464)
n_8337=NAND(n_6424,wb_data_i_31_)
n_8507=NAND(n_5252,n_1597,n_6364,n_5127)
n_14352=NAND(n_13966,n_13751,n_13725)
n_12769=NAND(n_13730,\u1_u3_adr_r_5_)
n_14112=NAND(n_13407,\u1_u3_adr_r_9_)
n_3545=NAND(n_1138,n_2762)
n_5387=NAND(n_4780,n_4758,\u4_u3_dma_in_cnt_6_)
n_3889=NAND(n_3888,n_3975)
n_3776=NAND(n_826,n_2765)
n_11433=NAND(n_9453,n_7841,n_9836,n_9492)
n_3591=NAND(n_1287,n_8084,n_580)
n_3373=NAND(n_1222,n_994,n_740,n_877)
n_5397=NAND(n_12074,sram_data_i_29_)
n_6673=NAND(n_6672,n_5982)
n_1076=NAND(n_6142,n_800)
n_2290=NAND(n_558,\u4_u2_dma_out_cnt_4_)
n_11304=NAND(n_10792,n_5711)
n_11948=NAND(\u1_u3_new_size_4_,\u1_u3_new_size_5_)
n_1868=NAND(\u1_u0_pid_0_,n_542)
n_3885=NAND(n_6764,n_3975)
n_7109=NAND(\u4_u1_buf0_orig_m3_2_,\u4_u1_buf0_orig_m3_3_)
n_262=NAND(\u4_u1_dma_in_cnt_3_,\u4_u1_dma_in_cnt_4_)
n_4651=NAND(n_4099,n_4221)
n_2786=NAND(n_1656,n_1483)
n_12679=NAND(n_12621,n_11692)
n_5416=NAND(n_4841,n_1197,\u1_u3_tx_data_to_cnt_2_,n_411)
n_2321=NAND(n_401,n_1306)
n_12901=NAND(n_12852,n_4713,n_5339,n_4930)
n_11321=NAND(n_10817,n_5711)
n_11193=NAND(n_11404,n_10614,n_8236)
n_8587=NAND(n_8029,n_8586)
n_8155=NAND(n_8154,n_6616,n_8153)
n_6896=NAND(u4_ep3_csr_1964,n_6890)
n_14395=NAND(n_14372,n_14376,n_14373)
n_9557=NAND(u1_idma_done,n_2191)
n_6961=NAND(n_6960,n_6965)
n_6973=NAND(n_6972,n_6982)
n_10942=NAND(n_10502,n_6982)
n_11448=NAND(n_10965,n_11692)
n_6714=NAND(u4_ep0_csr_1870,n_5728)
n_3241=NAND(n_3239,n_3794)
n_3522=NAND(u1_u2_dtmp_r_74,n_3538)
n_7723=NAND(n_5589,n_5584,n_721,n_7722)
n_7943=NAND(n_7532,phy_rst_pad_o)
n_11442=NAND(n_10997,n_11656)
n_12183=NAND(n_6493,n_12115,n_8066,n_8749)
n_10889=NAND(n_10279,n_10887)
n_10869=NAND(n_10271,u4_u0_r5)
n_6847=NAND(n_6846,n_6845)
n_2639=NAND(n_2638,n_1536)
n_6392=NAND(n_7358,wb_data_i_20_)
n_1322=NAND(n_204,\u1_hms_cnt_2_,\u1_hms_cnt_4_,\u1_hms_cnt_3_)
n_2729=NAND(n_1705,n_2096)
n_5254=NAND(n_2571,n_3622,n_6351)
n_11705=NAND(n_11707,n_11318,n_8367)
n_4989=NAND(n_3653,n_3297)
n_11449=NAND(n_10966,n_11692)
n_8385=NAND(n_6424,wb_data_i_11_)
n_1477=NAND(n_641,\u4_u2_dma_out_cnt_3_)
n_5815=NAND(n_2302,n_587,n_3741,n_3317)
n_2151=NAND(n_2585,n_489)
n_6881=NAND(u4_ep3_csr_1972,n_6890)
n_4863=NAND(n_4014,n_4862,n_3725)
n_10732=NAND(n_10326,n_10893)
n_11197=NAND(n_11692,n_10622,n_8287)
n_8176=NAND(n_6319,wb_data_i_15_)
n_11467=NAND(n_10988,phy_rst_pad_o)
n_13005=NAND(n_14434,n_12691,n_13030)
n_10168=NAND(n_9722,n_10314)
n_10912=NAND(n_10306,n_11317)
n_2810=NAND(n_3710,n_2424)
n_4504=NAND(n_3419,u1_sizu_c_394,n_4503,u1_sizu_c_397)
n_6723=NAND(n_6722,n_6721)
n_10164=NAND(n_9716,n_10314)
n_2945=NAND(n_6017,\u1_u2_state_1_)
n_11250=NAND(n_10746,phy_rst_pad_o)
n_3715=NAND(u4_ep0_csr_1863,n_790)
n_11527=NAND(n_11342,phy_rst_pad_o)
n_2262=NAND(n_2585,\u4_u1_dma_out_cnt_5_)
n_8390=NAND(n_6423,wb_data_i_0_)
n_12635=NAND(n_12387,n_12154,n_12536)
n_14049=NAND(n_12107,n_14445)
n_8509=NAND(n_5214,n_7526)
n_11310=NAND(n_10800,n_5711)
n_12337=NAND(n_12340,u1_u2_rd_buf_155)
n_12278=NAND(n_12301,u1_u2_rd_buf_140)
n_8537=NAND(n_8536,n_8489,OpMode_pad_o_0_)
n_5413=NAND(n_12074,sram_data_i_10_)
n_12027=NAND(n_10424,n_10418,\u4_u1_dma_out_left_11_,n_11706)
n_670=NAND(n_669,n_357)
n_757=NAND(n_881,u4_u3_int_stat_952)
n_14432=NAND(n_14417,n_14421,n_14431)
n_8100=NAND(wb_data_i_23_,n_11401)
n_11741=NAND(n_11645,n_485)
n_3556=NAND(n_7064,n_3975)
n_4094=NAND(n_3251,n_3250)
n_6768=NAND(u4_ep0_csr_1871,n_6755)
n_6075=NAND(n_6078,wb_data_i_28_)
n_5262=NAND(n_5261,n_6591)
n_8270=NAND(n_6902,wb_data_i_16_)
n_6285=NAND(n_5981,rst_i)
n_12117=NAND(n_6151,n_12055,n_7750,n_8192)
n_4162=NAND(n_4600,\u4_u0_dma_in_cnt_5_,n_562)
n_14185=NAND(n_12292,n_12291)
n_10051=NAND(n_7149,n_8011,n_9195)
n_8593=NAND(n_8029,n_8592)
n_8281=NAND(n_11401,n_6979,n_8280)
n_4163=NAND(n_1143,\u1_u2_state_3_)
n_6204=NAND(n_4889,n_3502,n_4888)
n_8869=NAND(n_8020,n_9328)
n_7829=NAND(n_8262,n_6362,n_7828)
n_6314=NAND(n_6338,wb_data_i_12_)
n_14130=NAND(n_13586,n_13587,n_13588)
n_8234=NAND(n_6902,wb_data_i_31_)
n_12973=NAND(n_14127,n_12856)
n_7709=NAND(n_7708,idin_321)
n_7842=NAND(n_4922,n_6215,n_5946,n_5775)
n_12782=NAND(n_12708,n_13630)
n_8362=NAND(n_8361,n_6825,n_11656)
n_8137=NAND(n_6319,wb_data_i_3_)
n_10049=NAND(n_7146,n_8043,n_8960)
n_11258=NAND(n_10757,n_12685)
n_6882=NAND(n_6032,u4_ep3_csr_1981)
n_11201=NAND(n_11671,n_10630,n_8475)
n_6700=NAND(u4_ep3_csr_1970,n_6890)
n_2027=NAND(n_4951,\u4_u0_dma_in_cnt_2_)
n_11234=NAND(n_9254,n_7498,n_9562,n_9283)
n_337=NAND(u1_u3_out_to_small_r,u1_sizu_c_394)
n_2007=NAND(n_688,\u4_u1_dma_in_cnt_3_)
n_8575=NAND(n_8029,n_8574)
n_8046=NAND(n_8029,n_7)
n_6306=NAND(n_6338,wb_data_i_7_)
n_3563=NAND(n_7968,n_4462)
n_11259=NAND(n_10759,phy_rst_pad_o)
n_7801=NAND(\u4_u1_buf0_orig_m3_9_,n_2285)
n_6308=NAND(\u4_u0_dma_in_cnt_2_,\u4_u0_dma_in_cnt_3_)
n_9833=NAND(n_9832,n_9486,n_9783,n_7412)
n_1269=NAND(\u0_u0_me_cnt_1_,n_5690)
n_12402=NAND(n_12474,n_4530,\u1_u3_state_3_)
n_10110=NAND(n_7615,n_7992,n_9075)
n_2538=NAND(u0_u0_me_cnt_100_ms,n_1013)
n_6072=NAND(n_6078,wb_data_i_17_)
n_14116=NAND(n_14110,n_12816)
n_2480=NAND(n_1728,madr_198)
n_11389=NAND(n_11401,n_10901,n_8137)
n_13811=NAND(n_13809,n_13810)
n_8448=NAND(n_6353,wb_data_i_28_)
n_4113=NAND(n_4112,n_2765,n_254)
n_11148=NAND(n_11147,n_11146,n_11676)
n_14041=NAND(n_14038,n_14311,n_14040)
n_2715=NAND(u4_ep3_csr_1959,\u4_u3_dma_out_cnt_3_)
n_4725=NAND(n_3812,n_3494,n_4755)
n_7124=NAND(u4_u2_set_r,u4_u2_ep_match_r)
n_4291=NAND(u4_ep1_csr_1901,n_3975)
n_6729=NAND(n_6728,n_6646)
n_8579=NAND(n_8029,n_8578)
n_10492=NAND(n_9837,n_9274,n_9804,n_7421)
n_1802=NAND(n_787,\u1_u0_pid_2_)
n_10952=NAND(n_10529,phy_rst_pad_o)
n_6344=NAND(n_6338,wb_data_i_4_)
n_12976=NAND(n_4702,n_12951,n_12042,n_12252)
n_8164=NAND(n_6327,wb_data_i_20_)
n_663=NAND(n_662,u4_u0_int_stat_960)
n_8688=NAND(n_6568,n_7299)
n_1707=NAND(n_2281,n_1706)
n_12938=NAND(n_12902,u1_send_token,n_5592,n_5142)
n_5988=NAND(n_6092,wb_data_i_26_)
n_8272=NAND(n_11656,n_6971,n_8270)
n_4061=NAND(n_2322,n_3242)
n_7793=NAND(n_4186,n_405,n_7117,n_5277)
n_6744=NAND(n_6755,u4_ep0_csr_1876)
n_6011=NAND(n_6092,wb_data_i_16_)
n_6317=NAND(n_5728,n_11401)
n_6495=NAND(n_6494,n_4123)
n_5248=NAND(n_1143,n_3288)
n_8532=NAND(u4_ep1_csr_1920,n_8531)
n_13228=NAND(n_10040,n_13944)
n_2356=NAND(n_917,n_2357)
n_14346=NAND(n_14247,u1_u2_rd_buf_135)
n_2168=NAND(n_7068,n_682)
n_13919=NAND(n_10516,n_10520)
n_10990=NAND(n_10582,n_6982)
n_12326=NAND(n_12171,u1_u2_rd_buf_165)
n_5843=NAND(n_5445,n_12918)
n_12294=NAND(n_14313,u1_u2_rd_buf_145)
n_8598=NAND(n_8029,u4_ep2_csr_1931)
n_6022=NAND(XcvSelect_pad_o,n_4960,n_5950)
n_14048=NAND(n_14044,n_14357)
n_3675=NAND(n_1522,n_7800,n_1041)
n_7809=NAND(n_7808,n_7807)
n_338=NAND(\u4_u0_dma_in_cnt_3_,\u4_u0_dma_in_cnt_4_)
n_10387=NAND(n_9604,n_10887)
n_3895=NAND(n_3894,n_3975)
n_8266=NAND(n_6326,wb_data_i_18_)
n_4619=NAND(n_4127,n_2662,n_4126,n_2661)
n_12907=NAND(n_13107,u0_drive_k,DataOut_pad_o_0_)
n_14111=NAND(n_14110,n_12816,n_14107)
n_6077=NAND(n_6078,wb_data_i_26_)
n_6527=NAND(n_4521,u0_u0_ls_se0_r)
n_6625=NAND(n_6722,\u4_u2_buf0_orig_19_)
n_5236=NAND(n_4539,n_5339)
n_7734=NAND(n_6568,n_6211)
n_4186=NAND(n_4667,n_4185,n_2043)
n_8253=NAND(n_8359,n_6957,n_8251)
n_2387=NAND(n_728,\u4_u3_dma_out_cnt_2_)
n_8240=NAND(n_6326,wb_data_i_28_)
n_14134=NAND(n_14387,n_14208)
n_10074=NAND(n_7262,n_8034,n_9006)
n_11498=NAND(n_11017,n_5711)
n_4289=NAND(u4_ep2_csr_1938,n_3975)
n_7022=NAND(n_7021,n_10636)
n_8759=NAND(n_6902,wb_data_i_30_)
n_8474=NAND(n_11401,n_7022,n_8473)
n_7009=NAND(n_10636,n_783)
n_8142=NAND(n_8262,n_6781,n_8141)
n_12768=NAND(n_14086,\u1_u3_adr_r_1_)
n_5977=NAND(n_6096,wb_data_i_27_)
n_4278=NAND(n_3573,n_1475)
n_11540=NAND(n_11404,n_11089,n_8218)
n_8594=NAND(n_8029,u4_ep2_csr_1953)
n_8573=NAND(n_8029,n_8572)
n_12209=NAND(n_12118,n_12061)
n_14315=NAND(n_13981,u1_u2_rd_buf_126)
n_3533=NAND(u1_u2_dtmp_r_80,n_3706)
n_6053=NAND(n_6051,wb_data_i_20_)
n_8374=NAND(n_6422,wb_data_i_16_)
n_5590=NAND(n_6224,n_721)
n_12923=NAND(n_12877,n_13081)
n_4849=NAND(n_4292,n_786,n_194,n_3098)
n_6015=NAND(n_6051,wb_data_i_28_)
n_7410=NAND(wb_data_i_22_,n_8359)
n_6936=NAND(n_6935,n_6965)
n_11466=NAND(n_10986,phy_rst_pad_o)
n_7133=NAND(n_7115,n_5405)
n_6446=NAND(n_6445,n_10629)
n_12275=NAND(n_14006,u1_u2_rd_buf_171)
n_3415=NAND(n_696,\u4_u0_dma_out_cnt_10_)
n_10422=NAND(n_10405,n_10421,n_9389,n_8952)
n_3554=NAND(n_2575,n_1323)
n_11614=NAND(n_11401,n_10960,n_8223)
n_14052=NAND(n_12340,u1_u2_rd_buf_149)
n_8626=NAND(n_8029,n_8625)
n_9490=NAND(n_9230,u4_u3_r5)
n_6381=NAND(n_7358,wb_data_i_13_)
n_13634=NAND(n_13631,n_13629)
n_13313=NAND(tx_ready,u1_u1_tx_valid_r)
n_10162=NAND(n_9714,n_10314)
n_8379=NAND(n_11404,n_6842,n_8378)
n_14030=NAND(n_14024,csr_102)
n_8943=NAND(n_5203,u4_ep2_csr_1938,n_7523,n_7075)
n_8545=NAND(n_8531,u4_ep1_csr_1921)
n_8462=NAND(n_11692,n_7020,n_8460)
n_10854=NAND(n_10229,n_11483)
n_2306=NAND(u4_ep1_csr_1901,\u4_u1_dma_out_cnt_7_)
n_7986=NAND(n_8029,n_121)
n_12826=NAND(n_13324,n_13905)
n_7540=NAND(u4_u1_set_r,u4_u1_ep_match_r)
n_5398=NAND(n_12074,sram_data_i_26_)
n_10614=NAND(n_9918,n_6982)
n_10916=NAND(n_10312,n_11329)
n_6582=NAND(n_5180,n_5823,n_4750)
n_490=NAND(n_8858,n_8838)
n_8162=NAND(n_6327,wb_data_i_21_)
n_4193=NAND(n_4192,n_3600)
n_4250=NAND(n_4249,n_2313,n_2291)
n_12576=NAND(n_12575,n_12468,n_12574)
n_2656=NAND(n_3224,n_721)
n_1585=NAND(u4_ep1_csr_1895,n_754)
n_8581=NAND(n_8029,n_8580)
n_5127=NAND(n_4279,n_1987,n_3219)
n_12781=NAND(n_7927,n_12720)
n_7286=NAND(n_6534,n_4481,n_1856,n_1417)
n_11592=NAND(n_11173,phy_rst_pad_o)
n_2388=NAND(n_1175,n_2387)
n_10097=NAND(n_7211,n_8579,n_9052)
n_11029=NAND(n_7740,u1_adr_259)
n_3417=NAND(n_3416,n_3415,n_7076)
n_8030=NAND(n_8029,n_8028)
n_10839=NAND(n_10216,phy_rst_pad_o)
n_14169=NAND(n_14167,n_14168)
n_738=NAND(n_737,u4_u1_int_stat_960)
n_4155=NAND(\u4_u1_buf0_orig_m3_1_,n_4610)
n_4654=NAND(n_4017,n_3353)
n_10649=NAND(n_9934,n_10648)
n_6207=NAND(u4_u3_set_r,u4_u3_ep_match_r)
n_13013=NAND(n_14114,n_13489)
n_5890=NAND(n_5384,\u4_u2_dma_in_cnt_10_,n_5816)
n_12100=NAND(n_11948,n_1981,n_11751,n_2449)
n_12390=NAND(u4_u0_int_re,phy_rst_pad_o)
n_6930=NAND(n_10620,n_6929)
n_10317=NAND(n_9565,u4_u2_r5)
n_8147=NAND(n_6319,wb_data_i_28_)
n_2234=NAND(n_4134,n_2651)
n_12872=NAND(n_12839,n_13081)
n_7932=NAND(n_7931,idin)
n_14420=NAND(n_14418,n_12607,n_14419)
n_6014=NAND(u4_ep1_csr_1895,n_5982)
n_12188=NAND(n_12058,n_12094)
n_6832=NAND(n_6827,\u4_u0_buf0_orig_19_)
n_9804=NAND(n_8775,n_8096,n_8776)
n_6920=NAND(n_6919,wb_data_i_11_)
n_6004=NAND(n_6003,n_5989,n_3678)
n_5421=NAND(n_12074,sram_data_i_31_)
n_3381=NAND(u1_sizu_c_394,n_1780)
n_9185=NAND(n_9184,\u4_int_srcb_3_,n_11692)
n_1696=NAND(n_623,\u1_u3_tx_data_to_cnt_3_,\u1_u3_tx_data_to_cnt_4_,\u1_u3_tx_data_to_cnt_2_)
n_12208=NAND(n_12117,n_12056)
n_2711=NAND(n_7064,\u4_u2_dma_out_cnt_2_)
n_9776=NAND(n_14410,n_98)
n_10882=NAND(n_9568,n_9524)
n_7515=NAND(n_4484,n_7091,n_5113,n_5719)
n_6535=NAND(n_6190,n_250,n_1872)
n_7862=NAND(\u4_u0_dma_out_left_7_,n_2575)
n_6434=NAND(n_6432,wb_data_i_26_)
n_4552=NAND(n_4111,n_1078)
n_8075=NAND(n_7180,n_7086)
n_8952=NAND(n_1987,n_8644,n_6143,n_7420)
n_10645=NAND(n_9940,n_10648)
n_5544=NAND(n_6484,madr_206)
n_8949=NAND(n_7516,n_7098,n_7850)
n_10100=NAND(n_7217,n_8024,n_9087)
n_11090=NAND(n_10538,n_6982)
n_4060=NAND(n_4126,n_1652)
n_13011=NAND(n_12973,n_12966)
n_6033=NAND(u4_ep3_csr_1957,n_6032)
n_5222=NAND(n_425,n_5012,n_2172)
n_11629=NAND(n_11692,n_10942,n_8275)
n_9240=NAND(n_8193,n_6064)
n_2067=NAND(n_1413,n_1859)
n_7535=NAND(n_5375,n_1942,n_4834)
n_11542=NAND(n_8262,n_11090,n_8221)
n_11089=NAND(n_10536,n_6982)
n_12311=NAND(n_14050,u1_u2_rd_buf_159)
n_10211=NAND(\u4_u1_buf0_orig_m3_8_,n_7802,n_9832)
n_6440=NAND(n_10648,n_1128)
n_4539=NAND(n_3616,n_3725)
n_7353=NAND(n_6919,wb_data_i_0_)
n_4622=NAND(n_3697,n_2357,n_4119,n_2411)
n_10113=NAND(n_7268,n_8615,n_9089)
n_5366=NAND(n_4842,n_833,\u1_u3_rx_ack_to_cnt_2_,n_317)
n_13056=NAND(n_13218,n_12982,n_12591,n_12659)
n_6341=NAND(n_6338,wb_data_i_9_)
n_4300=NAND(u4_ep1_csr_1923,n_3975)
n_3206=NAND(n_2291,n_2270)
n_10057=NAND(n_7245,n_7967,n_8979)
n_12339=NAND(n_12342,u1_u2_rd_buf_185)
n_7319=NAND(\u4_u0_dma_in_cnt_6_,n_5660)
n_6668=NAND(n_6667,n_6864)
n_8611=NAND(n_8029,u4_ep2_csr_1928)
n_6438=NAND(n_6437,n_10629)
n_2116=NAND(n_1471,n_2115)
n_3727=NAND(\u1_u1_state_2_,n_3725)
n_12765=NAND(n_14244,\u1_u3_adr_r_4_)
n_14038=NAND(n_14295,n_14191)
n_10877=NAND(n_10414,n_10893)
n_5536=NAND(n_4525,n_3268)
n_1642=NAND(n_1641,n_1673)
n_10155=NAND(n_9728,u4_u2_r5)
n_7762=NAND(n_4990,n_5901,n_5936,n_5787)
n_6660=NAND(n_2505,n_6890)
n_10763=NAND(n_10377,n_11317)
n_6636=NAND(n_6635,n_5665)
n_7722=NAND(n_5140,u0_u0_T1_gt_2_5_uS)
n_5150=NAND(n_4294,n_4361)
n_10905=NAND(n_10299,u4_u0_r5)
n_10656=NAND(n_9900,n_10636)
n_7830=NAND(n_6354,wb_data_i_17_)
n_7950=NAND(u4_ep2_csr_1953,n_7934)
n_13529=NAND(n_14247,u1_u2_rd_buf_136)
n_11004=NAND(n_11401,n_10382,n_8125)
n_12897=NAND(n_12695,n_12694)
n_4108=NAND(n_3163,n_10040)
n_6898=NAND(u4_ep2_csr_1932,n_6774)
n_3766=NAND(u1_u2_dtmp_r_81,n_3706)
n_3827=NAND(n_4532,n_554)
n_10428=NAND(\u4_u3_dma_out_left_8_,u4_ep3_csr_1964)
n_10498=NAND(n_10025,n_10648)
n_5964=NAND(n_4008,n_4681)
n_6893=NAND(u4_ep3_csr_1955,n_6890)
n_10060=NAND(n_7279,n_8624,n_9115)
n_6390=NAND(n_7358,wb_data_i_24_)
n_11415=NAND(n_11671,n_10915,n_8372)
n_7512=NAND(n_4025,n_7084,n_5112,n_5720)
n_9388=NAND(n_3669,n_189,u1_u3_rx_ack_to,n_9276)
n_12268=NAND(n_12267,n_12416)
n_1386=NAND(u4_ep0_csr_1871,n_545)
n_1625=NAND(n_2037,n_535)
n_5383=NAND(n_4782,n_4755,\u4_u2_dma_in_cnt_6_)
n_5292=NAND(n_356,n_4865,n_5291)
n_6770=NAND(n_6769,n_5728)
n_1448=NAND(n_503,\u4_u1_dma_out_cnt_3_)
n_11098=NAND(n_10550,n_6982)
n_6944=NAND(n_6943,n_6965)
n_2736=NAND(n_1690,n_1447)
n_12570=NAND(n_12569,n_12463,n_12568)
n_4495=NAND(n_581,n_238)
n_9740=NAND(n_9161,u4_u3_r5)
n_14292=NAND(n_14291,n_12326)
n_1634=NAND(n_1673,n_605)
n_8624=NAND(n_8029,n_8623)
n_6775=NAND(u4_ep2_csr_1924,n_6774)
n_2718=NAND(u4_ep1_csr_1895,\u4_u1_dma_out_cnt_1_)
n_2410=NAND(n_674,\u4_u0_dma_out_cnt_1_)
n_10883=NAND(n_10882,n_7806,phy_rst_pad_o,n_9289)
n_10165=NAND(n_9718,n_10314)
n_8166=NAND(n_6327,wb_data_i_1_)
n_4089=NAND(n_2330,n_3244)
n_6294=NAND(n_6324,wb_data_i_26_)
n_8255=NAND(n_8359,n_6926,n_8254)
n_10082=NAND(n_7672,n_8575,n_9024)
n_11528=NAND(n_11343,phy_rst_pad_o)
n_6885=NAND(n_6032,u4_ep3_csr_1980)
n_14366=NAND(n_13639,n_12750)
n_3184=NAND(n_2058,n_5333)
n_4010=NAND(n_3090,csr_98)
n_7998=NAND(n_8029,n_7997)
n_14051=NAND(n_14050,u1_u2_rd_buf1)
n_5755=NAND(\u4_u3_buf0_orig_m3_3_,n_3576)
n_4288=NAND(n_6685,n_3975)
n_12918=NAND(n_4034,n_2191)
n_5246=NAND(n_2576,n_3554,n_7319)
n_10150=NAND(n_9444,n_400,\u5_state_2_)
n_5317=NAND(n_3236,wb_addr_i_17_)
n_9972=NAND(n_9359,u4_u3_r5)
n_6509=NAND(n_6491,n_4120)
n_10071=NAND(n_7178,n_8005,n_9002)
n_5976=NAND(n_6096,wb_data_i_28_)
n_5549=NAND(n_6484,madr_205)
n_7817=NAND(n_6353,wb_data_i_2_)
n_9481=NAND(n_7895,n_9243)
n_3058=NAND(n_846,n_4355)
n_11603=NAND(n_11692,n_11107,n_8282)
n_14356=NAND(n_14037,n_14041)
n_6733=NAND(u4_ep0_csr_1882,n_5728)
n_4070=NAND(n_1196,n_7376,n_468)
n_6749=NAND(n_6152,n_5728)
n_10102=NAND(n_7662,n_8577,n_9058)
n_6351=NAND(\u4_u3_dma_in_cnt_6_,n_5736)
n_7344=NAND(n_6919,wb_data_i_9_)
n_8184=NAND(n_8471,n_6640,n_8183)
n_10325=NAND(n_9585,n_9776)
n_11691=NAND(n_8154,n_11302,n_8240)
n_14310=NAND(n_14308,n_14309)
n_8534=NAND(n_8533,u4_ep1_csr_1923)
n_9221=NAND(n_6278,n_7140)
n_11824=NAND(n_10882,n_10791,n_11623)
n_11357=NAND(n_11010,phy_rst_pad_o)
n_6588=NAND(n_6587,n_5665)
n_6343=NAND(n_6338,wb_data_i_5_)
n_3622=NAND(n_2570,n_852)
n_7895=NAND(n_5246,n_1386,n_6082,n_4785)
n_8185=NAND(n_6319,wb_data_i_11_)
n_3225=NAND(n_3224,n_4012,n_3223)
n_4258=NAND(n_3436,n_1664,n_704,n_3420)
n_11644=NAND(n_11645,u1_token_fadr_543)
n_4294=NAND(u4_ep0_csr_1876,n_3975)
n_11009=NAND(n_11404,n_10387,n_8162)
n_8591=NAND(n_8029,n_7064)
n_4501=NAND(n_2191,u1_u3_buffer_done)
n_7941=NAND(n_7530,phy_rst_pad_o)
n_7826=NAND(n_6354,wb_data_i_19_)
n_10652=NAND(n_9929,n_10636)
n_10825=NAND(n_11070,n_10824)
n_4234=NAND(u0_u0_idle_cnt1_next_22,n_5739)
n_3637=NAND(n_3061,n_4027)
n_13202=NAND(n_14169,n_14130,n_6576)
n_12751=NAND(n_12632,n_12591)
n_4663=NAND(n_4662,n_4197)
n_6969=NAND(n_6968,n_10620)
n_12678=NAND(n_12624,n_11692)
n_14336=NAND(n_14332,n_14334,n_14335)
n_709=NAND(n_708,u4_u2_int_stat_960)
n_10103=NAND(n_7189,n_8600,n_9059)
n_8476=NAND(n_11401,n_6988,n_8475)
n_8398=NAND(n_6353,wb_data_i_8_)
n_13082=NAND(n_13110,n_13081,n_9149)
n_3054=NAND(n_1209,n_4355)
n_2305=NAND(u4_ep2_csr_1932,\u4_u2_dma_out_cnt_7_)
n_10126=NAND(n_7274,n_8621,n_9104)
n_6311=NAND(n_6338,wb_data_i_21_)
n_14448=NAND(n_14447,u1_u2_rd_buf_173)
n_902=NAND(frm_nat_362,frm_nat_363)
n_8323=NAND(n_6423,wb_data_i_8_)
n_6376=NAND(n_6375,n_10629)
n_6430=NAND(n_3104,n_2794,n_2035,n_3101)
n_11718=NAND(n_8471,n_11335,n_8376)
n_7816=NAND(n_11404,n_6378,n_7815)
n_10915=NAND(n_10311,n_11329)
n_6401=NAND(n_7358,wb_data_i_7_)
n_6023=NAND(n_6051,wb_data_i_16_)
n_2240=NAND(n_7096,n_744)
n_5663=NAND(n_5298,n_2891,n_5662,n_7070)
n_11632=NAND(n_11647,frm_nat_379)
n_13489=NAND(n_13485,n_13488)
n_1612=NAND(n_585,\u4_u3_dma_out_cnt_8_)
n_8319=NAND(n_5855,n_6174,n_6241,n_4644)
n_10822=NAND(n_13935,u1_adr_252)
n_7015=NAND(n_10636,\u4_u3_buf0_orig_26_)
n_1482=NAND(\u0_u0_idle_cnt1_3_,n_1673)
n_6266=NAND(n_3392,n_1700,n_3391)
n_11924=NAND(n_11923,n_12142,n_11677,n_11496)
n_6858=NAND(u4_ep1_csr_1901,n_6864)
n_2115=NAND(u4_ep2_csr_1932,n_612)
n_3061=NAND(n_1435,n_4012)
n_10840=NAND(n_10217,phy_rst_pad_o)
n_10904=NAND(n_10298,u4_u0_r5)
n_8465=NAND(n_6355,wb_data_i_15_)
n_12205=NAND(n_7685,u4_ep1_dma_out_buf_avail)
n_6959=NAND(n_6963,n_2142)
n_2107=NAND(n_1184,n_2106)
n_12397=NAND(n_12474,n_4530,\u1_u3_state_7_)
n_6666=NAND(n_6683,wb_data_i_17_)
n_6399=NAND(n_7358,wb_data_i_9_)
n_12289=NAND(n_14449,u1_u2_rd_buf_177)
n_8400=NAND(n_5848,n_5773,n_6237,n_4649)
n_8776=NAND(\u4_u2_buf0_orig_m3_9_,n_3740)
n_532=NAND(\u4_u0_dma_in_cnt_9_,n_1245)
n_11414=NAND(n_11692,n_10913,n_8343)
n_10500=NAND(n_10028,n_10636)
n_4484=NAND(n_496,n_368)
n_11318=NAND(n_10811,n_11317)
n_1311=NAND(n_303,u4_ep1_csr_1919)
n_7983=NAND(n_8029,n_7982)
n_9486=NAND(n_7821,n_7782,n_6652)
n_11204=NAND(n_8154,n_10633,n_8442)
n_11577=NAND(n_11158,phy_rst_pad_o)
n_4603=NAND(n_2399,n_4602,\u4_u1_dma_in_cnt_4_)
n_6942=NAND(n_6941,n_6965)
n_6828=NAND(n_6827,n_1297)
n_8280=NAND(n_6326,wb_data_i_12_)
n_9333=NAND(n_8636,n_9332)
n_6663=NAND(u4_ep1_csr_1912,n_5982)
n_12893=NAND(n_12793,n_12826,n_12834)
n_2068=NAND(n_1185,n_2272)
n_5392=NAND(n_4762,n_3809,\u4_u1_dma_in_cnt_6_)
n_9032=NAND(n_1964,n_8653,n_6153,n_7453)
n_12302=NAND(n_12301,u1_u2_rd_buf_137)
n_11290=NAND(n_8154,n_10585,n_7834)
n_4169=NAND(n_4168,frm_nat_363)
n_12070=NAND(n_5755,n_12031,n_7346,n_7798)
n_7361=NAND(n_6919,wb_data_i_6_)
n_6408=NAND(n_7358,wb_data_i_11_)
n_6302=NAND(n_6683,wb_data_i_0_)
n_5064=NAND(n_200,n_5017,n_2408)
n_11555=NAND(n_8453,n_11099,n_8258)
n_1771=NAND(n_3717,n_2073,n_2171)
n_3672=NAND(n_3671,n_1624)
n_1393=NAND(n_818,n_1392)
n_2186=NAND(n_2185,n_1023)
n_7026=NAND(n_5880,n_5985)
n_3553=NAND(u4_ep2_csr_1944,n_3975)
n_3789=NAND(n_3105,n_2367,n_3788,\u5_state_3_)
n_11219=NAND(n_11411,n_10647,n_7822)
n_12996=NAND(n_14434,n_12382,n_13030)
n_8225=NAND(n_6326,wb_data_i_6_)
n_13403=NAND(n_13400,n_13653,n_13402)
n_3590=NAND(n_1569,n_8762,n_1113)
n_7541=NAND(u4_u0_set_r,u4_u0_ep_match_r)
n_4830=NAND(n_3865,n_2232,n_890)
n_4987=NAND(n_4986,n_4988)
g38299_OUT1_Y_1=AND(g38299_X_S0_1,n_6124)
g42528_I0_out=AND(n_6329,n_6033)
g48818_I1_out=AND(n_1050,u4_u3_int_stat_956)
g43601_I1_out=AND(n_9107,n_8849)
g43061_OUT2_Y_1=AND(n_10014,n_3696)
n_1788=AND(\u1_u3_rx_ack_to_cnt_4_,\u1_u3_rx_ack_to_cnt_5_)
g47741_I0_out=AND(u4_u3_int_stat_952,n_4355)
g47683_I0_out=AND(u4_ep2_csr_1950,n_3975)
g40814_OUT1_Y_1=AND(g40814_X_S0_1,\u4_u1_dma_in_cnt_11_)
n_4781=AND(n_1378,n_4780)
g44668_OUT2_Y_1=AND(n_9542,n_7190)
g40791_OUT2_Y_1=AND(u4_u3_r5,n_9231)
n_2914=AND(n_2386,n_2913)
g47899_I0_out=AND(u1_u2_dtmp_r_94,n_3924)
g42748_I0_out=AND(n_6664,n_6865)
g42649_I0_out=AND(n_6391,n_6733)
g44690_OUT2_Y_1=AND(n_9548,n_8025)
n_11422=AND(n_10933,u4_ep0_csr_1876)
g37815_OUT1_Y_1=AND(g37815_X_S0_1,idin_330)
g43138_I1_out=AND(n_7390,wb_data_i_2_)
g38661_I1_out=AND(n_12630,\u1_u3_adr_r_14_)
n_3358=AND(n_2381,n_3357)
g43122_I0_out=AND(n_7052,n_3293)
g40848_OUT2_Y_1=AND(u4_u0_r5,n_10363)
g46641_OUT1_Y_1=AND(g46641_X_S0_1,n_1361)
g40857_I0_out=AND(n_9977,wb_data_i_19_)
g40831_I0_out=AND(n_10953,wb_data_i_18_)
n_7129=AND(u4_u2_ep_match_r,out_to_small)
g44936_I0_out=AND(n_5188,n_5944)
g42742_I0_out=AND(n_7315,n_6673)
g47835_I0_out=AND(n_7165,n_4462)
g44673_OUT2_Y_1=AND(n_9542,n_7227)
g43644_OUT1_Y_1=AND(g43644_X_S0_1,n_3804)
g44661_OUT1_Y_1=AND(g44661_X_S0_1,idin)
g47937_OUT1_Y_1=AND(g47937_X_S0_1,sram_data_i_10_)
g37617_OUT1_Y_1=AND(g37617_X_S0_1,n_6841)
g47925_OUT2_Y_1=AND(n_3118,u1_u2_rd_buf_160)
g47873_OUT2_Y_1=AND(n_2377,u1_u2_rd_buf_143)
g38131_OUT1_Y_1=AND(g38131_X_S0_1,u1_data_pid_sel_189)
g39776_OUT2_Y_1=AND(n_12074,sram_data_i_1_)
g47086_I1_out=AND(g47086_I0_out,n_4317)
g45522_OUT2_Y_1=AND(n_8852,n_8849)
g38020_OUT2_Y_1=AND(n_10024,n_9135)
g42982_OUT1_Y_1=AND(g42982_X_S0_1,n_6927)
g46550_I1_out=AND(n_1618,n_1244)
g40450_OUT2_Y_1=AND(n_10366,n_8523)
n_13229=AND(n_13388,n_890)
g47752_I1_out=AND(n_7670,n_4442)
g38847_I0_out=AND(n_4580,n_12398)
g47731_I0_out=AND(u4_u1_int_stat_948,n_4355)
g45977_OUT1_Y_1=AND(g45977_X_S0_1,n_1579)
g38215_OUT1_Y_1=AND(g38215_X_S0_1,idin_325)
g44647_OUT1_Y_1=AND(g44647_X_S0_1,idin_344)
n_11482=AND(n_11014,u4_ep1_csr_1907)
g43613_I0_out=AND(n_11279,n_8978)
g39606_OUT2_Y_1=AND(u1_u2_word_done,mdout_239)
g40795_I2_out=AND(g40795_I0_out,g40795_I1_out)
g46583_I1_out=AND(g46583_I0_out,n_3546)
g47725_I1_out=AND(n_8543,n_3977)
g47778_I1_out=AND(u4_ep1_csr_1912,n_3975)
n_5204=AND(n_4526,n_5203)
g41376_I1_out=AND(g41376_I0_out,n_10906)
g43086_OUT1_Y_1=AND(g43086_X_S0_1,n_1589)
g42469_I1_out=AND(g42469_I0_out,n_6117)
g47701_I1_out=AND(u4_ep1_csr_1910,n_3975)
g47909_OUT2_Y_1=AND(n_3118,u1_u2_rd_buf_182)
g41403_OUT1_Y_1=AND(g41403_X_S0_1,n_4233)
n_11474=AND(n_11001,u4_ep1_csr_1907)
g44946_I0_out=AND(n_5179,n_5944)
g46548_I1_out=AND(n_1622,n_1559)
g43548_I1_out=AND(n_9143,n_3601)
g43639_OUT2_Y_1=AND(n_8688,n_8676)
n_2657=AND(n_2236,n_789)
g47802_I0_out=AND(n_9013,n_4462)
g43079_OUT1_Y_1=AND(g43079_X_S0_1,n_1124)
n_13806=AND(n_13740,n_5283)
g45994_I1_out=AND(g45994_I0_out,n_4936)
g43190_I0_out=AND(n_7719,n_7950)
g44616_OUT2_Y_1=AND(n_6544,n_8930)
g39994_I0_out=AND(n_11789,n_11897)
g47565_I1_out=AND(g47565_I0_out,n_1682)
g42242_OUT1_Y_1=AND(g42242_X_S0_1,\u4_u1_dma_out_cnt_4_)
g54060_I0_out=AND(n_13288,buf_186)
g43113_I1_out=AND(n_7053,wb_data_i_3_)
g43577_I1_out=AND(n_9143,n_8839)
g47904_I0_out=AND(u1_u2_dtmp_r_87,n_3924)
g43638_OUT1_Y_1=AND(g43638_X_S0_1,n_8680)
g47792_I1_out=AND(n_8887,n_3977)
g42924_I0_out=AND(n_7130,n_120)
g37908_OUT2_Y_1=AND(n_6544,n_8885)
g43381_I0_out=AND(buf_153,n_13885)
g42842_I0_out=AND(n_6372,n_6727)
g54810_I0_out=AND(n_14109,n_14111)
g38227_OUT1_Y_1=AND(g38227_X_S0_1,idin_324)
g38148_OUT2_Y_1=AND(u1_u3_out_to_small_r,n_9074)
g40822_OUT2_Y_1=AND(wb_addr_i_17_,sram_data_i_22_)
g42345_I1_out=AND(n_10369,n_7222)
g40751_I1_out=AND(g40751_I0_out,\u4_u2_buf0_orig_m3_4_)
g47729_I1_out=AND(n_8578,n_3977)
g47690_I0_out=AND(n_7630,n_4462)
g45320_I0_out=AND(n_2153,n_2586)
g40425_I0_out=AND(u1_u2_dtmp_r_91,n_11978)
g43132_I0_out=AND(n_9150,n_1365)
g41450_OUT2_Y_1=AND(u4_u2_r5,n_9598)
g45370_I1_out=AND(n_7679,n_7256)
g47812_I0_out=AND(n_7976,n_4462)
g47782_I1_out=AND(n_875,n_4355)
g42210_I0_out=AND(n_10348,n_7586)
g45447_OUT1_Y_1=AND(g45447_X_S0_1,n_7578)
g43007_OUT1_Y_1=AND(g43007_X_S0_1,\u4_u0_buf0_orig_26_)
g38575_I0_out=AND(n_4306,u1_send_token)
n_10399=AND(n_9225,n_9736)
g42337_I1_out=AND(n_10369,n_7263)
g43052_OUT1_Y_1=AND(g43052_X_S0_1,n_7350)
g45565_I0_out=AND(n_5849,frm_nat_359)
g40913_I0_out=AND(n_10481,wb_data_i_8_)
g38006_OUT2_Y_1=AND(n_9829,n_7212)
g42243_OUT1_Y_1=AND(g42243_X_S0_1,\u4_u1_dma_out_cnt_6_)
g47643_I0_out=AND(n_2384,n_2045)
g42530_I0_out=AND(n_6343,n_6712)
g44641_OUT1_Y_1=AND(g44641_X_S0_1,idin_339)
g43038_OUT1_Y_1=AND(g43038_X_S0_1,n_6966)
g47849_I1_out=AND(n_7664,n_4445)
n_11152=AND(n_703,n_4137)
g38544_I0_out=AND(n_12866,n_12857)
g47796_I0_out=AND(n_8973,n_4462)
g38867_I0_out=AND(u1_u3_size_next_r_68,n_14462)
g42575_I0_out=AND(n_6088,n_6035)
g42966_I0_out=AND(n_5879,n_7347)
g48722_I1_out=AND(g48722_I0_out,n_3699)
g47126_I1_out=AND(frm_nat_361,n_3303)
g39392_OUT1_Y_1=AND(g39392_X_S0_1,mdout_223)
g42955_I2_out=AND(g42955_I0_out,g42955_I1_out)
g43096_OUT2_Y_1=AND(n_9912,n_8939)
g43538_I1_out=AND(n_7289,n_1464)
g40384_I1_out=AND(g40384_I0_out,n_10693)
g41192_I0_out=AND(n_1632,n_5302)
g42250_OUT1_Y_1=AND(g42250_X_S0_1,\u4_u2_dma_out_cnt_7_)
g43628_OUT2_Y_1=AND(n_6455,n_3)
g42246_OUT2_Y_1=AND(n_9730,n_4736)
g40836_I0_out=AND(n_10953,wb_data_i_22_)
g44603_I1_out=AND(g44603_I0_out,n_9282)
n_4969=AND(n_3596,n_4565)
n_4576=AND(n_2790,n_3685)
n_5224=AND(n_3257,n_5223)
g38988_I0_out=AND(u1_u3_match_r,u1_u3_to_large)
g39773_I1_out=AND(g39773_I0_out,n_5396)
g42638_I0_out=AND(n_6400,n_6747)
g45420_I0_out=AND(n_7685,n_7181)
g46545_I0_out=AND(n_6165,n_6166)
g40440_OUT2_Y_1=AND(n_11381,u1_u2_dtmp_r_64)
g42785_I0_out=AND(n_6649,n_6283)
g47702_I0_out=AND(n_1231,n_4355)
n_4888=AND(n_14334,n_3627)
g42970_OUT1_Y_1=AND(g42970_X_S0_1,\u4_u1_dma_in_cnt_0_)
g38808_I1_out=AND(g38808_I0_out,n_13906)
g42290_OUT1_Y_1=AND(g42290_X_S0_1,n_8690)
g48847_I0_out=AND(n_852,\u4_u3_dma_in_cnt_6_)
g37666_OUT2_Y_1=AND(n_9912,n_9156)
g39590_OUT2_Y_1=AND(u1_u2_word_done,mdout_225)
g42274_I1_out=AND(n_8635,\u1_u0_crc16_sum_10_)
g47770_I1_out=AND(n_7684,n_4445)
g40029_OUT1_Y_1=AND(g40029_X_S0_1,n_2285)
g42153_I0_out=AND(n_10606,n_9611)
g47699_I1_out=AND(u4_ep3_csr_1971,n_3975)
g42269_I0_out=AND(n_9221,idin_350)
g47829_I1_out=AND(u4_ep2_csr_1947,n_3975)
g46487_I0_out=AND(n_3710,n_1602)
g39574_I0_out=AND(n_7840,\u4_u3_dma_in_cnt_10_)
g43140_I1_out=AND(n_7390,wb_data_i_4_)
g42743_I0_out=AND(n_6860,n_6294)
g43053_OUT2_Y_1=AND(n_8518,n_9830)
n_5067=AND(n_7086,n_7088)
g29_OUT1_Y_1=AND(g29_X_S0_1,buf_177)
g41439_OUT1_Y_1=AND(g41439_X_S0_1,rf2wb_d_530)
g47700_I1_out=AND(n_7660,n_4442)
g47883_OUT1_Y_1=AND(g47883_X_S0_1,sram_data_i_23_)
g41393_I1_out=AND(g41393_I0_out,n_10378)
g39583_OUT1_Y_1=AND(g39583_X_S0_1,u1_u2_dtmp_r)
g45263_I0_out=AND(n_5444,n_5847)
g38418_OUT1_Y_1=AND(g38418_X_S0_1,n_12913)
g42223_I0_out=AND(n_9662,n_7964)
n_5336=AND(n_1612,n_2272)
g46007_I0_out=AND(n_7535,\u1_u0_pid_4_)
g42728_I0_out=AND(n_6300,n_6689)
g41431_OUT2_Y_1=AND(n_9462,sram_data_i_21_)
g45404_I1_out=AND(n_7679,n_7614)
g42157_I0_out=AND(n_8397,n_7723)
g47756_I0_out=AND(n_9086,n_4462)
g45371_I1_out=AND(n_7249,n_7252)
g47740_I1_out=AND(n_9029,n_4450)
n_4974=AND(n_3672,n_4569)
n_3187=AND(n_1346,n_1345)
g41399_OUT1_Y_1=AND(g41399_X_S0_1,n_3441)
n_2301=AND(n_2523,\u4_u1_dma_in_cnt_6_)
g47716_I0_out=AND(u4_ep2_csr_1949,n_3975)
g43589_I1_out=AND(n_7289,n_5320)
g38815_I0_out=AND(n_12469,n_4530)
g38156_I1_out=AND(n_12930,u1_u1_crc_297)
g46549_I1_out=AND(n_1650,n_1661)
g44515_I0_out=AND(n_3465,n_5563)
g40792_I2_out=AND(g40792_I0_out,g40792_I1_out)
g44683_OUT1_Y_1=AND(g44683_X_S0_1,idin_337)
n_2153=AND(n_2152,n_2151)
g42227_OUT1_Y_1=AND(g42227_X_S0_1,\u4_u3_dma_in_cnt_4_)
g43533_I1_out=AND(n_9097,csr_96)
n_11047=AND(n_10493,u4_ep2_csr_1938)
n_1502=AND(n_1501,n_1500)
g42985_OUT1_Y_1=AND(g42985_X_S0_1,n_3576)
g42540_I0_out=AND(n_6305,n_6710)
g43205_I0_out=AND(n_7306,n_7718)
g47930_OUT1_Y_1=AND(g47930_X_S0_1,sram_data_i_31_)
g40356_I1_out=AND(g40356_I0_out,\u4_u2_buf0_orig_m3_8_)
g38406_dup_I1_out=AND(g38406_dup_I0_out,n_12865)
g42950_I2_out=AND(g42950_I0_out,g42950_I1_out)
g43054_OUT2_Y_1=AND(n_8518,n_9530)
n_13441=AND(n_14332,n_14334)
g47766_I1_out=AND(n_7604,n_4450)
n_10947=AND(n_10432,u4_ep2_csr_1938)
g38278_I0_out=AND(n_14131,\u1_u2_sizd_c_13_)
g44665_OUT1_Y_1=AND(g44665_X_S0_1,idin_339)
g40778_I1_out=AND(g40778_I0_out,n_4080)
g37742_I0_out=AND(n_9977,wb_data_i_13_)
g37819_OUT2_Y_1=AND(n_9912,n_9250)
g37757_OUT2_Y_1=AND(n_7900,n_9279)
g46282_I0_out=AND(n_4323,n_3959)
g43081_OUT2_Y_1=AND(n_7900,n_9304)
g46445_I0_out=AND(n_4341,n_4356)
g43548_I0_out=AND(n_9088,u4_ep3_csr_1963)
g45395_I0_out=AND(n_7685,u4_ep1_csr_1900)
g38785_I1_out=AND(g38785_I0_out,n_11793)
g39586_OUT2_Y_1=AND(u1_u2_word_done,mdout_221)
g48844_I1_out=AND(buf_182,n_1919)
g47876_OUT2_Y_1=AND(n_2377,u1_u2_rd_buf_133)
n_11953=AND(n_813,n_11951)
g43019_OUT1_Y_1=AND(g43019_X_S0_1,n_7021)
g43567_I1_out=AND(n_9143,n_3359)
g39048_I0_out=AND(n_11730,n_10040)
g47754_I0_out=AND(n_8023,n_4462)
n_5560=AND(n_4036,n_4548)
g45342_I1_out=AND(g45342_I0_out,n_5262)
g39612_OUT1_Y_1=AND(g39612_X_S0_1,u1_u2_dtmp_r_70)
g47884_OUT2_Y_1=AND(n_2377,u1_u2_rd_buf_145)
g47940_OUT2_Y_1=AND(n_3118,u1_u2_rd_buf_180)
n_6534=AND(n_4021,n_6565)
g45535_OUT2_Y_1=AND(n_8852,n_8822)
g45782_I0_out=AND(n_5146,n_6213)
g43581_I0_out=AND(n_9050,n_8923)
g45317_I1_out=AND(g45317_I0_out,n_4573)
g47703_I1_out=AND(u4_ep3_csr_1973,n_3975)
g47533_I1_out=AND(g47533_I0_out,n_3073)
g47487_I0_out=AND(n_1836,\u0_u0_idle_cnt1_6_)
g39738_I1_out=AND(g39738_I0_out,n_9972)
g47645_I0_out=AND(n_2259,n_1448)
n_8713=AND(n_9607,n_9423)
g42170_I0_out=AND(n_11077,n_10832)
g47686_I0_out=AND(n_7260,n_4462)
n_2823=AND(n_964,n_1361)
g42370_I0_out=AND(n_9669,idin_345)
g38169_I1_out=AND(g38169_I0_out,n_12895)
g47936_OUT2_Y_1=AND(n_3118,u1_u2_rd_buf_170)
g38277_I0_out=AND(n_14131,\u1_u2_sizd_c_11_)
g38014_OUT1_Y_1=AND(g38014_X_S0_1,idin_326)
g43605_I1_out=AND(n_9097,buf_175)
g43542_I0_out=AND(n_9050,u4_ep3_csr_1984)
g44687_OUT1_Y_1=AND(g44687_X_S0_1,idin_338)
g45211_I1_out=AND(g45211_I0_out,n_4971)
g43078_OUT1_Y_1=AND(g43078_X_S0_1,n_6622)
g42347_I1_out=AND(n_10369,n_7231)
g37813_OUT2_Y_1=AND(n_9829,n_7613)
g39719_I1_out=AND(g39719_I0_out,n_10821)
g38987_I0_out=AND(n_5819,n_5580)
g45435_I1_out=AND(n_7234,n_7148)
g43142_I1_out=AND(n_7390,wb_data_i_6_)
g40847_I0_out=AND(n_10953,wb_data_i_9_)
g43014_OUT1_Y_1=AND(g43014_X_S0_1,n_6799)
g38784_I1_out=AND(g38784_I0_out,n_11715)
g46531_I1_out=AND(g46531_I0_out,n_3320)
g42323_I0_out=AND(n_10355,idin_343)
g42333_I0_out=AND(n_10355,idin_329)
g38145_OUT2_Y_1=AND(n_13835,n_6374)
g44682_OUT1_Y_1=AND(g44682_X_S0_1,idin_329)
g47864_OUT1_Y_1=AND(g47864_X_S0_1,sram_data_i_9_)
g41477_I1_out=AND(n_9173,n_9758)
g48718_I0_out=AND(u4_ep2_csr_1941,n_8670)
g47821_I1_out=AND(n_7227,n_4442)
g47825_I1_out=AND(u4_ep0_csr_1886,n_3975)
n_14302=AND(n_14321,n_14345)
g39423_OUT2_Y_1=AND(n_11887,wb_data_i_26_)
g46300_I0_out=AND(n_4318,n_4369)
g48773_I0_out=AND(u4_ep0_csr_1880,n_7578)
g41440_OUT1_Y_1=AND(g41440_X_S0_1,rf2wb_d_531)
n_5340=AND(n_5339,n_5338)
g46544_OUT2_Y_1=AND(n_6166,\u1_u0_state_2_)
g39768_I1_out=AND(g39768_I0_out,n_5397)
g43416_I0_out=AND(n_7140,n_32)
g44615_OUT1_Y_1=AND(g44615_X_S0_1,idin_321)
g44675_OUT1_Y_1=AND(g44675_X_S0_1,idin_346)
g45690_I0_out=AND(n_5144,n_5847)
g39779_OUT1_Y_1=AND(g39779_X_S0_1,n_11904)
g42337_I0_out=AND(n_10003,idin_332)
g48736_I1_out=AND(g48736_I0_out,n_3710)
g47843_I0_out=AND(n_7222,n_4462)
n_3423=AND(n_3436,\u0_u0_me_ps2_3_)
g47682_I1_out=AND(n_9069,n_3977)
g45399_I1_out=AND(n_7679,n_7627)
g43036_OUT1_Y_1=AND(g43036_X_S0_1,n_6970)
g42358_I0_out=AND(n_9669,idin_322)
n_2746=AND(n_1315,n_778)
g42265_I1_out=AND(n_9430,n_9113)
g39403_OUT1_Y_1=AND(g39403_X_S0_1,mdout_215)
g44623_OUT1_Y_1=AND(g44623_X_S0_1,idin_349)
g38213_I0_out=AND(n_9430,n_8963)
g40921_I1_out=AND(n_8635,\u1_u0_crc16_sum_15_)
g38706_I0_out=AND(n_10008,n_12554)
g45383_I1_out=AND(n_7249,n_6152)
g37810_I0_out=AND(n_9430,n_8841)
g45416_I0_out=AND(n_7685,n_7603)
g37817_OUT1_Y_1=AND(g37817_X_S0_1,n_6375)
g47869_OUT2_Y_1=AND(n_2377,u1_u2_rd_buf_141)
g39599_OUT2_Y_1=AND(u1_u2_word_done,mdout_233)
n_10506=AND(n_9771,u4_ep3_csr_1969)
g38896_I0_out=AND(n_12368,n_12416)
n_1476=AND(n_2690,n_1612)
g48826_I0_out=AND(n_444,\u4_u1_dma_in_cnt_4_)
n_9276=AND(n_2329,n_702)
n_2652=AND(n_2850,n_2651)
g44636_OUT2_Y_1=AND(n_9548,n_8584)
g43056_OUT1_Y_1=AND(g43056_X_S0_1,n_6929)
g47830_I0_out=AND(n_8841,n_4462)
g44935_I0_out=AND(n_4991,n_6239)
g41322_I1_out=AND(g41322_I0_out,n_7510)
g40291_I0_out=AND(n_1634,n_5886)
g46364_I0_out=AND(n_4291,n_4327)
g44659_OUT1_Y_1=AND(g44659_X_S0_1,idin_347)
g42781_I0_out=AND(n_6057,n_5972)
g47864_OUT2_Y_1=AND(n_2377,u1_u2_rd_buf_134)
g42360_I1_out=AND(n_9662,n_8608)
g42301_OUT2_Y_1=AND(n_8635,n_83)
g47868_OUT1_Y_1=AND(g47868_X_S0_1,sram_data_i_4_)
g39424_OUT1_Y_1=AND(g39424_X_S0_1,mdout_233)
g43112_I1_out=AND(n_7053,wb_data_i_2_)
g42676_I0_out=AND(n_6002,n_6070)
g43619_I0_out=AND(n_11279,n_8965)
n_7927=AND(n_7926,n_7133)
g47911_OUT1_Y_1=AND(g47911_X_S0_1,sram_data_i_12_)
g45376_I0_out=AND(n_7685,n_7660)
g41424_OUT2_Y_1=AND(u4_u3_r5,n_9164)
g43082_OUT1_Y_1=AND(g43082_X_S0_1,n_597)
g40902_I0_out=AND(n_10481,wb_data_i_21_)
n_10870=AND(n_10308,n_2641)
n_2591=AND(n_2891,n_7070)
g37996_OUT2_Y_1=AND(n_6544,n_9022)
g42976_OUT1_Y_1=AND(g42976_X_S0_1,n_6987)
g43599_I1_out=AND(n_9107,n_8855)
g47787_I0_out=AND(n_8883,n_4462)
g40021_I0_out=AND(n_11279,u4_ep3_dma_in_buf_sz1)
g43361_I0_out=AND(n_5816,n_713)
g41434_OUT2_Y_1=AND(wb_addr_i_17_,sram_data_i_27_)
g47473_I0_out=AND(u4_u3_dma_ack_clr1,u4_u3_dma_ack_wr1)
g47680_I1_out=AND(n_1221,n_4355)
g37619_OUT1_Y_1=AND(g37619_X_S0_1,n_6635)
g45443_I0_out=AND(n_5612,n_2326)
g39956_I0_out=AND(n_10239,n_2815)
g48810_I1_out=AND(n_996,u4_u2_int_stat_940)
g44674_OUT2_Y_1=AND(n_9542,n_7218)
g42569_I0_out=AND(n_6066,n_5980)
g39373_OUT2_Y_1=AND(wb_addr_i_17_,sram_data_i_2_)
g40874_I0_out=AND(n_10728,wb_data_i_12_)
g45440_I1_out=AND(n_7249,n_6766)
g38231_I0_out=AND(n_9662,n_8012)
g45519_OUT2_Y_1=AND(n_8852,n_8842)
g44666_OUT1_Y_1=AND(g44666_X_S0_1,idin_321)
g40432_OUT1_Y_1=AND(g40432_X_S0_1,n_4715)
g39600_OUT2_Y_1=AND(u1_u2_word_done,mdout_234)
g40894_I0_out=AND(n_10481,wb_data_i_0_)
g37820_OUT1_Y_1=AND(g37820_X_S0_1,n_6848)
g40451_OUT1_Y_1=AND(g40451_X_S0_1,n_1244)
g45365_I1_out=AND(n_7679,n_7686)
g43064_OUT1_Y_1=AND(g43064_X_S0_1,n_6606)
g38030_OUT1_Y_1=AND(g38030_X_S0_1,n_13073)
g47149_I1_out=AND(frm_nat_371,n_3303)
g48835_I1_out=AND(n_617,\u4_u3_dma_in_cnt_5_)
n_4045=AND(n_4044,\u4_u3_dma_in_cnt_0_)
g45445_I0_out=AND(n_5610,n_2330)
g38002_OUT1_Y_1=AND(g38002_X_S0_1,idin_326)
g37665_OUT2_Y_1=AND(n_11026,u1_u3_buf1_st_max)
g47879_OUT2_Y_1=AND(n_2377,u1_u2_rd_buf_138)
g43290_I0_out=AND(n_8534,n_7946)
g42522_I0_out=AND(n_6350,n_6705)
g47131_I0_out=AND(n_3298,n_3302)
g44510_I0_out=AND(n_7542,n_5832)
g48788_I1_out=AND(\u4_inta_msk_2_,\u4_int_srcb_2_)
g41441_OUT2_Y_1=AND(wb_addr_i_17_,sram_data_i_8_)
g45696_I0_out=AND(n_5086,n_6213)
g45802_I0_out=AND(n_5149,n_6213)
g47707_I1_out=AND(u4_ep0_csr_1882,n_3975)
g43066_OUT1_Y_1=AND(g43066_X_S0_1,\u4_u1_dma_out_cnt_0_)
n_10476=AND(n_10137,u4_ep3_csr_1969)
g47853_I0_out=AND(n_7278,n_4462)
g39056_I1_out=AND(n_2835,n_12048)
g39797_OUT1_Y_1=AND(g39797_X_S0_1,\u4_u1_dma_in_cnt_9_)
g47578_I0_out=AND(n_2091,n_2073)
g43611_I1_out=AND(n_9143,buf_181)
g43090_OUT1_Y_1=AND(g43090_X_S0_1,n_6780)
g45205_I1_out=AND(g45205_I0_out,n_5583)
g43055_OUT2_Y_1=AND(n_8518,n_9529)
g38476_I1_out=AND(g38476_I0_out,n_12994)
g39218_I1_out=AND(g39218_I0_out,n_337)
g45683_I0_out=AND(n_5166,n_6213)
g42998_OUT2_Y_1=AND(n_8812,n_9827)
g38989_I1_out=AND(g38989_I0_out,n_4896)
g47520_I0_out=AND(n_6351,n_2310)
g38473_I1_out=AND(g38473_I0_out,n_12997)
g47839_I0_out=AND(n_7588,n_4462)
g42377_I0_out=AND(n_9669,idin_329)
g43182_I0_out=AND(n_5041,n_5333)
g43079_OUT2_Y_1=AND(n_7900,n_9302)
g47789_I1_out=AND(n_7997,n_4442)
g39742_I0_out=AND(n_7400,\u4_u0_dma_in_cnt_6_)
g43573_I0_out=AND(n_11279,n_9062)
g44615_OUT2_Y_1=AND(n_8925,n_8932)
g38216_OUT1_Y_1=AND(g38216_X_S0_1,idin_327)
g47621_I0_out=AND(n_2285,n_609)
g43610_I1_out=AND(n_8993,n_3486)
g47575_I1_out=AND(g47575_I0_out,n_2710)
g42174_I0_out=AND(n_11676,n_10525)
n_4889=AND(n_1136,n_13582)
g43050_OUT1_Y_1=AND(g43050_X_S0_1,\u4_u1_buf0_orig_29_)
g40864_I0_out=AND(n_9977,wb_data_i_25_)
g42919_I0_out=AND(n_3199,n_4706)
g37813_OUT1_Y_1=AND(g37813_X_S0_1,idin_330)
g47918_OUT2_Y_1=AND(n_3118,u1_u2_rd_buf_179)
n_13688=AND(n_13680,n_13681)
n_11480=AND(n_11013,u4_ep0_csr_1876)
g43123_I1_out=AND(n_7053,wb_data_i_20_)
g42344_I0_out=AND(n_10003,idin_341)
n_9497=AND(n_10036,n_9241)
g44618_OUT1_Y_1=AND(g44618_X_S0_1,idin_342)
g47945_OUT1_Y_1=AND(g47945_X_S0_1,sram_data_i_28_)
g46412_I0_out=AND(n_4297,n_4372)
g45974_I0_out=AND(n_4056,n_6527)
g42239_OUT2_Y_1=AND(n_10014,n_4738)
g38477_I1_out=AND(g38477_I0_out,n_12993)
g40909_I0_out=AND(n_10481,wb_data_i_29_)
g38331_I0_out=AND(n_5989,n_2621)
g38849_I0_out=AND(n_12396,n_3732)
g42831_I0_out=AND(n_7000,n_6870)
g55069_OUT2_Y_1=AND(n_13753,\u1_u2_adr_cb_2_)
g39391_OUT1_Y_1=AND(g39391_X_S0_1,madr_207)
g43584_I0_out=AND(n_11279,n_8897)
g44629_OUT1_Y_1=AND(g44629_X_S0_1,idin_329)
n_3834=AND(n_1274,n_2887)
g46426_I0_out=AND(n_3360,n_3359)
g39616_OUT2_Y_1=AND(u4_u0_r5,n_10327)
g47826_I1_out=AND(n_881,n_4355)
g44691_OUT1_Y_1=AND(g44691_X_S0_1,idin_349)
g41438_OUT1_Y_1=AND(g41438_X_S0_1,rf2wb_d_556)
g48751_I0_out=AND(u4_ep0_csr_1881,n_2412)
g42294_OUT2_Y_1=AND(n_8635,n_171)
g44678_OUT2_Y_1=AND(n_9829,n_7196)
g47124_I1_out=AND(n_3050,n_3004)
g37757_OUT1_Y_1=AND(g37757_X_S0_1,n_6637)
g46374_I1_out=AND(g46374_I0_out,n_2807)
g38209_OUT1_Y_1=AND(g38209_X_S0_1,idin_325)
g41456_OUT2_Y_1=AND(n_9590,n_7059)
g38212_I0_out=AND(n_9430,n_8965)
g43045_OUT1_Y_1=AND(g43045_X_S0_1,n_536)
g42958_I1_out=AND(u4_utmi_vend_stat_r_1,n_6476)
g47875_OUT2_Y_1=AND(n_2377,u1_u2_rd_buf_126)
g37427_OUT2_Y_1=AND(n_13104,n_12944)
g44543_I2_out=AND(g44543_I0_out,g44543_I1_out)
g40888_I0_out=AND(n_10728,wb_data_i_29_)
g38466_I1_out=AND(g38466_I0_out,n_13005)
g42264_I0_out=AND(n_9221,idin_345)
n_4747=AND(n_4142,n_4746)
n_13488=AND(n_14117,n_13487)
n_2504=AND(n_2824,n_2503)
g43540_I0_out=AND(n_11279,u4_ep3_csr_1983)
g41410_OUT1_Y_1=AND(g41410_X_S0_1,n_4230)
g38767_I0_out=AND(n_7234,u4_ep0_dma_out_buf_avail)
g43051_OUT1_Y_1=AND(g43051_X_S0_1,n_6921)
g38013_OUT2_Y_1=AND(n_9548,n_7982)
g40753_I0_out=AND(n_8549,n_6239)
g47739_I1_out=AND(n_2516,n_3975)
g43097_OUT2_Y_1=AND(n_9730,n_2455)
g43063_OUT1_Y_1=AND(g43063_X_S0_1,\u4_u1_dma_in_cnt_3_)
g41459_OUT2_Y_1=AND(n_10366,n_7780)
n_4777=AND(n_3815,\u4_u0_dma_in_cnt_3_)
g42310_OUT1_Y_1=AND(g42310_X_S0_1,n_135)
g42824_I0_out=AND(n_7353,n_6707)
g47670_I0_out=AND(n_2084,n_2327)
g39754_I1_out=AND(g39754_I0_out,n_5402)
g41824_I1_out=AND(g41824_I0_out,n_6478)
g48667_I0_out=AND(\u4_u3_dma_out_cnt_1_,\u4_u3_dma_out_cnt_0_)
g47666_I0_out=AND(n_2251,n_2049)
n_8771=AND(n_13134,n_13928)
g40821_OUT1_Y_1=AND(g40821_X_S0_1,n_4329)
g46009_I0_out=AND(n_7535,\u1_u0_pid_6_)
g41429_OUT2_Y_1=AND(wb_addr_i_17_,sram_data_i_19_)
g47151_I0_out=AND(n_6475,\u4_int_srcb_5_)
g48774_I0_out=AND(n_1060,u4_u2_int_stat_948)
g48727_I0_out=AND(u4_ep1_csr_1912,n_2412)
g39540_I0_out=AND(n_1689,n_2426)
g42289_OUT2_Y_1=AND(n_8635,n_150)
g37613_I0_out=AND(n_10953,wb_data_i_14_)
g43588_I0_out=AND(n_11279,n_8908)
g47875_OUT1_Y_1=AND(g47875_X_S0_1,sram_data_i_1_)
g39578_I1_out=AND(g39578_I0_out,n_5529)
n_5021=AND(n_3910,n_1452)
g38017_I0_out=AND(n_9662,n_8023)
n_11073=AND(n_13884,u1_adr_261)
g45425_I0_out=AND(n_7685,n_7594)
g47128_I0_out=AND(n_3572,n_3593)
g41383_I1_out=AND(n_7538,n_10437)
g37499_I0_out=AND(n_12929,n_12817)
n_1850=AND(frm_nat_382,frm_nat_383)
g42104_I0_out=AND(n_7331,n_3483)
n_10623=AND(n_9128,n_9224)
n_5555=AND(n_4754,n_4845)
g41427_OUT2_Y_1=AND(n_9462,sram_data_i_17_)
g47723_I0_out=AND(n_7995,n_4462)
g45366_I1_out=AND(n_7679,n_7682)
g40849_OUT2_Y_1=AND(u1_u3_out_to_small_r,n_3794)
g47153_I0_out=AND(n_6475,\u4_int_srcb_1_)
g43046_OUT2_Y_1=AND(n_8518,n_9534)
g47547_I0_out=AND(n_13941,buf_175)
g42276_I0_out=AND(n_9721,\u1_u0_crc16_sum_4_)
g42390_I0_out=AND(n_5849,frm_nat_357)
g47938_OUT2_Y_1=AND(n_3118,u1_u2_rd_buf_183)
g46417_I0_out=AND(n_4302,n_4419)
g42250_OUT2_Y_1=AND(n_9730,n_6108)
g45952_I0_out=AND(n_2753,\u1_u1_state_2_)
g39222_OUT1_Y_1=AND(g39222_X_S0_1,frm_nat_365)
g43617_I1_out=AND(n_9097,n_8833)
g43062_OUT2_Y_1=AND(n_10014,n_3799)
g47908_OUT1_Y_1=AND(g47908_X_S0_1,sram_data_i_18_)
g42254_I1_out=AND(n_9430,n_9001)
g44681_OUT2_Y_1=AND(n_9542,n_7240)
g42295_OUT2_Y_1=AND(n_8635,n_170)
g55055_OUT1_Y_1=AND(g55055_X_S0_1,n_14055)
g41436_OUT2_Y_1=AND(wb_addr_i_17_,sram_data_i_29_)
g45423_I1_out=AND(n_7234,n_7174)
n_11566=AND(n_11137,u4_ep0_csr_1876)
g42350_I0_out=AND(n_10003,idin_347)
g54716_OUT1_Y_1=AND(g54716_X_S0_1,n_14011)
n_1299=AND(n_2718,n_2651)
g45411_I1_out=AND(n_7679,n_7203)
g43305_I0_out=AND(n_5030,n_3244)
g39400_OUT1_Y_1=AND(g39400_X_S0_1,madr_203)
g47722_I1_out=AND(u4_ep2_csr_1925,n_3975)
g40887_I0_out=AND(n_10728,wb_data_i_27_)
g39381_OUT1_Y_1=AND(g39381_X_S0_1,mdout_230)
g48776_I0_out=AND(\u4_inta_msk_0_,\u4_int_srcb_0_)
g43132_I1_out=AND(n_9151,n_1363)
g37787_I0_out=AND(n_10728,wb_data_i_15_)
g38871_I0_out=AND(u1_u3_size_next_r_75,n_14462)
g47579_I0_out=AND(n_2250,n_2298)
g48815_I0_out=AND(u4_u1_int_stat_952,n_1212)
g40419_I0_out=AND(u1_u2_dtmp_r_85,n_11978)
g44596_I1_out=AND(g44596_I0_out,n_9493)
g45795_I0_out=AND(n_5143,n_5847)
g42323_I1_out=AND(n_10348,n_7154)
g42981_OUT2_Y_1=AND(n_10024,n_9318)
g43576_I0_out=AND(n_11279,n_8900)
g45420_I1_out=AND(n_7249,n_7182)
g42995_OUT1_Y_1=AND(g42995_X_S0_1,n_6846)
g43074_OUT1_Y_1=AND(g43074_X_S0_1,n_6630)
g39757_I1_out=AND(g39757_I0_out,n_5415)
g39710_I0_out=AND(n_10793,n_10725)
g41897_I1_out=AND(g41897_I0_out,n_7107)
g41432_OUT2_Y_1=AND(n_9462,sram_data_i_25_)
g43037_OUT2_Y_1=AND(n_8518,n_8892)
g42215_I0_out=AND(n_10369,n_7640)
g40752_I0_out=AND(n_7974,n_6239)
g43563_I1_out=AND(n_9097,buf_185)
g47741_I1_out=AND(n_2505,n_3975)
g37826_OUT1_Y_1=AND(g37826_X_S0_1,n_6641)
g42252_I1_out=AND(n_9430,n_9013)
g39626_I0_out=AND(n_7452,n_10407)
g46558_I0_out=AND(u1_u3_out_to_small_r,n_8859)
g47763_I0_out=AND(n_4462,n_8959)
g42927_I1_out=AND(g42927_I0_out,n_7501)
g39372_OUT2_Y_1=AND(wb_addr_i_17_,sram_data_i_1_)
g48763_I1_out=AND(g48763_I0_out,n_3697)
n_3835=AND(n_903,n_3834)
g40017_I0_out=AND(\u4_u2_buf0_orig_m3_6_,n_5816)
g47769_I0_out=AND(u4_u1_int_stat_944,n_4355)
n_4069=AND(n_4068,n_4067)
g41478_I1_out=AND(n_5114,u1_hms_clk)
g39775_OUT2_Y_1=AND(n_12074,sram_data_i_0_)
g43117_I0_out=AND(n_7052,n_1226)
g43040_OUT1_Y_1=AND(g43040_X_S0_1,n_6960)
g45423_I0_out=AND(n_7685,n_7173)
g47491_I0_out=AND(n_7319,n_1811)
g47845_I0_out=AND(n_8603,n_4462)
n_10568=AND(n_9852,u4_ep3_csr_1969)
g42376_I0_out=AND(n_9669,idin_328)
n_5223=AND(n_3633,n_4542)
g38224_I0_out=AND(n_10369,n_7173)
g48812_I0_out=AND(n_1214,u4_u2_int_stat_944)
n_6187=AND(n_1292,n_5385)
g43117_I1_out=AND(n_7053,wb_data_i_7_)
g40895_I0_out=AND(n_10481,wb_data_i_12_)
n_13835=AND(n_13693,n_13690)
g43068_OUT2_Y_1=AND(n_10014,n_4670)
g39408_OUT1_Y_1=AND(g39408_X_S0_1,mdout_211)
n_11475=AND(n_11002,u4_ep1_csr_1907)
g38716_I0_out=AND(n_10389,n_12581)
n_769=AND(n_282,n_246)
n_4696=AND(u1_u3_pid_PING_r,n_14229)
g45430_I1_out=AND(n_7679,n_7157)
g54537_I1_out=AND(n_1919,n_6584)
n_1629=AND(madr_205,madr_206)
g47833_I0_out=AND(n_1355,n_4355)
g42319_I0_out=AND(n_10355,idin_321)
g42984_OUT1_Y_1=AND(g42984_X_S0_1,\u4_u3_dma_in_cnt_2_)
g42313_I1_out=AND(n_8865,n_7623)
g42977_OUT1_Y_1=AND(g42977_X_S0_1,n_1128)
g42957_I0_out=AND(u4_int_srca,n_6475)
g40899_I0_out=AND(n_10481,wb_data_i_19_)
g43575_I1_out=AND(n_7289,buf_143)
g47878_OUT1_Y_1=AND(g47878_X_S0_1,sram_data_i_2_)
g40867_I0_out=AND(n_9977,wb_data_i_29_)
g48573_I0_out=AND(u4_u3_r2,n_429)
g45410_I1_out=AND(n_7679,n_7206)
g45406_I0_out=AND(n_7685,n_7212)
g38000_OUT2_Y_1=AND(n_10206,n_7213)
g38221_OUT1_Y_1=AND(g38221_X_S0_1,idin_325)
g43028_OUT1_Y_1=AND(g43028_X_S0_1,\u4_u0_dma_out_cnt_2_)
g44621_OUT2_Y_1=AND(n_8925,n_8918)
g43119_I0_out=AND(n_7052,n_3294)
g46019_OUT1_Y_1=AND(g46019_X_S0_1,n_1201)
g37612_I0_out=AND(n_9977,wb_data_i_14_)
g47587_I0_out=AND(n_3155,\u4_u0_dma_in_cnt_6_)
n_3217=AND(n_2129,n_2025)
g42839_I0_out=AND(n_6594,n_6369)
g38143_I0_out=AND(n_6048,n_13835)
g47603_I1_out=AND(g47603_I0_out,n_2407)
g39593_OUT2_Y_1=AND(u1_u2_word_done,mdout_228)
g54245_I1_out=AND(g54245_I0_out,n_12769)
g43013_OUT2_Y_1=AND(n_8812,n_10207)
g54514_I0_out=AND(n_13787,n_13789)
g37444_I4_out=AND(g37444_I1_out,g37444_I3_out)
g46381_I0_out=AND(n_2703,n_3730)
g37825_OUT2_Y_1=AND(n_8518,n_9745)
g48778_I0_out=AND(n_957,u4_u2_int_stat)
g42896_I0_out=AND(n_13935,n_3371)
g42307_OUT2_Y_1=AND(n_8635,n_180)
g37617_OUT2_Y_1=AND(n_8812,n_9971)
g43535_I0_out=AND(n_11279,n_7369)
g42234_OUT2_Y_1=AND(n_10366,n_5708)
g39760_I1_out=AND(g39760_I0_out,n_5432)
g42535_I0_out=AND(n_6888,n_6315)
g38786_I1_out=AND(g38786_I0_out,n_11919)
g42343_I0_out=AND(n_10003,idin_340)
g39711_I0_out=AND(n_11291,n_11119)
n_13913=AND(n_11043,n_11029)
g43640_OUT1_Y_1=AND(g43640_X_S0_1,n_886)
g44616_OUT1_Y_1=AND(g44616_X_S0_1,idin_340)
n_3733=AND(n_2290,n_1477)
g45981_I1_out=AND(g45981_I0_out,n_4153)
g45929_I0_out=AND(n_3225,n_4027)
g47792_I0_out=AND(n_9001,n_4462)
g47693_I1_out=AND(n_7644,n_4445)
g44670_OUT1_Y_1=AND(g44670_X_S0_1,idin_342)
g39745_OUT1_Y_1=AND(g39745_X_S0_1,n_35)
g45387_I0_out=AND(n_7685,n_7502)
g47842_I0_out=AND(n_8033,n_4462)
g43038_OUT2_Y_1=AND(n_8518,n_9546)
n_3911=AND(n_3910,n_3189)
n_2925=AND(n_2389,n_2924)
g47715_I0_out=AND(n_7600,n_4462)
g43566_I1_out=AND(n_4682,csr_102)
g45973_I0_out=AND(u1_u3_pid_IN_r,n_2454)
g38534_I0_out=AND(n_4855,n_12822)
n_11131=AND(n_10909,u4_ep2_csr_1938)
g40382_I0_out=AND(n_11381,u1_sizu_c_397)
g40445_OUT1_Y_1=AND(g40445_X_S0_1,n_3568)
g44628_OUT2_Y_1=AND(n_6544,n_8904)
n_3837=AND(n_281,n_270)
g42572_I0_out=AND(n_6094,n_6025)
g43069_OUT1_Y_1=AND(g43069_X_S0_1,\u4_u1_dma_out_cnt_3_)
g37790_I0_out=AND(n_10481,wb_data_i_15_)
g40891_I0_out=AND(n_10728,wb_data_i_3_)
g39587_OUT2_Y_1=AND(u1_u2_word_done,mdout_222)
g38227_OUT2_Y_1=AND(n_9548,n_8044)
g39194_I0_out=AND(n_11651,n_11650)
g42222_I0_out=AND(n_9662,n_7968)
g38139_OUT2_Y_1=AND(n_13835,n_6415)
g39615_OUT1_Y_1=AND(g39615_X_S0_1,n_5003)
g42970_OUT2_Y_1=AND(n_10014,n_2032)
g43557_I0_out=AND(n_11279,n_9194)
g46318_I0_out=AND(n_4359,n_3950)
g47690_I1_out=AND(n_7668,n_4445)
g48829_I1_out=AND(n_2575,n_5660)
n_13435=AND(n_721,n_746)
g42364_I0_out=AND(n_9669,idin_321)
g45385_I0_out=AND(n_7685,u4_ep1_csr_1894)
g45377_I1_out=AND(n_7249,n_7657)
n_1483=AND(n_321,n_1235)
g42988_OUT2_Y_1=AND(n_9590,n_5025)
g43096_OUT1_Y_1=AND(g43096_X_S0_1,n_6991)
g47617_I0_out=AND(n_2371,n_2070)
g47739_I0_out=AND(u4_u1_int_stat_952,n_4355)
g46346_I0_out=AND(n_4402,n_4467)
g45405_I1_out=AND(n_7234,n_7216)
g47828_I0_out=AND(n_7263,n_4462)
g41431_OUT1_Y_1=AND(g41431_X_S0_1,rf2wb_d_546)
g43052_OUT2_Y_1=AND(n_8518,n_9531)
g40799_I2_out=AND(g40799_I0_out,g40799_I1_out)
g43008_OUT2_Y_1=AND(n_8812,n_9813)
g45336_I1_out=AND(g45336_I0_out,n_5274)
g42732_I0_out=AND(n_7323,n_6783)
n_1713=AND(n_1712,n_1711)
g46400_I0_out=AND(n_4466,n_4452)
g39620_OUT2_Y_1=AND(u4_u2_r5,n_9637)
g47130_I1_out=AND(n_3646,usb_suspend)
g47724_I0_out=AND(n_7151,n_4462)
g45353_I0_out=AND(n_7685,n_6661)
g42330_I1_out=AND(n_10348,n_7151)
g46450_I0_out=AND(n_4312,n_3958)
g41477_I0_out=AND(n_7342,n_9758)
g37908_OUT1_Y_1=AND(g37908_X_S0_1,idin_333)
g48833_I0_out=AND(n_1140,\u4_u1_dma_in_cnt_6_)
g47708_I1_out=AND(u4_ep0_csr_1864,n_3975)
n_2905=AND(n_2832,\u0_u0_idle_cnt1_2_)
g38148_OUT1_Y_1=AND(g38148_X_S0_1,n_13059)
g40022_I1_out=AND(n_8993,dma_in_buf_sz1)
g45300_I1_out=AND(g45300_I0_out,n_5035)
n_602=AND(u4_ep3_csr_1962,\u4_u3_dma_out_cnt_6_)
g39747_I1_out=AND(g39747_I0_out,n_10587)
g47126_I0_out=AND(u4_utmi_vend_stat_r_7,n_6476)
g47824_I0_out=AND(u4_ep0_csr_1888,n_3975)
n_11286=AND(n_10786,u4_ep1_csr_1907)
g54782_I0_out=AND(n_14080,u1_u3_size_next_r_66)
g40843_I0_out=AND(n_10953,wb_data_i_2_)
g42996_OUT1_Y_1=AND(g42996_X_S0_1,n_6837)
g47498_I0_out=AND(u4_u0_dma_ack_clr1,u4_u0_dma_ack_wr1)
g46546_OUT1_Y_1=AND(g46546_X_S0_1,n_6163)
g43615_I1_out=AND(n_9097,buf_187)
g39581_OUT1_Y_1=AND(g39581_X_S0_1,n_5601)
g42783_I0_out=AND(n_6055,n_5971)
g47141_I1_out=AND(frm_nat_377,n_3303)
g41478_I0_out=AND(n_5849,frm_nat_364)
g40791_OUT1_Y_1=AND(g40791_X_S0_1,n_5130)
n_1664=AND(\u0_u0_me_ps2_3_,n_484)
g41370_I1_out=AND(g41370_I0_out,n_9737)
g39585_OUT1_Y_1=AND(g39585_X_S0_1,u1_u2_dtmp_r_74)
g47790_I1_out=AND(n_7187,n_4445)
g43489_I0_out=AND(u4_u1_ep_match_r,buf1_set)
g43640_OUT2_Y_1=AND(n_8688,n_8673)
g40814_OUT2_Y_1=AND(n_10014,n_8788)
g38020_OUT1_Y_1=AND(g38020_X_S0_1,n_6435)
g43228_I0_out=AND(n_7711,n_7937)
g54048_OUT2_Y_1=AND(n_14015,n_13267)
g46641_OUT2_Y_1=AND(u0_u0_me_ps_2_5_us,n_1362)
g43310_I0_out=AND(n_7763,u4_u1_ep_match_r)
n_4903=AND(n_3264,n_4902)
n_10479=AND(n_10138,u4_ep3_csr_1969)
g44667_OUT2_Y_1=AND(n_9328,n_8605)
g48814_I0_out=AND(n_1003,u4_u1_int_stat)
n_3744=AND(n_2299,n_2086)
g47818_I1_out=AND(n_7681,n_4450)
g39588_OUT1_Y_1=AND(g39588_X_S0_1,u1_u2_dtmp_r_77)
n_11033=AND(n_10520,n_11032)
g47108_I1_out=AND(g47108_I0_out,n_4522)
g43491_I0_out=AND(n_6539,n_4027)
g41190_I0_out=AND(n_1396,n_3364)
g47873_OUT1_Y_1=AND(g47873_X_S0_1,sram_data_i_18_)
g39199_I0_out=AND(n_11741,n_11640)
g37496_I1_out=AND(n_12930,n_103)
g42267_I1_out=AND(n_9430,n_8978)
g37442_I1_out=AND(g37442_I0_out,n_12990)
g47909_OUT1_Y_1=AND(g47909_X_S0_1,sram_data_i_26_)
g43637_OUT1_Y_1=AND(g43637_X_S0_1,n_8683)
g44687_OUT2_Y_1=AND(n_9328,n_8576)
g39015_I0_out=AND(n_12255,n_2008)
g38988_I1_out=AND(n_11837,n_4151)
g47127_I1_out=AND(u4_utmi_vend_stat_r_4,n_6476)
g47716_I1_out=AND(n_1061,n_4355)
g47759_I0_out=AND(n_8963,n_4462)
g40885_I0_out=AND(n_10728,wb_data_i_25_)
g46342_I0_out=AND(n_4392,n_4391)
g40718_I0_out=AND(n_3512,n_3544)
g43422_I0_out=AND(n_7539,n_6225)
g41453_OUT1_Y_1=AND(g41453_X_S0_1,\u4_u0_dma_out_cnt_10_)
g39798_OUT1_Y_1=AND(g39798_X_S0_1,\u4_u2_dma_in_cnt_9_)
n_520=AND(u4_ep0_csr_1869,\u4_u0_dma_out_cnt_6_)
g38134_I1_out=AND(g38134_I0_out,n_8720)
g42268_I0_out=AND(n_9221,idin_322)
g43211_I0_out=AND(n_8879,n_1143)
g44614_OUT1_Y_1=AND(g44614_X_S0_1,idin_350)
g43601_I0_out=AND(n_11279,n_9005)
g47683_I1_out=AND(n_1060,n_4355)
g42262_I1_out=AND(n_9430,n_8988)
g42925_I0_out=AND(n_7905,n_69)
g42242_OUT2_Y_1=AND(n_10014,n_5356)
n_12694=AND(n_13214,\u1_u3_adr_r_14_)
g42468_I1_out=AND(g42468_I0_out,n_6115)
n_3501=AND(n_3268,n_1078)
g43631_I1_out=AND(n_3808,n_2002)
g41403_OUT2_Y_1=AND(u4_u0_r5,n_10302)
g45596_I0_out=AND(n_4859,n_5596)
g38028_OUT2_Y_1=AND(n_7900,n_8786)
g47747_I0_out=AND(n_9035,n_4462)
g47694_I0_out=AND(n_995,n_4355)
n_10951=AND(n_10666,u4_ep2_csr_1938)
g46347_I0_out=AND(n_4469,n_3968)
n_11509=AND(n_11322,u4_ep0_csr_1876)
n_11479=AND(n_11012,u4_ep0_csr_1876)
n_10591=AND(n_9932,n_2852)
g44883_I0_out=AND(n_4010,n_2198)
g42532_I0_out=AND(n_6306,n_6892)
g39053_I0_out=AND(n_10992,n_10425)
n_11066=AND(n_10535,u4_ep2_csr_1938)
g43609_I0_out=AND(n_9050,n_8986)
g47728_I1_out=AND(n_7650,n_3977)
g45426_I1_out=AND(n_7679,n_7592)
g47720_I1_out=AND(n_8028,n_4442)
g45258_I1_out=AND(g45258_I0_out,n_4686)
g38718_I0_out=AND(n_4159,n_12639)
g45380_I1_out=AND(n_7679,n_7654)
g42738_I0_out=AND(n_6676,n_6678)
g37816_I0_out=AND(n_9662,n_8001)
g39584_OUT1_Y_1=AND(g39584_X_S0_1,u1_u2_dtmp_r_73)
g37615_I0_out=AND(n_10481,wb_data_i_14_)
n_5879=AND(n_4538,n_5215)
n_3289=AND(n_182,n_185)
g45536_OUT1_Y_1=AND(g45536_X_S0_1,n_9015)
n_6538=AND(u4_u2_ep_match_r,buf0_rl)
g43543_I0_out=AND(n_11279,u4_ep3_csr_1985)
g42370_I1_out=AND(n_9662,n_8592)
g55067_OUT1_Y_1=AND(g55067_X_S0_1,n_14383)
n_10930=AND(n_10603,u4_ep2_csr_1938)
g47900_I1_out=AND(g47900_I0_out,n_2240)
g37949_I0_out=AND(n_12196,n_12037)
g47145_I1_out=AND(n_3867,n_3646)
g40811_OUT1_Y_1=AND(g40811_X_S0_1,\u4_u0_dma_in_cnt_11_)
g42299_OUT1_Y_1=AND(g42299_X_S0_1,n_172)
g41396_I0_out=AND(n_3753,n_7076)
g38145_OUT1_Y_1=AND(g38145_X_S0_1,n_12361)
g38142_OUT2_Y_1=AND(n_13835,n_7354)
g47686_I1_out=AND(n_7608,n_3977)
g47148_I0_out=AND(n_3642,u1_u3_buf1_na)
g55099_OUT1_Y_1=AND(g55099_X_S0_1,n_14423)
g48719_I0_out=AND(u4_ep1_csr_1911,n_7578)
g54736_I1_out=AND(g54736_I0_out,n_14032)
g39739_I0_out=AND(n_7061,\u4_u3_dma_in_cnt_6_)
n_10657=AND(n_9969,n_2665)
g38208_OUT2_Y_1=AND(n_6544,n_9029)
n_2722=AND(n_6152,\u4_u0_dma_out_cnt_5_)
g46091_I1_out=AND(g46091_I0_out,n_3381)
g37957_I0_out=AND(n_10728,wb_data_i_5_)
n_11048=AND(n_10497,u4_ep2_csr_1938)
g47915_OUT2_Y_1=AND(n_3118,u1_u2_rd_buf_181)
n_11823=AND(n_965,n_11821)
g38545_I1_out=AND(g38545_I0_out,n_5843)
n_10573=AND(n_9773,u4_ep3_csr_1969)
n_4131=AND(u4_ep3_csr_1956,\u4_u3_dma_out_cnt_0_)
g42347_I0_out=AND(n_10003,idin_344)
g43582_I0_out=AND(n_9050,n_8918)
g38410_I1_out=AND(g38410_I0_out,n_12932)
g40422_I0_out=AND(u1_u2_dtmp_r_88,n_11978)
g43532_I1_out=AND(n_9143,n_10411)
g37910_OUT1_Y_1=AND(g37910_X_S0_1,idin_333)
g47939_OUT2_Y_1=AND(n_3567,n_927)
g40880_I0_out=AND(n_10728,wb_data_i_20_)
g42921_I0_out=AND(n_6255,n_6196)
g46586_I1_out=AND(g46586_I0_out,n_3668)
g47807_I1_out=AND(n_7582,n_4442)
g44668_OUT1_Y_1=AND(g44668_X_S0_1,idin_340)
g47898_I0_out=AND(n_1525,n_3572)
g48847_I1_out=AND(n_2570,n_5736)
g47546_I1_out=AND(n_1570,buf_143)
g47770_I0_out=AND(n_7597,n_4462)
g45344_I0_out=AND(n_4007,n_4681)
g43000_OUT2_Y_1=AND(n_8812,n_9824)
g48526_I0_out=AND(n_528,n_2621)
g40824_OUT2_Y_1=AND(n_9462,sram_data_i_4_)
g39559_I0_out=AND(n_13798,n_12093)
g46608_I0_out=AND(n_2286,n_681)
g46433_I0_out=AND(n_2591,n_4886)
g41395_I0_out=AND(n_3751,n_7088)
n_14373=AND(n_14360,n_13807)
g45415_I0_out=AND(n_7685,n_7193)
g42573_I0_out=AND(n_6067,n_6024)
g42780_I0_out=AND(n_6098,n_5973)
g48820_I0_out=AND(u4_u3_int_stat_952,n_1232)
g47717_I1_out=AND(n_7984,n_4450)
g44712_OUT1_Y_1=AND(g44712_X_S0_1,n_3420)
n_7552=AND(u4_u0_ep_match_r,buf0_rl)
g40029_OUT2_Y_1=AND(n_10014,n_6599)
g39782_OUT2_Y_1=AND(n_12074,sram_data_i_7_)
g38274_OUT1_Y_1=AND(g38274_X_S0_1,u1_u1_crc_294)
g43626_I0_out=AND(n_11279,n_6894)
g44657_OUT1_Y_1=AND(g44657_X_S0_1,idin_329)
n_11154=AND(n_10925,u4_ep1_csr_1907)
g45446_I0_out=AND(n_5608,n_2322)
g47623_I0_out=AND(n_2254,n_2282)
g42275_I1_out=AND(n_8635,\u1_u0_crc16_sum_11_)
g40428_I0_out=AND(u1_u2_dtmp_r_94,n_11381)
n_3625=AND(n_4914,n_447)
g47815_I1_out=AND(n_7182,n_4445)
g37500_OUT1_Y_1=AND(g37500_X_S0_1,n_14016)
g38958_I0_out=AND(\u4_u1_buf0_orig_m3_7_,n_5657)
g47756_I1_out=AND(n_9022,n_3977)
g40796_OUT1_Y_1=AND(g40796_X_S0_1,n_5128)
g40841_I0_out=AND(n_10953,wb_data_i_27_)
g46428_I0_out=AND(n_3108,csr_96)
g42826_I0_out=AND(n_6920,n_6731)
g37819_OUT1_Y_1=AND(g37819_X_S0_1,n_6445)
g47175_OUT2_Y_1=AND(n_3454,n_1257)
g47883_OUT2_Y_1=AND(n_2377,u1_u2_rd_buf_148)
g43081_OUT1_Y_1=AND(g43081_X_S0_1,n_5565)
g38999_I0_out=AND(n_12020,n_3068)
g45951_I0_out=AND(n_4536,n_5574)
g42991_OUT2_Y_1=AND(n_9730,n_811)
g47740_I0_out=AND(n_8967,n_4462)
g45357_I1_out=AND(n_7679,u4_ep0_csr_1890)
n_5463=AND(n_4849,n_5462)
n_1659=AND(u4_ep2_csr_1945,n_1658)
g40443_OUT2_Y_1=AND(n_11381,u1_u2_dtmp_r_66)
g47135_I0_out=AND(n_3298,\u4_inta_msk_4_)
g47775_I0_out=AND(n_7595,n_4462)
g42571_I0_out=AND(n_6083,n_6011)
g47870_OUT2_Y_1=AND(n_2377,u1_u2_rd_buf_144)
g47811_I0_out=AND(n_7589,n_4462)
g43029_OUT1_Y_1=AND(g43029_X_S0_1,\u4_u0_dma_out_cnt_3_)
g47699_I0_out=AND(n_1207,n_4355)
g42931_I1_out=AND(g42931_I0_out,n_7370)
g45660_I0_out=AND(n_5150,n_6213)
g43569_I1_out=AND(n_9097,n_9074)
g46352_I0_out=AND(n_4384,n_3964)
g43024_OUT2_Y_1=AND(n_10366,n_4675)
g47836_I1_out=AND(u4_ep0_csr_1879,n_3975)
g47806_I1_out=AND(n_7991,n_3977)
g42539_I0_out=AND(n_6339,n_6700)
g44683_OUT2_Y_1=AND(n_9328,n_8599)
g45997_I0_out=AND(n_503,\u4_u1_dma_in_cnt_3_)
n_2928=AND(\u4_u0_dma_in_cnt_0_,n_4951)
g47766_I0_out=AND(n_7252,n_4462)
g47585_I0_out=AND(n_1798,\u4_u1_dma_in_cnt_2_)
g41355_I0_out=AND(n_3598,n_5699)
g40442_OUT1_Y_1=AND(g40442_X_S0_1,n_3457)
n_1605=AND(n_617,\u4_u3_dma_in_cnt_4_)
g48735_I0_out=AND(\u4_u0_dma_in_cnt_4_,n_562)
g41144_I1_out=AND(g41144_I0_out,n_10200)
g39575_I0_out=AND(n_11381,u1_sizu_c_396)
g44560_I0_out=AND(n_5660,n_759)
g44665_OUT2_Y_1=AND(n_9542,n_7193)
g42269_I1_out=AND(n_9430,n_8973)
g47935_OUT1_Y_1=AND(g47935_X_S0_1,u1_u2_dtmp_r_69)
g41418_I1_out=AND(\u4_u0_buf0_orig_m3_2_,\u4_u0_dma_in_cnt_3_)
g39421_OUT1_Y_1=AND(g39421_X_S0_1,mdout_236)
g45972_I0_out=AND(\u4_u0_dma_in_cnt_11_,n_1286)
g41441_OUT1_Y_1=AND(g41441_X_S0_1,rf2wb_d_533)
g41234_I0_out=AND(n_8732,n_4890)
n_12952=AND(n_12951,n_12525)
g38715_I0_out=AND(n_2958,n_2764)
n_5202=AND(n_4528,n_5201)
g45533_OUT2_Y_1=AND(n_8852,n_8826)
g38465_I1_out=AND(g38465_I0_out,n_12752)
g43065_OUT2_Y_1=AND(n_9912,n_8888)
g45223_I1_out=AND(g45223_I0_out,n_3325)
g42830_I0_out=AND(n_6371,n_6010)
g39375_OUT2_Y_1=AND(n_6484,madr_207)
g40455_OUT2_Y_1=AND(n_9730,n_7909)
g42954_I1_out=AND(g42954_I0_out,n_7733)
g54151_I0_out=AND(n_12792,n_13566)
g38399_I1_out=AND(g38399_I0_out,n_12602)
g38566_I0_out=AND(n_3143,n_12840)
g38417_OUT2_Y_1=AND(n_12918,n_11081)
g42184_I0_out=AND(n_1963,\u4_u3_dma_out_left_2_)
g47845_I1_out=AND(n_8564,n_4450)
g45943_I2_out=AND(g45943_I0_out,g45943_I1_out)
n_7708=AND(u4_u2_ep_match_r,uc_bsel_set)
g54637_I0_out=AND(n_13927,buf_184)
n_7850=AND(n_7095,n_5052)
g47834_I0_out=AND(n_8601,n_4462)
g41898_I1_out=AND(g41898_I0_out,n_5667)
n_4127=AND(u4_ep2_csr_1925,n_1137)
g44602_I1_out=AND(g44602_I0_out,n_9280)
g46882_I0_out=AND(n_2649,n_4280)
g45395_I1_out=AND(n_7249,u4_ep0_csr_1869)
g43074_OUT2_Y_1=AND(n_7900,n_9296)
g48775_I0_out=AND(u4_u2_int_stat_952,n_1215)
g40872_I0_out=AND(n_9977,wb_data_i_9_)
g48842_I0_out=AND(n_613,\u4_u0_dma_in_cnt_3_)
g48806_I0_out=AND(n_998,u4_u0_int_stat_944)
g37746_OUT2_Y_1=AND(n_8925,n_9062)
g44660_OUT1_Y_1=AND(g44660_X_S0_1,idin_328)
n_11224=AND(n_10675,u4_ep1_csr_1907)
g39795_OUT2_Y_1=AND(n_9590,n_9355)
g47835_I1_out=AND(n_7193,n_4442)
g47586_I0_out=AND(n_2725,\u4_u0_dma_in_cnt_4_)
g48788_I0_out=AND(\u4_inta_msk_3_,\u4_int_srcb_3_)
g40849_OUT1_Y_1=AND(g40849_X_S0_1,\u1_u3_new_size_0_)
g38467_I1_out=AND(g38467_I0_out,n_13003)
n_2238=AND(\u0_u0_idle_cnt1_3_,n_1641)
g48850_I1_out=AND(n_503,\u4_u1_dma_in_cnt_2_)
g42344_I1_out=AND(n_10369,n_7156)
g43598_I0_out=AND(n_11279,n_9013)
g44449_I0_out=AND(n_4982,n_6224)
g45877_I0_out=AND(n_5584,n_1017)
g40443_OUT1_Y_1=AND(g40443_X_S0_1,n_3470)
g45367_I1_out=AND(n_7679,n_7678)
g48845_I1_out=AND(u1_sizu_c_389,n_14407)
g42779_I0_out=AND(n_6095,n_5974)
g38142_OUT1_Y_1=AND(g38142_X_S0_1,n_12358)
g38022_OUT1_Y_1=AND(g38022_X_S0_1,n_6795)
g38207_OUT2_Y_1=AND(n_13030,n_14381)
n_11569=AND(n_11139,u4_ep0_csr_1876)
g47898_I1_out=AND(n_3573,n_1542)
g43641_OUT1_Y_1=AND(g43641_X_S0_1,n_8671)
g47788_I0_out=AND(u4_ep1_csr_1920,n_3975)
n_6364=AND(n_5623,n_6363)
g43566_I0_out=AND(n_5965,n_5712)
g47892_I0_out=AND(u1_u2_dtmp_r_93,n_3924)
g45449_OUT1_Y_1=AND(g45449_X_S0_1,n_2876)
g43037_OUT1_Y_1=AND(g43037_X_S0_1,n_6968)
g43095_OUT2_Y_1=AND(n_9730,n_4668)
g39373_OUT1_Y_1=AND(g39373_X_S0_1,rf2wb_d_527)
g39751_I1_out=AND(g39751_I0_out,n_5435)
g41437_OUT1_Y_1=AND(g41437_X_S0_1,rf2wb_d_555)
g40921_I0_out=AND(n_9721,n_6482)
g43301_I0_out=AND(n_5032,n_3247)
g39593_OUT1_Y_1=AND(g39593_X_S0_1,u1_u2_dtmp_r_82)
g55085_OUT2_Y_1=AND(n_13386,buf_176)
g47867_OUT2_Y_1=AND(n_2377,u1_u2_rd_buf_137)
g37910_OUT2_Y_1=AND(n_9823,n_7608)
g40777_I1_out=AND(g40777_I0_out,n_9488)
g44627_OUT2_Y_1=AND(n_8925,n_8906)
g42374_I0_out=AND(n_9669,idin_350)
g42369_I1_out=AND(n_9662,n_8586)
g42972_OUT1_Y_1=AND(g42972_X_S0_1,rf2wb_d_537)
n_6178=AND(n_590,n_6527)
g42376_I1_out=AND(n_8080,n_8010)
g37658_I0_out=AND(n_12947,n_14261)
n_8945=AND(\u1_u3_state_3_,n_8051)
g39992_I0_out=AND(n_4877,n_8942)
g38019_OUT2_Y_1=AND(n_10024,n_9136)
g39964_I0_out=AND(n_1642,n_5692)
g43088_OUT2_Y_1=AND(n_7900,n_9293)
g40406_OUT2_Y_1=AND(u4_u2_r5,n_9724)
g42481_I0_out=AND(n_6042,n_6023)
g42975_I0_out=AND(n_8640,n_8637)
g39765_I1_out=AND(g39765_I0_out,n_5398)
g48825_I0_out=AND(n_1124,n_633)
g42319_I1_out=AND(n_10348,n_7163)
g43575_I0_out=AND(n_9050,n_8936)
n_4102=AND(n_3187,n_2409)
g47832_I0_out=AND(n_7144,n_4462)
g47104_I1_out=AND(g47104_I0_out,n_4377)
g40727_I0_out=AND(n_3509,n_3707)
g40412_I0_out=AND(u1_u2_dtmp_r_78,n_11978)
g47682_I0_out=AND(n_9010,n_4462)
n_5209=AND(n_3270,n_5208)
g42289_OUT1_Y_1=AND(g42289_X_S0_1,n_926)
g44950_I0_out=AND(n_5184,n_5944)
g40229_I0_out=AND(n_7707,n_5670)
g37657_I0_out=AND(n_12945,n_8078)
g42187_I0_out=AND(n_1798,\u4_u1_dma_out_left_2_)
n_2267=AND(n_496,\u4_u3_dma_in_cnt_2_)
g45427_I0_out=AND(n_7685,n_7165)
n_4910=AND(n_4957,n_4046)
g47793_I0_out=AND(n_7251,n_4462)
g48789_I0_out=AND(\u4_int_srcb_0_,n_3294)
g45349_OUT1_Y_1=AND(g45349_X_S0_1,n_5879)
g40452_OUT1_Y_1=AND(g40452_X_S0_1,\u4_u1_dma_in_cnt_10_)
g47737_I1_out=AND(n_2520,n_3975)
g41424_OUT1_Y_1=AND(g41424_X_S0_1,n_1732)
g41434_OUT1_Y_1=AND(g41434_X_S0_1,rf2wb_d_552)
g37815_OUT2_Y_1=AND(n_9328,n_7991)
g47152_I0_out=AND(n_6475,\u4_int_srcb_2_)
g40448_OUT2_Y_1=AND(n_9590,n_8524)
g45441_I0_out=AND(n_7685,n_6685)
g47655_I1_out=AND(g47655_I0_out,n_2695)
g44643_OUT1_Y_1=AND(g44643_X_S0_1,idin_340)
g42352_I0_out=AND(n_10003,idin_322)
n_2300=AND(n_2299,n_2298)
g46728_I0_out=AND(n_2163,n_2572)
g47764_I0_out=AND(n_8041,n_4462)
g42670_I0_out=AND(n_5998,n_6076)
g37619_OUT2_Y_1=AND(n_7900,n_9411)
g42959_I1_out=AND(u4_utmi_vend_stat_r_2,n_6476)
n_13825=AND(n_10833,n_11029)
g42750_I0_out=AND(n_6290,n_6876)
n_2598=AND(n_3121,n_7094)
g43629_OUT1_Y_1=AND(g43629_X_S0_1,wb_data_i_3_)
g38930_I0_out=AND(n_6540,n_5543)
g41454_OUT1_Y_1=AND(g41454_X_S0_1,\u4_u1_dma_out_cnt_10_)
g47153_I1_out=AND(frm_nat_375,n_3303)
g47558_I1_out=AND(g47558_I0_out,n_2307)
g55079_I1_out=AND(n_14401,n_14410)
g47913_OUT2_Y_1=AND(n_3567,n_949)
g43558_I1_out=AND(n_9143,n_9142)
g47841_I1_out=AND(n_7982,n_3977)
g37820_OUT2_Y_1=AND(n_8812,n_10050)
g47076_I0_out=AND(n_7096,\u4_u2_dma_out_cnt_10_)
g47911_OUT2_Y_1=AND(n_3118,u1_u2_rd_buf_168)
g54811_I0_out=AND(n_12808,n_14107)
g45519_OUT1_Y_1=AND(g45519_X_S0_1,n_9074)
g40722_I0_out=AND(n_3518,n_3548)
g40408_I0_out=AND(u1_u2_dtmp_r_74,n_11381)
g37960_I0_out=AND(n_10481,wb_data_i_4_)
n_6461=AND(n_5663,n_4887)
g43018_OUT2_Y_1=AND(n_10024,n_8937)
g47855_I0_out=AND(n_7176,n_4462)
g38002_OUT2_Y_1=AND(n_9823,n_7671)
g41452_OUT1_Y_1=AND(g41452_X_S0_1,\u4_u3_dma_out_cnt_10_)
g46328_I0_out=AND(\u1_u2_sizd_c_2_,n_2812)
g40723_I0_out=AND(n_3504,n_3521)
g43040_OUT2_Y_1=AND(n_8518,n_9543)
g47644_I0_out=AND(n_2303,n_2701)
g42904_I0_out=AND(n_9332,n_9378)
g46372_I0_out=AND(n_4387,n_3956)
n_12633=AND(n_14203,\u1_u3_adr_r_11_)
n_4666=AND(n_3275,n_4665)
g47592_I0_out=AND(n_2268,n_1610)
g45361_I0_out=AND(n_7685,n_2516)
g39785_I1_out=AND(\u4_u0_buf0_orig_m3_11_,\u4_u0_dma_in_cnt_10_)
g42313_I0_out=AND(n_10355,idin)
g43110_I0_out=AND(n_7052,\u4_inta_msk_0_)
g42307_OUT1_Y_1=AND(g42307_X_S0_1,n_146)
g39383_OUT1_Y_1=AND(g39383_X_S0_1,madr_209)
g42311_OUT1_Y_1=AND(g42311_X_S0_1,n_101)
n_2250=AND(n_581,\u4_u2_dma_in_cnt_2_)
g39684_I1_out=AND(g39684_I0_out,n_10623)
n_11272=AND(n_10764,u4_ep1_csr_1907)
g40803_I0_out=AND(n_10953,wb_data_i_31_)
g40893_I0_out=AND(n_10728,wb_data_i_9_)
g47851_I0_out=AND(n_8982,n_4462)
g47684_I1_out=AND(n_8938,n_3977)
n_6065=AND(n_5300,n_6064)
g43625_I0_out=AND(n_11279,n_6715)
n_9805=AND(n_9804,n_9837)
g43068_OUT1_Y_1=AND(g43068_X_S0_1,\u4_u1_dma_out_cnt_2_)
g43056_OUT2_Y_1=AND(n_8518,n_9528)
g45956_OUT1_Y_1=AND(g45956_X_S0_1,n_9867)
g43047_OUT1_Y_1=AND(g43047_X_S0_1,\u4_u1_buf0_orig_26_)
g40410_I0_out=AND(u1_u2_dtmp_r_76,n_11978)
g54537_I0_out=AND(n_13743,n_3068)
g48749_I1_out=AND(g48749_I0_out,n_3717)
g47691_I0_out=AND(n_1224,n_4355)
n_3730=AND(n_2313,n_1610)
g40030_OUT2_Y_1=AND(n_10014,n_7726)
g46551_I0_out=AND(n_3734,n_2042)
g40449_OUT1_Y_1=AND(g40449_X_S0_1,n_1559)
g46292_I0_out=AND(n_4441,n_4440)
g47121_I0_out=AND(n_3652,funct_adr_194)
g47735_I0_out=AND(n_7623,n_4462)
g43633_OUT2_Y_1=AND(wb_addr_i_17_,sram_data_i_14_)
g42264_I1_out=AND(n_9430,n_8980)
g54450_I0_out=AND(n_12886,n_12888)
g47780_I0_out=AND(u4_ep1_csr_1918,n_3975)
g37824_OUT2_Y_1=AND(n_8518,n_9747)
g45530_OUT2_Y_1=AND(n_8852,n_8833)
g38147_OUT2_Y_1=AND(n_13835,n_8070)
n_7710=AND(u4_u2_ep_match_r,uc_dpd_set)
g47838_I0_out=AND(n_7160,n_4462)
g37826_OUT2_Y_1=AND(n_7900,n_9445)
n_11426=AND(n_10939,u4_ep1_csr_1907)
g47838_I1_out=AND(n_7191,n_4442)
n_2551=AND(RxError_pad_i,rst_i)
g41333_I0_out=AND(n_10689,u4_u3_ep_match_r)
g45430_I0_out=AND(n_7685,n_7156)
g47616_I0_out=AND(n_1893,n_1892)
n_2163=AND(n_1657,n_5673)
g42361_I0_out=AND(n_9669,idin_336)
n_9558=AND(u1_idma_done,\u1_u3_state_7_)
n_12759=AND(n_14136,n_14263)
n_9379=AND(n_8727,\u1_u3_new_sizeb_4_)
g39614_OUT2_Y_1=AND(u1_u2_word_done,mdout_218)
g43618_I0_out=AND(n_11279,n_8967)
g44979_I0_out=AND(n_5189,n_5944)
g44804_I1_out=AND(g44804_I0_out,n_4516)
g38209_OUT2_Y_1=AND(n_8925,n_9025)
g47774_I1_out=AND(n_1229,n_4355)
g42957_I1_out=AND(u4_utmi_vend_stat_r,n_6476)
g40435_I1_out=AND(n_4585,n_5318)
g42343_I1_out=AND(n_9996,n_7159)
n_1255=AND(n_760,\u4_u0_dma_in_cnt_4_)
g39561_I0_out=AND(n_11735,n_1348)
g47886_OUT2_Y_1=AND(n_2377,u1_u2_rd_buf_142)
g43547_I0_out=AND(n_11279,u4_ep3_csr_1962)
g39770_I1_out=AND(g39770_I0_out,n_5421)
g42485_I0_out=AND(n_6039,n_6053)
g43533_I0_out=AND(n_11279,u4_ep3_csr_1955)
g47870_OUT1_Y_1=AND(g47870_X_S0_1,sram_data_i_19_)
g47615_I1_out=AND(g47615_I0_out,n_904)
n_11078=AND(n_14403,u1_adr_253)
n_4782=AND(n_3812,n_3494)
g43644_OUT2_Y_1=AND(n_6484,n_5710)
g47608_I1_out=AND(g47608_I0_out,n_3146)
g47833_I1_out=AND(u4_ep0_csr_1877,n_3975)
g43119_I1_out=AND(n_7053,wb_data_i_16_)
g47906_OUT2_Y_1=AND(n_3118,u1_u2_rd_buf_164)
n_2890=AND(n_2905,\u0_u0_idle_cnt1_3_)
g44931_I0_out=AND(n_5187,n_5944)
g42245_OUT2_Y_1=AND(n_9730,n_6101)
n_14422=AND(n_12692,n_12614)
g47130_I0_out=AND(n_3652,funct_adr)
g41383_I0_out=AND(n_9558,n_11152)
g45535_OUT1_Y_1=AND(g45535_X_S0_1,n_9017)
g40766_I1_out=AND(g40766_I0_out,\u4_u1_buf0_orig_m3_4_)
g42093_I0_out=AND(n_5389,n_3234)
g43530_I0_out=AND(n_11279,u4_ep3_csr_1970)
n_4167=AND(n_4166,n_4070)
g48724_I0_out=AND(\u4_u1_dma_in_cnt_4_,n_2585)
g54791_I0_out=AND(n_14090,n_14091)
n_3202=AND(n_751,n_2366)
g40441_OUT2_Y_1=AND(u4_u2_r5,n_9455)
g43593_I0_out=AND(n_11279,n_9025)
g54762_I0_out=AND(n_14056,n_174)
g43612_I1_out=AND(n_8993,buf_182)
g42284_I1_out=AND(n_8635,\u1_u0_crc16_sum_5_)
g40821_OUT2_Y_1=AND(u4_u3_r5,n_9228)
g39794_OUT1_Y_1=AND(g39794_X_S0_1,n_5724)
n_3655=AND(n_2766,n_1306)
g40018_I1_out=AND(\u4_u3_buf0_orig_m3_7_,\u4_u3_dma_in_cnt_6_)
g43607_I0_out=AND(n_11279,n_8990)
g38137_OUT1_Y_1=AND(g38137_X_S0_1,n_12258)
g48838_I1_out=AND(\u4_u0_dma_in_cnt_10_,n_1286)
g42984_OUT2_Y_1=AND(n_9590,n_3800)
g42390_I1_out=AND(n_3435,u1_hms_clk)
n_11423=AND(n_10934,u4_ep0_csr_1876)
g43180_I0_out=AND(n_5045,n_5331)
g44669_OUT1_Y_1=AND(g44669_X_S0_1,idin_341)
g42244_OUT1_Y_1=AND(g42244_X_S0_1,\u4_u1_dma_out_cnt_7_)
g40901_I0_out=AND(n_10481,wb_data_i_20_)
g47704_I0_out=AND(n_7276,n_4462)
g42351_I0_out=AND(n_10003,idin_349)
g38030_OUT2_Y_1=AND(u1_u3_out_to_small_r,n_9063)
g43619_I1_out=AND(n_9107,n_8828)
g42297_OUT1_Y_1=AND(g42297_X_S0_1,n_150)
g39368_I1_out=AND(g39368_I0_out,n_10669)
g39792_I1_out=AND(g39792_I0_out,n_5549)
g42825_I0_out=AND(n_6389,n_6720)
n_11533=AND(n_11143,u4_ep1_csr_1907)
g41354_I0_out=AND(n_3604,n_5696)
g47550_I1_out=AND(g47550_I0_out,n_515)
g44138_I0_out=AND(n_4633,n_5687)
g39363_I1_out=AND(g39363_I0_out,n_10673)
g43431_I1_out=AND(g43431_I0_out,n_6236)
g55055_OUT2_Y_1=AND(n_14062,n_14054)
g44565_I0_out=AND(n_5657,n_695)
n_4292=AND(n_3079,n_2166)
g40725_I0_out=AND(n_3505,n_3533)
g45425_I1_out=AND(n_7679,n_7595)
g46593_I1_out=AND(g46593_I0_out,n_3686)
g42846_I0_out=AND(n_6373,n_6593)
g42295_OUT1_Y_1=AND(g42295_X_S0_1,n_886)
g42735_I0_out=AND(n_6297,n_6682)
n_1274=AND(n_762,frm_nat_357)
g40884_I0_out=AND(n_10728,wb_data_i_24_)
g41450_OUT1_Y_1=AND(g41450_X_S0_1,n_1738)
g47866_OUT2_Y_1=AND(n_2377,u1_u2_rd_buf0)
g47547_I1_out=AND(n_1567,buf_174)
g39400_OUT2_Y_1=AND(n_11887,wb_addr_i_10_)
g43576_I1_out=AND(n_9107,buf_144)
g45413_I1_out=AND(n_7234,n_7200)
g42981_OUT1_Y_1=AND(g42981_X_S0_1,n_7006)
g43126_I1_out=AND(n_7053,wb_data_i_23_)
g45366_I0_out=AND(n_7685,n_7681)
g42309_OUT2_Y_1=AND(n_8635,n_0)
n_14028=AND(n_14026,n_14027)
g47787_I1_out=AND(n_8926,n_4445)
n_10371=AND(n_8661,u1_token_valid)
g43528_I2_out=AND(g43528_I0_out,g43528_I1_out)
g42373_I0_out=AND(n_9669,idin_349)
n_367=AND(wb_cyc_i,wb_stb_i)
g42318_I1_out=AND(n_10348,n_7166)
g45431_I1_out=AND(n_7679,n_7154)
g40442_OUT2_Y_1=AND(n_11381,u1_u2_dtmp_r_65)
g40859_I0_out=AND(n_9977,wb_data_i_20_)
g45991_I1_out=AND(g45991_I0_out,n_4937)
n_4783=AND(n_1399,n_4782)
g47139_I0_out=AND(n_6475,\u4_int_srcb_4_)
g47160_I4_out=AND(g47160_I1_out,g47160_I3_out)
g46384_I0_out=AND(n_4145,csr_98)
g43012_OUT2_Y_1=AND(n_8812,n_9812)
g39403_OUT2_Y_1=AND(n_11854,wb_data_i_6_)
g44611_OUT1_Y_1=AND(g44611_X_S0_1,idin_332)
g43072_OUT1_Y_1=AND(g43072_X_S0_1,n_6647)
g44712_OUT2_Y_1=AND(u0_u0_me_ps_2_5_us,n_4183)
g43098_OUT2_Y_1=AND(n_9730,n_4669)
n_4549=AND(n_4548,n_746)
g42303_OUT2_Y_1=AND(n_8635,n_101)
g45901_I0_out=AND(n_4544,n_5252)
g43603_I0_out=AND(n_11279,n_9001)
g47134_I1_out=AND(frm_nat_357,n_3303)
g40837_I0_out=AND(n_10953,wb_data_i_23_)
g44624_OUT1_Y_1=AND(g44624_X_S0_1,idin_322)
g42646_I0_out=AND(n_7355,n_6736)
g43031_OUT2_Y_1=AND(n_10024,n_8919)
g38297_OUT2_Y_1=AND(u1_u3_out_to_small_r,n_9015)
g46425_I0_out=AND(n_2652,n_4134)
g43591_I0_out=AND(n_11279,n_8906)
g42267_I0_out=AND(n_9221,idin_349)
g47759_I1_out=AND(n_9019,n_3977)
g47712_I0_out=AND(n_8586,n_4462)
g37952_I0_out=AND(n_9977,wb_data_i_7_)
g40851_OUT2_Y_1=AND(u4_u2_r5,n_9725)
g40801_I0_out=AND(n_9977,wb_data_i_31_)
g45955_I1_out=AND(n_4895,n_518)
g44652_OUT1_Y_1=AND(g44652_X_S0_1,idin_349)
g45526_OUT2_Y_1=AND(n_8852,n_8836)
g44591_I1_out=AND(g44591_I0_out,n_8870)
n_10770=AND(n_10145,u4_ep3_csr_1969)
g46527_I1_out=AND(g46527_I0_out,n_3747)
g44679_OUT1_Y_1=AND(g44679_X_S0_1,idin_350)
g42274_I0_out=AND(n_9721,\u1_u0_crc16_sum_2_)
g43100_OUT1_Y_1=AND(g43100_X_S0_1,\u4_u2_dma_out_cnt_5_)
g47767_I0_out=AND(n_8560,n_4462)
g40845_I0_out=AND(n_10953,wb_data_i_3_)
g47139_I1_out=AND(frm_nat_378,n_3303)
g41422_OUT1_Y_1=AND(g41422_X_S0_1,n_2991)
g39940_I0_out=AND(n_2747,n_9853)
g54552_I0_out=AND(n_11075,n_10833)
g47742_I0_out=AND(n_7620,n_4462)
g39365_I1_out=AND(g39365_I0_out,n_7926)
g47784_I0_out=AND(n_9003,n_4462)
g44667_OUT1_Y_1=AND(g44667_X_S0_1,idin_340)
g45337_I1_out=AND(g45337_I0_out,n_3399)
g41418_I0_out=AND(\u4_u0_buf0_orig_m3_3_,\u4_u0_dma_in_cnt_2_)
g45431_I0_out=AND(n_7685,n_7153)
g44617_OUT1_Y_1=AND(g44617_X_S0_1,idin_341)
g38413_I0_out=AND(n_12937,n_12772)
g39385_OUT2_Y_1=AND(n_11887,wb_data_i_19_)
n_11534=AND(n_11144,u4_ep0_csr_1876)
g39425_OUT2_Y_1=AND(n_11872,wb_data_i_25_)
g39196_I0_out=AND(n_11646,n_11648)
g46432_I0_out=AND(n_4347,n_3949)
g37996_OUT1_Y_1=AND(g37996_X_S0_1,idin_326)
g37745_I0_out=AND(n_10481,wb_data_i_13_)
g47679_I1_out=AND(n_7607,n_4445)
g45525_OUT1_Y_1=AND(g45525_X_S0_1,n_8839)
n_14238=AND(u1_u3_size_next_r_69,n_12416)
g38717_I0_out=AND(n_10019,n_12583)
g42900_I0_out=AND(n_9123,n_9377)
g42352_I1_out=AND(n_10369,n_7588)
g47662_I0_out=AND(n_1889,n_2689)
g46320_I1_out=AND(g46320_I0_out,n_2805)
n_4832=AND(n_5559,n_5226)
g47471_I0_out=AND(n_6652,n_2316)
g40781_I1_out=AND(g40781_I0_out,n_10694)
g46288_I0_out=AND(n_4226,n_4465)
g45401_I0_out=AND(n_7685,n_7622)
g47851_I1_out=AND(n_8920,n_3977)
g46011_I1_out=AND(g46011_I0_out,n_6189)
g39603_OUT1_Y_1=AND(g39603_X_S0_1,u1_u2_dtmp_r_91)
g39401_OUT1_Y_1=AND(g39401_X_S0_1,mdout_216)
g38814_I0_out=AND(n_12169,n_12470)
g47673_I1_out=AND(n_8897,n_3977)
g40211_I0_out=AND(n_7296,n_5347)
g47137_I0_out=AND(n_3298,\u4_inta_msk_6_)
g44586_I1_out=AND(\u4_u2_dma_out_left_0_,u4_ep2_csr_1925)
g42480_I0_out=AND(n_6019,n_6043)
g54708_I0_out=AND(n_9439,n_7738)
g39793_OUT2_Y_1=AND(u4_u1_r5,n_9895)
g45393_I0_out=AND(n_7685,n_7227)
g43600_I0_out=AND(n_11279,n_9007)
g39563_I0_out=AND(u4_crc5_err_r,n_178)
g45523_OUT2_Y_1=AND(n_8852,n_8847)
g47923_OUT1_Y_1=AND(g47923_X_S0_1,sram_data_i_0_)
g43120_I0_out=AND(n_7052,n_4690)
g47715_I1_out=AND(n_7613,n_4442)
g43596_I0_out=AND(n_11279,n_8904)
n_11677=AND(n_11079,n_10832)
g48787_I1_out=AND(\u4_inta_msk_5_,\u4_int_srcb_5_)
n_2599=AND(n_3123,n_7088)
g44528_I0_out=AND(n_6274,n_4968)
g37811_OUT2_Y_1=AND(n_10206,n_7614)
g40726_I0_out=AND(n_3500,n_3766)
g40364_I1_out=AND(g40364_I0_out,\u4_u0_buf0_orig_m3_8_)
g41364_I1_out=AND(g41364_I0_out,n_10388)
g39493_I0_out=AND(n_3426,n_406)
n_1893=AND(n_2575,\u4_u0_dma_in_cnt_6_)
g43620_I1_out=AND(n_9107,n_8824)
n_1364=AND(n_1670,n_1363)
g45536_OUT2_Y_1=AND(n_8852,n_8820)
g42375_I1_out=AND(n_8080,n_7962)
g47755_I1_out=AND(n_1398,n_3975)
g40896_I0_out=AND(n_10481,wb_data_i_16_)
g42527_I0_out=AND(n_6346,n_6719)
g42749_I0_out=AND(n_6292,n_6663)
g43609_I1_out=AND(n_8993,buf_177)
g41381_I1_out=AND(n_6532,n_10437)
g39601_OUT2_Y_1=AND(u1_u2_word_done,mdout_235)
g37669_OUT1_Y_1=AND(g37669_X_S0_1,n_6643)
g46362_I0_out=AND(n_3796,n_4380)
g42907_I0_out=AND(n_6583,n_5409)
g44635_OUT2_Y_1=AND(n_10206,n_7611)
g47856_I1_out=AND(n_7240,n_4442)
g42776_I0_out=AND(n_6059,n_5976)
g41391_I1_out=AND(g41391_I0_out,n_10380)
n_7904=AND(u4_u0_ep_match_r,out_to_small)
g41145_I1_out=AND(g41145_I0_out,n_9614)
g40423_I0_out=AND(u1_u2_dtmp_r_89,n_11978)
g48833_I1_out=AND(n_2523,n_5657)
g42355_I1_out=AND(n_10369,n_7147)
g43033_OUT1_Y_1=AND(g43033_X_S0_1,n_6985)
g43538_I0_out=AND(n_9050,u4_ep3_csr_1981)
g41407_OUT1_Y_1=AND(g41407_X_S0_1,n_4231)
g39789_OUT1_Y_1=AND(g39789_X_S0_1,n_5727)
g38286_I1_out=AND(g38286_I0_out,n_665)
g46455_I0_out=AND(n_4135,n_4126)
g45264_I0_out=AND(n_4221,n_3255)
g47717_I0_out=AND(n_8006,n_4462)
g42926_I0_out=AND(n_7549,n_139)
g45812_I0_out=AND(n_2656,n_4012)
g47548_I1_out=AND(g47548_I0_out,n_3573)
g45426_I0_out=AND(n_7685,n_7591)
g43018_OUT1_Y_1=AND(g43018_X_S0_1,n_6384)
g54630_I0_out=AND(n_11076,n_11029)
g42897_I0_out=AND(n_9585,n_9616)
g47706_I0_out=AND(n_7166,n_4462)
g39740_I1_out=AND(g39740_I0_out,n_10768)
g41387_I1_out=AND(g41387_I0_out,n_10610)
g44709_I0_out=AND(n_5849,frm_nat_356)
g42374_I1_out=AND(n_9662,n_7995)
g42668_I0_out=AND(n_6000,n_6079)
g45_OUT1_Y_1=AND(g45_X_S0_1,n_2798)
g44597_I0_out=AND(n_6235,n_4897)
g45340_I1_out=AND(g45340_I0_out,n_5579)
g37426_I1_out=AND(g37426_I0_out,n_12903)
g47695_I0_out=AND(n_7156,n_4462)
g38948_I0_out=AND(\u4_u0_buf0_orig_m3_7_,n_5660)
g37659_I0_out=AND(n_12947,n_14258)
g47638_I1_out=AND(g47638_I0_out,n_867)
g43604_I1_out=AND(n_8993,buf_174)
g39588_OUT2_Y_1=AND(u1_u2_word_done,mdout_223)
g42650_I0_out=AND(n_6390,n_6732)
g40906_I0_out=AND(n_10481,wb_data_i_25_)
g47677_I1_out=AND(u4_ep2_csr_1948,n_3975)
g43595_I1_out=AND(n_9107,n_9020)
g43582_I1_out=AND(n_8993,n_5122)
g42248_OUT1_Y_1=AND(g42248_X_S0_1,n_5816)
n_2322=AND(n_1661,\u4_u2_dma_out_cnt_10_)
g40026_OUT1_Y_1=AND(g40026_X_S0_1,\u4_u3_dma_out_cnt_8_)
g47648_I0_out=AND(n_2260,n_2357)
g47582_I0_out=AND(n_3159,\u4_u2_dma_in_cnt_6_)
n_10932=AND(n_10626,u4_ep3_csr_1969)
g47721_I0_out=AND(u4_u0_int_stat_944,n_4355)
g47823_I0_out=AND(n_7966,n_4462)
g38347_I0_out=AND(n_12882,n_14127)
g41404_OUT1_Y_1=AND(g41404_X_S0_1,n_4556)
n_10826=AND(n_11070,n_11993)
g39410_OUT2_Y_1=AND(n_11866,wb_data_i_0_)
g42997_OUT2_Y_1=AND(n_8812,n_9310)
g48825_I1_out=AND(n_631,\u4_u2_buf0_orig_19_)
n_5012=AND(n_3916,n_1631)
g47819_I0_out=AND(u4_ep1_csr_1921,n_3975)
g45322_I1_out=AND(g45322_I0_out,n_4572)
g40031_OUT1_Y_1=AND(g40031_X_S0_1,n_3740)
g55087_OUT2_Y_1=AND(n_14415,n_12780)
g44645_OUT2_Y_1=AND(n_10206,n_7206)
g48824_I0_out=AND(buf_150,n_1481)
g42356_I1_out=AND(n_10369,n_7144)
g42365_I0_out=AND(n_9669,idin_340)
g41462_OUT1_Y_1=AND(g41462_X_S0_1,\u4_u2_dma_out_cnt_11_)
g47816_I0_out=AND(n_1356,n_4355)
g39387_OUT1_Y_1=AND(g39387_X_S0_1,mdout_226)
g47800_I1_out=AND(n_7663,n_3977)
g47826_I0_out=AND(n_3975,u4_ep3_csr_1981)
g44629_OUT2_Y_1=AND(n_8925,n_8902)
g42992_OUT1_Y_1=AND(g42992_X_S0_1,n_6441)
g39749_I1_out=AND(g39749_I0_out,n_5413)
g38151_I0_out=AND(n_7334,n_13835)
n_2014=AND(n_2096,n_1585)
g47786_I1_out=AND(n_8547,n_4450)
g40860_I0_out=AND(n_9977,wb_data_i_21_)
g43178_I0_out=AND(n_347,n_6455)
g48723_I0_out=AND(n_1143,n_3349)
g42291_OUT1_Y_1=AND(g42291_X_S0_1,n_8686)
g47711_I0_out=AND(n_1223,n_4355)
g45220_I0_out=AND(n_5192,n_5847)
g39057_I1_out=AND(n_3431,n_12048)
g43065_OUT1_Y_1=AND(g43065_X_S0_1,n_7003)
n_14087=AND(n_9497,n_9776)
g47667_I0_out=AND(n_2249,n_1597)
g47668_I0_out=AND(n_1857,n_1477)
g47761_I0_out=AND(n_7148,n_4462)
g43210_I0_out=AND(u1_u2_wr_done,n_182)
g42906_I0_out=AND(n_9776,n_9496)
g38897_I0_out=AND(n_12274,n_12416)
g38146_OUT1_Y_1=AND(g38146_X_S0_1,n_12199)
g54795_I0_out=AND(n_9131,n_9613)
g40655_I0_out=AND(n_1482,n_5138)
g48820_I1_out=AND(n_1209,u4_u3_int_stat_956)
g45453_OUT2_Y_1=AND(n_7577,n_886)
g40882_I0_out=AND(n_10728,wb_data_i_22_)
g48808_I0_out=AND(n_1220,u4_u0_int_stat_948)
g46484_I1_out=AND(g46484_I0_out,n_3394)
g46415_I0_out=AND(n_4349,n_3981)
g47736_I0_out=AND(n_7174,n_4462)
g48817_I1_out=AND(\u4_int_srcb_5_,n_1037)
g45364_I0_out=AND(n_7685,n_7259)
g45524_OUT2_Y_1=AND(n_8852,n_8844)
g37956_I0_out=AND(n_10728,wb_data_i_4_)
g42986_OUT2_Y_1=AND(n_9590,n_815)
g45246_I2_out=AND(g45246_I0_out,g45246_I1_out)
g47760_I0_out=AND(n_9194,n_4462)
g42353_I1_out=AND(n_10369,n_7150)
g40922_I0_out=AND(n_9721,n_6481)
g38220_OUT1_Y_1=AND(g38220_X_S0_1,idin_324)
g44647_OUT2_Y_1=AND(n_9823,n_7229)
g38022_OUT2_Y_1=AND(n_8812,n_9330)
g48768_I0_out=AND(u4_ep1_csr_1910,n_1122)
g44638_OUT1_Y_1=AND(g44638_X_S0_1,idin_345)
g40454_OUT1_Y_1=AND(g40454_X_S0_1,\u4_u2_dma_in_cnt_10_)
g48855_I0_out=AND(buf_146,n_14407)
g39426_OUT2_Y_1=AND(n_11864,wb_data_i_23_)
g38023_OUT2_Y_1=AND(n_8812,n_9878)
g40022_I0_out=AND(n_7679,u4_ep0_dma_in_buf_sz1)
g43006_OUT2_Y_1=AND(n_8812,n_9815)
g42283_I1_out=AND(n_8635,\u1_u0_crc16_sum_4_)
g55051_OUT1_Y_1=AND(g55051_X_S0_1,n_14367)
g45886_I0_out=AND(n_400,n_4591)
g38283_I0_out=AND(n_14131,\u1_u2_sizd_c_7_)
g47700_I0_out=AND(n_7594,n_4462)
g38813_I1_out=AND(n_12375,n_4581)
g43021_I1_out=AND(n_7310,n_1292)
g37614_I0_out=AND(n_10728,wb_data_i_14_)
g42368_I1_out=AND(n_9662,n_8562)
g43076_OUT2_Y_1=AND(n_7900,n_9295)
g44660_OUT2_Y_1=AND(n_9328,n_8008)
g45329_I1_out=AND(g45329_I0_out,n_5367)
g47813_I1_out=AND(n_6669,n_3975)
g47613_I0_out=AND(n_2242,n_1890)
g43062_OUT1_Y_1=AND(g43062_X_S0_1,\u4_u1_dma_in_cnt_2_)
g54518_I1_out=AND(g54518_I0_out,n_13791)
g42341_I1_out=AND(n_10369,n_7165)
g45271_I1_out=AND(g45271_I0_out,n_6230)
g40824_OUT1_Y_1=AND(g40824_X_S0_1,rf2wb_d_529)
g43136_I0_out=AND(n_7389,funct_adr)
g44637_OUT2_Y_1=AND(n_10206,n_7644)
g42465_I1_out=AND(g42465_I0_out,n_6460)
g44638_OUT2_Y_1=AND(n_9328,n_8582)
g40861_I0_out=AND(n_9977,wb_data_i_22_)
g45921_I2_out=AND(g45921_I0_out,g45921_I1_out)
g39384_OUT1_Y_1=AND(g39384_X_S0_1,mdout_229)
n_6119=AND(n_5332,n_4768)
g38397_I1_out=AND(g38397_I0_out,n_12604)
g43141_I0_out=AND(n_7389,funct_adr_194)
g43011_OUT1_Y_1=AND(g43011_X_S0_1,n_6806)
g39781_OUT2_Y_1=AND(n_12074,sram_data_i_6_)
g46479_I0_out=AND(n_4106,n_2853)
g40805_I0_out=AND(n_10728,wb_data_i_31_)
g43606_I1_out=AND(n_8993,buf_176)
g39777_OUT1_Y_1=AND(g39777_X_S0_1,n_11907)
g39774_I1_out=AND(g39774_I0_out,n_10330)
g54561_OUT2_Y_1=AND(n_12159,csr_96)
g42672_I0_out=AND(n_5996,n_6074)
g43557_I1_out=AND(n_9107,n_8822)
g45421_I0_out=AND(n_7685,n_7597)
g41185_I1_out=AND(g41185_I0_out,n_8484)
g42287_I0_out=AND(n_9721,n_4204)
g48841_I0_out=AND(n_5822,n_1679)
g42576_I0_out=AND(n_6087,n_5986)
g39745_OUT2_Y_1=AND(n_5365,madr_209)
g47708_I0_out=AND(u4_u0_int_stat_948,n_4355)
g43042_OUT2_Y_1=AND(n_8518,n_9539)
g43594_I0_out=AND(n_11279,n_9022)
n_11370=AND(n_11122,u4_ep0_csr_1876)
g48828_I0_out=AND(n_688,\u4_u1_dma_in_cnt_2_)
g39411_OUT1_Y_1=AND(g39411_X_S0_1,n_5710)
n_11819=AND(n_5120,n_11821)
g42253_I1_out=AND(n_9430,n_9007)
g48572_I0_out=AND(n_1532,\u5_state_2_)
g48840_I1_out=AND(n_760,\u4_u0_dma_in_cnt_5_)
g46456_I0_out=AND(n_4288,n_4332)
g40390_I1_out=AND(g40390_I0_out,n_5548)
g46421_I0_out=AND(n_3898,n_4792)
g37809_OUT1_Y_1=AND(g37809_X_S0_1,idin_330)
g39794_OUT2_Y_1=AND(u4_u2_r5,n_9589)
g40863_I0_out=AND(n_9977,wb_data_i_24_)
n_12011=AND(n_11801,u5_wb_ack_s2)
g40416_I0_out=AND(u1_u2_dtmp_r_82,n_11381)
n_3189=AND(n_1024,n_1023)
g45565_I1_out=AND(n_3714,u1_hms_clk)
n_2525=AND(n_1736,n_1735)
g47828_I1_out=AND(n_7610,n_3977)
g39615_OUT2_Y_1=AND(u4_u3_r5,n_9191)
g45218_I0_out=AND(n_5175,n_5847)
g38023_OUT1_Y_1=AND(g38023_X_S0_1,n_6791)
g43586_I0_out=AND(n_11279,n_8913)
n_5406=AND(n_1918,n_4775)
g42245_OUT1_Y_1=AND(g42245_X_S0_1,\u4_u2_dma_out_cnt_6_)
g42975_I1_out=AND(n_13198,n_9607)
g43624_I0_out=AND(n_11279,u4_ep3_csr_1964)
g47867_OUT1_Y_1=AND(g47867_X_S0_1,sram_data_i_12_)
g47554_I1_out=AND(g47554_I0_out,n_2196)
g45522_OUT1_Y_1=AND(g45522_X_S0_1,n_8850)
g40406_OUT1_Y_1=AND(g40406_X_S0_1,n_5013)
g44672_OUT1_Y_1=AND(g44672_X_S0_1,idin_321)
g46080_I1_out=AND(g46080_I0_out,\u0_u0_me_ps2_3_)
g47546_I0_out=AND(n_13941,buf_144)
g40405_OUT1_Y_1=AND(g40405_X_S0_1,n_5016)
g38026_OUT2_Y_1=AND(n_8518,n_9640)
n_3899=AND(n_2887,frm_nat_357)
g39589_OUT1_Y_1=AND(g39589_X_S0_1,u1_u2_dtmp_r_78)
g43111_I0_out=AND(n_7052,\u4_inta_msk_1_)
g47122_I0_out=AND(u4_utmi_vend_stat_r_6,n_6476)
g45433_I0_out=AND(n_7685,n_7150)
g43021_I0_out=AND(n_7789,n_6187)
g43385_I0_out=AND(n_13132,u1_sizu_c_398)
g40825_OUT1_Y_1=AND(g40825_X_S0_1,rf2wb_d_532)
g47635_I0_out=AND(n_2397,n_2387)
g43061_OUT1_Y_1=AND(g43061_X_S0_1,n_4610)
g41416_I0_out=AND(\u4_u3_buf0_orig_m3_3_,\u4_u3_dma_in_cnt_2_)
g42235_OUT2_Y_1=AND(n_10366,n_6107)
g42980_OUT1_Y_1=AND(g42980_X_S0_1,n_6437)
n_4996=AND(n_3682,n_4574)
n_10936=AND(n_10639,u4_ep3_csr_1969)
g44494_I0_out=AND(n_4618,n_5667)
g40436_OUT2_Y_1=AND(u4_u3_r5,n_8814)
g42772_I0_out=AND(n_6063,n_5979)
g47865_OUT1_Y_1=AND(g47865_X_S0_1,sram_data_i_3_)
g45334_I1_out=AND(g45334_I0_out,n_4653)
g42297_OUT2_Y_1=AND(n_8635,n_126)
g47175_OUT1_Y_1=AND(g47175_X_S0_1,n_8673)
g46382_I0_out=AND(n_3885,n_4801)
g42317_I1_out=AND(n_10348,n_7595)
g47691_I1_out=AND(n_6672,n_3975)
g43041_OUT1_Y_1=AND(g43041_X_S0_1,n_1735)
g42025_I0_out=AND(n_9246,u4_u0_ep_match_r)
g48828_I1_out=AND(n_488,\u4_u1_dma_in_cnt_3_)
g48807_I1_out=AND(n_993,u4_u0_int_stat_940)
g40720_I0_out=AND(n_3511,n_3539)
g39054_I0_out=AND(n_11186,n_10423)
g43549_I1_out=AND(n_9097,n_8826)
g47629_I0_out=AND(\u4_u0_dma_in_cnt_10_,n_776)
g45614_I0_out=AND(n_3276,n_5863)
g42266_I0_out=AND(n_9221,idin_347)
g44710_I1_out=AND(n_4948,u1_hms_clk)
g43025_OUT1_Y_1=AND(g43025_X_S0_1,n_1293)
g40438_OUT2_Y_1=AND(u4_u1_r5,n_9761)
g42330_I0_out=AND(n_10355,idin_350)
g40922_I1_out=AND(n_8635,\u1_u0_crc16_sum_1_)
g39766_I1_out=AND(g39766_I0_out,n_5419)
g38468_I1_out=AND(g38468_I0_out,n_13002)
g38221_OUT2_Y_1=AND(n_9829,n_7677)
g42304_OUT2_Y_1=AND(n_8635,n_91)
n_7931=AND(u4_u1_ep_match_r,uc_bsel_set)
g42312_OUT2_Y_1=AND(n_8635,n_73)
g44674_OUT1_Y_1=AND(g44674_X_S0_1,idin_345)
g38280_I0_out=AND(n_14131,\u1_u2_sizd_c_2_)
g41394_I0_out=AND(n_2818,n_2647)
g42733_I0_out=AND(n_6298,n_6014)
g47776_I1_out=AND(u4_ep2_csr_1924,n_3975)
g47890_OUT1_Y_1=AND(g47890_X_S0_1,sram_data_i_22_)
g46334_I0_out=AND(n_4335,n_3927)
g44686_OUT1_Y_1=AND(g44686_X_S0_1,idin_336)
g43075_OUT1_Y_1=AND(g43075_X_S0_1,n_6628)
g38532_I0_out=AND(n_8716,n_9608)
g47121_I1_out=AND(u4_utmi_vend_stat_r_5,n_6476)
g42486_I0_out=AND(n_6038,n_6028)
g44664_OUT2_Y_1=AND(n_9542,n_7660)
g47774_I0_out=AND(u4_ep2_csr_1951,n_3975)
g44633_OUT2_Y_1=AND(n_9548,n_8580)
g42928_I0_out=AND(n_7308,n_359)
g42252_I0_out=AND(n_9221,idin)
n_2568=AND(RxActive_pad_i,rst_i)
g47791_I1_out=AND(u4_ep1_csr_1893,n_3975)
g47765_I0_out=AND(n_7145,n_4462)
n_556=AND(u4_ep1_csr_1900,\u4_u1_dma_out_cnt_6_)
g40399_I0_out=AND(n_11381,n_8086)
g40455_OUT1_Y_1=AND(g40455_X_S0_1,n_1661)
g42747_I0_out=AND(n_6328,n_6665)
g43625_I1_out=AND(n_9143,csr_106)
g43094_OUT1_Y_1=AND(g43094_X_S0_1,n_4955)
n_2531=AND(n_1446,n_6308)
g54048_OUT1_Y_1=AND(g54048_X_S0_1,n_13268)
g43387_I0_out=AND(n_4740,n_2088)
n_3900=AND(n_1375,n_3899)
g39598_OUT2_Y_1=AND(u1_u2_word_done,mdout_232)
g38555_I0_out=AND(n_6855,n_5379)
g43127_I0_out=AND(n_7052,n_894)
g38294_OUT2_Y_1=AND(u1_u3_out_to_small_r,n_9071)
g46642_I1_out=AND(n_808,u1_hms_clk)
g41412_I1_out=AND(\u4_u2_buf0_orig_m3_2_,n_3494)
n_11950=AND(n_3434,n_11951)
g43597_I1_out=AND(n_9107,n_9015)
g45530_OUT1_Y_1=AND(g45530_X_S0_1,n_9033)
g43628_OUT1_Y_1=AND(g43628_X_S0_1,wb_data_i_1_)
g45432_I1_out=AND(n_7679,n_7589)
n_4902=AND(n_3263,n_4078)
g43536_I0_out=AND(n_11279,u4_ep3_csr_1979)
g39625_I0_out=AND(n_8656,n_10409)
g43030_OUT1_Y_1=AND(g43030_X_S0_1,\u4_u0_dma_out_cnt_5_)
g47161_OUT1_Y_1=AND(g47161_X_S0_1,n_3286)
n_11604=AND(n_11190,u4_ep0_csr_1876)
g47852_I0_out=AND(n_7154,n_4462)
g47132_I0_out=AND(n_956,n_3226)
g39398_OUT1_Y_1=AND(g39398_X_S0_1,mdout_218)
g39752_I1_out=AND(g39752_I0_out,n_5433)
g43010_OUT1_Y_1=AND(g43010_X_S0_1,\u4_u0_buf0_orig_29_)
g41455_OUT2_Y_1=AND(n_9730,n_7404)
g39421_OUT2_Y_1=AND(n_11872,wb_data_i_27_)
g37747_I0_out=AND(n_9430,n_9003)
g37811_OUT1_Y_1=AND(g37811_X_S0_1,idin_330)
g43124_I1_out=AND(n_7053,wb_data_i_21_)
g45956_OUT2_Y_1=AND(n_6530,\u1_u3_state_5_)
g47625_I0_out=AND(n_2369,n_2281)
g42230_OUT2_Y_1=AND(n_9590,n_5361)
g44673_OUT1_Y_1=AND(g44673_X_S0_1,idin_344)
g43070_OUT2_Y_1=AND(n_10014,n_5646)
g47918_OUT1_Y_1=AND(g47918_X_S0_1,sram_data_i_23_)
g42467_I1_out=AND(g42467_I0_out,n_6118)
g42525_I0_out=AND(n_6314,n_6895)
g54652_I1_out=AND(g54652_I0_out,n_13943)
g47712_I1_out=AND(n_8589,n_4450)
g42156_I0_out=AND(n_10606,n_245)
n_623=AND(\u1_u3_tx_data_to_cnt_0_,\u1_u3_tx_data_to_cnt_1_)
g43034_OUT1_Y_1=AND(g43034_X_S0_1,\u4_u3_dma_out_cnt_2_)
g39414_OUT1_Y_1=AND(g39414_X_S0_1,madr_198)
g46326_I0_out=AND(n_4301,n_4821)
g46534_I1_out=AND(g46534_I0_out,n_3744)
g39412_OUT2_Y_1=AND(n_11872,wb_addr_i_8_)
n_11375=AND(n_11127,u4_ep0_csr_1876)
g38139_OUT1_Y_1=AND(g38139_X_S0_1,n_12256)
g46546_OUT2_Y_1=AND(n_6166,n_566)
n_13964=AND(n_14317,n_12316)
n_5108=AND(u1_sizu_c_396,n_1879)
g42299_OUT2_Y_1=AND(n_8635,n_146)
g40012_I0_out=AND(n_3152,\u4_u3_dma_out_left_6_)
g45977_OUT2_Y_1=AND(n_3650,n_1578)
g45378_I1_out=AND(n_7679,n_7247)
g44622_OUT2_Y_1=AND(n_8925,n_8915)
g40398_OUT1_Y_1=AND(g40398_X_S0_1,n_5022)
g46640_I0_out=AND(n_4587,n_4927)
g39594_OUT1_Y_1=AND(g39594_X_S0_1,u1_u2_dtmp_r_64)
g47142_I0_out=AND(n_3298,n_3294)
g45204_I0_out=AND(n_4984,n_6239)
g39786_I0_out=AND(\u4_u1_buf0_orig_m3_10_,\u4_u1_dma_in_cnt_11_)
g47619_I0_out=AND(n_2308,n_1772)
g44634_OUT1_Y_1=AND(g44634_X_S0_1,idin)
g41402_OUT1_Y_1=AND(g41402_X_S0_1,n_3722)
g45367_I0_out=AND(n_7685,n_7677)
g47109_I0_out=AND(n_7086,\u4_u3_dma_out_cnt_10_)
g47855_I1_out=AND(n_7643,n_4450)
n_11271=AND(n_10761,u4_ep1_csr_1907)
g47474_I0_out=AND(u4_u1_dma_ack_clr1,u4_u1_dma_ack_wr1)
g41360_I1_out=AND(g41360_I0_out,n_9749)
g37791_I0_out=AND(n_10481,wb_data_i_6_)
g48679_I0_out=AND(n_449,\u4_u0_buf0_orig_26_)
g48781_I1_out=AND(n_876,u4_u0_int_stat_956)
g43451_I0_out=AND(u4_u0_ep_match_r,buf1_set)
g47927_OUT1_Y_1=AND(g47927_X_S0_1,sram_data_i_7_)
n_3208=AND(n_2076,n_4189)
g43614_I1_out=AND(n_9097,n_8836)
g42544_I0_out=AND(n_6311,n_6880)
g39202_I0_out=AND(n_11739,n_11634)
g45898_I0_out=AND(n_4545,n_5254)
n_7296=AND(n_7111,n_3360)
g43636_OUT2_Y_1=AND(n_8688,u1_token_fadr_543)
g47673_I0_out=AND(n_9082,n_4462)
g43580_I0_out=AND(n_9050,n_8926)
g38214_OUT1_Y_1=AND(g38214_X_S0_1,idin_324)
g48838_I0_out=AND(\u4_u0_dma_in_cnt_11_,n_696)
g38417_OUT1_Y_1=AND(g38417_X_S0_1,n_12871)
g39395_OUT1_Y_1=AND(g39395_X_S0_1,mdout_221)
n_3097=AND(n_1962,n_409)
g42320_I1_out=AND(n_10348,n_7160)
n_2721=AND(n_6142,\u4_u2_dma_out_cnt_5_)
g45242_I0_out=AND(\u4_inta_msk_1_,\u4_int_srcb_1_)
g43591_I1_out=AND(n_9143,n_9033)
g47837_I1_out=AND(n_8599,n_4450)
g38805_I1_out=AND(g38805_I0_out,n_12516)
g37756_OUT1_Y_1=AND(g37756_X_S0_1,n_6976)
g39625_I1_out=AND(n_7473,n_10409)
g42293_OUT1_Y_1=AND(g42293_X_S0_1,n_8680)
g43099_OUT2_Y_1=AND(n_9730,n_5019)
g47137_I1_out=AND(frm_nat_360,n_3303)
g40028_OUT1_Y_1=AND(g40028_X_S0_1,\u4_u0_dma_out_cnt_8_)
g48826_I1_out=AND(n_497,\u4_u1_dma_in_cnt_5_)
g47882_OUT1_Y_1=AND(g47882_X_S0_1,sram_data_i_5_)
g43084_OUT1_Y_1=AND(g43084_X_S0_1,n_2193)
g45523_OUT1_Y_1=AND(g45523_X_S0_1,n_9063)
g44626_OUT2_Y_1=AND(n_8925,n_8908)
g42095_I0_out=AND(n_5449,n_2755)
g48789_I1_out=AND(\u4_int_srcb_8_,n_894)
g47736_I1_out=AND(n_7638,n_4450)
g44624_OUT2_Y_1=AND(n_9548,n_8037)
g47747_I1_out=AND(n_9060,n_4445)
g42565_I0_out=AND(n_6093,n_6036)
g37660_I0_out=AND(n_9977,wb_data_i_10_)
g37618_OUT1_Y_1=AND(g37618_X_S0_1,n_6974)
g42144_I0_out=AND(u4_usb_reset_r,n_159)
g47681_I1_out=AND(n_8900,n_4450)
g39417_OUT1_Y_1=AND(g39417_X_S0_1,n_529)
g38523_I1_out=AND(g38523_I0_out,n_10923)
g47768_I0_out=AND(n_7170,n_4462)
n_5164=AND(n_3271,n_5163)
g38198_I0_out=AND(n_6004,n_4195)
g47676_I1_out=AND(n_6769,n_3975)
g39416_OUT2_Y_1=AND(n_11882,wb_addr_i_4_)
g40446_OUT2_Y_1=AND(n_11381,u1_u2_dtmp_r_69)
g46330_I0_out=AND(n_4436,n_3976)
g38898_I0_out=AND(n_12366,n_12416)
g42191_I0_out=AND(n_11037,n_10510)
g47641_I0_out=AND(n_2266,n_2096)
n_1789=AND(n_679,\u1_u3_rx_ack_to_cnt_2_)
g38400_I1_out=AND(g38400_I0_out,n_12650)
g38152_I0_out=AND(n_12929,n_9369)
g43637_OUT2_Y_1=AND(n_8688,n_8682)
g42373_I1_out=AND(n_9662,n_7966)
g37914_OUT1_Y_1=AND(g37914_X_S0_1,idin_333)
g38008_OUT2_Y_1=AND(n_9542,n_7670)
g43629_OUT2_Y_1=AND(n_6455,n_165)
g42369_I0_out=AND(n_9669,idin_344)
g47850_I1_out=AND(n_8576,n_4442)
g42294_OUT1_Y_1=AND(g42294_X_S0_1,n_8677)
g44632_OUT2_Y_1=AND(n_9829,n_7610)
n_10658=AND(n_9970,n_2634)
g47726_I1_out=AND(n_7649,n_4442)
g44670_OUT2_Y_1=AND(n_9829,n_7205)
g42302_OUT1_Y_1=AND(g42302_X_S0_1,n_171)
g43113_I0_out=AND(n_7052,\u4_inta_msk_3_)
g39795_OUT1_Y_1=AND(g39795_X_S0_1,\u4_u3_dma_in_cnt_9_)
g45687_I0_out=AND(n_4983,n_5847)
g47156_I1_out=AND(n_4139,csr_96)
g46290_I0_out=AND(n_4373,n_4448)
g45413_I0_out=AND(n_7685,n_7199)
g42960_I0_out=AND(n_6475,u4_int_srca_686)
g37746_OUT1_Y_1=AND(g37746_X_S0_1,idin_334)
g37493_I0_out=AND(n_12929,n_12832)
g45532_OUT2_Y_1=AND(n_8852,n_8828)
g39062_I1_out=AND(g39062_I0_out,n_393)
g38845_I0_out=AND(n_12365,n_12509)
g38218_I0_out=AND(n_10348,n_7620)
g43089_OUT1_Y_1=AND(g43089_X_S0_1,n_6728)
n_2288=AND(n_653,\u4_u0_dma_in_cnt_2_)
g37673_I1_out=AND(n_12947,n_13641)
g45352_I0_out=AND(n_7685,n_3873)
g43391_I0_out=AND(\u4_u2_buf0_orig_m3_5_,\u4_u2_dma_in_cnt_4_)
g37788_I0_out=AND(n_10728,wb_data_i_6_)
g54445_OUT2_Y_1=AND(n_13719,n_13716)
g42286_I1_out=AND(n_8635,\u1_u0_crc16_sum_7_)
g47620_I0_out=AND(n_1891,n_1386)
n_11132=AND(n_10910,u4_ep2_csr_1938)
g43085_OUT2_Y_1=AND(n_7900,n_8632)
g37824_OUT1_Y_1=AND(g37824_X_S0_1,n_6972)
g42834_I0_out=AND(n_6918,n_6875)
g48569_I0_out=AND(n_612,\u4_u2_buf0_orig_26_)
g47764_I1_out=AND(n_8014,n_3977)
g42644_I0_out=AND(n_7357,n_6738)
n_11508=AND(n_11320,u4_ep0_csr_1876)
g41405_OUT2_Y_1=AND(u1_data_pid_sel_189,n_5581)
g47124_I0_out=AND(n_217,csr)
g43536_I1_out=AND(n_9143,csr_120)
g47848_I0_out=AND(n_7243,n_4462)
g44582_I0_out=AND(\u4_u0_dma_out_left_1_,u4_ep0_csr_1864)
g39407_OUT2_Y_1=AND(n_11877,wb_addr_i_7_)
g47146_I0_out=AND(n_6475,\u4_int_srcb_0_)
g48834_I0_out=AND(buf_181,n_1481)
g39382_OUT2_Y_1=AND(n_11864,wb_addr_i_15_)
g43407_I0_out=AND(\u4_u1_buf0_orig_m3_5_,\u4_u1_dma_in_cnt_4_)
g44679_OUT2_Y_1=AND(n_9829,n_7656)
g41316_I1_out=AND(g41316_I0_out,n_7512)
g44657_OUT2_Y_1=AND(n_9823,n_7592)
g45525_OUT2_Y_1=AND(n_8852,n_8838)
g45371_I0_out=AND(n_7685,n_7251)
g47534_I0_out=AND(n_3381,n_2563)
g45353_I1_out=AND(n_7679,u4_ep0_csr_1885)
g48845_I0_out=AND(n_8086,n_1566)
g39416_OUT1_Y_1=AND(g39416_X_S0_1,madr_197)
g43059_OUT1_Y_1=AND(g43059_X_S0_1,n_6993)
g48823_I1_out=AND(n_641,\u4_u2_dma_in_cnt_2_)
g45387_I1_out=AND(n_7679,n_7500)
g40839_I0_out=AND(n_10953,wb_data_i_25_)
g38018_OUT2_Y_1=AND(n_10024,n_9140)
n_14330=AND(n_307,n_232)
g38146_OUT2_Y_1=AND(n_13835,n_8071)
g42327_I0_out=AND(n_10355,idin_347)
g41392_I1_out=AND(g41392_I0_out,n_10379)
g43125_I1_out=AND(n_7053,wb_data_i_22_)
g42989_OUT1_Y_1=AND(g42989_X_S0_1,\u4_u3_dma_out_cnt_5_)
g39204_I0_out=AND(n_11737,n_11632)
g45350_I0_out=AND(n_7685,u4_ep1_csr_1907)
g41428_OUT1_Y_1=AND(g41428_X_S0_1,rf2wb_d_543)
g43191_I0_out=AND(n_7935,n_7709)
g46985_I1_out=AND(g46985_I0_out,n_4145)
g45995_I0_out=AND(n_194,\u4_u0_dma_in_cnt_3_)
g45231_I0_out=AND(n_5185,n_5847)
g39778_OUT2_Y_1=AND(n_12074,sram_data_i_3_)
g38012_OUT1_Y_1=AND(g38012_X_S0_1,idin_331)
g45323_I0_out=AND(n_4671,n_4613)
g45559_OUT1_Y_1=AND(g45559_X_S0_1,n_8818)
n_3436=AND(n_2823,n_1665)
g46525_I0_out=AND(n_3695,n_1585)
g44684_OUT1_Y_1=AND(g44684_X_S0_1,idin_336)
g45452_OUT2_Y_1=AND(n_7577,n_8677)
g47886_OUT1_Y_1=AND(g47886_X_S0_1,sram_data_i_17_)
g47569_I0_out=AND(n_2716,n_1428)
g47566_I1_out=AND(g47566_I0_out,n_2724)
g48835_I0_out=AND(n_361,\u4_u3_dma_in_cnt_4_)
g44586_I0_out=AND(\u4_u2_dma_out_left_1_,u4_ep2_csr_1926)
g43116_I0_out=AND(n_7052,\u4_inta_msk_6_)
g48851_I0_out=AND(n_285,\u4_u2_dma_in_cnt_4_)
g47843_I1_out=AND(n_7205,n_4445)
g39045_I0_out=AND(u4_u2_ep_match_r,int_seqerr_set)
g47884_OUT1_Y_1=AND(g47884_X_S0_1,sram_data_i_20_)
g40856_I0_out=AND(n_9977,wb_data_i_18_)
g42204_OUT1_Y_1=AND(g42204_X_S0_1,rf2wb_d_535)
g45435_I0_out=AND(n_7685,n_7147)
g40009_I0_out=AND(n_11381,u1_sizu_c_398)
g45224_I0_out=AND(n_4220,n_3251)
g47882_OUT2_Y_1=AND(n_2377,u1_u2_rd_buf_130)
g39389_OUT1_Y_1=AND(g39389_X_S0_1,mdout_224)
g43593_I1_out=AND(n_9107,n_9027)
g37780_I0_out=AND(n_9977,wb_data_i_11_)
g40822_OUT1_Y_1=AND(g40822_X_S0_1,rf2wb_d_547)
g48787_I0_out=AND(\u4_inta_msk_4_,\u4_int_srcb_4_)
g47135_I1_out=AND(n_3652,funct_adr_193)
n_13216=AND(n_13213,n_13215)
g45386_I1_out=AND(n_7679,u4_ep0_csr_1877)
g47516_I0_out=AND(n_674,n_4951)
g47665_I1_out=AND(g47665_I0_out,n_1237)
g47850_I0_out=AND(n_8570,n_4462)
g44584_I1_out=AND(\u4_u1_dma_out_left_0_,u4_ep1_csr_1894)
g45401_I1_out=AND(n_7679,n_7623)
g43100_OUT2_Y_1=AND(n_9730,n_5645)
n_14227=AND(csr_110,n_14223)
g39791_OUT1_Y_1=AND(g39791_X_S0_1,u1_u3_next_dpid)
g45209_I1_out=AND(g45209_I0_out,n_4976)
g42832_I0_out=AND(n_6370,n_6869)
n_5333=AND(n_1054,n_2013)
g44640_OUT2_Y_1=AND(n_9823,n_7661)
g42246_OUT1_Y_1=AND(g42246_X_S0_1,\u4_u2_dma_in_cnt_4_)
n_11510=AND(n_11323,u4_ep0_csr_1876)
g42366_I0_out=AND(n_9669,idin_341)
g47894_I0_out=AND(u1_u2_dtmp_r_92,n_3924)
g47858_I1_out=AND(n_6691,n_3975)
g44611_OUT2_Y_1=AND(n_8925,n_8938)
n_3656=AND(n_2102,n_2083)
g47071_I1_out=AND(g47071_I0_out,n_4451)
g42470_I1_out=AND(g42470_I0_out,n_6116)
g45419_I1_out=AND(n_5440,n_7187)
g41327_I1_out=AND(g41327_I0_out,n_7508)
g47856_I0_out=AND(n_7147,n_4462)
g37809_OUT2_Y_1=AND(n_8925,n_9073)
g44856_I1_out=AND(g44856_I0_out,n_4963)
g42081_I0_out=AND(n_9246,u4_u1_ep_match_r)
n_9402=AND(n_13438,n_14129)
g46544_OUT1_Y_1=AND(g46544_X_S0_1,n_7790)
g40421_I0_out=AND(u1_u2_dtmp_r_87,n_11381)
g43035_OUT1_Y_1=AND(g43035_X_S0_1,n_6978)
n_12657=AND(n_12542,\u1_u3_adr_r_12_)
n_3853=AND(n_3009,n_1308)
n_10444=AND(n_9774,u4_ep3_csr_1969)
n_3729=AND(n_2255,n_1706)
g43036_OUT2_Y_1=AND(n_8518,n_9547)
g38863_I1_out=AND(n_12271,n_7314)
g39384_OUT2_Y_1=AND(n_11882,wb_data_i_20_)
g42912_I0_out=AND(n_9611,n_6530)
g39777_OUT2_Y_1=AND(n_12074,sram_data_i_2_)
g39571_I0_out=AND(n_8481,\u4_u2_dma_in_cnt_10_)
g47133_I0_out=AND(n_6475,\u4_int_srcb_8_)
n_11952=AND(n_2443,n_11951)
g37743_I0_out=AND(n_10953,wb_data_i_13_)
g47923_OUT2_Y_1=AND(n_3118,u1_u2_rd_buf1)
g43565_I1_out=AND(n_8993,buf_150)
n_10779=AND(n_10149,u4_ep3_csr_1969)
g38753_I0_out=AND(n_12507,n_14460)
g47936_OUT1_Y_1=AND(g47936_X_S0_1,sram_data_i_14_)
g43613_I1_out=AND(n_9097,buf_186)
g47134_I0_out=AND(n_3652,funct_adr_192)
g42920_I0_out=AND(n_3178,n_4704)
g54797_I1_out=AND(g54797_I0_out,n_10199)
g48554_I0_out=AND(n_687,\u4_u1_buf0_orig_26_)
g45409_I0_out=AND(n_7685,n_7209)
n_2649=AND(n_2156,n_14027)
g45354_I0_out=AND(n_7685,u4_ep1_csr_1918)
n_4041=AND(n_4040,\u4_u2_dma_in_cnt_0_)
g42745_I0_out=AND(n_6293,n_6670)
g42229_OUT1_Y_1=AND(g42229_X_S0_1,n_5736)
g44652_OUT2_Y_1=AND(n_10206,n_7182)
n_5051=AND(n_7096,n_7094)
g39051_I0_out=AND(u4_u1_ep_match_r,int_seqerr_set)
g46013_I1_out=AND(g46013_I0_out,n_6188)
g38010_I0_out=AND(n_10369,n_7597)
g44648_OUT2_Y_1=AND(n_9823,n_7220)
g42260_I1_out=AND(n_9430,n_8984)
g45325_I0_out=AND(n_4667,n_4185)
n_11425=AND(n_10938,u4_ep1_csr_1907)
g37814_I0_out=AND(n_10369,n_7600)
g39789_OUT2_Y_1=AND(u4_u3_r5,n_9591)
g38131_OUT2_Y_1=AND(n_12895,n_7756)
n_10519=AND(n_8727,u1_adr_255)
g47816_I1_out=AND(u4_ep0_csr_1878,n_3975)
g37664_OUT2_Y_1=AND(n_12416,u1_u3_buffer_empty)
g39425_OUT1_Y_1=AND(g39425_X_S0_1,mdout_234)
g47809_I0_out=AND(n_1212,n_4355)
g39385_OUT1_Y_1=AND(g39385_X_S0_1,mdout_228)
g42247_OUT2_Y_1=AND(n_9730,n_5707)
g39756_I1_out=AND(g39756_I0_out,n_5430)
g39748_I0_out=AND(n_7783,\u4_u1_dma_in_cnt_6_)
g44429_I0_out=AND(n_3065,n_3359)
g45372_I0_out=AND(n_7685,u4_ep1_csr_1893)
g39746_I1_out=AND(g39746_I0_out,n_10501)
g47934_OUT1_Y_1=AND(g47934_X_S0_1,sram_data_i_9_)
n_11038=AND(n_11037,n_11036)
g44651_OUT1_Y_1=AND(g44651_X_S0_1,idin_347)
g43412_I0_out=AND(n_5694,n_2731)
g42985_OUT2_Y_1=AND(n_9590,n_4790)
g45955_I0_out=AND(n_4579,n_1158)
g42340_I1_out=AND(n_10369,n_7594)
g40833_I0_out=AND(n_10953,wb_data_i_1_)
g43031_OUT1_Y_1=AND(g43031_X_S0_1,n_2187)
g47877_OUT2_Y_1=AND(n_2377,u1_u2_rd_buf_155)
g45270_I1_out=AND(g45270_I0_out,n_3315)
g47930_OUT2_Y_1=AND(n_3118,u1_u2_rd_buf_187)
g45384_I1_out=AND(n_7679,n_1177)
g42291_OUT2_Y_1=AND(n_8635,n_172)
g41461_OUT1_Y_1=AND(g41461_X_S0_1,\u4_u1_dma_out_cnt_11_)
g43025_OUT2_Y_1=AND(n_10366,n_810)
g47829_I0_out=AND(n_957,n_4355)
g45524_OUT1_Y_1=AND(g45524_X_S0_1,n_9142)
g39718_I1_out=AND(g39718_I0_out,n_9952)
g40775_I1_out=AND(g40775_I0_out,n_11365)
g40784_I0_out=AND(n_6137,\u4_u3_dma_in_cnt_2_)
g45324_I0_out=AND(n_4789,n_4190)
n_5867=AND(n_5865,n_8667)
g42303_OUT1_Y_1=AND(g42303_X_S0_1,n_170)
g47847_I1_out=AND(u4_ep0_csr_1885,n_3975)
g47657_I0_out=AND(n_2256,n_2255)
g44692_OUT1_Y_1=AND(g44692_X_S0_1,idin_323)
g43043_OUT2_Y_1=AND(n_8518,n_8891)
g45407_I0_out=AND(n_7685,n_7610)
g43379_I0_out=AND(u1_u2_wr_done,n_9756)
n_5306=AND(n_7068,n_7070)
g47593_I0_out=AND(n_2292,n_2291)
g39720_I1_out=AND(g39720_I0_out,n_10558)
g45321_I1_out=AND(g45321_I0_out,n_4565)
g42729_I0_out=AND(n_6299,n_6726)
g39381_OUT2_Y_1=AND(n_11882,wb_data_i_21_)
n_11535=AND(n_11145,u4_ep3_csr_1969)
g43012_OUT1_Y_1=AND(g43012_X_S0_1,n_6803)
g38608_I1_out=AND(g38608_I0_out,n_12700)
g39001_OUT2_Y_1=AND(n_12162,csr)
g44710_I0_out=AND(n_5849,frm_nat_363)
g44580_I0_out=AND(\u4_u3_dma_out_left_1_,u4_ep3_csr_1957)
g42372_I0_out=AND(n_9669,idin_347)
g48844_I0_out=AND(buf_183,n_1879)
g40785_I1_out=AND(g40785_I0_out,n_10443)
g38156_I0_out=AND(n_12929,n_106)
g39779_OUT2_Y_1=AND(n_12074,sram_data_i_4_)
g43626_I1_out=AND(n_9107,csr_107)
g39396_OUT1_Y_1=AND(g39396_X_S0_1,mdout_220)
n_10773=AND(n_10148,u4_ep3_csr_1969)
g41439_OUT2_Y_1=AND(n_9462,sram_data_i_5_)
n_10593=AND(n_9899,u4_ep3_csr_1969)
g47562_I1_out=AND(g47562_I0_out,n_2306)
g40453_OUT1_Y_1=AND(g40453_X_S0_1,n_1635)
g47754_I1_out=AND(n_8574,n_4450)
g47156_I0_out=AND(n_575,csr_97)
g42640_I0_out=AND(n_6744,n_6398)
g45364_I1_out=AND(n_7234,n_7260)
g43010_OUT2_Y_1=AND(n_8812,n_9306)
g47931_OUT1_Y_1=AND(g47931_X_S0_1,sram_data_i_30_)
g47760_I1_out=AND(n_8904,n_4450)
g46604_I0_out=AND(n_3149,n_934)
g45370_I0_out=AND(n_7685,n_7254)
g38766_I0_out=AND(n_11279,u4_ep3_dma_out_buf_avail)
g47707_I0_out=AND(n_662,n_4355)
g42189_I0_out=AND(n_2237,\u4_u2_dma_out_left_2_)
n_527=AND(u4_ep2_csr_1931,\u4_u2_dma_out_cnt_6_)
g38810_I1_out=AND(g38810_I0_out,n_13729)
g43236_I0_out=AND(n_8875,n_8541)
g42353_I0_out=AND(n_10003,idin_350)
g47812_I1_out=AND(n_7993,n_4442)
n_11112=AND(n_10435,u4_ep2_csr_1938)
g48817_I0_out=AND(\u4_int_srcb_4_,n_247)
g42898_I0_out=AND(n_9379,n_9130)
g40437_OUT1_Y_1=AND(g40437_X_S0_1,n_5170)
g45266_I0_out=AND(n_4931,\u1_u1_state_3_)
g38025_OUT1_Y_1=AND(g38025_X_S0_1,n_6937)
g47138_I0_out=AND(frm_nat_362,n_3303)
g42542_I0_out=AND(n_6337,n_6703)
g46358_I0_out=AND(n_3878,n_4382)
g43122_I1_out=AND(n_7053,wb_data_i_19_)
g39052_I0_out=AND(n_10993,n_10428)
g47910_OUT1_Y_1=AND(g47910_X_S0_1,u1_u2_dtmp_r_64)
g43000_OUT1_Y_1=AND(g43000_X_S0_1,n_6829)
g45447_OUT2_Y_1=AND(n_7577,n_926)
g47796_I1_out=AND(n_8908,n_3977)
g43423_I1_out=AND(g43423_I0_out,n_4567)
g45667_I0_out=AND(n_5157,n_6213)
g44909_I1_out=AND(g44909_I0_out,n_5950)
g44682_OUT2_Y_1=AND(n_9542,n_7591)
g38568_I0_out=AND(n_12003,n_9726)
g40454_OUT2_Y_1=AND(n_9730,n_8521)
n_5015=AND(n_3859,n_1691)
g48840_I0_out=AND(n_181,\u4_u0_dma_in_cnt_4_)
g37494_I1_out=AND(n_12930,n_9367)
g54930_I1_out=AND(g54930_I0_out,n_14241)
g55116_I1_out=AND(g55116_I0_out,n_14458)
g42367_I0_out=AND(n_9669,idin_342)
n_11363=AND(n_11113,u4_ep1_csr_1907)
g39411_OUT2_Y_1=AND(n_11866,wb_addr_i_11_)
g38298_OUT2_Y_1=AND(n_14132,\u1_u2_sizd_c_10_)
g42936_OUT2_Y_1=AND(n_7789,n_7790)
g39392_OUT2_Y_1=AND(n_11882,wb_data_i_14_)
g47571_I1_out=AND(g47571_I0_out,n_2715)
n_11817=AND(n_5092,n_11821)
g47706_I1_out=AND(n_7194,n_4450)
g48515_I0_out=AND(n_169,n_5825)
g39049_I0_out=AND(u4_u0_ep_match_r,int_seqerr_set)
n_11424=AND(n_10937,u4_ep1_csr_1907)
n_1243=AND(n_713,\u4_u2_dma_out_cnt_7_)
g39767_I1_out=AND(g39767_I0_out,n_5431)
n_4758=AND(\u4_u3_dma_in_cnt_4_,\u4_u3_dma_in_cnt_5_)
g38222_OUT2_Y_1=AND(n_9542,n_7674)
g47744_I1_out=AND(n_837,n_3975)
g47767_I1_out=AND(n_8025,n_3977)
g42943_I1_out=AND(n_6284,n_1856)
g38418_OUT2_Y_1=AND(n_12918,n_10583)
g42958_I0_out=AND(u4_int_srca_684,n_6475)
g42953_I0_out=AND(n_14403,n_1965)
g47112_I1_out=AND(g47112_I0_out,n_4353)
g45_OUT2_Y_1=AND(n_12846,n_2799)
n_4579=AND(n_2334,n_3655)
g42248_OUT2_Y_1=AND(n_9730,n_6449)
g47738_I1_out=AND(n_7637,n_4442)
g40026_OUT2_Y_1=AND(n_9590,n_7730)
g41795_I0_out=AND(n_7122,n_8635)
g43042_OUT1_Y_1=AND(g43042_X_S0_1,n_2142)
g43237_I0_out=AND(n_8539,n_8880)
g47689_I1_out=AND(n_876,n_4355)
g43308_I0_out=AND(n_7763,u4_u3_ep_match_r)
g42681_I0_out=AND(n_6701,n_6381)
g37672_I0_out=AND(n_12945,n_10570)
g47823_I1_out=AND(n_7980,n_3977)
g47825_I0_out=AND(n_993,n_4355)
g39618_I1_out=AND(g39618_I0_out,n_2539)
g47677_I0_out=AND(n_958,n_4355)
g44671_OUT1_Y_1=AND(g44671_X_S0_1,idin_343)
g47937_OUT2_Y_1=AND(n_3118,u1_u2_rd_buf_166)
g47526_I0_out=AND(n_3391,n_3392)
g42341_I0_out=AND(n_10003,idin_339)
g42992_OUT2_Y_1=AND(n_9912,n_8933)
g41386_I1_out=AND(g41386_I0_out,n_10611)
g38230_I0_out=AND(n_9662,n_8556)
n_2832=AND(\u0_u0_idle_cnt1_0_,\u0_u0_idle_cnt1_1_)
g42918_I0_out=AND(n_3211,n_4708)
g39055_I0_out=AND(n_10991,n_10421)
g45106_I0_out=AND(n_6182,n_5268)
g42828_I0_out=AND(n_6414,n_6775)
g41894_I1_out=AND(g41894_I0_out,n_5675)
g38661_I0_out=AND(n_12803,n_12694)
g48850_I0_out=AND(n_530,\u4_u1_dma_in_cnt_3_)
g47568_I0_out=AND(n_2717,n_705)
g41437_OUT2_Y_1=AND(wb_addr_i_17_,sram_data_i_30_)
g42360_I0_out=AND(n_9669,idin_332)
g42836_I0_out=AND(n_7344,n_6898)
g39061_OUT2_Y_1=AND(u1_u3_out_to_small_r,u1_sizu_c_396)
g42968_OUT1_Y_1=AND(g42968_X_S0_1,\u4_u3_dma_in_cnt_0_)
g43621_I0_out=AND(n_9050,n_1840)
g38215_OUT2_Y_1=AND(n_10206,n_7678)
g46365_I0_out=AND(n_4144,n_4128)
g39753_I1_out=AND(g39753_I0_out,n_5403)
g45448_OUT1_Y_1=AND(g45448_X_S0_1,n_2412)
g47727_I0_out=AND(n_7964,n_4462)
g46558_I1_out=AND(n_1575,n_5193)
g43005_OUT1_Y_1=AND(g43005_X_S0_1,n_6818)
g43138_I0_out=AND(n_7389,funct_adr_191)
g42997_OUT1_Y_1=AND(g42997_X_S0_1,n_6835)
g48832_I1_out=AND(n_653,\u4_u0_dma_in_cnt_3_)
g43639_OUT1_Y_1=AND(g43639_X_S0_1,n_8677)
g38004_I0_out=AND(n_10348,n_7598)
g44529_I0_out=AND(n_4235,\u4_u0_buf0_orig_22_)
g54824_I1_out=AND(g54824_I0_out,n_12865)
g43026_OUT2_Y_1=AND(n_10024,n_8907)
g42185_I0_out=AND(n_2879,n_5690)
g43596_I1_out=AND(n_9107,n_9017)
g39418_OUT2_Y_1=AND(n_11875,wb_data_i_31_)
g45302_I1_out=AND(g45302_I0_out,n_3308)
g44534_I0_out=AND(n_5247,n_3156)
g42965_I0_out=AND(n_7786,n_7525)
g47869_OUT1_Y_1=AND(g47869_X_S0_1,sram_data_i_16_)
g43057_OUT2_Y_1=AND(n_10024,n_8898)
n_2391=AND(\u1_hms_cnt_0_,\u1_hms_cnt_1_)
g47688_I0_out=AND(n_8558,n_4462)
g44595_I1_out=AND(g44595_I0_out,n_9494)
g43641_OUT2_Y_1=AND(n_8688,n_8670)
n_9784=AND(n_9783,n_9832)
g42829_I0_out=AND(n_7345,n_6777)
g40761_I0_out=AND(n_10039,n_10685)
g42191_I1_out=AND(n_13289,n_11070)
g47687_I1_out=AND(n_8044,n_3977)
g39093_I1_out=AND(g39093_I0_out,n_11947)
n_4780=AND(n_3816,n_3576)
g42377_I1_out=AND(n_9662,n_8041)
n_3259=AND(n_3303,frm_nat_363)
g39596_OUT1_Y_1=AND(g39596_X_S0_1,u1_u2_dtmp_r_84)
g43542_I1_out=AND(n_8993,n_1583)
g43030_OUT2_Y_1=AND(n_10366,n_5649)
n_7289=AND(n_5860,n_6569)
g48769_I1_out=AND(g48769_I0_out,n_3695)
g42283_I0_out=AND(n_9721,n_3339)
g40446_OUT1_Y_1=AND(g40446_X_S0_1,n_3453)
g47744_I0_out=AND(u4_u1_int_stat_956,n_4355)
g44621_OUT1_Y_1=AND(g44621_X_S0_1,idin_345)
g40444_OUT1_Y_1=AND(g40444_X_S0_1,n_3447)
n_4865=AND(n_4492,n_1676)
g40846_I0_out=AND(n_10953,wb_data_i_8_)
g47839_I1_out=AND(n_7196,n_3977)
g39405_OUT2_Y_1=AND(n_11877,wb_data_i_4_)
n_13937=AND(n_13936,n_13924)
g45203_I0_out=AND(n_4643,n_6239)
g44664_OUT1_Y_1=AND(g44664_X_S0_1,idin_338)
g43041_OUT2_Y_1=AND(n_8518,n_9541)
g47757_I0_out=AND(n_7626,n_4462)
g47765_I1_out=AND(n_7592,n_4445)
g38009_I0_out=AND(n_10369,n_7653)
g39426_OUT1_Y_1=AND(g39426_X_S0_1,mdout_232)
g48811_I1_out=AND(n_1011,u4_u3_int_stat_940)
g38271_I1_out=AND(g38271_I0_out,n_7735)
g48807_I0_out=AND(n_992,u4_u0_int_stat)
g48728_I0_out=AND(n_3740,n_2037)
g46335_I0_out=AND(n_4401,n_4399)
g43395_I0_out=AND(n_5703,n_2076)
g42315_I1_out=AND(n_8865,n_7177)
g47798_I1_out=AND(n_1049,n_4355)
g43610_I0_out=AND(n_9050,n_8984)
g47927_OUT2_Y_1=AND(n_3118,u1_u2_rd_buf_163)
g47842_I1_out=AND(n_7987,n_3977)
g41416_I1_out=AND(\u4_u3_buf0_orig_m3_2_,n_3576)
g47079_I1_out=AND(g47079_I0_out,n_4368)
g37500_OUT2_Y_1=AND(n_12847,n_12904)
g40878_I0_out=AND(n_10728,wb_data_i_19_)
n_14167=AND(n_14161,n_14336)
g42635_I0_out=AND(n_6403,n_6754)
g37999_I0_out=AND(n_9430,n_9086)
n_11273=AND(n_10765,u4_ep2_csr_1938)
g47809_I1_out=AND(u4_ep1_csr_1911,n_3975)
g45357_I0_out=AND(n_7685,u4_ep1_csr_1921)
g39594_OUT2_Y_1=AND(u1_u2_word_done,mdout_210)
n_5227=AND(n_4553,n_5226)
g40772_I0_out=AND(n_5008,n_4584)
g43181_I0_out=AND(n_5042,n_5336)
g43136_I1_out=AND(n_7390,wb_data_i_0_)
g39796_OUT1_Y_1=AND(g39796_X_S0_1,\u4_u0_dma_in_cnt_9_)
g47161_OUT2_Y_1=AND(u1_u3_buffer_done,n_1584)
g43612_I0_out=AND(n_9050,n_8980)
g45554_I0_out=AND(n_13927,buf_185)
n_11284=AND(n_10785,u4_ep1_csr_1907)
g47664_I0_out=AND(n_2104,n_2013)
g41459_OUT1_Y_1=AND(g41459_X_S0_1,\u4_u0_dma_out_cnt_11_)
g47940_OUT1_Y_1=AND(g47940_X_S0_1,sram_data_i_24_)
g44584_I0_out=AND(\u4_u1_dma_out_left_1_,u4_ep1_csr_1895)
g44680_OUT2_Y_1=AND(n_9542,n_7667)
g39771_I1_out=AND(g39771_I0_out,n_10242)
g45206_I0_out=AND(n_4648,n_6239)
g43608_I1_out=AND(n_9143,buf_180)
g43045_OUT2_Y_1=AND(n_8518,n_9536)
g39737_I1_out=AND(g39737_I0_out,n_9570)
g47590_I0_out=AND(n_1860,n_1859)
g44634_OUT2_Y_1=AND(n_9823,n_7617)
g47931_OUT2_Y_1=AND(n_3118,u1_u2_rd_buf_186)
g43588_I1_out=AND(n_7289,buf_156)
g41436_OUT1_Y_1=AND(g41436_X_S0_1,rf2wb_d_554)
g38767_I1_out=AND(n_8993,dma_out_buf_avail)
g45383_I0_out=AND(n_7685,n_6145)
g42947_I2_out=AND(g42947_I0_out,g42947_I1_out)
g42476_I0_out=AND(n_6013,n_6049)
g46392_I0_out=AND(n_3896,n_4822)
g44672_OUT2_Y_1=AND(n_9548,n_8035)
n_1639=AND(n_714,n_1428)
n_1851=AND(n_1850,frm_nat_384)
g48748_I1_out=AND(g48748_I0_out,n_3708)
g38007_OUT1_Y_1=AND(g38007_X_S0_1,idin_335)
n_3677=AND(n_3676,n_3675)
g47890_OUT2_Y_1=AND(n_2377,u1_u2_rd_buf_147)
g41427_OUT1_Y_1=AND(g41427_X_S0_1,rf2wb_d_542)
g42477_I0_out=AND(n_6046,n_6047)
g43051_OUT2_Y_1=AND(n_8518,n_8889)
g47871_OUT1_Y_1=AND(g47871_X_S0_1,sram_data_i_10_)
g44685_OUT2_Y_1=AND(n_9328,n_7993)
n_13513=AND(n_13924,buf_181)
n_13199=AND(n_9357,u0_u0_T2_gt_1_0_mS)
g39001_OUT1_Y_1=AND(g39001_X_S0_1,n_13945)
g47580_I0_out=AND(n_2261,n_2304)
g39391_OUT2_Y_1=AND(n_11882,wb_addr_i_14_)
n_11473=AND(n_11000,u4_ep0_csr_1876)
g47771_I0_out=AND(n_1052,n_4355)
g47123_I1_out=AND(g47123_I0_out,n_3140)
g42232_OUT1_Y_1=AND(g42232_X_S0_1,\u4_u3_dma_out_cnt_7_)
g47891_OUT2_Y_1=AND(n_2377,u1_u2_rd_buf_139)
g38838_I0_out=AND(n_12268,n_12476)
n_10771=AND(n_10146,u4_ep3_csr_1969)
g43567_I0_out=AND(n_9050,u4_ep3_csr_1959)
g39410_OUT1_Y_1=AND(g39410_X_S0_1,mdout)
n_7330=AND(n_3062,n_4027)
g47813_I0_out=AND(n_1003,n_4355)
g46348_I0_out=AND(n_4819,n_4388)
g40825_OUT2_Y_1=AND(wb_addr_i_17_,sram_data_i_7_)
g39608_OUT2_Y_1=AND(u1_u2_word_done,mdout_212)
g41407_OUT2_Y_1=AND(u4_u1_r5,n_9909)
g42235_OUT1_Y_1=AND(g42235_X_S0_1,n_5660)
g45408_I0_out=AND(n_7685,n_7607)
g43072_OUT2_Y_1=AND(n_7900,n_9298)
g46003_I0_out=AND(n_7535,n_569)
g37822_OUT1_Y_1=AND(g37822_X_S0_1,n_6793)
n_2329=AND(n_237,n_305)
g44575_I1_out=AND(g44575_I0_out,n_5538)
g44628_OUT1_Y_1=AND(g44628_X_S0_1,idin_328)
g40407_I0_out=AND(u1_u2_dtmp_r_73,n_11978)
g39602_OUT1_Y_1=AND(g39602_X_S0_1,u1_u2_dtmp_r_90)
g47941_OUT1_Y_1=AND(g47941_X_S0_1,sram_data_i_21_)
n_4174=AND(n_4530,n_9611)
g47737_I0_out=AND(u4_u0_int_stat_952,n_4355)
g47062_I1_out=AND(g47062_I0_out,n_3961)
g45911_I0_out=AND(n_5248,n_2565)
g45268_I0_out=AND(n_4216,n_3253)
g46521_I0_out=AND(n_4112,n_2858)
n_2078=AND(n_2108,n_1474)
n_12418=AND(n_12272,n_12509)
n_14081=AND(n_4867,u1_sizu_c_389)
g47125_OUT1_Y_1=AND(g47125_X_S0_1,n_2018)
g37455_I0_out=AND(n_13091,n_11731)
g42482_I0_out=AND(n_6030,n_6031)
g47865_OUT2_Y_1=AND(n_2377,u1_u2_rd_buf_128)
g39941_I1_out=AND(g39941_I0_out,n_10296)
g41399_OUT2_Y_1=AND(u4_u3_r5,n_9163)
g46285_I0_out=AND(n_4438,n_4367)
g42275_I0_out=AND(n_9721,\u1_u0_crc16_sum_3_)
g45365_I0_out=AND(n_7685,n_7684)
g43120_I1_out=AND(n_7053,wb_data_i_17_)
g54716_OUT2_Y_1=AND(n_14048,n_14010)
g39057_I0_out=AND(u1_frame_no_same,frm_nat_385)
g47726_I0_out=AND(n_7585,n_4462)
g47868_OUT2_Y_1=AND(n_2377,u1_u2_rd_buf_129)
g42266_I1_out=AND(n_9430,n_9082)
n_3635=AND(n_3634,n_504)
g38137_OUT2_Y_1=AND(n_13835,n_6425)
g45369_I0_out=AND(n_7685,n_6672)
g40838_I0_out=AND(n_10953,wb_data_i_24_)
g43627_OUT1_Y_1=AND(g43627_X_S0_1,wb_data_i_0_)
g42838_I0_out=AND(n_6901,n_6434)
g43082_OUT2_Y_1=AND(n_7900,n_8631)
g47142_I1_out=AND(frm_nat_370,n_3303)
n_2235=AND(n_789,wb_addr_i_4_)
g47697_I0_out=AND(n_7163,n_4462)
g38528_I1_out=AND(g38528_I0_out,n_12004)
g47860_OUT2_Y_1=AND(n_2377,u1_u2_rd_buf_153)
g47879_OUT1_Y_1=AND(g47879_X_S0_1,sram_data_i_13_)
g37618_OUT2_Y_1=AND(n_8518,n_9641)
g47149_I0_out=AND(n_3298,n_4690)
g44612_OUT1_Y_1=AND(g44612_X_S0_1,idin_337)
g46391_I0_out=AND(n_4305,n_4390)
g42367_I1_out=AND(n_9662,n_8603)
g37673_I0_out=AND(n_12945,n_10322)
n_6904=AND(n_14036,csr_102)
g46287_I0_out=AND(n_3882,n_4825)
g47553_I1_out=AND(g47553_I0_out,n_1677)
g45532_OUT1_Y_1=AND(g45532_X_S0_1,n_9027)
n_3633=AND(n_3632,n_562)
g46293_I0_out=AND(n_4464,n_3986)
g45233_I0_out=AND(n_4989,n_6239)
g41143_I1_out=AND(g41143_I0_out,n_10202)
g45411_I0_out=AND(n_7685,n_7202)
g41447_OUT2_Y_1=AND(u4_u1_r5,n_9911)
g37432_I1_out=AND(g37432_I0_out,n_12911)
g43044_OUT2_Y_1=AND(n_8518,n_9538)
g43568_I0_out=AND(n_11279,n_8894)
g43362_I0_out=AND(n_5736,n_684)
g47920_OUT2_Y_1=AND(n_3118,u1_u2_rd_buf_161)
g48834_I1_out=AND(buf_180,n_2002)
g37954_I0_out=AND(n_10953,wb_data_i_5_)
g47769_I1_out=AND(u4_ep1_csr_1894,n_3975)
g43085_OUT1_Y_1=AND(g43085_X_S0_1,\u4_u2_buf0_orig_26_)
g45419_I0_out=AND(n_7685,n_7186)
g42233_OUT2_Y_1=AND(n_10366,n_4741)
g45559_OUT2_Y_1=AND(n_8852,n_8817)
g43094_OUT2_Y_1=AND(n_9730,n_3711)
g38894_I0_out=AND(n_13837,n_12416)
g41397_I0_out=AND(n_4124,n_7070)
g38846_I0_out=AND(n_12401,n_10439)
g54061_I2_out=AND(g54061_I0_out,g54061_I1_out)
g42845_I0_out=AND(n_6365,n_6745)
g41405_OUT1_Y_1=AND(g41405_X_S0_1,n_2992)
g43090_OUT2_Y_1=AND(n_7900,n_9316)
g42578_I0_out=AND(n_6784,n_6331)
g38293_I0_out=AND(n_14131,\u1_u2_sizd_c_6_)
g38448_OUT2_Y_1=AND(u1_u3_out_to_small_r,u1_sizu_c_398)
g43573_I1_out=AND(n_9097,n_9063)
g42229_OUT2_Y_1=AND(n_9590,n_6111)
g40869_I0_out=AND(n_9977,wb_data_i_30_)
n_2333=AND(n_1559,\u4_u3_dma_out_cnt_10_)
g39685_I0_out=AND(n_8553,n_10310)
n_4915=AND(n_4530,\u1_u3_state_1_)
g47711_I1_out=AND(n_6661,n_3975)
g37496_I0_out=AND(n_12929,n_12827)
g42960_I1_out=AND(u4_utmi_vend_stat_r_3,n_6476)
g38170_I1_out=AND(g38170_I0_out,n_12895)
g39576_OUT1_Y_1=AND(g39576_X_S0_1,n_5605)
g48823_I0_out=AND(n_554,n_3494)
g38446_I0_out=AND(n_12555,n_8359)
g42271_I0_out=AND(n_9221,idin_328)
g37661_I0_out=AND(n_10953,wb_data_i_10_)
g41428_OUT2_Y_1=AND(wb_addr_i_17_,sram_data_i_18_)
n_10950=AND(n_10663,u4_ep2_csr_1938)
g39605_OUT1_Y_1=AND(g39605_X_S0_1,u1_u2_dtmp_r_65)
g39407_OUT1_Y_1=AND(g39407_X_S0_1,n_5537)
g38016_I0_out=AND(n_9662,n_7971)
g43028_OUT2_Y_1=AND(n_10366,n_4673)
g43604_I0_out=AND(n_9050,n_8998)
g40728_I0_out=AND(n_3513,n_3528)
g46454_I1_out=AND(g46454_I0_out,n_2804)
g45386_I0_out=AND(n_7685,n_6669)
g38857_I0_out=AND(u4_nse_err_r,n_119)
g38363_dup_I0_out=AND(n_5096,n_5095)
g45352_I1_out=AND(n_7234,n_3888)
n_3249=AND(n_3685,n_2180)
g39389_OUT2_Y_1=AND(n_11854,wb_data_i_15_)
n_11341=AND(n_10679,u4_ep1_csr_1907)
g39775_OUT1_Y_1=AND(g39775_X_S0_1,n_11909)
g45964_I0_out=AND(\u4_u1_dma_in_cnt_11_,n_1203)
g42538_I0_out=AND(n_6882,n_6323)
g42234_OUT1_Y_1=AND(g42234_X_S0_1,\u4_u0_dma_in_cnt_6_)
g54563_I0_out=AND(n_14132,n_5087)
g47146_I1_out=AND(frm_nat_374,n_3303)
g47695_I1_out=AND(n_7209,n_4442)
n_11130=AND(n_10880,u4_ep1_csr_1907)
g48779_I1_out=AND(n_1008,u4_u1_int_stat_956)
g46322_I0_out=AND(n_4260,n_4412)
g42678_I0_out=AND(n_6005,n_6068)
g43089_OUT2_Y_1=AND(n_7900,n_8633)
g43233_I0_out=AND(n_7303,n_7716)
g39610_OUT2_Y_1=AND(u1_u2_word_done,mdout_214)
g42941_I1_out=AND(g42941_I0_out,n_7503)
n_11607=AND(n_11237,u4_ep0_csr_1876)
n_3228=AND(n_4521,n_3867)
g42261_I0_out=AND(n_9221,idin_342)
g37753_I0_out=AND(n_9662,n_8006)
g48849_I0_out=AND(\u4_u3_dma_in_cnt_11_,n_802)
g44428_I0_out=AND(n_4483,n_5264)
g46297_I0_out=AND(n_4389,n_3984)
g44690_OUT1_Y_1=AND(g44690_X_S0_1,idin_347)
g44655_OUT1_Y_1=AND(g44655_X_S0_1,idin_323)
g47733_I0_out=AND(u4_u2_int_stat_948,n_4355)
n_10517=AND(n_9172,u1_adr_257)
g42677_I0_out=AND(n_5992,n_6069)
g42143_I0_out=AND(u4_rx_err_r,n_112)
g43580_I1_out=AND(n_8993,n_5822)
g38154_I0_out=AND(n_12929,n_103)
g47151_I1_out=AND(frm_nat_379,n_3303)
g40017_I1_out=AND(\u4_u2_buf0_orig_m3_7_,\u4_u2_dma_in_cnt_6_)
g43015_OUT2_Y_1=AND(n_8812,n_9810)
n_5407=AND(n_2975,n_5406)
g39602_OUT2_Y_1=AND(u1_u2_word_done,mdout_236)
g42363_I1_out=AND(n_8080,n_8601)
g43540_I1_out=AND(n_9107,csr_124)
g38365_OUT1_Y_1=AND(g38365_X_S0_1,n_12917)
g48750_I0_out=AND(\u4_u2_dma_in_cnt_4_,n_504)
g47680_I0_out=AND(u4_ep0_csr_1887,n_3975)
g39406_OUT1_Y_1=AND(g39406_X_S0_1,mdout_212)
g45052_I0_out=AND(n_4639,n_6239)
g42642_I0_out=AND(n_6741,n_6396)
g43034_OUT2_Y_1=AND(n_9590,n_4676)
g39781_OUT1_Y_1=AND(g39781_X_S0_1,n_11900)
g37782_I0_out=AND(n_9977,wb_data_i_6_)
g42320_I0_out=AND(n_10355,idin_340)
n_7128=AND(u4_u1_ep_match_r,buf0_rl)
g45452_OUT1_Y_1=AND(g45452_X_S0_1,u1_u0_token_crc_493)
g39786_I1_out=AND(\u4_u1_buf0_orig_m3_11_,\u4_u1_dma_in_cnt_10_)
g37751_I0_out=AND(n_10369,n_7251)
g43087_OUT2_Y_1=AND(n_7900,n_9550)
g41402_OUT2_Y_1=AND(u4_u0_r5,n_10303)
g43123_I0_out=AND(n_7052,n_247)
g39590_OUT1_Y_1=AND(g39590_X_S0_1,u1_u2_dtmp_r_79)
g39211_I1_out=AND(g39211_I0_out,n_11824)
g43022_OUT1_Y_1=AND(g43022_X_S0_1,n_4951)
g40439_OUT1_Y_1=AND(g40439_X_S0_1,n_3440)
g44636_OUT1_Y_1=AND(g44636_X_S0_1,idin_343)
g43070_OUT1_Y_1=AND(g43070_X_S0_1,\u4_u1_dma_out_cnt_5_)
n_3276=AND(frm_nat_364,n_3303)
g43636_OUT1_Y_1=AND(g43636_X_S0_1,n_8686)
g47567_I1_out=AND(g47567_I0_out,n_551)
g47758_I1_out=AND(n_7675,n_4445)
g40398_OUT2_Y_1=AND(u4_u3_r5,n_9226)
g40741_I0_out=AND(n_3537,n_3499)
g39380_OUT2_Y_1=AND(n_11864,wb_data_i_22_)
g43064_OUT2_Y_1=AND(n_7900,n_9292)
g41369_I1_out=AND(g41369_I0_out,n_9738)
g47559_I0_out=AND(n_2636,n_1318)
g43099_OUT1_Y_1=AND(g43099_X_S0_1,\u4_u2_dma_out_cnt_3_)
g42305_OUT1_Y_1=AND(g42305_X_S0_1,n_126)
g40868_I0_out=AND(n_9977,wb_data_i_2_)
g42293_OUT2_Y_1=AND(n_8635,n_60)
n_11617=AND(n_9736,n_8782)
g47127_I0_out=AND(n_3646,\LineState_r_1_)
g38298_OUT1_Y_1=AND(g38298_X_S0_1,n_4752)
g37756_OUT2_Y_1=AND(n_8518,n_9495)
g46536_I0_out=AND(n_3717,n_2171)
n_6219=AND(n_5531,n_5984)
g43049_OUT1_Y_1=AND(g43049_X_S0_1,n_6947)
g42179_I1_out=AND(g42179_I0_out,n_7455)
g43002_OUT2_Y_1=AND(n_8812,n_9820)
g47908_OUT2_Y_1=AND(n_3118,u1_u2_rd_buf_174)
g40028_OUT2_Y_1=AND(n_10366,n_7728)
g39627_I1_out=AND(n_7435,n_10661)
g43549_I0_out=AND(n_11279,n_9086)
g44693_OUT1_Y_1=AND(g44693_X_S0_1,idin_329)
g42301_OUT1_Y_1=AND(g42301_X_S0_1,n_60)
g42331_I1_out=AND(n_10348,n_7630)
n_1430=AND(n_1429,n_1428)
g40938_OUT1_Y_1=AND(g40938_X_S0_1,n_484)
g38008_OUT1_Y_1=AND(g38008_X_S0_1,idin_326)
g47743_I0_out=AND(u4_u0_int_stat_956,n_4355)
g43009_OUT1_Y_1=AND(g43009_X_S0_1,n_6810)
g42278_I1_out=AND(n_8635,\u1_u0_crc16_sum_14_)
g45429_I0_out=AND(n_7685,n_7159)
g46357_I0_out=AND(n_3904,n_4815)
g43115_I0_out=AND(n_7052,\u4_inta_msk_5_)
g44656_OUT1_Y_1=AND(g44656_X_S0_1,idin_328)
g43638_OUT2_Y_1=AND(n_8688,n_485)
g42994_OUT2_Y_1=AND(n_8812,n_9828)
g46327_I0_out=AND(n_4453,n_4431)
g43599_I0_out=AND(n_11279,n_9010)
g39417_OUT2_Y_1=AND(n_11877,wb_addr_i_2_)
g40438_OUT1_Y_1=AND(g40438_X_S0_1,n_5168)
g46442_I0_out=AND(n_4826,n_3953)
g41445_OUT1_Y_1=AND(g41445_X_S0_1,rf2wb_d_549)
g47136_I1_out=AND(frm_nat_359,n_3303)
g47734_I0_out=AND(n_8969,n_4462)
g39393_OUT1_Y_1=AND(g39393_X_S0_1,mdout_222)
g39609_OUT1_Y_1=AND(g39609_X_S0_1,u1_u2_dtmp_r_67)
g39780_OUT2_Y_1=AND(n_12074,sram_data_i_5_)
g37955_I0_out=AND(n_10953,wb_data_i_7_)
g39628_I1_out=AND(n_7456,n_10405)
g47681_I0_out=AND(n_8995,n_4462)
g40350_I0_out=AND(n_8551,n_9778)
g42305_OUT2_Y_1=AND(n_8635,n_100)
g48804_I1_out=AND(n_1226,\u4_int_srcb_7_)
n_7769=AND(n_5242,n_5635)
n_5082=AND(n_3664,n_4573)
g43585_I1_out=AND(n_9097,buf_154)
g54532_I0_out=AND(n_10267,n_3601)
g37827_OUT2_Y_1=AND(n_7900,n_9443)
g42355_I0_out=AND(n_10003,idin_328)
g44644_OUT1_Y_1=AND(g44644_X_S0_1,idin_341)
g42304_OUT1_Y_1=AND(g42304_X_S0_1,n_167)
g48714_I0_out=AND(n_2412,n_1122)
g40844_I0_out=AND(n_10953,wb_data_i_30_)
g41460_OUT2_Y_1=AND(n_10014,n_7057)
g37828_OUT1_Y_1=AND(g37828_X_S0_1,n_6871)
g45437_I1_out=AND(n_7249,n_7145)
g44694_OUT1_Y_1=AND(g44694_X_S0_1,idin_332)
g45450_OUT2_Y_1=AND(n_7577,n_8683)
g45360_I0_out=AND(n_7685,u4_ep1_csr_1895)
g43402_I0_out=AND(n_4727,n_2012)
g47934_OUT2_Y_1=AND(n_3118,u1_u2_rd_buf_165)
g47840_I0_out=AND(n_8986,n_4462)
g38905_I0_out=AND(n_12152,n_12535)
g39605_OUT2_Y_1=AND(u1_u2_word_done,mdout_211)
g42331_I0_out=AND(n_10355,idin_323)
g47818_I0_out=AND(n_7640,n_4462)
g42983_OUT1_Y_1=AND(g42983_X_S0_1,n_4953)
g45518_OUT1_Y_1=AND(g45518_X_S0_1,n_8859)
g45396_I1_out=AND(n_7679,n_7224)
g54531_I0_out=AND(n_13807,n_13808)
g37498_I1_out=AND(n_12930,u1_u1_crc_306)
g38154_I1_out=AND(n_12930,u1_u1_crc_295)
g47885_OUT1_Y_1=AND(g47885_X_S0_1,sram_data_i_6_)
n_6476=AND(n_4355,wb_addr_i_4_)
g43075_OUT2_Y_1=AND(n_7900,n_9299)
g42257_I0_out=AND(n_9221,idin_339)
g45889_I1_out=AND(g45889_I0_out,n_6517)
g43020_OUT2_Y_1=AND(n_9912,n_8909)
g47675_I0_out=AND(n_7619,n_4462)
g38026_OUT1_Y_1=AND(g38026_X_S0_1,n_6933)
g43571_I0_out=AND(n_11279,n_8938)
g45390_I1_out=AND(n_5440,n_7232)
g45244_I0_out=AND(\u4_int_srcb_1_,n_4690)
g43088_OUT1_Y_1=AND(g43088_X_S0_1,\u4_u2_buf0_orig_29_)
g46410_I0_out=AND(n_3881,n_4330)
g42324_I0_out=AND(n_10355,idin_344)
g48849_I1_out=AND(\u4_u3_dma_in_cnt_10_,n_798)
n_3662=AND(n_4532,n_3634)
g44656_OUT2_Y_1=AND(n_9823,n_7241)
g41339_I0_out=AND(n_9743,n_9177)
n_1616=AND(n_2007,n_1705)
n_1652=AND(n_838,n_1500)
g48782_I1_out=AND(n_882,u4_u3_int_stat_944)
g48784_I0_out=AND(\u4_int_srcb_3_,n_3293)
g46522_I1_out=AND(g46522_I0_out,n_2690)
g37749_I0_out=AND(n_10348,n_7252)
g38593_I1_out=AND(g38593_I0_out,n_6135)
g42228_OUT1_Y_1=AND(g42228_X_S0_1,\u4_u3_dma_in_cnt_6_)
g45354_I1_out=AND(n_7679,u4_ep0_csr_1887)
g43005_OUT2_Y_1=AND(n_8812,n_9817)
g42363_I0_out=AND(n_9669,idin_339)
g43552_I1_out=AND(n_7289,buf_179)
g47606_I0_out=AND(n_3068,n_5122)
g43633_OUT1_Y_1=AND(g43633_X_S0_1,rf2wb_d_539)
g38028_OUT1_Y_1=AND(g38028_X_S0_1,n_6602)
g38447_I0_out=AND(n_12586,n_8359)
g41137_I0_out=AND(n_5427,n_3481)
g44639_OUT2_Y_1=AND(n_10206,n_7187)
g39387_OUT2_Y_1=AND(n_11882,wb_data_i_17_)
g47935_OUT2_Y_1=AND(n_3567,n_1190)
g46354_I1_out=AND(g46354_I0_out,n_3648)
g39398_OUT2_Y_1=AND(n_11875,wb_data_i_9_)
g39743_I1_out=AND(g39743_I0_out,n_5544)
g42675_I0_out=AND(n_5993,n_6071)
g45436_I0_out=AND(n_7685,n_7582)
g44939_I0_out=AND(n_5178,n_3636)
g38474_I1_out=AND(g38474_I0_out,n_12996)
g43544_I1_out=AND(n_9097,csr_98)
g37818_OUT1_Y_1=AND(g37818_X_S0_1,n_6995)
n_4757=AND(\u4_u0_dma_in_cnt_4_,\u4_u0_dma_in_cnt_5_)
g47862_OUT2_Y_1=AND(n_2377,u1_u2_rd_buf_156)
g47751_I0_out=AND(n_8016,n_4462)
n_2546=AND(RxValid_pad_i,rst_i)
g40437_OUT2_Y_1=AND(u4_u0_r5,n_10141)
n_762=AND(frm_nat_358,frm_nat_359)
g44676_OUT2_Y_1=AND(n_9542,n_7663)
g47944_OUT2_Y_1=AND(n_3567,n_884)
g42365_I1_out=AND(n_9662,n_8568)
g43125_I0_out=AND(n_7052,n_1217)
g47589_I0_out=AND(n_2469,\u4_u2_dma_in_cnt_4_)
g42938_I1_out=AND(g42938_I0_out,n_4259)
g43420_I1_out=AND(g43420_I0_out,n_4574)
g40024_OUT1_Y_1=AND(g40024_X_S0_1,u1_u3_next_dpid_5)
g37494_I0_out=AND(n_12929,n_12830)
g47921_OUT1_Y_1=AND(g47921_X_S0_1,u1_u2_dtmp_r_67)
g40032_OUT2_Y_1=AND(n_9730,n_7724)
g37499_I1_out=AND(n_12930,u1_u1_crc_292)
g38367_OUT1_Y_1=AND(g38367_X_S0_1,n_12970)
g42833_I0_out=AND(n_7361,n_6598)
g39591_OUT1_Y_1=AND(g39591_X_S0_1,u1_u2_dtmp_r_80)
g43621_I1_out=AND(n_7289,n_2008)
g47672_I0_out=AND(n_8012,n_4462)
n_2903=AND(n_1669,\u0_u0_me_cnt_2_)
n_4891=AND(n_4114,n_4717)
g48879_I0_out=AND(u1_hms_clk,n_2019)
g47597_I1_out=AND(g47597_I0_out,n_3041)
n_1268=AND(n_2712,n_2503)
g42316_I1_out=AND(n_10348,n_7171)
g47724_I1_out=AND(n_7657,n_4442)
g46408_I0_out=AND(n_4795,n_4407)
n_11709=AND(n_11364,n_11401)
g42968_OUT2_Y_1=AND(n_9590,n_2417)
g46403_I0_out=AND(n_4296,n_4352)
n_13983=AND(n_14386,n_14381)
g40740_I0_out=AND(n_3641,n_3507)
g43388_I0_out=AND(n_5697,n_2612)
g42308_OUT1_Y_1=AND(g42308_X_S0_1,n_176)
g40797_I2_out=AND(g40797_I0_out,g40797_I1_out)
n_8538=AND(u4_u0_ep_match_r,uc_dpd_set)
g48742_I0_out=AND(u4_ep0_csr_1879,n_1122)
g40020_I0_out=AND(\u4_u1_buf0_orig_m3_6_,n_5657)
g43539_I0_out=AND(n_11279,u4_ep3_csr_1982)
g42186_I0_out=AND(n_1973,\u4_u0_dma_out_left_2_)
g47610_I1_out=AND(n_3069,n_1879)
g45362_I0_out=AND(n_7685,u4_ep1_csr_1901)
n_4963=AND(n_3684,n_4572)
n_14454=AND(n_4867,n_8086)
g38479_I1_out=AND(g38479_I0_out,n_12991)
g42263_I1_out=AND(n_9430,n_8982)
g38150_OUT1_Y_1=AND(g38150_X_S0_1,n_13057)
g43545_I0_out=AND(n_9050,n_2505)
g38576_I0_out=AND(n_2654,n_6134)
g48846_I0_out=AND(\u4_u0_dma_in_cnt_9_,n_753)
g45275_I0_out=AND(n_5898,frm_nat_384)
g45043_I1_out=AND(g45043_I0_out,n_2284)
g39200_I0_out=AND(n_11638,n_11637)
g39375_OUT1_Y_1=AND(g39375_X_S0_1,n_5378)
n_1340=AND(n_497,\u4_u1_dma_in_cnt_4_)
g43015_OUT1_Y_1=AND(g43015_X_S0_1,n_6789)
g43027_OUT2_Y_1=AND(n_10366,n_2830)
n_2205=AND(n_488,\u4_u1_dma_in_cnt_2_)
g44576_OUT1_Y_1=AND(g44576_X_S0_1,n_1817)
g38029_OUT1_Y_1=AND(g38029_X_S0_1,n_6656)
g43546_I1_out=AND(n_9107,csr_102)
g40842_I0_out=AND(n_10953,wb_data_i_29_)
g45402_I1_out=AND(n_7249,n_7620)
g42348_I0_out=AND(n_10003,idin_345)
g43608_I0_out=AND(n_9088,n_8988)
n_2614=AND(n_109,n_778)
n_2424=AND(n_2049,n_1602)
g42332_I0_out=AND(n_10355,idin_328)
g39791_OUT2_Y_1=AND(u1_u3_out_to_small_r,n_9040)
g42278_I0_out=AND(n_9721,\u1_u0_crc16_sum_6_)
g38285_I0_out=AND(n_14131,\u1_u2_sizd_c_9_)
g39013_OUT2_Y_1=AND(n_14400,n_3359)
g39414_OUT2_Y_1=AND(n_11882,wb_addr_i_5_)
g45554_I1_out=AND(n_5762,buf_154)
g42284_I0_out=AND(n_9721,n_3705)
g47799_I0_out=AND(n_8980,n_4462)
n_2717=AND(n_6145,\u4_u1_dma_out_cnt_5_)
g45839_I0_out=AND(n_5158,n_6213)
g38228_OUT1_Y_1=AND(g38228_X_S0_1,idin_325)
g45666_I0_out=AND(n_5428,n_6213)
g40875_I0_out=AND(n_10728,wb_data_i_16_)
g44648_OUT1_Y_1=AND(g44648_X_S0_1,idin_345)
g48821_I0_out=AND(n_846,u4_u1_int_stat_948)
g38300_OUT2_Y_1=AND(n_14132,n_4333)
g43632_OUT1_Y_1=AND(g43632_X_S0_1,wb_data_i_2_)
n_5208=AND(n_3635,n_4532)
g42627_I0_out=AND(n_6411,n_6770)
g37812_I0_out=AND(n_10348,n_7601)
g38275_OUT2_Y_1=AND(n_8077,n_9369)
n_11274=AND(n_10766,u4_ep2_csr_1938)
g42354_I1_out=AND(n_10369,n_7629)
g47891_OUT1_Y_1=AND(g47891_X_S0_1,sram_data_i_14_)
g42393_OUT2_Y_1=AND(u0_u0_me_ps_2_5_us,n_5105)
g42989_OUT2_Y_1=AND(n_9590,n_5651)
n_3592=AND(n_3591,n_3590)
g38607_I1_out=AND(g38607_I0_out,n_14107)
n_3808=AND(n_3074,n_6266)
g44533_I0_out=AND(n_5821,n_4472)
g48829_I0_out=AND(n_1323,\u4_u0_dma_in_cnt_6_)
g44580_I1_out=AND(\u4_u3_dma_out_left_0_,u4_ep3_csr_1956)
g47730_I0_out=AND(n_924,n_4355)
g42334_I1_out=AND(n_8635,\u1_u0_crc16_sum_0_)
g44545_I0_out=AND(n_5253,n_3160)
n_5836=AND(n_5530,n_5215)
g43579_I1_out=AND(n_8993,n_4748)
g46376_I0_out=AND(n_3893,n_4463)
g43368_I0_out=AND(n_4743,n_2622)
g38013_OUT1_Y_1=AND(g38013_X_S0_1,idin_335)
g39412_OUT1_Y_1=AND(g39412_X_S0_1,madr_201)
g42570_I0_out=AND(n_6084,n_6026)
g45424_I1_out=AND(n_7679,n_7171)
g42247_OUT1_Y_1=AND(g42247_X_S0_1,\u4_u2_dma_in_cnt_6_)
g47714_I1_out=AND(n_8582,n_4450)
g38812_I0_out=AND(n_4915,n_12474)
g44609_I1_out=AND(g44609_I0_out,n_8869)
g37664_OUT1_Y_1=AND(g37664_X_S0_1,u1_u3_buffer_full)
g40807_I0_out=AND(n_10481,wb_data_i_31_)
g43080_OUT1_Y_1=AND(g43080_X_S0_1,n_6620)
n_679=AND(\u1_u3_rx_ack_to_cnt_0_,\u1_u3_rx_ack_to_cnt_1_)
g45388_I0_out=AND(n_7685,n_7643)
g44661_OUT2_Y_1=AND(n_6544,n_8894)
g43287_I0_out=AND(n_7284,n_8703)
g41352_I0_out=AND(n_3208,n_5702)
g41363_I1_out=AND(g41363_I0_out,n_10613)
g45359_I0_out=AND(n_7685,u4_ep1_csr_1923)
g47551_I1_out=AND(g47551_I0_out,n_2711)
g39413_OUT2_Y_1=AND(n_11875,wb_addr_i_6_)
n_3815=AND(n_2928,\u4_u0_dma_in_cnt_2_)
g45418_I1_out=AND(n_7679,n_7191)
g39120_I2_out=AND(g39120_I0_out,g39120_I1_out)
g47779_I0_out=AND(n_7654,n_4462)
n_3856=AND(n_3094,n_1120)
g45439_I1_out=AND(n_7249,u4_ep0_csr_1871)
g38366_OUT1_Y_1=AND(g38366_X_S0_1,n_12979)
g48858_I0_out=AND(n_14407,n_8086)
g42316_I0_out=AND(n_10355,idin_337)
n_4072=AND(n_4071,n_4070)
g39761_I1_out=AND(g39761_I0_out,n_5437)
g39415_OUT2_Y_1=AND(n_11879,wb_addr_i_3_)
g45363_I0_out=AND(n_7685,n_7263)
g45796_I0_out=AND(n_3909,n_4894)
g43624_I1_out=AND(n_9143,n_3018)
g44948_I0_out=AND(n_5186,n_5944)
g47640_I0_out=AND(n_2099,n_2106)
g38272_I1_out=AND(g38272_I0_out,n_6861)
g43602_I1_out=AND(n_9097,n_8847)
g45902_I2_out=AND(g45902_I0_out,g45902_I1_out)
g40789_I1_out=AND(g40789_I0_out,n_10153)
g45781_I0_out=AND(n_5055,n_5847)
g47912_OUT1_Y_1=AND(g47912_X_S0_1,sram_data_i_22_)
g44654_OUT2_Y_1=AND(n_10206,n_7657)
g39044_I0_out=AND(n_11493,n_13832)
g46277_I0_out=AND(n_2709,n_3733)
g40404_I1_out=AND(g40404_I0_out,n_5551)
g40758_I4_out=AND(g40758_I1_out,g40758_I3_out)
g47697_I1_out=AND(n_7583,n_4445)
g47143_I1_out=AND(frm_nat_373,n_3303)
g38012_OUT2_Y_1=AND(n_9548,n_7989)
g47653_I0_out=AND(n_2273,\u4_u1_dma_in_cnt_2_)
g40392_I1_out=AND(g40392_I0_out,n_5540)
g39946_I0_out=AND(n_11615,n_11923)
g44619_OUT1_Y_1=AND(g44619_X_S0_1,idin_343)
g41411_OUT2_Y_1=AND(u4_u2_r5,n_9593)
n_13849=AND(n_14191,n_14295)
g40453_OUT2_Y_1=AND(n_10014,n_7911)
g47877_OUT1_Y_1=AND(g47877_X_S0_1,sram_data_i_30_)
g42543_I0_out=AND(n_6336,n_6709)
g48778_I1_out=AND(n_958,u4_u2_int_stat_940)
g48624_I0_out=AND(u4_u2_r2,n_397)
g48720_I0_out=AND(n_7578,u4_ep3_csr_1973)
g42328_I1_out=AND(n_8865,n_7244)
g47469_I0_out=AND(n_632,n_4955)
g47941_OUT2_Y_1=AND(n_3118,u1_u2_rd_buf_177)
n_2630=AND(n_2629,n_2628)
g42641_I0_out=AND(n_6397,n_6743)
n_11816=AND(n_6129,n_11821)
g47810_I0_out=AND(n_8978,n_4462)
g45400_I0_out=AND(n_7685,n_7218)
g43565_I0_out=AND(n_9088,n_8920)
g45803_I1_out=AND(g45803_I0_out,csr_123)
n_4965=AND(n_3661,n_4564)
g37994_OUT2_Y_1=AND(n_8925,n_9069)
g54445_OUT1_Y_1=AND(g54445_X_S0_1,n_13715)
g47885_OUT2_Y_1=AND(n_2377,u1_u2_rd_buf_131)
g40897_I0_out=AND(n_10481,wb_data_i_17_)
g43124_I0_out=AND(n_7052,n_1037)
g40016_I1_out=AND(n_10143,u1_data_pid_sel)
g45531_OUT2_Y_1=AND(n_8852,n_8830)
g41226_I0_out=AND(n_2360,n_899)
g39364_I1_out=AND(g39364_I0_out,n_10671)
g44643_OUT2_Y_1=AND(n_9823,n_7191)
g40417_I0_out=AND(u1_u2_dtmp_r_83,n_11381)
n_4043=AND(n_4042,\u4_u0_dma_in_cnt_0_)
g43606_I0_out=AND(n_9050,n_8992)
g45428_I0_out=AND(n_7685,n_7162)
n_3466=AND(n_2821,n_3465)
g47878_OUT2_Y_1=AND(n_2377,u1_u2_rd_buf_127)
g47704_I1_out=AND(n_7246,n_4450)
g37750_OUT1_Y_1=AND(g37750_X_S0_1,idin_334)
g43471_I1_out=AND(g43471_I0_out,n_4244)
g47832_I1_out=AND(n_7591,n_4442)
n_4141=AND(n_2931,n_3829)
g47887_OUT2_Y_1=AND(n_2377,u1_u2_rd_buf_149)
g46397_I0_out=AND(n_4287,n_4459)
g43578_I1_out=AND(n_7289,buf_146)
g46308_I0_out=AND(n_4132,n_4429)
g47696_I0_out=AND(n_1004,n_4355)
g45377_I0_out=AND(n_7685,n_7656)
g42988_OUT1_Y_1=AND(g42988_X_S0_1,\u4_u3_dma_out_cnt_3_)
g39611_OUT1_Y_1=AND(g39611_X_S0_1,u1_u2_dtmp_r_69)
g40467_I0_out=AND(n_5849,frm_nat_362)
g40016_I0_out=AND(n_10144,n_10269)
n_10592=AND(n_9896,u4_ep3_csr_1969)
g38155_I0_out=AND(n_12929,n_27)
g38138_OUT2_Y_1=AND(n_13835,n_6419)
n_4869=AND(n_2189,n_3914)
g44649_OUT2_Y_1=AND(n_9823,n_7247)
g39367_I1_out=AND(g39367_I0_out,n_10670)
n_2052=AND(n_2083,n_1690)
g45280_I0_out=AND(n_5200,n_7722)
g46345_I0_out=AND(n_4468,n_3970)
g47685_I1_out=AND(n_8885,n_4445)
g39394_OUT2_Y_1=AND(n_11879,wb_addr_i_12_)
g42342_I1_out=AND(n_9996,n_7162)
g37912_OUT1_Y_1=AND(g37912_X_S0_1,idin_333)
g54761_OUT1_Y_1=AND(g54761_X_S0_1,n_14059)
g41329_I0_out=AND(n_10689,u4_u2_ep_match_r)
g45448_OUT2_Y_1=AND(n_7577,n_8690)
g45363_I1_out=AND(n_7234,n_7264)
g55051_OUT2_Y_1=AND(n_14416,n_14366)
g40827_I0_out=AND(n_10953,wb_data_i_0_)
g40450_OUT1_Y_1=AND(g40450_X_S0_1,\u4_u0_dma_in_cnt_10_)
g48857_I1_out=AND(\u4_u2_dma_in_cnt_10_,n_586)
g38856_I0_out=AND(int_upid_set,u4_u3_ep_match_r)
g42349_I0_out=AND(n_10003,idin_346)
g41457_OUT1_Y_1=AND(g41457_X_S0_1,\u4_u3_dma_out_cnt_11_)
g39390_OUT2_Y_1=AND(n_11882,wb_addr_i_13_)
g40809_OUT1_Y_1=AND(g40809_X_S0_1,\u4_u3_dma_in_cnt_11_)
g45441_I1_out=AND(n_7234,n_6764)
g42903_I0_out=AND(n_9180,n_9132)
g45520_OUT2_Y_1=AND(n_8852,n_8855)
g40381_I0_out=AND(n_11381,u1_sizu_c_395)
g42943_I0_out=AND(n_5577,n_6565)
g78_I0_out=AND(n_13201,n_13202)
g46361_I0_out=AND(n_3892,n_4813)
n_1133=AND(n_746,n_447)
g40403_OUT2_Y_1=AND(u4_u0_r5,n_10361)
g42356_I0_out=AND(n_10003,idin_329)
g42993_OUT1_Y_1=AND(g42993_X_S0_1,\u4_u3_buf0_orig_19_)
g39587_OUT1_Y_1=AND(g39587_X_S0_1,u1_u2_dtmp_r_76)
g44662_OUT2_Y_1=AND(n_9829,n_7616)
n_3175=AND(n_2086,n_2056)
g38899_I1_out=AND(n_10607,n_8051)
g42645_I0_out=AND(n_7356,n_6737)
g44928_I0_out=AND(n_5176,n_5944)
g46535_I1_out=AND(g46535_I0_out,n_3146)
g40397_I0_out=AND(n_7790,n_7938)
g40401_I0_out=AND(n_11381,n_1781)
g43577_I0_out=AND(n_11279,n_8932)
g47709_I1_out=AND(n_7206,n_4445)
g40815_OUT1_Y_1=AND(g40815_X_S0_1,\u4_u2_dma_in_cnt_11_)
g37821_OUT1_Y_1=AND(g37821_X_S0_1,n_6839)
g37672_I1_out=AND(n_12947,n_13153)
g47841_I0_out=AND(n_7971,n_4462)
g45247_I0_out=AND(n_3749,n_3179)
g46351_I0_out=AND(n_4425,n_3962)
g47601_I0_out=AND(n_2553,n_4748)
g45928_I0_out=AND(n_4052,n_5571)
g44651_OUT2_Y_1=AND(n_9823,n_7664)
g37497_I1_out=AND(n_12930,n_106)
g39413_OUT1_Y_1=AND(g39413_X_S0_1,madr_199)
g48766_I0_out=AND(u4_ep1_csr_1913,n_2876)
n_4665=AND(n_2195,n_3855)
g48791_I1_out=AND(n_1229,u4_u2_int_stat_956)
g40420_I0_out=AND(u1_u2_dtmp_r_86,n_11978)
g46302_I0_out=AND(n_4800,n_4432)
g47688_I1_out=AND(n_8037,n_4450)
g47922_OUT1_Y_1=AND(g47922_X_S0_1,sram_data_i_19_)
g42296_OUT2_Y_1=AND(n_8635,n_167)
g46529_I0_out=AND(n_3697,n_2411)
n_2809=AND(n_1666,n_2823)
g47732_I0_out=AND(n_7962,n_4462)
g45251_I2_out=AND(g45251_I0_out,g45251_I1_out)
g47750_I1_out=AND(n_2229,n_3975)
g38893_I0_out=AND(n_12273,n_12416)
g41412_I0_out=AND(\u4_u2_buf0_orig_m3_3_,\u4_u2_dma_in_cnt_2_)
g42739_I0_out=AND(n_6296,n_6675)
g47131_I1_out=AND(frm_nat_372,n_3303)
g48853_I0_out=AND(n_6194,n_1879)
g37997_I0_out=AND(n_9430,n_9010)
g39597_OUT1_Y_1=AND(g39597_X_S0_1,u1_u2_dtmp_r_85)
g43531_I1_out=AND(n_9143,buf_183)
g48841_I1_out=AND(n_4748,n_3485)
n_11934=AND(n_1328,n_11743)
g38132_OUT2_Y_1=AND(n_12895,n_7755)
g44520_I0_out=AND(n_2860,\u1_u2_sizd_c_3_)
g38448_OUT1_Y_1=AND(g38448_X_S0_1,n_12378)
n_10874=AND(n_10305,u4_ep3_csr_1969)
n_11478=AND(n_11011,u4_ep0_csr_1876)
g48836_I1_out=AND(n_2285,n_680)
g38140_OUT2_Y_1=AND(n_13835,n_6405)
g45402_I0_out=AND(n_7685,n_7619)
g40910_I0_out=AND(n_10481,wb_data_i_2_)
n_3812=AND(n_3329,\u4_u2_dma_in_cnt_2_)
n_3917=AND(n_3916,n_3212)
g47733_I1_out=AND(u4_ep2_csr_1926,n_3975)
g39988_I0_out=AND(n_4879,n_8943)
g45967_I0_out=AND(buf_183,n_1919)
g47880_OUT1_Y_1=AND(g47880_X_S0_1,sram_data_i_15_)
g37670_I0_out=AND(n_12945,n_8666)
g38412_I0_out=AND(n_12635,n_12524)
g42354_I0_out=AND(n_10003,idin_323)
g45375_I0_out=AND(n_7685,n_7663)
g46520_I0_out=AND(n_4102,n_2857)
g38296_OUT1_Y_1=AND(g38296_X_S0_1,n_12985)
g40380_I0_out=AND(n_11381,u1_sizu_c_394)
g40804_I0_out=AND(n_10728,wb_data_i_28_)
g39585_OUT2_Y_1=AND(u1_u2_word_done,mdout_220)
g54529_I1_out=AND(g54529_I0_out,n_13812)
g47780_I1_out=AND(n_847,n_4355)
g47538_I0_out=AND(n_689,n_4610)
g42321_I1_out=AND(n_10348,n_7157)
g43550_I1_out=AND(n_9143,n_1417)
g47788_I1_out=AND(n_1008,n_4355)
g40363_I1_out=AND(g40363_I0_out,\u4_u3_buf0_orig_m3_8_)
g42181_I1_out=AND(g42181_I0_out,n_7083)
g46543_OUT2_Y_1=AND(n_6166,n_1292)
g45453_OUT1_Y_1=AND(g45453_X_S0_1,u1_u0_token_crc_494)
g47646_I0_out=AND(n_2263,n_2262)
g42249_OUT1_Y_1=AND(g42249_X_S0_1,\u4_u2_dma_out_cnt_4_)
g41896_I1_out=AND(g41896_I0_out,n_5671)
g42933_I1_out=AND(g42933_I0_out,n_3843)
g40786_I1_out=AND(g40786_I0_out,n_10441)
g43139_I1_out=AND(n_7390,wb_data_i_3_)
g42378_I1_out=AND(n_9662,n_8572)
g42978_OUT1_Y_1=AND(g42978_X_S0_1,n_5563)
g38536_I0_out=AND(n_5162,n_12702)
n_9439=AND(n_7343,n_13675)
g47817_I1_out=AND(n_7682,n_4450)
g46306_I0_out=AND(n_3874,n_4319)
n_13900=AND(n_14457,csr_98)
g42634_I0_out=AND(n_7359,n_6757)
g38273_I1_out=AND(g38273_I0_out,n_6856)
g47560_I1_out=AND(g47560_I0_out,n_604)
g40898_I0_out=AND(n_10481,wb_data_i_18_)
g41273_I1_out=AND(g41273_I0_out,n_7515)
n_1326=AND(n_2714,n_2628)
g44566_I1_out=AND(g44566_I0_out,n_5613)
g42979_OUT2_Y_1=AND(n_10024,n_9319)
g42259_I1_out=AND(n_9430,n_8986)
g41359_I2_out=AND(g41359_I0_out,g41359_I1_out)
g39422_OUT2_Y_1=AND(n_11875,wb_data_i_28_)
g39608_OUT1_Y_1=AND(g39608_X_S0_1,u1_u2_dtmp_r_66)
g39406_OUT2_Y_1=AND(n_11877,wb_data_i_3_)
g47859_I1_out=AND(n_8928,n_4450)
g45397_I0_out=AND(n_7685,n_1523)
g42946_I0_out=AND(n_6470,n_4521)
g39750_I1_out=AND(g39750_I0_out,n_5438)
g40018_I0_out=AND(\u4_u3_buf0_orig_m3_6_,n_5736)
g38469_I1_out=AND(g38469_I0_out,n_13001)
g46350_I0_out=AND(n_4386,n_3965)
g40296_I1_out=AND(g40296_I0_out,n_10478)
g37754_OUT2_Y_1=AND(n_9912,n_8886)
g43141_I1_out=AND(n_7390,wb_data_i_5_)
g47125_OUT2_Y_1=AND(n_3454,n_3649)
g42232_OUT2_Y_1=AND(n_9590,n_6110)
g45407_I1_out=AND(n_7249,n_7611)
g38475_I1_out=AND(g38475_I0_out,n_12995)
g42483_I0_out=AND(n_6041,n_5968)
g42300_OUT1_Y_1=AND(g42300_X_S0_1,n_168)
g43598_I1_out=AND(n_9097,n_8858)
g45373_I1_out=AND(n_7679,n_7671)
g47859_I0_out=AND(n_8984,n_4462)
g37671_I0_out=AND(n_12945,n_10323)
g43002_OUT1_Y_1=AND(g43002_X_S0_1,n_1491)
g47858_I0_out=AND(u4_u1_int_stat,n_4355)
g47090_I1_out=AND(g47090_I0_out,n_4320)
g37425_I1_out=AND(g37425_I0_out,n_12910)
n_2716=AND(n_6156,\u4_u3_dma_out_cnt_5_)
g37674_I1_out=AND(n_12947,n_13631)
g42744_I0_out=AND(n_6671,n_6325)
n_7848=AND(n_7077,n_5061)
g37913_I0_out=AND(n_10369,n_7259)
g43033_OUT2_Y_1=AND(n_8518,n_8893)
g47595_I0_out=AND(n_3152,\u4_u3_dma_in_cnt_6_)
g41401_OUT1_Y_1=AND(g41401_X_S0_1,n_4558)
g44539_I0_out=AND(n_5575,n_3137)
g43027_OUT1_Y_1=AND(g43027_X_S0_1,\u4_u0_dma_out_cnt_1_)
g41377_I1_out=AND(g41377_I0_out,n_10905)
g42178_I1_out=AND(g42178_I0_out,n_7476)
g42629_I0_out=AND(n_6408,n_6767)
g40007_I1_out=AND(g40007_I0_out,n_4756)
g40851_OUT1_Y_1=AND(g40851_X_S0_1,n_4470)
g47798_I0_out=AND(n_3975,u4_ep3_csr_1983)
g39627_I0_out=AND(n_8651,n_10661)
g39396_OUT2_Y_1=AND(n_11882,wb_data_i_11_)
g46434_I0_out=AND(n_2705,n_3729)
g48808_I1_out=AND(n_1221,u4_u0_int_stat_944)
g42478_I0_out=AND(n_6045,n_6009)
g46305_I0_out=AND(n_2630,n_4131)
n_4527=AND(n_3056,n_1560)
g46606_I0_out=AND(n_2276,n_532)
g44612_OUT2_Y_1=AND(n_6544,n_8936)
g39420_OUT2_Y_1=AND(n_11872,wb_data_i_29_)
n_10861=AND(n_10236,u4_ep3_csr_1969)
g37668_OUT2_Y_1=AND(n_8518,n_9592)
g46309_I1_out=AND(g46309_I0_out,n_2806)
g47144_I1_out=AND(frm_nat_380,n_3303)
g44646_OUT1_Y_1=AND(g44646_X_S0_1,idin_343)
g42741_I0_out=AND(n_6674,n_6295)
g42392_OUT2_Y_1=AND(u0_u0_me_ps_2_5_us,n_3823)
g45356_I0_out=AND(n_7685,u4_ep1_csr_1920)
g40402_I0_out=AND(n_11381,n_1780)
g46406_I0_out=AND(n_4346,n_3460)
g37663_I0_out=AND(n_10481,wb_data_i_10_)
g45399_I0_out=AND(n_7685,n_7626)
g40418_I0_out=AND(u1_u2_dtmp_r_84,n_11978)
g43077_OUT1_Y_1=AND(g43077_X_S0_1,\u4_u2_buf0_orig_19_)
g47901_I1_out=AND(g47901_I0_out,n_2168)
g47834_I1_out=AND(n_8625,n_3977)
g38284_I0_out=AND(n_14131,\u1_u2_sizd_c_8_)
g43627_OUT2_Y_1=AND(n_6455,n_33)
n_1640=AND(n_630,n_221)
n_10726=AND(n_10395,n_10725)
g47692_I1_out=AND(n_8923,n_4450)
g44588_I1_out=AND(g44588_I0_out,n_8544)
g42987_OUT2_Y_1=AND(n_9590,n_2465)
g38299_OUT2_Y_1=AND(n_14131,\u1_u2_sizd_c_12_)
g40373_I0_out=AND(n_4873,n_8862)
g42231_OUT2_Y_1=AND(n_9590,n_6112)
g47872_OUT1_Y_1=AND(g47872_X_S0_1,sram_data_i_21_)
g42236_OUT1_Y_1=AND(g42236_X_S0_1,\u4_u0_dma_out_cnt_4_)
g46493_I1_out=AND(g46493_I0_out,n_3656)
n_12721=AND(\u1_u3_adr_r_14_,\u1_u3_adr_r_15_)
g42314_I0_out=AND(n_10355,idin_332)
g43016_OUT2_Y_1=AND(n_8812,n_9809)
g38206_I0_out=AND(n_11831,n_13030)
g42529_I0_out=AND(n_6344,n_6660)
g44711_OUT1_Y_1=AND(g44711_X_S0_1,n_1665)
g37750_OUT2_Y_1=AND(n_9542,n_7603)
g45454_OUT2_Y_1=AND(n_7577,n_8671)
g42773_I0_out=AND(n_6062,n_5978)
g47748_I0_out=AND(n_8992,n_4462)
g47654_I0_out=AND(\u4_u1_dma_in_cnt_10_,n_546)
g42177_I0_out=AND(n_11517,n_11073)
g41406_OUT2_Y_1=AND(u4_u1_r5,n_9910)
g45318_I1_out=AND(g45318_I0_out,n_4569)
g38210_OUT2_Y_1=AND(n_8925,n_9019)
g43026_OUT1_Y_1=AND(g43026_X_S0_1,n_7001)
g45368_I0_out=AND(n_7685,n_7674)
g44570_I0_out=AND(n_6576,n_1872)
g39418_OUT1_Y_1=AND(g39418_X_S0_1,mdout_240)
g47917_OUT2_Y_1=AND(n_3118,u1_u2_rd_buf_169)
g45939_I0_out=AND(n_4013,n_4271)
g41422_OUT2_Y_1=AND(u1_data_pid_sel_189,n_5215)
g39776_OUT1_Y_1=AND(g39776_X_S0_1,n_11908)
g40877_I0_out=AND(n_10728,wb_data_i_18_)
g38863_I0_out=AND(n_12474,\u1_u3_state_2_)
g45408_I1_out=AND(n_7249,n_7608)
g46301_I1_out=AND(g46301_I0_out,n_2803)
g41892_I1_out=AND(g41892_I0_out,n_6510)
g43394_I0_out=AND(\u4_u0_buf0_orig_m3_5_,\u4_u0_dma_in_cnt_4_)
g42196_I1_out=AND(n_9721,n_6)
g44684_OUT2_Y_1=AND(n_8925,n_8887)
n_11362=AND(n_11109,u4_ep1_csr_1907)
g44582_I1_out=AND(\u4_u0_dma_out_left_0_,u4_ep0_csr_1863)
n_5559=AND(n_2985,n_1017)
n_9378=AND(n_10268,\u1_u3_new_sizeb_5_)
g43552_I0_out=AND(n_9050,n_8883)
g39610_OUT1_Y_1=AND(g39610_X_S0_1,u1_u2_dtmp_r_68)
g42951_I2_out=AND(g42951_I0_out,g42951_I1_out)
g44537_I0_out=AND(n_4717,n_3814)
g46082_I1_out=AND(g46082_I0_out,n_5339)
g39121_I0_out=AND(\u1_u3_new_size_4_,n_2553)
g43545_I1_out=AND(n_9143,n_2495)
g47772_I1_out=AND(n_8915,n_3977)
g47932_OUT2_Y_1=AND(n_3118,u1_u2_rd_buf_162)
g39778_OUT1_Y_1=AND(g39778_X_S0_1,n_11905)
g46607_I0_out=AND(n_2003,n_3145)
g44578_I0_out=AND(\u0_u0_me_cnt_2_,n_5690)
g44544_I0_out=AND(n_3827,n_5565)
g38959_I0_out=AND(n_11152,n_10250)
n_1157=AND(n_2723,n_2661)
n_9088=AND(n_5830,n_6569)
g38971_I0_out=AND(n_12046,n_12023)
g40870_I0_out=AND(n_9977,wb_data_i_3_)
g42361_I1_out=AND(n_9662,n_8004)
g41379_I1_out=AND(g41379_I0_out,n_10904)
g44676_OUT1_Y_1=AND(g44676_X_S0_1,idin_347)
g44653_OUT1_Y_1=AND(g44653_X_S0_1,idin_322)
g41373_I1_out=AND(n_10579,n_1143)
g44632_OUT1_Y_1=AND(g44632_X_S0_1,idin_332)
g38220_OUT2_Y_1=AND(n_9829,n_7637)
g47799_I1_out=AND(n_8918,n_4442)
g42094_I0_out=AND(n_5391,n_2041)
g43073_OUT2_Y_1=AND(n_7900,n_9291)
g43077_OUT2_Y_1=AND(n_7900,n_9294)
g45891_I2_out=AND(g45891_I0_out,g45891_I1_out)
g42142_I0_out=AND(u4_pid_cs_err_r,n_56)
g40019_I1_out=AND(\u4_u0_buf0_orig_m3_7_,\u4_u0_dma_in_cnt_6_)
g45373_I0_out=AND(n_7685,n_7670)
g48809_I0_out=AND(\u4_int_srcb_6_,n_1217)
g38003_I0_out=AND(n_10348,n_7654)
g37953_I0_out=AND(n_10953,wb_data_i_4_)
g40721_I0_out=AND(n_3519,n_3530)
g45526_OUT1_Y_1=AND(g45526_X_S0_1,n_9040)
g38228_OUT2_Y_1=AND(n_9548,n_7960)
g42740_I0_out=AND(n_7316,n_6858)
g42168_I0_out=AND(n_11043,n_11261)
g47705_I1_out=AND(n_7667,n_4442)
g47814_I1_out=AND(u4_ep0_csr_1880,n_3975)
n_4585=AND(n_4584,n_5904)
g40032_OUT1_Y_1=AND(g40032_X_S0_1,\u4_u2_dma_out_cnt_8_)
g42271_I1_out=AND(n_9430,n_9194)
g42633_I0_out=AND(n_6404,n_6759)
g44637_OUT1_Y_1=AND(g44637_X_S0_1,idin_336)
g47803_I1_out=AND(n_7212,n_4442)
n_6431=AND(n_5624,n_6430)
g47943_OUT2_Y_1=AND(n_3567,n_916)
g39395_OUT2_Y_1=AND(n_11879,wb_data_i_12_)
g44281_I0_out=AND(n_4627,n_5675)
g41443_OUT2_Y_1=AND(u4_u0_r5,n_10304)
g37662_I0_out=AND(n_10728,wb_data_i_10_)
g47817_I0_out=AND(n_7641,n_4462)
g39579_OUT1_Y_1=AND(g39579_X_S0_1,n_5603)
g42308_OUT2_Y_1=AND(n_8635,n_114)
g42986_OUT1_Y_1=AND(g42986_X_S0_1,\u4_u3_dma_out_cnt_0_)
g47751_I1_out=AND(n_8035,n_4450)
g46296_I0_out=AND(n_4443,n_3943)
g38456_I1_out=AND(g38456_I0_out,n_12804)
g43426_I0_out=AND(n_10032,n_5225)
g44868_I1_out=AND(g44868_I0_out,n_4974)
g43112_I0_out=AND(n_7052,\u4_inta_msk_2_)
g46543_OUT1_Y_1=AND(g46543_X_S0_1,n_6187)
g44650_OUT2_Y_1=AND(n_9328,n_8589)
g43620_I0_out=AND(n_11279,n_8963)
g40447_OUT2_Y_1=AND(n_11381,u1_u2_dtmp_r_70)
g38135_OUT1_Y_1=AND(g38135_X_S0_1,n_12202)
g43118_I1_out=AND(n_7053,wb_data_i_8_)
g41447_OUT1_Y_1=AND(g41447_X_S0_1,n_1734)
g38001_OUT1_Y_1=AND(g38001_X_S0_1,idin_335)
n_723=AND(n_529,madr_196)
n_3179=AND(n_2007,n_1803)
g39046_I1_out=AND(g39046_I0_out,phy_rst_pad_o)
g47674_I1_out=AND(n_8910,n_3977)
g42321_I0_out=AND(n_10355,idin_341)
g43071_OUT2_Y_1=AND(n_9912,n_8916)
g42524_I0_out=AND(n_6312,n_6716)
g44914_I1_out=AND(g44914_I0_out,n_2295)
g37433_I1_out=AND(g37433_I0_out,n_12905)
g48856_I1_out=AND(n_496,n_3576)
n_11227=AND(n_10682,u4_ep2_csr_1938)
g39201_I0_out=AND(n_11636,n_11635)
g47853_I1_out=AND(n_7247,n_4450)
g41479_OUT2_Y_1=AND(u0_u0_me_ps_2_5_us,n_5116)
g42332_I1_out=AND(n_8865,n_7148)
n_7847=AND(n_7069,n_5307)
g48783_I1_out=AND(n_1232,u4_u3_int_stat_948)
g38150_OUT2_Y_1=AND(u1_u3_out_to_small_r,n_9142)
g45369_I1_out=AND(n_7679,u4_ep0_csr_1886)
g43562_I1_out=AND(n_9107,n_8842)
g38011_I0_out=AND(n_10369,n_7215)
g42296_OUT1_Y_1=AND(g42296_X_S0_1,n_8671)
n_10594=AND(n_9917,u4_ep3_csr_1969)
g46463_I0_out=AND(n_3883,n_4883)
g38216_OUT2_Y_1=AND(n_9823,n_7675)
g44649_OUT1_Y_1=AND(g44649_X_S0_1,idin_346)
g38295_OUT2_Y_1=AND(u1_u3_out_to_small_r,n_9023)
g45883_I0_out=AND(n_4848,n_6213)
g42999_OUT1_Y_1=AND(g42999_X_S0_1,\u4_u0_buf0_orig_19_)
g41893_I1_out=AND(g41893_I0_out,n_5687)
g41342_I0_out=AND(n_10689,u4_u0_ep_match_r)
g38217_I0_out=AND(n_8865,n_7174)
g46430_I0_out=AND(n_4138,n_4133)
g42327_I1_out=AND(n_10348,n_7200)
g43289_I0_out=AND(n_7932,n_8535)
g40798_OUT2_Y_1=AND(u4_u2_r5,n_9729)
n_5699=AND(n_3204,n_3695)
g47633_I0_out=AND(n_2271,n_2270)
g42288_I1_out=AND(n_8635,\u1_u0_crc16_sum_9_)
g47837_I0_out=AND(n_8572,n_4462)
n_11287=AND(n_10787,u4_ep1_csr_1907)
g47910_OUT2_Y_1=AND(n_3567,n_910)
g39628_I0_out=AND(n_8645,n_10405)
g37828_OUT2_Y_1=AND(n_7900,n_9441)
g44644_OUT2_Y_1=AND(n_9823,n_7210)
g47887_OUT1_Y_1=AND(g47887_X_S0_1,sram_data_i_24_)
g42322_I1_out=AND(n_10348,n_7224)
g43083_OUT2_Y_1=AND(n_7900,n_9308)
n_11938=AND(n_1663,n_11736)
g47141_I0_out=AND(n_6475,\u4_int_srcb_3_)
n_14429=AND(n_12532,n_12381)
g40806_I0_out=AND(n_10481,wb_data_i_28_)
g48782_I0_out=AND(n_881,u4_u3_int_stat_948)
g47920_OUT1_Y_1=AND(g47920_X_S0_1,sram_data_i_5_)
g43020_OUT1_Y_1=AND(g43020_X_S0_1,n_7010)
g47122_I1_out=AND(n_3652,funct_adr_195)
g39003_OUT1_Y_1=AND(g39003_X_S0_1,n_13884)
g42979_OUT1_Y_1=AND(g42979_X_S0_1,n_7012)
g41358_I0_out=AND(n_6266,n_6265)
g40848_OUT1_Y_1=AND(g40848_X_S0_1,n_4328)
g48824_I1_out=AND(buf_149,n_2002)
g45396_I0_out=AND(n_7685,n_7222)
g47888_OUT1_Y_1=AND(g47888_X_S0_1,sram_data_i_26_)
g37827_OUT1_Y_1=AND(g37827_X_S0_1,n_6632)
g48821_I1_out=AND(n_847,u4_u1_int_stat_944)
g47854_I1_out=AND(n_8605,n_4450)
n_2326=AND(n_1244,\u4_u0_dma_out_cnt_10_)
g43571_I1_out=AND(n_9097,n_9067)
g43058_OUT2_Y_1=AND(n_9912,n_8921)
g54761_OUT2_Y_1=AND(n_14061,n_14060)
g37914_OUT2_Y_1=AND(n_9328,n_7987)
g48711_I0_out=AND(u4_ep2_csr_1942,n_7578)
g43111_I1_out=AND(n_7053,wb_data_i_1_)
g47800_I0_out=AND(n_7199,n_4462)
g46059_I1_out=AND(g46059_I0_out,n_3131)
g43007_OUT2_Y_1=AND(n_8812,n_9814)
g43630_I0_out=AND(n_5905,n_4255)
g48784_I1_out=AND(\u4_int_srcb_2_,n_3302)
g41347_I0_out=AND(n_10689,u4_u1_ep_match_r)
g46548_I0_out=AND(n_3569,n_2769)
g42983_OUT2_Y_1=AND(n_9590,n_3713)
g42464_I1_out=AND(g42464_I0_out,n_6465)
g40730_I0_out=AND(n_3510,n_3523)
g45436_I1_out=AND(n_7679,n_7583)
g43059_OUT2_Y_1=AND(n_10024,n_8929)
n_2664=AND(n_1561,n_6020)
g48730_I0_out=AND(n_1143,n_3678)
g40391_I1_out=AND(g40391_I0_out,n_10442)
g38229_OUT2_Y_1=AND(n_9328,n_7997)
g45534_OUT1_Y_1=AND(g45534_X_S0_1,n_9020)
g54060_I1_out=AND(buf_155,n_13926)
g42837_I0_out=AND(n_6917,n_6899)
g47136_I0_out=AND(n_3298,\u4_inta_msk_5_)
g45416_I1_out=AND(n_7679,n_7604)
g47750_I0_out=AND(u4_u0_int_stat_960,n_4355)
g42216_I0_out=AND(n_10369,n_7585)
g38471_I1_out=AND(g38471_I0_out,n_12999)
g47793_I1_out=AND(n_7603,n_4445)
g45521_OUT1_Y_1=AND(g45521_X_S0_1,n_9067)
g46642_I0_out=AND(n_5849,frm_nat_355)
g38140_OUT1_Y_1=AND(g38140_X_S0_1,n_12360)
g47926_OUT1_Y_1=AND(g47926_X_S0_1,sram_data_i_20_)
g45965_I0_out=AND(n_5822,n_3485)
g46605_I0_out=AND(n_2940,n_3148)
g43539_I1_out=AND(n_9143,csr_123)
g39217_OUT2_Y_1=AND(u1_u3_out_to_small_r,n_1780)
g44567_I1_out=AND(g44567_I0_out,n_5615)
g47871_OUT2_Y_1=AND(n_2377,u1_u2_rd_buf_135)
g37951_I0_out=AND(n_9977,wb_data_i_5_)
g54826_I0_out=AND(n_5096,n_5095)
n_3329=AND(\u4_u2_dma_in_cnt_0_,n_4955)
g43617_I0_out=AND(n_11279,n_8969)
g41411_OUT1_Y_1=AND(g41411_X_S0_1,n_4568)
g47660_I0_out=AND(n_2294,n_2313)
g45422_I0_out=AND(n_7685,n_7176)
g47785_I0_out=AND(n_7598,n_4462)
g44666_OUT2_Y_1=AND(n_9542,n_7582)
g44663_OUT2_Y_1=AND(n_9829,n_7186)
g45362_I1_out=AND(n_7679,u4_ep0_csr_1870)
g47132_I1_out=AND(n_373,n_4482)
n_11476=AND(n_10940,u4_ep1_csr_1907)
n_11133=AND(n_10919,u4_ep2_csr_1938)
g40830_I0_out=AND(n_10953,wb_data_i_17_)
g43587_I0_out=AND(n_11279,n_8910)
g47732_I1_out=AND(n_7999,n_4450)
g45214_I1_out=AND(g45214_I0_out,n_4685)
g42391_I1_out=AND(n_4272,u1_hms_clk)
g42265_I0_out=AND(n_9221,idin_346)
g43508_I0_out=AND(u4_u2_ep_match_r,buf1_set)
g39598_OUT1_Y_1=AND(g39598_X_S0_1,u1_u2_dtmp_r_86)
g47847_I0_out=AND(n_992,n_4355)
n_1669=AND(\u0_u0_me_cnt_0_,\u0_u0_me_cnt_1_)
g43642_OUT2_Y_1=AND(u1_idma_done,\u1_u3_state_3_)
g37998_I0_out=AND(n_9430,n_9035)
g47557_I0_out=AND(n_2721,n_1500)
g41948_I0_out=AND(n_9246,u4_u3_ep_match_r)
g40850_OUT2_Y_1=AND(u4_u1_r5,n_10011)
g40783_I0_out=AND(n_6486,\u4_u0_dma_in_cnt_2_)
g40938_OUT2_Y_1=AND(u0_u0_me_ps_2_5_us,n_4828)
g55087_OUT1_Y_1=AND(g55087_X_S0_1,n_14412)
g38025_OUT2_Y_1=AND(n_8518,n_9186)
g43069_OUT2_Y_1=AND(n_10014,n_5020)
g42358_I1_out=AND(n_9662,n_8558)
g45698_I0_out=AND(n_528,n_182)
g39599_OUT1_Y_1=AND(g39599_X_S0_1,u1_u2_dtmp_r_87)
g42338_I1_out=AND(n_10369,n_7176)
g38149_OUT1_Y_1=AND(g38149_X_S0_1,n_13058)
g37755_OUT1_Y_1=AND(g37755_X_S0_1,n_6843)
n_11360=AND(n_11082,u4_ep0_csr_1876)
g46316_I0_out=AND(n_2599,n_4892)
n_11427=AND(n_10941,u4_ep1_csr_1907)
g45319_I0_out=AND(n_2167,n_2416)
g44642_OUT1_Y_1=AND(g44642_X_S0_1,idin_321)
g47612_I0_out=AND(n_1973,\u4_u0_dma_in_cnt_2_)
g40370_I1_out=AND(g40370_I0_out,\u4_u1_buf0_orig_m3_8_)
g48696_I0_out=AND(u4_u1_r2,n_342)
g47698_I1_out=AND(u4_ep2_csr_1940,n_3975)
g38133_I1_out=AND(g38133_I0_out,n_8721)
g45421_I1_out=AND(n_7679,n_7598)
g47771_I1_out=AND(u4_ep2_csr_1943,n_3975)
g40862_I0_out=AND(n_9977,wb_data_i_23_)
g38144_I0_out=AND(n_6037,n_13835)
g44631_OUT2_Y_1=AND(n_8925,n_8900)
g47757_I1_out=AND(n_7674,n_4445)
g44633_OUT1_Y_1=AND(g44633_X_S0_1,idin_346)
g41409_OUT1_Y_1=AND(g41409_X_S0_1,n_3721)
g44654_OUT1_Y_1=AND(g44654_X_S0_1,idin_350)
g47761_I1_out=AND(n_7241,n_4442)
g44546_I0_out=AND(n_3357,\u4_u2_dma_out_cnt_3_)
g40854_I0_out=AND(n_9977,wb_data_i_16_)
g47805_I1_out=AND(n_7210,n_4442)
n_9448=AND(n_1758,n_9447)
g38129_I0_out=AND(n_7368,n_1957)
g41367_I1_out=AND(g41367_I0_out,n_9740)
g43006_OUT1_Y_1=AND(g43006_X_S0_1,n_2677)
g47777_I1_out=AND(n_8932,n_3977)
g46315_I0_out=AND(n_4446,n_4365)
g47844_I1_out=AND(n_7190,n_4442)
g39401_OUT2_Y_1=AND(n_11866,wb_data_i_7_)
g37498_I0_out=AND(n_12929,n_12820)
g44626_OUT1_Y_1=AND(g44626_X_S0_1,idin_350)
g45417_I1_out=AND(n_7679,n_7601)
g44653_OUT2_Y_1=AND(n_10206,n_7197)
g39764_I1_out=AND(g39764_I0_out,n_5400)
g42285_I1_out=AND(n_8635,\u1_u0_crc16_sum_6_)
g48550_I0_out=AND(u4_u0_r2,n_353)
g46936_I0_out=AND(n_3093,n_3095)
g43586_I1_out=AND(n_9107,buf_155)
g39763_I1_out=AND(g39763_I0_out,n_5401)
g46359_I0_out=AND(n_3890,n_4791)
g47663_I0_out=AND(n_2237,\u4_u2_dma_in_cnt_2_)
n_10860=AND(n_10235,u4_ep3_csr_1969)
g39591_OUT2_Y_1=AND(u1_u2_word_done,mdout_226)
g45388_I1_out=AND(n_7679,n_7644)
g38021_OUT1_Y_1=AND(g38021_X_S0_1,n_6797)
g43537_I0_out=AND(n_9088,u4_ep3_csr_1980)
g45418_I0_out=AND(n_7685,n_7190)
g46449_I0_out=AND(n_4375,n_4461)
n_1804=AND(n_1803,n_1730)
g45261_I0_out=AND(n_5898,frm_nat_383)
g45444_I0_out=AND(n_5132,n_7938)
g47574_I1_out=AND(g47574_I0_out,n_2720)
g47727_I1_out=AND(n_8020,n_3977)
g43207_I0_out=AND(n_7298,n_7717)
g42991_OUT1_Y_1=AND(g42991_X_S0_1,n_1137)
g42230_OUT1_Y_1=AND(g42230_X_S0_1,\u4_u3_dma_out_cnt_4_)
g48848_I0_out=AND(buf_179,n_1679)
g54558_I0_out=AND(n_13836,n_13837)
g47721_I1_out=AND(u4_ep0_csr_1863,n_3975)
g43054_OUT1_Y_1=AND(g43054_X_S0_1,n_6941)
g40368_I0_out=AND(n_11018,n_11236)
g44675_OUT2_Y_1=AND(n_9542,n_7246)
g45360_I1_out=AND(n_7249,u4_ep0_csr_1864)
g40823_OUT1_Y_1=AND(g40823_X_S0_1,rf2wb_d_548)
g47914_OUT1_Y_1=AND(g47914_X_S0_1,sram_data_i_16_)
g45350_I1_out=AND(n_7679,u4_ep0_csr_1876)
g39371_OUT1_Y_1=AND(g39371_X_S0_1,rf2wb_d)
g47672_I1_out=AND(n_7960,n_4450)
g42994_OUT1_Y_1=AND(g42994_X_S0_1,n_6853)
g39415_OUT1_Y_1=AND(g39415_X_S0_1,madr_196)
g43127_I1_out=AND(n_7053,wb_data_i_24_)
g40763_I1_out=AND(g40763_I0_out,\u4_u0_buf0_orig_m3_4_)
g54513_I1_out=AND(g54513_I0_out,n_11032)
n_1844=AND(frm_nat,frm_nat_355)
n_11288=AND(n_10790,u4_ep2_csr_1938)
g39609_OUT2_Y_1=AND(u1_u2_word_done,mdout_213)
g42980_OUT2_Y_1=AND(n_10024,n_8911)
g40020_I1_out=AND(\u4_u1_buf0_orig_m3_7_,\u4_u1_dma_in_cnt_6_)
g47779_I1_out=AND(n_7213,n_4445)
n_5693=AND(n_3186,n_3710)
g42312_OUT1_Y_1=AND(g42312_X_S0_1,n_91)
g47101_I0_out=AND(n_7068,\u4_u1_dma_out_cnt_10_)
g39017_I0_out=AND(n_12255,csr_102)
g47584_I0_out=AND(n_2205,n_1705)
g39617_I1_out=AND(g39617_I0_out,n_2559)
g37958_I0_out=AND(n_10728,wb_data_i_7_)
g47730_I1_out=AND(u4_ep0_csr_1881,n_3975)
g45989_I1_out=AND(n_4049,n_4883)
g41432_OUT1_Y_1=AND(g41432_X_S0_1,rf2wb_d_550)
g40427_I0_out=AND(u1_u2_dtmp_r_93,n_11978)
g47916_OUT2_Y_1=AND(n_3118,u1_u2_rd_buf_171)
g54653_OUT1_Y_1=AND(g54653_X_S0_1,buf_144)
g43632_OUT2_Y_1=AND(n_6455,n_48)
g38207_OUT1_Y_1=AND(g38207_X_S0_1,n_9865)
n_10507=AND(n_9772,u4_ep3_csr_1969)
g42328_I0_out=AND(n_10355,idin_349)
n_14387=AND(n_14386,n_14381)
g40834_I0_out=AND(n_10953,wb_data_i_20_)
g48765_I0_out=AND(n_2412,u4_ep3_csr_1974)
g43550_I0_out=AND(n_11279,u4_ep3_csr_1978)
g44680_OUT1_Y_1=AND(g44680_X_S0_1,idin_323)
g42631_I0_out=AND(n_6406,n_6762)
g42281_I0_out=AND(n_9721,n_3341)
g46006_I0_out=AND(n_7535,n_421)
g39581_OUT2_Y_1=AND(u4_u2_r5,n_9638)
g40881_I0_out=AND(n_10728,wb_data_i_21_)
n_12464=AND(n_5119,n_12416)
g47776_I0_out=AND(u4_u2_int_stat_940,n_4355)
g40403_OUT1_Y_1=AND(g40403_X_S0_1,n_5018)
n_10618=AND(n_9585,n_9131)
g41375_I1_out=AND(g41375_I0_out,n_10908)
g41433_OUT1_Y_1=AND(g41433_X_S0_1,rf2wb_d_551)
g44671_OUT2_Y_1=AND(n_9542,n_7202)
g41410_OUT2_Y_1=AND(u4_u2_r5,n_9597)
g39597_OUT2_Y_1=AND(u1_u2_word_done,mdout_231)
g48855_I1_out=AND(buf_145,n_933)
g47746_I1_out=AND(n_9025,n_3977)
g44619_OUT2_Y_1=AND(n_6544,n_8923)
g47676_I0_out=AND(u4_u0_int_stat,n_4355)
g43048_OUT2_Y_1=AND(n_8518,n_9532)
n_12552=AND(n_14457,csr)
g47604_I0_out=AND(n_3139,buf_145)
g42256_I0_out=AND(n_9221,idin_338)
g46380_I0_out=AND(n_4311,n_4344)
g48836_I0_out=AND(\u4_u1_dma_in_cnt_9_,n_690)
g42287_I1_out=AND(n_8635,\u1_u0_crc16_sum_8_)
g43084_OUT2_Y_1=AND(n_7900,n_9312)
g47786_I0_out=AND(n_8940,n_4462)
n_4571=AND(n_3689,n_4235)
g42956_I2_out=AND(g42956_I0_out,g42956_I1_out)
g45936_I2_out=AND(g45936_I0_out,g45936_I1_out)
n_3328=AND(\u4_u3_dma_in_cnt_0_,n_4953)
g47874_OUT1_Y_1=AND(g47874_X_S0_1,sram_data_i_27_)
g42929_I1_out=AND(g42929_I0_out,n_7507)
g45229_I1_out=AND(g45229_I0_out,n_6537)
g43405_I0_out=AND(n_5588,n_7722)
g43592_I0_out=AND(n_11279,n_9029)
g43403_I0_out=AND(n_5700,n_2623)
g43011_OUT2_Y_1=AND(n_8812,n_9305)
g47652_I0_out=AND(n_1963,\u4_u3_dma_in_cnt_2_)
g40024_OUT2_Y_1=AND(u1_u3_out_to_small_r,n_9033)
n_11361=AND(n_11108,u4_ep1_csr_1907)
g37670_I1_out=AND(n_12947,n_13126)
g40905_I0_out=AND(n_10481,wb_data_i_24_)
g38018_OUT1_Y_1=AND(g38018_X_S0_1,n_6377)
g44639_OUT1_Y_1=AND(g44639_X_S0_1,idin_337)
g42300_OUT2_Y_1=AND(n_8635,n_176)
g47880_OUT2_Y_1=AND(n_2377,u1_u2_rd_buf_140)
g42281_I1_out=AND(n_8635,\u1_u0_crc16_sum_2_)
g42259_I0_out=AND(n_9221,idin_340)
g38806_I1_out=AND(g38806_I0_out,n_14085)
n_2297=AND(n_2573,\u4_u2_dma_in_cnt_6_)
g38300_OUT1_Y_1=AND(g38300_X_S0_1,n_4334)
g37667_OUT1_Y_1=AND(g37667_X_S0_1,n_6851)
g42782_I0_out=AND(n_6056,n_5987)
g47753_I1_out=AND(n_1523,n_3975)
n_4134=AND(u4_ep1_csr_1894,\u4_u1_dma_out_cnt_0_)
g43192_I0_out=AND(n_7949,n_7714)
g43066_OUT2_Y_1=AND(n_10014,n_816)
g42346_I0_out=AND(n_10003,idin_343)
g38762_I1_out=AND(g38762_I0_out,n_12513)
g48853_I1_out=AND(n_5122,n_1919)
g54819_I1_out=AND(g54819_I0_out,n_14112)
g46340_I0_out=AND(n_4395,n_4393)
g55095_I0_out=AND(n_12747,n_12781)
g42253_I0_out=AND(n_9221,idin_332)
g37994_OUT1_Y_1=AND(g37994_X_S0_1,idin_331)
g45368_I1_out=AND(n_7679,n_7675)
g46323_I0_out=AND(n_3897,n_4410)
g47155_I0_out=AND(u0_u0_resume_req_s,usb_suspend)
g43614_I0_out=AND(n_11279,n_8975)
g46019_OUT2_Y_1=AND(n_6484,madr_196)
g47852_I1_out=AND(n_7203,n_4445)
n_2409=AND(n_198,n_2408)
g42974_OUT2_Y_1=AND(wb_addr_i_17_,sram_data_i_15_)
n_3212=AND(n_1283,n_1282)
g39424_OUT2_Y_1=AND(n_11866,wb_data_i_24_)
g45254_I0_out=AND(n_3755,n_2740)
g44414_I0_out=AND(n_5272,n_5265)
n_4173=AND(n_4172,n_4067)
g38155_I1_out=AND(n_12930,u1_u1_crc_296)
g45989_I0_out=AND(u1_u3_buf1_na,n_3643)
g40850_OUT1_Y_1=AND(g40850_X_S0_1,n_4326)
g43564_I0_out=AND(n_9088,n_8934)
g45378_I0_out=AND(n_7685,n_7246)
g43267_I0_out=AND(n_5310,n_5279)
g43058_OUT1_Y_1=AND(g43058_X_S0_1,\u4_u3_buf0_orig_24_)
g43594_I1_out=AND(n_9107,n_9023)
g42338_I0_out=AND(n_10003,idin_336)
g47768_I1_out=AND(n_7186,n_4442)
g41457_OUT2_Y_1=AND(n_9590,n_7781)
g46008_I0_out=AND(n_7535,\u1_u0_pid_5_)
n_11298=AND(n_10677,u4_ep1_csr_1907)
g47728_I0_out=AND(n_7586,n_4462)
g42993_OUT2_Y_1=AND(n_10024,n_8935)
g41462_OUT2_Y_1=AND(n_9730,n_7778)
g41479_OUT1_Y_1=AND(g41479_X_S0_1,n_5115)
g47632_I0_out=AND(n_2269,n_2272)
g47573_I1_out=AND(g47573_I0_out,n_2713)
g39708_I0_out=AND(n_11230,n_13941)
n_2367=AND(n_2614,n_2366)
g46283_I0_out=AND(n_4315,n_3938)
n_11605=AND(n_11191,u4_ep0_csr_1876)
g42531_I0_out=AND(n_6342,n_6718)
n_11064=AND(n_10530,u4_ep2_csr_1938)
g42240_OUT2_Y_1=AND(n_10014,n_5705)
g45110_I1_out=AND(g45110_I0_out,n_2265)
g40852_I0_out=AND(n_9977,wb_data_i_0_)
g39419_OUT1_Y_1=AND(g39419_X_S0_1,mdout_239)
g43091_OUT1_Y_1=AND(g43091_X_S0_1,n_6608)
g38257_I0_out=AND(n_5099,n_12860)
g39397_OUT2_Y_1=AND(n_11848,wb_data_i_10_)
g42628_I0_out=AND(n_6410,n_6768)
g48731_I0_out=AND(u4_ep2_csr_1943,n_2412)
g43534_I0_out=AND(n_11279,n_3894)
g43060_OUT1_Y_1=AND(g43060_X_S0_1,\u4_u3_buf0_orig_29_)
g47848_I1_out=AND(n_7181,n_4442)
n_4778=AND(n_1473,n_4777)
g47932_OUT1_Y_1=AND(g47932_X_S0_1,sram_data_i_6_)
g43179_I0_out=AND(n_5842,n_6258)
n_5696=AND(n_3196,n_3715)
g47594_I1_out=AND(g47594_I0_out,n_2141)
g40415_I0_out=AND(u1_u2_dtmp_r_81,n_11978)
g37912_OUT2_Y_1=AND(n_9542,n_7607)
g42342_I0_out=AND(n_10003,idin_321)
g42840_I0_out=AND(n_6368,n_6658)
g48832_I0_out=AND(n_701,\u4_u0_dma_in_cnt_2_)
g46551_I1_out=AND(n_1647,n_1635)
g42359_I1_out=AND(n_9662,n_7976)
g45439_I0_out=AND(n_7685,u4_ep1_csr_1902)
g40378_I1_out=AND(g40378_I0_out,n_9489)
g45256_I0_out=AND(n_4218,n_3231)
g47063_I1_out=AND(g47063_I0_out,n_4379)
g45437_I0_out=AND(n_7685,n_7144)
g39613_OUT2_Y_1=AND(u1_u2_word_done,mdout_217)
g44630_OUT2_Y_1=AND(n_9542,n_7643)
g43039_OUT2_Y_1=AND(n_8518,n_9544)
g37497_I0_out=AND(n_12929,n_12859)
g47685_I0_out=AND(n_9005,n_4462)
g48831_I0_out=AND(n_1128,n_481)
g40892_I0_out=AND(n_10728,wb_data_i_8_)
g40907_I0_out=AND(n_10481,wb_data_i_26_)
g38223_I0_out=AND(n_14209,n_13030)
g40280_I0_out=AND(n_5572,n_9499)
g44709_I1_out=AND(n_2473,u1_hms_clk)
g38152_I1_out=AND(n_12930,u1_u1_crc_293)
n_4112=AND(n_3189,n_2140)
g38219_I0_out=AND(n_10348,n_7627)
g43312_I0_out=AND(n_6200,n_7288)
g42260_I0_out=AND(n_9221,idin_341)
g41947_I0_out=AND(n_8799,u4_u3_ep_match_r)
g42995_OUT2_Y_1=AND(n_8812,n_9314)
g38210_OUT1_Y_1=AND(g38210_X_S0_1,idin_327)
g38332_I0_out=AND(n_5573,n_5338)
g39790_OUT2_Y_1=AND(u4_u0_r5,n_10272)
g41903_I1_out=AND(g41903_I0_out,n_9618)
g39629_I1_out=AND(n_5370,u1_hms_clk)
g42987_OUT1_Y_1=AND(g42987_X_S0_1,\u4_u3_dma_out_cnt_1_)
g47755_I0_out=AND(u4_u2_int_stat_960,n_4355)
n_13477=AND(n_12279,n_12335)
g39197_I0_out=AND(n_11641,n_11642)
n_5905=AND(n_5280,n_5904)
g45414_I0_out=AND(n_7685,n_7196)
g43114_I1_out=AND(n_7053,wb_data_i_4_)
g42778_I0_out=AND(n_6058,n_6034)
g40754_I1_out=AND(g40754_I0_out,\u4_u3_buf0_orig_m3_4_)
g34_I0_out=AND(n_12591,n_13214)
g47563_I0_out=AND(n_2459,n_838)
g43003_OUT1_Y_1=AND(g43003_X_S0_1,\u4_u0_buf0_orig_22_)
g43541_I1_out=AND(n_8993,csr_97)
g47506_I0_out=AND(n_697,n_4953)
g40426_I0_out=AND(u1_u2_dtmp_r_92,n_11978)
g47713_I1_out=AND(n_7220,n_4450)
g45818_I0_out=AND(n_3666,n_5268)
g45374_I0_out=AND(n_7685,n_7667)
g42378_I0_out=AND(n_9669,idin_337)
g41406_OUT1_Y_1=AND(g41406_X_S0_1,n_3720)
g40886_I0_out=AND(n_10728,wb_data_i_26_)
g46311_I0_out=AND(n_4811,n_4316)
n_11077=AND(n_8065,u1_adr_254)
g42630_I0_out=AND(n_6407,n_6765)
g42375_I0_out=AND(n_9669,idin_323)
g48557_I0_out=AND(n_745,\u4_u3_buf0_orig_26_)
g42314_I1_out=AND(n_8865,n_7264)
g43067_OUT1_Y_1=AND(g43067_X_S0_1,\u4_u1_dma_out_cnt_1_)
g42196_I0_out=AND(n_223,n_6530)
g40656_I0_out=AND(n_7302,n_8796)
g42841_I0_out=AND(n_6367,n_6903)
g37464_I0_out=AND(n_12929,n_12956)
g44688_OUT2_Y_1=AND(n_9328,n_8625)
g37950_I0_out=AND(n_9977,wb_data_i_4_)
g38605_I1_out=AND(g38605_I0_out,n_12765)
g48843_I0_out=AND(n_1297,n_475)
g46394_I0_out=AND(n_2504,n_4129)
g42392_OUT1_Y_1=AND(g42392_X_S0_1,\u0_u0_me_ps2_3_)
g44640_OUT1_Y_1=AND(g44640_X_S0_1,idin_338)
g38132_OUT1_Y_1=AND(g38132_X_S0_1,u1_data_pid_sel)
g42346_I1_out=AND(n_9996,n_7153)
g44613_OUT2_Y_1=AND(n_6544,n_8934)
g46452_I0_out=AND(n_2663,n_4127)
g45372_I1_out=AND(n_7249,u4_ep0_csr_1862)
g45454_OUT1_Y_1=AND(g45454_X_S0_1,u1_u0_token_crc_495)
g41368_I1_out=AND(g41368_I0_out,n_9739)
g45616_I0_out=AND(n_3638,n_5863)
n_10828=AND(n_10827,n_11517)
g45356_I1_out=AND(n_7679,u4_ep0_csr_1889)
g47805_I0_out=AND(n_7157,n_4462)
n_3871=AND(n_3872,n_3187)
g48854_I0_out=AND(\u4_u1_dma_in_cnt_11_,n_682)
g42261_I1_out=AND(n_9430,n_8883)
g46528_I1_out=AND(g46528_I0_out,n_2696)
g39603_OUT2_Y_1=AND(u1_u2_word_done,mdout_237)
g43044_OUT1_Y_1=AND(g43044_X_S0_1,n_6956)
g39595_OUT1_Y_1=AND(g39595_X_S0_1,u1_u2_dtmp_r_83)
g46321_I0_out=AND(n_3886,n_4351)
g42340_I0_out=AND(n_10003,idin_338)
g46325_I0_out=AND(n_4300,n_4409)
g43063_OUT2_Y_1=AND(n_10014,n_4672)
g42736_I0_out=AND(n_7318,n_6786)
g37441_OUT1_Y_1=AND(g37441_X_S0_1,u1_token_pid_sel_188)
g40811_OUT2_Y_1=AND(n_10366,n_8485)
g41461_OUT2_Y_1=AND(n_10014,n_7779)
g41420_I0_out=AND(\u4_u1_buf0_orig_m3_3_,\u4_u1_dma_in_cnt_2_)
g38478_I1_out=AND(g38478_I0_out,n_12992)
g42226_I0_out=AND(n_7330,n_591)
g43116_I1_out=AND(n_7053,wb_data_i_6_)
g38848_I0_out=AND(n_12397,n_10438)
g43377_I0_out=AND(n_3443,n_4493)
g47138_I1_out=AND(n_3298,n_3295)
g47693_I0_out=AND(n_7177,n_4462)
g47814_I0_out=AND(n_999,n_4355)
g40015_I0_out=AND(n_3159,\u4_u2_dma_out_left_6_)
g41429_OUT1_Y_1=AND(g41429_X_S0_1,rf2wb_d_544)
g45884_I4_out=AND(g45884_I1_out,g45884_I3_out)
n_7331=AND(n_7330,n_7362)
g48710_I1_out=AND(g48710_I0_out,n_1030)
g40900_I0_out=AND(n_10481,wb_data_i_1_)
g47773_I1_out=AND(n_7229,n_4442)
g48783_I0_out=AND(n_1231,u4_u3_int_stat_944)
g44658_OUT1_Y_1=AND(g44658_X_S0_1,idin_342)
g42923_I0_out=AND(n_2538,n_7283)
g48775_I1_out=AND(n_1052,u4_u2_int_stat_956)
g41147_I0_out=AND(n_9868,n_11152)
g48851_I1_out=AND(n_673,\u4_u2_dma_in_cnt_5_)
g40776_I1_out=AND(g40776_I0_out,n_9490)
g47742_I1_out=AND(n_7678,n_4445)
g43001_OUT1_Y_1=AND(g43001_X_S0_1,n_1297)
n_6082=AND(n_5301,n_6081)
g45243_I1_out=AND(g45243_I0_out,n_4687)
g43631_I0_out=AND(n_6266,n_5108)
g46457_I0_out=AND(n_2598,n_4767)
g80_I4_out=AND(g80_I1_out,g80_I3_out)
g42737_I0_out=AND(n_6321,n_6680)
g47143_I0_out=AND(n_3298,n_3293)
g40436_OUT1_Y_1=AND(g40436_X_S0_1,n_5171)
g39611_OUT2_Y_1=AND(u1_u2_word_done,mdout_215)
g42667_I0_out=AND(n_6001,n_6080)
g39374_OUT1_Y_1=AND(g39374_X_S0_1,rf2wb_d_528)
g42333_I1_out=AND(n_10348,n_7145)
n_3331=AND(\u4_u1_dma_in_cnt_0_,n_4610)
g42978_OUT2_Y_1=AND(n_9912,n_8927)
n_10678=AND(n_10398,u4_ep3_csr_1969)
g47650_I0_out=AND(n_2258,n_853)
g39620_OUT1_Y_1=AND(g39620_X_S0_1,n_4995)
g39394_OUT1_Y_1=AND(g39394_X_S0_1,madr_205)
g43291_I0_out=AND(n_7945,n_8532)
g43646_I4_out=AND(g43646_I1_out,g43646_I3_out)
g42751_I0_out=AND(n_6287,n_6662)
g42257_I1_out=AND(n_9430,n_8992)
g45380_I0_out=AND(n_7685,n_7653)
g47674_I0_out=AND(n_8975,n_4462)
n_3165=AND(n_3733,n_2063)
g45397_I1_out=AND(n_7249,n_2229)
g43009_OUT2_Y_1=AND(n_8812,n_10208)
g39195_I0_out=AND(n_11742,n_11649)
g40815_OUT2_Y_1=AND(n_9730,n_8787)
g46058_I1_out=AND(g46058_I0_out,n_3151)
g42843_I0_out=AND(n_6366,n_6867)
n_3687=AND(n_4542,n_3632)
g47938_OUT1_Y_1=AND(g47938_X_S0_1,sram_data_i_27_)
g39409_OUT1_Y_1=AND(g39409_X_S0_1,mdout_210)
g38135_OUT2_Y_1=AND(n_13835,n_6100)
n_13518=AND(buf_180,n_13924)
g48790_I0_out=AND(n_1355,u4_u0_int_stat)
g39393_OUT2_Y_1=AND(n_11882,wb_data_i_13_)
g45393_I1_out=AND(n_7679,n_7229)
g47872_OUT2_Y_1=AND(n_2377,u1_u2_rd_buf_146)
g43600_I1_out=AND(n_9143,n_8853)
g43140_I0_out=AND(n_7389,funct_adr_193)
g45433_I1_out=AND(n_7234,n_7151)
g39222_OUT2_Y_1=AND(u1_hms_clk,n_6533)
g40883_I0_out=AND(n_10728,wb_data_i_23_)
g45376_I1_out=AND(n_7679,n_7661)
g42318_I0_out=AND(n_10355,idin_339)
g47762_I0_out=AND(n_8010,n_4462)
g45417_I0_out=AND(n_7685,n_7600)
g45675_I0_out=AND(n_5151,n_5944)
g37784_I0_out=AND(n_10953,wb_data_i_15_)
g42238_OUT2_Y_1=AND(n_10366,n_6105)
g43794_I0_out=AND(n_4533,n_5346)
g39420_OUT1_Y_1=AND(g39420_X_S0_1,mdout_238)
g47084_I1_out=AND(g47084_I0_out,n_4456)
g43378_I1_out=AND(g43378_I0_out,n_6018)
g47925_OUT1_Y_1=AND(g47925_X_S0_1,sram_data_i_4_)
g41409_OUT2_Y_1=AND(u4_u2_r5,n_9605)
g44625_OUT2_Y_1=AND(n_6544,n_8910)
n_11822=AND(n_2894,n_11821)
g47679_I0_out=AND(n_7259,n_4462)
g41147_I1_out=AND(n_10569,n_8945)
g41911_I0_out=AND(n_8799,u4_u2_ep_match_r)
g47722_I0_out=AND(u4_u2_int_stat_944,n_4355)
g45422_I1_out=AND(n_7234,n_7177)
g42282_I0_out=AND(n_9721,n_4117)
g44642_OUT2_Y_1=AND(n_9823,n_7583)
g44541_I0_out=AND(n_3829,\u4_u1_dma_out_cnt_3_)
g43590_I1_out=AND(n_7289,n_8817)
g42922_I0_out=AND(n_3183,n_4710)
g47763_I1_out=AND(n_3977,n_8902)
g39577_I0_out=AND(n_8479,\u4_u0_dma_in_cnt_10_)
g41458_OUT1_Y_1=AND(g41458_X_S0_1,\u4_u0_dma_in_cnt_5_)
n_4870=AND(n_3267,n_4869)
g42292_OUT1_Y_1=AND(g42292_X_S0_1,n_8683)
g39604_OUT1_Y_1=AND(g39604_X_S0_1,u1_u2_dtmp_r_92)
g42835_I0_out=AND(n_6429,n_6596)
g39798_OUT2_Y_1=AND(n_9730,n_9349)
g47888_OUT2_Y_1=AND(n_2377,u1_u2_rd_buf_151)
g39579_OUT2_Y_1=AND(u4_u1_r5,n_9964)
g38229_OUT1_Y_1=AND(g38229_X_S0_1,idin_327)
n_11151=AND(n_10924,u4_ep1_csr_1907)
g47762_I1_out=AND(n_8008,n_3977)
g47738_I0_out=AND(n_7173,n_4462)
g43529_I0_out=AND(n_9050,u4_ep3_csr_1969)
g42673_I0_out=AND(n_5995,n_6073)
g43306_I0_out=AND(n_5029,n_3242)
n_11606=AND(n_11134,u4_ep0_csr_1876)
g47785_I1_out=AND(n_7686,n_4442)
g37748_OUT1_Y_1=AND(g37748_X_S0_1,idin_334)
g42325_I0_out=AND(n_10355,idin_345)
g42366_I1_out=AND(n_9662,n_8566)
n_4898=AND(n_4063,n_2441)
g47820_I1_out=AND(u4_ep1_csr_1913,n_3975)
g46005_I0_out=AND(n_7535,\u1_u0_pid_2_)
g43311_I0_out=AND(n_6535,n_7291)
g43634_OUT2_Y_1=AND(n_8688,u1_token_fadr)
g47781_I0_out=AND(u4_u0_int_stat_940,n_4355)
g42315_I0_out=AND(n_10355,idin_336)
g47781_I1_out=AND(u4_ep0_csr_1862,n_3975)
g39607_OUT1_Y_1=AND(g39607_X_S0_1,u1_u2_dtmp_r_94)
g42393_OUT1_Y_1=AND(g42393_X_S0_1,n_704)
g42268_I1_out=AND(n_9430,n_8975)
g46458_I2_out=AND(g46458_I0_out,g46458_I1_out)
g43583_I1_out=AND(n_8993,n_6194)
g37785_I0_out=AND(n_10953,wb_data_i_6_)
g45442_I0_out=AND(n_5614,n_2333)
n_2887=AND(n_1844,frm_nat_356)
g42647_I0_out=AND(n_6393,n_6735)
g45107_I0_out=AND(n_6182,n_4525)
g38282_I0_out=AND(n_14131,n_4493)
g39409_OUT2_Y_1=AND(n_11848,wb_data_i_1_)
g42942_I1_out=AND(g42942_I0_out,n_5541)
g38411_I0_out=AND(n_12898,n_13382)
g44877_I1_out=AND(g44877_I0_out,n_4969)
g42326_I0_out=AND(n_10355,idin_346)
g43206_I0_out=AND(n_7305,n_7713)
g46375_I0_out=AND(n_4554,n_3982)
g45394_I1_out=AND(n_7679,n_7638)
g54793_I1_out=AND(g54793_I0_out,n_10618)
g43534_I1_out=AND(n_9107,csr_117)
g54553_I1_out=AND(g54553_I0_out,n_13830)
g37823_OUT2_Y_1=AND(n_8518,n_9748)
g39402_OUT1_Y_1=AND(g39402_X_S0_1,madr_202)
g48790_I1_out=AND(n_1356,u4_u0_int_stat_940)
g42998_OUT1_Y_1=AND(g42998_X_S0_1,n_6833)
g42092_I0_out=AND(n_5289,n_2768)
g38809_I1_out=AND(g38809_I0_out,n_14243)
g47772_I0_out=AND(n_9113,n_4462)
n_1860=AND(n_2570,\u4_u3_dma_in_cnt_6_)
n_5812=AND(n_1013,n_6527)
n_10931=AND(n_10604,u4_ep3_csr_1969)
g45612_I0_out=AND(n_3259,n_5863)
g43067_OUT2_Y_1=AND(n_10014,n_2829)
g48895_OUT2_Y_1=AND(n_485,n_1199)
g39762_I1_out=AND(g39762_I0_out,n_5420)
g41463_OUT1_Y_1=AND(g41463_X_S0_1,\u4_u2_dma_in_cnt_5_)
g40798_OUT1_Y_1=AND(g40798_X_S0_1,n_5126)
g39721_I1_out=AND(g39721_I0_out,n_10317)
g47926_OUT2_Y_1=AND(n_3118,u1_u2_rd_buf_176)
g43572_I0_out=AND(n_11279,n_8885)
n_4136=AND(n_3330,n_3827)
g47145_I0_out=AND(n_3652,funct_adr_190)
g41346_I0_out=AND(n_5965,n_5964)
g45355_I1_out=AND(n_7679,u4_ep0_csr_1888)
g42206_OUT2_Y_1=AND(n_9462,sram_data_i_9_)
g42359_I0_out=AND(n_9669,idin)
n_12142=AND(n_10830,n_10833)
g39785_I0_out=AND(\u4_u0_buf0_orig_m3_10_,\u4_u0_dma_in_cnt_11_)
g38445_I0_out=AND(n_12523,n_8359)
g45414_I1_out=AND(n_7234,n_7197)
g42545_I0_out=AND(n_6333,n_6878)
g55085_OUT1_Y_1=AND(g55085_X_S0_1,buf_145)
g37744_I0_out=AND(n_10728,wb_data_i_13_)
g38281_I0_out=AND(n_14131,\u1_u2_sizd_c_3_)
g48813_I1_out=AND(n_1212,u4_u1_int_stat_948)
g45405_I0_out=AND(n_7685,n_7215)
g42364_I1_out=AND(n_9662,n_8016)
g48830_I1_out=AND(n_581,n_3494)
g47120_I0_out=AND(n_3642,n_4883)
g41191_I0_out=AND(n_2145,n_4234)
g43543_I1_out=AND(n_9143,n_3286)
g44553_I0_out=AND(n_5867,n_4899)
g37428_OUT2_Y_1=AND(n_13104,n_12941)
g45959_I1_out=AND(g45959_I0_out,n_4169)
g48805_I1_out=AND(n_1224,u4_u1_int_stat_940)
g47919_OUT1_Y_1=AND(g47919_X_S0_1,sram_data_i_17_)
g44655_OUT2_Y_1=AND(n_9823,n_7668)
g39219_I1_out=AND(g39219_I0_out,n_272)
g45375_I1_out=AND(n_7679,n_7664)
g42537_I0_out=AND(n_6885,n_6357)
g39629_I0_out=AND(n_5849,frm_nat_361)
n_12978=AND(n_12938,n_8262)
g43605_I0_out=AND(n_11279,n_8995)
n_4762=AND(n_3813,\u4_u1_dma_in_cnt_3_)
g48715_I0_out=AND(n_3742,n_2393)
g38998_I0_out=AND(csr_117,n_739)
g39573_OUT2_Y_1=AND(u4_u3_r5,n_9192)
g44686_OUT2_Y_1=AND(n_9328,n_8612)
g42288_I0_out=AND(n_9721,n_3702)
g42526_I0_out=AND(n_6348,n_6893)
g40809_OUT2_Y_1=AND(n_9590,n_8486)
g47133_I1_out=AND(frm_nat_382,n_3303)
g47743_I1_out=AND(n_1177,n_3975)
g45451_OUT1_Y_1=AND(g45451_X_S0_1,u1_u0_token_crc_492)
g42306_OUT2_Y_1=AND(n_8635,n_148)
g38015_I0_out=AND(n_9662,n_8018)
g47827_I0_out=AND(n_7622,n_4462)
g40447_OUT1_Y_1=AND(g40447_X_S0_1,n_3428)
g41420_I1_out=AND(\u4_u1_buf0_orig_m3_2_,\u4_u1_dma_in_cnt_3_)
g47723_I1_out=AND(n_7978,n_3977)
g43587_I1_out=AND(n_9107,n_9040)
g39217_OUT1_Y_1=AND(g39217_X_S0_1,\u1_u3_new_size_5_)
n_5702=AND(n_3201,n_3712)
g39604_OUT2_Y_1=AND(u1_u2_word_done,mdout_238)
g55011_I0_out=AND(n_14254,n_14255)
n_2103=AND(n_2102,n_2101)
g48717_I0_out=AND(\u4_u3_dma_in_cnt_4_,n_2039)
n_6546=AND(n_6170,n_4765)
g47129_I0_out=AND(n_3652,funct_adr_191)
g43014_OUT2_Y_1=AND(n_8812,n_9811)
g38211_I0_out=AND(n_9430,n_8967)
g38270_OUT2_Y_1=AND(n_8077,u1_u1_crc_306)
g37428_OUT1_Y_1=AND(g37428_X_S0_1,n_13100)
g47705_I0_out=AND(n_7629,n_4462)
g39712_I0_out=AND(n_8552,n_5761)
g43017_OUT2_Y_1=AND(n_9912,n_8924)
g47844_I0_out=AND(n_7159,n_4462)
g38153_I0_out=AND(n_12929,n_9367)
g38595_I0_out=AND(n_11056,n_10199)
n_5172=AND(n_3070,n_3491)
g40030_OUT1_Y_1=AND(g40030_X_S0_1,\u4_u1_dma_out_cnt_8_)
g47713_I0_out=AND(n_7256,n_4462)
g42310_OUT2_Y_1=AND(n_8635,n_157)
g42240_OUT1_Y_1=AND(g42240_X_S0_1,\u4_u1_dma_in_cnt_6_)
g39011_OUT2_Y_1=AND(n_12162,n_2495)
g47694_I1_out=AND(u4_ep2_csr_1939,n_3975)
g40876_I0_out=AND(n_10728,wb_data_i_17_)
g47628_I0_out=AND(n_2275,n_786)
g39614_OUT1_Y_1=AND(g39614_X_S0_1,u1_u2_dtmp_r_72)
g45398_I0_out=AND(n_7685,n_7629)
g47791_I0_out=AND(u4_u1_int_stat_940,n_4355)
g47790_I0_out=AND(n_7171,n_4462)
g47684_I0_out=AND(n_9007,n_4462)
g38274_OUT2_Y_1=AND(n_8077,n_9367)
g47689_I0_out=AND(u4_ep0_csr_1889,n_3975)
g43004_OUT1_Y_1=AND(g43004_X_S0_1,n_650)
g45440_I0_out=AND(n_7685,n_6725)
g44669_OUT2_Y_1=AND(n_9542,n_7209)
g40409_I0_out=AND(u1_u2_dtmp_r_75,n_11381)
g47933_OUT1_Y_1=AND(g47933_X_S0_1,sram_data_i_3_)
g42730_I0_out=AND(n_6687,n_6686)
g43615_I0_out=AND(n_11279,n_8973)
g41426_OUT2_Y_1=AND(wb_addr_i_17_,sram_data_i_16_)
n_8540=AND(u4_u0_ep_match_r,uc_bsel_set)
g42285_I0_out=AND(n_9721,n_3337)
g42262_I0_out=AND(n_9221,idin_343)
g39741_I1_out=AND(g39741_I0_out,n_10869)
n_9791=AND(n_9790,n_9835)
g43057_OUT1_Y_1=AND(g43057_X_S0_1,n_6379)
g45978_I0_out=AND(n_4058,n_6527)
g43083_OUT1_Y_1=AND(g43083_X_S0_1,n_6721)
g45358_I0_out=AND(n_7685,u4_ep1_csr_1922)
n_1401=AND(\u1_u3_state_1_,n_266)
g38295_OUT1_Y_1=AND(g38295_X_S0_1,n_13010)
g48814_I1_out=AND(n_1004,u4_u1_int_stat_940)
g44613_OUT1_Y_1=AND(g44613_X_S0_1,idin_339)
g42322_I0_out=AND(n_10355,idin_342)
g48779_I0_out=AND(n_1007,u4_u1_int_stat_960)
n_13829=AND(n_10516,n_11043)
g40367_I0_out=AND(n_4875,n_9267)
g40431_OUT2_Y_1=AND(u4_u3_r5,n_8816)
g48852_I1_out=AND(n_598,n_1736)
g47854_I0_out=AND(n_8568,n_4462)
g39758_I1_out=AND(g39758_I0_out,n_5395)
g42731_I0_out=AND(n_6684,n_6730)
g44627_OUT1_Y_1=AND(g44627_X_S0_1,idin_323)
g47861_OUT1_Y_1=AND(g47861_X_S0_1,sram_data_i_11_)
g47914_OUT2_Y_1=AND(n_3118,u1_u2_rd_buf_172)
g47846_I1_out=AND(n_7614,n_3977)
g46389_I0_out=AND(n_4350,n_3989)
g38444_I0_out=AND(n_12556,n_8359)
g44932_I0_out=AND(n_4630,n_6239)
g48809_I1_out=AND(\u4_int_srcb_7_,n_1218)
g39021_I0_out=AND(n_12255,n_3601)
g46459_I2_out=AND(g46459_I0_out,g46459_I1_out)
n_2121=AND(n_1273,n_3415)
g47581_I0_out=AND(\u4_u2_dma_in_cnt_10_,n_780)
g37995_OUT1_Y_1=AND(g37995_X_S0_1,idin_335)
g42362_I1_out=AND(n_8080,n_8570)
n_5060=AND(n_7078,n_7076)
g45234_I0_out=AND(n_4986,n_6239)
g41400_OUT2_Y_1=AND(u4_u3_r5,n_9162)
g45374_I1_out=AND(n_7249,n_7668)
g40800_I0_out=AND(n_9977,wb_data_i_28_)
g54549_I0_out=AND(n_11296,n_13825)
g42391_I0_out=AND(n_5849,frm_nat_360)
g42237_OUT2_Y_1=AND(n_10366,n_6106)
g45406_I1_out=AND(n_7234,n_7213)
g38895_I0_out=AND(n_14408,n_12416)
g43597_I0_out=AND(n_11279,n_8902)
g42236_OUT2_Y_1=AND(n_10366,n_5358)
g47602_I0_out=AND(n_1529,\u4_u0_dma_in_cnt_2_)
g42639_I0_out=AND(n_6399,n_6714)
g40019_I0_out=AND(\u4_u0_buf0_orig_m3_6_,n_5660)
g47806_I0_out=AND(n_8001,n_4462)
g41895_I1_out=AND(g41895_I0_out,n_6483)
g47794_I0_out=AND(n_8018,n_4462)
g39759_I1_out=AND(g39759_I0_out,n_5426)
g39003_OUT2_Y_1=AND(n_12162,n_3018)
g47720_I0_out=AND(n_8608,n_4462)
g43183_I0_out=AND(n_5040,n_5662)
g42272_I1_out=AND(n_9430,n_8959)
g43622_I0_out=AND(n_11279,n_8959)
g45533_OUT1_Y_1=AND(g45533_X_S0_1,n_9023)
g46337_I0_out=AND(n_4449,n_4340)
g44681_OUT1_Y_1=AND(g44681_X_S0_1,idin_328)
g42241_OUT2_Y_1=AND(n_10014,n_6451)
g55117_I0_out=AND(n_14462,u1_u3_size_next_r_67)
g39047_I0_out=AND(int_seqerr_set,u4_u3_ep_match_r)
n_13965=AND(n_14342,n_13982)
g48806_I1_out=AND(u4_u0_int_stat_948,n_999)
g54781_I1_out=AND(g54781_I0_out,n_14085)
n_3240=AND(n_3239,u1_sizu_c_394)
n_11226=AND(n_10681,u4_ep2_csr_1938)
g42277_I0_out=AND(n_9721,\u1_u0_crc16_sum_5_)
g44663_OUT1_Y_1=AND(g44663_X_S0_1,idin_337)
g37786_I0_out=AND(n_10728,wb_data_i_11_)
g45385_I1_out=AND(n_7679,u4_ep0_csr_1863)
g47857_I0_out=AND(n_8623,n_4462)
g45381_I1_out=AND(n_7679,n_7650)
g48712_I0_out=AND(u4_ep0_csr_1882,n_2876)
g43568_I1_out=AND(n_9097,n_8859)
n_3227=AND(n_2366,n_654)
g39576_OUT2_Y_1=AND(u4_u0_r5,n_10328)
g45351_I0_out=AND(n_7685,n_7276)
g43118_I0_out=AND(n_7052,n_3295)
g44579_I1_out=AND(g44579_I0_out,n_5534)
g38027_OUT2_Y_1=AND(n_7900,n_8529)
g43569_I0_out=AND(n_11279,n_9073)
g44432_I0_out=AND(n_5590,n_6253)
g47889_OUT2_Y_1=AND(n_2377,u1_u2_rd_buf_150)
g39783_I0_out=AND(\u4_u2_buf0_orig_m3_10_,\u4_u2_dma_in_cnt_11_)
g42999_OUT2_Y_1=AND(n_8812,n_9825)
g40731_I0_out=AND(n_3529,n_3514)
g37495_I1_out=AND(n_12930,n_27)
g45391_I0_out=AND(n_7685,n_7640)
g47591_I0_out=AND(n_2296,n_2108)
g40793_OUT2_Y_1=AND(u4_u0_r5,n_10367)
g45606_I0_out=AND(n_2136,n_5863)
g54637_I1_out=AND(buf_153,n_13926)
g40889_I0_out=AND(n_10728,wb_data_i_2_)
g39386_OUT1_Y_1=AND(g39386_X_S0_1,mdout_227)
g42255_I0_out=AND(n_9221,idin_337)
g40432_OUT2_Y_1=AND(u4_u0_r5,n_10142)
g44650_OUT1_Y_1=AND(g44650_X_S0_1,idin_344)
g43023_OUT1_Y_1=AND(g43023_X_S0_1,\u4_u0_dma_in_cnt_2_)
g37821_OUT2_Y_1=AND(n_8812,n_10044)
g38946_I0_out=AND(\u4_u2_buf0_orig_m3_7_,n_5816)
n_12093=AND(n_13791,n_13829)
n_4577=AND(n_3278,n_4576)
g42309_OUT1_Y_1=AND(g42309_X_S0_1,n_83)
g43071_OUT1_Y_1=AND(g43071_X_S0_1,\u4_u3_buf0_orig_26_)
g48827_I1_out=AND(buf_176,n_933)
g47803_I0_out=AND(n_7653,n_4462)
g44409_I0_out=AND(n_4629,n_5671)
g38214_OUT2_Y_1=AND(n_10206,n_7638)
g43595_I0_out=AND(n_11279,n_9019)
g40914_I0_out=AND(n_10481,wb_data_i_9_)
g42180_I0_out=AND(n_5744,n_5690)
g43635_OUT1_Y_1=AND(g43635_X_S0_1,n_8690)
g45665_I0_out=AND(n_5417,n_6213)
g45449_OUT2_Y_1=AND(n_7577,n_8686)
n_13915=AND(n_13911,n_13914)
g48781_I0_out=AND(n_875,u4_u0_int_stat_960)
g46355_I0_out=AND(n_3875,n_4818)
g37754_OUT1_Y_1=AND(g37754_X_S0_1,n_6443)
g37493_I1_out=AND(n_12930,n_9369)
g47906_OUT1_Y_1=AND(g47906_X_S0_1,sram_data_i_8_)
g42973_OUT1_Y_1=AND(g42973_X_S0_1,rf2wb_d_538)
g48848_I1_out=AND(n_3486,n_3485)
g38024_OUT1_Y_1=AND(g38024_X_S0_1,n_6939)
g38864_I0_out=AND(u4_u1_ep_match_r,int_upid_set)
g39619_OUT2_Y_1=AND(u4_u1_r5,n_9963)
g37959_I0_out=AND(n_10481,wb_data_i_5_)
g43121_I1_out=AND(n_7053,wb_data_i_18_)
g45973_I1_out=AND(n_4696,u1_u3_pid_OUT_r)
g42254_I0_out=AND(n_9221,idin_336)
n_4039=AND(n_4038,\u4_u1_dma_in_cnt_0_)
g45521_OUT2_Y_1=AND(n_8852,n_8853)
g47777_I0_out=AND(n_8990,n_4462)
g46053_I0_out=AND(n_3621,n_5237)
g47698_I0_out=AND(n_996,n_4355)
g38001_OUT2_Y_1=AND(n_10206,n_7686)
g40023_OUT2_Y_1=AND(u1_u3_out_to_small_r,u1_sizu_c_389)
g40788_I1_out=AND(g40788_I0_out,n_10155)
n_4957=AND(n_1462,n_13442)
g45221_I0_out=AND(n_3757,n_2743)
g46488_I0_out=AND(n_3708,n_2414)
n_4137=AND(n_2766,n_3097)
g39782_OUT1_Y_1=AND(g39782_X_S0_1,n_11899)
g45384_I0_out=AND(n_7685,n_837)
g47876_OUT1_Y_1=AND(g47876_X_S0_1,sram_data_i_8_)
g39790_OUT1_Y_1=AND(g39790_X_S0_1,n_5726)
g38014_OUT2_Y_1=AND(n_9328,n_8574)
g46343_I0_out=AND(n_4421,n_3994)
g43126_I0_out=AND(n_7052,n_1218)
g41189_I0_out=AND(n_1637,n_2048)
g47572_I1_out=AND(g47572_I0_out,n_2305)
g47484_I0_out=AND(n_7321,n_1744)
g42371_I0_out=AND(n_9669,idin_346)
g47630_I0_out=AND(n_3139,buf_176)
n_11578=AND(n_11136,u4_ep0_csr_1876)
g39009_OUT2_Y_1=AND(n_14400,csr_98)
g43078_OUT2_Y_1=AND(n_7900,n_9300)
g45351_I1_out=AND(n_7679,n_7278)
g39399_OUT1_Y_1=AND(g39399_X_S0_1,mdout_217)
g43607_I1_out=AND(n_9097,n_8838)
g48839_I1_out=AND(n_700,\u4_u3_dma_in_cnt_2_)
g40441_OUT1_Y_1=AND(g40441_X_S0_1,n_5169)
n_11532=AND(n_11142,u4_ep2_csr_1938)
g42244_OUT2_Y_1=AND(n_10014,n_6102)
g43073_OUT1_Y_1=AND(g43073_X_S0_1,n_6639)
g44685_OUT1_Y_1=AND(g44685_X_S0_1,idin)
g39397_OUT1_Y_1=AND(g39397_X_S0_1,mdout_219)
g40823_OUT2_Y_1=AND(wb_addr_i_17_,sram_data_i_23_)
n_12966=AND(n_12862,n_12899)
g37495_I0_out=AND(n_12929,n_12774)
g45438_I0_out=AND(n_7685,n_6691)
g42521_I0_out=AND(n_6595,n_6433)
g41404_OUT2_Y_1=AND(u4_u0_r5,n_10297)
g39601_OUT1_Y_1=AND(g39601_X_S0_1,u1_u2_dtmp_r_89)
g47775_I1_out=AND(n_7661,n_4445)
g48559_I0_out=AND(\u4_u0_dma_out_cnt_1_,n_1293)
n_3623=AND(n_2531,n_1985)
g48753_I0_out=AND(n_8086,csr_97)
g47815_I0_out=AND(n_7244,n_4462)
g47596_I0_out=AND(n_2483,\u4_u1_dma_in_cnt_4_)
g42336_I1_out=AND(n_10369,n_7622)
g39619_OUT1_Y_1=AND(g39619_X_S0_1,n_5001)
n_11472=AND(n_10989,u4_ep0_csr_1876)
g47678_I1_out=AND(n_7218,n_4450)
g42276_I1_out=AND(n_8635,\u1_u0_crc16_sum_12_)
g43137_I0_out=AND(n_7389,funct_adr_190)
g42326_I1_out=AND(n_10348,n_7278)
g41813_I1_out=AND(g41813_I0_out,n_6479)
n_3813=AND(n_3331,\u4_u1_dma_in_cnt_2_)
g48831_I1_out=AND(n_710,\u4_u3_buf0_orig_19_)
g47749_I1_out=AND(n_7671,n_4442)
n_13830=AND(n_13829,n_13825)
g43114_I0_out=AND(n_7052,\u4_inta_msk_4_)
g42209_I0_out=AND(n_10348,n_7641)
g38005_I0_out=AND(n_10348,n_7216)
n_9232=AND(n_8060,n_13945)
n_2148=AND(n_4012,n_591)
g42484_I0_out=AND(n_6007,n_6040)
g47929_OUT2_Y_1=AND(n_3118,u1_u2_rd_buf_157)
g47148_I1_out=AND(n_2478,n_3643)
n_4763=AND(n_1795,n_4762)
g43581_I1_out=AND(n_7289,buf_149)
g39784_I0_out=AND(\u4_u3_buf0_orig_m3_10_,\u4_u3_dma_in_cnt_11_)
g40434_OUT1_Y_1=AND(g40434_X_S0_1,n_4714)
g40879_I0_out=AND(n_10728,wb_data_i_1_)
g46519_I1_out=AND(g46519_I0_out,n_2695)
n_11421=AND(n_10929,u4_ep0_csr_1876)
g43043_OUT1_Y_1=AND(g43043_X_S0_1,n_3814)
g41357_I0_out=AND(n_3610,n_5693)
g47942_OUT2_Y_1=AND(n_3118,u1_u2_rd_buf_167)
g47916_OUT1_Y_1=AND(g47916_X_S0_1,sram_data_i_15_)
g38783_I1_out=AND(g38783_I0_out,n_11794)
g45230_I0_out=AND(n_5898,frm_nat_385)
g47555_I1_out=AND(g47555_I0_out,n_2643)
g40376_I1_out=AND(g40376_I0_out,n_10253)
g43035_OUT2_Y_1=AND(n_8518,n_8899)
g37616_OUT2_Y_1=AND(n_9912,n_9193)
g43017_OUT1_Y_1=AND(g43017_X_S0_1,n_783)
g43055_OUT1_Y_1=AND(g43055_X_S0_1,n_6931)
g48843_I1_out=AND(n_790,\u4_u0_buf0_orig_19_)
g39584_OUT2_Y_1=AND(u1_u2_word_done,mdout_219)
g39769_I1_out=AND(g39769_I0_out,n_5436)
g55067_OUT2_Y_1=AND(n_14385,n_13752)
g48570_I0_out=AND(n_6099,n_5087)
g48793_I1_out=AND(n_924,u4_u0_int_stat_956)
g42256_I1_out=AND(n_9430,n_8995)
g39383_OUT2_Y_1=AND(n_11854,wb_addr_i_16_)
g38226_I0_out=AND(n_10369,n_7626)
g41361_I1_out=AND(g41361_I0_out,n_10911)
n_10928=AND(n_10434,u4_ep2_csr_1938)
g39488_I0_out=AND(n_1269,n_2375)
g38294_OUT1_Y_1=AND(g38294_X_S0_1,n_13720)
g43086_OUT2_Y_1=AND(n_7900,n_8629)
g43583_I0_out=AND(n_9050,n_8915)
g45403_I1_out=AND(n_7679,n_7617)
n_3858=AND(n_3859,n_3181)
n_3854=AND(n_3853,n_3855)
g47924_OUT1_Y_1=AND(g47924_X_S0_1,sram_data_i_29_)
g43003_OUT2_Y_1=AND(n_8812,n_9309)
g41440_OUT2_Y_1=AND(n_9462,sram_data_i_6_)
g43541_I0_out=AND(n_9088,u4_ep3_csr_1956)
g41430_OUT2_Y_1=AND(n_9462,sram_data_i_20_)
g37556_I1_out=AND(g37556_I0_out,n_12906)
g40444_OUT2_Y_1=AND(n_11381,u1_u2_dtmp_r_67)
g45217_I0_out=AND(n_5182,n_5847)
g44620_OUT1_Y_1=AND(g44620_X_S0_1,idin_344)
g42258_I1_out=AND(n_9430,n_8990)
g43001_OUT2_Y_1=AND(n_8812,n_9822)
g45685_I0_out=AND(n_5159,n_6213)
g38019_OUT1_Y_1=AND(g38019_X_S0_1,n_6997)
g38900_I0_out=AND(n_7770,n_12163)
g45688_I0_out=AND(n_4993,n_5847)
g47797_I1_out=AND(n_7611,n_4445)
g40449_OUT2_Y_1=AND(n_9590,n_7915)
g42329_I1_out=AND(n_8865,n_7589)
g42636_I0_out=AND(n_6402,n_6751)
g45434_I1_out=AND(n_7679,n_7586)
g48854_I1_out=AND(\u4_u1_dma_in_cnt_10_,n_1203)
g42237_OUT1_Y_1=AND(g42237_X_S0_1,\u4_u0_dma_out_cnt_6_)
g37752_OUT2_Y_1=AND(n_9328,n_7984)
g44707_OUT1_Y_1=AND(g44707_X_S0_1,n_2589)
g40866_I0_out=AND(n_9977,wb_data_i_27_)
g48811_I0_out=AND(n_1010,u4_u3_int_stat)
g38862_I0_out=AND(u4_u0_ep_match_r,int_upid_set)
g46435_I0_out=AND(n_4304,n_4348)
g37553_I0_out=AND(n_12948,n_12953)
g47614_I0_out=AND(n_2288,n_2101)
g47945_OUT2_Y_1=AND(n_3118,u1_u2_rd_buf_184)
g37427_OUT1_Y_1=AND(g37427_X_S0_1,n_13103)
g42317_I0_out=AND(n_10355,idin_338)
n_2140=AND(n_415,n_2185)
g45410_I0_out=AND(n_7685,n_7205)
g47729_I0_out=AND(n_8566,n_4462)
g45983_OUT1_Y_1=AND(g45983_X_S0_1,n_3649)
g47915_OUT1_Y_1=AND(g47915_X_S0_1,sram_data_i_25_)
g43530_I1_out=AND(n_9097,n_10415)
g44517_I0_out=AND(n_5255,n_3153)
g37755_OUT2_Y_1=AND(n_8812,n_9800)
g45983_OUT2_Y_1=AND(n_3455,n_2018)
g47863_OUT1_Y_1=AND(g47863_X_S0_1,sram_data_i_7_)
g37464_I1_out=AND(n_12930,n_6698)
g43643_I1_out=AND(g43643_I0_out,n_9557)
g43532_I0_out=AND(n_11279,u4_ep3_csr_1971)
g44658_OUT2_Y_1=AND(n_9328,n_8564)
g46727_I0_out=AND(n_2664,n_2577)
g40429_I0_out=AND(u1_u2_dtmp_r_71,n_11978)
g42972_OUT2_Y_1=AND(wb_addr_i_17_,sram_data_i_12_)
g48895_OUT1_Y_1=AND(g48895_X_S0_1,n_8676)
g39405_OUT1_Y_1=AND(g39405_X_S0_1,mdout_213)
g45914_I0_out=AND(n_4541,n_5246)
n_4036=AND(n_4844,n_4046)
g48837_I0_out=AND(n_968,\u4_u2_dma_in_cnt_6_)
g39216_OUT1_Y_1=AND(g39216_X_S0_1,\u1_u3_new_size_4_)
g40719_I0_out=AND(n_3508,n_3522)
g47784_I1_out=AND(n_9062,n_3977)
g43302_I0_out=AND(n_5031,n_3213)
n_3816=AND(n_3328,\u4_u3_dma_in_cnt_2_)
g43276_I0_out=AND(n_5865,n_6232)
g47773_I0_out=AND(n_7232,n_4462)
g43095_OUT1_Y_1=AND(g43095_X_S0_1,n_3494)
g43093_OUT1_Y_1=AND(g43093_X_S0_1,n_6600)
g48747_I1_out=AND(g48747_I0_out,n_3712)
g42199_I0_out=AND(n_9430,n_8940)
g43049_OUT2_Y_1=AND(n_8518,n_9831)
g43087_OUT1_Y_1=AND(g43087_X_S0_1,n_6591)
n_11065=AND(n_10531,u4_ep2_csr_1938)
g44568_I1_out=AND(g44568_I0_out,n_5611)
g47881_OUT2_Y_1=AND(n_2377,u1_u2_rd_buf_154)
g43092_OUT1_Y_1=AND(g43092_X_S0_1,n_6587)
g43060_OUT2_Y_1=AND(n_9912,n_8914)
g44677_OUT1_Y_1=AND(g44677_X_S0_1,idin_349)
n_3216=AND(n_2379,n_2319)
g42974_OUT1_Y_1=AND(g42974_X_S0_1,rf2wb_d_540)
g42566_I0_out=AND(n_6054,n_6027)
g42632_I0_out=AND(n_7360,n_6760)
n_10563=AND(n_9846,u4_ep3_csr_1969)
g45429_I1_out=AND(n_7679,n_7160)
g40904_I0_out=AND(n_10481,wb_data_i_23_)
n_795=AND(\u4_u1_dma_in_cnt_2_,\u4_u1_dma_in_cnt_3_)
n_3273=AND(n_2674,n_3323)
g42298_OUT1_Y_1=AND(g42298_X_S0_1,n_115)
g47605_I0_out=AND(n_3144,buf_149)
g41435_OUT1_Y_1=AND(g41435_X_S0_1,rf2wb_d_553)
g47874_OUT2_Y_1=AND(n_2377,u1_u2_rd_buf_152)
g46353_I0_out=AND(n_3906,n_4383)
g43091_OUT2_Y_1=AND(n_7900,n_9549)
g37822_OUT2_Y_1=AND(n_8812,n_10038)
g42024_I0_out=AND(n_8799,u4_u0_ep_match_r)
g47576_I1_out=AND(g47576_I0_out,n_735)
g47745_I1_out=AND(u4_ep2_csr_1928,n_3975)
g42637_I0_out=AND(n_6401,n_6749)
g37668_OUT1_Y_1=AND(g37668_X_S0_1,n_6983)
g42339_I0_out=AND(n_10003,idin_337)
g47928_OUT2_Y_1=AND(n_3118,u1_u2_rd_buf_158)
g39592_OUT1_Y_1=AND(g39592_X_S0_1,u1_u2_dtmp_r_81)
g42188_I1_out=AND(g42188_I0_out,n_5546)
g42536_I0_out=AND(n_6340,n_6887)
g47795_I0_out=AND(n_7150,n_4462)
g43076_OUT1_Y_1=AND(g43076_X_S0_1,n_6626)
g47719_I1_out=AND(n_6704,n_3975)
g46532_I0_out=AND(n_3699,n_2410)
g45044_I0_out=AND(n_5190,n_5944)
g37783_I0_out=AND(n_10953,wb_data_i_11_)
g44569_I1_out=AND(g44569_I0_out,n_5609)
g44576_OUT2_Y_1=AND(n_4833,n_1816)
g42205_OUT1_Y_1=AND(g42205_X_S0_1,rf2wb_d_536)
g39596_OUT2_Y_1=AND(u1_u2_word_done,mdout_230)
g45379_I0_out=AND(n_7685,n_7243)
g45415_I1_out=AND(n_7679,n_7194)
g38141_OUT1_Y_1=AND(g38141_X_S0_1,n_12359)
n_918=AND(n_701,\u4_u0_dma_in_cnt_3_)
g42959_I0_out=AND(u4_int_srca_685,n_6475)
g41408_OUT1_Y_1=AND(g41408_X_S0_1,n_4118)
g42541_I0_out=AND(n_6332,n_6881)
g42345_I0_out=AND(n_10003,idin_342)
n_11815=AND(n_5846,n_11821)
g43570_I1_out=AND(n_9097,n_9071)
g42935_I0_out=AND(n_7789,n_5377)
g45202_I1_out=AND(g45202_I0_out,n_2247)
g45382_I1_out=AND(n_7249,n_7241)
g39580_I0_out=AND(n_8779,\u4_u1_dma_in_cnt_10_)
g54522_I0_out=AND(n_13790,n_11078)
g43048_OUT1_Y_1=AND(g43048_X_S0_1,\u4_u1_buf0_orig_27_)
g43623_I0_out=AND(n_11279,n_6704)
g44630_OUT1_Y_1=AND(g44630_X_S0_1,idin_336)
g47599_I0_out=AND(n_2246,n_2290)
g37911_I0_out=AND(n_8865,n_7260)
g42475_I0_out=AND(n_6052,n_6050)
g47734_I1_out=AND(n_8906,n_4442)
g45450_OUT1_Y_1=AND(g45450_X_S0_1,u1_u0_token_crc5)
g43589_I0_out=AND(n_11279,n_8543)
g47631_I1_out=AND(g47631_I0_out,n_3067)
g37666_OUT1_Y_1=AND(g37666_X_S0_1,n_6427)
g40912_I0_out=AND(n_10481,wb_data_i_3_)
g47827_I1_out=AND(n_7616,n_4442)
g40793_OUT1_Y_1=AND(g40793_X_S0_1,n_5129)
g39607_OUT2_Y_1=AND(u1_u2_word_done,mdout_240)
g42238_OUT1_Y_1=AND(g42238_X_S0_1,\u4_u0_dma_out_cnt_7_)
g42952_I0_out=AND(n_13743,n_720)
g39606_OUT1_Y_1=AND(g39606_X_S0_1,u1_u2_dtmp_r_93)
g46331_I0_out=AND(n_4404,n_3973)
g42965_I1_out=AND(n_6564,n_6219)
g47895_I0_out=AND(u1_u2_dtmp_r_89,n_3924)
g39595_OUT2_Y_1=AND(u1_u2_word_done,mdout_229)
g37667_OUT2_Y_1=AND(n_8812,n_9901)
g37450_I1_out=AND(g37450_I0_out,n_12596)
g45389_I0_out=AND(n_7685,n_6667)
g45208_I1_out=AND(g45208_I0_out,n_4996)
n_1666=AND(n_1665,n_1664)
g43551_I1_out=AND(n_9107,buf_184)
g42971_OUT2_Y_1=AND(n_9730,n_1845)
g45980_I0_out=AND(n_9867,n_5367)
g38546_I1_out=AND(n_10624,n_9423)
g42990_OUT1_Y_1=AND(g42990_X_S0_1,n_6361)
g46004_I0_out=AND(n_7535,n_1581)
g44951_I0_out=AND(n_5183,n_5944)
n_4189=AND(n_1598,n_1859)
g43411_I0_out=AND(n_4735,n_2592)
g39374_OUT2_Y_1=AND(wb_addr_i_17_,sram_data_i_3_)
g43133_I1_out=AND(n_9151,n_3347)
g42351_I1_out=AND(n_10369,n_7243)
g47746_I0_out=AND(n_8965,n_4462)
g42969_OUT1_Y_1=AND(g42969_X_S0_1,\u4_u0_dma_in_cnt_0_)
g43382_I0_out=AND(buf_184,n_13885)
g47889_OUT1_Y_1=AND(g47889_X_S0_1,sram_data_i_25_)
g47912_OUT2_Y_1=AND(n_3118,u1_u2_rd_buf_178)
g44518_I0_out=AND(n_2924,\u4_u3_dma_out_cnt_3_)
g37555_I1_out=AND(g37555_I0_out,n_12934)
g46530_I0_out=AND(n_4100,n_3380)
g37909_I0_out=AND(n_9430,n_9005)
g47907_OUT1_Y_1=AND(g47907_X_S0_1,u1_u2_dtmp_r_70)
n_10395=AND(n_9619,n_9758)
g39612_OUT2_Y_1=AND(u1_u2_word_done,mdout_216)
g40027_OUT1_Y_1=AND(g40027_X_S0_1,n_2275)
g46609_I4_out=AND(g46609_I1_out,g46609_I3_out)
g38328_I1_out=AND(g38328_I0_out,n_13009)
g37441_OUT2_Y_1=AND(n_13104,n_12946)
g45227_I0_out=AND(n_4871,n_5847)
g42290_OUT2_Y_1=AND(n_8635,n_115)
g45661_I0_out=AND(n_5439,n_6213)
g38365_OUT2_Y_1=AND(u1_u3_out_to_small_r,n_9030)
g47831_I1_out=AND(n_8584,n_3977)
g47658_I0_out=AND(n_2253,n_1615)
g40031_OUT2_Y_1=AND(n_9730,n_6586)
g39203_I0_out=AND(n_11738,n_11633)
g39388_OUT1_Y_1=AND(g39388_X_S0_1,mdout_225)
g41390_I1_out=AND(g41390_I0_out,n_10381)
g47802_I1_out=AND(n_8894,n_4450)
g47783_I1_out=AND(n_1050,n_4355)
g47804_I0_out=AND(n_698,n_4355)
g48633_I0_out=AND(\u4_u1_dma_out_cnt_1_,\u4_u1_dma_out_cnt_0_)
g40466_I1_out=AND(n_4497,u1_hms_clk)
g42334_I0_out=AND(n_9721,n_5354)
g43004_OUT2_Y_1=AND(n_8812,n_9819)
g41400_OUT1_Y_1=AND(g41400_X_S0_1,n_4232)
g43592_I1_out=AND(n_9143,n_9030)
n_12372=AND(n_13652,u1_sizu_c_398)
g47155_I1_out=AND(n_127,LineState_pad_i_1_)
g43572_I1_out=AND(n_9097,n_8850)
g38292_I1_out=AND(n_4509,u1_u1_send_data_r2)
g47556_I0_out=AND(n_2722,n_1711)
g39592_OUT2_Y_1=AND(u1_u2_word_done,mdout_227)
g39796_OUT2_Y_1=AND(n_10366,n_9354)
g43137_I1_out=AND(n_7390,wb_data_i_1_)
n_11229=AND(n_10684,u4_ep2_csr_1938)
g48813_I0_out=AND(n_1211,u4_u1_int_stat_944)
g39180_I1_out=AND(g39180_I0_out,n_12036)
g41373_I0_out=AND(n_5655,n_9756)
g40424_I0_out=AND(u1_u2_dtmp_r_90,n_11381)
g45355_I0_out=AND(n_7685,u4_ep1_csr_1919)
g38472_I1_out=AND(g38472_I0_out,n_12998)
g40782_I1_out=AND(g40782_I0_out,n_10692)
g42206_OUT1_Y_1=AND(g42206_X_S0_1,rf2wb_d_534)
g48879_I1_out=AND(n_5849,frm_nat)
g38270_OUT1_Y_1=AND(g38270_X_S0_1,n_592)
g38952_I0_out=AND(n_7700,n_5706)
g43110_I1_out=AND(n_7053,wb_data_i_0_)
g40435_I0_out=AND(n_9567,\u5_state_2_)
g39371_OUT2_Y_1=AND(wb_addr_i_17_,sram_data_i_0_)
g47675_I1_out=AND(n_7677,n_4442)
g43579_I0_out=AND(n_9088,n_8928)
g45424_I0_out=AND(n_7685,n_7170)
g48812_I1_out=AND(n_1215,u4_u2_int_stat_948)
g42270_I0_out=AND(n_9221,idin_323)
g46424_I0_out=AND(n_2844,n_3601)
n_4847=AND(u1_u3_pid_IN_r,u1_u3_pid_SETUP_r)
g47919_OUT2_Y_1=AND(n_3118,u1_u2_rd_buf_173)
g40362_I0_out=AND(n_7300,n_9270)
g42727_I0_out=AND(n_6302,n_6692)
g46366_I0_out=AND(n_4148,n_4130)
g43564_I1_out=AND(n_9143,buf_145)
g44688_OUT1_Y_1=AND(g44688_X_S0_1,idin_339)
g37669_OUT2_Y_1=AND(n_7900,n_9358)
n_2081=AND(n_2070,n_1731)
g43142_I0_out=AND(n_7389,funct_adr_195)
g47735_I1_out=AND(n_7617,n_4445)
g39056_I0_out=AND(u1_frame_no_same,frm_nat_384)
g40445_OUT2_Y_1=AND(n_11381,u1_u2_dtmp_r_68)
g37789_I0_out=AND(n_10481,wb_data_i_11_)
g44553_I1_out=AND(n_5866,n_4165)
g40430_I0_out=AND(u1_u2_dtmp_r_72,n_11978)
g48734_I0_out=AND(n_1122,u4_ep3_csr_1972)
g41912_I0_out=AND(n_9246,u4_u2_ep_match_r)
g39011_OUT1_Y_1=AND(g39011_X_S0_1,n_8727)
g44693_OUT2_Y_1=AND(n_9548,n_8014)
g67_I0_out=AND(n_8727,n_2553)
g43133_I0_out=AND(n_9150,n_3348)
g40890_I0_out=AND(n_10728,wb_data_i_30_)
g47824_I1_out=AND(n_1220,n_4355)
g48830_I0_out=AND(n_238,\u4_u2_dma_in_cnt_2_)
g43023_OUT2_Y_1=AND(n_10366,n_3915)
n_2136=AND(n_6475,\u4_int_srcb_7_)
g48842_I1_out=AND(n_194,\u4_u0_dma_in_cnt_2_)
g47783_I0_out=AND(n_3975,u4_ep3_csr_1982)
g44623_OUT2_Y_1=AND(n_8925,n_8913)
g47588_I0_out=AND(n_2297,n_2115)
g41381_I0_out=AND(n_9559,n_11152)
g39041_I0_out=AND(n_1401,n_3284)
g48804_I0_out=AND(\u4_inta_msk_6_,\u4_int_srcb_6_)
n_2663=AND(n_2662,n_2661)
g45428_I1_out=AND(n_7234,n_7163)
g47552_I0_out=AND(n_2645,n_960)
g38153_I1_out=AND(n_12930,u1_u1_crc_294)
g42228_OUT2_Y_1=AND(n_9590,n_5709)
g42977_OUT2_Y_1=AND(n_10024,n_8931)
g42311_OUT2_Y_1=AND(n_8635,n_161)
g42844_I0_out=AND(n_6916,n_6693)
g40873_I0_out=AND(n_10728,wb_data_i_0_)
g39423_OUT1_Y_1=AND(g39423_X_S0_1,mdout_235)
g39372_OUT1_Y_1=AND(g39372_X_S0_1,rf2wb_d_526)
g39404_OUT2_Y_1=AND(n_11882,wb_data_i_5_)
g44862_I1_out=AND(g44862_I0_out,n_5556)
g40433_OUT2_Y_1=AND(u4_u1_r5,n_9762)
g41452_OUT2_Y_1=AND(n_9590,n_7407)
g38470_I1_out=AND(g38470_I0_out,n_13000)
g45253_I1_out=AND(g45253_I0_out,n_3161)
n_11297=AND(n_10676,u4_ep1_csr_1907)
n_4773=AND(n_4527,n_4775)
g47607_I1_out=AND(g47607_I0_out,n_1121)
g41388_I1_out=AND(g41388_I0_out,n_10609)
g47903_I0_out=AND(u1_u2_dtmp_r_88,n_3924)
g43013_OUT1_Y_1=AND(g43013_X_S0_1,n_6801)
g40908_I0_out=AND(n_10481,wb_data_i_27_)
g37748_OUT2_Y_1=AND(n_9823,n_7604)
g47622_I0_out=AND(n_2280,n_1706)
g43547_I1_out=AND(n_9107,n_610)
g45394_I0_out=AND(n_7685,n_7637)
g44707_OUT2_Y_1=AND(n_4945,n_2590)
g47893_I0_out=AND(u1_u2_dtmp_r_91,n_3924)
n_14254=AND(n_14252,n_14253)
g40448_OUT1_Y_1=AND(g40448_X_S0_1,\u4_u3_dma_in_cnt_10_)
g48818_I0_out=AND(n_1049,u4_u3_int_stat_960)
g40865_I0_out=AND(n_9977,wb_data_i_26_)
g42282_I1_out=AND(n_8635,\u1_u0_crc16_sum_3_)
g45531_OUT1_Y_1=AND(g45531_X_S0_1,n_9030)
g43546_I0_out=AND(n_11279,n_6156)
g48837_I1_out=AND(n_2573,n_5816)
g40439_OUT2_Y_1=AND(n_11381,u1_u2_dtmp_r)
g43590_I0_out=AND(n_11279,n_9035)
g48774_I1_out=AND(n_1061,u4_u2_int_stat_944)
g43098_OUT1_Y_1=AND(g43098_X_S0_1,\u4_u2_dma_out_cnt_2_)
g42325_I1_out=AND(n_8865,n_7256)
g43238_I0_out=AND(n_8873,n_8546)
g47671_I0_out=AND(n_2244,n_2243)
g46482_I0_out=AND(n_3712,n_1474)
g47714_I0_out=AND(n_8592,n_4462)
g39780_OUT1_Y_1=AND(g39780_X_S0_1,n_11902)
g43574_I0_out=AND(n_11279,n_9060)
g41445_OUT2_Y_1=AND(n_9462,sram_data_i_24_)
g39736_I0_out=AND(n_7403,\u4_u2_dma_in_cnt_6_)
g45361_I1_out=AND(n_7679,n_2520)
g44853_I1_out=AND(g44853_I0_out,n_5082)
g38147_OUT1_Y_1=AND(g38147_X_S0_1,n_12197)
n_3857=AND(n_3856,n_3914)
g40433_OUT1_Y_1=AND(g40433_X_S0_1,n_5093)
n_12094=AND(n_10830,n_11517)
g46549_I0_out=AND(n_3738,n_2756)
g40025_OUT2_Y_1=AND(n_9590,n_6645)
g55099_OUT2_Y_1=AND(n_12610,\u1_u2_last_buf_adr_12_)
g48822_I0_out=AND(n_1206,u4_u3_int_stat)
g42669_I0_out=AND(n_5999,n_6077)
g47731_I1_out=AND(u4_ep1_csr_1895,n_3975)
g46491_I0_out=AND(n_3715,n_1731)
g43558_I0_out=AND(n_11279,n_8887)
g45605_I0_out=AND(n_4832,n_5560)
g37995_OUT2_Y_1=AND(n_8925,n_9060)
g37823_OUT1_Y_1=AND(g37823_X_S0_1,n_6980)
g43529_I1_out=AND(n_9143,csr_110)
g37781_I0_out=AND(n_9977,wb_data_i_15_)
g40787_I0_out=AND(n_7110,\u4_u1_dma_in_cnt_2_)
g48745_I1_out=AND(g48745_I0_out,n_3715)
g45359_I1_out=AND(n_7679,u4_ep0_csr_1892)
g43019_OUT2_Y_1=AND(n_9912,n_8895)
g38759_I1_out=AND(g38759_I0_out,n_12516)
g40835_I0_out=AND(n_10953,wb_data_i_21_)
g47804_I1_out=AND(u4_ep3_csr_1975,n_3975)
g38237_I0_out=AND(n_5967,n_6003)
g37671_I1_out=AND(n_12947,n_13148)
g42915_I0_out=AND(n_3484,n_6537)
g42163_I1_out=AND(g42163_I0_out,n_9447)
g43634_OUT1_Y_1=AND(g43634_X_S0_1,n_926)
g43602_I0_out=AND(n_11279,n_9003)
g41435_OUT2_Y_1=AND(wb_addr_i_17_,sram_data_i_28_)
g47820_I0_out=AND(n_737,n_4355)
n_12951=AND(n_12851,n_12718)
g47846_I0_out=AND(n_7601,n_4462)
g38366_OUT2_Y_1=AND(u1_u3_out_to_small_r,n_9027)
g39013_OUT1_Y_1=AND(g39013_X_S0_1,n_10268)
g42227_OUT2_Y_1=AND(n_9590,n_4744)
g38606_I1_out=AND(g38606_I0_out,n_12818)
g44617_OUT2_Y_1=AND(n_6544,n_8928)
g42183_I1_out=AND(g42183_I0_out,n_7794)
g38000_OUT1_Y_1=AND(g38000_X_S0_1,idin_331)
g44689_OUT2_Y_1=AND(n_9548,n_8578)
g39755_I1_out=AND(g39755_I0_out,n_5394)
g45757_I0_out=AND(n_5147,n_6213)
g42350_I1_out=AND(n_9996,n_7199)
g39402_OUT2_Y_1=AND(n_11887,wb_addr_i_9_)
g42934_I0_out=AND(n_7789,n_5423)
g38149_OUT2_Y_1=AND(u1_u3_out_to_small_r,n_9067)
g40451_OUT2_Y_1=AND(n_10366,n_7913)
g40262_I1_out=AND(g40262_I0_out,n_10256)
g38807_I1_out=AND(g38807_I0_out,n_14458)
g46398_I0_out=AND(n_4324,n_3987)
g42233_OUT1_Y_1=AND(g42233_X_S0_1,\u4_u0_dma_in_cnt_4_)
g42479_I0_out=AND(n_6044,n_6015)
g39600_OUT1_Y_1=AND(g39600_X_S0_1,u1_u2_dtmp_r_88)
g43622_I1_out=AND(n_9107,n_8820)
g45330_I0_out=AND(n_6562,n_721)
g39772_I1_out=AND(g39772_I0_out,n_5399)
g42534_I0_out=AND(n_6341,n_6695)
g40871_I0_out=AND(n_9977,wb_data_i_8_)
g44521_I0_out=AND(n_5062,n_6239)
g44587_I1_out=AND(g44587_I0_out,n_8548)
g44573_I0_out=AND(n_2878,n_5690)
g42774_I0_out=AND(n_6061,n_6029)
g55069_OUT1_Y_1=AND(g55069_X_S0_1,n_13752)
g42241_OUT1_Y_1=AND(g42241_X_S0_1,n_5657)
g43618_I1_out=AND(n_9097,n_8830)
n_1310=AND(n_695,\u4_u1_dma_out_cnt_7_)
g45381_I0_out=AND(n_7685,n_7649)
g41454_OUT2_Y_1=AND(n_10014,n_7405)
g40729_I0_out=AND(n_3516,n_3559)
g47862_OUT1_Y_1=AND(g47862_X_S0_1,sram_data_i_31_)
g42348_I1_out=AND(n_10369,n_7254)
g44618_OUT2_Y_1=AND(n_8925,n_8926)
g42533_I0_out=AND(n_6303,n_6889)
g47725_I0_out=AND(n_8971,n_4462)
g41385_I1_out=AND(g41385_I0_out,n_10612)
n_9559=AND(u1_idma_done,\u1_u3_state_5_)
g48827_I0_out=AND(buf_177,n_14407)
g47944_OUT1_Y_1=AND(g47944_X_S0_1,u1_u2_dtmp_r_68)
g38007_OUT2_Y_1=AND(n_9829,n_7684)
g44635_OUT1_Y_1=AND(g44635_X_S0_1,idin_332)
g47857_I1_out=AND(n_8580,n_4450)
g47610_I0_out=AND(n_3068,buf_182)
g47913_OUT1_Y_1=AND(g47913_X_S0_1,u1_u2_dtmp_r)
g43551_I0_out=AND(n_11279,n_9082)
g40832_I0_out=AND(n_10953,wb_data_i_19_)
g54458_I0_out=AND(u1_u3_size_next_r_70,n_14080)
g41349_I0_out=AND(n_7699,n_8103)
g40757_I0_out=AND(n_7947,n_6239)
g44572_I1_out=AND(g44572_I0_out,n_5071)
g45332_I1_out=AND(g45332_I0_out,n_4624)
g40400_I0_out=AND(n_11381,n_1173)
g43642_OUT1_Y_1=AND(g43642_X_S0_1,n_9867)
g42976_OUT2_Y_1=AND(n_10024,n_8903)
g39573_OUT1_Y_1=AND(g39573_X_S0_1,n_5607)
n_6163=AND(n_566,n_5385)
g47549_I1_out=AND(g47549_I0_out,n_2638)
g45391_I1_out=AND(n_7679,n_7641)
g38027_OUT1_Y_1=AND(g38027_X_S0_1,n_6604)
g45451_OUT2_Y_1=AND(n_7577,n_8680)
n_6547=AND(n_6171,n_4766)
g54561_OUT1_Y_1=AND(g54561_X_S0_1,n_13935)
g38813_I0_out=AND(n_4174,n_12474)
g45400_I1_out=AND(n_7679,n_7220)
g43535_I1_out=AND(n_9097,csr_118)
g47921_OUT2_Y_1=AND(n_3567,n_891)
g43544_I0_out=AND(n_11279,u4_ep3_csr_1957)
g44631_OUT1_Y_1=AND(g44631_X_S0_1,idin_338)
g47896_I1_out=AND(g47896_I0_out,n_2241)
g45409_I1_out=AND(n_7679,n_7210)
g43235_I0_out=AND(n_8542,n_8876)
g46894_I1_out=AND(g46894_I0_out,n_3229)
g43121_I0_out=AND(n_7052,n_3302)
g38024_OUT2_Y_1=AND(n_8518,n_9188)
n_2330=AND(n_1635,\u4_u1_dma_out_cnt_10_)
g38367_OUT2_Y_1=AND(u1_u3_out_to_small_r,n_9020)
g40414_I0_out=AND(u1_u2_dtmp_r_80,n_11978)
g44622_OUT1_Y_1=AND(g44622_X_S0_1,idin_346)
g41398_I0_out=AND(n_4121,n_7094)
g39797_OUT2_Y_1=AND(n_10014,n_9353)
g47794_I1_out=AND(n_7989,n_3977)
g40013_I0_out=AND(n_3155,\u4_u0_dma_out_left_6_)
g39568_I4_out=AND(g39568_I1_out,g39568_I3_out)
g48846_I1_out=AND(n_2275,n_1245)
g45434_I0_out=AND(n_7685,n_7585)
g47866_OUT1_Y_1=AND(g47866_X_S0_1,sram_data_i_0_)
g39380_OUT1_Y_1=AND(g39380_X_S0_1,mdout_231)
g43584_I1_out=AND(n_9107,buf_153)
n_2865=AND(n_769,n_3291)
g42936_OUT1_Y_1=AND(g42936_X_S0_1,\u1_u0_state_2_)
n_2334=AND(n_1962,\u1_u3_state_5_)
g38855_I0_out=AND(u4_u2_ep_match_r,int_upid_set)
g42272_I0_out=AND(n_9221,idin_329)
g42255_I1_out=AND(n_9430,n_8998)
g43616_I0_out=AND(n_11279,n_8971)
g40802_I0_out=AND(n_10953,wb_data_i_28_)
g42080_I0_out=AND(n_8799,u4_u1_ep_match_r)
n_7548=AND(u4_u1_ep_match_r,out_to_small)
g39589_OUT2_Y_1=AND(u1_u2_word_done,mdout_224)
g38947_I0_out=AND(\u4_u3_buf0_orig_m3_7_,n_5736)
g40452_OUT2_Y_1=AND(n_10014,n_8522)
g39390_OUT1_Y_1=AND(g39390_X_S0_1,madr_206)
g45398_I1_out=AND(n_7679,n_7630)
g38905_I1_out=AND(n_12010,n_12535)
g44694_OUT2_Y_1=AND(n_9328,n_8028)
g47129_I1_out=AND(usb_attached,n_3646)
g38398_I1_out=AND(g38398_I0_out,n_12587)
g48761_I0_out=AND(n_2876,u4_ep3_csr_1975)
g41426_OUT1_Y_1=AND(g41426_X_S0_1,rf2wb_d_541)
n_9405=AND(n_9404,n_4521)
g41460_OUT1_Y_1=AND(g41460_X_S0_1,\u4_u1_dma_in_cnt_5_)
g45222_I0_out=AND(n_5177,n_5847)
g37665_OUT1_Y_1=AND(g37665_X_S0_1,u1_u3_buffer_full)
g47789_I0_out=AND(n_7958,n_4462)
g43032_OUT2_Y_1=AND(n_9730,n_3798)
g42302_OUT2_Y_1=AND(n_8635,n_135)
g42990_OUT2_Y_1=AND(n_9912,n_8901)
g43585_I0_out=AND(n_11279,n_8547)
g38029_OUT2_Y_1=AND(n_7900,n_9329)
n_11486=AND(n_10935,u4_ep0_csr_1876)
g46339_I0_out=AND(n_4398,n_4396)
n_3181=AND(n_1338,n_1337)
g42574_I0_out=AND(n_6089,n_6012)
g42270_I1_out=AND(n_9430,n_8969)
g38208_OUT1_Y_1=AND(g38208_X_S0_1,idin_324)
g47152_I1_out=AND(frm_nat_376,n_3303)
g45404_I0_out=AND(n_7685,n_7613)
g47819_I1_out=AND(n_1007,n_4355)
g39382_OUT1_Y_1=AND(g39382_X_S0_1,madr_208)
g42349_I1_out=AND(n_9996,n_7276)
g40855_I0_out=AND(n_9977,wb_data_i_17_)
g47637_I0_out=AND(n_3136,\u4_u1_dma_in_cnt_6_)
g47907_OUT2_Y_1=AND(n_3567,n_983)
g41438_OUT2_Y_1=AND(n_9462,sram_data_i_31_)
g38464_I1_out=AND(g38464_I0_out,n_12899)
g44535_I0_out=AND(n_2913,\u4_u0_dma_out_cnt_3_)
g47808_I0_out=AND(n_7078,\u4_u0_dma_out_cnt_10_)
n_4976=AND(n_3674,n_4570)
g45518_OUT2_Y_1=AND(n_8852,n_8858)
g40828_I0_out=AND(n_10953,wb_data_i_12_)
n_11615=AND(n_11677,n_11267)
g40903_I0_out=AND(n_10481,wb_data_i_22_)
g46280_I0_out=AND(n_2700,n_4119)
g45358_I1_out=AND(n_7679,u4_ep0_csr_1891)
g45801_I0_out=AND(n_2134,n_344)
n_2173=AND(n_420,n_2172)
g39404_OUT1_Y_1=AND(g39404_X_S0_1,mdout_214)
g44645_OUT1_Y_1=AND(g44645_X_S0_1,idin_342)
g54653_OUT2_Y_1=AND(n_5446,buf_175)
g47924_OUT2_Y_1=AND(n_3118,u1_u2_rd_buf_185)
n_11147=AND(n_13945,u1_adr)
g45303_I0_out=AND(n_3746,n_3175)
g42362_I0_out=AND(n_9669,idin_338)
n_4008=AND(n_2902,n_4007)
g40840_I0_out=AND(n_10953,wb_data_i_26_)
n_13452=AND(n_12337,n_12285)
g47942_OUT1_Y_1=AND(g47942_X_S0_1,sram_data_i_11_)
g43309_I0_out=AND(n_7763,u4_u0_ep_match_r)
g40369_I0_out=AND(n_11020,n_11019)
g43080_OUT2_Y_1=AND(n_7900,n_8630)
g44659_OUT2_Y_1=AND(n_6544,n_8897)
g45534_OUT2_Y_1=AND(n_8852,n_8824)
n_4129=AND(u4_ep0_csr_1863,n_1293)
g45390_I0_out=AND(n_7685,n_7231)
g47840_I1_out=AND(n_8930,n_3977)
g47758_I0_out=AND(n_7627,n_4462)
g47710_I1_out=AND(n_7202,n_4445)
g47861_OUT2_Y_1=AND(n_2377,u1_u2_rd_buf_136)
g47831_I0_out=AND(n_8562,n_4462)
g45349_OUT2_Y_1=AND(n_5545,n_5836)
g43425_I1_out=AND(g43425_I0_out,n_4564)
n_4971=AND(n_3680,n_4567)
g43008_OUT1_Y_1=AND(g43008_X_S0_1,\u4_u0_buf0_orig_27_)
g43016_OUT1_Y_1=AND(g43016_X_S0_1,n_6787)
g45520_OUT1_Y_1=AND(g45520_X_S0_1,n_9071)
g40413_I0_out=AND(u1_u2_dtmp_r_79,n_11381)
g47564_I1_out=AND(g47564_I0_out,n_2719)
n_13777=AND(n_14037,n_14041)
g42643_I0_out=AND(n_6739,n_6394)
g47709_I0_out=AND(n_7224,n_4462)
g38990_I2_out=AND(g38990_I0_out,g38990_I1_out)
g42523_I0_out=AND(n_6349,n_6896)
n_2090=AND(n_839,n_2089)
g43024_OUT1_Y_1=AND(g43024_X_S0_1,\u4_u0_dma_in_cnt_3_)
n_11820=AND(n_4229,n_11821)
g46010_I0_out=AND(n_7535,\u1_u0_pid_7_)
g46594_I1_out=AND(g46594_I0_out,n_3010)
g38222_OUT1_Y_1=AND(g38222_X_S0_1,idin_327)
g47922_OUT2_Y_1=AND(n_3118,u1_u2_rd_buf_175)
g47600_I0_out=AND(n_2826,\u4_u3_dma_in_cnt_4_)
g42969_OUT2_Y_1=AND(n_10366,n_2036)
g45403_I0_out=AND(n_7685,n_7616)
g40395_I1_out=AND(g40395_I0_out,n_10154)
g48793_I0_out=AND(n_999,u4_u0_int_stat_952)
g41443_OUT1_Y_1=AND(g41443_X_S0_1,n_1733)
g47860_OUT1_Y_1=AND(g47860_X_S0_1,sram_data_i_28_)
g43537_I1_out=AND(n_8993,n_5576)
g42324_I1_out=AND(n_8865,n_7232)
g48805_I0_out=AND(n_1223,u4_u1_int_stat)
g42671_I0_out=AND(n_5997,n_6075)
g38537_I0_out=AND(u1_u1_tx_first_r,n_12796)
g47836_I0_out=AND(n_998,n_4355)
g47881_OUT1_Y_1=AND(g47881_X_S0_1,sram_data_i_29_)
g43373_I0_out=AND(\u4_u3_buf0_orig_m3_5_,\u4_u3_dma_in_cnt_4_)
g37616_OUT1_Y_1=AND(g37616_X_S0_1,n_6989)
g42182_I1_out=AND(g42182_I0_out,n_7804)
g44711_OUT2_Y_1=AND(u0_u0_me_ps_2_5_us,n_3346)
g47801_I0_out=AND(n_8004,n_4462)
g43032_OUT1_Y_1=AND(g43032_X_S0_1,\u4_u2_dma_in_cnt_2_)
g48857_I0_out=AND(\u4_u2_dma_in_cnt_11_,n_744)
g41456_OUT1_Y_1=AND(g41456_X_S0_1,\u4_u3_dma_in_cnt_5_)
g47943_OUT1_Y_1=AND(g47943_X_S0_1,u1_u2_dtmp_r_65)
g42231_OUT1_Y_1=AND(g42231_X_S0_1,\u4_u3_dma_out_cnt_6_)
g40796_OUT2_Y_1=AND(u4_u1_r5,n_10015)
g42306_OUT1_Y_1=AND(g42306_X_S0_1,n_123)
g45432_I0_out=AND(n_7685,n_7588)
g47752_I0_out=AND(n_7215,n_4462)
g40853_I0_out=AND(n_9977,wb_data_i_12_)
g47701_I0_out=AND(n_1211,n_4355)
g39793_OUT1_Y_1=AND(g39793_X_S0_1,n_5725)
g40911_I0_out=AND(n_10481,wb_data_i_30_)
g42973_OUT2_Y_1=AND(n_9462,sram_data_i_13_)
g40431_OUT1_Y_1=AND(g40431_X_S0_1,n_4716)
g47687_I0_out=AND(n_8556,n_4462)
g38297_OUT1_Y_1=AND(g38297_X_S0_1,n_13035)
g44620_OUT2_Y_1=AND(n_8925,n_8920)
g46313_I0_out=AND(n_4339,n_4428)
n_7849=AND(n_7087,n_5068)
n_2392=AND(n_2391,\u1_hms_cnt_2_)
g42777_I0_out=AND(n_6097,n_5975)
g47797_I0_out=AND(n_7264,n_4462)
g42258_I0_out=AND(n_9221,idin_321)
g42249_OUT2_Y_1=AND(n_9730,n_5353)
g45330_I1_out=AND(n_4934,n_3625)
g46387_I0_out=AND(n_3895,n_4357)
g37752_OUT1_Y_1=AND(g37752_X_S0_1,idin_334)
n_11228=AND(n_10683,u4_ep2_csr_1938)
g38542_I0_out=AND(n_13483,n_13487)
g40466_I0_out=AND(n_5849,frm_nat_358)
n_5017=AND(n_3872,n_1455)
g41341_I0_out=AND(n_8094,n_8795)
g47863_OUT2_Y_1=AND(n_2377,u1_u2_rd_buf_132)
g54121_I1_out=AND(g54121_I0_out,n_13261)
g54457_I1_out=AND(g54457_I0_out,n_13729)
g42204_OUT2_Y_1=AND(n_9462,sram_data_i_10_)
n_10772=AND(n_10147,u4_ep3_csr_1969)
n_5163=AND(n_2678,n_4295)
g47917_OUT1_Y_1=AND(g47917_X_S0_1,sram_data_i_13_)
n_7929=AND(u4_u1_ep_match_r,uc_dpd_set)
g44958_I0_out=AND(n_4582,n_5317)
g45966_I0_out=AND(n_6194,n_1919)
g42971_OUT1_Y_1=AND(g42971_X_S0_1,\u4_u2_dma_in_cnt_0_)
g44677_OUT2_Y_1=AND(n_9829,n_7181)
g41899_I1_out=AND(g41899_I0_out,n_7117)
g40023_OUT1_Y_1=AND(g40023_X_S0_1,n_11230)
g47696_I1_out=AND(n_6667,n_3975)
g43139_I0_out=AND(n_7389,funct_adr_192)
g47561_I1_out=AND(g47561_I0_out,n_1424)
g46303_I0_out=AND(n_4310,n_3944)
g38853_I0_out=AND(n_12402,n_11153)
g40794_I0_out=AND(n_313,n_5690)
g42466_I0_out=AND(n_6322,n_5684)
g43400_I2_out=AND(g43400_I0_out,g43400_I1_out)
g37915_I0_out=AND(n_9662,n_8033)
g46448_I0_out=AND(n_4454,n_3980)
g45438_I1_out=AND(n_7249,n_6769)
n_11225=AND(n_10680,u4_ep2_csr_1938)
g48753_I1_out=AND(n_575,n_14407)
n_3303=AND(n_675,wb_addr_i_4_)
g44692_OUT2_Y_1=AND(n_9328,n_7999)
g40773_I0_out=AND(n_6139,\u4_u2_dma_in_cnt_2_)
g47710_I0_out=AND(n_7153,n_4462)
g39060_I0_out=AND(n_5237,n_5596)
g39419_OUT2_Y_1=AND(n_11879,wb_data_i_30_)
g39399_OUT2_Y_1=AND(n_11854,wb_data_i_8_)
g42648_I0_out=AND(n_6392,n_6734)
g47678_I0_out=AND(n_7254,n_4462)
g38275_OUT1_Y_1=AND(g38275_X_S0_1,u1_u1_crc_293)
n_9285=AND(n_9284,n_9561)
g39586_OUT1_Y_1=AND(g39586_X_S0_1,u1_u2_dtmp_r_75)
g42372_I1_out=AND(n_9662,n_8560)
g42371_I1_out=AND(n_9662,n_8623)
n_6121=AND(n_5337,n_4893)
g44558_I1_out=AND(g44558_I0_out,n_6166)
g37961_I0_out=AND(n_10481,wb_data_i_7_)
g42200_I0_out=AND(n_9430,n_8971)
g43029_OUT2_Y_1=AND(n_10366,n_5023)
g48631_I0_out=AND(\u4_u2_dma_out_cnt_1_,n_1137)
g43307_I0_out=AND(n_7763,u4_u2_ep_match_r)
g48716_I0_out=AND(u4_ep2_csr_1944,n_2876)
g40434_OUT2_Y_1=AND(u4_u2_r5,n_9460)
g39583_OUT2_Y_1=AND(u1_u2_word_done,mdout)
g41378_I0_out=AND(n_5690,n_5618)
g29_OUT2_Y_1=AND(n_13925,buf_146)
g44531_I0_out=AND(n_6195,n_5123)
g40405_OUT2_Y_1=AND(u4_u1_r5,n_10009)
g43603_I1_out=AND(n_9097,n_8844)
g42746_I0_out=AND(n_6666,n_6668)
n_1832=AND(\u1_u3_tx_data_to_cnt_4_,\u1_u3_tx_data_to_cnt_5_)
n_13675=AND(n_13672,n_13674)
g47636_I0_out=AND(n_2267,n_2089)
g47929_OUT1_Y_1=AND(g47929_X_S0_1,sram_data_i_1_)
g45213_I1_out=AND(g45213_I0_out,n_4965)
g43053_OUT1_Y_1=AND(g43053_X_S0_1,n_6943)
g44691_OUT2_Y_1=AND(n_9548,n_7980)
g43022_OUT2_Y_1=AND(n_10366,n_3716)
g47583_I0_out=AND(n_2301,n_2118)
g37674_I0_out=AND(n_12945,n_10567)
g47745_I0_out=AND(u4_u2_int_stat_956,n_4355)
g47821_I0_out=AND(n_7231,n_4462)
g47703_I0_out=AND(n_1232,n_4355)
n_13584=AND(n_13582,n_13583)
g47807_I0_out=AND(n_7162,n_4462)
g48852_I0_out=AND(n_1735,n_754)
g46422_I0_out=AND(n_4345,n_4416)
g40829_I0_out=AND(n_10953,wb_data_i_16_)
g55079_I0_out=AND(n_14406,n_14407)
g39995_I0_out=AND(\u1_u3_new_size_1_,csr_96)
g42176_I0_out=AND(n_10830,n_11074)
g43616_I1_out=AND(n_9097,n_5342)
g38232_I0_out=AND(n_9662,n_7958)
g39009_OUT1_Y_1=AND(g39009_X_S0_1,n_7918)
g47753_I0_out=AND(u4_u1_int_stat_960,n_4355)
g39613_OUT1_Y_1=AND(g39613_X_S0_1,u1_u2_dtmp_r_71)
g48776_I1_out=AND(n_3295,\u4_int_srcb_8_)
g39784_I1_out=AND(\u4_u3_buf0_orig_m3_11_,\u4_u3_dma_in_cnt_10_)
g45427_I1_out=AND(n_7679,n_7166)
g47749_I0_out=AND(n_7216,n_4462)
g43375_I0_out=AND(n_13132,n_1073)
n_4106=AND(n_3212,n_2173)
g45382_I0_out=AND(n_7685,n_7240)
g41453_OUT2_Y_1=AND(n_10366,n_7406)
g39626_I1_out=AND(n_8654,n_10407)
g43623_I1_out=AND(n_9107,csr)
g39616_OUT1_Y_1=AND(g39616_X_S0_1,n_5002)
g43796_I0_out=AND(n_5269,n_6230)
g43292_I0_out=AND(n_8545,n_7930)
g45326_I0_out=AND(n_4674,n_4187)
n_11565=AND(n_11135,u4_ep0_csr_1876)
g43531_I0_out=AND(n_9050,n_9113)
g44646_OUT2_Y_1=AND(n_9823,n_7203)
g48856_I0_out=AND(n_368,\u4_u3_dma_in_cnt_2_)
g42239_OUT1_Y_1=AND(g42239_X_S0_1,\u4_u1_dma_in_cnt_4_)
g47092_I1_out=AND(g47092_I0_out,n_4796)
g41193_I0_out=AND(n_1674,n_5740)
g38546_I0_out=AND(n_11325,n_11120)
g40025_OUT1_Y_1=AND(g40025_X_S0_1,n_3742)
g48791_I0_out=AND(n_1228,u4_u2_int_stat_960)
g44689_OUT1_Y_1=AND(g44689_X_S0_1,idin_341)
g47782_I0_out=AND(u4_ep0_csr_1890,n_3975)
g42568_I0_out=AND(n_6090,n_5983)
g48839_I0_out=AND(n_728,n_3576)
g38225_I0_out=AND(n_9996,n_7619)
g42674_I0_out=AND(n_5994,n_6072)
g42827_I0_out=AND(n_6412,n_6773)
g45389_I1_out=AND(n_7234,u4_ep0_csr_1878)
g47811_I1_out=AND(n_7197,n_4445)
g47626_I0_out=AND(n_2279,n_2278)
g41455_OUT1_Y_1=AND(g41455_X_S0_1,\u4_u2_dma_out_cnt_10_)
g39422_OUT1_Y_1=AND(g39422_X_S0_1,mdout_237)
g40756_I0_out=AND(n_7951,n_6239)
g47933_OUT2_Y_1=AND(n_3118,u1_u2_rd_buf_159)
n_4530=AND(n_3284,n_3283)
g40440_OUT1_Y_1=AND(g40440_X_S0_1,n_3429)
g39386_OUT2_Y_1=AND(n_11864,wb_data_i_18_)
g40411_I0_out=AND(u1_u2_dtmp_r_77,n_11978)
g38006_OUT1_Y_1=AND(g38006_X_S0_1,idin_331)
g43574_I1_out=AND(n_9107,n_8818)
g42329_I0_out=AND(n_10355,idin_322)
g39783_I1_out=AND(\u4_u2_buf0_orig_m3_11_,\u4_u2_dma_in_cnt_10_)
g42996_OUT2_Y_1=AND(n_8812,n_9313)
g41433_OUT2_Y_1=AND(wb_addr_i_17_,sram_data_i_26_)
n_2126=AND(n_399,n_2125)
g39408_OUT2_Y_1=AND(n_11848,wb_data_i_2_)
g43047_OUT2_Y_1=AND(n_8518,n_9533)
n_4293=AND(n_4292,n_4295)
g43563_I0_out=AND(n_11279,n_8940)
g43418_I1_out=AND(g43418_I0_out,n_4570)
g42286_I0_out=AND(n_9721,n_3704)
g48822_I1_out=AND(n_1207,u4_u3_int_stat_940)
g42263_I0_out=AND(n_9221,idin_344)
g42488_I0_out=AND(n_6708,n_6386)
g44614_OUT2_Y_1=AND(n_9328,n_7978)
g38021_OUT2_Y_1=AND(n_8812,n_9331)
n_8793=AND(n_7806,u2_wack_r)
g40027_OUT2_Y_1=AND(n_10366,n_6612)
g39388_OUT2_Y_1=AND(n_11848,wb_data_i_16_)
g37818_OUT2_Y_1=AND(n_10024,n_9252)
g38296_OUT2_Y_1=AND(u1_u3_out_to_small_r,n_9017)
g39061_OUT1_Y_1=AND(g39061_X_S0_1,n_12020)
n_4755=AND(\u4_u2_dma_in_cnt_4_,\u4_u2_dma_in_cnt_5_)
g47801_I1_out=AND(n_8612,n_4450)
g67_I1_out=AND(n_3485,n_13676)
g38292_I0_out=AND(n_7754,n_5095)
g47627_I0_out=AND(n_1858,n_1598)
n_5251=AND(n_4077,n_5250)
g47702_I1_out=AND(u4_ep3_csr_1972,n_3975)
g42368_I0_out=AND(n_9669,idin_343)
g40467_I1_out=AND(n_5026,u1_hms_clk)
n_3069=AND(buf_182,buf_183)
g44625_OUT1_Y_1=AND(g44625_X_S0_1,idin_322)
g40858_I0_out=AND(n_9977,wb_data_i_1_)
g37825_OUT1_Y_1=AND(g37825_X_S0_1,n_6935)
g47692_I0_out=AND(n_8988,n_4462)
g47905_I0_out=AND(u1_u2_dtmp_r_90,n_3924)
g47778_I0_out=AND(n_1066,n_4355)
g38138_OUT1_Y_1=AND(g38138_X_S0_1,n_12257)
g43097_OUT1_Y_1=AND(g43097_X_S0_1,\u4_u2_dma_out_cnt_1_)
g37817_OUT2_Y_1=AND(n_10024,n_9253)
g42982_OUT2_Y_1=AND(n_9912,n_8905)
g39216_OUT2_Y_1=AND(u1_u3_out_to_small_r,n_1781)
g43578_I0_out=AND(n_9050,n_8930)
g44678_OUT1_Y_1=AND(g44678_X_S0_1,idin_322)
g47748_I1_out=AND(n_8934,n_4450)
g42243_OUT2_Y_1=AND(n_10014,n_6103)
g47144_I0_out=AND(n_6475,\u4_int_srcb_6_)
g42775_I0_out=AND(n_6060,n_5977)
g44927_I0_out=AND(n_5181,n_5944)
g40724_I0_out=AND(n_3690,n_3520)
g41463_OUT2_Y_1=AND(n_9730,n_7056)
g39019_I0_out=AND(n_12255,n_610)
g47849_I0_out=AND(n_7200,n_4462)
g42292_OUT2_Y_1=AND(n_8635,n_168)
g43635_OUT2_Y_1=AND(n_8688,n_8689)
g47609_I0_out=AND(n_3144,buf_180)
g46332_I0_out=AND(n_3889,n_4823)
g47830_I1_out=AND(n_9073,n_3977)
g40014_I0_out=AND(n_3136,\u4_u1_dma_out_left_6_)
g43092_OUT2_Y_1=AND(n_7900,n_9303)
g43046_OUT1_Y_1=AND(g43046_X_S0_1,n_1917)
g48810_I0_out=AND(n_995,u4_u2_int_stat)
g38591_I1_out=AND(g38591_I0_out,n_9736)
n_3670=AND(n_4078,n_2673)
g47611_I0_out=AND(\u4_u3_dma_in_cnt_10_,n_473)
g43093_OUT2_Y_1=AND(n_7900,n_8628)
g39198_I0_out=AND(n_11644,n_11643)
g42567_I0_out=AND(n_6091,n_5988)
g47795_I1_out=AND(n_7656,n_4442)
g44934_I0_out=AND(n_5191,n_5944)
g44662_OUT1_Y_1=AND(g44662_X_S0_1,idin)
g41408_OUT2_Y_1=AND(u4_u1_r5,n_9903)
g42339_I1_out=AND(n_10369,n_7170)
g42336_I0_out=AND(n_10003,idin)
g41458_OUT2_Y_1=AND(n_10366,n_7058)
g43039_OUT1_Y_1=AND(g43039_X_S0_1,n_1736)
g43562_I0_out=AND(n_11279,n_8841)
g47719_I0_out=AND(u4_u3_int_stat,n_4355)
g47928_OUT1_Y_1=AND(g47928_X_S0_1,sram_data_i_2_)
g42298_OUT2_Y_1=AND(n_8635,n_123)
g43115_I1_out=AND(n_7053,wb_data_i_5_)
g43050_OUT2_Y_1=AND(n_8518,n_8890)
g41430_OUT1_Y_1=AND(g41430_X_S0_1,rf2wb_d_545)
g47939_OUT1_Y_1=AND(g47939_X_S0_1,u1_u2_dtmp_r_66)
n_2332=AND(wb_addr_i_5_,wb_addr_i_6_)
g39624_I4_out=AND(g39624_I1_out,g39624_I3_out)
g42966_I1_out=AND(n_7786,n_7524)
n_11086=AND(n_10436,u4_ep2_csr_1938)
g45694_I0_out=AND(n_5275,n_5847)
g42277_I1_out=AND(n_8635,\u1_u0_crc16_sum_13_)
g40228_I0_out=AND(n_9954,n_11232)
g47810_I1_out=AND(n_8913,n_3977)
g43611_I0_out=AND(n_9050,n_8982)
g46550_I0_out=AND(n_3736,n_3235)
g41401_OUT2_Y_1=AND(u4_u3_r5,n_9158)
n_11818=AND(n_5664,n_11821)
n_4100=AND(n_3181,n_2126)
g45379_I1_out=AND(n_7234,n_7244)
g38899_I0_out=AND(n_5235,n_12474)
n_1764=AND(n_623,\u1_u3_tx_data_to_cnt_2_)
g38141_OUT2_Y_1=AND(n_13835,n_6999)
g43570_I0_out=AND(n_11279,n_9069)
g48815_I1_out=AND(n_1066,u4_u1_int_stat_956)
g47537_I0_out=AND(u4_u2_dma_ack_clr1,u4_u2_dma_ack_wr1)
g42205_OUT2_Y_1=AND(wb_addr_i_17_,sram_data_i_11_)
g44641_OUT2_Y_1=AND(n_9823,n_7194)
