Analysis & Synthesis report for nios2_quartus2_project
Fri Mar 04 22:12:31 2016
Quartus Prime Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Parallel Compilation
  6. Analysis & Synthesis Source Files Read
  7. Analysis & Synthesis Resource Usage Summary
  8. Analysis & Synthesis Resource Utilization by Entity
  9. Analysis & Synthesis RAM Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_tck:the_lab4CPU_cpu_jtag_debug_module_tck|DRsize
 12. Registers Protected by Synthesis
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_register_bank_a_module:lab4CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_pgo1:auto_generated
 20. Source assignments for lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_register_bank_b_module:lab4CPU_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_qgo1:auto_generated
 21. Source assignments for lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_debug:the_lab4CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 22. Source assignments for lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_ocimem:the_lab4CPU_cpu_nios2_ocimem|lab4CPU_cpu_ociram_sp_ram_module:lab4CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_cng1:auto_generated
 23. Source assignments for lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_tck:the_lab4CPU_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 24. Source assignments for lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_tck:the_lab4CPU_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 25. Source assignments for lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_sysclk:the_lab4CPU_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 26. Source assignments for lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_sysclk:the_lab4CPU_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 27. Source assignments for lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 28. Source assignments for lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_r:the_lab4CPU_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 29. Source assignments for lab4CPU:cpu|lab4CPU_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ntk1:auto_generated
 30. Source assignments for lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_demux:cmd_demux
 31. Source assignments for lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 32. Source assignments for lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_demux:rsp_demux
 33. Source assignments for lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_demux_001:rsp_demux_001
 34. Source assignments for lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_demux_001:rsp_demux_002
 35. Source assignments for lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_demux:rsp_demux_003
 36. Source assignments for lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_demux:rsp_demux_004
 37. Source assignments for lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_demux:rsp_demux_005
 38. Source assignments for lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_demux:rsp_demux_006
 39. Source assignments for lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_demux:rsp_demux_007
 40. Source assignments for lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_demux:rsp_demux_008
 41. Source assignments for lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_demux:rsp_demux_009
 42. Source assignments for lab4CPU:cpu|altera_reset_controller:rst_controller
 43. Source assignments for lab4CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 44. Source assignments for lab4CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 45. Source assignments for sld_signaltap:auto_signaltap_0
 46. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_register_bank_a_module:lab4CPU_cpu_register_bank_a
 47. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_register_bank_a_module:lab4CPU_cpu_register_bank_a|altsyncram:the_altsyncram
 48. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_register_bank_b_module:lab4CPU_cpu_register_bank_b
 49. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_register_bank_b_module:lab4CPU_cpu_register_bank_b|altsyncram:the_altsyncram
 50. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_debug:the_lab4CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 51. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_ocimem:the_lab4CPU_cpu_nios2_ocimem|lab4CPU_cpu_ociram_sp_ram_module:lab4CPU_cpu_ociram_sp_ram
 52. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_ocimem:the_lab4CPU_cpu_nios2_ocimem|lab4CPU_cpu_ociram_sp_ram_module:lab4CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 53. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_tck:the_lab4CPU_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 54. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_tck:the_lab4CPU_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 55. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_sysclk:the_lab4CPU_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 56. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_sysclk:the_lab4CPU_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 57. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab4CPU_cpu_jtag_debug_module_phy
 58. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w|scfifo:wfifo
 59. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_r:the_lab4CPU_jtag_uart_scfifo_r|scfifo:rfifo
 60. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_onchip_mem:onchip_mem
 61. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_onchip_mem:onchip_mem|altsyncram:the_altsyncram
 62. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
 63. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
 64. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 65. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator
 66. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator
 67. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator
 68. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator
 69. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_output_s1_translator
 70. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_output_s1_translator
 71. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:load_output_s1_translator
 72. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator
 73. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmit_enable_output_s1_translator
 74. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
 75. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
 76. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 77. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 78. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 79. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent
 80. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor
 81. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo
 82. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent
 83. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 84. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo
 85. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_input_s1_agent
 86. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_input_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 87. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo
 88. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_recieved_input_s1_agent
 89. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_recieved_input_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 90. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo
 91. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_output_s1_agent
 92. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 93. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo
 94. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_output_s1_agent
 95. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 96. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo
 97. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:load_output_s1_agent
 98. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:load_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 99. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo
100. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_sent_input_s1_agent
101. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_sent_input_s1_agent|altera_merlin_burst_uncompressor:uncompressor
102. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo
103. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmit_enable_output_s1_agent
104. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmit_enable_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor
105. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo
106. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router:router|lab4CPU_mm_interconnect_0_router_default_decode:the_default_decode
107. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_001:router_001|lab4CPU_mm_interconnect_0_router_001_default_decode:the_default_decode
108. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_002:router_002|lab4CPU_mm_interconnect_0_router_002_default_decode:the_default_decode
109. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_003:router_003|lab4CPU_mm_interconnect_0_router_003_default_decode:the_default_decode
110. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_003:router_004|lab4CPU_mm_interconnect_0_router_003_default_decode:the_default_decode
111. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_002:router_005|lab4CPU_mm_interconnect_0_router_002_default_decode:the_default_decode
112. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_002:router_006|lab4CPU_mm_interconnect_0_router_002_default_decode:the_default_decode
113. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_002:router_007|lab4CPU_mm_interconnect_0_router_002_default_decode:the_default_decode
114. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_002:router_008|lab4CPU_mm_interconnect_0_router_002_default_decode:the_default_decode
115. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_002:router_009|lab4CPU_mm_interconnect_0_router_002_default_decode:the_default_decode
116. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_002:router_010|lab4CPU_mm_interconnect_0_router_002_default_decode:the_default_decode
117. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_002:router_011|lab4CPU_mm_interconnect_0_router_002_default_decode:the_default_decode
118. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
119. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
120. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
121. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
122. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
123. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
124. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
125. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
126. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
127. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
128. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
129. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
130. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
131. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
132. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
133. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
134. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
135. Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
136. Parameter Settings for User Entity Instance: lab4CPU:cpu|altera_reset_controller:rst_controller
137. Parameter Settings for User Entity Instance: lab4CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
138. Parameter Settings for User Entity Instance: lab4CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
139. Parameter Settings for User Entity Instance: transmitting:t|TstartBit:transmit_enable
140. Parameter Settings for User Entity Instance: receiving:r|startBit:start_bit
141. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
142. altsyncram Parameter Settings by Entity Instance
143. scfifo Parameter Settings by Entity Instance
144. Port Connectivity Checks: "lab4CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
145. Port Connectivity Checks: "lab4CPU:cpu|altera_reset_controller:rst_controller"
146. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
147. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
148. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
149. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_003:router_003|lab4CPU_mm_interconnect_0_router_003_default_decode:the_default_decode"
150. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_002:router_002|lab4CPU_mm_interconnect_0_router_002_default_decode:the_default_decode"
151. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_001:router_001|lab4CPU_mm_interconnect_0_router_001_default_decode:the_default_decode"
152. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router:router|lab4CPU_mm_interconnect_0_router_default_decode:the_default_decode"
153. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo"
154. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmit_enable_output_s1_agent"
155. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo"
156. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_sent_input_s1_agent"
157. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo"
158. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:load_output_s1_agent"
159. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo"
160. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_output_s1_agent"
161. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo"
162. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_output_s1_agent"
163. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo"
164. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_recieved_input_s1_agent"
165. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo"
166. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_input_s1_agent"
167. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo"
168. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent"
169. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo"
170. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent"
171. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
172. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
173. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
174. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
175. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmit_enable_output_s1_translator"
176. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator"
177. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:load_output_s1_translator"
178. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_output_s1_translator"
179. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_output_s1_translator"
180. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator"
181. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator"
182. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator"
183. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator"
184. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
185. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
186. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
187. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart"
188. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab4CPU_cpu_jtag_debug_module_phy"
189. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_sysclk:the_lab4CPU_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
190. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_sysclk:the_lab4CPU_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
191. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_pib:the_lab4CPU_cpu_nios2_oci_pib"
192. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_fifo:the_lab4CPU_cpu_nios2_oci_fifo|lab4CPU_cpu_nios2_oci_fifo_wrptr_inc:the_lab4CPU_cpu_nios2_oci_fifo_wrptr_inc"
193. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_dtrace:the_lab4CPU_cpu_nios2_oci_dtrace|lab4CPU_cpu_nios2_oci_td_mode:lab4CPU_cpu_nios2_oci_trc_ctrl_td_mode"
194. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_itrace:the_lab4CPU_cpu_nios2_oci_itrace"
195. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_dbrk:the_lab4CPU_cpu_nios2_oci_dbrk"
196. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_xbrk:the_lab4CPU_cpu_nios2_oci_xbrk"
197. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_debug:the_lab4CPU_cpu_nios2_oci_debug"
198. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci"
199. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_test_bench:the_lab4CPU_cpu_test_bench"
200. Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_cpu:cpu"
201. Port Connectivity Checks: "lab4CPU:cpu"
202. SignalTap II Logic Analyzer Settings
203. Post-Synthesis Netlist Statistics for Top Partition
204. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
205. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
206. Elapsed Time Per Partition
207. Connections to In-System Debugging Instance "auto_signaltap_0"
208. Analysis & Synthesis Messages
209. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Mar 04 22:12:31 2016           ;
; Quartus Prime Version           ; 15.1.1 Build 189 12/02/2015 SJ Standard Edition ;
; Revision Name                   ; nios2_quartus2_project                          ;
; Top-level Entity Name           ; DE1_SoC                                         ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 1647                                            ;
; Total pins                      ; 23                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 420,864                                         ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                 ;
+---------------------------------------------------------------------------------+--------------------+------------------------+
; Option                                                                          ; Setting            ; Default Value          ;
+---------------------------------------------------------------------------------+--------------------+------------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                        ;
; Top-level entity name                                                           ; DE1_SoC            ; nios2_quartus2_project ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX          ;
; Use smart compilation                                                           ; On                 ; Off                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                     ;
; Enable compact report table                                                     ; Off                ; Off                    ;
; Restructure Multiplexers                                                        ; Auto               ; Auto                   ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                    ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                    ;
; Preserve fewer node names                                                       ; On                 ; On                     ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                    ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001           ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993              ;
; State Machine Processing                                                        ; Auto               ; Auto                   ;
; Safe State Machine                                                              ; Off                ; Off                    ;
; Extract Verilog State Machines                                                  ; On                 ; On                     ;
; Extract VHDL State Machines                                                     ; On                 ; On                     ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                    ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000                   ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                    ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                     ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                     ;
; Parallel Synthesis                                                              ; On                 ; On                     ;
; DSP Block Balancing                                                             ; Auto               ; Auto                   ;
; NOT Gate Push-Back                                                              ; On                 ; On                     ;
; Power-Up Don't Care                                                             ; On                 ; On                     ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                    ;
; Remove Duplicate Registers                                                      ; On                 ; On                     ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                    ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                    ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                    ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                    ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                    ;
; Ignore SOFT Buffers                                                             ; On                 ; On                     ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                    ;
; Optimization Technique                                                          ; Balanced           ; Balanced               ;
; Carry Chain Length                                                              ; 70                 ; 70                     ;
; Auto Carry Chains                                                               ; On                 ; On                     ;
; Auto Open-Drain Pins                                                            ; On                 ; On                     ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                    ;
; Auto ROM Replacement                                                            ; On                 ; On                     ;
; Auto RAM Replacement                                                            ; On                 ; On                     ;
; Auto DSP Block Replacement                                                      ; On                 ; On                     ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto                   ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto                   ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                     ;
; Strict RAM Replacement                                                          ; Off                ; Off                    ;
; Allow Synchronous Control Signals                                               ; On                 ; On                     ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                    ;
; Auto Resource Sharing                                                           ; Off                ; Off                    ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                    ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                    ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                    ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                     ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                    ;
; Timing-Driven Synthesis                                                         ; On                 ; On                     ;
; Report Parameter Settings                                                       ; On                 ; On                     ;
; Report Source Assignments                                                       ; On                 ; On                     ;
; Report Connectivity Checks                                                      ; On                 ; On                     ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                    ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                      ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation     ;
; HDL message level                                                               ; Level2             ; Level2                 ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                    ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000                   ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000                   ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                    ;
; Clock MUX Protection                                                            ; On                 ; On                     ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                    ;
; Block Design Naming                                                             ; Auto               ; Auto                   ;
; SDC constraint protection                                                       ; Off                ; Off                    ;
; Synthesis Effort                                                                ; Auto               ; Auto                   ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                     ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                    ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium                 ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto                   ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                     ;
; Synthesis Seed                                                                  ; 1                  ; 1                      ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                     ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                    ;
+---------------------------------------------------------------------------------+--------------------+------------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+--------------------+----------------------------+
; Name               ; Setting                    ;
+--------------------+----------------------------+
; MRAM_BYTEENA_LATCH ; ON                         ;
+--------------------+----------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                            ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                            ; Library     ;
+---------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; serial_com_code/PISO2.v                                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/PISO2.v                                                                     ;             ;
; serial_com_code/characterBitCount.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/characterBitCount.v                                                         ;             ;
; serial_com_code/clock_divider7.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/clock_divider7.sv                                                           ;             ;
; lab4CPU/synthesis/lab4CPU.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/lab4CPU.v                                                                 ; lab4CPU     ;
; lab4CPU/synthesis/submodules/altera_reset_controller.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/altera_reset_controller.v                                      ; lab4CPU     ;
; lab4CPU/synthesis/submodules/altera_reset_synchronizer.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/altera_reset_synchronizer.v                                    ; lab4CPU     ;
; lab4CPU/synthesis/submodules/lab4CPU_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_irq_mapper.sv                                          ; lab4CPU     ;
; lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0.v                                    ; lab4CPU     ;
; lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_avalon_st_adapter.v                  ; lab4CPU     ;
; lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; lab4CPU     ;
; lab4CPU/synthesis/submodules/altera_merlin_arbitrator.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/altera_merlin_arbitrator.sv                                    ; lab4CPU     ;
; lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_rsp_mux_001.sv                       ; lab4CPU     ;
; lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_rsp_mux.sv                           ; lab4CPU     ;
; lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_rsp_demux.sv                         ; lab4CPU     ;
; lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_cmd_mux_001.sv                       ; lab4CPU     ;
; lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_cmd_mux.sv                           ; lab4CPU     ;
; lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_cmd_demux_001.sv                     ; lab4CPU     ;
; lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_cmd_demux.sv                         ; lab4CPU     ;
; lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_router_003.sv                        ; lab4CPU     ;
; lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_router_002.sv                        ; lab4CPU     ;
; lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_router_001.sv                        ; lab4CPU     ;
; lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_router.sv                            ; lab4CPU     ;
; lab4CPU/synthesis/submodules/altera_avalon_sc_fifo.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/altera_avalon_sc_fifo.v                                        ; lab4CPU     ;
; lab4CPU/synthesis/submodules/altera_merlin_slave_agent.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/altera_merlin_slave_agent.sv                                   ; lab4CPU     ;
; lab4CPU/synthesis/submodules/altera_merlin_burst_uncompressor.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/altera_merlin_burst_uncompressor.sv                            ; lab4CPU     ;
; lab4CPU/synthesis/submodules/altera_merlin_master_agent.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/altera_merlin_master_agent.sv                                  ; lab4CPU     ;
; lab4CPU/synthesis/submodules/altera_merlin_slave_translator.sv                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/altera_merlin_slave_translator.sv                              ; lab4CPU     ;
; lab4CPU/synthesis/submodules/altera_merlin_master_translator.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/altera_merlin_master_translator.sv                             ; lab4CPU     ;
; lab4CPU/synthesis/submodules/lab4CPU_parallel_output.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_parallel_output.v                                      ; lab4CPU     ;
; lab4CPU/synthesis/submodules/lab4CPU_parallel_input.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_parallel_input.v                                       ; lab4CPU     ;
; lab4CPU/synthesis/submodules/lab4CPU_onchip_mem.hex                                         ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_onchip_mem.hex                                         ; lab4CPU     ;
; lab4CPU/synthesis/submodules/lab4CPU_onchip_mem.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_onchip_mem.v                                           ; lab4CPU     ;
; lab4CPU/synthesis/submodules/lab4CPU_load_output.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_load_output.v                                          ; lab4CPU     ;
; lab4CPU/synthesis/submodules/lab4CPU_led_output.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_led_output.v                                           ; lab4CPU     ;
; lab4CPU/synthesis/submodules/lab4CPU_jtag_uart.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_jtag_uart.v                                            ; lab4CPU     ;
; lab4CPU/synthesis/submodules/lab4CPU_cpu.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v                                                  ; lab4CPU     ;
; lab4CPU/synthesis/submodules/lab4CPU_cpu_jtag_debug_module_sysclk.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu_jtag_debug_module_sysclk.v                         ; lab4CPU     ;
; lab4CPU/synthesis/submodules/lab4CPU_cpu_jtag_debug_module_tck.v                            ; yes             ; User Verilog HDL File                        ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu_jtag_debug_module_tck.v                            ; lab4CPU     ;
; lab4CPU/synthesis/submodules/lab4CPU_cpu_jtag_debug_module_wrapper.v                        ; yes             ; User Verilog HDL File                        ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu_jtag_debug_module_wrapper.v                        ; lab4CPU     ;
; lab4CPU/synthesis/submodules/lab4CPU_cpu_ociram_default_contents.mif                        ; yes             ; User Memory Initialization File              ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu_ociram_default_contents.mif                        ; lab4CPU     ;
; lab4CPU/synthesis/submodules/lab4CPU_cpu_oci_test_bench.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu_oci_test_bench.v                                   ; lab4CPU     ;
; lab4CPU/synthesis/submodules/lab4CPU_cpu_rf_ram_a.mif                                       ; yes             ; User Memory Initialization File              ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu_rf_ram_a.mif                                       ; lab4CPU     ;
; lab4CPU/synthesis/submodules/lab4CPU_cpu_rf_ram_b.mif                                       ; yes             ; User Memory Initialization File              ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu_rf_ram_b.mif                                       ; lab4CPU     ;
; lab4CPU/synthesis/submodules/lab4CPU_cpu_test_bench.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu_test_bench.v                                       ; lab4CPU     ;
; lab4CPU/synthesis/submodules/lab4CPU_character_recieved_input.v                             ; yes             ; User Verilog HDL File                        ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_character_recieved_input.v                             ; lab4CPU     ;
; serial_com_code/TstartBit.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/TstartBit.v                                                                 ;             ;
; serial_com_code/Tserial_buffer.v                                                            ; yes             ; User Verilog HDL File                        ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/Tserial_buffer.v                                                            ;             ;
; serial_com_code/transmitting.v                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/transmitting.v                                                              ;             ;
; serial_com_code/TcharacterBitCount.v                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/TcharacterBitCount.v                                                        ;             ;
; serial_com_code/startBit.v                                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/startBit.v                                                                  ;             ;
; serial_com_code/SIPO.v                                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/SIPO.v                                                                      ;             ;
; serial_com_code/Rserial_buffer.v                                                            ; yes             ; User Verilog HDL File                        ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/Rserial_buffer.v                                                            ;             ;
; serial_com_code/receiving.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/receiving.v                                                                 ;             ;
; DE1_SoC.sv                                                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/DE1_SoC.sv                                                                                  ;             ;
; altsyncram.tdf                                                                              ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                           ;             ;
; stratix_ram_block.inc                                                                       ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                    ;             ;
; lpm_mux.inc                                                                                 ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                              ;             ;
; lpm_decode.inc                                                                              ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                           ;             ;
; aglobal151.inc                                                                              ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/aglobal151.inc                                                                                           ;             ;
; a_rdenreg.inc                                                                               ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                            ;             ;
; altrom.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altrom.inc                                                                                               ;             ;
; altram.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altram.inc                                                                                               ;             ;
; altdpram.inc                                                                                ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altdpram.inc                                                                                             ;             ;
; db/altsyncram_pgo1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/altsyncram_pgo1.tdf                                                                      ;             ;
; db/altsyncram_qgo1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/altsyncram_qgo1.tdf                                                                      ;             ;
; altera_std_synchronizer.v                                                                   ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                ;             ;
; db/altsyncram_cng1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/altsyncram_cng1.tdf                                                                      ;             ;
; sld_virtual_jtag_basic.v                                                                    ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                 ;             ;
; sld_jtag_endpoint_adapter.vhd                                                               ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                           ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                        ;             ;
; scfifo.tdf                                                                                  ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                               ;             ;
; a_regfifo.inc                                                                               ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                            ;             ;
; a_dpfifo.inc                                                                                ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                             ;             ;
; a_i2fifo.inc                                                                                ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                             ;             ;
; a_fffifo.inc                                                                                ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                             ;             ;
; a_f2fifo.inc                                                                                ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                             ;             ;
; db/scfifo_3291.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/scfifo_3291.tdf                                                                          ;             ;
; db/a_dpfifo_5771.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/a_dpfifo_5771.tdf                                                                        ;             ;
; db/a_fefifo_7cf.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/a_fefifo_7cf.tdf                                                                         ;             ;
; db/cntr_vg7.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/cntr_vg7.tdf                                                                             ;             ;
; db/altsyncram_7pu1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/altsyncram_7pu1.tdf                                                                      ;             ;
; db/cntr_jgb.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/cntr_jgb.tdf                                                                             ;             ;
; alt_jtag_atlantic.v                                                                         ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                      ;             ;
; altera_sld_agent_endpoint.vhd                                                               ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                                            ;             ;
; altera_fabric_endpoint.vhd                                                                  ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                               ;             ;
; db/altsyncram_ntk1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/altsyncram_ntk1.tdf                                                                      ;             ;
; sld_signaltap.vhd                                                                           ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                        ;             ;
; sld_signaltap_impl.vhd                                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                   ;             ;
; sld_ela_control.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                      ;             ;
; lpm_shiftreg.tdf                                                                            ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                         ;             ;
; lpm_constant.inc                                                                            ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                         ;             ;
; dffeea.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/dffeea.inc                                                                                               ;             ;
; sld_ela_trigger.tdf                                                                         ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                                                                      ;             ;
; db/sld_ela_trigger_86q.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/sld_ela_trigger_86q.tdf                                                                  ;             ;
; db/sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116.v                            ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116.v                            ;             ;
; sld_alt_reduction.vhd                                                                       ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_alt_reduction.vhd                                                                                    ;             ;
; sld_mbpmg.vhd                                                                               ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                            ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                             ;             ;
; sld_buffer_manager.vhd                                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                   ;             ;
; db/altsyncram_pea4.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/altsyncram_pea4.tdf                                                                      ;             ;
; db/decode_5la.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/decode_5la.tdf                                                                           ;             ;
; db/mux_5hb.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/mux_5hb.tdf                                                                              ;             ;
; altdpram.tdf                                                                                ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                             ;             ;
; memmodes.inc                                                                                ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                           ;             ;
; a_hdffe.inc                                                                                 ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                              ;             ;
; alt_le_rden_reg.inc                                                                         ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                      ;             ;
; altsyncram.inc                                                                              ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                           ;             ;
; lpm_mux.tdf                                                                                 ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                              ;             ;
; muxlut.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/muxlut.inc                                                                                               ;             ;
; bypassff.inc                                                                                ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/bypassff.inc                                                                                             ;             ;
; altshift.inc                                                                                ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altshift.inc                                                                                             ;             ;
; db/mux_jlc.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/mux_jlc.tdf                                                                              ;             ;
; lpm_decode.tdf                                                                              ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                           ;             ;
; declut.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/declut.inc                                                                                               ;             ;
; lpm_compare.inc                                                                             ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                          ;             ;
; db/decode_vnf.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/decode_vnf.tdf                                                                           ;             ;
; lpm_counter.tdf                                                                             ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                          ;             ;
; lpm_add_sub.inc                                                                             ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                          ;             ;
; cmpconst.inc                                                                                ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                             ;             ;
; lpm_counter.inc                                                                             ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                          ;             ;
; alt_counter_stratix.inc                                                                     ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                  ;             ;
; db/cntr_39i.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/cntr_39i.tdf                                                                             ;             ;
; db/cmpr_d9c.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/cmpr_d9c.tdf                                                                             ;             ;
; db/cntr_t3j.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/cntr_t3j.tdf                                                                             ;             ;
; db/cntr_69i.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/cntr_69i.tdf                                                                             ;             ;
; db/cntr_kri.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/cntr_kri.tdf                                                                             ;             ;
; db/cmpr_99c.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/cmpr_99c.tdf                                                                             ;             ;
; sld_rom_sr.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                           ;             ;
; sld_hub.vhd                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                              ; altera_sld  ;
; db/ip/slde92cdb6f/alt_sld_fab.v                                                             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/ip/slde92cdb6f/alt_sld_fab.v                                                             ; alt_sld_fab ;
; db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab.v                                      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab.v                                      ; alt_sld_fab ;
; db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_ident.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_ident.sv                               ; alt_sld_fab ;
; db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                            ; alt_sld_fab ;
; db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                          ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                          ; alt_sld_fab ;
; db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                            ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                         ;             ;
+---------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                        ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Estimate of Logic utilization (ALMs needed) ; 1067                 ;
;                                             ;                      ;
; Combinational ALUT usage for logic          ; 1536                 ;
;     -- 7 input functions                    ; 7                    ;
;     -- 6 input functions                    ; 256                  ;
;     -- 5 input functions                    ; 341                  ;
;     -- 4 input functions                    ; 233                  ;
;     -- <=3 input functions                  ; 699                  ;
;                                             ;                      ;
; Dedicated logic registers                   ; 1647                 ;
;                                             ;                      ;
; I/O pins                                    ; 23                   ;
; Total MLAB memory bits                      ; 0                    ;
; Total block memory bits                     ; 420864               ;
;                                             ;                      ;
; Total DSP Blocks                            ; 0                    ;
;                                             ;                      ;
; Maximum fan-out node                        ; PLD_CLOCKINPUT~input ;
; Maximum fan-out                             ; 939                  ;
; Total fan-out                               ; 14999                ;
; Average fan-out                             ; 4.39                 ;
+---------------------------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                          ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE1_SoC                                                                                                                                ; 1536 (1)          ; 1647 (0)     ; 420864            ; 0          ; 23   ; 0            ; |DE1_SoC                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |clock_divider19:cd|                                                                                                                 ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|clock_divider19:cd                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |lab4CPU:cpu|                                                                                                                        ; 1036 (0)          ; 865 (0)      ; 142336            ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu                                                                                                                                                                                                                                                                                                                                                                                         ; lab4CPU      ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)             ; 16 (10)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                  ; lab4CPU      ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                   ; lab4CPU      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                       ; lab4CPU      ;
;       |lab4CPU_character_recieved_input:character_recieved_input|                                                                       ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_character_recieved_input:character_recieved_input                                                                                                                                                                                                                                                                                                                               ; lab4CPU      ;
;       |lab4CPU_character_recieved_input:character_sent_input|                                                                           ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_character_recieved_input:character_sent_input                                                                                                                                                                                                                                                                                                                                   ; lab4CPU      ;
;       |lab4CPU_cpu:cpu|                                                                                                                 ; 627 (463)         ; 572 (303)    ; 10240             ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                         ; lab4CPU      ;
;          |lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|                                                                              ; 164 (6)           ; 269 (80)     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci                                                                                                                                                                                                                                                                                                                         ; lab4CPU      ;
;             |lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|                                           ; 63 (0)            ; 96 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper                                                                                                                                                                                                                                         ; lab4CPU      ;
;                |lab4CPU_cpu_jtag_debug_module_sysclk:the_lab4CPU_cpu_jtag_debug_module_sysclk|                                          ; 6 (6)             ; 49 (45)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_sysclk:the_lab4CPU_cpu_jtag_debug_module_sysclk                                                                                                                                                           ; lab4CPU      ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_sysclk:the_lab4CPU_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                      ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_sysclk:the_lab4CPU_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                                                                                      ; work         ;
;                |lab4CPU_cpu_jtag_debug_module_tck:the_lab4CPU_cpu_jtag_debug_module_tck|                                                ; 53 (53)           ; 47 (43)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_tck:the_lab4CPU_cpu_jtag_debug_module_tck                                                                                                                                                                 ; lab4CPU      ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_tck:the_lab4CPU_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                            ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_tck:the_lab4CPU_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                            ; work         ;
;                |sld_virtual_jtag_basic:lab4CPU_cpu_jtag_debug_module_phy|                                                               ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab4CPU_cpu_jtag_debug_module_phy                                                                                                                                                                                ; work         ;
;             |lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|                                                             ; 9 (9)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg                                                                                                                                                                                                                                                           ; lab4CPU      ;
;             |lab4CPU_cpu_nios2_oci_break:the_lab4CPU_cpu_nios2_oci_break|                                                               ; 2 (2)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_break:the_lab4CPU_cpu_nios2_oci_break                                                                                                                                                                                                                                                             ; lab4CPU      ;
;             |lab4CPU_cpu_nios2_oci_debug:the_lab4CPU_cpu_nios2_oci_debug|                                                               ; 6 (6)             ; 9 (7)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_debug:the_lab4CPU_cpu_nios2_oci_debug                                                                                                                                                                                                                                                             ; lab4CPU      ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_debug:the_lab4CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                         ; work         ;
;             |lab4CPU_cpu_nios2_ocimem:the_lab4CPU_cpu_nios2_ocimem|                                                                     ; 78 (78)           ; 49 (49)      ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_ocimem:the_lab4CPU_cpu_nios2_ocimem                                                                                                                                                                                                                                                                   ; lab4CPU      ;
;                |lab4CPU_cpu_ociram_sp_ram_module:lab4CPU_cpu_ociram_sp_ram|                                                             ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_ocimem:the_lab4CPU_cpu_nios2_ocimem|lab4CPU_cpu_ociram_sp_ram_module:lab4CPU_cpu_ociram_sp_ram                                                                                                                                                                                                        ; lab4CPU      ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_ocimem:the_lab4CPU_cpu_nios2_ocimem|lab4CPU_cpu_ociram_sp_ram_module:lab4CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                                                                                                              ; work         ;
;                      |altsyncram_cng1:auto_generated|                                                                                   ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_ocimem:the_lab4CPU_cpu_nios2_ocimem|lab4CPU_cpu_ociram_sp_ram_module:lab4CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_cng1:auto_generated                                                                                                                                               ; work         ;
;          |lab4CPU_cpu_register_bank_a_module:lab4CPU_cpu_register_bank_a|                                                               ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_register_bank_a_module:lab4CPU_cpu_register_bank_a                                                                                                                                                                                                                                                                                                          ; lab4CPU      ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_register_bank_a_module:lab4CPU_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                ; work         ;
;                |altsyncram_pgo1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_register_bank_a_module:lab4CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_pgo1:auto_generated                                                                                                                                                                                                                                                 ; work         ;
;          |lab4CPU_cpu_register_bank_b_module:lab4CPU_cpu_register_bank_b|                                                               ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_register_bank_b_module:lab4CPU_cpu_register_bank_b                                                                                                                                                                                                                                                                                                          ; lab4CPU      ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_register_bank_b_module:lab4CPU_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                ; work         ;
;                |altsyncram_qgo1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_register_bank_b_module:lab4CPU_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_qgo1:auto_generated                                                                                                                                                                                                                                                 ; work         ;
;       |lab4CPU_jtag_uart:jtag_uart|                                                                                                     ; 113 (33)          ; 113 (13)     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                             ; lab4CPU      ;
;          |alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|                                                                        ; 32 (32)           ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                       ; work         ;
;          |lab4CPU_jtag_uart_scfifo_r:the_lab4CPU_jtag_uart_scfifo_r|                                                                    ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_r:the_lab4CPU_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                   ; lab4CPU      ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_r:the_lab4CPU_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                      ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_r:the_lab4CPU_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                           ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_r:the_lab4CPU_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                      ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)            ; 8 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_r:the_lab4CPU_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                              ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_r:the_lab4CPU_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                         ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_r:the_lab4CPU_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                              ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_r:the_lab4CPU_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_r:the_lab4CPU_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                      ; work         ;
;          |lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w|                                                                    ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                   ; lab4CPU      ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                      ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                           ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                      ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)            ; 8 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                              ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                         ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                              ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                      ; work         ;
;       |lab4CPU_led_output:led_output|                                                                                                   ; 10 (10)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_led_output:led_output                                                                                                                                                                                                                                                                                                                                                           ; lab4CPU      ;
;       |lab4CPU_load_output:load_output|                                                                                                 ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_load_output:load_output                                                                                                                                                                                                                                                                                                                                                         ; lab4CPU      ;
;       |lab4CPU_load_output:transmit_enable_output|                                                                                      ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_load_output:transmit_enable_output                                                                                                                                                                                                                                                                                                                                              ; lab4CPU      ;
;       |lab4CPU_mm_interconnect_0:mm_interconnect_0|                                                                                     ; 259 (0)           ; 142 (0)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                             ; lab4CPU      ;
;          |altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|                                                             ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                            ; lab4CPU      ;
;          |altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                ; lab4CPU      ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|                                                                   ; 7 (7)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                                                                                                                                  ; lab4CPU      ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                            ; lab4CPU      ;
;          |altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|                                                                           ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                          ; lab4CPU      ;
;          |altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|                                                                          ; 3 (3)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; lab4CPU      ;
;          |altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|                                                                           ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                          ; lab4CPU      ;
;          |altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|                                                                       ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; lab4CPU      ;
;          |altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|                                                                      ; 3 (3)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                     ; lab4CPU      ;
;          |altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|                                                               ; 3 (3)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                              ; lab4CPU      ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                                                                            ; lab4CPU      ;
;          |altera_merlin_master_translator:cpu_data_master_translator|                                                                   ; 8 (8)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                                                                                                                  ; lab4CPU      ;
;          |altera_merlin_master_translator:cpu_instruction_master_translator|                                                            ; 2 (2)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                                                                                                                           ; lab4CPU      ;
;          |altera_merlin_slave_translator:character_recieved_input_s1_translator|                                                        ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator                                                                                                                                                                                                                                                                       ; lab4CPU      ;
;          |altera_merlin_slave_translator:character_sent_input_s1_translator|                                                            ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator                                                                                                                                                                                                                                                                           ; lab4CPU      ;
;          |altera_merlin_slave_translator:cpu_jtag_debug_module_translator|                                                              ; 1 (1)             ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                                                                                                                                                             ; lab4CPU      ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 2 (2)             ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                       ; lab4CPU      ;
;          |altera_merlin_slave_translator:led_output_s1_translator|                                                                      ; 5 (5)             ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_output_s1_translator                                                                                                                                                                                                                                                                                     ; lab4CPU      ;
;          |altera_merlin_slave_translator:load_output_s1_translator|                                                                     ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:load_output_s1_translator                                                                                                                                                                                                                                                                                    ; lab4CPU      ;
;          |altera_merlin_slave_translator:onchip_mem_s1_translator|                                                                      ; 2 (2)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                                                                                                                                                                                                                     ; lab4CPU      ;
;          |altera_merlin_slave_translator:parallel_input_s1_translator|                                                                  ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator                                                                                                                                                                                                                                                                                 ; lab4CPU      ;
;          |altera_merlin_slave_translator:parallel_output_s1_translator|                                                                 ; 6 (6)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_output_s1_translator                                                                                                                                                                                                                                                                                ; lab4CPU      ;
;          |altera_merlin_slave_translator:transmit_enable_output_s1_translator|                                                          ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmit_enable_output_s1_translator                                                                                                                                                                                                                                                                         ; lab4CPU      ;
;          |lab4CPU_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                ; 17 (17)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                               ; lab4CPU      ;
;          |lab4CPU_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                       ; lab4CPU      ;
;          |lab4CPU_mm_interconnect_0_cmd_demux_001:rsp_demux_001|                                                                        ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                       ; lab4CPU      ;
;          |lab4CPU_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                        ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                       ; lab4CPU      ;
;          |lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                            ; 54 (50)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                           ; lab4CPU      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                              ; lab4CPU      ;
;          |lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                            ; 58 (53)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                           ; lab4CPU      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                              ; lab4CPU      ;
;          |lab4CPU_mm_interconnect_0_router:router|                                                                                      ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                     ; lab4CPU      ;
;          |lab4CPU_mm_interconnect_0_router_001:router_001|                                                                              ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                             ; lab4CPU      ;
;          |lab4CPU_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                    ; 29 (29)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                   ; lab4CPU      ;
;       |lab4CPU_onchip_mem:onchip_mem|                                                                                                   ; 2 (2)             ; 0 (0)        ; 131072            ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_onchip_mem:onchip_mem                                                                                                                                                                                                                                                                                                                                                           ; lab4CPU      ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)             ; 0 (0)        ; 131072            ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_onchip_mem:onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                 ; work         ;
;             |altsyncram_ntk1:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 131072            ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ntk1:auto_generated                                                                                                                                                                                                                                                                                                  ; work         ;
;       |lab4CPU_parallel_output:parallel_output|                                                                                         ; 11 (11)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|lab4CPU:cpu|lab4CPU_parallel_output:parallel_output                                                                                                                                                                                                                                                                                                                                                 ; lab4CPU      ;
;    |receiving:r|                                                                                                                        ; 15 (0)            ; 19 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|receiving:r                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |Rserial_buffer:input_buffer|                                                                                                     ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|receiving:r|Rserial_buffer:input_buffer                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |characterBitCount:cBitCount|                                                                                                     ; 12 (12)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|receiving:r|characterBitCount:cBitCount                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |startBit:start_bit|                                                                                                              ; 2 (2)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|receiving:r|startBit:start_bit                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 123 (1)           ; 110 (0)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                    ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 122 (0)           ; 110 (0)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                    ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 122 (0)           ; 110 (0)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                 ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 122 (1)           ; 110 (7)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                             ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 121 (0)           ; 103 (0)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 121 (83)          ; 103 (74)     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                    ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                            ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                          ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 306 (2)           ; 618 (34)     ; 278528            ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 304 (0)           ; 584 (0)      ; 278528            ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 304 (67)          ; 584 (156)    ; 278528            ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                         ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)             ; 88 (88)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                      ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                                            ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 2 (0)             ; 1 (0)        ; 278528            ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                         ; work         ;
;                |altsyncram_pea4:auto_generated|                                                                                         ; 2 (0)             ; 1 (1)        ; 278528            ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pea4:auto_generated                                                                                                                                                                                                          ; work         ;
;                   |decode_5la:decode2|                                                                                                  ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pea4:auto_generated|decode_5la:decode2                                                                                                                                                                                       ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                          ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                            ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                 ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 95 (95)           ; 79 (79)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                              ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 38 (1)            ; 108 (1)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                             ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                     ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 36 (0)            ; 92 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                                  ; work         ;
;                   |sld_ela_trigger_86q:auto_generated|                                                                                  ; 36 (0)            ; 92 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated                                                                                                                                               ; work         ;
;                      |sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|                                            ; 36 (17)           ; 92 (1)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1                                                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_10|                                                                               ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_13|                                                                               ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_13                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_16|                                                                               ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_16                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_19|                                                                               ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_19                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_22|                                                                               ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_22                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_25|                                                                               ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_25                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_26|                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_28|                                                                               ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_28                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_29|                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_31|                                                                               ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_31                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_32|                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_33|                                                                               ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_33                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_35|                                                                               ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_36|                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_36                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_38|                                                                               ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_39|                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_39                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_41|                                                                               ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_42|                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_42                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_44|                                                                               ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_45|                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_45                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_47|                                                                               ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_48|                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_48                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_50|                                                                               ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_51|                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_51                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_53|                                                                               ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_53                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_54|                                                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_54                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_55|                                                                               ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_55                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_7|                                                                                ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                          ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_alt_reduction:unary_1                                               ; work         ;
;                         |sld_alt_reduction:unary_2|                                                                                     ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_alt_reduction:unary_2                                               ; work         ;
;                         |sld_mbpmg:mbpm_12|                                                                                             ; 0 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_mbpmg:mbpm_12                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_15|                                                                                             ; 0 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_mbpmg:mbpm_15                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_mbpmg:mbpm_15|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_18|                                                                                             ; 0 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_mbpmg:mbpm_18                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_mbpmg:mbpm_18|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_21|                                                                                             ; 0 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_mbpmg:mbpm_21                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_mbpmg:mbpm_21|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_24|                                                                                             ; 0 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_mbpmg:mbpm_24                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_mbpmg:mbpm_24|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_27|                                                                                             ; 0 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_mbpmg:mbpm_27                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_mbpmg:mbpm_27|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_30|                                                                                             ; 0 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_mbpmg:mbpm_30                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_mbpmg:mbpm_30|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_34|                                                                                             ; 0 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_mbpmg:mbpm_34                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_mbpmg:mbpm_34|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_37|                                                                                             ; 0 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_mbpmg:mbpm_37                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_mbpmg:mbpm_37|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_3|                                                                                              ; 0 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_mbpmg:mbpm_3                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_40|                                                                                             ; 0 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_mbpmg:mbpm_40                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_mbpmg:mbpm_40|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_43|                                                                                             ; 0 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_mbpmg:mbpm_43                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_mbpmg:mbpm_43|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_46|                                                                                             ; 0 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_mbpmg:mbpm_46                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_mbpmg:mbpm_46|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_49|                                                                                             ; 0 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_mbpmg:mbpm_49                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_mbpmg:mbpm_49|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_52|                                                                                             ; 0 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_mbpmg:mbpm_52                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_mbpmg:mbpm_52|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_6|                                                                                              ; 0 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_mbpmg:mbpm_6                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_9|                                                                                              ; 0 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_mbpmg:mbpm_9                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)             ; 11 (1)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                               ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 59 (10)           ; 100 (0)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                        ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)             ; 5 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                              ; work         ;
;                   |cntr_39i:auto_generated|                                                                                             ; 7 (7)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_39i:auto_generated                                                                                                                      ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 14 (0)            ; 14 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                       ; work         ;
;                   |cntr_t3j:auto_generated|                                                                                             ; 14 (14)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_t3j:auto_generated                                                                                                                                               ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)             ; 5 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                             ; work         ;
;                   |cntr_69i:auto_generated|                                                                                             ; 7 (7)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_69i:auto_generated                                                                                                                                     ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                                        ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)             ; 29 (29)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                       ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                        ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)             ; 29 (29)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                     ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                   ; work         ;
;    |transmitting:t|                                                                                                                     ; 39 (0)            ; 19 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|transmitting:t                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |PISO2:PISOshift_register|                                                                                                        ; 23 (23)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|transmitting:t|PISO2:PISOshift_register                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |TcharacterBitCount:cBitCountTransmit|                                                                                            ; 13 (13)           ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|transmitting:t|TcharacterBitCount:cBitCountTransmit                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |Tserial_buffer:output_buffer|                                                                                                    ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|transmitting:t|Tserial_buffer:output_buffer                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |TstartBit:transmit_enable|                                                                                                       ; 2 (2)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|transmitting:t|TstartBit:transmit_enable                                                                                                                                                                                                                                                                                                                                                            ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------+
; Name                                                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------+
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_ocimem:the_lab4CPU_cpu_nios2_ocimem|lab4CPU_cpu_ociram_sp_ram_module:lab4CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_cng1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; lab4CPU_cpu_ociram_default_contents.mif ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_register_bank_a_module:lab4CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_pgo1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; lab4CPU_cpu_rf_ram_a.mif                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_register_bank_b_module:lab4CPU_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_qgo1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; lab4CPU_cpu_rf_ram_b.mif                ;
; lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_r:the_lab4CPU_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                    ;
; lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                    ;
; lab4CPU:cpu|lab4CPU_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ntk1:auto_generated|ALTSYNCRAM                                                                                                                                                    ; AUTO ; Single Port      ; 4096         ; 32           ; --           ; --           ; 131072 ; lab4CPU_onchip_mem.hex                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pea4:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 16384        ; 17           ; 16384        ; 17           ; 278528 ; None                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                      ; IP Include File ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                         ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                     ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                           ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                         ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                           ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_86q:auto_generated|sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116:mgl_prim1 ;                 ;
; N/A    ; Qsys                            ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu                                                                                                                                                                                                                                                                                                                 ; lab4CPU.qsys    ;
; Altera ; altera_avalon_pio               ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_character_recieved_input:character_recieved_input                                                                                                                                                                                                                                                       ; lab4CPU.qsys    ;
; Altera ; altera_avalon_pio               ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_character_recieved_input:character_sent_input                                                                                                                                                                                                                                                           ; lab4CPU.qsys    ;
; Altera ; altera_nios2_qsys               ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu                                                                                                                                                                                                                                                                                                 ; lab4CPU.qsys    ;
; Altera ; altera_irq_mapper               ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                   ; lab4CPU.qsys    ;
; Altera ; altera_avalon_jtag_uart         ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                     ; lab4CPU.qsys    ;
; Altera ; altera_avalon_pio               ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_led_output:led_output                                                                                                                                                                                                                                                                                   ; lab4CPU.qsys    ;
; Altera ; altera_avalon_pio               ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_load_output:load_output                                                                                                                                                                                                                                                                                 ; lab4CPU.qsys    ;
; Altera ; altera_mm_interconnect          ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                     ; lab4CPU.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                       ; lab4CPU.qsys    ;
; Altera ; error_adapter                   ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab4CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                           ; lab4CPU.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                   ; lab4CPU.qsys    ;
; Altera ; error_adapter                   ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|lab4CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; lab4CPU.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                   ; lab4CPU.qsys    ;
; Altera ; error_adapter                   ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|lab4CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; lab4CPU.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                   ; lab4CPU.qsys    ;
; Altera ; error_adapter                   ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|lab4CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; lab4CPU.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                   ; lab4CPU.qsys    ;
; Altera ; error_adapter                   ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|lab4CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; lab4CPU.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                                   ; lab4CPU.qsys    ;
; Altera ; error_adapter                   ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|lab4CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; lab4CPU.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                                                   ; lab4CPU.qsys    ;
; Altera ; error_adapter                   ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|lab4CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; lab4CPU.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                                                                   ; lab4CPU.qsys    ;
; Altera ; error_adapter                   ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|lab4CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; lab4CPU.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                                                                   ; lab4CPU.qsys    ;
; Altera ; error_adapter                   ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|lab4CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; lab4CPU.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                                                                   ; lab4CPU.qsys    ;
; Altera ; error_adapter                   ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|lab4CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; lab4CPU.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_recieved_input_s1_agent                                                                                                                                                                                                         ; lab4CPU.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo                                                                                                                                                                                                    ; lab4CPU.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator                                                                                                                                                                                               ; lab4CPU.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_sent_input_s1_agent                                                                                                                                                                                                             ; lab4CPU.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo                                                                                                                                                                                                        ; lab4CPU.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator                                                                                                                                                                                                   ; lab4CPU.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                       ; lab4CPU.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                               ; lab4CPU.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                           ; lab4CPU.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                   ; lab4CPU.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                   ; lab4CPU.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                       ; lab4CPU.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                       ; lab4CPU.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                       ; lab4CPU.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                       ; lab4CPU.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                       ; lab4CPU.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                       ; lab4CPU.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                       ; lab4CPU.qsys    ;
; Altera ; altera_merlin_master_agent      ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                    ; lab4CPU.qsys    ;
; Altera ; altera_merlin_master_translator ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                                          ; lab4CPU.qsys    ;
; Altera ; altera_merlin_master_agent      ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                                                                             ; lab4CPU.qsys    ;
; Altera ; altera_merlin_master_translator ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                                                   ; lab4CPU.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent                                                                                                                                                                                                               ; lab4CPU.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                                                          ; lab4CPU.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                                                                                     ; lab4CPU.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                         ; lab4CPU.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                    ; lab4CPU.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                               ; lab4CPU.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_output_s1_agent                                                                                                                                                                                                                       ; lab4CPU.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo                                                                                                                                                                                                                  ; lab4CPU.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_output_s1_translator                                                                                                                                                                                                             ; lab4CPU.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:load_output_s1_agent                                                                                                                                                                                                                      ; lab4CPU.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo                                                                                                                                                                                                                 ; lab4CPU.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:load_output_s1_translator                                                                                                                                                                                                            ; lab4CPU.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent                                                                                                                                                                                                                       ; lab4CPU.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo                                                                                                                                                                                                                  ; lab4CPU.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                                                                                                                                             ; lab4CPU.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_input_s1_agent                                                                                                                                                                                                                   ; lab4CPU.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo                                                                                                                                                                                                              ; lab4CPU.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator                                                                                                                                                                                                         ; lab4CPU.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_output_s1_agent                                                                                                                                                                                                                  ; lab4CPU.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo                                                                                                                                                                                                             ; lab4CPU.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_output_s1_translator                                                                                                                                                                                                        ; lab4CPU.qsys    ;
; Altera ; altera_merlin_router            ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router:router                                                                                                                                                                                                                             ; lab4CPU.qsys    ;
; Altera ; altera_merlin_router            ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                     ; lab4CPU.qsys    ;
; Altera ; altera_merlin_router            ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                     ; lab4CPU.qsys    ;
; Altera ; altera_merlin_router            ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                     ; lab4CPU.qsys    ;
; Altera ; altera_merlin_router            ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_003:router_004                                                                                                                                                                                                                     ; lab4CPU.qsys    ;
; Altera ; altera_merlin_router            ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_002:router_005                                                                                                                                                                                                                     ; lab4CPU.qsys    ;
; Altera ; altera_merlin_router            ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_002:router_006                                                                                                                                                                                                                     ; lab4CPU.qsys    ;
; Altera ; altera_merlin_router            ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_002:router_007                                                                                                                                                                                                                     ; lab4CPU.qsys    ;
; Altera ; altera_merlin_router            ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_002:router_008                                                                                                                                                                                                                     ; lab4CPU.qsys    ;
; Altera ; altera_merlin_router            ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_002:router_009                                                                                                                                                                                                                     ; lab4CPU.qsys    ;
; Altera ; altera_merlin_router            ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_002:router_010                                                                                                                                                                                                                     ; lab4CPU.qsys    ;
; Altera ; altera_merlin_router            ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_002:router_011                                                                                                                                                                                                                     ; lab4CPU.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                       ; lab4CPU.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                                                                                               ; lab4CPU.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                               ; lab4CPU.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                   ; lab4CPU.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                   ; lab4CPU.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                   ; lab4CPU.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                   ; lab4CPU.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                                   ; lab4CPU.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                                                                   ; lab4CPU.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                                                                   ; lab4CPU.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                           ; lab4CPU.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                   ; lab4CPU.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmit_enable_output_s1_agent                                                                                                                                                                                                           ; lab4CPU.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo                                                                                                                                                                                                      ; lab4CPU.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmit_enable_output_s1_translator                                                                                                                                                                                                 ; lab4CPU.qsys    ;
; Altera ; altera_avalon_onchip_memory2    ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_onchip_mem:onchip_mem                                                                                                                                                                                                                                                                                   ; lab4CPU.qsys    ;
; Altera ; altera_avalon_pio               ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_parallel_input:parallel_input                                                                                                                                                                                                                                                                           ; lab4CPU.qsys    ;
; Altera ; altera_avalon_pio               ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_parallel_output:parallel_output                                                                                                                                                                                                                                                                         ; lab4CPU.qsys    ;
; Altera ; altera_reset_controller         ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                          ; lab4CPU.qsys    ;
; Altera ; altera_avalon_pio               ; 15.1    ; N/A          ; N/A          ; |DE1_SoC|lab4CPU:cpu|lab4CPU_load_output:transmit_enable_output                                                                                                                                                                                                                                                                      ; lab4CPU.qsys    ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_tck:the_lab4CPU_cpu_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                            ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                     ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                     ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                     ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                     ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                     ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                     ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_tck:the_lab4CPU_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_tck:the_lab4CPU_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_tck:the_lab4CPU_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_tck:the_lab4CPU_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_debug:the_lab4CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                    ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_sysclk:the_lab4CPU_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_sysclk:the_lab4CPU_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_debug:the_lab4CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                     ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_sysclk:the_lab4CPU_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_sysclk:the_lab4CPU_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                            ;
+-----------------------------------------------------+-------------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                             ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------------------------+------------------------+
; transmitting:t|PISO2:PISOshift_register|shift       ; transmitting:t|PISO2:PISOshift_register|shift   ; yes                    ;
; transmitting:t|PISO2:PISOshift_register|hold[9]     ; transmitting:t|PISO2:PISOshift_register|hold[1] ; yes                    ;
; transmitting:t|PISO2:PISOshift_register|hold[8]     ; transmitting:t|PISO2:PISOshift_register|hold[1] ; yes                    ;
; transmitting:t|PISO2:PISOshift_register|hold[7]     ; transmitting:t|PISO2:PISOshift_register|hold[1] ; yes                    ;
; transmitting:t|PISO2:PISOshift_register|hold[6]     ; transmitting:t|PISO2:PISOshift_register|hold[1] ; yes                    ;
; transmitting:t|PISO2:PISOshift_register|hold[5]     ; transmitting:t|PISO2:PISOshift_register|hold[1] ; yes                    ;
; transmitting:t|PISO2:PISOshift_register|hold[4]     ; transmitting:t|PISO2:PISOshift_register|hold[1] ; yes                    ;
; transmitting:t|PISO2:PISOshift_register|hold[3]     ; transmitting:t|PISO2:PISOshift_register|hold[1] ; yes                    ;
; transmitting:t|PISO2:PISOshift_register|hold[2]     ; transmitting:t|PISO2:PISOshift_register|hold[1] ; yes                    ;
; transmitting:t|PISO2:PISOshift_register|hold[1]     ; transmitting:t|PISO2:PISOshift_register|hold[1] ; yes                    ;
; transmitting:t|PISO2:PISOshift_register|hold[0]     ; transmitting:t|PISO2:PISOshift_register|hold[1] ; yes                    ;
; Number of user-specified and inferred latches = 11  ;                                                 ;                        ;
+-----------------------------------------------------+-------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmit_enable_output_s1_translator|av_readdata_pre[1..31]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmit_enable_output_s1_translator|av_chipselect_pre                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:load_output_s1_translator|av_readdata_pre[1..31]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:load_output_s1_translator|av_chipselect_pre                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_output_s1_translator|av_readdata_pre[10..31]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_output_s1_translator|av_chipselect_pre                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_output_s1_translator|av_readdata_pre[8..31]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_output_s1_translator|av_chipselect_pre                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator|av_chipselect_pre                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_parallel_input:parallel_input|readdata[1..31]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|W_ienable_reg[0..4,6..31]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|W_ipending_reg[0..4,6..31]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_im:the_lab4CPU_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_im:the_lab4CPU_cpu_nios2_oci_im|trc_wrap                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_dbrk:the_lab4CPU_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_dbrk:the_lab4CPU_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_dbrk:the_lab4CPU_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_xbrk:the_lab4CPU_cpu_nios2_oci_xbrk|xbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_sent_input|readdata[1..31]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_recieved_input|readdata[1..31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[0][75]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[0][74]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[0][73]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[0][72]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[0][75]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[0][74]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[0][73]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[0][72]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[0][75]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[0][74]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[0][73]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[0][72]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[0][75]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[0][74]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[0][73]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[0][72]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[0][75]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[0][74]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[0][73]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[0][72]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[0][75]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[0][74]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[0][73]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[0][72]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[0][75]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[0][74]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[0][73]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[0][72]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][73]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator|av_readdata_pre[1..31]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator|av_readdata_pre[1..31]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|av_readdata_pre[1..31]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_parallel_input:parallel_input|readdata[0]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|W_control_rd_data[1..4,6..31]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|av_readdata_pre[0]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[1][75]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[1][74]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[1][73]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[1][72]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[1][75]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[1][74]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[1][73]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[1][72]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[1][75]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[1][74]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[1][73]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[1][72]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[1][75]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[1][74]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[1][73]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[1][72]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[1][75]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[1][74]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[1][73]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[1][72]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[1][75]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[1][74]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[1][73]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[1][72]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[1][75]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[1][74]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[1][73]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[1][72]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                       ; Merged with lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                       ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                       ; Merged with lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                       ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                       ; Merged with lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                       ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                       ; Merged with lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                       ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                       ; Merged with lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                       ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                       ; Merged with lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                       ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                       ; Merged with lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                       ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                       ; Merged with lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                      ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                      ; Merged with lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                      ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                      ; Merged with lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                      ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                      ; Merged with lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                      ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                      ; Merged with lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                      ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                      ; Merged with lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                      ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                      ; Merged with lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                      ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                      ; Merged with lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                      ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                      ; Merged with lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                      ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                      ; Merged with lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                      ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                      ; Merged with lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                      ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                      ; Merged with lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                      ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                      ; Merged with lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                      ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                      ; Merged with lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                      ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                      ; Merged with lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                      ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                      ; Merged with lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                      ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                      ; Merged with lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                      ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                      ; Merged with lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                      ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                      ; Merged with lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                      ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                      ; Merged with lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                      ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                      ; Merged with lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                      ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                      ; Merged with lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                      ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                      ; Merged with lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                       ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[1][51]                                                                                                              ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[1][58]                                                                                                              ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[1][57]                                                                                                              ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[1][58]                                                                                                              ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[1][51]                                                                                                                ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[1][58]                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[1][57]                                                                                                                ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[1][58]                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[1][51]                                                                                                                         ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[1][58]                                                                                                                         ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[1][57]                                                                                                                         ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[1][58]                                                                                                                         ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[1][51]                                                                                                                     ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[1][58]                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[1][57]                                                                                                                     ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[1][58]                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[1][57]                                                                                                                          ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[1][58]                                                                                                                          ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[1][51]                                                                                                                          ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[1][58]                                                                                                                          ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[1][51]                                                                                                            ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[1][58]                                                                                                            ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[1][57]                                                                                                            ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[1][58]                                                                                                            ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[1][57]                                                                                                                      ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[1][58]                                                                                                                      ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[1][51]                                                                                                                      ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[1][58]                                                                                                                      ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][58]                                                                                                                          ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][75]                                                                                                                          ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][74]                                                                                                                          ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][75]                                                                                                                          ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][73]                                                                                                                          ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][75]                                                                                                                          ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][57]                                                                                                                          ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][75]                                                                                                                          ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][51]                                                                                                                          ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][75]                                                                                                                          ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][57]                                                                                                                  ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][75]                                                                                                                  ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][73]                                                                                                                  ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][75]                                                                                                                  ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][74]                                                                                                                  ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][75]                                                                                                                  ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][58]                                                                                                                  ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][75]                                                                                                                  ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][51]                                                                                                                  ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][75]                                                                                                                  ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][57]                                                                                                            ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][58]                                                                                                            ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][51]                                                                                                            ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][58]                                                                                                            ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                      ; Merged with lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                             ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                                                               ; Merged with lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                             ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator|waitrequest_reset_override                                                                                       ; Merged with lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                             ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator|waitrequest_reset_override                                                                                           ; Merged with lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                             ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|waitrequest_reset_override                                                                                             ; Merged with lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                             ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                       ; Merged with lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                             ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_output_s1_translator|waitrequest_reset_override                                                                                                     ; Merged with lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                             ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:load_output_s1_translator|waitrequest_reset_override                                                                                                    ; Merged with lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                             ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator|waitrequest_reset_override                                                                                                     ; Merged with lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                             ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|waitrequest_reset_override                                                                                                 ; Merged with lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                             ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_output_s1_translator|waitrequest_reset_override                                                                                                ; Merged with lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                             ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmit_enable_output_s1_translator|waitrequest_reset_override                                                                                         ; Merged with lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                             ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][57]                                                                                                                  ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][51]                                                                                                                  ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][58]                                                                                                                  ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][51]                                                                                                                  ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][73]                                                                                                                  ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][51]                                                                                                                  ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][74]                                                                                                                  ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][51]                                                                                                                  ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][75]                                                                                                                  ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][51]                                                                                                                  ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][57]                                                                                                                          ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][51]                                                                                                                          ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][58]                                                                                                                          ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][51]                                                                                                                          ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][73]                                                                                                                          ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][51]                                                                                                                          ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][74]                                                                                                                          ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][51]                                                                                                                          ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][75]                                                                                                                          ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][51]                                                                                                                          ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[0][57]                                                                                                                          ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[0][51]                                                                                                                          ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[0][58]                                                                                                                          ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[0][51]                                                                                                                          ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[0][57]                                                                                                                         ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[0][51]                                                                                                                         ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[0][58]                                                                                                                         ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[0][51]                                                                                                                         ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[0][57]                                                                                                              ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[0][51]                                                                                                              ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[0][58]                                                                                                              ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[0][51]                                                                                                              ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][57]                                                                                                            ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][51]                                                                                                            ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][58]                                                                                                            ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][51]                                                                                                            ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[0][57]                                                                                                                      ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[0][51]                                                                                                                      ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[0][58]                                                                                                                      ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[0][51]                                                                                                                      ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[0][57]                                                                                                            ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[0][51]                                                                                                            ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[0][58]                                                                                                            ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[0][51]                                                                                                            ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[0][57]                                                                                                                     ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[0][51]                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[0][58]                                                                                                                     ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[0][51]                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[0][57]                                                                                                                ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[0][51]                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[0][58]                                                                                                                ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[0][51]                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmit_enable_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                               ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmit_enable_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                               ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_sent_input_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                 ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_sent_input_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                 ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:load_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                          ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:load_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                          ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                      ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                      ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                           ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                           ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_recieved_input_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                             ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_recieved_input_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                             ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_input_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                       ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_input_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                       ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                           ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                           ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                   ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                   ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                             ; Merged with lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                             ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[1][58]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[1][58]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[1][58]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[1][58]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[1][58]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[1][58]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[1][58]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][75]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][75]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][58]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_break:the_lab4CPU_cpu_nios2_oci_break|trigger_state                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[0][51]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[0][59]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmit_enable_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmit_enable_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[0][51]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[0][59]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_sent_input_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_sent_input_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[0][51]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[0][59]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:load_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:load_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                     ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[0][51]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[0][59]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                   ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                 ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[0][51]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[0][59]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                        ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[0][51]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[0][59]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_recieved_input_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_recieved_input_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                        ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[0][51]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[0][59]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_input_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                    ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_input_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                  ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][51]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][59]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                        ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][51]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][59]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][51]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                        ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_dbrk:the_lab4CPU_cpu_nios2_oci_dbrk|dbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[1][59]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[1][59]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[1][59]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[1][59]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[1][59]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[1][59]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[1][59]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][59]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][59]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_break:the_lab4CPU_cpu_nios2_oci_break|trigbrktype                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[1][93]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[1][93]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[1][93]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[1][93]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[1][93]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[1][93]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[1][93]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][93]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][93]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[0][93]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[0][93]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[0][93]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[0][93]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[0][93]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[0][93]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[0][93]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][93]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][93]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_tck:the_lab4CPU_cpu_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_tck:the_lab4CPU_cpu_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_tck:the_lab4CPU_cpu_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_tck:the_lab4CPU_cpu_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_tck:the_lab4CPU_cpu_jtag_debug_module_tck|DRsize.011 ; Merged with lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_tck:the_lab4CPU_cpu_jtag_debug_module_tck|DRsize.001 ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_tck:the_lab4CPU_cpu_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; clock_divider19:cd|divided_clocks[16..31]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; Total Number of Removed Registers = 718                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10]                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11]                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[12]                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[12]                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[13]                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[13]                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[12]                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[13]                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[13]                                                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; Total Number of Removed Registers = 32                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][75]                                                                                                                        ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][51],                                                                                                                         ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][59],                                                                                                                         ;
;                                                                                                                                                                                                                                              ;                           ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                     ;
;                                                                                                                                                                                                                                              ;                           ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][59]                                                                                                                          ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][75]                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][51],                                                                                                                 ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][59],                                                                                                                 ;
;                                                                                                                                                                                                                                              ;                           ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                             ;
;                                                                                                                                                                                                                                              ;                           ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][59]                                                                                                                  ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_dbrk:the_lab4CPU_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                       ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_dbrk:the_lab4CPU_cpu_nios2_oci_dbrk|dbrk_break,                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_break:the_lab4CPU_cpu_nios2_oci_break|trigbrktype                                                                                            ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[0][75]                                                                                                            ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[1][75],                                                                                                             ;
;                                                                                                                                                                                                                                              ;                           ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmit_enable_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                          ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[0][75]                                                                                                              ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[1][75],                                                                                                               ;
;                                                                                                                                                                                                                                              ;                           ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_sent_input_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                            ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[0][75]                                                                                                                       ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[1][75],                                                                                                                        ;
;                                                                                                                                                                                                                                              ;                           ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:load_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[0][75]                                                                                                                   ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[1][75],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                           ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                 ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[0][75]                                                                                                                        ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[1][75],                                                                                                                         ;
;                                                                                                                                                                                                                                              ;                           ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                      ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[0][75]                                                                                                          ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[1][75],                                                                                                           ;
;                                                                                                                                                                                                                                              ;                           ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_recieved_input_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                        ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[0][75]                                                                                                                    ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[1][75],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                           ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_input_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                  ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                          ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75],                                                                                                           ;
;                                                                                                                                                                                                                                              ;                           ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                        ;
; lab4CPU:cpu|lab4CPU_parallel_input:parallel_input|readdata[21]                                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|av_readdata_pre[21]                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_parallel_input:parallel_input|readdata[20]                                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|av_readdata_pre[20]                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_parallel_input:parallel_input|readdata[19]                                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|av_readdata_pre[19]                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_parallel_input:parallel_input|readdata[18]                                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|av_readdata_pre[18]                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_parallel_input:parallel_input|readdata[17]                                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|av_readdata_pre[17]                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_parallel_input:parallel_input|readdata[16]                                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|av_readdata_pre[16]                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_parallel_input:parallel_input|readdata[15]                                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|av_readdata_pre[15]                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_parallel_input:parallel_input|readdata[14]                                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|av_readdata_pre[14]                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_parallel_input:parallel_input|readdata[13]                                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|av_readdata_pre[13]                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_parallel_input:parallel_input|readdata[12]                                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|av_readdata_pre[12]                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_parallel_input:parallel_input|readdata[11]                                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|av_readdata_pre[11]                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_parallel_input:parallel_input|readdata[10]                                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|av_readdata_pre[10]                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_parallel_input:parallel_input|readdata[9]                                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|av_readdata_pre[9]                                                                                                         ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_parallel_input:parallel_input|readdata[8]                                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|av_readdata_pre[8]                                                                                                         ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_parallel_input:parallel_input|readdata[7]                                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|av_readdata_pre[7]                                                                                                         ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_parallel_input:parallel_input|readdata[6]                                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|av_readdata_pre[6]                                                                                                         ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_parallel_input:parallel_input|readdata[5]                                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|av_readdata_pre[5]                                                                                                         ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_parallel_input:parallel_input|readdata[4]                                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|av_readdata_pre[4]                                                                                                         ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_parallel_input:parallel_input|readdata[3]                                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|av_readdata_pre[3]                                                                                                         ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_parallel_input:parallel_input|readdata[2]                                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|av_readdata_pre[2]                                                                                                         ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_parallel_input:parallel_input|readdata[1]                                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|av_readdata_pre[1]                                                                                                         ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                 ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                 ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                 ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                 ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                 ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                 ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                 ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                 ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_dbrk:the_lab4CPU_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                             ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_break:the_lab4CPU_cpu_nios2_oci_break|trigger_state                                                                                          ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_sent_input|readdata[31]                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator|av_readdata_pre[31]                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_sent_input|readdata[30]                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator|av_readdata_pre[30]                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_sent_input|readdata[29]                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator|av_readdata_pre[29]                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_sent_input|readdata[28]                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator|av_readdata_pre[28]                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_sent_input|readdata[27]                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator|av_readdata_pre[27]                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_sent_input|readdata[26]                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator|av_readdata_pre[26]                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_sent_input|readdata[25]                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator|av_readdata_pre[25]                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_sent_input|readdata[24]                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator|av_readdata_pre[24]                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_sent_input|readdata[23]                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator|av_readdata_pre[23]                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_sent_input|readdata[22]                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator|av_readdata_pre[22]                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_sent_input|readdata[21]                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator|av_readdata_pre[21]                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_sent_input|readdata[20]                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator|av_readdata_pre[20]                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_sent_input|readdata[19]                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator|av_readdata_pre[19]                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_sent_input|readdata[18]                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator|av_readdata_pre[18]                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_sent_input|readdata[17]                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator|av_readdata_pre[17]                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_sent_input|readdata[16]                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator|av_readdata_pre[16]                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_sent_input|readdata[15]                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator|av_readdata_pre[15]                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_sent_input|readdata[14]                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator|av_readdata_pre[14]                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_sent_input|readdata[13]                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator|av_readdata_pre[13]                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_sent_input|readdata[12]                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator|av_readdata_pre[12]                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_sent_input|readdata[11]                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator|av_readdata_pre[11]                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_sent_input|readdata[10]                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator|av_readdata_pre[10]                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_sent_input|readdata[9]                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator|av_readdata_pre[9]                                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_sent_input|readdata[8]                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator|av_readdata_pre[8]                                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_sent_input|readdata[7]                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator|av_readdata_pre[7]                                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_sent_input|readdata[6]                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator|av_readdata_pre[6]                                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_sent_input|readdata[5]                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator|av_readdata_pre[5]                                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_sent_input|readdata[4]                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator|av_readdata_pre[4]                                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_sent_input|readdata[3]                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator|av_readdata_pre[3]                                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_sent_input|readdata[2]                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator|av_readdata_pre[2]                                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_sent_input|readdata[1]                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator|av_readdata_pre[1]                                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_recieved_input|readdata[31]                                                                                                                                                           ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator|av_readdata_pre[31]                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_recieved_input|readdata[30]                                                                                                                                                           ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator|av_readdata_pre[30]                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_recieved_input|readdata[29]                                                                                                                                                           ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator|av_readdata_pre[29]                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_recieved_input|readdata[28]                                                                                                                                                           ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator|av_readdata_pre[28]                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_recieved_input|readdata[27]                                                                                                                                                           ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator|av_readdata_pre[27]                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_recieved_input|readdata[26]                                                                                                                                                           ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator|av_readdata_pre[26]                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_recieved_input|readdata[25]                                                                                                                                                           ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator|av_readdata_pre[25]                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_recieved_input|readdata[24]                                                                                                                                                           ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator|av_readdata_pre[24]                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_recieved_input|readdata[23]                                                                                                                                                           ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator|av_readdata_pre[23]                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_recieved_input|readdata[22]                                                                                                                                                           ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator|av_readdata_pre[22]                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_recieved_input|readdata[21]                                                                                                                                                           ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator|av_readdata_pre[21]                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_recieved_input|readdata[20]                                                                                                                                                           ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator|av_readdata_pre[20]                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_recieved_input|readdata[19]                                                                                                                                                           ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator|av_readdata_pre[19]                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_recieved_input|readdata[18]                                                                                                                                                           ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator|av_readdata_pre[18]                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_recieved_input|readdata[17]                                                                                                                                                           ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator|av_readdata_pre[17]                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_recieved_input|readdata[16]                                                                                                                                                           ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator|av_readdata_pre[16]                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_recieved_input|readdata[15]                                                                                                                                                           ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator|av_readdata_pre[15]                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_recieved_input|readdata[14]                                                                                                                                                           ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator|av_readdata_pre[14]                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_recieved_input|readdata[13]                                                                                                                                                           ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator|av_readdata_pre[13]                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_recieved_input|readdata[12]                                                                                                                                                           ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator|av_readdata_pre[12]                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_recieved_input|readdata[11]                                                                                                                                                           ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator|av_readdata_pre[11]                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_recieved_input|readdata[10]                                                                                                                                                           ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator|av_readdata_pre[10]                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_recieved_input|readdata[9]                                                                                                                                                            ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator|av_readdata_pre[9]                                                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_recieved_input|readdata[8]                                                                                                                                                            ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator|av_readdata_pre[8]                                                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_recieved_input|readdata[7]                                                                                                                                                            ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator|av_readdata_pre[7]                                                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_recieved_input|readdata[6]                                                                                                                                                            ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator|av_readdata_pre[6]                                                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_recieved_input|readdata[5]                                                                                                                                                            ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator|av_readdata_pre[5]                                                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_recieved_input|readdata[4]                                                                                                                                                            ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator|av_readdata_pre[4]                                                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_recieved_input|readdata[3]                                                                                                                                                            ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator|av_readdata_pre[3]                                                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_recieved_input|readdata[2]                                                                                                                                                            ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator|av_readdata_pre[2]                                                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_character_recieved_input:character_recieved_input|readdata[1]                                                                                                                                                            ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator|av_readdata_pre[1]                                                                                               ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_parallel_input:parallel_input|readdata[31]                                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|av_readdata_pre[31]                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[0][74]                                                                                                            ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[1][74]                                                                                                              ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[0][73]                                                                                                            ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[1][73]                                                                                                              ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[0][72]                                                                                                            ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[1][72]                                                                                                              ;
; lab4CPU:cpu|lab4CPU_parallel_input:parallel_input|readdata[30]                                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|av_readdata_pre[30]                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[0][74]                                                                                                              ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[1][74]                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[0][73]                                                                                                              ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[1][73]                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[0][72]                                                                                                              ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[1][72]                                                                                                                ;
; lab4CPU:cpu|lab4CPU_parallel_input:parallel_input|readdata[29]                                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|av_readdata_pre[29]                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[0][74]                                                                                                                       ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[1][74]                                                                                                                         ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[0][73]                                                                                                                       ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[1][73]                                                                                                                         ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[0][72]                                                                                                                       ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[1][72]                                                                                                                         ;
; lab4CPU:cpu|lab4CPU_parallel_input:parallel_input|readdata[28]                                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|av_readdata_pre[28]                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[0][74]                                                                                                                   ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[1][74]                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[0][73]                                                                                                                   ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[1][73]                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[0][72]                                                                                                                   ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[1][72]                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_parallel_input:parallel_input|readdata[27]                                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|av_readdata_pre[27]                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_parallel_input:parallel_input|readdata[26]                                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|av_readdata_pre[26]                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[0][73]                                                                                                                        ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[1][73]                                                                                                                          ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[0][72]                                                                                                                        ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[1][72]                                                                                                                          ;
; lab4CPU:cpu|lab4CPU_parallel_input:parallel_input|readdata[25]                                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|av_readdata_pre[25]                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[0][74]                                                                                                          ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[1][74]                                                                                                            ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[0][73]                                                                                                          ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[1][73]                                                                                                            ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[0][72]                                                                                                          ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[1][72]                                                                                                            ;
; lab4CPU:cpu|lab4CPU_parallel_input:parallel_input|readdata[24]                                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|av_readdata_pre[24]                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[0][74]                                                                                                                    ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[1][74]                                                                                                                      ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[0][73]                                                                                                                    ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[1][73]                                                                                                                      ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[0][72]                                                                                                                    ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[1][72]                                                                                                                      ;
; lab4CPU:cpu|lab4CPU_parallel_input:parallel_input|readdata[23]                                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|av_readdata_pre[23]                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                          ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                            ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][73]                                                                                                          ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                            ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                          ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                            ;
; lab4CPU:cpu|lab4CPU_parallel_input:parallel_input|readdata[0]                                                                                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|av_readdata_pre[0]                                                                                                         ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[1][58]                                                                                                            ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[0][51]                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[1][58]                                                                                                              ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[0][51]                                                                                                                ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[1][58]                                                                                                                       ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[0][51]                                                                                                                         ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[1][58]                                                                                                                   ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[0][51]                                                                                                                     ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[1][58]                                                                                                                        ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[0][51]                                                                                                                          ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[1][58]                                                                                                          ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[0][51]                                                                                                            ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[1][58]                                                                                                                    ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[0][51]                                                                                                                      ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[0][74]                                                                                                                        ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[1][74]                                                                                                                          ;
; lab4CPU:cpu|lab4CPU_parallel_input:parallel_input|readdata[22]                                                                                                                                                                               ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|av_readdata_pre[22]                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][58]                                                                                                          ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][51]                                                                                                            ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[0][59]                                                                                                            ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[1][59]                                                                                                              ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[0][59]                                                                                                              ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[1][59]                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[0][59]                                                                                                                       ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[1][59]                                                                                                                         ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[0][59]                                                                                                                   ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[1][59]                                                                                                                     ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[0][59]                                                                                                                        ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[1][59]                                                                                                                          ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[0][59]                                                                                                          ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[1][59]                                                                                                            ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[0][59]                                                                                                                    ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[1][59]                                                                                                                      ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                          ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                            ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                          ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                            ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[1][93]                                                                                                                    ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo|mem[0][93]                                                                                                                      ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[1][93]                                                                                                          ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo|mem[0][93]                                                                                                            ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[1][93]                                                                                                                        ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo|mem[0][93]                                                                                                                          ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[1][93]                                                                                                                   ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo|mem[0][93]                                                                                                                     ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[1][93]                                                                                                                       ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo|mem[0][93]                                                                                                                         ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[1][93]                                                                                                              ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo|mem[0][93]                                                                                                                ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[1][93]                                                                                                            ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo|mem[0][93]                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][93]                                                                                                                ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][93]                                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][93]                                                                                                                        ; Stuck at GND              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][93]                                                                                                                          ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                              ; Stuck at VCC              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                       ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                              ; Stuck at VCC              ; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                       ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_tck:the_lab4CPU_cpu_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_tck:the_lab4CPU_cpu_jtag_debug_module_tck|DRsize.101 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15]                                                                                 ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14],                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1647  ;
; Number of registers using Synchronous Clear  ; 370   ;
; Number of registers using Synchronous Load   ; 335   ;
; Number of registers using Asynchronous Clear ; 903   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 792   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; lab4CPU:cpu|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                          ; 1       ;
; lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                              ; 27      ;
; lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                          ; 7       ;
; receiving:r|Rserial_buffer:input_buffer|Q                                                                                                                                                                                                                                                                                       ; 1       ;
; lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                          ; 11      ;
; lab4CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                       ; 1       ;
; lab4CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                       ; 4       ;
; lab4CPU:cpu|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                          ; 2       ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                      ; 2       ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|i_read                                                                                                                                                                                                                                                                                              ; 9       ;
; lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                      ; 2       ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                      ; 6       ;
; lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                                   ; 3       ;
; lab4CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                       ; 1       ;
; lab4CPU:cpu|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                          ; 1       ;
; lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                              ; 3       ;
; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                                                                                        ; 2       ;
; lab4CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                       ; 1       ;
; lab4CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                           ; 1       ;
; lab4CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                            ; 1       ;
; lab4CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 39                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_output_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC|receiving:r|characterBitCount:cBitCount|combinedCounter[1]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:load_output_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmit_enable_output_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC|lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_output_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                        ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|E_src2[5]                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|E_shift_rot_result[1]                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|d_writedata[31]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|av_ld_byte0_data[4]                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|av_ld_byte2_data[6]                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|D_iw[13]                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|D_iw[31]                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC|transmitting:t|TcharacterBitCount:cBitCountTransmit|charReceived                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|W_alu_result[31]                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC|lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_ocimem:the_lab4CPU_cpu_nios2_ocimem|MonDReg[16]                                                                                                                                                                                                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_ocimem:the_lab4CPU_cpu_nios2_ocimem|MonDReg[11]                                                                                                                                                                                                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_ocimem:the_lab4CPU_cpu_nios2_ocimem|MonAReg[6]                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_break:the_lab4CPU_cpu_nios2_oci_break|break_readreg[1]                                                                                                                                                                                                 ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|F_pc[7]                                                                                                                                                                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_tck:the_lab4CPU_cpu_jtag_debug_module_tck|sr[36]                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_tck:the_lab4CPU_cpu_jtag_debug_module_tck|sr[34]                                                                                                               ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_tck:the_lab4CPU_cpu_jtag_debug_module_tck|sr[9]                                                                                                                ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_tck:the_lab4CPU_cpu_jtag_debug_module_tck|sr[17]                                                                                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC|lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC|lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|E_logic_result[28]                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|W_rf_wr_data[12]                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC|lab4CPU:cpu|lab4CPU_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                                                                              ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE1_SoC|lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router:router|src_channel[1]                                                                                                                                                                                                                                           ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|dffs[5]                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                                       ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                             ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_register_bank_a_module:lab4CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_pgo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_register_bank_b_module:lab4CPU_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_qgo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_debug:the_lab4CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_ocimem:the_lab4CPU_cpu_nios2_ocimem|lab4CPU_cpu_ociram_sp_ram_module:lab4CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_cng1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_tck:the_lab4CPU_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_tck:the_lab4CPU_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_sysclk:the_lab4CPU_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_sysclk:the_lab4CPU_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_r:the_lab4CPU_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4CPU:cpu|lab4CPU_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ntk1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for lab4CPU:cpu|altera_reset_controller:rst_controller ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_register_bank_a_module:lab4CPU_cpu_register_bank_a ;
+----------------+--------------------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                                                        ;
+----------------+--------------------------+---------------------------------------------------------------------------------------------+
; lpm_file       ; lab4CPU_cpu_rf_ram_a.mif ; String                                                                                      ;
+----------------+--------------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_register_bank_a_module:lab4CPU_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                                                              ;
+------------------------------------+--------------------------+---------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                                                    ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT                ; Untyped                                                                                           ;
; WIDTH_A                            ; 32                       ; Signed Integer                                                                                    ;
; WIDTHAD_A                          ; 5                        ; Signed Integer                                                                                    ;
; NUMWORDS_A                         ; 32                       ; Signed Integer                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                                                           ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                                                           ;
; WIDTH_B                            ; 32                       ; Signed Integer                                                                                    ;
; WIDTHAD_B                          ; 5                        ; Signed Integer                                                                                    ;
; NUMWORDS_B                         ; 32                       ; Signed Integer                                                                                    ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0                   ; Untyped                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0                   ; Untyped                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                                                           ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                        ; Untyped                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                                                           ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                           ;
; INIT_FILE                          ; lab4CPU_cpu_rf_ram_a.mif ; Untyped                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                        ; Signed Integer                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                                                           ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V                ; Untyped                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_pgo1          ; Untyped                                                                                           ;
+------------------------------------+--------------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_register_bank_b_module:lab4CPU_cpu_register_bank_b ;
+----------------+--------------------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                                                        ;
+----------------+--------------------------+---------------------------------------------------------------------------------------------+
; lpm_file       ; lab4CPU_cpu_rf_ram_b.mif ; String                                                                                      ;
+----------------+--------------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_register_bank_b_module:lab4CPU_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                                                              ;
+------------------------------------+--------------------------+---------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                                                    ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT                ; Untyped                                                                                           ;
; WIDTH_A                            ; 32                       ; Signed Integer                                                                                    ;
; WIDTHAD_A                          ; 5                        ; Signed Integer                                                                                    ;
; NUMWORDS_A                         ; 32                       ; Signed Integer                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                                                           ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                                                           ;
; WIDTH_B                            ; 32                       ; Signed Integer                                                                                    ;
; WIDTHAD_B                          ; 5                        ; Signed Integer                                                                                    ;
; NUMWORDS_B                         ; 32                       ; Signed Integer                                                                                    ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0                   ; Untyped                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0                   ; Untyped                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                                                           ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                        ; Untyped                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                                                           ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                           ;
; INIT_FILE                          ; lab4CPU_cpu_rf_ram_b.mif ; Untyped                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                        ; Signed Integer                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                                                           ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V                ; Untyped                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_qgo1          ; Untyped                                                                                           ;
+------------------------------------+--------------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_debug:the_lab4CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_ocimem:the_lab4CPU_cpu_nios2_ocimem|lab4CPU_cpu_ociram_sp_ram_module:lab4CPU_cpu_ociram_sp_ram ;
+----------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                   ; Type                                                                                                                                                                           ;
+----------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; lab4CPU_cpu_ociram_default_contents.mif ; String                                                                                                                                                                         ;
+----------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_ocimem:the_lab4CPU_cpu_nios2_ocimem|lab4CPU_cpu_ociram_sp_ram_module:lab4CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                                                                                                                                                                 ;
+------------------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                                                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                                                                                                                                                              ;
; OPERATION_MODE                     ; SINGLE_PORT                             ; Untyped                                                                                                                                                                              ;
; WIDTH_A                            ; 32                                      ; Signed Integer                                                                                                                                                                       ;
; WIDTHAD_A                          ; 8                                       ; Signed Integer                                                                                                                                                                       ;
; NUMWORDS_A                         ; 256                                     ; Signed Integer                                                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                                                                                                                                                              ;
; WIDTH_B                            ; 1                                       ; Untyped                                                                                                                                                                              ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                                                                                                                                                              ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 4                                       ; Signed Integer                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                                                                                                                                                              ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                                                                                                                                                              ;
; INIT_FILE                          ; lab4CPU_cpu_ociram_default_contents.mif ; Untyped                                                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                                       ; Signed Integer                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                                                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                               ; Untyped                                                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_cng1                         ; Untyped                                                                                                                                                                              ;
+------------------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_tck:the_lab4CPU_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_tck:the_lab4CPU_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_sysclk:the_lab4CPU_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_sysclk:the_lab4CPU_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab4CPU_cpu_jtag_debug_module_phy ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                           ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                 ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                 ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                 ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                 ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                         ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                 ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                 ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                         ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                 ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                         ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                         ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                      ;
; lpm_width               ; 8           ; Signed Integer                                                                                                      ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                      ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                             ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                             ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_r:the_lab4CPU_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                      ;
; lpm_width               ; 8           ; Signed Integer                                                                                                      ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                      ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                             ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                             ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_onchip_mem:onchip_mem ;
+----------------+------------------------+----------------------------------------------+
; Parameter Name ; Value                  ; Type                                         ;
+----------------+------------------------+----------------------------------------------+
; INIT_FILE      ; lab4CPU_onchip_mem.hex ; String                                       ;
+----------------+------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_onchip_mem:onchip_mem|altsyncram:the_altsyncram ;
+------------------------------------+------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                               ;
+------------------------------------+------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                                            ;
; WIDTH_A                            ; 32                     ; Signed Integer                                     ;
; WIDTHAD_A                          ; 12                     ; Signed Integer                                     ;
; NUMWORDS_A                         ; 4096                   ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                            ;
; WIDTH_B                            ; 1                      ; Untyped                                            ;
; WIDTHAD_B                          ; 1                      ; Untyped                                            ;
; NUMWORDS_B                         ; 1                      ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                            ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                            ;
; INIT_FILE                          ; lab4CPU_onchip_mem.hex ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 4096                   ; Signed Integer                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                 ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                 ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_ntk1        ; Untyped                                            ;
+------------------------------------+------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 15    ; Signed Integer                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W               ; 15    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 15    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W               ; 15    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_output_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_output_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:load_output_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmit_enable_output_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 71    ; Signed Integer                                                                                                    ;
; PKT_QOS_L                 ; 71    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 69    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 69    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                    ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                                    ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                                    ;
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 67    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 66    ; Signed Integer                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 56    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                    ;
; ID                        ; 0     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                    ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_ADDR_W                ; 15    ; Signed Integer                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 71    ; Signed Integer                                                                                                           ;
; PKT_QOS_L                 ; 71    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 69    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 69    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                           ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                                           ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                                           ;
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_H          ; 67    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_L          ; 66    ; Signed Integer                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 56    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                           ;
; ID                        ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                           ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_ADDR_W                ; 15    ; Signed Integer                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_input_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_input_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_recieved_input_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_recieved_input_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_output_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_output_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:load_output_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:load_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_sent_input_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_sent_input_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmit_enable_output_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmit_enable_output_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router:router|lab4CPU_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_001:router_001|lab4CPU_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_002:router_002|lab4CPU_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_003:router_003|lab4CPU_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_003:router_004|lab4CPU_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_002:router_005|lab4CPU_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_002:router_006|lab4CPU_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_002:router_007|lab4CPU_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_002:router_008|lab4CPU_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_002:router_009|lab4CPU_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_002:router_010|lab4CPU_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_002:router_011|lab4CPU_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 10     ; Signed Integer                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 20    ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transmitting:t|TstartBit:transmit_enable ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; DISABLE        ; 0     ; Unsigned Binary                                              ;
; ENABLE         ; 1     ; Unsigned Binary                                              ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiving:r|startBit:start_bit ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; DISABLE        ; 0     ; Unsigned Binary                                    ;
; ENABLE         ; 1     ; Unsigned Binary                                    ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                 ;
+-------------------------------------------------+--------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                        ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                ; String         ;
; sld_node_info                                   ; 805334528                                                    ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                              ; String         ;
; SLD_IP_VERSION                                  ; 6                                                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                            ; Signed Integer ;
; sld_data_bits                                   ; 17                                                           ; Untyped        ;
; sld_trigger_bits                                ; 17                                                           ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                           ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                        ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                        ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                            ; Untyped        ;
; sld_sample_depth                                ; 16384                                                        ; Untyped        ;
; sld_segment_size                                ; 16384                                                        ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                         ; Untyped        ;
; sld_state_bits                                  ; 11                                                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                            ; Signed Integer ;
; sld_trigger_level                               ; 1                                                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                         ; String         ;
; sld_inversion_mask_length                       ; 28                                                           ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000                                 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                    ; String         ;
; sld_state_flow_use_generated                    ; 0                                                            ; Untyped        ;
; sld_current_resource_width                      ; 1                                                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                          ; Untyped        ;
; sld_storage_qualifier_bits                      ; 17                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                            ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                            ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                            ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                      ;
; Entity Instance                           ; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_register_bank_a_module:lab4CPU_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                              ;
; Entity Instance                           ; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_register_bank_b_module:lab4CPU_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                              ;
; Entity Instance                           ; lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_ocimem:the_lab4CPU_cpu_nios2_ocimem|lab4CPU_cpu_ociram_sp_ram_module:lab4CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                              ;
; Entity Instance                           ; lab4CPU:cpu|lab4CPU_onchip_mem:onchip_mem|altsyncram:the_altsyncram                                                                                                                                                    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                ;
+----------------------------+----------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                          ;
+----------------------------+----------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                              ;
; Entity Instance            ; lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 64                                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_r:the_lab4CPU_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 64                                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
+----------------------------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------------------+
; Port           ; Type  ; Severity ; Details                                    ;
+----------------+-------+----------+--------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                               ;
; reset_in2      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                               ;
; reset_in3      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                               ;
; reset_in4      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                               ;
; reset_in5      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                               ;
; reset_in6      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                               ;
; reset_in7      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                               ;
; reset_in8      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                               ;
; reset_in9      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                               ;
; reset_in10     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                               ;
; reset_in11     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                               ;
; reset_in12     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                               ;
; reset_in13     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                               ;
; reset_in14     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                               ;
; reset_in15     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                               ;
+----------------+-------+----------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                            ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                       ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                   ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[19..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_003:router_003|lab4CPU_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_002:router_002|lab4CPU_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_001:router_001|lab4CPU_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router:router|lab4CPU_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transmit_enable_output_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transmit_enable_output_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_sent_input_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_sent_input_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:load_output_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:load_output_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_output_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_output_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_output_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_output_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_recieved_input_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_recieved_input_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_input_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_input_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                         ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                  ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transmit_enable_output_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_sent_input_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:load_output_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_output_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_output_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_recieved_input_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart"                                                                          ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab4CPU_cpu_jtag_debug_module_phy" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                 ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_sysclk:the_lab4CPU_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_sysclk:the_lab4CPU_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_pib:the_lab4CPU_cpu_nios2_oci_pib" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_fifo:the_lab4CPU_cpu_nios2_oci_fifo|lab4CPU_cpu_nios2_oci_fifo_wrptr_inc:the_lab4CPU_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                    ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                        ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_dtrace:the_lab4CPU_cpu_nios2_oci_dtrace|lab4CPU_cpu_nios2_oci_td_mode:lab4CPU_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                      ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_itrace:the_lab4CPU_cpu_nios2_oci_itrace"                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_dbrk:the_lab4CPU_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                        ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_xbrk:the_lab4CPU_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                        ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_debug:the_lab4CPU_cpu_nios2_oci_debug" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                               ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                          ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci"                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oci_ienable[4..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_test_bench:the_lab4CPU_cpu_test_bench" ;
+-----------------+-------+----------+----------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                              ;
+-----------------+-------+----------+----------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                         ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                         ;
+-----------------+-------+----------+----------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu|lab4CPU_cpu:cpu"   ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4CPU:cpu"                                                                                                                                                                                                             ;
+--------------------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                                       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_reset_n                              ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset_reset_n[-1]                          ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; parallel_output_external_connection_export ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+--------------------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 17                  ; 17               ; 16384        ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 919                         ;
;     CLR               ; 252                         ;
;     CLR SCLR          ; 66                          ;
;     CLR SCLR SLD      ; 16                          ;
;     CLR SLD           ; 68                          ;
;     ENA               ; 65                          ;
;     ENA CLR           ; 123                         ;
;     ENA CLR SCLR      ; 45                          ;
;     ENA CLR SLD       ; 17                          ;
;     ENA SCLR          ; 61                          ;
;     ENA SCLR SLD      ; 21                          ;
;     ENA SLD           ; 9                           ;
;     SCLR              ; 19                          ;
;     SLD               ; 32                          ;
;     plain             ; 125                         ;
; arriav_lcell_comb     ; 1107                        ;
;     arith             ; 137                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 77                          ;
;         2 data inputs ; 26                          ;
;         3 data inputs ; 32                          ;
;         4 data inputs ; 1                           ;
;     extend            ; 4                           ;
;         7 data inputs ; 4                           ;
;     normal            ; 966                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 150                         ;
;         3 data inputs ; 197                         ;
;         4 data inputs ; 188                         ;
;         5 data inputs ; 267                         ;
;         6 data inputs ; 147                         ;
; boundary_port         ; 95                          ;
; stratixv_ram_block    ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.12                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 618                                                    ;
;     CLR               ; 22                                                     ;
;     CLR SLD           ; 57                                                     ;
;     ENA               ; 88                                                     ;
;     ENA CLR           ; 123                                                    ;
;     ENA CLR SCLR      ; 57                                                     ;
;     ENA SCLR          ; 27                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 42                                                     ;
;     SCLR SLD          ; 10                                                     ;
;     plain             ; 159                                                    ;
; arriav_lcell_comb     ; 306                                                    ;
;     arith             ; 103                                                    ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 98                                                     ;
;         2 data inputs ; 1                                                      ;
;     extend            ; 1                                                      ;
;         7 data inputs ; 1                                                      ;
;     normal            ; 202                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 15                                                     ;
;         2 data inputs ; 13                                                     ;
;         3 data inputs ; 11                                                     ;
;         4 data inputs ; 28                                                     ;
;         5 data inputs ; 47                                                     ;
;         6 data inputs ; 86                                                     ;
; boundary_port         ; 168                                                    ;
; stratixv_ram_block    ; 34                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 5.00                                                   ;
; Average LUT depth     ; 1.96                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 110                                      ;
;     CLR               ; 7                                        ;
;     ENA               ; 31                                       ;
;     ENA CLR           ; 20                                       ;
;     ENA CLR SCLR SLD  ; 8                                        ;
;     ENA CLR SLD       ; 22                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; arriav_lcell_comb     ; 123                                      ;
;     extend            ; 2                                        ;
;         7 data inputs ; 2                                        ;
;     normal            ; 121                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 26                                       ;
;         3 data inputs ; 22                                       ;
;         4 data inputs ; 16                                       ;
;         5 data inputs ; 27                                       ;
;         6 data inputs ; 23                                       ;
; boundary_port         ; 238                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.40                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:02     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                      ;
+---------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------+---------+
; Name                                  ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                ; Details ;
+---------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------+---------+
; clock_divider19:cd|divided_clocks[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clock_divider19:cd|divided_clocks[15]                            ; N/A     ;
; receiving:r|charReceived              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; receiving:r|characterBitCount:cBitCount|charReceived             ; N/A     ;
; receiving:r|charReceived              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; receiving:r|characterBitCount:cBitCount|charReceived             ; N/A     ;
; receiving:r|data_in                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_in                                                          ; N/A     ;
; receiving:r|data_in                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_in                                                          ; N/A     ;
; receiving:r|reset                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]                                                            ; N/A     ;
; receiving:r|reset                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]                                                            ; N/A     ;
; transmitting:t|charSent               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; transmitting:t|TcharacterBitCount:cBitCountTransmit|charReceived ; N/A     ;
; transmitting:t|charSent               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; transmitting:t|TcharacterBitCount:cBitCountTransmit|charReceived ; N/A     ;
; transmitting:t|data_in[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                              ; N/A     ;
; transmitting:t|data_in[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                              ; N/A     ;
; transmitting:t|data_in[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                              ; N/A     ;
; transmitting:t|data_in[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                              ; N/A     ;
; transmitting:t|data_in[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                              ; N/A     ;
; transmitting:t|data_in[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                              ; N/A     ;
; transmitting:t|data_in[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                              ; N/A     ;
; transmitting:t|data_in[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                              ; N/A     ;
; transmitting:t|data_in[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                              ; N/A     ;
; transmitting:t|data_in[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                              ; N/A     ;
; transmitting:t|data_in[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                              ; N/A     ;
; transmitting:t|data_in[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                              ; N/A     ;
; transmitting:t|data_in[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                              ; N/A     ;
; transmitting:t|data_in[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                              ; N/A     ;
; transmitting:t|data_in[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                              ; N/A     ;
; transmitting:t|data_in[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                              ; N/A     ;
; transmitting:t|data_in[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                              ; N/A     ;
; transmitting:t|data_in[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                              ; N/A     ;
; transmitting:t|data_in[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                              ; N/A     ;
; transmitting:t|data_in[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                              ; N/A     ;
; transmitting:t|data_out               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; transmitting:t|Tserial_buffer:output_buffer|data_out~0           ; N/A     ;
; transmitting:t|data_out               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; transmitting:t|Tserial_buffer:output_buffer|data_out~0           ; N/A     ;
; transmitting:t|load_n                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4CPU:cpu|lab4CPU_load_output:load_output|data_out             ; N/A     ;
; transmitting:t|load_n                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4CPU:cpu|lab4CPU_load_output:load_output|data_out             ; N/A     ;
; transmitting:t|t_enable               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4CPU:cpu|lab4CPU_load_output:transmit_enable_output|data_out  ; N/A     ;
; transmitting:t|t_enable               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4CPU:cpu|lab4CPU_load_output:transmit_enable_output|data_out  ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A     ;
+---------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition
    Info: Processing started: Fri Mar 04 22:11:57 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off nios2_quartus2_project -c nios2_quartus2_project
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file serial_com_code/piso2.v
    Info (12023): Found entity 1: PISO2 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/PISO2.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file serial_com_code/characterbitcount.v
    Info (12023): Found entity 1: characterBitCount File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/characterBitCount.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file serial_com_code/clock_divider7.sv
    Info (12023): Found entity 1: clock_divider19 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/clock_divider7.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file lab4cpu/synthesis/lab4cpu.v
    Info (12023): Found entity 1: lab4CPU File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/lab4CPU.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lab4cpu/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file lab4cpu/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab4cpu/synthesis/submodules/lab4cpu_irq_mapper.sv
    Info (12023): Found entity 1: lab4CPU_irq_mapper File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file lab4cpu/synthesis/submodules/lab4cpu_mm_interconnect_0.v
    Info (12023): Found entity 1: lab4CPU_mm_interconnect_0 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab4cpu/synthesis/submodules/lab4cpu_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: lab4CPU_mm_interconnect_0_avalon_st_adapter File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab4cpu/synthesis/submodules/lab4cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: lab4CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 2 design units, including 2 entities, in source file lab4cpu/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file lab4cpu/synthesis/submodules/lab4cpu_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: lab4CPU_mm_interconnect_0_rsp_mux_001 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab4cpu/synthesis/submodules/lab4cpu_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: lab4CPU_mm_interconnect_0_rsp_mux File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab4cpu/synthesis/submodules/lab4cpu_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: lab4CPU_mm_interconnect_0_rsp_demux File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab4cpu/synthesis/submodules/lab4cpu_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: lab4CPU_mm_interconnect_0_cmd_mux_001 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab4cpu/synthesis/submodules/lab4cpu_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: lab4CPU_mm_interconnect_0_cmd_mux File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab4cpu/synthesis/submodules/lab4cpu_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: lab4CPU_mm_interconnect_0_cmd_demux_001 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab4cpu/synthesis/submodules/lab4cpu_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: lab4CPU_mm_interconnect_0_cmd_demux File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file lab4cpu/synthesis/submodules/lab4cpu_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: lab4CPU_mm_interconnect_0_router_003_default_decode File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: lab4CPU_mm_interconnect_0_router_003 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab4cpu/synthesis/submodules/lab4cpu_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: lab4CPU_mm_interconnect_0_router_002_default_decode File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: lab4CPU_mm_interconnect_0_router_002 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab4cpu/synthesis/submodules/lab4cpu_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: lab4CPU_mm_interconnect_0_router_001_default_decode File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: lab4CPU_mm_interconnect_0_router_001 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab4cpu/synthesis/submodules/lab4cpu_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: lab4CPU_mm_interconnect_0_router_default_decode File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: lab4CPU_mm_interconnect_0_router File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file lab4cpu/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab4cpu/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab4cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file lab4cpu/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab4cpu/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file lab4cpu/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file lab4cpu/synthesis/submodules/lab4cpu_parallel_output.v
    Info (12023): Found entity 1: lab4CPU_parallel_output File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_parallel_output.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab4cpu/synthesis/submodules/lab4cpu_parallel_input.v
    Info (12023): Found entity 1: lab4CPU_parallel_input File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_parallel_input.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab4cpu/synthesis/submodules/lab4cpu_onchip_mem.v
    Info (12023): Found entity 1: lab4CPU_onchip_mem File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_onchip_mem.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab4cpu/synthesis/submodules/lab4cpu_load_output.v
    Info (12023): Found entity 1: lab4CPU_load_output File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_load_output.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab4cpu/synthesis/submodules/lab4cpu_led_output.v
    Info (12023): Found entity 1: lab4CPU_led_output File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_led_output.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file lab4cpu/synthesis/submodules/lab4cpu_jtag_uart.v
    Info (12023): Found entity 1: lab4CPU_jtag_uart_sim_scfifo_w File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_jtag_uart.v Line: 21
    Info (12023): Found entity 2: lab4CPU_jtag_uart_scfifo_w File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_jtag_uart.v Line: 77
    Info (12023): Found entity 3: lab4CPU_jtag_uart_sim_scfifo_r File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_jtag_uart.v Line: 162
    Info (12023): Found entity 4: lab4CPU_jtag_uart_scfifo_r File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_jtag_uart.v Line: 240
    Info (12023): Found entity 5: lab4CPU_jtag_uart File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_jtag_uart.v Line: 327
Info (12021): Found 21 design units, including 21 entities, in source file lab4cpu/synthesis/submodules/lab4cpu_cpu.v
    Info (12023): Found entity 1: lab4CPU_cpu_register_bank_a_module File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 21
    Info (12023): Found entity 2: lab4CPU_cpu_register_bank_b_module File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 86
    Info (12023): Found entity 3: lab4CPU_cpu_nios2_oci_debug File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 151
    Info (12023): Found entity 4: lab4CPU_cpu_ociram_sp_ram_module File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 292
    Info (12023): Found entity 5: lab4CPU_cpu_nios2_ocimem File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 355
    Info (12023): Found entity 6: lab4CPU_cpu_nios2_avalon_reg File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 536
    Info (12023): Found entity 7: lab4CPU_cpu_nios2_oci_break File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 628
    Info (12023): Found entity 8: lab4CPU_cpu_nios2_oci_xbrk File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 922
    Info (12023): Found entity 9: lab4CPU_cpu_nios2_oci_dbrk File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 1128
    Info (12023): Found entity 10: lab4CPU_cpu_nios2_oci_itrace File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 1314
    Info (12023): Found entity 11: lab4CPU_cpu_nios2_oci_td_mode File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 1637
    Info (12023): Found entity 12: lab4CPU_cpu_nios2_oci_dtrace File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 1704
    Info (12023): Found entity 13: lab4CPU_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 1798
    Info (12023): Found entity 14: lab4CPU_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 1869
    Info (12023): Found entity 15: lab4CPU_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 1911
    Info (12023): Found entity 16: lab4CPU_cpu_nios2_oci_fifo File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 1957
    Info (12023): Found entity 17: lab4CPU_cpu_nios2_oci_pib File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 2458
    Info (12023): Found entity 18: lab4CPU_cpu_nios2_oci_im File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 2526
    Info (12023): Found entity 19: lab4CPU_cpu_nios2_performance_monitors File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 2642
    Info (12023): Found entity 20: lab4CPU_cpu_nios2_oci File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 2658
    Info (12023): Found entity 21: lab4CPU_cpu File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 3166
Info (12021): Found 1 design units, including 1 entities, in source file lab4cpu/synthesis/submodules/lab4cpu_cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: lab4CPU_cpu_jtag_debug_module_sysclk File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu_jtag_debug_module_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab4cpu/synthesis/submodules/lab4cpu_cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: lab4CPU_cpu_jtag_debug_module_tck File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu_jtag_debug_module_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab4cpu/synthesis/submodules/lab4cpu_cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: lab4CPU_cpu_jtag_debug_module_wrapper File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu_jtag_debug_module_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab4cpu/synthesis/submodules/lab4cpu_cpu_oci_test_bench.v
    Info (12023): Found entity 1: lab4CPU_cpu_oci_test_bench File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu_oci_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab4cpu/synthesis/submodules/lab4cpu_cpu_test_bench.v
    Info (12023): Found entity 1: lab4CPU_cpu_test_bench File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab4cpu/synthesis/submodules/lab4cpu_character_recieved_input.v
    Info (12023): Found entity 1: lab4CPU_character_recieved_input File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_character_recieved_input.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file serial_com_code/tstartbit.v
    Info (12023): Found entity 1: TstartBit File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/TstartBit.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file serial_com_code/tserial_buffer.v
    Info (12023): Found entity 1: Tserial_buffer File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/Tserial_buffer.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file serial_com_code/transmitting.v
    Info (12023): Found entity 1: transmitting File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/transmitting.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file serial_com_code/tcharacterbitcount.v
    Info (12023): Found entity 1: TcharacterBitCount File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/TcharacterBitCount.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file serial_com_code/startbit.v
    Info (12023): Found entity 1: startBit File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/startBit.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file serial_com_code/sipo.v
    Info (12023): Found entity 1: SIPO File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/SIPO.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file serial_com_code/rserial_buffer.v
    Info (12023): Found entity 1: Rserial_buffer File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/Rserial_buffer.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file serial_com_code/receiving.v
    Info (12023): Found entity 1: receiving File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/receiving.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc.sv
    Info (12023): Found entity 1: DE1_SoC File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/DE1_SoC.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at receiving.v(27): created implicit net for "SRclk" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/receiving.v Line: 27
Warning (10037): Verilog HDL or VHDL warning at lab4CPU_cpu.v(1605): conditional expression evaluates to a constant File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 1605
Warning (10037): Verilog HDL or VHDL warning at lab4CPU_cpu.v(1607): conditional expression evaluates to a constant File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 1607
Warning (10037): Verilog HDL or VHDL warning at lab4CPU_cpu.v(1763): conditional expression evaluates to a constant File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 1763
Warning (10037): Verilog HDL or VHDL warning at lab4CPU_cpu.v(2587): conditional expression evaluates to a constant File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 2587
Info (12127): Elaborating entity "DE1_SoC" for the top level hierarchy
Warning (10858): Verilog HDL warning at DE1_SoC.sv(9): object serialData used but never assigned File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/DE1_SoC.sv Line: 9
Warning (10030): Net "serialData" at DE1_SoC.sv(9) has no driver or initial value, using a default initial value '0' File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/DE1_SoC.sv Line: 9
Info (12128): Elaborating entity "lab4CPU" for hierarchy "lab4CPU:cpu" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/DE1_SoC.sv Line: 31
Info (12128): Elaborating entity "lab4CPU_character_recieved_input" for hierarchy "lab4CPU:cpu|lab4CPU_character_recieved_input:character_recieved_input" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/lab4CPU.v Line: 90
Info (12128): Elaborating entity "lab4CPU_cpu" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/lab4CPU.v Line: 127
Info (12128): Elaborating entity "lab4CPU_cpu_test_bench" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_test_bench:the_lab4CPU_cpu_test_bench" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 3833
Info (12128): Elaborating entity "lab4CPU_cpu_register_bank_a_module" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_register_bank_a_module:lab4CPU_cpu_register_bank_a" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 4318
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_register_bank_a_module:lab4CPU_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 57
Info (12130): Elaborated megafunction instantiation "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_register_bank_a_module:lab4CPU_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 57
Info (12133): Instantiated megafunction "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_register_bank_a_module:lab4CPU_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 57
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "lab4CPU_cpu_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pgo1.tdf
    Info (12023): Found entity 1: altsyncram_pgo1 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/altsyncram_pgo1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pgo1" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_register_bank_a_module:lab4CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_pgo1:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "lab4CPU_cpu_register_bank_b_module" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_register_bank_b_module:lab4CPU_cpu_register_bank_b" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 4339
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_register_bank_b_module:lab4CPU_cpu_register_bank_b|altsyncram:the_altsyncram" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 122
Info (12130): Elaborated megafunction instantiation "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_register_bank_b_module:lab4CPU_cpu_register_bank_b|altsyncram:the_altsyncram" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 122
Info (12133): Instantiated megafunction "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_register_bank_b_module:lab4CPU_cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 122
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "lab4CPU_cpu_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qgo1.tdf
    Info (12023): Found entity 1: altsyncram_qgo1 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/altsyncram_qgo1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qgo1" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_register_bank_b_module:lab4CPU_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_qgo1:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "lab4CPU_cpu_nios2_oci" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 4808
Info (12128): Elaborating entity "lab4CPU_cpu_nios2_oci_debug" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_debug:the_lab4CPU_cpu_nios2_oci_debug" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 2838
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_debug:the_lab4CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 217
Info (12130): Elaborated megafunction instantiation "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_debug:the_lab4CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 217
Info (12133): Instantiated megafunction "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_debug:the_lab4CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 217
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "lab4CPU_cpu_nios2_ocimem" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_ocimem:the_lab4CPU_cpu_nios2_ocimem" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 2858
Info (12128): Elaborating entity "lab4CPU_cpu_ociram_sp_ram_module" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_ocimem:the_lab4CPU_cpu_nios2_ocimem|lab4CPU_cpu_ociram_sp_ram_module:lab4CPU_cpu_ociram_sp_ram" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 503
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_ocimem:the_lab4CPU_cpu_nios2_ocimem|lab4CPU_cpu_ociram_sp_ram_module:lab4CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 331
Info (12130): Elaborated megafunction instantiation "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_ocimem:the_lab4CPU_cpu_nios2_ocimem|lab4CPU_cpu_ociram_sp_ram_module:lab4CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 331
Info (12133): Instantiated megafunction "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_ocimem:the_lab4CPU_cpu_nios2_ocimem|lab4CPU_cpu_ociram_sp_ram_module:lab4CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 331
    Info (12134): Parameter "init_file" = "lab4CPU_cpu_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cng1.tdf
    Info (12023): Found entity 1: altsyncram_cng1 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/altsyncram_cng1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cng1" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_ocimem:the_lab4CPU_cpu_nios2_ocimem|lab4CPU_cpu_ociram_sp_ram_module:lab4CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_cng1:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "lab4CPU_cpu_nios2_avalon_reg" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_avalon_reg:the_lab4CPU_cpu_nios2_avalon_reg" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 2877
Info (12128): Elaborating entity "lab4CPU_cpu_nios2_oci_break" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_break:the_lab4CPU_cpu_nios2_oci_break" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 2908
Info (12128): Elaborating entity "lab4CPU_cpu_nios2_oci_xbrk" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_xbrk:the_lab4CPU_cpu_nios2_oci_xbrk" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 2929
Info (12128): Elaborating entity "lab4CPU_cpu_nios2_oci_dbrk" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_dbrk:the_lab4CPU_cpu_nios2_oci_dbrk" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 2955
Info (12128): Elaborating entity "lab4CPU_cpu_nios2_oci_itrace" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_itrace:the_lab4CPU_cpu_nios2_oci_itrace" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 2974
Info (12128): Elaborating entity "lab4CPU_cpu_nios2_oci_dtrace" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_dtrace:the_lab4CPU_cpu_nios2_oci_dtrace" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 2989
Info (12128): Elaborating entity "lab4CPU_cpu_nios2_oci_td_mode" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_dtrace:the_lab4CPU_cpu_nios2_oci_dtrace|lab4CPU_cpu_nios2_oci_td_mode:lab4CPU_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 1752
Info (12128): Elaborating entity "lab4CPU_cpu_nios2_oci_fifo" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_fifo:the_lab4CPU_cpu_nios2_oci_fifo" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 3008
Info (12128): Elaborating entity "lab4CPU_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_fifo:the_lab4CPU_cpu_nios2_oci_fifo|lab4CPU_cpu_nios2_oci_compute_input_tm_cnt:the_lab4CPU_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 2083
Info (12128): Elaborating entity "lab4CPU_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_fifo:the_lab4CPU_cpu_nios2_oci_fifo|lab4CPU_cpu_nios2_oci_fifo_wrptr_inc:the_lab4CPU_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 2092
Info (12128): Elaborating entity "lab4CPU_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_fifo:the_lab4CPU_cpu_nios2_oci_fifo|lab4CPU_cpu_nios2_oci_fifo_cnt_inc:the_lab4CPU_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 2101
Info (12128): Elaborating entity "lab4CPU_cpu_oci_test_bench" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_fifo:the_lab4CPU_cpu_nios2_oci_fifo|lab4CPU_cpu_oci_test_bench:the_lab4CPU_cpu_oci_test_bench" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 2109
Warning (12158): Entity "lab4CPU_cpu_oci_test_bench" contains only dangling pins File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 2109
Info (12128): Elaborating entity "lab4CPU_cpu_nios2_oci_pib" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_pib:the_lab4CPU_cpu_nios2_oci_pib" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 3018
Info (12128): Elaborating entity "lab4CPU_cpu_nios2_oci_im" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_nios2_oci_im:the_lab4CPU_cpu_nios2_oci_im" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 3039
Info (12128): Elaborating entity "lab4CPU_cpu_jtag_debug_module_wrapper" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu.v Line: 3144
Info (12128): Elaborating entity "lab4CPU_cpu_jtag_debug_module_tck" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_tck:the_lab4CPU_cpu_jtag_debug_module_tck" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu_jtag_debug_module_wrapper.v Line: 165
Info (12128): Elaborating entity "lab4CPU_cpu_jtag_debug_module_sysclk" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|lab4CPU_cpu_jtag_debug_module_sysclk:the_lab4CPU_cpu_jtag_debug_module_sysclk" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu_jtag_debug_module_wrapper.v Line: 188
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab4CPU_cpu_jtag_debug_module_phy" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu_jtag_debug_module_wrapper.v Line: 218
Info (12130): Elaborated megafunction instantiation "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab4CPU_cpu_jtag_debug_module_phy" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu_jtag_debug_module_wrapper.v Line: 218
Info (12133): Instantiated megafunction "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab4CPU_cpu_jtag_debug_module_phy" with the following parameter: File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_cpu_jtag_debug_module_wrapper.v Line: 218
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab4CPU_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab4CPU_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab4CPU_cpu_jtag_debug_module_phy" File: c:/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab4CPU_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab4CPU:cpu|lab4CPU_cpu:cpu|lab4CPU_cpu_nios2_oci:the_lab4CPU_cpu_nios2_oci|lab4CPU_cpu_jtag_debug_module_wrapper:the_lab4CPU_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab4CPU_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "lab4CPU_jtag_uart" for hierarchy "lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/lab4CPU.v Line: 140
Info (12128): Elaborating entity "lab4CPU_jtag_uart_scfifo_w" for hierarchy "lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_jtag_uart.v Line: 415
Info (12128): Elaborating entity "scfifo" for hierarchy "lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_jtag_uart.v Line: 137
Info (12130): Elaborated megafunction instantiation "lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_jtag_uart.v Line: 137
Info (12133): Instantiated megafunction "lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_jtag_uart.v Line: 137
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/scfifo_3291.tdf Line: 25
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/a_dpfifo_5771.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/scfifo_3291.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/cntr_vg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/altsyncram_7pu1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/a_dpfifo_5771.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/cntr_jgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_w:the_lab4CPU_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/a_dpfifo_5771.tdf Line: 45
Info (12128): Elaborating entity "lab4CPU_jtag_uart_scfifo_r" for hierarchy "lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|lab4CPU_jtag_uart_scfifo_r:the_lab4CPU_jtag_uart_scfifo_r" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_jtag_uart.v Line: 429
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_jtag_uart.v Line: 564
Info (12130): Elaborated megafunction instantiation "lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_jtag_uart.v Line: 564
Info (12133): Instantiated megafunction "lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_jtag_uart.v Line: 564
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: c:/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic" File: c:/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: c:/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12131): Elaborated megafunction instantiation "lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "lab4CPU:cpu|lab4CPU_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4CPU_jtag_uart_alt_jtag_atlantic" File: c:/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12128): Elaborating entity "lab4CPU_led_output" for hierarchy "lab4CPU:cpu|lab4CPU_led_output:led_output" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/lab4CPU.v Line: 151
Info (12128): Elaborating entity "lab4CPU_load_output" for hierarchy "lab4CPU:cpu|lab4CPU_load_output:load_output" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/lab4CPU.v Line: 162
Info (12128): Elaborating entity "lab4CPU_onchip_mem" for hierarchy "lab4CPU:cpu|lab4CPU_onchip_mem:onchip_mem" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/lab4CPU.v Line: 175
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab4CPU:cpu|lab4CPU_onchip_mem:onchip_mem|altsyncram:the_altsyncram" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_onchip_mem.v Line: 66
Info (12130): Elaborated megafunction instantiation "lab4CPU:cpu|lab4CPU_onchip_mem:onchip_mem|altsyncram:the_altsyncram" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_onchip_mem.v Line: 66
Info (12133): Instantiated megafunction "lab4CPU:cpu|lab4CPU_onchip_mem:onchip_mem|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_onchip_mem.v Line: 66
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "lab4CPU_onchip_mem.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4096"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ntk1.tdf
    Info (12023): Found entity 1: altsyncram_ntk1 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/altsyncram_ntk1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ntk1" for hierarchy "lab4CPU:cpu|lab4CPU_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ntk1:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "lab4CPU_parallel_input" for hierarchy "lab4CPU:cpu|lab4CPU_parallel_input:parallel_input" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/lab4CPU.v Line: 183
Info (12128): Elaborating entity "lab4CPU_parallel_output" for hierarchy "lab4CPU:cpu|lab4CPU_parallel_output:parallel_output" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/lab4CPU.v Line: 194
Info (12128): Elaborating entity "lab4CPU_mm_interconnect_0" for hierarchy "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/lab4CPU.v Line: 270
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0.v Line: 783
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0.v Line: 843
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0.v Line: 907
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0.v Line: 971
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0.v Line: 1035
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_input_s1_translator" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0.v Line: 1099
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0.v Line: 1564
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0.v Line: 1645
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0.v Line: 1729
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0.v Line: 1770
Info (12128): Elaborating entity "lab4CPU_mm_interconnect_0_router" for hierarchy "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router:router" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0.v Line: 2911
Info (12128): Elaborating entity "lab4CPU_mm_interconnect_0_router_default_decode" for hierarchy "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router:router|lab4CPU_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_router.sv Line: 193
Info (12128): Elaborating entity "lab4CPU_mm_interconnect_0_router_001" for hierarchy "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_001:router_001" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0.v Line: 2927
Info (12128): Elaborating entity "lab4CPU_mm_interconnect_0_router_001_default_decode" for hierarchy "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_001:router_001|lab4CPU_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "lab4CPU_mm_interconnect_0_router_002" for hierarchy "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_002:router_002" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0.v Line: 2943
Info (12128): Elaborating entity "lab4CPU_mm_interconnect_0_router_002_default_decode" for hierarchy "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_002:router_002|lab4CPU_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "lab4CPU_mm_interconnect_0_router_003" for hierarchy "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_003:router_003" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0.v Line: 2959
Info (12128): Elaborating entity "lab4CPU_mm_interconnect_0_router_003_default_decode" for hierarchy "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_router_003:router_003|lab4CPU_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "lab4CPU_mm_interconnect_0_cmd_demux" for hierarchy "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0.v Line: 3158
Info (12128): Elaborating entity "lab4CPU_mm_interconnect_0_cmd_demux_001" for hierarchy "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0.v Line: 3181
Info (12128): Elaborating entity "lab4CPU_mm_interconnect_0_cmd_mux" for hierarchy "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0.v Line: 3198
Info (12128): Elaborating entity "lab4CPU_mm_interconnect_0_cmd_mux_001" for hierarchy "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0.v Line: 3221
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "lab4CPU_mm_interconnect_0_rsp_demux" for hierarchy "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0.v Line: 3380
Info (12128): Elaborating entity "lab4CPU_mm_interconnect_0_rsp_mux" for hierarchy "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0.v Line: 3616
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_rsp_mux.sv Line: 438
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "lab4CPU_mm_interconnect_0_rsp_mux_001" for hierarchy "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0.v Line: 3639
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "lab4CPU_mm_interconnect_0_avalon_st_adapter" for hierarchy "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0.v Line: 3668
Info (12128): Elaborating entity "lab4CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "lab4CPU:cpu|lab4CPU_mm_interconnect_0:mm_interconnect_0|lab4CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab4CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "lab4CPU_irq_mapper" for hierarchy "lab4CPU:cpu|lab4CPU_irq_mapper:irq_mapper" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/lab4CPU.v Line: 277
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab4CPU:cpu|altera_reset_controller:rst_controller" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/lab4CPU.v Line: 340
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab4CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab4CPU:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "clock_divider19" for hierarchy "clock_divider19:cd" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/DE1_SoC.sv Line: 35
Info (12128): Elaborating entity "transmitting" for hierarchy "transmitting:t" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/DE1_SoC.sv Line: 46
Info (12128): Elaborating entity "Tserial_buffer" for hierarchy "transmitting:t|Tserial_buffer:output_buffer" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/transmitting.v Line: 25
Info (12128): Elaborating entity "PISO2" for hierarchy "transmitting:t|PISO2:PISOshift_register" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/transmitting.v Line: 26
Warning (10240): Verilog HDL Always Construct warning at PISO2.v(25): inferring latch(es) for variable "shift", which holds its previous value in one or more paths through the always construct File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/PISO2.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at PISO2.v(25): inferring latch(es) for variable "hold", which holds its previous value in one or more paths through the always construct File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/PISO2.v Line: 25
Info (10041): Inferred latch for "hold[0]" at PISO2.v(25) File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/PISO2.v Line: 25
Info (10041): Inferred latch for "hold[1]" at PISO2.v(25) File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/PISO2.v Line: 25
Info (10041): Inferred latch for "hold[2]" at PISO2.v(25) File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/PISO2.v Line: 25
Info (10041): Inferred latch for "hold[3]" at PISO2.v(25) File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/PISO2.v Line: 25
Info (10041): Inferred latch for "hold[4]" at PISO2.v(25) File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/PISO2.v Line: 25
Info (10041): Inferred latch for "hold[5]" at PISO2.v(25) File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/PISO2.v Line: 25
Info (10041): Inferred latch for "hold[6]" at PISO2.v(25) File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/PISO2.v Line: 25
Info (10041): Inferred latch for "hold[7]" at PISO2.v(25) File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/PISO2.v Line: 25
Info (10041): Inferred latch for "hold[8]" at PISO2.v(25) File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/PISO2.v Line: 25
Info (10041): Inferred latch for "hold[9]" at PISO2.v(25) File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/PISO2.v Line: 25
Info (10041): Inferred latch for "shift" at PISO2.v(25) File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/PISO2.v Line: 25
Info (12128): Elaborating entity "TstartBit" for hierarchy "transmitting:t|TstartBit:transmit_enable" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/transmitting.v Line: 27
Info (12128): Elaborating entity "TcharacterBitCount" for hierarchy "transmitting:t|TcharacterBitCount:cBitCountTransmit" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/transmitting.v Line: 28
Info (12128): Elaborating entity "receiving" for hierarchy "receiving:r" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/DE1_SoC.sv Line: 54
Info (12128): Elaborating entity "Rserial_buffer" for hierarchy "receiving:r|Rserial_buffer:input_buffer" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/receiving.v Line: 26
Info (12128): Elaborating entity "SIPO" for hierarchy "receiving:r|SIPO:shift_register" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/receiving.v Line: 27
Info (12128): Elaborating entity "startBit" for hierarchy "receiving:r|startBit:start_bit" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/receiving.v Line: 28
Warning (10240): Verilog HDL Always Construct warning at startBit.v(32): inferring latch(es) for variable "reset2", which holds its previous value in one or more paths through the always construct File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/startBit.v Line: 32
Info (12128): Elaborating entity "characterBitCount" for hierarchy "receiving:r|characterBitCount:cBitCount" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/receiving.v Line: 29
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "parallelInput[9]" is missing source, defaulting to GND File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/DE1_SoC.sv Line: 16
    Warning (12110): Net "parallelInput[8]" is missing source, defaulting to GND File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/DE1_SoC.sv Line: 16
    Warning (12110): Net "parallelInput[7]" is missing source, defaulting to GND File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/DE1_SoC.sv Line: 16
    Warning (12110): Net "parallelInput[6]" is missing source, defaulting to GND File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/DE1_SoC.sv Line: 16
    Warning (12110): Net "parallelInput[5]" is missing source, defaulting to GND File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/DE1_SoC.sv Line: 16
    Warning (12110): Net "parallelInput[4]" is missing source, defaulting to GND File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/DE1_SoC.sv Line: 16
    Warning (12110): Net "parallelInput[3]" is missing source, defaulting to GND File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/DE1_SoC.sv Line: 16
    Warning (12110): Net "parallelInput[2]" is missing source, defaulting to GND File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/DE1_SoC.sv Line: 16
    Warning (12110): Net "parallelInput[1]" is missing source, defaulting to GND File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/DE1_SoC.sv Line: 16
    Warning (12110): Net "parallelInput[0]" is missing source, defaulting to GND File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/DE1_SoC.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_86q.tdf
    Info (12023): Found entity 1: sld_ela_trigger_86q File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/sld_ela_trigger_86q.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116.v
    Info (12023): Found entity 1: sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/sld_reserved_nios2_quartus2_project_auto_signaltap_0_1_c116.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pea4.tdf
    Info (12023): Found entity 1: altsyncram_pea4 File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/altsyncram_pea4.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/decode_5la.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/mux_5hb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_jlc.tdf
    Info (12023): Found entity 1: mux_jlc File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/mux_jlc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_39i.tdf
    Info (12023): Found entity 1: cntr_39i File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/cntr_39i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_t3j.tdf
    Info (12023): Found entity 1: cntr_t3j File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/cntr_t3j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_69i.tdf
    Info (12023): Found entity 1: cntr_69i File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/cntr_69i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.03.04.22:12:18 Progress: Loading slde92cdb6f/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde92cdb6f/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/ip/slde92cdb6f/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 166
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch transmitting:t|PISO2:PISOshift_register|shift has unsafe behavior File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/PISO2.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal transmitting:t|TcharacterBitCount:cBitCountTransmit|SRclk File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/TcharacterBitCount.v Line: 12
Warning (13012): Latch transmitting:t|PISO2:PISOshift_register|hold[9] has unsafe behavior File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/PISO2.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lab4CPU:cpu|lab4CPU_load_output:load_output|data_out File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_load_output.v Line: 57
Warning (13012): Latch transmitting:t|PISO2:PISOshift_register|hold[8] has unsafe behavior File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/PISO2.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lab4CPU:cpu|lab4CPU_load_output:load_output|data_out File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_load_output.v Line: 57
Warning (13012): Latch transmitting:t|PISO2:PISOshift_register|hold[7] has unsafe behavior File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/PISO2.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lab4CPU:cpu|lab4CPU_load_output:load_output|data_out File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_load_output.v Line: 57
Warning (13012): Latch transmitting:t|PISO2:PISOshift_register|hold[6] has unsafe behavior File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/PISO2.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lab4CPU:cpu|lab4CPU_load_output:load_output|data_out File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_load_output.v Line: 57
Warning (13012): Latch transmitting:t|PISO2:PISOshift_register|hold[5] has unsafe behavior File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/PISO2.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lab4CPU:cpu|lab4CPU_load_output:load_output|data_out File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_load_output.v Line: 57
Warning (13012): Latch transmitting:t|PISO2:PISOshift_register|hold[4] has unsafe behavior File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/PISO2.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lab4CPU:cpu|lab4CPU_load_output:load_output|data_out File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_load_output.v Line: 57
Warning (13012): Latch transmitting:t|PISO2:PISOshift_register|hold[3] has unsafe behavior File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/PISO2.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lab4CPU:cpu|lab4CPU_load_output:load_output|data_out File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_load_output.v Line: 57
Warning (13012): Latch transmitting:t|PISO2:PISOshift_register|hold[2] has unsafe behavior File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/PISO2.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lab4CPU:cpu|lab4CPU_load_output:load_output|data_out File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_load_output.v Line: 57
Warning (13012): Latch transmitting:t|PISO2:PISOshift_register|hold[1] has unsafe behavior File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/PISO2.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lab4CPU:cpu|lab4CPU_load_output:load_output|data_out File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_load_output.v Line: 57
Warning (13012): Latch transmitting:t|PISO2:PISOshift_register|hold[0] has unsafe behavior File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/PISO2.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lab4CPU:cpu|lab4CPU_load_output:load_output|data_out File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_load_output.v Line: 57
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/DE1_SoC.sv Line: 2
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 144 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/nios2_quartus2_project.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 67 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/DE1_SoC.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/DE1_SoC.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/DE1_SoC.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/DE1_SoC.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/DE1_SoC.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/DE1_SoC.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/DE1_SoC.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/DE1_SoC.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/DE1_SoC.sv Line: 4
Info (21057): Implemented 2630 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 12 output pins
    Info (21061): Implemented 2424 logic cells
    Info (21064): Implemented 178 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings
    Info: Peak virtual memory: 1048 megabytes
    Info: Processing ended: Fri Mar 04 22:12:31 2016
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:56


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_2/nios2_quartus2_project.map.smsg.


