$version Generated by VerilatedVcd $end
$date Mon Aug  4 11:42:26 2025
 $end
$timescale   1ps $end

 $scope module dut $end
  $scope module and_gate $end
   $var wire  1 # a $end
   $var wire  1 $ b $end
   $var wire  1 % y $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
#10000
1$
#20000
1#
0$
#30000
1$
1%
