

================================================================
== Vitis HLS Report for 'conv1_Pipeline_KR_KC'
================================================================
* Date:           Wed Nov  1 16:45:16 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      445|      445|  4.450 us|  4.450 us|  445|  445|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- KR_KC   |      443|      443|        20|         12|         12|    36|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    3|       -|      -|    -|
|Expression       |        -|    -|       0|    296|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     78|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    343|    -|
|Register         |        -|    -|     478|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     478|    717|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_2_1_32_1_1_U22  |mux_2_1_32_1_1  |        0|   0|  0|   9|    0|
    |mux_2_1_32_1_1_U23  |mux_2_1_32_1_1  |        0|   0|  0|   9|    0|
    |mux_4_2_32_1_1_U24  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U25  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U26  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  78|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_3ns_9ns_8ns_11_4_1_U28  |mac_muladd_3ns_9ns_8ns_11_4_1  |  i0 * i1 + i2|
    |mac_muladd_3ns_9ns_9ns_11_4_1_U27  |mac_muladd_3ns_9ns_9ns_11_4_1  |  i0 * i1 + i2|
    |mac_muladd_3ns_9ns_9ns_11_4_1_U29  |mac_muladd_3ns_9ns_9ns_11_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln54_3_fu_482_p2      |         +|   0|  0|  13|           6|           1|
    |add_ln54_fu_488_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln56_1_fu_564_p2      |         +|   0|  0|  10|           3|           3|
    |add_ln56_2_fu_570_p2      |         +|   0|  0|  12|           4|           2|
    |add_ln56_fu_438_p2        |         +|   0|  0|  10|           3|           3|
    |add_ln61_1_fu_658_p2      |         +|   0|  0|  16|           9|           9|
    |add_ln61_fu_599_p2        |         +|   0|  0|  16|           9|           9|
    |add_ln63_1_fu_414_p2      |         +|   0|  0|  18|           9|           9|
    |add_ln63_2_fu_452_p2      |         +|   0|  0|  18|           9|           9|
    |add_ln63_4_fu_498_p2      |         +|   0|  0|  13|           6|           6|
    |add_ln63_5_fu_516_p2      |         +|   0|  0|  16|           9|           9|
    |add_ln63_6_fu_540_p2      |         +|   0|  0|  13|           6|           6|
    |add_ln63_7_fu_622_p2      |         +|   0|  0|  18|           9|           9|
    |add_ln63_9_fu_646_p2      |         +|   0|  0|  18|           9|           9|
    |add_ln63_fu_396_p2        |         +|   0|  0|  13|           6|           6|
    |icmp_ln54_fu_476_p2       |      icmp|   0|  0|  13|           6|           6|
    |icmp_ln56_fu_470_p2       |      icmp|   0|  0|  12|           4|           4|
    |or_ln56_fu_464_p2         |        or|   0|  0|   4|           4|           1|
    |select_ln54_10_fu_631_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln54_11_fu_741_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln54_12_fu_636_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln54_9_fu_699_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln54_fu_528_p3     |    select|   0|  0|   4|           1|           4|
    |select_ln56_fu_576_p3     |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 296|         122|         153|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                 Name                                | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------------------+----+-----------+-----+-----------+
    |add52_0_117_fu_88                                                    |   9|          2|   32|         64|
    |ap_NS_fsm                                                            |  65|         13|    1|         13|
    |ap_done_int                                                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                              |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten26_load                               |   9|          2|    6|         12|
    |ap_sig_allocacmp_kc_3                                                |   9|          2|    4|          8|
    |ap_sig_allocacmp_kr_3                                                |   9|          2|    4|          8|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0    |  20|          4|   11|         44|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0    |  20|          4|   11|         44|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0    |  20|          4|   11|         44|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0      |  20|          4|   11|         44|
    |grp_fu_329_p0                                                        |  20|          4|   32|        128|
    |grp_fu_329_p1                                                        |  20|          4|   32|        128|
    |grp_fu_334_p0                                                        |  20|          4|   32|        128|
    |grp_fu_334_p1                                                        |  20|          4|   32|        128|
    |indvar_flatten26_fu_100                                              |   9|          2|    6|         12|
    |kc_fu_92                                                             |   9|          2|    4|          8|
    |kr_fu_96                                                             |   9|          2|    4|          8|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_address0  |  14|          3|    9|         27|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_address0  |  14|          3|    9|         27|
    +---------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                | 343|         71|  254|        881|
    +---------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add52_0_117_fu_88                |  32|   0|   32|          0|
    |add_ln56_1_reg_883               |   3|   0|    3|          0|
    |add_ln56_reg_829                 |   3|   0|    3|          0|
    |add_ln61_1_reg_934               |   9|   0|    9|          0|
    |add_ln61_reg_899                 |   9|   0|    9|          0|
    |add_ln63_6_reg_871               |   6|   0|    6|          0|
    |add_reg_1059                     |  32|   0|   32|          0|
    |ap_CS_fsm                        |  12|   0|   12|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |icmp_ln54_reg_867                |   1|   0|    1|          0|
    |icmp_ln56_reg_859                |   1|   0|    1|          0|
    |icmp_ln56_reg_859_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten26_fu_100          |   6|   0|    6|          0|
    |kc_fu_92                         |   4|   0|    4|          0|
    |kr_fu_96                         |   4|   0|    4|          0|
    |mul_0_1_reg_1054                 |  32|   0|   32|          0|
    |mul_mid1_reg_1049                |  32|   0|   32|          0|
    |mul_reg_1039                     |  32|   0|   32|          0|
    |or_ln56_reg_854                  |   3|   0|    4|          1|
    |select_ln54_10_reg_914           |   3|   0|    3|          0|
    |select_ln54_11_reg_1065          |  32|   0|   32|          0|
    |select_ln54_9_reg_1004           |   2|   0|    2|          0|
    |tmp_2_mid1_reg_919               |  32|   0|   32|          0|
    |tmp_2_reg_904                    |  32|   0|   32|          0|
    |tmp_3_mid1_reg_1009              |  32|   0|   32|          0|
    |tmp_3_reg_974                    |  32|   0|   32|          0|
    |tmp_7_reg_949                    |  32|   0|   32|          0|
    |tmp_8_reg_1034                   |  32|   0|   32|          0|
    |trunc_ln54_4_reg_877             |   2|   0|    2|          0|
    |trunc_ln54_reg_823               |   2|   0|    2|          0|
    |zext_ln52_1_cast_reg_812         |   8|   0|    9|          1|
    |zext_ln52_cast_reg_818           |   8|   0|   11|          3|
    |zext_ln63_47_reg_839             |   4|   0|    9|          5|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 478|   0|  488|         10|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|                              RTL Ports                              | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+---------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk                                                               |   in|    1|  ap_ctrl_hs|                                        conv1_Pipeline_KR_KC|  return value|
|ap_rst                                                               |   in|    1|  ap_ctrl_hs|                                        conv1_Pipeline_KR_KC|  return value|
|ap_start                                                             |   in|    1|  ap_ctrl_hs|                                        conv1_Pipeline_KR_KC|  return value|
|ap_done                                                              |  out|    1|  ap_ctrl_hs|                                        conv1_Pipeline_KR_KC|  return value|
|ap_idle                                                              |  out|    1|  ap_ctrl_hs|                                        conv1_Pipeline_KR_KC|  return value|
|ap_ready                                                             |  out|    1|  ap_ctrl_hs|                                        conv1_Pipeline_KR_KC|  return value|
|grp_fu_2133_p_din0                                                   |  out|   32|  ap_ctrl_hs|                                        conv1_Pipeline_KR_KC|  return value|
|grp_fu_2133_p_din1                                                   |  out|   32|  ap_ctrl_hs|                                        conv1_Pipeline_KR_KC|  return value|
|grp_fu_2133_p_opcode                                                 |  out|    2|  ap_ctrl_hs|                                        conv1_Pipeline_KR_KC|  return value|
|grp_fu_2133_p_dout0                                                  |   in|   32|  ap_ctrl_hs|                                        conv1_Pipeline_KR_KC|  return value|
|grp_fu_2133_p_ce                                                     |  out|    1|  ap_ctrl_hs|                                        conv1_Pipeline_KR_KC|  return value|
|grp_fu_2137_p_din0                                                   |  out|   32|  ap_ctrl_hs|                                        conv1_Pipeline_KR_KC|  return value|
|grp_fu_2137_p_din1                                                   |  out|   32|  ap_ctrl_hs|                                        conv1_Pipeline_KR_KC|  return value|
|grp_fu_2137_p_dout0                                                  |   in|   32|  ap_ctrl_hs|                                        conv1_Pipeline_KR_KC|  return value|
|grp_fu_2137_p_ce                                                     |  out|    1|  ap_ctrl_hs|                                        conv1_Pipeline_KR_KC|  return value|
|select_ln63                                                          |   in|   32|     ap_none|                                                 select_ln63|        scalar|
|or_ln63                                                              |   in|    5|     ap_none|                                                     or_ln63|        scalar|
|indvars_iv117_udiv_cast                                              |   in|    2|     ap_none|                                     indvars_iv117_udiv_cast|        scalar|
|zext_ln52_1                                                          |   in|    8|     ap_none|                                                 zext_ln52_1|        scalar|
|trunc_ln                                                             |   in|    1|     ap_none|                                                    trunc_ln|        scalar|
|zext_ln52                                                            |   in|    8|     ap_none|                                                   zext_ln52|        scalar|
|add_out                                                              |  out|   32|      ap_vld|                                                     add_out|       pointer|
|add_out_ap_vld                                                       |  out|    1|      ap_vld|                                                     add_out|       pointer|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_address0  |  out|    9|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_ce0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_q0        |   in|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_address1  |  out|    9|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_ce1       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_q1        |   in|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_address0  |  out|    9|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_ce0       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_q0        |   in|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_address1  |  out|    9|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_ce1       |  out|    1|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0|         array|
|p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_q1        |   in|   32|   ap_memory|  p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0    |  out|   11|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_q0          |   in|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0    |  out|   11|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_q0          |   in|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0      |  out|   11|   ap_memory|      conv1_float_255_255_float_1_9_9_float_float_255_255_in|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0           |  out|    1|   ap_memory|      conv1_float_255_255_float_1_9_9_float_float_255_255_in|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_q0            |   in|   32|   ap_memory|      conv1_float_255_255_float_1_9_9_float_float_255_255_in|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0    |  out|   11|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_q0          |   in|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in_2|         array|
+---------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------+--------------+

