
---------- Begin Simulation Statistics ----------
final_tick                                 5027695000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 473334                       # Simulator instruction rate (inst/s)
host_mem_usage                                 698968                       # Number of bytes of host memory used
host_op_rate                                   473321                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.85                       # Real time elapsed on the host
host_tick_rate                              734452326                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3240028                       # Number of instructions simulated
sim_ops                                       3240028                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005028                       # Number of seconds simulated
sim_ticks                                  5027695000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.262823                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   48985                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                49851                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3480                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             48072                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9880                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10591                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              711                       # Number of indirect misses.
system.cpu.branchPred.lookups                   76037                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          704                       # Number of mispredicted indirect branches.
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2552                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      71316                       # Number of branches committed
system.cpu.commit.bw_lim_events                160204                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              39                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            9711                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              3240028                       # Number of instructions committed
system.cpu.commit.committedOps                3240028                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      4348658                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.745064                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.817619                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3317760     76.29%     76.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       386112      8.88%     85.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       200262      4.61%     89.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       143652      3.30%     93.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        29096      0.67%     93.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        75401      1.73%     95.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         5782      0.13%     95.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        30389      0.70%     96.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       160204      3.68%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4348658                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          7                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                20743                       # Number of function calls committed.
system.cpu.commit.int_insts                   3234013                       # Number of committed integer instructions.
system.cpu.commit.loads                        875468                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            7      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1794446     55.38%     55.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          270352      8.34%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               65      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              5      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              1      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          875467     27.02%     90.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         299684      9.25%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            1      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3240028                       # Class of committed instruction
system.cpu.commit.refs                        1175152                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     3240028                       # Number of Instructions Simulated
system.cpu.committedOps                       3240028                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.551745                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.551745                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 79511                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   954                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                48211                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                3257556                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  3318446                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    946507                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2653                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  3045                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  4638                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       76037                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    230100                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1027384                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1660                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        3265997                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    7162                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.015124                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            3320781                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              58865                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.649601                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            4351755                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.750501                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.838707                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3384107     77.76%     77.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   308939      7.10%     84.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   200873      4.62%     89.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   101017      2.32%     91.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    58833      1.35%     93.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   100163      2.30%     95.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    16565      0.38%     95.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    33340      0.77%     96.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   147918      3.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4351755                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                         6                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        8                       # number of floating regfile writes
system.cpu.idleCycles                          675941                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2712                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    72352                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.645623                       # Inst execution rate
system.cpu.iew.exec_refs                      1177061                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     300146                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2913                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                877167                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 42                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2146                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               300643                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             3249709                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                876915                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1763                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               3245994                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     46                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 47107                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2653                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 47690                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           373                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             7802                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1699                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          959                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             54                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1231                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1481                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   2331579                       # num instructions consuming a value
system.cpu.iew.wb_count                       3244973                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.898023                       # average fanout of values written-back
system.cpu.iew.wb_producers                   2093812                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.645419                       # insts written-back per cycle
system.cpu.iew.wb_sent                        3245109                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  4657498                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2883371                       # number of integer regfile writes
system.cpu.ipc                               0.644436                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.644436                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                39      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1799687     55.41%     55.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               270407      8.33%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    67      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   8      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   2      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               877192     27.01%     90.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              300354      9.25%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               1      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3247757                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                      11                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                  22                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses           10                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                 15                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       39416                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012136                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     977      2.48%      2.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  37446     95.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       1      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    938      2.38%     99.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    54      0.14%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3287123                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10886692                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3244963                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           3259428                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    3249667                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   3247757                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  42                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            9680                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                29                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         4663                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4351755                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.746310                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.238818                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2853148     65.56%     65.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              561236     12.90%     78.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              392300      9.01%     87.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              358233      8.23%     95.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              124398      2.86%     98.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               46897      1.08%     99.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               14124      0.32%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 951      0.02%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 468      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4351755                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.645973                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            253037                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5531                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               877167                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              300643                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      61                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      6                       # number of misc regfile writes
system.cpu.numCycles                          5027696                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   51093                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               2879679                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    850                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  3323405                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  18983                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     1                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               4667886                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                3254163                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             2890062                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    945674                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   7101                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2653                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 28006                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    10383                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups                 8                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          4667878                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            924                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 43                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     32251                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             41                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      7437556                       # The number of ROB reads
system.cpu.rob.rob_writes                     6502577                       # The number of ROB writes
system.cpu.timesIdled                          112494                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        24352                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         48832                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       217344                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          179                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       434706                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            179                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              22890                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2228                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22124                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1588                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1588                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         22890                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             2                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        73310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  73310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1709184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1709184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             24480                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   24480    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               24480                       # Request fanout histogram
system.membus.reqLayer0.occupancy            57744000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          128900250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5027695000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            213457                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        32627                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       154452                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           54796                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3792                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3792                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        154462                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        58996                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          112                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          112                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       463375                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       188692                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                652067                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     19770432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5963968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               25734400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           24531                       # Total snoops (count)
system.tol2bus.snoopTraffic                    142592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           241893                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000740                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027193                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 241714     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    179      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             241893                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          804408000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         188941534                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         464422959                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             9.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5027695000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               153764                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                39008                       # number of demand (read+write) hits
system.l2.demand_hits::total                   192772                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              153764                       # number of overall hits
system.l2.overall_hits::.cpu.data               39008                       # number of overall hits
system.l2.overall_hits::total                  192772                       # number of overall hits
system.l2.demand_misses::.cpu.inst                698                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              23780                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24478                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               698                       # number of overall misses
system.l2.overall_misses::.cpu.data             23780                       # number of overall misses
system.l2.overall_misses::total                 24478                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     69393000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2276277000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2345670000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     69393000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2276277000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2345670000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           154462                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            62788                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               217250                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          154462                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           62788                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              217250                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.004519                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.378735                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.112672                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.004519                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.378735                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.112672                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99416.905444                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 95722.329689                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95827.682000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99416.905444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 95722.329689                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95827.682000                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2228                       # number of writebacks
system.l2.writebacks::total                      2228                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           698                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         23780                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24478                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          698                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        23780                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24478                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     55433000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1800677000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1856110000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     55433000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1800677000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1856110000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.004519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.378735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.112672                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.004519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.378735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.112672                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79416.905444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75722.329689                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75827.682000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79416.905444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75722.329689                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75827.682000                       # average overall mshr miss latency
system.l2.replacements                          24531                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        30399                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            30399                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        30399                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        30399                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       154452                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           154452                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       154452                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       154452                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              2204                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2204                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1588                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1588                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    164726000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     164726000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3792                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3792                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.418776                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.418776                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 103731.738035                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103731.738035                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1588                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1588                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    132966000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    132966000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.418776                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.418776                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83731.738035                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83731.738035                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         153764                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             153764                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          698                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              698                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     69393000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     69393000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       154462                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         154462                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.004519                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004519                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99416.905444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99416.905444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          698                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          698                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     55433000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     55433000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.004519                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004519                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79416.905444                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79416.905444                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         36804                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             36804                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        22192                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           22192                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2111551000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2111551000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        58996                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         58996                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.376161                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.376161                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 95149.197909                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95149.197909                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        22192                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        22192                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1667711000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1667711000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.376161                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.376161                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75149.197909                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75149.197909                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data           110                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               110                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               2                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          112                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           112                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.017857                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.017857                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        58000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        58000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.017857                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.017857                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        29000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5027695000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   127.771191                       # Cycle average of tags in use
system.l2.tags.total_refs                      434704                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24769                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.550325                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.059751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        11.430146                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       115.281295                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.089298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.900635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998212                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3502417                       # Number of tag accesses
system.l2.tags.data_accesses                  3502417                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5027695000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          44672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1521920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1566592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        44672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         44672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       142592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          142592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             698                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           23780                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               24478                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2228                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2228                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           8885185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         302707304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             311592489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      8885185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8885185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       28361307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             28361307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       28361307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          8885185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        302707304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            339953796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       698.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     23460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001431256500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          125                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          125                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               51579                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2027                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       24478                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2228                       # Number of write requests accepted
system.mem_ctrls.readBursts                     24478                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2228                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    320                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    54                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              231                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    151081750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  120790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               604044250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6253.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25003.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    21288                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1932                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 24478                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2228                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   22933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3076                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    545.872562                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   343.384366                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   398.493931                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          708     23.02%     23.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          382     12.42%     35.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          154      5.01%     40.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          253      8.22%     48.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          160      5.20%     53.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          157      5.10%     58.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          209      6.79%     65.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          108      3.51%     69.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          945     30.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3076                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     193.184000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     37.595293                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    403.052073                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             99     79.20%     79.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            4      3.20%     82.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2      1.60%     84.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.80%     84.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            6      4.80%     89.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            3      2.40%     92.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            3      2.40%     94.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.80%     95.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.80%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            3      2.40%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            2      1.60%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           125                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          125                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.184000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.150679                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.073012                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               54     43.20%     43.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.80%     44.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               64     51.20%     95.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      4.00%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.80%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           125                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1546112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   20480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  137472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1566592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               142592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       307.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        27.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    311.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     28.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5027671000                       # Total gap between requests
system.mem_ctrls.avgGap                     188259.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        44672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1501440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       137472                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 8885184.960503768176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 298633867.010628104210                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 27342947.414272341877                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          698                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        23780                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2228                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19595000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    584449250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 119230554750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28073.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24577.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  53514611.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             17157420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              9104205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           134082060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            9041040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     396442800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2056253910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        199052640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2821134075                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        561.118778                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    496818500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    167700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4363176500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4876620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2569215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            38406060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2171520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     396442800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        787026360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1267875840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2499368415                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        497.120135                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3287477000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    167700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1572518000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5027695000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        74982                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            74982                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        74982                       # number of overall hits
system.cpu.icache.overall_hits::total           74982                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       155118                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         155118                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       155118                       # number of overall misses
system.cpu.icache.overall_misses::total        155118                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4116543000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4116543000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4116543000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4116543000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       230100                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       230100                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       230100                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       230100                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.674133                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.674133                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.674133                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.674133                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26538.138707                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26538.138707                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26538.138707                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26538.138707                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          105                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       154453                       # number of writebacks
system.cpu.icache.writebacks::total            154453                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          656                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          656                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          656                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          656                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       154462                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       154462                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       154462                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       154462                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3788934000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3788934000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3788934000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3788934000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.671282                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.671282                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.671282                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.671282                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24529.877899                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24529.877899                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24529.877899                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24529.877899                       # average overall mshr miss latency
system.cpu.icache.replacements                 154453                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        74982                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           74982                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       155118                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        155118                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4116543000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4116543000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       230100                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       230100                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.674133                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.674133                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26538.138707                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26538.138707                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          656                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          656                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       154462                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       154462                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3788934000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3788934000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.671282                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.671282                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24529.877899                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24529.877899                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5027695000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             7.999104                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              229443                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            154461                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              1.485443                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     7.999104                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999888                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999888                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            614661                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           614661                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5027695000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5027695000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5027695000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5027695000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5027695000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5027695000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5027695000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       941790                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           941790                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       941790                       # number of overall hits
system.cpu.dcache.overall_hits::total          941790                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       226720                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         226720                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       226720                       # number of overall misses
system.cpu.dcache.overall_misses::total        226720                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  13575418691                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13575418691                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  13575418691                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13575418691                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1168510                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1168510                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1168510                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1168510                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.194025                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.194025                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.194025                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.194025                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59877.464233                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59877.464233                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59877.464233                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59877.464233                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        20600                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           18                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               549                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.522769                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           18                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        30399                       # number of writebacks
system.cpu.dcache.writebacks::total             30399                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       163820                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       163820                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       163820                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       163820                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        62900                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        62900                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        62900                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        62900                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3439857000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3439857000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3439857000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3439857000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.053829                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.053829                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.053829                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.053829                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 54687.710652                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54687.710652                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 54687.710652                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54687.710652                       # average overall mshr miss latency
system.cpu.dcache.replacements                  62892                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       659683                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          659683                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       209143                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        209143                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12474362000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12474362000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       868826                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       868826                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.240719                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.240719                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59645.132756                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59645.132756                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       150137                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       150137                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        59006                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        59006                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3178554000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3178554000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.067915                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.067915                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 53868.318476                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53868.318476                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       282107                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         282107                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        17577                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        17577                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1101056691                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1101056691                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       299684                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       299684                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.058652                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.058652                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62641.900836                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62641.900836                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        13683                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        13683                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3894                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3894                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    261303000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    261303000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012994                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012994                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67104.006163                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67104.006163                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5027695000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             7.998248                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1004690                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             62900                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.972814                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            538000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     7.998248                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999781                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999781                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2399920                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2399920                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5027695000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   5027695000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
