

Veriwell version 2.8.7, 
Copyright (C) 1993-2008 Elliot Mednick and Mark Hummel

Veriwell comes with ABSOLUTELY NO WARRANTY; This is free
software, and you are welcome to redistribute it under the
terms of the GNU General Public License as published by
the Free Software Foundation; either version 2 of the License,
or (at your option) any later version. 

lxt  support compiled in
lxt2 support compiled in

Entering Phase I...
Compiling source file : fetch.v

Entering Phase II...
Entering Phase III...
fetch.v: L329: warning: Port sizes don't match in port #5
fetch.v: L329: warning: Port sizes don't match in port #6
fetch.v: L329: warning: Port sizes don't match in port #7
fetch.v: L329: warning: Port sizes don't match in port #9
fetch.v: L329: warning: Port sizes don't match in port #10
fetch.v: L329: warning: Port sizes don't match in port #11
fetch.v: L329: warning: Port sizes don't match in port #14
7 warnings in compilation
No errors in compilation
Top-level modules:
   tb_fetch_unit

------ Core           0 SBRAM Unit - Current Cycle          x --------
| Read        [x]
| Read Address[0000000]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle          x --
| Read Address     [0000000]
| Read        [x]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [x]
| Valid       [x]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle          x --------
| Prog_Address[0000000]
| Control     [00]
| PC          [0000000]
| old_PC      [xxxxxxx]
| PC_plus4    [0000004]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [x]
| instruction [xxxxxxxx]
| inst_PC     [0000000]
| Ready       [x]
| Valid       [x]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle          0 --------
| Read        [0]
| Read Address[0000000]
| Read Data   [00000000]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle          0 --
| Read Address     [0000000]
| Read        [0]
| Write Address     [000000z]
| Write       [z]
| Out Data    [00000000]
| In Data     [0000000z]
| Ready       [x]
| Valid       [x]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle          0 --------
| Prog_Address[0000000]
| Control     [00]
| PC          [0000000]
| old_PC      [0000000]
| PC_plus4    [0000004]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [0]
| instruction [00000000]
| inst_PC     [0000000]
| Ready       [x]
| Valid       [x]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle          0 --------
| Read        [0]
| Read Address[0000000]
| Read Data   [00000000]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle          0 --
| Read Address     [0000000]
| Read        [0]
| Write Address     [000000z]
| Write       [z]
| Out Data    [00000000]
| In Data     [0000000z]
| Ready       [x]
| Valid       [x]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle          0 --------
| Prog_Address[0000000]
| Control     [00]
| PC          [0000000]
| old_PC      [0000000]
| PC_plus4    [0000004]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [0]
| instruction [00000000]
| inst_PC     [0000000]
| Ready       [x]
| Valid       [x]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle          0 --------
| Read        [0]
| Read Address[0000000]
| Read Data   [00000000]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle          0 --
| Read Address     [0000000]
| Read        [0]
| Write Address     [000000z]
| Write       [z]
| Out Data    [00000000]
| In Data     [0000000z]
| Ready       [x]
| Valid       [x]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle          0 --------
| Prog_Address[0000000]
| Control     [00]
| PC          [0000000]
| old_PC      [0000000]
| PC_plus4    [0000004]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [0]
| instruction [00000000]
| inst_PC     [0000000]
| Ready       [x]
| Valid       [x]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle          0 --------
| Read        [0]
| Read Address[0000000]
| Read Data   [00000000]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle          0 --
| Read Address     [0000000]
| Read        [0]
| Write Address     [000000z]
| Write       [z]
| Out Data    [00000000]
| In Data     [0000000z]
| Ready       [x]
| Valid       [x]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle          0 --------
| Prog_Address[0000000]
| Control     [00]
| PC          [0000000]
| old_PC      [0000000]
| PC_plus4    [0000004]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [0]
| instruction [00000000]
| inst_PC     [0000000]
| Ready       [x]
| Valid       [x]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle          1 --------
| Read        [1]
| Read Address[0000000]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle          1 --
| Read Address     [0000000]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle          1 --------
| Prog_Address[0000000]
| Control     [00]
| PC          [0000000]
| old_PC      [0000000]
| PC_plus4    [0000004]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000000]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle          2 --------
| Read        [1]
| Read Address[0000000]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle          2 --
| Read Address     [0000000]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle          2 --------
| Prog_Address[0000000]
| Control     [00]
| PC          [0000000]
| old_PC      [0000000]
| PC_plus4    [0000004]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000000]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle          3 --------
| Read        [1]
| Read Address[0000000]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle          3 --
| Read Address     [0000000]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle          3 --------
| Prog_Address[0000000]
| Control     [00]
| PC          [0000000]
| old_PC      [0000000]
| PC_plus4    [0000004]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000000]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle          4 --------
| Read        [1]
| Read Address[0000000]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle          4 --
| Read Address     [0000000]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle          4 --------
| Prog_Address[0000000]
| Control     [00]
| PC          [0000000]
| old_PC      [0000000]
| PC_plus4    [0000004]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000000]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
 --- Start --- 
------ Core           0 SBRAM Unit - Current Cycle          5 --------
| Read        [1]
| Read Address[0000000]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle          5 --
| Read Address     [0000000]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle          5 --------
| Prog_Address[0000000]
| Control     [00]
| PC          [0000000]
| old_PC      [0000000]
| PC_plus4    [0000004]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000000]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle          6 --------
| Read        [1]
| Read Address[0000001]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle          6 --
| Read Address     [0000001]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle          6 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000004]
| old_PC      [0000000]
| PC_plus4    [0000008]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000004]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle          7 --------
| Read        [1]
| Read Address[0000002]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle          7 --
| Read Address     [0000002]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle          7 --------
| Prog_Address[0000000]
| Control     [10]
| PC          [0000008]
| old_PC      [0000004]
| PC_plus4    [000000c]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000008]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle          8 --------
| Read        [1]
| Read Address[0000000]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle          8 --
| Read Address     [0000000]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle          8 --------
| Prog_Address[0000000]
| Control     [11]
| PC          [0000000]
| old_PC      [0000008]
| PC_plus4    [0000004]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000000]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle          9 --------
| Read        [1]
| Read Address[0000000]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle          9 --
| Read Address     [0000000]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle          9 --------
| Prog_Address[0000000]
| Control     [00]
| PC          [0000000]
| old_PC      [0000000]
| PC_plus4    [0000004]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000000]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         10 --------
| Read        [1]
| Read Address[0000001]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         10 --
| Read Address     [0000001]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         10 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000004]
| old_PC      [0000000]
| PC_plus4    [0000008]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000004]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         11 --------
| Read        [1]
| Read Address[0000002]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         11 --
| Read Address     [0000002]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         11 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000008]
| old_PC      [0000004]
| PC_plus4    [000000c]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000008]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         12 --------
| Read        [1]
| Read Address[0000003]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         12 --
| Read Address     [0000003]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         12 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [000000c]
| old_PC      [0000008]
| PC_plus4    [0000010]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [000000c]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         13 --------
| Read        [1]
| Read Address[0000004]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         13 --
| Read Address     [0000004]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         13 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000010]
| old_PC      [000000c]
| PC_plus4    [0000014]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000010]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         14 --------
| Read        [1]
| Read Address[0000005]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         14 --
| Read Address     [0000005]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         14 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000014]
| old_PC      [0000010]
| PC_plus4    [0000018]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000014]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         15 --------
| Read        [1]
| Read Address[0000006]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         15 --
| Read Address     [0000006]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         15 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000018]
| old_PC      [0000014]
| PC_plus4    [000001c]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000018]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         16 --------
| Read        [1]
| Read Address[0000007]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         16 --
| Read Address     [0000007]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         16 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [000001c]
| old_PC      [0000018]
| PC_plus4    [0000020]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [000001c]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         17 --------
| Read        [1]
| Read Address[0000008]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         17 --
| Read Address     [0000008]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         17 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000020]
| old_PC      [000001c]
| PC_plus4    [0000024]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000020]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         18 --------
| Read        [1]
| Read Address[0000009]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         18 --
| Read Address     [0000009]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         18 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000024]
| old_PC      [0000020]
| PC_plus4    [0000028]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000024]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         19 --------
| Read        [1]
| Read Address[000000a]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         19 --
| Read Address     [000000a]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         19 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000028]
| old_PC      [0000024]
| PC_plus4    [000002c]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000028]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         20 --------
| Read        [1]
| Read Address[000000b]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         20 --
| Read Address     [000000b]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         20 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [000002c]
| old_PC      [0000028]
| PC_plus4    [0000030]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [000002c]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         21 --------
| Read        [1]
| Read Address[000000c]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         21 --
| Read Address     [000000c]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         21 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000030]
| old_PC      [000002c]
| PC_plus4    [0000034]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000030]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         22 --------
| Read        [1]
| Read Address[000000d]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         22 --
| Read Address     [000000d]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         22 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000034]
| old_PC      [0000030]
| PC_plus4    [0000038]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000034]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         23 --------
| Read        [1]
| Read Address[000000e]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         23 --
| Read Address     [000000e]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         23 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000038]
| old_PC      [0000034]
| PC_plus4    [000003c]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000038]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         24 --------
| Read        [1]
| Read Address[000000f]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         24 --
| Read Address     [000000f]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         24 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [000003c]
| old_PC      [0000038]
| PC_plus4    [0000040]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [000003c]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         25 --------
| Read        [1]
| Read Address[0000010]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         25 --
| Read Address     [0000010]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         25 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000040]
| old_PC      [000003c]
| PC_plus4    [0000044]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000040]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         26 --------
| Read        [1]
| Read Address[0000011]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         26 --
| Read Address     [0000011]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         26 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000044]
| old_PC      [0000040]
| PC_plus4    [0000048]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000044]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         27 --------
| Read        [1]
| Read Address[0000012]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         27 --
| Read Address     [0000012]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         27 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000048]
| old_PC      [0000044]
| PC_plus4    [000004c]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000048]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         28 --------
| Read        [1]
| Read Address[0000013]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         28 --
| Read Address     [0000013]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         28 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [000004c]
| old_PC      [0000048]
| PC_plus4    [0000050]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [000004c]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         29 --------
| Read        [1]
| Read Address[0000014]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         29 --
| Read Address     [0000014]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         29 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000050]
| old_PC      [000004c]
| PC_plus4    [0000054]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000050]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         30 --------
| Read        [1]
| Read Address[0000015]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         30 --
| Read Address     [0000015]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         30 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000054]
| old_PC      [0000050]
| PC_plus4    [0000058]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000054]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         31 --------
| Read        [1]
| Read Address[0000016]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         31 --
| Read Address     [0000016]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         31 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000058]
| old_PC      [0000054]
| PC_plus4    [000005c]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000058]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         32 --------
| Read        [1]
| Read Address[0000017]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         32 --
| Read Address     [0000017]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         32 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [000005c]
| old_PC      [0000058]
| PC_plus4    [0000060]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [000005c]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         33 --------
| Read        [1]
| Read Address[0000018]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         33 --
| Read Address     [0000018]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         33 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000060]
| old_PC      [000005c]
| PC_plus4    [0000064]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000060]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         34 --------
| Read        [1]
| Read Address[0000019]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         34 --
| Read Address     [0000019]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         34 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000064]
| old_PC      [0000060]
| PC_plus4    [0000068]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000064]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         35 --------
| Read        [1]
| Read Address[000001a]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         35 --
| Read Address     [000001a]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         35 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000068]
| old_PC      [0000064]
| PC_plus4    [000006c]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000068]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         36 --------
| Read        [1]
| Read Address[000001b]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         36 --
| Read Address     [000001b]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         36 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [000006c]
| old_PC      [0000068]
| PC_plus4    [0000070]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [000006c]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         37 --------
| Read        [1]
| Read Address[000001c]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         37 --
| Read Address     [000001c]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         37 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000070]
| old_PC      [000006c]
| PC_plus4    [0000074]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000070]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         38 --------
| Read        [1]
| Read Address[000001d]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         38 --
| Read Address     [000001d]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         38 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000074]
| old_PC      [0000070]
| PC_plus4    [0000078]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000074]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         39 --------
| Read        [1]
| Read Address[000001e]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         39 --
| Read Address     [000001e]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         39 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000078]
| old_PC      [0000074]
| PC_plus4    [000007c]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000078]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         40 --------
| Read        [1]
| Read Address[000001f]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         40 --
| Read Address     [000001f]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         40 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [000007c]
| old_PC      [0000078]
| PC_plus4    [0000080]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [000007c]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         41 --------
| Read        [1]
| Read Address[0000020]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         41 --
| Read Address     [0000020]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         41 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000080]
| old_PC      [000007c]
| PC_plus4    [0000084]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000080]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         42 --------
| Read        [1]
| Read Address[0000021]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         42 --
| Read Address     [0000021]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         42 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000084]
| old_PC      [0000080]
| PC_plus4    [0000088]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000084]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         43 --------
| Read        [1]
| Read Address[0000022]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         43 --
| Read Address     [0000022]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         43 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000088]
| old_PC      [0000084]
| PC_plus4    [000008c]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000088]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         44 --------
| Read        [1]
| Read Address[0000023]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         44 --
| Read Address     [0000023]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         44 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [000008c]
| old_PC      [0000088]
| PC_plus4    [0000090]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [000008c]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         45 --------
| Read        [1]
| Read Address[0000024]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         45 --
| Read Address     [0000024]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         45 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000090]
| old_PC      [000008c]
| PC_plus4    [0000094]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000090]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         46 --------
| Read        [1]
| Read Address[0000025]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         46 --
| Read Address     [0000025]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         46 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000094]
| old_PC      [0000090]
| PC_plus4    [0000098]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000094]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         47 --------
| Read        [1]
| Read Address[0000026]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         47 --
| Read Address     [0000026]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         47 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000098]
| old_PC      [0000094]
| PC_plus4    [000009c]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000098]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         48 --------
| Read        [1]
| Read Address[0000027]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         48 --
| Read Address     [0000027]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         48 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [000009c]
| old_PC      [0000098]
| PC_plus4    [00000a0]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [000009c]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         49 --------
| Read        [1]
| Read Address[0000028]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         49 --
| Read Address     [0000028]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         49 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [00000a0]
| old_PC      [000009c]
| PC_plus4    [00000a4]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [00000a0]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         50 --------
| Read        [1]
| Read Address[0000029]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         50 --
| Read Address     [0000029]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         50 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [00000a4]
| old_PC      [00000a0]
| PC_plus4    [00000a8]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [00000a4]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         51 --------
| Read        [1]
| Read Address[000002a]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         51 --
| Read Address     [000002a]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         51 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [00000a8]
| old_PC      [00000a4]
| PC_plus4    [00000ac]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [00000a8]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         52 --------
| Read        [1]
| Read Address[000002b]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         52 --
| Read Address     [000002b]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         52 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [00000ac]
| old_PC      [00000a8]
| PC_plus4    [00000b0]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [00000ac]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         53 --------
| Read        [1]
| Read Address[000002c]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         53 --
| Read Address     [000002c]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         53 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [00000b0]
| old_PC      [00000ac]
| PC_plus4    [00000b4]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [00000b0]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         54 --------
| Read        [1]
| Read Address[000002d]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         54 --
| Read Address     [000002d]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         54 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [00000b4]
| old_PC      [00000b0]
| PC_plus4    [00000b8]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [00000b4]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         55 --------
| Read        [1]
| Read Address[000002e]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         55 --
| Read Address     [000002e]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         55 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [00000b8]
| old_PC      [00000b4]
| PC_plus4    [00000bc]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [00000b8]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         56 --------
| Read        [1]
| Read Address[000002f]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         56 --
| Read Address     [000002f]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         56 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [00000bc]
| old_PC      [00000b8]
| PC_plus4    [00000c0]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [00000bc]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         57 --------
| Read        [1]
| Read Address[0000030]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         57 --
| Read Address     [0000030]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         57 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [00000c0]
| old_PC      [00000bc]
| PC_plus4    [00000c4]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [00000c0]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         58 --------
| Read        [1]
| Read Address[0000031]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         58 --
| Read Address     [0000031]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         58 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [00000c4]
| old_PC      [00000c0]
| PC_plus4    [00000c8]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [00000c4]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         59 --------
| Read        [1]
| Read Address[0000032]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         59 --
| Read Address     [0000032]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         59 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [00000c8]
| old_PC      [00000c4]
| PC_plus4    [00000cc]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [00000c8]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         60 --------
| Read        [1]
| Read Address[0000033]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         60 --
| Read Address     [0000033]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         60 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [00000cc]
| old_PC      [00000c8]
| PC_plus4    [00000d0]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [00000cc]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         61 --------
| Read        [1]
| Read Address[0000034]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         61 --
| Read Address     [0000034]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         61 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [00000d0]
| old_PC      [00000cc]
| PC_plus4    [00000d4]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [00000d0]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         62 --------
| Read        [1]
| Read Address[0000035]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         62 --
| Read Address     [0000035]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         62 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [00000d4]
| old_PC      [00000d0]
| PC_plus4    [00000d8]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [00000d4]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         63 --------
| Read        [1]
| Read Address[0000036]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         63 --
| Read Address     [0000036]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         63 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [00000d8]
| old_PC      [00000d4]
| PC_plus4    [00000dc]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [00000d8]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         64 --------
| Read        [1]
| Read Address[0000037]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         64 --
| Read Address     [0000037]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         64 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [00000dc]
| old_PC      [00000d8]
| PC_plus4    [00000e0]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [00000dc]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         65 --------
| Read        [1]
| Read Address[0000038]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         65 --
| Read Address     [0000038]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         65 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [00000e0]
| old_PC      [00000dc]
| PC_plus4    [00000e4]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [00000e0]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         66 --------
| Read        [1]
| Read Address[0000039]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         66 --
| Read Address     [0000039]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         66 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [00000e4]
| old_PC      [00000e0]
| PC_plus4    [00000e8]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [00000e4]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         67 --------
| Read        [1]
| Read Address[000003a]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         67 --
| Read Address     [000003a]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         67 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [00000e8]
| old_PC      [00000e4]
| PC_plus4    [00000ec]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [00000e8]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         68 --------
| Read        [1]
| Read Address[000003b]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         68 --
| Read Address     [000003b]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         68 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [00000ec]
| old_PC      [00000e8]
| PC_plus4    [00000f0]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [00000ec]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         69 --------
| Read        [1]
| Read Address[000003c]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         69 --
| Read Address     [000003c]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         69 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [00000f0]
| old_PC      [00000ec]
| PC_plus4    [00000f4]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [00000f0]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         70 --------
| Read        [1]
| Read Address[000003d]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         70 --
| Read Address     [000003d]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         70 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [00000f4]
| old_PC      [00000f0]
| PC_plus4    [00000f8]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [00000f4]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         71 --------
| Read        [1]
| Read Address[000003e]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         71 --
| Read Address     [000003e]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         71 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [00000f8]
| old_PC      [00000f4]
| PC_plus4    [00000fc]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [00000f8]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         72 --------
| Read        [1]
| Read Address[000003f]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         72 --
| Read Address     [000003f]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         72 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [00000fc]
| old_PC      [00000f8]
| PC_plus4    [0000100]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [00000fc]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         73 --------
| Read        [1]
| Read Address[0000040]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         73 --
| Read Address     [0000040]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         73 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000100]
| old_PC      [00000fc]
| PC_plus4    [0000104]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000100]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         74 --------
| Read        [1]
| Read Address[0000041]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         74 --
| Read Address     [0000041]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         74 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000104]
| old_PC      [0000100]
| PC_plus4    [0000108]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000104]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         75 --------
| Read        [1]
| Read Address[0000042]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         75 --
| Read Address     [0000042]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         75 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000108]
| old_PC      [0000104]
| PC_plus4    [000010c]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000108]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         76 --------
| Read        [1]
| Read Address[0000043]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         76 --
| Read Address     [0000043]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         76 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [000010c]
| old_PC      [0000108]
| PC_plus4    [0000110]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [000010c]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         77 --------
| Read        [1]
| Read Address[0000044]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         77 --
| Read Address     [0000044]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         77 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000110]
| old_PC      [000010c]
| PC_plus4    [0000114]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000110]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         78 --------
| Read        [1]
| Read Address[0000045]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         78 --
| Read Address     [0000045]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         78 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000114]
| old_PC      [0000110]
| PC_plus4    [0000118]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000114]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         79 --------
| Read        [1]
| Read Address[0000046]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         79 --
| Read Address     [0000046]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         79 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000118]
| old_PC      [0000114]
| PC_plus4    [000011c]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000118]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         80 --------
| Read        [1]
| Read Address[0000047]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         80 --
| Read Address     [0000047]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         80 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [000011c]
| old_PC      [0000118]
| PC_plus4    [0000120]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [000011c]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         81 --------
| Read        [1]
| Read Address[0000048]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         81 --
| Read Address     [0000048]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         81 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000120]
| old_PC      [000011c]
| PC_plus4    [0000124]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000120]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         82 --------
| Read        [1]
| Read Address[0000049]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         82 --
| Read Address     [0000049]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         82 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000124]
| old_PC      [0000120]
| PC_plus4    [0000128]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000124]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         83 --------
| Read        [1]
| Read Address[000004a]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         83 --
| Read Address     [000004a]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         83 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000128]
| old_PC      [0000124]
| PC_plus4    [000012c]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000128]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         84 --------
| Read        [1]
| Read Address[000004b]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         84 --
| Read Address     [000004b]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         84 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [000012c]
| old_PC      [0000128]
| PC_plus4    [0000130]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [000012c]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         85 --------
| Read        [1]
| Read Address[000004c]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         85 --
| Read Address     [000004c]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         85 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000130]
| old_PC      [000012c]
| PC_plus4    [0000134]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000130]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         86 --------
| Read        [1]
| Read Address[000004d]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         86 --
| Read Address     [000004d]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         86 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000134]
| old_PC      [0000130]
| PC_plus4    [0000138]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000134]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         87 --------
| Read        [1]
| Read Address[000004e]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         87 --
| Read Address     [000004e]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         87 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000138]
| old_PC      [0000134]
| PC_plus4    [000013c]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000138]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         88 --------
| Read        [1]
| Read Address[000004f]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         88 --
| Read Address     [000004f]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         88 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [000013c]
| old_PC      [0000138]
| PC_plus4    [0000140]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [000013c]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         89 --------
| Read        [1]
| Read Address[0000050]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         89 --
| Read Address     [0000050]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         89 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000140]
| old_PC      [000013c]
| PC_plus4    [0000144]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000140]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         90 --------
| Read        [1]
| Read Address[0000051]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         90 --
| Read Address     [0000051]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         90 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000144]
| old_PC      [0000140]
| PC_plus4    [0000148]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000144]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         91 --------
| Read        [1]
| Read Address[0000052]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         91 --
| Read Address     [0000052]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         91 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000148]
| old_PC      [0000144]
| PC_plus4    [000014c]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000148]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         92 --------
| Read        [1]
| Read Address[0000053]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         92 --
| Read Address     [0000053]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         92 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [000014c]
| old_PC      [0000148]
| PC_plus4    [0000150]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [000014c]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         93 --------
| Read        [1]
| Read Address[0000054]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         93 --
| Read Address     [0000054]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         93 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000150]
| old_PC      [000014c]
| PC_plus4    [0000154]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000150]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         94 --------
| Read        [1]
| Read Address[0000055]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         94 --
| Read Address     [0000055]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         94 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000154]
| old_PC      [0000150]
| PC_plus4    [0000158]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000154]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         95 --------
| Read        [1]
| Read Address[0000056]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         95 --
| Read Address     [0000056]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         95 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000158]
| old_PC      [0000154]
| PC_plus4    [000015c]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000158]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         96 --------
| Read        [1]
| Read Address[0000057]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         96 --
| Read Address     [0000057]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         96 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [000015c]
| old_PC      [0000158]
| PC_plus4    [0000160]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [000015c]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         97 --------
| Read        [1]
| Read Address[0000058]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         97 --
| Read Address     [0000058]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         97 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000160]
| old_PC      [000015c]
| PC_plus4    [0000164]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000160]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         98 --------
| Read        [1]
| Read Address[0000059]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         98 --
| Read Address     [0000059]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         98 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000164]
| old_PC      [0000160]
| PC_plus4    [0000168]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000164]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle         99 --------
| Read        [1]
| Read Address[000005a]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle         99 --
| Read Address     [000005a]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle         99 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000168]
| old_PC      [0000164]
| PC_plus4    [000016c]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000168]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle        100 --------
| Read        [1]
| Read Address[000005b]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle        100 --
| Read Address     [000005b]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle        100 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [000016c]
| old_PC      [0000168]
| PC_plus4    [0000170]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [000016c]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle        101 --------
| Read        [1]
| Read Address[000005c]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle        101 --
| Read Address     [000005c]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle        101 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000170]
| old_PC      [000016c]
| PC_plus4    [0000174]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000170]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle        102 --------
| Read        [1]
| Read Address[000005d]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle        102 --
| Read Address     [000005d]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle        102 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000174]
| old_PC      [0000170]
| PC_plus4    [0000178]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000174]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle        103 --------
| Read        [1]
| Read Address[000005e]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle        103 --
| Read Address     [000005e]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle        103 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000178]
| old_PC      [0000174]
| PC_plus4    [000017c]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000178]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle        104 --------
| Read        [1]
| Read Address[000005f]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle        104 --
| Read Address     [000005f]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle        104 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [000017c]
| old_PC      [0000178]
| PC_plus4    [0000180]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [000017c]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle        105 --------
| Read        [1]
| Read Address[0000060]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle        105 --
| Read Address     [0000060]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle        105 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000180]
| old_PC      [000017c]
| PC_plus4    [0000184]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000180]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle        106 --------
| Read        [1]
| Read Address[0000061]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle        106 --
| Read Address     [0000061]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle        106 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000184]
| old_PC      [0000180]
| PC_plus4    [0000188]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000184]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle        107 --------
| Read        [1]
| Read Address[0000062]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle        107 --
| Read Address     [0000062]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle        107 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000188]
| old_PC      [0000184]
| PC_plus4    [000018c]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000188]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle        108 --------
| Read        [1]
| Read Address[0000063]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle        108 --
| Read Address     [0000063]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle        108 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [000018c]
| old_PC      [0000188]
| PC_plus4    [0000190]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [000018c]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle        109 --------
| Read        [1]
| Read Address[0000064]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle        109 --
| Read Address     [0000064]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle        109 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000190]
| old_PC      [000018c]
| PC_plus4    [0000194]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000190]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 SBRAM Unit - Current Cycle        110 --------
| Read        [1]
| Read Address[0000065]
| Read Data   [xxxxxxxx]
| Write       [z]
| Write Addres[000000z]
| Write Data  [0000000z]
----------------------------------------------------------------------
------ Core           0 Memory Interface - Current Cycle        110 --
| Read Address     [0000065]
| Read        [1]
| Write Address     [000000z]
| Write       [z]
| Out Data    [xxxxxxxx]
| In Data     [0000000z]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
------ Core           0 Fetch Unit - Current Cycle        110 --------
| Prog_Address[0000000]
| Control     [01]
| PC          [0000194]
| old_PC      [0000190]
| PC_plus4    [0000198]
| JAL_target  [0000000]
| JALR_target [0000000]
| Branch      [0]
| branchTarget[0000002]
| Read        [1]
| instruction [xxxxxxxx]
| inst_PC     [0000194]
| Ready       [0]
| Valid       [1]
----------------------------------------------------------------------
Exiting Veriwell at time 231
0 Errors, 7 Warnings, Compile time = 0.0, Load time = 1.3, Simulation time = 0.1

Normal exit
Thank you for using Veriwell
