// Seed: 2493063604
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input tri0 id_4
);
  assign id_6 = 1 / 1;
endmodule
module module_1 (
    input  tri1  id_0,
    input  wor   id_1,
    output logic id_2,
    output logic id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  logic id_6, id_7, id_8, id_9;
  wire id_10;
  assign id_2 = id_9;
  assign id_7 = 1;
  initial begin : LABEL_0
    id_9 <= 1;
    assert (1);
    id_3 <= 0;
  end
  always @* forever id_8 <= 1;
endmodule
