{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701812757685 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701812757686 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 05 18:45:57 2023 " "Processing started: Tue Dec 05 18:45:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701812757686 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701812757686 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL2 -c PBL2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL2 -c PBL2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701812757686 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701812758274 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701812758274 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH7 ch7 PBL2.v(10) " "Verilog HDL Declaration information at PBL2.v(10): object \"CH7\" differs only in case from object \"ch7\" in the same scope" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701812768543 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH6 ch6 PBL2.v(10) " "Verilog HDL Declaration information at PBL2.v(10): object \"CH6\" differs only in case from object \"ch6\" in the same scope" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701812768543 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH5 ch5 PBL2.v(10) " "Verilog HDL Declaration information at PBL2.v(10): object \"CH5\" differs only in case from object \"ch5\" in the same scope" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701812768543 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH4 ch4 PBL2.v(10) " "Verilog HDL Declaration information at PBL2.v(10): object \"CH4\" differs only in case from object \"ch4\" in the same scope" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701812768543 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH3 ch3 PBL2.v(10) " "Verilog HDL Declaration information at PBL2.v(10): object \"CH3\" differs only in case from object \"ch3\" in the same scope" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701812768543 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH2 ch2 PBL2.v(10) " "Verilog HDL Declaration information at PBL2.v(10): object \"CH2\" differs only in case from object \"ch2\" in the same scope" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701812768544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl2.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PBL2 " "Found entity 1: PBL2" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701812768546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701812768546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_7seg.v 0 0 " "Found 0 design units, including 0 entities, in source file decod_7seg.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701812768549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701812768551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701812768551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701812768554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701812768554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 0 0 " "Found 0 design units, including 0 entities, in source file contador.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701812768557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_linha_matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_linha_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_linha_matriz " "Found entity 1: decod_linha_matriz" {  } { { "decod_linha_matriz.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/decod_linha_matriz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701812768560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701812768560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701812768564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701812768564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clk " "Found entity 1: divisor_clk" {  } { { "divisor_clk.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701812768567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701812768567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verf_ataque.v 1 1 " "Found 1 design units, including 1 entities, in source file verf_ataque.v" { { "Info" "ISGN_ENTITY_NAME" "1 verf_ataque " "Found entity 1: verf_ataque" {  } { { "verf_ataque.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/verf_ataque.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701812768570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701812768570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_modo_de_jogo.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_modo_de_jogo.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_modo_de_jogo " "Found entity 1: decod_modo_de_jogo" {  } { { "decod_modo_de_jogo.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/decod_modo_de_jogo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701812768573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701812768573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_linha_numero.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_linha_numero.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_linha_numero " "Found entity 1: decod_linha_numero" {  } { { "decod_linha_numero.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/decod_linha_numero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701812768576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701812768576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_coluna_letra.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_coluna_letra.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_coluna_letra " "Found entity 1: decod_coluna_letra" {  } { { "decod_coluna_letra.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/decod_coluna_letra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701812768580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701812768580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_sin_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_sin_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_sin_3bit " "Found entity 1: contador_sin_3bit" {  } { { "contador_sin_3bit.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/contador_sin_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701812768583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701812768583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_sin_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_sin_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_sin_2bit " "Found entity 1: contador_sin_2bit" {  } { { "contador_sin_2bit.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/contador_sin_2bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701812768586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701812768586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701812768589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701812768589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_cordenadas.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_cordenadas.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_cordenadas " "Found entity 1: decod_cordenadas" {  } { { "decod_cordenadas.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/decod_cordenadas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701812768593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701812768593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_2_pra_4.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_2_pra_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_2_pra_4 " "Found entity 1: decod_2_pra_4" {  } { { "decod_2_pra_4.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/decod_2_pra_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701812768596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701812768596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_3_pra_8.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_3_pra_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_3_pra_8 " "Found entity 1: decod_3_pra_8" {  } { { "decod_3_pra_8.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/decod_3_pra_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701812768599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701812768599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conf_chave.v 1 1 " "Found 1 design units, including 1 entities, in source file conf_chave.v" { { "Info" "ISGN_ENTITY_NAME" "1 conf_chave " "Found entity 1: conf_chave" {  } { { "conf_chave.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/conf_chave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701812768602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701812768602 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T56 mux8_1.v(13) " "Verilog HDL Implicit Net warning at mux8_1.v(13): created implicit net for \"T56\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768602 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T57 mux8_1.v(14) " "Verilog HDL Implicit Net warning at mux8_1.v(14): created implicit net for \"T57\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768602 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T58 mux8_1.v(15) " "Verilog HDL Implicit Net warning at mux8_1.v(15): created implicit net for \"T58\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768602 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T59 mux8_1.v(16) " "Verilog HDL Implicit Net warning at mux8_1.v(16): created implicit net for \"T59\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768602 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T60 mux8_1.v(17) " "Verilog HDL Implicit Net warning at mux8_1.v(17): created implicit net for \"T60\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768602 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T61 mux8_1.v(18) " "Verilog HDL Implicit Net warning at mux8_1.v(18): created implicit net for \"T61\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768602 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T62 mux8_1.v(19) " "Verilog HDL Implicit Net warning at mux8_1.v(19): created implicit net for \"T62\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768602 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T63 mux8_1.v(20) " "Verilog HDL Implicit Net warning at mux8_1.v(20): created implicit net for \"T63\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T64 mux8_1.v(23) " "Verilog HDL Implicit Net warning at mux8_1.v(23): created implicit net for \"T64\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T65 mux8_1.v(24) " "Verilog HDL Implicit Net warning at mux8_1.v(24): created implicit net for \"T65\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T66 mux8_1.v(25) " "Verilog HDL Implicit Net warning at mux8_1.v(25): created implicit net for \"T66\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T67 mux8_1.v(26) " "Verilog HDL Implicit Net warning at mux8_1.v(26): created implicit net for \"T67\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T68 mux8_1.v(27) " "Verilog HDL Implicit Net warning at mux8_1.v(27): created implicit net for \"T68\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T69 mux8_1.v(28) " "Verilog HDL Implicit Net warning at mux8_1.v(28): created implicit net for \"T69\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T70 mux8_1.v(29) " "Verilog HDL Implicit Net warning at mux8_1.v(29): created implicit net for \"T70\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T71 mux8_1.v(30) " "Verilog HDL Implicit Net warning at mux8_1.v(30): created implicit net for \"T71\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T72 mux8_1.v(33) " "Verilog HDL Implicit Net warning at mux8_1.v(33): created implicit net for \"T72\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T73 mux8_1.v(34) " "Verilog HDL Implicit Net warning at mux8_1.v(34): created implicit net for \"T73\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T74 mux8_1.v(35) " "Verilog HDL Implicit Net warning at mux8_1.v(35): created implicit net for \"T74\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T75 mux8_1.v(36) " "Verilog HDL Implicit Net warning at mux8_1.v(36): created implicit net for \"T75\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T76 mux8_1.v(37) " "Verilog HDL Implicit Net warning at mux8_1.v(37): created implicit net for \"T76\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T77 mux8_1.v(38) " "Verilog HDL Implicit Net warning at mux8_1.v(38): created implicit net for \"T77\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T78 mux8_1.v(39) " "Verilog HDL Implicit Net warning at mux8_1.v(39): created implicit net for \"T78\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T79 mux8_1.v(40) " "Verilog HDL Implicit Net warning at mux8_1.v(40): created implicit net for \"T79\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T80 mux8_1.v(43) " "Verilog HDL Implicit Net warning at mux8_1.v(43): created implicit net for \"T80\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T81 mux8_1.v(44) " "Verilog HDL Implicit Net warning at mux8_1.v(44): created implicit net for \"T81\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768604 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T82 mux8_1.v(45) " "Verilog HDL Implicit Net warning at mux8_1.v(45): created implicit net for \"T82\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768604 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T83 mux8_1.v(46) " "Verilog HDL Implicit Net warning at mux8_1.v(46): created implicit net for \"T83\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768604 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T84 mux8_1.v(47) " "Verilog HDL Implicit Net warning at mux8_1.v(47): created implicit net for \"T84\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768604 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T85 mux8_1.v(48) " "Verilog HDL Implicit Net warning at mux8_1.v(48): created implicit net for \"T85\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768604 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T86 mux8_1.v(49) " "Verilog HDL Implicit Net warning at mux8_1.v(49): created implicit net for \"T86\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768604 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T87 mux8_1.v(50) " "Verilog HDL Implicit Net warning at mux8_1.v(50): created implicit net for \"T87\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768604 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T88 mux8_1.v(53) " "Verilog HDL Implicit Net warning at mux8_1.v(53): created implicit net for \"T88\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768604 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T89 mux8_1.v(54) " "Verilog HDL Implicit Net warning at mux8_1.v(54): created implicit net for \"T89\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768604 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T90 mux8_1.v(55) " "Verilog HDL Implicit Net warning at mux8_1.v(55): created implicit net for \"T90\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768604 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T91 mux8_1.v(56) " "Verilog HDL Implicit Net warning at mux8_1.v(56): created implicit net for \"T91\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768604 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T92 mux8_1.v(57) " "Verilog HDL Implicit Net warning at mux8_1.v(57): created implicit net for \"T92\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768604 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T93 mux8_1.v(58) " "Verilog HDL Implicit Net warning at mux8_1.v(58): created implicit net for \"T93\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768604 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T94 mux8_1.v(59) " "Verilog HDL Implicit Net warning at mux8_1.v(59): created implicit net for \"T94\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768604 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T95 mux8_1.v(60) " "Verilog HDL Implicit Net warning at mux8_1.v(60): created implicit net for \"T95\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768604 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP4 divisor_clk.v(23) " "Verilog HDL Implicit Net warning at divisor_clk.v(23): created implicit net for \"SUP4\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768604 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP5 divisor_clk.v(29) " "Verilog HDL Implicit Net warning at divisor_clk.v(29): created implicit net for \"SUP5\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768604 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP6 divisor_clk.v(35) " "Verilog HDL Implicit Net warning at divisor_clk.v(35): created implicit net for \"SUP6\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP7 divisor_clk.v(41) " "Verilog HDL Implicit Net warning at divisor_clk.v(41): created implicit net for \"SUP7\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP8 divisor_clk.v(47) " "Verilog HDL Implicit Net warning at divisor_clk.v(47): created implicit net for \"SUP8\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP9 divisor_clk.v(53) " "Verilog HDL Implicit Net warning at divisor_clk.v(53): created implicit net for \"SUP9\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP10 divisor_clk.v(59) " "Verilog HDL Implicit Net warning at divisor_clk.v(59): created implicit net for \"SUP10\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP11 divisor_clk.v(65) " "Verilog HDL Implicit Net warning at divisor_clk.v(65): created implicit net for \"SUP11\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP12 divisor_clk.v(71) " "Verilog HDL Implicit Net warning at divisor_clk.v(71): created implicit net for \"SUP12\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP13 divisor_clk.v(77) " "Verilog HDL Implicit Net warning at divisor_clk.v(77): created implicit net for \"SUP13\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP14 divisor_clk.v(83) " "Verilog HDL Implicit Net warning at divisor_clk.v(83): created implicit net for \"SUP14\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP15 divisor_clk.v(89) " "Verilog HDL Implicit Net warning at divisor_clk.v(89): created implicit net for \"SUP15\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T0 verf_ataque.v(7) " "Verilog HDL Implicit Net warning at verf_ataque.v(7): created implicit net for \"T0\"" {  } { { "verf_ataque.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/verf_ataque.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1 verf_ataque.v(8) " "Verilog HDL Implicit Net warning at verf_ataque.v(8): created implicit net for \"T1\"" {  } { { "verf_ataque.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/verf_ataque.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2 verf_ataque.v(9) " "Verilog HDL Implicit Net warning at verf_ataque.v(9): created implicit net for \"T2\"" {  } { { "verf_ataque.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/verf_ataque.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T3 verf_ataque.v(10) " "Verilog HDL Implicit Net warning at verf_ataque.v(10): created implicit net for \"T3\"" {  } { { "verf_ataque.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/verf_ataque.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T4 verf_ataque.v(11) " "Verilog HDL Implicit Net warning at verf_ataque.v(11): created implicit net for \"T4\"" {  } { { "verf_ataque.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/verf_ataque.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T5 verf_ataque.v(13) " "Verilog HDL Implicit Net warning at verf_ataque.v(13): created implicit net for \"T5\"" {  } { { "verf_ataque.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/verf_ataque.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T6 verf_ataque.v(14) " "Verilog HDL Implicit Net warning at verf_ataque.v(14): created implicit net for \"T6\"" {  } { { "verf_ataque.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/verf_ataque.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T7 verf_ataque.v(15) " "Verilog HDL Implicit Net warning at verf_ataque.v(15): created implicit net for \"T7\"" {  } { { "verf_ataque.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/verf_ataque.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768606 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T8 verf_ataque.v(16) " "Verilog HDL Implicit Net warning at verf_ataque.v(16): created implicit net for \"T8\"" {  } { { "verf_ataque.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/verf_ataque.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768606 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T9 verf_ataque.v(17) " "Verilog HDL Implicit Net warning at verf_ataque.v(17): created implicit net for \"T9\"" {  } { { "verf_ataque.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/verf_ataque.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768606 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T0 decod_modo_de_jogo.v(11) " "Verilog HDL Implicit Net warning at decod_modo_de_jogo.v(11): created implicit net for \"T0\"" {  } { { "decod_modo_de_jogo.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/decod_modo_de_jogo.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768606 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1 decod_modo_de_jogo.v(12) " "Verilog HDL Implicit Net warning at decod_modo_de_jogo.v(12): created implicit net for \"T1\"" {  } { { "decod_modo_de_jogo.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/decod_modo_de_jogo.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768606 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2 decod_modo_de_jogo.v(13) " "Verilog HDL Implicit Net warning at decod_modo_de_jogo.v(13): created implicit net for \"T2\"" {  } { { "decod_modo_de_jogo.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/decod_modo_de_jogo.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768606 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T3 decod_modo_de_jogo.v(23) " "Verilog HDL Implicit Net warning at decod_modo_de_jogo.v(23): created implicit net for \"T3\"" {  } { { "decod_modo_de_jogo.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/decod_modo_de_jogo.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768606 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T4 decod_modo_de_jogo.v(24) " "Verilog HDL Implicit Net warning at decod_modo_de_jogo.v(24): created implicit net for \"T4\"" {  } { { "decod_modo_de_jogo.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/decod_modo_de_jogo.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768606 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_not decod_linha_numero.v(9) " "Verilog HDL Implicit Net warning at decod_linha_numero.v(9): created implicit net for \"c_not\"" {  } { { "decod_linha_numero.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/decod_linha_numero.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768606 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T0 decod_linha_numero.v(12) " "Verilog HDL Implicit Net warning at decod_linha_numero.v(12): created implicit net for \"T0\"" {  } { { "decod_linha_numero.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/decod_linha_numero.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768606 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1 decod_linha_numero.v(13) " "Verilog HDL Implicit Net warning at decod_linha_numero.v(13): created implicit net for \"T1\"" {  } { { "decod_linha_numero.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/decod_linha_numero.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768606 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2 decod_linha_numero.v(23) " "Verilog HDL Implicit Net warning at decod_linha_numero.v(23): created implicit net for \"T2\"" {  } { { "decod_linha_numero.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/decod_linha_numero.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768606 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T3 decod_linha_numero.v(27) " "Verilog HDL Implicit Net warning at decod_linha_numero.v(27): created implicit net for \"T3\"" {  } { { "decod_linha_numero.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/decod_linha_numero.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768606 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T4 decod_linha_numero.v(31) " "Verilog HDL Implicit Net warning at decod_linha_numero.v(31): created implicit net for \"T4\"" {  } { { "decod_linha_numero.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/decod_linha_numero.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768606 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T5 decod_linha_numero.v(32) " "Verilog HDL Implicit Net warning at decod_linha_numero.v(32): created implicit net for \"T5\"" {  } { { "decod_linha_numero.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/decod_linha_numero.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768606 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_not decod_coluna_letra.v(9) " "Verilog HDL Implicit Net warning at decod_coluna_letra.v(9): created implicit net for \"c_not\"" {  } { { "decod_coluna_letra.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/decod_coluna_letra.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T0 decod_coluna_letra.v(15) " "Verilog HDL Implicit Net warning at decod_coluna_letra.v(15): created implicit net for \"T0\"" {  } { { "decod_coluna_letra.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/decod_coluna_letra.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1 decod_coluna_letra.v(16) " "Verilog HDL Implicit Net warning at decod_coluna_letra.v(16): created implicit net for \"T1\"" {  } { { "decod_coluna_letra.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/decod_coluna_letra.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2 decod_coluna_letra.v(17) " "Verilog HDL Implicit Net warning at decod_coluna_letra.v(17): created implicit net for \"T2\"" {  } { { "decod_coluna_letra.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/decod_coluna_letra.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T3 decod_coluna_letra.v(21) " "Verilog HDL Implicit Net warning at decod_coluna_letra.v(21): created implicit net for \"T3\"" {  } { { "decod_coluna_letra.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/decod_coluna_letra.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T4 decod_coluna_letra.v(22) " "Verilog HDL Implicit Net warning at decod_coluna_letra.v(22): created implicit net for \"T4\"" {  } { { "decod_coluna_letra.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/decod_coluna_letra.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T3 contador_sin_3bit.v(13) " "Verilog HDL Implicit Net warning at contador_sin_3bit.v(13): created implicit net for \"T3\"" {  } { { "contador_sin_3bit.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/contador_sin_3bit.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T4 contador_sin_3bit.v(21) " "Verilog HDL Implicit Net warning at contador_sin_3bit.v(21): created implicit net for \"T4\"" {  } { { "contador_sin_3bit.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/contador_sin_3bit.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T5 contador_sin_3bit.v(22) " "Verilog HDL Implicit Net warning at contador_sin_3bit.v(22): created implicit net for \"T5\"" {  } { { "contador_sin_3bit.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/contador_sin_3bit.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2 contador_sin_2bit.v(13) " "Verilog HDL Implicit Net warning at contador_sin_2bit.v(13): created implicit net for \"T2\"" {  } { { "contador_sin_2bit.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/contador_sin_2bit.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T0 mux4_1.v(12) " "Verilog HDL Implicit Net warning at mux4_1.v(12): created implicit net for \"T0\"" {  } { { "mux4_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux4_1.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1 mux4_1.v(13) " "Verilog HDL Implicit Net warning at mux4_1.v(13): created implicit net for \"T1\"" {  } { { "mux4_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux4_1.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2 mux4_1.v(14) " "Verilog HDL Implicit Net warning at mux4_1.v(14): created implicit net for \"T2\"" {  } { { "mux4_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux4_1.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T3 mux4_1.v(15) " "Verilog HDL Implicit Net warning at mux4_1.v(15): created implicit net for \"T3\"" {  } { { "mux4_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux4_1.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T4 mux4_1.v(18) " "Verilog HDL Implicit Net warning at mux4_1.v(18): created implicit net for \"T4\"" {  } { { "mux4_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux4_1.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T5 mux4_1.v(19) " "Verilog HDL Implicit Net warning at mux4_1.v(19): created implicit net for \"T5\"" {  } { { "mux4_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux4_1.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T6 mux4_1.v(20) " "Verilog HDL Implicit Net warning at mux4_1.v(20): created implicit net for \"T6\"" {  } { { "mux4_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux4_1.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T7 mux4_1.v(21) " "Verilog HDL Implicit Net warning at mux4_1.v(21): created implicit net for \"T7\"" {  } { { "mux4_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux4_1.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T8 mux4_1.v(24) " "Verilog HDL Implicit Net warning at mux4_1.v(24): created implicit net for \"T8\"" {  } { { "mux4_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux4_1.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T9 mux4_1.v(25) " "Verilog HDL Implicit Net warning at mux4_1.v(25): created implicit net for \"T9\"" {  } { { "mux4_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux4_1.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T10 mux4_1.v(26) " "Verilog HDL Implicit Net warning at mux4_1.v(26): created implicit net for \"T10\"" {  } { { "mux4_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux4_1.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T11 mux4_1.v(27) " "Verilog HDL Implicit Net warning at mux4_1.v(27): created implicit net for \"T11\"" {  } { { "mux4_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux4_1.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T12 mux4_1.v(30) " "Verilog HDL Implicit Net warning at mux4_1.v(30): created implicit net for \"T12\"" {  } { { "mux4_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux4_1.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T13 mux4_1.v(31) " "Verilog HDL Implicit Net warning at mux4_1.v(31): created implicit net for \"T13\"" {  } { { "mux4_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux4_1.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T14 mux4_1.v(32) " "Verilog HDL Implicit Net warning at mux4_1.v(32): created implicit net for \"T14\"" {  } { { "mux4_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux4_1.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T15 mux4_1.v(33) " "Verilog HDL Implicit Net warning at mux4_1.v(33): created implicit net for \"T15\"" {  } { { "mux4_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux4_1.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T16 mux4_1.v(36) " "Verilog HDL Implicit Net warning at mux4_1.v(36): created implicit net for \"T16\"" {  } { { "mux4_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux4_1.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T17 mux4_1.v(37) " "Verilog HDL Implicit Net warning at mux4_1.v(37): created implicit net for \"T17\"" {  } { { "mux4_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux4_1.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T18 mux4_1.v(38) " "Verilog HDL Implicit Net warning at mux4_1.v(38): created implicit net for \"T18\"" {  } { { "mux4_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux4_1.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T19 mux4_1.v(39) " "Verilog HDL Implicit Net warning at mux4_1.v(39): created implicit net for \"T19\"" {  } { { "mux4_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux4_1.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T20 mux4_1.v(42) " "Verilog HDL Implicit Net warning at mux4_1.v(42): created implicit net for \"T20\"" {  } { { "mux4_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux4_1.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T21 mux4_1.v(43) " "Verilog HDL Implicit Net warning at mux4_1.v(43): created implicit net for \"T21\"" {  } { { "mux4_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux4_1.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T22 mux4_1.v(44) " "Verilog HDL Implicit Net warning at mux4_1.v(44): created implicit net for \"T22\"" {  } { { "mux4_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux4_1.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T23 mux4_1.v(45) " "Verilog HDL Implicit Net warning at mux4_1.v(45): created implicit net for \"T23\"" {  } { { "mux4_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux4_1.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T24 mux4_1.v(48) " "Verilog HDL Implicit Net warning at mux4_1.v(48): created implicit net for \"T24\"" {  } { { "mux4_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux4_1.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T25 mux4_1.v(49) " "Verilog HDL Implicit Net warning at mux4_1.v(49): created implicit net for \"T25\"" {  } { { "mux4_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux4_1.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768609 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T26 mux4_1.v(50) " "Verilog HDL Implicit Net warning at mux4_1.v(50): created implicit net for \"T26\"" {  } { { "mux4_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux4_1.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768609 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T27 mux4_1.v(51) " "Verilog HDL Implicit Net warning at mux4_1.v(51): created implicit net for \"T27\"" {  } { { "mux4_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux4_1.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768609 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C_not decod_3_pra_8.v(9) " "Verilog HDL Implicit Net warning at decod_3_pra_8.v(9): created implicit net for \"C_not\"" {  } { { "decod_3_pra_8.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/decod_3_pra_8.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768609 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PBL2 " "Elaborating entity \"PBL2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701812768665 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(44) " "Verilog HDL warning at PBL2.v(44): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 44 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768669 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(45) " "Verilog HDL warning at PBL2.v(45): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 45 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768669 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(46) " "Verilog HDL warning at PBL2.v(46): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 46 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768669 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(47) " "Verilog HDL warning at PBL2.v(47): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 47 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768670 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(48) " "Verilog HDL warning at PBL2.v(48): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 48 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768670 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(49) " "Verilog HDL warning at PBL2.v(49): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 49 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768670 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(50) " "Verilog HDL warning at PBL2.v(50): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 50 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768670 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(73) " "Verilog HDL warning at PBL2.v(73): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 73 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768671 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(74) " "Verilog HDL warning at PBL2.v(74): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 74 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768672 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(75) " "Verilog HDL warning at PBL2.v(75): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 75 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768672 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(76) " "Verilog HDL warning at PBL2.v(76): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 76 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768672 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(77) " "Verilog HDL warning at PBL2.v(77): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 77 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768672 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(79) " "Verilog HDL warning at PBL2.v(79): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 79 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768672 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(80) " "Verilog HDL warning at PBL2.v(80): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 80 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768672 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(81) " "Verilog HDL warning at PBL2.v(81): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 81 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768672 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(82) " "Verilog HDL warning at PBL2.v(82): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 82 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768673 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(83) " "Verilog HDL warning at PBL2.v(83): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 83 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768673 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(85) " "Verilog HDL warning at PBL2.v(85): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 85 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768673 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(86) " "Verilog HDL warning at PBL2.v(86): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 86 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768673 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(87) " "Verilog HDL warning at PBL2.v(87): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 87 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768673 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(88) " "Verilog HDL warning at PBL2.v(88): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 88 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768673 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(89) " "Verilog HDL warning at PBL2.v(89): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 89 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768673 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(91) " "Verilog HDL warning at PBL2.v(91): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 91 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768674 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(92) " "Verilog HDL warning at PBL2.v(92): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 92 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768674 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(93) " "Verilog HDL warning at PBL2.v(93): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 93 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768674 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(94) " "Verilog HDL warning at PBL2.v(94): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 94 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768674 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(95) " "Verilog HDL warning at PBL2.v(95): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 95 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768674 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(97) " "Verilog HDL warning at PBL2.v(97): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 97 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768674 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(98) " "Verilog HDL warning at PBL2.v(98): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 98 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768674 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(99) " "Verilog HDL warning at PBL2.v(99): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 99 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768675 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(100) " "Verilog HDL warning at PBL2.v(100): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 100 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768675 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(101) " "Verilog HDL warning at PBL2.v(101): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 101 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768675 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(103) " "Verilog HDL warning at PBL2.v(103): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 103 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768675 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(104) " "Verilog HDL warning at PBL2.v(104): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 104 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768675 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(105) " "Verilog HDL warning at PBL2.v(105): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 105 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768675 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(106) " "Verilog HDL warning at PBL2.v(106): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 106 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768675 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(107) " "Verilog HDL warning at PBL2.v(107): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 107 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768675 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(109) " "Verilog HDL warning at PBL2.v(109): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 109 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768675 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(110) " "Verilog HDL warning at PBL2.v(110): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 110 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768676 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(111) " "Verilog HDL warning at PBL2.v(111): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 111 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768676 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(112) " "Verilog HDL warning at PBL2.v(112): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 112 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768676 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(113) " "Verilog HDL warning at PBL2.v(113): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 113 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701812768676 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED0 PBL2.v(14) " "Output port \"LED0\" at PBL2.v(14) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701812768677 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED1 PBL2.v(14) " "Output port \"LED1\" at PBL2.v(14) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701812768678 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED2 PBL2.v(14) " "Output port \"LED2\" at PBL2.v(14) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701812768678 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED3 PBL2.v(14) " "Output port \"LED3\" at PBL2.v(14) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701812768678 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED4 PBL2.v(14) " "Output port \"LED4\" at PBL2.v(14) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701812768678 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED5 PBL2.v(14) " "Output port \"LED5\" at PBL2.v(14) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701812768678 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED6 PBL2.v(14) " "Output port \"LED6\" at PBL2.v(14) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701812768678 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED7 PBL2.v(14) " "Output port \"LED7\" at PBL2.v(14) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701812768678 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED8 PBL2.v(14) " "Output port \"LED8\" at PBL2.v(14) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701812768678 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED9 PBL2.v(14) " "Output port \"LED9\" at PBL2.v(14) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701812768678 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "teste0 PBL2.v(17) " "Output port \"teste0\" at PBL2.v(17) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701812768678 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "teste1 PBL2.v(17) " "Output port \"teste1\" at PBL2.v(17) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701812768678 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "teste2 PBL2.v(17) " "Output port \"teste2\" at PBL2.v(17) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701812768678 "|PBL2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clk divisor_clk:divisor_clk " "Elaborating entity \"divisor_clk\" for hierarchy \"divisor_clk:divisor_clk\"" {  } { { "PBL2.v" "divisor_clk" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff divisor_clk:divisor_clk\|d_ff:d0 " "Elaborating entity \"d_ff\" for hierarchy \"divisor_clk:divisor_clk\|d_ff:d0\"" {  } { { "divisor_clk.v" "d0" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_sin_3bit contador_sin_3bit:contador_3bit " "Elaborating entity \"contador_sin_3bit\" for hierarchy \"contador_sin_3bit:contador_3bit\"" {  } { { "PBL2.v" "contador_3bit" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_sin_2bit contador_sin_2bit:contador_2bit " "Elaborating entity \"contador_sin_2bit\" for hierarchy \"contador_sin_2bit:contador_2bit\"" {  } { { "PBL2.v" "contador_2bit" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_2_pra_4 decod_2_pra_4:verf_modo_jogo " "Elaborating entity \"decod_2_pra_4\" for hierarchy \"decod_2_pra_4:verf_modo_jogo\"" {  } { { "PBL2.v" "verf_modo_jogo" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_modo_de_jogo decod_modo_de_jogo:d_modo_jogo " "Elaborating entity \"decod_modo_de_jogo\" for hierarchy \"decod_modo_de_jogo:d_modo_jogo\"" {  } { { "PBL2.v" "d_modo_jogo" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_linha_numero decod_linha_numero:d_linha_numero " "Elaborating entity \"decod_linha_numero\" for hierarchy \"decod_linha_numero:d_linha_numero\"" {  } { { "PBL2.v" "d_linha_numero" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768706 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "C_not 0 decod_linha_numero.v(5) " "Net \"C_not\" at decod_linha_numero.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "decod_linha_numero.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/decod_linha_numero.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701812768707 "|PBL2|decod_linha_numero:d_linha_numero"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_coluna_letra decod_coluna_letra:d_coluna_letra " "Elaborating entity \"decod_coluna_letra\" for hierarchy \"decod_coluna_letra:d_coluna_letra\"" {  } { { "PBL2.v" "d_coluna_letra" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768707 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "C_not 0 decod_coluna_letra.v(5) " "Net \"C_not\" at decod_coluna_letra.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "decod_coluna_letra.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/decod_coluna_letra.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701812768708 "|PBL2|decod_coluna_letra:d_coluna_letra"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 mux4_1:mux_7segmentos " "Elaborating entity \"mux4_1\" for hierarchy \"mux4_1:mux_7segmentos\"" {  } { { "PBL2.v" "mux_7segmentos" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conf_chave conf_chave:ch7 " "Elaborating entity \"conf_chave\" for hierarchy \"conf_chave:ch7\"" {  } { { "PBL2.v" "ch7" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_cordenadas decod_cordenadas:decod_cordenadas " "Elaborating entity \"decod_cordenadas\" for hierarchy \"decod_cordenadas:decod_cordenadas\"" {  } { { "PBL2.v" "decod_cordenadas" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verf_ataque verf_ataque:verf_linha1 " "Elaborating entity \"verf_ataque\" for hierarchy \"verf_ataque:verf_linha1\"" {  } { { "PBL2.v" "verf_linha1" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 mux8_1:mux8_1 " "Elaborating entity \"mux8_1\" for hierarchy \"mux8_1:mux8_1\"" {  } { { "PBL2.v" "mux8_1" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_3_pra_8 decod_3_pra_8:decod_linhas_matriz " "Elaborating entity \"decod_3_pra_8\" for hierarchy \"decod_3_pra_8:decod_linhas_matriz\"" {  } { { "PBL2.v" "decod_linhas_matriz" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701812768722 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701812768976 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED0 GND " "Pin \"LED0\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701812769028 "|PBL2|LED0"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1 GND " "Pin \"LED1\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701812769028 "|PBL2|LED1"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2 GND " "Pin \"LED2\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701812769028 "|PBL2|LED2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3 GND " "Pin \"LED3\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701812769028 "|PBL2|LED3"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED4 GND " "Pin \"LED4\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701812769028 "|PBL2|LED4"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED5 GND " "Pin \"LED5\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701812769028 "|PBL2|LED5"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED6 GND " "Pin \"LED6\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701812769028 "|PBL2|LED6"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED7 GND " "Pin \"LED7\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701812769028 "|PBL2|LED7"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED8 GND " "Pin \"LED8\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701812769028 "|PBL2|LED8"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED9 GND " "Pin \"LED9\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701812769028 "|PBL2|LED9"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste0 GND " "Pin \"teste0\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701812769028 "|PBL2|teste0"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste1 GND " "Pin \"teste1\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701812769028 "|PBL2|teste1"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste2 GND " "Pin \"teste2\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701812769028 "|PBL2|teste2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701812769028 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B1 " "No output dependent on input pin \"B1\"" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701812769128 "|PBL2|B1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B2 " "No output dependent on input pin \"B2\"" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701812769128 "|PBL2|B2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B3 " "No output dependent on input pin \"B3\"" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701812769128 "|PBL2|B3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701812769128 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701812769129 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701812769129 ""} { "Info" "ICUT_CUT_TM_LCELLS" "84 " "Implemented 84 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701812769129 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701812769129 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/output_files/PBL2.map.smsg " "Generated suppressed messages file C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/output_files/PBL2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701812769212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 190 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 190 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701812769241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 05 18:46:09 2023 " "Processing ended: Tue Dec 05 18:46:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701812769241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701812769241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701812769241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701812769241 ""}
