Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Feb 16 22:07:31 2023
| Host         : DESKTOP-3QMA31G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file complex_multiplier_v1_0_timing_summary_routed.rpt -pb complex_multiplier_v1_0_timing_summary_routed.pb -rpx complex_multiplier_v1_0_timing_summary_routed.rpx -warn_on_violation
| Design       : complex_multiplier_v1_0
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  210         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (210)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (736)
5. checking no_input_delay (48)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (210)
--------------------------
 There are 210 register/latch pins with no clock driven by root clock pin: s00_axi_aclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (736)
--------------------------------------------------
 There are 736 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (48)
-------------------------------
 There are 48 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  773          inf        0.000                      0                  773           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           773 Endpoints
Min Delay           773 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 complex_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s00_axi_rdata[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.415ns  (logic 3.140ns (48.948%)  route 3.275ns (51.052%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE                         0.000     0.000 r  complex_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
    SLICE_X108Y51        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  complex_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           3.275     3.793    s00_axi_rdata_OBUF[31]
    K16                  OBUF (Prop_obuf_I_O)         2.622     6.415 r  s00_axi_rdata_OBUF[31]_inst/O
                         net (fo=0)                   0.000     6.415    s00_axi_rdata[31]
    K16                                                               r  s00_axi_rdata[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 complex_multiplier_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            s00_axi_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.384ns  (logic 3.204ns (50.185%)  route 3.180ns (49.815%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDRE                         0.000     0.000 r  complex_multiplier_v1_0_S00_AXI_inst/axi_wready_reg/C
    SLICE_X113Y59        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  complex_multiplier_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=4, routed)           3.180     3.599    s00_axi_wready_OBUF
    H15                  OBUF (Prop_obuf_I_O)         2.785     6.384 r  s00_axi_wready_OBUF_inst/O
                         net (fo=0)                   0.000     6.384    s00_axi_wready
    H15                                                               r  s00_axi_wready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 complex_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s00_axi_rdata[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.275ns  (logic 3.128ns (49.848%)  route 3.147ns (50.152%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y53        FDRE                         0.000     0.000 r  complex_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
    SLICE_X112Y53        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  complex_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           3.147     3.665    s00_axi_rdata_OBUF[30]
    L16                  OBUF (Prop_obuf_I_O)         2.610     6.275 r  s00_axi_rdata_OBUF[30]_inst/O
                         net (fo=0)                   0.000     6.275    s00_axi_rdata[30]
    L16                                                               r  s00_axi_rdata[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 complex_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s00_axi_rdata[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.272ns  (logic 3.176ns (50.638%)  route 3.096ns (49.362%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y53        FDRE                         0.000     0.000 r  complex_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
    SLICE_X112Y53        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  complex_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[29]/Q
                         net (fo=1, routed)           3.096     3.614    s00_axi_rdata_OBUF[29]
    L17                  OBUF (Prop_obuf_I_O)         2.658     6.272 r  s00_axi_rdata_OBUF[29]_inst/O
                         net (fo=0)                   0.000     6.272    s00_axi_rdata[29]
    L17                                                               r  s00_axi_rdata[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 complex_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s00_axi_rdata[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.271ns  (logic 3.189ns (50.847%)  route 3.082ns (49.153%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE                         0.000     0.000 r  complex_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
    SLICE_X108Y51        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  complex_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           3.082     3.600    s00_axi_rdata_OBUF[28]
    M17                  OBUF (Prop_obuf_I_O)         2.671     6.271 r  s00_axi_rdata_OBUF[28]_inst/O
                         net (fo=0)                   0.000     6.271    s00_axi_rdata[28]
    M17                                                               r  s00_axi_rdata[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 complex_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s00_axi_rdata[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.249ns  (logic 3.187ns (51.006%)  route 3.062ns (48.994%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE                         0.000     0.000 r  complex_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
    SLICE_X108Y51        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  complex_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[26]/Q
                         net (fo=1, routed)           3.062     3.580    s00_axi_rdata_OBUF[26]
    N18                  OBUF (Prop_obuf_I_O)         2.669     6.249 r  s00_axi_rdata_OBUF[26]_inst/O
                         net (fo=0)                   0.000     6.249    s00_axi_rdata[26]
    N18                                                               r  s00_axi_rdata[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 complex_multiplier_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            s00_axi_awready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.203ns  (logic 3.236ns (52.167%)  route 2.967ns (47.833%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDRE                         0.000     0.000 r  complex_multiplier_v1_0_S00_AXI_inst/axi_awready_reg/C
    SLICE_X113Y59        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  complex_multiplier_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=5, routed)           2.967     3.386    s00_axi_awready_OBUF
    J16                  OBUF (Prop_obuf_I_O)         2.817     6.203 r  s00_axi_awready_OBUF_inst/O
                         net (fo=0)                   0.000     6.203    s00_axi_awready
    J16                                                               r  s00_axi_awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 complex_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s00_axi_rdata[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.119ns  (logic 3.205ns (52.369%)  route 2.915ns (47.631%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE                         0.000     0.000 r  complex_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
    SLICE_X108Y51        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  complex_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[27]/Q
                         net (fo=1, routed)           2.915     3.433    s00_axi_rdata_OBUF[27]
    N17                  OBUF (Prop_obuf_I_O)         2.687     6.119 r  s00_axi_rdata_OBUF[27]_inst/O
                         net (fo=0)                   0.000     6.119    s00_axi_rdata[27]
    N17                                                               r  s00_axi_rdata[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 complex_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s00_axi_rdata[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.102ns  (logic 3.075ns (50.388%)  route 3.027ns (49.612%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDRE                         0.000     0.000 r  complex_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
    SLICE_X111Y52        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  complex_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[25]/Q
                         net (fo=1, routed)           3.027     3.483    s00_axi_rdata_OBUF[25]
    M15                  OBUF (Prop_obuf_I_O)         2.619     6.102 r  s00_axi_rdata_OBUF[25]_inst/O
                         net (fo=0)                   0.000     6.102    s00_axi_rdata[25]
    M15                                                               r  s00_axi_rdata[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 complex_multiplier_v1_0_S00_AXI_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            s00_axi_bvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.983ns  (logic 3.080ns (51.484%)  route 2.902ns (48.516%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDRE                         0.000     0.000 r  complex_multiplier_v1_0_S00_AXI_inst/axi_bvalid_reg/C
    SLICE_X113Y59        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  complex_multiplier_v1_0_S00_AXI_inst/axi_bvalid_reg/Q
                         net (fo=3, routed)           2.902     3.358    s00_axi_bvalid_OBUF
    K15                  OBUF (Prop_obuf_I_O)         2.624     5.983 r  s00_axi_bvalid_OBUF_inst/O
                         net (fo=0)                   0.000     5.983    s00_axi_bvalid
    K15                                                               r  s00_axi_bvalid (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 complex_multiplier_v1_0_S00_AXI_inst/slv_reg5_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            complex_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDRE                         0.000     0.000 r  complex_multiplier_v1_0_S00_AXI_inst/slv_reg5_reg[16]/C
    SLICE_X113Y52        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  complex_multiplier_v1_0_S00_AXI_inst/slv_reg5_reg[16]/Q
                         net (fo=1, routed)           0.087     0.228    complex_multiplier_v1_0_S00_AXI_inst/slv_reg5[16]
    SLICE_X112Y52        LUT6 (Prop_lut6_I3_O)        0.045     0.273 r  complex_multiplier_v1_0_S00_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000     0.273    complex_multiplier_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X112Y52        FDRE                                         r  complex_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 complex_multiplier_v1_0_S00_AXI_inst/slv_reg5_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            complex_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.186ns (66.388%)  route 0.094ns (33.612%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDRE                         0.000     0.000 r  complex_multiplier_v1_0_S00_AXI_inst/slv_reg5_reg[19]/C
    SLICE_X113Y52        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  complex_multiplier_v1_0_S00_AXI_inst/slv_reg5_reg[19]/Q
                         net (fo=1, routed)           0.094     0.235    complex_multiplier_v1_0_S00_AXI_inst/slv_reg5[19]
    SLICE_X111Y52        LUT6 (Prop_lut6_I3_O)        0.045     0.280 r  complex_multiplier_v1_0_S00_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     0.280    complex_multiplier_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X111Y52        FDRE                                         r  complex_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 complex_multiplier_v1_0_S00_AXI_inst/slv_reg4_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            complex_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.209ns (68.657%)  route 0.095ns (31.343%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y51        FDRE                         0.000     0.000 r  complex_multiplier_v1_0_S00_AXI_inst/slv_reg4_reg[25]/C
    SLICE_X112Y51        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  complex_multiplier_v1_0_S00_AXI_inst/slv_reg4_reg[25]/Q
                         net (fo=1, routed)           0.095     0.259    complex_multiplier_v1_0_S00_AXI_inst/slv_reg4[25]
    SLICE_X111Y52        LUT6 (Prop_lut6_I5_O)        0.045     0.304 r  complex_multiplier_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     0.304    complex_multiplier_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X111Y52        FDRE                                         r  complex_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 complex_multiplier_v1_0_S00_AXI_inst/slv_reg5_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            complex_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDRE                         0.000     0.000 r  complex_multiplier_v1_0_S00_AXI_inst/slv_reg5_reg[17]/C
    SLICE_X113Y52        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  complex_multiplier_v1_0_S00_AXI_inst/slv_reg5_reg[17]/Q
                         net (fo=1, routed)           0.139     0.280    complex_multiplier_v1_0_S00_AXI_inst/slv_reg5[17]
    SLICE_X112Y52        LUT6 (Prop_lut6_I3_O)        0.045     0.325 r  complex_multiplier_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     0.325    complex_multiplier_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X112Y52        FDRE                                         r  complex_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 complex_multiplier_v1_0_S00_AXI_inst/slv_reg4_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            complex_multiplier_v1_0_S00_AXI_inst/complex_multiplier_inst/aibr_reg/B[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.128ns (38.759%)  route 0.202ns (61.241%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y51        FDRE                         0.000     0.000 r  complex_multiplier_v1_0_S00_AXI_inst/slv_reg4_reg[4]/C
    SLICE_X103Y51        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  complex_multiplier_v1_0_S00_AXI_inst/slv_reg4_reg[4]/Q
                         net (fo=3, routed)           0.202     0.330    complex_multiplier_v1_0_S00_AXI_inst/complex_multiplier_inst/arbr_reg_0[4]
    DSP48_X4Y21          DSP48E1                                      r  complex_multiplier_v1_0_S00_AXI_inst/complex_multiplier_inst/aibr_reg/B[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 complex_multiplier_v1_0_S00_AXI_inst/slv_reg5_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            complex_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.440%)  route 0.156ns (45.560%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y54        FDRE                         0.000     0.000 r  complex_multiplier_v1_0_S00_AXI_inst/slv_reg5_reg[12]/C
    SLICE_X105Y54        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  complex_multiplier_v1_0_S00_AXI_inst/slv_reg5_reg[12]/Q
                         net (fo=3, routed)           0.156     0.297    complex_multiplier_v1_0_S00_AXI_inst/slv_reg5[12]
    SLICE_X104Y56        LUT6 (Prop_lut6_I3_O)        0.045     0.342 r  complex_multiplier_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     0.342    complex_multiplier_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X104Y56        FDRE                                         r  complex_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 complex_multiplier_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            complex_multiplier_v1_0_S00_AXI_inst/axi_bvalid_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.227ns (66.320%)  route 0.115ns (33.680%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDRE                         0.000     0.000 r  complex_multiplier_v1_0_S00_AXI_inst/axi_awready_reg/C
    SLICE_X113Y59        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  complex_multiplier_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=5, routed)           0.115     0.243    complex_multiplier_v1_0_S00_AXI_inst/S_AXI_AWREADY
    SLICE_X113Y59        LUT6 (Prop_lut6_I2_O)        0.099     0.342 r  complex_multiplier_v1_0_S00_AXI_inst/axi_bvalid_i_1/O
                         net (fo=1, routed)           0.000     0.342    complex_multiplier_v1_0_S00_AXI_inst/axi_bvalid_i_1_n_0
    SLICE_X113Y59        FDRE                                         r  complex_multiplier_v1_0_S00_AXI_inst/axi_bvalid_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 complex_multiplier_v1_0_S00_AXI_inst/slv_reg4_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            complex_multiplier_v1_0_S00_AXI_inst/complex_multiplier_inst/aibr_reg/B[1]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.141ns (41.190%)  route 0.201ns (58.810%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y51        FDRE                         0.000     0.000 r  complex_multiplier_v1_0_S00_AXI_inst/slv_reg4_reg[1]/C
    SLICE_X103Y51        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  complex_multiplier_v1_0_S00_AXI_inst/slv_reg4_reg[1]/Q
                         net (fo=3, routed)           0.201     0.342    complex_multiplier_v1_0_S00_AXI_inst/complex_multiplier_inst/arbr_reg_0[1]
    DSP48_X4Y21          DSP48E1                                      r  complex_multiplier_v1_0_S00_AXI_inst/complex_multiplier_inst/aibr_reg/B[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 complex_multiplier_v1_0_S00_AXI_inst/slv_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            complex_multiplier_v1_0_S00_AXI_inst/complex_multiplier_inst/aibr_reg/B[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.141ns (41.190%)  route 0.201ns (58.810%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y51        FDRE                         0.000     0.000 r  complex_multiplier_v1_0_S00_AXI_inst/slv_reg4_reg[2]/C
    SLICE_X103Y51        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  complex_multiplier_v1_0_S00_AXI_inst/slv_reg4_reg[2]/Q
                         net (fo=3, routed)           0.201     0.342    complex_multiplier_v1_0_S00_AXI_inst/complex_multiplier_inst/arbr_reg_0[2]
    DSP48_X4Y21          DSP48E1                                      r  complex_multiplier_v1_0_S00_AXI_inst/complex_multiplier_inst/aibr_reg/B[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 complex_multiplier_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            complex_multiplier_v1_0_S00_AXI_inst/aw_en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.227ns (66.127%)  route 0.116ns (33.873%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDRE                         0.000     0.000 r  complex_multiplier_v1_0_S00_AXI_inst/axi_awready_reg/C
    SLICE_X113Y59        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  complex_multiplier_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=5, routed)           0.116     0.244    complex_multiplier_v1_0_S00_AXI_inst/S_AXI_AWREADY
    SLICE_X113Y59        LUT6 (Prop_lut6_I2_O)        0.099     0.343 r  complex_multiplier_v1_0_S00_AXI_inst/aw_en_i_1/O
                         net (fo=1, routed)           0.000     0.343    complex_multiplier_v1_0_S00_AXI_inst/aw_en_i_1_n_0
    SLICE_X113Y59        FDSE                                         r  complex_multiplier_v1_0_S00_AXI_inst/aw_en_reg/D
  -------------------------------------------------------------------    -------------------





