(pcb C:\cygwin\home\hb\workspace\smartsid\hardware\smartsid.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.0-rc2-stable")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  180658 -69342  129794 -69342  129794 -123190  180658 -123190
            180658 -69342  180658 -69342)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_ThroughHole:C_Disc_D3_P2.5
      (place C1 139700 -73660 front 0 (PN 480p))
      (place C2 142240 -76200 front 180 (PN 22n))
      (place C3 144145 -73660 front 0 (PN 480p))
      (place C4 144145 -76200 front 0 (PN 22n))
      (place C5 159766 -117094 front 180 (PN 330n))
      (place C6 152908 -117030 front 0 (PN 100n))
      (place C7 169100 -117221 front 180 (PN 330n))
      (place C8 161925 -117221 front 0 (PN 100n))
      (place C9 153670 -73660 front 0 (PN 480p))
      (place C10 153670 -76200 front 0 (PN 22n))
      (place C11 158115 -73660 front 0 (PN 480p))
      (place C12 158115 -76200 front 0 (PN 22n))
      (place C13 171704 -80264 front 270 (PN 100n))
      (place C14 172085 -87630 front 270 (PN 100n))
      (place C15 173990 -96520 front 180 (PN 2.2u))
      (place C16 171704 -114872 front 90 (PN 2.2u))
    )
    (component Pin_Headers:Pin_Header_Straight_1x03
      (place JP1 131445 -71120 front 0 (PN SUPPLY2))
      (place JP2 133985 -71120 front 0 (PN S2CAP2))
      (place JP3 136525 -71120 front 0 (PN S2CAP1))
      (place JP4 141542 -117094 front 270 (PN BOARD))
      (place JP5 168275 -71120 front 0 (PN SUPPLY1))
      (place JP6 163195 -71120 front 0 (PN S1CAP2))
      (place JP7 165735 -71120 front 0 (PN S1CAP1))
      (place P3 139700 -71120 front 90 (PN POT2))
      (place P5 178816 -121476 front 270 (PN OUTPUT))
    )
    (component Pin_Headers:Pin_Header_Straight_1x05
      (place P1 137668 -120460 front 90 (PN INPUT))
      (place P2 148844 -71120 front 90 (PN CONTROL))
    )
    (component "Housings_DIP:DIP-20_W7.62mm"
      (place U1 135255 -85090 front 0 (PN GAL16V8))
    )
    (component "Housings_DIP:DIP-28_W15.24mm"
      (place U2 131445 -80010 front 0 (PN SID2))
      (place U5 150495 -80010 front 0 (PN SID1))
      (place P4 153035 -80010 front 0 (PN SOCKET))
    )
    (component "Power_Integrations:TO-220"
      (place U3 155321 -120460 front 180 (PN 7812))
      (place U4 166434 -120523 front 180 (PN 7809))
    )
    (component Pin_Headers:Pin_Header_Straight_1x02
      (place JP8 178435 -80645 front 0 (PN NR2))
      (place JP9 178435 -87630 front 0 (PN NR1))
    )
    (component Discret:R1
      (place R1 175260 -81788 front 270 (PN 100k))
      (place R2 175260 -88900 front 270 (PN 100k))
      (place R3 172720 -93345 front 180 (PN 1k))
      (place R4 177800 -96520 front 0 (PN 47k))
      (place R5 178054 -113856 front 270 (PN 1k))
      (place R6 175006 -113792 front 270 (PN 47k))
    )
    (component "Housings_DIP:DIP-16_W7.62mm"
      (place U6 155512 -82486.5 front 0 (PN 4052))
    )
    (component "Housings_DIP:DIP-8_W7.62mm"
      (place U7 171450 -100965 front 0 (PN TL072))
    )
  )
  (library
    (image Capacitors_ThroughHole:C_Disc_D3_P2.5
      (outline (path signal 50  -900 1500  3400 1500))
      (outline (path signal 50  3400 1500  3400 -1500))
      (outline (path signal 50  3400 -1500  -900 -1500))
      (outline (path signal 50  -900 -1500  -900 1500))
      (outline (path signal 150  -250 1250  2750 1250))
      (outline (path signal 150  2750 -1250  -250 -1250))
      (pin Rect[A]Pad_1300x1300_um 1 0 0)
      (pin Round[A]Pad_1300_um 2 2500 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x03
      (outline (path signal 50  -1750 1750  -1750 -6850))
      (outline (path signal 50  1750 1750  1750 -6850))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -6850  1750 -6850))
      (outline (path signal 150  -1270 -1270  -1270 -6350))
      (outline (path signal 150  -1270 -6350  1270 -6350))
      (outline (path signal 150  1270 -6350  1270 -1270))
      (outline (path signal 150  1550 1550  1550 0))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 0  -1550 1550))
      (outline (path signal 150  -1550 1550  1550 1550))
      (pin Rect[A]Pad_2032x1727.2_um 1 0 0)
      (pin Oval[A]Pad_2032x1727.2_um 2 0 -2540)
      (pin Oval[A]Pad_2032x1727.2_um 3 0 -5080)
    )
    (image Pin_Headers:Pin_Header_Straight_1x05
      (outline (path signal 150  -1550 0  -1550 1550))
      (outline (path signal 150  -1550 1550  1550 1550))
      (outline (path signal 150  1550 1550  1550 0))
      (outline (path signal 50  -1750 1750  -1750 -11950))
      (outline (path signal 50  1750 1750  1750 -11950))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -11950  1750 -11950))
      (outline (path signal 150  1270 -1270  1270 -11430))
      (outline (path signal 150  1270 -11430  -1270 -11430))
      (outline (path signal 150  -1270 -11430  -1270 -1270))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (pin Rect[A]Pad_2032x1727.2_um 1 0 0)
      (pin Oval[A]Pad_2032x1727.2_um 2 0 -2540)
      (pin Oval[A]Pad_2032x1727.2_um 3 0 -5080)
      (pin Oval[A]Pad_2032x1727.2_um 4 0 -7620)
      (pin Oval[A]Pad_2032x1727.2_um 5 0 -10160)
    )
    (image "Housings_DIP:DIP-20_W7.62mm"
      (outline (path signal 50  -1050 2450  -1050 -25350))
      (outline (path signal 50  8650 2450  8650 -25350))
      (outline (path signal 50  -1050 2450  8650 2450))
      (outline (path signal 50  -1050 -25350  8650 -25350))
      (outline (path signal 150  135 2295  135 1025))
      (outline (path signal 150  7485 2295  7485 1025))
      (outline (path signal 150  7485 -25155  7485 -23885))
      (outline (path signal 150  135 -25155  135 -23885))
      (outline (path signal 150  135 2295  7485 2295))
      (outline (path signal 150  135 -25155  7485 -25155))
      (outline (path signal 150  135 1025  -800 1025))
      (pin Oval[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image "Housings_DIP:DIP-28_W15.24mm"
      (outline (path signal 50  -1050 2450  -1050 -35500))
      (outline (path signal 50  16300 2450  16300 -35500))
      (outline (path signal 50  -1050 2450  16300 2450))
      (outline (path signal 50  -1050 -35500  16300 -35500))
      (outline (path signal 150  135 2295  135 1025))
      (outline (path signal 150  15105 2295  15105 1025))
      (outline (path signal 150  15105 -35315  15105 -34045))
      (outline (path signal 150  135 -35315  135 -34045))
      (outline (path signal 150  135 2295  15105 2295))
      (outline (path signal 150  135 -35315  15105 -35315))
      (outline (path signal 150  135 1025  -800 1025))
      (pin Oval[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
    )
    (image "Power_Integrations:TO-220"
      (outline (path signal 150  4826 1651  4826 -1778))
      (outline (path signal 150  -4826 1651  -4826 -1778))
      (outline (path signal 150  5334 2794  -5334 2794))
      (outline (path signal 150  1778 1778  1778 3048))
      (outline (path signal 150  -1778 1778  -1778 3048))
      (outline (path signal 150  -5334 1651  5334 1651))
      (outline (path signal 150  5334 -1778  -5334 -1778))
      (outline (path signal 150  -5334 3048  -5334 -1778))
      (outline (path signal 150  5334 3048  5334 -1778))
      (outline (path signal 150  5334 3048  -5334 3048))
      (pin Oval[A]Pad_2032x2540_um 2 0 0)
      (pin Oval[A]Pad_2032x2540_um 3 2540 0)
      (pin Oval[A]Pad_2032x2540_um 1 -2540 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x02
      (outline (path signal 150  1270 -1270  1270 -3810))
      (outline (path signal 150  1550 1550  1550 0))
      (outline (path signal 50  -1750 1750  -1750 -4300))
      (outline (path signal 50  1750 1750  1750 -4300))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -4300  1750 -4300))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 0  -1550 1550))
      (outline (path signal 150  -1550 1550  1550 1550))
      (outline (path signal 150  -1270 -1270  -1270 -3810))
      (outline (path signal 150  -1270 -3810  1270 -3810))
      (pin Rect[A]Pad_2032x2032_um 1 0 0)
      (pin Oval[A]Pad_2032x2032_um 2 0 -2540)
    )
    (image Discret:R1
      (outline (path signal 150  -1270 0  1270 0))
      (outline (path signal 150  149.903 0  80.408 -438.774  -121.274 -834.598  -435.402 -1148.73
            -831.226 -1350.41  -1270 -1419.9  -1708.77 -1350.41  -2104.6 -1148.73
            -2418.73 -834.598  -2620.41 -438.774  -2689.9 0  -2620.41 438.774
            -2418.73 834.598  -2104.6 1148.73  -1708.77 1350.41  -1270 1419.9
            -831.226 1350.41  -435.402 1148.73  -121.274 834.598  80.408 438.774))
      (pin Round[A]Pad_1397_um 1 -1270 0)
      (pin Round[A]Pad_1397_um 2 1270 0)
    )
    (image "Housings_DIP:DIP-16_W7.62mm"
      (outline (path signal 50  -1050 2450  -1050 -20250))
      (outline (path signal 50  8650 2450  8650 -20250))
      (outline (path signal 50  -1050 2450  8650 2450))
      (outline (path signal 50  -1050 -20250  8650 -20250))
      (outline (path signal 150  135 2295  135 1025))
      (outline (path signal 150  7485 2295  7485 1025))
      (outline (path signal 150  7485 -20075  7485 -18805))
      (outline (path signal 150  135 -20075  135 -18805))
      (outline (path signal 150  135 2295  7485 2295))
      (outline (path signal 150  135 -20075  7485 -20075))
      (outline (path signal 150  135 1025  -800 1025))
      (pin Oval[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image "Housings_DIP:DIP-8_W7.62mm"
      (outline (path signal 50  -1050 2450  -1050 -10100))
      (outline (path signal 50  8650 2450  8650 -10100))
      (outline (path signal 50  -1050 2450  8650 2450))
      (outline (path signal 50  -1050 -10100  8650 -10100))
      (outline (path signal 150  135 2295  135 1025))
      (outline (path signal 150  7485 2295  7485 1025))
      (outline (path signal 150  7485 -9915  7485 -8645))
      (outline (path signal 150  135 -9915  135 -8645))
      (outline (path signal 150  135 2295  7485 2295))
      (outline (path signal 150  135 -9915  7485 -9915))
      (outline (path signal 150  135 1025  -800 1025))
      (pin Oval[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
    )
    (padstack Round[A]Pad_1300_um
      (shape (circle F.Cu 1300))
      (shape (circle B.Cu 1300))
      (attach off)
    )
    (padstack Round[A]Pad_1397_um
      (shape (circle F.Cu 1397))
      (shape (circle B.Cu 1397))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2032x1727.2_um
      (shape (path F.Cu 1727.2  -152.4 0  152.4 0))
      (shape (path B.Cu 1727.2  -152.4 0  152.4 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2032x2540_um
      (shape (path F.Cu 2032  0 -254  0 254))
      (shape (path B.Cu 2032  0 -254  0 254))
      (attach off)
    )
    (padstack Oval[A]Pad_2032x2032_um
      (shape (path F.Cu 2032  0 0  0 0))
      (shape (path B.Cu 2032  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2032x2032_um
      (shape (rect F.Cu -1016 -1016 1016 1016))
      (shape (rect B.Cu -1016 -1016 1016 1016))
      (attach off)
    )
    (padstack Rect[A]Pad_2032x1727.2_um
      (shape (rect F.Cu -1016 -863.6 1016 863.6))
      (shape (rect B.Cu -1016 -863.6 1016 863.6))
      (attach off)
    )
    (padstack Rect[A]Pad_1300x1300_um
      (shape (rect F.Cu -650 -650 650 650))
      (shape (rect B.Cu -650 -650 650 650))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net "Net-(C1-Pad1)"
      (pins C1-1 C2-2 U2-3)
    )
    (net "Net-(C1-Pad2)"
      (pins C1-2 JP2-1)
    )
    (net "Net-(C2-Pad1)"
      (pins C2-1 JP2-3)
    )
    (net "Net-(C3-Pad1)"
      (pins C3-1 C4-2 U2-2)
    )
    (net "Net-(C3-Pad2)"
      (pins C3-2 JP3-1)
    )
    (net "Net-(C4-Pad1)"
      (pins C4-1 JP3-3)
    )
    (net /+9VUNREG
      (pins C5-1 P1-5 U3-1)
    )
    (net GND
      (pins C5-2 C6-2 C7-2 C8-2 P3-3 U1-10 U2-14 U5-14 P4-14 U3-2 U4-2 JP8-2 JP9-2
        P5-1 R1-2 R2-2 R4-2 R6-2 U6-6 U6-7 U6-8 U7-4)
    )
    (net "Net-(C6-Pad1)"
      (pins C6-1 JP4-1 U3-3)
    )
    (net /+9V
      (pins C8-1 JP1-3 JP5-3 U4-3)
    )
    (net "Net-(C10-Pad2)"
      (pins C9-1 C10-2 U5-3)
    )
    (net "Net-(C9-Pad2)"
      (pins C9-2 JP6-1)
    )
    (net "Net-(C10-Pad1)"
      (pins C10-1 JP6-3)
    )
    (net "Net-(C11-Pad1)"
      (pins C11-1 C12-2 U5-2)
    )
    (net "Net-(C11-Pad2)"
      (pins C11-2 JP7-1)
    )
    (net "Net-(C12-Pad1)"
      (pins C12-1 JP7-3)
    )
    (net "Net-(JP1-Pad2)"
      (pins JP1-2 U2-28)
    )
    (net "Net-(JP2-Pad2)"
      (pins JP2-2 U2-4)
    )
    (net "Net-(JP3-Pad2)"
      (pins JP3-2 U2-1)
    )
    (net "Net-(JP5-Pad2)"
      (pins JP5-2 U5-28)
    )
    (net "Net-(JP6-Pad2)"
      (pins JP6-2 U5-4)
    )
    (net "Net-(JP7-Pad2)"
      (pins JP7-2 U5-1)
    )
    (net /A5
      (pins P1-1 U1-1)
    )
    (net /A8
      (pins P1-2 U1-2)
    )
    (net /~IO1
      (pins P1-3 U1-3)
    )
    (net /~IO2
      (pins P1-4 U1-4)
    )
    (net /MS
      (pins U1-7 P2-1)
    )
    (net /PS
      (pins U1-8 P2-2)
    )
    (net /IO
      (pins U1-9 P2-3)
    )
    (net /POT2X
      (pins P3-1 U5-24)
    )
    (net /POT2Y
      (pins P3-2 U5-23)
    )
    (net /~CS
      (pins U1-5 P4-8)
    )
    (net /RW
      (pins U1-6 U2-7 U5-7 P4-7)
    )
    (net "Net-(U1-Pad11)"
      (pins U1-11)
    )
    (net "Net-(U1-Pad12)"
      (pins U1-12 U1-13)
    )
    (net "Net-(U1-Pad14)"
      (pins U1-14 U1-15)
    )
    (net /~CS2
      (pins U1-16 U2-8)
    )
    (net /~CS1
      (pins U1-17 U5-8)
    )
    (net "Net-(U1-Pad18)"
      (pins U1-18)
    )
    (net "Net-(U1-Pad19)"
      (pins U1-19)
    )
    (net VCC
      (pins U1-20 U2-25 U5-25 P4-25)
    )
    (net /~RES
      (pins U2-5 U5-5 P4-5)
    )
    (net /CLK
      (pins U2-6 U5-6 P4-6)
    )
    (net /A0
      (pins U2-9 U5-9 P4-9)
    )
    (net /A1
      (pins U2-10 U5-10 P4-10)
    )
    (net /A2
      (pins U2-11 U5-11 P4-11)
    )
    (net /A3
      (pins U2-12 U5-12 P4-12)
    )
    (net /A4
      (pins U2-13 U5-13 P4-13)
    )
    (net /D0
      (pins U2-15 U5-15 P4-15)
    )
    (net /D1
      (pins U2-16 U5-16 P4-16)
    )
    (net /D2
      (pins U2-17 U5-17 P4-17)
    )
    (net /D3
      (pins U2-18 U5-18 P4-18)
    )
    (net /D4
      (pins U2-19 U5-19 P4-19)
    )
    (net /D5
      (pins U2-20 U5-20 P4-20)
    )
    (net /D6
      (pins U2-21 U5-21 P4-21)
    )
    (net /D7
      (pins U2-22 U5-22 P4-22)
    )
    (net /POTY
      (pins U2-23 P4-23)
    )
    (net /POTX
      (pins U2-24 P4-24)
    )
    (net VDD
      (pins C7-1 JP1-1 JP4-2 JP4-3 JP5-1 P4-28 U4-1 U6-16 U7-8)
    )
    (net "Net-(P4-Pad1)"
      (pins P4-1)
    )
    (net "Net-(P4-Pad2)"
      (pins P4-2)
    )
    (net "Net-(P4-Pad3)"
      (pins P4-3)
    )
    (net "Net-(P4-Pad4)"
      (pins P4-4)
    )
    (net "Net-(P4-Pad26)"
      (pins P4-26)
    )
    (net "Net-(P4-Pad27)"
      (pins P4-27)
    )
    (net "Net-(C13-Pad1)"
      (pins C13-1 JP8-1 R1-1)
    )
    (net "Net-(C13-Pad2)"
      (pins U2-26 C13-2)
    )
    (net "Net-(C14-Pad1)"
      (pins C14-1 JP9-1 R2-1)
    )
    (net "Net-(C14-Pad2)"
      (pins U5-26 C14-2)
    )
    (net /S1OUT
      (pins U5-27 U6-1 U6-4 U6-12 U6-15)
    )
    (net /S2OUT
      (pins U2-27 U6-2 U6-5 U6-11 U6-14)
    )
    (net /LEFT
      (pins P5-3 C15-1 R4-1)
    )
    (net "Net-(C15-Pad2)"
      (pins C15-2 U7-1 U7-2)
    )
    (net /RIGHT
      (pins P5-2 C16-1 R6-1)
    )
    (net "Net-(C16-Pad2)"
      (pins C16-2 U7-6 U7-7)
    )
    (net /M0
      (pins P2-4 U6-10)
    )
    (net /M1
      (pins P2-5 U6-9)
    )
    (net "Net-(R3-Pad1)"
      (pins R3-1 U7-3)
    )
    (net /LEFT_MIXED
      (pins R3-2 U6-13)
    )
    (net "Net-(R5-Pad1)"
      (pins R5-1 U7-5)
    )
    (net /RIGHT_MIXED
      (pins R5-2 U6-3)
    )
    (class kicad_default "" /+12V /+9V /+9VUNREG /A0 /A1 /A2 /A3 /A4 /A5 /A8
      /CLK /D0 /D1 /D2 /D3 /D4 /D5 /D6 /D7 /IO /LEFT /LEFT_MIXED /M0 /M1 /MS
      /POT2X /POT2Y /POTX /POTY /PS /RIGHT /RIGHT_MIXED /RW /S1OUT /S2OUT
      /~CS /~CS1 /~CS2 /~IO1 /~IO2 /~RES GND "Net-(C1-Pad1)" "Net-(C1-Pad2)"
      "Net-(C10-Pad1)" "Net-(C10-Pad2)" "Net-(C11-Pad1)" "Net-(C11-Pad2)"
      "Net-(C12-Pad1)" "Net-(C13-Pad1)" "Net-(C13-Pad2)" "Net-(C14-Pad1)"
      "Net-(C14-Pad2)" "Net-(C15-Pad2)" "Net-(C16-Pad2)" "Net-(C2-Pad1)" "Net-(C3-Pad1)"
      "Net-(C3-Pad2)" "Net-(C4-Pad1)" "Net-(C6-Pad1)" "Net-(C9-Pad2)" "Net-(JP1-Pad2)"
      "Net-(JP2-Pad2)" "Net-(JP3-Pad2)" "Net-(JP5-Pad2)" "Net-(JP6-Pad2)"
      "Net-(JP7-Pad2)" "Net-(P4-Pad1)" "Net-(P4-Pad2)" "Net-(P4-Pad26)" "Net-(P4-Pad27)"
      "Net-(P4-Pad3)" "Net-(P4-Pad4)" "Net-(R3-Pad1)" "Net-(R5-Pad1)" "Net-(U1-Pad11)"
      "Net-(U1-Pad12)" "Net-(U1-Pad14)" "Net-(U1-Pad18)" "Net-(U1-Pad19)"
      VCC VDD
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
