#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Apr 23 11:22:20 2025
# Process ID: 5700
# Current directory: D:/fpga/digital_twin/platform/digital_twin
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12036 D:\fpga\digital_twin\platform\digital_twin\digital_twin.xpr
# Log file: D:/fpga/digital_twin/platform/digital_twin/vivado.log
# Journal file: D:/fpga/digital_twin/platform/digital_twin\vivado.jou
# Running On: LAPTOP-TNKPRGBT, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 4, Host memory: 16952 MB
#-----------------------------------------------------------
start_gui
open_project D:/fpga/digital_twin/platform/digital_twin/digital_twin.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 1583.941 ; gain = 341.164
update_compile_order -fileset sources_1
synth_design -top top -part xc7k325tffg900-2 -lint 
Command: synth_design -top top -part xc7k325tffg900-2 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20372
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1984.871 ; gain = 400.930
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'pll' [D:/fpga/digital_twin/platform/digital_twin/.Xil/Vivado-5700-LAPTOP-TNKPRGBT/realtime/pll_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pll' (1#1) [D:/fpga/digital_twin/platform/digital_twin/.Xil/Vivado-5700-LAPTOP-TNKPRGBT/realtime/pll_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/uart.sv:22]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter BAUD_RATE bound to: 9600 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/uart.sv:147]
INFO: [Synth 8-6155] done synthesizing module 'uart' (2#1) [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/uart.sv:22]
INFO: [Synth 8-6157] synthesizing module 'twin_controller' [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/twin_controller.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/twin_controller.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'twin_controller' (3#1) [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/twin_controller.sv:23]
INFO: [Synth 8-6157] synthesizing module 'student_top' [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/student_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'display_seg' [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/display_seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7' [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/seg7.sv:23]
INFO: [Synth 8-226] default block is never used [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/seg7.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (4#1) [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/seg7.sv:23]
WARNING: [Synth 8-689] width (5) of port connection 'din' does not match port width (4) of module 'seg7' [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/display_seg.v:66]
WARNING: [Synth 8-689] width (5) of port connection 'din' does not match port width (4) of module 'seg7' [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/display_seg.v:67]
WARNING: [Synth 8-689] width (5) of port connection 'din' does not match port width (4) of module 'seg7' [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/display_seg.v:68]
WARNING: [Synth 8-689] width (5) of port connection 'din' does not match port width (4) of module 'seg7' [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/display_seg.v:69]
INFO: [Synth 8-6155] done synthesizing module 'display_seg' (5#1) [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/display_seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'student_top' (6#1) [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/student_top.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (7#1) [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/top.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2092.973 ; gain = 509.031
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 23 11:22:58 2025
| Host         : LAPTOP-TNKPRGBT running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-5  | 4            | 0        |
| ASSIGN-10 | 2            | 0        |
| INFER-2   | 1            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'digit1' are not set. First unset bit index is 4. 
RTL Name 'digit1', Hierarchy 'display_seg', File 'D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/display_seg.v', Line 34.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'digit2' are not set. First unset bit index is 4. 
RTL Name 'digit2', Hierarchy 'display_seg', File 'D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/display_seg.v', Line 35.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'digit3' are not set. First unset bit index is 4. 
RTL Name 'digit3', Hierarchy 'display_seg', File 'D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/display_seg.v', Line 36.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'digit4' are not set. First unset bit index is 4. 
RTL Name 'digit4', Hierarchy 'display_seg', File 'D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/display_seg.v', Line 37.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'virtual_key' are not read. First unused bit index is 4. 
RTL Name 'virtual_key', Hierarchy 'student_top', File 'D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/student_top.sv', Line 31.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'rst_n' are not read. First unused bit index is 0. 
RTL Name 'rst_n', Hierarchy 'top', File 'D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/top.sv', Line 26.
WARNING: [Synth 37-75] [INFER-2]Case statement items not fully specified and does not have a default item. 
Hierarchy 'twin_controller', File 'D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/twin_controller.sv', Line 64.
INFO: [Synth 37-85] Total of 7 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2092.973 ; gain = 509.031
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2092.973 ; gain = 509.031
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\student_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\twin_controller.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\display_seg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\student_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\twin_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\display_seg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\student_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\twin_controller.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\display_seg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\student_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\twin_controller.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\display_seg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\student_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\twin_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\display_seg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\student_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\twin_controller.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\display_seg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\student_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\twin_controller.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\student_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\twin_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\student_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\twin_controller.sv:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\student_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\twin_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\student_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\twin_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\student_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\twin_controller.sv:]
ERROR: [Common 17-180] Spawn failed: No error
add_files -norecurse -scan_for_includes D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/display_seg.sv
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\student_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\twin_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\student_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\twin_controller.sv:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\student_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\twin_controller.sv:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/utils_1/imports/synth_1/top.dcp with file D:/fpga/digital_twin/platform/digital_twin/digital_twin.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/ip/pll_1/pll.xci' is already up-to-date
[Wed Apr 23 11:28:19 2025] Launched synth_1...
Run output will be captured here: D:/fpga/digital_twin/platform/digital_twin/digital_twin.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\student_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\twin_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\display_seg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\student_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\twin_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\display_seg.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\top.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\student_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\twin_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\fpga\digital_twin\platform\digital_twin\digital_twin.srcs\sources_1\new\display_seg.sv:]
synth_design -top top -part xc7k325tffg900-2 -lint 
Command: synth_design -top top -part xc7k325tffg900-2 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2092.973 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'pll' [D:/fpga/digital_twin/platform/digital_twin/.Xil/Vivado-5700-LAPTOP-TNKPRGBT/realtime/pll_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pll' (1#1) [D:/fpga/digital_twin/platform/digital_twin/.Xil/Vivado-5700-LAPTOP-TNKPRGBT/realtime/pll_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/uart.sv:22]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter BAUD_RATE bound to: 9600 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/uart.sv:147]
INFO: [Synth 8-6155] done synthesizing module 'uart' (2#1) [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/uart.sv:22]
INFO: [Synth 8-6157] synthesizing module 'twin_controller' [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/twin_controller.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'twin_controller' (3#1) [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/twin_controller.sv:23]
INFO: [Synth 8-6157] synthesizing module 'student_top' [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/student_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'display_seg' [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/display_seg.sv:23]
INFO: [Synth 8-6157] synthesizing module 'seg7' [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/seg7.sv:23]
INFO: [Synth 8-226] default block is never used [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/seg7.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (4#1) [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/seg7.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'display_seg' (5#1) [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/display_seg.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'student_top' (6#1) [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/student_top.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (7#1) [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/top.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2129.238 ; gain = 36.266
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 23 11:28:33 2025
| Host         : LAPTOP-TNKPRGBT running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-10 | 1            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'virtual_key' are not read. First unused bit index is 4. 
RTL Name 'virtual_key', Hierarchy 'student_top', File 'D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/student_top.sv', Line 31.
INFO: [Synth 37-85] Total of 1 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2129.238 ; gain = 36.266
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2129.238 ; gain = 36.266
synth_design -top top -part xc7k325tffg900-2 -lint 
Command: synth_design -top top -part xc7k325tffg900-2 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2146.832 ; gain = 17.594
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'pll' [D:/fpga/digital_twin/platform/digital_twin/.Xil/Vivado-5700-LAPTOP-TNKPRGBT/realtime/pll_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pll' (1#1) [D:/fpga/digital_twin/platform/digital_twin/.Xil/Vivado-5700-LAPTOP-TNKPRGBT/realtime/pll_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/uart.sv:22]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter BAUD_RATE bound to: 9600 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/uart.sv:147]
INFO: [Synth 8-6155] done synthesizing module 'uart' (2#1) [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/uart.sv:22]
INFO: [Synth 8-6157] synthesizing module 'twin_controller' [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/twin_controller.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'twin_controller' (3#1) [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/twin_controller.sv:23]
INFO: [Synth 8-6157] synthesizing module 'student_top' [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/student_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'display_seg' [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/display_seg.sv:23]
INFO: [Synth 8-6157] synthesizing module 'seg7' [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/seg7.sv:23]
INFO: [Synth 8-226] default block is never used [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/seg7.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (4#1) [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/seg7.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'display_seg' (5#1) [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/display_seg.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'student_top' (6#1) [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/student_top.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (7#1) [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/top.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2146.832 ; gain = 17.594
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 23 12:02:51 2025
| Host         : LAPTOP-TNKPRGBT running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-10 | 1            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'virtual_key' are not read. First unused bit index is 4. 
RTL Name 'virtual_key', Hierarchy 'student_top', File 'D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/student_top.sv', Line 31.
INFO: [Synth 37-85] Total of 1 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2146.832 ; gain = 17.594
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2146.832 ; gain = 17.594
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 23 12:03:01 2025...
