{"vcs1":{"timestamp_begin":1739961555.660627604, "rt":3.77, "ut":3.54, "st":0.17}}
{"vcselab":{"timestamp_begin":1739961559.504965959, "rt":0.25, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739961559.811377315, "rt":0.23, "ut":0.13, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739961555.369883455}
{"VCS_COMP_START_TIME": 1739961555.369883455}
{"VCS_COMP_END_TIME": 1739961560.111791713}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287984}}
{"vcselab": {"peak_mem": 150356}}
