{"2055048918": {"Year": 1983, "Title": "Hierarchical function distribution - a design principle for advanced multicomputer architectures", "References": [103482838]}, "2121270271": {"Year": 2010, "Title": "Elastic cooperative caching: an autonomous dynamically adaptive memory hierarchy for chip multiprocessors", "References": [1136691831, 1134494671, 59697426, 59697426, 1134494671, 60379886, 178916657, 60379886, 1185109434]}, "2160579481": {"Year": 1978, "Title": "A hardware architecture for controlling information flow", "References": [103482838]}, "2154558311": {"Year": 1991, "Title": "Instruction level profiling and evaluation of the IBM RS/6000", "References": [60379886]}, "2162773908": {"Year": 1997, "Title": "Prefetching using Markov predictors", "References": [148324379, 60379886, 60379886, 59697426, 59697426, 60379886]}, "2080734931": {"Year": 1992, "Title": "Synthesis of Application-Specific Heterogeneous Multiprocessor Systems", "References": []}, "163524664": {"Year": 2003, "Title": "Suporting network algorithms with a pipelined architecture", "References": []}, "2067523571": {"Year": 2015, "Title": "ShiDianNao: shifting vision processing closer to the sensor", "References": [1180662882, 1158167855, 55818814, 1126329156, 154644082, 60379886, 1203999783, 2623670486, 59697426, 144771191, 2623819433, 60379886, 1158833223]}, "2112318865": {"Year": 1991, "Title": "The SNAP-1 parallel AI prototype", "References": [1195800536, 157146593, 195663827]}, "2112605786": {"Year": 2005, "Title": "Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors", "References": [60379886, 1126329156]}, "1482147200": {"Year": 2013, "Title": "Proceedings of the 40th Annual International Symposium on Computer Architecture", "References": []}, "2608520624": {"Year": 2013, "Title": "Proceedings of Interspeech 2013", "References": []}, "2162385899": {"Year": 2014, "Title": "Aladdin: a Pre-RTL, power-performance accelerator simulator enabling large design space exploration of customized architectures", "References": [59697426, 1134494671, 60379886, 2755670233, 60379886, 60379886, 1178330879, 59697426, 41449414, 60379886, 59697426]}, "2062887663": {"Year": 1977, "Title": "A multi-microprocessor implementation of a general purpose pipelined CPU", "References": [60379886, 157670870]}, "2154790323": {"Year": 1982, "Title": "Decoupled access/execute computer architectures", "References": [1155899826, 157670870, 106390105]}, "2108287198": {"Year": 2002, "Title": "Usability Issues and Methods for Mobile Multimodal Systems", "References": [2626020790, 10169007, 106296714, 2481449237]}, "2118703320": {"Year": 2009, "Title": "Scaling the bandwidth wall: challenges in and avenues for CMP scaling", "References": [1126329156, 106390105, 60379886, 59697426, 1134494671, 1203869711]}, "1983934981": {"Year": 1981, "Title": "Design considerations for a processing server", "References": []}, "2049504176": {"Year": 2015, "Title": "Flexible auto-refresh: enabling scalable and energy-efficient DRAM refresh reductions", "References": [148324379, 1126329156, 60379886, 59697426, 17643076]}, "1991010395": {"Year": 2007, "Title": "Matrix scheduler reloaded", "References": [60379886, 59697426]}, "2130132394": {"Year": 1975, "Title": "Hardware-software interactions in SYMBOL-2R's operating system", "References": []}, "2117918782": {"Year": 1986, "Title": "Multiprocessor cache synchronization: issues, innovations, evolution", "References": [60379886, 193109227, 103482838, 1155899826, 54901669, 60379886, 157670870, 157670870, 60379886, 60379886]}, "2152795747": {"Year": 2008, "Title": "DeLorean: Recording and Deterministically Replaying Shared-Memory Multiprocessor Execution Ef?ciently", "References": [60379886, 60379886, 148324379]}, "2100272538": {"Year": 2012, "Title": "Reducing memory reference energy with opportunistic virtual caching", "References": [59697426, 148324379, 105046310, 60379886, 157670870]}, "2081366970": {"Year": 1975, "Title": "An educational laboratory in contemporary digital design", "References": []}, "2144867138": {"Year": 2015, "Title": "Towards sustainable in-situ server systems in the big data era", "References": [1158363782, 60379886, 1181938614, 2757646439, 2626326608, 29875816, 60379886, 60379886, 2760060527]}, "2153204735": {"Year": 2006, "Title": "Ensemble-level Power Management for Dense Blade Servers", "References": [50071195, 59697426, 1126329156, 2623115447]}, "2083857896": {"Year": 1981, "Title": "An array processor for petroleum exploration", "References": []}, "1975965566": {"Year": 2011, "Title": "The role of optics in future high radix switch design", "References": [2606469623, 1183230087, 2735779883, 1159443246, 59697426, 83637746, 60379886, 178776955, 1137827009]}, "1583761289": {"Year": 2005, "Title": "BugNet: Continuously Recording Program Execution for Deterministic Replay Debugging", "References": []}, "2139399616": {"Year": 2001, "Title": "NanoFabrics: spatial computing using molecular electronics", "References": [105243760, 60379886, 137773608, 60379886, 3880285, 3880285]}, "2012869620": {"Year": 1981, "Title": "A multiple processor data flow machine that supports generalized procedures", "References": []}, "2139737852": {"Year": 1992, "Title": "An analysis of loop latency in dataflow execution", "References": [1186985151, 60379886]}, "2119341824": {"Year": 1989, "Title": "SIMP (single Instruction Stream/multiple Instruction Pipelining): A Novel High-speed Single-processor Architecture", "References": [157670870, 148324379]}, "2050289576": {"Year": 1976, "Title": "A course in computer structures", "References": [2758340722, 148324379, 103482838, 157670870]}, "2144620953": {"Year": 1988, "Title": "Deadlock avoidance for systolic communication", "References": []}, "2038454316": {"Year": 1986, "Title": "Memory requirements for balanced computer architectures", "References": [2764967264, 1121227772, 1197111096]}, "2144430894": {"Year": 1990, "Title": "Monsoon: an explicit token-store architecture", "References": [181974911]}, "1984229514": {"Year": 1976, "Title": "System design of a grammar-programmable high-level language machine", "References": []}, "2113422327": {"Year": 1989, "Title": "A Three-port / Three-access Register File For Concurrent Processsing And I/O Communication In A Risc-like Graphics Engine", "References": []}, "2107072075": {"Year": 1994, "Title": "Measurement-based characterization of global memory and network contention, operating system and parallelisation overheads: case study on a shared-memory multiprocessor", "References": [6725529, 193109227, 157670870]}, "2055578361": {"Year": 1981, "Title": "IBM System/38 support for capability-based addressing", "References": []}, "1963529871": {"Year": 1995, "Title": "Optimization of instruction fetch mechanisms for high issue rates", "References": [193109227, 60379886, 54901669]}, "1964950444": {"Year": 1982, "Title": "Towards a family of languages for the design and implementation of machine architectures", "References": []}, "2243529153": {"Year": 2015, "Title": "Integrating Functional Mock-up units into a formal heterogeneous system modeling framework", "References": [68686220, 1190953609]}, "2098290747": {"Year": 2015, "Title": "Flexible software profiling of GPU architectures", "References": [59697426, 137030581, 1203869711, 148324379, 59697426, 54901669, 1203869711, 60379886]}, "2128775439": {"Year": 2010, "Title": "Congestion-aware Network-on-Chip router architecture", "References": [1183230087, 2622833876, 1181194180]}, "2000520308": {"Year": 1976, "Title": "Architectural support for system protection (Recent Results)", "References": []}, "2001351461": {"Year": 1995, "Title": "Skewed associativity enhances performance predictability", "References": [2754330098, 2606469623]}, "1963560066": {"Year": 2009, "Title": "Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors", "References": [1120728542, 60379886, 60379886, 60379886, 1126329156, 1191753779, 1126329156]}, "2126883658": {"Year": 2008, "Title": "Microcoded Architectures for Ion-Tap Quantum Computers", "References": [24807848, 60379886, 137773608, 137773608, 2595199528, 68896684, 2595199528, 2595199528, 164566984]}, "2147943147": {"Year": 2004, "Title": "Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance", "References": [1126329156, 60379886, 97130795]}, "2032646903": {"Year": 1978, "Title": "Study of multistage SIMD interconnection networks", "References": [157670870, 68686220]}, "2165434688": {"Year": 1988, "Title": "Traffic analysis of rectangular SW-banyan networks", "References": [2626428507, 157670870]}, "2164490311": {"Year": 1998, "Title": "Dynamic IPC/clock rate optimization", "References": [1150919317, 59697426, 83637746, 59697426]}, "2108117840": {"Year": 2000, "Title": "A fully associative software-managed cache design", "References": [148324379, 1126329156, 50071195, 2534597628]}, "2088104192": {"Year": 1980, "Title": "A multi-processor reduction machine for user-defined reduction languages.", "References": [2755927266, 60379886, 178916657, 1131341566, 60379886]}, "2126332388": {"Year": 1986, "Title": "The architecture and preliminary evaluation results of the experimental parallel inference machine PIM-D", "References": []}, "2163015996": {"Year": 2012, "Title": "A first-order mechanistic model for architectural vulnerability factor", "References": [60379886, 193109227, 60379886, 59697426, 1187160151, 60379886, 128536549, 60379886, 60379886, 1126329156, 60379886]}, "2063651020": {"Year": 1977, "Title": "Message communication protocol and operating system design for the Distributed Loop Computer Network (DLCN)", "References": [1152462849]}, "2625110865": {"Year": 2017, "Title": "EDDIE: EM-Based Detection of Deviations in Program Execution", "References": [20257531, 1163618098, 63392143, 1153524033, 2595770078, 163644703, 1187904452, 1163618098, 59697426, 1127098075, 106296714, 1144185841, 1198471430, 106296714, 157670870, 1127098075, 12529635]}, "2040157003": {"Year": 1985, "Title": "Performance prediction tools for Cedar: a multiprocessor supercomputer", "References": [157921468]}, "147398252": {"Year": 1978, "Title": "Storage Concepts in a Software-Reliabiltiy.", "References": []}, "2105934584": {"Year": 1986, "Title": "Warp architecture and implementation", "References": [148324379, 1163902177]}, "2011443263": {"Year": 2011, "Title": "Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs", "References": [1178330879, 1126329156, 1128132410, 83637746, 59697426, 1126329156]}, "2142033140": {"Year": 2000, "Title": "Reconfigurable caches and their application to media processing", "References": [60379886, 60379886]}, "2126331314": {"Year": 2007, "Title": "Late-binding: enabling unordered load-store queues", "References": [59697426, 59697426, 1126329156]}, "2107732652": {"Year": 2010, "Title": "Shared caches in multicores: the good, the bad, and the ugly", "References": []}, "2102449048": {"Year": 2009, "Title": "Architecting phase change memory as a scalable dram alternative", "References": [1128043032, 1183230087, 59697426]}, "2105605502": {"Year": 1992, "Title": "Evaluation of the WM architecture", "References": [60379886, 60379886, 102439543]}, "2144857621": {"Year": 2010, "Title": "Web search using mobile cores: quantifying and mitigating the price of efficiency", "References": [66124381, 1183230087]}, "2119565088": {"Year": 2009, "Title": "Firefly: illuminating future network-on-chip with nanophotonics", "References": [2623597369, 2307745, 1187904452, 1183230087, 149016011, 63392143, 1203869711, 1186985151, 1186985151, 178776955, 1159443246]}, "2006312753": {"Year": 2011, "Title": "Dark silicon and the end of multicore scaling", "References": [1137823534, 83637746, 59697426]}, "2043319140": {"Year": 1985, "Title": "Architecture of the Symbolics 3600", "References": []}, "2021022099": {"Year": 1976, "Title": "The minerva multi-microprocessor", "References": [68686220]}, "2025304002": {"Year": 2004, "Title": "A study of performance impact of memory controller features in multi-processor server environment", "References": [2623819433, 60379886]}, "2509091023": {"Year": 2016, "Title": "ActivePointers: a case for software address translation on GPUs", "References": [2759014264, 193109227, 1134494671, 199944782, 1126329156]}, "1993563260": {"Year": 1987, "Title": "Multiprocessor cache design considerations", "References": [1155899826, 1131341566, 60379886]}, "2055164866": {"Year": 2012, "Title": "A high performance, race eliminated, two phase nonoverlapping clocked All-N-Logic for both strong and subthreshold designs", "References": [1192710900, 83637746]}, "2099776949": {"Year": 2008, "Title": "Counting Dependence Predictors", "References": [193109227, 59697426, 59697426, 1126329156, 59697426]}, "2031421794": {"Year": 1975, "Title": "SPEAC: special purpose electronic area correlator", "References": [60379886]}, "2092573896": {"Year": 1988, "Title": "Extra Group Network: a cost-effective fault-tolerant multistage interconnection network", "References": [157670870, 60379886, 157670870]}, "1564073709": {"Year": 2006, "Title": "Guidelines for SIGARCH Sponsored Conferences", "References": []}, "2006140423": {"Year": 1998, "Title": "Switcherland: a QoS communication architecture for workstation clusters", "References": [106390105, 59697426]}, "2032434738": {"Year": 2004, "Title": "A case for multi-level main memory", "References": [112676551]}, "2168014130": {"Year": 1998, "Title": "Design choices in the SHRIMP system: an empirical study", "References": [60379886, 66039016, 1126329156, 148324379, 2606469623, 97130795, 130014885, 1155899826, 1155899826]}, "2011600221": {"Year": 1978, "Title": "Storage concepts in a software-reliability-directed computer architecture", "References": [157921468, 103482838]}, "2074812550": {"Year": 2013, "Title": "Triggered instructions: a control paradigm for spatially-programmed architectures", "References": [178916657, 193995496, 60379886, 1126329156, 1189675953, 59697426, 60379886, 193109227, 37538908]}, "2125445874": {"Year": 2007, "Title": "An effective hybrid transactional memory system with strong isolation guarantees", "References": [148324379, 103482838, 1126329156, 60379886, 148324379, 1147236337]}, "2515988814": {"Year": 2016, "Title": "Energy efficient data encoding in DRAM channels exploiting data value similarity", "References": [59697426, 1186985151, 1120728542, 1134494671, 37538908, 1128953550, 105046310, 1128132410, 1120728542, 1178330879, 37538908]}, "2119296805": {"Year": 2012, "Title": "The dynamic granularity memory system", "References": [1186985151, 60379886, 182003359, 1176176731, 59697426, 60379886, 1126329156, 47508943]}, "2108290909": {"Year": 2002, "Title": "Difficult-path branch prediction using subordinate microthreads", "References": [59697426, 59697426, 1126329156, 60379886, 59697426, 60379886]}, "1490705867": {"Year": 2003, "Title": "The Case for Microarchitectural Aware-ness of Lifetime Reliability", "References": []}, "2061676489": {"Year": 1973, "Title": "Design of fault-tolerant associative processors", "References": [2755927266, 2626428507]}, "2158493028": {"Year": 1993, "Title": "Architectural support for translation table management in large address space machines", "References": [2754362366, 193109227, 60379886]}, "2148435977": {"Year": 1997, "Title": "Coherence controller architectures for SMP-based CC-NUMA multiprocessors", "References": [60379886, 178916657, 60379886, 60379886, 60379886]}, "2010558407": {"Year": 2013, "Title": "Design and Implementation of Push Notification System Based on the MQTT Protocol", "References": [2764613313]}, "2050144414": {"Year": 1988, "Title": "The architecture of a Linda coprocessor", "References": [60379886, 90422530, 60379886, 1160032607]}, "2146787860": {"Year": 2006, "Title": "Quantum Memory Hierarchies: Efficient Designs to Match Available Parallelism in Quantum Computing", "References": [105243760, 156919612, 137773608, 59628528, 24807848, 137773608, 41034432, 99517592, 164566984, 41034432, 59697426, 164566984, 164566984, 164566984, 73260565, 2595199528, 96198239]}, "2015787070": {"Year": 1986, "Title": "Implementation and evaluation of a list-processing-oriented data flow machine", "References": [58208175, 60379886, 60379886, 60379886, 2626428507]}, "2142780119": {"Year": 1992, "Title": "A class of prefetch schemes for on-chip data caches", "References": []}, "2066103119": {"Year": 1980, "Title": "The Intel\u00ae8087 numeric data processor", "References": [2755927266, 157670870, 166129268]}, "2133729606": {"Year": 2014, "Title": "SCORPIO: a 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering", "References": [59697426, 106296714, 60379886, 1126329156, 59697426, 59697426, 59697426, 1186985151, 59697426, 59697426]}, "2099336824": {"Year": 2004, "Title": "Power Awareness through Selective Dynamically Optimized Traces", "References": [60379886, 60379886, 1131341566, 157670870]}, "2098722245": {"Year": 1992, "Title": "Performance Optimization of Pipelined Primary Caches", "References": [83637746]}, "2043135347": {"Year": 2013, "Title": "The locality-aware adaptive cache coherence protocol", "References": [59697426, 1134494671, 59697426, 59697426]}, "2062156914": {"Year": 1984, "Title": "The design and implementation of a VLSI chess move generator", "References": []}, "2101193087": {"Year": 2010, "Title": "Re-architecting DRAM memory systems with monolithically integrated silicon photonics", "References": [1183230087, 59697426, 34343017, 1126463254, 73404582, 2623670637, 83637746, 60379886, 59697426, 60379886, 134390580, 1126463254, 83637746, 2623670637]}, "2092740596": {"Year": 1980, "Title": "A high level multi-lingual multiprocessor KMP/II", "References": []}, "2514064736": {"Year": 2016, "Title": "Agile paging: exceeding the best of nested and shadow paging", "References": [2534597628, 60379886, 148324379, 178916657, 1126329156, 1126329156, 60379886, 60379886, 2534597628, 26056741, 59697426, 2623113034]}, "2052050576": {"Year": 1987, "Title": "A modular systolic architecture for image convolutions", "References": [60379886]}, "2110043539": {"Year": 2007, "Title": "Performance and security lessons learned from virtualizing the alpha processor", "References": [60379886, 1195398546, 106390105, 81742775, 60379886, 68686220]}, "2027683709": {"Year": 1985, "Title": "Parallel processing as a language design problem", "References": []}, "2037067438": {"Year": 1980, "Title": "Hardware-measurements of storage access conflicts in the processor array EGPA(1)", "References": []}, "2132071463": {"Year": 2010, "Title": "ISAMAP: instruction mapping driven by dynamic binary translation", "References": [2534597628, 1129667634, 185931187, 1129667634, 148521650]}, "1994655650": {"Year": 1973, "Title": "A varistructured fail-soft cellular computer", "References": [2626428507]}, "2164393230": {"Year": 1992, "Title": "The Expandable Split Window Paradigm for Exploiting Fine-grain Parallelism", "References": [60379886, 157670870, 1131341566, 60379886]}, "1523840076": {"Year": 1989, "Title": "Long Address Traces from RISC Machines: Generation and Analysis", "References": [4502562, 148324379, 173256270]}, "2090972379": {"Year": 2013, "Title": "Design of video acquisition identification system based on Zynq-7000 Soc Platform", "References": []}, "2007622080": {"Year": 2013, "Title": "Modeling for Vibrio fischeri quorum sensing phenomenon based on Multicompartmental Gillespie algorithm", "References": [148709879, 82779230]}, "2025843251": {"Year": 1988, "Title": "Destination tag routing techniques based on a state model for the IADM network", "References": [157670870, 157670870, 157670870, 1155899826, 1131341566, 157146593, 157670870, 157670870, 157146593]}, "2164438075": {"Year": 1989, "Title": "A High Performance Prolog Processor With Multiple Function Units", "References": [1201110412, 106390105]}, "2161113797": {"Year": 1979, "Title": "Experimental Polyprocessor System (EPOS)\u2014architecture", "References": [157921468]}, "1994432033": {"Year": 1978, "Title": "Reliable synchronization of redundant systems", "References": []}, "2112768159": {"Year": 2010, "Title": "Use ECP, not ECC, for hard failures in resistive memories", "References": [2624381848, 60379886, 106390105, 59697426, 83637746]}, "2095219408": {"Year": 2015, "Title": "COP: to compress and protect main memory", "References": [1126329156, 1153382799, 1134494671, 1165622107]}, "2166639949": {"Year": 1990, "Title": "Boosting beyond static scheduling in a superscalar processor", "References": [1186985151, 60379886, 148324379, 106390105, 178916657]}, "2009359669": {"Year": 1998, "Title": "Retrospective: lockup-free instruction fetch/prefetch cache organization", "References": []}, "50586377": {"Year": 1998, "Title": "A Common Workload Interface for the Performance Prediction of High Performance Systems", "References": []}, "2050655649": {"Year": 1985, "Title": "An object oriented architecture", "References": [103482838, 1160032607, 60379886, 60379886, 148324379]}, "2137081678": {"Year": 1995, "Title": "A comparison of full and partial predicated execution support for ILP processors", "References": [1131341566, 59697426, 60379886, 32326811, 59697426]}, "2149213121": {"Year": 1978, "Title": "Intelligent magnetic bubble memories", "References": [106390105, 78926909, 50523690]}, "2136884213": {"Year": 2003, "Title": "Parallelism in the front-end", "References": [59697426, 1155899826, 59697426, 59697426, 59697426, 59697426, 1134494671]}, "1997174007": {"Year": 1982, "Title": "Asynchronous and clocked control structures for VLSI based interconnection networks", "References": [60379886, 60379886, 1131341566, 157670870]}, "2098279176": {"Year": 1992, "Title": "Planar-adaptive routing: low-cost adaptive networks for multiprocessors", "References": [2755509037, 157670870, 103482838]}, "2085046448": {"Year": 1979, "Title": "A new approach to an adaptive computer\u2014an automatic recovery mechanism to prevent the occurrence of subtract errors", "References": [2755927266]}, "1530275241": {"Year": 2009, "Title": "Proceedings of the 36th annual international symposium on Computer architecture", "References": []}, "1995287338": {"Year": 2015, "Title": "BEAR: techniques for mitigating bandwidth bloat in gigascale DRAM caches", "References": [1180629300, 59697426, 1126329156, 59697426, 60379886]}, "2112934795": {"Year": 1988, "Title": "IMPULSE: a high performance processing unit for multiprocessors for scientific calculation", "References": [178916657]}, "2117926133": {"Year": 1976, "Title": "Computer structures: what have we learned from the PDP-11?", "References": []}, "2625200202": {"Year": 2017, "Title": "MCM-GPU: Multi-Chip-Module GPUs for Continued Performance Scalability", "References": [60379886, 106148199, 1134494671, 1191753779]}, "2075691203": {"Year": 1996, "Title": "Rotating Combined Queueing (RCQ): Bandwidth and Latency Guarantees in Low-Cost, High-Performance Networks", "References": [97130795, 196647941, 66039016, 193109227, 103482838, 62238642]}, "146641889": {"Year": 1979, "Title": "Simulation Experiments on a Tree Organized Minicomputer.", "References": []}, "2509155796": {"Year": 2016, "Title": "Decoupling loads for nano-instruction set computers", "References": [81742775, 193109227, 1129667634, 193109227, 60379886]}, "2105945277": {"Year": 2004, "Title": "TSOtool: A Program for Verifying Memory Systems Using the Memory Consistency Model", "References": [1134494671, 1159477486, 178916657, 130014885, 106390105, 1159477486]}, "2103065543": {"Year": 1997, "Title": "Exploiting instruction level parallelism in processors by caching scheduled groups", "References": [148324379, 157670870, 59697426, 1134494671, 59697426]}, "2152644030": {"Year": 2012, "Title": "Branch regulation: low-overhead protection from code reuse attacks", "References": [1176176731, 166774750, 60379886, 2537594308, 60379886, 1198471430]}, "1973828990": {"Year": 1980, "Title": "A concept for test and reconfiguration of a fault-tolerant VLSI processor system", "References": [157670870, 68686220]}, "2119786518": {"Year": 1997, "Title": "Dynamic speculation and synchronization of data dependences", "References": [2754362366, 41449414, 2764874868, 157670870]}, "2136928470": {"Year": 2004, "Title": "A Formal Approach to Frequent Energy Adaptations for Multimedia Applications", "References": [178916657, 2764364775, 148324379]}, "2783765844": {"Year": 2017, "Title": "Exploration of ring oscillator based temperature sensors network accuracy on FPGA", "References": []}, "2130570838": {"Year": 2001, "Title": "Code layout optimizations for transaction processing workloads", "References": [1126329156, 148324379, 60379886, 60379886, 103482838, 148324379, 60379886, 112676551, 60379886]}, "2107509741": {"Year": 1997, "Title": "Data prefetching on the HP PA-8000", "References": [122199241, 1134494671, 148324379]}, "2165803716": {"Year": 2014, "Title": "Replay debugging: leveraging record and replay for program debugging", "References": [2534597628, 1171178643, 50071195, 148324379, 1192165265, 2534597628, 60379886, 1171178643, 60379886]}, "1963998358": {"Year": 2013, "Title": "Reducing memory access latency with asymmetric DRAM bank organizations", "References": [1183230087, 60379886, 148324379, 157670870, 148324379, 60379886, 59697426]}, "2050985050": {"Year": 1991, "Title": "Modeling and measurement of the impact of input/output on system performance", "References": [60379886]}, "2120518487": {"Year": 2000, "Title": "Architectural support for scalable speculative parallelization in shared-memory multiprocessors", "References": [1126329156, 50071195, 1126329156, 1180629300, 178916657, 59697426]}, "2141443190": {"Year": 1998, "Title": "Active pages: a computation model for intelligent memory", "References": [178916657, 60379886, 59697426, 44643521, 1191474766, 1171922823]}, "2014138754": {"Year": 2015, "Title": "Accelerating asynchronous programs through event sneak peek", "References": [60379886, 60379886, 60379886, 157670870, 60379886, 59697426, 1185109434, 1176176731, 59697426]}, "2125273832": {"Year": 2014, "Title": "Unifying on-chip and inter-node switching within the Anton 2 network", "References": [59697426, 59697426, 17643076]}, "1984364157": {"Year": 1985, "Title": "The GF11 supercomputer", "References": []}, "2135183949": {"Year": 2001, "Title": "Power and energy reduction via pipeline balancing", "References": [1174091362, 59697426, 1187904452, 60379886]}, "2033508089": {"Year": 1986, "Title": "Software-controlled caches in the VMP multiprocessor", "References": [193109227, 6725529]}, "1980742688": {"Year": 1998, "Title": "Declustered disk array architectures with optimal and near-optimal parallelism", "References": [157670870, 54901669, 60379886, 60379886, 148324379]}, "2626823825": {"Year": 2017, "Title": "Do-It-Yourself Virtual Memory Translation", "References": [148324379, 60379886, 1126329156, 60379886, 60379886]}, "2035476045": {"Year": 1983, "Title": "A user-microprogrammable, local host computer with low-level parallelism", "References": [2755927266]}, "2513554817": {"Year": 2016, "Title": "Minerva: enabling low-power, highly-accurate deep neural network accelerators", "References": [25538012, 1135705775, 2597365278, 1183230087, 1150099070, 1161424158, 83637746, 123019304, 1127325140, 1127325140]}, "41620110": {"Year": 2000, "Title": "A Speech Synthesis System with Emotion for Assisting Communication", "References": []}, "2048719401": {"Year": 2015, "Title": "FaultHound: value-locality-based soft-fault tolerance", "References": [1187160151, 60379886, 1187160151, 60379886, 60379886, 60379886, 148324379, 59697426, 60379886]}, "2012252449": {"Year": 2004, "Title": "The Vector-Thread Architecture", "References": [59697426]}, "2145530824": {"Year": 2006, "Title": "The Future of Virtualization Technology", "References": []}, "2107067595": {"Year": 1992, "Title": "Comparison of sparing alternatives for disk arrays", "References": [2754362366, 78926909]}, "1992058832": {"Year": 1973, "Title": "Review of the workshop on computer architecture education", "References": []}, "2137380783": {"Year": 1975, "Title": "A preliminary architecture for a basic data-flow processor", "References": [77200987]}, "1988305008": {"Year": 2012, "Title": "Two phase nonoverlapping clocked All-N-Logic in subthreshold region with 49fJ power delay product", "References": [150996103, 19681352, 37538908, 1120728542, 83637746, 81291924, 1120728542]}, "1970358999": {"Year": 2011, "Title": "FlexBulk: intelligently forming atomic blocks in blocked-execution multiprocessors to minimize squashes", "References": [60379886, 59697426, 1126329156, 148324379, 60379886, 60379886, 60379886]}, "2535923338": {"Year": 2016, "Title": "Proceedings of the 43rd International Symposium on Computer Architecture", "References": []}, "2005236856": {"Year": 2013, "Title": "Improved performance and resource usage of FPGA using resource-aware design; the case of a decimal array multiplier", "References": [1197111096, 2623229432]}, "2109915751": {"Year": 2003, "Title": "Guided region prefetching: a cooperative hardware/software approach", "References": [148324379, 1131341566, 59697426, 60379886, 1126329156, 59697426, 1126329156, 148324379, 1155899826, 148324379, 60379886, 1174091362, 157670870, 50071195, 1186985151, 1136691831, 1155899826, 60379886]}, "2135393827": {"Year": 2009, "Title": "A durable and energy efficient main memory using phase change memory technology", "References": [106390105, 60379886, 2623583991, 1187904452, 59697426]}, "2097572763": {"Year": 2012, "Title": "Can traditional programming bridge the Ninja performance gap for parallel computing applications", "References": [6725529, 1134494671, 133335107, 1187904452, 148324379, 148324379, 1134494671, 68686220, 34995574, 59697426, 1129667634, 2756328140, 1164321581, 157146593, 1175089206]}, "2020733012": {"Year": 2013, "Title": "Efficient virtual memory for big memory servers", "References": [2534597628, 60379886, 60379886, 60379886, 148324379, 60379886]}, "191948085": {"Year": 1982, "Title": "Proceedings of the 9th annual symposium on Computer Architecture", "References": []}, "2093043622": {"Year": 2013, "Title": "GPUWattch: enabling energy optimizations in GPGPUs", "References": [2760060527, 60379886, 1134494671, 1153382799, 1126329156, 1126329156, 1134494671, 1203869711, 83637746, 60379886, 1153382799, 59697426, 59697426]}, "2155936102": {"Year": 1988, "Title": "Priority-driven, preemptive I/O controllers for real-time systems", "References": []}, "2790318245": {"Year": 2017, "Title": "High speed, low power and approximated current mode XOR in secure image applications based on CNT", "References": []}, "2138529599": {"Year": 1997, "Title": "Hardware fault containment in scalable shared-memory multiprocessors", "References": [60379886, 60379886, 59697426, 178916657, 103482838, 62427620, 1126463254]}, "2086112773": {"Year": 2015, "Title": "PIM-enabled instructions: a low-overhead, locality-aware processing-in-memory architecture", "References": [1129667634, 60379886, 178916657, 1186985151, 148324379, 60379886, 2623089141, 1126329156, 3084184, 60379886, 59697426, 60379886, 60379886, 60379886, 157670870, 1134494671, 2755670233, 60379886, 1155899826, 60379886, 1178330879, 18360026, 1134494671, 1176176731]}, "2126696437": {"Year": 2005, "Title": "Rescue: A Microarchitecture for Testability and Defect Tolerance", "References": [1186985151, 3880285, 60379886, 1170566876, 1137823534, 83637746, 14676311, 1186985151, 178916657]}, "2028126050": {"Year": 1984, "Title": "Fault-secure algorithms for multiple-processor systems", "References": [141020589, 2758340722, 59933527, 2626428507, 37538908, 103482838]}, "2073642177": {"Year": 1978, "Title": "Performance of memory configurations for parallel-pipelined computers", "References": [157670870, 2626428507, 103482838]}, "2119922166": {"Year": 1993, "Title": "A comparison of adaptive wormhole routing algorithms", "References": [97130795, 157670870, 1200222865, 68686220, 157670870, 63392143, 2755546534, 97130795, 157670870, 60379886, 60379886, 60379886]}, "1980364632": {"Year": 2011, "Title": "SRAM-DRAM hybrid memory with applications to efficient register files in fine-grained multi-threading", "References": [1176176731, 1183230087]}, "2059051427": {"Year": 1979, "Title": "Processor-memory interconnections for multiprocessors", "References": [1131341566, 157670870, 157670870, 102439543]}, "2153634284": {"Year": 1988, "Title": "Cache performance of vector processors", "References": [103482838, 157670870, 157670870, 157921468]}, "2128060503": {"Year": 2002, "Title": "Timekeeping in the memory system: predicting and optimizing memory behavior", "References": [1134494671, 157921468, 1120728542, 157670870, 157670870, 60379886]}, "2089320150": {"Year": 1999, "Title": "A hardware-driven profiling scheme for identifying program hot spots to support runtime optimization", "References": [60379886, 50071195, 59697426]}, "2057769886": {"Year": 2007, "Title": "Performance pathologies in hardware transactional memory", "References": [60379886, 1126329156, 1140070953, 1126329156, 148324379]}, "2131054871": {"Year": 2002, "Title": "Drowsy caches: simple techniques for reducing leakage power", "References": [37538908]}, "2153891481": {"Year": 2013, "Title": "QuickRec: prototyping an intel architecture extension for record and replay of multithreaded programs", "References": [60379886, 1129667634, 60379886, 60379886, 60379886, 1171178643, 60379886, 59697426, 6725529, 157670870, 1192165265, 1191474766]}, "2124297683": {"Year": 1998, "Title": "Retrospective: the Stanford FLASH multiprocessor", "References": []}, "2144764850": {"Year": 1997, "Title": "The agree predictor: a mechanism for reducing negative branch history interference", "References": [59697426]}, "2156840641": {"Year": 2010, "Title": "Computation vs. memory systems: pinning down accelerator bottlenecks", "References": [1134494671, 1124964101]}, "2241877410": {"Year": 2006, "Title": "Hardware Support for Large Speculative Threads", "References": []}, "2080019739": {"Year": 2009, "Title": "Memory mapped ECC: low-cost error protection for last level caches", "References": [128536549, 178916657, 1120728542, 106390105, 1186985151, 182003359, 2624381848]}, "2016399615": {"Year": 1975, "Title": "STARLET: a computer concept based on ordered sets as primitive data types", "References": [2764830807]}, "2110653637": {"Year": 2014, "Title": "Harnessing ISA diversity: design of a heterogeneous-ISA chip multiprocessor", "References": [59697426, 26056741, 60379886, 60379886, 2534597628, 59697426, 1137187906, 106390105, 59697426, 59697426, 1134494671, 54901669]}, "2512904820": {"Year": 2016, "Title": "Opportunistic competition overhead reduction for expediting critical section in NoC based CMPs", "References": [1126329156, 60379886, 1134494671]}, "2117549828": {"Year": 1985, "Title": "The Hughes Data Flow Multiprocessor: architecture for efficient signal and data processing", "References": [157670870]}, "2092495200": {"Year": 1984, "Title": "Dynamic decentralized cache schemes for mimd parallel processors", "References": [1131341566, 157670870, 60379886, 2626428507, 157670870, 157921468, 60379886]}, "1978992261": {"Year": 1981, "Title": "Performance analysis of high-speed digital buses for multiprocessing systems", "References": []}, "2137235340": {"Year": 1999, "Title": "A scalable front-end architecture for fast instruction delivery", "References": [182003359, 59697426, 60379886, 148521650, 59697426]}, "1996351723": {"Year": 2012, "Title": "Soft-error-immune communication network using unbalanced protection selection", "References": [2624024286, 1138909778]}, "79921549": {"Year": 2002, "Title": "Evaluation of Snoop-Energy Reduction Techniques for Chip-Multiprocessors", "References": [60379886, 60379886, 59697426, 83637746, 59697426]}, "2070913501": {"Year": 1980, "Title": "The MuNet: A scalable decentralized architecture for parallel computation", "References": [103482838]}, "2156174665": {"Year": 2001, "Title": "Energy-effective issue logic", "References": [60379886, 1164519180]}, "2016910993": {"Year": 1998, "Title": "Retrospective: RISC I: a reduced instruction set computer", "References": []}, "2024882214": {"Year": 1978, "Title": "Computer architecture for correct programming", "References": [8351582, 106390105, 103482838]}, "2625527027": {"Year": 2017, "Title": "ObfusMem: A Low-Overhead Access Obfuscation for Trusted Memories", "References": [148324379, 2764800400, 60379886, 60379886, 1134494671, 60379886, 2595770078, 60379886, 118992489, 1137528458, 1126329156, 60379886, 118992489, 2754729378, 59697426, 106296714]}, "2060000619": {"Year": 1983, "Title": "A study of instruction cache organizations and replacement policies", "References": [1131341566, 157921468]}, "2089854225": {"Year": 2004, "Title": "A Content Aware Integer Register File Organization", "References": [97130795, 157921468, 1134494671]}, "2099787378": {"Year": 1983, "Title": "Overview to the Fifth Generation Computer System project", "References": [186357190]}, "2128252715": {"Year": 2004, "Title": "Physical Register Inlining", "References": [60379886, 59697426, 59697426]}, "2507494477": {"Year": 2016, "Title": "Using multiple input, multiple output formal control to maximize resource efficiency in architectures", "References": [81291924, 26056741, 1134494671, 1173393762, 1187904452, 60379886, 50071195, 1120728542, 60379886, 60379886, 136160450]}, "2625457103": {"Year": 2017, "Title": "SCNN: An Accelerator for Compressed-sparse Convolutional Neural Networks", "References": [2597175965, 60379886]}, "2517156085": {"Year": 2016, "Title": "Strober: fast and accurate sample-based energy simulation for arbitrary RTL", "References": [1126329156, 59697426, 106390105, 60379886, 60379886, 1199710238, 137773608]}, "1976536876": {"Year": 1992, "Title": "Prefetch unit for vector operations on scalar computers (abstract)", "References": []}, "2086864826": {"Year": 1995, "Title": "Are crossbars really dead?: the case for optical multiprocessor interconnect systems", "References": []}, "1975764231": {"Year": 2013, "Title": "A Secure Localization Algorithm in Wireless Sensor Networks with Mobile Anchor Nodes", "References": []}, "2111165502": {"Year": 2015, "Title": "Thermal time shifting: leveraging phase change materials to reduce cooling costs in warehouse-scale computers", "References": [54901669, 59697426, 193109227, 1126329156, 54901669, 60379886, 68497187, 60379886, 60379886, 1126329156, 60379886, 60379886, 60379886, 59697426]}, "2044615818": {"Year": 2013, "Title": "Region-based Image Segmentation Using Shape-Varying Agents", "References": [137436721]}, "1994585097": {"Year": 1981, "Title": "Impact of hardware interconnection structures on the performance of decentralized software", "References": [157921468, 157670870, 103482838]}, "2087985718": {"Year": 2013, "Title": "Improving memory scheduling via processor-side load criticality information", "References": [1126329156, 1126329156, 1136691831, 1126329156, 1126329156, 166774750, 59697426]}, "2130261923": {"Year": 2003, "Title": "Energy efficient co-adaptive instruction fetch and issue", "References": [106390105]}, "30851501": {"Year": 2002, "Title": "Modeling Phonological Rules through Linguistic Hierarchies", "References": []}, "2141721356": {"Year": 2008, "Title": "Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors", "References": [148324379, 1164253245, 59697426, 1120728542, 59697426, 60379886, 59697426, 59697426, 60379886, 1126329156, 1187904452, 83637746, 3880285, 60379886, 1131300907]}, "1994242064": {"Year": 1977, "Title": "Reduction of memory interference in multiprocessor systems", "References": []}, "2145148711": {"Year": 2005, "Title": "Scalable Load and Store Processing in Latency Tolerant Processors", "References": [1131341566, 62238642, 60379886, 1126329156, 2624381848, 1126329156, 1155899826]}, "2515683461": {"Year": 2016, "Title": "CASH: supporting IaaS customers with a sub-core configurable architecture", "References": [90422530, 1183230087, 59697426, 60379886, 59697426, 1174403976, 60379886, 59697426, 2758979553, 148324379, 1144649355, 1173393762, 60379886, 1120715160, 1126329156, 2757670379, 17643076, 60379886, 63392143, 60379886, 59697426, 60379886, 1126329156, 178916657, 60379886]}, "2610791152": {"Year": 1999, "Title": "Proceedings of the 26th annual international symposium on Computer architecture", "References": []}, "2076613699": {"Year": 1982, "Title": "RISC assessment: A high-level language experiment", "References": [178916657, 157670870]}, "67458819": {"Year": 1996, "Title": "Quantifying memory bandwidth limitations in future microprocessors", "References": []}, "2131926352": {"Year": 2005, "Title": "The V-Way Cache: Demand Based Associativity via Global Replacement", "References": [60379886, 157921468, 1126329156, 193109227, 83637746]}, "2241823724": {"Year": 2015, "Title": "Fast parallel community detection algorithm based on modularity", "References": [1155899826]}, "2157074753": {"Year": 1997, "Title": "Daisy: Dynamic Compilation For 10o?40 Architectural Compatibility", "References": []}, "2063435654": {"Year": 1983, "Title": "(SM) 2 -Sparse Matrix Solving Machine", "References": [68686220, 103482838]}, "2153904572": {"Year": 1990, "Title": "The directory-based cache coherence protocol for the DASH multiprocessor", "References": [1155899826, 157670870, 73404582]}, "2140962413": {"Year": 1985, "Title": "Methods for handling structures in data-flow systems", "References": [178916657, 1200222865]}, "1919434137": {"Year": 1992, "Title": "Seamless - A Latency-Tolerant RISC-Based Multiprocessor Architecture", "References": []}, "2121707320": {"Year": 1988, "Title": "Synchronizing processors through memory requests in a tightly coupled multiprocessor", "References": [157670870, 1155899826, 157670870, 157146593]}, "2146558700": {"Year": 2015, "Title": "DynaSpAM: dynamic spatial architecture mapping using out of order instruction schedules", "References": [157670870, 60379886, 1178330879, 60379886, 60379886, 148324379, 1171922823, 106296714, 1171922823, 60379886, 59697426, 1203869711, 60379886, 1136755600, 1154737535, 60379886, 59697426, 59697426, 59697426, 60379886, 60379886]}, "2060397112": {"Year": 2013, "Title": "ArchShield: architectural framework for assisting DRAM scaling by tolerating high error rates", "References": [19887683, 60379886, 1126329156, 1126329156]}, "2162332665": {"Year": 2007, "Title": "Physical simulation for animation and visual effects: parallelization and characterization for chip multiprocessors", "References": [2758845705, 2758845705, 2758845705, 1164321581]}, "2124064997": {"Year": 2012, "Title": "Buffer-on-board memory systems", "References": [60379886, 2534597628]}, "2109318357": {"Year": 1990, "Title": "An investigation of static versus dynamic scheduling", "References": [148324379, 157670870]}, "2072929205": {"Year": 1998, "Title": "Retrospective: a retrospective on the Warp machines", "References": [1163902177, 1161424158, 157146593, 157670870]}, "2092296021": {"Year": 1998, "Title": "Retrospective: HPSm, a high performance restricted data flow architecture having minimal functionality", "References": [83637746, 81742775, 81742775]}, "2151071112": {"Year": 2011, "Title": "Crafting a usable microkernel, processor, and I/O system with strict and provable information flow security", "References": [1180274659, 1198471430, 103482838, 1171178643, 1159477486]}, "2016561680": {"Year": 2013, "Title": "QuickSAN: a storage area network for fast, distributed, solid state disks", "References": [1152462849, 2757224964, 2625747718, 1128043032]}, "2044416414": {"Year": 1984, "Title": "Cache hit ratios with geometric task switch intervals", "References": []}, "2120655454": {"Year": 1988, "Title": "High-performance multi-queue buffers for VLSI communications switches", "References": []}, "2146166061": {"Year": 2010, "Title": "The rebirth of neural networks", "References": []}, "2027284877": {"Year": 1991, "Title": "Scheduling pipelined communication in distributed memory multiprocessors for real-time applications", "References": [1158167855, 157670870]}, "2133393645": {"Year": 2003, "Title": "Profile-based dynamic voltage and frequency scaling for a multiple clock domain microprocessor", "References": [60379886, 50071195, 1150919317, 148324379]}, "2165071510": {"Year": 2004, "Title": "The Case for Lifetime Reliability-Aware Microprocessors", "References": [2754640668, 1187904452, 1187160151, 1186985151]}, "2095306475": {"Year": 1995, "Title": "Instruction cache fetch policies for speculative execution", "References": [1131341566, 157921468, 59697426, 59697426, 60379886, 60379886, 81742775]}, "2146296339": {"Year": 1988, "Title": "On the inclusion properties for multi-level cache hierarchies", "References": [157921468, 60379886, 1155899826, 60379886, 157921468, 2755927266, 1155899826]}, "1982434933": {"Year": 1984, "Title": "Design of instruction set architectures for support of high-level languages", "References": []}, "2015992995": {"Year": 1977, "Title": "A modular memory scheme for array processing", "References": []}, "2055803638": {"Year": 2015, "Title": "Hi-fi playback: tolerating position errors in shift operations of racetrack memory", "References": [2624381848, 60379886]}, "2139046993": {"Year": 1988, "Title": "Scrambled storage for parallel memory systems", "References": [157670870]}, "2086895660": {"Year": 1978, "Title": "Hardware support for concurrent programming in loosely coupled multiprocessors", "References": [103482838, 2755927266]}, "2113636689": {"Year": 2009, "Title": "Phastlane: a rapid transit optical routing network", "References": [59697426, 60379886, 105243760]}, "2020682732": {"Year": 1976, "Title": "Design and simulation of the distributed loop computer network (DLCN)", "References": [60379886]}, "2721246439": {"Year": 2017, "Title": "Fractal: An Execution Model for Fine-Grain Nested Speculative Parallelism", "References": [148324379, 50071195, 57667410, 1203869711, 1126329156, 1159477486, 1159477486, 117651332, 148324379, 1142743330, 1159477486, 1136691831, 1177184315, 1136691831, 1131603458, 59697426]}, "1996966513": {"Year": 1985, "Title": "A fault-tolerant scheme for multistage interconnection networks", "References": [178916657]}, "2088731010": {"Year": 1978, "Title": "Self-checking alternating logic: Sequential circuit design", "References": []}, "1527294438": {"Year": 1994, "Title": "Ariadne/spl minus/an adaptive router for fault-tolerant multicomputers", "References": [97130795, 157670870, 60379886, 60379886]}, "2065217664": {"Year": 1975, "Title": "The computer aided design of processor architectures", "References": []}, "2143194988": {"Year": 2012, "Title": "BlockChop: dynamic squash elimination for hybrid processor architecture", "References": [1129667634, 60379886, 60379886, 148324379, 1129667634, 60379886, 1140070953]}, "2509498309": {"Year": 2016, "Title": "Peak efficiency aware scheduling for highly energy proportional servers", "References": [62238642, 1120728542, 148324379, 96198239, 60379886, 50071195, 1151161434, 1203869711, 1128043032, 60379886, 1155899826]}, "2102863623": {"Year": 2003, "Title": "Transient-fault recovery for chip multiprocessors", "References": [1155899826, 60379886, 59697426, 60379886]}, "2016346377": {"Year": 1977, "Title": "The microprogramming of pipelined processors", "References": [157670870]}, "141238277": {"Year": 1999, "Title": "Area ef cient architectures for information integrity checking in cache memories", "References": []}, "2155527402": {"Year": 1990, "Title": "Multiple instruction issue in the NonStop Cyclone processor", "References": [60379886, 1131341566]}, "1931958196": {"Year": 2013, "Title": "Towards Speaking Style Transplantation in Speech Synthesis", "References": [1177287137]}, "2085125046": {"Year": 2013, "Title": "A new sub-300mV 8T SRAM cell design in 90nm CMOS", "References": [37538908]}, "2134026160": {"Year": 2011, "Title": "Scalable power control for many-core architectures running multi-threaded applications", "References": [1183230087, 1128043032, 1153382799, 1151161434, 1126329156, 83637746]}, "2163320123": {"Year": 2010, "Title": "Trace execution automata in dynamic binary translation", "References": [178916657, 148324379, 41449414, 1195398546]}, "2169370030": {"Year": 2014, "Title": "Half-DRAM: a high-bandwidth and low-power DRAM architecture from the rethinking of fine-grained activation", "References": [1151161434, 157670870, 59697426, 1138909778, 59697426]}, "9991646": {"Year": 1997, "Title": "Predicting indirect jumps using a target cache", "References": []}, "2139868052": {"Year": 1990, "Title": "The performance impact of block sizes and fetch strategies", "References": [60379886, 1155899826, 90119964, 193109227]}, "2153057493": {"Year": 1991, "Title": "Evaluation of memory system extensions", "References": [50071195, 30698027, 193109227, 157670870, 8351582]}, "644081942": {"Year": 2012, "Title": "Analysis of CPI variance for dynamic binary translators/optimizers modules", "References": []}, "2792964317": {"Year": 2017, "Title": "Delaunay based two-phase algorithm for connected cover in WSNs", "References": []}, "2080136019": {"Year": 2004, "Title": "Understanding the effects of wrong-path memory references on processor performance", "References": [59697426, 60379886]}, "2129234047": {"Year": 2010, "Title": "Reducing of soft error effects on a MIPS-based dual-core processor", "References": []}, "2096661534": {"Year": 2011, "Title": "Energy-efficient mechanisms for managing thread context in throughput processors", "References": [1189675953, 17643076, 1134494671, 1176176731, 59697426, 59697426, 60379886]}, "2146065717": {"Year": 2010, "Title": "Relax: an architectural framework for software recovery of hardware faults", "References": [59697426, 1203869711, 1131300907, 59697426, 148324379, 1187160151, 1187160151, 26056741, 14676311]}, "2100893446": {"Year": 1986, "Title": "A class of compatible cache consistency protocols and their support by the IEEE futurebus", "References": [60379886, 2626428507, 118992489]}, "2776364894": {"Year": 2011, "Title": "Optimizing Convolution Operations in CUDA with Adaptive Tiling", "References": [2758913856, 2596326592, 1198129048, 148324379, 1198129048]}, "2122402898": {"Year": 2012, "Title": "A preliminary study of incorporating GPUs in the Hadoop framework", "References": [1136755600, 106148199, 1203869711]}, "2035206467": {"Year": 1987, "Title": "Architectural tradeoffs in the design of MIPS-X", "References": [1131341566, 178916657]}, "2034614489": {"Year": 2013, "Title": "Using binary-reflected gray coding for crosstalk mitigation of network on chip", "References": [1188756767, 81291924, 1178330879, 1192710900, 103482838, 1188756767]}, "2150007533": {"Year": 2004, "Title": "Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams", "References": [1183230087, 1186985151, 148324379, 17643076, 60379886, 60379886, 178916657]}, "2111371154": {"Year": 2010, "Title": "Dynamic voltage scaling for fully asynchronous NoCs using FIFO threshold levels", "References": [1187904452, 37538908, 139392130, 1120728542, 2754464326]}, "2090994050": {"Year": 1993, "Title": "A case for two-way skewed-associative caches", "References": [8351582]}, "2018354502": {"Year": 1981, "Title": "Performance measurement of data communications systems with emphasis on Open System Interconnections (OSI)", "References": [54901669, 81742775]}, "2092393083": {"Year": 2010, "Title": "LReplay: a pending period based deterministic replay scheme", "References": [60379886, 59697426, 1171178643, 60379886, 157670870]}, "2120230074": {"Year": 1995, "Title": "Simultaneous multithreading: maximizing on-chip parallelism", "References": [1131341566, 60379886, 60379886, 148324379, 97130795, 60379886, 1155899826, 60379886]}, "2090249619": {"Year": 2007, "Title": "Mechanisms for store-wait-free multiprocessors", "References": [50071195, 182003359, 60379886, 59697426, 103482838, 1184001023, 1155899826, 60379886, 59697426]}, "2071053528": {"Year": 1996, "Title": "Performance Comparison of ILP Machines with Cycle Time Evaluation", "References": [106390105, 60379886, 178916657]}, "2657126969": {"Year": 2017, "Title": "Scalpel: Customizing DNN Pruning to the Underlying Hardware Parallelism", "References": [60379886, 60379886, 1121227772, 1121227772, 1127325140, 60379886, 60379886, 59697426]}, "2139456863": {"Year": 2013, "Title": "An Improved Image Segmentation Method Using Three-dimensional Region Growing Algorithm", "References": [58069681, 58069681, 137436721]}, "2004580040": {"Year": 1987, "Title": "Cache design of a sub-micron CMOS system/370", "References": []}, "2053109653": {"Year": 1992, "Title": "OPAC (abstract): A floating-point coprocessor dedicated to compute-bound kernels", "References": []}, "2295595499": {"Year": 2000, "Title": "Trace preconstruction", "References": [1126329156, 1150919317, 157670870, 59697426]}, "2140103427": {"Year": 2012, "Title": "A micro-architectural analysis of switched photonic multi-chip interconnects", "References": [178776955, 80223966, 112708030, 2623670637, 2621451516, 2307745, 52123058, 2754390377, 2606469623, 60379886, 178776955, 186881120, 134390580, 148324379]}, "2035834810": {"Year": 1982, "Title": "On the semantic structure of information - A proposal of the abstract storage architecture", "References": [2764830807, 2626428507]}, "1994870584": {"Year": 1975, "Title": "The architecture of the picture system", "References": []}, "2120020626": {"Year": 2013, "Title": "Image Mosaic Algorithm and Its Application to the Microimage of Grass Seeds", "References": [15336283, 199944782, 1134271186]}, "2044380084": {"Year": 2013, "Title": "Blokus Duo game on FPGA", "References": [94821547, 196139623, 93119312]}, "2104458428": {"Year": 1983, "Title": "Framework for a taxonomy of fault-tolerance attributes in computer systems", "References": []}, "2050425494": {"Year": 1975, "Title": "Sequentially encoded data structures that support bidirectional scanning", "References": []}, "2047325440": {"Year": 1976, "Title": "Design data for Algol-60 machines", "References": [50071195]}, "2767512554": {"Year": 2017, "Title": "Impact of increasing number of neurons on performance of neuromorphic architecture", "References": []}, "2108200978": {"Year": 2001, "Title": "Removing architectural bottlenecks to the scalability of speculative parallelization", "References": [1134494671, 2606469623, 60379886, 1136691831, 1164519180, 178916657, 148324379]}, "2046614629": {"Year": 1980, "Title": "The cytocomputer: A practical pipelined image processor", "References": [414566]}, "2117788358": {"Year": 2013, "Title": "Zombie memory: Extending memory lifetime by reviving dead blocks", "References": [60379886, 60379886, 2622503111]}, "2097978379": {"Year": 1993, "Title": "Register connection: a new approach to adding registers into instruction set architectures", "References": []}, "2149324048": {"Year": 2012, "Title": "Inspection resistant memory: architectural support for security from physical examination", "References": [1126329156, 63392143, 103482838, 60379886]}, "2064726690": {"Year": 1998, "Title": "Modeling program predictability", "References": [1174091362, 1150919317, 59697426]}, "2153780767": {"Year": 2008, "Title": "Running a Quantum Circuit at the Speed of Data", "References": [156919612, 41034432, 60379886]}, "2049403384": {"Year": 2010, "Title": "Translation caching: skip, don't walk (the page table)", "References": [50071195, 60379886, 1130177464]}, "2122131381": {"Year": 2010, "Title": "Towards energy-scalable data centers", "References": []}, "2097637371": {"Year": 1993, "Title": "Performance of cached DRAM organizations in vector supercomputers", "References": []}, "2101668240": {"Year": 1989, "Title": "Organization And Performance Of A Two-level Virtual-real Cache Hierarchy", "References": [60379886]}, "292346288": {"Year": 1996, "Title": "Cliff Young, J. Bradley Chen, Michael D. Smith: An Analysis of Dynamic Branch Prediction Schemes on System Workloads", "References": []}, "2115200566": {"Year": 2012, "Title": "Side-channel vulnerability factor: a metric for measuring information leakage", "References": [60379886]}, "2080332139": {"Year": 1981, "Title": "On refuting the creation theory of computer architecture", "References": []}, "2018344261": {"Year": 1983, "Title": "Performance measurements on HEP - a pipelined MIMD computer", "References": [157670870]}, "2031861831": {"Year": 1976, "Title": "The design of a multi-micro-computer system", "References": []}, "2160907619": {"Year": 1988, "Title": "A characterization of sharing in parallel programs and its application to coherency protocol evaluation", "References": [60379886, 60379886, 3880285, 60379886]}, "1992997793": {"Year": 2011, "Title": "An abacus turn model for time/space-efficient reconfigurable routing", "References": [97130795, 28293273, 1126329156, 178916657, 97130795, 37538908, 1183230087, 60379886, 1126329156, 83637746, 1203869711]}, "2168140664": {"Year": 2004, "Title": "SMTp: An Architecture for Next-generation Scalable Multi-threading", "References": [59697426, 2764874868, 178916657, 60379886, 60379886, 60379886, 157670870, 60379886]}, "2018007629": {"Year": 1984, "Title": "The reduction of branch instruction execution overhead using structured control flow", "References": [1131341566]}, "2161864047": {"Year": 1997, "Title": "Complexity-effective superscalar processors", "References": [60379886, 83637746, 1131341566, 59697426, 60379886, 1150919317, 1131341566, 83637746]}, "1984803709": {"Year": 1980, "Title": "Retrospective on high-level language computer architecture", "References": [103482838, 103482838, 1131341566, 81742775, 157670870]}, "2095679249": {"Year": 1992, "Title": "Parallel Electro-Optical Rule-Based System for Fast Execution of Expert Systems", "References": []}, "2102543317": {"Year": 2013, "Title": "Convolution engine: balancing efficiency & flexibility in specialized computing", "References": []}, "1979749066": {"Year": 1982, "Title": "Design of a 2 \u00d7 2 fault-tolerant switching element", "References": [178916657, 2626428507, 157670870]}, "2066443755": {"Year": 2013, "Title": "LINQits: big data on little clients", "References": [59697426, 50071195, 1134494671, 60379886, 148324379, 78926909, 1126329156, 59697426, 34995574, 2606469623, 1127066094, 194867674, 78926909, 1175089206, 1136755600, 148324379]}, "2064619989": {"Year": 1973, "Title": "Computer Modules: An architecture for large digital modules", "References": [103482838, 157670870]}, "2033139435": {"Year": 1981, "Title": "Distributed communicating media-a multitrack bus-capable of concurrent data exchanging", "References": [84409463, 2626428507, 54901669]}, "2016622853": {"Year": 1998, "Title": "An analysis of database workload performance on simultaneous multithreaded processors", "References": [148324379, 60379886, 60379886, 59697426]}, "2348844443": {"Year": 2011, "Title": "Third Workshop on Computer Architecture Research Directions", "References": []}, "2044674552": {"Year": 2011, "Title": "A case for globally shared-medium on-chip interconnect", "References": [60379886, 59697426, 1183230087, 1126329156, 60379886, 60379886, 1136691831, 59697426, 59697426, 1183230087, 59697426, 148324379, 2606469623, 1183230087, 59697426, 60379886, 60379886, 1126463254, 1126329156, 59697426, 148324379]}, "2139588056": {"Year": 2008, "Title": "Flexible Hardware Acceleration for Instruction-Grain Program Monitoring", "References": [148324379, 2537594308, 59697426, 59697426, 60379886, 148324379]}, "1992714819": {"Year": 2004, "Title": "An analytical model for software-only main memory compression", "References": []}, "2123413169": {"Year": 2003, "Title": "Half-price architecture", "References": [1131341566, 1164519180, 1126329156]}, "2141452001": {"Year": 1995, "Title": "Destage algorithms for disk arrays with non-volatile caches", "References": []}, "2028925543": {"Year": 1998, "Title": "Retrospective: active messages: a mechanism for integrating computation and communication", "References": []}, "32563882": {"Year": 2002, "Title": "Fast instruction window for tolerating cache misses", "References": []}, "2513383105": {"Year": 2016, "Title": "Evaluation of an analog accelerator for linear algebra", "References": [42080949, 1520695, 157670870]}, "2171762108": {"Year": 2009, "Title": "Temperature-constrained power control for chip multiprocessors with online model estimation", "References": [1198780418, 1124527938, 59697426, 60379886, 60379886, 1151161434]}, "2098666492": {"Year": 2002, "Title": "Experiences with VI communication for database storage", "References": []}, "2109574351": {"Year": 2005, "Title": "A Tree Based Router Search Engine Architecture with Single Port Memories", "References": [147953040]}, "2161011047": {"Year": 1992, "Title": "A simulation based study of TLB performance", "References": [60379886]}, "2073617099": {"Year": 2004, "Title": "A First-Order Superscalar Processor Model", "References": [1134494671]}, "2626435275": {"Year": 2017, "Title": "ThermoGater: Thermally-Aware On-Chip Voltage Regulation", "References": [1199710238, 1187904452, 2623115447, 2624557529, 1183230087, 60379886, 60379886, 29875816]}, "2084438901": {"Year": 1976, "Title": "Tagged architecture and the semantics of programming languages: Extensible types", "References": [103482838, 2626428507, 148324379]}, "1976264025": {"Year": 1998, "Title": "Low load latency through sum-addressed memory (SAM)", "References": []}, "2017429412": {"Year": 1985, "Title": "A decentralized control, highly concurrent multiprocesssor", "References": [178916657]}, "199920770": {"Year": 2004, "Title": "Memory Ordering: A Value Based Definition", "References": []}, "2000924763": {"Year": 1975, "Title": "Advantages of structured hardware", "References": [81742775]}, "2621996340": {"Year": 2017, "Title": "Non-Speculative Load-Load Reordering in TSO", "References": [1126329156, 1176176731, 103482838, 1134494671, 2595942241, 32326811, 1126329156, 26056741]}, "2117790850": {"Year": 1989, "Title": "Achieving High Instruction Cache Performance With An Optimizing Compiler", "References": [103482838, 60030702, 41449414, 60379886, 148324379, 157670870, 157670870, 60379886, 8351582, 157670870, 60379886]}, "2080434922": {"Year": 1975, "Title": "Decentralized priority control in data communication", "References": [127472826, 68686220]}, "2026132648": {"Year": 2013, "Title": "Design and implementation of wellsite data transmission system based on C/S", "References": []}, "62174847": {"Year": 2000, "Title": "Databases of Emotional Speech", "References": [1177287137]}, "2149695592": {"Year": 2006, "Title": "A Scalable Architecture For High-Throughput Regular-Expression Pattern Matching", "References": [1171922823, 60379886, 37538908, 1171922823]}, "2107194324": {"Year": 2007, "Title": "Carbon: architectural support for fine-grained parallelism on chip multiprocessors", "References": [118992489, 157921468, 2626326608, 118992489, 11065456, 148324379, 1133053243, 148521650]}, "2013066047": {"Year": 2015, "Title": "FASE: finding amplitude-modulated side-channel emanations", "References": [2622505021, 1187904452, 59697426, 1178330879, 1129078273, 60379886, 2764847869, 2754249383, 2537594308, 166774750, 106296714]}, "2049142403": {"Year": 1986, "Title": "Parallel algorithms and architectures for rule-based systems", "References": [1203999783, 1184914352]}, "2170345117": {"Year": 1991, "Title": "IXM2: a parallel associative processor", "References": [178916657, 83637746, 192843772, 157670870, 1184914352]}, "2063586730": {"Year": 1985, "Title": "Matrix multiplication in an interleaved array processing architecture", "References": [157146593]}, "2123728009": {"Year": 2010, "Title": "Morphable memory system: a robust architecture for exploiting multi-level phase change memories", "References": [60379886, 1126329156, 50071195, 1126329156, 60379886, 54901669, 2624381848, 50071195]}, "2137880110": {"Year": 2008, "Title": "Fetch-Criticality Reduction through Control Independence", "References": [60379886, 60379886, 60379886, 1136691831, 59697426, 59697426]}, "4424585": {"Year": 1993, "Title": "Proceedings of the 20th annual international symposium on computer architecture", "References": []}, "2078017054": {"Year": 2013, "Title": "Navigating big data with high-throughput, energy-efficient data partitioning", "References": [1126329156, 59697426, 34995574, 17643076, 60379886, 1126329156, 59697426, 1127066094, 34995574]}, "2157185531": {"Year": 2010, "Title": "Designing many-core platforms for silicon-efficient embedded multimedia computing", "References": []}, "2001813050": {"Year": 1979, "Title": "A concurrent computer architecture and a ring based implementation", "References": [103482838, 2755927266, 196647941, 118992489]}, "2010133494": {"Year": 1997, "Title": "Run-time adaptive cache hierarchy management via reference analysis", "References": [32326811, 2606469623]}, "2124350608": {"Year": 2007, "Title": "Adaptive insertion policies for high performance caching", "References": [60379886, 1134494671, 60379886]}, "2153948266": {"Year": 1998, "Title": "Selective eager execution on the PolyPath architecture", "References": [81742775, 59697426, 148324379, 1150919317]}, "1979286721": {"Year": 1995, "Title": "Empirical evaluation of the CRAY-T3D: a compiler perspective", "References": [112708030, 2606469623, 2606469623, 186266167, 1159477486]}, "2131908112": {"Year": 1998, "Title": "Retrospective: a low-overhead coherence solution for multiprocessors with private cache memories", "References": [1131341566]}, "2602153609": {"Year": 2012, "Title": "13th Annual Conference of the International Speech Communication Association (Interspeech 2012)", "References": []}, "2011642215": {"Year": 1980, "Title": "Security and protection of data in the IBM System/38", "References": [103482838]}, "1498135052": {"Year": 1982, "Title": "Research on Synthesis of Concurrent Computing Systems.", "References": []}, "2097876246": {"Year": 2008, "Title": "Virtual Circuit Tree Multicasting: A Case for On-Chip Hardware Multicast Support", "References": [17643076, 60379886, 148324379, 148324379, 1126329156, 60379886]}, "2144037940": {"Year": 1992, "Title": "An elementary processor architecture with simultaneous instruction issuing from multiple threads", "References": [1136691831]}, "2011807445": {"Year": 1975, "Title": "Picture systems, PS, and the design of a channel-to-channel computer interface", "References": [118992489, 157670870, 1190910084, 1190910084]}, "2099696208": {"Year": 2013, "Title": "Communication-aware and energy-efficient resource provisioning for real-time cloud services", "References": [1137657189, 1200052134]}, "1968518918": {"Year": 2007, "Title": "A 64-bit stream processor architecture for scientific applications", "References": [178916657]}, "2765121348": {"Year": 2017, "Title": "International Symposium on Computer Architecture (ISCA)", "References": []}, "1993969437": {"Year": 1975, "Title": "Conjoined computer systems: an architecture for laboratory data processing and instrument control", "References": [168975578]}, "2115003448": {"Year": 2007, "Title": "Making the fast case common and the uncommon case simple in unbounded transactional memory", "References": [59697426, 60379886, 1126329156, 60379886, 60379886, 106390105, 50071195, 60379886, 60379886, 17643076, 1126329156, 1147236337, 50071195]}, "2167595494": {"Year": 1991, "Title": "Modeling the performance of limited pointers directories for cache coherence", "References": [60379886, 157670870, 148324379]}, "2144133815": {"Year": 2008, "Title": "VEAL: Virtualized Execution Accelerator for Loops", "References": [60379886, 1136691831, 59697426, 26056741]}, "2058943829": {"Year": 2013, "Title": "Design and performance evaluation of a low cost Full Protected CMOS Latch", "References": [133795288, 200807567]}, "2124732514": {"Year": 2015, "Title": "Manycore network interfaces for in-memory rack-scale computing", "References": [60379886, 60379886, 60379886, 60379886, 59697426]}, "2647836899": {"Year": 2017, "Title": "Understanding and Optimizing Asynchronous Low-Precision Stochastic Gradient Descent", "References": [38703467, 1180662882, 2597173376, 1185109434, 2597173376, 148324379, 34995574, 1177287137, 118988714, 1127325140, 120977877, 68686220, 60379886, 26056741, 1183478919, 103482838, 2597175965, 60379886, 1127325140, 172180718, 1147236337, 2597173376]}, "2001556242": {"Year": 2013, "Title": "Cooperative boosting: needy versus greedy power management", "References": [2754119650, 1178330879, 59697426, 157670870, 26056741, 1203869711]}, "2079131446": {"Year": 1998, "Title": "Retrospective: an instruction timing model of CPU performance", "References": []}, "2027061232": {"Year": 1976, "Title": "Function distribution in computer system architectures", "References": []}, "2141731673": {"Year": 1993, "Title": "Evaluation of mechanisms for fine-grained parallel programs in the J-machine and the CM-5", "References": [60379886, 1520695]}, "2065355439": {"Year": 1975, "Title": "The performance enhancement of descriptor-based virtual memory systems through the use of associative registers", "References": [157921468, 112676551]}, "2152356827": {"Year": 2001, "Title": "Dead-block prediction & dead-block correlating prefetchers", "References": [148324379, 54901669, 60379886, 59697426]}, "2022285848": {"Year": 1993, "Title": "16-bit vs. 32-bit instructions for pipelined microprocessors", "References": [148324379]}, "2037629626": {"Year": 1987, "Title": "Concepts of the System/370 vector architecture", "References": []}, "1996001376": {"Year": 2009, "Title": "ECMon: exposing cache events for monitoring", "References": []}, "2041847865": {"Year": 1975, "Title": "A distributed function computer for real-time control", "References": [2626428507, 2626428507]}, "2146385375": {"Year": 1991, "Title": "Performance prediction and tuning on a multiprocessor", "References": [3880285, 112708030]}, "2035536669": {"Year": 2012, "Title": "Communication and congestion aware run-time task mapping on heterogeneous MPSoCs", "References": [1178330879, 76877748]}, "2040577350": {"Year": 1981, "Title": "MANIP-a parallel computer system for implementing branch and bound algorithms", "References": [1131341566, 60379886, 183285281]}, "2123636227": {"Year": 2010, "Title": "Parallelization strategy for CELL TV", "References": []}, "2058020333": {"Year": 2013, "Title": "Markov Decision Process Parallel Value Iteration Algorithm On GPU", "References": []}, "2794222548": {"Year": 2017, "Title": "NOMeS: Near-optimal metaheuristic scheduling for MPSoCs", "References": []}, "2159303290": {"Year": 2000, "Title": "Allowing for ILP in an embedded Java processor", "References": []}, "2072069143": {"Year": 2013, "Title": "RF resource planning in application specific integrated circuits to improve timing closure", "References": []}, "2151339736": {"Year": 1994, "Title": "A study of single-chip processor/cache organizations for large numbers of transistors", "References": [157670870, 83637746]}, "2097773861": {"Year": 1998, "Title": "Increasing TLB reach using superpages backed by shadow memory", "References": [60379886, 50071195]}, "2139766816": {"Year": 2012, "Title": "BOOM: enabling mobile memory based low-power server DIMMs", "References": [60379886, 148324379]}, "2095938854": {"Year": 1994, "Title": "METRO: a router architecture for high-performance, short-haul routing networks", "References": [1159477486, 1183230087, 157670870]}, "2168921806": {"Year": 2012, "Title": "Simultaneous branch and warp interweaving for sustained GPU performance", "References": [1135705775, 59697426, 1126329156, 60379886, 59697426]}, "2044628215": {"Year": 1998, "Title": "Retrospective: a preliminary architecture for a basic data flow processor", "References": [60379886, 60379886]}, "2040115489": {"Year": 2013, "Title": "Real-Time Risk Assessment of Network Security Based on Attack Graphs", "References": [168036270, 1198471430, 1198471430]}, "2116360359": {"Year": 1989, "Title": "Analysis Of Vector Access Performance On Skewed Interleaved Memory", "References": [157670870, 157670870]}, "2067406626": {"Year": 1976, "Title": "Selection schemes for dynamically microcoding fortran programs", "References": []}, "2126442053": {"Year": 2005, "Title": "Disk Drive Roadmap from the Thermal Perspective: A Case for Dynamic Thermal Management", "References": []}, "2121856510": {"Year": 1987, "Title": "An evaluation of branch architectures", "References": [60379886, 106390105, 60379886]}, "2008973132": {"Year": 2013, "Title": "Sensor Technologies for Prognostics and Health Management of Electronics", "References": []}, "2131840028": {"Year": 1989, "Title": "On Data Synchronization For Multiprocessors", "References": [1136691831, 103482838, 1155899826, 178916657]}, "2055375766": {"Year": 1977, "Title": "Architecture of the CORAIL building block system", "References": []}, "2085626307": {"Year": 2012, "Title": "An efficient fault tolerant routing algorithm for binary cube interconnection networks", "References": [1136783206, 2755546534]}, "2792916773": {"Year": 2017, "Title": "NOC characteristics of cloud applications", "References": []}, "2114386613": {"Year": 2012, "Title": "iSwitch: coordinating and optimizing renewable energy powered server clusters", "References": [60379886, 60379886, 2622411833, 1126329156, 60379886]}, "2152390090": {"Year": 1990, "Title": "Weak ordering-a new definition", "References": [60379886, 178916657, 118992489, 1131341566, 103482838, 157921468, 41449414, 1155899826, 157670870, 1131341566, 60379886, 193920097]}, "2171051543": {"Year": 1990, "Title": "The K2 parallel processor: architecture and hardware implementation", "References": [2606469623, 59697426, 2626104003, 60379886]}, "2059633553": {"Year": 2013, "Title": "A hierarchical layout generation method for quantum circuits", "References": [137773608, 2765044025, 60379886]}, "2151396176": {"Year": 2006, "Title": "Improving Cost, Performance, and Security of Memory Encryption and Authentication", "References": [1126329156, 1134494671, 1150208541, 59697426, 166774750]}, "141831988": {"Year": 1995, "Title": "Simultaneous multithreading: Maximizing on-chip performance", "References": []}, "2114291371": {"Year": 1991, "Title": "An empirical study of the CRAY Y-MP processor using the PERFECT club benchmarks", "References": [60379886, 60379886, 73404582, 60379886]}, "2625141094": {"Year": 2017, "Title": "ShortCut: Architectural Support for Fast Object Access in Scripting Languages", "References": [50071195, 60379886, 1177184315, 148324379, 1126329156, 59697426, 1160032607]}, "2003625913": {"Year": 2012, "Title": "Evaluating location of memory controller in on-chip communication networks", "References": [157670870, 1159443246, 60379886, 1134494671, 60379886]}, "2040534442": {"Year": 1984, "Title": "A state-of-the-art SIMD two-dimensional FFT array processor", "References": [178916657, 157670870, 1155899826]}, "2051067874": {"Year": 2012, "Title": "Assessment of nano-scale Muller C-elements under variability based on a new fault model", "References": []}, "2025990301": {"Year": 1983, "Title": "Inference machine: From sequential to parallel", "References": [60379886, 1162793720]}, "2114133701": {"Year": 2004, "Title": "Memory coherence activity prediction in commercial workloads", "References": [60379886, 60379886, 59697426, 60379886, 148324379]}, "1970409902": {"Year": 1978, "Title": "An approach to using VLSI in digital systems", "References": []}, "1973538724": {"Year": 2013, "Title": "SIMD divergence optimization through intra-warp compaction", "References": [1126329156, 60379886, 1203869711, 59697426]}, "2157528642": {"Year": 1990, "Title": "Performance comparison of load/store and symmetric instruction set architectures", "References": [60379886]}, "2164334475": {"Year": 2004, "Title": "Synchroscalar: A Multiple Clock Domain, Power-Aware, Tile-Based Embedded Processor", "References": []}, "2115607155": {"Year": 2013, "Title": "Non-race concurrency bug detection through order-sensitive critical sections", "References": [50071195, 1124964101, 60379886, 148324379, 59697426]}, "2135365055": {"Year": 1988, "Title": "Exploiting parallel microprocessor microarchitectures with a compiler code generator", "References": [81742775, 157670870]}, "2003312212": {"Year": 2009, "Title": "Decoupled DIMM: building high-bandwidth memory system using low-speed DRAM devices", "References": [1126329156, 60379886, 59697426, 1126329156, 54901669, 60379886, 1126329156, 60379886, 1186985151, 1126329156, 60379886, 59697426]}, "2169284723": {"Year": 1988, "Title": "A kernel-independent, pipelined architecture for real-time 2-D convolution", "References": [157670870, 199944782, 157670870, 178916657, 199944782]}, "2000422883": {"Year": 2010, "Title": "Parallelizing an index generator for desktop search", "References": [1185109434, 6725529, 1174403976]}, "2241331039": {"Year": 2015, "Title": "Maximally redundant high-radix Signed-Digit Residue Number System", "References": [1160062895, 2755610872, 157670870, 112574528, 1138909778]}, "1995817803": {"Year": 1995, "Title": "Performance evaluation of the PowerPC 620 microarchitecture", "References": []}, "1993219302": {"Year": 1980, "Title": "Path building in cellular partitioning networks", "References": [157670870, 118992489, 60379886, 157670870]}, "2031073919": {"Year": 1976, "Title": "Some implementations of segment sequential functions", "References": [2758340722]}, "2037531986": {"Year": 1993, "Title": "Adaptive cache coherency for detecting migratory shared data", "References": [60379886, 60379886, 60379886, 50071195, 60379886]}, "2161910890": {"Year": 1999, "Title": "Selective value prediction", "References": [1136691831, 106390105, 1150919317, 60379886, 1134494671, 59697426, 1186985151, 59697426, 59697426, 59697426, 60379886, 59697426]}, "2075560092": {"Year": 1977, "Title": "High-speed buffering for variable length operands", "References": []}, "2512652047": {"Year": 2016, "Title": "All-inclusive ECC: thorough end-to-end protection for reliable computer memory", "References": []}, "1981542017": {"Year": 1980, "Title": "A combination of field and current access techniques for efficient and cost-effective bubble memories", "References": [50523690]}, "2162764933": {"Year": 2005, "Title": "High Efficiency Counter Mode Security Architecture via Prediction and Precomputation", "References": [1150208541, 148324379, 148324379, 166774750]}, "157857975": {"Year": 1992, "Title": "Evaluation of the WM computer architecture", "References": []}, "2054162429": {"Year": 1976, "Title": "Cost, performance and size tradeoffs for different levels in a memory hierarchy", "References": [2626428507, 2626428507]}, "2066023578": {"Year": 1999, "Title": "Decoupling local variable accesses in a wide-issue superscalar processor", "References": [59697426, 60379886, 41449414, 178916657, 59697426, 60379886, 59697426, 1136691831]}, "2102641569": {"Year": 2009, "Title": "Decoupled store completion/silent deterministic replay: enabling scalable data memory for CPR/CFP processors", "References": [59697426, 1159477486, 60379886, 17643076, 60379886, 60379886, 59697426]}, "2110581719": {"Year": 2012, "Title": "Tolerating process variations in nanophotonic on-chip networks", "References": [60379886, 59697426, 158028765, 1137823534, 60379886, 60379886, 178776955, 1126329156, 1137823534, 1128953550, 1159443246, 148324379, 137773608, 1126329156, 60379886, 178776955, 178776955, 183492911, 14676311, 178776955, 1189675953]}, "2060084794": {"Year": 2013, "Title": "Simultaneous improvement of area, delay, and fault tolerance in quantum circuits", "References": [96198239]}, "2109240571": {"Year": 2014, "Title": "MemGuard: a low cost and energy efficient design to support and enhance memory system reliability", "References": [1186985151, 1153382799, 1153382799, 103482838, 1187904452, 1153382799, 59697426, 1191753779, 166774750]}, "2146979975": {"Year": 1984, "Title": "Connection principles for multipath, packet switching networks", "References": [157670870, 157670870, 157670870, 157670870]}, "2066800323": {"Year": 1980, "Title": "MU6-G. a new design to achieve mainframe performance from a mini-sized computer", "References": [2755927266]}, "2008673494": {"Year": 1978, "Title": "Structure of an efficient duplex memory for processing fault-tolerant programs", "References": [2626428507, 148324379, 148324379]}, "2080398560": {"Year": 1986, "Title": "Microprogrammable processor for object-oriented architecture", "References": [60379886, 1160032607]}, "2037975285": {"Year": 2010, "Title": "WiDGET: Wisconsin decoupled grid execution tiles", "References": [178916657, 59697426, 1120715160, 106390105, 1134494671, 59697426, 178916657, 1186985151, 60379886, 83637746, 60379886]}, "2164817998": {"Year": 1998, "Title": "Multi-level texture caching for 3D graphics hardware", "References": [131921510, 131921510, 1164321581, 1164321581, 131921510, 1164321581, 60379886]}, "2033646934": {"Year": 2015, "Title": "SLIP: reducing wire energy in the memory hierarchy", "References": [1153382799, 83637746, 59697426, 1134494671, 60379886, 60379886, 1186985151]}, "2152056423": {"Year": 1994, "Title": "The Stanford FLASH multiprocessor", "References": [60379886, 1126463254, 60379886, 60379886, 1136691831, 60379886]}, "2142375946": {"Year": 2012, "Title": "Value-Aware low-power register file architecture", "References": [1178330879, 1126329156]}, "1990172131": {"Year": 1998, "Title": "Retrospective: architecture of a massively parallel processor", "References": []}, "2147235907": {"Year": 1989, "Title": "Evaluating The Performance Of Four Snooping Cache Coherency Protocols", "References": [193109227, 178916657, 157670870, 100835903, 100835903, 60379886, 60379886, 193109227, 89324355, 193109227, 60379886]}, "2111927593": {"Year": 1984, "Title": "The design of an object oriented architecture", "References": [1160032607, 192843772, 103482838, 1171178643, 1162793720, 103482838, 8351582, 1203999783, 1171178643]}, "2151049733": {"Year": 1991, "Title": "Reducing memory contention in shared memory multiprocessors", "References": [157670870, 157670870]}, "2012679438": {"Year": 1978, "Title": "Description and simulation of microcode execution", "References": []}, "2057697074": {"Year": 1973, "Title": "A fault tolerant multiprocessor architecture for real-time control applications", "References": []}, "2099538316": {"Year": 2006, "Title": "The BlackWidow High-Radix Clos Network", "References": [157670870, 60379886, 60379886, 127472826, 196647941, 60379886, 1126463254, 157670870]}, "2142801765": {"Year": 2015, "Title": "DjiNN and Tonic: DNN as a service and its implications for future warehouse scale computers", "References": [1126329156, 1158167855, 1133523790, 59697426, 60379886, 2606469623, 1158167855, 148324379, 2624024286, 1126329156, 1158167855, 118988714, 2596710496, 1180662882, 2597365278, 60379886, 60379886, 59697426, 60379886]}, "1974226858": {"Year": 1987, "Title": "Architectural issues in designing symbolic processors in optics", "References": [180314335, 1162793720, 175543413, 1162793720, 180314335, 130108588]}, "1966265255": {"Year": 1983, "Title": "A communication structure for a multiprocessor computer with distributed global memory", "References": [1131341566]}, "2148613020": {"Year": 1991, "Title": "Virtualizing the VAX architecture", "References": [112676551, 166774750, 112676551, 192843772, 106390105, 166774750]}, "2170840630": {"Year": 2006, "Title": "Architectural Semantics for Practical Transactional Memory", "References": [50071195, 60379886, 1126329156, 112676551, 60379886, 1140070953, 148324379, 1131603458, 1126329156]}, "2126584218": {"Year": 2014, "Title": "SleepScale: runtime joint speed scaling and sleep states management for power efficient data centers", "References": [148324379, 59697426, 125775545, 125775545, 1143723981, 1176176731, 59697426, 45003570, 45003570]}, "2105454777": {"Year": 1988, "Title": "Toward a dataflow/von Neumann hybrid architecture", "References": [68686220, 157670870, 60379886, 60379886, 157670870, 3880285, 103482838, 60379886]}, "2102850792": {"Year": 1995, "Title": "Reducing TLB and memory overhead using online superpage promotion", "References": [157670870, 50071195, 148324379, 89324355, 103482838, 1185109434, 148324379, 50071195]}, "2154636489": {"Year": 1991, "Title": "High performance interprocessor communication through optical wavelength division multiple access channels", "References": [1143723981, 175543413]}, "2065424636": {"Year": 2013, "Title": "Efficient 1-out-of-3 Binary Signed-Digit multiplier for the moduli set {2 n -1, 2 n , 2 n +1}", "References": []}, "2735749002": {"Year": 2003, "Title": "Building quantum wires", "References": []}, "2734277621": {"Year": 2017, "Title": "Architectural Support for Server-Side PHP Processing", "References": [60379886, 1129667634, 59697426, 1177184315, 59697426, 148324379, 148324379, 1126329156, 1163988186, 1136755600, 148324379, 148324379, 60379886, 60379886, 148324379, 60379886, 2596410635, 60379886, 1126329156]}, "2110971709": {"Year": 1992, "Title": "Data Path Issues in a Highly Concurrent Machine", "References": []}, "2250107579": {"Year": 2015, "Title": "A low power hybrid MTJ/CMOS (4-2) compressor for fast arithmetic circuits", "References": [2734517010, 185806230, 169006481, 2755221955, 2624270627, 2623229432, 2621703292]}, "2069213986": {"Year": 1983, "Title": "Performance of shared cache for parallel-pipelined computer systems", "References": [157670870]}, "2011725620": {"Year": 1973, "Title": "A microprogrammed architecture for front end processing", "References": []}, "1979450609": {"Year": 2010, "Title": "Data marshaling for multi-core architectures", "References": [148324379, 1131341566, 60379886, 60379886, 106390105, 1203869711, 193995496, 1136691831, 60379886, 1126329156]}, "2017946883": {"Year": 1975, "Title": "Instruction design to minimize program size", "References": [103482838]}, "2104603001": {"Year": 1973, "Title": "Implementation aspects of the symbol hardware compiler", "References": [2626428507]}, "2024030448": {"Year": 2013, "Title": "An Image Adaptive Steganogaphy Algorithm Based on Sparse Representation and Entropy", "References": [61310614, 154637859]}, "2117132047": {"Year": 2010, "Title": "Guarded power gating in a multi-core setting", "References": [59697426, 1120728542]}, "2156577089": {"Year": 1998, "Title": "Retrospective: the DASH prototype: implementation and performance", "References": []}, "2062413238": {"Year": 1978, "Title": "Selection of microprocessor equipment", "References": [129640837]}, "2152503409": {"Year": 1988, "Title": "The reconfigurable arithmetic processor", "References": [1131341566, 66124381, 37538908]}, "2165473669": {"Year": 2012, "Title": "Towards energy-proportional datacenter memory with mobile DRAM", "References": [148324379, 1120728542, 178916657, 1137187906, 148324379, 60379886, 59697426, 148324379, 60379886, 1120728542, 59697426, 60379886, 106390105, 1126329156, 59697426]}, "2114995630": {"Year": 2003, "Title": "Token Coherence: decoupling performance and correctness", "References": [59697426, 193109227, 32326811, 60379886, 60379886, 1155899826, 193109227, 106390105, 1191753779, 1164519180, 1166388686, 178916657, 1191753779, 59697426, 54901669, 1126329156, 157921468, 162355128, 83637746, 1134494671, 148324379, 157670870, 60379886, 1126329156]}, "2146071639": {"Year": 2014, "Title": "Optimizing virtual machine consolidation performance on NUMA server architecture for cloud workloads", "References": [2534597628, 1126329156, 50071195, 1153382799]}, "2098826491": {"Year": 2012, "Title": "PARS \u2014 An efficient congestion-Aware Routing method for Networks-on-Chip", "References": [1135705775, 60379886, 97130795, 100835903, 157670870]}, "2161750270": {"Year": 1992, "Title": "Pipelining and bypassing in a VLIW processor (abstract)", "References": []}, "2169656512": {"Year": 2008, "Title": "Flexible Decoupled Transactional Memory Support", "References": [103482838, 1131603458, 59697426, 1126329156, 60379886]}, "1996734687": {"Year": 1995, "Title": "Optimizing memory system performance for communication in parallel computers", "References": [62427620]}, "2620241286": {"Year": 2015, "Title": "Proceedings of the Fourth Workshop on Hardware and Architectural Support for Security and Privacy", "References": []}, "2110999128": {"Year": 2001, "Title": "Cache decay: exploiting generational behavior to reduce cache leakage power", "References": [60379886, 186266167, 1126329156, 2606469623, 59697426, 60379886, 1120728542]}, "2165437180": {"Year": 2001, "Title": "QoS provisioning in clusters: an investigation of Router and NIC design", "References": [2606469623, 97130795, 106296714, 1126463254, 59697426, 1156688768, 60379886, 1155899826, 66039016]}, "2116400939": {"Year": 2008, "Title": "Trading off Cache Capacity for Reliability to Enable Low Voltage Operation", "References": [2622339228, 83637746, 83637746, 83637746, 1164253245, 182003359]}, "2020589550": {"Year": 2013, "Title": "Improving virtualization in the presence of software managed translation lookaside buffers", "References": [59697426]}, "1969412696": {"Year": 1984, "Title": "The schuss filter: A processor for non-numerical data processing.", "References": []}, "2125310891": {"Year": 2012, "Title": "Boosting mobile GPU performance with a decoupled access/execute fragment processor", "References": [60379886, 157670870, 2625060797, 60379886, 59697426]}, "1987912519": {"Year": 2007, "Title": "Limiting the power consumption of main memory", "References": [1120728542, 59697426, 1126329156, 60379886, 157670870, 1136691831]}, "2098737795": {"Year": 2006, "Title": "Flexible Snooping: Adaptive Forwarding and Filtering of Snoops in Embedded-Ring Multiprocessors", "References": [103482838, 60379886, 60379886]}, "2116460500": {"Year": 2005, "Title": "Mitigating Amdahl's Law through EPI Throttling", "References": [1186985151, 47508943, 60379886]}, "2625587792": {"Year": 2017, "Title": "XPro: A Cross-End Processing Architecture for Data Analytics in Wearables", "References": [60379886, 189694085, 1192710900, 1163279258, 1187904452, 59697426, 1126329156, 26056741]}, "1991805474": {"Year": 2004, "Title": "Wire Delay is Not a Problem for SMT (In the Near Future)", "References": [60379886, 1178330879, 60379886, 59697426, 60379886]}, "2055113942": {"Year": 1978, "Title": "The effects of CPU: I/O overlap on computer system configurations", "References": []}, "2793368414": {"Year": 2017, "Title": "Efficient mapping of DNA logic circuits on parallelized digital microfluidic architcture", "References": []}, "2791966002": {"Year": 2017, "Title": "SKERD: Reuse distance analysis for simultaneous multiple GPU kernel executions", "References": []}, "2104952512": {"Year": 2003, "Title": "Efficient use of memory bandwidth to improve network processor throughput", "References": [50071195, 2534597628]}, "2086289543": {"Year": 1982, "Title": "A multiple processor system for real time control tasks", "References": [1131341566]}, "2116487403": {"Year": 2004, "Title": "X-RAY: A Non-Invasive Exclusive Caching Mechanism for RAIDs", "References": [2534597628, 62238642, 1185109434, 2534597628]}, "2104155754": {"Year": 2013, "Title": "Quantum rotations: a case study in static and dynamic machine-code generation for quantum computers", "References": [148121101, 137773608, 24807848, 2595449451, 24807848, 1150208541]}, "2110244632": {"Year": 1994, "Title": "Software versus hardware shared-memory implementation: a case study", "References": [2759500638, 50071195, 60379886, 60379886, 97696616]}, "2002206108": {"Year": 2013, "Title": "Camera Calibration with Accuracy Evaluation and Real-time Evaluation in the Use of Vision Robot", "References": []}, "2060705948": {"Year": 1980, "Title": "Efficient mapping of algorithms to single-stage interconnections", "References": [203348814, 157670870, 103482838]}, "2108616660": {"Year": 2003, "Title": "Banked multiported register files for high-frequency superscalar microprocessors", "References": [59697426, 157670870, 1120728542, 1134494671, 59697426, 1164519180]}, "2072601139": {"Year": 1973, "Title": "Micromodules: Microprogrammable building blocks for hardware development", "References": [157670870]}, "2098359329": {"Year": 2010, "Title": "RETCON: transactional repair without replay", "References": [59697426, 60379886, 60379886, 148324379, 1138732554]}, "2090692279": {"Year": 1975, "Title": "A design-oriented computer engineering program", "References": [178916657]}, "2101865620": {"Year": 2004, "Title": "Microarchitecture Optimizations for Exploiting Memory-Level Parallelism", "References": [157670870, 60379886, 60379886, 1136691831]}, "2121050483": {"Year": 2002, "Title": "Increasing processor performance by implementing deeper pipelines", "References": [59697426, 50071195, 59697426]}, "2625937414": {"Year": 2017, "Title": "A Programmable Galois Field Processor for the Internet of Things", "References": [90422530, 83637746, 37538908, 85427048]}, "2099201537": {"Year": 1990, "Title": "VAX vector architecture", "References": [103482838, 2754362366]}, "2108666047": {"Year": 2009, "Title": "Stream chaining: exploiting multiple levels of correlation in data prefetching", "References": [1126329156, 60379886]}, "2108274189": {"Year": 2006, "Title": "An Integrated Framework for Dependable and Revivable Architectures Using Multicore Processors", "References": [2534597628, 2537594308, 1131341566, 60379886]}, "2108255464": {"Year": 2009, "Title": "Indirect adaptive routing on large scale interconnection networks", "References": [1126329156, 1159477486, 60379886, 60379886, 153560523, 60379886]}, "2517837804": {"Year": 2016, "Title": "Virtual thread: maximizing thread-level parallelism beyond GPU scheduling limit", "References": [60379886, 59697426, 1203869711, 1126329156, 1136783206, 60379886, 1134494671, 60379886, 1176176731, 2756516550, 1126329156, 1134494671, 60379886, 1131341566, 59697426, 1126329156, 1134494671]}, "2118369287": {"Year": 1979, "Title": "Proof of the equivalent realizability of a time-bounded arbiter and a runt-free inertial delay", "References": [183498172, 157670870, 157670870, 157670870, 149016011, 157670870, 157670870]}, "2068469114": {"Year": 1985, "Title": "A language for the simulation of systolic architectures", "References": [1520695, 141020589]}, "2128373173": {"Year": 1997, "Title": "The energy efficiency of IRAM architectures", "References": [60379886]}, "2761132010": {"Year": 1981, "Title": "CASE STUDY OF A VLSI DESIGN PROJECT: A SIMPLE INNER PRODUCT MACHINE.", "References": []}, "2011837602": {"Year": 1978, "Title": "A digital signal processor for real time generation of speech waveforms", "References": [68686220]}, "2128158744": {"Year": 1990, "Title": "The TLB slice-a low-cost high-speed address translation mechanism", "References": [157921468, 60379886]}, "2165015993": {"Year": 1994, "Title": "EVENODD: an optimal scheme for tolerating double disk failures in RAID architectures", "References": [1130451194, 4502562, 2754362366, 4502562, 1197656824]}, "2118543332": {"Year": 1993, "Title": "An adaptive cache coherence protocol optimized for migratory sharing", "References": [103482838, 60379886, 8351582, 50071195, 60379886, 60379886, 60379886, 54901669]}, "2108101868": {"Year": 1988, "Title": "A cache coherence scheme with fast selective invalidation", "References": [60379886, 60379886, 60379886, 60379886, 1136691831, 1131341566, 1155899826]}, "2096893988": {"Year": 2002, "Title": "Design tradeoffs for the alpha EV8 conditional branch predictor", "References": [2754330098, 59697426, 182003359, 1134494671, 60379886, 148324379]}, "2096560676": {"Year": 2010, "Title": "On the use of small 2d convolutions on GPUs", "References": []}, "2162324569": {"Year": 2003, "Title": "A performance analysis of PIM, stream processing, and tiled processing on memory-intensive signal processing kernels", "References": [60379886, 1126329156]}, "2019104751": {"Year": 2010, "Title": "Moving the needle, computer architecture research in academe and industry", "References": []}, "2133823506": {"Year": 2014, "Title": "Navigating the cache hierarchy with a single lookup", "References": [60379886, 148324379, 59697426, 60379886, 1178330879]}, "2064977311": {"Year": 2009, "Title": "Hybrid cache architecture with disparate memory technologies", "References": [2624039414, 96198239, 54901669, 1203869711, 2623329905, 148324379, 59697426, 1126329156]}, "2062706434": {"Year": 2012, "Title": "An efficient technique to tolerate MBU faults in register file of embedded processors", "References": [14279044, 1187160151, 2624381848, 1186985151, 1187160151, 1162226489, 157670870, 1126329156]}, "2155091425": {"Year": 1989, "Title": "Run-time Checking In Lisp By Integrating Memory Addressing And Range Checking", "References": [1162793720]}, "2248759573": {"Year": 2015, "Title": "Series memristors: A hardened memory cell design against read faults", "References": [163901751, 185806230, 2622409475, 185806230, 73818907, 66124381]}, "1975291379": {"Year": 1989, "Title": "Design And Performance Of A Coherent Cache For Parallel Logic Programming Architectures", "References": [2756077945]}, "1969485073": {"Year": 1992, "Title": "Architecture of a graphics processor (abstract)", "References": []}, "2021913068": {"Year": 2013, "Title": "An Integration of Extreme Learning Machine for Classification of Big Data", "References": []}, "2107150212": {"Year": 2005, "Title": "Virtualizing Transactional Memory", "References": [59697426, 1162793720, 193109227, 1131341566, 50071195, 60379886]}, "2026001601": {"Year": 1975, "Title": "Switched multiple instruction, multiple data stream processing", "References": [2626428507, 2626428507]}, "2144510415": {"Year": 1988, "Title": "Regular CC-banyan networks", "References": [157670870]}, "2130657217": {"Year": 2010, "Title": "Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping", "References": [1153524033, 60379886, 60379886, 59697426, 60379886, 59697426]}, "2072420447": {"Year": 2013, "Title": "Many-core acceleration for model predictive control systems", "References": [2623196460, 2624024286, 1183230087]}, "2129499826": {"Year": 1988, "Title": "MASA: a multithreaded processor architecture for parallel symbolic computing", "References": [1162793720, 1162793720]}, "2129109928": {"Year": 2005, "Title": "Energy Optimization of Subthreshold-Voltage Sensor Network Processors", "References": [50071195]}, "2295428052": {"Year": 1982, "Title": "Database filters", "References": [153560523, 185806230, 178916657, 157921468]}, "1522006861": {"Year": 1993, "Title": "An Evaluation of Software Distributed Shared Memory for Next-Generation Processors and Networks", "References": []}, "2023214828": {"Year": 2013, "Title": "Bubble-flux: precise online QoS management for increased utilization in warehouse scale computers", "References": [59697426, 50071195, 148324379, 1129667634, 1126329156, 148324379, 1153382799, 59697426, 60379886, 59697426, 178916657]}, "1996851936": {"Year": 1982, "Title": "Sentry: A novel hardware implementation of classic operating system mechanisms", "References": [68686220, 103482838]}, "2129663982": {"Year": 2005, "Title": "BugNet: Continuously Recording Program Execution for Deterministic Replay Debugging", "References": [1126329156, 157921468, 193109227, 1126329156, 148324379, 2595428313, 60379886]}, "1990782772": {"Year": 1986, "Title": "Scan line array processors for image computation", "References": [103482838, 60379886]}, "2171432528": {"Year": 1994, "Title": "Tempest and typhoon: user-level shared memory", "References": [59697426, 148324379, 60379886, 60379886, 2755927266, 148324379, 193109227, 97130795, 1155899826, 2606469623]}, "2513730816": {"Year": 2016, "Title": "Treadmill: attributing the source of tail latency through precise load testing and statistical inference", "References": [148324379, 1176176731, 148324379, 60379886, 1191753779, 148324379, 1158363782]}, "2020764981": {"Year": 1975, "Title": "Computer display of colored three-dimensional objects", "References": [1164321581]}, "2016034164": {"Year": 1984, "Title": "VLSI based design principles for MIMD multiprocessor computers with distributed memory management", "References": [60379886, 103482838]}, "1542914440": {"Year": 2000, "Title": "A network-computing infrastructure for tool experimentation applied to computer architecture education", "References": []}, "2066239026": {"Year": 1987, "Title": "Performance evaluation of multiple register sets", "References": [60379886]}, "2104205789": {"Year": 2002, "Title": "Slack: maximizing performance under technological constraints", "References": [1126329156, 60379886, 1126329156, 59697426]}, "2035924020": {"Year": 2015, "Title": "Exploring the potential of heterogeneous von neumann/dataflow execution models", "References": [157670870, 59697426, 1126329156, 60379886, 50071195, 59697426, 59697426]}, "2032263612": {"Year": 1976, "Title": "On-line architecture tuning using microcapture", "References": []}, "2147924310": {"Year": 2014, "Title": "Architecture implications of pads as a scarce resource", "References": [59697426, 60379886, 106390105, 60379886]}, "2010530256": {"Year": 1986, "Title": "A functional level simulation engine of MAN-YO: a special purpose parallel machine for logic design automation", "References": [60379886]}, "2157075925": {"Year": 2007, "Title": "Hardware atomicity for reliable software speculation", "References": [59697426, 1176176731, 157670870, 148324379, 148324379]}, "2028510075": {"Year": 1998, "Title": "Retrospective: IMPACT: an architectural framework for multiple-instruction issue", "References": []}, "2285660444": {"Year": 2016, "Title": "EIE: efficient inference engine on compressed deep neural network", "References": [1136755600, 2597175965, 2597175965, 125754415, 68686220, 2596710496, 2597175965, 1153382799, 1158167855, 2597175965, 1127325140]}, "2056357964": {"Year": 1991, "Title": "Deadlock-free multicast wormhole routing in multicomputer networks", "References": [157146593, 1155899826]}, "2134694138": {"Year": 1999, "Title": "Memory forwarding: enabling aggressive layout optimizations by guaranteeing the safety of data relocation", "References": [193109227, 148324379, 41449414, 60379886, 148324379, 50071195, 148324379, 60379886]}, "185826289": {"Year": 1999, "Title": "PipeRench: A co-processor for the future", "References": []}, "2160454978": {"Year": 1995, "Title": "The MIT Alewife machine: architecture and performance", "References": [97130795, 60379886, 60379886, 148324379, 60379886]}, "2244859086": {"Year": 2015, "Title": "Proceedings of the 42nd Annual International Symposium on Computer Architecture", "References": []}, "2790879041": {"Year": 2017, "Title": "A novel congestion-aware and adaptive routing algorithm in mesh-based Networks-on-Chip with segmentation", "References": []}, "2077433015": {"Year": 1984, "Title": "A generalized object display processor architecture", "References": [111727011, 137436721]}, "2083629050": {"Year": 1998, "Title": "Retrospective: virtual memory mapped network interface for the SHRIMP multicomputer", "References": [59697426, 60379886, 59697426, 1126329156, 60379886]}, "2033597569": {"Year": 2010, "Title": "An integrated GPU power and performance model", "References": [1120728542, 26056741, 59697426]}, "2028364264": {"Year": 1984, "Title": "A parallel pipelined relational query processor: An architectural overview", "References": [1175089206, 106390105, 157670870, 1175089206, 1175089206]}, "2052579982": {"Year": 2011, "Title": "Warehouse-Scale Computing: Entering the Teenage Decade", "References": []}, "2069413934": {"Year": 1989, "Title": "Constructing Replicated Systems Using Processors With Point To Point Communication Links", "References": [50071195, 2754640668, 8351582, 68686220, 2754640668]}, "2095914779": {"Year": 1997, "Title": "Trading conflict and capacity aliasing in conditional branch predictors", "References": [60379886, 60379886, 60379886, 59697426]}, "1972948255": {"Year": 1998, "Title": "Retrospective: very long instruction word architectures and the ELI-512", "References": []}, "2015437853": {"Year": 1996, "Title": "Correlation and Aliasing in Dynamic Branch Predictors", "References": [60379886]}, "2153806645": {"Year": 2000, "Title": "Recency-based TLB preloading", "References": [92214702, 60379886, 148324379, 1185109434, 148324379, 60379886, 60379886, 112676551]}, "2070490761": {"Year": 2012, "Title": "A genetic-based optimal checkpoint placement strategy for multicore processors", "References": [106148199, 1179731308, 2754640668, 97130795]}, "2093171977": {"Year": 1978, "Title": "On the effectiveness of buffered and multiple arm disks", "References": [68686220, 2626428507, 106390105]}, "2024106200": {"Year": 1986, "Title": "Stored data structures on the Manchester dataflow machine", "References": [103482838]}, "1974472649": {"Year": 1983, "Title": "Resource allocation in rectangular CC-banyans", "References": [157670870, 1124527938]}, "2116685080": {"Year": 2001, "Title": "A simple method for extracting models from protocol code", "References": [1162450063, 106296714, 8351582, 148324379, 1174403976, 2756932040, 41449414, 60379886, 148324379, 1173173816]}, "1990433043": {"Year": 2004, "Title": "A low cost, multithreaded processing-in-memory system", "References": [2606469623, 60379886, 60379886, 148324379]}, "2168434784": {"Year": 2002, "Title": "Using a user-level memory thread for correlation prefetching", "References": [60379886, 148324379, 1134494671, 59697426, 1134494671, 1126329156, 1126329156, 1136691831, 60379886]}, "2581371485": {"Year": 2017, "Title": "Hardware Translation Coherence for Virtualized Systems", "References": [157670870, 59697426, 59697426, 26056741, 1178330879, 60379886, 60379886, 60379886, 1186985151, 1120728542, 148324379, 59697426]}, "2140460036": {"Year": 2003, "Title": "Positional adaptation of processors: application to energy reduction", "References": [59697426, 59697426, 59697426]}, "19083943": {"Year": 1994, "Title": "Typhoon and tempest: user-level shared memory", "References": []}, "2601198499": {"Year": 2007, "Title": "Speech and Language Technology in Education (SLaTE2007)", "References": []}, "2109773664": {"Year": 2012, "Title": "Managing distributed ups energy for effective power capping in data centers", "References": [148324379, 1187904452, 2534597628, 1178330879, 60379886, 60379886]}, "2398860483": {"Year": 2003, "Title": "Iimplicitly-Multithreaded Processors.", "References": []}, "2626656071": {"Year": 2017, "Title": "Hiding the Long Latency of Persist Barriers Using Speculative Execution", "References": [60379886, 60379886, 2756537883, 68686220, 148324379, 60379886, 148324379, 60379886, 1183230087]}, "2051994456": {"Year": 1975, "Title": "Intermodule protocol for register transfer level modules: representation and analytic tools", "References": []}, "2053081696": {"Year": 1983, "Title": "A system architecture for the concurrent evaluation of applicative program expressions", "References": [103482838, 60379886, 157921468]}, "2036260163": {"Year": 2013, "Title": "Research on The Key Technology of Embedded Linux Logistics System", "References": []}, "2516501416": {"Year": 2016, "Title": "PowerChop: identifying and managing non-critical units in hybrid processor architectures", "References": [60379886, 37538908, 60379886, 60379886, 1134494671, 148324379, 1126329156]}, "2042256724": {"Year": 1983, "Title": "A relational data base machine: First step to knowledge base machine", "References": []}, "2507303725": {"Year": 2016, "Title": "Towards statistical guarantees in controlling quality tradeoffs for approximate acceleration", "References": [60379886, 172180718, 59697426, 1134494671, 1167618010, 1126329156, 148324379, 1126329156, 1187904452, 60379886, 1199533187, 60379886, 148324379, 148324379, 60379886, 59697426]}, "1981943579": {"Year": 2015, "Title": "A scalable processing-in-memory accelerator for parallel graph processing", "References": [1183230087, 2755670233, 59697426, 60379886, 59697426, 1185109434, 157146593, 60379886, 132140910, 1134494671, 1126329156, 148324379]}, "2043413932": {"Year": 1980, "Title": "A multiple stream microprocessor prototype system: AMP-1", "References": [157670870]}, "2626574314": {"Year": 2017, "Title": "MeRLiN: Exploiting Dynamic Instruction Behavior for Fast and Accurate Microarchitecture Level Reliability Assessment", "References": [1187160151, 1187160151, 1126329156, 60379886, 123060138, 1187160151, 60379886, 1176176731, 60379886]}, "1979493694": {"Year": 1983, "Title": "Adaptive interpretation as a means of exploiting complex instruction sets", "References": [60379886]}, "2073936148": {"Year": 1990, "Title": "A study of I/O behavior of Perfect benchmarks on a multiprocessor", "References": [157921468, 157670870]}, "2116751788": {"Year": 2005, "Title": "RegionScout: Exploiting Coarse Grain Sharing in Snoop-Based Coherence", "References": [54901669, 1131341566, 1126329156, 1134494671, 178916657, 1191753779, 106390105, 60379886]}, "2100819849": {"Year": 2009, "Title": "Flexible reference-counting-based hardware acceleration for garbage collection", "References": [50071195, 103482838, 148324379, 41449414, 148324379, 1160224924, 103482838, 54901669, 148324379]}, "96766051": {"Year": 1996, "Title": "Panel: Research opportunities and critiques: An industrial perspective", "References": []}, "2121554246": {"Year": 2010, "Title": "OTRU: A non-associative and high speed public key cryptosystem", "References": [106296714]}, "2121118021": {"Year": 2006, "Title": "Bulk Disambiguation of Speculative Threads in Multiprocessors", "References": [60379886, 1147236337, 1131341566, 157670870, 1136691831, 59697426, 112676551]}, "2159268023": {"Year": 1996, "Title": "Using Hybrid Branch Predictors to Improve Branch Prediction Accuracy in the Presence of Context Switches", "References": [1131341566, 59697426, 1131341566]}, "2098091324": {"Year": 2005, "Title": "RENO: A Rename-Based Instruction Optimizer", "References": [60379886, 59697426, 59697426, 59697426, 59697426, 1126329156]}, "2097766111": {"Year": 1996, "Title": "Early Experience with Message-Passing on the SHRIMP Multicomputer", "References": [1126329156, 193109227, 193109227, 193109227, 1155899826, 157146593, 60379886]}, "2089363288": {"Year": 2000, "Title": "Multiple-banked register file architectures", "References": [1126329156, 178916657]}, "2044879065": {"Year": 2013, "Title": "An improved routing protocol Ad-AODV Based on AODV", "References": []}, "2147915525": {"Year": 2004, "Title": "Immunet: A Cheap and Robust Fault-Tolerant Packet Routing Mechanism", "References": [1159477486, 1191753779, 1159477486, 157670870, 1126329156, 63392143, 8351582, 157670870]}, "2061205657": {"Year": 1987, "Title": "Fast temporary storage for serial and parallel execution", "References": []}, "2134863171": {"Year": 2012, "Title": "FLEXclusion: balancing cache capacity and on-chip bandwidth via flexible exclusion", "References": [60379886, 60379886]}, "2158695815": {"Year": 1994, "Title": "RAID-II: a high-bandwidth network file server", "References": [2754362366, 2605467207, 50071195]}, "2137418704": {"Year": 2001, "Title": "Dynamically allocating processor resources between nearby and distant ILP", "References": [148324379, 1150919317, 148324379, 1126329156, 50071195, 60379886]}, "2119911743": {"Year": 1997, "Title": "Effects of communication latency, overhead, and bandwidth in a cluster architecture", "References": [103482838, 2606469623, 62427620, 59697426, 2754362366, 59697426, 60379886, 60379886, 60379886, 60379886, 60379886, 1159477486, 66039016]}, "2180088390": {"Year": 1984, "Title": "A characterization of processor performance in the VAX-11/780", "References": [60379886, 178916657]}, "2099706037": {"Year": 1999, "Title": "Is SC + ILP = RC?", "References": [178916657, 1155899826, 60379886]}, "2793326584": {"Year": 2017, "Title": "High performance implementation of 2-D convolution using AVX2", "References": []}, "2626519144": {"Year": 2017, "Title": "The Reach Profiler (REAPER): Enabling the Mitigation of DRAM Retention Failures via Profiling at Aggressive Conditions", "References": [54901669, 1178330879, 54901669, 185806230, 54901669, 19887683, 1126329156, 54901669, 60379886, 2624381848, 157670870, 59697426, 1171922823, 2624381848, 1126329156, 60379886, 83637746, 2595942241, 106296714]}, "2034639175": {"Year": 2013, "Title": "An energy-efficient and scalable eDRAM-based register file architecture for GPGPU", "References": [59697426, 60379886, 77418581, 106390105]}, "2077539939": {"Year": 1985, "Title": "Classification of parallel processor architectures (invited tutorial session)", "References": []}, "2163820265": {"Year": 1981, "Title": "Lockup-free instruction fetch/prefetch cache organization", "References": [157670870, 178916657]}, "2130912976": {"Year": 2000, "Title": "Instruction path coprocessors", "References": [157670870, 50071195, 59697426]}, "2157116240": {"Year": 2014, "Title": "Flipping bits in memory without accessing them: an experimental study of DRAM disturbance errors", "References": [1175089206, 68686220, 62238642, 2622503111, 1165622107, 83637746, 2625747718]}, "1983213401": {"Year": 1998, "Title": "Retrospective: improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers", "References": [157921468]}, "2159481344": {"Year": 2010, "Title": "Debunking the 100X GPU vs. CPU myth: an evaluation of throughput computing on CPU and GPU", "References": [67831204, 103482838, 1175089206, 169201059]}, "2158319940": {"Year": 2013, "Title": "The Research and Design of Personalization preferences Based on Signaling analysis", "References": [2764672716]}, "2066691060": {"Year": 1995, "Title": "Dynamic self-invalidation: reducing coherence overhead in shared-memory multiprocessors", "References": [60379886, 1155899826, 60379886, 157146593, 50071195, 2764967264]}, "2107923684": {"Year": 2000, "Title": "CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit", "References": [2754362366, 106390105, 157670870, 1155899826, 60379886, 1171922823, 59697426]}, "2142119745": {"Year": 2015, "Title": "A case for core-assisted bottleneck acceleration in GPUs: enabling flexible data compression with assist warps", "References": [106390105, 59697426, 1126329156, 60379886, 1134494671, 148324379, 1136691831, 1126329156, 148324379]}, "2107399364": {"Year": 2005, "Title": "Store Buffer Design in First-Level Multibanked Data Caches", "References": [60379886, 60379886, 59697426, 59697426, 1126329156, 59697426]}, "1963656762": {"Year": 2015, "Title": "Architecting to achieve a billion requests per second throughput on a single key-value store server platform", "References": [1131603458, 1171178643, 2537594308, 37538908, 1158363782, 60379886, 60379886, 1185109434, 1128043032]}, "2005064465": {"Year": 2015, "Title": "Quantitative comparison of hardware transactional memory for Blue Gene/Q, zEnterprise EC12, Intel Core, and POWER8", "References": [106390105, 1173393762]}, "1978134686": {"Year": 2012, "Title": "BILBO-friendly hybrid BIST architecture with asymmetric polynomial reseeding", "References": [2754775545, 100835903, 151239915, 100835903, 151239915, 2756120740, 105046310, 106390105, 100835903]}, "1847373518": {"Year": 1992, "Title": "Enhancing Boosting with Semantic Register in a Superscalar Processor", "References": []}, "2107541437": {"Year": 1992, "Title": "The time-constrained barrier synchronizer and its applications in parallel systems (abstract)", "References": []}, "2054688000": {"Year": 2015, "Title": "PrORAM: dynamic prefetcher for oblivious RAM", "References": [1136691831, 2535638237, 1190910084, 1137528458, 1155899826, 2764847869, 2595770078, 60379886, 1190910084, 34995574, 2595770078, 166774750, 60379886, 2764847869]}, "1928170141": {"Year": 1992, "Title": "A Partitioned Translation Lookaside Buffer Approach to Reducing Address Bandwidth", "References": []}, "2733054703": {"Year": 2017, "Title": "Jenga: Software-Defined Cache Hierarchies", "References": [59697426, 148324379, 1153382799, 148324379, 137348503, 1126329156, 60379886, 59697426, 148324379]}, "1982880516": {"Year": 1976, "Title": "Efficient message routing in Mega-Micro-Computer networks", "References": [60379886, 157670870]}, "2082887106": {"Year": 1981, "Title": "Doubly twisted torus networks for VLSI processor arrays", "References": []}, "2158190559": {"Year": 2015, "Title": "Fusion: design tradeoffs in coherent cache hierarchies for accelerators", "References": [1130347816, 1136691831, 1191753779, 60379886, 60379886, 1203869711, 1126329156, 1203869711]}, "1927187103": {"Year": 1992, "Title": "Architecture of a Graphics Processor", "References": []}, "2047270929": {"Year": 2013, "Title": "High-sensitivity ultrasound detection based on phase-shifted fiber Bragg grating", "References": [178776955]}, "1990688060": {"Year": 2012, "Title": "A 0.7-to-1.1-GHz all-digital phase-locked loop with a new phase frequency detector and controlled oscillator with body-biasing", "References": [83637746, 1183230087]}, "2121003546": {"Year": 1994, "Title": "The impact of unresolved branches on branch prediction scheme performance", "References": [1131341566]}, "2034996068": {"Year": 1987, "Title": "Checkpoint repair for out-of-order execution machines", "References": [157670870, 157670870]}, "2004129968": {"Year": 1986, "Title": "A hardware accelerator for speech recognition algorithms", "References": [4502562, 157670870, 60379886]}, "2086023529": {"Year": 2015, "Title": "ArMOR: defending against memory consistency model mismatches in heterogeneous architectures", "References": [59697426, 60379886, 60379886, 60379886, 148324379, 3845260, 148324379, 148324379, 148324379, 60379886, 60379886, 1126329156, 1137552346, 178916657, 153560523, 41449414]}, "1986736251": {"Year": 1985, "Title": "Performance studies of a Prolog machine architecture", "References": []}, "110006270": {"Year": 1984, "Title": "Dhiraj K. Pradhan: A Multiprocessor Network Suitable for Single-Chip VLSI Implementation.", "References": []}, "2242030213": {"Year": 2015, "Title": "A general-purpose field-programmable pin-constrained digital microfluidic biochip", "References": [100835903, 2625909334, 100835903, 2754653529, 116836101]}, "2074968498": {"Year": 2009, "Title": "The performance of PC solid-state disks (SSDs) as a function of bandwidth, concurrency, device architecture, and system organization", "References": [60379886, 193109227, 1180629300, 2624024286, 2534597628, 68686220, 50071195]}, "2138783391": {"Year": 2012, "Title": "Scheduling heterogeneous multi-cores through Performance Impact Estimation (PIE)", "References": [182003359, 59697426, 106390105, 106390105, 193109227]}, "1979329439": {"Year": 1983, "Title": "Links-1 - a parallel pipelined multimicrocomputer system for image creation", "References": [103482838]}, "2138088426": {"Year": 2011, "Title": "TLSync: support for multiple fast barriers using on-chip transmission lines", "References": [59697426, 1126463254, 1199710238, 193109227, 1124125381, 76600781]}, "2077719757": {"Year": 1992, "Title": "Directory-based cache coherency protocol for a ring-connected multiprocessor-array", "References": []}, "1968476272": {"Year": 2004, "Title": "The Opie compiler from row-major source to Morton-ordered matrices", "References": [148324379, 148324379, 106296714, 148324379, 1136691831]}, "87988427": {"Year": 1997, "Title": "IRAM and SmartSIMM: Overcoming the I/O Bus Bottleneck", "References": []}, "2101473122": {"Year": 2008, "Title": "Online Estimation of Architectural Vulnerability Factor for Soft Errors", "References": [59697426, 1187160151, 2622339228, 1187160151]}, "2117324528": {"Year": 2005, "Title": "Optimizing Replication, Communication, and Capacity Allocation in CMPs", "References": [59697426, 54901669, 120877133, 60379886, 60379886, 83637746]}, "2242293693": {"Year": 1991, "Title": "IMPACT: an architectural framework for multiple-instruction-issue processors", "References": [148324379, 157670870, 60379886, 81742775, 148324379]}, "2048283190": {"Year": 1982, "Title": "VLSI architectures for high speed recognition of context-free languages and finite-state languages", "References": [37538908, 37538908, 59933527, 6756005]}, "2156007977": {"Year": 1989, "Title": "Exploring The Benefits Of Multiple Hardware Contexts In A Multiprocessor Architecture: Preliminary Results", "References": [60379886, 103482838, 59697426, 60379886, 1155899826, 2764967264]}, "2052918747": {"Year": 1984, "Title": "Performance analysis of circuit switching, baseline interconnection networks", "References": [1155899826, 157670870]}, "1963687124": {"Year": 1999, "Title": "Correlated load-address predictors", "References": [59697426, 59697426, 59697426, 1136691831, 2606469623]}, "2097643185": {"Year": 2014, "Title": "Enabling preemptive multiprogramming on GPUs", "References": [148324379, 1198129048, 59697426, 1134494671, 59697426]}, "2048942617": {"Year": 1984, "Title": "A multiprocessor network suitable for single-chip VLSI implementation", "References": [103482838, 8351582]}, "2116059696": {"Year": 2002, "Title": "Detailed design and evaluation of redundant multi-threading alternatives", "References": [60379886, 1155899826, 157670870]}, "2101182400": {"Year": 2014, "Title": "Efficient digital neurons for large scale cortical architectures", "References": [195663827, 142952003, 149828480, 47092798, 117898428, 42080949, 1161424158, 1192710900]}, "2144675948": {"Year": 1986, "Title": "A computer architecture for dynamic finite element analysis", "References": [178916657]}, "1985008760": {"Year": 1981, "Title": "An IPC protocol and its hardware realization for a high-speed distributed multicomputer system", "References": []}, "2160509836": {"Year": 1990, "Title": "Improving direct-mapped cache performance by the addition of a small fully-associative cache and pre", "References": []}, "2099828501": {"Year": 2009, "Title": "Architectural core salvaging in a multi-core processor for hard-error tolerance", "References": [178916657]}, "2160610190": {"Year": 2009, "Title": "A case for bufferless routing in on-chip networks", "References": [97130795, 59697426, 60379886, 59697426, 59697426, 60379886, 148324379, 59697426, 1192165265, 1140070953]}, "2013129990": {"Year": 1998, "Title": "Pipeline gating: speculation control for energy reduction", "References": [59697426]}, "2021152172": {"Year": 2013, "Title": "A wireless sensor network DV-Hop localization algorithm", "References": [67425620, 67425620]}, "2004484356": {"Year": 1975, "Title": "A virtual memory for microprocessors", "References": [2626428507]}, "2061693665": {"Year": 2015, "Title": "SHRINK: Reducing the ISA complexity via instruction recycling", "References": [105046310, 68126035, 60379886, 112809824]}, "2610176306": {"Year": 2012, "Title": "Proceedings of the 39th Annual International Symposium on Computer Architecture", "References": []}, "2086492531": {"Year": 1979, "Title": "On-line algorithms for the design of pipeline architectures", "References": [157670870]}, "2029076579": {"Year": 2011, "Title": "OUTRIDER: efficient memory latency tolerance with decoupled strands", "References": [1136691831, 60379886, 59697426, 59697426, 60379886, 60379886, 1183230087, 59697426, 59697426, 1126329156]}, "2087006254": {"Year": 1983, "Title": "Synchronizing large VLSI processor arrays", "References": []}, "1976004949": {"Year": 2007, "Title": "Rotary router: an efficient architecture for CMP interconnection networks", "References": [157670870, 60379886, 1187904452, 155760987, 178916657]}, "1991469346": {"Year": 1984, "Title": "Fast execution of loops with if statements", "References": [157670870]}, "2122489278": {"Year": 1991, "Title": "Single instruction stream parallelism is greater than two", "References": [60379886, 1131341566]}, "2153724229": {"Year": 1985, "Title": "MU6V: a parallel vector processing system", "References": [2626428507, 1131341566, 106390105]}, "2112640374": {"Year": 1991, "Title": "Implementing a cache for a high-performance GaAs microprocessor", "References": [193109227, 178916657, 60379886]}, "2127795402": {"Year": 2008, "Title": "Corona: System Implications of Emerging Nanophotonic Technology", "References": [1189675953, 97130795, 60379886, 180314335, 1126463254]}, "2133009808": {"Year": 1981, "Title": "A reconfigurable and fault-tolerant VLSI multiprocessor array", "References": [1131341566, 60379886]}, "2159785226": {"Year": 2005, "Title": "Increased Scalability and Power Efficiency by Using Multiple Speed Pipelines", "References": [60379886, 1134494671, 37538908, 157670870]}, "2161648335": {"Year": 2011, "Title": "Energy-efficient cache design using variable-strength error-correcting codes", "References": [83637746, 166990724, 4502562]}, "1993170654": {"Year": 1985, "Title": "The fifth generation computer systems projects (invited session)", "References": []}, "2159216681": {"Year": 2012, "Title": "LOT-ECC: localized and tiered reliability mechanisms for commodity memory systems", "References": [60379886, 59697426, 2624317935, 1131341566, 1153382799, 60379886, 54901669, 178916657, 60379886, 2534597628, 157670870]}, "2135144597": {"Year": 1997, "Title": "Memory-system design considerations for dynamically-scheduled processors", "References": [59697426, 193995496, 83637746, 81742775, 148324379, 1187904452, 50071195, 2755509037, 178916657, 60379886, 81742775, 186266167, 66039016, 148324379, 157146593, 185931187, 60379886, 60379886, 50071195, 60379886, 41449414, 148324379, 45155188]}, "2357918995": {"Year": 1998, "Title": "Retrospective: weak orderinga new definition", "References": [1198129048]}, "179843128": {"Year": 1998, "Title": "Dynamic Voltage Scaling and the Design of a Low-Power Microprocessor System", "References": [1120728542, 83637746]}, "2466675884": {"Year": 2017, "Title": "Maximizing CNN Accelerator Efficiency Through Resource Partitioning", "References": [1192710900, 1136755600, 1180662882, 1136691831]}, "2106864892": {"Year": 1991, "Title": "On the validity of trace-driven simulation for multiprocessors", "References": [193109227, 178916657, 54901669]}, "2132124177": {"Year": 1988, "Title": "Critical issues in mapping neural networks on message-passing multicomputers", "References": [60379886, 157670870]}, "2152893502": {"Year": 2010, "Title": "A new compression ratio prediction algorithm for hardware implementations of LZW data compression", "References": [81291924]}, "2514922251": {"Year": 2016, "Title": "ASIC clouds: specializing the datacenter", "References": [59697426, 60379886, 60379886, 1120728542, 1187904452, 193109227, 60379886]}, "2107699547": {"Year": 2012, "Title": "End-to-end sequential consistency", "References": [148324379, 148324379, 60379886, 1159477486, 60379886, 60379886]}, "2092265850": {"Year": 1979, "Title": "Experimental polyprocessor system (EPOS)\u2014operating system", "References": []}, "2032910896": {"Year": 1986, "Title": "Concert: design of a multiprocessor development system", "References": [178916657, 178916657]}, "2163769417": {"Year": 2001, "Title": "CryptoManiac: a fast flexible architecture for secure communication", "References": [1154737535, 54901669]}, "1966256430": {"Year": 1979, "Title": "Dynamic function exchanging mechanism in Poly-Processor system", "References": [60379886]}, "1976494130": {"Year": 2004, "Title": "Adaptive Cache Compression for High-Performance Processors", "References": [2534597628, 106390105, 106390105, 59697426, 59697426]}, "2157046074": {"Year": 2001, "Title": "Automated design of finite state machine predictors for customized processors", "References": [60379886, 182003359, 60379886]}, "2138153927": {"Year": 1992, "Title": "The impact of communication locality on large-scale multiprocessor performance", "References": [157146593, 103482838]}, "2171094122": {"Year": 1991, "Title": "Exploiting fine-grained parallelism through a combination of hardware and software techniques", "References": []}, "2139951364": {"Year": 1992, "Title": "Adjustable block size coherent caches", "References": [60379886, 1174091362, 60379886]}, "2123394501": {"Year": 1994, "Title": "Guarded execution and branch prediction in dynamic ILP processors", "References": []}, "2152695949": {"Year": 1997, "Title": "The interaction of software prefetching with ILP processors in shared-memory systems", "References": [60379886, 193109227, 148324379, 148324379, 157146593]}, "2112855172": {"Year": 2010, "Title": "Universal on-chip communication channel", "References": [2755509037, 59697426, 2754927700, 1143172275, 2623605732, 139392130]}, "1985036679": {"Year": 1993, "Title": "The performance of cache-coherent ring-based multiprocessors", "References": [1159477486, 60379886, 1155899826, 1155899826]}, "2149075803": {"Year": 2009, "Title": "Boosting single-thread performance in multi-core systems through fine-grain multi-threading", "References": [148324379, 60379886, 55818814, 60379886, 60379886, 2606469623, 1134494671]}, "2348915289": {"Year": 1981, "Title": "BFSrealization of a fault-tolerant architecture", "References": [178916657]}, "2697168059": {"Year": 2005, "Title": "Feature Selection by Evolutionary Computing: Application on Diagnosis by Pattern Recognition Approach", "References": []}, "2167847120": {"Year": 1994, "Title": "Branch with masked squashing in superpipelined processors", "References": []}, "1980413220": {"Year": 1973, "Title": "Simulation exercises for computer architecture education", "References": []}, "2052887509": {"Year": 2007, "Title": "Examining ACE analysis reliability estimates using fault-injection", "References": [1134494671]}, "1990137355": {"Year": 1985, "Title": "Models for use in the design of macro-pipelined parallel processors", "References": []}, "1990213943": {"Year": 1991, "Title": "Chaos router: architecture and performance", "References": [63392143]}, "1977809552": {"Year": 2013, "Title": "Safety-Oriented Software Architecture Design Approach", "References": [1182002732]}, "2066319051": {"Year": 2013, "Title": "DNA-based molecular architecture with spatially localized components", "References": [3880285, 3880285, 53860259, 3880285, 137773608, 143846845, 202193212, 137773608, 59697426, 101766102, 2755562801, 3880285, 7822423, 145476921]}, "183824393": {"Year": 1997, "Title": "The SGI Origin 2000: A CCNUMA highly Scaleble Server", "References": []}, "2096013455": {"Year": 1989, "Title": "Characteristics Of Performance-Optimal Multi-level Cache Hierarchies", "References": [1155899826, 157921468]}, "2059921100": {"Year": 2012, "Title": "A novel soft error hardened latch design in 90nm CMOS", "References": [37538908, 1189675953, 14279044]}, "1983791947": {"Year": 1989, "Title": "A Type Driven Hardware Engine For Prolog Clause Retrieval Over A Large Knowledge Base", "References": [1201110412]}, "2096979530": {"Year": 2010, "Title": "Hardware-based Reliability Tree (HRT) for fault tree analysis", "References": [133646729, 2622034370]}, "1967510296": {"Year": 2013, "Title": "Application of Network Program Technique in Software Development and Management", "References": []}, "2040066151": {"Year": 2012, "Title": "Profile-guided application partitioning for heterogeneous reconfigurable platforms", "References": [157670870, 1187904452, 1121227772]}, "2102480715": {"Year": 2000, "Title": "Transient fault detection via simultaneous multithreading", "References": [59697426, 157670870, 60379886, 1155899826, 157670870, 1150919317, 157670870, 157670870, 2754640668, 59697426]}, "2128717053": {"Year": 2011, "Title": "Demand-driven software race detection using hardware performance counters", "References": [60379886, 1126329156, 112708030, 50071195, 60379886, 2625429767, 148324379, 112676551, 148324379, 60379886, 193109227, 1134494671, 148324379, 1191753779]}, "2050893945": {"Year": 1998, "Title": "Retrospective: the Cedar system", "References": []}, "2134385063": {"Year": 1988, "Title": "A simulation study of two-level caches", "References": [1131341566, 60379886, 157670870]}, "2792298937": {"Year": 2017, "Title": "Towards a robust and efficient EM based authentication of FPGA against counterfeiting and recycling", "References": []}, "1984665654": {"Year": 2013, "Title": "An Experience-Feedback Algorithm of D-S Evidence Theory", "References": []}, "1987373094": {"Year": 1983, "Title": "Switching strategies in a class of packet switching networks", "References": [157670870]}, "2092066514": {"Year": 1979, "Title": "Packet switching in banyan networks", "References": []}, "2001745500": {"Year": 2013, "Title": "Design and Practice for National Fitness Network Consultation System", "References": []}, "2132883407": {"Year": 2010, "Title": "Extrinsic and intrinsic text cloning", "References": [60379886, 148324379, 60379886, 60379886]}, "2167362358": {"Year": 2010, "Title": "Performance characteristics of explicit superpage support", "References": []}, "2095739209": {"Year": 2009, "Title": "End-to-end performance forecasting: finding bottlenecks before they happen", "References": [50071195]}, "2069334575": {"Year": 1978, "Title": "Architectural features of CASSM: A Context Addressed Segment Sequential Memory", "References": [90119964, 2758340722]}, "2128709524": {"Year": 2011, "Title": "Fighting fire with fire: modeling the datacenter-scale effects of targeted superlattice thermal management", "References": [1126329156, 1128132410, 2734667515, 2534597628, 143744711, 178916657, 97130795, 7822423]}, "2022566057": {"Year": 1975, "Title": "HMO, a hardware microcode optimizer", "References": []}, "1972578169": {"Year": 2003, "Title": "Performance analysis of the Alpha 21364-based HP GS1280 multiprocessor", "References": [60379886, 186266167]}, "2073783742": {"Year": 1973, "Title": "Interconnecting a distributed processor system for avionics", "References": [2626428507]}, "2075747496": {"Year": 1992, "Title": "Performance evaluation of disk subsystems", "References": []}, "2075810806": {"Year": 1973, "Title": "Design of a fully variable-length structured minicomputer", "References": []}, "2146173591": {"Year": 2001, "Title": "Execution-based prediction using speculative slices", "References": [60379886, 1136691831, 59697426, 1126329156]}, "2168923722": {"Year": 2009, "Title": "Spatio-temporal memory streaming", "References": [60379886, 1126329156, 139930977]}, "2046137708": {"Year": 1981, "Title": "A multi-user data flow architecture", "References": []}, "2145478502": {"Year": 1973, "Title": "Increasing hardware complexity\u2014a challenge to computer architecture education", "References": [17910731, 103482838, 103482838]}, "1969489929": {"Year": 1999, "Title": "Performance of image and video processing with general-purpose processors and media ISA extensions", "References": [1164519180, 178916657, 83637746]}, "1982238772": {"Year": 1998, "Title": "Branch prediction based on universal data compression algorithms", "References": [4502562, 4502562, 47508943, 148324379, 196647941]}, "2169691285": {"Year": 1988, "Title": "Analysis of bus hierarchies for multiprocessors", "References": [178916657, 157670870]}, "2163255067": {"Year": 2000, "Title": "HLS: combining statistical and symbolic simulation to guide microprocessor designs", "References": []}, "2162838417": {"Year": 2008, "Title": "Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems", "References": [60379886, 54901669, 103482838, 2537594308, 60379886, 59697426, 59697426]}, "2066742270": {"Year": 1975, "Title": "Design study of an avionics navigation microcomputer", "References": []}, "2061995633": {"Year": 2013, "Title": "Cryptographic system implementations", "References": []}, "2058878250": {"Year": 1992, "Title": "Integrated computer architecture development system", "References": []}, "2020182541": {"Year": 1978, "Title": "DIRECT - a multiprocessor organization for supporting relational data base management systems", "References": [2755927266, 6756005, 60379886, 90119964]}, "2066267475": {"Year": 2013, "Title": "Application of ID3 Algorithm in the Analysis of Satellite Telemetry Data", "References": []}, "1978301594": {"Year": 2015, "Title": "The load slice core microarchitecture", "References": [1126329156, 60379886, 1153382799, 59697426, 60379886]}, "2127889693": {"Year": 2010, "Title": "Timetraveler: exploiting acyclic races for optimizing memory race recording", "References": [60379886, 60379886, 178916657, 60379886, 103482838, 60379886]}, "2032945467": {"Year": 2013, "Title": "Robust architectural support for transactional memory in the power architecture", "References": [148324379, 148324379, 148324379, 59697426, 1192165265]}, "2169223000": {"Year": 2002, "Title": "Queue pair IP: a hybrid architecture for system area networks", "References": [54901669, 148324379, 106296714, 1143723981, 66039016, 66039016, 50071195, 62238642]}, "2143535196": {"Year": 2003, "Title": "The Jrpm system for dynamically parallelizing Java programs", "References": []}, "2008846376": {"Year": 1975, "Title": "Concepts of the MATHILDA system", "References": [81742775]}, "2051789131": {"Year": 1987, "Title": "Correct memory operation of cache-based multiprocessors", "References": [157670870, 157670870]}, "5789143": {"Year": 1999, "Title": "Accelerating shared virtual memory using commodity ni support to avoid asynchronous message handling", "References": []}, "2131081741": {"Year": 2010, "Title": "Energy-performance tradeoffs in processor architecture and circuit design: a marginal cost analysis", "References": [83637746, 1128132410, 59697426]}, "2112405826": {"Year": 1991, "Title": "OHMEGA : a VLSI superscalar processor architecture for numerical applications", "References": [2754362366, 1155899826, 157670870, 60379886, 1189675953, 157670870, 60379886, 60379886]}, "2134782496": {"Year": 2009, "Title": "Thread motion: fine-grained power management for multi-core systems", "References": [1134494671, 1126329156, 59697426]}, "2789801318": {"Year": 2017, "Title": "Bamshad: A JIT compiler for running Java stream APIs on heterogeneous environments", "References": []}, "2098625517": {"Year": 2003, "Title": "Effective ahead pipelining of instruction block address generation", "References": [59697426, 60379886, 1126329156]}, "1578902798": {"Year": 1989, "Title": "Weak ordering- a new definition and some implications", "References": [157670870, 60379886, 1155899826, 106390105, 178916657, 1162793720, 1155899826]}, "2131413854": {"Year": 2008, "Title": "3D-Stacked Memory Architectures for Multi-core Processors", "References": []}, "2513721464": {"Year": 2016, "Title": "Transparent offloading and mapping (TOM): enabling programmer-transparent near-data processing in GPU systems", "References": [1186985151, 1189675953, 62003192, 148324379, 148324379, 1176176731, 59697426, 59697426, 1176176731, 2626326608, 1134494671, 59697426, 1183230087, 148324379]}, "1991881938": {"Year": 1995, "Title": "Boosting the performance of hybrid snooping cache protocols", "References": [60379886, 60379886, 1150208541]}, "1999339108": {"Year": 1985, "Title": "PIPE: a VLSI decoupled architecture", "References": [178916657, 68686220, 157670870, 103482838, 157670870, 106390105]}, "2171788919": {"Year": 1988, "Title": "Solving partial differential equations in a data-driven multiprocessor environment", "References": [157670870]}, "2084256899": {"Year": 1978, "Title": "An approach to a fault-tolerant system architecture", "References": []}, "2162788247": {"Year": 2005, "Title": "Near-Optimal Worst-Case Throughput Routing for Two-Dimensional Mesh Networks", "References": [60379886, 59697426, 139349430, 60379886, 186266167, 1187904452]}, "2071190920": {"Year": 2013, "Title": "Two-Dimensional Barcode Image Super-Resolution Reconstruction Via Sparse Representation", "References": []}, "2142455450": {"Year": 2013, "Title": "Simulation and Application of Urban intersection traffic flow model", "References": []}, "2128830021": {"Year": 2014, "Title": "Race logic: a hardware acceleration for dynamic programming algorithms", "References": [178916657, 60379886, 157670870, 73404582, 73404582]}, "2096690870": {"Year": 1992, "Title": "Performance evaluation of a decoded instruction cache for variable instruction-length computers", "References": []}, "2134248712": {"Year": 2012, "Title": "Modeling, evaluation and mitigation of SEU error in three-dimensional FPGAs", "References": [1164253245, 73404582, 1136755600]}, "2625103132": {"Year": 2017, "Title": "CHARSTAR: Clock Hierarchy Aware Resource Scaling in Tiled ARchitectures", "References": [148324379, 83637746, 59697426, 37538908, 148324379, 60379886, 60379886, 178916657, 1164762582, 1126329156, 54901669, 1120728542, 59697426, 60379886]}, "2138483739": {"Year": 1996, "Title": "Evaluation of Design Alternatives for a Multiprocessor Microprocessor", "References": [1131341566, 1126329156, 1131341566, 60379886, 2626314745]}, "2064283307": {"Year": 1976, "Title": "A microprocessor oriented data acquisition and control system for power system control", "References": []}, "1964332568": {"Year": 2015, "Title": "MiSAR: minimalistic synchronization accelerator with resource overflow management", "References": [60379886, 60379886, 193109227, 2606469623, 1159477486, 60379886, 1126463254]}, "2116425892": {"Year": 1992, "Title": "The DASH prototype: implementation and performance", "References": [178916657]}, "2171068432": {"Year": 2011, "Title": "Kilo-NOC: a heterogeneous network-on-chip architecture for scalability and service guarantees", "References": [59697426, 60379886, 178916657, 60379886, 1134494671, 59697426]}, "2165836188": {"Year": 1999, "Title": "Effective jump-pointer prefetching for linked data structures", "References": [50071195, 103482838, 59697426]}, "2087928194": {"Year": 2012, "Title": "ParSA: Parallel simulated annealing placement algorithm for multi-core systems", "References": [1136755600, 1137823534]}, "2081623927": {"Year": 1973, "Title": "Comments on capabilities, limitations and \u201ccorrectness\u201d of Petri nets", "References": [50071195]}, "2006054085": {"Year": 2013, "Title": "In-order delivery approach for 3D NoCs", "References": [28293273, 1159443246, 1122418201, 1135705775, 59697426]}, "2518281301": {"Year": 2016, "Title": "ISAAC: a convolutional neural network accelerator with in-situ analog arithmetic in crossbars", "References": [1126329156, 1187904452, 1187904452, 60379886, 1137823534, 1128043032, 60379886, 83637746, 1170695740, 1128953550, 1161424158, 2597175965, 123019304, 64187185, 60379886, 106296714, 1180662882, 185806230, 1126329156]}, "106792839": {"Year": 1987, "Title": "Proceedings of the 14th annual international symposium on Computer architecture", "References": []}, "2159717773": {"Year": 1991, "Title": "Data prefetching in multiprocessor vector cache memories", "References": [157146593, 157921468, 112676551]}, "2126833317": {"Year": 1990, "Title": "A new approach to fast control of r/sup 2/*r/sup 2/ 3-stage Benes networks of r*r crossbar switches", "References": []}, "2100692617": {"Year": 1992, "Title": "Tradeoffs in supporting two page sizes", "References": [60379886]}, "2156263417": {"Year": 2002, "Title": "Efficient dynamic scheduling through tag elimination", "References": [1120728542]}, "2025177582": {"Year": 2007, "Title": "Flattened butterfly: a cost-efficient topology for high-radix networks", "References": [2606469623, 59697426, 83637746, 1191753779, 118992489, 1126463254]}, "2001585729": {"Year": 1983, "Title": "A data driven system based on a microprogrammed processor module", "References": [81587429]}, "2134107175": {"Year": 1999, "Title": "Using network interface support to avoid asynchronous protocol processing in shared virtual memory systems", "References": [148324379, 193109227, 60379886, 60379886, 148324379, 50071195, 1126463254, 60379886, 2606469623, 2606469623, 59697426, 32326811, 1136691831, 1131589359, 157146593, 60379886]}, "1537107837": {"Year": 1976, "Title": "Traversing Binary Tree Structures with Shift Register Memories.", "References": []}, "2626811727": {"Year": 2017, "Title": "Chasing Away RAts: Semantics and Evaluation for Relaxed Atomics on Heterogeneous Systems", "References": [148324379, 163326656, 59697426, 59697426, 60379886, 1198129048, 60379886]}, "2093300524": {"Year": 2013, "Title": "A code generation method for system-level synthesis on ASIC, FPGA and manycore CGRA", "References": [2623605732]}, "2084185661": {"Year": 1985, "Title": "The SYNAPSE N+1 System: architectural characteristics and performance data of a tightly-coupled multiprocessor system", "References": [2764874868, 157921468]}, "2103670614": {"Year": 2011, "Title": "FabScalar: composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template", "References": [148324379, 1126329156, 1147218201, 1134494671, 1126329156, 60379886, 60379886, 106390105, 60379886]}, "1964881334": {"Year": 2013, "Title": "Hyperspectral Remote Sensing Images Classification Method Based on Learned Dictionary", "References": [141808269, 168680287]}, "2115592923": {"Year": 1989, "Title": "An Architecture Framework For Application-specific And Scalable Architectures", "References": [103482838]}, "2103498248": {"Year": 2010, "Title": "Reducing cache power with low-cost, multi-bit error-correcting codes", "References": [59697426, 1120728542, 2624381848, 1126329156, 2624024286, 55818814, 60379886, 2754119650, 106390105, 37538908]}, "2166844173": {"Year": 2013, "Title": "On the feasibility of online malware detection with performance counters", "References": [6725529, 166774750, 1198121106, 2756415675, 2757655342, 59697426]}, "2138480754": {"Year": 1991, "Title": "IMPACT: An Architectural Framework for Multiple-Instruction-Issue Processors Scott A. Mahlke Williani Y. Chen N ancy J. Worter Wen-niei W. Hwu", "References": [157670870, 81742775, 81742775]}, "2160679354": {"Year": 2010, "Title": "Separating conflict misses to reduce miss-rate of caches through an unified replacement policy", "References": [148324379, 60379886]}, "1976975048": {"Year": 1977, "Title": "The architecture of an ALGOL 60 computer implemented with distributed processors", "References": []}, "2004301625": {"Year": 2013, "Title": "A hardware evaluation of cache partitioning to improve utilization and energy-efficiency while preserving responsiveness", "References": [1126329156, 1126329156, 1126329156, 148324379]}, "2120114655": {"Year": 1988, "Title": "The performance potential of multiple functional unit processors", "References": []}, "2013290259": {"Year": 1992, "Title": "Analysis of multithreaded microprocessors under multiprogramming", "References": []}, "1988608967": {"Year": 2015, "Title": "Multiple clone row DRAM: a low latency and area optimized DRAM", "References": []}, "2029577083": {"Year": 2010, "Title": "High performance cache replacement using re-reference interval prediction (RRIP)", "References": [2626789869, 59697426, 148324379, 2625747718, 1134494671, 59697426, 59697426, 59697426, 59697426, 59697426, 1126329156]}, "2116097244": {"Year": 1992, "Title": "Instruction-level parallelism in Prolog: analysis and architectural support", "References": [60379886, 59697426, 60379886]}, "2087748208": {"Year": 2013, "Title": "The Phoenix-based Parallel Algorithm for Constructing Extremal Graphs", "References": [1203869711, 1127325140]}, "2026320578": {"Year": 2010, "Title": "A case for FAME: FPGA architecture model execution", "References": [2754119650, 2760795671, 1171922823, 178916657, 54901669, 1134494671, 60379886]}, "2172007852": {"Year": 1990, "Title": "Fast Prolog with an extended general purpose architecture", "References": []}, "2170806963": {"Year": 2003, "Title": "A highly configurable cache architecture for embedded systems", "References": []}, "2008451057": {"Year": 2009, "Title": "Dynamic performance tuning for speculative threads", "References": [157670870, 1126329156, 60379886, 132140910, 182003359, 60379886, 1126329156, 60379886, 148521650, 148324379, 106296714, 1136691831, 1129667634]}, "2005522813": {"Year": 2010, "Title": "Resistive computation: avoiding the power wall with low-leakage, STT-MRAM based computing", "References": [2624381848, 83637746, 1187904452, 60379886, 1147218201, 59697426, 103895331]}, "2038738562": {"Year": 1986, "Title": "Fast object-oriented procedure calls: lessons from the Intel 432", "References": [60379886, 60379886, 60379886, 6725529]}, "2155759663": {"Year": 1992, "Title": "Futurebus+ as an I/O bus: profile B", "References": []}, "2173730676": {"Year": 1984, "Title": "A low-overhead coherence solution for multiprocessors with private cache memories", "References": [157921468]}, "2096329363": {"Year": 1994, "Title": "Exploring the design space for a shared-cache multiprocessor", "References": [193109227, 66124381, 2624024286, 60379886, 60379886, 60379886, 59697426]}, "2269274918": {"Year": 2002, "Title": "Proceedings of the 29th annual international symposium on Computer architecture", "References": []}, "2025613403": {"Year": 1999, "Title": "Tolerating late memory traps in ILP processors", "References": [60379886, 60379886, 60379886, 1164519180, 59697426, 1155899826, 50071195]}, "2118826546": {"Year": 2013, "Title": "Microarchitectural mechanisms to exploit value structure in SIMT architectures", "References": [60379886, 45584542, 59697426]}, "2069342860": {"Year": 1988, "Title": "Flagship: a parallel architecture for declarative programming", "References": []}, "2000275481": {"Year": 1973, "Title": "Structure of digital system description languages", "References": []}, "2166383066": {"Year": 1988, "Title": "Measuring VAX 8800 performance with a histogram hardware monitor", "References": [193109227, 60379886, 60379886]}, "2099912705": {"Year": 2015, "Title": "Stash: have your scratchpad and cache it too", "References": [1120728542, 60379886, 59697426, 1120728542]}, "2163168517": {"Year": 2014, "Title": "Increasing off-chip bandwidth in multi-core processors with switchable pins", "References": [60379886, 59697426]}, "2150953684": {"Year": 1997, "Title": "The design and analysis of a cache architecture for texture mapping", "References": [1164321581, 105380075, 60379886, 60379886, 131921510, 2764874868, 1164321581, 105380075, 94821547, 105380075, 2754362366]}, "2165735797": {"Year": 1997, "Title": "Run-time Adaptive Cache Hierarchy Via Reference Analysis", "References": [60379886, 2606469623]}, "2105900173": {"Year": 2007, "Title": "BulkSC: bulk enforcement of sequential consistency", "References": [60379886, 60379886, 60379886, 17643076, 60379886, 1155899826]}, "2103474567": {"Year": 1988, "Title": "Trade-offs between devices and paths in achieving disk interleaving", "References": [155959304, 157670870]}, "2511863748": {"Year": 2016, "Title": "RelaxFault memory repair", "References": [59697426, 2621433118, 1126329156, 148324379, 1153382799, 1187160151, 2625577850, 2624381848, 59697426, 1200222865, 1126329156]}, "2508829112": {"Year": 2016, "Title": "DRAF: a low-power DRAM-based reconfigurable acceleration fabric", "References": [83637746, 10581796, 60379886, 60379886, 112809824, 1171922823, 1176176731, 59697426]}, "2020515656": {"Year": 1982, "Title": "Resource allocation in rectangular SW banyans", "References": [191798613, 157670870, 157670870]}, "2111154193": {"Year": 1993, "Title": "The Chinese remainder theorem and the prime memory system", "References": [157670870, 157670870, 157670870, 157670870]}, "2025609044": {"Year": 1986, "Title": "On coupling many small systems for transaction processing", "References": [112676551, 157670870, 178916657, 60379886]}, "1480268964": {"Year": 2013, "Title": "Improving Lightly Supervised Training for Broadcast Transcription", "References": [91252481, 1177287137, 2606697348, 91252481]}, "2171574202": {"Year": 1987, "Title": "Instruction issue logic for high-performance, interruptable pipelined processors", "References": [60379886, 178916657, 106390105, 103482838, 1131341566]}, "2135232880": {"Year": 2012, "Title": "Scale-out processors", "References": [1134494671, 1183230087, 148324379, 60379886, 185367456, 1183230087]}, "2136572251": {"Year": 1988, "Title": "The Wisconsin multicube: a new large-scale cache-coherent multiprocessor", "References": [157670870, 186266167]}, "2170964709": {"Year": 1992, "Title": "Memory management support for tiled array organization", "References": [157921468, 105380075]}, "2403156468": {"Year": 1979, "Title": "Design Issues in the Development of a Modular Mutliprocessor Communications Network.", "References": []}, "2000915309": {"Year": 1983, "Title": "On the working set concept for data-flow machines", "References": [157670870]}, "2062575423": {"Year": 1985, "Title": "Performance of a message-based multiprocessor", "References": []}, "2167399819": {"Year": 2011, "Title": "Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators", "References": [178916657, 2758340722, 59697426, 45584542, 59697426, 178916657, 1134494671]}, "2112143545": {"Year": 2007, "Title": "MetaTM/TxLinux: transactional memory for an operating system", "References": [103482838, 148324379, 21029587, 148324379, 50071195, 59697426, 2534597628]}, "2119077081": {"Year": 1997, "Title": "Target prediction for indirect jumps", "References": [157670870, 106390105, 148324379, 1160032607]}, "2018235065": {"Year": 1986, "Title": "On the use of registers vs. cache to minimize memory traffic", "References": [148324379, 178916657, 106390105, 148324379]}, "2002436356": {"Year": 2009, "Title": "Internet-scale service infrastructure efficiency", "References": []}, "2164851674": {"Year": 1992, "Title": "Comparative performance evaluation of cache-coherent NUMA and COMA architectures", "References": [157670870, 60379886, 60379886]}, "2118383989": {"Year": 2000, "Title": "Selective, accurate, and timely self-invalidation using last-touch prediction", "References": [127064296, 60379886, 60379886, 1136691831, 59697426, 60379886, 59697426]}, "2107529624": {"Year": 2010, "Title": "Conflict exceptions: simplifying concurrent language semantics with precise hardware exceptions for data-races", "References": [60379886, 50071195, 157670870, 60379886, 148324379]}, "2164466478": {"Year": 2011, "Title": "Benefits and limitations of tapping into stored energy for datacenters", "References": [1126329156, 50071195, 106296714, 1151161434, 1134494671]}, "2593907298": {"Year": 2014, "Title": "Interspeech-2014, Singapore, September 14-18, 2014", "References": []}, "2606722458": {"Year": 2017, "Title": "In-Datacenter Performance Analysis of a Tensor Processing Unit", "References": [2597173376, 2597175965, 178916657, 154644082, 1186985151, 2596710496, 60379886]}, "2170475078": {"Year": 1989, "Title": "Inexpensive Implementations Of Set-Associativity", "References": [157670870, 60379886, 100460328, 178916657, 60379886]}, "2147188933": {"Year": 1998, "Title": "Dynamic history-length fitting: a third level of adaptivity for branch prediction", "References": [60379886, 59697426, 81742775, 60379886]}, "2019558507": {"Year": 2013, "Title": "An adaptive temperature threshold schema for dynamic thermal management of multi-core processors", "References": []}, "1965960197": {"Year": 1977, "Title": "Hardware/software tradeoffs in a variable word width, variable queue length buffer memory", "References": []}, "2104283712": {"Year": 2008, "Title": "MIRA: A Multi-layered On-Chip Interconnect Router Architecture", "References": [60379886, 178916657, 1126329156, 54901669, 1186985151, 60379886, 106296714, 1126463254]}, "2129482816": {"Year": 2007, "Title": "Raksha: a flexible information flow architecture for software security", "References": [1126329156, 148324379, 2537594308, 1180274659]}, "2092044392": {"Year": 2010, "Title": "Accelerating agent-based ecosystem models using the cell broadband engine", "References": [2626326608, 1136691831, 1191753779, 142305363, 9314624, 1137878512, 50071195]}, "2100913437": {"Year": 1996, "Title": "Memory Bandwidth Limitations of Future Microprocessors", "References": [60379886, 1126329156, 54901669, 59697426, 157670870, 2606469623, 1174091362, 1131341566]}, "51378217": {"Year": 2002, "Title": "The optimal useful logic depth per pipeline stages is 6--8 fo4", "References": []}, "2004791977": {"Year": 2012, "Title": "Radix-10 addition with radix-1000 encoding of decimal operands", "References": [157670870, 106390105, 157670870, 103482838, 2756196968]}, "2062641443": {"Year": 1986, "Title": "On design of rotary array communication and wavefront-driven algorithms for solving large-scale band-limited matrix equations", "References": [157921468]}, "2081883574": {"Year": 2011, "Title": "DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip", "References": [59697426, 59697426, 196647941, 962203723, 157670870, 1186985151, 59697426, 97130795, 97130795, 1187904452, 1183230087, 60379886, 1137827009, 60379886]}, "2004572160": {"Year": 1986, "Title": "A new string search hardware architecture for VLSI", "References": [178916657, 6756005]}, "2033070950": {"Year": 1983, "Title": "LIPP - a SIMD multiprocessor architecture for image processing", "References": []}, "2518511512": {"Year": 2016, "Title": "Neurocube: a programmable digital neuromorphic architecture with high-density 3D memory", "References": [60379886, 26056741, 157670870, 1183230087, 1158167855, 60379886]}, "111151184": {"Year": 2002, "Title": "Detailed Design and Implementation of Redundant Multithreading Alternatives", "References": []}, "1988962335": {"Year": 1985, "Title": "Analyzing multiple register sets", "References": []}, "2138661001": {"Year": 2010, "Title": "Rethinking DRAM design and organization for energy-constrained multi-cores", "References": [101476356, 60379886, 60379886, 1187904452, 60379886, 60379886, 60379886, 54901669]}, "2139443421": {"Year": 1991, "Title": "Classification and performance evaluation of instruction buffering techniques", "References": [193109227, 157670870, 60379886]}, "2080393366": {"Year": 1973, "Title": "Happe Honeywell Associative Parallel Processing Ensemble", "References": []}, "2163497835": {"Year": 2013, "Title": "An ontology based agile C2 organization model", "References": [9536269]}, "2036627877": {"Year": 1996, "Title": "DCD --- Disk Caching Disk: A New Approach for Boosting I/O Performance", "References": [157921468, 50071195, 87725633, 193109227]}, "1979070264": {"Year": 1979, "Title": "An architecture with many operand registers to efficiently execute block-structured languages", "References": [122199241, 106390105]}, "2050273835": {"Year": 1998, "Title": "Retrospective: characterization of processor performance in the VAX-11/780", "References": []}, "2072459344": {"Year": 1979, "Title": "Simulation experiments of a tree organized multicomputer", "References": [125775545]}, "2128452435": {"Year": 2009, "Title": "Application-aware deadlock-free oblivious routing", "References": [97130795, 1126329156, 60379886, 1159443246, 97130795, 1155899826, 1159477486, 2754330098, 178916657, 97130795, 1159477486, 1159443246]}, "2133258261": {"Year": 2014, "Title": "Avoiding core's DUE & SDC via acoustic wave detectors and tailored error containment and recovery", "References": [1187160151, 1126329156, 1126329156, 106390105, 59697426, 1187160151, 59697426, 2622339228, 128536549, 1164253245, 1126329156]}, "1994439893": {"Year": 1998, "Title": "Exploiting fine-grain thread level parallelism on the MIT multi-ALU processor", "References": [148324379, 186357190, 32326811, 60379886]}, "2024612992": {"Year": 2009, "Title": "Performance and power of cache-based reconfigurable computing", "References": [1174091362, 106296714, 45584542, 1191753779, 1136755600]}, "1971494936": {"Year": 1988, "Title": "Performance evaluation of on-chip register and cache organizations", "References": [1164762582, 60379886, 60379886, 1164472673, 60379886, 193109227, 1131341566, 103482838, 60379886, 178916657]}, "2149538119": {"Year": 2009, "Title": "SigRace: signature-based data race detection", "References": [148324379, 60379886, 1126329156, 59697426, 60379886, 148324379]}, "2160983664": {"Year": 2008, "Title": "Atom-Aid: Detecting and Surviving Atomicity Violations", "References": [60379886, 148324379, 1126329156, 50071195]}, "2000206062": {"Year": 1984, "Title": "Joint encryption and error correction schemes", "References": [157670870]}, "2000600995": {"Year": 1992, "Title": "A partitioned translation lookaside buffer approach to reducing address bandwith (abstract)", "References": []}, "2111880608": {"Year": 2002, "Title": "The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays", "References": [83637746, 59697426, 3582665, 60379886]}, "2130811714": {"Year": 2008, "Title": "Using Hardware Memory Protection to Build a High-Performance, Strongly-Atomic Hybrid Transactional Memory", "References": [1126329156, 148324379, 178916657, 17643076, 60379886]}, "2072229970": {"Year": 1979, "Title": "Architectural implications of abstract data type implementation", "References": [103482838, 2626428507, 8351582, 157921468]}, "1974235566": {"Year": 1982, "Title": "The heap/substitution concept - an implementation of functional operations on data structures for a reduction machine", "References": []}, "2142501881": {"Year": 2006, "Title": "Program Demultiplexing: Data-flow based Speculative Parallelization of Methods in Sequential Programs", "References": [128250343, 60379886, 1126329156, 60379886, 148324379, 148324379, 157670870, 59697426, 59697426, 1126329156, 59697426, 178916657, 178916657, 60379886, 157670870, 1174403976, 112418432, 60379886, 103482838, 148324379, 1155899826, 1191753779, 106296714, 2754650055, 60379886, 97130795]}, "2124157181": {"Year": 1990, "Title": "Trace-driven simulations for a two-level cache design in open bus systems", "References": [157670870]}, "2032843575": {"Year": 1998, "Title": "Retrospective: memory consistency and event ordering in scalable shared-memory multiprocessors", "References": [60379886, 50071195, 50071195]}, "1964750864": {"Year": 1987, "Title": "Branch folding in the CRISP microprocessor: reducing branch delay to zero", "References": [60379886, 1131341566]}, "1974120505": {"Year": 2009, "Title": "A memory system design framework: creating smart memories", "References": [60379886, 59697426, 59697426, 157670870, 60379886]}, "2153368178": {"Year": 1999, "Title": "Scaling application performance on a cache-coherent multiprocessors", "References": [60379886, 97130795]}, "2070595948": {"Year": 1992, "Title": "Revisit the case for direct-mapped chaches: a case for two-way set-associative level-two caches", "References": []}, "2117747343": {"Year": 2004, "Title": "Techniques to Reduce the Soft Error Rate of a High-Performance Microprocessor", "References": [1187160151, 1187160151, 60379886, 178916657, 1187160151, 60379886, 14279044, 1187160151, 2754640668, 59697426, 59697426, 2624024286, 1120728542, 148324379, 1188756767]}, "2155509874": {"Year": 2005, "Title": "An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors", "References": [1128132410]}, "1975329330": {"Year": 1978, "Title": "Analysis of a multiprocessor system with a shared bus", "References": []}, "2165824627": {"Year": 2013, "Title": "VIRE and Recursive-Verify Based RFID Location Algorithm", "References": [2621467125]}, "1538055916": {"Year": 2005, "Title": "An Evaluation of the Scalable GigaNetIC Architecture for Access Networks", "References": [1138909778]}, "2100716549": {"Year": 1988, "Title": "Parallel architecture for OPS5", "References": [178916657]}, "2063520155": {"Year": 1998, "Title": "Retrospective: a study of branch prediction strategies", "References": []}, "2014301154": {"Year": 1975, "Title": "Architectural advances of the space shuttle orbiter avionics computer system", "References": []}, "1524287380": {"Year": 1984, "Title": "Combining Speed with Alpha-Particle Induced Memory Error Tolerance in a Large Boolean Vector Machine (Extended Abstract).", "References": []}, "2051416929": {"Year": 1986, "Title": "ATUM: a new technique for capturing address traces using microcode", "References": [193109227, 60379886, 60379886]}, "2033925885": {"Year": 1984, "Title": "Instruction issue logic for pipelined supercomputers", "References": [106390105, 106390105]}, "2153025112": {"Year": 2006, "Title": "A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks", "References": [1187904452, 1126329156, 59697426, 59697426, 157146593, 97130795, 59697426, 68686220, 1138909778, 106296714, 1126329156, 1187904452, 54901669, 1137823534, 60379886]}, "2141422029": {"Year": 2010, "Title": "Performance evaluation of unicast and multicast communication in three-dimensional mesh architectures", "References": [1137423278, 1191753779]}, "2087501227": {"Year": 1983, "Title": "A data flow processor array system: Design and analysis", "References": [2626428507, 106296714]}, "2122116521": {"Year": 1991, "Title": "Multi-threaded vectorization", "References": [148324379]}, "2147002477": {"Year": 2011, "Title": "Moguls: a model to explore the memory hierarchy for bandwidth improvements", "References": [60379886, 60379886, 2626326608, 59697426]}, "2109515201": {"Year": 2010, "Title": "Thread tailor: dynamically weaving threads together for efficient, adaptive parallel applications", "References": [148324379, 2626326608, 148324379, 41449414, 127472826]}, "2021071988": {"Year": 2012, "Title": "Design and analysis of a new sub-threshold DTMOS SRAM cell structure", "References": [83637746, 83637746]}, "157419958": {"Year": 2000, "Title": "Acoustical analysis of spectral and temporal changes in emotional speech", "References": [173952958]}, "2019383731": {"Year": 1979, "Title": "FLATS, a machine for numerical, symbolic and associative computing", "References": [147953040, 103482838, 118992489]}, "2088613196": {"Year": 1973, "Title": "Computer architecture courses in electrical engineering departments", "References": [68686220]}, "2088702391": {"Year": 2010, "Title": "An intra-chip free-space optical interconnect", "References": [149016011, 60379886, 2606469623, 59697426, 1192710900, 192705446, 103482838, 180314335, 157146593, 157146593, 120392215, 68686220, 1159443246, 157146593, 134390580, 179886003, 105243760]}, "2169315529": {"Year": 2014, "Title": "GangES: gang error simulation for hardware resiliency evaluation", "References": [1187160151, 1187904452, 59697426, 148324379, 1187160151, 1165622107, 60379886, 1134494671, 1186985151, 148324379, 59697426, 50071195, 133795288]}, "2111276854": {"Year": 2008, "Title": "From Speculation to Security: Practical and Efficient Information Flow Tracking Using Speculative Hardware", "References": [1195398546, 2759880100, 148324379, 1160213847]}, "1985981909": {"Year": 1982, "Title": "A control processor for a reconfigurable array computer", "References": [2626428507, 2626428507, 1131341566, 157670870, 157670870, 157670870, 60379886, 157670870]}, "2020515441": {"Year": 2015, "Title": "BlueDBM: an appliance for big data analytics", "References": [1175089206, 60379886, 1136691831, 50071195, 157670870]}, "1991579344": {"Year": 1976, "Title": "Hardware support for inter-process communication and processor sharing", "References": [103482838]}, "2150759302": {"Year": 2006, "Title": "Reducing Startup Time in Co-Designed Virtual Machines", "References": [60379886, 1129667634, 1129667634, 59697426, 1129667634]}, "2087891598": {"Year": 1978, "Title": "Rotating memory processors for the matching of complex textual patterns", "References": []}, "2100720297": {"Year": 1997, "Title": "The SGI Origin: a ccNUMA highly scalable server", "References": [1162450063, 60379886]}, "1973957252": {"Year": 1981, "Title": "Optimal processor interconnection topologies", "References": [2626428507, 60379886, 60379886, 1131341566]}, "2003273859": {"Year": 1976, "Title": "A multimicroprocessor approach to numerical analysis: An application to gaming problems", "References": []}, "2115173506": {"Year": 2012, "Title": "Setting an error detection infrastructure with low cost acoustic wave detectors", "References": [2622339228, 131663046, 148324379, 60379886, 1120728542, 6791298, 87725633, 193624734, 2754640668, 3341432]}, "2108534683": {"Year": 2014, "Title": "Reducing access latency of MLC PCMs through line striping", "References": [178916657, 1126329156, 1171178643, 1126329156, 59697426, 60379886, 2624381848, 60379886, 59697426, 59697426, 60379886, 2625747718]}, "2032758978": {"Year": 2015, "Title": "MBus: an ultra-low power interconnect bus for next generation nanopower systems", "References": [1183230087, 83637746, 50071195]}, "1984645807": {"Year": 1977, "Title": "Information content of CPU memory referencing behavior", "References": []}, "2117412152": {"Year": 1998, "Title": "The NYU ultracomputer\u2014designing a MIMD, shared-memory parallel machine", "References": [60379886, 60379886, 157670870, 183285281, 41449414, 157670870, 157670870]}, "2097032237": {"Year": 2010, "Title": "Remaining-energy based routing protocol for wireless sensor network", "References": [1185109434, 2759366313]}, "2593136524": {"Year": 2011, "Title": "The 12th Annual Conference of the International Speech Communication Association, INTERSPEECH 2011, Florence, Italy, Aug. 28-31, 2011", "References": []}, "2003716307": {"Year": 1982, "Title": "The Gamma network: A multiprocessor interconnection network with redundant paths", "References": [178916657, 172998616, 157670870]}, "2038932419": {"Year": 1994, "Title": "Decoupled sectored caches: conciliating low tag implementation cost", "References": [60379886, 2755546534, 157670870, 60379886]}, "2122563027": {"Year": 1981, "Title": "A study of branch prediction strategies", "References": [157670870, 44643521, 178916657, 157670870]}, "2001041320": {"Year": 2015, "Title": "Probable cause: the deanonymizing effects of approximate DRAM", "References": [60379886, 59697426, 166774750, 1123349196, 2537594308, 2625747718, 1198471430, 148324379, 148324379, 162355128]}, "82211279": {"Year": 1998, "Title": "Code Transformations for Embedded Multimedia Applications: Impact on Power and Performance", "References": [1138905553, 1120728542, 1192710900]}, "49273469": {"Year": 1986, "Title": "An Efficient Routing Control Unit for the SIGMA Network E(4).", "References": []}, "2031694767": {"Year": 1982, "Title": "Effects of cache coherency in multiprocessors", "References": [1164472673, 157670870, 2626428507, 178916657, 8351582]}, "2751663761": {"Year": 2008, "Title": "INTERSPEECH 2008, 9th Annual Conference of the International Speech Communication Association, Brisbane, Australia, September 22-26, 2008", "References": []}, "1836109266": {"Year": 1992, "Title": "Opac: A Floating-point Coprocessor Dedicated to Compute-bound Kernels", "References": []}, "2598222894": {"Year": 2003, "Title": "Proceedings of Eurospeech", "References": []}, "2143901792": {"Year": 1975, "Title": "Reference concepts in a tree structured address space", "References": []}, "2155371841": {"Year": 2009, "Title": "Achieving predictable performance through better memory controller placement in many-core CMPs", "References": [1134494671, 1183230087, 59697426, 60379886, 1203869711]}, "2037304154": {"Year": 1975, "Title": "An instruction class for an extensible interpreter", "References": [2764830807]}, "1606096956": {"Year": 2009, "Title": "HMM-based automatic eye-blink synthesis from speech", "References": [112377731]}, "2123801699": {"Year": 2007, "Title": "Power model validation through thermal measurements", "References": [1187904452, 60379886, 59697426, 2734667515]}, "2133156997": {"Year": 2014, "Title": "A reconfigurable fabric for accelerating large-scale datacenter services", "References": [1136755600, 60379886]}, "1986877239": {"Year": 1976, "Title": "An investigation of descriptor oriented architecture", "References": []}, "2164038693": {"Year": 2001, "Title": "Rapid profiling via stratified sampling", "References": [148324379, 1127352206, 59697426, 122199241, 1177184315, 1126329156, 148324379, 178916657]}, "2007724229": {"Year": 1983, "Title": "A comparative study of distributed resource sharing on multiprocessors", "References": [157670870, 157670870, 2626428507, 157670870, 60379886, 2626428507, 178916657, 92214702, 1200222865, 142305363, 157670870, 157670870, 168001109, 178916657, 2626428507]}, "2406068484": {"Year": 1992, "Title": "Intelligent dialogues in automated telephone services.", "References": []}, "2516719229": {"Year": 2016, "Title": "Production-run software failure diagnosis via a daptive c ommunication t racking", "References": [148324379, 159797198, 193109227, 148324379, 1160919455]}, "2170095778": {"Year": 1994, "Title": "Crosshatch disk array for improved reliability and performance", "References": [148324379, 1164519180, 2754362366, 78926909, 1133523790, 1163988186, 60379886]}, "2128874332": {"Year": 2012, "Title": "Euripus: a flexible unified hardware memory checkpointing accelerator for bidirectional-debugging and reliability", "References": [2534597628, 148324379, 133795288, 2757224964, 1187160151, 1153382799, 148324379, 59697426, 60379886]}, "2036162899": {"Year": 1998, "Title": "Integrated predicated and speculative execution in the IMPACT EPIC architecture", "References": [60379886, 60379886]}, "2132471117": {"Year": 2000, "Title": "Energy-driven integrated hardware-software optimizations using SimplePower", "References": [1187904452, 60379886, 59697426, 59697426]}, "1991406672": {"Year": 2007, "Title": "Configurable isolation: building high availability systems with commodity multi-core processors", "References": [60379886, 193109227, 59697426, 60379886, 106390105, 148324379, 1187160151, 60379886, 59697426, 59697426, 2754640668, 59697426, 60379886]}, "2143632005": {"Year": 1990, "Title": "Generation and analysis of very long address traces", "References": [100835903, 178916657, 1131341566, 157921468, 157670870, 157670870]}, "1972895573": {"Year": 2012, "Title": "Implementation of reversible logic design in nanoelectronics on basis of majority gates", "References": [206811868, 142331907]}, "2100373446": {"Year": 2006, "Title": "Conditional Memory Ordering", "References": [148324379]}, "2037131434": {"Year": 1993, "Title": "Mechanisms for cooperative shared memory", "References": [148324379, 1164762582, 54901669, 59697426, 148324379]}, "2626817408": {"Year": 2017, "Title": "A Programmable Hardware Accelerator for Simulating Dynamical Systems", "References": [83637746, 2597173376, 185367456, 2755247119, 51360982, 1138909778, 32114090, 2736178789, 42080949, 45693802, 83637746, 51360982, 116977442, 92132303, 185806230]}, "2004264876": {"Year": 2012, "Title": "Improved performance and power consumption of three-dimensional FPGAs using Carbon Nanotube interconnects", "References": [2623605732, 1136755600, 1138909778]}, "2155373852": {"Year": 1995, "Title": "Design of cache memories for multi-threaded dataflow architecture", "References": [178916657, 178916657, 157670870, 157146593, 60379886, 157670870, 60379886, 1164519180]}, "2119780228": {"Year": 1990, "Title": "A distributed I/O architecture for HARTS", "References": [157670870, 63392143, 67189501, 2626104003, 50071195, 1186985151, 184954342]}, "1987459411": {"Year": 2015, "Title": "CloudMonatt: an architecture for security health monitoring and attestation of virtual machines in cloud computing", "References": [2537594308, 2615919549, 1198471430, 2625987502, 2537594308, 1176361994, 50071195, 2626381505, 166774750, 1135455702, 2606870472, 1150440332, 1159170270]}, "2113600231": {"Year": 1987, "Title": "Hardware support for interprocess communication", "References": [50071195, 59697426, 59697426, 6725529, 90422530]}, "2160730704": {"Year": 1998, "Title": "Threaded multiple path execution", "References": [59697426, 59697426, 59697426]}, "2123541281": {"Year": 2013, "Title": "Corridor Lamp Control System Based on Solar and LED Lighting", "References": []}, "2152389059": {"Year": 1990, "Title": "Synchronization with multiprocessor caches", "References": [89324355, 157670870, 148521650, 60379886, 60379886, 60379886, 60379886, 60379886]}, "2127637835": {"Year": 2007, "Title": "Automated design of application specific superscalar processors: an analytical approach", "References": [1128132410, 60379886, 1178330879, 81742775, 60379886, 60379886, 1120728542, 178916657, 60379886, 1187904452, 54901669, 60379886, 1128132410, 1126329156, 83637746, 37538908, 1128132410, 17643076]}, "2144696010": {"Year": 1991, "Title": "Adaptive storage management for very large virtual/real storage systems", "References": []}, "2046423163": {"Year": 1981, "Title": "An integrated multiprocessing array for time warp pattern matching", "References": []}, "2113751407": {"Year": 1993, "Title": "Transactional memory: architectural support for lock-free data structures", "References": [60379886, 103482838, 1159477486, 60379886, 60379886, 148324379, 97130795, 1131341566]}, "2132249166": {"Year": 2014, "Title": "An examination of the architecture and system-level tradeoffs of employing steep slope devices in 3D CMPs", "References": [100835903, 60379886, 1187904452, 2624381848, 2624381848, 59697426, 2765021402, 1187904452, 2624381848, 1120728542, 59697426]}, "2515673159": {"Year": 2016, "Title": "Energy efficient architecture for graph analytics accelerators", "References": [1133523790, 1147236337, 17643076, 1128132410]}, "2113235308": {"Year": 2013, "Title": "ZSim: fast and accurate microarchitectural simulation of thousand-core systems", "References": [59697426, 1187904452, 1173393762, 60379886, 60379886, 2760795671, 60379886, 59697426, 1176176731]}, "1990672787": {"Year": 1978, "Title": "Pipelines with internal buffers", "References": [60379886, 157921468]}, "2033465751": {"Year": 1982, "Title": "Hardware sorter and its application to data base machine", "References": [2758340722, 78926909, 157670870]}, "2153726586": {"Year": 1995, "Title": "NIFDY: a low overhead, high throughput network interface", "References": [60379886, 148324379, 1159477486, 196647941, 1159477486, 60379886, 66039016, 2606469623, 60379886, 186584794]}, "2089372584": {"Year": 2013, "Title": "Research on Operational Architecture Modeling and Validation Method Based on DoDAF", "References": []}, "2101377877": {"Year": 1991, "Title": "Comparative evaluation of latency reducing and tolerating techniques", "References": [193109227, 73404582, 60379886, 157146593]}, "1996399698": {"Year": 1983, "Title": "A pyramidal approach to parallel processing", "References": [137436721]}, "2121756409": {"Year": 1992, "Title": "Effects of Building Blocks on the Performance of Super-Scalar Architectures", "References": [157670870, 106390105, 1155899826, 157670870, 178916657]}, "2102621631": {"Year": 2008, "Title": "Software-Controlled Priority Characterization of POWER5 Processor", "References": [59697426, 106390105]}, "2084719450": {"Year": 2009, "Title": "A case for an interleaving constrained shared-memory multi-processor", "References": [1191753779, 50071195, 193109227, 60379886, 50071195, 50071195, 50071195, 148324379, 148324379, 148324379, 60379886, 60379886]}, "2351450054": {"Year": 1990, "Title": "Weak orderinga new definition", "References": [60379886, 1198129048, 1155899826, 193920097, 193109227, 103482838, 178916657, 1131341566]}, "1990260376": {"Year": 1986, "Title": "An in-cache address translation mechanism", "References": [157670870, 60379886, 157921468, 103482838]}, "2064657500": {"Year": 2013, "Title": "Fault-tolerant method with distributed monitoring and management technique for 3D stacked meshes", "References": [1135705775, 60379886, 1159443246, 1135705775, 1178330879]}, "1990439140": {"Year": 1983, "Title": "Execution control and memory management of a Data Flow Signal Processor", "References": [1175089206, 1121227772]}, "2006695002": {"Year": 1999, "Title": "Storageless value prediction using prior register values", "References": [181974911, 59697426]}, "2625365723": {"Year": 2017, "Title": "Lemonade from Lemons: Harnessing Device Wearout to Create Limited-Use Security Architectures", "References": [60379886, 2622000405, 2482167115, 96198239, 4502562, 170809390, 1128132410, 162355128, 77056576, 1163618098]}, "2137176666": {"Year": 2012, "Title": "Physically addressed queueing (PAQ): improving parallelism in solid state disks", "References": [60379886, 148324379, 1126329156, 1126329156]}, "2155187164": {"Year": 2008, "Title": "Technology-Driven, Highly-Scalable Dragonfly Topology", "References": [60379886, 97130795, 59697426, 157670870, 60379886, 1126463254, 59697426, 157670870]}, "2057623071": {"Year": 1984, "Title": "The status of manip - a multicomputer architecture for solving, combinatorial extremum-search problems", "References": [118992489, 157670870, 125775545, 157921468, 157670870, 1136691831]}, "2092052680": {"Year": 2007, "Title": "Transparent control independence (TCI)", "References": [60379886, 60379886, 59697426, 60379886, 59697426, 1126329156, 59697426, 1129667634, 1131341566, 1126329156]}, "2041482856": {"Year": 1993, "Title": "Improving AP1000 parallel computer performance with message communication", "References": [2626104003, 60379886, 60379886, 157670870, 60379886, 1136691831, 60379886, 2606469623, 60379886, 60379886, 1153382799]}, "2119232722": {"Year": 1998, "Title": "An analysis of correlation and predictability: what makes two-level branch predictors work", "References": [60379886, 60379886, 60379886, 59697426, 148324379]}, "2033531965": {"Year": 2012, "Title": "A novel high-speed low-power binary signed-digit adder", "References": [2624559037, 172998616, 207433681]}, "1966247431": {"Year": 2013, "Title": "Virtualizing power distribution in datacenters", "References": [178916657, 148324379, 50071195, 2757646439, 1124527938, 50071195, 17643076, 60379886, 54901669, 50071195]}, "2095332937": {"Year": 1978, "Title": "Data structure architectures - a major operational principle", "References": [157670870, 103482838, 157670870]}, "2106952992": {"Year": 1991, "Title": "Flexible register management for sequential programs", "References": [73404582, 92214702, 60379886]}, "2109651218": {"Year": 1989, "Title": "The Impact Of Code Density On Instruction Cache Performance", "References": [148324379, 193109227, 178916657, 60379886, 193109227]}, "2164811588": {"Year": 1994, "Title": "A comparison of message passing and shared memory architectures for data parallel programs", "References": [178916657, 193109227, 60379886, 1153382799]}, "2245451942": {"Year": 2015, "Title": "Impact of operand sharing to the processor energy efficiency", "References": [1178330879, 192843772]}, "2112612300": {"Year": 2007, "Title": "Tailoring quantum architectures to implementation style: a quantum computer for mobile and persistent qubits", "References": [2595199528, 41034432, 50071195, 962203723, 1159477486, 153560523, 164566984, 60379886]}, "2149473609": {"Year": 1991, "Title": "GT-EP: a novel high-performance real-time architecture", "References": [1186985151, 1131341566, 60379886, 60379886, 193624734, 178916657]}, "1972703906": {"Year": 2004, "Title": "A compressed memory hierarchy using an indirect index cache", "References": [60379886, 60379886]}, "2059890559": {"Year": 1976, "Title": "A design tool for the multilevel description and simulation of systems of interconnected modules", "References": [157670870]}, "2244737887": {"Year": 2015, "Title": "Hierarchical threshold multi-secret sharing scheme based on Birkhoff interpolation and cellular automata", "References": [190936789, 203348814, 1153524033, 103482838, 1153524033, 2764847869, 151820558, 90727058]}, "2009598553": {"Year": 1981, "Title": "Efficient interprocessor communication for MIMD multiprocessor systems", "References": [2626428507, 157670870]}, "2129991978": {"Year": 2012, "Title": "A case for exploiting subarray-level parallelism (SALP) in DRAM", "References": [148324379, 1126329156, 59697426, 1126329156, 148324379, 59697426, 1136691831, 59697426, 60379886]}, "2128637955": {"Year": 1988, "Title": "A fetch-and-op implementation for parallel computers", "References": [1155899826, 1155899826, 60379886, 1155899826, 157670870]}, "2064909421": {"Year": 1998, "Title": "Memory dependence prediction using store sets", "References": [60379886, 59697426, 1131341566]}, "1560787579": {"Year": 2011, "Title": "Proceedings of the 38th annual international symposium on Computer architecture", "References": []}, "2139227049": {"Year": 1992, "Title": "Low-latency message communication support for the AP1000", "References": [2626104003, 2626104003, 2755927266, 97130795, 103482838, 2606469623, 1155899826]}, "2154896680": {"Year": 1988, "Title": "A bit-plane architecture for optical computing with two-dimensional symbolic substitution", "References": [2755344261, 60379886]}, "2012784001": {"Year": 2013, "Title": "High throughput multi pipeline packet classifier on FPGA", "References": [37538908, 1136755600]}, "2145479087": {"Year": 1980, "Title": "MIMD machine communication using the augmented data manipulator network", "References": [68686220, 1131341566]}, "2144514590": {"Year": 2010, "Title": "The search for energy-efficient building blocks for the data center", "References": [1175089206, 60379886]}, "2005541774": {"Year": 1982, "Title": "A shared resource algorithm for distributed simulation", "References": [84409463, 147953040]}, "2122224409": {"Year": 2007, "Title": "Dynamic prediction of architectural vulnerability from microarchitectural state", "References": [60379886, 60379886, 148324379, 106390105, 59697426, 1187160151, 60379886]}, "2728730510": {"Year": 2017, "Title": "EbDa: A New Theory on Design and Verification of Deadlock-free Interconnection Networks", "References": [97130795, 157146593, 63392143, 1137823534, 118992489, 1126329156, 1187904452, 60379886, 2483380313, 1159477486, 97130795]}, "2019551231": {"Year": 1986, "Title": "Exploiting parallelism in a switch-level simulation machine", "References": [157670870]}, "2128566266": {"Year": 1978, "Title": "An optical residue arithmetic unit", "References": []}, "1981915043": {"Year": 1998, "Title": "Retrospective: weak ordering\u2014a new definition", "References": []}, "2163196718": {"Year": 1992, "Title": "Hiding memory latency using dynamic scheduling in shared-memory multiprocessors", "References": [106390105, 1187904452]}, "2069434938": {"Year": 1982, "Title": "Instruction set design issues relating to a static dataflow computer", "References": [1131341566]}, "2005837244": {"Year": 1985, "Title": "Dynamic, distributed resource configuration on SW-banyans", "References": []}, "2117789715": {"Year": 1993, "Title": "Limitations of cache prefetching on a bus-based multiprocessor", "References": [1155899826, 60379886, 1187904452, 60379886, 60379886, 1155899826]}, "2150965097": {"Year": 1989, "Title": "Task Migration In Hypercube Multiprocessors", "References": [157670870]}, "1980818586": {"Year": 1979, "Title": "An adaptive multimicroprocessor array computing structure for radar signal processing applications", "References": [60379886, 60379886, 60379886]}, "2018752256": {"Year": 1985, "Title": "A hardware unification unit: design and analysis", "References": [60379886]}, "2096855138": {"Year": 1994, "Title": "Impact of sharing-based thread placement on multithreaded architectures", "References": [50071195, 2606469623, 100835903, 2764967264, 157670870]}, "1998259214": {"Year": 2013, "Title": "Understanding and mitigating refresh overheads in high-density DDR4 DRAM systems", "References": [60379886, 1126329156, 1195800536, 59697426]}, "2141774740": {"Year": 2012, "Title": "Configurable fine-grain protection for multicore processor virtualization", "References": [106390105, 60379886, 60379886]}, "2024071808": {"Year": 1991, "Title": "The effect on RISC performance of register set size and structure versus code generation strategy", "References": [148324379, 81742775, 60379886, 148324379, 1136691831]}, "2128731376": {"Year": 1993, "Title": "A comparison of dynamic branch predictors that use two levels of branch history", "References": [81742775, 148324379]}, "2116437922": {"Year": 2014, "Title": "Going vertical in memory management: handling multiplicity by multi-policy", "References": [60379886, 1173393762, 60379886, 1126329156, 59697426, 59697426, 1134494671, 148324379, 103482838]}, "2141064520": {"Year": 2010, "Title": "Towards user transparent parallel multimedia computing on GPU-Clusters", "References": [112708030, 59697426, 199944782, 97130795]}, "2000050685": {"Year": 1977, "Title": "Poly-Processor System analysis and design", "References": [2626428507]}, "2077919038": {"Year": 1986, "Title": "Evaluation of the FACOM ALPHA Lisp machine", "References": []}, "1896855786": {"Year": 1992, "Title": "Pipelining and Bypassing in a VLIW Processor", "References": []}, "2112977831": {"Year": 2014, "Title": "OmniOrder: directory-based conflict serialization of transactions", "References": [60379886, 59697426, 1155899826, 1159477486, 103482838, 59697426, 148324379, 60379886, 178916657]}, "2096315533": {"Year": 2010, "Title": "What computer architects need to know about memory throttling", "References": [2764874868]}, "2170432588": {"Year": 1996, "Title": "COMA: An Opportunity for Building Fault-Tolerant Scalable Shared Memory Multiprocessors", "References": [178916657, 122199241, 186357190]}, "2087858908": {"Year": 1981, "Title": "BFS\u2014realization of a fault-tolerant architecture", "References": [60436882, 178916657]}, "2152496451": {"Year": 1990, "Title": "APRIL: a processor architecture for multiprocessing", "References": [83637746, 41449414, 148324379, 178916657, 60379886, 1162793720, 1131341566, 41449414, 41449414, 41449414, 157670870]}, "2091185235": {"Year": 1979, "Title": "An expandable multiprocessor architecture for video graphics (Preliminary Report)", "References": [94821547]}, "1966594542": {"Year": 2004, "Title": "Addressing mode driven low power data caches for embedded processors", "References": [1131341566, 157921468, 157670870, 120977877, 1126329156, 59697426, 60379886]}, "2156619090": {"Year": 2005, "Title": "Piecewise Linear Branch Prediction", "References": [60379886, 60379886, 1126329156, 1126329156]}, "1995493704": {"Year": 1978, "Title": "Decentralized parallel algorithms for matrix computation", "References": [201849197, 118992489]}, "1974271187": {"Year": 1985, "Title": "The influence of parallel decomposition strategies on the performance of multiprocessor systems", "References": [157921468, 103482838]}, "2103157477": {"Year": 2010, "Title": "Variation-aware task scheduling and power mode selection for MPSoC power optimization", "References": [60379886, 1187904452, 37538908]}, "2072635158": {"Year": 1984, "Title": "Scheduling of tasks for distributed processors", "References": [118992489]}, "2163516662": {"Year": 2008, "Title": "Achieving Out-of-Order Performance with Almost In-Order Complexity", "References": [60379886, 1126329156, 1150919317, 1126329156, 59697426, 1191753779, 59697426, 17643076, 60379886, 1134494671]}, "67255973": {"Year": 1976, "Title": "Architecture Support for System Protection.", "References": []}, "2246815547": {"Year": 2015, "Title": "Coplanar QCA serial adder and multiplier via clock-zone based crossover", "References": [68686220, 2764495368]}, "2028021655": {"Year": 2004, "Title": "SCIMA-SMP: on-chip memory processor architecture for SMP", "References": [112708030, 59697426]}, "2113609616": {"Year": 1985, "Title": "High-speed top-of-stack scheme for VLSI processor: a management algorithm and its analysis", "References": [60379886, 178916657]}, "2247466548": {"Year": 1998, "Title": "Proceedings of the 25th annual international symposium on Computer architecture", "References": []}, "2170675137": {"Year": 1996, "Title": "Informing Memory Operations: Providing Memory Performance Feedback in Modern Processors", "References": [148324379, 178916657, 1164519180, 60379886, 60379886]}, "2087000303": {"Year": 1990, "Title": "Maximizing performance in a striped disk array", "References": [1163988186]}, "2005563406": {"Year": 1973, "Title": "A computer architecture and its programming language", "References": []}, "2143394205": {"Year": 1987, "Title": "WISQ: a restartable architecture using queues", "References": [106390105, 60379886, 60379886, 148324379]}, "1784627604": {"Year": 2000, "Title": "DDR2 and Low Latency Variants", "References": [1150919317, 1126329156, 60379886]}, "2142040211": {"Year": 1996, "Title": "Polling Watchdog: Combining Polling and Interrupts for Efficient Message Handling", "References": [148521650]}, "1518051567": {"Year": 2013, "Title": "Proc. Interspeech 2013", "References": []}, "2144172916": {"Year": 1989, "Title": "Logic Simulation On Massively Parallel Architectures", "References": [1187904452, 157670870, 157670870]}, "2153215457": {"Year": 2006, "Title": "Design and Management of 3D Chip Multiprocessors Using Network-in-Memory", "References": [59697426, 59697426, 60379886, 1189675953, 1137823534, 1137823534, 73404582]}, "2153553074": {"Year": 2005, "Title": "Architecture for Protecting Critical Secrets in Microprocessors", "References": [103482838, 2764847869, 2764364775, 1136691831, 106296714, 63392143, 90727058, 106296714, 1184048318]}, "1978502921": {"Year": 2013, "Title": "Whare-map: heterogeneity in \"homogeneous\" warehouse-scale computers", "References": [1185109434, 60379886, 59697426, 178916657, 1151161434, 106148199, 50071195, 60379886, 1187160151, 1173393762, 148324379, 60379886, 1129667634, 60379886, 17643076]}, "2100752415": {"Year": 1996, "Title": "Application and Architectural Bottlenecks in Large Scale Distributed Shared Memory Machines", "References": [60379886, 178916657, 60379886]}, "2091215325": {"Year": 1984, "Title": "A special purpose LSI processor using the DDA algorithm for image transformation", "References": []}, "2050223659": {"Year": 1985, "Title": "Data flow on a queue machine", "References": [157670870]}, "2166665423": {"Year": 1989, "Title": "Improving Performance Of Small On-chip Instruction Caches", "References": [83637746, 157921468, 83637746]}, "2044397101": {"Year": 1992, "Title": "Enhancing boosting with semantic register in a superscalar processor (abstract)", "References": []}, "2160017277": {"Year": 2005, "Title": "An Ultra Low Power System Architecture for Sensor Network Applications", "References": [1120728542, 106296714, 1138550902, 68686220, 1183230087, 115004586, 24191132]}, "1974443712": {"Year": 1981, "Title": "A pragmatic view of distributed processing systems", "References": []}, "2057736521": {"Year": 1978, "Title": "High level language oriented hardware and the post-von Neumann era", "References": [118992489, 157670870, 157670870, 157670870]}, "2097798104": {"Year": 2008, "Title": "A Two-Level Load/Store Queue Based on Execution Locality", "References": [2626428507, 157670870, 106390105, 59697426, 1186985151]}, "2793171257": {"Year": 2017, "Title": "Tree-based algorithm for design space exploration and mapping application onto heterogeneous platforms", "References": []}, "2066670963": {"Year": 2000, "Title": "Lx: a technology platform for customizable VLIW embedded processing", "References": [178916657, 59697426]}, "2027368550": {"Year": 2004, "Title": "A low-power memory hierarchy for a fully programmable baseband processor", "References": [73404582]}, "2140008943": {"Year": 2004, "Title": "Prophet/Critic Hybrid Branch Prediction", "References": [1136691831]}, "1995484974": {"Year": 1987, "Title": "A template matching algorithm using optically-connected 3-D VLSI architecture", "References": [178916657]}, "2101536355": {"Year": 2002, "Title": "An instruction set and microarchitecture for instruction level distributed processing", "References": [60379886, 1174091362, 60379886, 60379886, 157670870, 59697426]}, "1969815687": {"Year": 1983, "Title": "Fault diagnosis of bit-slice processor", "References": [2754640668]}, "2099089002": {"Year": 1999, "Title": "Simultaneous subordinate microthreading (SSMT)", "References": [1126329156, 60379886, 60379886]}, "2731158738": {"Year": 2017, "Title": "Aggressive Pipelining of Irregular Applications on Reconfigurable Hardware", "References": [148324379, 60379886, 1187904452, 45584542, 60379886, 148324379, 1140070953]}, "2095905546": {"Year": 2008, "Title": "Improving NAND Flash Based Disk Caches", "References": [1198936338, 178916657, 83637746]}, "2121496525": {"Year": 1997, "Title": "On deadlocks in interconnection networks", "References": [60379886, 97130795, 157670870]}, "2074610898": {"Year": 1982, "Title": "Efficient code generation for horizontal architectures: Compiler techniques and architectural support", "References": [8351582, 1136921216, 1131341566]}, "2122444211": {"Year": 1985, "Title": "Design and analysis of fault-tolerant multistage interconnection networks with low link complexity", "References": [157670870, 60379886, 157670870, 157670870, 1200222865]}, "2030030472": {"Year": 1980, "Title": "Building blocks for data flow prototypes", "References": []}, "2111090630": {"Year": 2010, "Title": "M-ary parallel modular exponentiation: Software vs. hardware", "References": []}, "1995877124": {"Year": 1987, "Title": "Optimized mesh-connected networks for SIMD and MIMD architectures", "References": [157670870]}, "2137443348": {"Year": 2005, "Title": "Dynamic Verification of Sequential Consistency", "References": [178916657, 59697426, 60379886, 1159477486, 1187160151, 103482838, 59697426]}, "1973030470": {"Year": 1980, "Title": "A microprocessor-based virtual memory system", "References": [68686220]}, "2112089102": {"Year": 1989, "Title": "Evaluation Of Memory System For Integrated Prolog Processor IPP", "References": [165364243, 2758340722]}, "2118532220": {"Year": 1996, "Title": "Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor", "References": [60379886, 60379886, 1131341566, 2764967264]}, "2122358987": {"Year": 1987, "Title": "An architectural perspective on a memory access controller", "References": [60379886, 157921468]}, "2089144812": {"Year": 1993, "Title": "Multiple threads in cyclic register windows", "References": []}, "2001643736": {"Year": 1995, "Title": "The EM-X parallel computer: architecture and basic performance", "References": [60379886, 41449414, 60379886, 60379886]}, "2055303401": {"Year": 1979, "Title": "A microprocessor-controlled asynchronous circuit switching network", "References": []}, "2510186576": {"Year": 2016, "Title": "Mellow writes: extending lifetime in resistive memories through selective slow write backs", "References": [6791298, 60379886]}, "2157736197": {"Year": 2005, "Title": "An Evaluation Framework and Instruction Set Architecture for Ion-Trap Based Quantum Micro-Architectures", "References": [1136755600, 1187904452, 164566984, 137773608]}, "2220405703": {"Year": 1980, "Title": "A processor for a high-performance personal computer", "References": []}, "2134086144": {"Year": 1998, "Title": "Accurate indirect branch prediction", "References": [1177184315, 59697426, 60379886, 178916657, 59697426, 59697426, 1126329156, 148324379]}, "2137489451": {"Year": 1988, "Title": "Analysis of memory referencing behavior for design of local memories", "References": []}, "2008823333": {"Year": 1975, "Title": "Functional memory techniques applied to the microprogrammed control of an associative processor", "References": [157670870]}, "2103760115": {"Year": 1994, "Title": "Decoupled sectored caches: conciliating low tag implementation cost and low miss ratio", "References": [60379886, 178916657, 157670870, 193109227]}, "1575245296": {"Year": 1998, "Title": "Memory Forwarding: Enabling Aggressive Data Layout Optimizations by Guaranteeing the Safety of Data", "References": []}, "2143835304": {"Year": 2011, "Title": "Vantage: scalable and efficient fine-grain cache partitioning", "References": [59697426, 1183230087, 1183230087, 1136691831]}, "2087301929": {"Year": 1979, "Title": "A modeling approach and design tool for pipelined central processors", "References": [157921468, 68686220]}, "2625555681": {"Year": 2017, "Title": "Secure hierarchy-aware cache replacement policy (SHARP): Defending against cache-based side channel attacks", "References": [2754725756, 1198471430, 1187904452, 60379886, 1163618098, 140556538, 60379886, 60379886]}, "2059794181": {"Year": 1981, "Title": "Throughput analysis and configuration design of a shared-resource multiprocessor system: PUMPS", "References": [1131341566, 157670870]}, "2147506153": {"Year": 1991, "Title": "Detecting data races on weak memory systems", "References": []}, "2115154457": {"Year": 1984, "Title": "An efficient VLSI dictionary machine", "References": []}, "2144642151": {"Year": 2013, "Title": "CPU transparent protection of OS kernel and hypervisor integrity with programmable DRAM", "References": [60379886, 1198121106, 1198471430, 133795288, 1195398546, 1195398546, 60379886, 1128043032, 1198471430, 1192165265, 1198471430]}, "2144334298": {"Year": 2000, "Title": "On the value locality of store instructions", "References": [1134494671]}, "2008399707": {"Year": 2009, "Title": "A fault tolerant, area efficient architecture for Shor's factoring algorithm", "References": [105243760, 60379886, 2595199528, 1136755600, 59697426]}, "2105145734": {"Year": 1999, "Title": "Area efficient architectures for information integrity in cache memories", "References": [54901669]}, "1990575577": {"Year": 2010, "Title": "Necromancer: enhancing system throughput by animating dead cores", "References": [178916657, 1186985151, 60379886, 59697426, 1187160151, 59697426, 2753602411, 59697426, 60379886]}, "2151347092": {"Year": 2010, "Title": "Implementing a GPU programming model on a Non-GPU accelerator architecture", "References": []}, "2017179936": {"Year": 1984, "Title": "An economical solution to the cache coherence problem", "References": [157670870]}, "2026438857": {"Year": 1986, "Title": "Reducing the cost of branches", "References": [60379886]}, "2139949569": {"Year": 2012, "Title": "Lane decoupling for improving the timing-error resiliency of wide-SIMD architectures", "References": [107923245, 2624024286, 17643076, 83637746, 83637746, 14676311, 59697426]}, "2041824706": {"Year": 2013, "Title": "Protozoa: adaptive granularity cache coherence", "References": [1134494671, 1176176731, 60379886, 60379886, 103482838, 1136691831]}, "1987336734": {"Year": 1998, "Title": "Retrospective: implementing precise interrupts in pipelined processors", "References": []}, "2060161795": {"Year": 2013, "Title": "A novel test strategy and fault-tolerant routing algorithm for NoC routers", "References": [1170566876, 1197805753, 2753966680]}, "2057460822": {"Year": 1976, "Title": "A Self Managing Secondary Memory system", "References": [157670870]}, "2071413646": {"Year": 1985, "Title": "A hardware pipeline algorithm for relational database operation", "References": []}, "2626846295": {"Year": 2017, "Title": "Redundant Memory Array Architecture for Efficient Selective Protection", "References": [26056741, 54901669, 1203869711, 1126329156, 83637746, 1178330879, 17643076]}, "2154502506": {"Year": 1990, "Title": "An empirical evaluation of two memory-efficient directory methods", "References": [1131341566, 1155899826, 157921468]}, "1997983136": {"Year": 1976, "Title": "A hierarchical, restructurable multi-microprocessor architecture", "References": [60379886, 127472826]}, "2792299052": {"Year": 2017, "Title": "Design and evaluation of a 5-input majority gate-based content-addressable memory cell in quantum-dot cellular automata", "References": []}, "2142614670": {"Year": 1989, "Title": "An Architecture Of A Dataflow Single Chip Processor", "References": [103482838, 147953040]}, "2512214806": {"Year": 2016, "Title": "XED: exposing on-die error detection information for strong memory reliability", "References": [127472826, 60379886, 1153382799, 1126329156, 123060138, 1183230087, 60379886]}, "2018071334": {"Year": 1976, "Title": "A design study of a shared resource computing system", "References": [2755927266, 157670870]}, "166130580": {"Year": 1997, "Title": "Processing In Memory: Chips to Petaflops", "References": [59697426, 2621506372, 2754165780]}, "2004608125": {"Year": 1980, "Title": "M3L: A list-directed architecture", "References": []}, "2154649787": {"Year": 1983, "Title": "The design of a parallel processor for image processing on-board satellites: An application oriented approach", "References": []}, "146517881": {"Year": 2000, "Title": "Clock-rate vs IPC: the end of the road for conven-tional architectures", "References": []}, "2134655475": {"Year": 1995, "Title": "S-connect: from networks of workstations to supercomputer performance", "References": [2756320274]}, "1989479421": {"Year": 1990, "Title": "Better than one operation per clock (panel): vectors, VLIW, and superscalar", "References": []}, "2791962051": {"Year": 2017, "Title": "DA-FTL: Dynamic associative flash translation layer", "References": []}, "2076181821": {"Year": 1982, "Title": "\u00b53L: An HLL-RISC processor for parallel execution of FP-language programs", "References": [178916657, 178916657]}, "2102081731": {"Year": 2000, "Title": "Clock rate versus IPC: the end of the road for conventional microarchitectures", "References": [1150919317, 83637746]}, "2293318238": {"Year": 2015, "Title": "LaZy superscalar", "References": [106296714, 60379886, 1159975077]}, "2053285257": {"Year": 1984, "Title": "Architecture of SOAR: Smalltalk on a RISC", "References": [60379886]}, "1985297731": {"Year": 1986, "Title": "Evaluation of a prototype data flow processor of the SIGMA-1 for scientific computations", "References": []}, "1990397635": {"Year": 1987, "Title": "Rearrangeability of multistage shuffle/exchange networks", "References": [157670870, 118992489, 102439543, 157670870, 2758340722, 157670870]}, "2146434221": {"Year": 2011, "Title": "The impact of memory subsystem resource sharing on datacenter applications", "References": [148324379, 148324379, 1201561728, 1174091362, 148324379, 59697426]}, "2059003054": {"Year": 1980, "Title": "Design of special-purpose VLSI chips: Example and opinions", "References": []}, "2043057743": {"Year": 1987, "Title": "Organization and analysis of a gracefully-degrading interleaved memory system", "References": [157670870]}, "2293817904": {"Year": 1985, "Title": "The transputer", "References": [122199241, 1131341566, 60379886]}, "2057726489": {"Year": 1978, "Title": "Interconnection unit for Poly-Processor System: Analysis and design", "References": [157921468]}, "2148605318": {"Year": 2012, "Title": "A defect-tolerant accelerator for emerging high-performance applications", "References": [148324379, 1164253245, 59697426, 106296714, 50071195, 100835903, 157670870, 42080949, 59697426, 59697426, 1170566876, 1126329156, 60379886, 900972176, 1134494671, 60379886, 68686220]}, "2131308327": {"Year": 2002, "Title": "Power and performance evaluation of globally asynchronous locally synchronous processors", "References": [59697426, 37538908, 1186985151, 2624024286, 60379886, 83637746]}, "2004382330": {"Year": 2004, "Title": "Evaluating kilo-instruction multiprocessors", "References": [2606469623, 60379886, 97130795, 60436882, 60379886, 97130795, 1135705775]}, "2099399959": {"Year": 2004, "Title": "Low-Latency Virtual-Channel Routers for On-Chip Networks", "References": [38703467, 178916657]}, "2005404326": {"Year": 1998, "Title": "Retrospective: the MIT Alewife machine: architecture and performance", "References": [60379886]}, "2243967874": {"Year": 2015, "Title": "A fine-grained configurable cache architecture for soft processors", "References": [60379886, 1178330879, 1178330879, 59697426, 1197131943]}, "2047324706": {"Year": 1988, "Title": "Design of a concurrent computer for solving systems of linear equations", "References": []}, "2009832130": {"Year": 2010, "Title": "A dynamically configurable coprocessor for convolutional neural networks", "References": [42080949, 1180662882, 102439543, 1180662882, 1180662882]}, "2087428368": {"Year": 2013, "Title": "WordNet-Based Suffix Tree Clustering Algorithm", "References": [1140082307, 114241109, 157921468]}, "2055115870": {"Year": 1983, "Title": "A retrospective on the Dorado, a high-performance personal computer", "References": [60379886, 157670870]}, "2095587895": {"Year": 1992, "Title": "Processor coupling: integrating compile time and runtime scheduling for parallelism", "References": [60379886, 1186985151, 106390105, 60379886, 3880285]}, "57463299": {"Year": 2002, "Title": "An instruction set architecture and microarchitecture for instruction level distributed processing", "References": []}, "2164684492": {"Year": 1995, "Title": "Analysis and implementation of hybrid switching", "References": [97130795, 37538908, 1126463254, 117651332]}, "2009808166": {"Year": 2013, "Title": "Effect of pre-processing on satellite image fusion", "References": [168680287, 111326731]}, "2064568321": {"Year": 1995, "Title": "Efficient strategies for software-only protocols in shared-memory multiprocessors", "References": [157670870, 60379886, 97130795, 60379886, 148324379, 1158388210, 60379886, 59697426, 148324379, 148324379]}, "2137755180": {"Year": 2005, "Title": "Direct Cache Access for High Bandwidth Network I/O", "References": [178916657, 66039016]}, "2020193109": {"Year": 2013, "Title": "The Development and Prospect of New Technology in Modern distance education", "References": []}, "2011663807": {"Year": 1982, "Title": "Measurement and analysis of instruction use in the VAX-11/780", "References": [44643521, 60379886, 60379886]}, "2117226389": {"Year": 1991, "Title": "Branch history table prediction of moving target branches due to subroutine returns", "References": [157670870, 106390105]}, "2145851359": {"Year": 1993, "Title": "The J-machine multicomputer: an architectural evaluation", "References": [59697426, 1155899826]}, "1986470609": {"Year": 2004, "Title": "Cache organizations for clustered microarchitectures", "References": [60379886, 157670870, 60379886, 1186985151, 60379886]}, "2022320456": {"Year": 1984, "Title": "Combining speed with alpha-particle induced memory, error tolerance in a large boolean vector machine", "References": [60379886]}, "2086040783": {"Year": 1983, "Title": "EMMA-an industrial experience on large multiprocessing architectures", "References": []}, "2054732318": {"Year": 1973, "Title": "Deriving design guidelines for diagnosable computer systems", "References": [157670870]}, "2074535010": {"Year": 1981, "Title": "Jericho: A professional's personal computer system", "References": [1162793720, 1131341566, 46673159]}, "2076035014": {"Year": 1983, "Title": "Size, power, and speed (Keynote Address)", "References": []}, "2157962887": {"Year": 2011, "Title": "Releasing efficient beta cores to market early", "References": [59697426, 59697426, 2754640668]}, "1971785302": {"Year": 2012, "Title": "Fault-tolerant assessment and enhancement in the reconfigurable network-on-chip", "References": [1165622107, 1178330879]}, "2045036428": {"Year": 1989, "Title": "The Epsilon Dataflow Processor", "References": [60379886]}, "2063427909": {"Year": 1980, "Title": "An adaptable network for functional distributed systems", "References": []}, "2153933696": {"Year": 1996, "Title": "A Router Architecture for Real-Time Point-to-Point Networks", "References": [66124381, 68686220, 196647941, 1158388210]}, "1982005993": {"Year": 1976, "Title": "Price/performance comparison of C.mmp and the PDP-10", "References": [137478622, 103482838]}, "63859126": {"Year": 1994, "Title": "Decoupled sectored caches: reconciliating low tag volume and low miss ratio", "References": []}, "2136466435": {"Year": 2007, "Title": "Virtual hierarchies to support server consolidation", "References": [1134494671, 60379886, 59697426, 1187904452, 1134494671, 1155899826, 60379886, 59697426, 1126329156]}, "2140913576": {"Year": 1993, "Title": "The architecture of a fault-tolerant cached RAID controller", "References": [78926909, 2754362366, 1200222865, 47508943]}, "1993165765": {"Year": 2013, "Title": "Research on HD video transmission of Smart Home based on Linux System", "References": []}, "2009539792": {"Year": 1982, "Title": "A recursive computer architecture for VLSI", "References": []}, "2097464041": {"Year": 2004, "Title": "Field-testing IMPACT EPIC research results in Itanium 2", "References": [122199241, 59697426]}, "2085742107": {"Year": 1989, "Title": "A Cache Consistency Protocol For Multiprocessors With Multistage Networks", "References": [193109227, 1155899826]}, "2060194211": {"Year": 1987, "Title": "Performance evaluation of reduced bandwidth multistage interconnection networks", "References": [157670870, 157670870, 157670870]}, "2063639637": {"Year": 1986, "Title": "Highly concurrent scalar processing", "References": [60379886, 1131341566, 157670870, 103482838, 103482838, 157670870, 60379886]}, "1964842031": {"Year": 2003, "Title": "DRPM: dynamic speed control for power management in server class disks", "References": [1176176731, 2606469623, 1120728542, 187991544, 2605467207, 2759500638, 50071195]}, "2028463147": {"Year": 1985, "Title": "Analysis and simulation of multiplexed single-bus networks with and without buffering", "References": [106390105, 60379886, 157670870, 103482838, 54901669, 68686220, 103482838]}, "2024052740": {"Year": 2003, "Title": "MisSPECulation: partial and misleading use of spec CPU2000 in computer architecture conferences", "References": []}, "203382262": {"Year": 2000, "Title": "Emotion effects on voice and speech: Paradigms and approaches to evaluation", "References": []}, "2097931542": {"Year": 1999, "Title": "Commit-Reconcile and Fences (CRF): a new memory model for architects and compiler writers", "References": [157670870, 157146593, 1159477486, 1159477486]}, "2135059813": {"Year": 1994, "Title": "Fast and accurate instruction fetch and branch prediction", "References": [45155188, 60379886, 157670870, 148324379, 1131341566]}, "2165508717": {"Year": 2003, "Title": "Building quantum wires: the long and the short of it", "References": [1150208541, 137773608, 2595199528, 100460328, 24807848, 24807848, 153560523]}, "2114139799": {"Year": 2012, "Title": "PARDIS: a programmable memory controller for the DDRx interfacing standards", "References": [59697426, 60379886, 1126329156, 157670870, 1199710238, 1203869711]}, "2009653580": {"Year": 1995, "Title": "Architecture validation for processors", "References": [1187904452, 1128132410]}, "2154299730": {"Year": 1989, "Title": "KCM: A Knowledge Crunching Machine", "References": [148324379, 2755927266]}, "1970733751": {"Year": 1991, "Title": "Performance evaluation of a communication system for transputer-networks based on monitored event traces", "References": []}, "1990866691": {"Year": 1976, "Title": "Interface, a dispersed architecture", "References": [2755927266]}, "1998886328": {"Year": 2015, "Title": "A variable warp size architecture", "References": [1176176731, 83637746, 2626264198, 1126329156, 59697426, 59697426, 59697426, 60379886]}, "2169422590": {"Year": 1997, "Title": "Tolerating multiple failures in RAID architectures with optimal storage and uniform declustering", "References": [2754318744, 1155899826, 157670870, 1191753779, 148324379, 8129204]}, "2038930935": {"Year": 2013, "Title": "Secure I/O device sharing among virtual machines on multiple hosts", "References": [1185109434, 1126463254]}, "1998776110": {"Year": 1980, "Title": "A practical parallel garbage collection algorithm and its implementation", "References": [103482838, 103482838]}, "2166293920": {"Year": 2007, "Title": "New cache designs for thwarting software cache-based side channel attacks", "References": [1140213147, 2754725756, 1163618098, 190936789, 1153524033, 1187904452, 2764847869]}, "2510904844": {"Year": 2016, "Title": "Efficient synonym filtering and scalable delayed translation for hybrid virtual caching", "References": [148324379, 1187904452, 1126329156, 1136691831]}, "1562303963": {"Year": 2010, "Title": "Proceedings of the 37th annual international symposium on Computer architecture", "References": []}, "2018761720": {"Year": 1996, "Title": "Missing the Memory Wall: The Case for Processor/Memory Integration", "References": [1163264588, 1155899826, 60379886, 60379886, 60379886]}, "2149675621": {"Year": 2014, "Title": "Improving the energy efficiency of big cores", "References": [143190592, 86192639, 1186985151, 60379886, 60379886, 66124381]}, "1967156130": {"Year": 1977, "Title": "A few examples of how to use a symmetrical multi-micro-processor", "References": [2626428507, 2626428507]}, "2028537488": {"Year": 1982, "Title": "Performance and fault tolerance improvements in the Inverse Augmented Data Manipulator network", "References": [1131341566, 1131341566, 157670870, 178916657, 157670870, 68686220]}, "2157860533": {"Year": 2005, "Title": "Improving Multiprocessor Performance with Coarse-Grain Coherence Tracking", "References": [60379886, 60379886, 60379886, 60379886, 178916657]}, "2137059427": {"Year": 2000, "Title": "Early load address resolution via register tracking", "References": [60379886, 59697426, 106390105, 59697426]}, "2078031292": {"Year": 1987, "Title": "Effect of storage allocation/reclamation methods on parallelism and storage requirements", "References": []}, "1990038837": {"Year": 1990, "Title": "Proceedings of the 17th annual international symposium on Computer Architecture", "References": []}, "2062970752": {"Year": 1998, "Title": "Retrospective: alternative implementations of two-level adaptive training branch prediction", "References": [1131341566, 59697426, 59697426]}, "2140642495": {"Year": 2014, "Title": "Fractal++: closing the performance gap between fractal and conventional coherence", "References": [178916657, 60379886]}, "2049251532": {"Year": 2012, "Title": "A novel approach for encoding quantum block stabilizer codes", "References": [164566984, 24807848, 2595199528, 41034432]}, "2041074597": {"Year": 1986, "Title": "A computer with low-level parallelism QA-2: its applications to 3-D graphics and Prolog/Lisp machines", "References": [60379886]}, "2079092669": {"Year": 1984, "Title": "Automatic synthesis of systolic arrays from uniform recurrent equations", "References": [178916657, 68686220]}, "1984527041": {"Year": 1978, "Title": "The architecture and system method of DDM1: A recursively structured Data Driven Machine", "References": []}, "99336676": {"Year": 2007, "Title": "34th International Symposium on Computer Architecture (ISCA 2007), June 9-13, 2007, San Diego, California, USA", "References": []}, "2152970971": {"Year": 1994, "Title": "Ariadne\u2014an adaptive router for fault-tolerant multicomputers", "References": [97130795, 157670870]}, "2105560148": {"Year": 2003, "Title": "Pipeline damping: a microarchitectural technique to reduce inductive noise in supply voltage", "References": []}, "2129260987": {"Year": 2010, "Title": "Sustainable digital infrastructure", "References": []}, "2156831150": {"Year": 2010, "Title": "Dynamic warp subdivision for integrated branch and memory divergence tolerance", "References": []}, "2069991572": {"Year": 1975, "Title": "A loop network for simultaneous transmission of variable-length messages", "References": [1152462849, 127472826]}, "2159451750": {"Year": 1996, "Title": "Understanding Application Performance on Shared Virtual Memory Systems", "References": [1140070953, 60379886, 60379886]}, "2119959854": {"Year": 2009, "Title": "Hardware support for WCET analysis of hard real-time multicore systems", "References": [81291924, 1124527938, 176643777, 1120715160, 1198936338]}, "2087579676": {"Year": 1979, "Title": "Overview of the ARCADE system", "References": [2626428507]}, "2131550330": {"Year": 2002, "Title": "Dynamic fine-grain leakage reduction using leakage-biased bitlines", "References": [83637746, 83637746, 1131300907, 1187904452, 1120728542]}, "2147536281": {"Year": 2010, "Title": "Characteristics of workloads using the pipeline programming model", "References": [157670870, 1159477486, 157921468, 178916657, 1129667634, 182003359]}, "2724362854": {"Year": 2017, "Title": "HeteroOS: OS Design for Heterogeneous Memory Management in Datacenter", "References": []}, "1970963354": {"Year": 1993, "Title": "Hierarchical performance modeling with MACS: a case study of the convex C-240", "References": []}, "2013312514": {"Year": 2013, "Title": "Agile, efficient virtualization power management with low-latency server power states", "References": []}, "2060435976": {"Year": 1987, "Title": "High performance integrated Prolog processor IPP", "References": []}, "2168578078": {"Year": 1996, "Title": "Decoupled Hardware Support for Distributed Shared Memory", "References": [148324379, 1126329156, 1131341566, 2606469623, 60379886, 50071195, 178916657, 193109227, 193109227]}, "1964805854": {"Year": 1983, "Title": "Research on synthesis of concurrent computing systems (Extended Abstract)", "References": [1131341566]}, "2626935846": {"Year": 2017, "Title": "Decoupled Affine Computation for SIMT GPUs", "References": [1176176731, 60379886, 1126329156, 60379886, 60379886, 1155899826, 60379886]}, "2109978596": {"Year": 1989, "Title": "Multi-level shared caching techniques for scalability in VMP-M/C", "References": [50071195, 193109227, 60379886, 60379886, 66039016, 60379886, 1131341566]}, "2022997532": {"Year": 1986, "Title": "Performance measurement of paging behavior in multiprogramming systems", "References": [8351582, 8351582, 8351582, 103482838]}, "1984951919": {"Year": 1980, "Title": "Online pipeline systems for recursive numeric computations", "References": [103482838, 60379886, 203348814, 1131341566, 1197111096, 118992489]}, "2116652773": {"Year": 1989, "Title": "An Aperiodic Storage Scheme To Reduce Memory Conflicts In Vector Processors", "References": [1155899826, 157670870]}, "2515818068": {"Year": 2016, "Title": "Back to the future: leveraging Belady's algorithm for improved cache replacement", "References": [54901669, 59697426, 41449414, 1136691831, 1134494671]}, "2055517720": {"Year": 1980, "Title": "On the comparison between single and multiple processor systems", "References": []}, "2119391563": {"Year": 1989, "Title": "2-D SIMD Algorithms In The Perfect Shuffle Networks", "References": []}, "2100787464": {"Year": 2008, "Title": "Self-Optimizing Memory Controllers: A Reinforcement Learning Approach", "References": [1184914352, 60379886, 166774750, 1126329156, 59697426, 1151161434, 2754176545, 1180662882, 59697426, 1126329156]}, "2173501262": {"Year": 1985, "Title": "Implementation of precise interrupts in pipelined processors", "References": []}, "2076302647": {"Year": 2013, "Title": "Gaussian and EJ networks \u2014 Some efficient interconnection topologies for parallel systems", "References": []}, "2515287984": {"Year": 2016, "Title": "Cambricon: an instruction set architecture for neural networks", "References": [1186985151, 1158167855, 24807848, 1180662882, 1187904452, 148324379]}, "2012268179": {"Year": 1982, "Title": "A data flow architecture with a paged memory system", "References": []}, "2154840748": {"Year": 2012, "Title": "Improving writeback efficiency with decoupled last-write prediction", "References": [59697426, 60379886, 60379886, 60379886, 60379886]}, "2246811656": {"Year": 2015, "Title": "Heuristic metamorphic malware detection based on statistics of assembly instructions using classification algorithms", "References": [198660693, 2764922190, 192253037, 1172683839]}, "2040755057": {"Year": 1977, "Title": "The universality of various types of SIMD machine interconnection networks", "References": [156280010, 148324379, 157670870, 157670870, 157670870]}, "2002842203": {"Year": 1976, "Title": "Distribution of functions and control in RPCNET", "References": []}, "2149340522": {"Year": 1995, "Title": "Implementation trade-offs in using a restricted data flow architecture in a high performance RISC microprocessor", "References": [60379886]}, "2085598418": {"Year": 2013, "Title": "Criticality stacks: identifying critical threads in parallel programs using synchronization behavior", "References": [59697426, 60379886, 60379886, 1203869711]}, "2161578546": {"Year": 1994, "Title": "A performance study of software and hardware data prefetching schemes", "References": [81742775, 148324379, 157670870, 59697426, 60379886, 2606469623, 60379886]}, "2154101732": {"Year": 1992, "Title": "Expanded delta networks for very large parallel computers", "References": []}, "2113622688": {"Year": 2006, "Title": "SODA: A Low-power Architecture For Software Radio", "References": [157670870, 1126329156]}, "2152450729": {"Year": 1988, "Title": "An evaluation of directory schemes for cache coherence", "References": [1155899826, 54901669]}, "2138513384": {"Year": 2004, "Title": "Exploiting Resonant Behavior to Reduce Inductive Noise", "References": [2623246904, 1165622107, 60379886, 138446831, 1120728542, 138446831]}, "1981878350": {"Year": 1977, "Title": "Architecture of a hardware data interpreter", "References": [2626428507]}, "2139581953": {"Year": 2010, "Title": "Chip master planning: An efficient methodology to improve design closure and complexity management of ultra large chips", "References": [1164762582, 100835903, 1128132410, 100835903]}, "1969116995": {"Year": 1998, "Title": "Retrospective: tempest and typhoon: user-level shared memory", "References": []}, "2251163724": {"Year": 2000, "Title": "Proceedings of the 27th annual international symposium on Computer architecture", "References": []}, "2026385069": {"Year": 1987, "Title": "An experimental VLSI Prolog interpreter: preliminary measurements and results", "References": [2764831066, 81742775, 60379886, 2755927266, 1201110412]}, "1986913310": {"Year": 2004, "Title": "Transactional Memory Coherence and Consistency", "References": [1174091362, 60379886, 60379886, 1126329156, 60379886, 178916657, 157670870]}, "1979291828": {"Year": 1976, "Title": "A model of interference in a shared resource multiprocessor", "References": []}, "2143700077": {"Year": 2014, "Title": "Fine-grain task aggregation and coordination on GPUs", "References": [157146593, 1198986815, 1150208541, 1126329156, 148324379, 60379886]}, "2166247408": {"Year": 2013, "Title": "Design space exploration and optimization of path oblivious RAM in secure processors", "References": [50071195, 2595770078, 59697426, 17643076]}, "2119393363": {"Year": 1992, "Title": "Dynamic dependency analysis of ordinary programs", "References": [60379886, 60379886, 60379886, 2606469623]}, "1993440842": {"Year": 1985, "Title": "The performance analysis of partitioned circuit switched multistage interconnection networks", "References": [60379886, 157670870, 157670870]}, "2127585779": {"Year": 1994, "Title": "Compressionless routing: a framework for adaptive and fault-tolerant routing", "References": [1159477486, 2626104003, 157670870, 60379886, 157146593, 63392143, 1159477486, 157670870]}, "1974106575": {"Year": 1980, "Title": "A single user multiprocessor incorporating processor manipulation facilities", "References": [122199241, 103482838]}, "1975025054": {"Year": 1996, "Title": "STiNG: A CC-NUMA Computer System for the Commercial Marketplace", "References": [1164519180]}, "1487656147": {"Year": 1990, "Title": "Improving direct-mapped cache performance by the addition of a small fully associative cache and pre", "References": []}, "2292981223": {"Year": 2005, "Title": "Continuous Optimization", "References": [25538012, 148521650, 1129667634, 59697426]}, "2007826149": {"Year": 1995, "Title": "A comparison of architectural support for messaging in the TMC CM-5 and the Cray T3D", "References": [2606469623, 112708030, 103482838, 2755546534, 2755927266, 60379886, 2606469623, 50071195]}, "2095107797": {"Year": 1985, "Title": "A distributed multiple-response resolver for value-order retrieval", "References": [59697426]}, "1994695623": {"Year": 2012, "Title": "Fully contention-free optical NoC based on wavelenght routing", "References": []}, "2121936151": {"Year": 2010, "Title": "Exploring a low-cost inter-layer communication scheme for 3D networks-on-chip", "References": []}, "2164534125": {"Year": 1988, "Title": "Multiprocessor cache analysis using ATUM", "References": [60379886, 6725529, 193109227]}, "1967666282": {"Year": 1977, "Title": "Considerations for new tactical computer systems", "References": [157921468]}, "2099372413": {"Year": 1984, "Title": "Experimental evaluation of on-chip microprocessor cache memories", "References": [157921468, 178916657]}, "2155470191": {"Year": 2000, "Title": "Circuits for wide-window superscalar processors", "References": [1150919317, 83637746, 178916657]}, "1545129041": {"Year": 1985, "Title": "A Hardware Pipeline Algorithm for Relational Database Operation and Its Implementation Using Dedicated Hardware.", "References": []}, "2075092045": {"Year": 1986, "Title": "Graph allocation in static dataflow systems", "References": [178916657]}, "1998129367": {"Year": 1992, "Title": "Memory latency effects in decoupled architectures with a single data memory module", "References": [60379886, 60379886, 178916657, 60379886]}, "2130124967": {"Year": 2003, "Title": "Cyclone: a broadcast-free dynamic instruction scheduler with selective replay", "References": []}, "1991256791": {"Year": 1985, "Title": "The FLEX/32 multicomputer", "References": []}, "2152687294": {"Year": 2003, "Title": "Overcoming the limitations of conventional vector processors", "References": [148521650]}, "85273707": {"Year": 1999, "Title": "XOR storage scheme synthesis for variety of data template", "References": []}, "2509331106": {"Year": 2016, "Title": "Morpheus: creating application objects efficiently for heterogeneous computing", "References": [106148199, 1175089206, 148324379, 1183230087, 97130795, 1134494671, 90119964, 1185109434, 1171178643]}, "2020011734": {"Year": 2013, "Title": "Utility-based acceleration of multithreaded applications on asymmetric CMPs", "References": [59697426, 59697426, 59697426]}, "113261382": {"Year": 2000, "Title": "Clock rate vs. IPC: The end of the road for conventional microprocessors", "References": []}, "2728809642": {"Year": 2017, "Title": "There and Back Again: Optimizing the Interconnect in Networks of Memory Cubes", "References": [2754119650, 1134494671, 17643076, 1176176731, 1176176731]}, "2101765763": {"Year": 1979, "Title": "Performance enhancement of SISD processors", "References": [157921468, 1131341566, 157670870]}, "2112177563": {"Year": 2010, "Title": "IOMMU: strategies for mitigating the IOTLB bottleneck", "References": []}, "2138668977": {"Year": 1988, "Title": "A cache-based message passing scheme for a shared-bus multiprocessor", "References": [60379886, 178916657, 60379886, 157670870, 1131341566]}, "2134828100": {"Year": 2012, "Title": "Harmony: collection and analysis of parallel block vectors", "References": [1179814642, 148324379, 1176176731]}, "2177082073": {"Year": 1986, "Title": "HPSm, a high performance restricted data flow architecture having minimal functionality", "References": [106390105, 157921468]}, "2085129946": {"Year": 2013, "Title": "Target position estimation with mobile adaptive network with selective cooperation", "References": [184954342, 166990724]}, "2060762476": {"Year": 1990, "Title": "Big science versus little science\u2014do you have to build it? (panel session)", "References": []}, "2111998979": {"Year": 2006, "Title": "Interconnection Networks for Scalable Quantum Computers", "References": [24807848, 24807848, 164566984, 153560523, 97130795, 24807848]}, "2000253898": {"Year": 1984, "Title": "Multi-dimensional systolic networks, for discrete fourier transform", "References": [1141821850]}, "2154857344": {"Year": 2003, "Title": "Temperature-aware microarchitecture", "References": [1126329156, 1192710900, 1126329156, 1134494671, 60379886]}, "2042065110": {"Year": 2013, "Title": "The application of Information Management in Construction Contracts Management", "References": []}, "2016114492": {"Year": 1983, "Title": "The new generation of computer architecture", "References": [63392143, 178916657]}, "2106622015": {"Year": 2006, "Title": "Acoustic Differentiation of L- and L-L% in Switchboard and Radio News Speech", "References": [42504509]}, "2051260038": {"Year": 2011, "Title": "A case for heterogeneous on-chip interconnects for CMPs", "References": [1126329156, 178916657, 1178330879, 60379886, 60379886, 1137823534, 60379886, 1126329156, 60379886, 59697426]}, "1965295983": {"Year": 1979, "Title": "A bit-slice cache controller", "References": []}, "2104733617": {"Year": 2011, "Title": "Virtualizing performance asymmetric multi-core systems", "References": [2626326608, 1153382799, 54901669, 2606469623, 148324379]}, "2160313031": {"Year": 2004, "Title": "Memory Ordering: A Value-Based Approach", "References": [59697426, 1155899826, 59697426, 1159477486, 59697426]}, "2155119470": {"Year": 2002, "Title": "Managing multi-configuration hardware via dynamic working set analysis", "References": []}, "2110468472": {"Year": 1994, "Title": "Virtual memory mapped network interface for the SHRIMP multicomputer", "References": [2626104003, 60379886, 60379886, 1159477486]}, "2149323767": {"Year": 2010, "Title": "Achieving power-efficiency in clusters without distributed file system complexity", "References": [50071195, 50071195]}, "2037889024": {"Year": 1984, "Title": "Dictionary machines with a small number of processors", "References": []}, "2140128874": {"Year": 1994, "Title": "Combined performance gains of simple cache protocol extensions", "References": [60379886, 186357190, 157146593]}, "2728529009": {"Year": 2017, "Title": "Parallel Automata Processor", "References": [1191753779, 44643521, 1137827009, 60379886, 131663046, 1134494671, 103482838, 186921487, 1162450063]}, "1966242497": {"Year": 1987, "Title": "Mapping data flow programs on a VLSI array of processors", "References": [178916657, 178916657, 157670870, 130014885, 157670870]}, "2070731183": {"Year": 2013, "Title": "Risk Assessment Research of college students online entrepreneurship based on Disturbing Fuzzy Comprehensive Evaluation", "References": []}, "2129810719": {"Year": 1977, "Title": "On virtual memories and micronetworks", "References": [2626428507, 2626428507]}, "2021817036": {"Year": 1985, "Title": "Implementing a cache consistency protocol", "References": [157921468]}, "2626312854": {"Year": 2017, "Title": "Access Pattern-Aware Cache Management for Improving Data Utilization in GPU", "References": [157670870, 60379886, 1174091362, 1203869711, 1128132410, 59697426, 1134494671, 59697426, 1126329156]}, "2128542799": {"Year": 1992, "Title": "Towards a shared-memory massively parallel multiprocessor", "References": [1136691831, 2756320274, 1155899826]}, "2152494686": {"Year": 1992, "Title": "Monitoring program behaviour on SUPRENUM", "References": [178916657]}, "2131840272": {"Year": 1992, "Title": "Cache replacement with dynamic exclusion", "References": [148324379, 50071195, 157670870]}, "1982896997": {"Year": 1980, "Title": "Fault tolerance of a class of connecting networks", "References": [157670870]}, "2022333584": {"Year": 1977, "Title": "Hierarchical multiprocessor organizations", "References": [50071195, 60379886]}, "2100304243": {"Year": 2006, "Title": "Multiple Instruction Stream Processor", "References": [59697426, 60379886, 55818814, 148324379]}, "2067252231": {"Year": 1992, "Title": "Performance of Multiple-Bus Multiprocessor Under Non-Uniform Memory Reference Model", "References": []}, "2151388636": {"Year": 2006, "Title": "TRAP-Array: A Disk Array Architecture Providing Timely Recovery to Any Point-in-time", "References": [47508943, 2625747718, 2625747718, 50071195, 148324379, 2625747718]}, "2148443481": {"Year": 2012, "Title": "CAPRI: prediction of compaction-adequacy for handling control-divergence in GPGPU architectures", "References": [60379886, 1160032607, 60606485]}, "2111506684": {"Year": 2010, "Title": "Sentry: light-weight auxiliary memory access control", "References": [1126329156, 60379886, 60379886, 50071195, 50071195, 59697426]}, "1999786966": {"Year": 2013, "Title": "Studying multicore processor scaling via reuse distance analysis", "References": [1126329156, 1134494671, 1203869711, 60379886, 1134494671, 1136691831, 1134494671]}, "2133877928": {"Year": 1992, "Title": "Limits of control flow on parallelism", "References": [1160032607]}, "2103099649": {"Year": 2004, "Title": "Developing an IP-DSLAM Benchmark for Network Processor Units", "References": [66039016, 100835903, 148324379]}, "2059348017": {"Year": 1982, "Title": "A dual processor VAX 11/780", "References": []}, "2626953429": {"Year": 2017, "Title": "Stream-Dataflow Acceleration", "References": [60379886, 148324379]}, "1524357993": {"Year": 1998, "Title": "25 years of the international symposia on Computer architecture (selected papers)", "References": []}, "2010766866": {"Year": 2004, "Title": "On the effectiveness of prefetching and reuse in reducing L1 data cache traffic: a case study of Snort", "References": []}, "2069090938": {"Year": 1977, "Title": "The design of some language constructs for horizontal microprogramming", "References": [147953040, 157670870]}, "2249041648": {"Year": 2015, "Title": "Improved layout implementation of Mini-Mips in terms of power, performance and chip footprint", "References": []}, "1989622980": {"Year": 2009, "Title": "End-to-end register data-flow continuous self-test", "References": [60379886, 59697426, 1126329156, 1170566876, 59697426, 157670870, 59697426, 60379886]}, "2035752434": {"Year": 2015, "Title": "Unified address translation for memory-mapped SSDs with FlashMap", "References": [59697426, 2756537883, 1153382799, 2625747718, 34995574, 50071195, 2534597628, 60379886]}, "2083480491": {"Year": 2013, "Title": "University Teachers' Professional Title Evaluation Prediction Mode Based on LVQ Neural Network", "References": []}, "2164028499": {"Year": 1992, "Title": "A new compiler-directed cache coherence scheme for shared memory multiprocessors with fast and parallel explicit invalidation (abstract)", "References": []}, "2109072691": {"Year": 1978, "Title": "X-Tree: A tree structured multi-processor computer architecture", "References": []}, "2625240777": {"Year": 2017, "Title": "Language-level persistency", "References": [1126329156, 1132593990, 60379886, 60379886, 59697426, 17643076, 34995574, 2625747718, 60379886, 1126329156, 148324379, 50071195, 1186985151, 59697426, 1126329156, 1173393762, 148324379, 1191753779, 60379886, 1126329156]}, "2626705819": {"Year": 2017, "Title": "Accelerating GPU Hardware Transactional Memory with Snapshot Isolation", "References": [59697426, 1130177464, 1126329156, 59697426, 59697426, 1126329156, 60379886, 1136783206, 60379886, 60379886, 1134494671, 2754155910]}, "2513923381": {"Year": 2016, "Title": "Short-circuit dispatch: accelerating virtual machine interpreters on embedded processors", "References": [59697426, 1129667634, 60379886, 1126329156, 60379886, 157670870, 41449414, 59697426, 60379886]}, "2006090396": {"Year": 1992, "Title": "T: a multithreaded massively parallel architecture", "References": [2606469623, 60379886]}, "2015614336": {"Year": 1975, "Title": "A cellular general purpose computer", "References": [157670870]}, "2157137222": {"Year": 1978, "Title": "A pipelined processing unit for on-line division", "References": [157670870, 1197111096]}, "2121531114": {"Year": 2010, "Title": "Using partial tag comparison in low-power snoop-based chip multiprocessors", "References": [60379886, 148324379, 60379886, 178916657, 59697426, 60379886]}, "2130558352": {"Year": 1996, "Title": "High-Bandwidth Address Translation for Multiple-Issue Processors", "References": [106390105, 148324379, 81742775, 60379886, 60379886, 60379886, 60379886, 148324379, 1186985151, 97130795]}, "2007260316": {"Year": 2013, "Title": "An Improved KNN Algorithm in Text Classification", "References": []}, "1985926985": {"Year": 2012, "Title": "On the reliability of switching and multivalued networks", "References": [37538908, 133646729, 100835903, 1187904452]}, "1980467849": {"Year": 2012, "Title": "Design and implementation of a new symmetric Built-in Redundancy analyzer", "References": [73404582, 83637746, 2623715577, 37538908, 87725633]}, "2151809035": {"Year": 2013, "Title": "Edible oil electrical parameters detection system design based on interdigital sensor", "References": []}, "2146241244": {"Year": 2015, "Title": "Redundant memory mappings for fast access to large memories", "References": [60379886, 106296714, 148324379, 60379886, 123060138, 1134494671, 60379886, 60379886, 60379886, 60379886]}, "2143091905": {"Year": 1989, "Title": "High Performance Communications In Processor Networks", "References": [59933527]}, "2113617109": {"Year": 2000, "Title": "Understanding the backward slices of performance degrading instructions", "References": [8351582, 60379886, 60379886, 59697426]}, "2171299717": {"Year": 1999, "Title": "The program decision logic approach to predicated execution", "References": [59697426]}, "1966908361": {"Year": 1975, "Title": "A fast display-oriented processor", "References": []}, "2151233837": {"Year": 2009, "Title": "Reactive NUCA: near-optimal block placement and replication in distributed caches", "References": [1126329156, 1120715160, 1159477486, 185367456, 59697426, 59697426, 1126329156]}, "2116015411": {"Year": 2002, "Title": "Transient-fault recovery using simultaneous multithreading", "References": [148324379]}, "2143202362": {"Year": 2000, "Title": "An embedded DRAM architecture for large-scale spatial-lattice computations", "References": [35412551]}, "1986946272": {"Year": 1986, "Title": "An efficient routing control for the SIGMA network \u03a3 (4)", "References": [157670870, 102439543, 157670870, 157670870, 178916657, 157670870, 157670870, 84409463, 118992489, 157670870, 127472826, 157670870, 157670870]}, "2507809706": {"Year": 2016, "Title": "Efficiently scaling out-of-order cores for simultaneous multithreading", "References": [59697426, 59697426, 59697426, 59697426, 59697426, 1173393762, 59697426, 26056741, 60379886, 1126329156, 60379886, 1126329156, 60379886, 1126329156, 59697426, 59697426, 1126329156, 59697426, 50071195, 59697426, 1126329156, 148324379, 1155899826, 59697426]}, "1988625252": {"Year": 2009, "Title": "Multi-execution: multicore caching for data-similar executions", "References": [59697426, 60379886, 62148650]}, "2158630919": {"Year": 2006, "Title": "Spatial Memory Streaming", "References": [60379886, 78926909, 157670870, 90119964, 60379886, 59697426, 60379886, 60379886, 60379886, 1201561728, 106390105, 1136691831, 1126329156, 1176176731, 59697426, 1174091362]}, "2625932461": {"Year": 2017, "Title": "Rethinking TLB Designs in Virtualized Environments: A Very Large Part-of-Memory TLB", "References": [59697426, 60379886, 1150919317, 59697426, 59697426, 59697426]}, "2060550191": {"Year": 1978, "Title": "A language implementation design for a multiprocessor computer system", "References": [60379886, 106390105, 157921468, 38471087, 2626428507, 148324379, 2626428507]}, "2164713493": {"Year": 1995, "Title": "Unconstrained speculative execution with predicated state buffering", "References": []}, "2137462938": {"Year": 2001, "Title": "Better exploration of region-level value locality with integrated computation reuse and value prediction", "References": [59697426, 1134494671, 148324379, 59697426, 50071195, 193109227]}, "104382661": {"Year": 1999, "Title": "Vector Microprocessors for Desktop Computing", "References": []}, "2620722067": {"Year": 1998, "Title": "The perception of stressed syllables in finnish.", "References": []}, "2101830775": {"Year": 1992, "Title": "Thread-based programming for the EM-4 hybrid dataflow machine", "References": [1131341566]}, "2169928889": {"Year": 1994, "Title": "Complexity/performance tradeoffs with non-blocking loads", "References": [66039016, 60379886, 1128132410, 60379886, 60379886]}, "1977219908": {"Year": 1979, "Title": "An emulator network for SIMD machine interconnection networks", "References": [68686220, 157670870, 60379886, 157670870, 157670870, 157670870]}, "2095942479": {"Year": 2006, "Title": "Techniques for Multicore Thermal Management: Classification and New Exploration", "References": [1187904452, 59697426, 1126329156, 50071195, 19681352, 123060138, 60379886, 1128132410, 2764874868, 59697426, 60379886, 1126329156, 1120728542]}, "2129133577": {"Year": 1995, "Title": "Speeding up irregular applications in shared-memory multiprocessors: memory binding and group prefetching", "References": [148324379, 60379886, 60379886, 1155899826, 157146593, 60379886, 157670870, 60379886, 2606469623]}, "2140978582": {"Year": 1990, "Title": "Supporting systolic and memory communication in iWarp", "References": [2754640668]}, "2088032806": {"Year": 2010, "Title": "Cohesion: a hybrid memory model for accelerators", "References": [103482838, 1183230087, 148324379, 60379886, 1134494671, 60379886]}, "2515441589": {"Year": 2016, "Title": "Rescuing uncorrectable fault patterns in on-chip memories through error pattern transformation", "References": [2623229432, 1126329156, 60379886, 1126329156, 60379886, 59697426]}, "2161681141": {"Year": 1989, "Title": "Supporting Reference And Dirty Bits In SPUR's Virtual Address Cache", "References": [178916657, 157921468, 68686220]}, "2144547480": {"Year": 2004, "Title": "Selective main memory compression by identifying program phase changes", "References": [4502562, 148324379, 2534597628, 127660348, 60379886, 1126329156, 106390105, 1180629300]}, "2142110652": {"Year": 1994, "Title": "A unified architectural tradeoff methodology", "References": [60379886, 60379886]}, "2076334516": {"Year": 1982, "Title": "Finding an extremum in a network", "References": [183285281]}, "2030709599": {"Year": 1985, "Title": "A technique for reducing synchronization overhead in large scale multiprocessors", "References": [60379886, 2764967264]}, "2240521152": {"Year": 2015, "Title": "Highly efficient alpha-beta pruning minimax based Loop Trax Solver on FPGA", "References": []}, "1998042812": {"Year": 1975, "Title": "A microprogrammed processor for interactive computer graphics", "References": []}, "1982326628": {"Year": 1985, "Title": "Cache evaluation and the impact of workload choice", "References": [178916657]}, "2063388447": {"Year": 1981, "Title": "RISC I: a reduced instruction set VLSI computer", "References": [1131341566, 8351582, 83637746, 60379886, 178916657, 1160032607]}, "2161176479": {"Year": 2014, "Title": "WebCore: architectural support for mobileweb browsing", "References": [60379886, 1160604004, 1203999783, 60379886, 1126329156, 60379886, 125754415, 2736009659, 148324379, 129236917, 1126329156, 129236917, 60379886, 1126329156, 1120728542, 1203869711, 60379886, 1187904452]}, "1964089084": {"Year": 1993, "Title": "Parity logging overcoming the small write problem in redundant disk arrays", "References": [1164519180, 1133523790, 148324379, 47508943, 60379886]}, "2090963027": {"Year": 1984, "Title": "Soft error correction for increased densities in VLSI memories", "References": [68686220, 2764571537, 3582665, 4502562, 3880285]}, "2296006986": {"Year": 1995, "Title": "Multiscalar processors", "References": [59697426]}, "2009368013": {"Year": 1983, "Title": "Uniform theory of the shuffle-exchange type permutation networks", "References": [60379886, 157670870, 157670870]}, "2097336080": {"Year": 2011, "Title": "Bypass and insertion algorithms for exclusive last-level caches", "References": [60379886, 112676551, 2625747718]}, "2056137328": {"Year": 2013, "Title": "Continuous real-world inputs can open up alternative accelerator designs", "References": [1161424158, 17643076, 1189675953, 185806230]}, "1997023647": {"Year": 1976, "Title": "A computer simulation facility for packet communication architecture", "References": [60379886, 148324379]}, "2171896511": {"Year": 1983, "Title": "Architecture of the PSC-a programmable systolic chip", "References": [178916657, 37538908, 157670870, 2755423165, 157670870, 2764967264]}, "2007929622": {"Year": 2010, "Title": "The virtual write queue: coordinating DRAM and last-level cache policies", "References": [60379886, 1176176731, 1187904452]}, "2051676750": {"Year": 1983, "Title": "DDDP-a Distributed Data Driven Processor", "References": []}, "2024771008": {"Year": 2013, "Title": "Regression Testing for Automatic Fare Collection System of Rail Transit", "References": [57947533, 114141714, 1184001023]}, "2001074770": {"Year": 1984, "Title": "Execution of logic programs on a dataflow architecture", "References": [103482838, 157670870, 157921468, 90119964]}, "2097113145": {"Year": 1992, "Title": "Lazy release consistency for software distributed shared memory", "References": [8351582, 60379886]}, "2154142155": {"Year": 2015, "Title": "Page overlays: an enhanced virtual memory framework to enable fine-grained memory management", "References": [172998616, 59697426, 60379886, 148324379, 193109227, 60379886, 1173393762, 60379886, 103482838, 50071195, 1192165265, 148324379, 163326656]}, "2121795083": {"Year": 2012, "Title": "PreSET: improving performance of phase change memories by exploiting asymmetry in write times", "References": [1126329156, 59697426, 60379886, 59697426, 1126329156]}, "2100068372": {"Year": 2013, "Title": "Research of Boiler Fault Diagnosis Based on Fuzzy Neural Network", "References": []}, "2163873452": {"Year": 1977, "Title": "A Large Scale, Homogenous, Fully Distributed Parallel Machine, II", "References": [60379886]}, "2087438799": {"Year": 1978, "Title": "Hardware algorithms for nonnumeric computation", "References": [118992489, 191798613, 2626428507, 103482838, 2626428507, 118992489, 60379886, 2626428507, 153560523, 103482838, 153560523, 103482838, 90119964, 2626428507, 60379886]}, "2051053265": {"Year": 1995, "Title": "Configurable flow control mechanisms for fault-tolerant routing", "References": [60379886, 97130795, 157670870, 60379886, 60379886, 97130795]}, "2043075492": {"Year": 1987, "Title": "The sharing of environment in AND-OR-parallel execution of logic programs", "References": []}, "2156923685": {"Year": 1991, "Title": "Dynamic base register caching: a technique for reducing address bus width", "References": []}, "2047050761": {"Year": 1980, "Title": "A technique for the architectural implementation of software subsystems", "References": [50071195]}, "2610520449": {"Year": 2010, "Title": "The 7th ISCA Speech Synthesis Workshop, SSW7", "References": []}, "2166630981": {"Year": 1992, "Title": "Increasing the number of strides for conflict-free vector access", "References": [60379886, 1155899826, 157670870, 157670870, 60379886]}, "2100761285": {"Year": 1988, "Title": "An accurate and efficient performance analysis technique for multiprocessor snooping cache-consistency protocols", "References": [60379886, 193109227, 60379886, 60379886, 60379886, 193109227, 157670870]}, "2093899855": {"Year": 2013, "Title": "Bit mapping for balanced PCM cell programming", "References": [60379886, 60379886, 1136691831, 60379886, 1120728542, 1192710900, 1126329156, 59697426, 1187160151, 1136691831, 59697426]}, "2163403936": {"Year": 2001, "Title": "Measuring Experimental Error in Microprocessor Simulation", "References": [59697426, 157670870, 62427620, 178916657]}, "2155350341": {"Year": 1998, "Title": "Memory system characterization of commercial workloads", "References": [60379886, 60379886, 186266167, 54901669, 2606469623, 186266167, 50071195, 38703467, 60379886, 148324379]}, "1997933199": {"Year": 2011, "Title": "i-NVMM: a secure non-volatile main memory system with incremental encryption", "References": [59697426, 1134494671, 60379886, 162355128, 60379886, 106390105, 1126329156, 178916657, 1134494671, 103482838]}, "2586318863": {"Year": 2005, "Title": "Correct Alignment of a Return-Address-Stack after Call and Return Mispredictions", "References": [157670870, 60379886, 59697426]}, "2057754561": {"Year": 1986, "Title": "An architecture for efficient Lisp list access", "References": [60379886, 41449414, 41449414, 103482838]}, "2155861433": {"Year": 1996, "Title": "Increasing Cache Port Efficiency for Dynamic Superscalar Microprocessors", "References": [60379886, 148324379, 60379886, 148324379, 60379886, 1164519180, 106390105]}, "2130363691": {"Year": 1992, "Title": "Alternative implementations of two-level adaptive branch prediction", "References": [60379886, 1131341566, 59697426, 60379886, 60379886, 178916657]}, "2020756943": {"Year": 1985, "Title": "(SM) 2 -II: a new version of the sparse matrix solving machine", "References": []}, "2516141709": {"Year": 2016, "Title": "Cnvlutin: ineffectual-neuron-free deep neural network computing", "References": [1168863100, 25538012, 1183230087, 1126329156, 2597175965]}, "2167334577": {"Year": 2009, "Title": "An analytical model for a GPU architecture with memory-level and thread-level parallelism awareness", "References": [1126329156, 76152103]}, "2167556016": {"Year": 2007, "Title": "Core fusion: accommodating software diversity in chip multiprocessors", "References": [1126329156, 60379886, 60379886, 68686220, 60379886, 148324379, 60379886, 60379886]}, "2122697795": {"Year": 2005, "Title": "Improving Program Efficiency by Packing Instructions into Registers", "References": [1198936338, 148324379, 59697426]}, "1970993568": {"Year": 1977, "Title": "An advanced tactical computer concept", "References": []}, "2518193375": {"Year": 2016, "Title": "Future vector microprocessor extensions for data aggregations", "References": [78926909]}, "1966934717": {"Year": 2013, "Title": "Research on Automatic Diagnosis Based on ANN Well Conditions Fault", "References": []}, "2065132365": {"Year": 2011, "Title": "Adaptive granularity memory systems: a tradeoff between storage efficiency and throughput", "References": [1126329156, 148324379, 59697426, 59697426, 59697426, 60379886, 112676551, 60379886, 157670870]}, "2442974303": {"Year": 2016, "Title": "Eyeriss: a spatial architecture for energy-efficient dataflow for convolutional neural networks", "References": [2597175965, 1126329156, 60379886, 1180662882, 148324379]}, "2172004543": {"Year": 1991, "Title": "Strategies for achieving improved processor throughput", "References": [60379886, 2764967264]}, "2048588974": {"Year": 2009, "Title": "Scalable high performance main memory system using phase-change memory technology", "References": [60379886, 24807848]}, "2145565697": {"Year": 2014, "Title": "HIOS: a host interface I/O scheduler for solid state disks", "References": [1162226489, 50071195, 126824455, 68126035, 136160450, 2534597628, 60379886]}, "2165495454": {"Year": 2008, "Title": "TokenTM: Efficient Execution of Large Transactions with Hardware Transactional Memory", "References": [148324379, 60379886, 59697426, 148324379, 59697426, 60379886, 1126329156, 1164519180, 103482838]}, "2100912464": {"Year": 1993, "Title": "Working sets, cache sizes, and node granularity issues for large-scale multiprocessors", "References": [157146593, 32326811]}, "2049785557": {"Year": 1993, "Title": "Architectural requirements of parallel scientific applications with explicit communication", "References": [1153382799]}, "2610895824": {"Year": 2014, "Title": "Proceeding of the 41st annual international symposium on Computer architecuture", "References": []}, "2013530849": {"Year": 1984, "Title": "Error-correcting codes for semiconductor memories", "References": [127472826, 106390105]}, "1971997351": {"Year": 2013, "Title": "Maximizing SIMD resource utilization in GPGPUs with SIMD lane permutation", "References": [1176176731, 59697426, 62238642, 60379886, 1134494671]}, "2135489208": {"Year": 2007, "Title": "Interconnect design considerations for large NUCA caches", "References": [1126329156, 1187904452, 60379886, 59697426, 60379886, 59697426, 60379886, 68686220]}, "2036403064": {"Year": 2015, "Title": "A fully associative, tagless DRAM cache", "References": [1178330879, 59697426, 59697426, 148324379, 2755670233, 60379886, 2624381848]}, "2162920940": {"Year": 2007, "Title": "Mechanisms for bounding vulnerabilities of processor structures", "References": [60379886, 59697426, 59697426, 60379886, 59697426, 1176176731]}, "2158382658": {"Year": 2011, "Title": "Sampling + DMR: practical and low-overhead permanent fault detection", "References": [1128132410, 2622339228, 73404582, 60379886, 59697426]}, "2156331292": {"Year": 2012, "Title": "VRSync: characterizing and eliminating synchronization-induced voltage emergencies in many-core processors", "References": [1183230087, 60379886, 1120728542, 1178330879]}, "2154346069": {"Year": 1993, "Title": "Cache write policies and performance", "References": [193109227, 2623115447, 157921468, 148324379]}, "2108806129": {"Year": 2003, "Title": "A \"flight data recorder\" for enabling full-system multiprocessor deterministic replay", "References": [193109227, 2595428313, 1126329156, 73404582, 41449414, 1131589359, 60379886, 60379886]}, "1583455595": {"Year": 2009, "Title": "Thread to core assignment in SMT on-chip multiprocessors", "References": []}, "2134725382": {"Year": 1992, "Title": "Interleaved parallel schemes: improving memory throughput on supercomputers", "References": [60379886, 157670870, 157670870]}, "2157340037": {"Year": 1988, "Title": "Performance tradeoffs in cache design", "References": [8351582]}, "2049469709": {"Year": 1998, "Title": "Retrospective: on the inclusion properties for multi-level cache hierarchies", "References": []}, "2017349948": {"Year": 1980, "Title": "Timed Petri nets and preliminary performance evaluation", "References": [1164472673]}, "1207602149": {"Year": 2003, "Title": "Using syllable-based indexing features and language models to improve German spoken document retrieval", "References": []}, "2030449090": {"Year": 2013, "Title": "Iris Localization with an Improved Least Squares Fitting Algorithm", "References": [185008460, 2754953086]}, "2131780201": {"Year": 2014, "Title": "Row-buffer decoupling: a case for low-latency DRAM microarchitecture", "References": [59697426, 60379886, 1126329156, 83637746, 60379886, 2624024286]}, "2035872164": {"Year": 1999, "Title": "Speculation techniques for improving load related instruction scheduling", "References": [2754362366, 60379886, 59697426, 59697426]}, "2154451732": {"Year": 2008, "Title": "A Proactive Wearout Recovery Approach for Exploiting Microarchitectural Redundancy to Extend Cache SRAM Lifetime", "References": [100835903, 83637746, 128536549, 2623583991, 128536549, 106390105, 19887683, 81291924]}, "2041415271": {"Year": 1978, "Title": "The design of a mass memory for a database computer", "References": [60379886]}, "2033683327": {"Year": 1987, "Title": "Analytical modeling and architectural modifications of a dataflow computer", "References": [103482838, 1131341566]}, "1973718751": {"Year": 2015, "Title": "Computer performance microscopy with S him", "References": [148324379, 1129667634, 60379886, 112676551, 106390105, 60379886, 148324379]}, "2512938924": {"Year": 2016, "Title": "Accelerating markov random field inference using molecular optical gibbs sampling units", "References": [206811868, 199944782, 59697426, 178776955, 59697426, 83637746]}, "1990518515": {"Year": 1985, "Title": "TIDBITS: speedup via time-delay bit-slicing in ALU design for VLSI technology", "References": []}, "2106537813": {"Year": 2007, "Title": "A novel dimensionally-decomposed router for on-chip communication in 3D architectures", "References": [97130795, 1128132410, 60379886, 59697426, 1187904452, 60379886, 60379886, 60379886]}, "2131847435": {"Year": 1977, "Title": "An instruction timing model of CPU performance", "References": []}, "13191453": {"Year": 1985, "Title": "High-speed top-of-stack scheme for interpreters: a management algorithm and its analysis", "References": []}, "2732516285": {"Year": 2007, "Title": "INTERSPEECH 2007, 8th Annual Conference of the International Speech Communication Association, Antwerp, Belgium, August 27-31, 2007", "References": []}, "2133806301": {"Year": 1988, "Title": "The VMP multiprocessor: initial experience, refinements, and performance evaluation", "References": [1131341566, 50071195, 54901669, 60379886]}, "1979949762": {"Year": 1978, "Title": "Address size independence in a 16-bit minicomputer", "References": [60379886, 106390105, 103482838, 60379886, 2626428507]}, "35392581": {"Year": 1989, "Title": "S. Yamaguchi, T. Bandoh: Evaluation of Memory System for Integrated Prolog Processor IPP.", "References": []}, "2516639415": {"Year": 2016, "Title": "LAP: loop-block aware inclusion properties for energy-efficient asymmetric last level caches", "References": [2624024286, 59697426, 60379886, 2624381848, 60379886, 1126329156]}, "2081650318": {"Year": 1984, "Title": "The use of static column ram as a memory hierarchy", "References": [157670870]}, "2060231070": {"Year": 2010, "Title": "Leveraging the core-level complementary effects of PVT variations to reduce timing emergencies in multi-core processors", "References": [59697426, 60379886, 1183230087, 1187904452, 60379886, 60379886, 59697426, 162355128, 1164762582]}, "2802339701": {"Year": 2018, "Title": "ProtoGen: Automatically Generating Directory Cache Coherence Protocols from Atomic Specifications", "References": []}, "2149350143": {"Year": 1994, "Title": "Architecture and evaluation of a high-speed networking subsystem for distributed-memory systems", "References": [59697426, 178916657, 1147236337, 1131605622]}, "2156262316": {"Year": 1976, "Title": "Improving the throughput of a pipeline by insertion of delays", "References": [102439543]}, "2100543364": {"Year": 1999, "Title": "Dynamic vectorization: a mechanism for exploiting far-flung ILP in ordinary programs", "References": [157670870, 193109227]}, "146862307": {"Year": 1982, "Title": "Decoupled access/execute architectures", "References": []}, "2106449576": {"Year": 2001, "Title": "Concurrency, latency, or system overhead: which has the largest impact on uniprocessor DRAM-system performance?", "References": [1126329156, 60379886, 1131341566, 1131341566]}, "2616915022": {"Year": 2017, "Title": "The Mondrian Data Engine", "References": [1163988186, 1175089206, 2754119650, 109682412, 54901669, 60379886, 1128132410, 103482838, 62003192, 1126329156]}, "2017166892": {"Year": 1981, "Title": "Dynamic rerouting tag schemes for the augmented data manipulator network", "References": [157670870, 157670870, 157670870]}, "2246171713": {"Year": 2015, "Title": "A robust and low power 7T SRAM cell design", "References": [93916849, 1183230087]}, "1970145412": {"Year": 1992, "Title": "Synthesis of application-specific heterogeneous multiprocessor systems (abstract)", "References": []}, "2009614111": {"Year": 2004, "Title": "Scalable cache memory design for large-scale SMT architectures", "References": [60379886, 60379886, 60379886]}, "2164391801": {"Year": 2013, "Title": "Exploring memory consistency for massively-threaded throughput-oriented processors", "References": [1134494671, 60379886, 1203869711, 60379886, 60379886, 1126329156, 60379886]}, "2176864362": {"Year": 1990, "Title": "Memory consistency and event ordering in scalable shared-memory multiprocessors", "References": [41449414, 1136691831, 2754362366]}, "1978693842": {"Year": 1979, "Title": "An efficient time-shared link processor for supporting communication in parallel systems with dynamic structure", "References": [157921468]}, "2069952017": {"Year": 1983, "Title": "Analysis of Cray-1S architecture", "References": []}, "2010802738": {"Year": 2009, "Title": "Rigel: an architecture and scalable programming interface for a 1000-core accelerator", "References": [157146593, 103482838, 1136691831, 2606469623, 59697426, 59697426, 178916657]}, "290729718": {"Year": 2010, "Title": "37th International Symposium on Computer Architecture (ISCA 2010), June 19-23, 2010, Saint-Malo, France", "References": []}, "2145231880": {"Year": 2010, "Title": "An efficient power-area-delay modulo 2 n \u22121 multiplier", "References": [2755610872, 1192710900, 2624559037, 81291924, 10892749]}, "1977772420": {"Year": 2013, "Title": "The Application of MRF Based-on Chaos-PSO Optimization in Depth Information Estimation", "References": [1164975091]}, "1968398568": {"Year": 1996, "Title": "An Analysis of Dynamic Branch Prediction Schemes on System Workloads", "References": [2534597628, 59697426]}, "2089803510": {"Year": 1981, "Title": "A look-ahead data staging architecture for relational data base machines", "References": [178916657]}, "99264363": {"Year": 1998, "Title": "Active pages: a model of computation for intelligent memory", "References": []}, "2725662287": {"Year": 2013, "Title": "8th ISCA Workshop on Speech Synthesis - Barcelona, Spain", "References": []}, "2052762608": {"Year": 1977, "Title": "A hierarchical microcomputer system for hardware and software development", "References": []}, "2136362035": {"Year": 2012, "Title": "Revisiting hardware-assisted page walks for virtualized systems", "References": [60379886, 60379886]}, "2066637274": {"Year": 1978, "Title": "RAP. 2 - an Associative Processor for data bases", "References": [6756005]}, "2037898879": {"Year": 2015, "Title": "Rumba: an online quality management system for approximate computing", "References": [148324379, 1199533187, 148324379, 148324379, 59697426, 148324379, 157670870, 59697426]}, "2155066383": {"Year": 1992, "Title": "Active messages: a mechanism for integrated communication and computation", "References": [112418432, 1195800536, 1131341566, 148324379]}, "2096234108": {"Year": 2005, "Title": "Techniques for Efficient Processing in Runahead Execution Engines", "References": [17643076, 106390105]}, "1966571988": {"Year": 2006, "Title": "Computer Architecture Research and Future Microprocessors: Where Do We Go from Here?", "References": []}, "1964003298": {"Year": 1976, "Title": "A PMS level language for performance evaluation modelling (V-PMS)", "References": []}, "2168715341": {"Year": 1991, "Title": "Multithreading: a revisionist view of dataflow architectures", "References": [60379886, 41449414]}, "2118955868": {"Year": 2007, "Title": "Power provisioning for a warehouse-sized computer", "References": [2497375143, 1120728542, 2534597628]}, "2790357073": {"Year": 2017, "Title": "PAMS: A new position-aware multi-sensor dataset for human activity recognition using smartphones", "References": []}, "2124542970": {"Year": 2008, "Title": "Polymorphic On-Chip Networks", "References": [1134494671, 157670870, 1178330879, 2606469623]}, "1983235612": {"Year": 2013, "Title": "Orchestrated scheduling and prefetching for GPGPUs", "References": [1126329156, 59697426, 1126329156, 106390105, 1134494671, 59697426, 59697426, 59697426, 59697426, 59697426, 59697426, 59697426, 1134494671, 1136691831, 26056741, 59697426, 1153382799, 60379886, 60379886, 1126329156, 1126329156]}, "2049961921": {"Year": 1999, "Title": "Maps: a compiler-managed memory system for raw machines", "References": [60379886, 148324379, 32326811, 178916657]}, "2048741371": {"Year": 2006, "Title": "Distributed Arithmetic on a Quantum Multicomputer", "References": [24807848, 137773608, 164566984, 130108588, 24807848, 41034432, 164566984, 157146593, 142835798, 196617927, 164566984, 137773608, 148121101, 137773608, 2764967264]}, "2036301228": {"Year": 2004, "Title": "A localizing directory coherence protocol", "References": []}, "2028088660": {"Year": 1994, "Title": "Expected I-cache miss rates via the gap model", "References": [148324379, 193109227, 103482838]}, "2046704138": {"Year": 1980, "Title": "Architecture of a massively parallel processor", "References": [2758340722]}, "2063911947": {"Year": 2013, "Title": "Maestro: A high performance AES encryption/decryption system", "References": []}, "2013936648": {"Year": 1981, "Title": "Design and evaluation of a relational data base machine employing advanced data structures and algorithms", "References": [157921468]}, "2099951182": {"Year": 2009, "Title": "Dynamic MIPS rate stabilization in out-of-order processors", "References": [60379886, 60379886, 1126329156, 1124527938, 1123349196, 60379886, 136160450]}, "2008040735": {"Year": 1981, "Title": "Towards a parallel SIMULA machine", "References": []}, "1513716704": {"Year": 1988, "Title": "High-performance multiqueue buffers for VLSI communication switches", "References": []}, "2510980549": {"Year": 2016, "Title": "Warped-slicer: efficient intra-SM slicing through dynamic resource partitioning for GPU multiprogramming", "References": [1191753779, 1134494671, 59697426, 59697426, 1126329156, 17643076, 60379886]}, "2102727118": {"Year": 2000, "Title": "Wattch: a framework for architectural-level power analysis and optimizations", "References": [60379886, 100835903, 1120728542, 1128953550]}, "7331814": {"Year": 1979, "Title": "An Expanded Multiprocessor Architecture for Video Graphics.", "References": []}, "1985140799": {"Year": 1976, "Title": "The IEEE Computer Society task force on computer architecture", "References": []}, "2147657598": {"Year": 2014, "Title": "SC2: a statistical compression cache scheme", "References": [17643076, 60379886, 1126329156, 1126329156, 1136691831]}, "2148366314": {"Year": 2008, "Title": "iDEAL: Inter-router Dual-Function Energy and Area-Efficient Links for Network-on-Chip (NoC) Architectures", "References": [1186985151, 1191753779, 60379886, 1128132410, 139392130, 59697426, 178916657, 60379886, 162355128]}, "1991052222": {"Year": 1979, "Title": "Some simplified performance modeling techniques with applications to a new ring-structured microcomputer network", "References": [1152462849, 2755927266]}, "2072543161": {"Year": 1985, "Title": "An abstract parallel graph reduction machine", "References": [122199241]}, "126278646": {"Year": 2004, "Title": "Spreading slack for optimal energy-performance tradeoffs for multimedia applications", "References": []}, "2141095036": {"Year": 1977, "Title": "Microprocessor implementation of a parallel processor", "References": [2626428507]}, "2091988614": {"Year": 2013, "Title": "Tri-level-cell phase change memory: toward an efficient and reliable memory system", "References": [1126329156, 1183230087, 37538908, 1120728542, 59697426, 2624381848]}, "2121386169": {"Year": 1998, "Title": "Exploiting spatial locality in data caches using spatial footprints", "References": [1131341566, 50071195, 148324379, 59697426, 59697426, 60379886, 59697426]}, "2152870260": {"Year": 2015, "Title": "GreenDPA: Thermal-aware execution of Data Parallel Applications", "References": [157921468]}, "1972132305": {"Year": 1985, "Title": "Parallel garbage collection without synchronization overhead", "References": [103482838, 8351582]}, "2138520521": {"Year": 2008, "Title": "Atomic Vector Operations on Chip Multiprocessors", "References": [1126329156, 2626326608, 1136691831, 1134494671, 2754119650, 1134494671]}, "1969574564": {"Year": 1984, "Title": "The pringle parallel computer", "References": []}, "1971965803": {"Year": 1992, "Title": "The expandable split window paradigm for exploiting fine-grain parallelsim", "References": [60379886, 157670870, 60379886, 60379886, 60379886]}, "2098395496": {"Year": 2011, "Title": "Power management of online data-intensive services", "References": [60379886, 962203723, 1136691831, 1147236337, 157670870, 50071195, 1136691831, 148324379, 1120728542, 1134662578, 148324379, 59697426, 26056741]}, "2033284296": {"Year": 2015, "Title": "HEB: deploying and managing hybrid energy buffers for improving datacenter efficiency and economy", "References": [1151161434, 148324379, 3137872, 198339081, 148324379, 1153382799]}, "2152071390": {"Year": 1989, "Title": "Exploiting Data Parallelism In Signal Processing On A Data Flow Machine", "References": []}, "2143375055": {"Year": 2002, "Title": "Speculative dynamic vectorization", "References": [157670870, 1153382799, 59697426, 1126329156, 1126329156, 157921468]}, "2096456916": {"Year": 2004, "Title": "Use-Based Register Caching with Decoupled Indexing", "References": [59697426, 59697426]}, "1972344601": {"Year": 1984, "Title": "A vector and array multiprocessor extension of the sylvan architecture", "References": []}, "1965295670": {"Year": 1984, "Title": "The importance of being square", "References": [60379886, 157670870, 157670870, 178916657, 157670870]}, "2014641514": {"Year": 2007, "Title": "Thermal modeling and management of DRAM memory systems", "References": [60379886, 1126329156, 59697426, 1155899826, 59697426, 1126329156, 55818814]}, "2038736729": {"Year": 2015, "Title": "C lean : a race detector with cleaner semantics", "References": [178916657, 148324379, 59697426, 1153382799, 148324379, 60379886, 148324379, 148324379, 148324379]}, "2110101554": {"Year": 1989, "Title": "Architectural And Organizational Tradeoffs In The Design Of The Multititan CPU", "References": []}, "2167087338": {"Year": 2006, "Title": "Area-Performance Trade-offs in Tiled Dataflow Architectures", "References": [60379886, 193109227, 60379886]}, "2137797833": {"Year": 2007, "Title": "An integrated hardware-software approach to flexible transactional memory", "References": [50071195, 97130795, 1131603458, 60379886, 148324379, 59697426, 1131603458, 1140070953, 60379886]}, "1969846955": {"Year": 1980, "Title": "A self routing Benes network", "References": [118992489, 153560523]}, "1998039559": {"Year": 1985, "Title": "Closely coupled asynchronous hierarchical and parallel processing in an open architecture", "References": []}, "2113933854": {"Year": 2012, "Title": "A case for random shortcut topologies for HPC interconnects", "References": [2606469623, 137773608, 117679221, 178916657, 157670870]}, "2081071903": {"Year": 1995, "Title": "Next cache line and set prediction", "References": [60379886, 59697426, 60379886, 81742775, 59697426, 59697426]}, "2085171656": {"Year": 1985, "Title": "An architecture for high volume transaction processing", "References": [178916657]}, "1988767719": {"Year": 1984, "Title": "The architecture of replica: A special-purpose computer system for active multi-sensory perception of 3-dimentional objects", "References": [60379886, 1155899826, 1163902177]}, "2066455406": {"Year": 1998, "Title": "Retrospective: the turn model for adaptive routing", "References": []}, "2103933834": {"Year": 1988, "Title": "A partial-multiple-bus computer structure with improved cost-effectiveness", "References": [157670870, 106390105, 157670870]}, "2135675903": {"Year": 2011, "Title": "Prefetch-aware shared resource management for multi-core systems", "References": []}, "1987443861": {"Year": 1992, "Title": "Performance of multiple-bus multiprocssor under non-uniform memory reference model (abstract)", "References": []}, "2121288607": {"Year": 2008, "Title": "Understanding and Designing New Server Architectures for Emerging Warehouse-Computing Environments", "References": []}, "2059315682": {"Year": 1983, "Title": "Architecture of a VLSI instruction cache for a RISC", "References": [60379886, 1131341566]}, "2143032080": {"Year": 2002, "Title": "A scalable instruction queue design using dependence chains", "References": [1131341566, 157670870, 60379886, 1155899826, 60379886]}, "2151157308": {"Year": 2003, "Title": "GOAL: a load-balanced adaptive routing algorithm for torus networks", "References": [97130795, 97130795]}, "2152484003": {"Year": 2000, "Title": "Smart Memories: a modular reconfigurable architecture", "References": [1171922823, 59697426, 1136755600, 1183230087, 1171922823, 178916657, 103482838, 1126329156, 60379886]}, "2311117535": {"Year": 2010, "Title": "Per-thread cycle accounting", "References": []}, "2109659793": {"Year": 2002, "Title": "The optimum pipeline depth for a microprocessor", "References": [60379886, 148324379]}, "2101587002": {"Year": 2003, "Title": "Phase tracking and prediction", "References": [136160450]}, "2012344170": {"Year": 1975, "Title": "Reduction languages for reduction machines", "References": []}, "2054604177": {"Year": 2013, "Title": "ISP: Using idle SMs in hardware-based prefetching", "References": [59697426, 1203869711, 60379886, 193109227, 2626326608]}, "2790129917": {"Year": 2017, "Title": "Evolutionary architecture design for approximate DCT", "References": []}, "2245879908": {"Year": 1994, "Title": "Proceedings of the 21st annual international symposium on Computer architecture", "References": []}, "2153826642": {"Year": 2014, "Title": "STAG: spintronic-tape architecture for GPGPU cache hierarchies", "References": [1128132410, 2624381848]}, "2133381043": {"Year": 2013, "Title": "Deconfigurable microprocessor architectures for silicon debug acceleration", "References": [1187160151, 1187904452, 73404582, 1150940485, 1186985151]}, "2072105378": {"Year": 1987, "Title": "Performance analysis and design of a logic simulation machine", "References": [1186985151, 1187904452, 1187904452, 1187904452]}, "2626991402": {"Year": 2017, "Title": "ScaleDeep: A Scalable Compute Architecture for Learning and Evaluating Deep Networks", "References": [59697426, 2597175965, 60379886, 1120728542, 148324379, 26056741, 2597173376, 1127325140, 2595101014, 1187904452, 2597173376]}, "2137570657": {"Year": 1999, "Title": "PipeRench: a co/processor for streaming multimedia acceleration", "References": [178916657, 1136755600, 1136755600, 178916657, 37538908]}, "74509819": {"Year": 2009, "Title": "36th International Symposium on Computer Architecture (ISCA 2009), June 20-24, 2009, Austin, TX, USA", "References": []}, "1979203594": {"Year": 1985, "Title": "Tagged architecture: how compelling are its advantages?", "References": [157670870, 91790502, 1131341566, 1171178643, 2755927266]}, "2135673469": {"Year": 2003, "Title": "Using destination-set prediction to improve the latency/bandwidth tradeoff in shared-memory multiprocessors", "References": [1155899826, 97130795, 60379886, 60379886, 1191753779, 59697426, 60379886, 178916657, 148324379]}, "2133411656": {"Year": 2010, "Title": "On the design of new low-power CMOS standard ternary logic gates", "References": [1160062895, 1160062895]}, "2243416539": {"Year": 2006, "Title": "Cooperative Caching for Chip Multiprocessors", "References": [60379886, 59697426, 60379886, 50071195, 1153382799, 148324379, 60379886, 60379886, 60379886, 1126329156, 1126329156, 50071195, 1134494671, 59697426, 60379886, 59697426, 32326811, 60379886, 60379886, 148324379, 106390105, 106390105, 112676551]}, "2154483227": {"Year": 2004, "Title": "A Complexity-Effective Approach to ALU Bandwidth Enhancement for Instruction-Level Temporal Redundancy", "References": [106390105, 1163264588, 1134494671, 59697426, 59697426, 59697426, 59697426, 1126329156]}, "2076017172": {"Year": 2013, "Title": "Improved modulo-(2 n \u00b1 3) multipliers", "References": [1197111096, 1120728542, 1131341566]}, "2103190676": {"Year": 2010, "Title": "Optimization and evaluation of the reconfigurable Grid Alu Processor", "References": [154644082, 1183230087, 178916657]}, "2512874761": {"Year": 2016, "Title": "ARM virtualization: performance and architectural implications", "References": [2534597628, 2534597628, 2534597628]}, "1972150933": {"Year": 1983, "Title": "An experimental system for Computer Science instruction", "References": []}, "2118629573": {"Year": 2005, "Title": "Opportunistic Transient-Fault Detection", "References": [157670870, 59697426, 60379886]}, "2625231790": {"Year": 2017, "Title": "Quality of Service Support for Fine-Grained Sharing on GPUs", "References": [148324379, 60379886, 54901669, 59697426, 1124527938, 1126329156, 2764364775, 2758502524, 1137823534]}, "2120639817": {"Year": 2013, "Title": "Chinese Question Classify Model Based on Interrogative Semantic Unit", "References": []}, "2110566456": {"Year": 1997, "Title": "The Mercury Interconnect Architecture: a cost-effective infrastructure for high-performance servers", "References": [157670870]}, "2092741255": {"Year": 2015, "Title": "Efficient execution of memory access phases using dataflow specialization", "References": [78926909, 60379886, 60379886, 103482838, 59697426, 60379886, 59697426, 59697426, 1175089206, 60379886, 60379886, 60379886, 178916657, 60379886, 60379886, 60379886, 59697426, 1174403976, 1171922823]}, "2554754877": {"Year": 2004, "Title": "Deconstructing and Improving Statistical Simulation in HLS", "References": [2625883896]}, "2065109357": {"Year": 1989, "Title": "Can Dataflow Subsume Von Neumann Computing", "References": [60379886, 1162793720, 60379886, 157670870]}, "2164614983": {"Year": 2003, "Title": "Virtual simple architecture (VISA): exceeding the complexity limit in safe real-time systems", "References": [1203052477, 183885566, 1190910256, 1134494671, 59697426, 1190910256, 1124527938, 1146669736]}, "27368070": {"Year": 2000, "Title": "Architectural support for scalable speculative parallelization in shared-memory systems", "References": []}, "1988804371": {"Year": 1982, "Title": "HLL architectures: Pitfalls and predilections", "References": [148324379, 157670870, 157670870]}, "2167266641": {"Year": 2008, "Title": "Intra-disk Parallelism: An Idea Whose Time Has Come", "References": [187991544, 50523690, 2606469623, 2759500638]}, "2108583124": {"Year": 1998, "Title": "Using prediction to accelerate coherence protocols", "References": [60379886, 1126329156, 60379886, 60379886, 1136691831, 2606469623, 1131341566, 1131341566]}, "1993473329": {"Year": 1986, "Title": "Pseudo MIMD array processor\u2014AAP2", "References": [1192015008]}, "2118507980": {"Year": 2007, "Title": "Architectural implications of brick and mortar silicon manufacturing", "References": [1136755600, 1124125381, 167509434, 66124381]}, "2097402140": {"Year": 1990, "Title": "Dynamic processor allocation in hypercube computers", "References": [103482838, 2754650055, 59697426]}, "2790977167": {"Year": 2017, "Title": "RI-COTS: Trading performance for reliability improvements in commercial of the shelf systems", "References": []}, "2058135584": {"Year": 2010, "Title": "Energy proportional datacenter networks", "References": [93916849, 50071195, 66039016, 60379886, 66039016, 1158363782]}, "2124339985": {"Year": 1973, "Title": "Banyan networks for partitioning multiprocessor systems", "References": [157670870, 83637746, 2758340722]}, "1986971786": {"Year": 1998, "Title": "Retrospective: using cache memory to reduce processor-memory traffic", "References": [60379886]}, "1975685491": {"Year": 2013, "Title": "A Method to Reduce Correction Error for Electromagnetic Wave Propagation Model", "References": [10936095, 10936095]}, "2004915492": {"Year": 2004, "Title": "Compiler-optimized usage of partitioned memories", "References": []}, "2158803879": {"Year": 2010, "Title": "A modulo 2 n +1 multiplier with double-LSB encoding of residues", "References": [157670870, 1122418201, 2624559037, 1197111096]}, "2064122004": {"Year": 1994, "Title": "Architectural support for performance tuning: a case study on the SPARCcenter 2000", "References": [148324379, 157146593]}, "2052681336": {"Year": 1973, "Title": "Markov chain models for analyzing memory interference in multiprocessor computer systems", "References": [33323087]}, "2120692212": {"Year": 2006, "Title": "A Case for MLP-Aware Cache Replacement", "References": [157670870, 60379886, 59697426, 60379886, 59697426, 1131341566]}, "2077107408": {"Year": 2010, "Title": "Accelerating data movement on future chip multi-processors", "References": [148324379, 60379886]}, "2134182085": {"Year": 1999, "Title": "Memory sharing predictor: the key to a speculative coherent DSM", "References": [60379886, 60379886, 60379886, 60379886, 50071195, 1164519180, 2606469623]}, "2789946606": {"Year": 2017, "Title": "A novel key partitioning schema for efficient execution of MapReduce applications", "References": []}, "2790748803": {"Year": 2017, "Title": "A bio-inspired method for hardware Trojan detection", "References": []}, "1969349120": {"Year": 2013, "Title": "AC-DIMM: associative computing with STT-MRAM", "References": [2624024286, 1164253245, 1167618010, 59697426, 2622503111, 162355128, 1186985151, 60379886, 178916657, 59697426, 2754176545, 1203869711, 178916657, 54901669, 1203869711, 168680287, 37538908, 1175089206, 54409865, 68686220]}, "1982151351": {"Year": 1995, "Title": "An efficient, fully adaptive deadlock recovery scheme: DISHA", "References": [97130795, 60379886, 1155899826, 60379886, 157670870, 157670870]}, "2112232477": {"Year": 2010, "Title": "Posibits, negabits, and their mixed use in efficient realization of arithmetic algorithms", "References": [185806230, 37538908, 157670870]}, "2124813728": {"Year": 2004, "Title": "From Sequences of Dependent Instructions to Functions: An Approach for Improving Performance without ILP or Speculation", "References": [37538908, 157921468, 59697426, 59697426, 1150919317, 59697426, 157670870, 59697426, 59697426, 60379886]}, "1969046545": {"Year": 1998, "Title": "Retrospective: a retrospective on high-level language computer architecture", "References": []}, "2012610051": {"Year": 1994, "Title": "Measurement-based characterization of global memory and network contention, operating system and parallelization overheads", "References": [157670870, 193109227, 6725529, 60379886]}, "2626874786": {"Year": 2017, "Title": "LogCA: A High-Level Performance Model for Hardware Accelerators", "References": [192894947, 17643076, 32326811, 97130795, 1191753779, 60379886, 178916657, 1008158666, 60379886]}, "2100430002": {"Year": 2014, "Title": "HELIX-RC: an architecture-compiler co-design for automatic parallelization of irregular programs", "References": [2606469623, 148324379, 148324379, 1160032607, 60379886, 1176176731, 59697426, 1126329156, 1129667634]}, "2147342781": {"Year": 2010, "Title": "A Quad Router design for next-generation CMPs", "References": []}, "2001420671": {"Year": 2015, "Title": "Semantic locality and context-based prefetching using reinforcement learning", "References": [1134494671, 1126329156, 59697426, 106296714, 60379886]}, "1999661417": {"Year": 2013, "Title": "Research on Map Matching Algorithm Based on Nine-rectangle Grid", "References": []}, "2064408025": {"Year": 2013, "Title": "A novel circuit topology for clock-gating-cell suitable for sub/near-threshold designs", "References": [2623678361, 105046310, 37538908, 1187904452]}, "6993856": {"Year": 2000, "Title": "A unified energy framework with integrated hardware-software optimizations", "References": []}, "2078141470": {"Year": 2015, "Title": "Data reorganization in memory using 3D-stacked DRAM", "References": [1176176731, 59697426, 1159477486, 1153382799, 1186985151, 60379886, 1153382799, 148324379, 97130795, 1203869711, 103482838, 1141854641, 1121227772, 1136691831, 59697426, 60379886, 1126329156, 59697426]}, "31029611": {"Year": 1983, "Title": "Size, Power, and Speed", "References": []}, "2162523589": {"Year": 1988, "Title": "Hyperswitch network for the hypercube computer", "References": []}, "2037630885": {"Year": 2003, "Title": "Implicitly-multithreaded processors", "References": [59697426, 60379886, 1136691831, 60379886, 157670870]}, "2111905231": {"Year": 2001, "Title": "Tolerating memory latency through software-controlled pre-execution in simultaneous multithreading processors", "References": [178916657, 1186985151, 59697426, 60379886, 1136691831, 60379886, 60379886, 50071195, 157146593]}, "2091899545": {"Year": 1984, "Title": "Modular matrix multiplication on a linear array", "References": []}, "2006478372": {"Year": 2012, "Title": "Analytical performance evaluation of molecular logic circuits", "References": [139392130, 2623715577, 2622065599, 9070373, 111155417, 2622932236, 2622065599]}, "2509861650": {"Year": 2016, "Title": "Accelerating dependent cache misses with an enhanced memory controller", "References": [1126329156, 1141854641, 1126329156, 59697426, 148324379, 97130795, 50071195, 60379886, 60379886, 59697426, 60379886, 59697426, 148324379, 59697426, 26056741]}, "2133885852": {"Year": 2010, "Title": "Performance impact of task mapping on the cell BE multicore processor", "References": []}, "2156420172": {"Year": 2005, "Title": "Design and Implementation of the AEGIS Single-Chip Secure Processor Using Physical Random Functions", "References": [1138550902, 1158363782, 60379886]}, "2023900560": {"Year": 2013, "Title": "Neutralizing a design-for-hardware-trust technique", "References": [66124381, 1128132410]}, "2148041475": {"Year": 2002, "Title": "Tarantula: a vector extension to the alpha architecture", "References": [157670870]}, "2046607818": {"Year": 1981, "Title": "Data flow languages and architectures", "References": []}, "2132960876": {"Year": 1994, "Title": "Tradeoffs in two-level on-chip caching", "References": [66039016, 66039016, 60379886, 60379886, 178916657]}, "2105908419": {"Year": 1995, "Title": "Vector multiprocessors with arbitrated memory access", "References": [1136691831, 1155899826, 2606469623, 2606469623]}, "2133428984": {"Year": 2013, "Title": "Applications of Clonal Selection Algorithm Based on Tabu Criteria in Combinatorial Optimization", "References": [2622723275, 77056576]}, "2019846432": {"Year": 1985, "Title": "An efficient LISP-execution architecture with a new representation for list structures", "References": [157670870]}, "2148852760": {"Year": 1992, "Title": "A novel cache design for vector processing", "References": [157670870, 178916657]}, "2789746727": {"Year": 2017, "Title": "Dynamic prioritization and cell fixation placement algorithm based on simulated annealing", "References": []}, "2516109628": {"Year": 2016, "Title": "Bit-plane compression: transforming data for better compression in many-core architectures", "References": [1134494671, 1203869711, 1134494671, 60379886]}, "2118068686": {"Year": 1997, "Title": "Reactive NUMA: a design for unifying S-COMA and CC-NUMA", "References": [60379886]}, "2097652499": {"Year": 2014, "Title": "Eliminating redundant fragment shader executions on a mobile GPU via hardware memoization", "References": [1141913819, 59504999, 115304631, 157670870]}, "2055804526": {"Year": 1984, "Title": "Data broadcasting in linearly scheduled array processors", "References": [1160032607, 1136921216]}, "2103914721": {"Year": 1988, "Title": "Resource requirements of dataflow programs", "References": [178916657, 1162793720, 1195800536, 1160032607, 157670870]}, "2131722332": {"Year": 2010, "Title": "High throughput low power CCMP architecture for very high speed wireless LANs", "References": [121340289, 147316732, 2735662263, 2622739841]}, "2110152619": {"Year": 2012, "Title": "Enhancing effective throughput for transmission line-based bus", "References": [1187904452, 59697426, 59697426, 59697426, 60379886, 60379886, 1126329156, 83637746, 1137823534, 59697426, 2623246904, 1159443246, 60379886, 1136691831, 59697426]}, "2016158083": {"Year": 1983, "Title": "Line digraph iterations and the (d,k) problem for directed graphs", "References": [157670870]}, "2729723649": {"Year": 2017, "Title": "Footprint: Regulating Routing Adaptiveness in Networks-on-Chip", "References": [2606469623, 1143723981, 1126329156, 60379886, 60379886, 59697426]}, "2130510086": {"Year": 1987, "Title": "Architecture of a message-driven processor", "References": []}, "2068642164": {"Year": 2013, "Title": "Use OWC Control to Achieve Lamp Energy Consumption Comparison", "References": []}, "2137374876": {"Year": 2010, "Title": "Predictive power management for multi-core processors", "References": []}, "2107776555": {"Year": 2010, "Title": "NoHype: virtualized cloud infrastructure without the virtualization", "References": [59697426, 1198471430, 60379886, 50071195]}, "2157381427": {"Year": 1992, "Title": "Performance of the SCI ring", "References": []}, "1977231262": {"Year": 1978, "Title": "The PDP-11: A case study of how not to design condition codes", "References": []}, "2109562980": {"Year": 2012, "Title": "Probabilistic shared cache management (PriSM)", "References": [59697426, 1134494671, 60379886, 60379886, 60379886]}, "1984686475": {"Year": 1985, "Title": "Issues related to MIMD shared-memory computers: the NYU ultracomputer approach", "References": [157670870, 1190910084]}, "2009116619": {"Year": 1976, "Title": "An input interface for a real-time digital sound generation system", "References": []}, "2139685877": {"Year": 1997, "Title": "Improving superscalar instruction dispatch and issue by exploiting dynamic code sequences", "References": [60379886, 60379886, 81742775, 81742775]}, "2161047342": {"Year": 2009, "Title": "Disaggregated memory for expansion and sharing in blade servers", "References": [1126329156, 148324379, 50071195, 1191753779, 103482838, 178916657, 50071195, 59697426]}, "2100799944": {"Year": 2008, "Title": "A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies", "References": [83637746, 1126329156, 1128132410, 106390105, 1120728542, 1186985151, 83637746]}, "2043843486": {"Year": 1983, "Title": "The Boolean Vector Machine [BVM]", "References": [118992489]}, "2081583983": {"Year": 2015, "Title": "CAWA: coordinated warp scheduling and cache prioritization for critical warp acceleration of GPGPU workloads", "References": [59697426, 1126329156, 59697426, 1128132410, 1203869711, 59697426, 1186985151, 1126329156, 1203869711]}, "2116976760": {"Year": 1988, "Title": "Distributed round-robin and first-come first-serve protocols and their applications to multiprocessor bus arbitration", "References": [59697426]}, "2115172404": {"Year": 2000, "Title": "Memory access scheduling", "References": [1134494671, 1126329156, 1143279144]}, "2013137740": {"Year": 1995, "Title": "A comparative analysis of schemes for correlated branch prediction", "References": [59697426, 148324379]}, "1971937118": {"Year": 1980, "Title": "Distributed fault-tolerance for large multiprocessor systems", "References": [60379886]}, "2027166661": {"Year": 1973, "Title": "DAP\u2014a distributed array processor", "References": []}, "2151290848": {"Year": 1990, "Title": "Reducing the cost of branches by using registers", "References": [41449414, 103482838, 178916657]}, "1973057318": {"Year": 1980, "Title": "Hardware implementation of communication protocols: A formal approach", "References": [196647941]}, "2114531104": {"Year": 2010, "Title": "CCDA: Correcting control-flow and data errors automatically", "References": [1187160151, 1197805753, 178916657, 87725633]}, "2157991862": {"Year": 2011, "Title": "CPPC: correctable parity protected cache", "References": [2624381848, 60379886, 157670870, 1120728542]}, "2171008784": {"Year": 2010, "Title": "ColorSafe: architectural support for debugging and dynamically avoiding multi-variable atomicity violations", "References": [60379886, 148324379, 148324379, 50071195, 1126329156, 60379886]}, "2013958411": {"Year": 1981, "Title": "Structured machine design: An ongoing experiment", "References": [178916657]}, "2294077843": {"Year": 1981, "Title": "Decentralized computation", "References": [122199241]}, "2060990962": {"Year": 1976, "Title": "Traversing binary tree structures with shift register memories (Recent Results)", "References": []}, "2088202209": {"Year": 1992, "Title": "Parallel electro-optical rule-based system for fast execution of expert systems (abstract)", "References": []}, "2122056310": {"Year": 1993, "Title": "The cedar system and an initial performance study", "References": [1155899826]}, "2120251911": {"Year": 1986, "Title": "An instruction fetch unit for a graph reduction machine", "References": [60379886, 68686220]}, "2006849127": {"Year": 1977, "Title": "The effect of instruction fetch strategies upon the performance of pipelined instruction units", "References": []}, "2008861304": {"Year": 1979, "Title": "A performance comparison of optimally designed computer systems with and without virtual memory", "References": [103482838]}, "2121204981": {"Year": 1993, "Title": "Evaluation of release consistent software distributed shared memory on emerging network technology", "References": [60379886, 193109227]}, "2077453320": {"Year": 1985, "Title": "Array processor with multiple broadcasting", "References": [160107561]}, "2079359717": {"Year": 1998, "Title": "Retrospective: simultaneous multithreading: maximizing on-chip parallelism", "References": []}, "2136348740": {"Year": 1991, "Title": "An architecture for software-controlled data prefetching", "References": [60379886, 1131341566]}, "1967225180": {"Year": 1973, "Title": "A methodology for parallel processing design tradeoffs", "References": [178916657, 2626428507]}, "2157063327": {"Year": 1989, "Title": "Using Feedback To Control Tree Saturation In Multistage Interconnection Networks", "References": [157670870, 1155899826, 157670870]}, "2106868664": {"Year": 1983, "Title": "A critique of multiprocessing von Neumann style", "References": [60379886, 60379886, 60379886, 157670870]}, "2094772360": {"Year": 1977, "Title": "The Honeywell Modular Microprogram Machine: M 3", "References": [2626428507, 157670870]}, "1995530092": {"Year": 1983, "Title": "Caddie an interactive design environment", "References": []}, "2153536983": {"Year": 2003, "Title": "Improving dynamic cluster assignment for clustered trace cache processors", "References": [1136691831, 59697426, 1126329156, 1134494671]}, "2127532866": {"Year": 2003, "Title": "ReEnact: using thread-level speculation mechanisms to debug data races in multithreaded codes", "References": [157670870, 41449414, 60379886, 60379886]}, "2169387321": {"Year": 2006, "Title": "Interconnect-Aware Coherence Protocols for Chip Multiprocessors", "References": [60379886, 83637746, 1136691831, 106390105, 59697426, 60379886, 1143172275, 60379886, 1126463254]}, "2039894532": {"Year": 1998, "Title": "Retrospective: improving the throughput of a pipeline by insertion of delays", "References": []}, "2006083307": {"Year": 2013, "Title": "On endurance of erasure codes in SSD-based storage systems", "References": [60379886, 50071195, 2625909334, 147897268, 157921468, 1130451194]}, "2031439963": {"Year": 1979, "Title": "Design issues in the development of a modular multiprocessor communications network", "References": [157921468, 157921468, 102439543, 157670870]}, "2114294098": {"Year": 1989, "Title": "Perfect Latin Squares And Parallel Array Access", "References": [128556326, 60379886, 47092798, 1155899826]}, "2096576745": {"Year": 1988, "Title": "Multinomial conjunctoid statistical learning machines", "References": [128250343, 123019304]}, "2110856615": {"Year": 1990, "Title": "PLUS: a distributed shared-memory system", "References": [50071195, 60379886, 60379886, 60379886, 60379886, 157670870, 157670870]}, "1963553470": {"Year": 1976, "Title": "A character-oriented context-addressed segment-sequential storage", "References": [2626428507, 148324379]}, "2164968189": {"Year": 1993, "Title": "Register relocation: flexible contexts for multithreading", "References": [60379886, 2606469623, 54901669, 60379886, 157670870]}, "2157373341": {"Year": 2003, "Title": "Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture", "References": [60379886, 148324379, 106390105, 178916657]}, "2626698596": {"Year": 2017, "Title": "MTraceCheck: Validating Non-Deterministic Behavior of Memory Consistency Models in Post-Silicon Validation", "References": [1159071770, 103482838, 1162450063, 60379886, 97130795, 60379886, 1186985151, 133795288]}, "2625689039": {"Year": 2017, "Title": "InvisiMem: Smart Memory Defenses for Memory Bus Side Channel", "References": [60379886, 17643076, 59697426, 1176176731, 60379886, 2623583991, 1126329156, 59697426, 60379886, 59697426, 1187904452, 59697426, 2757217015, 1187904452, 1192710900, 2764800400, 1198471430, 83637746]}, "2054162270": {"Year": 1983, "Title": "On the verification of computer architectures using an architecture description language", "References": [178916657]}, "2028598612": {"Year": 2013, "Title": "Data Mining in Cloud Computing", "References": []}, "1983317548": {"Year": 1981, "Title": "A single-relation module for a data base machine", "References": [157670870]}, "1974056109": {"Year": 1992, "Title": "Implications of hierarchical N-body methods for multiprocessor architecture", "References": [157146593, 60379886, 1520695, 178916657, 193109227]}, "99758636": {"Year": 2002, "Title": "Evaluation of the Performance of Polynomial Set Index Functions.", "References": [1155899826]}, "2512094163": {"Year": 2016, "Title": "Dynamo: facebook's data center-wide power management system", "References": [1126329156, 54901669, 1185109434, 1126329156, 59697426, 59697426]}, "2034266103": {"Year": 2004, "Title": "Micro-architecture techniques in the intel\u00ae E8870 scalable memory controller", "References": [97130795, 1126463254]}, "2606353336": {"Year": 2017, "Title": "Viyojit: Decoupling Battery and DRAM Capacities for Battery-Backed DRAM", "References": [60379886, 1171178643, 60379886, 117082959, 2756185368, 47508943, 2625747718, 2625747718, 34995574]}, "2094454922": {"Year": 1988, "Title": "Exploiting bit level concurrency in real-time geometric feature extractions", "References": [1158167855, 137436721]}, "2066814275": {"Year": 1975, "Title": "The design and evaluation of the array machine: a high-level language processor", "References": [148324379, 148324379]}, "2129267278": {"Year": 2010, "Title": "Dynamic fault-tolerant wormhole routing in 2-D meshes", "References": [2758433210, 1155899826, 1153382799, 97130795, 1126329156, 157670870]}, "2129698601": {"Year": 2005, "Title": "Store Vulnerability Window (SVW): Re-Execution Filtering for Enhanced Load Optimization", "References": [1126329156, 60379886, 1136691831, 59697426]}, "164503507": {"Year": 2004, "Title": "Improved Control Flow in Statistical Simulation for Accurate and Efficient Processor Design Studies", "References": []}, "2161262606": {"Year": 1998, "Title": "Effects of architectural and technological advances on the HP/Convex Exemplar's memory and communication performance", "References": [178916657, 60379886]}, "278716726": {"Year": 1999, "Title": "Does Application Performance Scale on Modern Cache-coherent Multiprocessors: A Case Study of a 128-processsor SGI Origin2000", "References": [148324379, 60379886, 60379886]}, "2177772636": {"Year": 1986, "Title": "Memory access buffering in multiprocessors", "References": [157670870]}, "1967195472": {"Year": 2013, "Title": "Research on Internet-based Teaching of English Newspaper Reading", "References": []}, "2143207886": {"Year": 2008, "Title": "Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks", "References": [59697426, 1134494671, 2537594308, 60379886, 54901669, 66039016, 66039016, 106390105]}, "2517427708": {"Year": 2016, "Title": "MITTS: memory inter-arrival time traffic shaping", "References": [158124317, 1126329156, 50071195, 1183230087, 148324379, 1187904452, 60379886, 59697426, 60379886, 66039016]}, "2152609355": {"Year": 2007, "Title": "Comparing memory systems for chip multiprocessors", "References": [59697426, 178916657, 60379886, 26056741]}, "2517678212": {"Year": 2016, "Title": "The anytime automaton", "References": [1178330879, 60379886, 1126329156, 163019073, 76152103, 163019073, 2596500785, 59697426, 60379886, 148324379, 60379886, 59697426, 1124527938, 1199533187, 47092798]}, "2047110327": {"Year": 2013, "Title": "Design and Implementation of Vehicles Monitoring System Based on Android Mobile Terminals", "References": []}, "2149815585": {"Year": 2011, "Title": "CRIB: consolidated rename, issue, and bypass", "References": [60379886, 182003359, 143190592, 60379886, 2624381848, 1120728542, 1136691831, 157670870, 1155899826, 143190592, 1186985151, 59697426, 1171922823, 59697426, 17643076, 59697426, 60379886, 60379886]}, "2119152310": {"Year": 1997, "Title": "A language for describing predictors and its application to automatic synthesis", "References": [60379886, 60379886, 178916657, 60379886, 59697426]}, "2127532985": {"Year": 1994, "Title": "Software-extended coherent shared memory: performance and cost", "References": [1155899826, 97130795, 148324379, 60379886, 97130795, 148324379, 60379886, 178916657, 148324379, 59697426, 60379886]}, "2066121455": {"Year": 1981, "Title": "A hardware support mechanism for scheduling resources in a parallel machine environment", "References": [1131341566, 60379886]}, "2131498141": {"Year": 2001, "Title": "Speculative precomputation: long-range prefetching of delinquent loads", "References": [60379886, 54901669]}, "2098163907": {"Year": 2013, "Title": "Dynamic reduction of voltage margins by leveraging on-chip ECC in Itanium II processors", "References": [59697426, 59697426]}, "2123306627": {"Year": 1999, "Title": "A performance comparison of contemporary DRAM architectures", "References": [60379886, 148324379]}, "2030066043": {"Year": 1986, "Title": "AT 2 = O(N log 4 N), T = O(log N) fast Fourier transform in a light connected 3-dimensional VLSI", "References": [118992489, 147953040, 60379886]}, "2146307698": {"Year": 2001, "Title": "Locality vs. criticality", "References": [59697426, 1131341566]}, "2070906137": {"Year": 1996, "Title": "Evaluation of Multithreaded Uniprocessors for Commercial Application Environments", "References": [60379886, 60379886, 60379886]}, "2507722844": {"Year": 2016, "Title": "Exploiting dynamic timing slack for energy efficiency in ultra-low-power embedded systems", "References": [103482838, 83637746, 83637746, 136160450]}, "2154055780": {"Year": 2004, "Title": "Extended Split-Issue: Enabling Flexibility in the Hardware Implementation of NUAL VLIW DSPs", "References": [1121227772, 60379886, 1203869711, 60379886, 120977877]}, "2100440828": {"Year": 2013, "Title": "Design and Realization of MiniPLC Programming System", "References": []}, "1987823408": {"Year": 2013, "Title": "A statistical performance prediction model for OpenCL kernels on NVIDIA GPUs", "References": [1174091362, 1203869711, 1126329156, 1203999783, 1153382799]}, "2101017965": {"Year": 2001, "Title": "Variability in the execution of multimedia applications and implications for architecture", "References": [157670870, 178916657, 157670870, 60379886, 1124527938, 60379886]}, "2020464080": {"Year": 1977, "Title": "The design and implementation of a real-time sound generation system", "References": [60379886, 60379886]}, "2144553551": {"Year": 2014, "Title": "Towards energy proportionality for large-scale latency-critical workloads", "References": [148324379, 1187904452, 1203869711, 178916657, 2759014264, 59697426, 1173393762]}, "2131553000": {"Year": 2005, "Title": "An Integrated Memory Array Processor Architecture for Embedded Image Recognition Systems", "References": [2623670486, 137436721, 83637746]}, "2462913633": {"Year": 1993, "Title": "Transactional memory: Architectural support for lock-free synchronization", "References": []}, "2115039650": {"Year": 1992, "Title": "A study of I/O system organizations", "References": [54901669, 60379886]}, "121047045": {"Year": 2005, "Title": "Victim Replication: Maximizing capacity while Hiding Wire Delay in Tiled CMPs", "References": []}, "2092721177": {"Year": 2007, "Title": "ParallAX: an architecture for real-time physics", "References": [105424869, 60379886, 59697426]}, "2245887698": {"Year": 2015, "Title": "Cost-efficient QCA reversible combinational circuits based on a new reversible gate", "References": [1141821850, 98831239]}, "2090435138": {"Year": 1980, "Title": "A structured language for CAD of digital systems", "References": [157670870]}, "2030431680": {"Year": 2007, "Title": "Ginger: control independence using tag rewriting", "References": [50071195, 59697426, 1136691831]}, "2065685496": {"Year": 2010, "Title": "SieveStore: a highly-selective, ensemble-level disk cache for cost-performance", "References": [59697426, 157670870]}, "2102730218": {"Year": 1989, "Title": "Multiple Vs Wide Shared Bus Multiprocessors", "References": [1131341566, 193109227, 193109227, 60379886]}, "2116454140": {"Year": 2006, "Title": "Memory Model = Instruction Reordering + Store Atomicity", "References": [59697426, 1171002971, 148324379]}, "2130183852": {"Year": 1992, "Title": "The turn model for adaptive routing", "References": []}, "1983606600": {"Year": 1983, "Title": "The Piecewise Data Flow architecture control flow and register management", "References": [178916657, 157670870, 178916657, 103482838]}, "2051694501": {"Year": 1985, "Title": "The Sequoia computer: a fault-tolerant tightly-coupled multiprocessor architecture", "References": []}, "2114053868": {"Year": 2010, "Title": "KnightShift: shifting the I/O burden in datacenters to management processor for energy efficiency", "References": [148324379, 60379886]}, "2022911909": {"Year": 2007, "Title": "VPC prediction: reducing the cost of indirect branches via hardware-based dynamic devirtualization", "References": [193109227, 1134494671, 1136691831, 59697426, 60379886, 148324379, 60379886, 1160032607, 178916657, 157921468, 60379886, 60379886, 148324379, 60379886, 106390105, 59697426]}, "2161327027": {"Year": 1994, "Title": "Characterization of alpha AXP performance using TP and SPEC workloads", "References": [2764874868]}, "1505699694": {"Year": 1976, "Title": "The Design of a User-Programmable Digital Interface.", "References": []}, "2141273270": {"Year": 2013, "Title": "SurfNoC: a low latency and provably non-interfering approach to secure networks-on-chip", "References": [1174688487, 73404582, 1159443246, 59697426, 1198471430, 60379886, 2625909334, 60379886, 59697426]}, "2152788401": {"Year": 2010, "Title": "Interfacing operating systems and polymorphic computing platforms based on the MOLEN programming paradigm", "References": [1191474766, 1178330879, 1136755600]}, "2064834871": {"Year": 1978, "Title": "The Serial Microprocessor Array (SMA): Microprogramming and application examples", "References": []}, "2625154275": {"Year": 2017, "Title": "Regaining Lost Cycles with HotCalls: A Fast Interface for SGX Secure Enclaves", "References": [1191753779, 1160604004, 54901669, 50071195, 193109227]}, "2615557941": {"Year": 2006, "Title": "INTERSPEECH 2006 - ICSLP Ninth International Conference on Spoken Language Processing", "References": []}, "2031029774": {"Year": 2015, "Title": "Coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures", "References": [60379886, 1134494671, 103482838, 157670870, 59697426, 59697426, 59697426, 60379886]}, "2517657787": {"Year": 2016, "Title": "Biscuit: a framework for near-data processing of big data workloads", "References": [60379886, 148324379, 1194094125, 1185109434, 34995574]}, "2016929153": {"Year": 1986, "Title": "A unification processor based on a uniformly structured cellular hardware", "References": []}, "2159862818": {"Year": 2014, "Title": "A low power and reliable charge pump design for phase change memories", "References": [106390105, 1153382799, 1129667634, 60379886, 1186985151, 83637746, 60379886, 1183230087, 60379886]}, "2000547159": {"Year": 1995, "Title": "Exploring configurations of functional units in an out-of-order superscalar processor", "References": [59697426, 106390105]}, "2016521571": {"Year": 2011, "Title": "Increasing the effectiveness of directory caches by deactivating coherence for private memory blocks", "References": [59697426, 60379886, 1126329156, 59697426, 60379886, 120877133, 59697426, 2621920664, 2606469623, 60379886]}, "2143285027": {"Year": 1990, "Title": "Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers", "References": [60379886, 1174091362]}, "2115134995": {"Year": 1999, "Title": "The block-based trace cache", "References": [60379886, 59697426, 59697426, 59697426, 148521650, 59697426, 59697426]}, "2142101409": {"Year": 2009, "Title": "InvisiFence: performance-transparent memory ordering in conventional multiprocessors", "References": [60379886, 60379886, 60379886, 59697426, 60379886, 178916657, 1126329156, 1195398546, 60379886, 60379886]}, "2153246888": {"Year": 2006, "Title": "Chisel: A Storage-efficient, Collision-free Hash-based Network Processing Architecture", "References": [1152462849, 66039016, 66039016]}, "2059251185": {"Year": 2011, "Title": "IBM's Watson/DeepQA", "References": []}, "2109492604": {"Year": 2011, "Title": "Automatic abstraction and fault tolerance in cortical microachitectures", "References": [45757444, 102859716, 142952003, 125754415, 96198239, 2298632, 125754415, 1127325140]}, "1965575876": {"Year": 1982, "Title": "The NYU Ultracomputer\u2014designing a MIMD, shared-memory parallel machine (Extended Abstract)", "References": [178916657, 157670870, 2626428507, 60379886, 41449414, 157670870]}, "2113189450": {"Year": 2002, "Title": "Implementing optimizations at decode time", "References": [1136691831]}, "2172099406": {"Year": 1990, "Title": "Architectural support for the management of tightly-coupled fine-grain goals in Flat Concurrent Prolog", "References": []}, "2132100607": {"Year": 2005, "Title": "The Impact of Performance Asymmetry in Emerging Multicore Architectures", "References": [1191753779]}, "2086717892": {"Year": 1983, "Title": "Concurrent error detection in VLSI interconnection networks", "References": [178916657]}, "2166263440": {"Year": 2012, "Title": "Staged memory scheduling: achieving high performance and scalability in heterogeneous systems", "References": [59697426, 59697426, 17643076, 60379886, 157670870]}, "143235471": {"Year": 1992, "Title": "Arvind: \"*t: a multithreaded massively parallel architecture", "References": []}, "2009108724": {"Year": 2013, "Title": "Research on methods of technical support equipment maintainability verification based on Stratified random sampling", "References": []}, "2030834774": {"Year": 2012, "Title": "Data center power reduction by heuristic variation-aware server placement and chassis consolidation", "References": [1153926724, 166990724]}, "2019335423": {"Year": 1976, "Title": "A taxonomy of display processors", "References": []}, "204138741": {"Year": 1994, "Title": "Guarded execution and dy - namic branch prediction in dynamic ILP processors", "References": []}, "2139375423": {"Year": 2014, "Title": "Real-world design and evaluation of compiler-managed GPU redundant multithreading", "References": [60379886, 59697426, 166774750, 60379886, 59697426, 59697426, 2754119650, 59697426, 178916657, 1129667634, 2621506372, 87725633, 1187160151, 2595942241, 1187160151, 2756516550]}, "2114651099": {"Year": 1990, "Title": "Performance of an OLTP application on Symmetry multiprocessor system", "References": [2764874868, 193109227, 178916657]}, "2764103415": {"Year": 2017, "Title": "Proceedings of the Workshop on Trends in Machine-Learning (and impact on computer architecture)", "References": []}, "2153963595": {"Year": 1988, "Title": "Data buffer performance for sequential Prolog architectures", "References": [148324379, 2754141368]}, "2055863252": {"Year": 2013, "Title": "A Weighted ML-KNN Model for Predicting Users\u2019Personality Traits", "References": [1124713781, 10689036, 1124713781]}, "2121689340": {"Year": 2007, "Title": "Aquacore: a programmable architecture for microfluidics", "References": [170809390, 1158262630, 100835903, 2849398, 191963794, 3880285, 116836101]}, "2102060420": {"Year": 1989, "Title": "Introducing Memory Into The Switch Elements Of Multiprocessor Interconnection Networks", "References": [157670870, 1155899826, 60379886]}, "2113957173": {"Year": 2012, "Title": "Viper: virtual pipelines for enhanced reliability", "References": [60379886, 59697426, 1173393762, 1128132410, 59697426, 60379886, 1159443246, 1186985151, 1132256673, 59697426, 133795288, 148324379]}, "2613205813": {"Year": 1985, "Title": "Proceedings of the 12th annual international symposium on Computer architecture", "References": []}, "2114667497": {"Year": 2013, "Title": "A new perspective for efficient virtual-cache coherence", "References": [60379886, 60379886, 157670870, 60379886, 193109227, 60379886, 59697426, 148324379]}, "1996877205": {"Year": 1992, "Title": "Performance improvement for vector pipeline multiprocessor systems using a disordered execution model(abstract)", "References": []}, "2157980128": {"Year": 2014, "Title": "EOLE: paving the way for an effective implementation of value prediction", "References": [60379886, 1126329156, 60379886, 60379886, 60379886, 1153382799]}, "2072325271": {"Year": 1976, "Title": "The design of a user-programmable digital interface (Recent Results)", "References": []}, "2516179478": {"Year": 2016, "Title": "Efficient Intra-SM Slicing through Dynamic Resource Partitioning for GPU Multiprogramming", "References": [1136691831, 148324379, 59697426, 1126329156]}, "2123928495": {"Year": 1998, "Title": "Retrospective: Monsoon: an explicit token-store architecture", "References": [60379886, 60379886, 60379886, 60379886]}, "2111160280": {"Year": 2012, "Title": "TimeWarp: rethinking timekeeping and performance monitoring mechanisms to mitigate side-channel attacks", "References": [2760694600, 60379886, 2625987502, 2757287758, 2764847869]}, "84428592": {"Year": 1998, "Title": "Scheduling Parallel Applications in Networks of Mixed Uniprocessor/Multiprocessor Workstations", "References": []}, "2056627362": {"Year": 1985, "Title": "VM/4: ACOS-4 virtual machine architecture", "References": []}, "2073648667": {"Year": 2013, "Title": "Intelligentized Dispatching Control of Railway Transport of Molten Iron in Metallurgical Enterprise", "References": []}, "2729119085": {"Year": 2017, "Title": "Reuse-Aware Management for Last-Level Caches", "References": [59697426]}, "2125160464": {"Year": 1988, "Title": "Design and performance of special purpose hardware for time warp", "References": []}, "2002961933": {"Year": 1975, "Title": "An iteratively structured information processor", "References": []}, "2084595820": {"Year": 1986, "Title": "Computing size-independent matrix problems on systolic array processors", "References": [157670870]}, "2146804254": {"Year": 2004, "Title": "iWatcher: Efficient Architectural Support for Software Debugging", "References": [60379886, 148324379, 193109227, 148324379, 1136691831, 50071195, 148324379, 1131341566]}, "2122939826": {"Year": 2001, "Title": "Focusing processor policies via critical-path prediction", "References": [60379886, 97130795, 59697426, 59697426, 1126329156, 60379886, 59697426, 60379886]}, "2127243734": {"Year": 2013, "Title": "Research on Formal Modeling and Verification of on-board ATP System", "References": [184777250, 1187904452]}, "2108293751": {"Year": 1996, "Title": "Instruction Prefetching of Systems Codes with Layout Optimized for Reduced Cache Misses", "References": [1126329156, 157921468, 60379886, 60379886, 1126329156, 60606485, 2606469623, 60379886]}, "2119092821": {"Year": 2012, "Title": "RAIDR: Retention-Aware Intelligent DRAM Refresh", "References": [60379886, 19887683, 59697426, 106296714, 1165622107, 1131420910]}, "2730965233": {"Year": 2017, "Title": "DICE: Compressing DRAM Caches for Bandwidth and Capacity", "References": [60379886, 59697426, 59697426, 59697426, 60379886, 60379886, 60379886, 1126329156, 1134494671, 1134494671, 148324379, 59697426, 59697426, 59697426]}, "2108039095": {"Year": 2002, "Title": "A large, fast instruction window for tolerating cache misses", "References": [60379886, 59697426, 60379886, 60379886, 1126329156, 1131341566, 59697426, 59697426, 1150919317, 60379886, 1136691831, 60379886, 1131341566, 178916657]}, "2062299548": {"Year": 1998, "Title": "Retrospective: memory access buffering in multiprocessors", "References": []}, "2135438094": {"Year": 2002, "Title": "Going the distance for TLB prefetching: an application-driven study", "References": [50071195, 59697426, 50071195, 60379886, 60379886]}, "2022904337": {"Year": 2015, "Title": "Branch vanguard: decomposing branch functionality into prediction and resolution instructions", "References": [59697426, 59697426, 59697426, 1126329156, 26056741, 1164519180, 59697426, 157670870, 1136691831, 1176176731, 178916657, 1134494671]}, "2162351670": {"Year": 2002, "Title": "SafetyNet: improving the availability of shared memory multiprocessors with global checkpoint/recovery", "References": [106390105, 60379886, 1159477486, 106390105, 97130795]}, "2592980454": {"Year": 2010, "Title": "INTERSPEECH 2010 11th Annual Conference of the International Speech Communication Association", "References": []}, "2161059568": {"Year": 1989, "Title": "Interprocessor Communication Speed And Performance In Distributed-memory Parallel Processors", "References": [1155899826, 157670870, 157670870, 157670870, 157146593, 153560523, 1520695]}, "2172055295": {"Year": 2002, "Title": "Avoiding initialization misses to the heap", "References": [60379886]}, "1969079195": {"Year": 1980, "Title": "KENSUR: An architecture oriented towards programming languages translation", "References": []}, "1992162117": {"Year": 2013, "Title": "A platform for multi reconfigurable instruction set processor system on chip (MRPSoC)", "References": [157670870, 1136755600, 8351582, 1187904452]}, "2143515003": {"Year": 2005, "Title": "Victim Replication: Maximizing Capacity while Hiding Wire Delay in Tiled Chip Multiprocessors", "References": [60379886, 60379886, 1126329156, 68686220]}, "2043421451": {"Year": 1983, "Title": "ALPHA-a high-performance LISP machine equipped with a new stack structure and garbage collection system", "References": []}, "2000934000": {"Year": 1998, "Title": "Retrospective: Banyan networks for partitioning multiprocessor systems", "References": []}, "2106018697": {"Year": 2000, "Title": "A scalable approach to thread-level speculation", "References": []}, "2138360141": {"Year": 1998, "Title": "Options for dynamic address translation in COMAs", "References": [60379886, 193109227, 59697426]}, "2136674263": {"Year": 2006, "Title": "Tolerating Dependences Between Large Speculative Threads Via Sub-Threads", "References": [60379886, 60379886, 60379886, 148324379, 59697426, 50071195]}, "2139084641": {"Year": 2003, "Title": "A pipelined memory architecture for high throughput network processors", "References": [186584794, 103482838, 50071195, 193109227, 103482838, 1128132410, 1143723981, 186584794, 118992489, 1143723981, 62238642]}, "2090542420": {"Year": 1990, "Title": "Performance measurement and trace driven simulation of parallel CAD and numeric applications on a hypercube multicomputer", "References": [1187904452, 1165622107, 63392143]}, "2164078082": {"Year": 1996, "Title": "Coherent Network Interfaces for Fine-Grain Communication", "References": [2606469623, 148324379, 60379886, 18360026, 178916657, 60379886, 178916657, 148324379, 2755927266, 2755546534, 60379886, 60379886, 60379886, 193109227, 1159477486, 60379886, 60379886, 157146593, 148324379, 1163264588, 60379886, 60379886, 1136691831, 148324379, 148324379, 1159477486]}, "2788097957": {"Year": 1998, "Title": "A New Efficient Arrangement of Directory Bits for Cache Coherence", "References": []}, "2172097538": {"Year": 1999, "Title": "Multicast snooping: a new coherence method using a multicast address network", "References": [60379886, 97130795, 1159477486, 103482838, 157146593, 1159477486, 103482838, 157146593, 1155899826]}, "2050203255": {"Year": 1995, "Title": "Streamlining data cache access with fast address calculation", "References": [83637746, 59697426]}, "2115194678": {"Year": 2005, "Title": "Computing Architectural Vulnerability Factors for Address-Based Structures", "References": []}, "2041567243": {"Year": 1986, "Title": "Performance evaluation of vector accesses in parallel memories using a skewed storage scheme", "References": []}, "2084805568": {"Year": 1973, "Title": "VDL\u2014a Definition system for all levels", "References": [44643521]}, "2157724676": {"Year": 1996, "Title": "MGS: A Multigrain Shared Memory System", "References": [60379886, 50071195]}, "2152386591": {"Year": 1998, "Title": "The effect of instruction fetch bandwidth on value prediction", "References": [59697426]}, "2103462192": {"Year": 2014, "Title": "The dirty-block index", "References": [59697426, 60379886, 62238642, 1131341566]}, "2143064789": {"Year": 2010, "Title": "A case for coordinated resource management in heterogeneous multicore platforms", "References": [50071195, 50071195, 50071195, 1171178643, 1141854641]}, "1968472911": {"Year": 1975, "Title": "Output devices sharing by minicomputers", "References": [112676551, 112676551]}, "2171036571": {"Year": 1998, "Title": "Improving trace cache effectiveness with branch promotion and trace packing", "References": [59697426, 59697426, 59697426, 59697426]}, "2006878190": {"Year": 1985, "Title": "A systolic multiplier unit and its VLSI design", "References": [60436882, 157670870, 157670870, 157670870]}, "2156204788": {"Year": 2002, "Title": "ReVive: cost-effective architectural support for rollback recovery in shared-memory multiprocessors", "References": [1134494671, 2754640668, 122199241, 2754640668, 60379886, 60379886, 60379886]}, "2141430922": {"Year": 1993, "Title": "The TickerTAIP parallel RAID architecture", "References": [2754362366, 87725633, 60379886, 148324379, 47508943, 193109227, 44643521, 178916657, 78926909]}, "1891702304": {"Year": 2008, "Title": "Speech-driven lip motion generation with a trajectory HMM", "References": []}, "2037021208": {"Year": 2010, "Title": "The impact of management operations on the virtualized datacenter", "References": [148324379, 148324379, 1126329156, 2625747718]}, "2150353822": {"Year": 2010, "Title": "Improving server performance on multi-cores via selective off-loading of OS functionality", "References": [148324379, 50071195, 59697426, 50071195, 195663827]}, "2050711258": {"Year": 1996, "Title": "Compiler and Hardware Support for Cache Coherence in Large-Scale Multiprocessors: Design Considerations and Performance Study", "References": [178916657, 1136691831]}, "2159385338": {"Year": 1981, "Title": "An architecture for extended abstract data flow", "References": [1131341566, 157670870, 157670870]}, "1977895217": {"Year": 2006, "Title": "Balanced Cache: Reducing Conflict Misses of Direct-Mapped Caches", "References": [148324379, 143190592, 60379886]}, "2096475251": {"Year": 1996, "Title": "Don't Use the Page Number, but a Pointer to It", "References": [60379886, 60379886]}, "2088055313": {"Year": 2013, "Title": "New approximate multiplier for low power digital signal processing", "References": [1120728542, 1128132410, 2623229432, 148324379]}, "2106471636": {"Year": 2008, "Title": "Rerun: Exploiting Episodes for Lightweight Memory Race Recording", "References": [1159477486, 60379886, 50071195, 1190910084, 60379886, 60379886, 60379886, 103482838, 193109227, 60379886, 50071195, 59697426, 60379886, 1192165265]}, "2127036509": {"Year": 2008, "Title": "ReVIVaL: A Variation-Tolerant Architecture Using Voltage Interpolation and Variable Latency", "References": [59697426, 1128132410, 2624024286, 1183230087, 83637746, 83637746, 1164253245, 1128132410, 1126329156, 59697426, 60379886, 59697426]}, "2511743527": {"Year": 2016, "Title": "RedEye: analog ConvNet image sensor architecture for continuous mobile vision", "References": [162355128, 130774151, 83637746]}, "2114421447": {"Year": 2000, "Title": "Piranha: a scalable architecture based on single-chip multiprocessing", "References": [1163264588, 178916657, 60379886, 38703467, 60379886, 1164519180, 60379886, 148324379, 50071195, 1126329156]}, "58785658": {"Year": 1979, "Title": "A structured Language for Digital System Design", "References": []}, "2793799937": {"Year": 2017, "Title": "Novel algorithm and architectures for high-speed low-power ConText-based steganography", "References": []}, "2508363794": {"Year": 2016, "Title": "Boosting access parallelism to PCM-based main memory", "References": [106390105, 1126329156, 1153382799, 178916657, 60379886, 59697426, 157670870, 59697426, 1153382799]}, "2136553816": {"Year": 1983, "Title": "Implementing streams on a data flow computer system with paged memory", "References": []}, "2150360990": {"Year": 1987, "Title": "A performance analysis of automatically managed top of stack buffers", "References": [148324379]}, "2089355902": {"Year": 1981, "Title": "A pipelined pseudoparallel system architecture for motion analysis", "References": [8351582, 8351582, 2626428507]}, "2117218975": {"Year": 1992, "Title": "Architectural and implementation tradeoffs in the design of multiple-context processors (abstract)", "References": [112708030, 148324379, 1131341566, 1155899826, 1155899826, 60379886, 2754362366, 60379886]}, "2071814397": {"Year": 1980, "Title": "Performance of a collision-free local bus network having asynchronous distributed control", "References": [125775545, 68686220]}, "2059030700": {"Year": 2013, "Title": "Parallelized computation for Edge Histogram Descriptor using CUDA on the Graphics Processing Units (GPU)", "References": [61699894, 1131605622, 202469819, 201045332]}, "2145021036": {"Year": 1995, "Title": "The SPLASH-2 programs: characterization and methodological considerations", "References": [1190910084, 60379886, 131921510]}, "2090278477": {"Year": 2015, "Title": "Dynamic thread block launch: a lightweight execution mechanism to support irregular applications on GPUs", "References": [148324379, 60379886, 148324379, 60379886, 2623113034, 148709879, 59697426, 185367456]}, "2263333172": {"Year": 2001, "Title": "Proceedings of the 28th annual international symposium on Computer architecture", "References": []}, "2110096999": {"Year": 1983, "Title": "Combining tags with error codes", "References": [2755927266, 106390105, 68686220]}, "2043597276": {"Year": 1982, "Title": "Fault-tolerant wafer-scale architectures for VLSI", "References": []}, "2139505369": {"Year": 1989, "Title": "Performance Measurements On A Commercial Multiprocessor Running Parallel Code", "References": [157670870, 157670870]}, "2086263221": {"Year": 1990, "Title": "Virtual-channel flow control", "References": [157670870, 118992489, 2606469623, 157670870, 63392143]}, "2089724938": {"Year": 2010, "Title": "Improving the future by examining the past.", "References": []}, "2143749395": {"Year": 1998, "Title": "Analytic evaluation of shared-memory systems with ILP processors", "References": [60379886, 157670870, 60379886, 60379886]}, "2166250385": {"Year": 2014, "Title": "General-purpose code acceleration with limited-precision analog computation", "References": [123019304, 1136755600, 1136755600, 60379886, 1183230087, 148324379, 148324379, 149828480, 106296714, 1187904452, 60379886, 59697426, 59697426]}, "2087264920": {"Year": 1984, "Title": "The peripheral processor pp4, a highly regular VLSI processor", "References": []}, "2101301454": {"Year": 2007, "Title": "ReCycle:: pipeline adaptation to tolerate process variation", "References": [60379886, 157670870, 60379886, 37538908, 1126329156, 83637746, 1120728542, 1198936338]}, "1994649024": {"Year": 1976, "Title": "Multiprogramming for real-time applications", "References": [68686220, 60379886, 112676551]}, "2138061042": {"Year": 1997, "Title": "Implementing multidestination worms in switch-based parallel systems: architectural alternatives and their impact", "References": [1136691831, 2755546534, 90422530, 148324379, 157670870, 97130795, 2754165780, 1155899826, 60379886, 97130795, 112708030, 1195800536, 157146593, 1159477486, 178916657, 157146593, 63392143, 178916657, 66039016, 2606469623]}, "2053629566": {"Year": 1980, "Title": "Designing linear storage hierarchies so as to maximize reliability subject to cost and performance constraints", "References": [106390105, 112676551, 118992489]}, "2031409354": {"Year": 2010, "Title": "IVEC: off-chip memory integrity protection for both security and reliability", "References": [59697426, 128536549, 1134494671, 1186985151, 1199710238, 178916657, 1186985151, 1124125381, 54901669, 157670870, 166774750]}, "1979970276": {"Year": 1998, "Title": "Retrospective: the J-machine", "References": [178916657, 1186985151, 2755509037, 2755509037, 60379886, 1131341566, 60379886, 60379886, 148324379, 122199241]}, "63872554": {"Year": 2005, "Title": "Maximum margin learning and adaptation of MLP classifiers", "References": [42080949, 1121227772, 1121227772]}, "2058018983": {"Year": 2013, "Title": "Flicker: a dynamically adaptive architecture for power limited multicore systems", "References": [54901669, 985303, 1134494671, 1186985151, 59697426, 60379886, 60379886, 59697426, 139857051, 60379886, 60379886, 50071195, 60379886, 60379886, 59697426, 1183230087]}, "2241327547": {"Year": 2015, "Title": "Fast and area efficient implementation for chaotic image encryption algorithms", "References": [1181068974, 1192710900]}, "2159767828": {"Year": 1994, "Title": "Evaluating stream buffers as a secondary cache replacement", "References": [81742775, 2606469623, 60606485]}, "2142315506": {"Year": 1997, "Title": "Designing high bandwidth on-chip caches", "References": [59697426, 60379886, 1131341566, 60379886, 60379886, 60379886, 60379886, 2754362366]}, "2091487920": {"Year": 2015, "Title": "Harmonia: balancing compute and memory power in high-performance GPUs", "References": [1203869711, 1153382799, 166774750, 106296714, 1136691831, 60379886, 1120728542, 1120728542, 1134494671, 1134494671]}, "2048147613": {"Year": 1996, "Title": "The Difference-Bit Cache", "References": [60379886, 178916657]}, "2016979414": {"Year": 2013, "Title": "Resilient die-stacked DRAM caches", "References": [59697426, 60379886, 1153382799, 68686220, 83637746, 148324379, 127472826, 59697426, 60379886, 2621495138, 59697426, 59697426, 59697426, 60379886]}, "2626757163": {"Year": 2017, "Title": "Hybrid TLB Coalescing: Improving TLB Translation Coverage under Diverse Fragmented Memory Allocations", "References": [1136691831, 1126329156, 1126329156, 60379886, 1126329156, 59697426, 1173393762]}, "1967537658": {"Year": 1995, "Title": "CAT\u2014caching address tags: a technique for reducing area cost of on-chip caches", "References": [60379886, 1155899826, 60379886, 60379886, 60379886]}, "2793792690": {"Year": 2017, "Title": "NoD: Network-on-Die as a standalone NoC for heterogeneous many-core systems in 2.5D ICs", "References": []}, "2107848407": {"Year": 2013, "Title": "Catnap: energy proportional multiple network-on-chip", "References": [1183230087, 1126329156, 1126329156, 97130795, 60379886, 59697426, 59697426, 962203723, 1126329156, 59697426]}, "2073349685": {"Year": 1985, "Title": "The de Bruijn multiprocessor network: a versatile sorting network", "References": [2758340722, 157670870, 157670870, 157670870, 118992489]}, "1989974742": {"Year": 1992, "Title": "Cache write generate for high performance parallel processing", "References": []}, "2036895660": {"Year": 2015, "Title": "Profiling a warehouse-scale computer", "References": [1129667634, 60379886, 1130347816, 1171178643, 1173393762, 59697426, 34995574, 1176176731, 1203869711, 103482838, 59697426, 1169828999, 1185109434, 1173393762]}, "2114895220": {"Year": 1994, "Title": "Speculative disambiguation: a compilation technique for dynamic memory disambiguation", "References": [103482838]}, "2250259380": {"Year": 1991, "Title": "Proceedings of the 18th annual international symposium on Computer architecture", "References": []}, "2012370504": {"Year": 2011, "Title": "Algorithms: Recent Highlights and Challenges", "References": []}, "1970943415": {"Year": 2013, "Title": "A holistic approach for building MPSoCs", "References": []}, "2123208917": {"Year": 1973, "Title": "A hardware laboratory for computer architecture research", "References": []}, "2155296518": {"Year": 2014, "Title": "ArchRanker: a ranking approach to design space exploration", "References": [1134494671, 193109227, 1130985203, 1186985151, 1126329156, 59697426]}, "2079529544": {"Year": 1973, "Title": "The architecture of CASSM: A cellular system for non-numeric processing", "References": [2626428507, 2626428507]}, "2065771339": {"Year": 2007, "Title": "Synchronization state buffer: supporting efficient fine-grain synchronization on many-core architectures", "References": [50071195, 1134494671, 106296714, 60379886, 157670870, 157146593, 85498321, 1126329156]}, "1835612465": {"Year": 1995, "Title": "Efficient strategies for software-only directory protocols in shared-memory multiprocessors", "References": [1158388210, 60379886, 148324379, 148324379]}, "2106062486": {"Year": 2005, "Title": "A High Throughput String Matching Architecture for Intrusion Detection and Prevention", "References": [186584794, 106296714, 122199241, 2534597628, 60379886, 1171922823, 193109227, 1185109434, 1171922823, 1171922823, 1191474766, 1136755600]}, "2137953999": {"Year": 2009, "Title": "Simultaneous speculative threading: a novel pipeline architecture implemented in sun's rock processor", "References": [59697426, 60379886, 59697426, 182003359]}, "2733970977": {"Year": 2017, "Title": "APPROX-NoC: A Data Approximation Framework for Network-On-Chip Architectures", "References": [59697426, 59697426, 157670870, 148324379, 59697426]}, "2133765762": {"Year": 1990, "Title": "Adaptive software cache management for distributed shared memory architectures", "References": [1155899826, 148324379, 178916657, 193109227, 1136691831, 60379886]}, "2035689695": {"Year": 1986, "Title": "REYSM, a high performance, low power multi-processor bus", "References": [157670870]}, "2168452045": {"Year": 2006, "Title": "Learning-Based SMT Processor Resource Distribution via Hill-Climbing", "References": [59697426, 148324379, 60379886, 59697426, 1191753779, 1126329156]}, "2146448836": {"Year": 2000, "Title": "A hardware mechanism for dynamic extraction and relayout of program hot spots", "References": []}, "2044910367": {"Year": 1973, "Title": "Maximal rate pipelined solutions to recurrence problems", "References": []}, "2005227326": {"Year": 1985, "Title": "Design of a high-speed Prolog machine (HPM)", "References": [5301423, 165364243]}, "1902394610": {"Year": 1997, "Title": "Efficient Synchronization: Let Them Eat QOLB /sup1/", "References": [1159477486, 148324379, 178916657, 157146593, 60379886, 60379886, 60379886, 148324379, 60379886, 54901669]}, "2145904415": {"Year": 2005, "Title": "Deconstructing Commodity Storage Clusters", "References": [1160432824, 106390105, 60379886, 2534597628, 148324379, 54901669, 54901669, 60379886, 50071195]}, "2041333570": {"Year": 1983, "Title": "A VLSI tree machine for relational data bases", "References": [60379886, 1175089206]}, "1972759469": {"Year": 1982, "Title": "Duplication of packets and their detection in X.25 communication protocols", "References": [2626428507]}, "2001505646": {"Year": 2007, "Title": "Express virtual channels: towards the ideal interconnection fabric", "References": [1155899826, 60379886, 60379886, 1126463254, 60379886]}, "2112197601": {"Year": 2005, "Title": "A Robust Main-Memory Compression Scheme", "References": [178916657, 136160450, 37538908]}, "2151883259": {"Year": 2000, "Title": "Completion time multiple branch prediction for enhancing trace cache performance", "References": [59697426, 59697426, 60379886, 148324379, 157670870, 59697426]}, "2130990916": {"Year": 2005, "Title": "Energy-Effectiveness of Pre-Execution and Energy-Aware P-Thread Selection", "References": [60379886, 1136691831]}, "2047240985": {"Year": 2011, "Title": "SpecTLB: a mechanism for speculative address translation", "References": [59697426, 60606485, 60379886, 178916657, 2625581541]}, "2510275156": {"Year": 2016, "Title": "Base-victim compression: an opportunistic cache compression architecture", "References": [60379886, 1126329156, 1126329156, 59697426, 1136691831]}, "2244806436": {"Year": 2003, "Title": "Proceedings of the 30th annual international symposium on Computer architecture", "References": []}, "2075043712": {"Year": 2013, "Title": "Bayesian Network Structure Learning Based On Rough Set and Mutual Information", "References": []}, "2018303948": {"Year": 1998, "Title": "Retrospective: evaluation of directory schemes for cache coherence", "References": []}, "2131660501": {"Year": 2014, "Title": "CODOMs: protecting software with code-centric memory domains", "References": [1198471430, 1134494671]}, "1982813696": {"Year": 1986, "Title": "The extra stage gamma network", "References": []}, "2136748042": {"Year": 2001, "Title": "The Span Cache: Software Controlled Tag Checks and Cache Line Size", "References": [83637746, 60379886, 60379886, 1136691831]}, "2293008608": {"Year": 1997, "Title": "DataScalar architectures", "References": [1131341566, 1183230087, 148521650, 178916657, 2756320274]}, "2156077332": {"Year": 2015, "Title": "Heracles: improving resource efficiency at scale", "References": [1128043032, 2755108967, 1185109434, 60379886, 60379886, 60379886, 59697426, 60379886, 60379886, 59697426, 60379886, 59697426, 66039016, 60379886, 1173393762, 1185109434, 60379886, 1134494671, 1128043032, 1180629300]}, "2130855291": {"Year": 2001, "Title": "Exploring and exploiting wire-level pipelining in emerging technologies", "References": [68686220, 1187904452, 73404582]}, "2132258839": {"Year": 1991, "Title": "Pseudo-randomly interleaved memory", "References": [157670870, 60379886, 157670870]}, "2531174850": {"Year": 2008, "Title": "Proceedings of the Fourth Conference on Speech Prosody", "References": []}, "2048877471": {"Year": 2013, "Title": "Algorithm for Map/Reduce-based association rules data mining", "References": []}, "2089405414": {"Year": 1998, "Title": "Retrospective: a personal retrospective on the NYU ultracomputer", "References": []}, "1591108141": {"Year": 1995, "Title": "Methodological Considerations and Characterization of the SPLASH-2 Parallel Application Suite", "References": [60379886, 157670870, 148324379, 103482838, 60379886]}, "1990612330": {"Year": 1985, "Title": "Improvements in multiprocessor system design", "References": [60379886]}, "2157554053": {"Year": 2011, "Title": "Combining memory and a controller with photonics through 3D-stacking to enable scalable and energy-efficient systems", "References": [60379886, 60379886, 60379886, 68686220, 60379886, 1126329156, 180314335, 60379886, 68686220, 59697426]}, "2010048102": {"Year": 1995, "Title": "Evaluating multi-port frame buffer designs for a mesh-connected multicomputer", "References": [1164321581, 94821547, 1164321581]}, "2074753924": {"Year": 1980, "Title": "Architectural considerations for a microprogrammable emulating engine using bit-slices", "References": []}, "2122718561": {"Year": 1997, "Title": "VM-based shared memory on low-latency, remote-memory-access networks", "References": [60379886, 2606469623, 97696616, 60379886, 50071195, 1131341566, 1185109434]}, "1978020379": {"Year": 1998, "Title": "Retrospective: a processor for a high-performance personal computer", "References": [2756720682]}, "2626985503": {"Year": 2017, "Title": "PowerChief: Intelligent Power Allocation for Multi-Stage Applications to Improve Responsiveness on Power Constrained CMP", "References": [1128043032, 1203869711, 1173393762, 106296714, 59697426, 2624557529, 59697426, 2534597628]}, "2161825883": {"Year": 2014, "Title": "Single-graph multiple flows: energy efficient design alternative for GPGPUs", "References": [59697426, 60379886, 157670870, 1203869711, 45584542, 1126329156, 59697426, 1129667634]}, "2170549646": {"Year": 2005, "Title": "Analysis of the O-GEometric History Length Branch Predictor", "References": [182003359, 59697426, 1126329156, 1126329156, 59697426, 1134494671]}, "2015732400": {"Year": 1984, "Title": "Message repository definitional facility: An architectural model for interprocess communication", "References": [178916657, 1200222865]}, "2100095000": {"Year": 2010, "Title": "Proportionally fair buffer allocation in optical chip multiprocessors", "References": [1187904452, 192705446, 2307745, 178916657, 178916657, 59697426, 68686220, 169988927, 134390580, 68686220, 1159443246, 2735351257, 157921468]}, "2067267216": {"Year": 1983, "Title": "Towards a taxonomy of computer architecture based on the machine data type view", "References": [157921468]}, "2056027001": {"Year": 1993, "Title": "Design tradeoffs for software-managed TLBs", "References": [193109227, 60379886, 50071195]}, "2152061572": {"Year": 2007, "Title": "Virtual private caches", "References": [59697426, 1126329156, 59697426, 59697426, 59697426, 2625581541, 66039016, 68686220, 87725633, 1134494671, 106390105]}, "2085021212": {"Year": 1987, "Title": "Performance studies of a parallel Prolog architecture", "References": [60379886, 60379886, 2754141368, 81742775, 2755927266]}, "2150194050": {"Year": 1998, "Title": "Performance modeling and code partitioning for the DS architecture", "References": [125775545, 60379886, 157670870, 60379886, 148324379, 1126329156, 81742775, 148521650, 60379886]}, "2116070819": {"Year": 1986, "Title": "A model and an architecture for a relational knowledge base", "References": [8351582, 1163988186, 1184151122]}, "2079159481": {"Year": 1995, "Title": "Instruction fetching: coping with code bloat", "References": [193109227, 178916657, 193109227, 103482838, 60379886, 60379886, 60379886, 148324379, 60379886, 60379886, 50071195, 50071195, 60379886, 60379886]}, "1984904288": {"Year": 1980, "Title": "An architecture with comprehensive facilities of inter-process synchronization and communication", "References": [103482838]}, "2070577551": {"Year": 1976, "Title": "Basil architecture - an hll minicomputer", "References": [2626428507, 2626428507, 103482838]}, "2001629186": {"Year": 1982, "Title": "A heterogeneous multiprocessor design and the distributed scheduling of its task group workload", "References": [178916657]}, "1986511746": {"Year": 1983, "Title": "A performance evaluation of a Lisp-based data-driven machine (EM-3)", "References": [1200222865]}, "2017163679": {"Year": 1986, "Title": "Modular architecture for high performance implementation of FFT algorithm", "References": [157670870, 157670870]}, "1548242195": {"Year": 2000, "Title": "Turboscalar: A High Frequency High IPC Microarchitecture", "References": [60379886]}, "2086628211": {"Year": 1981, "Title": "Analysis of multiprocessor cache organizations with alternative main memory update policies", "References": [8351582, 157670870, 1136921216, 2626428507]}, "2161164839": {"Year": 1993, "Title": "Odd memory systems may be quite interesting", "References": [60379886, 6169490, 102439543, 60379886, 157670870, 157670870]}, "2086889049": {"Year": 2007, "Title": "Anton, a special-purpose machine for molecular dynamics simulation", "References": [90119964, 3880285, 1126329156, 77047749, 148709879, 139253143, 2625909334, 1191753779]}, "2154616538": {"Year": 2009, "Title": "R-NUCA: Data Placement in Distributed Shared Caches", "References": [1153382799, 60379886, 60379886, 148324379, 185367456, 60379886, 59697426]}, "2515406844": {"Year": 2016, "Title": "Automatic generation of efficient accelerators for reconfigurable hardware", "References": [60379886, 136160450, 100835903, 123019304, 1180662882, 148324379, 106296714, 1137823534]}, "1966502960": {"Year": 1981, "Title": "An architecture for a VHSIC computer", "References": [83637746]}, "2143246735": {"Year": 1991, "Title": "Race-free interconnection networks and multiprocessor consistency", "References": [1131341566]}, "2098942575": {"Year": 2012, "Title": "An applicable high-efficient CNTFET-based full adder cell for practical environments", "References": [10892749]}, "2098683869": {"Year": 1989, "Title": "Adaptive Backoff Synchronization Techniques", "References": [157670870, 157670870, 103482838, 157670870, 196647941, 2626428507, 1155899826]}, "2152848537": {"Year": 2010, "Title": "Analysis of the soft error effects on CAN network controller", "References": [83637746, 1120728542]}, "2104741809": {"Year": 2010, "Title": "Silicon-photonic network architectures for scalable, power-efficient multi-chip systems", "References": [178776955, 1183230087, 68686220, 2623143527, 60379886, 83637746, 14676311, 60379886, 68686220, 60379886, 1126463254]}, "2074041401": {"Year": 2013, "Title": "Thin servers with smart pipes: designing SoC accelerators for memcached", "References": [1126463254, 2534597628, 1185109434, 1136755600, 1158363782, 60379886, 66039016, 1128043032]}, "2124092767": {"Year": 2006, "Title": "The End of Scaling? Revolutions in Technology and Microarchitecture as We Pass the 90 Nanometer Node", "References": []}, "1983096442": {"Year": 2015, "Title": "VIP: virtualizing IP chains on handheld platforms", "References": [176643777, 1203869711, 1187904452, 1187904452, 60379886, 127660348, 103482838, 59697426, 1161772829, 1176176731, 1178330879, 148324379, 10581796, 1160604004, 2625909334, 60379886]}, "2168214303": {"Year": 2001, "Title": "Data prefetching by dependence graph precomputation", "References": [60379886]}, "2075975005": {"Year": 1981, "Title": "MP/C: A multiprocessor/computer architecture", "References": [178916657, 157670870]}, "2100297149": {"Year": 2000, "Title": "Performance analysis of the Alpha 21264-based Compaq ES40 system", "References": [186266167, 59697426, 60379886]}, "2062968442": {"Year": 1980, "Title": "An associative/parallel processor for partial match retrieval using superimposed codes", "References": [157670870, 183285281, 60379886]}, "2511683765": {"Year": 2016, "Title": "LaPerm: locality aware scheduler for dynamic parallelism on GPUs", "References": [1177469577, 59697426, 1203869711]}, "2160590289": {"Year": 2005, "Title": "Design and Evaluation of Hybrid Fault-Detection Systems", "References": [1134494671, 1169089907, 128536549, 60379886, 60379886, 60379886]}, "2120482526": {"Year": 2006, "Title": "Balanced Cache: Reducing Conflict Misses of Direct-Mapped Caches through Programmable Decoders", "References": [1178330879, 1120728542, 148324379, 60379886, 1126329156]}, "2002044167": {"Year": 2010, "Title": "Evolution of thread-level parallelism in desktop applications", "References": [148324379, 50071195]}, "2097586580": {"Year": 2003, "Title": "Improving branch prediction by dynamic data flow-based identification of correlated branches from a large global history", "References": [1126329156, 59697426, 59697426, 60379886, 60379886, 60379886, 148521650, 193109227]}, "2165266180": {"Year": 2012, "Title": "Watchdog: hardware for safe and secure manual memory management and full memory safety", "References": [41449414, 17643076, 60379886, 182003359, 1192165265, 60379886, 1198471430, 148324379]}, "2153287020": {"Year": 1987, "Title": "Hierarchical cache/bus architecture for shared memory multiprocessors", "References": [178916657]}, "2114239041": {"Year": 1983, "Title": "System/370 extended architecture: A program view of the channel subsystem", "References": []}, "2043687377": {"Year": 1986, "Title": "Optimal pipelining in supercomputers", "References": [157670870]}, "2518607193": {"Year": 2016, "Title": "APRES: improving cache efficiency by exploiting load characteristics on GPUs", "References": [1186985151, 59697426, 1134494671, 1126329156, 1153382799]}, "2109145959": {"Year": 1989, "Title": "Analysis Of Computation-Communication Issues In Dynamic Dataflow Architectures", "References": [157146593, 157670870, 157670870, 157921468]}, "1971424755": {"Year": 1976, "Title": "Cache memories for PDP-11 family computers", "References": []}, "2106705612": {"Year": 2015, "Title": "Reducing world switches in virtualized environment with flexible cross-world calls", "References": [2537594308, 1171178643, 2534597628, 1126329156, 1158363782, 1198471430, 148324379, 1187160151, 1126329156]}, "2069119782": {"Year": 1976, "Title": "SMS 101 - A structuredmultimicroprocessor system with deadlock-free operation scheme", "References": []}, "2086934045": {"Year": 1980, "Title": "A comparison connection assignment for diagnosis of multiprocessor systems", "References": []}, "2169732648": {"Year": 1987, "Title": "The hardware architecture of the CRISP microprocessor", "References": [60379886, 106390105, 1183230087, 148324379]}, "2042213255": {"Year": 2010, "Title": "Can manycores support the memory requirements of scientific applications", "References": [1136691831]}, "2171482413": {"Year": 2014, "Title": "The CHERI capability model: revisiting RISC in an age of risk", "References": [157921468, 148324379, 41449414, 1173393762, 68686220, 103482838, 103482838]}, "2167109013": {"Year": 1994, "Title": "Optimal allocation of on-chip memory for multiple-API operating systems", "References": [60379886, 60379886, 60379886]}, "2794118724": {"Year": 2017, "Title": "UTIC: A toolchain for enumeration and selection of custom instructions", "References": []}, "2108668768": {"Year": 1986, "Title": "Evaluation of the SPUR Lisp architecture", "References": []}, "2102742153": {"Year": 1988, "Title": "The White Dwarf: a high-performance application-specific processor", "References": [54901669]}, "1982514506": {"Year": 1998, "Title": "Retrospective: decoupled access/execute architectures", "References": []}, "2105037993": {"Year": 1991, "Title": "Comparison of hardware and software cache coherence schemes", "References": [1155899826, 97130795, 54901669]}, "1979586043": {"Year": 2010, "Title": "Improving the future by examining the past: ACM Turing Award Lecture", "References": []}, "2592562038": {"Year": 2011, "Title": "The 12th Annual Conference of the International Speech Communication Association, INTERSPEECH 2011", "References": []}, "2066640878": {"Year": 2012, "Title": "Extracting one-way quantum computation patterns from quantum circuits", "References": [2595199528]}, "2040280538": {"Year": 1998, "Title": "Retrospective: HPSm, a high performance restricted data flow architecture having minimal functionali", "References": [2624024286, 81742775]}, "1504973848": {"Year": 2000, "Title": "A Unified Energy Estimation Framework with Integrated Hardware-Software Optimizations", "References": [1126329156, 1187904452, 1187904452]}, "2061839652": {"Year": 2013, "Title": "Fault Injection for SCADE Models", "References": []}, "2626211758": {"Year": 2017, "Title": "Plasticine: A reconfigurable architecture for parallel patterns", "References": [1177184315, 68686220, 1183230087, 60379886, 60379886, 60379886, 60379886, 60379886, 17643076]}, "2116588741": {"Year": 2010, "Title": "Parallelization of particle filter algorithms", "References": []}, "2000544790": {"Year": 2015, "Title": "Cost-effective speculative scheduling in high performance processors", "References": [60379886, 182003359, 60379886, 1186985151, 1126329156]}, "1992700801": {"Year": 1973, "Title": "Automated exploration of the design space for register transfer (RT) systems", "References": []}, "2140445705": {"Year": 2010, "Title": "What kinds of applications can benefit from transactional memory", "References": [1159477486, 148324379, 1203869711]}, "2038057969": {"Year": 1998, "Title": "Performance characterization of a Quad Pentium Pro SMP using OLTP workloads", "References": [50071195, 50071195, 59697426, 178916657]}, "2114295495": {"Year": 2004, "Title": "Evaluating the Imagine Stream Architecture", "References": []}, "1980242729": {"Year": 1975, "Title": "A machine-oriented resource management architecture", "References": [103482838]}, "2594431924": {"Year": 2012, "Title": "Proc. Workshop on Innovation and Applications in Speech Technology", "References": []}, "1968364820": {"Year": 1989, "Title": "Architectural mechanisms to support sparse vector processing", "References": []}, "2597493797": {"Year": 2013, "Title": "SLPAT 2013, 4th Workshop on Speech and Language Processing for Assistive Technologies", "References": []}, "2123037616": {"Year": 2004, "Title": "Control Flow Modeling in Statistical Simulation for Accurate and Efficient Processor Design Studies", "References": [178916657, 60379886]}, "2100597484": {"Year": 2010, "Title": "Using hardware vulnerability factors to enhance AVF analysis", "References": [148324379, 148324379]}, "1972645257": {"Year": 1982, "Title": "A general class of processor interconnection strategies", "References": [183285281]}, "2508602506": {"Year": 2016, "Title": "PRIME: a novel processing-in-memory architecture for neural network computation in ReRAM-based main memory", "References": [2624381848, 1187904452, 1187904452, 148324379, 59697426, 59697426, 59697426, 100835903, 1136691831, 1189675953, 1187904452, 1186985151, 2623583991, 59697426, 1128132410]}, "2120585153": {"Year": 2000, "Title": "Vector instruction set support for conditional operations", "References": [2606469623]}, "2133230427": {"Year": 2003, "Title": "Detecting global stride locality in value streams", "References": [1126329156, 1126329156, 148324379, 59697426, 59697426, 60379886, 193109227, 59697426, 1134494671, 59697426, 1126329156]}, "2135089498": {"Year": 2009, "Title": "PIPP: promotion/insertion pseudo-partitioning of multi-core shared caches", "References": [59697426, 1134494671, 60379886, 60379886]}, "2087132610": {"Year": 1987, "Title": "Deterministic and stochastic modeling of parallel garbage collection: towards real-time criteria", "References": [103482838, 157921468]}, "2029790999": {"Year": 1992, "Title": "Memory management support for tiled array organization (abstract)", "References": []}, "2133782309": {"Year": 1998, "Title": "Execution characteristics of desktop applications on Windows NT", "References": [2759009781, 60379886, 122199241, 50071195, 60379886, 54901669, 50071195]}, "1988112272": {"Year": 1984, "Title": "A high performance factoring machine", "References": []}, "2048342405": {"Year": 1986, "Title": "A scalable dataflow structure store", "References": []}, "2762755278": {"Year": 2008, "Title": "Query Technologies and Applications for Program Comprehension", "References": [1200145187, 1131743930, 1160919455, 186921487, 1184001023, 8351582]}, "2045423292": {"Year": 1993, "Title": "The detection and elimination of useless misses in multiprocessors", "References": [60379886, 1155899826]}, "2138610892": {"Year": 1992, "Title": "Improved multithreading techniques for hiding communication latency in multiprocessors", "References": [60379886, 60379886, 1155899826, 178916657, 60379886, 60379886]}, "2213661678": {"Year": 2015, "Title": "LTS: Linear task scheduling on multiprocessor through equation of the line", "References": [37879656, 1203052477, 136160450, 157146593, 125775545, 97130795, 157670870, 157921468, 118992489]}, "2096800353": {"Year": 2014, "Title": "Pacifier: record and replay for relaxed-consistency multiprocessors with distributed directory protocol", "References": [60379886]}, "2015800662": {"Year": 2009, "Title": "Ten ways to waste a parallel computer", "References": []}, "1969168679": {"Year": 2013, "Title": "WeeFence: toward making fences free in TSO", "References": [50071195]}, "2058210588": {"Year": 1986, "Title": "VLSI oriented asynchronous architecture", "References": [178916657, 100835903, 178916657]}, "2170830522": {"Year": 1983, "Title": "Using cache memory to reduce processor-memory traffic", "References": [60379886]}, "2064528968": {"Year": 1973, "Title": "Flowware\u2014a flow charting procedure to describe digital networks", "References": [103482838, 2626428507, 157670870, 2758340722]}, "2067556469": {"Year": 2010, "Title": "Topology-Aware quality-of-service support in highly integrated chip multiprocessors", "References": [1136691831, 1198471430, 59697426, 60379886, 59697426, 59697426]}, "2511844051": {"Year": 2016, "Title": "Power attack defense: securing battery-backed data centers", "References": [1187160151, 2622163546, 66039016, 1180629300, 60379886, 60379886, 1126329156, 2596747816]}, "2091355273": {"Year": 1989, "Title": "R256: A Research Parallel Processor For Scientific Computation", "References": [19887683]}, "2123199776": {"Year": 1994, "Title": "Evaluating the memory overhead required for COMA architectures", "References": [60379886]}, "2147796461": {"Year": 2003, "Title": "Dynamically managing the communication-parallelism trade-off in future clustered processors", "References": [60379886, 59697426, 1126329156, 1150919317, 178916657, 59697426, 60379886]}, "2148042043": {"Year": 1990, "Title": "The impact of synchronization and granularity on parallel systems", "References": [60606485, 2626428507, 1155899826, 60379886, 2606469623]}, "2169700868": {"Year": 1998, "Title": "Confidence estimation for speculation control", "References": [59697426]}, "2004318416": {"Year": 1981, "Title": "Alignment network used for connecting a prime number of memory blocks with a power of 2 of processing elements", "References": []}, "2145252892": {"Year": 2005, "Title": "Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling", "References": [178916657, 1155899826, 106390105, 1187904452, 103482838, 1187904452]}, "1986204841": {"Year": 1984, "Title": "Unidirectional error correction/detection for VLSI memory", "References": [157670870, 157670870, 100460328]}, "2030090154": {"Year": 1986, "Title": "Experimenting with EPILOG: some results and preliminary conclusions", "References": []}, "2512594982": {"Year": 2016, "Title": "Asymmetry-aware work-stealing runtimes", "References": [1126329156, 60379886, 1134494671, 1153382799, 148324379, 26056741, 1203869711, 83637746, 17643076]}, "1978134019": {"Year": 2013, "Title": "Name Origin Recognition in Chinese Texts Based on Conditional Random Fields", "References": [1180662882]}, "1969018271": {"Year": 1982, "Title": "A logic simulation machine", "References": [157670870]}, "1991518265": {"Year": 2015, "Title": "Warped-compression: enabling power efficient GPUs through register compression", "References": [148324379, 105046310, 59697426, 60379886, 1126329156, 60379886, 1134494671, 1176176731]}, "2000877408": {"Year": 1979, "Title": "Design considerations for the VLSI processor of X-TREE", "References": [1192015008, 103482838]}, "2139020328": {"Year": 1985, "Title": "Commercial multiprocessors (title only)", "References": []}, "2171550134": {"Year": 2010, "Title": "Forwardflow: a scalable core for power-constrained CMPs", "References": [59697426, 60379886, 178916657, 1136691831, 60379886, 157670870, 60379886]}, "2105823594": {"Year": 1992, "Title": "Prefetch unit for vector operations on scalar computers", "References": []}, "2169871653": {"Year": 1986, "Title": "Software implementation of a recursive fault tolerance algorithm on a network of computers", "References": [178916657]}, "2107398850": {"Year": 2006, "Title": "Slackened Memory Dependence Enforcement: Combining Opportunistic Forwarding with Decoupled Verification", "References": [106390105, 59697426, 60379886, 59697426, 1155899826]}, "2163286713": {"Year": 2011, "Title": "Rebound: scalable checkpointing for coherent shared memory", "References": [106390105, 60379886, 1126329156, 2606469623, 148324379, 1155899826, 60379886]}, "2128221687": {"Year": 1983, "Title": "Very Long Instruction Word architectures and the ELI-512", "References": [81742775, 81742775, 157670870, 157670870, 157670870]}, "1979418125": {"Year": 1977, "Title": "A large scale, homogeneous, fully distributed parallel machine, I", "References": [157670870]}, "2118052934": {"Year": 2008, "Title": "Learning and Leveraging the Relationship between Architecture-Level Measurements and Individual User Satisfaction", "References": [50071195, 59697426, 17643076, 1136691831]}, "2016403210": {"Year": 1979, "Title": "The architecture of the SPERRY UNIVAC 1100 series systems", "References": [103482838]}, "2032570410": {"Year": 1999, "Title": "Value prediction in VLIW machines", "References": [32326811]}, "2120738924": {"Year": 2010, "Title": "Using Input-to-Output Masking for System-level Vulnerability estimation in high-performance processors", "References": [59697426, 1187160151, 1187160151]}, "2016184125": {"Year": 1982, "Title": "Rollback propagation detection and performance evaluation of FTMR 2 M\u2014a fault-tolerant multiprocessor", "References": [1200222865, 148324379, 2626428507]}, "2077556206": {"Year": 2005, "Title": "Microarchitecture of a High-Radix Router", "References": [112676551, 59697426]}, "2626726782": {"Year": 2017, "Title": "Clank: Architectural Support for Intermittent Computation", "References": [81291924]}, "1970426108": {"Year": 2013, "Title": "An experimental study of data retention behavior in modern DRAM devices: implications for retention time profiling mechanisms", "References": [1126329156, 162355128, 143744711, 2621920664, 19887683, 2624381848, 2624381848, 2622339228]}, "2096835686": {"Year": 2003, "Title": "DISE: a programmable macro engine for customizing applications", "References": [59697426, 178916657, 193109227, 1197584399, 60379886, 148324379, 157670870, 1126329156, 148324379, 60379886, 81742775, 2759009781, 148324379, 1198471430, 59697426]}, "2041168483": {"Year": 1985, "Title": "A versatile systolic array for matrix computations", "References": []}, "1964144917": {"Year": 1981, "Title": "Heterogeneous computer architecture", "References": []}, "2131454290": {"Year": 1992, "Title": "A performance study of memory consistency models", "References": [60379886, 60379886, 60379886, 60379886, 60379886]}, "2116733344": {"Year": 1987, "Title": "A unified resource management and execution control mechanism for data flow machines", "References": [157670870]}, "2164504648": {"Year": 1989, "Title": "A Dynamic Storage Scheme For Conflict-free Vector Access", "References": [1155899826, 1155899826]}, "2293092294": {"Year": 2012, "Title": "INTERSPEECH 2012 13th Annual Conference of the International Speech Communication Association", "References": []}, "1981931980": {"Year": 2015, "Title": "Callback: efficient synchronization without invalidation with a directory just for spin-waiting", "References": [60379886, 2755546534, 60379886, 60379886]}, "2146921303": {"Year": 2010, "Title": "Modeling critical sections in Amdahl's law and its implications for multicore design", "References": [60379886, 60379886, 148324379, 60379886]}, "2161038602": {"Year": 2012, "Title": "RADISH: always-on sound and complete Ra D etection i n S oftware and H ardware", "References": [148324379, 193109227, 106296714, 60379886, 1126329156, 148324379, 148324379, 2606469623]}, "2245010253": {"Year": 2015, "Title": "A low-voltage level shifter based on double-gate MOSFET", "References": []}, "1964471912": {"Year": 2010, "Title": "Understanding sources of inefficiency in general-purpose chips", "References": []}, "2158924248": {"Year": 2003, "Title": "SMARTS: accelerating microarchitecture simulation via rigorous statistical sampling", "References": [1126329156, 1164519180]}, "2162293132": {"Year": 2010, "Title": "A\u00e9rgia: exploiting packet latency slack in on-chip networks", "References": [193109227, 1126329156, 148324379, 1131341566]}, "1974491034": {"Year": 1981, "Title": "WCRC: An ANSI SPARC machine architecture for data base management", "References": []}, "2095995766": {"Year": 2012, "Title": "The yin and yang of power and performance for asymmetric hardware and managed software", "References": [157146593, 60379886, 148324379, 148324379, 1120728542, 103482838, 1173393762, 1160224924, 1138732554, 148324379]}, "2106579652": {"Year": 2012, "Title": "iGPU: exception support and speculative execution on GPUs", "References": [1131341566, 1176176731, 1178330879, 157670870, 157670870, 59697426, 148324379, 60379886, 1126329156, 59697426, 1134494671, 59697426, 1126329156, 1164321581]}, "2010540152": {"Year": 2007, "Title": "Analysis of redundancy and application balance in the SPEC CPU2006 benchmark suite", "References": [178916657]}, "2142272907": {"Year": 1998, "Title": "Retrospective: multiscalar processors", "References": [81742775, 1131341566]}, "2128435927": {"Year": 1989, "Title": "Systematic Hardware Adaptation Of Systolic Algorithms", "References": [1155899826, 60379886, 157670870, 177430994]}, "2144258291": {"Year": 1990, "Title": "Balance in architectural design", "References": [1186985151]}, "80820533": {"Year": 2000, "Title": "CHIMAERA: A high-performance architecture with a tightly-coupled reconfigurable unit", "References": []}, "2128986141": {"Year": 2010, "Title": "Pipeline-based interlayer bus structure for 3D networks-on-chip", "References": [37538908, 73404582]}, "2120829734": {"Year": 2013, "Title": "Die-stacked DRAM caches for servers: hit ratio, latency, or bandwidth? have it all with footprint cache", "References": [1186985151, 1131341566, 59697426, 148324379, 148324379, 1126329156, 60379886, 1126329156, 59697426, 59697426]}, "2160702007": {"Year": 1989, "Title": "Comparing Software And Hardware Schemes For Reducing The Cost Of Branches", "References": [178916657, 60379886, 2758340722, 60379886, 106390105]}, "2165169256": {"Year": 2011, "Title": "Rapid identification of architectural bottlenecks via precise event counting", "References": [106296714, 148324379, 60379886, 1134494671]}, "1982008951": {"Year": 2009, "Title": "AnySP: anytime anywhere anyway signal processing", "References": [106296714, 60379886, 60379886, 100835903, 2754148693, 103482838, 60379886, 1154737535]}, "2131387280": {"Year": 1992, "Title": "Seamless - a latency-tolerant RISC-based multiprocessor architecture (abstract)", "References": []}, "2094390685": {"Year": 1998, "Title": "Retrospective: what have we learned from the PDP-11\u2014what we have learned from VAX and Alpha", "References": []}, "2125890858": {"Year": 2005, "Title": "Exploiting Structural Duplication for Lifetime Reliability Enhancement", "References": [1187160151, 60379886, 60379886, 1165622107, 1186985151, 1120728542, 2623583991]}, "2145932742": {"Year": 1982, "Title": "Probabilistic analysis of a crossbar switch", "References": [196647941, 103482838]}, "2053762744": {"Year": 1983, "Title": "A parallel execution model of logic programs", "References": [5301423, 2755927266]}, "2058698446": {"Year": 1975, "Title": "On relating small computer performance to design parameters", "References": [157921468, 178916657]}, "1972805904": {"Year": 1993, "Title": "Column-associative caches: a technique for reducing the miss rate of direct-mapped caches", "References": [8351582, 60379886, 193109227, 178916657, 157670870]}, "2046906825": {"Year": 1978, "Title": "An analysis of the Cray-1 computer", "References": [2755927266, 148324379]}, "2004331197": {"Year": 1992, "Title": "Data path issues in a highly concurrent machine (abstract)", "References": []}, "1986363052": {"Year": 2013, "Title": "STREX: boosting instruction cache reuse in OLTP workloads through stratified transaction execution", "References": [178916657, 68126035, 90119964, 148324379, 60379886]}, "2068476500": {"Year": 1984, "Title": "On the performance of loosely coupled multiprocessors", "References": []}, "2624991222": {"Year": 2017, "Title": "Bespoke Processors for Applications with Ultra-low Area and Power Constraints", "References": [60379886, 178916657, 2595428313, 1128132410, 59697426]}, "2130611655": {"Year": 2005, "Title": "Temporal Streaming of Shared Memory", "References": [1126329156, 2606469623, 60379886, 59697426, 182003359, 178916657, 60379886, 148324379, 148324379, 60379886, 1155899826, 148324379]}, "1988107880": {"Year": 1998, "Title": "Retrospective: instruction issue logic for high-performance, interruptable pipelined processors", "References": [157670870, 60379886, 60379886]}, "2095667776": {"Year": 1997, "Title": "Dynamic instruction reuse", "References": [157670870, 59697426, 1136691831, 50071195]}, "2122900653": {"Year": 2014, "Title": "SynFull: synthetic traffic models capturing cache coherent behaviour", "References": [1153494057, 1126329156, 59697426, 54901669, 97130795, 60379886, 37538908, 1203869711, 1131300907, 59697426, 1176176731]}, "805668365": {"Year": 2011, "Title": "Object oriented execution model (OOM)", "References": [60379886, 1120728542, 60379886]}}