Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Wed May 17 16:10:02 2023
| Host              : DESKTOP-LJ1PS58 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file Main_BD_wrapper_timing_summary_routed.rpt -pb Main_BD_wrapper_timing_summary_routed.pb -rpx Main_BD_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : Main_BD_wrapper
| Device            : xcku5p-ffvb676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                                                                           1           
TIMING-9   Warning   Unknown CDC Logic                                                                                      1           
TIMING-10  Warning   Missing property on synchronizer                                                                       1           
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.040        0.000                      0                 5254        0.018        0.000                      0                 5254        0.500        0.000                       0                  1701  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                            ------------         ----------      --------------
Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {0.000 16.666}       33.333          30.000          
  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK        {0.000 16.666}       33.333          30.000          
  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE      {0.000 33.333}       66.666          15.000          
default_sysclk1_300_clk_p                                        {0.000 1.666}        3.333           300.030         
  clk_out1_Main_BD_clk_wiz_1_0                                   {0.000 4.999}        9.999           100.010         
  clk_out2_Main_BD_clk_wiz_1_0                                   {0.000 4.999}        9.999           100.010         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         15.128        0.000                      0                  228        0.031        0.000                      0                  228       16.134        0.000                       0                   233  
  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       31.184        0.000                      0                   46        0.088        0.000                      0                   46       33.058        0.000                       0                    40  
default_sysclk1_300_clk_p                                                                                                                                                                                      0.500        0.000                       0                     1  
  clk_out1_Main_BD_clk_wiz_1_0                                     5.040        0.000                      0                 4980        0.018        0.000                      0                 4980        4.457        0.000                       0                  1425  
  clk_out2_Main_BD_clk_wiz_1_0                                                                                                                                                                                 8.709        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                       From Clock                                                       To Clock                                                       
----------                                                       ----------                                                       --------                                                       
(none)                                                           Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK          
(none)                                                           Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK          
(none)                                                           clk_out1_Main_BD_clk_wiz_1_0                                     Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK          
(none)                                                           Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK          Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  
(none)                                                           Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  
(none)                                                           Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK          Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        
(none)                                                           Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        
(none)                                                           clk_out1_Main_BD_clk_wiz_1_0                                     Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        
(none)                                                                                                                            clk_out1_Main_BD_clk_wiz_1_0                                     
(none)                                                           Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK          clk_out1_Main_BD_clk_wiz_1_0                                     
(none)                                                           Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        clk_out1_Main_BD_clk_wiz_1_0                                     
(none)                                                           clk_out1_Main_BD_clk_wiz_1_0                                     clk_out1_Main_BD_clk_wiz_1_0                                     


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                    
----------                    ----------                    --------                    
(none)                        clk_out1_Main_BD_clk_wiz_1_0                                
(none)                        clk_out2_Main_BD_clk_wiz_1_0                                
(none)                                                      clk_out1_Main_BD_clk_wiz_1_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       15.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.128ns  (required time - arrival time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.352ns (30.958%)  route 0.785ns (69.042%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 20.494 - 16.667 ) 
    Source Clock Delay      (SCD):    10.215ns
    Clock Pessimism Removal (CPR):    6.280ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.994ns (routing 1.029ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.939ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.994    10.215    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X93Y136        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y136        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    10.294 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.274    10.568    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_7
    SLICE_X93Y136        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125    10.693 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.239    10.932    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X93Y136        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148    11.080 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.272    11.352    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X91Y136        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    17.132 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533    18.664    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    18.743 f  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.751    20.494    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X91Y136        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              6.280    26.775    
                         clock uncertainty           -0.235    26.539    
    SLICE_X91Y136        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    26.479    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         26.479    
                         arrival time                         -11.352    
  -------------------------------------------------------------------
                         slack                                 15.128    

Slack (MET) :             15.780ns  (required time - arrival time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.644ns  (logic 0.218ns (33.848%)  route 0.426ns (66.152%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.830ns = ( 37.163 - 33.333 ) 
    Source Clock Delay      (SCD):    10.191ns = ( 26.858 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.330ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.970ns (routing 1.029ns, distribution 0.941ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.939ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229    24.795    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    24.887 f  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.970    26.858    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X91Y136        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y136        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    26.937 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.092    27.029    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X91Y135        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089    27.118 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.157    27.275    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X91Y133        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050    27.325 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.177    27.502    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X91Y133        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533    35.331    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.410 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.753    37.163    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X91Y133        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              6.330    43.492    
                         clock uncertainty           -0.235    43.257    
    SLICE_X91Y133        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    43.282    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         43.282    
                         arrival time                         -27.502    
  -------------------------------------------------------------------
                         slack                                 15.780    

Slack (MET) :             15.835ns  (required time - arrival time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.587ns  (logic 0.316ns (53.827%)  route 0.271ns (46.172%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 37.161 - 33.333 ) 
    Source Clock Delay      (SCD):    10.191ns = ( 26.858 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.330ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.970ns (routing 1.029ns, distribution 0.941ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.939ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229    24.795    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    24.887 f  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.970    26.858    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X91Y136        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y136        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    26.937 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.092    27.029    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X91Y135        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089    27.118 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.130    27.248    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X91Y133        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148    27.396 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.049    27.445    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X91Y133        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533    35.331    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.410 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.751    37.161    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X91Y133        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              6.330    43.491    
                         clock uncertainty           -0.235    43.255    
    SLICE_X91Y133        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    43.280    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         43.280    
                         arrival time                         -27.445    
  -------------------------------------------------------------------
                         slack                                 15.835    

Slack (MET) :             15.850ns  (required time - arrival time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.572ns  (logic 0.317ns (55.423%)  route 0.255ns (44.577%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 37.161 - 33.333 ) 
    Source Clock Delay      (SCD):    10.191ns = ( 26.858 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.330ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.970ns (routing 1.029ns, distribution 0.941ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.939ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229    24.795    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    24.887 f  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.970    26.858    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X91Y136        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y136        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    26.937 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.092    27.029    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X91Y135        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089    27.118 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.115    27.233    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X91Y133        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149    27.382 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.048    27.430    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X91Y133        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533    35.331    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.410 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.751    37.161    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X91Y133        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              6.330    43.491    
                         clock uncertainty           -0.235    43.255    
    SLICE_X91Y133        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    43.280    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         43.280    
                         arrival time                         -27.430    
  -------------------------------------------------------------------
                         slack                                 15.850    

Slack (MET) :             15.851ns  (required time - arrival time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.527ns  (logic 0.221ns (41.964%)  route 0.306ns (58.036%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 37.165 - 33.333 ) 
    Source Clock Delay      (SCD):    10.191ns = ( 26.858 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.280ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.970ns (routing 1.029ns, distribution 0.941ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.939ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229    24.795    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    24.887 f  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.970    26.858    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X91Y136        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y136        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    26.937 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.092    27.029    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X91Y135        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089    27.118 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.156    27.273    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X92Y133        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053    27.326 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.058    27.384    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X92Y133        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533    35.331    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.410 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.755    37.165    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X92Y133        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              6.280    43.445    
                         clock uncertainty           -0.235    43.210    
    SLICE_X92Y133        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    43.235    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         43.235    
                         arrival time                         -27.384    
  -------------------------------------------------------------------
                         slack                                 15.851    

Slack (MET) :             15.855ns  (required time - arrival time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.523ns  (logic 0.220ns (42.094%)  route 0.303ns (57.906%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 37.165 - 33.333 ) 
    Source Clock Delay      (SCD):    10.191ns = ( 26.858 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.280ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.970ns (routing 1.029ns, distribution 0.941ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.939ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229    24.795    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    24.887 f  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.970    26.858    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X91Y136        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y136        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    26.937 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.092    27.029    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X91Y135        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089    27.118 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.152    27.269    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X92Y133        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052    27.321 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.059    27.380    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X92Y133        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533    35.331    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.410 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.755    37.165    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X92Y133        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              6.280    43.445    
                         clock uncertainty           -0.235    43.210    
    SLICE_X92Y133        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    43.235    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         43.235    
                         arrival time                         -27.380    
  -------------------------------------------------------------------
                         slack                                 15.855    

Slack (MET) :             15.868ns  (required time - arrival time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.554ns  (logic 0.291ns (52.521%)  route 0.263ns (47.479%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 37.161 - 33.333 ) 
    Source Clock Delay      (SCD):    10.191ns = ( 26.858 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.330ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.970ns (routing 1.029ns, distribution 0.941ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.939ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229    24.795    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    24.887 f  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.970    26.858    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X91Y136        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y136        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    26.937 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.092    27.029    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X91Y135        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089    27.118 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.121    27.239    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X91Y133        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123    27.362 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.050    27.412    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X91Y133        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533    35.331    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.410 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.751    37.161    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X91Y133        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              6.330    43.491    
                         clock uncertainty           -0.235    43.255    
    SLICE_X91Y133        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    43.280    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         43.280    
                         arrival time                         -27.412    
  -------------------------------------------------------------------
                         slack                                 15.868    

Slack (MET) :             15.875ns  (required time - arrival time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.503ns  (logic 0.236ns (46.952%)  route 0.267ns (53.047%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 37.165 - 33.333 ) 
    Source Clock Delay      (SCD):    10.191ns = ( 26.858 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.280ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.970ns (routing 1.029ns, distribution 0.941ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.939ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229    24.795    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    24.887 f  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.970    26.858    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X91Y136        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y136        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    26.937 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.092    27.029    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X91Y135        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089    27.118 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.152    27.269    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X92Y133        LUT4 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.068    27.337 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.023    27.360    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X92Y133        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533    35.331    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.410 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.755    37.165    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X92Y133        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              6.280    43.445    
                         clock uncertainty           -0.235    43.210    
    SLICE_X92Y133        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    43.235    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         43.235    
                         arrival time                         -27.360    
  -------------------------------------------------------------------
                         slack                                 15.875    

Slack (MET) :             15.889ns  (required time - arrival time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.533ns  (logic 0.304ns (57.029%)  route 0.229ns (42.971%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 37.161 - 33.333 ) 
    Source Clock Delay      (SCD):    10.191ns = ( 26.858 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.330ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.970ns (routing 1.029ns, distribution 0.941ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.939ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229    24.795    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    24.887 f  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.970    26.858    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X91Y136        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y136        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    26.937 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.092    27.029    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X91Y135        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089    27.118 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.121    27.239    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X91Y133        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136    27.375 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.016    27.391    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X91Y133        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533    35.331    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.410 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.751    37.161    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X91Y133        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              6.330    43.491    
                         clock uncertainty           -0.235    43.255    
    SLICE_X91Y133        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    43.280    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         43.280    
                         arrival time                         -27.391    
  -------------------------------------------------------------------
                         slack                                 15.889    

Slack (MET) :             15.897ns  (required time - arrival time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.530ns  (logic 0.261ns (49.262%)  route 0.269ns (50.738%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 37.165 - 33.333 ) 
    Source Clock Delay      (SCD):    10.191ns = ( 26.858 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.330ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.970ns (routing 1.029ns, distribution 0.941ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.939ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229    24.795    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    24.887 f  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.970    26.858    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X91Y136        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y136        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    26.937 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.108    27.044    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X91Y139        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036    27.080 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.112    27.193    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X91Y139        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146    27.339 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.049    27.388    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X91Y139        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533    35.331    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.410 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.755    37.165    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X91Y139        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              6.330    43.495    
                         clock uncertainty           -0.235    43.260    
    SLICE_X91Y139        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    43.285    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         43.285    
                         arrival time                         -27.388    
  -------------------------------------------------------------------
                         slack                                 15.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.060ns (42.857%)  route 0.080ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.254ns
    Source Clock Delay      (SCD):    3.844ns
    Clock Pessimism Removal (CPR):    6.330ns
  Clock Net Delay (Source):      1.767ns (routing 0.939ns, distribution 0.828ns)
  Clock Net Delay (Destination): 2.033ns (routing 1.029ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.767     3.844    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X93Y139        FDPE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     3.904 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.080     3.984    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X93Y140        SRL16E                                       r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         2.033    10.254    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X93Y140        SRL16E                                       r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -6.330     3.924    
    SLICE_X93Y140        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.029     3.953    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -3.953    
                         arrival time                           3.984    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.085ns  (logic 0.039ns (46.054%)  route 0.046ns (53.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.697ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    5.950ns
  Clock Net Delay (Source):      1.060ns (routing 0.554ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.610ns, distribution 0.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.060     2.742    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X93Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.781 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/Q
                         net (fo=3, routed)           0.046     2.826    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[26]
    SLICE_X93Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.189     8.697    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X93Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
                         clock pessimism             -5.950     2.748    
    SLICE_X93Y115        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     2.795    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.795    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.058ns (40.559%)  route 0.085ns (59.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.254ns
    Source Clock Delay      (SCD):    3.844ns
    Clock Pessimism Removal (CPR):    6.330ns
  Clock Net Delay (Source):      1.767ns (routing 0.939ns, distribution 0.828ns)
  Clock Net Delay (Destination): 2.033ns (routing 1.029ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.767     3.844    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X93Y139        FDPE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.902 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.085     3.987    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X93Y140        SRL16E                                       r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         2.033    10.254    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X93Y140        SRL16E                                       r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -6.330     3.924    
    SLICE_X93Y140        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.029     3.953    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -3.953    
                         arrival time                           3.987    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.059ns (29.208%)  route 0.143ns (70.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.217ns
    Source Clock Delay      (SCD):    3.839ns
    Clock Pessimism Removal (CPR):    6.280ns
  Clock Net Delay (Source):      1.762ns (routing 0.939ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.996ns (routing 1.029ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.762     3.839    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X94Y140        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y140        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.898 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/Q
                         net (fo=1, routed)           0.143     4.041    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9_n_0
    SLICE_X95Y139        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.996    10.217    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X95Y139        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/C
                         clock pessimism             -6.280     3.936    
    SLICE_X95Y139        FDCE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     3.998    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10
  -------------------------------------------------------------------
                         required time                         -3.998    
                         arrival time                           4.041    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.059ns (39.597%)  route 0.090ns (60.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.223ns
    Source Clock Delay      (SCD):    3.838ns
    Clock Pessimism Removal (CPR):    6.339ns
  Clock Net Delay (Source):      1.761ns (routing 0.939ns, distribution 0.822ns)
  Clock Net Delay (Destination): 2.002ns (routing 1.029ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.761     3.838    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X94Y139        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y139        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.897 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.090     3.987    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X93Y139        FDPE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         2.002    10.223    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X93Y139        FDPE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -6.339     3.884    
    SLICE_X93Y139        FDPE (Hold_EFF_SLICEM_C_D)
                                                      0.060     3.944    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.944    
                         arrival time                           3.987    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.038ns (39.714%)  route 0.058ns (60.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.697ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    5.950ns
  Clock Net Delay (Source):      1.060ns (routing 0.554ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.610ns, distribution 0.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.060     2.742    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X93Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y115        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.780 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/Q
                         net (fo=3, routed)           0.058     2.837    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[27]
    SLICE_X93Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.189     8.697    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X93Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/C
                         clock pessimism             -5.950     2.748    
    SLICE_X93Y115        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.794    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.794    
                         arrival time                           2.837    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.059ns (28.780%)  route 0.146ns (71.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.217ns
    Source Clock Delay      (SCD):    3.837ns
    Clock Pessimism Removal (CPR):    6.280ns
  Clock Net Delay (Source):      1.760ns (routing 0.939ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.996ns (routing 1.029ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.760     3.837    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X94Y140        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y140        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.896 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.146     4.042    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[3]
    SLICE_X95Y139        FDPE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.996    10.217    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X95Y139        FDPE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                         clock pessimism             -6.280     3.936    
    SLICE_X95Y139        FDPE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     3.998    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.998    
                         arrival time                           4.042    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.686ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    5.948ns
  Clock Net Delay (Source):      1.050ns (routing 0.554ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.178ns (routing 0.610ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.050     2.732    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X91Y117        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y117        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.771 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/Q
                         net (fo=2, routed)           0.060     2.831    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[25]
    SLICE_X91Y117        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.178     8.686    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X91Y117        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
                         clock pessimism             -5.948     2.738    
    SLICE_X91Y117        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.784    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.784    
                         arrival time                           2.831    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.038ns (27.942%)  route 0.098ns (72.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.690ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    5.907ns
  Clock Net Delay (Source):      1.060ns (routing 0.554ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.182ns (routing 0.610ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.060     2.742    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X93Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y115        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.780 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/Q
                         net (fo=3, routed)           0.098     2.878    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[27]
    SLICE_X91Y114        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.182     8.690    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X91Y114        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
                         clock pessimism             -5.907     2.783    
    SLICE_X91Y114        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     2.830    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.830    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.119%)  route 0.047ns (46.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.719ns
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    5.951ns
  Clock Net Delay (Source):      1.080ns (routing 0.554ns, distribution 0.526ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.610ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.080     2.762    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X91Y138        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y138        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.801 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/Q
                         net (fo=3, routed)           0.030     2.830    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_status[5]
    SLICE_X91Y138        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     2.844 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[5]_i_1/O
                         net (fo=1, routed)           0.017     2.861    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[5]
    SLICE_X91Y138        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.211     8.719    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X91Y138        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C
                         clock pessimism             -5.951     2.768    
    SLICE_X91Y138        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.814    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.814    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0  n/a            1.290         33.333      32.043     BUFGCTRL_X0Y15  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X93Y140   Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X95Y139   Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X93Y140   Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X90Y137   Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X90Y137   Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X90Y137   Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X90Y137   Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X90Y131   Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X90Y131   Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X93Y140   Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X93Y140   Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X95Y139   Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X95Y139   Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X93Y140   Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X93Y140   Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X90Y137   Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X90Y137   Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X90Y137   Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X90Y137   Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X93Y140   Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X93Y140   Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X95Y139   Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X95Y139   Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X93Y140   Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X93Y140   Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X90Y137   Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X90Y137   Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X90Y137   Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X90Y137   Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       31.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       33.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.184ns  (required time - arrival time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.688ns  (logic 0.473ns (28.022%)  route 1.215ns (71.977%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 71.380 - 66.666 ) 
    Source Clock Delay      (SCD):    10.638ns = ( 43.971 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.758ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.548ns (routing 1.684ns, distribution 0.864ns)
  Clock Net Delay (Destination): 2.231ns (routing 1.533ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.962    41.395    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.423 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.548    43.971    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X94Y136        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y136        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    44.050 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.180    44.230    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X92Y137        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.111    44.341 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.271    44.612    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X92Y137        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.125    44.737 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.161    44.898    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X91Y136        LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.158    45.056 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.603    45.659    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X91Y115        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994    69.125    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    69.149 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.231    71.380    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X91Y115        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              5.758    77.138    
                         clock uncertainty           -0.235    76.903    
    SLICE_X91Y115        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    76.843    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         76.843    
                         arrival time                         -45.659    
  -------------------------------------------------------------------
                         slack                                 31.184    

Slack (MET) :             31.212ns  (required time - arrival time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.660ns  (logic 0.473ns (28.501%)  route 1.187ns (71.498%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 71.381 - 66.666 ) 
    Source Clock Delay      (SCD):    10.638ns = ( 43.971 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.758ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.548ns (routing 1.684ns, distribution 0.864ns)
  Clock Net Delay (Destination): 2.232ns (routing 1.533ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.962    41.395    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.423 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.548    43.971    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X94Y136        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y136        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    44.050 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.180    44.230    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X92Y137        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.111    44.341 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.271    44.612    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X92Y137        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.125    44.737 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.161    44.898    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X91Y136        LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.158    45.056 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.575    45.631    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X92Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994    69.125    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    69.149 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.232    71.381    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              5.758    77.139    
                         clock uncertainty           -0.235    76.904    
    SLICE_X92Y115        FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    76.843    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         76.843    
                         arrival time                         -45.631    
  -------------------------------------------------------------------
                         slack                                 31.212    

Slack (MET) :             31.214ns  (required time - arrival time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.658ns  (logic 0.473ns (28.536%)  route 1.185ns (71.464%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 71.381 - 66.666 ) 
    Source Clock Delay      (SCD):    10.638ns = ( 43.971 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.758ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.548ns (routing 1.684ns, distribution 0.864ns)
  Clock Net Delay (Destination): 2.232ns (routing 1.533ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.962    41.395    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.423 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.548    43.971    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X94Y136        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y136        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    44.050 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.180    44.230    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X92Y137        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.111    44.341 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.271    44.612    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X92Y137        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.125    44.737 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.161    44.898    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X91Y136        LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.158    45.056 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.573    45.629    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X92Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994    69.125    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    69.149 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.232    71.381    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              5.758    77.139    
                         clock uncertainty           -0.235    76.904    
    SLICE_X92Y115        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    76.843    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         76.843    
                         arrival time                         -45.629    
  -------------------------------------------------------------------
                         slack                                 31.214    

Slack (MET) :             31.214ns  (required time - arrival time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.658ns  (logic 0.473ns (28.536%)  route 1.185ns (71.464%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 71.381 - 66.666 ) 
    Source Clock Delay      (SCD):    10.638ns = ( 43.971 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.758ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.548ns (routing 1.684ns, distribution 0.864ns)
  Clock Net Delay (Destination): 2.232ns (routing 1.533ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.962    41.395    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.423 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.548    43.971    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X94Y136        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y136        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    44.050 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.180    44.230    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X92Y137        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.111    44.341 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.271    44.612    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X92Y137        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.125    44.737 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.161    44.898    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X91Y136        LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.158    45.056 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.573    45.629    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X92Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994    69.125    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    69.149 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.232    71.381    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              5.758    77.139    
                         clock uncertainty           -0.235    76.904    
    SLICE_X92Y115        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061    76.843    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         76.843    
                         arrival time                         -45.629    
  -------------------------------------------------------------------
                         slack                                 31.214    

Slack (MET) :             31.292ns  (required time - arrival time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.579ns  (logic 0.473ns (29.947%)  route 1.106ns (70.053%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 71.381 - 66.666 ) 
    Source Clock Delay      (SCD):    10.638ns = ( 43.971 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.758ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.548ns (routing 1.684ns, distribution 0.864ns)
  Clock Net Delay (Destination): 2.232ns (routing 1.533ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.962    41.395    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.423 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.548    43.971    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X94Y136        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y136        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    44.050 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.180    44.230    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X92Y137        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.111    44.341 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.271    44.612    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X92Y137        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.125    44.737 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.161    44.898    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X91Y136        LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.158    45.056 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.495    45.550    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X92Y117        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994    69.125    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    69.149 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.232    71.381    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y117        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              5.758    77.139    
                         clock uncertainty           -0.235    76.904    
    SLICE_X92Y117        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    76.843    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         76.843    
                         arrival time                         -45.550    
  -------------------------------------------------------------------
                         slack                                 31.292    

Slack (MET) :             31.363ns  (required time - arrival time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.510ns  (logic 0.473ns (31.326%)  route 1.037ns (68.674%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 71.382 - 66.666 ) 
    Source Clock Delay      (SCD):    10.638ns = ( 43.971 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.758ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.548ns (routing 1.684ns, distribution 0.864ns)
  Clock Net Delay (Destination): 2.233ns (routing 1.533ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.962    41.395    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.423 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.548    43.971    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X94Y136        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y136        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    44.050 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.180    44.230    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X92Y137        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.111    44.341 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.271    44.612    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X92Y137        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.125    44.737 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.161    44.898    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X91Y136        LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.158    45.056 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.425    45.481    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X90Y118        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994    69.125    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    69.149 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.233    71.382    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X90Y118        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              5.758    77.140    
                         clock uncertainty           -0.235    76.905    
    SLICE_X90Y118        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    76.844    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         76.844    
                         arrival time                         -45.481    
  -------------------------------------------------------------------
                         slack                                 31.363    

Slack (MET) :             31.487ns  (required time - arrival time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.463ns  (logic 0.482ns (32.944%)  route 0.981ns (67.056%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 71.421 - 66.666 ) 
    Source Clock Delay      (SCD):    10.640ns = ( 43.973 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.797ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.550ns (routing 1.684ns, distribution 0.866ns)
  Clock Net Delay (Destination): 2.272ns (routing 1.533ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.962    41.395    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.423 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.550    43.973    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y137        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    44.050 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.174    44.224    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X92Y137        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097    44.321 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.235    44.556    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X92Y137        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150    44.706 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.161    44.867    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X91Y136        LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.158    45.025 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.411    45.436    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X94Y126        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994    69.125    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    69.149 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.272    71.421    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X94Y126        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              5.797    77.218    
                         clock uncertainty           -0.235    76.983    
    SLICE_X94Y126        FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    76.923    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         76.923    
                         arrival time                         -45.436    
  -------------------------------------------------------------------
                         slack                                 31.487    

Slack (MET) :             31.543ns  (required time - arrival time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.408ns  (logic 0.482ns (34.231%)  route 0.926ns (65.769%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 71.422 - 66.666 ) 
    Source Clock Delay      (SCD):    10.640ns = ( 43.973 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.797ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.550ns (routing 1.684ns, distribution 0.866ns)
  Clock Net Delay (Destination): 2.273ns (routing 1.533ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.962    41.395    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.423 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.550    43.973    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y137        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    44.050 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.174    44.224    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X92Y137        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097    44.321 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.235    44.556    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X92Y137        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150    44.706 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.161    44.867    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X91Y136        LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.158    45.025 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.356    45.381    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X94Y128        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994    69.125    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    69.149 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.273    71.422    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X94Y128        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              5.797    77.219    
                         clock uncertainty           -0.235    76.984    
    SLICE_X94Y128        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    76.924    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         76.924    
                         arrival time                         -45.381    
  -------------------------------------------------------------------
                         slack                                 31.543    

Slack (MET) :             31.604ns  (required time - arrival time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.349ns  (logic 0.465ns (34.458%)  route 0.884ns (65.542%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 71.423 - 66.666 ) 
    Source Clock Delay      (SCD):    10.638ns = ( 43.971 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.797ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.548ns (routing 1.684ns, distribution 0.864ns)
  Clock Net Delay (Destination): 2.274ns (routing 1.533ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.962    41.395    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.423 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.548    43.971    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X94Y136        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y136        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    44.050 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.180    44.230    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X92Y137        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.111    44.341 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.271    44.612    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X92Y137        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.125    44.737 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.161    44.898    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X91Y136        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150    45.048 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.273    45.320    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X90Y132        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994    69.125    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    69.149 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.274    71.423    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X90Y132        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              5.797    77.220    
                         clock uncertainty           -0.235    76.985    
    SLICE_X90Y132        FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    76.924    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         76.924    
                         arrival time                         -45.320    
  -------------------------------------------------------------------
                         slack                                 31.604    

Slack (MET) :             31.606ns  (required time - arrival time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.347ns  (logic 0.465ns (34.509%)  route 0.882ns (65.491%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 71.423 - 66.666 ) 
    Source Clock Delay      (SCD):    10.638ns = ( 43.971 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.797ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.548ns (routing 1.684ns, distribution 0.864ns)
  Clock Net Delay (Destination): 2.274ns (routing 1.533ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.962    41.395    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.423 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.548    43.971    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X94Y136        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y136        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    44.050 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.180    44.230    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X92Y137        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.111    44.341 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.271    44.612    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X92Y137        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.125    44.737 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.161    44.898    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X91Y136        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150    45.048 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.271    45.318    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X90Y132        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994    69.125    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    69.149 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.274    71.423    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X90Y132        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              5.797    77.220    
                         clock uncertainty           -0.235    76.985    
    SLICE_X90Y132        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    76.924    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         76.924    
                         arrival time                         -45.318    
  -------------------------------------------------------------------
                         slack                                 31.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.060ns (42.436%)  route 0.081ns (57.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.720ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    5.303ns
  Clock Net Delay (Source):      1.382ns (routing 0.910ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.558ns (routing 1.015ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.547     2.012    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.029 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.382     3.411    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X91Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y137        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     3.451 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.075     3.526    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X91Y137        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.020     3.546 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.006     3.552    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X91Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043     7.143    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.162 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.558     8.720    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X91Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -5.303     3.417    
    SLICE_X91Y137        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     3.464    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.464    
                         arrival time                           3.552    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.236ns  (logic 0.061ns (25.837%)  route 0.175ns (74.163%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.727ns = ( 42.060 - 33.333 ) 
    Source Clock Delay      (SCD):    3.418ns = ( 36.751 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.304ns
  Clock Net Delay (Source):      1.389ns (routing 0.910ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.565ns (routing 1.015ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.547    35.345    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.362 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.389    36.751    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X94Y136        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y136        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    36.790 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.113    36.903    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X94Y136        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022    36.925 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=1, routed)           0.062    36.987    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X94Y136        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043    40.476    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.495 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.565    42.060    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X94Y136        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -5.304    36.757    
    SLICE_X94Y136        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.046    36.803    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -36.803    
                         arrival time                          36.987    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.319ns  (logic 0.079ns (24.780%)  route 0.240ns (75.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.729ns = ( 42.062 - 33.333 ) 
    Source Clock Delay      (SCD):    3.414ns = ( 36.747 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.262ns
  Clock Net Delay (Source):      1.385ns (routing 0.910ns, distribution 0.475ns)
  Clock Net Delay (Destination): 1.567ns (routing 1.015ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.547    35.345    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.362 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.385    36.747    Main_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y134        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y134        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    36.785 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.063    36.848    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X93Y136        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.041    36.889 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.177    37.066    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X92Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043    40.476    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.495 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.567    42.062    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -5.262    36.800    
    SLICE_X92Y137        FDRE (Hold_AFF2_SLICEM_C_CE)
                                                     -0.007    36.793    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -36.793    
                         arrival time                          37.066    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.319ns  (logic 0.079ns (24.780%)  route 0.240ns (75.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.729ns = ( 42.062 - 33.333 ) 
    Source Clock Delay      (SCD):    3.414ns = ( 36.747 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.262ns
  Clock Net Delay (Source):      1.385ns (routing 0.910ns, distribution 0.475ns)
  Clock Net Delay (Destination): 1.567ns (routing 1.015ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.547    35.345    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.362 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.385    36.747    Main_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y134        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y134        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    36.785 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.063    36.848    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X93Y136        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.041    36.889 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.177    37.066    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X92Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043    40.476    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.495 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.567    42.062    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -5.262    36.800    
    SLICE_X92Y137        FDRE (Hold_AFF_SLICEM_C_CE)
                                                     -0.008    36.792    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -36.792    
                         arrival time                          37.066    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.319ns  (logic 0.079ns (24.780%)  route 0.240ns (75.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.729ns = ( 42.062 - 33.333 ) 
    Source Clock Delay      (SCD):    3.414ns = ( 36.747 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.262ns
  Clock Net Delay (Source):      1.385ns (routing 0.910ns, distribution 0.475ns)
  Clock Net Delay (Destination): 1.567ns (routing 1.015ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.547    35.345    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.362 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.385    36.747    Main_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y134        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y134        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    36.785 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.063    36.848    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X93Y136        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.041    36.889 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.177    37.066    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X92Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043    40.476    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.495 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.567    42.062    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -5.262    36.800    
    SLICE_X92Y137        FDRE (Hold_BFF_SLICEM_C_CE)
                                                     -0.008    36.792    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -36.792    
                         arrival time                          37.066    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.296ns  (logic 0.079ns (26.692%)  route 0.217ns (73.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.726ns = ( 42.059 - 33.333 ) 
    Source Clock Delay      (SCD):    3.414ns = ( 36.747 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.291ns
  Clock Net Delay (Source):      1.385ns (routing 0.910ns, distribution 0.475ns)
  Clock Net Delay (Destination): 1.564ns (routing 1.015ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.547    35.345    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.362 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.385    36.747    Main_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y134        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y134        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    36.785 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.063    36.848    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X93Y136        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.041    36.889 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.154    37.043    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X93Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043    40.476    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.495 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.564    42.059    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X93Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -5.291    36.768    
    SLICE_X93Y137        FDRE (Hold_EFF2_SLICEM_C_CE)
                                                     -0.007    36.761    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -36.761    
                         arrival time                          37.043    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.296ns  (logic 0.079ns (26.692%)  route 0.217ns (73.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.726ns = ( 42.059 - 33.333 ) 
    Source Clock Delay      (SCD):    3.414ns = ( 36.747 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.291ns
  Clock Net Delay (Source):      1.385ns (routing 0.910ns, distribution 0.475ns)
  Clock Net Delay (Destination): 1.564ns (routing 1.015ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.547    35.345    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.362 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.385    36.747    Main_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y134        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y134        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    36.785 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.063    36.848    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X93Y136        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.041    36.889 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.154    37.043    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X93Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043    40.476    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.495 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.564    42.059    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X93Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -5.291    36.768    
    SLICE_X93Y137        FDRE (Hold_FFF2_SLICEM_C_CE)
                                                     -0.007    36.761    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -36.761    
                         arrival time                          37.043    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.296ns  (logic 0.079ns (26.692%)  route 0.217ns (73.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.726ns = ( 42.059 - 33.333 ) 
    Source Clock Delay      (SCD):    3.414ns = ( 36.747 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.291ns
  Clock Net Delay (Source):      1.385ns (routing 0.910ns, distribution 0.475ns)
  Clock Net Delay (Destination): 1.564ns (routing 1.015ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.547    35.345    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.362 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.385    36.747    Main_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y134        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y134        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    36.785 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.063    36.848    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X93Y136        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.041    36.889 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.154    37.043    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X93Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043    40.476    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.495 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.564    42.059    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X93Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -5.291    36.768    
    SLICE_X93Y137        FDRE (Hold_EFF_SLICEM_C_CE)
                                                     -0.008    36.760    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -36.760    
                         arrival time                          37.043    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.296ns  (logic 0.079ns (26.692%)  route 0.217ns (73.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.726ns = ( 42.059 - 33.333 ) 
    Source Clock Delay      (SCD):    3.414ns = ( 36.747 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.291ns
  Clock Net Delay (Source):      1.385ns (routing 0.910ns, distribution 0.475ns)
  Clock Net Delay (Destination): 1.564ns (routing 1.015ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.547    35.345    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.362 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.385    36.747    Main_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y134        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y134        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    36.785 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.063    36.848    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X93Y136        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.041    36.889 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.154    37.043    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X93Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043    40.476    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.495 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.564    42.059    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X93Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -5.291    36.768    
    SLICE_X93Y137        FDRE (Hold_FFF_SLICEM_C_CE)
                                                     -0.008    36.760    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -36.760    
                         arrival time                          37.043    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.296ns  (logic 0.079ns (26.692%)  route 0.217ns (73.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.726ns = ( 42.059 - 33.333 ) 
    Source Clock Delay      (SCD):    3.414ns = ( 36.747 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.291ns
  Clock Net Delay (Source):      1.385ns (routing 0.910ns, distribution 0.475ns)
  Clock Net Delay (Destination): 1.564ns (routing 1.015ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.547    35.345    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.362 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.385    36.747    Main_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y134        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y134        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    36.785 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.063    36.848    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X93Y136        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.041    36.889 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.154    37.043    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X93Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043    40.476    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.495 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.564    42.059    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X93Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -5.291    36.768    
    SLICE_X93Y137        FDRE (Hold_GFF_SLICEM_C_CE)
                                                     -0.008    36.760    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -36.760    
                         arrival time                          37.043    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.666
Sources:            { Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         66.666      65.376     BUFGCE_X0Y75   Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X93Y135  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X93Y135  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X93Y135  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X93Y135  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X93Y134  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X93Y135  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X93Y135  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X93Y135  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C    n/a            0.550         66.666      66.116     SLICE_X92Y137  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X93Y135  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X93Y135  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X93Y135  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X93Y135  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X93Y135  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X93Y135  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X93Y135  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X93Y135  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X93Y134  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X93Y134  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X93Y135  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X93Y135  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X93Y135  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X93Y135  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X93Y135  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X93Y135  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X93Y135  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X93Y135  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X93Y134  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X93Y134  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  default_sysclk1_300_clk_p
  To Clock:  default_sysclk1_300_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         default_sysclk1_300_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { default_sysclk1_300_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCM_X0Y2  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       3.333       96.667     MMCM_X0Y2  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y2  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y2  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y2  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y2  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Main_BD_clk_wiz_1_0
  To Clock:  clk_out1_Main_BD_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        5.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Main_BD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_Main_BD_clk_wiz_1_0 rise@9.999ns - clk_out1_Main_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 0.437ns (9.726%)  route 4.056ns (90.274%))
  Logic Levels:           3  (CARRY8=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 13.618 - 9.999 ) 
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.173ns (routing 1.229ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.914ns (routing 1.121ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.173     3.335    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X86Y120        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.413 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/Q
                         net (fo=2, routed)           0.492     3.905    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X85Y121        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.053 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.011     4.064    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_27
    SLICE_X85Y121        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.219 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.245    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X85Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.301 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[0]
                         net (fo=34, routed)          3.527     7.828    Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X6Y28         RAMB36E2                                     r  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.681    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.705 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.914    13.618    Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y28         RAMB36E2                                     r  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.394    13.224    
                         clock uncertainty           -0.062    13.162    
    RAMB36_X6Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.294    12.868    Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.868    
                         arrival time                          -7.828    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Main_BD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_Main_BD_clk_wiz_1_0 rise@9.999ns - clk_out1_Main_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 0.437ns (9.893%)  route 3.980ns (90.107%))
  Logic Levels:           3  (CARRY8=2 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.624ns = ( 13.623 - 9.999 ) 
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.173ns (routing 1.229ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.919ns (routing 1.121ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.173     3.335    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X86Y120        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.413 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/Q
                         net (fo=2, routed)           0.492     3.905    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X85Y121        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.053 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.011     4.064    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_27
    SLICE_X85Y121        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.219 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.245    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X85Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.301 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[0]
                         net (fo=34, routed)          3.451     7.752    Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X6Y27         RAMB36E2                                     r  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.681    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.705 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.919    13.623    Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y27         RAMB36E2                                     r  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.394    13.229    
                         clock uncertainty           -0.062    13.167    
    RAMB36_X6Y27         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.294    12.873    Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                          -7.752    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Main_BD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_Main_BD_clk_wiz_1_0 rise@9.999ns - clk_out1_Main_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 0.437ns (10.222%)  route 3.838ns (89.778%))
  Logic Levels:           3  (CARRY8=2 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.628ns = ( 13.627 - 9.999 ) 
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.173ns (routing 1.229ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.923ns (routing 1.121ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.173     3.335    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X86Y120        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.413 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/Q
                         net (fo=2, routed)           0.492     3.905    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X85Y121        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.053 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.011     4.064    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_27
    SLICE_X85Y121        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.219 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.245    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X85Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.301 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[0]
                         net (fo=34, routed)          3.309     7.610    Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X6Y26         RAMB36E2                                     r  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.681    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.705 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.923    13.627    Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y26         RAMB36E2                                     r  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.394    13.233    
                         clock uncertainty           -0.062    13.171    
    RAMB36_X6Y26         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.294    12.877    Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.877    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.299ns  (required time - arrival time)
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Main_BD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_Main_BD_clk_wiz_1_0 rise@9.999ns - clk_out1_Main_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.437ns (10.294%)  route 3.808ns (89.706%))
  Logic Levels:           3  (CARRY8=2 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 13.629 - 9.999 ) 
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.173ns (routing 1.229ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.925ns (routing 1.121ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.173     3.335    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X86Y120        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.413 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/Q
                         net (fo=2, routed)           0.492     3.905    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X85Y121        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.053 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.011     4.064    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_27
    SLICE_X85Y121        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.219 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.245    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X85Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.301 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[0]
                         net (fo=34, routed)          3.279     7.580    Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X6Y25         RAMB36E2                                     r  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.681    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.705 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.925    13.629    Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y25         RAMB36E2                                     r  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.394    13.235    
                         clock uncertainty           -0.062    13.173    
    RAMB36_X6Y25         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.294    12.879    Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.879    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                  5.299    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Main_BD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_Main_BD_clk_wiz_1_0 rise@9.999ns - clk_out1_Main_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 0.437ns (10.650%)  route 3.666ns (89.350%))
  Logic Levels:           3  (CARRY8=2 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.581ns = ( 13.580 - 9.999 ) 
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.173ns (routing 1.229ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.876ns (routing 1.121ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.173     3.335    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X86Y120        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.413 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/Q
                         net (fo=2, routed)           0.492     3.905    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X85Y121        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.053 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.011     4.064    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_27
    SLICE_X85Y121        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.219 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.245    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X85Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.301 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[0]
                         net (fo=34, routed)          3.137     7.438    Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X6Y23         RAMB36E2                                     r  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.681    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.705 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.876    13.580    Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y23         RAMB36E2                                     r  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.435    13.145    
                         clock uncertainty           -0.062    13.083    
    RAMB36_X6Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.294    12.789    Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.789    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.456ns  (required time - arrival time)
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Main_BD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_Main_BD_clk_wiz_1_0 rise@9.999ns - clk_out1_Main_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 0.437ns (10.932%)  route 3.560ns (89.068%))
  Logic Levels:           3  (CARRY8=2 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.580ns = ( 13.579 - 9.999 ) 
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.173ns (routing 1.229ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.875ns (routing 1.121ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.173     3.335    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X86Y120        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.413 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/Q
                         net (fo=2, routed)           0.492     3.905    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X85Y121        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.053 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.011     4.064    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_27
    SLICE_X85Y121        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.219 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.245    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X85Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.301 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[0]
                         net (fo=34, routed)          3.031     7.332    Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X6Y22         RAMB36E2                                     r  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.681    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.705 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.875    13.579    Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y22         RAMB36E2                                     r  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.435    13.144    
                         clock uncertainty           -0.062    13.082    
    RAMB36_X6Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.294    12.788    Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.788    
                         arrival time                          -7.332    
  -------------------------------------------------------------------
                         slack                                  5.456    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Main_BD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_Main_BD_clk_wiz_1_0 rise@9.999ns - clk_out1_Main_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.437ns (11.170%)  route 3.475ns (88.830%))
  Logic Levels:           3  (CARRY8=2 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.577ns = ( 13.576 - 9.999 ) 
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.173ns (routing 1.229ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.872ns (routing 1.121ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.173     3.335    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X86Y120        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.413 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/Q
                         net (fo=2, routed)           0.492     3.905    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X85Y121        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.053 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.011     4.064    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_27
    SLICE_X85Y121        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.219 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.245    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X85Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.301 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[0]
                         net (fo=34, routed)          2.946     7.247    Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X6Y21         RAMB36E2                                     r  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.681    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.705 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.872    13.576    Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y21         RAMB36E2                                     r  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.435    13.141    
                         clock uncertainty           -0.062    13.079    
    RAMB36_X6Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.294    12.785    Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.785    
                         arrival time                          -7.247    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Main_BD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_Main_BD_clk_wiz_1_0 rise@9.999ns - clk_out1_Main_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.437ns (11.490%)  route 3.366ns (88.510%))
  Logic Levels:           3  (CARRY8=2 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 13.572 - 9.999 ) 
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.173ns (routing 1.229ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.868ns (routing 1.121ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.173     3.335    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X86Y120        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.413 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/Q
                         net (fo=2, routed)           0.492     3.905    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X85Y121        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.053 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.011     4.064    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_27
    SLICE_X85Y121        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.219 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.245    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X85Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.301 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[0]
                         net (fo=34, routed)          2.837     7.138    Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X6Y20         RAMB36E2                                     r  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.681    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.705 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.868    13.572    Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y20         RAMB36E2                                     r  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.435    13.137    
                         clock uncertainty           -0.062    13.075    
    RAMB36_X6Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.294    12.781    Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                          -7.138    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Main_BD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_Main_BD_clk_wiz_1_0 rise@9.999ns - clk_out1_Main_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 0.417ns (10.509%)  route 3.551ns (89.491%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.733ns = ( 13.732 - 9.999 ) 
    Source Clock Delay      (SCD):    3.288ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.126ns (routing 1.229ns, distribution 0.897ns)
  Clock Net Delay (Destination): 2.028ns (routing 1.121ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.126     3.288    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y117        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y117        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.367 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/Q
                         net (fo=64, routed)          0.397     3.764    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I3
    SLICE_X85Y120        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     3.853 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     3.862    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_9
    SLICE_X85Y120        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[6])
                                                      0.175     4.037 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/O[6]
                         net (fo=35, routed)          1.222     5.259    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[28]
    SLICE_X92Y121        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.074     5.333 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[28]_INST_0/O
                         net (fo=33, routed)          1.923     7.256    Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X9Y23         RAMB36E2                                     r  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.681    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.705 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.028    13.732    Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X9Y23         RAMB36E2                                     r  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.398    13.334    
                         clock uncertainty           -0.062    13.272    
    RAMB36_X9Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.347    12.925    Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.925    
                         arrival time                          -7.256    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Main_BD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_Main_BD_clk_wiz_1_0 rise@9.999ns - clk_out1_Main_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.417ns (10.791%)  route 3.447ns (89.209%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.782ns = ( 13.781 - 9.999 ) 
    Source Clock Delay      (SCD):    3.288ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.126ns (routing 1.229ns, distribution 0.897ns)
  Clock Net Delay (Destination): 2.077ns (routing 1.121ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.126     3.288    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y117        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y117        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.367 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/Q
                         net (fo=64, routed)          0.397     3.764    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I3
    SLICE_X85Y120        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     3.853 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     3.862    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_9
    SLICE_X85Y120        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[6])
                                                      0.175     4.037 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/O[6]
                         net (fo=35, routed)          1.222     5.259    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[28]
    SLICE_X92Y121        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.074     5.333 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[28]_INST_0/O
                         net (fo=33, routed)          1.820     7.153    Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X9Y24         RAMB36E2                                     r  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.681    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.705 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.077    13.781    Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X9Y24         RAMB36E2                                     r  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.435    13.346    
                         clock uncertainty           -0.062    13.284    
    RAMB36_X9Y24         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.347    12.937    Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.937    
                         arrival time                          -7.153    
  -------------------------------------------------------------------
                         slack                                  5.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 Main_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Main_BD_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_Main_BD_clk_wiz_1_0 rise@0.000ns - clk_out1_Main_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.059ns (47.200%)  route 0.066ns (52.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.330ns
    Source Clock Delay      (SCD):    3.627ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Net Delay (Source):      1.921ns (routing 1.121ns, distribution 0.800ns)
  Clock Net Delay (Destination): 2.168ns (routing 1.229ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.921     3.627    Main_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X85Y135        FDRE                                         r  Main_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y135        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     3.686 r  Main_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.066     3.752    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[6]
    SLICE_X85Y134        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.168     3.330    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X85Y134        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[25]/C
                         clock pessimism              0.342     3.672    
    SLICE_X85Y134        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     3.734    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.734    
                         arrival time                           3.752    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_enable_alu_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Main_BD_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_Main_BD_clk_wiz_1_0 rise@0.000ns - clk_out1_Main_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.107ns (44.215%)  route 0.135ns (55.785%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.313ns
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Net Delay (Source):      1.879ns (routing 1.121ns, distribution 0.758ns)
  Clock Net Delay (Destination): 2.150ns (routing 1.229ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.879     3.584    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X85Y117        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_enable_alu_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y117        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     3.643 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_enable_alu_i_reg/Q
                         net (fo=32, routed)          0.116     3.759    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[23].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I5
    SLICE_X85Y121        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.022     3.781 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[23].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     3.790    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_9
    SLICE_X85Y121        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.026     3.816 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[3]
                         net (fo=35, routed)          0.010     3.826    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[23]_0
    SLICE_X85Y121        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.150     3.313    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X85Y121        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[23]/C
                         clock pessimism              0.435     3.748    
    SLICE_X85Y121        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.808    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.808    
                         arrival time                           3.826    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mfsmsr_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_msr_instr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Main_BD_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_Main_BD_clk_wiz_1_0 rise@0.000ns - clk_out1_Main_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.058ns (42.963%)  route 0.077ns (57.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    -0.348ns
  Clock Net Delay (Source):      1.879ns (routing 1.121ns, distribution 0.758ns)
  Clock Net Delay (Destination): 2.127ns (routing 1.229ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.879     3.585    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X86Y118        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mfsmsr_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     3.643 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mfsmsr_i_reg/Q
                         net (fo=1, routed)           0.077     3.720    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mfsmsr_i
    SLICE_X86Y117        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_msr_instr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.127     3.289    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X86Y117        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_msr_instr_reg/C
                         clock pessimism              0.348     3.638    
    SLICE_X86Y117        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.700    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_msr_instr_reg
  -------------------------------------------------------------------
                         required time                         -3.700    
                         arrival time                           3.720    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 Main_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Main_BD_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_Main_BD_clk_wiz_1_0 rise@0.000ns - clk_out1_Main_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.060ns (36.404%)  route 0.105ns (63.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.335ns
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Net Delay (Source):      1.915ns (routing 1.121ns, distribution 0.794ns)
  Clock Net Delay (Destination): 2.173ns (routing 1.229ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.915     3.620    Main_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X84Y139        FDRE                                         r  Main_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y139        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     3.680 r  Main_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.105     3.785    Main_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X86Y138        SRL16E                                       r  Main_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.173     3.335    Main_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X86Y138        SRL16E                                       r  Main_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.396     3.732    
    SLICE_X86Y138        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     3.764    Main_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -3.764    
                         arrival time                           3.785    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 Main_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Main_BD_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_Main_BD_clk_wiz_1_0 rise@0.000ns - clk_out1_Main_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.059ns (45.385%)  route 0.071ns (54.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.330ns
    Source Clock Delay      (SCD):    3.627ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Net Delay (Source):      1.921ns (routing 1.121ns, distribution 0.800ns)
  Clock Net Delay (Destination): 2.168ns (routing 1.229ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.921     3.627    Main_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X85Y135        FDRE                                         r  Main_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y135        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.686 r  Main_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.071     3.757    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[0]
    SLICE_X85Y134        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.168     3.330    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X85Y134        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[31]/C
                         clock pessimism              0.342     3.672    
    SLICE_X85Y134        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     3.734    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.734    
                         arrival time                           3.757    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_enable_alu_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Main_BD_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_Main_BD_clk_wiz_1_0 rise@0.000ns - clk_out1_Main_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.107ns (39.393%)  route 0.165ns (60.607%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.335ns
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Net Delay (Source):      1.879ns (routing 1.121ns, distribution 0.758ns)
  Clock Net Delay (Destination): 2.173ns (routing 1.229ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.879     3.584    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X85Y117        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_enable_alu_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y117        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     3.643 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_enable_alu_i_reg/Q
                         net (fo=32, routed)          0.146     3.789    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[15].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I5
    SLICE_X85Y122        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.022     3.811 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[15].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     3.820    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_9
    SLICE_X85Y122        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.026     3.846 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[3]
                         net (fo=35, routed)          0.010     3.856    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[15]_0
    SLICE_X85Y122        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.173     3.335    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X85Y122        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[15]/C
                         clock pessimism              0.435     3.771    
    SLICE_X85Y122        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.831    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.831    
                         arrival time                           3.856    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_enable_alu_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Main_BD_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_Main_BD_clk_wiz_1_0 rise@0.000ns - clk_out1_Main_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.107ns (40.270%)  route 0.159ns (59.730%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.329ns
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Net Delay (Source):      1.879ns (routing 1.121ns, distribution 0.758ns)
  Clock Net Delay (Destination): 2.167ns (routing 1.229ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.879     3.584    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X85Y117        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_enable_alu_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y117        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     3.643 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_enable_alu_i_reg/Q
                         net (fo=32, routed)          0.140     3.783    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I5
    SLICE_X85Y120        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.022     3.805 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     3.814    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_24
    SLICE_X85Y120        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.026     3.840 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/O[6]
                         net (fo=35, routed)          0.010     3.850    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]_0
    SLICE_X85Y120        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.167     3.329    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X85Y120        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]/C
                         clock pessimism              0.435     3.764    
    SLICE_X85Y120        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.824    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.824    
                         arrival time                           3.850    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Main_BD_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_Main_BD_clk_wiz_1_0 rise@0.000ns - clk_out1_Main_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.122ns (43.637%)  route 0.158ns (56.364%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Net Delay (Source):      1.879ns (routing 1.121ns, distribution 0.758ns)
  Clock Net Delay (Destination): 2.178ns (routing 1.229ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.879     3.584    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X85Y118        FDSE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.645 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/Q
                         net (fo=66, routed)          0.139     3.784    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[12].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I4
    SLICE_X85Y122        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     3.819 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[12].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     3.828    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_26
    SLICE_X85Y122        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.026     3.854 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[6]
                         net (fo=3, routed)           0.010     3.864    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[12]_0
    SLICE_X85Y122        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.178     3.340    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X85Y122        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[12]/C
                         clock pessimism              0.435     3.776    
    SLICE_X85Y122        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.836    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.836    
                         arrival time                           3.864    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_gpr_write_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Main_BD_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_Main_BD_clk_wiz_1_0 rise@0.000ns - clk_out1_Main_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.059ns (42.822%)  route 0.079ns (57.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.282ns
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    -0.348ns
  Clock Net Delay (Source):      1.879ns (routing 1.121ns, distribution 0.758ns)
  Clock Net Delay (Destination): 2.120ns (routing 1.229ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.879     3.584    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X85Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y115        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     3.643 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[3]/Q
                         net (fo=10, routed)          0.079     3.722    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/I0
    SLICE_X85Y113        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_gpr_write_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.120     3.282    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X85Y113        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_gpr_write_addr_reg[3]/C
                         clock pessimism              0.348     3.631    
    SLICE_X85Y113        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     3.693    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_gpr_write_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.693    
                         arrival time                           3.722    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_read_imm_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_Main_BD_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_Main_BD_clk_wiz_1_0 rise@0.000ns - clk_out1_Main_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.058ns (43.805%)  route 0.074ns (56.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.338ns
    Source Clock Delay      (SCD):    3.631ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Net Delay (Source):      1.925ns (routing 1.121ns, distribution 0.804ns)
  Clock Net Delay (Destination): 2.176ns (routing 1.229ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.925     3.631    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X87Y130        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_read_imm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y130        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.689 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_read_imm_reg_reg/Q
                         net (fo=2, routed)           0.074     3.763    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_read_imm_reg
    SLICE_X87Y130        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.176     3.338    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X87Y130        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg_reg/C
                         clock pessimism              0.333     3.671    
    SLICE_X87Y130        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.733    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg_reg
  -------------------------------------------------------------------
                         required time                         -3.733    
                         arrival time                           3.763    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Main_BD_clk_wiz_1_0
Waveform(ns):       { 0.000 4.999 }
Period(ns):         9.999
Sources:            { Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X7Y21  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X7Y21  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X7Y20  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X7Y20  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X7Y25  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X7Y25  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X6Y25  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X6Y25  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X6Y26  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X6Y26  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X7Y21  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X7Y21  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y21  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y21  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X7Y20  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X7Y20  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X7Y20  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.458      RAMB36_X7Y20  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X7Y25  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X7Y25  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y21  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X7Y21  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X7Y21  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.458      RAMB36_X7Y21  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X7Y20  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X7Y20  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y20  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.458      RAMB36_X7Y20  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X7Y25  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y25  Main_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Main_BD_clk_wiz_1_0
  To Clock:  clk_out2_Main_BD_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.709ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_Main_BD_clk_wiz_1_0
Waveform(ns):       { 0.000 4.999 }
Period(ns):         9.999
Sources:            { Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I            n/a            1.290         9.999       8.709      BUFGCE_X0Y49  Main_BD_i/clk_wiz_1/inst/clkout2_buf/I
Min Period  n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         9.999       8.928      MMCM_X0Y2     Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  To Clock:  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           145 Endpoints
Min Delay           145 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.036ns  (logic 5.409ns (76.880%)  route 1.627ns (23.120%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        3.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.827ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.750ns (routing 0.939ns, distribution 0.811ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    21.767 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          1.166    22.932    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]_1
    SLICE_X92Y140        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053    22.985 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3/O
                         net (fo=1, routed)           0.175    23.160    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3_n_0
    SLICE_X92Y139        LUT4 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.166    23.326 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_2/O
                         net (fo=1, routed)           0.228    23.554    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_2
    SLICE_X92Y139        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090    23.644 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.058    23.702    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X92Y139        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.750     3.827    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X92Y139        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.676ns  (logic 5.168ns (77.414%)  route 1.508ns (22.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.838ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.761ns (routing 0.939ns, distribution 0.822ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    21.767 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          1.118    22.884    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X92Y139        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.068    22.952 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.390    23.342    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X90Y139        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.761     3.838    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X90Y139        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.676ns  (logic 5.168ns (77.414%)  route 1.508ns (22.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.838ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.761ns (routing 0.939ns, distribution 0.822ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    21.767 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          1.118    22.884    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X92Y139        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.068    22.952 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.390    23.342    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X90Y139        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.761     3.838    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X90Y139        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.676ns  (logic 5.168ns (77.414%)  route 1.508ns (22.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.838ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.761ns (routing 0.939ns, distribution 0.822ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    21.767 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          1.118    22.884    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X92Y139        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.068    22.952 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.390    23.342    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X90Y139        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.761     3.838    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X90Y139        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.674ns  (logic 5.168ns (77.438%)  route 1.506ns (22.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.838ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.761ns (routing 0.939ns, distribution 0.822ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    21.767 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          1.118    22.884    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X92Y139        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.068    22.952 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.388    23.340    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X90Y139        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.761     3.838    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X90Y139        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.674ns  (logic 5.168ns (77.438%)  route 1.506ns (22.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.838ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.761ns (routing 0.939ns, distribution 0.822ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    21.767 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          1.118    22.884    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X92Y139        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.068    22.952 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.388    23.340    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X90Y139        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.761     3.838    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X90Y139        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.650ns  (logic 5.152ns (77.476%)  route 1.498ns (22.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.834ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.757ns (routing 0.939ns, distribution 0.818ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    21.767 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          1.118    22.884    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X92Y139        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052    22.936 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.380    23.316    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X91Y139        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.757     3.834    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X91Y139        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.650ns  (logic 5.152ns (77.476%)  route 1.498ns (22.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.834ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.757ns (routing 0.939ns, distribution 0.818ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    21.767 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          1.118    22.884    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X92Y139        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052    22.936 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.380    23.316    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X91Y139        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.757     3.834    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X91Y139        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.643ns  (logic 5.168ns (77.801%)  route 1.475ns (22.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.839ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.762ns (routing 0.939ns, distribution 0.823ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    21.767 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          1.118    22.884    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X92Y139        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.068    22.952 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.357    23.309    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X90Y139        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.762     3.839    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X90Y139        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.564ns  (logic 5.298ns (80.708%)  route 1.266ns (19.292%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        3.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.830ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.753ns (routing 0.939ns, distribution 0.814ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    21.767 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          0.932    22.699    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]
    SLICE_X91Y135        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148    22.847 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.157    23.004    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X91Y133        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050    23.054 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.177    23.231    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X91Y133        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.753     3.830    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X91Y133        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.794ns  (logic 0.465ns (58.555%)  route 0.329ns (41.445%))
  Logic Levels:           0  
  Clock Path Skew:        8.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.681ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.173ns (routing 0.610ns, distribution 0.563ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      0.465    17.132 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          0.329    17.461    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X89Y120        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.173     8.681    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X89Y120        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.465ns (58.083%)  route 0.336ns (41.917%))
  Logic Levels:           0  
  Clock Path Skew:        8.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.718ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.210ns (routing 0.610ns, distribution 0.600ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      0.465    17.132 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          0.336    17.467    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X92Y130        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.210     8.718    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X92Y130        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.465ns (58.083%)  route 0.336ns (41.917%))
  Logic Levels:           0  
  Clock Path Skew:        8.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.718ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.210ns (routing 0.610ns, distribution 0.600ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      0.465    17.132 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          0.336    17.467    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X92Y130        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.210     8.718    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X92Y130        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[30]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.465ns (58.083%)  route 0.336ns (41.917%))
  Logic Levels:           0  
  Clock Path Skew:        8.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.718ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.210ns (routing 0.610ns, distribution 0.600ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      0.465    17.132 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          0.336    17.467    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X92Y130        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.210     8.718    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X92Y130        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.465ns (58.083%)  route 0.336ns (41.917%))
  Logic Levels:           0  
  Clock Path Skew:        8.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.718ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.210ns (routing 0.610ns, distribution 0.600ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      0.465    17.132 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          0.336    17.467    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X92Y130        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.210     8.718    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X92Y130        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.465ns (58.083%)  route 0.336ns (41.917%))
  Logic Levels:           0  
  Clock Path Skew:        8.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.718ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.210ns (routing 0.610ns, distribution 0.600ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      0.465    17.132 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          0.336    17.467    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X92Y130        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.210     8.718    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X92Y130        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.877ns  (logic 0.486ns (55.430%)  route 0.391ns (44.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        8.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.726ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.218ns (routing 0.610ns, distribution 0.608ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      0.465    17.132 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          0.385    17.516    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]_1
    SLICE_X90Y138        LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.021    17.537 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[3]_i_1/O
                         net (fo=1, routed)           0.006    17.543    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[3]
    SLICE_X90Y138        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.218     8.726    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X90Y138        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.880ns  (logic 0.488ns (55.468%)  route 0.392ns (44.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.726ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.218ns (routing 0.610ns, distribution 0.608ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      0.465    17.132 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          0.384    17.515    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]_1
    SLICE_X90Y138        LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.023    17.538 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[1]_i_1/O
                         net (fo=1, routed)           0.008    17.546    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[1]
    SLICE_X90Y138        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.218     8.726    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X90Y138        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.480ns (54.462%)  route 0.401ns (45.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.715ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.207ns (routing 0.610ns, distribution 0.597ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      0.465    17.132 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          0.380    17.512    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X92Y139        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.015    17.527 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.021    17.548    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X92Y139        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.207     8.715    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X92Y139        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.884ns  (logic 0.465ns (52.576%)  route 0.419ns (47.424%))
  Logic Levels:           0  
  Clock Path Skew:        8.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.722ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.214ns (routing 0.610ns, distribution 0.604ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      0.465    17.132 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          0.419    17.551    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X92Y131        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.214     8.722    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X92Y131        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[17]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.340ns  (logic 0.905ns (38.679%)  route 1.435ns (61.320%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -6.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns
    Source Clock Delay      (SCD):    10.638ns = ( 43.971 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.548ns (routing 1.684ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.939ns, distribution 0.816ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.962    41.395    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.423 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.548    43.971    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X94Y136        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y136        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    44.050 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.180    44.230    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X92Y137        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.111    44.341 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.271    44.612    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X92Y137        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.125    44.737 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.212    44.949    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X91Y136        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.157    45.106 r  Main_BD_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.213    45.319    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X92Y133        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099    45.418 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.188    45.606    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X91Y133        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150    45.756 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.226    45.982    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X90Y139        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148    46.130 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.096    46.226    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X91Y139        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036    46.262 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.049    46.311    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X91Y139        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.755     3.832    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X91Y139        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.339ns  (logic 0.904ns (38.653%)  route 1.435ns (61.347%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -6.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns
    Source Clock Delay      (SCD):    10.638ns = ( 43.971 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.548ns (routing 1.684ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.939ns, distribution 0.816ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.962    41.395    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.423 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.548    43.971    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X94Y136        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y136        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    44.050 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.180    44.230    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X92Y137        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.111    44.341 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.271    44.612    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X92Y137        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.125    44.737 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.212    44.949    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X91Y136        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.157    45.106 r  Main_BD_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.213    45.319    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X92Y133        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099    45.418 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.188    45.606    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X91Y133        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150    45.756 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.226    45.982    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X90Y139        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148    46.130 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.095    46.225    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X91Y139        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035    46.260 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.050    46.310    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X91Y139        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.755     3.832    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X91Y139        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.219ns  (logic 0.774ns (34.882%)  route 1.445ns (65.117%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -6.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.827ns
    Source Clock Delay      (SCD):    10.638ns = ( 43.971 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.548ns (routing 1.684ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.939ns, distribution 0.811ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.962    41.395    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.423 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.548    43.971    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X94Y136        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y136        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    44.050 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.180    44.230    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X92Y137        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.111    44.341 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.271    44.612    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X92Y137        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.125    44.737 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.212    44.949    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X91Y136        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.157    45.106 f  Main_BD_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.213    45.319    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X92Y133        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099    45.418 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.188    45.606    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X91Y133        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150    45.756 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.323    46.079    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X92Y139        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053    46.132 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.058    46.190    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X92Y139        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.750     3.827    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X92Y139        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRL16E clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.213ns  (logic 0.451ns (20.379%)  route 1.762ns (79.621%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -6.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.859ns
    Source Clock Delay      (SCD):    10.638ns = ( 43.971 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.548ns (routing 1.684ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.939ns, distribution 0.843ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.962    41.395    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.423 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.548    43.971    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X94Y136        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y136        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    44.050 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.181    44.231    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X92Y137        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110    44.341 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.235    44.576    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X92Y137        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163    44.739 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.178    44.917    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X91Y137        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.099    45.016 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.168    46.184    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0
    SLICE_X90Y121        SRL16E                                       r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.782     3.859    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X90Y121        SRL16E                                       r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.213ns  (logic 0.451ns (20.379%)  route 1.762ns (79.621%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -6.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.859ns
    Source Clock Delay      (SCD):    10.638ns = ( 43.971 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.548ns (routing 1.684ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.939ns, distribution 0.843ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.962    41.395    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.423 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.548    43.971    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X94Y136        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y136        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    44.050 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.181    44.231    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X92Y137        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110    44.341 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.235    44.576    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X92Y137        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163    44.739 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.178    44.917    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X91Y137        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.099    45.016 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.168    46.184    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/which_pc__0
    SLICE_X90Y121        SRLC16E                                      r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.782     3.859    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X90Y121        SRLC16E                                      r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.079ns  (logic 0.451ns (21.691%)  route 1.628ns (78.309%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -6.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.859ns
    Source Clock Delay      (SCD):    10.638ns = ( 43.971 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.548ns (routing 1.684ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.939ns, distribution 0.843ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.962    41.395    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.423 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.548    43.971    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X94Y136        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y136        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    44.050 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.181    44.231    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X92Y137        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110    44.341 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.235    44.576    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X92Y137        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163    44.739 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.178    44.917    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X91Y137        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.099    45.016 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.034    46.050    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/which_pc__0
    SLICE_X90Y122        SRLC16E                                      r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.782     3.859    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Dbg_Clk
    SLICE_X90Y122        SRLC16E                                      r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.022ns  (logic 0.451ns (22.304%)  route 1.571ns (77.696%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -6.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.859ns
    Source Clock Delay      (SCD):    10.638ns = ( 43.971 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.548ns (routing 1.684ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.939ns, distribution 0.843ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.962    41.395    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.423 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.548    43.971    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X94Y136        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y136        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    44.050 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.181    44.231    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X92Y137        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110    44.341 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.235    44.576    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X92Y137        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163    44.739 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.178    44.917    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X91Y137        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.099    45.016 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           0.977    45.993    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/which_pc__0
    SLICE_X90Y124        SRLC16E                                      r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.782     3.859    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Dbg_Clk
    SLICE_X90Y124        SRLC16E                                      r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.893ns  (logic 0.451ns (23.827%)  route 1.442ns (76.173%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -6.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.859ns
    Source Clock Delay      (SCD):    10.638ns = ( 43.971 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.548ns (routing 1.684ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.939ns, distribution 0.843ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.962    41.395    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.423 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.548    43.971    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X94Y136        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y136        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    44.050 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.181    44.231    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X92Y137        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110    44.341 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.235    44.576    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X92Y137        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163    44.739 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.178    44.917    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X91Y137        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.099    45.016 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           0.848    45.864    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/which_pc__0
    SLICE_X90Y123        SRLC16E                                      r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.782     3.859    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Dbg_Clk
    SLICE_X90Y123        SRLC16E                                      r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.702ns  (logic 0.451ns (26.494%)  route 1.251ns (73.506%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -6.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns
    Source Clock Delay      (SCD):    10.638ns = ( 43.971 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.548ns (routing 1.684ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.939ns, distribution 0.846ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.962    41.395    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.423 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.548    43.971    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X94Y136        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y136        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    44.050 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.181    44.231    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X92Y137        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110    44.341 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.235    44.576    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X92Y137        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163    44.739 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.178    44.917    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X91Y137        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.099    45.016 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           0.657    45.673    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/which_pc__0
    SLICE_X92Y124        SRLC16E                                      r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.785     3.862    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Dbg_Clk
    SLICE_X92Y124        SRLC16E                                      r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.642ns  (logic 0.451ns (27.471%)  route 1.191ns (72.529%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -6.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns
    Source Clock Delay      (SCD):    10.638ns = ( 43.971 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.548ns (routing 1.684ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.784ns (routing 0.939ns, distribution 0.845ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.962    41.395    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.423 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.548    43.971    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X94Y136        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y136        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    44.050 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.181    44.231    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X92Y137        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110    44.341 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.235    44.576    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X92Y137        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163    44.739 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.178    44.917    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X91Y137        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.099    45.016 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           0.597    45.613    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/which_pc__0
    SLICE_X92Y125        SRLC16E                                      r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.784     3.861    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Dbg_Clk
    SLICE_X92Y125        SRLC16E                                      r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.182ns  (logic 0.100ns (54.828%)  route 0.082ns (45.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.719ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.382ns (routing 0.910ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.610ns, distribution 0.601ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.547     2.012    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.029 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.382     3.411    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X91Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y137        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     3.451 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.066     3.517    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X91Y137        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.060     3.577 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.016     3.593    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X91Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.211     8.719    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X91Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.058ns  (logic 0.032ns (1.047%)  route 3.026ns (98.953%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        8.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.720ns
    Source Clock Delay      (SCD):    0.465ns = ( 33.798 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.212ns (routing 0.610ns, distribution 0.602ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.547    35.345    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.362 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.415    36.777    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X94Y136        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015    36.792 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.064    36.856    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X94Y136        FDPE                                         f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.212     8.720    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X94Y136        FDPE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.140ns  (logic 0.058ns (41.563%)  route 0.082ns (58.439%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.720ns
    Source Clock Delay      (SCD):    3.418ns = ( 36.751 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.389ns (routing 0.910ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.212ns (routing 0.610ns, distribution 0.602ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.547    35.345    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.362 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.389    36.751    Main_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y135        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y135        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038    36.789 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.076    36.864    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X94Y136        LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.020    36.884 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.006    36.890    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X94Y136        FDPE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.212     8.720    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X94Y136        FDPE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/R
                            (falling edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.039ns (19.579%)  route 0.160ns (80.420%))
  Logic Levels:           0  
  Clock Path Skew:        5.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.715ns = ( 25.382 - 16.667 ) 
    Source Clock Delay      (SCD):    3.418ns = ( 36.751 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.389ns (routing 0.910ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.207ns (routing 0.610ns, distribution 0.597ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.547    35.345    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.362 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.389    36.751    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X94Y136        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y136        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    36.790 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.160    36.950    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/D
    SLICE_X91Y136        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547    24.113    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061    24.174 f  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.207    25.382    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X91Y136        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.052ns (21.568%)  route 0.189ns (78.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.728ns
    Source Clock Delay      (SCD):    3.418ns = ( 36.751 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.389ns (routing 0.910ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.610ns, distribution 0.610ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.547    35.345    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.362 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.389    36.751    Main_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y135        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y135        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038    36.789 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.100    36.888    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[1]
    SLICE_X94Y136        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.014    36.902 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.089    36.992    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X93Y136        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.220     8.728    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X93Y136        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.052ns (21.568%)  route 0.189ns (78.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.728ns
    Source Clock Delay      (SCD):    3.418ns = ( 36.751 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.389ns (routing 0.910ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.610ns, distribution 0.610ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.547    35.345    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.362 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.389    36.751    Main_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y135        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y135        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038    36.789 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.100    36.888    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[1]
    SLICE_X94Y136        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.014    36.902 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.089    36.992    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X93Y136        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.220     8.728    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X93Y136        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.052ns (21.568%)  route 0.189ns (78.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.728ns
    Source Clock Delay      (SCD):    3.418ns = ( 36.751 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.389ns (routing 0.910ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.610ns, distribution 0.610ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.547    35.345    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.362 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.389    36.751    Main_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y135        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y135        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038    36.789 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.100    36.888    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[1]
    SLICE_X94Y136        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.014    36.902 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.089    36.992    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X93Y136        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.220     8.728    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X93Y136        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.052ns (21.568%)  route 0.189ns (78.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.728ns
    Source Clock Delay      (SCD):    3.418ns = ( 36.751 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.389ns (routing 0.910ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.610ns, distribution 0.610ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.547    35.345    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.362 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.389    36.751    Main_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y135        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y135        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038    36.789 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.100    36.888    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[1]
    SLICE_X94Y136        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.014    36.902 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.089    36.992    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X93Y136        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.220     8.728    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X93Y136        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.073ns (28.283%)  route 0.185ns (71.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.727ns
    Source Clock Delay      (SCD):    3.418ns = ( 36.751 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.389ns (routing 0.910ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.219ns (routing 0.610ns, distribution 0.609ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.547    35.345    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.362 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.389    36.751    Main_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y135        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y135        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038    36.789 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.100    36.888    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X94Y136        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    36.923 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.085    37.009    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X93Y136        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.219     8.727    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X93Y136        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.073ns (28.283%)  route 0.185ns (71.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.727ns
    Source Clock Delay      (SCD):    3.418ns = ( 36.751 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.389ns (routing 0.910ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.219ns (routing 0.610ns, distribution 0.609ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.547    35.345    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.362 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.389    36.751    Main_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y135        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y135        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038    36.789 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.100    36.888    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X94Y136        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035    36.923 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.085    37.009    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X93Y136        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.219     8.727    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X93Y136        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Main_BD_clk_wiz_1_0
  To Clock:  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.994ns  (logic 0.364ns (18.256%)  route 1.630ns (81.744%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns
    Source Clock Delay      (SCD):    3.319ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.157ns (routing 1.229ns, distribution 0.928ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.939ns, distribution 0.762ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.157     3.319    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X85Y139        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y139        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.398 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=625, routed)         1.500     4.898    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X89Y118        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     5.048 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/IFetch_INST_0_i_1/O
                         net (fo=4, routed)           0.100     5.148    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/in0
    SLICE_X89Y120        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.135     5.283 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/IFetch_INST_0/O
                         net (fo=1, routed)           0.030     5.313    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IFetch
    SLICE_X89Y120        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.701     3.778    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X89Y120        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.863ns  (logic 0.076ns (8.808%)  route 0.787ns (91.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.775ns
    Source Clock Delay      (SCD):    3.402ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.240ns (routing 1.229ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.939ns, distribution 0.759ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.240     3.402    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X93Y126        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y126        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.478 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/Q
                         net (fo=41, routed)          0.787     4.265    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg_1
    SLICE_X88Y131        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.698     3.775    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X88Y131        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.918ns  (logic 0.078ns (8.495%)  route 0.840ns (91.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.779ns
    Source Clock Delay      (SCD):    3.288ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.126ns (routing 1.229ns, distribution 0.897ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.939ns, distribution 0.763ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.126     3.288    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X82Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.366 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/Q
                         net (fo=5, routed)           0.840     4.207    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/mem_databus_access
    SLICE_X89Y131        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.702     3.779    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X89Y131        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.732ns  (logic 0.079ns (10.794%)  route 0.653ns (89.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.775ns
    Source Clock Delay      (SCD):    3.319ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.157ns (routing 1.229ns, distribution 0.928ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.939ns, distribution 0.759ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.157     3.319    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X85Y139        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y139        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.398 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=625, routed)         0.653     4.051    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/reset_bool_for_rst
    SLICE_X88Y131        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.698     3.775    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X88Y131        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.569ns  (logic 0.078ns (13.708%)  route 0.491ns (86.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.838ns
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.225ns (routing 1.229ns, distribution 0.996ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.939ns, distribution 0.822ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.225     3.387    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X90Y127        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y127        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.465 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[21]/Q
                         net (fo=1, routed)           0.491     3.956    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[21]
    SLICE_X92Y131        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.761     3.838    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X92Y131        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.636ns  (logic 0.079ns (12.416%)  route 0.557ns (87.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.779ns
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.097ns (routing 1.229ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.939ns, distribution 0.763ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.097     3.259    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X84Y111        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y111        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.338 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/Q
                         net (fo=2, routed)           0.557     3.896    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Sleep_Decode
    SLICE_X89Y131        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.702     3.779    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X89Y131        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.482ns  (logic 0.078ns (16.183%)  route 0.404ns (83.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.838ns
    Source Clock Delay      (SCD):    3.388ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.226ns (routing 1.229ns, distribution 0.997ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.939ns, distribution 0.822ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.226     3.388    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X92Y128        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y128        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.466 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[23]/Q
                         net (fo=1, routed)           0.404     3.870    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[23]
    SLICE_X92Y131        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.761     3.838    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X92Y131        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[23]/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.474ns  (logic 0.078ns (16.456%)  route 0.396ns (83.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.838ns
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.225ns (routing 1.229ns, distribution 0.996ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.939ns, distribution 0.822ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.225     3.387    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X90Y127        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y127        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.465 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[20]/Q
                         net (fo=1, routed)           0.396     3.861    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[20]
    SLICE_X92Y131        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.761     3.838    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X92Y131        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.465ns  (logic 0.078ns (16.774%)  route 0.387ns (83.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.834ns
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.227ns (routing 1.229ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.939ns, distribution 0.818ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.227     3.389    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X92Y126        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y126        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.467 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[29]/Q
                         net (fo=1, routed)           0.387     3.854    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[29]
    SLICE_X92Y130        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.757     3.834    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X92Y130        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.454ns  (logic 0.078ns (17.181%)  route 0.376ns (82.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.834ns
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.227ns (routing 1.229ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.939ns, distribution 0.818ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.227     3.389    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X92Y126        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y126        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.467 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[31]/Q
                         net (fo=1, routed)           0.376     3.843    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[31]
    SLICE_X92Y130        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.757     3.834    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X92Y130        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        6.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.675ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.173ns (routing 0.668ns, distribution 0.505ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.610ns, distribution 0.557ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.173     2.117    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X88Y129        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y129        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.156 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/Q
                         net (fo=1, routed)           0.065     2.221    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[3]
    SLICE_X88Y129        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.167     8.675    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X88Y129        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        6.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.679ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.176ns (routing 0.668ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.610ns, distribution 0.561ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.176     2.120    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X89Y128        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y128        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.158 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[14]/Q
                         net (fo=1, routed)           0.074     2.232    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[14]
    SLICE_X89Y128        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.171     8.679    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X89Y128        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.039ns (32.231%)  route 0.082ns (67.769%))
  Logic Levels:           0  
  Clock Path Skew:        6.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.675ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.173ns (routing 0.668ns, distribution 0.505ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.610ns, distribution 0.557ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.173     2.117    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X88Y129        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y129        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.156 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/Q
                         net (fo=1, routed)           0.082     2.238    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[2]
    SLICE_X88Y129        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.167     8.675    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X88Y129        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        6.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.679ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.180ns (routing 0.668ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.610ns, distribution 0.561ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.180     2.123    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X89Y127        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y127        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.162 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[12]/Q
                         net (fo=1, routed)           0.080     2.242    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[12]
    SLICE_X89Y129        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.171     8.679    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X89Y129        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.038ns (30.894%)  route 0.085ns (69.106%))
  Logic Levels:           0  
  Clock Path Skew:        6.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.679ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.176ns (routing 0.668ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.610ns, distribution 0.561ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.176     2.120    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X89Y129        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y129        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.158 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[8]/Q
                         net (fo=1, routed)           0.085     2.243    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[8]
    SLICE_X89Y129        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.171     8.679    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X89Y129        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[8]/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.131ns  (logic 0.039ns (29.771%)  route 0.092ns (70.229%))
  Logic Levels:           0  
  Clock Path Skew:        6.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.675ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.173ns (routing 0.668ns, distribution 0.505ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.610ns, distribution 0.557ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.173     2.117    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X88Y129        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y129        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.156 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/Q
                         net (fo=1, routed)           0.092     2.248    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[1]
    SLICE_X88Y129        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.167     8.675    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X88Y129        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        6.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.712ns
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.208ns (routing 0.668ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.204ns (routing 0.610ns, distribution 0.594ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.208     2.152    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X91Y135        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y135        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.191 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/Q
                         net (fo=1, routed)           0.061     2.252    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/running_clock
    SLICE_X91Y135        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.204     8.712    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X91Y135        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.129ns  (logic 0.037ns (28.682%)  route 0.092ns (71.318%))
  Logic Levels:           0  
  Clock Path Skew:        6.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.678ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.180ns (routing 0.668ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.610ns, distribution 0.560ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.180     2.123    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X89Y127        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y127        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.160 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[13]/Q
                         net (fo=1, routed)           0.092     2.252    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[13]
    SLICE_X89Y130        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.170     8.678    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X89Y130        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.134ns  (logic 0.039ns (29.104%)  route 0.095ns (70.896%))
  Logic Levels:           0  
  Clock Path Skew:        6.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.679ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.176ns (routing 0.668ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.610ns, distribution 0.561ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.176     2.120    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X89Y128        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y128        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.159 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/Q
                         net (fo=1, routed)           0.095     2.254    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[10]
    SLICE_X89Y128        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.171     8.679    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X89Y128        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.137ns  (logic 0.038ns (27.737%)  route 0.099ns (72.263%))
  Logic Levels:           0  
  Clock Path Skew:        6.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.679ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.176ns (routing 0.668ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.610ns, distribution 0.561ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.176     2.120    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X89Y129        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y129        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.158 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[7]/Q
                         net (fo=1, routed)           0.099     2.257    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[7]
    SLICE_X89Y129        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.171     8.679    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X89Y129        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.603ns  (logic 0.722ns (20.037%)  route 2.881ns (79.963%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -10.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    10.191ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.970ns (routing 1.029ns, distribution 0.941ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.970    10.191    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X92Y133        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y133        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    10.270 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/Q
                         net (fo=32, routed)          0.659    10.929    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg_n_0_[0]
    SLICE_X89Y131        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066    10.995 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_24/O
                         net (fo=2, routed)           0.269    11.264    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.TDO_Data_Reg0__9[2]
    SLICE_X92Y131        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039    11.303 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15/O
                         net (fo=1, routed)           0.269    11.572    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15_n_0
    SLICE_X89Y132        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152    11.724 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_4/O
                         net (fo=1, routed)           0.258    11.982    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Serial_Dbg_Intf.TDO_Data_Reg__31
    SLICE_X91Y133        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099    12.081 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.225    12.305    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X93Y135        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135    12.440 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_E2.BSCANE2_I_i_6/O
                         net (fo=1, routed)           0.157    12.597    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_E2.BSCANE2_I_2
    SLICE_X93Y134        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152    12.749 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_E2.BSCANE2_I_i_1/O
                         net (fo=1, routed)           1.045    13.794    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.102ns (12.593%)  route 0.708ns (87.407%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.087ns (routing 0.554ns, distribution 0.533ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.087     2.769    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X94Y139        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y139        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.808 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/Q
                         net (fo=1, routed)           0.113     2.921    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg[0]
    SLICE_X93Y135        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.040     2.961 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_E2.BSCANE2_I_i_2/O
                         net (fo=1, routed)           0.048     3.009    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_E2.BSCANE2_I
    SLICE_X93Y134        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     3.032 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_E2.BSCANE2_I_i_1/O
                         net (fo=1, routed)           0.547     3.579    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.498ns  (logic 1.008ns (28.814%)  route 2.490ns (71.186%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -10.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    10.638ns = ( 43.971 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.548ns (routing 1.684ns, distribution 0.864ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.962    41.395    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.423 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.548    43.971    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X94Y136        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y136        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    44.050 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.180    44.230    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X92Y137        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.111    44.341 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.271    44.612    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X92Y137        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.125    44.737 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.212    44.949    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X91Y136        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.157    45.106 r  Main_BD_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.213    45.319    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X92Y133        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099    45.418 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.188    45.606    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X91Y133        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150    45.756 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.225    45.980    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X93Y135        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135    46.115 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_E2.BSCANE2_I_i_6/O
                         net (fo=1, routed)           0.157    46.272    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_E2.BSCANE2_I_2
    SLICE_X93Y134        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152    46.424 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_E2.BSCANE2_I_i_1/O
                         net (fo=1, routed)           1.045    47.469    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.715ns  (logic 0.089ns (12.453%)  route 0.626ns (87.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    3.414ns = ( 36.747 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.385ns (routing 0.910ns, distribution 0.475ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.547    35.345    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.362 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.385    36.747    Main_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y134        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y134        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    36.785 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.079    36.864    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Q[0]
    SLICE_X93Y134        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.051    36.915 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_E2.BSCANE2_I_i_1/O
                         net (fo=1, routed)           0.547    37.462    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.668ns  (logic 0.545ns (32.669%)  route 1.123ns (67.331%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -5.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns
    Source Clock Delay      (SCD):    10.202ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.981ns (routing 1.029ns, distribution 0.952ns)
  Clock Net Delay (Destination): 2.231ns (routing 1.533ns, distribution 0.698ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.981    10.202    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X91Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y137        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079    10.281 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.124    10.405    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X92Y137        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158    10.563 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.235    10.798    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X92Y137        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150    10.948 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.161    11.109    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X91Y136        LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.158    11.267 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.603    11.870    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X91Y115        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994     2.459    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.483 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.231     4.714    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X91Y115        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.640ns  (logic 0.545ns (33.234%)  route 1.095ns (66.766%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -5.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns
    Source Clock Delay      (SCD):    10.202ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.981ns (routing 1.029ns, distribution 0.952ns)
  Clock Net Delay (Destination): 2.232ns (routing 1.533ns, distribution 0.699ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.981    10.202    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X91Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y137        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079    10.281 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.124    10.405    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X92Y137        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158    10.563 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.235    10.798    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X92Y137        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150    10.948 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.161    11.109    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X91Y136        LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.158    11.267 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.575    11.842    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X92Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994     2.459    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.483 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.232     4.715    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.638ns  (logic 0.545ns (33.275%)  route 1.093ns (66.725%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -5.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns
    Source Clock Delay      (SCD):    10.202ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.981ns (routing 1.029ns, distribution 0.952ns)
  Clock Net Delay (Destination): 2.232ns (routing 1.533ns, distribution 0.699ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.981    10.202    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X91Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y137        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079    10.281 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.124    10.405    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X92Y137        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158    10.563 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.235    10.798    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X92Y137        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150    10.948 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.161    11.109    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X91Y136        LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.158    11.267 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.573    11.840    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X92Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994     2.459    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.483 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.232     4.715    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.638ns  (logic 0.545ns (33.275%)  route 1.093ns (66.725%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -5.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns
    Source Clock Delay      (SCD):    10.202ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.981ns (routing 1.029ns, distribution 0.952ns)
  Clock Net Delay (Destination): 2.232ns (routing 1.533ns, distribution 0.699ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.981    10.202    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X91Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y137        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079    10.281 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.124    10.405    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X92Y137        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158    10.563 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.235    10.798    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X92Y137        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150    10.948 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.161    11.109    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X91Y136        LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.158    11.267 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.573    11.840    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X92Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994     2.459    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.483 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.232     4.715    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.560ns  (logic 0.545ns (34.941%)  route 1.015ns (65.059%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -5.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns
    Source Clock Delay      (SCD):    10.202ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.981ns (routing 1.029ns, distribution 0.952ns)
  Clock Net Delay (Destination): 2.232ns (routing 1.533ns, distribution 0.699ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.981    10.202    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X91Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y137        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079    10.281 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.124    10.405    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X92Y137        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158    10.563 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.235    10.798    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X92Y137        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150    10.948 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.161    11.109    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X91Y136        LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.158    11.267 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.495    11.761    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X92Y117        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994     2.459    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.483 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.232     4.715    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y117        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.490ns  (logic 0.545ns (36.571%)  route 0.945ns (63.429%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -5.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns
    Source Clock Delay      (SCD):    10.202ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.981ns (routing 1.029ns, distribution 0.952ns)
  Clock Net Delay (Destination): 2.233ns (routing 1.533ns, distribution 0.700ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.981    10.202    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X91Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y137        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079    10.281 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.124    10.405    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X92Y137        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158    10.563 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.235    10.798    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X92Y137        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150    10.948 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.161    11.109    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X91Y136        LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.158    11.267 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.425    11.692    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X90Y118        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994     2.459    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.483 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.233     4.716    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X90Y118        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.476ns  (logic 0.545ns (36.915%)  route 0.931ns (63.085%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -5.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns
    Source Clock Delay      (SCD):    10.202ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.981ns (routing 1.029ns, distribution 0.952ns)
  Clock Net Delay (Destination): 2.272ns (routing 1.533ns, distribution 0.739ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.981    10.202    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X91Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y137        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079    10.281 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.124    10.405    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X92Y137        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158    10.563 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.235    10.798    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X92Y137        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150    10.948 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.161    11.109    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X91Y136        LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.158    11.267 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.411    11.678    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X94Y126        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994     2.459    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.483 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.272     4.755    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X94Y126        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.421ns  (logic 0.545ns (38.344%)  route 0.876ns (61.656%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -5.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns
    Source Clock Delay      (SCD):    10.202ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.981ns (routing 1.029ns, distribution 0.952ns)
  Clock Net Delay (Destination): 2.273ns (routing 1.533ns, distribution 0.740ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.981    10.202    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X91Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y137        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079    10.281 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.124    10.405    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X92Y137        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158    10.563 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.235    10.798    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X92Y137        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150    10.948 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.161    11.109    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X91Y136        LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.158    11.267 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.356    11.623    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X94Y128        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994     2.459    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.483 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.273     4.756    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X94Y128        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.330ns  (logic 0.537ns (40.383%)  route 0.793ns (59.617%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -5.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns
    Source Clock Delay      (SCD):    10.202ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.981ns (routing 1.029ns, distribution 0.952ns)
  Clock Net Delay (Destination): 2.274ns (routing 1.533ns, distribution 0.741ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.981    10.202    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X91Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y137        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079    10.281 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.124    10.405    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X92Y137        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158    10.563 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.235    10.798    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X92Y137        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150    10.948 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.161    11.109    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X91Y136        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150    11.259 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.273    11.531    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X90Y132        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994     2.459    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.483 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.274     4.757    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X90Y132        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.328ns  (logic 0.537ns (40.444%)  route 0.791ns (59.556%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -5.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns
    Source Clock Delay      (SCD):    10.202ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.981ns (routing 1.029ns, distribution 0.952ns)
  Clock Net Delay (Destination): 2.274ns (routing 1.533ns, distribution 0.741ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.981    10.202    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X91Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y137        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079    10.281 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.124    10.405    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X92Y137        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158    10.563 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.235    10.798    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X92Y137        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150    10.948 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.161    11.109    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X91Y136        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150    11.259 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.271    11.529    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X90Y132        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994     2.459    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.483 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.274     4.757    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X90Y132        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.109ns  (logic 0.039ns (35.749%)  route 0.070ns (64.251%))
  Logic Levels:           0  
  Clock Path Skew:        5.966ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.725ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.077ns (routing 0.554ns, distribution 0.523ns)
  Clock Net Delay (Destination): 1.563ns (routing 1.015ns, distribution 0.548ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.077     2.759    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X90Y130        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y130        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.798 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/Q
                         net (fo=3, routed)           0.070     2.868    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[31]
    SLICE_X90Y132        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043     7.143    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.162 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.563     8.725    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X90Y132        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.137%)  route 0.066ns (62.863%))
  Logic Levels:           0  
  Clock Path Skew:        5.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.727ns
    Source Clock Delay      (SCD):    2.770ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.088ns (routing 0.554ns, distribution 0.534ns)
  Clock Net Delay (Destination): 1.565ns (routing 1.015ns, distribution 0.550ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.088     2.770    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X93Y136        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y136        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.809 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/Q
                         net (fo=2, routed)           0.066     2.875    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[1]
    SLICE_X93Y135        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043     7.143    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.162 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.565     8.727    Main_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y135        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.143ns  (logic 0.039ns (27.333%)  route 0.104ns (72.667%))
  Logic Levels:           0  
  Clock Path Skew:        5.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.698ns
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.054ns (routing 0.554ns, distribution 0.500ns)
  Clock Net Delay (Destination): 1.536ns (routing 1.015ns, distribution 0.521ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.054     2.736    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X91Y114        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y114        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.775 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/Q
                         net (fo=3, routed)           0.104     2.878    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[22]
    SLICE_X92Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043     7.143    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.162 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.536     8.698    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.254%)  route 0.099ns (71.746%))
  Logic Levels:           0  
  Clock Path Skew:        5.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.698ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.060ns (routing 0.554ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.536ns (routing 1.015ns, distribution 0.521ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.060     2.742    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X93Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.781 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/Q
                         net (fo=3, routed)           0.099     2.880    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[26]
    SLICE_X92Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043     7.143    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.162 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.536     8.698    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.114ns  (logic 0.038ns (33.333%)  route 0.076ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        5.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.727ns
    Source Clock Delay      (SCD):    2.770ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.088ns (routing 0.554ns, distribution 0.534ns)
  Clock Net Delay (Destination): 1.565ns (routing 1.015ns, distribution 0.550ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.088     2.770    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X93Y136        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y136        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.808 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/Q
                         net (fo=1, routed)           0.076     2.884    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[0]
    SLICE_X93Y135        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043     7.143    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.162 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.565     8.727    Main_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y135        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.140%)  route 0.079ns (66.860%))
  Logic Levels:           0  
  Clock Path Skew:        5.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.728ns
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.087ns (routing 0.554ns, distribution 0.533ns)
  Clock Net Delay (Destination): 1.566ns (routing 1.015ns, distribution 0.551ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.087     2.769    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X93Y136        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y136        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     2.808 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/Q
                         net (fo=3, routed)           0.079     2.887    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[5]
    SLICE_X93Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043     7.143    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.162 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.566     8.728    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X93Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.150ns  (logic 0.038ns (25.327%)  route 0.112ns (74.673%))
  Logic Levels:           0  
  Clock Path Skew:        5.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.698ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.060ns (routing 0.554ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.536ns (routing 1.015ns, distribution 0.521ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.060     2.742    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X93Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y115        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.780 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/Q
                         net (fo=3, routed)           0.112     2.892    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[27]
    SLICE_X92Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043     7.143    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.162 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.536     8.698    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C
                            (rising edge-triggered cell FDPE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/CLR
                            (removal check against rising-edge clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.132ns  (logic 0.040ns (30.303%)  route 0.092ns (69.697%))
  Logic Levels:           0  
  Clock Path Skew:        5.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.727ns = ( 42.060 - 33.333 ) 
    Source Clock Delay      (SCD):    2.764ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.082ns (routing 0.554ns, distribution 0.528ns)
  Clock Net Delay (Destination): 1.565ns (routing 1.015ns, distribution 0.550ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.082     2.764    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X94Y136        FDPE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y136        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     2.804 f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/Q
                         net (fo=1, routed)           0.092     2.896    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sel_n
    SLICE_X94Y136        FDCE                                         f  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043    40.476    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.495 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.565    42.060    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X94Y136        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.038ns (22.899%)  route 0.128ns (77.101%))
  Logic Levels:           0  
  Clock Path Skew:        5.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.699ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.060ns (routing 0.554ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.537ns (routing 1.015ns, distribution 0.522ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.060     2.742    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X93Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y115        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.780 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/Q
                         net (fo=3, routed)           0.128     2.907    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[28]
    SLICE_X91Y115        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043     7.143    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.162 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.537     8.699    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X91Y115        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.716%)  route 0.133ns (77.284%))
  Logic Levels:           0  
  Clock Path Skew:        5.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.698ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.059ns (routing 0.554ns, distribution 0.505ns)
  Clock Net Delay (Destination): 1.536ns (routing 1.015ns, distribution 0.521ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.059     2.741    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X93Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y115        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.780 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/Q
                         net (fo=3, routed)           0.133     2.912    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[23]
    SLICE_X92Y117        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043     7.143    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.162 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.536     8.698    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y117        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  To Clock:  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.421ns  (logic 5.235ns (81.535%)  route 1.186ns (18.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.276ns (routing 1.533ns, distribution 0.743ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.787    22.553    Main_BD_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X93Y136        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135    22.688 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.399    23.087    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X93Y135        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994     2.459    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.483 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.276     4.759    Main_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y135        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.421ns  (logic 5.235ns (81.535%)  route 1.186ns (18.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.276ns (routing 1.533ns, distribution 0.743ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.787    22.553    Main_BD_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X93Y136        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135    22.688 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.399    23.087    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X93Y135        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994     2.459    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.483 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.276     4.759    Main_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y135        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.420ns  (logic 5.235ns (81.548%)  route 1.185ns (18.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.276ns (routing 1.533ns, distribution 0.743ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.787    22.553    Main_BD_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X93Y136        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135    22.688 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.398    23.086    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X93Y135        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994     2.459    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.483 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.276     4.759    Main_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y135        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.420ns  (logic 5.235ns (81.548%)  route 1.185ns (18.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.276ns (routing 1.533ns, distribution 0.743ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.787    22.553    Main_BD_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X93Y136        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135    22.688 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.398    23.086    Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X93Y135        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994     2.459    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.483 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.276     4.759    Main_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y135        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.419ns  (logic 5.222ns (81.356%)  route 1.197ns (18.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 38.092 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.276ns (routing 1.533ns, distribution 0.743ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.787    22.553    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X93Y136        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122    22.675 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.410    23.085    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X92Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994    35.792    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.816 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.276    38.092    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.419ns  (logic 5.222ns (81.356%)  route 1.197ns (18.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 38.092 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.276ns (routing 1.533ns, distribution 0.743ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.787    22.553    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X93Y136        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122    22.675 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.410    23.085    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X92Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994    35.792    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.816 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.276    38.092    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.419ns  (logic 5.222ns (81.356%)  route 1.197ns (18.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 38.092 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.276ns (routing 1.533ns, distribution 0.743ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.787    22.553    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X93Y136        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122    22.675 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.410    23.085    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X92Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994    35.792    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.816 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.276    38.092    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.373ns  (logic 5.222ns (81.939%)  route 1.151ns (18.061%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 38.090 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.274ns (routing 1.533ns, distribution 0.741ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.787    22.553    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X93Y136        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122    22.675 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.364    23.040    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X93Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994    35.792    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.816 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.274    38.090    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X93Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.373ns  (logic 5.222ns (81.939%)  route 1.151ns (18.061%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 38.090 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.274ns (routing 1.533ns, distribution 0.741ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.787    22.553    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X93Y136        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122    22.675 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.364    23.040    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X93Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994    35.792    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.816 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.274    38.090    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X93Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.371ns  (logic 5.222ns (81.965%)  route 1.149ns (18.035%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 38.090 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.274ns (routing 1.533ns, distribution 0.741ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.787    22.553    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X93Y136        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122    22.675 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.362    23.038    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X93Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994    35.792    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.816 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.274    38.090    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X93Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (removal check against rising-edge clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.873ns  (logic 0.465ns (53.257%)  route 0.408ns (46.743%))
  Logic Levels:           0  
  Clock Path Skew:        8.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.723ns = ( 42.056 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.561ns (routing 1.015ns, distribution 0.546ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.408    17.540    Main_BD_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X93Y134        FDCE                                         f  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043    40.476    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.495 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.561    42.056    Main_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y134        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (removal check against rising-edge clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.465ns (51.706%)  route 0.434ns (48.294%))
  Logic Levels:           0  
  Clock Path Skew:        8.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.727ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.565ns (routing 1.015ns, distribution 0.550ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.434    17.566    Main_BD_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X93Y135        FDCE                                         f  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043     7.143    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.162 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.565     8.727    Main_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y135        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (removal check against rising-edge clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.465ns (51.706%)  route 0.434ns (48.294%))
  Logic Levels:           0  
  Clock Path Skew:        8.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.727ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.565ns (routing 1.015ns, distribution 0.550ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.434    17.566    Main_BD_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X93Y135        FDCE                                         f  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043     7.143    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.162 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.565     8.727    Main_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y135        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
                            (removal check against rising-edge clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.465ns (51.706%)  route 0.434ns (48.294%))
  Logic Levels:           0  
  Clock Path Skew:        8.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.727ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.565ns (routing 1.015ns, distribution 0.550ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.434    17.566    Main_BD_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X93Y135        FDCE                                         f  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043     7.143    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.162 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.565     8.727    Main_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y135        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
                            (removal check against rising-edge clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.465ns (51.706%)  route 0.434ns (48.294%))
  Logic Levels:           0  
  Clock Path Skew:        8.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.727ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.565ns (routing 1.015ns, distribution 0.550ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.434    17.566    Main_BD_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X93Y135        FDCE                                         f  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043     7.143    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.162 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.565     8.727    Main_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y135        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (removal check against rising-edge clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.465ns (51.648%)  route 0.435ns (48.352%))
  Logic Levels:           0  
  Clock Path Skew:        8.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.729ns = ( 42.062 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.567ns (routing 1.015ns, distribution 0.552ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.435    17.567    Main_BD_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X93Y135        FDCE                                         f  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043    40.476    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.495 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.567    42.062    Main_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y135        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
                            (removal check against rising-edge clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.465ns (51.648%)  route 0.435ns (48.352%))
  Logic Levels:           0  
  Clock Path Skew:        8.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.729ns = ( 42.062 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.567ns (routing 1.015ns, distribution 0.552ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.435    17.567    Main_BD_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X93Y135        FDCE                                         f  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043    40.476    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.495 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.567    42.062    Main_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y135        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
                            (removal check against rising-edge clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.465ns (51.648%)  route 0.435ns (48.352%))
  Logic Levels:           0  
  Clock Path Skew:        8.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.729ns = ( 42.062 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.567ns (routing 1.015ns, distribution 0.552ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.435    17.567    Main_BD_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X93Y135        FDCE                                         f  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043    40.476    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.495 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.567    42.062    Main_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y135        FDCE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.487ns (47.849%)  route 0.531ns (52.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.728ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.566ns (routing 1.015ns, distribution 0.551ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.413    17.544    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X93Y136        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.022    17.566 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.118    17.684    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X93Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043     7.143    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.162 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.566     8.728    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X93Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.487ns (47.849%)  route 0.531ns (52.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.728ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.566ns (routing 1.015ns, distribution 0.551ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.413    17.544    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X93Y136        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.022    17.566 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.118    17.684    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X93Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043     7.143    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.162 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.566     8.728    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X93Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Main_BD_clk_wiz_1_0
  To Clock:  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.479ns  (logic 0.079ns (16.482%)  route 0.400ns (83.518%))
  Logic Levels:           0  
  Clock Path Skew:        1.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.175ns (routing 1.229ns, distribution 0.946ns)
  Clock Net Delay (Destination): 2.232ns (routing 1.533ns, distribution 0.699ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.175     3.337    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X92Y116        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y116        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.416 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.400     3.817    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X92Y117        FDCE                                         f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994     2.459    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.483 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.232     4.715    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y117        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.306ns  (logic 0.078ns (25.462%)  route 0.228ns (74.538%))
  Logic Levels:           0  
  Clock Path Skew:        1.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns
    Source Clock Delay      (SCD):    3.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.241ns (routing 1.229ns, distribution 1.012ns)
  Clock Net Delay (Destination): 2.272ns (routing 1.533ns, distribution 0.739ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.241     3.403    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X93Y128        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y128        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.481 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=5, routed)           0.228     3.710    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X94Y126        FDCE                                         f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994     2.459    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.483 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.272     4.755    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X94Y126        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.355ns  (logic 0.079ns (22.271%)  route 0.276ns (77.729%))
  Logic Levels:           0  
  Clock Path Skew:        1.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.174ns (routing 1.229ns, distribution 0.945ns)
  Clock Net Delay (Destination): 2.231ns (routing 1.533ns, distribution 0.698ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.174     3.336    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X92Y114        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y114        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.415 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.276     3.691    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X91Y115        FDCE                                         f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994     2.459    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.483 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.231     4.714    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X91Y115        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.247ns  (logic 0.078ns (31.590%)  route 0.169ns (68.410%))
  Logic Levels:           0  
  Clock Path Skew:        1.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns
    Source Clock Delay      (SCD):    3.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.241ns (routing 1.229ns, distribution 1.012ns)
  Clock Net Delay (Destination): 2.273ns (routing 1.533ns, distribution 0.740ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.241     3.403    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X93Y128        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y128        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.481 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.169     3.650    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X94Y128        FDCE                                         f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994     2.459    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.483 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.273     4.756    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X94Y128        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.255ns  (logic 0.078ns (30.588%)  route 0.177ns (69.412%))
  Logic Levels:           0  
  Clock Path Skew:        1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns
    Source Clock Delay      (SCD):    3.373ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.211ns (routing 1.229ns, distribution 0.982ns)
  Clock Net Delay (Destination): 2.274ns (routing 1.533ns, distribution 0.741ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.211     3.373    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X90Y132        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y132        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.451 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.177     3.628    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X90Y132        FDCE                                         f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994     2.459    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.483 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.274     4.757    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X90Y132        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.255ns  (logic 0.078ns (30.588%)  route 0.177ns (69.412%))
  Logic Levels:           0  
  Clock Path Skew:        1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns
    Source Clock Delay      (SCD):    3.373ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.211ns (routing 1.229ns, distribution 0.982ns)
  Clock Net Delay (Destination): 2.274ns (routing 1.533ns, distribution 0.741ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.211     3.373    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X90Y132        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y132        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.451 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.177     3.628    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X90Y132        FDCE                                         f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.994     2.459    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.483 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.274     4.757    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X90Y132        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.111ns  (logic 0.038ns (34.234%)  route 0.073ns (65.766%))
  Logic Levels:           0  
  Clock Path Skew:        6.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.725ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.212ns (routing 0.668ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.563ns (routing 1.015ns, distribution 0.548ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.212     2.156    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X90Y132        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y132        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.194 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.073     2.267    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X90Y132        FDCE                                         f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043     7.143    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.162 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.563     8.725    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X90Y132        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.111ns  (logic 0.038ns (34.234%)  route 0.073ns (65.766%))
  Logic Levels:           0  
  Clock Path Skew:        6.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.725ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.212ns (routing 0.668ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.563ns (routing 1.015ns, distribution 0.548ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.212     2.156    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X90Y132        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y132        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.194 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.073     2.267    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X90Y132        FDCE                                         f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043     7.143    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.162 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.563     8.725    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X90Y132        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.109ns  (logic 0.038ns (34.886%)  route 0.071ns (65.114%))
  Logic Levels:           0  
  Clock Path Skew:        6.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.726ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.223ns (routing 0.668ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.564ns (routing 1.015ns, distribution 0.549ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.223     2.167    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X93Y128        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y128        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.205 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.071     2.276    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X94Y128        FDCE                                         f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043     7.143    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.162 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.564     8.726    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X94Y128        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.303%)  route 0.121ns (75.697%))
  Logic Levels:           0  
  Clock Path Skew:        6.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.699ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.191ns (routing 0.668ns, distribution 0.523ns)
  Clock Net Delay (Destination): 1.537ns (routing 1.015ns, distribution 0.522ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.191     2.134    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X92Y114        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y114        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.173 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.121     2.295    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X91Y115        FDCE                                         f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043     7.143    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.162 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.537     8.699    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X91Y115        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.142ns  (logic 0.039ns (27.519%)  route 0.103ns (72.481%))
  Logic Levels:           0  
  Clock Path Skew:        6.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.722ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.223ns (routing 0.668ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.560ns (routing 1.015ns, distribution 0.545ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.223     2.167    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X93Y128        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y128        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.206 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=5, routed)           0.103     2.308    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X94Y126        FDCE                                         f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043     7.143    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.162 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.560     8.722    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X94Y126        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.039ns (17.351%)  route 0.186ns (82.649%))
  Logic Levels:           0  
  Clock Path Skew:        6.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.698ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.191ns (routing 0.668ns, distribution 0.523ns)
  Clock Net Delay (Destination): 1.536ns (routing 1.015ns, distribution 0.521ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.191     2.134    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X92Y116        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y116        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.173 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.186     2.359    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X92Y117        FDCE                                         f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.043     7.143    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.162 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.536     8.698    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y117        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_Main_BD_clk_wiz_1_0

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 push_buttons_5bits_tri_i[4]
                            (input port)
  Destination:            Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.137ns  (logic 1.277ns (40.705%)  route 1.860ns (59.295%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.610ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.905ns (routing 1.121ns, distribution 0.784ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  push_buttons_5bits_tri_i[4] (IN)
                         net (fo=0)                   0.000     0.000    push_buttons_5bits_tri_i_IBUF[4]_inst/I
    A10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.277     1.277 r  push_buttons_5bits_tri_i_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.277    push_buttons_5bits_tri_i_IBUF[4]_inst/OUT
    A10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.277 r  push_buttons_5bits_tri_i_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.860     3.137    Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[4]
    SLICE_X80Y138        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.905     3.610    Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X80Y138        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rs232_uart_rxd
                            (input port)
  Destination:            Main_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.095ns  (logic 1.222ns (39.474%)  route 1.873ns (60.526%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.927ns (routing 1.121ns, distribution 0.806ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W12                                               0.000     0.000 r  rs232_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    rs232_uart_rxd_IBUF_inst/I
    W12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.222     1.222 r  rs232_uart_rxd_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.222    rs232_uart_rxd_IBUF_inst/OUT
    W12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.222 r  rs232_uart_rxd_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.873     3.095    Main_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X82Y134        FDRE                                         r  Main_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.927     3.633    Main_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X82Y134        FDRE                                         r  Main_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.999ns  (logic 1.429ns (47.636%)  route 1.571ns (52.364%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.610ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.905ns (routing 1.121ns, distribution 0.784ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    B9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.281     1.281 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.281    reset_IBUF_inst/OUT
    B9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.281 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.421     2.701    Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X85Y142        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     2.849 r  Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.150     2.999    Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X85Y142        FDRE                                         r  Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.905     3.610    Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X85Y142        FDRE                                         r  Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 push_buttons_5bits_tri_i[2]
                            (input port)
  Destination:            Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.797ns  (logic 1.263ns (45.157%)  route 1.534ns (54.843%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.606ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.901ns (routing 1.121ns, distribution 0.780ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  push_buttons_5bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    push_buttons_5bits_tri_i_IBUF[2]_inst/I
    C11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.263     1.263 r  push_buttons_5bits_tri_i_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.263    push_buttons_5bits_tri_i_IBUF[2]_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.263 r  push_buttons_5bits_tri_i_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.534     2.797    Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X80Y142        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.901     3.606    Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X80Y142        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 push_buttons_5bits_tri_i[0]
                            (input port)
  Destination:            Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.748ns  (logic 1.285ns (46.755%)  route 1.463ns (53.245%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.603ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.898ns (routing 1.121ns, distribution 0.777ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  push_buttons_5bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    push_buttons_5bits_tri_i_IBUF[0]_inst/I
    A9                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.285     1.285 r  push_buttons_5bits_tri_i_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.285    push_buttons_5bits_tri_i_IBUF[0]_inst/OUT
    A9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.285 r  push_buttons_5bits_tri_i_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.463     2.748    Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X80Y144        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.898     3.603    Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X80Y144        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 push_buttons_5bits_tri_i[3]
                            (input port)
  Destination:            Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.743ns  (logic 1.266ns (46.159%)  route 1.477ns (53.841%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.595ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.890ns (routing 1.121ns, distribution 0.769ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 r  push_buttons_5bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    push_buttons_5bits_tri_i_IBUF[3]_inst/I
    B11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.266     1.266 r  push_buttons_5bits_tri_i_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.266    push_buttons_5bits_tri_i_IBUF[3]_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.266 r  push_buttons_5bits_tri_i_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.477     2.743    Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X78Y141        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.890     3.595    Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X78Y141        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 push_buttons_5bits_tri_i[1]
                            (input port)
  Destination:            Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.669ns  (logic 1.275ns (47.771%)  route 1.394ns (52.229%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.596ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.891ns (routing 1.121ns, distribution 0.770ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B10                                               0.000     0.000 r  push_buttons_5bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    push_buttons_5bits_tri_i_IBUF[1]_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.275     1.275 r  push_buttons_5bits_tri_i_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.275    push_buttons_5bits_tri_i_IBUF[1]_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.275 r  push_buttons_5bits_tri_i_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.394     2.669    Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X78Y140        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.891     3.596    Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X78Y140        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 push_buttons_5bits_tri_i[1]
                            (input port)
  Destination:            Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.544ns  (logic 0.852ns (55.176%)  route 0.692ns (44.824%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.311ns (routing 0.744ns, distribution 0.567ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B10                                               0.000     0.000 r  push_buttons_5bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    push_buttons_5bits_tri_i_IBUF[1]_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.852     0.852 r  push_buttons_5bits_tri_i_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.852    push_buttons_5bits_tri_i_IBUF[1]_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.852 r  push_buttons_5bits_tri_i_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.692     1.544    Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X78Y140        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.311     1.908    Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X78Y140        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 push_buttons_5bits_tri_i[3]
                            (input port)
  Destination:            Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.552ns  (logic 0.843ns (54.321%)  route 0.709ns (45.679%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.310ns (routing 0.744ns, distribution 0.566ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 r  push_buttons_5bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    push_buttons_5bits_tri_i_IBUF[3]_inst/I
    B11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.843     0.843 r  push_buttons_5bits_tri_i_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.843    push_buttons_5bits_tri_i_IBUF[3]_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.843 r  push_buttons_5bits_tri_i_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.709     1.552    Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X78Y141        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.310     1.907    Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X78Y141        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 push_buttons_5bits_tri_i[0]
                            (input port)
  Destination:            Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.562ns  (logic 0.861ns (55.132%)  route 0.701ns (44.868%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.315ns (routing 0.744ns, distribution 0.571ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  push_buttons_5bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    push_buttons_5bits_tri_i_IBUF[0]_inst/I
    A9                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.861     0.861 r  push_buttons_5bits_tri_i_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.861    push_buttons_5bits_tri_i_IBUF[0]_inst/OUT
    A9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.861 r  push_buttons_5bits_tri_i_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.701     1.562    Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X80Y144        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.315     1.912    Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X80Y144        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 push_buttons_5bits_tri_i[2]
                            (input port)
  Destination:            Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.600ns  (logic 0.840ns (52.499%)  route 0.760ns (47.501%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.317ns (routing 0.744ns, distribution 0.573ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  push_buttons_5bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    push_buttons_5bits_tri_i_IBUF[2]_inst/I
    C11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.840     0.840 r  push_buttons_5bits_tri_i_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.840    push_buttons_5bits_tri_i_IBUF[2]_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.840 r  push_buttons_5bits_tri_i_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.760     1.600    Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X80Y142        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.317     1.914    Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X80Y142        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.690ns  (logic 0.917ns (54.223%)  route 0.774ns (45.777%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.320ns (routing 0.744ns, distribution 0.576ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    B9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.858     0.858 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.858    reset_IBUF_inst/OUT
    B9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.858 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.725     1.582    Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X85Y142        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.059     1.641 r  Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.049     1.690    Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X85Y142        FDRE                                         r  Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.320     1.917    Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X85Y142        FDRE                                         r  Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rs232_uart_rxd
                            (input port)
  Destination:            Main_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.737ns  (logic 0.799ns (45.994%)  route 0.938ns (54.006%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.340ns (routing 0.744ns, distribution 0.596ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W12                                               0.000     0.000 r  rs232_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    rs232_uart_rxd_IBUF_inst/I
    W12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.799     0.799 r  rs232_uart_rxd_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.799    rs232_uart_rxd_IBUF_inst/OUT
    W12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.799 r  rs232_uart_rxd_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.938     1.737    Main_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X82Y134        FDRE                                         r  Main_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.340     1.936    Main_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X82Y134        FDRE                                         r  Main_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 push_buttons_5bits_tri_i[4]
                            (input port)
  Destination:            Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.757ns  (logic 0.854ns (48.595%)  route 0.903ns (51.405%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.319ns (routing 0.744ns, distribution 0.575ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  push_buttons_5bits_tri_i[4] (IN)
                         net (fo=0)                   0.000     0.000    push_buttons_5bits_tri_i_IBUF[4]_inst/I
    A10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.854     0.854 r  push_buttons_5bits_tri_i_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.854    push_buttons_5bits_tri_i_IBUF[4]_inst/OUT
    A10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.854 r  push_buttons_5bits_tri_i_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.903     1.757    Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[4]
    SLICE_X80Y138        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.319     1.916    Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X80Y138        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_Main_BD_clk_wiz_1_0

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.238ns  (logic 0.951ns (42.491%)  route 1.287ns (57.509%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -6.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.576ns
    Source Clock Delay      (SCD):    10.224ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.003ns (routing 1.029ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.871ns (routing 1.121ns, distribution 0.750ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         2.003    10.224    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X90Y121        SRL16E                                       r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y121        SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392    10.616 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.458    11.074    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X90Y125        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    11.266 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    11.292    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X90Y126        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.059    11.351 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=2, routed)           0.241    11.592    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X90Y118        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039    11.631 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.194    11.825    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X89Y117        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    11.948 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.318    12.266    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X87Y115        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146    12.412 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.050    12.462    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1_n_0
    SLICE_X87Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.871     3.576    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X87Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.178ns  (logic 0.855ns (39.254%)  route 1.323ns (60.746%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -6.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.576ns
    Source Clock Delay      (SCD):    10.224ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.003ns (routing 1.029ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.871ns (routing 1.121ns, distribution 0.750ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         2.003    10.224    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X90Y121        SRL16E                                       r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y121        SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392    10.616 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.458    11.074    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X90Y125        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    11.266 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    11.292    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X90Y126        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.059    11.351 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=2, routed)           0.241    11.592    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X90Y118        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039    11.631 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.194    11.825    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X89Y117        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    11.948 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.355    12.303    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X87Y115        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050    12.353 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.049    12.402    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X87Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.871     3.576    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X87Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.382ns  (logic 0.371ns (26.837%)  route 1.011ns (73.163%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -6.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.583ns
    Source Clock Delay      (SCD):    10.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.922ns (routing 1.029ns, distribution 0.893ns)
  Clock Net Delay (Destination): 1.877ns (routing 1.121ns, distribution 0.756ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.922    10.143    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X91Y114        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y114        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080    10.223 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/Q
                         net (fo=2, routed)           0.296    10.519    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X90Y119        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.137    10.656 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.674    11.331    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[7]
    SLICE_X87Y116        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    11.421 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__177/O
                         net (fo=1, routed)           0.010    11.431    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7/I0117_out
    SLICE_X87Y116        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064    11.495 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.031    11.526    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/of_instr_ii_29
    SLICE_X87Y116        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.877     3.583    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Clk
    SLICE_X87Y116        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.265ns  (logic 0.377ns (29.799%)  route 0.888ns (70.201%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -6.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.577ns
    Source Clock Delay      (SCD):    10.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.922ns (routing 1.029ns, distribution 0.893ns)
  Clock Net Delay (Destination): 1.872ns (routing 1.121ns, distribution 0.751ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.922    10.143    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X91Y114        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y114        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080    10.223 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/Q
                         net (fo=2, routed)           0.296    10.519    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X90Y119        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.137    10.656 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.553    11.209    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[7]
    SLICE_X87Y113        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097    11.306 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__14/O
                         net (fo=1, routed)           0.008    11.314    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7/I127_out
    SLICE_X87Y113        MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.063    11.377 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.031    11.408    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/of_instr_ii_7
    SLICE_X87Y113        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.872     3.577    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Clk
    SLICE_X87Y113        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.151ns  (logic 0.643ns (55.864%)  route 0.508ns (44.136%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -6.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    10.224ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.003ns (routing 1.029ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.983ns (routing 1.121ns, distribution 0.862ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         2.003    10.224    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X90Y121        SRL16E                                       r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y121        SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392    10.616 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.458    11.074    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X90Y125        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    11.266 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    11.292    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X90Y126        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.059    11.351 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=2, routed)           0.024    11.375    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X90Y126        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.983     3.688    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X90Y126        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.193ns  (logic 0.214ns (17.936%)  route 0.979ns (82.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.606ns
    Source Clock Delay      (SCD):    10.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.934ns (routing 1.029ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.900ns (routing 1.121ns, distribution 0.779ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.934    10.155    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X93Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y115        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079    10.234 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/Q
                         net (fo=2, routed)           0.322    10.556    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X93Y115        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135    10.691 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.657    11.348    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[25]
    SLICE_X89Y113        SRL16E                                       r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.900     3.606    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X89Y113        SRL16E                                       r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][7]_srl3/CLK

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][11]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.092ns  (logic 0.214ns (19.589%)  route 0.878ns (80.411%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.606ns
    Source Clock Delay      (SCD):    10.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.927ns (routing 1.029ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.900ns (routing 1.121ns, distribution 0.779ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.927    10.148    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X91Y114        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y114        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081    10.229 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/Q
                         net (fo=2, routed)           0.264    10.493    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X91Y114        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133    10.626 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.614    11.241    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[9]
    SLICE_X89Y113        SRL16E                                       r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][11]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.900     3.606    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X89Y113        SRL16E                                       r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][11]_srl3/CLK

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.135ns  (logic 0.221ns (19.471%)  route 0.914ns (80.529%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.606ns
    Source Clock Delay      (SCD):    10.088ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.867ns (routing 1.029ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.900ns (routing 1.121ns, distribution 0.779ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.867    10.088    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X89Y111        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y111        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    10.166 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/Q
                         net (fo=2, routed)           0.489    10.655    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X89Y112        LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.143    10.798 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.425    11.223    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[30]
    SLICE_X89Y113        SRL16E                                       r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.900     3.606    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X89Y113        SRL16E                                       r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][2]_srl3/CLK

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.064ns  (logic 0.428ns (40.229%)  route 0.636ns (59.771%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -6.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.586ns
    Source Clock Delay      (SCD):    10.157ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.936ns (routing 1.029ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.881ns (routing 1.121ns, distribution 0.760ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.936    10.157    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X93Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y115        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080    10.237 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/Q
                         net (fo=2, routed)           0.146    10.383    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X93Y115        LUT5 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135    10.518 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.451    10.969    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[25]
    SLICE_X88Y113        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149    11.118 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__82/O
                         net (fo=1, routed)           0.009    11.127    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7/I1143_out
    SLICE_X88Y113        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.064    11.191 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.030    11.221    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/of_instr_ii_36
    SLICE_X88Y113        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.881     3.586    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Clk
    SLICE_X88Y113        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.125ns  (logic 0.366ns (32.540%)  route 0.759ns (67.460%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -6.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.607ns
    Source Clock Delay      (SCD):    10.086ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.865ns (routing 1.029ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.901ns (routing 1.121ns, distribution 0.780ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.865    10.086    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X89Y111        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y111        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    10.165 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/Q
                         net (fo=2, routed)           0.320    10.485    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X89Y111        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.137    10.622 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.221    10.843    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native_3[1]
    SLICE_X89Y112        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150    10.993 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/ibuffer_reg[2][32]_srl3_i_1/O
                         net (fo=1, routed)           0.218    11.211    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[10]
    SLICE_X89Y115        SRL16E                                       r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.901     3.607    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X89Y115        SRL16E                                       r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.012ns (routing 0.554ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.292ns (routing 0.744ns, distribution 0.548ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.012     2.694    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X84Y112        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y112        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.733 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.079     2.812    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X84Y112        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.292     1.888    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X84Y112        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.073ns (routing 0.554ns, distribution 0.519ns)
  Clock Net Delay (Destination): 1.362ns (routing 0.744ns, distribution 0.618ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.073     2.755    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X91Y135        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y135        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.794 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.065     2.859    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_rst
    SLICE_X91Y135        FDCE                                         f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.362     1.958    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X91Y135        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.038ns (31.933%)  route 0.081ns (68.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.078ns (routing 0.554ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.744ns, distribution 0.625ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.078     2.760    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X92Y133        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y133        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.798 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.081     2.879    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X92Y133        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.369     1.965    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X92Y133        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][41]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.074ns (30.786%)  route 0.166ns (69.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    2.696ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.014ns (routing 0.554ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.324ns (routing 0.744ns, distribution 0.580ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.014     2.696    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X88Y110        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.735 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/Q
                         net (fo=2, routed)           0.071     2.806    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X88Y110        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.035     2.841 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.095     2.936    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[1]
    SLICE_X89Y114        SRL16E                                       r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][41]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.324     1.920    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X89Y114        SRL16E                                       r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][41]_srl3/CLK

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][27]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.075ns (33.751%)  route 0.147ns (66.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.054ns (routing 0.554ns, distribution 0.500ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.744ns, distribution 0.620ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.054     2.736    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X91Y114        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y114        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.776 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/Q
                         net (fo=2, routed)           0.066     2.842    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X91Y114        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.035     2.877 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.081     2.958    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[15]
    SLICE_X90Y115        SRL16E                                       r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][27]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.364     1.960    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X90Y115        SRL16E                                       r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][27]_srl3/CLK

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.113ns (41.727%)  route 0.158ns (58.273%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    2.696ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.014ns (routing 0.554ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.297ns (routing 0.744ns, distribution 0.553ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.014     2.696    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X88Y110        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.736 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/Q
                         net (fo=2, routed)           0.076     2.812    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X88Y110        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.048     2.860 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.068     2.928    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[28]
    SLICE_X88Y112        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     2.943 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__139/O
                         net (fo=1, routed)           0.007     2.950    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7/I0157_out
    SLICE_X88Y112        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.010     2.960 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.007     2.967    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/of_instr_ii_39
    SLICE_X88Y112        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.297     1.894    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Clk
    SLICE_X88Y112        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][18]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.074ns (27.338%)  route 0.197ns (72.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.018ns (routing 0.554ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.744ns, distribution 0.620ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.018     2.700    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X89Y111        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y111        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.739 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/Q
                         net (fo=2, routed)           0.071     2.810    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X89Y112        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.035     2.845 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.126     2.970    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[2]
    SLICE_X90Y115        SRL16E                                       r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][18]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.364     1.960    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X90Y115        SRL16E                                       r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][18]_srl3/CLK

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][21]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.074ns (31.350%)  route 0.162ns (68.650%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.055ns (routing 0.554ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.744ns, distribution 0.620ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.055     2.737    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X90Y112        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y112        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     2.776 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/Q
                         net (fo=2, routed)           0.069     2.845    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X90Y112        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.035     2.880 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.093     2.973    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[21]
    SLICE_X90Y115        SRL16E                                       r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][21]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.364     1.960    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X90Y115        SRL16E                                       r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][21]_srl3/CLK

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.107ns (44.990%)  route 0.131ns (55.010%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.054ns (routing 0.554ns, distribution 0.500ns)
  Clock Net Delay (Destination): 1.334ns (routing 0.744ns, distribution 0.590ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.054     2.736    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X91Y114        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y114        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.776 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/Q
                         net (fo=2, routed)           0.066     2.842    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X91Y114        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.035     2.877 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.050     2.926    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[14]
    SLICE_X91Y115        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.022     2.948 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__71/O
                         net (fo=1, routed)           0.008     2.956    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7/I159_out
    SLICE_X91Y115        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.010     2.966 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.007     2.973    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/of_instr_ii_15
    SLICE_X91Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.334     1.930    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Clk
    SLICE_X91Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.097ns (40.962%)  route 0.140ns (59.038%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.056ns (routing 0.554ns, distribution 0.502ns)
  Clock Net Delay (Destination): 1.347ns (routing 0.744ns, distribution 0.603ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Main_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.056     2.738    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X90Y119        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.776 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/Q
                         net (fo=2, routed)           0.070     2.846    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X90Y119        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.035     2.881 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.054     2.934    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[12]
    SLICE_X90Y117        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.014     2.948 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__69/O
                         net (fo=1, routed)           0.009     2.957    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7/I151_out
    SLICE_X90Y117        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.010     2.967 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.007     2.974    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/of_instr_ii_13
    SLICE_X90Y117        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.347     1.944    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Clk
    SLICE_X90Y117        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Using_FPGA.Native/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_Main_BD_clk_wiz_1_0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.842ns  (logic 0.176ns (20.903%)  route 0.666ns (79.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.610ns
    Source Clock Delay      (SCD):    10.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.548ns (routing 1.684ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.905ns (routing 1.121ns, distribution 0.784ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.962     8.062    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.090 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.548    10.638    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y137        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079    10.717 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=1, routed)           0.516    11.233    Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X85Y142        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    11.330 r  Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.150    11.480    Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X85Y142        FDRE                                         r  Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.905     3.610    Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X85Y142        FDRE                                         r  Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.845ns  (logic 0.596ns (32.296%)  route 1.249ns (67.704%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -7.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.576ns
    Source Clock Delay      (SCD):    10.585ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.495ns (routing 1.684ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.871ns (routing 1.121ns, distribution 0.750ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.962     8.062    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.090 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.495    10.585    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y115        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    10.661 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.420    11.081    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X90Y125        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.153    11.234 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    11.260    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X90Y126        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.059    11.319 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=2, routed)           0.241    11.560    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X90Y118        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039    11.599 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.194    11.793    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X89Y117        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    11.916 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.318    12.234    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X87Y115        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146    12.380 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.050    12.430    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1_n_0
    SLICE_X87Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.871     3.576    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X87Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.785ns  (logic 0.500ns (28.005%)  route 1.285ns (71.995%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -7.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.576ns
    Source Clock Delay      (SCD):    10.585ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.495ns (routing 1.684ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.871ns (routing 1.121ns, distribution 0.750ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.962     8.062    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.090 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.495    10.585    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y115        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    10.661 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.420    11.081    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X90Y125        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.153    11.234 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    11.260    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X90Y126        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.059    11.319 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=2, routed)           0.241    11.560    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X90Y118        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039    11.599 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.194    11.793    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X89Y117        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    11.916 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.355    12.271    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X87Y115        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050    12.321 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.049    12.370    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X87Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.871     3.576    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X87Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.833ns  (logic 0.265ns (31.816%)  route 0.568ns (68.185%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -6.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.697ns
    Source Clock Delay      (SCD):    10.585ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.495ns (routing 1.684ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.991ns (routing 1.121ns, distribution 0.870ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.962     8.062    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.090 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.495    10.585    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y115        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    10.661 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.318    10.979    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X93Y126        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037    11.016 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_2/O
                         net (fo=1, routed)           0.192    11.208    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_instr_fetch_nohalt124_out__0
    SLICE_X93Y126        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152    11.360 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1/O
                         net (fo=1, routed)           0.058    11.418    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1_n_0
    SLICE_X93Y126        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.991     3.697    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X93Y126        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.758ns  (logic 0.288ns (37.980%)  route 0.470ns (62.020%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -6.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    10.585ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.495ns (routing 1.684ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.983ns (routing 1.121ns, distribution 0.862ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.962     8.062    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.090 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.495    10.585    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y115        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    10.661 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.420    11.081    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X90Y125        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.153    11.234 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    11.260    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X90Y126        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.059    11.319 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=2, routed)           0.024    11.343    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X90Y126        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.983     3.688    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X90Y126        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.613ns  (logic 0.113ns (18.434%)  route 0.500ns (81.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.620ns
    Source Clock Delay      (SCD):    10.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.548ns (routing 1.684ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.915ns (routing 1.121ns, distribution 0.794ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.962     8.062    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.090 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.548    10.638    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y137        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    10.716 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=1, routed)           0.399    11.115    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X85Y139        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035    11.150 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.101    11.251    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X85Y139        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.915     3.620    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X85Y139        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.637ns  (logic 0.213ns (33.460%)  route 0.424ns (66.540%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -6.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.697ns
    Source Clock Delay      (SCD):    10.585ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.495ns (routing 1.684ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.991ns (routing 1.121ns, distribution 0.870ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.962     8.062    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.090 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.495    10.585    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y115        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    10.661 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.317    10.978    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X93Y126        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037    11.015 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.048    11.063    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X93Y126        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100    11.163 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1/O
                         net (fo=1, routed)           0.059    11.222    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1_n_0
    SLICE_X93Y126        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.991     3.697    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X93Y126        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.578ns  (logic 0.150ns (25.970%)  route 0.428ns (74.030%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -6.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.697ns
    Source Clock Delay      (SCD):    10.585ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.495ns (routing 1.684ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.991ns (routing 1.121ns, distribution 0.870ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.962     8.062    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.090 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.495    10.585    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y115        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    10.661 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.317    10.978    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X93Y126        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037    11.015 f  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.044    11.059    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X93Y126        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037    11.096 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1/O
                         net (fo=1, routed)           0.067    11.163    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1_n_0
    SLICE_X93Y126        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.991     3.697    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X93Y126        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.517ns  (logic 0.176ns (34.043%)  route 0.341ns (65.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.640ns
    Source Clock Delay      (SCD):    10.585ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.495ns (routing 1.684ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.934ns (routing 1.121ns, distribution 0.813ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.962     8.062    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.090 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.495    10.585    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y115        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    10.664 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.311    10.975    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X92Y115        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.097    11.072 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_2/O
                         net (fo=1, routed)           0.030    11.102    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_2_n_0
    SLICE_X92Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.934     3.640    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X92Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.318ns  (logic 0.079ns (24.843%)  route 0.239ns (75.157%))
  Logic Levels:           0  
  Clock Path Skew:        -6.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.682ns
    Source Clock Delay      (SCD):    10.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.541ns (routing 1.684ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.976ns (routing 1.121ns, distribution 0.855ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.962     8.062    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.090 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          2.541    10.631    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X90Y132        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y132        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    10.710 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.239    10.949    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X90Y132        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.976     3.682    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X90Y132        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.079ns (21.467%)  route 0.289ns (78.533%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    3.417ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.388ns (routing 0.910ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.744ns, distribution 0.576ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.547     2.012    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.029 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.388     3.417    Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y137        FDRE                                         r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y137        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     3.456 r  Main_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=1, routed)           0.240     3.696    Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X85Y142        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.040     3.736 r  Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.049     3.785    Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X85Y142        FDRE                                         r  Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.320     1.917    Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X85Y142        FDRE                                         r  Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        -1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    3.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.363ns (routing 0.910ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.334ns (routing 0.744ns, distribution 0.590ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.547     2.012    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.029 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.363     3.392    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X91Y115        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y115        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.431 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.079     3.510    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X91Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.334     1.930    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X91Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.087ns (69.600%)  route 0.038ns (30.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    3.391ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.362ns (routing 0.910ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.744ns, distribution 0.597ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.547     2.012    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.029 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.362     3.391    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y115        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     3.428 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.030     3.458    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X92Y115        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.050     3.508 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.008     3.516    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1_n_0
    SLICE_X92Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.341     1.937    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X92Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.131ns  (logic 0.038ns (29.008%)  route 0.093ns (70.992%))
  Logic Levels:           0  
  Clock Path Skew:        -1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    3.391ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.362ns (routing 0.910ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.744ns, distribution 0.597ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.547     2.012    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.029 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.362     3.391    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y117        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y117        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.429 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.093     3.522    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X92Y117        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.341     1.937    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X92Y117        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        -1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    3.416ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.387ns (routing 0.910ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.744ns, distribution 0.632ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.547     2.012    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.029 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.387     3.416    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X94Y128        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y128        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.455 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.074     3.529    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X94Y128        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.376     1.973    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X94Y128        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.038ns (30.645%)  route 0.086ns (69.355%))
  Logic Levels:           0  
  Clock Path Skew:        -1.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.386ns (routing 0.910ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.368ns (routing 0.744ns, distribution 0.624ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.547     2.012    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.029 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.386     3.415    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X90Y132        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y132        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.453 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.086     3.539    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X90Y132        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.368     1.964    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X90Y132        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.126ns  (logic 0.039ns (30.952%)  route 0.087ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        -1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.385ns (routing 0.910ns, distribution 0.475ns)
  Clock Net Delay (Destination): 1.381ns (routing 0.744ns, distribution 0.637ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.547     2.012    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.029 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.385     3.414    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X94Y126        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y126        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     3.453 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.087     3.540    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X93Y128        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.381     1.978    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X93Y128        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        -1.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.386ns (routing 0.910ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.368ns (routing 0.744ns, distribution 0.624ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.547     2.012    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.029 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.386     3.415    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X90Y132        FDCE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y132        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.454 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.099     3.553    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X90Y132        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.368     1.964    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X90Y132        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.061ns (36.091%)  route 0.108ns (63.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    3.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.363ns (routing 0.910ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.744ns, distribution 0.557ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.547     2.012    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.029 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.363     3.392    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X90Y118        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y118        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.430 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=2, routed)           0.087     3.517    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_reg
    SLICE_X89Y117        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     3.540 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_1/O
                         net (fo=1, routed)           0.021     3.561    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg_0
    SLICE_X89Y117        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.301     1.898    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X89Y117        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/C

Slack:                    inf
  Source:                 Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.076ns (34.545%)  route 0.144ns (65.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    3.391ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.362ns (routing 0.910ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.744ns, distribution 0.597ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.547     2.012    Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.029 r  Main_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.362     3.391    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y115        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.430 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.135     3.565    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X92Y115        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.037     3.602 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_2/O
                         net (fo=1, routed)           0.009     3.611    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_2_n_0
    SLICE_X92Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.341     1.937    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X92Y115        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Main_BD_clk_wiz_1_0
  To Clock:  clk_out1_Main_BD_clk_wiz_1_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Main_BD_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.322ns  (logic 0.176ns (54.658%)  route 0.146ns (45.342%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.620ns
    Source Clock Delay      (SCD):    3.319ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.157ns (routing 1.229ns, distribution 0.928ns)
  Clock Net Delay (Destination): 1.915ns (routing 1.121ns, distribution 0.794ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.157     3.319    Main_BD_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X85Y139        FDRE                                         r  Main_BD_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y139        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.398 r  Main_BD_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.045     3.443    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X85Y139        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     3.540 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.101     3.641    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X85Y139        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.915     3.620    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X85Y139        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Main_BD_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.135ns  (logic 0.079ns (58.519%)  route 0.056ns (41.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.176ns (routing 0.668ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.744ns, distribution 0.586ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.176     2.120    Main_BD_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X85Y139        FDRE                                         r  Main_BD_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y139        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.159 r  Main_BD_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.025     2.184    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X85Y139        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     2.224 r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.031     2.255    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X85Y139        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.330     1.927    Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X85Y139        FDRE                                         r  Main_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Main_BD_clk_wiz_1_0
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Main_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            rs232_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.700ns  (logic 2.855ns (60.743%)  route 1.845ns (39.257%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.170ns (routing 1.229ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.170     3.332    Main_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X82Y141        FDSE                                         r  Main_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y141        FDSE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.411 r  Main_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.845     5.256    rs232_uart_txd_OBUF
    W13                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.776     8.032 r  rs232_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     8.032    rs232_uart_txd
    W13                                                               r  rs232_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            led_8bits_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.558ns  (logic 3.128ns (68.624%)  route 1.430ns (31.376%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.147ns (routing 1.229ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.147     3.310    Main_BD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X81Y140        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y140        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.389 r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.430     4.819    lopt_1
    D9                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.049     7.867 r  led_8bits_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.867    led_8bits_tri_o[1]
    D9                                                                r  led_8bits_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            led_8bits_tri_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.529ns  (logic 3.120ns (68.887%)  route 1.409ns (31.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.140ns (routing 1.229ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.140     3.303    Main_BD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X80Y140        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y140        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.382 r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.409     4.791    lopt_5
    F10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.041     7.831 r  led_8bits_tri_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.831    led_8bits_tri_o[5]
    F10                                                               r  led_8bits_tri_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            led_8bits_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.528ns  (logic 3.131ns (69.151%)  route 1.397ns (30.849%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.140ns (routing 1.229ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.140     3.303    Main_BD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X80Y140        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y140        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.382 r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.397     4.779    lopt
    C9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.052     7.831 r  led_8bits_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.831    led_8bits_tri_o[0]
    C9                                                                r  led_8bits_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            led_8bits_tri_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.517ns  (logic 3.113ns (68.920%)  route 1.404ns (31.080%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.140ns (routing 1.229ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.140     3.303    Main_BD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X80Y140        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y140        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.382 r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.404     4.786    lopt_3
    E11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.034     7.820 r  led_8bits_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.820    led_8bits_tri_o[3]
    E11                                                               r  led_8bits_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            led_8bits_tri_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.478ns  (logic 3.115ns (69.559%)  route 1.363ns (30.441%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.140ns (routing 1.229ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.140     3.303    Main_BD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X80Y140        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y140        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.382 r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.363     4.745    lopt_2
    E10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.036     7.780 r  led_8bits_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.780    led_8bits_tri_o[2]
    E10                                                               r  led_8bits_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            led_8bits_tri_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.415ns  (logic 3.114ns (70.535%)  route 1.301ns (29.465%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.141ns (routing 1.229ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.141     3.304    Main_BD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X80Y139        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y139        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.384 r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.301     4.685    lopt_7
    G10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.034     7.719 r  led_8bits_tri_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.719    led_8bits_tri_o[7]
    G10                                                               r  led_8bits_tri_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            led_8bits_tri_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.390ns  (logic 3.123ns (71.139%)  route 1.267ns (28.861%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.140ns (routing 1.229ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.140     3.303    Main_BD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X80Y140        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y140        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.384 r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.267     4.651    lopt_4
    F9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.042     7.693 r  led_8bits_tri_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.693    led_8bits_tri_o[4]
    F9                                                                r  led_8bits_tri_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            led_8bits_tri_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.372ns  (logic 3.115ns (71.250%)  route 1.257ns (28.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.141ns (routing 1.229ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        2.141     3.304    Main_BD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X80Y139        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y139        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.385 r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.257     4.642    lopt_6
    G9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.034     7.676 r  led_8bits_tri_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.676    led_8bits_tri_o[6]
    G9                                                                r  led_8bits_tri_o[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            led_8bits_tri_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.234ns  (logic 1.621ns (72.561%)  route 0.613ns (27.439%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.171ns (routing 0.668ns, distribution 0.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.171     2.114    Main_BD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X80Y139        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y139        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     2.154 r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.613     2.767    lopt_6
    G9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.581     4.348 r  led_8bits_tri_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.348    led_8bits_tri_o[6]
    G9                                                                r  led_8bits_tri_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            led_8bits_tri_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.629ns (72.527%)  route 0.617ns (27.473%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.171ns (routing 0.668ns, distribution 0.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.171     2.114    Main_BD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X80Y140        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y140        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.154 r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.617     2.771    lopt_4
    F9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.589     4.360 r  led_8bits_tri_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.360    led_8bits_tri_o[4]
    F9                                                                r  led_8bits_tri_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            led_8bits_tri_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.621ns (70.978%)  route 0.663ns (29.022%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.171ns (routing 0.668ns, distribution 0.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.171     2.114    Main_BD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X80Y140        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y140        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.153 r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.663     2.816    lopt_2
    E10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.582     4.399 r  led_8bits_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.399    led_8bits_tri_o[2]
    E10                                                               r  led_8bits_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            led_8bits_tri_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.295ns  (logic 1.620ns (70.593%)  route 0.675ns (29.407%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.171ns (routing 0.668ns, distribution 0.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.171     2.114    Main_BD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X80Y139        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y139        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.153 r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.675     2.828    lopt_7
    G10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.581     4.409 r  led_8bits_tri_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.409    led_8bits_tri_o[7]
    G10                                                               r  led_8bits_tri_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            led_8bits_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.322ns  (logic 1.638ns (70.546%)  route 0.684ns (29.454%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.171ns (routing 0.668ns, distribution 0.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.171     2.114    Main_BD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X80Y140        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y140        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.153 r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.684     2.837    lopt
    C9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.599     4.436 r  led_8bits_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.436    led_8bits_tri_o[0]
    C9                                                                r  led_8bits_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            led_8bits_tri_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.336ns  (logic 1.627ns (69.643%)  route 0.709ns (30.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.171ns (routing 0.668ns, distribution 0.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.171     2.114    Main_BD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X80Y140        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y140        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.153 r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.709     2.862    lopt_5
    F10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.588     4.450 r  led_8bits_tri_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.450    led_8bits_tri_o[5]
    F10                                                               r  led_8bits_tri_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            led_8bits_tri_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.620ns (69.147%)  route 0.723ns (30.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.171ns (routing 0.668ns, distribution 0.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.171     2.114    Main_BD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X80Y140        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y140        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.153 r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.723     2.876    lopt_3
    E11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.581     4.457 r  led_8bits_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.457    led_8bits_tri_o[3]
    E11                                                               r  led_8bits_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            led_8bits_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.391ns  (logic 1.635ns (68.388%)  route 0.756ns (31.612%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.174ns (routing 0.668ns, distribution 0.506ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.174     2.117    Main_BD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X81Y140        FDRE                                         r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y140        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     2.157 r  Main_BD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.756     2.913    lopt_1
    D9                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.595     4.509 r  led_8bits_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.509    led_8bits_tri_o[1]
    D9                                                                r  led_8bits_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Main_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            rs232_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.391ns  (logic 1.472ns (61.566%)  route 0.919ns (38.434%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.181ns (routing 0.668ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.181     2.124    Main_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X82Y141        FDSE                                         r  Main_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y141        FDSE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     2.164 r  Main_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           0.919     3.083    rs232_uart_txd_OBUF
    W13                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.432     4.515 r  rs232_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     4.515    rs232_uart_txd
    W13                                                               r  rs232_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_Main_BD_clk_wiz_1_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_Main_BD_clk_wiz_1_0'  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            USER_SMA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.721ns  (logic 0.826ns (30.349%)  route 1.895ns (69.651%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Main_BD_clk_wiz_1_0 fall edge)
                                                      4.999     4.999 f  
    K22                                               0.000     4.999 f  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     5.099    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     5.569 f  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.619    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.619 f  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     6.016    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     5.889 f  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     6.140    Main_BD_i/clk_wiz_1/inst/clk_out2_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.168 f  Main_BD_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.644     7.812    USER_SMA_OBUF
    K25                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.798     8.610 f  USER_SMA_OBUF_inst/O
                         net (fo=0)                   0.000     8.610    USER_SMA
    K25                                                               f  USER_SMA (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_Main_BD_clk_wiz_1_0'  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            USER_SMA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.329ns  (logic 0.389ns (29.260%)  route 0.940ns (70.740%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.781 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.930    Main_BD_i/clk_wiz_1/inst/clk_out2_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.947 r  Main_BD_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.791     1.738    USER_SMA_OBUF
    K25                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.372     2.109 r  USER_SMA_OBUF_inst/O
                         net (fo=0)                   0.000     2.109    USER_SMA
    K25                                                               r  USER_SMA (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_Main_BD_clk_wiz_1_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.832ns  (logic 0.036ns (1.965%)  route 1.796ns (98.035%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.904ns (routing 1.121ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y2            MMCME4_ADV                   0.000     0.000 f  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/LOCKED
                         net (fo=1, routed)           1.747     1.747    Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X85Y143        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     1.783 r  Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.049     1.832    Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X85Y143        FDRE                                         r  Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.904     3.609    Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X85Y143        FDRE                                         r  Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_BD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.015ns (1.654%)  route 0.892ns (98.346%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.319ns (routing 0.744ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y2            MMCME4_ADV                   0.000     0.000 f  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/LOCKED
                         net (fo=1, routed)           0.877     0.877    Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X85Y143        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     0.892 r  Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.015     0.907    Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X85Y143        FDRE                                         r  Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Main_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Main_BD_i/clk_wiz_1/inst/clk_in1_Main_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Main_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Main_BD_i/clk_wiz_1/inst/clk_out1_Main_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Main_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=1423, routed)        1.319     1.916    Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X85Y143        FDRE                                         r  Main_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C





