100 ^WTzTCo;3Z;af48lP[z9e3
I21@3:QDLH23YUZQDO]H6A0
R1
R2
R299
R300
R301
R3
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R0
n@s@d@f@f@s@s@r@x1
vSDFFSSRX2
R169
!i10b 1
!s100 5eC?9k??j;<hYkDfSNcfe2
I:^SXVB=94;O0ETamc^Wa>1
R1
R2
R303
R304
R305
R3
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R0
n@s@d@f@f@s@s@r@x2
vSDFFX1
R169
!i10b 1
!s100 Mc?cHi0[:HR^4fAe6cCd62
IKFDeQKXYkoOGJR`323Q5N1
R1
R2
R306
R307
R308
R3
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R0
n@s@d@f@f@x1
vSDFFX2
R169
!i10b 1
!s100 O2jMd2YiC9G=S:Vek^QBd1
IZF]Ab4T_X<CRRPXOGSU1i3
R1
R2
R309
R310
R311
R3
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R0
n@s@d@f@f@x2
vTNBUFFHX1
R169
!i10b 1
!s100 7BVlcWKfANB56`HoWz^RQ3
Ic`FSLaEfBJdAbP0MEJnS@1
R1
R2
Z312 w1213165115
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX1.v
R3
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R0
n@t@n@b@u@f@f@h@x1
vTNBUFFHX16
R169
!i10b 1
!s100 SW>j@TSVK[K01Pg[o27K`3
I`_F6;LNCW?6HfM:Y<jb=20
R1
R2
w1213165114
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX16.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX16.v
R3
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R0
n@t@n@b@u@f@f@h@x16
vTNBUFFHX2
R169
!i10b 1
!s100 gfGMRAhYKHZ3MZhhI[6ef0
IO0O<QQ[l2zR^XTm19e:iF1
R1
R2
R312
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX2.v
R3
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R0
n@t@n@b@u@f@f@h@x2
vTNBUFFHX32
R169
!i10b 1
!s100 PX9a?C5>[^1B;FX[PVZF80
I;[fSglG=X@=XQfjMNjg=`3
R1
R2
Z313 w1213165116
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX32.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX32.v
R3
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R0
n@t@n@b@u@f@f@h@x32
vTNBUFFHX4
R169
!i10b 1
!s100 U1kNk@^Wki4A7;lQ>FFB[0
I]<CViha?@GFFhRTR_1KW_3
R1
R2
R313
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX4.v
R3
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R0
n@t@n@b@u@f@f@h@x4
vTNBUFFHX8
R169
!i10b 1
!s100 dY1KQR?zBRMnB3FO7^`LK1
IQ:TOO6iI^CHaPlj:aVaAH0
R1
R2
Z314 w1213165117
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX8.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX8.v
R3
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R0
n@t@n@b@u@f@f@h@x8
vXNOR2X1
R169
!i10b 1
!s100 658zOePX0JJXZV8;=Xz9I1
IDRK=WdOo5[L716D9g6a4E0
R1
R2
R314
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR2X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR2X1.v
R3
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R0
n@x@n@o@r2@x1
vXNOR2X2
R169
!i10b 1
!s100 ^Fh:J1da3NaAn[V`Y:2bO2
ICVXOK2@eb`Ig[MDCCS`IW2
R1
R2
w1213165118
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR2X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR2X2.v
R3
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R0
n@x@n@o@r2@x2
vXNOR3X1
R169
!i10b 1
!s100 6YRnX<TLM[Rc]We<C4dKh0
IcCG@<HW<bP7ZOcB5SZ40L0
R1
R2
Z315 w1213165119
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR3X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR3X1.v
R3
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R0
n@x@n@o@r3@x1
vXNOR3X2
R169
!i10b 1
!s100 @7aECCc:KVa1i?abd]NBX0
I@f^Lz^3SJ73T2@V6fibhU3
R1
R2
R315
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR3X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR3X2.v
R3
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R0
n@x@n@o@r3@x2
vXOR2X1
R1
r1
!s85 0
31
!i10b 1
!s100 RZH7D9AcRJe@5I;Mj7k6h1
I`JBmIgeIg27Cjk[hY2U`41
R2
Z316 w1213165120
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR2X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR2X1.v
R3
R4
R5
R6
R7
!i113 0
R8
R0
n@x@o@r2@x1
vXOR2X2
R169
!i10b 1
!s100 ?PH[gEge[YEm1RjHOn9_F0
IRQG2mdWVzS6jdU30c5]1X3
R1
R2
R316
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR2X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR2X2.v
R3
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R0
n@x@o@r2@x2
vXOR3X1
R1
r1
!s85 0
31
!i10b 1
!s100 DS6P;AATdK6jPRMXenP5^2
I]NOo2TMmfanDE4fVB^@GP2
R2
Z317 w1213165121
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR3X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR3X1.v
R3
R4
R5
R6
R7
!i113 0
R8
R0
n@x@o@r3@x1
vXOR3X2
R169
!i10b 1
!s100 ?9L^;OCncf2]`kjL7XbbO1
ISVQoMA[Z;CKKA3K2TdM_=2
R1
R2
R317
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR3X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR3X2.v
R3
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R0
n@x@o@r3@x2
