

================================================================
== Vivado HLS Report for 'Merge'
================================================================
* Date:           Fri Jul 31 10:05:15 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        gray_filter
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.802|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    1|  385441|    1|  385441|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+--------+----------+-----------+-----------+---------+----------+
        |               |    Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   | min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+-----+--------+----------+-----------+-----------+---------+----------+
        |- loop_height  |    0|  385440|  3 ~ 803 |          -|          -| 0 ~ 480 |    no    |
        | + loop_width  |    0|     800|         2|          1|          1| 0 ~ 800 |    yes   |
        +---------------+-----+--------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     95|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     49|
|Register         |        -|      -|     169|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     169|    144|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_291_p2                     |     +    |      0|  0|  32|          32|           1|
    |j_V_fu_302_p2                     |     +    |      0|  0|  32|          32|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   1|           1|           1|
    |exitcond5_i_fu_286_p2             |   icmp   |      0|  0|  12|          32|          32|
    |exitcond_i_fu_297_p2              |   icmp   |      0|  0|  12|          32|          32|
    |ap_block_state1                   |    or    |      0|  0|   1|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   1|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  95|         134|          72|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |   4|          5|    1|          5|
    |ap_done                    |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   3|          3|    1|          3|
    |dst_cols_V_blk_n           |   3|          2|    1|          2|
    |dst_cols_V_out_blk_n       |   3|          2|    1|          2|
    |dst_data_stream_0_V_blk_n  |   3|          2|    1|          2|
    |dst_data_stream_1_V_blk_n  |   3|          2|    1|          2|
    |dst_data_stream_2_V_blk_n  |   3|          2|    1|          2|
    |dst_rows_V_blk_n           |   3|          2|    1|          2|
    |dst_rows_V_out_blk_n       |   3|          2|    1|          2|
    |real_start                 |   3|          2|    1|          2|
    |src0_data_stream_V_blk_n   |   3|          2|    1|          2|
    |src1_data_stream_V_blk_n   |   3|          2|    1|          2|
    |src2_data_stream_V_blk_n   |   3|          2|    1|          2|
    |t_V_2_reg_267              |   3|          2|   32|         64|
    |t_V_reg_256                |   3|          2|   32|         64|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  49|         36|   78|        160|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |cols_V_reg_313           |  32|   0|   32|          0|
    |exitcond_i_reg_327       |   1|   0|    1|          0|
    |i_V_reg_322              |  32|   0|   32|          0|
    |rows_V_reg_308           |  32|   0|   32|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |t_V_2_reg_267            |  32|   0|   32|          0|
    |t_V_reg_256              |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 169|   0|  169|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |        Merge        | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |        Merge        | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |        Merge        | return value |
|start_full_n                |  in |    1| ap_ctrl_hs |        Merge        | return value |
|ap_done                     | out |    1| ap_ctrl_hs |        Merge        | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |        Merge        | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |        Merge        | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |        Merge        | return value |
|start_out                   | out |    1| ap_ctrl_hs |        Merge        | return value |
|start_write                 | out |    1| ap_ctrl_hs |        Merge        | return value |
|src0_data_stream_V_dout     |  in |    8|   ap_fifo  |  src0_data_stream_V |    pointer   |
|src0_data_stream_V_empty_n  |  in |    1|   ap_fifo  |  src0_data_stream_V |    pointer   |
|src0_data_stream_V_read     | out |    1|   ap_fifo  |  src0_data_stream_V |    pointer   |
|src1_data_stream_V_dout     |  in |    8|   ap_fifo  |  src1_data_stream_V |    pointer   |
|src1_data_stream_V_empty_n  |  in |    1|   ap_fifo  |  src1_data_stream_V |    pointer   |
|src1_data_stream_V_read     | out |    1|   ap_fifo  |  src1_data_stream_V |    pointer   |
|src2_data_stream_V_dout     |  in |    8|   ap_fifo  |  src2_data_stream_V |    pointer   |
|src2_data_stream_V_empty_n  |  in |    1|   ap_fifo  |  src2_data_stream_V |    pointer   |
|src2_data_stream_V_read     | out |    1|   ap_fifo  |  src2_data_stream_V |    pointer   |
|dst_rows_V_dout             |  in |   10|   ap_fifo  |      dst_rows_V     |    pointer   |
|dst_rows_V_empty_n          |  in |    1|   ap_fifo  |      dst_rows_V     |    pointer   |
|dst_rows_V_read             | out |    1|   ap_fifo  |      dst_rows_V     |    pointer   |
|dst_cols_V_dout             |  in |   11|   ap_fifo  |      dst_cols_V     |    pointer   |
|dst_cols_V_empty_n          |  in |    1|   ap_fifo  |      dst_cols_V     |    pointer   |
|dst_cols_V_read             | out |    1|   ap_fifo  |      dst_cols_V     |    pointer   |
|dst_data_stream_0_V_din     | out |    8|   ap_fifo  | dst_data_stream_0_V |    pointer   |
|dst_data_stream_0_V_full_n  |  in |    1|   ap_fifo  | dst_data_stream_0_V |    pointer   |
|dst_data_stream_0_V_write   | out |    1|   ap_fifo  | dst_data_stream_0_V |    pointer   |
|dst_data_stream_1_V_din     | out |    8|   ap_fifo  | dst_data_stream_1_V |    pointer   |
|dst_data_stream_1_V_full_n  |  in |    1|   ap_fifo  | dst_data_stream_1_V |    pointer   |
|dst_data_stream_1_V_write   | out |    1|   ap_fifo  | dst_data_stream_1_V |    pointer   |
|dst_data_stream_2_V_din     | out |    8|   ap_fifo  | dst_data_stream_2_V |    pointer   |
|dst_data_stream_2_V_full_n  |  in |    1|   ap_fifo  | dst_data_stream_2_V |    pointer   |
|dst_data_stream_2_V_write   | out |    1|   ap_fifo  | dst_data_stream_2_V |    pointer   |
|dst_rows_V_out_din          | out |   10|   ap_fifo  |    dst_rows_V_out   |    pointer   |
|dst_rows_V_out_full_n       |  in |    1|   ap_fifo  |    dst_rows_V_out   |    pointer   |
|dst_rows_V_out_write        | out |    1|   ap_fifo  |    dst_rows_V_out   |    pointer   |
|dst_cols_V_out_din          | out |   11|   ap_fifo  |    dst_cols_V_out   |    pointer   |
|dst_cols_V_out_full_n       |  in |    1|   ap_fifo  |    dst_cols_V_out   |    pointer   |
|dst_cols_V_out_write        | out |    1|   ap_fifo  |    dst_cols_V_out   |    pointer   |
+----------------------------+-----+-----+------------+---------------------+--------------+

