/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Oct  4 15:18:00 2010
 *                 MD5 Checksum         bdf8d5080847df3bd92848d5b0a3a329
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_LEAP_L2_H__
#define BCHP_LEAP_L2_H__

/***************************************************************************
 *LEAP_L2 - L2 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_LEAP_L2_CPU_STATUS                  0x00080200 /* CPU interrupt Status Register */
#define BCHP_LEAP_L2_CPU_SET                     0x00080204 /* CPU interrupt Set Register */
#define BCHP_LEAP_L2_CPU_CLEAR                   0x00080208 /* CPU interrupt Clear Register */
#define BCHP_LEAP_L2_CPU_MASK_STATUS             0x0008020c /* CPU interrupt Mask Status Register */
#define BCHP_LEAP_L2_CPU_MASK_SET                0x00080210 /* CPU interrupt Mask Set Register */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR              0x00080214 /* CPU interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* LEAP_L2 :: CPU_STATUS :: reserved0 [31:21] */
#define BCHP_LEAP_L2_CPU_STATUS_reserved0_MASK                     0xffe00000
#define BCHP_LEAP_L2_CPU_STATUS_reserved0_SHIFT                    21

/* LEAP_L2 :: CPU_STATUS :: a2r_bad_size_INTR [20:20] */
#define BCHP_LEAP_L2_CPU_STATUS_a2r_bad_size_INTR_MASK             0x00100000
#define BCHP_LEAP_L2_CPU_STATUS_a2r_bad_size_INTR_SHIFT            20

/* LEAP_L2 :: CPU_STATUS :: a2r_timeout_INTR [19:19] */
#define BCHP_LEAP_L2_CPU_STATUS_a2r_timeout_INTR_MASK              0x00080000
#define BCHP_LEAP_L2_CPU_STATUS_a2r_timeout_INTR_SHIFT             19

/* LEAP_L2 :: CPU_STATUS :: download_INTR [18:18] */
#define BCHP_LEAP_L2_CPU_STATUS_download_INTR_MASK                 0x00040000
#define BCHP_LEAP_L2_CPU_STATUS_download_INTR_SHIFT                18

/* LEAP_L2 :: CPU_STATUS :: mbb_INTR [17:17] */
#define BCHP_LEAP_L2_CPU_STATUS_mbb_INTR_MASK                      0x00020000
#define BCHP_LEAP_L2_CPU_STATUS_mbb_INTR_SHIFT                     17

/* LEAP_L2 :: CPU_STATUS :: UART_MS_INTR [16:16] */
#define BCHP_LEAP_L2_CPU_STATUS_UART_MS_INTR_MASK                  0x00010000
#define BCHP_LEAP_L2_CPU_STATUS_UART_MS_INTR_SHIFT                 16

/* LEAP_L2 :: CPU_STATUS :: UART_RX_INTR [15:15] */
#define BCHP_LEAP_L2_CPU_STATUS_UART_RX_INTR_MASK                  0x00008000
#define BCHP_LEAP_L2_CPU_STATUS_UART_RX_INTR_SHIFT                 15

/* LEAP_L2 :: CPU_STATUS :: UART_TX_INTR [14:14] */
#define BCHP_LEAP_L2_CPU_STATUS_UART_TX_INTR_MASK                  0x00004000
#define BCHP_LEAP_L2_CPU_STATUS_UART_TX_INTR_SHIFT                 14

/* LEAP_L2 :: CPU_STATUS :: UART_RT_INTR [13:13] */
#define BCHP_LEAP_L2_CPU_STATUS_UART_RT_INTR_MASK                  0x00002000
#define BCHP_LEAP_L2_CPU_STATUS_UART_RT_INTR_SHIFT                 13

/* LEAP_L2 :: CPU_STATUS :: UART_ERR_INTR [12:12] */
#define BCHP_LEAP_L2_CPU_STATUS_UART_ERR_INTR_MASK                 0x00001000
#define BCHP_LEAP_L2_CPU_STATUS_UART_ERR_INTR_SHIFT                12

/* LEAP_L2 :: CPU_STATUS :: UART_INTR [11:11] */
#define BCHP_LEAP_L2_CPU_STATUS_UART_INTR_MASK                     0x00000800
#define BCHP_LEAP_L2_CPU_STATUS_UART_INTR_SHIFT                    11

/* LEAP_L2 :: CPU_STATUS :: CPU_SW1_INTR [10:10] */
#define BCHP_LEAP_L2_CPU_STATUS_CPU_SW1_INTR_MASK                  0x00000400
#define BCHP_LEAP_L2_CPU_STATUS_CPU_SW1_INTR_SHIFT                 10

/* LEAP_L2 :: CPU_STATUS :: CPU_SW0_INTR [09:09] */
#define BCHP_LEAP_L2_CPU_STATUS_CPU_SW0_INTR_MASK                  0x00000200
#define BCHP_LEAP_L2_CPU_STATUS_CPU_SW0_INTR_SHIFT                 9

/* LEAP_L2 :: CPU_STATUS :: HAB_INTR [08:08] */
#define BCHP_LEAP_L2_CPU_STATUS_HAB_INTR_MASK                      0x00000100
#define BCHP_LEAP_L2_CPU_STATUS_HAB_INTR_SHIFT                     8

/* LEAP_L2 :: CPU_STATUS :: TIMER7_INTR [07:07] */
#define BCHP_LEAP_L2_CPU_STATUS_TIMER7_INTR_MASK                   0x00000080
#define BCHP_LEAP_L2_CPU_STATUS_TIMER7_INTR_SHIFT                  7

/* LEAP_L2 :: CPU_STATUS :: TIMER6_INTR [06:06] */
#define BCHP_LEAP_L2_CPU_STATUS_TIMER6_INTR_MASK                   0x00000040
#define BCHP_LEAP_L2_CPU_STATUS_TIMER6_INTR_SHIFT                  6

/* LEAP_L2 :: CPU_STATUS :: TIMER5_INTR [05:05] */
#define BCHP_LEAP_L2_CPU_STATUS_TIMER5_INTR_MASK                   0x00000020
#define BCHP_LEAP_L2_CPU_STATUS_TIMER5_INTR_SHIFT                  5

/* LEAP_L2 :: CPU_STATUS :: TIMER4_INTR [04:04] */
#define BCHP_LEAP_L2_CPU_STATUS_TIMER4_INTR_MASK                   0x00000010
#define BCHP_LEAP_L2_CPU_STATUS_TIMER4_INTR_SHIFT                  4

/* LEAP_L2 :: CPU_STATUS :: TIMER3_INTR [03:03] */
#define BCHP_LEAP_L2_CPU_STATUS_TIMER3_INTR_MASK                   0x00000008
#define BCHP_LEAP_L2_CPU_STATUS_TIMER3_INTR_SHIFT                  3

/* LEAP_L2 :: CPU_STATUS :: TIMER2_INTR [02:02] */
#define BCHP_LEAP_L2_CPU_STATUS_TIMER2_INTR_MASK                   0x00000004
#define BCHP_LEAP_L2_CPU_STATUS_TIMER2_INTR_SHIFT                  2

/* LEAP_L2 :: CPU_STATUS :: TIMER1_INTR [01:01] */
#define BCHP_LEAP_L2_CPU_STATUS_TIMER1_INTR_MASK                   0x00000002
#define BCHP_LEAP_L2_CPU_STATUS_TIMER1_INTR_SHIFT                  1

/* LEAP_L2 :: CPU_STATUS :: TIMER0_INTR [00:00] */
#define BCHP_LEAP_L2_CPU_STATUS_TIMER0_INTR_MASK                   0x00000001
#define BCHP_LEAP_L2_CPU_STATUS_TIMER0_INTR_SHIFT                  0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* LEAP_L2 :: CPU_SET :: reserved0 [31:21] */
#define BCHP_LEAP_L2_CPU_SET_reserved0_MASK                        0xffe00000
#define BCHP_LEAP_L2_CPU_SET_reserved0_SHIFT                       21

/* LEAP_L2 :: CPU_SET :: a2r_bad_size_INTR [20:20] */
#define BCHP_LEAP_L2_CPU_SET_a2r_bad_size_INTR_MASK                0x00100000
#define BCHP_LEAP_L2_CPU_SET_a2r_bad_size_INTR_SHIFT               20

/* LEAP_L2 :: CPU_SET :: a2r_timeout_INTR [19:19] */
#define BCHP_LEAP_L2_CPU_SET_a2r_timeout_INTR_MASK                 0x00080000
#define BCHP_LEAP_L2_CPU_SET_a2r_timeout_INTR_SHIFT                19

/* LEAP_L2 :: CPU_SET :: download_INTR [18:18] */
#define BCHP_LEAP_L2_CPU_SET_download_INTR_MASK                    0x00040000
#define BCHP_LEAP_L2_CPU_SET_download_INTR_SHIFT                   18

/* LEAP_L2 :: CPU_SET :: mbb_INTR [17:17] */
#define BCHP_LEAP_L2_CPU_SET_mbb_INTR_MASK                         0x00020000
#define BCHP_LEAP_L2_CPU_SET_mbb_INTR_SHIFT                        17

/* LEAP_L2 :: CPU_SET :: UART_MS_INTR [16:16] */
#define BCHP_LEAP_L2_CPU_SET_UART_MS_INTR_MASK                     0x00010000
#define BCHP_LEAP_L2_CPU_SET_UART_MS_INTR_SHIFT                    16

/* LEAP_L2 :: CPU_SET :: UART_RX_INTR [15:15] */
#define BCHP_LEAP_L2_CPU_SET_UART_RX_INTR_MASK                     0x00008000
#define BCHP_LEAP_L2_CPU_SET_UART_RX_INTR_SHIFT                    15

/* LEAP_L2 :: CPU_SET :: UART_TX_INTR [14:14] */
#define BCHP_LEAP_L2_CPU_SET_UART_TX_INTR_MASK                     0x00004000
#define BCHP_LEAP_L2_CPU_SET_UART_TX_INTR_SHIFT                    14

/* LEAP_L2 :: CPU_SET :: UART_RT_INTR [13:13] */
#define BCHP_LEAP_L2_CPU_SET_UART_RT_INTR_MASK                     0x00002000
#define BCHP_LEAP_L2_CPU_SET_UART_RT_INTR_SHIFT                    13

/* LEAP_L2 :: CPU_SET :: UART_ERR_INTR [12:12] */
#define BCHP_LEAP_L2_CPU_SET_UART_ERR_INTR_MASK                    0x00001000
#define BCHP_LEAP_L2_CPU_SET_UART_ERR_INTR_SHIFT                   12

/* LEAP_L2 :: CPU_SET :: UART_INTR [11:11] */
#define BCHP_LEAP_L2_CPU_SET_UART_INTR_MASK                        0x00000800
#define BCHP_LEAP_L2_CPU_SET_UART_INTR_SHIFT                       11

/* LEAP_L2 :: CPU_SET :: CPU_SW1_INTR [10:10] */
#define BCHP_LEAP_L2_CPU_SET_CPU_SW1_INTR_MASK                     0x00000400
#define BCHP_LEAP_L2_CPU_SET_CPU_SW1_INTR_SHIFT                    10

/* LEAP_L2 :: CPU_SET :: CPU_SW0_INTR [09:09] */
#define BCHP_LEAP_L2_CPU_SET_CPU_SW0_INTR_MASK                     0x00000200
#define BCHP_LEAP_L2_CPU_SET_CPU_SW0_INTR_SHIFT                    9

/* LEAP_L2 :: CPU_SET :: HAB_INTR [08:08] */
#define BCHP_LEAP_L2_CPU_SET_HAB_INTR_MASK                         0x00000100
#define BCHP_LEAP_L2_CPU_SET_HAB_INTR_SHIFT                        8

/* LEAP_L2 :: CPU_SET :: TIMER7_INTR [07:07] */
#define BCHP_LEAP_L2_CPU_SET_TIMER7_INTR_MASK                      0x00000080
#define BCHP_LEAP_L2_CPU_SET_TIMER7_INTR_SHIFT                     7

/* LEAP_L2 :: CPU_SET :: TIMER6_INTR [06:06] */
#define BCHP_LEAP_L2_CPU_SET_TIMER6_INTR_MASK                      0x00000040
#define BCHP_LEAP_L2_CPU_SET_TIMER6_INTR_SHIFT                     6

/* LEAP_L2 :: CPU_SET :: TIMER5_INTR [05:05] */
#define BCHP_LEAP_L2_CPU_SET_TIMER5_INTR_MASK                      0x00000020
#define BCHP_LEAP_L2_CPU_SET_TIMER5_INTR_SHIFT                     5

/* LEAP_L2 :: CPU_SET :: TIMER4_INTR [04:04] */
#define BCHP_LEAP_L2_CPU_SET_TIMER4_INTR_MASK                      0x00000010
#define BCHP_LEAP_L2_CPU_SET_TIMER4_INTR_SHIFT                     4

/* LEAP_L2 :: CPU_SET :: TIMER3_INTR [03:03] */
#define BCHP_LEAP_L2_CPU_SET_TIMER3_INTR_MASK                      0x00000008
#define BCHP_LEAP_L2_CPU_SET_TIMER3_INTR_SHIFT                     3

/* LEAP_L2 :: CPU_SET :: TIMER2_INTR [02:02] */
#define BCHP_LEAP_L2_CPU_SET_TIMER2_INTR_MASK                      0x00000004
#define BCHP_LEAP_L2_CPU_SET_TIMER2_INTR_SHIFT                     2

/* LEAP_L2 :: CPU_SET :: TIMER1_INTR [01:01] */
#define BCHP_LEAP_L2_CPU_SET_TIMER1_INTR_MASK                      0x00000002
#define BCHP_LEAP_L2_CPU_SET_TIMER1_INTR_SHIFT                     1

/* LEAP_L2 :: CPU_SET :: TIMER0_INTR [00:00] */
#define BCHP_LEAP_L2_CPU_SET_TIMER0_INTR_MASK                      0x00000001
#define BCHP_LEAP_L2_CPU_SET_TIMER0_INTR_SHIFT                     0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* LEAP_L2 :: CPU_CLEAR :: reserved0 [31:21] */
#define BCHP_LEAP_L2_CPU_CLEAR_reserved0_MASK                      0xffe00000
#define BCHP_LEAP_L2_CPU_CLEAR_reserved0_SHIFT                     21

/* LEAP_L2 :: CPU_CLEAR :: a2r_bad_size_INTR [20:20] */
#define BCHP_LEAP_L2_CPU_CLEAR_a2r_bad_size_INTR_MASK              0x00100000
#define BCHP_LEAP_L2_CPU_CLEAR_a2r_bad_size_INTR_SHIFT             20

/* LEAP_L2 :: CPU_CLEAR :: a2r_timeout_INTR [19:19] */
#define BCHP_LEAP_L2_CPU_CLEAR_a2r_timeout_INTR_MASK               0x00080000
#define BCHP_LEAP_L2_CPU_CLEAR_a2r_timeout_INTR_SHIFT              19

/* LEAP_L2 :: CPU_CLEAR :: download_INTR [18:18] */
#define BCHP_LEAP_L2_CPU_CLEAR_download_INTR_MASK                  0x00040000
#define BCHP_LEAP_L2_CPU_CLEAR_download_INTR_SHIFT                 18

/* LEAP_L2 :: CPU_CLEAR :: mbb_INTR [17:17] */
#define BCHP_LEAP_L2_CPU_CLEAR_mbb_INTR_MASK                       0x00020000
#define BCHP_LEAP_L2_CPU_CLEAR_mbb_INTR_SHIFT                      17

/* LEAP_L2 :: CPU_CLEAR :: UART_MS_INTR [16:16] */
#define BCHP_LEAP_L2_CPU_CLEAR_UART_MS_INTR_MASK                   0x00010000
#define BCHP_LEAP_L2_CPU_CLEAR_UART_MS_INTR_SHIFT                  16

/* LEAP_L2 :: CPU_CLEAR :: UART_RX_INTR [15:15] */
#define BCHP_LEAP_L2_CPU_CLEAR_UART_RX_INTR_MASK                   0x00008000
#define BCHP_LEAP_L2_CPU_CLEAR_UART_RX_INTR_SHIFT                  15

/* LEAP_L2 :: CPU_CLEAR :: UART_TX_INTR [14:14] */
#define BCHP_LEAP_L2_CPU_CLEAR_UART_TX_INTR_MASK                   0x00004000
#define BCHP_LEAP_L2_CPU_CLEAR_UART_TX_INTR_SHIFT                  14

/* LEAP_L2 :: CPU_CLEAR :: UART_RT_INTR [13:13] */
#define BCHP_LEAP_L2_CPU_CLEAR_UART_RT_INTR_MASK                   0x00002000
#define BCHP_LEAP_L2_CPU_CLEAR_UART_RT_INTR_SHIFT                  13

/* LEAP_L2 :: CPU_CLEAR :: UART_ERR_INTR [12:12] */
#define BCHP_LEAP_L2_CPU_CLEAR_UART_ERR_INTR_MASK                  0x00001000
#define BCHP_LEAP_L2_CPU_CLEAR_UART_ERR_INTR_SHIFT                 12

/* LEAP_L2 :: CPU_CLEAR :: UART_INTR [11:11] */
#define BCHP_LEAP_L2_CPU_CLEAR_UART_INTR_MASK                      0x00000800
#define BCHP_LEAP_L2_CPU_CLEAR_UART_INTR_SHIFT                     11

/* LEAP_L2 :: CPU_CLEAR :: CPU_SW1_INTR [10:10] */
#define BCHP_LEAP_L2_CPU_CLEAR_CPU_SW1_INTR_MASK                   0x00000400
#define BCHP_LEAP_L2_CPU_CLEAR_CPU_SW1_INTR_SHIFT                  10

/* LEAP_L2 :: CPU_CLEAR :: CPU_SW0_INTR [09:09] */
#define BCHP_LEAP_L2_CPU_CLEAR_CPU_SW0_INTR_MASK                   0x00000200
#define BCHP_LEAP_L2_CPU_CLEAR_CPU_SW0_INTR_SHIFT                  9

/* LEAP_L2 :: CPU_CLEAR :: HAB_INTR [08:08] */
#define BCHP_LEAP_L2_CPU_CLEAR_HAB_INTR_MASK                       0x00000100
#define BCHP_LEAP_L2_CPU_CLEAR_HAB_INTR_SHIFT                      8

/* LEAP_L2 :: CPU_CLEAR :: TIMER7_INTR [07:07] */
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER7_INTR_MASK                    0x00000080
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER7_INTR_SHIFT                   7

/* LEAP_L2 :: CPU_CLEAR :: TIMER6_INTR [06:06] */
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER6_INTR_MASK                    0x00000040
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER6_INTR_SHIFT                   6

/* LEAP_L2 :: CPU_CLEAR :: TIMER5_INTR [05:05] */
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER5_INTR_MASK                    0x00000020
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER5_INTR_SHIFT                   5

/* LEAP_L2 :: CPU_CLEAR :: TIMER4_INTR [04:04] */
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER4_INTR_MASK                    0x00000010
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER4_INTR_SHIFT                   4

/* LEAP_L2 :: CPU_CLEAR :: TIMER3_INTR [03:03] */
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER3_INTR_MASK                    0x00000008
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER3_INTR_SHIFT                   3

/* LEAP_L2 :: CPU_CLEAR :: TIMER2_INTR [02:02] */
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER2_INTR_MASK                    0x00000004
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER2_INTR_SHIFT                   2

/* LEAP_L2 :: CPU_CLEAR :: TIMER1_INTR [01:01] */
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER1_INTR_MASK                    0x00000002
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER1_INTR_SHIFT                   1

/* LEAP_L2 :: CPU_CLEAR :: TIMER0_INTR [00:00] */
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER0_INTR_MASK                    0x00000001
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER0_INTR_SHIFT                   0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* LEAP_L2 :: CPU_MASK_STATUS :: reserved0 [31:21] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_reserved0_MASK                0xffe00000
#define BCHP_LEAP_L2_CPU_MASK_STATUS_reserved0_SHIFT               21

/* LEAP_L2 :: CPU_MASK_STATUS :: a2r_bad_size_INTR [20:20] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_a2r_bad_size_INTR_MASK        0x00100000
#define BCHP_LEAP_L2_CPU_MASK_STATUS_a2r_bad_size_INTR_SHIFT       20

/* LEAP_L2 :: CPU_MASK_STATUS :: a2r_timeout_INTR [19:19] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_a2r_timeout_INTR_MASK         0x00080000
#define BCHP_LEAP_L2_CPU_MASK_STATUS_a2r_timeout_INTR_SHIFT        19

/* LEAP_L2 :: CPU_MASK_STATUS :: download_INTR [18:18] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_download_INTR_MASK            0x00040000
#define BCHP_LEAP_L2_CPU_MASK_STATUS_download_INTR_SHIFT           18

/* LEAP_L2 :: CPU_MASK_STATUS :: mbb_INTR [17:17] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_mbb_INTR_MASK                 0x00020000
#define BCHP_LEAP_L2_CPU_MASK_STATUS_mbb_INTR_SHIFT                17

/* LEAP_L2 :: CPU_MASK_STATUS :: UART_MS_INTR [16:16] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_UART_MS_INTR_MASK             0x00010000
#define BCHP_LEAP_L2_CPU_MASK_STATUS_UART_MS_INTR_SHIFT            16

/* LEAP_L2 :: CPU_MASK_STATUS :: UART_RX_INTR [15:15] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_UART_RX_INTR_MASK             0x00008000
#define BCHP_LEAP_L2_CPU_MASK_STATUS_UART_RX_INTR_SHIFT            15

/* LEAP_L2 :: CPU_MASK_STATUS :: UART_TX_INTR [14:14] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_UART_TX_INTR_MASK             0x00004000
#define BCHP_LEAP_L2_CPU_MASK_STATUS_UART_TX_INTR_SHIFT            14

/* LEAP_L2 :: CPU_MASK_STATUS :: UART_RT_INTR [13:13] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_UART_RT_INTR_MASK             0x00002000
#define BCHP_LEAP_L2_CPU_MASK_STATUS_UART_RT_INTR_SHIFT            13

/* LEAP_L2 :: CPU_MASK_STATUS :: UART_ERR_INTR [12:12] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_UART_ERR_INTR_MASK            0x00001000
#define BCHP_LEAP_L2_CPU_MASK_STATUS_UART_ERR_INTR_SHIFT           12

/* LEAP_L2 :: CPU_MASK_STATUS :: UART_INTR [11:11] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_UART_INTR_MASK                0x00000800
#define BCHP_LEAP_L2_CPU_MASK_STATUS_UART_INTR_SHIFT               11

/* LEAP_L2 :: CPU_MASK_STATUS :: CPU_SW1_INTR [10:10] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_CPU_SW1_INTR_MASK             0x00000400
#define BCHP_LEAP_L2_CPU_MASK_STATUS_CPU_SW1_INTR_SHIFT            10

/* LEAP_L2 :: CPU_MASK_STATUS :: CPU_SW0_INTR [09:09] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_CPU_SW0_INTR_MASK             0x00000200
#define BCHP_LEAP_L2_CPU_MASK_STATUS_CPU_SW0_INTR_SHIFT            9

/* LEAP_L2 :: CPU_MASK_STATUS :: HAB_INTR [08:08] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_HAB_INTR_MASK                 0x00000100
#define BCHP_LEAP_L2_CPU_MASK_STATUS_HAB_INTR_SHIFT                8

/* LEAP_L2 :: CPU_MASK_STATUS :: TIMER7_INTR [07:07] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER7_INTR_MASK              0x00000080
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER7_INTR_SHIFT             7

/* LEAP_L2 :: CPU_MASK_STATUS :: TIMER6_INTR [06:06] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER6_INTR_MASK              0x00000040
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER6_INTR_SHIFT             6

/* LEAP_L2 :: CPU_MASK_STATUS :: TIMER5_INTR [05:05] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER5_INTR_MASK              0x00000020
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER5_INTR_SHIFT             5

/* LEAP_L2 :: CPU_MASK_STATUS :: TIMER4_INTR [04:04] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER4_INTR_MASK              0x00000010
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER4_INTR_SHIFT             4

/* LEAP_L2 :: CPU_MASK_STATUS :: TIMER3_INTR [03:03] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER3_INTR_MASK              0x00000008
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER3_INTR_SHIFT             3

/* LEAP_L2 :: CPU_MASK_STATUS :: TIMER2_INTR [02:02] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER2_INTR_MASK              0x00000004
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER2_INTR_SHIFT             2

/* LEAP_L2 :: CPU_MASK_STATUS :: TIMER1_INTR [01:01] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER1_INTR_MASK              0x00000002
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER1_INTR_SHIFT             1

/* LEAP_L2 :: CPU_MASK_STATUS :: TIMER0_INTR [00:00] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER0_INTR_MASK              0x00000001
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER0_INTR_SHIFT             0

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* LEAP_L2 :: CPU_MASK_SET :: reserved0 [31:21] */
#define BCHP_LEAP_L2_CPU_MASK_SET_reserved0_MASK                   0xffe00000
#define BCHP_LEAP_L2_CPU_MASK_SET_reserved0_SHIFT                  21

/* LEAP_L2 :: CPU_MASK_SET :: a2r_bad_size_INTR [20:20] */
#define BCHP_LEAP_L2_CPU_MASK_SET_a2r_bad_size_INTR_MASK           0x00100000
#define BCHP_LEAP_L2_CPU_MASK_SET_a2r_bad_size_INTR_SHIFT          20

/* LEAP_L2 :: CPU_MASK_SET :: a2r_timeout_INTR [19:19] */
#define BCHP_LEAP_L2_CPU_MASK_SET_a2r_timeout_INTR_MASK            0x00080000
#define BCHP_LEAP_L2_CPU_MASK_SET_a2r_timeout_INTR_SHIFT           19

/* LEAP_L2 :: CPU_MASK_SET :: download_INTR [18:18] */
#define BCHP_LEAP_L2_CPU_MASK_SET_download_INTR_MASK               0x00040000
#define BCHP_LEAP_L2_CPU_MASK_SET_download_INTR_SHIFT              18

/* LEAP_L2 :: CPU_MASK_SET :: mbb_INTR [17:17] */
#define BCHP_LEAP_L2_CPU_MASK_SET_mbb_INTR_MASK                    0x00020000
#define BCHP_LEAP_L2_CPU_MASK_SET_mbb_INTR_SHIFT                   17

/* LEAP_L2 :: CPU_MASK_SET :: UART_MS_INTR [16:16] */
#define BCHP_LEAP_L2_CPU_MASK_SET_UART_MS_INTR_MASK                0x00010000
#define BCHP_LEAP_L2_CPU_MASK_SET_UART_MS_INTR_SHIFT               16

/* LEAP_L2 :: CPU_MASK_SET :: UART_RX_INTR [15:15] */
#define BCHP_LEAP_L2_CPU_MASK_SET_UART_RX_INTR_MASK                0x00008000
#define BCHP_LEAP_L2_CPU_MASK_SET_UART_RX_INTR_SHIFT               15

/* LEAP_L2 :: CPU_MASK_SET :: UART_TX_INTR [14:14] */
#define BCHP_LEAP_L2_CPU_MASK_SET_UART_TX_INTR_MASK                0x00004000
#define BCHP_LEAP_L2_CPU_MASK_SET_UART_TX_INTR_SHIFT               14

/* LEAP_L2 :: CPU_MASK_SET :: UART_RT_INTR [13:13] */
#define BCHP_LEAP_L2_CPU_MASK_SET_UART_RT_INTR_MASK                0x00002000
#define BCHP_LEAP_L2_CPU_MASK_SET_UART_RT_INTR_SHIFT               13

/* LEAP_L2 :: CPU_MASK_SET :: UART_ERR_INTR [12:12] */
#define BCHP_LEAP_L2_CPU_MASK_SET_UART_ERR_INTR_MASK               0x00001000
#define BCHP_LEAP_L2_CPU_MASK_SET_UART_ERR_INTR_SHIFT              12

/* LEAP_L2 :: CPU_MASK_SET :: UART_INTR [11:11] */
#define BCHP_LEAP_L2_CPU_MASK_SET_UART_INTR_MASK                   0x00000800
#define BCHP_LEAP_L2_CPU_MASK_SET_UART_INTR_SHIFT                  11

/* LEAP_L2 :: CPU_MASK_SET :: CPU_SW1_INTR [10:10] */
#define BCHP_LEAP_L2_CPU_MASK_SET_CPU_SW1_INTR_MASK                0x00000400
#define BCHP_LEAP_L2_CPU_MASK_SET_CPU_SW1_INTR_SHIFT               10

/* LEAP_L2 :: CPU_MASK_SET :: CPU_SW0_INTR [09:09] */
#define BCHP_LEAP_L2_CPU_MASK_SET_CPU_SW0_INTR_MASK                0x00000200
#define BCHP_LEAP_L2_CPU_MASK_SET_CPU_SW0_INTR_SHIFT               9

/* LEAP_L2 :: CPU_MASK_SET :: HAB_INTR [08:08] */
#define BCHP_LEAP_L2_CPU_MASK_SET_HAB_INTR_MASK                    0x00000100
#define BCHP_LEAP_L2_CPU_MASK_SET_HAB_INTR_SHIFT                   8

/* LEAP_L2 :: CPU_MASK_SET :: TIMER7_INTR [07:07] */
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER7_INTR_MASK                 0x00000080
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER7_INTR_SHIFT                7

/* LEAP_L2 :: CPU_MASK_SET :: TIMER6_INTR [06:06] */
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER6_INTR_MASK                 0x00000040
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER6_INTR_SHIFT                6

/* LEAP_L2 :: CPU_MASK_SET :: TIMER5_INTR [05:05] */
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER5_INTR_MASK                 0x00000020
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER5_INTR_SHIFT                5

/* LEAP_L2 :: CPU_MASK_SET :: TIMER4_INTR [04:04] */
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER4_INTR_MASK                 0x00000010
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER4_INTR_SHIFT                4

/* LEAP_L2 :: CPU_MASK_SET :: TIMER3_INTR [03:03] */
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER3_INTR_MASK                 0x00000008
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER3_INTR_SHIFT                3

/* LEAP_L2 :: CPU_MASK_SET :: TIMER2_INTR [02:02] */
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER2_INTR_MASK                 0x00000004
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER2_INTR_SHIFT                2

/* LEAP_L2 :: CPU_MASK_SET :: TIMER1_INTR [01:01] */
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER1_INTR_MASK                 0x00000002
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER1_INTR_SHIFT                1

/* LEAP_L2 :: CPU_MASK_SET :: TIMER0_INTR [00:00] */
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER0_INTR_MASK                 0x00000001
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER0_INTR_SHIFT                0

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* LEAP_L2 :: CPU_MASK_CLEAR :: reserved0 [31:21] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_reserved0_MASK                 0xffe00000
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_reserved0_SHIFT                21

/* LEAP_L2 :: CPU_MASK_CLEAR :: a2r_bad_size_INTR [20:20] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_a2r_bad_size_INTR_MASK         0x00100000
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_a2r_bad_size_INTR_SHIFT        20

/* LEAP_L2 :: CPU_MASK_CLEAR :: a2r_timeout_INTR [19:19] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_a2r_timeout_INTR_MASK          0x00080000
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_a2r_timeout_INTR_SHIFT         19

/* LEAP_L2 :: CPU_MASK_CLEAR :: download_INTR [18:18] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_download_INTR_MASK             0x00040000
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_download_INTR_SHIFT            18

/* LEAP_L2 :: CPU_MASK_CLEAR :: mbb_INTR [17:17] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_mbb_INTR_MASK                  0x00020000
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_mbb_INTR_SHIFT                 17

/* LEAP_L2 :: CPU_MASK_CLEAR :: UART_MS_INTR [16:16] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_UART_MS_INTR_MASK              0x00010000
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_UART_MS_INTR_SHIFT             16

/* LEAP_L2 :: CPU_MASK_CLEAR :: UART_RX_INTR [15:15] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_UART_RX_INTR_MASK              0x00008000
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_UART_RX_INTR_SHIFT             15

/* LEAP_L2 :: CPU_MASK_CLEAR :: UART_TX_INTR [14:14] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_UART_TX_INTR_MASK              0x00004000
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_UART_TX_INTR_SHIFT             14

/* LEAP_L2 :: CPU_MASK_CLEAR :: UART_RT_INTR [13:13] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_UART_RT_INTR_MASK              0x00002000
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_UART_RT_INTR_SHIFT             13

/* LEAP_L2 :: CPU_MASK_CLEAR :: UART_ERR_INTR [12:12] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_UART_ERR_INTR_MASK             0x00001000
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_UART_ERR_INTR_SHIFT            12

/* LEAP_L2 :: CPU_MASK_CLEAR :: UART_INTR [11:11] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_UART_INTR_MASK                 0x00000800
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_UART_INTR_SHIFT                11

/* LEAP_L2 :: CPU_MASK_CLEAR :: CPU_SW1_INTR [10:10] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_CPU_SW1_INTR_MASK              0x00000400
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_CPU_SW1_INTR_SHIFT             10

/* LEAP_L2 :: CPU_MASK_CLEAR :: CPU_SW0_INTR [09:09] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_CPU_SW0_INTR_MASK              0x00000200
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_CPU_SW0_INTR_SHIFT             9

/* LEAP_L2 :: CPU_MASK_CLEAR :: HAB_INTR [08:08] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_HAB_INTR_MASK                  0x00000100
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_HAB_INTR_SHIFT                 8

/* LEAP_L2 :: CPU_MASK_CLEAR :: TIMER7_INTR [07:07] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER7_INTR_MASK               0x00000080
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER7_INTR_SHIFT              7

/* LEAP_L2 :: CPU_MASK_CLEAR :: TIMER6_INTR [06:06] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER6_INTR_MASK               0x00000040
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER6_INTR_SHIFT              6

/* LEAP_L2 :: CPU_MASK_CLEAR :: TIMER5_INTR [05:05] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER5_INTR_MASK               0x00000020
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER5_INTR_SHIFT              5

/* LEAP_L2 :: CPU_MASK_CLEAR :: TIMER4_INTR [04:04] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER4_INTR_MASK               0x00000010
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER4_INTR_SHIFT              4

/* LEAP_L2 :: CPU_MASK_CLEAR :: TIMER3_INTR [03:03] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER3_INTR_MASK               0x00000008
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER3_INTR_SHIFT              3

/* LEAP_L2 :: CPU_MASK_CLEAR :: TIMER2_INTR [02:02] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER2_INTR_MASK               0x00000004
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER2_INTR_SHIFT              2

/* LEAP_L2 :: CPU_MASK_CLEAR :: TIMER1_INTR [01:01] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER1_INTR_MASK               0x00000002
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER1_INTR_SHIFT              1

/* LEAP_L2 :: CPU_MASK_CLEAR :: TIMER0_INTR [00:00] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER0_INTR_MASK               0x00000001
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER0_INTR_SHIFT              0

#endif /* #ifndef BCHP_LEAP_L2_H__ */

/* End of File */
