                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.0.1 #6227 (Oct  2 2015) (Linux)
                              4 ; This file was generated Fri Oct  2 17:15:28 2015
                              5 ;--------------------------------------------------------
                              6 	.module _divsint
                              7 	.optsdcc -mmcs51 --model-large
                              8 	
                              9 ;--------------------------------------------------------
                             10 ; Public variables in this module
                             11 ;--------------------------------------------------------
                             12 	.globl __divsint_PARM_2
                             13 	.globl __divsint
                             14 ;--------------------------------------------------------
                             15 ; special function registers
                             16 ;--------------------------------------------------------
                             17 	.area RSEG    (ABS,DATA)
   0000                      18 	.org 0x0000
                             19 ;--------------------------------------------------------
                             20 ; special function bits
                             21 ;--------------------------------------------------------
                             22 	.area RSEG    (ABS,DATA)
   0000                      23 	.org 0x0000
                             24 ;--------------------------------------------------------
                             25 ; overlayable register banks
                             26 ;--------------------------------------------------------
                             27 	.area REG_BANK_0	(REL,OVR,DATA)
   0000                      28 	.ds 8
                             29 ;--------------------------------------------------------
                             30 ; internal ram data
                             31 ;--------------------------------------------------------
                             32 	.area DSEG    (DATA)
                             33 ;--------------------------------------------------------
                             34 ; overlayable items in internal ram 
                             35 ;--------------------------------------------------------
                             36 	.area OSEG    (OVR,DATA)
                             37 ;--------------------------------------------------------
                             38 ; indirectly addressable internal ram data
                             39 ;--------------------------------------------------------
                             40 	.area ISEG    (DATA)
                             41 ;--------------------------------------------------------
                             42 ; absolute internal ram data
                             43 ;--------------------------------------------------------
                             44 	.area IABS    (ABS,DATA)
                             45 	.area IABS    (ABS,DATA)
                             46 ;--------------------------------------------------------
                             47 ; bit data
                             48 ;--------------------------------------------------------
                             49 	.area BSEG    (BIT)
                             50 ;--------------------------------------------------------
                             51 ; paged external ram data
                             52 ;--------------------------------------------------------
                             53 	.area PSEG    (PAG,XDATA)
                             54 ;--------------------------------------------------------
                             55 ; external ram data
                             56 ;--------------------------------------------------------
                             57 	.area XSEG    (XDATA)
   0000                      58 __divsint_PARM_2:
   0000                      59 	.ds 2
   0002                      60 __divsint_x_1_1:
   0002                      61 	.ds 2
                             62 ;--------------------------------------------------------
                             63 ; absolute external ram data
                             64 ;--------------------------------------------------------
                             65 	.area XABS    (ABS,XDATA)
                             66 ;--------------------------------------------------------
                             67 ; external initialized ram data
                             68 ;--------------------------------------------------------
                             69 	.area XISEG   (XDATA)
                             70 	.area HOME    (CODE)
                             71 	.area GSINIT0 (CODE)
                             72 	.area GSINIT1 (CODE)
                             73 	.area GSINIT2 (CODE)
                             74 	.area GSINIT3 (CODE)
                             75 	.area GSINIT4 (CODE)
                             76 	.area GSINIT5 (CODE)
                             77 	.area GSINIT  (CODE)
                             78 	.area GSFINAL (CODE)
                             79 	.area CSEG    (CODE)
                             80 ;--------------------------------------------------------
                             81 ; global & static initialisations
                             82 ;--------------------------------------------------------
                             83 	.area HOME    (CODE)
                             84 	.area GSINIT  (CODE)
                             85 	.area GSFINAL (CODE)
                             86 	.area GSINIT  (CODE)
                             87 ;--------------------------------------------------------
                             88 ; Home
                             89 ;--------------------------------------------------------
                             90 	.area HOME    (CODE)
                             91 	.area HOME    (CODE)
                             92 ;--------------------------------------------------------
                             93 ; code
                             94 ;--------------------------------------------------------
                             95 	.area CSEG    (CODE)
                             96 ;------------------------------------------------------------
                             97 ;Allocation info for local variables in function '_divsint'
                             98 ;------------------------------------------------------------
                             99 ;r                         Allocated to registers r2 r3 
                            100 ;y                         Allocated with name '__divsint_PARM_2'
                            101 ;x                         Allocated with name '__divsint_x_1_1'
                            102 ;------------------------------------------------------------
                            103 ;	_divsint.c:207: _divsint (int x, int y)
                            104 ;	-----------------------------------------
                            105 ;	 function _divsint
                            106 ;	-----------------------------------------
   0000                     107 __divsint:
                    0002    108 	ar2 = 0x02
                    0003    109 	ar3 = 0x03
                    0004    110 	ar4 = 0x04
                    0005    111 	ar5 = 0x05
                    0006    112 	ar6 = 0x06
                    0007    113 	ar7 = 0x07
                    0000    114 	ar0 = 0x00
                    0001    115 	ar1 = 0x01
                            116 ;	_divsint.c:211: r = _divuint((x < 0 ? -x : x),
   0000 AA 83               117 	mov	r2,dph
   0002 E5 82               118 	mov	a,dpl
   0004 90s00r02            119 	mov	dptr,#__divsint_x_1_1
   0007 F0                  120 	movx	@dptr,a
   0008 A3                  121 	inc	dptr
   0009 CA                  122 	xch	a,r2
   000A F0                  123 	movx	@dptr,a
   000B FB                  124 	mov	r3,a
   000C 33                  125 	rlc	a
   000D E4                  126 	clr	a
   000E 33                  127 	rlc	a
   000F FC                  128 	mov	r4,a
   0010 60 09               129 	jz	00106$
   0012 C3                  130 	clr	c
   0013 E4                  131 	clr	a
   0014 9A                  132 	subb	a,r2
   0015 FD                  133 	mov	r5,a
   0016 E4                  134 	clr	a
   0017 9B                  135 	subb	a,r3
   0018 FE                  136 	mov	r6,a
   0019 80 04               137 	sjmp	00107$
   001B                     138 00106$:
   001B 8A 05               139 	mov	ar5,r2
   001D 8B 06               140 	mov	ar6,r3
   001F                     141 00107$:
   001F 8D 02               142 	mov	ar2,r5
   0021 8E 03               143 	mov	ar3,r6
                            144 ;	_divsint.c:212: (y < 0 ? -y : y));
   0023 90s00r00            145 	mov	dptr,#__divsint_PARM_2
   0026 E0                  146 	movx	a,@dptr
   0027 FD                  147 	mov	r5,a
   0028 A3                  148 	inc	dptr
   0029 E0                  149 	movx	a,@dptr
   002A FE                  150 	mov	r6,a
   002B 33                  151 	rlc	a
   002C E4                  152 	clr	a
   002D 33                  153 	rlc	a
   002E FF                  154 	mov	r7,a
   002F 60 09               155 	jz	00108$
   0031 C3                  156 	clr	c
   0032 E4                  157 	clr	a
   0033 9D                  158 	subb	a,r5
   0034 F8                  159 	mov	r0,a
   0035 E4                  160 	clr	a
   0036 9E                  161 	subb	a,r6
   0037 F9                  162 	mov	r1,a
   0038 80 04               163 	sjmp	00109$
   003A                     164 00108$:
   003A 8D 00               165 	mov	ar0,r5
   003C 8E 01               166 	mov	ar1,r6
   003E                     167 00109$:
   003E 90s00r00            168 	mov	dptr,#__divuint_PARM_2
   0041 E8                  169 	mov	a,r0
   0042 F0                  170 	movx	@dptr,a
   0043 A3                  171 	inc	dptr
   0044 E9                  172 	mov	a,r1
   0045 F0                  173 	movx	@dptr,a
   0046 8A 82               174 	mov	dpl,r2
   0048 8B 83               175 	mov	dph,r3
   004A C0 04               176 	push	ar4
   004C C0 07               177 	push	ar7
   004E 12s00r00            178 	lcall	__divuint
   0051 AA 82               179 	mov	r2,dpl
   0053 AB 83               180 	mov	r3,dph
   0055 D0 07               181 	pop	ar7
   0057 D0 04               182 	pop	ar4
                            183 ;	_divsint.c:213: if ( (x < 0) ^ (y < 0))
   0059 EF                  184 	mov	a,r7
   005A 6C                  185 	xrl	a,r4
   005B 60 0C               186 	jz	00102$
                            187 ;	_divsint.c:214: return -r;
   005D C3                  188 	clr	c
   005E E4                  189 	clr	a
   005F 9A                  190 	subb	a,r2
   0060 FC                  191 	mov	r4,a
   0061 E4                  192 	clr	a
   0062 9B                  193 	subb	a,r3
   0063 FD                  194 	mov	r5,a
   0064 8C 82               195 	mov	dpl,r4
   0066 8D 83               196 	mov	dph,r5
   0068 22                  197 	ret
   0069                     198 00102$:
                            199 ;	_divsint.c:216: return r;
   0069 8A 82               200 	mov	dpl,r2
   006B 8B 83               201 	mov	dph,r3
   006D 22                  202 	ret
                            203 	.area CSEG    (CODE)
                            204 	.area CONST   (CODE)
                            205 	.area XINIT   (CODE)
                            206 	.area CABS    (ABS,CODE)
