
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -371.32

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -21.98

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -21.98

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.56   17.92   35.99   35.99 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 17.92    0.01   36.01 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.68    9.01    7.41   43.41 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  9.01    0.01   43.43 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.43   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.38    8.38   library hold time
                                  8.38   data required time
-----------------------------------------------------------------------------
                                  8.38   data required time
                                -43.43   data arrival time
-----------------------------------------------------------------------------
                                 35.05   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.79   29.87   42.78   42.78 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.87    0.14   42.91 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.75   76.42   68.97  111.89 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 76.42    0.07  111.96 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.18   19.34   42.66  154.62 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 19.34    0.01  154.63 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.68    8.75   21.97  176.60 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.75    0.00  176.61 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.75   11.49   20.09  196.70 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.50    0.16  196.86 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.54   16.18   20.32  217.17 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.18    0.05  217.22 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.14   11.24   24.24  241.46 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.24    0.02  241.48 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.96    9.57   28.48  269.96 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.57    0.02  269.98 ^ resp_msg[13] (out)
                                269.98   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -269.98   data arrival time
-----------------------------------------------------------------------------
                                -21.98   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.79   29.87   42.78   42.78 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.87    0.14   42.91 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.75   76.42   68.97  111.89 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 76.42    0.07  111.96 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.18   19.34   42.66  154.62 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 19.34    0.01  154.63 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.68    8.75   21.97  176.60 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.75    0.00  176.61 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.75   11.49   20.09  196.70 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.50    0.16  196.86 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.54   16.18   20.32  217.17 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.18    0.05  217.22 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.14   11.24   24.24  241.46 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.24    0.02  241.48 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.96    9.57   28.48  269.96 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.57    0.02  269.98 ^ resp_msg[13] (out)
                                269.98   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -269.98   data arrival time
-----------------------------------------------------------------------------
                                -21.98   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
229.7098388671875

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7178

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.585655212402344

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8067

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.78   42.78 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  69.11  111.89 v _568_/SN (HAxp5_ASAP7_75t_R)
  42.73  154.62 v _314_/Y (OR3x1_ASAP7_75t_R)
  30.23  184.85 v _317_/Y (OR3x1_ASAP7_75t_R)
  22.31  207.16 v _369_/Y (OA21x2_ASAP7_75t_R)
  15.97  223.13 v _370_/Y (AND3x1_ASAP7_75t_R)
  28.27  251.40 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  26.72  278.12 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.62  288.74 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.56  314.30 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.01  314.30 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         314.30   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.80  299.20   library setup time
         299.20   data required time
---------------------------------------------------------
         299.20   data required time
        -314.30   data arrival time
---------------------------------------------------------
         -15.10   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  35.99   35.99 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.42   43.41 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.43 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.43   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.38    8.38   library hold time
           8.38   data required time
---------------------------------------------------------
           8.38   data required time
         -43.43   data arrival time
---------------------------------------------------------
          35.05   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
269.9832

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-21.9832

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-8.142433

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.35e-05   5.34e-09   2.35e-04  41.8%
Combinational          1.70e-04   1.57e-04   2.17e-08   3.27e-04  58.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.80e-04   2.70e-08   5.61e-04 100.0%
                          67.9%      32.1%       0.0%
