# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../edgeDetection_2.srcs/sources_1/new/accurate.vhd" \
"../../../../edgeDetection_2.srcs/sim_1/new/accurate_TB.vhd" \

# Do not sort compile order
nosort
