{
    "code": "module TopModule (\n    input logic clk,\n    input logic in,\n    input logic reset,\n    output logic [7:0] out_byte,\n    output logic done\n);\n\n    typedef enum logic [2:0] {\n        IDLE,\n        START,\n        RECEIVE,\n        STOP,\n        ERROR\n    } state_t;\n\n    state_t current_state, next_state;\n    logic [7:0] data_buffer;\n    logic [2:0] bit_count;\n\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            current_state <= IDLE;\n            out_byte <= 8'b0;\n            done <= 1'b0;\n            bit_count <= 3'b0;\n        end else begin\n            current_state <= next_state;\n            if (current_state == RECEIVE) begin\n                data_buffer[bit_count] <= in;\n                bit_count <= bit_count + 1;\n            end\n            if (current_state == STOP) begin\n                if (in == 1'b1) begin\n                    out_byte <= data_buffer;\n                    done <= 1'b1;\n                end else begin\n                    next_state <= ERROR;\n                end\n            end\n            if (current_state == IDLE) begin\n                done <= 1'b0;\n            end\n        end\n    end\n\n    always_comb begin\n        case (current_state)\n            IDLE: begin\n                if (in == 1'b0) next_state = START;\n                else next_state = IDLE;\n            end\n            START: begin\n                next_state = RECEIVE;\n            end\n            RECEIVE: begin\n                if (bit_count == 3'b111) next_state = STOP;\n                else next_state = RECEIVE;\n            end\n            STOP: begin\n                if (in == 1'b1) next_state = IDLE;\n                else next_state = ERROR;\n            end\n            ERROR: begin\n                if (in == 1'b1) next_state = IDLE;\n                else next_state = ERROR;\n            end\n            default: next_state = IDLE;\n        endcase\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 64,
        "passfail": "R"
    }
}