Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
<<<<<<< HEAD
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Apr 17 16:01:58 2022
| Host         : Bryan running 64-bit major release  (build 9200)
=======
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Apr 17 15:58:29 2022
| Host         : LAPTOP-69752C9G running 64-bit major release  (build 9200)
>>>>>>> 9af57b60f4ad212ac20713b1a189ac463971e80a
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   117 |
|    Minimum number of control sets                        |   117 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   247 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   117 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    29 |
| >= 6 to < 8        |    39 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     9 |
| >= 14 to < 16      |     0 |
| >= 16              |    39 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
<<<<<<< HEAD
| No           | No                    | No                     |             102 |           45 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |           18 |
| Yes          | No                    | No                     |              76 |           45 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1392 |          451 |
=======
| No           | No                    | No                     |             102 |           46 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |           20 |
| Yes          | No                    | No                     |              76 |           34 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1364 |          467 |
>>>>>>> 9af57b60f4ad212ac20713b1a189ac463971e80a
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                  Enable Signal                                  |                                Set/Reset Signal                               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+
<<<<<<< HEAD
|  clk_IBUF_BUFG |                                                                                 | reset_cond/M_reset_cond_in                                                    |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | led_writer/M_pixel_ctr_q[3]_i_1__7_n_0                                          | reset_cond/Q[0]                                                               |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q[4]_i_1__2_n_0   | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q[4]_i_1__5_n_0    | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_1__3_n_0    | reset_cond/Q[0]                                                               |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix2/matrix_writer/M_pixel_ctr_q[4]_i_1__4_n_0    | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix1/matrix_writer/M_bit_ctr_q[4]_i_1__4_n_0      | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_32[0]                                     | reset_cond/Q[0]                                                               |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_34[0]                                     | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_35[0]                                     | reset_cond/Q[0]                                                               |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_30[0]                                     | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q[4]_i_1__2_n_0 | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_31[0]                                     | reset_cond/Q[0]                                                               |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_pixel_ctr_q[4]_i_1__0_n_0 | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix4/matrix_writer/M_bit_ctr_q[4]_i_1__7_n_0      | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_26[0]                                     | reset_cond/Q[0]                                                               |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_33[0]                                     | reset_cond/Q[0]                                                               |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix2/matrix_writer/M_bit_ctr_q[4]_i_1__5_n_0      | reset_cond/Q[0]                                                               |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q[4]_i_1__0_n_0   | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_1_n_0    | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_27[0]                                     | reset_cond/Q[0]                                                               |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_29[0]                                     | reset_cond/Q[0]                                                               |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q[4]_i_1__1_n_0 | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q[4]_i_1__3_n_0   | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q[4]_i_1__6_n_0    | reset_cond/Q[0]                                                               |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_28[0]                                     | reset_cond/Q[0]                                                               |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_bit_ctr_q[4]_i_1__1_n_0   | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix3/matrix_writer/M_bit_ctr_q[4]_i_1__6_n_0      | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | led_writer/M_bit_ctr_q[4]_i_1_n_0                                               | reset_cond/Q[0]                                                               |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_2_0[0]                           | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_8_0[0]                           | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_44[0]                                     |                                                                               |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_21[0]                                     | reset_cond/Q[0]                                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_8[0]                                      | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_22[0]                                     | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_19[0]                                     | reset_cond/Q[0]                                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_14[0]                                     | reset_cond/Q[0]                                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_17[0]                                     | reset_cond/Q[0]                                                               |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_18[0]                                     | reset_cond/Q[0]                                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_37[0]                                     |                                                                               |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_15[0]                                     | reset_cond/Q[0]                                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_43[0]                                     |                                                                               |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_9[0]                                      | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_12[0]                                     | reset_cond/Q[0]                                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_23[0]                                     | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_11[0]                                     | reset_cond/Q[0]                                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_25[0]                                     | reset_cond/Q[0]                                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_10[0]                                     | reset_cond/Q[0]                                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_20[0]                                     | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_38[0]                                     |                                                                               |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_13[0]                                     | reset_cond/Q[0]                                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_39[0]                                     |                                                                               |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_40[0]                                     |                                                                               |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_42[0]                                     |                                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[44]_0[0]                       |                                                                               |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix1/matrix_writer/M_state_d                      | reset_cond/Q[0]                                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_d                   | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_state_d                   | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/E[0]                                                       | reset_cond/Q[0]                                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_state_d                   | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_state_d                   | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix4/matrix_writer/M_state_d                      | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix2/matrix_writer/M_state_d                      | reset_cond/Q[0]                                                               |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_24[0]                                     | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix3/matrix_writer/M_state_d                      | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_guess_1_letter_4_q[6]_i_2_0[0]                           | reset_cond/Q[0]                                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_guess_1_letter_3_q[6]_i_2_0[0]                           | reset_cond/Q[0]                                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG | led_writer/M_state_d                                                            | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_stage_q_reg[3]_16[0]                                     | reset_cond/Q[0]                                                               |                5 |             11 |         2.20 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_rst_ctr_q[0]_i_2__1_n_0   | betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_rst_ctr_q[0]_i_1__1_n_0 |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix4/matrix_writer/M_rst_ctr_q[0]_i_2__6_n_0      | betaCPU/top_matrix_control/matrix4/matrix_writer/M_rst_ctr_q[0]_i_1__6_n_0    |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_rst_ctr_q[0]_i_2_n_0      | betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_rst_ctr_q[0]_i_1_n_0    |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix2/matrix_writer/M_rst_ctr_q[0]_i_2__4_n_0      | betaCPU/top_matrix_control/matrix2/matrix_writer/M_rst_ctr_q[0]_i_1__4_n_0    |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | led_writer/M_rst_ctr_q[0]_i_2__7_n_0                                            | led_writer/M_rst_ctr_q[0]_i_1__7_n_0                                          |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_rst_ctr_q[0]_i_2__2_n_0   | betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_rst_ctr_q[0]_i_1__2_n_0 |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix1/matrix_writer/M_rst_ctr_q[0]_i_2__3_n_0      | betaCPU/top_matrix_control/matrix1/matrix_writer/M_rst_ctr_q[0]_i_1__3_n_0    |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix3/matrix_writer/M_rst_ctr_q[0]_i_2__5_n_0      | betaCPU/top_matrix_control/matrix3/matrix_writer/M_rst_ctr_q[0]_i_1__5_n_0    |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q[0]_i_2__0_n_0   | betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q[0]_i_1__0_n_0 |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | reset_cond/E[0]                                                                 |                                                                               |               10 |             20 |         2.00 |
|  clk_IBUF_BUFG | keyboard_controller/l_/button_cond/M_ctr_q_reg[5]_0                             | keyboard_controller/l_/button_cond/sync/M_pipe_q_reg[1]_0                     |                7 |             22 |         3.14 |
|  clk_IBUF_BUFG | button_panel_controller/oka_/button_cond/M_ctr_q[0]_i_2__29_n_0                 | button_panel_controller/oka_/button_cond/sync/M_pipe_q_reg[1]_0               |                7 |             22 |         3.14 |
|  clk_IBUF_BUFG | button_panel_controller/guess4/button_cond/M_ctr_q_reg[5]_0                     | button_panel_controller/guess4/button_cond/sync/M_pipe_q_reg[1]_0             |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | button_panel_controller/reset_/button_cond/M_ctr_q_reg[5]_0                     | button_panel_controller/reset_/button_cond/sync/M_pipe_q_reg[1]_0             |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | keyboard_controller/m_/button_cond/M_ctr_q_reg[2]_0                             | keyboard_controller/m_/button_cond/sync/M_pipe_q_reg[1]_0                     |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | keyboard_controller/n_/button_cond/M_ctr_q_reg[2]_0                             | keyboard_controller/n_/button_cond/sync/M_pipe_q_reg[1]_0                     |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | keyboard_controller/o_/button_cond/M_ctr_q[0]_i_2__11_n_0                       | keyboard_controller/o_/button_cond/sync/M_pipe_q_reg[1]_0                     |                7 |             22 |         3.14 |
|  clk_IBUF_BUFG | keyboard_controller/p_/button_cond/M_ctr_q_reg[2]_0                             | keyboard_controller/p_/button_cond/sync/M_pipe_q_reg[1]_0                     |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | keyboard_controller/q_/button_cond/M_ctr_q_reg[2]_0                             | keyboard_controller/q_/button_cond/sync/M_pipe_q_reg[1]_0                     |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | keyboard_controller/r_/button_cond/M_ctr_q_reg[2]_0                             | keyboard_controller/r_/button_cond/sync/M_pipe_q_reg[1]_0                     |                8 |             22 |         2.75 |
|  clk_IBUF_BUFG | keyboard_controller/s_/button_cond/M_ctr_q_reg[2]_0                             | keyboard_controller/s_/button_cond/sync/M_pipe_q_reg[1]_0                     |                9 |             22 |         2.44 |
|  clk_IBUF_BUFG | keyboard_controller/t_/button_cond/M_ctr_q_reg[2]_0                             | keyboard_controller/t_/button_cond/sync/M_pipe_q_reg[1]_0                     |                8 |             22 |         2.75 |
|  clk_IBUF_BUFG | keyboard_controller/u_/button_cond/M_ctr_q_reg[2]_0                             | keyboard_controller/u_/button_cond/sync/M_pipe_q_reg[1]_0                     |                9 |             22 |         2.44 |
|  clk_IBUF_BUFG | keyboard_controller/c_/button_cond/M_ctr_q[0]_i_2_n_0                           | keyboard_controller/c_/button_cond/sync/M_pipe_q_reg[1]_0                     |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | keyboard_controller/a_/button_cond/sel                                          | keyboard_controller/a_/button_cond/sync/clear                                 |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | keyboard_controller/b_/button_cond/M_ctr_q[0]_i_2__28_n_0                       | keyboard_controller/b_/button_cond/sync/M_pipe_q_reg[1]_0                     |                9 |             22 |         2.44 |
|  clk_IBUF_BUFG | keyboard_controller/d_/button_cond/M_ctr_q_reg[2]_0                             | keyboard_controller/d_/button_cond/sync/M_pipe_q_reg[1]_0                     |                6 |             22 |         3.67 |
=======
|  clk_IBUF_BUFG |                                                                                 | reset_cond/M_reset_cond_in                                                    |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | led_writer/M_pixel_ctr_q[3]_i_1__7_n_0                                          | reset_cond/Q[0]                                                               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_guess_2_letter_3_q[6]_i_2_0[0]                           | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q[4]_i_1__1_n_0 | reset_cond/Q[0]                                                               |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_1__3_n_0    | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q[4]_i_1__2_n_0   | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix1/matrix_writer/M_bit_ctr_q[4]_i_1__4_n_0      | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_pixel_ctr_q[4]_i_1__0_n_0 | reset_cond/Q[0]                                                               |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix2/matrix_writer/M_pixel_ctr_q[4]_i_1__4_n_0    | reset_cond/Q[0]                                                               |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix2/matrix_writer/M_bit_ctr_q[4]_i_1__5_n_0      | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[17]_15[0]                      | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q[4]_i_1__5_n_0    | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_bit_ctr_q[4]_i_1__1_n_0   | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix3/matrix_writer/M_bit_ctr_q[4]_i_1__6_n_0      | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[17]_16[0]                      | reset_cond/Q[0]                                                               |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix4/matrix_writer/M_bit_ctr_q[4]_i_1__7_n_0      | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q[4]_i_1__6_n_0    | reset_cond/Q[0]                                                               |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_1_n_0    | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[17]_7[0]                       | reset_cond/Q[0]                                                               |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q[4]_i_1__0_n_0   | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[17]_18[0]                      | reset_cond/Q[0]                                                               |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | led_writer/M_bit_ctr_q[4]_i_1_n_0                                               | reset_cond/Q[0]                                                               |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_guess_1_letter_3_q[6]_i_2_0[0]                           | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[17]_6[0]                       | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[17]_19[0]                      | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[17]_17[0]                      | reset_cond/Q[0]                                                               |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5_0[0]                           | reset_cond/Q[0]                                                               |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q[4]_i_1__3_n_0   | reset_cond/Q[0]                                                               |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_pixel_ctr_q[4]_i_1__2_n_0 | reset_cond/Q[0]                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix2/matrix_writer/M_state_d                      | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[17]_21[0]                      | reset_cond/Q[0]                                                               |                7 |              7 |         1.00 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix4/matrix_writer/M_state_d                      | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[17]_20[0]                      | reset_cond/Q[0]                                                               |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[17]_23[0]                      | reset_cond/Q[0]                                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/E[0]                                                       | reset_cond/Q[0]                                                               |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[17]_13[0]                      | reset_cond/Q[0]                                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[44]_0[0]                       |                                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[17]_1[0]                       | reset_cond/Q[0]                                                               |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[17]_9[0]                       | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[17]_3[0]                       | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[17]_22[0]                      | reset_cond/Q[0]                                                               |                6 |              7 |         1.17 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[17]_5[0]                       | reset_cond/Q[0]                                                               |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[17]_8[0]                       | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[17]_12[0]                      | reset_cond/Q[0]                                                               |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[17]_11[0]                      | reset_cond/Q[0]                                                               |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[17]_14[0]                      | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[17]_2[0]                       | reset_cond/Q[0]                                                               |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[17]_10[0]                      | reset_cond/Q[0]                                                               |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[17]_4[0]                       | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[44]_3[0]                       |                                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[44]_4[0]                       |                                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[44]_6[0]                       |                                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[44]_8[0]                       |                                                                               |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[5]_0[0]                        |                                                                               |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[44]_7[0]                       |                                                                               |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[44]_2[0]                       |                                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[17]_24[0]                      | reset_cond/Q[0]                                                               |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | led_writer/M_state_d                                                            | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_d                   | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_state_d                   | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_state_d                   | reset_cond/Q[0]                                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_state_d                   | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix3/matrix_writer/M_state_d                      | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix1/matrix_writer/M_state_d                      | reset_cond/Q[0]                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[17]_0[0]                       | reset_cond/Q[0]                                                               |                6 |             11 |         1.83 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix4/matrix_writer/M_rst_ctr_q[0]_i_2__6_n_0      | betaCPU/top_matrix_control/matrix4/matrix_writer/M_rst_ctr_q[0]_i_1__6_n_0    |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | led_writer/M_rst_ctr_q[0]_i_2__7_n_0                                            | led_writer/M_rst_ctr_q[0]_i_1__7_n_0                                          |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_rst_ctr_q[0]_i_2_n_0      | betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_rst_ctr_q[0]_i_1_n_0    |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix3/matrix_writer/M_rst_ctr_q[0]_i_2__5_n_0      | betaCPU/top_matrix_control/matrix3/matrix_writer/M_rst_ctr_q[0]_i_1__5_n_0    |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix2/matrix_writer/M_rst_ctr_q[0]_i_2__4_n_0      | betaCPU/top_matrix_control/matrix2/matrix_writer/M_rst_ctr_q[0]_i_1__4_n_0    |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q[0]_i_2__0_n_0   | betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_rst_ctr_q[0]_i_1__0_n_0 |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | betaCPU/top_matrix_control/matrix1/matrix_writer/M_rst_ctr_q[0]_i_2__3_n_0      | betaCPU/top_matrix_control/matrix1/matrix_writer/M_rst_ctr_q[0]_i_1__3_n_0    |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_rst_ctr_q[0]_i_2__1_n_0   | betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_rst_ctr_q[0]_i_1__1_n_0 |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_rst_ctr_q[0]_i_2__2_n_0   | betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_rst_ctr_q[0]_i_1__2_n_0 |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | reset_cond/E[0]                                                                 |                                                                               |                7 |             20 |         2.86 |
|  clk_IBUF_BUFG | button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_2__23_n_0               | button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[1]_0             |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | button_panel_controller/check_/button_cond/M_ctr_q[0]_i_2__24_n_0               | button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[1]_0             |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | keyboard_controller/t_/button_cond/M_ctr_q_reg[2]_0                             | keyboard_controller/t_/button_cond/sync/M_pipe_q_reg[1]_0                     |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | keyboard_controller/u_/button_cond/M_ctr_q_reg[2]_0                             | keyboard_controller/u_/button_cond/sync/M_pipe_q_reg[1]_0                     |                8 |             22 |         2.75 |
|  clk_IBUF_BUFG | keyboard_controller/d_/button_cond/M_ctr_q_reg[2]_0                             | keyboard_controller/d_/button_cond/sync/M_pipe_q_reg[1]_0                     |                7 |             22 |         3.14 |
>>>>>>> 9af57b60f4ad212ac20713b1a189ac463971e80a
|  clk_IBUF_BUFG | keyboard_controller/v_/button_cond/M_ctr_q_reg[2]_0                             | keyboard_controller/v_/button_cond/sync/M_pipe_q_reg[1]_0                     |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | keyboard_controller/w_/button_cond/M_ctr_q_reg[2]_0                             | keyboard_controller/w_/button_cond/sync/M_pipe_q_reg[1]_0                     |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | keyboard_controller/x_/button_cond/M_ctr_q_reg[13]_0                            | keyboard_controller/x_/button_cond/sync/M_pipe_q_reg[1]_0                     |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | keyboard_controller/y_/button_cond/M_ctr_q_reg[13]_0                            | keyboard_controller/y_/button_cond/sync/M_pipe_q_reg[1]_0                     |                6 |             22 |         3.67 |
<<<<<<< HEAD
|  clk_IBUF_BUFG | keyboard_controller/z_/button_cond/M_ctr_q[0]_i_2__22_n_0                       | keyboard_controller/z_/button_cond/sync/M_pipe_q_reg[1]_0                     |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | keyboard_controller/e_/button_cond/M_ctr_q_reg[5]_0                             | keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[1]_0                     |                8 |             22 |         2.75 |
|  clk_IBUF_BUFG | keyboard_controller/f_/button_cond/M_ctr_q_reg[2]_0                             | keyboard_controller/f_/button_cond/sync/M_pipe_q_reg[1]_0                     |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | keyboard_controller/g_/button_cond/M_ctr_q_reg[2]_0                             | keyboard_controller/g_/button_cond/sync/M_pipe_q_reg[1]_0                     |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | keyboard_controller/i_/button_cond/M_ctr_q_reg[2]_0                             | keyboard_controller/i_/button_cond/sync/M_pipe_q_reg[1]_0                     |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | button_panel_controller/guess3/button_cond/M_ctr_q[0]_i_2__32_n_0               | button_panel_controller/guess3/button_cond/sync/M_pipe_q_reg[1]_0             |                7 |             22 |         3.14 |
|  clk_IBUF_BUFG | keyboard_controller/j_/button_cond/M_ctr_q_reg[2]_0                             | keyboard_controller/j_/button_cond/sync/M_pipe_q_reg[1]_0                     |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | keyboard_controller/k_/button_cond/M_ctr_q_reg[2]_0                             | keyboard_controller/k_/button_cond/sync/M_pipe_q_reg[1]_0                     |                7 |             22 |         3.14 |
|  clk_IBUF_BUFG | keyboard_controller/h_/button_cond/M_ctr_q[0]_i_2__4_n_0                        | keyboard_controller/h_/button_cond/sync/M_pipe_q_reg[1]_0                     |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | button_panel_controller/check_/button_cond/M_ctr_q[0]_i_2__24_n_0               | button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[1]_0             |                7 |             22 |         3.14 |
|  clk_IBUF_BUFG | button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_2__23_n_0               | button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[1]_0             |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | button_panel_controller/guess1/button_cond/M_ctr_q[0]_i_2__30_n_0               | button_panel_controller/guess1/button_cond/sync/M_pipe_q_reg[1]_0             |                7 |             22 |         3.14 |
|  clk_IBUF_BUFG | button_panel_controller/guess2/button_cond/M_ctr_q[0]_i_2__31_n_0               | button_panel_controller/guess2/button_cond/sync/M_pipe_q_reg[1]_0             |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG |                                                                                 | reset_cond/Q[0]                                                               |               16 |             27 |         1.69 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q[51]_i_1_n_0                        | reset_cond/Q[0]                                                               |               23 |             52 |         2.26 |
|  clk_IBUF_BUFG |                                                                                 |                                                                               |               45 |            102 |         2.27 |
|  clk_IBUF_BUFG | betaCPU/control_unit/Q[1]                                                       | reset_cond/Q[0]                                                               |               33 |            108 |         3.27 |
=======
|  clk_IBUF_BUFG | button_panel_controller/guess1/button_cond/M_ctr_q[0]_i_2__30_n_0               | button_panel_controller/guess1/button_cond/sync/M_pipe_q_reg[1]_0             |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | keyboard_controller/e_/button_cond/M_ctr_q_reg[5]_0                             | keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[1]_0                     |                9 |             22 |         2.44 |
|  clk_IBUF_BUFG | keyboard_controller/b_/button_cond/M_ctr_q[0]_i_2__28_n_0                       | keyboard_controller/b_/button_cond/sync/M_pipe_q_reg[1]_0                     |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | keyboard_controller/c_/button_cond/M_ctr_q[0]_i_2_n_0                           | keyboard_controller/c_/button_cond/sync/M_pipe_q_reg[1]_0                     |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | keyboard_controller/l_/button_cond/M_ctr_q_reg[5]_0                             | keyboard_controller/l_/button_cond/sync/M_pipe_q_reg[1]_0                     |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | keyboard_controller/m_/button_cond/M_ctr_q_reg[2]_0                             | keyboard_controller/m_/button_cond/sync/M_pipe_q_reg[1]_0                     |                7 |             22 |         3.14 |
|  clk_IBUF_BUFG | keyboard_controller/n_/button_cond/M_ctr_q_reg[2]_0                             | keyboard_controller/n_/button_cond/sync/M_pipe_q_reg[1]_0                     |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | keyboard_controller/o_/button_cond/M_ctr_q[0]_i_2__11_n_0                       | keyboard_controller/o_/button_cond/sync/M_pipe_q_reg[1]_0                     |                7 |             22 |         3.14 |
|  clk_IBUF_BUFG | keyboard_controller/p_/button_cond/M_ctr_q_reg[2]_0                             | keyboard_controller/p_/button_cond/sync/M_pipe_q_reg[1]_0                     |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | keyboard_controller/s_/button_cond/M_ctr_q_reg[2]_0                             | keyboard_controller/s_/button_cond/sync/M_pipe_q_reg[1]_0                     |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | keyboard_controller/q_/button_cond/M_ctr_q_reg[2]_0                             | keyboard_controller/q_/button_cond/sync/M_pipe_q_reg[1]_0                     |                8 |             22 |         2.75 |
|  clk_IBUF_BUFG | keyboard_controller/r_/button_cond/M_ctr_q_reg[2]_0                             | keyboard_controller/r_/button_cond/sync/M_pipe_q_reg[1]_0                     |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | keyboard_controller/a_/button_cond/sel                                          | keyboard_controller/a_/button_cond/sync/clear                                 |                7 |             22 |         3.14 |
|  clk_IBUF_BUFG | button_panel_controller/guess2/button_cond/M_ctr_q[0]_i_2__31_n_0               | button_panel_controller/guess2/button_cond/sync/M_pipe_q_reg[1]_0             |                7 |             22 |         3.14 |
|  clk_IBUF_BUFG | keyboard_controller/f_/button_cond/M_ctr_q_reg[2]_0                             | keyboard_controller/f_/button_cond/sync/M_pipe_q_reg[1]_0                     |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | keyboard_controller/g_/button_cond/M_ctr_q_reg[2]_0                             | keyboard_controller/g_/button_cond/sync/M_pipe_q_reg[1]_0                     |                7 |             22 |         3.14 |
|  clk_IBUF_BUFG | keyboard_controller/h_/button_cond/M_ctr_q[0]_i_2__4_n_0                        | keyboard_controller/h_/button_cond/sync/M_pipe_q_reg[1]_0                     |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | button_panel_controller/guess3/button_cond/M_ctr_q[0]_i_2__32_n_0               | button_panel_controller/guess3/button_cond/sync/M_pipe_q_reg[1]_0             |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | keyboard_controller/i_/button_cond/M_ctr_q_reg[2]_0                             | keyboard_controller/i_/button_cond/sync/M_pipe_q_reg[1]_0                     |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | keyboard_controller/z_/button_cond/M_ctr_q[0]_i_2__22_n_0                       | keyboard_controller/z_/button_cond/sync/M_pipe_q_reg[1]_0                     |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | keyboard_controller/j_/button_cond/M_ctr_q_reg[2]_0                             | keyboard_controller/j_/button_cond/sync/M_pipe_q_reg[1]_0                     |                7 |             22 |         3.14 |
|  clk_IBUF_BUFG | button_panel_controller/guess4/button_cond/M_ctr_q_reg[5]_0                     | button_panel_controller/guess4/button_cond/sync/M_pipe_q_reg[1]_0             |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | button_panel_controller/oka_/button_cond/M_ctr_q[0]_i_2__29_n_0                 | button_panel_controller/oka_/button_cond/sync/M_pipe_q_reg[1]_0               |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | button_panel_controller/reset_/button_cond/M_ctr_q_reg[5]_0                     | button_panel_controller/reset_/button_cond/sync/M_pipe_q_reg[1]_0             |                7 |             22 |         3.14 |
|  clk_IBUF_BUFG | keyboard_controller/k_/button_cond/M_ctr_q_reg[2]_0                             | keyboard_controller/k_/button_cond/sync/M_pipe_q_reg[1]_0                     |                7 |             22 |         3.14 |
|  clk_IBUF_BUFG |                                                                                 | reset_cond/Q[0]                                                               |               17 |             27 |         1.59 |
|  clk_IBUF_BUFG | betaCPU/control_unit/FSM_onehot_M_game_fsm_q[51]_i_1_n_0                        | reset_cond/Q[0]                                                               |               22 |             52 |         2.36 |
|  clk_IBUF_BUFG |                                                                                 |                                                                               |               46 |            102 |         2.22 |
|  clk_IBUF_BUFG | betaCPU/control_unit/Q[1]                                                       | reset_cond/Q[0]                                                               |               31 |            108 |         3.48 |
>>>>>>> 9af57b60f4ad212ac20713b1a189ac463971e80a
+----------------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+


