Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: controle_spi_potentiostat.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "controle_spi_potentiostat.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "controle_spi_potentiostat"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : controle_spi_potentiostat
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\usr_package.vhd" into library modules
Parsing package <usr_package>.
Parsing package body <usr_package>.
Parsing VHDL file "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\registre1bit.vhd" into library modules
Parsing entity <registre1bit>.
Parsing architecture <Behavioral> of entity <registre1bit>.
Parsing VHDL file "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\mux_2_1.vhd" into library modules
Parsing entity <mux_2_1>.
Parsing architecture <Behavioral> of entity <mux_2_1>.
Parsing VHDL file "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\rdc_load_nbits.vhd" into library modules
Parsing entity <rdc_load_nbits>.
Parsing architecture <Behavioral> of entity <rdc_load_nbits>.
Parsing VHDL file "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\diviseur_clk.vhd" into library modules
Parsing entity <diviseur_clk>.
Parsing architecture <Behavioral> of entity <diviseur_clk>.
Parsing VHDL file "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\compteurNbits.vhd" into library modules
Parsing entity <compteurNbits>.
Parsing architecture <Behavioral> of entity <compteurnbits>.
Parsing VHDL file "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\controle_spi_potentiostat.vhd" into library work
Parsing entity <controle_spi_potentiostat>.
Parsing architecture <Behavioral> of entity <controle_spi_potentiostat>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <controle_spi_potentiostat> (architecture <Behavioral>) from library <work>.

Elaborating entity <compteurNbits> (architecture <Behavioral>) with generics from library <modules>.

Elaborating entity <rdc_load_nbits> (architecture <Behavioral>) with generics from library <modules>.

Elaborating entity <registre1bit> (architecture <Behavioral>) from library <modules>.

Elaborating entity <mux_2_1> (architecture <Behavioral>) from library <modules>.

Elaborating entity <diviseur_clk> (architecture <Behavioral>) from library <modules>.
INFO:HDLCompiler:679 - "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\controle_spi_potentiostat.vhd" Line 105. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <controle_spi_potentiostat>.
    Related source file is "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\controle_spi_potentiostat.vhd".
WARNING:Xst:647 - Input <start> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <etat_present>.
    Found finite state machine <FSM_0> for signal <etat_present>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_int (rising_edge)                          |
    | Reset              | reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | attente                                        |
    | Power Up State     | attente                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit comparator greater for signal <n0001> created at line 99
    Summary:
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <controle_spi_potentiostat> synthesized.

Synthesizing Unit <compteurNbits>.
    Related source file is "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\compteurNbits.vhd".
        N = 4
    Found 4-bit register for signal <compteur>.
    Found 4-bit adder for signal <compteur[3]_GND_7_o_add_0_OUT> created at line 49.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <compteurNbits> synthesized.

Synthesizing Unit <rdc_load_nbits>.
    Related source file is "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\rdc_load_nbits.vhd".
        N = 8
    Summary:
	no macro.
Unit <rdc_load_nbits> synthesized.

Synthesizing Unit <registre1bit>.
    Related source file is "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\registre1bit.vhd".
    Found 1-bit register for signal <q_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <registre1bit> synthesized.

Synthesizing Unit <mux_2_1>.
    Related source file is "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\mux_2_1.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_2_1> synthesized.

Synthesizing Unit <diviseur_clk>.
    Related source file is "C:\Users\Mathieu\Desktop\projet_stage_ete2017\modules_controle_board\diviseur_clk.vhd".
    Found 27-bit register for signal <clk_int>.
    Found 27-bit adder for signal <clk_int[26]_clk_int[26]_mux_1_OUT> created at line 50.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
Unit <diviseur_clk> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 27-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 10
 1-bit register                                        : 8
 27-bit register                                       : 1
 4-bit register                                        : 1
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 9
 1-bit 2-to-1 multiplexer                              : 9
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <compteurNbits>.
The following registers are absorbed into counter <compteur>: 1 register on signal <compteur>.
Unit <compteurNbits> synthesized (advanced).

Synthesizing (advanced) Unit <diviseur_clk>.
The following registers are absorbed into counter <clk_int>: 1 register on signal <clk_int>.
Unit <diviseur_clk> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 27-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 8
 Flip-Flops                                            : 8
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 8
 1-bit 2-to-1 multiplexer                              : 8
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <etat_present[1:3]> with one-hot encoding.
----------------------
 State    | Encoding
----------------------
 attente  | 001
 init     | 010
 decalage | 100
----------------------
WARNING:Xst:2677 - Node <diviseur_horlode/clk_int_3> of sequential type is unconnected in block <controle_spi_potentiostat>.
WARNING:Xst:2677 - Node <diviseur_horlode/clk_int_4> of sequential type is unconnected in block <controle_spi_potentiostat>.
WARNING:Xst:2677 - Node <diviseur_horlode/clk_int_5> of sequential type is unconnected in block <controle_spi_potentiostat>.
WARNING:Xst:2677 - Node <diviseur_horlode/clk_int_6> of sequential type is unconnected in block <controle_spi_potentiostat>.
WARNING:Xst:2677 - Node <diviseur_horlode/clk_int_7> of sequential type is unconnected in block <controle_spi_potentiostat>.
WARNING:Xst:2677 - Node <diviseur_horlode/clk_int_8> of sequential type is unconnected in block <controle_spi_potentiostat>.
WARNING:Xst:2677 - Node <diviseur_horlode/clk_int_9> of sequential type is unconnected in block <controle_spi_potentiostat>.
WARNING:Xst:2677 - Node <diviseur_horlode/clk_int_10> of sequential type is unconnected in block <controle_spi_potentiostat>.
WARNING:Xst:2677 - Node <diviseur_horlode/clk_int_11> of sequential type is unconnected in block <controle_spi_potentiostat>.
WARNING:Xst:2677 - Node <diviseur_horlode/clk_int_12> of sequential type is unconnected in block <controle_spi_potentiostat>.
WARNING:Xst:2677 - Node <diviseur_horlode/clk_int_13> of sequential type is unconnected in block <controle_spi_potentiostat>.
WARNING:Xst:2677 - Node <diviseur_horlode/clk_int_14> of sequential type is unconnected in block <controle_spi_potentiostat>.
WARNING:Xst:2677 - Node <diviseur_horlode/clk_int_15> of sequential type is unconnected in block <controle_spi_potentiostat>.
WARNING:Xst:2677 - Node <diviseur_horlode/clk_int_16> of sequential type is unconnected in block <controle_spi_potentiostat>.
WARNING:Xst:2677 - Node <diviseur_horlode/clk_int_17> of sequential type is unconnected in block <controle_spi_potentiostat>.
WARNING:Xst:2677 - Node <diviseur_horlode/clk_int_18> of sequential type is unconnected in block <controle_spi_potentiostat>.
WARNING:Xst:2677 - Node <diviseur_horlode/clk_int_19> of sequential type is unconnected in block <controle_spi_potentiostat>.
WARNING:Xst:2677 - Node <diviseur_horlode/clk_int_20> of sequential type is unconnected in block <controle_spi_potentiostat>.
WARNING:Xst:2677 - Node <diviseur_horlode/clk_int_21> of sequential type is unconnected in block <controle_spi_potentiostat>.
WARNING:Xst:2677 - Node <diviseur_horlode/clk_int_22> of sequential type is unconnected in block <controle_spi_potentiostat>.
WARNING:Xst:2677 - Node <diviseur_horlode/clk_int_23> of sequential type is unconnected in block <controle_spi_potentiostat>.
WARNING:Xst:2677 - Node <diviseur_horlode/clk_int_24> of sequential type is unconnected in block <controle_spi_potentiostat>.
WARNING:Xst:2677 - Node <diviseur_horlode/clk_int_25> of sequential type is unconnected in block <controle_spi_potentiostat>.
WARNING:Xst:2677 - Node <diviseur_horlode/clk_int_26> of sequential type is unconnected in block <controle_spi_potentiostat>.

Optimizing unit <controle_spi_potentiostat> ...

Optimizing unit <rdc_load_nbits> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block controle_spi_potentiostat, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 18
 Flip-Flops                                            : 18

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : controle_spi_potentiostat.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 27
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 2
#      LUT2                        : 10
#      LUT3                        : 2
#      LUT4                        : 1
#      MUXCY                       : 2
#      VCC                         : 1
#      XORCY                       : 3
# FlipFlops/Latches                : 18
#      FD                          : 3
#      FDC                         : 2
#      FDCE                        : 12
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 1
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              18  out of  11440     0%  
 Number of Slice LUTs:                   20  out of   5720     0%  
    Number used as Logic:                20  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     21
   Number with an unused Flip Flop:       3  out of     21    14%  
   Number with an unused LUT:             1  out of     21     4%  
   Number of fully used LUT-FF pairs:    17  out of     21    80%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  13  out of    102    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)      | Load  |
-----------------------------------+----------------------------+-------+
clk                                | BUFGP                      | 3     |
diviseur_horlode/clk_int_2         | NONE(etat_present_FSM_FFd3)| 15    |
-----------------------------------+----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.063ns (Maximum Frequency: 326.477MHz)
   Minimum input arrival time before clock: 3.488ns
   Maximum output required time after clock: 5.581ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.211ns (frequency: 452.284MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               2.211ns (Levels of Logic = 2)
  Source:            diviseur_horlode/clk_int_2 (FF)
  Destination:       diviseur_horlode/clk_int_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: diviseur_horlode/clk_int_2 to diviseur_horlode/clk_int_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              17   0.525   1.209  diviseur_horlode/clk_int_2 (diviseur_horlode/clk_int_2)
     LUT1:I0->O            0   0.254   0.000  diviseur_horlode/Mcount_clk_int_xor<2>_rt (diviseur_horlode/Mcount_clk_int_xor<2>_rt)
     XORCY:LI->O           1   0.149   0.000  diviseur_horlode/Mcount_clk_int_xor<2> (Result<2>)
     FD:D                      0.074          diviseur_horlode/clk_int_2
    ----------------------------------------
    Total                      2.211ns (1.002ns logic, 1.209ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'diviseur_horlode/clk_int_2'
  Clock period: 3.063ns (frequency: 326.477MHz)
  Total number of paths / destination ports: 55 / 39
-------------------------------------------------------------------------
Delay:               3.063ns (Levels of Logic = 1)
  Source:            etat_present_FSM_FFd3 (FF)
  Destination:       rdc/reg0/q_out (FF)
  Source Clock:      diviseur_horlode/clk_int_2 rising
  Destination Clock: diviseur_horlode/clk_int_2 rising

  Data Path: etat_present_FSM_FFd3 to rdc/reg0/q_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             11   0.525   1.038  etat_present_FSM_FFd3 (etat_present_FSM_FFd3)
     INV:I->O              8   0.255   0.943  etat_present__n0021<0>1_INV_0 (enable_rdc)
     FDCE:CE                   0.302          rdc/reg_fin/q_out
    ----------------------------------------
    Total                      3.063ns (1.082ns logic, 1.981ns route)
                                       (35.3% logic, 64.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'diviseur_horlode/clk_int_2'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.488ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       etat_present_FSM_FFd3 (FF)
  Destination Clock: diviseur_horlode/clk_int_2 rising

  Data Path: reset to etat_present_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  reset_IBUF (reset_IBUF)
     INV:I->O              3   0.255   0.765  reset_inv1_INV_0 (reset_inv)
     FDP:PRE                   0.459          etat_present_FSM_FFd3
    ----------------------------------------
    Total                      3.488ns (2.042ns logic, 1.446ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'diviseur_horlode/clk_int_2'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              5.420ns (Levels of Logic = 2)
  Source:            etat_present_FSM_FFd1 (FF)
  Destination:       CLK_OUT (PAD)
  Source Clock:      diviseur_horlode/clk_int_2 rising

  Data Path: etat_present_FSM_FFd1 to CLK_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.525   1.052  etat_present_FSM_FFd1 (etat_present_FSM_FFd1)
     LUT2:I0->O            1   0.250   0.681  etat_present_CLK_OUT1 (CLK_OUT_OBUF)
     OBUF:I->O                 2.912          CLK_OUT_OBUF (CLK_OUT)
    ----------------------------------------
    Total                      5.420ns (3.687ns logic, 1.733ns route)
                                       (68.0% logic, 32.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.581ns (Levels of Logic = 2)
  Source:            diviseur_horlode/clk_int_2 (FF)
  Destination:       CLK_OUT (PAD)
  Source Clock:      clk rising

  Data Path: diviseur_horlode/clk_int_2 to CLK_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              17   0.525   1.209  diviseur_horlode/clk_int_2 (diviseur_horlode/clk_int_2)
     LUT2:I1->O            1   0.254   0.681  etat_present_CLK_OUT1 (CLK_OUT_OBUF)
     OBUF:I->O                 2.912          CLK_OUT_OBUF (CLK_OUT)
    ----------------------------------------
    Total                      5.581ns (3.691ns logic, 1.890ns route)
                                       (66.1% logic, 33.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.211|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock diviseur_horlode/clk_int_2
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
diviseur_horlode/clk_int_2|    3.063|         |         |         |
--------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.96 secs
 
--> 

Total memory usage is 282476 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   25 (   0 filtered)
Number of infos    :    1 (   0 filtered)

