

================================================================
== Vitis HLS Report for 'k2mm_Pipeline_lprd_1_lprd_2'
================================================================
* Date:           Mon Dec  2 12:52:43 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.797 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lprd_1_lprd_2  |     2048|     2048|         2|          1|          1|  2048|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/k2mm.c:6]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/k2mm.c:6]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D_1, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D_0, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C_1, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C_0, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_1, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_0, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_1, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_0, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 0, i7 %i" [src/k2mm.c:6]   --->   Operation 17 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 0, i7 %j" [src/k2mm.c:6]   --->   Operation 18 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [src/k2mm.c:15]   --->   Operation 20 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.80ns)   --->   "%icmp_ln15 = icmp_eq  i12 %indvar_flatten_load, i12 2048" [src/k2mm.c:15]   --->   Operation 21 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.80ns)   --->   "%add_ln15_1 = add i12 %indvar_flatten_load, i12 1" [src/k2mm.c:15]   --->   Operation 22 'add' 'add_ln15_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc46, void %lp3.preheader.exitStub" [src/k2mm.c:15]   --->   Operation 23 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [src/k2mm.c:6]   --->   Operation 24 'load' 'j_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [src/k2mm.c:15]   --->   Operation 25 'load' 'i_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.77ns)   --->   "%add_ln15 = add i7 %i_load, i7 1" [src/k2mm.c:15]   --->   Operation 26 'add' 'add_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_load, i32 6" [src/k2mm.c:16]   --->   Operation 27 'bitselect' 'tmp_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.36ns)   --->   "%select_ln6 = select i1 %tmp_1, i7 0, i7 %j_load" [src/k2mm.c:6]   --->   Operation 28 'select' 'select_ln6' <Predicate = (!icmp_ln15)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.36ns)   --->   "%select_ln15 = select i1 %tmp_1, i7 %add_ln15, i7 %i_load" [src/k2mm.c:15]   --->   Operation 29 'select' 'select_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln6 = trunc i7 %select_ln15" [src/k2mm.c:6]   --->   Operation 30 'trunc' 'trunc_ln6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln6, i32 1, i32 5" [src/k2mm.c:6]   --->   Operation 31 'partselect' 'lshr_ln6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln6, i5 %lshr_ln6" [src/k2mm.c:17]   --->   Operation 32 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i11 %tmp" [src/k2mm.c:17]   --->   Operation 33 'zext' 'zext_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr i32 %A_0, i64 0, i64 %zext_ln17" [src/k2mm.c:17]   --->   Operation 34 'getelementptr' 'A_0_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i32 %A_1, i64 0, i64 %zext_ln17" [src/k2mm.c:17]   --->   Operation 35 'getelementptr' 'A_1_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr i32 %B_0, i64 0, i64 %zext_ln17" [src/k2mm.c:18]   --->   Operation 36 'getelementptr' 'B_0_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr i32 %B_1, i64 0, i64 %zext_ln17" [src/k2mm.c:18]   --->   Operation 37 'getelementptr' 'B_1_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr i32 %C_0, i64 0, i64 %zext_ln17" [src/k2mm.c:19]   --->   Operation 38 'getelementptr' 'C_0_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr i32 %C_1, i64 0, i64 %zext_ln17" [src/k2mm.c:19]   --->   Operation 39 'getelementptr' 'C_1_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%D_0_addr = getelementptr i32 %D_0, i64 0, i64 %zext_ln17" [src/k2mm.c:20]   --->   Operation 40 'getelementptr' 'D_0_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%D_1_addr = getelementptr i32 %D_1, i64 0, i64 %zext_ln17" [src/k2mm.c:20]   --->   Operation 41 'getelementptr' 'D_1_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%buff_E_out_addr = getelementptr i32 %buff_E_out, i64 0, i64 %zext_ln17" [src/k2mm.c:21]   --->   Operation 42 'getelementptr' 'buff_E_out_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%buff_E_out_1_addr = getelementptr i32 %buff_E_out_1, i64 0, i64 %zext_ln17" [src/k2mm.c:21]   --->   Operation 43 'getelementptr' 'buff_E_out_1_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp1_addr = getelementptr i32 %tmp1, i64 0, i64 %zext_ln17" [src/k2mm.c:22]   --->   Operation 44 'getelementptr' 'tmp1_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp1_1_addr = getelementptr i32 %tmp1_1, i64 0, i64 %zext_ln17" [src/k2mm.c:22]   --->   Operation 45 'getelementptr' 'tmp1_1_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp2_addr = getelementptr i32 %tmp2, i64 0, i64 %zext_ln17" [src/k2mm.c:23]   --->   Operation 46 'getelementptr' 'tmp2_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp2_1_addr = getelementptr i32 %tmp2_1, i64 0, i64 %zext_ln17" [src/k2mm.c:23]   --->   Operation 47 'getelementptr' 'tmp2_1_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (1.23ns)   --->   "%A_0_load = load i11 %A_0_addr" [src/k2mm.c:17]   --->   Operation 48 'load' 'A_0_load' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 49 [2/2] (1.23ns)   --->   "%B_0_load = load i11 %B_0_addr" [src/k2mm.c:18]   --->   Operation 49 'load' 'B_0_load' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 50 [2/2] (1.23ns)   --->   "%C_0_load = load i11 %C_0_addr" [src/k2mm.c:19]   --->   Operation 50 'load' 'C_0_load' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 51 [2/2] (1.23ns)   --->   "%D_0_load = load i11 %D_0_addr" [src/k2mm.c:20]   --->   Operation 51 'load' 'D_0_load' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 52 [2/2] (1.23ns)   --->   "%A_1_load = load i11 %A_1_addr" [src/k2mm.c:17]   --->   Operation 52 'load' 'A_1_load' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 53 [2/2] (1.23ns)   --->   "%B_1_load = load i11 %B_1_addr" [src/k2mm.c:18]   --->   Operation 53 'load' 'B_1_load' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 54 [2/2] (1.23ns)   --->   "%C_1_load = load i11 %C_1_addr" [src/k2mm.c:19]   --->   Operation 54 'load' 'C_1_load' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 55 [1/1] (0.74ns)   --->   "%switch_ln18 = switch i6 %trunc_ln6, void %arrayidx2517.1_1.case.63, i6 0, void %arrayidx2517.1_1.case.0, i6 1, void %arrayidx2517.1_1.case.1, i6 2, void %arrayidx2517.1_1.case.2, i6 3, void %arrayidx2517.1_1.case.3, i6 4, void %arrayidx2517.1_1.case.4, i6 5, void %arrayidx2517.1_1.case.5, i6 6, void %arrayidx2517.1_1.case.6, i6 7, void %arrayidx2517.1_1.case.7, i6 8, void %arrayidx2517.1_1.case.8, i6 9, void %arrayidx2517.1_1.case.9, i6 10, void %arrayidx2517.1_1.case.10, i6 11, void %arrayidx2517.1_1.case.11, i6 12, void %arrayidx2517.1_1.case.12, i6 13, void %arrayidx2517.1_1.case.13, i6 14, void %arrayidx2517.1_1.case.14, i6 15, void %arrayidx2517.1_1.case.15, i6 16, void %arrayidx2517.1_1.case.16, i6 17, void %arrayidx2517.1_1.case.17, i6 18, void %arrayidx2517.1_1.case.18, i6 19, void %arrayidx2517.1_1.case.19, i6 20, void %arrayidx2517.1_1.case.20, i6 21, void %arrayidx2517.1_1.case.21, i6 22, void %arrayidx2517.1_1.case.22, i6 23, void %arrayidx2517.1_1.case.23, i6 24, void %arrayidx2517.1_1.case.24, i6 25, void %arrayidx2517.1_1.case.25, i6 26, void %arrayidx2517.1_1.case.26, i6 27, void %arrayidx2517.1_1.case.27, i6 28, void %arrayidx2517.1_1.case.28, i6 29, void %arrayidx2517.1_1.case.29, i6 30, void %arrayidx2517.1_1.case.30, i6 31, void %arrayidx2517.1_1.case.31, i6 32, void %arrayidx2517.1_1.case.32, i6 33, void %arrayidx2517.1_1.case.33, i6 34, void %arrayidx2517.1_1.case.34, i6 35, void %arrayidx2517.1_1.case.35, i6 36, void %arrayidx2517.1_1.case.36, i6 37, void %arrayidx2517.1_1.case.37, i6 38, void %arrayidx2517.1_1.case.38, i6 39, void %arrayidx2517.1_1.case.39, i6 40, void %arrayidx2517.1_1.case.40, i6 41, void %arrayidx2517.1_1.case.41, i6 42, void %arrayidx2517.1_1.case.42, i6 43, void %arrayidx2517.1_1.case.43, i6 44, void %arrayidx2517.1_1.case.44, i6 45, void %arrayidx2517.1_1.case.45, i6 46, void %arrayidx2517.1_1.case.46, i6 47, void %arrayidx2517.1_1.case.47, i6 48, void %arrayidx2517.1_1.case.48, i6 49, void %arrayidx2517.1_1.case.49, i6 50, void %arrayidx2517.1_1.case.50, i6 51, void %arrayidx2517.1_1.case.51, i6 52, void %arrayidx2517.1_1.case.52, i6 53, void %arrayidx2517.1_1.case.53, i6 54, void %arrayidx2517.1_1.case.54, i6 55, void %arrayidx2517.1_1.case.55, i6 56, void %arrayidx2517.1_1.case.56, i6 57, void %arrayidx2517.1_1.case.57, i6 58, void %arrayidx2517.1_1.case.58, i6 59, void %arrayidx2517.1_1.case.59, i6 60, void %arrayidx2517.1_1.case.60, i6 61, void %arrayidx2517.1_1.case.61, i6 62, void %arrayidx2517.1_1.case.62" [src/k2mm.c:18]   --->   Operation 55 'switch' 'switch_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.74>
ST_1 : Operation 56 [2/2] (1.23ns)   --->   "%D_1_load = load i11 %D_1_addr" [src/k2mm.c:20]   --->   Operation 56 'load' 'D_1_load' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 57 [1/1] (1.23ns)   --->   "%store_ln21 = store i32 0, i11 %buff_E_out_addr" [src/k2mm.c:21]   --->   Operation 57 'store' 'store_ln21' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 58 [1/1] (1.23ns)   --->   "%store_ln21 = store i32 0, i11 %buff_E_out_1_addr" [src/k2mm.c:21]   --->   Operation 58 'store' 'store_ln21' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 59 [1/1] (1.23ns)   --->   "%store_ln22 = store i32 0, i11 %tmp1_addr" [src/k2mm.c:22]   --->   Operation 59 'store' 'store_ln22' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 60 [1/1] (1.23ns)   --->   "%store_ln22 = store i32 0, i11 %tmp1_1_addr" [src/k2mm.c:22]   --->   Operation 60 'store' 'store_ln22' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 61 [1/1] (1.23ns)   --->   "%store_ln23 = store i32 0, i11 %tmp2_addr" [src/k2mm.c:23]   --->   Operation 61 'store' 'store_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 62 [1/1] (1.23ns)   --->   "%store_ln23 = store i32 0, i11 %tmp2_1_addr" [src/k2mm.c:23]   --->   Operation 62 'store' 'store_ln23' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 63 [1/1] (0.77ns)   --->   "%add_ln16 = add i7 %select_ln6, i7 2" [src/k2mm.c:16]   --->   Operation 63 'add' 'add_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln15 = store i12 %add_ln15_1, i12 %indvar_flatten" [src/k2mm.c:15]   --->   Operation 64 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.42>
ST_1 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 %select_ln15, i7 %i" [src/k2mm.c:6]   --->   Operation 65 'store' 'store_ln6' <Predicate = (!icmp_ln15)> <Delay = 0.42>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 %add_ln16, i7 %j" [src/k2mm.c:6]   --->   Operation 66 'store' 'store_ln6' <Predicate = (!icmp_ln15)> <Delay = 0.42>
ST_1 : Operation 672 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 672 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @lprd_1_lprd_2_str"   --->   Operation 67 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 68 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_61d7a7fc444759d19450caf4ce7b4443/opt.tcl:6]   --->   Operation 69 'specpipeline' 'specpipeline_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i5 %lshr_ln6" [src/k2mm.c:6]   --->   Operation 70 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%buff_A_addr = getelementptr i32 %buff_A, i64 0, i64 %zext_ln17" [src/k2mm.c:17]   --->   Operation 71 'getelementptr' 'buff_A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln17" [src/k2mm.c:17]   --->   Operation 72 'getelementptr' 'buff_A_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%buff_D_addr = getelementptr i32 %buff_D, i64 0, i64 %zext_ln17" [src/k2mm.c:20]   --->   Operation 73 'getelementptr' 'buff_D_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%buff_D_1_addr = getelementptr i32 %buff_D_1, i64 0, i64 %zext_ln17" [src/k2mm.c:20]   --->   Operation 74 'getelementptr' 'buff_D_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/2] (1.23ns)   --->   "%A_0_load = load i11 %A_0_addr" [src/k2mm.c:17]   --->   Operation 75 'load' 'A_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %A_0_load" [src/k2mm.c:17]   --->   Operation 76 'bitcast' 'bitcast_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/2] (1.23ns)   --->   "%B_0_load = load i11 %B_0_addr" [src/k2mm.c:18]   --->   Operation 77 'load' 'B_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln18 = bitcast i32 %B_0_load" [src/k2mm.c:18]   --->   Operation 78 'bitcast' 'bitcast_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%buff_B_addr = getelementptr i32 %buff_B, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 79 'getelementptr' 'buff_B_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%buff_B_1_addr = getelementptr i32 %buff_B_1, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 80 'getelementptr' 'buff_B_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%buff_B_2_addr = getelementptr i32 %buff_B_2, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 81 'getelementptr' 'buff_B_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%buff_B_3_addr = getelementptr i32 %buff_B_3, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 82 'getelementptr' 'buff_B_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%buff_B_4_addr = getelementptr i32 %buff_B_4, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 83 'getelementptr' 'buff_B_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%buff_B_5_addr = getelementptr i32 %buff_B_5, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 84 'getelementptr' 'buff_B_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%buff_B_6_addr = getelementptr i32 %buff_B_6, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 85 'getelementptr' 'buff_B_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%buff_B_7_addr = getelementptr i32 %buff_B_7, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 86 'getelementptr' 'buff_B_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%buff_B_8_addr = getelementptr i32 %buff_B_8, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 87 'getelementptr' 'buff_B_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%buff_B_9_addr = getelementptr i32 %buff_B_9, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 88 'getelementptr' 'buff_B_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%buff_B_10_addr = getelementptr i32 %buff_B_10, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 89 'getelementptr' 'buff_B_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%buff_B_11_addr = getelementptr i32 %buff_B_11, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 90 'getelementptr' 'buff_B_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%buff_B_12_addr = getelementptr i32 %buff_B_12, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 91 'getelementptr' 'buff_B_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%buff_B_13_addr = getelementptr i32 %buff_B_13, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 92 'getelementptr' 'buff_B_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%buff_B_14_addr = getelementptr i32 %buff_B_14, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 93 'getelementptr' 'buff_B_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%buff_B_15_addr = getelementptr i32 %buff_B_15, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 94 'getelementptr' 'buff_B_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%buff_B_16_addr = getelementptr i32 %buff_B_16, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 95 'getelementptr' 'buff_B_16_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%buff_B_17_addr = getelementptr i32 %buff_B_17, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 96 'getelementptr' 'buff_B_17_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%buff_B_18_addr = getelementptr i32 %buff_B_18, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 97 'getelementptr' 'buff_B_18_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%buff_B_19_addr = getelementptr i32 %buff_B_19, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 98 'getelementptr' 'buff_B_19_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%buff_B_20_addr = getelementptr i32 %buff_B_20, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 99 'getelementptr' 'buff_B_20_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%buff_B_21_addr = getelementptr i32 %buff_B_21, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 100 'getelementptr' 'buff_B_21_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%buff_B_22_addr = getelementptr i32 %buff_B_22, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 101 'getelementptr' 'buff_B_22_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%buff_B_23_addr = getelementptr i32 %buff_B_23, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 102 'getelementptr' 'buff_B_23_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%buff_B_24_addr = getelementptr i32 %buff_B_24, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 103 'getelementptr' 'buff_B_24_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%buff_B_25_addr = getelementptr i32 %buff_B_25, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 104 'getelementptr' 'buff_B_25_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%buff_B_26_addr = getelementptr i32 %buff_B_26, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 105 'getelementptr' 'buff_B_26_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%buff_B_27_addr = getelementptr i32 %buff_B_27, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 106 'getelementptr' 'buff_B_27_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%buff_B_28_addr = getelementptr i32 %buff_B_28, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 107 'getelementptr' 'buff_B_28_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%buff_B_29_addr = getelementptr i32 %buff_B_29, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 108 'getelementptr' 'buff_B_29_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%buff_B_30_addr = getelementptr i32 %buff_B_30, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 109 'getelementptr' 'buff_B_30_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%buff_B_31_addr = getelementptr i32 %buff_B_31, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 110 'getelementptr' 'buff_B_31_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%buff_B_32_addr = getelementptr i32 %buff_B_32, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 111 'getelementptr' 'buff_B_32_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%buff_B_33_addr = getelementptr i32 %buff_B_33, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 112 'getelementptr' 'buff_B_33_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%buff_B_34_addr = getelementptr i32 %buff_B_34, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 113 'getelementptr' 'buff_B_34_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%buff_B_35_addr = getelementptr i32 %buff_B_35, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 114 'getelementptr' 'buff_B_35_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%buff_B_36_addr = getelementptr i32 %buff_B_36, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 115 'getelementptr' 'buff_B_36_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%buff_B_37_addr = getelementptr i32 %buff_B_37, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 116 'getelementptr' 'buff_B_37_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%buff_B_38_addr = getelementptr i32 %buff_B_38, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 117 'getelementptr' 'buff_B_38_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%buff_B_39_addr = getelementptr i32 %buff_B_39, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 118 'getelementptr' 'buff_B_39_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%buff_B_40_addr = getelementptr i32 %buff_B_40, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 119 'getelementptr' 'buff_B_40_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%buff_B_41_addr = getelementptr i32 %buff_B_41, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 120 'getelementptr' 'buff_B_41_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%buff_B_42_addr = getelementptr i32 %buff_B_42, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 121 'getelementptr' 'buff_B_42_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%buff_B_43_addr = getelementptr i32 %buff_B_43, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 122 'getelementptr' 'buff_B_43_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%buff_B_44_addr = getelementptr i32 %buff_B_44, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 123 'getelementptr' 'buff_B_44_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%buff_B_45_addr = getelementptr i32 %buff_B_45, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 124 'getelementptr' 'buff_B_45_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%buff_B_46_addr = getelementptr i32 %buff_B_46, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 125 'getelementptr' 'buff_B_46_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%buff_B_47_addr = getelementptr i32 %buff_B_47, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 126 'getelementptr' 'buff_B_47_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%buff_B_48_addr = getelementptr i32 %buff_B_48, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 127 'getelementptr' 'buff_B_48_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%buff_B_49_addr = getelementptr i32 %buff_B_49, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 128 'getelementptr' 'buff_B_49_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%buff_B_50_addr = getelementptr i32 %buff_B_50, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 129 'getelementptr' 'buff_B_50_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%buff_B_51_addr = getelementptr i32 %buff_B_51, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 130 'getelementptr' 'buff_B_51_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%buff_B_52_addr = getelementptr i32 %buff_B_52, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 131 'getelementptr' 'buff_B_52_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%buff_B_53_addr = getelementptr i32 %buff_B_53, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 132 'getelementptr' 'buff_B_53_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%buff_B_54_addr = getelementptr i32 %buff_B_54, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 133 'getelementptr' 'buff_B_54_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%buff_B_55_addr = getelementptr i32 %buff_B_55, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 134 'getelementptr' 'buff_B_55_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%buff_B_56_addr = getelementptr i32 %buff_B_56, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 135 'getelementptr' 'buff_B_56_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%buff_B_57_addr = getelementptr i32 %buff_B_57, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 136 'getelementptr' 'buff_B_57_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%buff_B_58_addr = getelementptr i32 %buff_B_58, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 137 'getelementptr' 'buff_B_58_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%buff_B_59_addr = getelementptr i32 %buff_B_59, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 138 'getelementptr' 'buff_B_59_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%buff_B_60_addr = getelementptr i32 %buff_B_60, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 139 'getelementptr' 'buff_B_60_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%buff_B_61_addr = getelementptr i32 %buff_B_61, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 140 'getelementptr' 'buff_B_61_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%buff_B_62_addr = getelementptr i32 %buff_B_62, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 141 'getelementptr' 'buff_B_62_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%buff_B_63_addr = getelementptr i32 %buff_B_63, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 142 'getelementptr' 'buff_B_63_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/2] (1.23ns)   --->   "%C_0_load = load i11 %C_0_addr" [src/k2mm.c:19]   --->   Operation 143 'load' 'C_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i32 %C_0_load" [src/k2mm.c:19]   --->   Operation 144 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%buff_C_addr = getelementptr i32 %buff_C, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 145 'getelementptr' 'buff_C_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%buff_C_1_addr = getelementptr i32 %buff_C_1, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 146 'getelementptr' 'buff_C_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%buff_C_2_addr = getelementptr i32 %buff_C_2, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 147 'getelementptr' 'buff_C_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%buff_C_3_addr = getelementptr i32 %buff_C_3, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 148 'getelementptr' 'buff_C_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%buff_C_4_addr = getelementptr i32 %buff_C_4, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 149 'getelementptr' 'buff_C_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%buff_C_5_addr = getelementptr i32 %buff_C_5, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 150 'getelementptr' 'buff_C_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%buff_C_6_addr = getelementptr i32 %buff_C_6, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 151 'getelementptr' 'buff_C_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%buff_C_7_addr = getelementptr i32 %buff_C_7, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 152 'getelementptr' 'buff_C_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%buff_C_8_addr = getelementptr i32 %buff_C_8, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 153 'getelementptr' 'buff_C_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%buff_C_9_addr = getelementptr i32 %buff_C_9, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 154 'getelementptr' 'buff_C_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%buff_C_10_addr = getelementptr i32 %buff_C_10, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 155 'getelementptr' 'buff_C_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%buff_C_11_addr = getelementptr i32 %buff_C_11, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 156 'getelementptr' 'buff_C_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%buff_C_12_addr = getelementptr i32 %buff_C_12, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 157 'getelementptr' 'buff_C_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%buff_C_13_addr = getelementptr i32 %buff_C_13, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 158 'getelementptr' 'buff_C_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%buff_C_14_addr = getelementptr i32 %buff_C_14, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 159 'getelementptr' 'buff_C_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%buff_C_15_addr = getelementptr i32 %buff_C_15, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 160 'getelementptr' 'buff_C_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%buff_C_16_addr = getelementptr i32 %buff_C_16, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 161 'getelementptr' 'buff_C_16_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%buff_C_17_addr = getelementptr i32 %buff_C_17, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 162 'getelementptr' 'buff_C_17_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%buff_C_18_addr = getelementptr i32 %buff_C_18, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 163 'getelementptr' 'buff_C_18_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%buff_C_19_addr = getelementptr i32 %buff_C_19, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 164 'getelementptr' 'buff_C_19_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%buff_C_20_addr = getelementptr i32 %buff_C_20, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 165 'getelementptr' 'buff_C_20_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%buff_C_21_addr = getelementptr i32 %buff_C_21, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 166 'getelementptr' 'buff_C_21_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%buff_C_22_addr = getelementptr i32 %buff_C_22, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 167 'getelementptr' 'buff_C_22_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%buff_C_23_addr = getelementptr i32 %buff_C_23, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 168 'getelementptr' 'buff_C_23_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%buff_C_24_addr = getelementptr i32 %buff_C_24, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 169 'getelementptr' 'buff_C_24_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%buff_C_25_addr = getelementptr i32 %buff_C_25, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 170 'getelementptr' 'buff_C_25_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%buff_C_26_addr = getelementptr i32 %buff_C_26, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 171 'getelementptr' 'buff_C_26_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%buff_C_27_addr = getelementptr i32 %buff_C_27, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 172 'getelementptr' 'buff_C_27_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%buff_C_28_addr = getelementptr i32 %buff_C_28, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 173 'getelementptr' 'buff_C_28_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%buff_C_29_addr = getelementptr i32 %buff_C_29, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 174 'getelementptr' 'buff_C_29_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%buff_C_30_addr = getelementptr i32 %buff_C_30, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 175 'getelementptr' 'buff_C_30_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%buff_C_31_addr = getelementptr i32 %buff_C_31, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 176 'getelementptr' 'buff_C_31_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%buff_C_32_addr = getelementptr i32 %buff_C_32, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 177 'getelementptr' 'buff_C_32_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%buff_C_33_addr = getelementptr i32 %buff_C_33, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 178 'getelementptr' 'buff_C_33_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%buff_C_34_addr = getelementptr i32 %buff_C_34, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 179 'getelementptr' 'buff_C_34_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%buff_C_35_addr = getelementptr i32 %buff_C_35, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 180 'getelementptr' 'buff_C_35_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%buff_C_36_addr = getelementptr i32 %buff_C_36, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 181 'getelementptr' 'buff_C_36_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%buff_C_37_addr = getelementptr i32 %buff_C_37, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 182 'getelementptr' 'buff_C_37_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%buff_C_38_addr = getelementptr i32 %buff_C_38, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 183 'getelementptr' 'buff_C_38_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%buff_C_39_addr = getelementptr i32 %buff_C_39, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 184 'getelementptr' 'buff_C_39_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%buff_C_40_addr = getelementptr i32 %buff_C_40, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 185 'getelementptr' 'buff_C_40_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%buff_C_41_addr = getelementptr i32 %buff_C_41, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 186 'getelementptr' 'buff_C_41_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%buff_C_42_addr = getelementptr i32 %buff_C_42, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 187 'getelementptr' 'buff_C_42_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%buff_C_43_addr = getelementptr i32 %buff_C_43, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 188 'getelementptr' 'buff_C_43_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%buff_C_44_addr = getelementptr i32 %buff_C_44, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 189 'getelementptr' 'buff_C_44_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%buff_C_45_addr = getelementptr i32 %buff_C_45, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 190 'getelementptr' 'buff_C_45_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%buff_C_46_addr = getelementptr i32 %buff_C_46, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 191 'getelementptr' 'buff_C_46_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%buff_C_47_addr = getelementptr i32 %buff_C_47, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 192 'getelementptr' 'buff_C_47_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%buff_C_48_addr = getelementptr i32 %buff_C_48, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 193 'getelementptr' 'buff_C_48_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%buff_C_49_addr = getelementptr i32 %buff_C_49, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 194 'getelementptr' 'buff_C_49_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%buff_C_50_addr = getelementptr i32 %buff_C_50, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 195 'getelementptr' 'buff_C_50_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%buff_C_51_addr = getelementptr i32 %buff_C_51, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 196 'getelementptr' 'buff_C_51_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%buff_C_52_addr = getelementptr i32 %buff_C_52, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 197 'getelementptr' 'buff_C_52_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%buff_C_53_addr = getelementptr i32 %buff_C_53, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 198 'getelementptr' 'buff_C_53_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%buff_C_54_addr = getelementptr i32 %buff_C_54, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 199 'getelementptr' 'buff_C_54_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%buff_C_55_addr = getelementptr i32 %buff_C_55, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 200 'getelementptr' 'buff_C_55_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%buff_C_56_addr = getelementptr i32 %buff_C_56, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 201 'getelementptr' 'buff_C_56_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%buff_C_57_addr = getelementptr i32 %buff_C_57, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 202 'getelementptr' 'buff_C_57_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%buff_C_58_addr = getelementptr i32 %buff_C_58, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 203 'getelementptr' 'buff_C_58_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%buff_C_59_addr = getelementptr i32 %buff_C_59, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 204 'getelementptr' 'buff_C_59_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%buff_C_60_addr = getelementptr i32 %buff_C_60, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 205 'getelementptr' 'buff_C_60_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%buff_C_61_addr = getelementptr i32 %buff_C_61, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 206 'getelementptr' 'buff_C_61_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%buff_C_62_addr = getelementptr i32 %buff_C_62, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 207 'getelementptr' 'buff_C_62_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%buff_C_63_addr = getelementptr i32 %buff_C_63, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 208 'getelementptr' 'buff_C_63_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/2] (1.23ns)   --->   "%D_0_load = load i11 %D_0_addr" [src/k2mm.c:20]   --->   Operation 209 'load' 'D_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i32 %D_0_load" [src/k2mm.c:20]   --->   Operation 210 'bitcast' 'bitcast_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/2] (1.23ns)   --->   "%A_1_load = load i11 %A_1_addr" [src/k2mm.c:17]   --->   Operation 211 'load' 'A_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%bitcast_ln17_1 = bitcast i32 %A_1_load" [src/k2mm.c:17]   --->   Operation 212 'bitcast' 'bitcast_ln17_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (1.23ns)   --->   "%store_ln17 = store i32 %bitcast_ln17, i11 %buff_A_addr" [src/k2mm.c:17]   --->   Operation 213 'store' 'store_ln17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 214 [1/1] (1.23ns)   --->   "%store_ln17 = store i32 %bitcast_ln17_1, i11 %buff_A_1_addr" [src/k2mm.c:17]   --->   Operation 214 'store' 'store_ln17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 215 [1/2] (1.23ns)   --->   "%B_1_load = load i11 %B_1_addr" [src/k2mm.c:18]   --->   Operation 215 'load' 'B_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%bitcast_ln18_1 = bitcast i32 %B_1_load" [src/k2mm.c:18]   --->   Operation 216 'bitcast' 'bitcast_ln18_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%buff_B_64_addr = getelementptr i32 %buff_B_64, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 217 'getelementptr' 'buff_B_64_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%buff_B_65_addr = getelementptr i32 %buff_B_65, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 218 'getelementptr' 'buff_B_65_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%buff_B_66_addr = getelementptr i32 %buff_B_66, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 219 'getelementptr' 'buff_B_66_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%buff_B_67_addr = getelementptr i32 %buff_B_67, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 220 'getelementptr' 'buff_B_67_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%buff_B_68_addr = getelementptr i32 %buff_B_68, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 221 'getelementptr' 'buff_B_68_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%buff_B_69_addr = getelementptr i32 %buff_B_69, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 222 'getelementptr' 'buff_B_69_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%buff_B_70_addr = getelementptr i32 %buff_B_70, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 223 'getelementptr' 'buff_B_70_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%buff_B_71_addr = getelementptr i32 %buff_B_71, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 224 'getelementptr' 'buff_B_71_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%buff_B_72_addr = getelementptr i32 %buff_B_72, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 225 'getelementptr' 'buff_B_72_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%buff_B_73_addr = getelementptr i32 %buff_B_73, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 226 'getelementptr' 'buff_B_73_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%buff_B_74_addr = getelementptr i32 %buff_B_74, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 227 'getelementptr' 'buff_B_74_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%buff_B_75_addr = getelementptr i32 %buff_B_75, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 228 'getelementptr' 'buff_B_75_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%buff_B_76_addr = getelementptr i32 %buff_B_76, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 229 'getelementptr' 'buff_B_76_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%buff_B_77_addr = getelementptr i32 %buff_B_77, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 230 'getelementptr' 'buff_B_77_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%buff_B_78_addr = getelementptr i32 %buff_B_78, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 231 'getelementptr' 'buff_B_78_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%buff_B_79_addr = getelementptr i32 %buff_B_79, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 232 'getelementptr' 'buff_B_79_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%buff_B_80_addr = getelementptr i32 %buff_B_80, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 233 'getelementptr' 'buff_B_80_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%buff_B_81_addr = getelementptr i32 %buff_B_81, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 234 'getelementptr' 'buff_B_81_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%buff_B_82_addr = getelementptr i32 %buff_B_82, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 235 'getelementptr' 'buff_B_82_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%buff_B_83_addr = getelementptr i32 %buff_B_83, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 236 'getelementptr' 'buff_B_83_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%buff_B_84_addr = getelementptr i32 %buff_B_84, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 237 'getelementptr' 'buff_B_84_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%buff_B_85_addr = getelementptr i32 %buff_B_85, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 238 'getelementptr' 'buff_B_85_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%buff_B_86_addr = getelementptr i32 %buff_B_86, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 239 'getelementptr' 'buff_B_86_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%buff_B_87_addr = getelementptr i32 %buff_B_87, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 240 'getelementptr' 'buff_B_87_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%buff_B_88_addr = getelementptr i32 %buff_B_88, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 241 'getelementptr' 'buff_B_88_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%buff_B_89_addr = getelementptr i32 %buff_B_89, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 242 'getelementptr' 'buff_B_89_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%buff_B_90_addr = getelementptr i32 %buff_B_90, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 243 'getelementptr' 'buff_B_90_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%buff_B_91_addr = getelementptr i32 %buff_B_91, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 244 'getelementptr' 'buff_B_91_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%buff_B_92_addr = getelementptr i32 %buff_B_92, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 245 'getelementptr' 'buff_B_92_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%buff_B_93_addr = getelementptr i32 %buff_B_93, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 246 'getelementptr' 'buff_B_93_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%buff_B_94_addr = getelementptr i32 %buff_B_94, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 247 'getelementptr' 'buff_B_94_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%buff_B_95_addr = getelementptr i32 %buff_B_95, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 248 'getelementptr' 'buff_B_95_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%buff_B_96_addr = getelementptr i32 %buff_B_96, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 249 'getelementptr' 'buff_B_96_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%buff_B_97_addr = getelementptr i32 %buff_B_97, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 250 'getelementptr' 'buff_B_97_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%buff_B_98_addr = getelementptr i32 %buff_B_98, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 251 'getelementptr' 'buff_B_98_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%buff_B_99_addr = getelementptr i32 %buff_B_99, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 252 'getelementptr' 'buff_B_99_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%buff_B_100_addr = getelementptr i32 %buff_B_100, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 253 'getelementptr' 'buff_B_100_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%buff_B_101_addr = getelementptr i32 %buff_B_101, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 254 'getelementptr' 'buff_B_101_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%buff_B_102_addr = getelementptr i32 %buff_B_102, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 255 'getelementptr' 'buff_B_102_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%buff_B_103_addr = getelementptr i32 %buff_B_103, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 256 'getelementptr' 'buff_B_103_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%buff_B_104_addr = getelementptr i32 %buff_B_104, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 257 'getelementptr' 'buff_B_104_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%buff_B_105_addr = getelementptr i32 %buff_B_105, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 258 'getelementptr' 'buff_B_105_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%buff_B_106_addr = getelementptr i32 %buff_B_106, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 259 'getelementptr' 'buff_B_106_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%buff_B_107_addr = getelementptr i32 %buff_B_107, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 260 'getelementptr' 'buff_B_107_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%buff_B_108_addr = getelementptr i32 %buff_B_108, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 261 'getelementptr' 'buff_B_108_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%buff_B_109_addr = getelementptr i32 %buff_B_109, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 262 'getelementptr' 'buff_B_109_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%buff_B_110_addr = getelementptr i32 %buff_B_110, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 263 'getelementptr' 'buff_B_110_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%buff_B_111_addr = getelementptr i32 %buff_B_111, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 264 'getelementptr' 'buff_B_111_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%buff_B_112_addr = getelementptr i32 %buff_B_112, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 265 'getelementptr' 'buff_B_112_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%buff_B_113_addr = getelementptr i32 %buff_B_113, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 266 'getelementptr' 'buff_B_113_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%buff_B_114_addr = getelementptr i32 %buff_B_114, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 267 'getelementptr' 'buff_B_114_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%buff_B_115_addr = getelementptr i32 %buff_B_115, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 268 'getelementptr' 'buff_B_115_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%buff_B_116_addr = getelementptr i32 %buff_B_116, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 269 'getelementptr' 'buff_B_116_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%buff_B_117_addr = getelementptr i32 %buff_B_117, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 270 'getelementptr' 'buff_B_117_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%buff_B_118_addr = getelementptr i32 %buff_B_118, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 271 'getelementptr' 'buff_B_118_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%buff_B_119_addr = getelementptr i32 %buff_B_119, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 272 'getelementptr' 'buff_B_119_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%buff_B_120_addr = getelementptr i32 %buff_B_120, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 273 'getelementptr' 'buff_B_120_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%buff_B_121_addr = getelementptr i32 %buff_B_121, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 274 'getelementptr' 'buff_B_121_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%buff_B_122_addr = getelementptr i32 %buff_B_122, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 275 'getelementptr' 'buff_B_122_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%buff_B_123_addr = getelementptr i32 %buff_B_123, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 276 'getelementptr' 'buff_B_123_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%buff_B_124_addr = getelementptr i32 %buff_B_124, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 277 'getelementptr' 'buff_B_124_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%buff_B_125_addr = getelementptr i32 %buff_B_125, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 278 'getelementptr' 'buff_B_125_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%buff_B_126_addr = getelementptr i32 %buff_B_126, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 279 'getelementptr' 'buff_B_126_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%buff_B_127_addr = getelementptr i32 %buff_B_127, i64 0, i64 %zext_ln6" [src/k2mm.c:18]   --->   Operation 280 'getelementptr' 'buff_B_127_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/2] (1.23ns)   --->   "%C_1_load = load i11 %C_1_addr" [src/k2mm.c:19]   --->   Operation 281 'load' 'C_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%bitcast_ln19_1 = bitcast i32 %C_1_load" [src/k2mm.c:19]   --->   Operation 282 'bitcast' 'bitcast_ln19_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%buff_C_64_addr = getelementptr i32 %buff_C_64, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 283 'getelementptr' 'buff_C_64_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%buff_C_65_addr = getelementptr i32 %buff_C_65, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 284 'getelementptr' 'buff_C_65_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%buff_C_66_addr = getelementptr i32 %buff_C_66, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 285 'getelementptr' 'buff_C_66_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%buff_C_67_addr = getelementptr i32 %buff_C_67, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 286 'getelementptr' 'buff_C_67_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%buff_C_68_addr = getelementptr i32 %buff_C_68, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 287 'getelementptr' 'buff_C_68_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%buff_C_69_addr = getelementptr i32 %buff_C_69, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 288 'getelementptr' 'buff_C_69_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%buff_C_70_addr = getelementptr i32 %buff_C_70, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 289 'getelementptr' 'buff_C_70_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%buff_C_71_addr = getelementptr i32 %buff_C_71, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 290 'getelementptr' 'buff_C_71_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%buff_C_72_addr = getelementptr i32 %buff_C_72, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 291 'getelementptr' 'buff_C_72_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%buff_C_73_addr = getelementptr i32 %buff_C_73, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 292 'getelementptr' 'buff_C_73_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%buff_C_74_addr = getelementptr i32 %buff_C_74, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 293 'getelementptr' 'buff_C_74_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%buff_C_75_addr = getelementptr i32 %buff_C_75, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 294 'getelementptr' 'buff_C_75_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%buff_C_76_addr = getelementptr i32 %buff_C_76, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 295 'getelementptr' 'buff_C_76_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%buff_C_77_addr = getelementptr i32 %buff_C_77, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 296 'getelementptr' 'buff_C_77_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%buff_C_78_addr = getelementptr i32 %buff_C_78, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 297 'getelementptr' 'buff_C_78_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%buff_C_79_addr = getelementptr i32 %buff_C_79, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 298 'getelementptr' 'buff_C_79_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%buff_C_80_addr = getelementptr i32 %buff_C_80, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 299 'getelementptr' 'buff_C_80_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%buff_C_81_addr = getelementptr i32 %buff_C_81, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 300 'getelementptr' 'buff_C_81_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%buff_C_82_addr = getelementptr i32 %buff_C_82, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 301 'getelementptr' 'buff_C_82_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%buff_C_83_addr = getelementptr i32 %buff_C_83, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 302 'getelementptr' 'buff_C_83_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%buff_C_84_addr = getelementptr i32 %buff_C_84, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 303 'getelementptr' 'buff_C_84_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%buff_C_85_addr = getelementptr i32 %buff_C_85, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 304 'getelementptr' 'buff_C_85_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%buff_C_86_addr = getelementptr i32 %buff_C_86, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 305 'getelementptr' 'buff_C_86_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%buff_C_87_addr = getelementptr i32 %buff_C_87, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 306 'getelementptr' 'buff_C_87_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%buff_C_88_addr = getelementptr i32 %buff_C_88, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 307 'getelementptr' 'buff_C_88_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%buff_C_89_addr = getelementptr i32 %buff_C_89, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 308 'getelementptr' 'buff_C_89_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%buff_C_90_addr = getelementptr i32 %buff_C_90, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 309 'getelementptr' 'buff_C_90_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%buff_C_91_addr = getelementptr i32 %buff_C_91, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 310 'getelementptr' 'buff_C_91_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%buff_C_92_addr = getelementptr i32 %buff_C_92, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 311 'getelementptr' 'buff_C_92_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%buff_C_93_addr = getelementptr i32 %buff_C_93, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 312 'getelementptr' 'buff_C_93_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%buff_C_94_addr = getelementptr i32 %buff_C_94, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 313 'getelementptr' 'buff_C_94_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%buff_C_95_addr = getelementptr i32 %buff_C_95, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 314 'getelementptr' 'buff_C_95_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%buff_C_96_addr = getelementptr i32 %buff_C_96, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 315 'getelementptr' 'buff_C_96_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%buff_C_97_addr = getelementptr i32 %buff_C_97, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 316 'getelementptr' 'buff_C_97_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%buff_C_98_addr = getelementptr i32 %buff_C_98, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 317 'getelementptr' 'buff_C_98_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%buff_C_99_addr = getelementptr i32 %buff_C_99, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 318 'getelementptr' 'buff_C_99_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%buff_C_100_addr = getelementptr i32 %buff_C_100, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 319 'getelementptr' 'buff_C_100_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%buff_C_101_addr = getelementptr i32 %buff_C_101, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 320 'getelementptr' 'buff_C_101_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%buff_C_102_addr = getelementptr i32 %buff_C_102, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 321 'getelementptr' 'buff_C_102_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%buff_C_103_addr = getelementptr i32 %buff_C_103, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 322 'getelementptr' 'buff_C_103_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%buff_C_104_addr = getelementptr i32 %buff_C_104, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 323 'getelementptr' 'buff_C_104_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%buff_C_105_addr = getelementptr i32 %buff_C_105, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 324 'getelementptr' 'buff_C_105_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%buff_C_106_addr = getelementptr i32 %buff_C_106, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 325 'getelementptr' 'buff_C_106_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%buff_C_107_addr = getelementptr i32 %buff_C_107, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 326 'getelementptr' 'buff_C_107_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%buff_C_108_addr = getelementptr i32 %buff_C_108, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 327 'getelementptr' 'buff_C_108_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%buff_C_109_addr = getelementptr i32 %buff_C_109, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 328 'getelementptr' 'buff_C_109_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%buff_C_110_addr = getelementptr i32 %buff_C_110, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 329 'getelementptr' 'buff_C_110_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%buff_C_111_addr = getelementptr i32 %buff_C_111, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 330 'getelementptr' 'buff_C_111_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%buff_C_112_addr = getelementptr i32 %buff_C_112, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 331 'getelementptr' 'buff_C_112_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%buff_C_113_addr = getelementptr i32 %buff_C_113, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 332 'getelementptr' 'buff_C_113_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%buff_C_114_addr = getelementptr i32 %buff_C_114, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 333 'getelementptr' 'buff_C_114_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%buff_C_115_addr = getelementptr i32 %buff_C_115, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 334 'getelementptr' 'buff_C_115_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%buff_C_116_addr = getelementptr i32 %buff_C_116, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 335 'getelementptr' 'buff_C_116_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%buff_C_117_addr = getelementptr i32 %buff_C_117, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 336 'getelementptr' 'buff_C_117_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%buff_C_118_addr = getelementptr i32 %buff_C_118, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 337 'getelementptr' 'buff_C_118_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%buff_C_119_addr = getelementptr i32 %buff_C_119, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 338 'getelementptr' 'buff_C_119_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%buff_C_120_addr = getelementptr i32 %buff_C_120, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 339 'getelementptr' 'buff_C_120_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%buff_C_121_addr = getelementptr i32 %buff_C_121, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 340 'getelementptr' 'buff_C_121_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%buff_C_122_addr = getelementptr i32 %buff_C_122, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 341 'getelementptr' 'buff_C_122_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%buff_C_123_addr = getelementptr i32 %buff_C_123, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 342 'getelementptr' 'buff_C_123_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%buff_C_124_addr = getelementptr i32 %buff_C_124, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 343 'getelementptr' 'buff_C_124_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%buff_C_125_addr = getelementptr i32 %buff_C_125, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 344 'getelementptr' 'buff_C_125_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%buff_C_126_addr = getelementptr i32 %buff_C_126, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 345 'getelementptr' 'buff_C_126_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%buff_C_127_addr = getelementptr i32 %buff_C_127, i64 0, i64 %zext_ln6" [src/k2mm.c:19]   --->   Operation 346 'getelementptr' 'buff_C_127_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_62_addr" [src/k2mm.c:18]   --->   Operation 347 'store' 'store_ln18' <Predicate = (trunc_ln6 == 62)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 348 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_126_addr" [src/k2mm.c:18]   --->   Operation 348 'store' 'store_ln18' <Predicate = (trunc_ln6 == 62)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 349 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_62_addr" [src/k2mm.c:19]   --->   Operation 349 'store' 'store_ln19' <Predicate = (trunc_ln6 == 62)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 350 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_126_addr" [src/k2mm.c:19]   --->   Operation 350 'store' 'store_ln19' <Predicate = (trunc_ln6 == 62)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 351 'br' 'br_ln19' <Predicate = (trunc_ln6 == 62)> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_61_addr" [src/k2mm.c:18]   --->   Operation 352 'store' 'store_ln18' <Predicate = (trunc_ln6 == 61)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 353 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_125_addr" [src/k2mm.c:18]   --->   Operation 353 'store' 'store_ln18' <Predicate = (trunc_ln6 == 61)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 354 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_61_addr" [src/k2mm.c:19]   --->   Operation 354 'store' 'store_ln19' <Predicate = (trunc_ln6 == 61)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 355 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_125_addr" [src/k2mm.c:19]   --->   Operation 355 'store' 'store_ln19' <Predicate = (trunc_ln6 == 61)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 356 'br' 'br_ln19' <Predicate = (trunc_ln6 == 61)> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_60_addr" [src/k2mm.c:18]   --->   Operation 357 'store' 'store_ln18' <Predicate = (trunc_ln6 == 60)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 358 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_124_addr" [src/k2mm.c:18]   --->   Operation 358 'store' 'store_ln18' <Predicate = (trunc_ln6 == 60)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 359 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_60_addr" [src/k2mm.c:19]   --->   Operation 359 'store' 'store_ln19' <Predicate = (trunc_ln6 == 60)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 360 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_124_addr" [src/k2mm.c:19]   --->   Operation 360 'store' 'store_ln19' <Predicate = (trunc_ln6 == 60)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 361 'br' 'br_ln19' <Predicate = (trunc_ln6 == 60)> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_59_addr" [src/k2mm.c:18]   --->   Operation 362 'store' 'store_ln18' <Predicate = (trunc_ln6 == 59)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 363 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_123_addr" [src/k2mm.c:18]   --->   Operation 363 'store' 'store_ln18' <Predicate = (trunc_ln6 == 59)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 364 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_59_addr" [src/k2mm.c:19]   --->   Operation 364 'store' 'store_ln19' <Predicate = (trunc_ln6 == 59)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 365 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_123_addr" [src/k2mm.c:19]   --->   Operation 365 'store' 'store_ln19' <Predicate = (trunc_ln6 == 59)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 366 'br' 'br_ln19' <Predicate = (trunc_ln6 == 59)> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_58_addr" [src/k2mm.c:18]   --->   Operation 367 'store' 'store_ln18' <Predicate = (trunc_ln6 == 58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 368 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_122_addr" [src/k2mm.c:18]   --->   Operation 368 'store' 'store_ln18' <Predicate = (trunc_ln6 == 58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 369 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_58_addr" [src/k2mm.c:19]   --->   Operation 369 'store' 'store_ln19' <Predicate = (trunc_ln6 == 58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 370 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_122_addr" [src/k2mm.c:19]   --->   Operation 370 'store' 'store_ln19' <Predicate = (trunc_ln6 == 58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 371 'br' 'br_ln19' <Predicate = (trunc_ln6 == 58)> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_57_addr" [src/k2mm.c:18]   --->   Operation 372 'store' 'store_ln18' <Predicate = (trunc_ln6 == 57)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 373 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_121_addr" [src/k2mm.c:18]   --->   Operation 373 'store' 'store_ln18' <Predicate = (trunc_ln6 == 57)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 374 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_57_addr" [src/k2mm.c:19]   --->   Operation 374 'store' 'store_ln19' <Predicate = (trunc_ln6 == 57)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 375 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_121_addr" [src/k2mm.c:19]   --->   Operation 375 'store' 'store_ln19' <Predicate = (trunc_ln6 == 57)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 376 'br' 'br_ln19' <Predicate = (trunc_ln6 == 57)> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_56_addr" [src/k2mm.c:18]   --->   Operation 377 'store' 'store_ln18' <Predicate = (trunc_ln6 == 56)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 378 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_120_addr" [src/k2mm.c:18]   --->   Operation 378 'store' 'store_ln18' <Predicate = (trunc_ln6 == 56)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 379 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_56_addr" [src/k2mm.c:19]   --->   Operation 379 'store' 'store_ln19' <Predicate = (trunc_ln6 == 56)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 380 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_120_addr" [src/k2mm.c:19]   --->   Operation 380 'store' 'store_ln19' <Predicate = (trunc_ln6 == 56)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 381 'br' 'br_ln19' <Predicate = (trunc_ln6 == 56)> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_55_addr" [src/k2mm.c:18]   --->   Operation 382 'store' 'store_ln18' <Predicate = (trunc_ln6 == 55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 383 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_119_addr" [src/k2mm.c:18]   --->   Operation 383 'store' 'store_ln18' <Predicate = (trunc_ln6 == 55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 384 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_55_addr" [src/k2mm.c:19]   --->   Operation 384 'store' 'store_ln19' <Predicate = (trunc_ln6 == 55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 385 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_119_addr" [src/k2mm.c:19]   --->   Operation 385 'store' 'store_ln19' <Predicate = (trunc_ln6 == 55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 386 'br' 'br_ln19' <Predicate = (trunc_ln6 == 55)> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_54_addr" [src/k2mm.c:18]   --->   Operation 387 'store' 'store_ln18' <Predicate = (trunc_ln6 == 54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 388 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_118_addr" [src/k2mm.c:18]   --->   Operation 388 'store' 'store_ln18' <Predicate = (trunc_ln6 == 54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 389 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_54_addr" [src/k2mm.c:19]   --->   Operation 389 'store' 'store_ln19' <Predicate = (trunc_ln6 == 54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 390 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_118_addr" [src/k2mm.c:19]   --->   Operation 390 'store' 'store_ln19' <Predicate = (trunc_ln6 == 54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 391 'br' 'br_ln19' <Predicate = (trunc_ln6 == 54)> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_53_addr" [src/k2mm.c:18]   --->   Operation 392 'store' 'store_ln18' <Predicate = (trunc_ln6 == 53)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 393 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_117_addr" [src/k2mm.c:18]   --->   Operation 393 'store' 'store_ln18' <Predicate = (trunc_ln6 == 53)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 394 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_53_addr" [src/k2mm.c:19]   --->   Operation 394 'store' 'store_ln19' <Predicate = (trunc_ln6 == 53)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 395 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_117_addr" [src/k2mm.c:19]   --->   Operation 395 'store' 'store_ln19' <Predicate = (trunc_ln6 == 53)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 396 'br' 'br_ln19' <Predicate = (trunc_ln6 == 53)> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_52_addr" [src/k2mm.c:18]   --->   Operation 397 'store' 'store_ln18' <Predicate = (trunc_ln6 == 52)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 398 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_116_addr" [src/k2mm.c:18]   --->   Operation 398 'store' 'store_ln18' <Predicate = (trunc_ln6 == 52)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 399 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_52_addr" [src/k2mm.c:19]   --->   Operation 399 'store' 'store_ln19' <Predicate = (trunc_ln6 == 52)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 400 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_116_addr" [src/k2mm.c:19]   --->   Operation 400 'store' 'store_ln19' <Predicate = (trunc_ln6 == 52)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 401 'br' 'br_ln19' <Predicate = (trunc_ln6 == 52)> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_51_addr" [src/k2mm.c:18]   --->   Operation 402 'store' 'store_ln18' <Predicate = (trunc_ln6 == 51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 403 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_115_addr" [src/k2mm.c:18]   --->   Operation 403 'store' 'store_ln18' <Predicate = (trunc_ln6 == 51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 404 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_51_addr" [src/k2mm.c:19]   --->   Operation 404 'store' 'store_ln19' <Predicate = (trunc_ln6 == 51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 405 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_115_addr" [src/k2mm.c:19]   --->   Operation 405 'store' 'store_ln19' <Predicate = (trunc_ln6 == 51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 406 'br' 'br_ln19' <Predicate = (trunc_ln6 == 51)> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_50_addr" [src/k2mm.c:18]   --->   Operation 407 'store' 'store_ln18' <Predicate = (trunc_ln6 == 50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 408 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_114_addr" [src/k2mm.c:18]   --->   Operation 408 'store' 'store_ln18' <Predicate = (trunc_ln6 == 50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 409 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_50_addr" [src/k2mm.c:19]   --->   Operation 409 'store' 'store_ln19' <Predicate = (trunc_ln6 == 50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 410 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_114_addr" [src/k2mm.c:19]   --->   Operation 410 'store' 'store_ln19' <Predicate = (trunc_ln6 == 50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 411 'br' 'br_ln19' <Predicate = (trunc_ln6 == 50)> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_49_addr" [src/k2mm.c:18]   --->   Operation 412 'store' 'store_ln18' <Predicate = (trunc_ln6 == 49)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 413 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_113_addr" [src/k2mm.c:18]   --->   Operation 413 'store' 'store_ln18' <Predicate = (trunc_ln6 == 49)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 414 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_49_addr" [src/k2mm.c:19]   --->   Operation 414 'store' 'store_ln19' <Predicate = (trunc_ln6 == 49)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 415 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_113_addr" [src/k2mm.c:19]   --->   Operation 415 'store' 'store_ln19' <Predicate = (trunc_ln6 == 49)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 416 'br' 'br_ln19' <Predicate = (trunc_ln6 == 49)> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_48_addr" [src/k2mm.c:18]   --->   Operation 417 'store' 'store_ln18' <Predicate = (trunc_ln6 == 48)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 418 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_112_addr" [src/k2mm.c:18]   --->   Operation 418 'store' 'store_ln18' <Predicate = (trunc_ln6 == 48)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 419 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_48_addr" [src/k2mm.c:19]   --->   Operation 419 'store' 'store_ln19' <Predicate = (trunc_ln6 == 48)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 420 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_112_addr" [src/k2mm.c:19]   --->   Operation 420 'store' 'store_ln19' <Predicate = (trunc_ln6 == 48)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 421 'br' 'br_ln19' <Predicate = (trunc_ln6 == 48)> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_47_addr" [src/k2mm.c:18]   --->   Operation 422 'store' 'store_ln18' <Predicate = (trunc_ln6 == 47)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 423 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_111_addr" [src/k2mm.c:18]   --->   Operation 423 'store' 'store_ln18' <Predicate = (trunc_ln6 == 47)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 424 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_47_addr" [src/k2mm.c:19]   --->   Operation 424 'store' 'store_ln19' <Predicate = (trunc_ln6 == 47)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 425 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_111_addr" [src/k2mm.c:19]   --->   Operation 425 'store' 'store_ln19' <Predicate = (trunc_ln6 == 47)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 426 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 426 'br' 'br_ln19' <Predicate = (trunc_ln6 == 47)> <Delay = 0.00>
ST_2 : Operation 427 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_46_addr" [src/k2mm.c:18]   --->   Operation 427 'store' 'store_ln18' <Predicate = (trunc_ln6 == 46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 428 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_110_addr" [src/k2mm.c:18]   --->   Operation 428 'store' 'store_ln18' <Predicate = (trunc_ln6 == 46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 429 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_46_addr" [src/k2mm.c:19]   --->   Operation 429 'store' 'store_ln19' <Predicate = (trunc_ln6 == 46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 430 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_110_addr" [src/k2mm.c:19]   --->   Operation 430 'store' 'store_ln19' <Predicate = (trunc_ln6 == 46)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 431 'br' 'br_ln19' <Predicate = (trunc_ln6 == 46)> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_45_addr" [src/k2mm.c:18]   --->   Operation 432 'store' 'store_ln18' <Predicate = (trunc_ln6 == 45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 433 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_109_addr" [src/k2mm.c:18]   --->   Operation 433 'store' 'store_ln18' <Predicate = (trunc_ln6 == 45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 434 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_45_addr" [src/k2mm.c:19]   --->   Operation 434 'store' 'store_ln19' <Predicate = (trunc_ln6 == 45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 435 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_109_addr" [src/k2mm.c:19]   --->   Operation 435 'store' 'store_ln19' <Predicate = (trunc_ln6 == 45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 436 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 436 'br' 'br_ln19' <Predicate = (trunc_ln6 == 45)> <Delay = 0.00>
ST_2 : Operation 437 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_44_addr" [src/k2mm.c:18]   --->   Operation 437 'store' 'store_ln18' <Predicate = (trunc_ln6 == 44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 438 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_108_addr" [src/k2mm.c:18]   --->   Operation 438 'store' 'store_ln18' <Predicate = (trunc_ln6 == 44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 439 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_44_addr" [src/k2mm.c:19]   --->   Operation 439 'store' 'store_ln19' <Predicate = (trunc_ln6 == 44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 440 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_108_addr" [src/k2mm.c:19]   --->   Operation 440 'store' 'store_ln19' <Predicate = (trunc_ln6 == 44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 441 'br' 'br_ln19' <Predicate = (trunc_ln6 == 44)> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_43_addr" [src/k2mm.c:18]   --->   Operation 442 'store' 'store_ln18' <Predicate = (trunc_ln6 == 43)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 443 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_107_addr" [src/k2mm.c:18]   --->   Operation 443 'store' 'store_ln18' <Predicate = (trunc_ln6 == 43)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 444 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_43_addr" [src/k2mm.c:19]   --->   Operation 444 'store' 'store_ln19' <Predicate = (trunc_ln6 == 43)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 445 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_107_addr" [src/k2mm.c:19]   --->   Operation 445 'store' 'store_ln19' <Predicate = (trunc_ln6 == 43)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 446 'br' 'br_ln19' <Predicate = (trunc_ln6 == 43)> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_42_addr" [src/k2mm.c:18]   --->   Operation 447 'store' 'store_ln18' <Predicate = (trunc_ln6 == 42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 448 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_106_addr" [src/k2mm.c:18]   --->   Operation 448 'store' 'store_ln18' <Predicate = (trunc_ln6 == 42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 449 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_42_addr" [src/k2mm.c:19]   --->   Operation 449 'store' 'store_ln19' <Predicate = (trunc_ln6 == 42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 450 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_106_addr" [src/k2mm.c:19]   --->   Operation 450 'store' 'store_ln19' <Predicate = (trunc_ln6 == 42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 451 'br' 'br_ln19' <Predicate = (trunc_ln6 == 42)> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_41_addr" [src/k2mm.c:18]   --->   Operation 452 'store' 'store_ln18' <Predicate = (trunc_ln6 == 41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 453 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_105_addr" [src/k2mm.c:18]   --->   Operation 453 'store' 'store_ln18' <Predicate = (trunc_ln6 == 41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 454 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_41_addr" [src/k2mm.c:19]   --->   Operation 454 'store' 'store_ln19' <Predicate = (trunc_ln6 == 41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 455 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_105_addr" [src/k2mm.c:19]   --->   Operation 455 'store' 'store_ln19' <Predicate = (trunc_ln6 == 41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 456 'br' 'br_ln19' <Predicate = (trunc_ln6 == 41)> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_40_addr" [src/k2mm.c:18]   --->   Operation 457 'store' 'store_ln18' <Predicate = (trunc_ln6 == 40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 458 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_104_addr" [src/k2mm.c:18]   --->   Operation 458 'store' 'store_ln18' <Predicate = (trunc_ln6 == 40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 459 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_40_addr" [src/k2mm.c:19]   --->   Operation 459 'store' 'store_ln19' <Predicate = (trunc_ln6 == 40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 460 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_104_addr" [src/k2mm.c:19]   --->   Operation 460 'store' 'store_ln19' <Predicate = (trunc_ln6 == 40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 461 'br' 'br_ln19' <Predicate = (trunc_ln6 == 40)> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_39_addr" [src/k2mm.c:18]   --->   Operation 462 'store' 'store_ln18' <Predicate = (trunc_ln6 == 39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 463 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_103_addr" [src/k2mm.c:18]   --->   Operation 463 'store' 'store_ln18' <Predicate = (trunc_ln6 == 39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 464 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_39_addr" [src/k2mm.c:19]   --->   Operation 464 'store' 'store_ln19' <Predicate = (trunc_ln6 == 39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 465 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_103_addr" [src/k2mm.c:19]   --->   Operation 465 'store' 'store_ln19' <Predicate = (trunc_ln6 == 39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 466 'br' 'br_ln19' <Predicate = (trunc_ln6 == 39)> <Delay = 0.00>
ST_2 : Operation 467 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_38_addr" [src/k2mm.c:18]   --->   Operation 467 'store' 'store_ln18' <Predicate = (trunc_ln6 == 38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 468 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_102_addr" [src/k2mm.c:18]   --->   Operation 468 'store' 'store_ln18' <Predicate = (trunc_ln6 == 38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 469 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_38_addr" [src/k2mm.c:19]   --->   Operation 469 'store' 'store_ln19' <Predicate = (trunc_ln6 == 38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 470 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_102_addr" [src/k2mm.c:19]   --->   Operation 470 'store' 'store_ln19' <Predicate = (trunc_ln6 == 38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 471 'br' 'br_ln19' <Predicate = (trunc_ln6 == 38)> <Delay = 0.00>
ST_2 : Operation 472 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_37_addr" [src/k2mm.c:18]   --->   Operation 472 'store' 'store_ln18' <Predicate = (trunc_ln6 == 37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 473 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_101_addr" [src/k2mm.c:18]   --->   Operation 473 'store' 'store_ln18' <Predicate = (trunc_ln6 == 37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 474 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_37_addr" [src/k2mm.c:19]   --->   Operation 474 'store' 'store_ln19' <Predicate = (trunc_ln6 == 37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 475 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_101_addr" [src/k2mm.c:19]   --->   Operation 475 'store' 'store_ln19' <Predicate = (trunc_ln6 == 37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 476 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 476 'br' 'br_ln19' <Predicate = (trunc_ln6 == 37)> <Delay = 0.00>
ST_2 : Operation 477 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_36_addr" [src/k2mm.c:18]   --->   Operation 477 'store' 'store_ln18' <Predicate = (trunc_ln6 == 36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 478 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_100_addr" [src/k2mm.c:18]   --->   Operation 478 'store' 'store_ln18' <Predicate = (trunc_ln6 == 36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 479 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_36_addr" [src/k2mm.c:19]   --->   Operation 479 'store' 'store_ln19' <Predicate = (trunc_ln6 == 36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 480 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_100_addr" [src/k2mm.c:19]   --->   Operation 480 'store' 'store_ln19' <Predicate = (trunc_ln6 == 36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 481 'br' 'br_ln19' <Predicate = (trunc_ln6 == 36)> <Delay = 0.00>
ST_2 : Operation 482 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_35_addr" [src/k2mm.c:18]   --->   Operation 482 'store' 'store_ln18' <Predicate = (trunc_ln6 == 35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 483 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_99_addr" [src/k2mm.c:18]   --->   Operation 483 'store' 'store_ln18' <Predicate = (trunc_ln6 == 35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 484 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_35_addr" [src/k2mm.c:19]   --->   Operation 484 'store' 'store_ln19' <Predicate = (trunc_ln6 == 35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 485 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_99_addr" [src/k2mm.c:19]   --->   Operation 485 'store' 'store_ln19' <Predicate = (trunc_ln6 == 35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 486 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 486 'br' 'br_ln19' <Predicate = (trunc_ln6 == 35)> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_34_addr" [src/k2mm.c:18]   --->   Operation 487 'store' 'store_ln18' <Predicate = (trunc_ln6 == 34)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 488 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_98_addr" [src/k2mm.c:18]   --->   Operation 488 'store' 'store_ln18' <Predicate = (trunc_ln6 == 34)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 489 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_34_addr" [src/k2mm.c:19]   --->   Operation 489 'store' 'store_ln19' <Predicate = (trunc_ln6 == 34)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 490 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_98_addr" [src/k2mm.c:19]   --->   Operation 490 'store' 'store_ln19' <Predicate = (trunc_ln6 == 34)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 491 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 491 'br' 'br_ln19' <Predicate = (trunc_ln6 == 34)> <Delay = 0.00>
ST_2 : Operation 492 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_33_addr" [src/k2mm.c:18]   --->   Operation 492 'store' 'store_ln18' <Predicate = (trunc_ln6 == 33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 493 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_97_addr" [src/k2mm.c:18]   --->   Operation 493 'store' 'store_ln18' <Predicate = (trunc_ln6 == 33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 494 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_33_addr" [src/k2mm.c:19]   --->   Operation 494 'store' 'store_ln19' <Predicate = (trunc_ln6 == 33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 495 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_97_addr" [src/k2mm.c:19]   --->   Operation 495 'store' 'store_ln19' <Predicate = (trunc_ln6 == 33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 496 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 496 'br' 'br_ln19' <Predicate = (trunc_ln6 == 33)> <Delay = 0.00>
ST_2 : Operation 497 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_32_addr" [src/k2mm.c:18]   --->   Operation 497 'store' 'store_ln18' <Predicate = (trunc_ln6 == 32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 498 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_96_addr" [src/k2mm.c:18]   --->   Operation 498 'store' 'store_ln18' <Predicate = (trunc_ln6 == 32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 499 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_32_addr" [src/k2mm.c:19]   --->   Operation 499 'store' 'store_ln19' <Predicate = (trunc_ln6 == 32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 500 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_96_addr" [src/k2mm.c:19]   --->   Operation 500 'store' 'store_ln19' <Predicate = (trunc_ln6 == 32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 501 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 501 'br' 'br_ln19' <Predicate = (trunc_ln6 == 32)> <Delay = 0.00>
ST_2 : Operation 502 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_31_addr" [src/k2mm.c:18]   --->   Operation 502 'store' 'store_ln18' <Predicate = (trunc_ln6 == 31)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 503 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_95_addr" [src/k2mm.c:18]   --->   Operation 503 'store' 'store_ln18' <Predicate = (trunc_ln6 == 31)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 504 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_31_addr" [src/k2mm.c:19]   --->   Operation 504 'store' 'store_ln19' <Predicate = (trunc_ln6 == 31)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 505 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_95_addr" [src/k2mm.c:19]   --->   Operation 505 'store' 'store_ln19' <Predicate = (trunc_ln6 == 31)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 506 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 506 'br' 'br_ln19' <Predicate = (trunc_ln6 == 31)> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_30_addr" [src/k2mm.c:18]   --->   Operation 507 'store' 'store_ln18' <Predicate = (trunc_ln6 == 30)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 508 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_94_addr" [src/k2mm.c:18]   --->   Operation 508 'store' 'store_ln18' <Predicate = (trunc_ln6 == 30)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 509 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_30_addr" [src/k2mm.c:19]   --->   Operation 509 'store' 'store_ln19' <Predicate = (trunc_ln6 == 30)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 510 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_94_addr" [src/k2mm.c:19]   --->   Operation 510 'store' 'store_ln19' <Predicate = (trunc_ln6 == 30)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 511 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 511 'br' 'br_ln19' <Predicate = (trunc_ln6 == 30)> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_29_addr" [src/k2mm.c:18]   --->   Operation 512 'store' 'store_ln18' <Predicate = (trunc_ln6 == 29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 513 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_93_addr" [src/k2mm.c:18]   --->   Operation 513 'store' 'store_ln18' <Predicate = (trunc_ln6 == 29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 514 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_29_addr" [src/k2mm.c:19]   --->   Operation 514 'store' 'store_ln19' <Predicate = (trunc_ln6 == 29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 515 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_93_addr" [src/k2mm.c:19]   --->   Operation 515 'store' 'store_ln19' <Predicate = (trunc_ln6 == 29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 516 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 516 'br' 'br_ln19' <Predicate = (trunc_ln6 == 29)> <Delay = 0.00>
ST_2 : Operation 517 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_28_addr" [src/k2mm.c:18]   --->   Operation 517 'store' 'store_ln18' <Predicate = (trunc_ln6 == 28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 518 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_92_addr" [src/k2mm.c:18]   --->   Operation 518 'store' 'store_ln18' <Predicate = (trunc_ln6 == 28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 519 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_28_addr" [src/k2mm.c:19]   --->   Operation 519 'store' 'store_ln19' <Predicate = (trunc_ln6 == 28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 520 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_92_addr" [src/k2mm.c:19]   --->   Operation 520 'store' 'store_ln19' <Predicate = (trunc_ln6 == 28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 521 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 521 'br' 'br_ln19' <Predicate = (trunc_ln6 == 28)> <Delay = 0.00>
ST_2 : Operation 522 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_27_addr" [src/k2mm.c:18]   --->   Operation 522 'store' 'store_ln18' <Predicate = (trunc_ln6 == 27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 523 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_91_addr" [src/k2mm.c:18]   --->   Operation 523 'store' 'store_ln18' <Predicate = (trunc_ln6 == 27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 524 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_27_addr" [src/k2mm.c:19]   --->   Operation 524 'store' 'store_ln19' <Predicate = (trunc_ln6 == 27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 525 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_91_addr" [src/k2mm.c:19]   --->   Operation 525 'store' 'store_ln19' <Predicate = (trunc_ln6 == 27)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 526 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 526 'br' 'br_ln19' <Predicate = (trunc_ln6 == 27)> <Delay = 0.00>
ST_2 : Operation 527 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_26_addr" [src/k2mm.c:18]   --->   Operation 527 'store' 'store_ln18' <Predicate = (trunc_ln6 == 26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 528 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_90_addr" [src/k2mm.c:18]   --->   Operation 528 'store' 'store_ln18' <Predicate = (trunc_ln6 == 26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 529 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_26_addr" [src/k2mm.c:19]   --->   Operation 529 'store' 'store_ln19' <Predicate = (trunc_ln6 == 26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 530 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_90_addr" [src/k2mm.c:19]   --->   Operation 530 'store' 'store_ln19' <Predicate = (trunc_ln6 == 26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 531 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 531 'br' 'br_ln19' <Predicate = (trunc_ln6 == 26)> <Delay = 0.00>
ST_2 : Operation 532 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_25_addr" [src/k2mm.c:18]   --->   Operation 532 'store' 'store_ln18' <Predicate = (trunc_ln6 == 25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 533 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_89_addr" [src/k2mm.c:18]   --->   Operation 533 'store' 'store_ln18' <Predicate = (trunc_ln6 == 25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 534 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_25_addr" [src/k2mm.c:19]   --->   Operation 534 'store' 'store_ln19' <Predicate = (trunc_ln6 == 25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 535 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_89_addr" [src/k2mm.c:19]   --->   Operation 535 'store' 'store_ln19' <Predicate = (trunc_ln6 == 25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 536 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 536 'br' 'br_ln19' <Predicate = (trunc_ln6 == 25)> <Delay = 0.00>
ST_2 : Operation 537 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_24_addr" [src/k2mm.c:18]   --->   Operation 537 'store' 'store_ln18' <Predicate = (trunc_ln6 == 24)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 538 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_88_addr" [src/k2mm.c:18]   --->   Operation 538 'store' 'store_ln18' <Predicate = (trunc_ln6 == 24)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 539 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_24_addr" [src/k2mm.c:19]   --->   Operation 539 'store' 'store_ln19' <Predicate = (trunc_ln6 == 24)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 540 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_88_addr" [src/k2mm.c:19]   --->   Operation 540 'store' 'store_ln19' <Predicate = (trunc_ln6 == 24)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 541 'br' 'br_ln19' <Predicate = (trunc_ln6 == 24)> <Delay = 0.00>
ST_2 : Operation 542 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_23_addr" [src/k2mm.c:18]   --->   Operation 542 'store' 'store_ln18' <Predicate = (trunc_ln6 == 23)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 543 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_87_addr" [src/k2mm.c:18]   --->   Operation 543 'store' 'store_ln18' <Predicate = (trunc_ln6 == 23)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 544 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_23_addr" [src/k2mm.c:19]   --->   Operation 544 'store' 'store_ln19' <Predicate = (trunc_ln6 == 23)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 545 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_87_addr" [src/k2mm.c:19]   --->   Operation 545 'store' 'store_ln19' <Predicate = (trunc_ln6 == 23)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 546 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 546 'br' 'br_ln19' <Predicate = (trunc_ln6 == 23)> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_22_addr" [src/k2mm.c:18]   --->   Operation 547 'store' 'store_ln18' <Predicate = (trunc_ln6 == 22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 548 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_86_addr" [src/k2mm.c:18]   --->   Operation 548 'store' 'store_ln18' <Predicate = (trunc_ln6 == 22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 549 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_22_addr" [src/k2mm.c:19]   --->   Operation 549 'store' 'store_ln19' <Predicate = (trunc_ln6 == 22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 550 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_86_addr" [src/k2mm.c:19]   --->   Operation 550 'store' 'store_ln19' <Predicate = (trunc_ln6 == 22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 551 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 551 'br' 'br_ln19' <Predicate = (trunc_ln6 == 22)> <Delay = 0.00>
ST_2 : Operation 552 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_21_addr" [src/k2mm.c:18]   --->   Operation 552 'store' 'store_ln18' <Predicate = (trunc_ln6 == 21)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 553 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_85_addr" [src/k2mm.c:18]   --->   Operation 553 'store' 'store_ln18' <Predicate = (trunc_ln6 == 21)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 554 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_21_addr" [src/k2mm.c:19]   --->   Operation 554 'store' 'store_ln19' <Predicate = (trunc_ln6 == 21)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 555 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_85_addr" [src/k2mm.c:19]   --->   Operation 555 'store' 'store_ln19' <Predicate = (trunc_ln6 == 21)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 556 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 556 'br' 'br_ln19' <Predicate = (trunc_ln6 == 21)> <Delay = 0.00>
ST_2 : Operation 557 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_20_addr" [src/k2mm.c:18]   --->   Operation 557 'store' 'store_ln18' <Predicate = (trunc_ln6 == 20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 558 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_84_addr" [src/k2mm.c:18]   --->   Operation 558 'store' 'store_ln18' <Predicate = (trunc_ln6 == 20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 559 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_20_addr" [src/k2mm.c:19]   --->   Operation 559 'store' 'store_ln19' <Predicate = (trunc_ln6 == 20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 560 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_84_addr" [src/k2mm.c:19]   --->   Operation 560 'store' 'store_ln19' <Predicate = (trunc_ln6 == 20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 561 'br' 'br_ln19' <Predicate = (trunc_ln6 == 20)> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_19_addr" [src/k2mm.c:18]   --->   Operation 562 'store' 'store_ln18' <Predicate = (trunc_ln6 == 19)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 563 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_83_addr" [src/k2mm.c:18]   --->   Operation 563 'store' 'store_ln18' <Predicate = (trunc_ln6 == 19)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 564 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_19_addr" [src/k2mm.c:19]   --->   Operation 564 'store' 'store_ln19' <Predicate = (trunc_ln6 == 19)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 565 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_83_addr" [src/k2mm.c:19]   --->   Operation 565 'store' 'store_ln19' <Predicate = (trunc_ln6 == 19)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 566 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 566 'br' 'br_ln19' <Predicate = (trunc_ln6 == 19)> <Delay = 0.00>
ST_2 : Operation 567 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_18_addr" [src/k2mm.c:18]   --->   Operation 567 'store' 'store_ln18' <Predicate = (trunc_ln6 == 18)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 568 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_82_addr" [src/k2mm.c:18]   --->   Operation 568 'store' 'store_ln18' <Predicate = (trunc_ln6 == 18)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 569 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_18_addr" [src/k2mm.c:19]   --->   Operation 569 'store' 'store_ln19' <Predicate = (trunc_ln6 == 18)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 570 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_82_addr" [src/k2mm.c:19]   --->   Operation 570 'store' 'store_ln19' <Predicate = (trunc_ln6 == 18)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 571 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 571 'br' 'br_ln19' <Predicate = (trunc_ln6 == 18)> <Delay = 0.00>
ST_2 : Operation 572 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_17_addr" [src/k2mm.c:18]   --->   Operation 572 'store' 'store_ln18' <Predicate = (trunc_ln6 == 17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 573 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_81_addr" [src/k2mm.c:18]   --->   Operation 573 'store' 'store_ln18' <Predicate = (trunc_ln6 == 17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 574 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_17_addr" [src/k2mm.c:19]   --->   Operation 574 'store' 'store_ln19' <Predicate = (trunc_ln6 == 17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 575 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_81_addr" [src/k2mm.c:19]   --->   Operation 575 'store' 'store_ln19' <Predicate = (trunc_ln6 == 17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 576 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 576 'br' 'br_ln19' <Predicate = (trunc_ln6 == 17)> <Delay = 0.00>
ST_2 : Operation 577 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_16_addr" [src/k2mm.c:18]   --->   Operation 577 'store' 'store_ln18' <Predicate = (trunc_ln6 == 16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 578 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_80_addr" [src/k2mm.c:18]   --->   Operation 578 'store' 'store_ln18' <Predicate = (trunc_ln6 == 16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 579 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_16_addr" [src/k2mm.c:19]   --->   Operation 579 'store' 'store_ln19' <Predicate = (trunc_ln6 == 16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 580 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_80_addr" [src/k2mm.c:19]   --->   Operation 580 'store' 'store_ln19' <Predicate = (trunc_ln6 == 16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 581 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 581 'br' 'br_ln19' <Predicate = (trunc_ln6 == 16)> <Delay = 0.00>
ST_2 : Operation 582 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_15_addr" [src/k2mm.c:18]   --->   Operation 582 'store' 'store_ln18' <Predicate = (trunc_ln6 == 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 583 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_79_addr" [src/k2mm.c:18]   --->   Operation 583 'store' 'store_ln18' <Predicate = (trunc_ln6 == 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 584 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_15_addr" [src/k2mm.c:19]   --->   Operation 584 'store' 'store_ln19' <Predicate = (trunc_ln6 == 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 585 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_79_addr" [src/k2mm.c:19]   --->   Operation 585 'store' 'store_ln19' <Predicate = (trunc_ln6 == 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 586 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 586 'br' 'br_ln19' <Predicate = (trunc_ln6 == 15)> <Delay = 0.00>
ST_2 : Operation 587 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_14_addr" [src/k2mm.c:18]   --->   Operation 587 'store' 'store_ln18' <Predicate = (trunc_ln6 == 14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 588 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_78_addr" [src/k2mm.c:18]   --->   Operation 588 'store' 'store_ln18' <Predicate = (trunc_ln6 == 14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 589 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_14_addr" [src/k2mm.c:19]   --->   Operation 589 'store' 'store_ln19' <Predicate = (trunc_ln6 == 14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 590 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_78_addr" [src/k2mm.c:19]   --->   Operation 590 'store' 'store_ln19' <Predicate = (trunc_ln6 == 14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 591 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 591 'br' 'br_ln19' <Predicate = (trunc_ln6 == 14)> <Delay = 0.00>
ST_2 : Operation 592 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_13_addr" [src/k2mm.c:18]   --->   Operation 592 'store' 'store_ln18' <Predicate = (trunc_ln6 == 13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 593 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_77_addr" [src/k2mm.c:18]   --->   Operation 593 'store' 'store_ln18' <Predicate = (trunc_ln6 == 13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 594 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_13_addr" [src/k2mm.c:19]   --->   Operation 594 'store' 'store_ln19' <Predicate = (trunc_ln6 == 13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 595 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_77_addr" [src/k2mm.c:19]   --->   Operation 595 'store' 'store_ln19' <Predicate = (trunc_ln6 == 13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 596 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 596 'br' 'br_ln19' <Predicate = (trunc_ln6 == 13)> <Delay = 0.00>
ST_2 : Operation 597 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_12_addr" [src/k2mm.c:18]   --->   Operation 597 'store' 'store_ln18' <Predicate = (trunc_ln6 == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 598 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_76_addr" [src/k2mm.c:18]   --->   Operation 598 'store' 'store_ln18' <Predicate = (trunc_ln6 == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 599 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_12_addr" [src/k2mm.c:19]   --->   Operation 599 'store' 'store_ln19' <Predicate = (trunc_ln6 == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 600 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_76_addr" [src/k2mm.c:19]   --->   Operation 600 'store' 'store_ln19' <Predicate = (trunc_ln6 == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 601 'br' 'br_ln19' <Predicate = (trunc_ln6 == 12)> <Delay = 0.00>
ST_2 : Operation 602 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_11_addr" [src/k2mm.c:18]   --->   Operation 602 'store' 'store_ln18' <Predicate = (trunc_ln6 == 11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 603 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_75_addr" [src/k2mm.c:18]   --->   Operation 603 'store' 'store_ln18' <Predicate = (trunc_ln6 == 11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 604 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_11_addr" [src/k2mm.c:19]   --->   Operation 604 'store' 'store_ln19' <Predicate = (trunc_ln6 == 11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 605 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_75_addr" [src/k2mm.c:19]   --->   Operation 605 'store' 'store_ln19' <Predicate = (trunc_ln6 == 11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 606 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 606 'br' 'br_ln19' <Predicate = (trunc_ln6 == 11)> <Delay = 0.00>
ST_2 : Operation 607 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_10_addr" [src/k2mm.c:18]   --->   Operation 607 'store' 'store_ln18' <Predicate = (trunc_ln6 == 10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 608 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_74_addr" [src/k2mm.c:18]   --->   Operation 608 'store' 'store_ln18' <Predicate = (trunc_ln6 == 10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 609 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_10_addr" [src/k2mm.c:19]   --->   Operation 609 'store' 'store_ln19' <Predicate = (trunc_ln6 == 10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 610 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_74_addr" [src/k2mm.c:19]   --->   Operation 610 'store' 'store_ln19' <Predicate = (trunc_ln6 == 10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 611 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 611 'br' 'br_ln19' <Predicate = (trunc_ln6 == 10)> <Delay = 0.00>
ST_2 : Operation 612 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_9_addr" [src/k2mm.c:18]   --->   Operation 612 'store' 'store_ln18' <Predicate = (trunc_ln6 == 9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 613 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_73_addr" [src/k2mm.c:18]   --->   Operation 613 'store' 'store_ln18' <Predicate = (trunc_ln6 == 9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 614 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_9_addr" [src/k2mm.c:19]   --->   Operation 614 'store' 'store_ln19' <Predicate = (trunc_ln6 == 9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 615 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_73_addr" [src/k2mm.c:19]   --->   Operation 615 'store' 'store_ln19' <Predicate = (trunc_ln6 == 9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 616 'br' 'br_ln19' <Predicate = (trunc_ln6 == 9)> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_8_addr" [src/k2mm.c:18]   --->   Operation 617 'store' 'store_ln18' <Predicate = (trunc_ln6 == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 618 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_72_addr" [src/k2mm.c:18]   --->   Operation 618 'store' 'store_ln18' <Predicate = (trunc_ln6 == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 619 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_8_addr" [src/k2mm.c:19]   --->   Operation 619 'store' 'store_ln19' <Predicate = (trunc_ln6 == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 620 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_72_addr" [src/k2mm.c:19]   --->   Operation 620 'store' 'store_ln19' <Predicate = (trunc_ln6 == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 621 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 621 'br' 'br_ln19' <Predicate = (trunc_ln6 == 8)> <Delay = 0.00>
ST_2 : Operation 622 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_7_addr" [src/k2mm.c:18]   --->   Operation 622 'store' 'store_ln18' <Predicate = (trunc_ln6 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 623 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_71_addr" [src/k2mm.c:18]   --->   Operation 623 'store' 'store_ln18' <Predicate = (trunc_ln6 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 624 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_7_addr" [src/k2mm.c:19]   --->   Operation 624 'store' 'store_ln19' <Predicate = (trunc_ln6 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 625 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_71_addr" [src/k2mm.c:19]   --->   Operation 625 'store' 'store_ln19' <Predicate = (trunc_ln6 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 626 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 626 'br' 'br_ln19' <Predicate = (trunc_ln6 == 7)> <Delay = 0.00>
ST_2 : Operation 627 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_6_addr" [src/k2mm.c:18]   --->   Operation 627 'store' 'store_ln18' <Predicate = (trunc_ln6 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 628 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_70_addr" [src/k2mm.c:18]   --->   Operation 628 'store' 'store_ln18' <Predicate = (trunc_ln6 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 629 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_6_addr" [src/k2mm.c:19]   --->   Operation 629 'store' 'store_ln19' <Predicate = (trunc_ln6 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 630 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_70_addr" [src/k2mm.c:19]   --->   Operation 630 'store' 'store_ln19' <Predicate = (trunc_ln6 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 631 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 631 'br' 'br_ln19' <Predicate = (trunc_ln6 == 6)> <Delay = 0.00>
ST_2 : Operation 632 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_5_addr" [src/k2mm.c:18]   --->   Operation 632 'store' 'store_ln18' <Predicate = (trunc_ln6 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 633 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_69_addr" [src/k2mm.c:18]   --->   Operation 633 'store' 'store_ln18' <Predicate = (trunc_ln6 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 634 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_5_addr" [src/k2mm.c:19]   --->   Operation 634 'store' 'store_ln19' <Predicate = (trunc_ln6 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 635 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_69_addr" [src/k2mm.c:19]   --->   Operation 635 'store' 'store_ln19' <Predicate = (trunc_ln6 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 636 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 636 'br' 'br_ln19' <Predicate = (trunc_ln6 == 5)> <Delay = 0.00>
ST_2 : Operation 637 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_4_addr" [src/k2mm.c:18]   --->   Operation 637 'store' 'store_ln18' <Predicate = (trunc_ln6 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 638 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_68_addr" [src/k2mm.c:18]   --->   Operation 638 'store' 'store_ln18' <Predicate = (trunc_ln6 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 639 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_4_addr" [src/k2mm.c:19]   --->   Operation 639 'store' 'store_ln19' <Predicate = (trunc_ln6 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 640 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_68_addr" [src/k2mm.c:19]   --->   Operation 640 'store' 'store_ln19' <Predicate = (trunc_ln6 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 641 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 641 'br' 'br_ln19' <Predicate = (trunc_ln6 == 4)> <Delay = 0.00>
ST_2 : Operation 642 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_3_addr" [src/k2mm.c:18]   --->   Operation 642 'store' 'store_ln18' <Predicate = (trunc_ln6 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 643 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_67_addr" [src/k2mm.c:18]   --->   Operation 643 'store' 'store_ln18' <Predicate = (trunc_ln6 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 644 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_3_addr" [src/k2mm.c:19]   --->   Operation 644 'store' 'store_ln19' <Predicate = (trunc_ln6 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 645 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_67_addr" [src/k2mm.c:19]   --->   Operation 645 'store' 'store_ln19' <Predicate = (trunc_ln6 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 646 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 646 'br' 'br_ln19' <Predicate = (trunc_ln6 == 3)> <Delay = 0.00>
ST_2 : Operation 647 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_2_addr" [src/k2mm.c:18]   --->   Operation 647 'store' 'store_ln18' <Predicate = (trunc_ln6 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 648 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_66_addr" [src/k2mm.c:18]   --->   Operation 648 'store' 'store_ln18' <Predicate = (trunc_ln6 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 649 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_2_addr" [src/k2mm.c:19]   --->   Operation 649 'store' 'store_ln19' <Predicate = (trunc_ln6 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 650 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_66_addr" [src/k2mm.c:19]   --->   Operation 650 'store' 'store_ln19' <Predicate = (trunc_ln6 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 651 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 651 'br' 'br_ln19' <Predicate = (trunc_ln6 == 2)> <Delay = 0.00>
ST_2 : Operation 652 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_1_addr" [src/k2mm.c:18]   --->   Operation 652 'store' 'store_ln18' <Predicate = (trunc_ln6 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 653 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_65_addr" [src/k2mm.c:18]   --->   Operation 653 'store' 'store_ln18' <Predicate = (trunc_ln6 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 654 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_1_addr" [src/k2mm.c:19]   --->   Operation 654 'store' 'store_ln19' <Predicate = (trunc_ln6 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 655 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_65_addr" [src/k2mm.c:19]   --->   Operation 655 'store' 'store_ln19' <Predicate = (trunc_ln6 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 656 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 656 'br' 'br_ln19' <Predicate = (trunc_ln6 == 1)> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_addr" [src/k2mm.c:18]   --->   Operation 657 'store' 'store_ln18' <Predicate = (trunc_ln6 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 658 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_64_addr" [src/k2mm.c:18]   --->   Operation 658 'store' 'store_ln18' <Predicate = (trunc_ln6 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 659 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_addr" [src/k2mm.c:19]   --->   Operation 659 'store' 'store_ln19' <Predicate = (trunc_ln6 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 660 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_64_addr" [src/k2mm.c:19]   --->   Operation 660 'store' 'store_ln19' <Predicate = (trunc_ln6 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 661 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 661 'br' 'br_ln19' <Predicate = (trunc_ln6 == 0)> <Delay = 0.00>
ST_2 : Operation 662 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i5 %buff_B_63_addr" [src/k2mm.c:18]   --->   Operation 662 'store' 'store_ln18' <Predicate = (trunc_ln6 == 63)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 663 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i5 %buff_B_127_addr" [src/k2mm.c:18]   --->   Operation 663 'store' 'store_ln18' <Predicate = (trunc_ln6 == 63)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 664 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i5 %buff_C_63_addr" [src/k2mm.c:19]   --->   Operation 664 'store' 'store_ln19' <Predicate = (trunc_ln6 == 63)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 665 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i5 %buff_C_127_addr" [src/k2mm.c:19]   --->   Operation 665 'store' 'store_ln19' <Predicate = (trunc_ln6 == 63)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 666 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2517.1_1.exit" [src/k2mm.c:19]   --->   Operation 666 'br' 'br_ln19' <Predicate = (trunc_ln6 == 63)> <Delay = 0.00>
ST_2 : Operation 667 [1/2] (1.23ns)   --->   "%D_1_load = load i11 %D_1_addr" [src/k2mm.c:20]   --->   Operation 667 'load' 'D_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 668 [1/1] (0.00ns)   --->   "%bitcast_ln20_1 = bitcast i32 %D_1_load" [src/k2mm.c:20]   --->   Operation 668 'bitcast' 'bitcast_ln20_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 669 [1/1] (1.23ns)   --->   "%store_ln20 = store i32 %bitcast_ln20, i11 %buff_D_addr" [src/k2mm.c:20]   --->   Operation 669 'store' 'store_ln20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 670 [1/1] (1.23ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_1, i11 %buff_D_1_addr" [src/k2mm.c:20]   --->   Operation 670 'store' 'store_ln20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 671 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc" [src/k2mm.c:16]   --->   Operation 671 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.797ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln6', src/k2mm.c:6) of constant 0 on local variable 'i', src/k2mm.c:6 [287]  (0.427 ns)
	'load' operation 7 bit ('i_load', src/k2mm.c:15) on local variable 'i', src/k2mm.c:6 [297]  (0.000 ns)
	'add' operation 7 bit ('add_ln15', src/k2mm.c:15) [298]  (0.773 ns)
	'select' operation 7 bit ('select_ln15', src/k2mm.c:15) [303]  (0.360 ns)
	'getelementptr' operation 11 bit ('D_1_addr', src/k2mm.c:20) [317]  (0.000 ns)
	'load' operation 32 bit ('D_1_load', src/k2mm.c:20) on array 'D_1' [986]  (1.237 ns)

 <State 2>: 2.474ns
The critical path consists of the following:
	'load' operation 32 bit ('B_0_load', src/k2mm.c:18) on array 'B_0' [330]  (1.237 ns)
	'store' operation 0 bit ('store_ln18', src/k2mm.c:18) of variable 'bitcast_ln18', src/k2mm.c:18 on array 'buff_B_57' [632]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
