

================================================================
== Vitis HLS Report for 'case_2'
================================================================
* Date:           Tue Sep 16 14:10:32 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.275 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|   10|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 9.27>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_data_12_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_12" [HLS/case_2/case_2.cc:42]   --->   Operation 11 'read' 'in_data_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in13 = trunc i16 %in_data_12_read" [HLS/case_2/case_2.cc:42]   --->   Operation 12 'trunc' 'in13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in17 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_16" [HLS/case_2/case_2.cc:50]   --->   Operation 13 'read' 'in17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i8 %in13" [HLS/case_2/case_2.cc:119]   --->   Operation 14 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i16 %in17" [HLS/case_2/case_2.cc:119]   --->   Operation 15 'zext' 'zext_ln119_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (9.27ns)   --->   "%mul_ln119 = mul i17 %zext_ln119_1, i17 %zext_ln119" [HLS/case_2/case_2.cc:119]   --->   Operation 16 'mul' 'mul_ln119' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%m26 = trunc i17 %mul_ln119" [HLS/case_2/case_2.cc:119]   --->   Operation 17 'trunc' 'm26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln119, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:5]   --->   Operation 18 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.42>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%in_data_6_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_6" [HLS/case_2/case_2.cc:30]   --->   Operation 19 'read' 'in_data_6_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%in_data_9_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_9" [HLS/case_2/case_2.cc:36]   --->   Operation 20 'read' 'in_data_9_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%in10 = trunc i16 %in_data_9_read" [HLS/case_2/case_2.cc:36]   --->   Operation 21 'trunc' 'in10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%in_data_13_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_13" [HLS/case_2/case_2.cc:44]   --->   Operation 22 'read' 'in_data_13_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%in14 = trunc i16 %in_data_13_read" [HLS/case_2/case_2.cc:44]   --->   Operation 23 'trunc' 'in14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%in_data_18_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_18" [HLS/case_2/case_2.cc:54]   --->   Operation 24 'read' 'in_data_18_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%in_data_19_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_19" [HLS/case_2/case_2.cc:56]   --->   Operation 25 'read' 'in_data_19_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%in20 = trunc i16 %in_data_19_read" [HLS/case_2/case_2.cc:56]   --->   Operation 26 'trunc' 'in20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i5 %in10" [HLS/case_2/case_2.cc:115]   --->   Operation 27 'sext' 'sext_ln115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i16 %in_data_18_read" [HLS/case_2/case_2.cc:115]   --->   Operation 28 'trunc' 'trunc_ln115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i9 %trunc_ln115" [HLS/case_2/case_2.cc:115]   --->   Operation 29 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (4.35ns)   --->   "%mul_ln115 = mul i14 %zext_ln115, i14 %sext_ln115" [HLS/case_2/case_2.cc:115]   --->   Operation 30 'mul' 'mul_ln115' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%m22 = trunc i14 %mul_ln115" [HLS/case_2/case_2.cc:115]   --->   Operation 31 'trunc' 'm22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i16 %in_data_6_read" [HLS/case_2/case_2.cc:116]   --->   Operation 32 'trunc' 'trunc_ln116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln116_1 = trunc i16 %in_data_6_read" [HLS/case_2/case_2.cc:116]   --->   Operation 33 'trunc' 'trunc_ln116_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln116_1, i1 0" [HLS/case_2/case_2.cc:116]   --->   Operation 34 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln122 = sext i4 %in14" [HLS/case_2/case_2.cc:122]   --->   Operation 35 'sext' 'sext_ln122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln122_1 = sext i6 %in20" [HLS/case_2/case_2.cc:122]   --->   Operation 36 'sext' 'sext_ln122_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (3.78ns)   --->   "%m29 = mul i8 %sext_ln122_1, i8 %sext_ln122" [HLS/case_2/case_2.cc:122]   --->   Operation 37 'mul' 'm29' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i6 %shl_ln" [HLS/case_2/case_2.cc:123]   --->   Operation 38 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln123_1 = zext i8 %m26" [HLS/case_2/case_2.cc:123]   --->   Operation 39 'zext' 'zext_ln123_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (6.42ns)   --->   "%mul_ln123 = mul i13 %zext_ln123, i13 %zext_ln123_1" [HLS/case_2/case_2.cc:123]   --->   Operation 40 'mul' 'mul_ln123' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%m30 = trunc i13 %mul_ln123" [HLS/case_2/case_2.cc:123]   --->   Operation 41 'trunc' 'm30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specfucore_ln9 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln123, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:9]   --->   Operation 42 'specfucore' 'specfucore_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln125_1 = trunc i16 %in_data_13_read" [HLS/case_2/case_2.cc:125]   --->   Operation 43 'trunc' 'trunc_ln125_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln127_1 = trunc i14 %mul_ln115" [HLS/case_2/case_2.cc:127]   --->   Operation 44 'trunc' 'trunc_ln127_1' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.78>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%in_data_7_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_7" [HLS/case_2/case_2.cc:32]   --->   Operation 45 'read' 'in_data_7_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%in8 = trunc i16 %in_data_7_read" [HLS/case_2/case_2.cc:32]   --->   Operation 46 'trunc' 'in8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%in_data_8_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_8" [HLS/case_2/case_2.cc:34]   --->   Operation 47 'read' 'in_data_8_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%in9 = trunc i16 %in_data_8_read" [HLS/case_2/case_2.cc:34]   --->   Operation 48 'trunc' 'in9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%in_data_15_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_15" [HLS/case_2/case_2.cc:48]   --->   Operation 49 'read' 'in_data_15_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%in16 = trunc i16 %in_data_15_read" [HLS/case_2/case_2.cc:48]   --->   Operation 50 'trunc' 'in16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln117 = sext i9 %in9" [HLS/case_2/case_2.cc:117]   --->   Operation 51 'sext' 'sext_ln117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln117_1 = sext i6 %in20" [HLS/case_2/case_2.cc:117]   --->   Operation 52 'sext' 'sext_ln117_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.82ns)   --->   "%m24 = add i10 %sext_ln117, i10 %sext_ln117_1" [HLS/case_2/case_2.cc:117]   --->   Operation 53 'add' 'm24' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln118 = sext i9 %in8" [HLS/case_2/case_2.cc:118]   --->   Operation 54 'sext' 'sext_ln118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (4.35ns)   --->   "%m25 = mul i16 %sext_ln118, i16 %sext_ln118" [HLS/case_2/case_2.cc:118]   --->   Operation 55 'mul' 'm25' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln121 = sext i9 %in9" [HLS/case_2/case_2.cc:121]   --->   Operation 56 'sext' 'sext_ln121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i9 %m22" [HLS/case_2/case_2.cc:121]   --->   Operation 57 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (6.78ns)   --->   "%mul_ln121 = mul i18 %zext_ln121, i18 %sext_ln121" [HLS/case_2/case_2.cc:121]   --->   Operation 58 'mul' 'mul_ln121' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i18 %mul_ln121" [HLS/case_2/case_2.cc:126]   --->   Operation 59 'trunc' 'trunc_ln126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specfucore_ln7 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln121, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:7]   --->   Operation 60 'specfucore' 'specfucore_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%m28 = trunc i18 %mul_ln121" [HLS/case_2/case_2.cc:121]   --->   Operation 61 'trunc' 'm28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln127 = trunc i18 %mul_ln121" [HLS/case_2/case_2.cc:127]   --->   Operation 62 'trunc' 'trunc_ln127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i6 %m30" [HLS/case_2/case_2.cc:128]   --->   Operation 63 'zext' 'zext_ln128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln128 = sext i4 %in16" [HLS/case_2/case_2.cc:128]   --->   Operation 64 'sext' 'sext_ln128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (5.38ns)   --->   "%mul_ln128 = mul i10 %zext_ln128, i10 %sext_ln128" [HLS/case_2/case_2.cc:128]   --->   Operation 65 'mul' 'mul_ln128' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%m35 = trunc i10 %mul_ln128" [HLS/case_2/case_2.cc:128]   --->   Operation 66 'trunc' 'm35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%specfucore_ln14 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln128, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:14]   --->   Operation 67 'specfucore' 'specfucore_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (5.38ns)   --->   "%m36 = mul i10 %sext_ln117_1, i10 %sext_ln128" [HLS/case_2/case_2.cc:129]   --->   Operation 68 'mul' 'm36' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%specfucore_ln15 = specfucore void @_ssdm_op_SpecFUCore, i10 %m36, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:15]   --->   Operation 69 'specfucore' 'specfucore_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln130 = sext i8 %m29" [HLS/case_2/case_2.cc:130]   --->   Operation 70 'sext' 'sext_ln130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln130_1 = sext i6 %m30" [HLS/case_2/case_2.cc:130]   --->   Operation 71 'sext' 'sext_ln130_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (4.17ns)   --->   "%m37 = mul i14 %sext_ln130, i14 %sext_ln130_1" [HLS/case_2/case_2.cc:130]   --->   Operation 72 'mul' 'm37' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln131 = trunc i10 %m36" [HLS/case_2/case_2.cc:131]   --->   Operation 73 'trunc' 'trunc_ln131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln136 = sext i8 %m29" [HLS/case_2/case_2.cc:136]   --->   Operation 74 'sext' 'sext_ln136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (4.52ns)   --->   "%mul_ln136 = mul i10 %trunc_ln116, i10 %sext_ln136" [HLS/case_2/case_2.cc:136]   --->   Operation 75 'mul' 'mul_ln136' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln141_2 = trunc i10 %mul_ln136" [HLS/case_2/case_2.cc:141]   --->   Operation 76 'trunc' 'trunc_ln141_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln154_2 = trunc i10 %mul_ln128" [HLS/case_2/case_2.cc:154]   --->   Operation 77 'trunc' 'trunc_ln154_2' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 9.27>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%in_data_17_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_17" [HLS/case_2/case_2.cc:52]   --->   Operation 78 'read' 'in_data_17_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%in18 = trunc i16 %in_data_17_read" [HLS/case_2/case_2.cc:52]   --->   Operation 79 'trunc' 'in18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%in_data_20_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_20" [HLS/case_2/case_2.cc:58]   --->   Operation 80 'read' 'in_data_20_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%in21 = trunc i16 %in_data_20_read" [HLS/case_2/case_2.cc:58]   --->   Operation 81 'trunc' 'in21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i16 %m25" [HLS/case_2/case_2.cc:120]   --->   Operation 82 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln120 = sext i4 %in21" [HLS/case_2/case_2.cc:120]   --->   Operation 83 'sext' 'sext_ln120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln120_1 = sext i4 %in21" [HLS/case_2/case_2.cc:120]   --->   Operation 84 'sext' 'sext_ln120_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (9.27ns)   --->   "%mul_ln120 = mul i20 %zext_ln120, i20 %sext_ln120_1" [HLS/case_2/case_2.cc:120]   --->   Operation 85 'mul' 'mul_ln120' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%m27 = trunc i20 %mul_ln120" [HLS/case_2/case_2.cc:120]   --->   Operation 86 'trunc' 'm27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln120, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:6]   --->   Operation 87 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln124 = sext i4 %in16" [HLS/case_2/case_2.cc:124]   --->   Operation 88 'sext' 'sext_ln124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (1.82ns)   --->   "%m31 = add i6 %in18, i6 %sext_ln124" [HLS/case_2/case_2.cc:124]   --->   Operation 89 'add' 'm31' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i16 %in_data_20_read" [HLS/case_2/case_2.cc:125]   --->   Operation 90 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (1.65ns)   --->   "%m32 = add i3 %trunc_ln125, i3 %trunc_ln125_1" [HLS/case_2/case_2.cc:125]   --->   Operation 91 'add' 'm32' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i8 %m26" [HLS/case_2/case_2.cc:126]   --->   Operation 92 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (1.82ns)   --->   "%m33 = add i9 %trunc_ln126, i9 %sext_ln126" [HLS/case_2/case_2.cc:126]   --->   Operation 93 'add' 'm33' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (1.87ns)   --->   "%m34 = add i7 %trunc_ln127, i7 %trunc_ln127_1" [HLS/case_2/case_2.cc:127]   --->   Operation 94 'add' 'm34' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln131 = sext i6 %in18" [HLS/case_2/case_2.cc:131]   --->   Operation 95 'sext' 'sext_ln131' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (3.74ns)   --->   "%m38 = mul i7 %trunc_ln131, i7 %sext_ln131" [HLS/case_2/case_2.cc:131]   --->   Operation 96 'mul' 'm38' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i14 %m37" [HLS/case_2/case_2.cc:132]   --->   Operation 97 'zext' 'zext_ln132' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln132_1 = zext i14 %m37" [HLS/case_2/case_2.cc:132]   --->   Operation 98 'zext' 'zext_ln132_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (8.56ns)   --->   "%mul_ln132 = mul i18 %zext_ln132_1, i18 %sext_ln120" [HLS/case_2/case_2.cc:132]   --->   Operation 99 'mul' 'mul_ln132' <Predicate = true> <Delay = 8.56> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%m39 = trunc i18 %mul_ln132" [HLS/case_2/case_2.cc:132]   --->   Operation 100 'trunc' 'm39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln132, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:18]   --->   Operation 101 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln134 = sext i5 %m35" [HLS/case_2/case_2.cc:134]   --->   Operation 102 'sext' 'sext_ln134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln134_1 = sext i8 %m26" [HLS/case_2/case_2.cc:134]   --->   Operation 103 'sext' 'sext_ln134_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (4.17ns)   --->   "%m41 = mul i13 %sext_ln134_1, i13 %sext_ln134" [HLS/case_2/case_2.cc:134]   --->   Operation 104 'mul' 'm41' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln135 = trunc i9 %m33" [HLS/case_2/case_2.cc:135]   --->   Operation 105 'trunc' 'trunc_ln135' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [3/3] (1.05ns) (grouped into DSP with root node m55)   --->   "%m42 = mul i8 %m28, i8 %trunc_ln135" [HLS/case_2/case_2.cc:135]   --->   Operation 106 'mul' 'm42' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%m43 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %mul_ln136, i1 0" [HLS/case_2/case_2.cc:136]   --->   Operation 107 'bitconcatenate' 'm43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i11 %m43" [HLS/case_2/case_2.cc:140]   --->   Operation 108 'zext' 'zext_ln140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i11 %m43" [HLS/case_2/case_2.cc:140]   --->   Operation 109 'zext' 'zext_ln140_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (8.56ns)   --->   "%mul_ln140 = mul i23 %zext_ln140_1, i23 %zext_ln132" [HLS/case_2/case_2.cc:140]   --->   Operation 110 'mul' 'mul_ln140' <Predicate = true> <Delay = 8.56> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%m47 = trunc i23 %mul_ln140" [HLS/case_2/case_2.cc:140]   --->   Operation 111 'trunc' 'm47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln140, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:26]   --->   Operation 112 'specfucore' 'specfucore_ln26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln141 = trunc i18 %mul_ln132" [HLS/case_2/case_2.cc:141]   --->   Operation 113 'trunc' 'trunc_ln141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln143 = sext i8 %m29" [HLS/case_2/case_2.cc:143]   --->   Operation 114 'sext' 'sext_ln143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (7.49ns)   --->   "%mul_ln143 = mul i19 %zext_ln140, i19 %sext_ln143" [HLS/case_2/case_2.cc:143]   --->   Operation 115 'mul' 'mul_ln143' <Predicate = true> <Delay = 7.49> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%m50 = trunc i19 %mul_ln143" [HLS/case_2/case_2.cc:143]   --->   Operation 116 'trunc' 'm50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%specfucore_ln29 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln143, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:29]   --->   Operation 117 'specfucore' 'specfucore_ln29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln150_1 = trunc i18 %mul_ln132" [HLS/case_2/case_2.cc:150]   --->   Operation 118 'trunc' 'trunc_ln150_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln170 = sext i15 %m27" [HLS/case_2/case_2.cc:170]   --->   Operation 119 'sext' 'sext_ln170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln171 = sext i6 %m31" [HLS/case_2/case_2.cc:171]   --->   Operation 120 'sext' 'sext_ln171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln172 = sext i7 %m34" [HLS/case_2/case_2.cc:172]   --->   Operation 121 'sext' 'sext_ln172' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%write_ln170 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_0, i16 %sext_ln170" [HLS/case_2/case_2.cc:170]   --->   Operation 122 'write' 'write_ln170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%write_ln171 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_1, i16 %sext_ln171" [HLS/case_2/case_2.cc:171]   --->   Operation 123 'write' 'write_ln171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%write_ln172 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_2, i16 %sext_ln172" [HLS/case_2/case_2.cc:172]   --->   Operation 124 'write' 'write_ln172' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.20>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln133_1 = sext i5 %m35" [HLS/case_2/case_2.cc:133]   --->   Operation 125 'sext' 'sext_ln133_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln133_1 = zext i10 %m39" [HLS/case_2/case_2.cc:133]   --->   Operation 126 'zext' 'zext_ln133_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln133_2 = sext i10 %m39" [HLS/case_2/case_2.cc:133]   --->   Operation 127 'sext' 'sext_ln133_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (7.13ns)   --->   "%mul_ln133 = mul i15 %sext_ln133_2, i15 %sext_ln133_1" [HLS/case_2/case_2.cc:133]   --->   Operation 128 'mul' 'mul_ln133' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln133, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:19]   --->   Operation 129 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%m40 = trunc i15 %mul_ln133" [HLS/case_2/case_2.cc:133]   --->   Operation 130 'trunc' 'm40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [2/3] (1.05ns) (grouped into DSP with root node m55)   --->   "%m42 = mul i8 %m28, i8 %trunc_ln135" [HLS/case_2/case_2.cc:135]   --->   Operation 131 'mul' 'm42' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln137 = sext i10 %m24" [HLS/case_2/case_2.cc:137]   --->   Operation 132 'sext' 'sext_ln137' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln137_1 = sext i10 %m24" [HLS/case_2/case_2.cc:137]   --->   Operation 133 'sext' 'sext_ln137_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (7.13ns)   --->   "%mul_ln137 = mul i15 %sext_ln137_1, i15 %sext_ln133_1" [HLS/case_2/case_2.cc:137]   --->   Operation 134 'mul' 'mul_ln137' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%specfucore_ln23 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln137, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:23]   --->   Operation 135 'specfucore' 'specfucore_ln23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%m44 = trunc i15 %mul_ln137" [HLS/case_2/case_2.cc:137]   --->   Operation 136 'trunc' 'm44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln138 = sext i3 %m32" [HLS/case_2/case_2.cc:138]   --->   Operation 137 'sext' 'sext_ln138' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln138_1 = sext i3 %m32" [HLS/case_2/case_2.cc:138]   --->   Operation 138 'sext' 'sext_ln138_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (7.13ns)   --->   "%mul_ln138 = mul i13 %sext_ln137, i13 %sext_ln138" [HLS/case_2/case_2.cc:138]   --->   Operation 139 'mul' 'mul_ln138' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln138, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:24]   --->   Operation 140 'specfucore' 'specfucore_ln24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%m45 = trunc i13 %mul_ln138" [HLS/case_2/case_2.cc:138]   --->   Operation 141 'trunc' 'm45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln139 = sext i10 %m36" [HLS/case_2/case_2.cc:139]   --->   Operation 142 'sext' 'sext_ln139' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln139_1 = sext i9 %m33" [HLS/case_2/case_2.cc:139]   --->   Operation 143 'sext' 'sext_ln139_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (7.13ns)   --->   "%mul_ln139 = mul i19 %sext_ln139, i19 %sext_ln139_1" [HLS/case_2/case_2.cc:139]   --->   Operation 144 'mul' 'mul_ln139' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%specfucore_ln25 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln139, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:25]   --->   Operation 145 'specfucore' 'specfucore_ln25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%m46 = trunc i19 %mul_ln139" [HLS/case_2/case_2.cc:139]   --->   Operation 146 'trunc' 'm46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln141_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln141_2, i1 0" [HLS/case_2/case_2.cc:141]   --->   Operation 147 'bitconcatenate' 'trunc_ln141_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (4.35ns)   --->   "%m48 = mul i9 %trunc_ln141, i9 %trunc_ln141_1" [HLS/case_2/case_2.cc:141]   --->   Operation 148 'mul' 'm48' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln142_1 = zext i7 %m38" [HLS/case_2/case_2.cc:142]   --->   Operation 149 'zext' 'zext_ln142_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (5.90ns)   --->   "%mul_ln146 = mul i10 %zext_ln142_1, i10 %sext_ln138_1" [HLS/case_2/case_2.cc:146]   --->   Operation 150 'mul' 'mul_ln146' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%m53 = trunc i10 %mul_ln146" [HLS/case_2/case_2.cc:146]   --->   Operation 151 'trunc' 'm53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln146, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:32]   --->   Operation 152 'specfucore' 'specfucore_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln148 = trunc i15 %mul_ln133" [HLS/case_2/case_2.cc:148]   --->   Operation 153 'trunc' 'trunc_ln148' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln150 = trunc i13 %mul_ln138" [HLS/case_2/case_2.cc:150]   --->   Operation 154 'trunc' 'trunc_ln150' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i13 %m41" [HLS/case_2/case_2.cc:152]   --->   Operation 155 'zext' 'zext_ln152' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (8.20ns)   --->   "%mul_ln152 = mul i17 %zext_ln152, i17 %zext_ln133_1" [HLS/case_2/case_2.cc:152]   --->   Operation 156 'mul' 'mul_ln152' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%m59 = trunc i17 %mul_ln152" [HLS/case_2/case_2.cc:152]   --->   Operation 157 'trunc' 'm59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln152, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:38]   --->   Operation 158 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln154 = trunc i9 %m48" [HLS/case_2/case_2.cc:154]   --->   Operation 159 'trunc' 'trunc_ln154' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln173 = sext i11 %m44" [HLS/case_2/case_2.cc:173]   --->   Operation 160 'sext' 'sext_ln173' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln174 = sext i10 %m46" [HLS/case_2/case_2.cc:174]   --->   Operation 161 'sext' 'sext_ln174' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_3, i16 %sext_ln173" [HLS/case_2/case_2.cc:173]   --->   Operation 162 'write' 'write_ln173' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_4, i16 %sext_ln174" [HLS/case_2/case_2.cc:174]   --->   Operation 163 'write' 'write_ln174' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.78>
ST_6 : Operation 164 [1/3] (0.00ns) (grouped into DSP with root node m55)   --->   "%m42 = mul i8 %m28, i8 %trunc_ln135" [HLS/case_2/case_2.cc:135]   --->   Operation 164 'mul' 'm42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i7 %m38" [HLS/case_2/case_2.cc:142]   --->   Operation 165 'zext' 'zext_ln142' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln142_2 = zext i7 %m38" [HLS/case_2/case_2.cc:142]   --->   Operation 166 'zext' 'zext_ln142_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (6.78ns)   --->   "%mul_ln142 = mul i9 %zext_ln142_2, i9 %m48" [HLS/case_2/case_2.cc:142]   --->   Operation 167 'mul' 'mul_ln142' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%m49 = trunc i9 %mul_ln142" [HLS/case_2/case_2.cc:142]   --->   Operation 168 'trunc' 'm49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln142, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:28]   --->   Operation 169 'specfucore' 'specfucore_ln28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [2/2] (2.10ns) (root node of the DSP)   --->   "%m55 = add i8 %trunc_ln148, i8 %m42" [HLS/case_2/case_2.cc:148]   --->   Operation 170 'add' 'm55' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 171 [1/1] (3.49ns)   --->   "%m57 = mul i5 %trunc_ln150, i5 %trunc_ln150_1" [HLS/case_2/case_2.cc:150]   --->   Operation 171 'mul' 'm57' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln151 = sext i6 %m53" [HLS/case_2/case_2.cc:151]   --->   Operation 172 'sext' 'sext_ln151' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (5.90ns)   --->   "%mul_ln151 = mul i13 %zext_ln142, i13 %sext_ln151" [HLS/case_2/case_2.cc:151]   --->   Operation 173 'mul' 'mul_ln151' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%m58 = trunc i13 %mul_ln151" [HLS/case_2/case_2.cc:151]   --->   Operation 174 'trunc' 'm58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln151, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:37]   --->   Operation 175 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln154_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln154_2, i1 0" [HLS/case_2/case_2.cc:154]   --->   Operation 176 'bitconcatenate' 'trunc_ln154_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (3.49ns)   --->   "%m61 = mul i5 %trunc_ln154, i5 %trunc_ln154_1" [HLS/case_2/case_2.cc:154]   --->   Operation 177 'mul' 'm61' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln176 = sext i7 %m58" [HLS/case_2/case_2.cc:176]   --->   Operation 178 'sext' 'sext_ln176' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%write_ln176 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_6, i16 %sext_ln176" [HLS/case_2/case_2.cc:176]   --->   Operation 179 'write' 'write_ln176' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.20>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln133 = sext i5 %m35" [HLS/case_2/case_2.cc:133]   --->   Operation 180 'sext' 'sext_ln133' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i5 %m35" [HLS/case_2/case_2.cc:133]   --->   Operation 181 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i4 %m49" [HLS/case_2/case_2.cc:144]   --->   Operation 182 'zext' 'zext_ln144' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (4.86ns)   --->   "%mul_ln144 = mul i9 %zext_ln144, i9 %zext_ln133" [HLS/case_2/case_2.cc:144]   --->   Operation 183 'mul' 'mul_ln144' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%m51 = trunc i9 %mul_ln144" [HLS/case_2/case_2.cc:144]   --->   Operation 184 'trunc' 'm51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%specfucore_ln30 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln144, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:30]   --->   Operation 185 'specfucore' 'specfucore_ln30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i13 %m40" [HLS/case_2/case_2.cc:145]   --->   Operation 186 'zext' 'zext_ln145' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln145_1 = zext i13 %m40" [HLS/case_2/case_2.cc:145]   --->   Operation 187 'zext' 'zext_ln145_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (8.20ns)   --->   "%mul_ln145 = mul i18 %zext_ln145_1, i18 %sext_ln133" [HLS/case_2/case_2.cc:145]   --->   Operation 188 'mul' 'mul_ln145' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%m52 = trunc i18 %mul_ln145" [HLS/case_2/case_2.cc:145]   --->   Operation 189 'trunc' 'm52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%specfucore_ln31 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln145, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:31]   --->   Operation 190 'specfucore' 'specfucore_ln31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i11 %m47" [HLS/case_2/case_2.cc:147]   --->   Operation 191 'zext' 'zext_ln147' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln147 = sext i10 %m45" [HLS/case_2/case_2.cc:147]   --->   Operation 192 'sext' 'sext_ln147' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (7.49ns)   --->   "%mul_ln147 = mul i21 %zext_ln147, i21 %sext_ln147" [HLS/case_2/case_2.cc:147]   --->   Operation 193 'mul' 'mul_ln147' <Predicate = true> <Delay = 7.49> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%m54 = trunc i21 %mul_ln147" [HLS/case_2/case_2.cc:147]   --->   Operation 194 'trunc' 'm54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%specfucore_ln33 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln147, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:33]   --->   Operation 195 'specfucore' 'specfucore_ln33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 196 [1/2] (2.10ns) (root node of the DSP)   --->   "%m55 = add i8 %trunc_ln148, i8 %m42" [HLS/case_2/case_2.cc:148]   --->   Operation 196 'add' 'm55' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %m35, i1 0" [HLS/case_2/case_2.cc:149]   --->   Operation 197 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i8 %m59" [HLS/case_2/case_2.cc:153]   --->   Operation 198 'zext' 'zext_ln153' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln153 = sext i8 %m59" [HLS/case_2/case_2.cc:153]   --->   Operation 199 'sext' 'sext_ln153' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (8.20ns)   --->   "%mul_ln153 = mul i21 %zext_ln145, i21 %sext_ln153" [HLS/case_2/case_2.cc:153]   --->   Operation 200 'mul' 'mul_ln153' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%m60 = trunc i21 %mul_ln153" [HLS/case_2/case_2.cc:153]   --->   Operation 201 'trunc' 'm60' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%specfucore_ln39 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln153, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:39]   --->   Operation 202 'specfucore' 'specfucore_ln39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln155 = sext i5 %m61" [HLS/case_2/case_2.cc:155]   --->   Operation 203 'sext' 'sext_ln155' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln155_1 = sext i11 %m47" [HLS/case_2/case_2.cc:155]   --->   Operation 204 'sext' 'sext_ln155_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (7.49ns)   --->   "%mul_ln155 = mul i16 %sext_ln155_1, i16 %sext_ln155" [HLS/case_2/case_2.cc:155]   --->   Operation 205 'mul' 'mul_ln155' <Predicate = true> <Delay = 7.49> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%specfucore_ln41 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln155, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:41]   --->   Operation 206 'specfucore' 'specfucore_ln41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%m62 = trunc i16 %mul_ln155" [HLS/case_2/case_2.cc:155]   --->   Operation 207 'trunc' 'm62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln156 = sext i5 %m61" [HLS/case_2/case_2.cc:156]   --->   Operation 208 'sext' 'sext_ln156' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln156_2 = sext i6 %shl_ln1" [HLS/case_2/case_2.cc:156]   --->   Operation 209 'sext' 'sext_ln156_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (5.38ns)   --->   "%m63 = mul i11 %sext_ln156_2, i11 %sext_ln156" [HLS/case_2/case_2.cc:156]   --->   Operation 210 'mul' 'm63' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i11 %m63, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:42]   --->   Operation 211 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln158 = sext i9 %m48" [HLS/case_2/case_2.cc:158]   --->   Operation 212 'sext' 'sext_ln158' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln158 = trunc i11 %m63" [HLS/case_2/case_2.cc:158]   --->   Operation 213 'trunc' 'trunc_ln158' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (1.73ns)   --->   "%m65 = add i10 %trunc_ln158, i10 %sext_ln158" [HLS/case_2/case_2.cc:158]   --->   Operation 214 'add' 'm65' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i5 %m57" [HLS/case_2/case_2.cc:160]   --->   Operation 215 'zext' 'zext_ln160' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (6.42ns)   --->   "%mul_ln160 = mul i11 %zext_ln160, i11 %zext_ln153" [HLS/case_2/case_2.cc:160]   --->   Operation 216 'mul' 'mul_ln160' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%m67 = trunc i11 %mul_ln160" [HLS/case_2/case_2.cc:160]   --->   Operation 217 'trunc' 'm67' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%specfucore_ln46 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln160, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:46]   --->   Operation 218 'specfucore' 'specfucore_ln46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln175 = sext i4 %m51" [HLS/case_2/case_2.cc:175]   --->   Operation 219 'sext' 'sext_ln175' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln177 = sext i11 %m60" [HLS/case_2/case_2.cc:177]   --->   Operation 220 'sext' 'sext_ln177' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%write_ln175 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_5, i16 %sext_ln175" [HLS/case_2/case_2.cc:175]   --->   Operation 221 'write' 'write_ln175' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%write_ln177 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_7, i16 %sext_ln177" [HLS/case_2/case_2.cc:177]   --->   Operation 222 'write' 'write_ln177' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.56>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln147_1 = zext i10 %m45" [HLS/case_2/case_2.cc:147]   --->   Operation 223 'zext' 'zext_ln147_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln156_1 = sext i6 %shl_ln1" [HLS/case_2/case_2.cc:156]   --->   Operation 224 'sext' 'sext_ln156_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i14 %m62" [HLS/case_2/case_2.cc:157]   --->   Operation 225 'zext' 'zext_ln157' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln157_1 = zext i14 %m62" [HLS/case_2/case_2.cc:157]   --->   Operation 226 'zext' 'zext_ln157_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln157 = sext i13 %m52" [HLS/case_2/case_2.cc:157]   --->   Operation 227 'sext' 'sext_ln157' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (8.56ns)   --->   "%mul_ln157 = mul i27 %zext_ln157_1, i27 %sext_ln157" [HLS/case_2/case_2.cc:157]   --->   Operation 228 'mul' 'mul_ln157' <Predicate = true> <Delay = 8.56> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "%m64 = trunc i27 %mul_ln157" [HLS/case_2/case_2.cc:157]   --->   Operation 229 'trunc' 'm64' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (0.00ns)   --->   "%specfucore_ln43 = specfucore void @_ssdm_op_SpecFUCore, i27 %mul_ln157, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:43]   --->   Operation 230 'specfucore' 'specfucore_ln43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i8 %m55" [HLS/case_2/case_2.cc:159]   --->   Operation 231 'zext' 'zext_ln159' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (7.13ns)   --->   "%mul_ln159 = mul i17 %zext_ln159, i17 %zext_ln147_1" [HLS/case_2/case_2.cc:159]   --->   Operation 232 'mul' 'mul_ln159' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 233 [1/1] (0.00ns)   --->   "%m66 = trunc i17 %mul_ln159" [HLS/case_2/case_2.cc:159]   --->   Operation 233 'trunc' 'm66' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 234 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln159, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:45]   --->   Operation 234 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i10 %m50" [HLS/case_2/case_2.cc:161]   --->   Operation 235 'zext' 'zext_ln161' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln161_1 = zext i10 %m54" [HLS/case_2/case_2.cc:161]   --->   Operation 236 'zext' 'zext_ln161_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 237 [1/1] (7.13ns)   --->   "%mul_ln161 = mul i20 %zext_ln161, i20 %zext_ln161_1" [HLS/case_2/case_2.cc:161]   --->   Operation 237 'mul' 'mul_ln161' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 238 [1/1] (0.00ns)   --->   "%m68 = trunc i20 %mul_ln161" [HLS/case_2/case_2.cc:161]   --->   Operation 238 'trunc' 'm68' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 239 [1/1] (0.00ns)   --->   "%specfucore_ln47 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln161, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:47]   --->   Operation 239 'specfucore' 'specfucore_ln47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i11 %m63" [HLS/case_2/case_2.cc:162]   --->   Operation 240 'zext' 'zext_ln162' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln162 = sext i11 %m63" [HLS/case_2/case_2.cc:162]   --->   Operation 241 'sext' 'sext_ln162' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln162_1 = sext i5 %m67" [HLS/case_2/case_2.cc:162]   --->   Operation 242 'sext' 'sext_ln162_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 243 [1/1] (7.49ns)   --->   "%mul_ln162 = mul i16 %sext_ln162, i16 %sext_ln162_1" [HLS/case_2/case_2.cc:162]   --->   Operation 243 'mul' 'mul_ln162' <Predicate = true> <Delay = 7.49> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln162, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:48]   --->   Operation 244 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 245 [1/1] (0.00ns)   --->   "%m69 = trunc i16 %mul_ln162" [HLS/case_2/case_2.cc:162]   --->   Operation 245 'trunc' 'm69' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 246 [1/1] (7.49ns)   --->   "%mul_ln164 = mul i17 %zext_ln162, i17 %sext_ln156_1" [HLS/case_2/case_2.cc:164]   --->   Operation 246 'mul' 'mul_ln164' <Predicate = true> <Delay = 7.49> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "%m71 = trunc i17 %mul_ln164" [HLS/case_2/case_2.cc:164]   --->   Operation 247 'trunc' 'm71' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln164, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:50]   --->   Operation 248 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln166 = trunc i17 %mul_ln164" [HLS/case_2/case_2.cc:166]   --->   Operation 249 'trunc' 'trunc_ln166' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i10 %m65" [HLS/case_2/case_2.cc:168]   --->   Operation 250 'zext' 'zext_ln168' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 251 [1/1] (8.56ns)   --->   "%mul_ln168 = mul i21 %zext_ln157, i21 %zext_ln168" [HLS/case_2/case_2.cc:168]   --->   Operation 251 'mul' 'mul_ln168' <Predicate = true> <Delay = 8.56> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 252 [1/1] (0.00ns)   --->   "%m75 = trunc i21 %mul_ln168" [HLS/case_2/case_2.cc:168]   --->   Operation 252 'trunc' 'm75' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 253 [1/1] (0.00ns)   --->   "%specfucore_ln54 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln168, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:54]   --->   Operation 253 'specfucore' 'specfucore_ln54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln178 = sext i13 %m69" [HLS/case_2/case_2.cc:178]   --->   Operation 254 'sext' 'sext_ln178' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln182 = sext i10 %m75" [HLS/case_2/case_2.cc:182]   --->   Operation 255 'sext' 'sext_ln182' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "%write_ln178 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_8, i16 %sext_ln178" [HLS/case_2/case_2.cc:178]   --->   Operation 256 'write' 'write_ln178' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "%write_ln182 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_12, i16 %sext_ln182" [HLS/case_2/case_2.cc:182]   --->   Operation 257 'write' 'write_ln182' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.78>
ST_9 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln163 = sext i14 %m64" [HLS/case_2/case_2.cc:163]   --->   Operation 258 'sext' 'sext_ln163' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln163_1 = sext i5 %m67" [HLS/case_2/case_2.cc:163]   --->   Operation 259 'sext' 'sext_ln163_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 260 [1/1] (5.60ns)   --->   "%m70 = mul i15 %sext_ln163, i15 %sext_ln163_1" [HLS/case_2/case_2.cc:163]   --->   Operation 260 'mul' 'm70' <Predicate = true> <Delay = 5.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln166 = sext i5 %m61" [HLS/case_2/case_2.cc:166]   --->   Operation 261 'sext' 'sext_ln166' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 262 [1/1] (3.78ns)   --->   "%m73 = mul i6 %trunc_ln166, i6 %sext_ln166" [HLS/case_2/case_2.cc:166]   --->   Operation 262 'mul' 'm73' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln167 = sext i8 %m66" [HLS/case_2/case_2.cc:167]   --->   Operation 263 'sext' 'sext_ln167' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i9 %m71" [HLS/case_2/case_2.cc:167]   --->   Operation 264 'zext' 'zext_ln167' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 265 [1/1] (6.78ns)   --->   "%mul_ln167 = mul i17 %zext_ln167, i17 %sext_ln167" [HLS/case_2/case_2.cc:167]   --->   Operation 265 'mul' 'mul_ln167' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 266 [1/1] (0.00ns)   --->   "%m74 = trunc i17 %mul_ln167" [HLS/case_2/case_2.cc:167]   --->   Operation 266 'trunc' 'm74' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 267 [1/1] (0.00ns)   --->   "%specfucore_ln53 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln167, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:53]   --->   Operation 267 'specfucore' 'specfucore_ln53' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln180 = sext i6 %m73" [HLS/case_2/case_2.cc:180]   --->   Operation 268 'sext' 'sext_ln180' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln181 = sext i9 %m74" [HLS/case_2/case_2.cc:181]   --->   Operation 269 'sext' 'sext_ln181' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 270 [1/1] (0.00ns)   --->   "%write_ln180 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_10, i16 %sext_ln180" [HLS/case_2/case_2.cc:180]   --->   Operation 270 'write' 'write_ln180' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 271 [1/1] (0.00ns)   --->   "%write_ln181 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_11, i16 %sext_ln181" [HLS/case_2/case_2.cc:181]   --->   Operation 271 'write' 'write_ln181' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.91>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_24" [HLS/case_2/case_2.cc:6]   --->   Operation 272 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 273 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_0"   --->   Operation 273 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_0, void @empty_30, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0, i32 0"   --->   Operation 274 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 275 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_1"   --->   Operation 275 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_1, void @empty_30, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0, i32 0"   --->   Operation 276 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_2"   --->   Operation 277 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 278 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_2, void @empty_30, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0, i32 0"   --->   Operation 278 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 279 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_3"   --->   Operation 279 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 280 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_3, void @empty_30, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0, i32 0"   --->   Operation 280 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 281 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_4"   --->   Operation 281 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 282 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_4, void @empty_30, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0, i32 0"   --->   Operation 282 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 283 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_5"   --->   Operation 283 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 284 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_5, void @empty_30, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0, i32 0"   --->   Operation 284 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 285 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_6"   --->   Operation 285 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 286 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_6, void @empty_30, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0, i32 0"   --->   Operation 286 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 287 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_7"   --->   Operation 287 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 288 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_7, void @empty_30, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0, i32 0"   --->   Operation 288 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 289 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_8"   --->   Operation 289 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 290 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_8, void @empty_30, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0, i32 0"   --->   Operation 290 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 291 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_9"   --->   Operation 291 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 292 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_9, void @empty_30, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0, i32 0"   --->   Operation 292 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 293 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_10"   --->   Operation 293 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 294 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_10, void @empty_30, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0, i32 0"   --->   Operation 294 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 295 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_11"   --->   Operation 295 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 296 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_11, void @empty_30, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0, i32 0"   --->   Operation 296 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 297 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_12"   --->   Operation 297 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 298 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_12, void @empty_30, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0, i32 0"   --->   Operation 298 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 299 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_13"   --->   Operation 299 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 300 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_13, void @empty_30, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0, i32 0"   --->   Operation 300 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 301 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_14"   --->   Operation 301 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 302 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_14, void @empty_30, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0, i32 0"   --->   Operation 302 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 303 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_15"   --->   Operation 303 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 304 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_15, void @empty_30, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0, i32 0"   --->   Operation 304 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 305 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_16"   --->   Operation 305 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 306 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_16, void @empty_30, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0, i32 0"   --->   Operation 306 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 307 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_17"   --->   Operation 307 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 308 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_17, void @empty_30, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0, i32 0"   --->   Operation 308 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 309 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_18"   --->   Operation 309 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 310 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_18, void @empty_30, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0, i32 0"   --->   Operation 310 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 311 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_19"   --->   Operation 311 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 312 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_19, void @empty_30, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0, i32 0"   --->   Operation 312 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 313 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_20"   --->   Operation 313 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 314 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_20, void @empty_30, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0, i32 0"   --->   Operation 314 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 315 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_0"   --->   Operation 315 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 316 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_0, void @empty_30, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0, i32 0"   --->   Operation 316 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 317 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_1"   --->   Operation 317 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 318 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_1, void @empty_30, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0, i32 0"   --->   Operation 318 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 319 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_2"   --->   Operation 319 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 320 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_2, void @empty_30, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0, i32 0"   --->   Operation 320 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 321 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_3"   --->   Operation 321 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 322 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_3, void @empty_30, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0, i32 0"   --->   Operation 322 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 323 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_4"   --->   Operation 323 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 324 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_4, void @empty_30, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0, i32 0"   --->   Operation 324 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 325 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_5"   --->   Operation 325 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 326 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_5, void @empty_30, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0, i32 0"   --->   Operation 326 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 327 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_6"   --->   Operation 327 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 328 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_6, void @empty_30, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0, i32 0"   --->   Operation 328 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 329 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_7"   --->   Operation 329 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 330 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_7, void @empty_30, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0, i32 0"   --->   Operation 330 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 331 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_8"   --->   Operation 331 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 332 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_8, void @empty_30, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0, i32 0"   --->   Operation 332 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 333 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_9"   --->   Operation 333 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 334 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_9, void @empty_30, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0, i32 0"   --->   Operation 334 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 335 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_10"   --->   Operation 335 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 336 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_10, void @empty_30, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0, i32 0"   --->   Operation 336 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 337 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_11"   --->   Operation 337 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 338 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_11, void @empty_30, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0, i32 0"   --->   Operation 338 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 339 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_12"   --->   Operation 339 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 340 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_12, void @empty_30, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0, i32 0"   --->   Operation 340 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 341 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29" [HLS/case_2/case_2.cc:118]   --->   Operation 341 'specregionbegin' 'rbegin2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 342 [1/1] (0.00ns)   --->   "%rend60 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin2" [HLS/case_2/case_2.cc:119]   --->   Operation 342 'specregionend' 'rend60' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 343 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28" [HLS/case_2/case_2.cc:119]   --->   Operation 343 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 344 [1/1] (0.00ns)   --->   "%rend58 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin4" [HLS/case_2/case_2.cc:120]   --->   Operation 344 'specregionend' 'rend58' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 345 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27" [HLS/case_2/case_2.cc:120]   --->   Operation 345 'specregionbegin' 'rbegin6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 346 [1/1] (0.00ns)   --->   "%rend56 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin6" [HLS/case_2/case_2.cc:121]   --->   Operation 346 'specregionend' 'rend56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 347 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26" [HLS/case_2/case_2.cc:122]   --->   Operation 347 'specregionbegin' 'rbegin8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 348 [1/1] (0.00ns)   --->   "%rend54 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin8" [HLS/case_2/case_2.cc:123]   --->   Operation 348 'specregionend' 'rend54' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 349 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16" [HLS/case_2/case_2.cc:127]   --->   Operation 349 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 350 [1/1] (0.00ns)   --->   "%rend44 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin1" [HLS/case_2/case_2.cc:128]   --->   Operation 350 'specregionend' 'rend44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 351 [1/1] (0.00ns)   --->   "%rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13" [HLS/case_2/case_2.cc:128]   --->   Operation 351 'specregionbegin' 'rbegin10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 352 [1/1] (0.00ns)   --->   "%rend42 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin10" [HLS/case_2/case_2.cc:129]   --->   Operation 352 'specregionend' 'rend42' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 353 [1/1] (0.00ns)   --->   "%rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32" [HLS/case_2/case_2.cc:131]   --->   Operation 353 'specregionbegin' 'rbegin12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 354 [1/1] (0.00ns)   --->   "%rend40 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin12" [HLS/case_2/case_2.cc:132]   --->   Operation 354 'specregionend' 'rend40' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 355 [1/1] (0.00ns)   --->   "%rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22" [HLS/case_2/case_2.cc:132]   --->   Operation 355 'specregionbegin' 'rbegin13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 356 [1/1] (0.00ns)   --->   "%rend38 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin13" [HLS/case_2/case_2.cc:133]   --->   Operation 356 'specregionend' 'rend38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 357 [1/1] (0.00ns)   --->   "%rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21" [HLS/case_2/case_2.cc:136]   --->   Operation 357 'specregionbegin' 'rbegin14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 358 [1/1] (0.00ns)   --->   "%rend36 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin14" [HLS/case_2/case_2.cc:137]   --->   Operation 358 'specregionend' 'rend36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 359 [1/1] (0.00ns)   --->   "%rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20" [HLS/case_2/case_2.cc:137]   --->   Operation 359 'specregionbegin' 'rbegin16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 360 [1/1] (0.00ns)   --->   "%rend34 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin16" [HLS/case_2/case_2.cc:138]   --->   Operation 360 'specregionend' 'rend34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 361 [1/1] (0.00ns)   --->   "%rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19" [HLS/case_2/case_2.cc:138]   --->   Operation 361 'specregionbegin' 'rbegin18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 362 [1/1] (0.00ns)   --->   "%rend32 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin18" [HLS/case_2/case_2.cc:139]   --->   Operation 362 'specregionend' 'rend32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 363 [1/1] (0.00ns)   --->   "%rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18" [HLS/case_2/case_2.cc:139]   --->   Operation 363 'specregionbegin' 'rbegin20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 364 [1/1] (0.00ns)   --->   "%rend30 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin20" [HLS/case_2/case_2.cc:140]   --->   Operation 364 'specregionend' 'rend30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 365 [1/1] (0.00ns)   --->   "%rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [HLS/case_2/case_2.cc:141]   --->   Operation 365 'specregionbegin' 'rbegin22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 366 [1/1] (0.00ns)   --->   "%rend28 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin22" [HLS/case_2/case_2.cc:142]   --->   Operation 366 'specregionend' 'rend28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 367 [1/1] (0.00ns)   --->   "%rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25" [HLS/case_2/case_2.cc:142]   --->   Operation 367 'specregionbegin' 'rbegin23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 368 [1/1] (0.00ns)   --->   "%rend24 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin23" [HLS/case_2/case_2.cc:143]   --->   Operation 368 'specregionend' 'rend24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 369 [1/1] (0.00ns)   --->   "%rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [HLS/case_2/case_2.cc:143]   --->   Operation 369 'specregionbegin' 'rbegin21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 370 [1/1] (0.00ns)   --->   "%rend22 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin21" [HLS/case_2/case_2.cc:144]   --->   Operation 370 'specregionend' 'rend22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 371 [1/1] (0.00ns)   --->   "%rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [HLS/case_2/case_2.cc:144]   --->   Operation 371 'specregionbegin' 'rbegin19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 372 [1/1] (0.00ns)   --->   "%rend20 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin19" [HLS/case_2/case_2.cc:145]   --->   Operation 372 'specregionend' 'rend20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 373 [1/1] (0.00ns)   --->   "%rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12" [HLS/case_2/case_2.cc:145]   --->   Operation 373 'specregionbegin' 'rbegin17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 374 [1/1] (0.00ns)   --->   "%rend18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin17" [HLS/case_2/case_2.cc:146]   --->   Operation 374 'specregionend' 'rend18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 375 [1/1] (0.00ns)   --->   "%rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11" [HLS/case_2/case_2.cc:146]   --->   Operation 375 'specregionbegin' 'rbegin15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 376 [1/1] (0.00ns)   --->   "%rend16 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin15" [HLS/case_2/case_2.cc:147]   --->   Operation 376 'specregionend' 'rend16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 377 [1/1] (0.00ns)   --->   "%rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10" [HLS/case_2/case_2.cc:150]   --->   Operation 377 'specregionbegin' 'rbegin11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 378 [1/1] (0.00ns)   --->   "%rend12 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin11" [HLS/case_2/case_2.cc:151]   --->   Operation 378 'specregionend' 'rend12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 379 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [HLS/case_2/case_2.cc:151]   --->   Operation 379 'specregionbegin' 'rbegin9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 380 [1/1] (0.00ns)   --->   "%rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin9" [HLS/case_2/case_2.cc:152]   --->   Operation 380 'specregionend' 'rend10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 381 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [HLS/case_2/case_2.cc:152]   --->   Operation 381 'specregionbegin' 'rbegin7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 382 [1/1] (0.00ns)   --->   "%rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin7" [HLS/case_2/case_2.cc:153]   --->   Operation 382 'specregionend' 'rend8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 383 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [HLS/case_2/case_2.cc:154]   --->   Operation 383 'specregionbegin' 'rbegin5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 384 [1/1] (0.00ns)   --->   "%rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin5" [HLS/case_2/case_2.cc:155]   --->   Operation 384 'specregionend' 'rend6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 385 [1/1] (0.00ns)   --->   "%rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14" [HLS/case_2/case_2.cc:155]   --->   Operation 385 'specregionbegin' 'rbegin24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 386 [1/1] (0.00ns)   --->   "%rend74 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin24" [HLS/case_2/case_2.cc:156]   --->   Operation 386 'specregionend' 'rend74' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 387 [1/1] (0.00ns)   --->   "%rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [HLS/case_2/case_2.cc:156]   --->   Operation 387 'specregionbegin' 'rbegin26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 388 [1/1] (0.00ns)   --->   "%rend72 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin26" [HLS/case_2/case_2.cc:157]   --->   Operation 388 'specregionend' 'rend72' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 389 [1/1] (0.00ns)   --->   "%rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23" [HLS/case_2/case_2.cc:158]   --->   Operation 389 'specregionbegin' 'rbegin27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 390 [1/1] (0.00ns)   --->   "%rend70 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin27" [HLS/case_2/case_2.cc:159]   --->   Operation 390 'specregionend' 'rend70' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 391 [1/1] (0.00ns)   --->   "%rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3" [HLS/case_2/case_2.cc:159]   --->   Operation 391 'specregionbegin' 'rbegin28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 392 [1/1] (0.00ns)   --->   "%rend68 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin28" [HLS/case_2/case_2.cc:160]   --->   Operation 392 'specregionend' 'rend68' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 393 [1/1] (0.00ns)   --->   "%rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2" [HLS/case_2/case_2.cc:160]   --->   Operation 393 'specregionbegin' 'rbegin29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 394 [1/1] (0.00ns)   --->   "%rend66 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin29" [HLS/case_2/case_2.cc:161]   --->   Operation 394 'specregionend' 'rend66' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 395 [1/1] (0.00ns)   --->   "%rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [HLS/case_2/case_2.cc:161]   --->   Operation 395 'specregionbegin' 'rbegin30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 396 [1/1] (0.00ns)   --->   "%rend64 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin30" [HLS/case_2/case_2.cc:162]   --->   Operation 396 'specregionend' 'rend64' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 397 [1/1] (0.00ns)   --->   "%rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [HLS/case_2/case_2.cc:163]   --->   Operation 397 'specregionbegin' 'rbegin31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 398 [1/1] (0.00ns)   --->   "%rend48 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin31" [HLS/case_2/case_2.cc:164]   --->   Operation 398 'specregionend' 'rend48' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 399 [1/1] (0.00ns)   --->   "%rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [HLS/case_2/case_2.cc:164]   --->   Operation 399 'specregionbegin' 'rbegin25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln165 = sext i10 %m68" [HLS/case_2/case_2.cc:165]   --->   Operation 400 'sext' 'sext_ln165' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln165_1 = sext i15 %m70" [HLS/case_2/case_2.cc:165]   --->   Operation 401 'sext' 'sext_ln165_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 402 [1/1] (8.91ns)   --->   "%mul_ln165 = mul i25 %sext_ln165_1, i25 %sext_ln165" [HLS/case_2/case_2.cc:165]   --->   Operation 402 'mul' 'mul_ln165' <Predicate = true> <Delay = 8.91> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 403 [1/1] (0.00ns)   --->   "%specfucore_ln51 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln165, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:51]   --->   Operation 403 'specfucore' 'specfucore_ln51' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln165 = trunc i25 %mul_ln165" [HLS/case_2/case_2.cc:165]   --->   Operation 404 'trunc' 'trunc_ln165' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 405 [1/1] (0.00ns)   --->   "%rend26 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin25" [HLS/case_2/case_2.cc:165]   --->   Operation 405 'specregionend' 'rend26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 406 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33" [HLS/case_2/case_2.cc:166]   --->   Operation 406 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 407 [1/1] (0.00ns)   --->   "%rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin3" [HLS/case_2/case_2.cc:167]   --->   Operation 407 'specregionend' 'rend4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 408 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15" [HLS/case_2/case_2.cc:167]   --->   Operation 408 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 409 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin" [HLS/case_2/case_2.cc:168]   --->   Operation 409 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 410 [1/1] (0.00ns)   --->   "%write_ln179 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_9, i16 %trunc_ln165" [HLS/case_2/case_2.cc:179]   --->   Operation 410 'write' 'write_ln179' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 411 [1/1] (0.00ns)   --->   "%ret_ln185 = ret" [HLS/case_2/case_2.cc:185]   --->   Operation 411 'ret' 'ret_ln185' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_data_0]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_data_1]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_data_2]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_data_3]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_data_4]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_data_5]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_data_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_data_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_data_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_data_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_data_10]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_data_11]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_data_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_data_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_data_14]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_data_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_data_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_data_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_data_18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_data_19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_data_20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_data_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_data_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_data_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_data_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_data_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_data_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_data_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_data_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_data_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_data_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_data_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_data_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_data_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_data_12_read   (read           ) [ 00000000000]
in13              (trunc          ) [ 00000000000]
in17              (read           ) [ 00000000000]
zext_ln119        (zext           ) [ 00000000000]
zext_ln119_1      (zext           ) [ 00000000000]
mul_ln119         (mul            ) [ 00000000000]
m26               (trunc          ) [ 00111000000]
specfucore_ln5    (specfucore     ) [ 00000000000]
in_data_6_read    (read           ) [ 00000000000]
in_data_9_read    (read           ) [ 00000000000]
in10              (trunc          ) [ 00000000000]
in_data_13_read   (read           ) [ 00000000000]
in14              (trunc          ) [ 00000000000]
in_data_18_read   (read           ) [ 00000000000]
in_data_19_read   (read           ) [ 00000000000]
in20              (trunc          ) [ 00010000000]
sext_ln115        (sext           ) [ 00000000000]
trunc_ln115       (trunc          ) [ 00000000000]
zext_ln115        (zext           ) [ 00000000000]
mul_ln115         (mul            ) [ 00000000000]
m22               (trunc          ) [ 00010000000]
trunc_ln116       (trunc          ) [ 00010000000]
trunc_ln116_1     (trunc          ) [ 00000000000]
shl_ln            (bitconcatenate ) [ 00000000000]
sext_ln122        (sext           ) [ 00000000000]
sext_ln122_1      (sext           ) [ 00000000000]
m29               (mul            ) [ 00011000000]
zext_ln123        (zext           ) [ 00000000000]
zext_ln123_1      (zext           ) [ 00000000000]
mul_ln123         (mul            ) [ 00000000000]
m30               (trunc          ) [ 00010000000]
specfucore_ln9    (specfucore     ) [ 00000000000]
trunc_ln125_1     (trunc          ) [ 00011000000]
trunc_ln127_1     (trunc          ) [ 00011000000]
in_data_7_read    (read           ) [ 00000000000]
in8               (trunc          ) [ 00000000000]
in_data_8_read    (read           ) [ 00000000000]
in9               (trunc          ) [ 00000000000]
in_data_15_read   (read           ) [ 00000000000]
in16              (trunc          ) [ 00001000000]
sext_ln117        (sext           ) [ 00000000000]
sext_ln117_1      (sext           ) [ 00000000000]
m24               (add            ) [ 00001100000]
sext_ln118        (sext           ) [ 00000000000]
m25               (mul            ) [ 00001000000]
sext_ln121        (sext           ) [ 00000000000]
zext_ln121        (zext           ) [ 00000000000]
mul_ln121         (mul            ) [ 00000000000]
trunc_ln126       (trunc          ) [ 00001000000]
specfucore_ln7    (specfucore     ) [ 00000000000]
m28               (trunc          ) [ 00001110000]
trunc_ln127       (trunc          ) [ 00001000000]
zext_ln128        (zext           ) [ 00000000000]
sext_ln128        (sext           ) [ 00000000000]
mul_ln128         (mul            ) [ 00000000000]
m35               (trunc          ) [ 00001111000]
specfucore_ln14   (specfucore     ) [ 00000000000]
m36               (mul            ) [ 00001100000]
specfucore_ln15   (specfucore     ) [ 00000000000]
sext_ln130        (sext           ) [ 00000000000]
sext_ln130_1      (sext           ) [ 00000000000]
m37               (mul            ) [ 00001000000]
trunc_ln131       (trunc          ) [ 00001000000]
sext_ln136        (sext           ) [ 00000000000]
mul_ln136         (mul            ) [ 00001000000]
trunc_ln141_2     (trunc          ) [ 00001100000]
trunc_ln154_2     (trunc          ) [ 00001110000]
in_data_17_read   (read           ) [ 00000000000]
in18              (trunc          ) [ 00000000000]
in_data_20_read   (read           ) [ 00000000000]
in21              (trunc          ) [ 00000000000]
zext_ln120        (zext           ) [ 00000000000]
sext_ln120        (sext           ) [ 00000000000]
sext_ln120_1      (sext           ) [ 00000000000]
mul_ln120         (mul            ) [ 00000000000]
m27               (trunc          ) [ 00000000000]
specfucore_ln6    (specfucore     ) [ 00000000000]
sext_ln124        (sext           ) [ 00000000000]
m31               (add            ) [ 00000000000]
trunc_ln125       (trunc          ) [ 00000000000]
m32               (add            ) [ 00000100000]
sext_ln126        (sext           ) [ 00000000000]
m33               (add            ) [ 00000100000]
m34               (add            ) [ 00000000000]
sext_ln131        (sext           ) [ 00000000000]
m38               (mul            ) [ 00000110000]
zext_ln132        (zext           ) [ 00000000000]
zext_ln132_1      (zext           ) [ 00000000000]
mul_ln132         (mul            ) [ 00000000000]
m39               (trunc          ) [ 00000100000]
specfucore_ln18   (specfucore     ) [ 00000000000]
sext_ln134        (sext           ) [ 00000000000]
sext_ln134_1      (sext           ) [ 00000000000]
m41               (mul            ) [ 00000100000]
trunc_ln135       (trunc          ) [ 00000110000]
m43               (bitconcatenate ) [ 00000000000]
zext_ln140        (zext           ) [ 00000000000]
zext_ln140_1      (zext           ) [ 00000000000]
mul_ln140         (mul            ) [ 00000000000]
m47               (trunc          ) [ 00000111000]
specfucore_ln26   (specfucore     ) [ 00000000000]
trunc_ln141       (trunc          ) [ 00000100000]
sext_ln143        (sext           ) [ 00000000000]
mul_ln143         (mul            ) [ 00000000000]
m50               (trunc          ) [ 00000111100]
specfucore_ln29   (specfucore     ) [ 00000000000]
trunc_ln150_1     (trunc          ) [ 00000110000]
sext_ln170        (sext           ) [ 00000000000]
sext_ln171        (sext           ) [ 00000000000]
sext_ln172        (sext           ) [ 00000000000]
write_ln170       (write          ) [ 00000000000]
write_ln171       (write          ) [ 00000000000]
write_ln172       (write          ) [ 00000000000]
sext_ln133_1      (sext           ) [ 00000000000]
zext_ln133_1      (zext           ) [ 00000000000]
sext_ln133_2      (sext           ) [ 00000000000]
mul_ln133         (mul            ) [ 00000000000]
specfucore_ln19   (specfucore     ) [ 00000000000]
m40               (trunc          ) [ 00000011000]
sext_ln137        (sext           ) [ 00000000000]
sext_ln137_1      (sext           ) [ 00000000000]
mul_ln137         (mul            ) [ 00000000000]
specfucore_ln23   (specfucore     ) [ 00000000000]
m44               (trunc          ) [ 00000000000]
sext_ln138        (sext           ) [ 00000000000]
sext_ln138_1      (sext           ) [ 00000000000]
mul_ln138         (mul            ) [ 00000000000]
specfucore_ln24   (specfucore     ) [ 00000000000]
m45               (trunc          ) [ 00000011100]
sext_ln139        (sext           ) [ 00000000000]
sext_ln139_1      (sext           ) [ 00000000000]
mul_ln139         (mul            ) [ 00000000000]
specfucore_ln25   (specfucore     ) [ 00000000000]
m46               (trunc          ) [ 00000000000]
trunc_ln141_1     (bitconcatenate ) [ 00000000000]
m48               (mul            ) [ 00000011000]
zext_ln142_1      (zext           ) [ 00000000000]
mul_ln146         (mul            ) [ 00000000000]
m53               (trunc          ) [ 00000010000]
specfucore_ln32   (specfucore     ) [ 00000000000]
trunc_ln148       (trunc          ) [ 00000011000]
trunc_ln150       (trunc          ) [ 00000010000]
zext_ln152        (zext           ) [ 00000000000]
mul_ln152         (mul            ) [ 00000000000]
m59               (trunc          ) [ 00000011000]
specfucore_ln38   (specfucore     ) [ 00000000000]
trunc_ln154       (trunc          ) [ 00000010000]
sext_ln173        (sext           ) [ 00000000000]
sext_ln174        (sext           ) [ 00000000000]
write_ln173       (write          ) [ 00000000000]
write_ln174       (write          ) [ 00000000000]
m42               (mul            ) [ 00000001000]
zext_ln142        (zext           ) [ 00000000000]
zext_ln142_2      (zext           ) [ 00000000000]
mul_ln142         (mul            ) [ 00000000000]
m49               (trunc          ) [ 00000001000]
specfucore_ln28   (specfucore     ) [ 00000000000]
m57               (mul            ) [ 00000001000]
sext_ln151        (sext           ) [ 00000000000]
mul_ln151         (mul            ) [ 00000000000]
m58               (trunc          ) [ 00000000000]
specfucore_ln37   (specfucore     ) [ 00000000000]
trunc_ln154_1     (bitconcatenate ) [ 00000000000]
m61               (mul            ) [ 00000001110]
sext_ln176        (sext           ) [ 00000000000]
write_ln176       (write          ) [ 00000000000]
sext_ln133        (sext           ) [ 00000000000]
zext_ln133        (zext           ) [ 00000000000]
zext_ln144        (zext           ) [ 00000000000]
mul_ln144         (mul            ) [ 00000000000]
m51               (trunc          ) [ 00000000000]
specfucore_ln30   (specfucore     ) [ 00000000000]
zext_ln145        (zext           ) [ 00000000000]
zext_ln145_1      (zext           ) [ 00000000000]
mul_ln145         (mul            ) [ 00000000000]
m52               (trunc          ) [ 00000000100]
specfucore_ln31   (specfucore     ) [ 00000000000]
zext_ln147        (zext           ) [ 00000000000]
sext_ln147        (sext           ) [ 00000000000]
mul_ln147         (mul            ) [ 00000000000]
m54               (trunc          ) [ 00000000100]
specfucore_ln33   (specfucore     ) [ 00000000000]
m55               (add            ) [ 00000000100]
shl_ln1           (bitconcatenate ) [ 00000000100]
zext_ln153        (zext           ) [ 00000000000]
sext_ln153        (sext           ) [ 00000000000]
mul_ln153         (mul            ) [ 00000000000]
m60               (trunc          ) [ 00000000000]
specfucore_ln39   (specfucore     ) [ 00000000000]
sext_ln155        (sext           ) [ 00000000000]
sext_ln155_1      (sext           ) [ 00000000000]
mul_ln155         (mul            ) [ 00000000000]
specfucore_ln41   (specfucore     ) [ 00000000000]
m62               (trunc          ) [ 00000000100]
sext_ln156        (sext           ) [ 00000000000]
sext_ln156_2      (sext           ) [ 00000000000]
m63               (mul            ) [ 00000000100]
specfucore_ln42   (specfucore     ) [ 00000000000]
sext_ln158        (sext           ) [ 00000000000]
trunc_ln158       (trunc          ) [ 00000000000]
m65               (add            ) [ 00000000100]
zext_ln160        (zext           ) [ 00000000000]
mul_ln160         (mul            ) [ 00000000000]
m67               (trunc          ) [ 00000000110]
specfucore_ln46   (specfucore     ) [ 00000000000]
sext_ln175        (sext           ) [ 00000000000]
sext_ln177        (sext           ) [ 00000000000]
write_ln175       (write          ) [ 00000000000]
write_ln177       (write          ) [ 00000000000]
zext_ln147_1      (zext           ) [ 00000000000]
sext_ln156_1      (sext           ) [ 00000000000]
zext_ln157        (zext           ) [ 00000000000]
zext_ln157_1      (zext           ) [ 00000000000]
sext_ln157        (sext           ) [ 00000000000]
mul_ln157         (mul            ) [ 00000000000]
m64               (trunc          ) [ 00000000010]
specfucore_ln43   (specfucore     ) [ 00000000000]
zext_ln159        (zext           ) [ 00000000000]
mul_ln159         (mul            ) [ 00000000000]
m66               (trunc          ) [ 00000000010]
specfucore_ln45   (specfucore     ) [ 00000000000]
zext_ln161        (zext           ) [ 00000000000]
zext_ln161_1      (zext           ) [ 00000000000]
mul_ln161         (mul            ) [ 00000000000]
m68               (trunc          ) [ 00000000011]
specfucore_ln47   (specfucore     ) [ 00000000000]
zext_ln162        (zext           ) [ 00000000000]
sext_ln162        (sext           ) [ 00000000000]
sext_ln162_1      (sext           ) [ 00000000000]
mul_ln162         (mul            ) [ 00000000000]
specfucore_ln48   (specfucore     ) [ 00000000000]
m69               (trunc          ) [ 00000000000]
mul_ln164         (mul            ) [ 00000000000]
m71               (trunc          ) [ 00000000010]
specfucore_ln50   (specfucore     ) [ 00000000000]
trunc_ln166       (trunc          ) [ 00000000010]
zext_ln168        (zext           ) [ 00000000000]
mul_ln168         (mul            ) [ 00000000000]
m75               (trunc          ) [ 00000000000]
specfucore_ln54   (specfucore     ) [ 00000000000]
sext_ln178        (sext           ) [ 00000000000]
sext_ln182        (sext           ) [ 00000000000]
write_ln178       (write          ) [ 00000000000]
write_ln182       (write          ) [ 00000000000]
sext_ln163        (sext           ) [ 00000000000]
sext_ln163_1      (sext           ) [ 00000000000]
m70               (mul            ) [ 00000000001]
sext_ln166        (sext           ) [ 00000000000]
m73               (mul            ) [ 00000000000]
sext_ln167        (sext           ) [ 00000000000]
zext_ln167        (zext           ) [ 00000000000]
mul_ln167         (mul            ) [ 00000000000]
m74               (trunc          ) [ 00000000000]
specfucore_ln53   (specfucore     ) [ 00000000000]
sext_ln180        (sext           ) [ 00000000000]
sext_ln181        (sext           ) [ 00000000000]
write_ln180       (write          ) [ 00000000000]
write_ln181       (write          ) [ 00000000000]
spectopmodule_ln6 (spectopmodule  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000]
specinterface_ln0 (specinterface  ) [ 00000000000]
rbegin2           (specregionbegin) [ 00000000000]
rend60            (specregionend  ) [ 00000000000]
rbegin4           (specregionbegin) [ 00000000000]
rend58            (specregionend  ) [ 00000000000]
rbegin6           (specregionbegin) [ 00000000000]
rend56            (specregionend  ) [ 00000000000]
rbegin8           (specregionbegin) [ 00000000000]
rend54            (specregionend  ) [ 00000000000]
rbegin1           (specregionbegin) [ 00000000000]
rend44            (specregionend  ) [ 00000000000]
rbegin10          (specregionbegin) [ 00000000000]
rend42            (specregionend  ) [ 00000000000]
rbegin12          (specregionbegin) [ 00000000000]
rend40            (specregionend  ) [ 00000000000]
rbegin13          (specregionbegin) [ 00000000000]
rend38            (specregionend  ) [ 00000000000]
rbegin14          (specregionbegin) [ 00000000000]
rend36            (specregionend  ) [ 00000000000]
rbegin16          (specregionbegin) [ 00000000000]
rend34            (specregionend  ) [ 00000000000]
rbegin18          (specregionbegin) [ 00000000000]
rend32            (specregionend  ) [ 00000000000]
rbegin20          (specregionbegin) [ 00000000000]
rend30            (specregionend  ) [ 00000000000]
rbegin22          (specregionbegin) [ 00000000000]
rend28            (specregionend  ) [ 00000000000]
rbegin23          (specregionbegin) [ 00000000000]
rend24            (specregionend  ) [ 00000000000]
rbegin21          (specregionbegin) [ 00000000000]
rend22            (specregionend  ) [ 00000000000]
rbegin19          (specregionbegin) [ 00000000000]
rend20            (specregionend  ) [ 00000000000]
rbegin17          (specregionbegin) [ 00000000000]
rend18            (specregionend  ) [ 00000000000]
rbegin15          (specregionbegin) [ 00000000000]
rend16            (specregionend  ) [ 00000000000]
rbegin11          (specregionbegin) [ 00000000000]
rend12            (specregionend  ) [ 00000000000]
rbegin9           (specregionbegin) [ 00000000000]
rend10            (specregionend  ) [ 00000000000]
rbegin7           (specregionbegin) [ 00000000000]
rend8             (specregionend  ) [ 00000000000]
rbegin5           (specregionbegin) [ 00000000000]
rend6             (specregionend  ) [ 00000000000]
rbegin24          (specregionbegin) [ 00000000000]
rend74            (specregionend  ) [ 00000000000]
rbegin26          (specregionbegin) [ 00000000000]
rend72            (specregionend  ) [ 00000000000]
rbegin27          (specregionbegin) [ 00000000000]
rend70            (specregionend  ) [ 00000000000]
rbegin28          (specregionbegin) [ 00000000000]
rend68            (specregionend  ) [ 00000000000]
rbegin29          (specregionbegin) [ 00000000000]
rend66            (specregionend  ) [ 00000000000]
rbegin30          (specregionbegin) [ 00000000000]
rend64            (specregionend  ) [ 00000000000]
rbegin31          (specregionbegin) [ 00000000000]
rend48            (specregionend  ) [ 00000000000]
rbegin25          (specregionbegin) [ 00000000000]
sext_ln165        (sext           ) [ 00000000000]
sext_ln165_1      (sext           ) [ 00000000000]
mul_ln165         (mul            ) [ 00000000000]
specfucore_ln51   (specfucore     ) [ 00000000000]
trunc_ln165       (trunc          ) [ 00000000000]
rend26            (specregionend  ) [ 00000000000]
rbegin3           (specregionbegin) [ 00000000000]
rend4             (specregionend  ) [ 00000000000]
rbegin            (specregionbegin) [ 00000000000]
rend              (specregionend  ) [ 00000000000]
write_ln179       (write          ) [ 00000000000]
ret_ln185         (ret            ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_data_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_data_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_data_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_data_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_data_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_data_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_data_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in_data_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in_data_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="in_data_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="in_data_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="in_data_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="in_data_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="in_data_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="in_data_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="in_data_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="in_data_16">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="in_data_17">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="in_data_18">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_18"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="in_data_19">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_19"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="in_data_20">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_20"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="out_data_0">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="out_data_1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="out_data_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="out_data_3">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="out_data_4">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="out_data_5">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="out_data_6">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="out_data_7">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="out_data_8">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="out_data_9">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_9"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="out_data_10">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_10"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="out_data_11">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_11"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="out_data_12">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_12"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="174" class="1004" name="in_data_12_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_data_12_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="in17_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in17/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="in_data_6_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_data_6_read/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="in_data_9_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_data_9_read/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="in_data_13_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_data_13_read/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="in_data_18_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_data_18_read/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="in_data_19_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="0"/>
<pin id="213" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_data_19_read/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="in_data_7_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="0"/>
<pin id="219" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_data_7_read/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="in_data_8_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="0"/>
<pin id="225" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_data_8_read/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="in_data_15_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="0"/>
<pin id="231" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_data_15_read/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="in_data_17_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="0" index="1" bw="16" slack="0"/>
<pin id="237" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_data_17_read/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="in_data_20_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="0" index="1" bw="16" slack="0"/>
<pin id="243" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_data_20_read/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="write_ln170_write_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="0" slack="0"/>
<pin id="248" dir="0" index="1" bw="16" slack="0"/>
<pin id="249" dir="0" index="2" bw="15" slack="0"/>
<pin id="250" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln170/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="write_ln171_write_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="0" slack="0"/>
<pin id="255" dir="0" index="1" bw="16" slack="0"/>
<pin id="256" dir="0" index="2" bw="6" slack="0"/>
<pin id="257" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln171/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="write_ln172_write_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="0" slack="0"/>
<pin id="262" dir="0" index="1" bw="16" slack="0"/>
<pin id="263" dir="0" index="2" bw="7" slack="0"/>
<pin id="264" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln172/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="write_ln173_write_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="0" slack="0"/>
<pin id="269" dir="0" index="1" bw="16" slack="0"/>
<pin id="270" dir="0" index="2" bw="11" slack="0"/>
<pin id="271" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="write_ln174_write_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="0" slack="0"/>
<pin id="276" dir="0" index="1" bw="16" slack="0"/>
<pin id="277" dir="0" index="2" bw="10" slack="0"/>
<pin id="278" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="write_ln176_write_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="0" slack="0"/>
<pin id="283" dir="0" index="1" bw="16" slack="0"/>
<pin id="284" dir="0" index="2" bw="7" slack="0"/>
<pin id="285" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln176/6 "/>
</bind>
</comp>

<comp id="288" class="1004" name="write_ln175_write_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="0" slack="0"/>
<pin id="290" dir="0" index="1" bw="16" slack="0"/>
<pin id="291" dir="0" index="2" bw="4" slack="0"/>
<pin id="292" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln175/7 "/>
</bind>
</comp>

<comp id="295" class="1004" name="write_ln177_write_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="0" slack="0"/>
<pin id="297" dir="0" index="1" bw="16" slack="0"/>
<pin id="298" dir="0" index="2" bw="11" slack="0"/>
<pin id="299" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln177/7 "/>
</bind>
</comp>

<comp id="302" class="1004" name="write_ln178_write_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="0" slack="0"/>
<pin id="304" dir="0" index="1" bw="16" slack="0"/>
<pin id="305" dir="0" index="2" bw="13" slack="0"/>
<pin id="306" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln178/8 "/>
</bind>
</comp>

<comp id="309" class="1004" name="write_ln182_write_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="0" slack="0"/>
<pin id="311" dir="0" index="1" bw="16" slack="0"/>
<pin id="312" dir="0" index="2" bw="10" slack="0"/>
<pin id="313" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln182/8 "/>
</bind>
</comp>

<comp id="316" class="1004" name="write_ln180_write_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="0" slack="0"/>
<pin id="318" dir="0" index="1" bw="16" slack="0"/>
<pin id="319" dir="0" index="2" bw="6" slack="0"/>
<pin id="320" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln180/9 "/>
</bind>
</comp>

<comp id="323" class="1004" name="write_ln181_write_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="0" slack="0"/>
<pin id="325" dir="0" index="1" bw="16" slack="0"/>
<pin id="326" dir="0" index="2" bw="9" slack="0"/>
<pin id="327" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln181/9 "/>
</bind>
</comp>

<comp id="330" class="1004" name="write_ln179_write_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="0" slack="0"/>
<pin id="332" dir="0" index="1" bw="16" slack="0"/>
<pin id="333" dir="0" index="2" bw="16" slack="0"/>
<pin id="334" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln179/10 "/>
</bind>
</comp>

<comp id="337" class="1004" name="in13_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="16" slack="0"/>
<pin id="339" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="in13/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln119_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln119_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="0"/>
<pin id="347" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_1/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="mul_ln119_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="0"/>
<pin id="351" dir="0" index="1" bw="8" slack="0"/>
<pin id="352" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln119/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="m26_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="17" slack="0"/>
<pin id="357" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m26/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="in10_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="0"/>
<pin id="361" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="in10/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="in14_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="16" slack="0"/>
<pin id="365" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="in14/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="in20_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="0"/>
<pin id="369" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="in20/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sext_ln115_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="5" slack="0"/>
<pin id="373" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="trunc_ln115_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="0"/>
<pin id="377" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln115/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln115_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="9" slack="0"/>
<pin id="381" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="mul_ln115_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="9" slack="0"/>
<pin id="385" dir="0" index="1" bw="5" slack="0"/>
<pin id="386" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln115/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="m22_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="14" slack="0"/>
<pin id="391" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m22/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="trunc_ln116_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="0"/>
<pin id="395" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln116/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="trunc_ln116_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="16" slack="0"/>
<pin id="399" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln116_1/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="shl_ln_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="6" slack="0"/>
<pin id="403" dir="0" index="1" bw="5" slack="0"/>
<pin id="404" dir="0" index="2" bw="1" slack="0"/>
<pin id="405" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="sext_ln122_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="4" slack="0"/>
<pin id="411" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sext_ln122_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="6" slack="0"/>
<pin id="415" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122_1/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="m29_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="6" slack="0"/>
<pin id="419" dir="0" index="1" bw="4" slack="0"/>
<pin id="420" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m29/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln123_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="6" slack="0"/>
<pin id="425" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln123_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="1"/>
<pin id="429" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_1/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="mul_ln123_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="6" slack="0"/>
<pin id="432" dir="0" index="1" bw="8" slack="0"/>
<pin id="433" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln123/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="m30_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="13" slack="0"/>
<pin id="438" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m30/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="trunc_ln125_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="16" slack="0"/>
<pin id="442" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125_1/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="trunc_ln127_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="14" slack="0"/>
<pin id="446" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln127_1/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="in8_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="16" slack="0"/>
<pin id="450" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="in8/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="in9_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="0"/>
<pin id="454" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="in9/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="in16_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="0"/>
<pin id="458" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="in16/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sext_ln117_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="9" slack="0"/>
<pin id="462" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln117/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="sext_ln117_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="6" slack="1"/>
<pin id="466" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln117_1/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="m24_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="9" slack="0"/>
<pin id="469" dir="0" index="1" bw="6" slack="0"/>
<pin id="470" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m24/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="sext_ln118_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="9" slack="0"/>
<pin id="475" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln118/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="m25_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="9" slack="0"/>
<pin id="479" dir="0" index="1" bw="9" slack="0"/>
<pin id="480" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m25/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sext_ln121_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="9" slack="0"/>
<pin id="485" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln121/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln121_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="9" slack="1"/>
<pin id="489" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="mul_ln121_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="9" slack="0"/>
<pin id="492" dir="0" index="1" bw="9" slack="0"/>
<pin id="493" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln121/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="trunc_ln126_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="18" slack="0"/>
<pin id="498" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln126/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="m28_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="18" slack="0"/>
<pin id="502" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m28/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="trunc_ln127_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="18" slack="0"/>
<pin id="506" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln127/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="zext_ln128_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="6" slack="1"/>
<pin id="510" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="sext_ln128_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="4" slack="0"/>
<pin id="513" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln128/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="mul_ln128_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="6" slack="0"/>
<pin id="517" dir="0" index="1" bw="4" slack="0"/>
<pin id="518" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln128/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="m35_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="10" slack="0"/>
<pin id="523" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m35/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="m36_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="6" slack="0"/>
<pin id="527" dir="0" index="1" bw="4" slack="0"/>
<pin id="528" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m36/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="sext_ln130_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="1"/>
<pin id="533" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln130/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="sext_ln130_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="6" slack="1"/>
<pin id="536" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln130_1/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="m37_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="0"/>
<pin id="539" dir="0" index="1" bw="6" slack="0"/>
<pin id="540" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m37/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="trunc_ln131_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="10" slack="0"/>
<pin id="545" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln131/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="sext_ln136_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="1"/>
<pin id="549" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln136/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="mul_ln136_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="10" slack="1"/>
<pin id="552" dir="0" index="1" bw="8" slack="0"/>
<pin id="553" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln136/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="trunc_ln141_2_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="10" slack="0"/>
<pin id="557" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln141_2/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="trunc_ln154_2_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="10" slack="0"/>
<pin id="561" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln154_2/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="in18_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="16" slack="0"/>
<pin id="565" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="in18/4 "/>
</bind>
</comp>

<comp id="567" class="1004" name="in21_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="16" slack="0"/>
<pin id="569" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="in21/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="zext_ln120_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="16" slack="1"/>
<pin id="573" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="sext_ln120_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="4" slack="0"/>
<pin id="576" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln120/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="sext_ln120_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="4" slack="0"/>
<pin id="580" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln120_1/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="mul_ln120_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="16" slack="0"/>
<pin id="584" dir="0" index="1" bw="4" slack="0"/>
<pin id="585" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln120/4 "/>
</bind>
</comp>

<comp id="588" class="1004" name="m27_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="20" slack="0"/>
<pin id="590" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m27/4 "/>
</bind>
</comp>

<comp id="592" class="1004" name="sext_ln124_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="4" slack="1"/>
<pin id="594" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln124/4 "/>
</bind>
</comp>

<comp id="595" class="1004" name="m31_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="6" slack="0"/>
<pin id="597" dir="0" index="1" bw="4" slack="0"/>
<pin id="598" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m31/4 "/>
</bind>
</comp>

<comp id="601" class="1004" name="trunc_ln125_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="16" slack="0"/>
<pin id="603" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/4 "/>
</bind>
</comp>

<comp id="605" class="1004" name="m32_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="3" slack="0"/>
<pin id="607" dir="0" index="1" bw="3" slack="2"/>
<pin id="608" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m32/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="sext_ln126_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="3"/>
<pin id="612" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln126/4 "/>
</bind>
</comp>

<comp id="613" class="1004" name="m33_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="9" slack="1"/>
<pin id="615" dir="0" index="1" bw="8" slack="0"/>
<pin id="616" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m33/4 "/>
</bind>
</comp>

<comp id="618" class="1004" name="m34_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="7" slack="1"/>
<pin id="620" dir="0" index="1" bw="7" slack="2"/>
<pin id="621" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m34/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="sext_ln131_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="6" slack="0"/>
<pin id="624" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln131/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="m38_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="7" slack="1"/>
<pin id="628" dir="0" index="1" bw="6" slack="0"/>
<pin id="629" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m38/4 "/>
</bind>
</comp>

<comp id="631" class="1004" name="zext_ln132_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="14" slack="1"/>
<pin id="633" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132/4 "/>
</bind>
</comp>

<comp id="634" class="1004" name="zext_ln132_1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="14" slack="1"/>
<pin id="636" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132_1/4 "/>
</bind>
</comp>

<comp id="637" class="1004" name="mul_ln132_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="14" slack="0"/>
<pin id="639" dir="0" index="1" bw="4" slack="0"/>
<pin id="640" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln132/4 "/>
</bind>
</comp>

<comp id="643" class="1004" name="m39_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="18" slack="0"/>
<pin id="645" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m39/4 "/>
</bind>
</comp>

<comp id="647" class="1004" name="sext_ln134_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="5" slack="1"/>
<pin id="649" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln134/4 "/>
</bind>
</comp>

<comp id="650" class="1004" name="sext_ln134_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="8" slack="3"/>
<pin id="652" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln134_1/4 "/>
</bind>
</comp>

<comp id="653" class="1004" name="m41_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="0"/>
<pin id="655" dir="0" index="1" bw="5" slack="0"/>
<pin id="656" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m41/4 "/>
</bind>
</comp>

<comp id="659" class="1004" name="trunc_ln135_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="9" slack="0"/>
<pin id="661" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln135/4 "/>
</bind>
</comp>

<comp id="663" class="1004" name="m43_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="11" slack="0"/>
<pin id="665" dir="0" index="1" bw="10" slack="1"/>
<pin id="666" dir="0" index="2" bw="1" slack="0"/>
<pin id="667" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="m43/4 "/>
</bind>
</comp>

<comp id="670" class="1004" name="zext_ln140_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="11" slack="0"/>
<pin id="672" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="zext_ln140_1_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="11" slack="0"/>
<pin id="676" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_1/4 "/>
</bind>
</comp>

<comp id="678" class="1004" name="mul_ln140_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="11" slack="0"/>
<pin id="680" dir="0" index="1" bw="14" slack="0"/>
<pin id="681" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln140/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="m47_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="23" slack="0"/>
<pin id="686" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m47/4 "/>
</bind>
</comp>

<comp id="688" class="1004" name="trunc_ln141_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="18" slack="0"/>
<pin id="690" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln141/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="sext_ln143_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="8" slack="2"/>
<pin id="694" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln143/4 "/>
</bind>
</comp>

<comp id="695" class="1004" name="mul_ln143_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="11" slack="0"/>
<pin id="697" dir="0" index="1" bw="8" slack="0"/>
<pin id="698" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln143/4 "/>
</bind>
</comp>

<comp id="701" class="1004" name="m50_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="19" slack="0"/>
<pin id="703" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m50/4 "/>
</bind>
</comp>

<comp id="705" class="1004" name="trunc_ln150_1_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="18" slack="0"/>
<pin id="707" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln150_1/4 "/>
</bind>
</comp>

<comp id="709" class="1004" name="sext_ln170_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="15" slack="0"/>
<pin id="711" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln170/4 "/>
</bind>
</comp>

<comp id="714" class="1004" name="sext_ln171_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="6" slack="0"/>
<pin id="716" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln171/4 "/>
</bind>
</comp>

<comp id="719" class="1004" name="sext_ln172_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="7" slack="0"/>
<pin id="721" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln172/4 "/>
</bind>
</comp>

<comp id="724" class="1004" name="sext_ln133_1_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="5" slack="2"/>
<pin id="726" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln133_1/5 "/>
</bind>
</comp>

<comp id="727" class="1004" name="zext_ln133_1_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="10" slack="1"/>
<pin id="729" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_1/5 "/>
</bind>
</comp>

<comp id="730" class="1004" name="sext_ln133_2_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="10" slack="1"/>
<pin id="732" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln133_2/5 "/>
</bind>
</comp>

<comp id="733" class="1004" name="mul_ln133_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="10" slack="0"/>
<pin id="735" dir="0" index="1" bw="5" slack="0"/>
<pin id="736" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln133/5 "/>
</bind>
</comp>

<comp id="739" class="1004" name="m40_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="15" slack="0"/>
<pin id="741" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m40/5 "/>
</bind>
</comp>

<comp id="743" class="1004" name="sext_ln137_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="10" slack="2"/>
<pin id="745" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln137/5 "/>
</bind>
</comp>

<comp id="746" class="1004" name="sext_ln137_1_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="10" slack="2"/>
<pin id="748" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln137_1/5 "/>
</bind>
</comp>

<comp id="749" class="1004" name="mul_ln137_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="10" slack="0"/>
<pin id="751" dir="0" index="1" bw="5" slack="0"/>
<pin id="752" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln137/5 "/>
</bind>
</comp>

<comp id="755" class="1004" name="m44_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="15" slack="0"/>
<pin id="757" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m44/5 "/>
</bind>
</comp>

<comp id="759" class="1004" name="sext_ln138_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="3" slack="1"/>
<pin id="761" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln138/5 "/>
</bind>
</comp>

<comp id="762" class="1004" name="sext_ln138_1_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="3" slack="1"/>
<pin id="764" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln138_1/5 "/>
</bind>
</comp>

<comp id="765" class="1004" name="mul_ln138_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="10" slack="0"/>
<pin id="767" dir="0" index="1" bw="3" slack="0"/>
<pin id="768" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln138/5 "/>
</bind>
</comp>

<comp id="771" class="1004" name="m45_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="13" slack="0"/>
<pin id="773" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m45/5 "/>
</bind>
</comp>

<comp id="775" class="1004" name="sext_ln139_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="10" slack="2"/>
<pin id="777" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln139/5 "/>
</bind>
</comp>

<comp id="778" class="1004" name="sext_ln139_1_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="9" slack="1"/>
<pin id="780" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln139_1/5 "/>
</bind>
</comp>

<comp id="781" class="1004" name="mul_ln139_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="10" slack="0"/>
<pin id="783" dir="0" index="1" bw="9" slack="0"/>
<pin id="784" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln139/5 "/>
</bind>
</comp>

<comp id="787" class="1004" name="m46_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="19" slack="0"/>
<pin id="789" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m46/5 "/>
</bind>
</comp>

<comp id="791" class="1004" name="trunc_ln141_1_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="9" slack="0"/>
<pin id="793" dir="0" index="1" bw="8" slack="2"/>
<pin id="794" dir="0" index="2" bw="1" slack="0"/>
<pin id="795" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln141_1/5 "/>
</bind>
</comp>

<comp id="798" class="1004" name="m48_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="9" slack="1"/>
<pin id="800" dir="0" index="1" bw="9" slack="0"/>
<pin id="801" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m48/5 "/>
</bind>
</comp>

<comp id="803" class="1004" name="zext_ln142_1_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="7" slack="1"/>
<pin id="805" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142_1/5 "/>
</bind>
</comp>

<comp id="806" class="1004" name="mul_ln146_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="7" slack="0"/>
<pin id="808" dir="0" index="1" bw="3" slack="0"/>
<pin id="809" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln146/5 "/>
</bind>
</comp>

<comp id="812" class="1004" name="m53_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="10" slack="0"/>
<pin id="814" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m53/5 "/>
</bind>
</comp>

<comp id="816" class="1004" name="trunc_ln148_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="15" slack="0"/>
<pin id="818" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln148/5 "/>
</bind>
</comp>

<comp id="820" class="1004" name="trunc_ln150_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="13" slack="0"/>
<pin id="822" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln150/5 "/>
</bind>
</comp>

<comp id="824" class="1004" name="zext_ln152_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="13" slack="1"/>
<pin id="826" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln152/5 "/>
</bind>
</comp>

<comp id="827" class="1004" name="mul_ln152_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="13" slack="0"/>
<pin id="829" dir="0" index="1" bw="10" slack="0"/>
<pin id="830" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln152/5 "/>
</bind>
</comp>

<comp id="833" class="1004" name="m59_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="17" slack="0"/>
<pin id="835" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m59/5 "/>
</bind>
</comp>

<comp id="837" class="1004" name="trunc_ln154_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="9" slack="0"/>
<pin id="839" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln154/5 "/>
</bind>
</comp>

<comp id="841" class="1004" name="sext_ln173_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="11" slack="0"/>
<pin id="843" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln173/5 "/>
</bind>
</comp>

<comp id="846" class="1004" name="sext_ln174_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="10" slack="0"/>
<pin id="848" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln174/5 "/>
</bind>
</comp>

<comp id="851" class="1004" name="zext_ln142_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="7" slack="2"/>
<pin id="853" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142/6 "/>
</bind>
</comp>

<comp id="854" class="1004" name="zext_ln142_2_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="7" slack="2"/>
<pin id="856" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142_2/6 "/>
</bind>
</comp>

<comp id="857" class="1004" name="mul_ln142_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="7" slack="0"/>
<pin id="859" dir="0" index="1" bw="9" slack="1"/>
<pin id="860" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln142/6 "/>
</bind>
</comp>

<comp id="862" class="1004" name="m49_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="9" slack="0"/>
<pin id="864" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m49/6 "/>
</bind>
</comp>

<comp id="866" class="1004" name="m57_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="5" slack="1"/>
<pin id="868" dir="0" index="1" bw="5" slack="2"/>
<pin id="869" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m57/6 "/>
</bind>
</comp>

<comp id="870" class="1004" name="sext_ln151_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="6" slack="1"/>
<pin id="872" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln151/6 "/>
</bind>
</comp>

<comp id="873" class="1004" name="mul_ln151_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="7" slack="0"/>
<pin id="875" dir="0" index="1" bw="6" slack="0"/>
<pin id="876" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln151/6 "/>
</bind>
</comp>

<comp id="879" class="1004" name="m58_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="13" slack="0"/>
<pin id="881" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m58/6 "/>
</bind>
</comp>

<comp id="883" class="1004" name="trunc_ln154_1_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="5" slack="0"/>
<pin id="885" dir="0" index="1" bw="4" slack="3"/>
<pin id="886" dir="0" index="2" bw="1" slack="0"/>
<pin id="887" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln154_1/6 "/>
</bind>
</comp>

<comp id="890" class="1004" name="m61_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="5" slack="1"/>
<pin id="892" dir="0" index="1" bw="5" slack="0"/>
<pin id="893" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m61/6 "/>
</bind>
</comp>

<comp id="895" class="1004" name="sext_ln176_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="7" slack="0"/>
<pin id="897" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln176/6 "/>
</bind>
</comp>

<comp id="900" class="1004" name="sext_ln133_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="5" slack="4"/>
<pin id="902" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln133/7 "/>
</bind>
</comp>

<comp id="903" class="1004" name="zext_ln133_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="5" slack="4"/>
<pin id="905" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/7 "/>
</bind>
</comp>

<comp id="906" class="1004" name="zext_ln144_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="4" slack="1"/>
<pin id="908" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144/7 "/>
</bind>
</comp>

<comp id="909" class="1004" name="mul_ln144_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="4" slack="0"/>
<pin id="911" dir="0" index="1" bw="5" slack="0"/>
<pin id="912" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln144/7 "/>
</bind>
</comp>

<comp id="915" class="1004" name="m51_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="9" slack="0"/>
<pin id="917" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m51/7 "/>
</bind>
</comp>

<comp id="919" class="1004" name="zext_ln145_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="13" slack="2"/>
<pin id="921" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/7 "/>
</bind>
</comp>

<comp id="922" class="1004" name="zext_ln145_1_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="13" slack="2"/>
<pin id="924" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_1/7 "/>
</bind>
</comp>

<comp id="925" class="1004" name="mul_ln145_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="13" slack="0"/>
<pin id="927" dir="0" index="1" bw="5" slack="0"/>
<pin id="928" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln145/7 "/>
</bind>
</comp>

<comp id="931" class="1004" name="m52_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="18" slack="0"/>
<pin id="933" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m52/7 "/>
</bind>
</comp>

<comp id="935" class="1004" name="zext_ln147_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="11" slack="3"/>
<pin id="937" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln147/7 "/>
</bind>
</comp>

<comp id="938" class="1004" name="sext_ln147_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="10" slack="2"/>
<pin id="940" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln147/7 "/>
</bind>
</comp>

<comp id="941" class="1004" name="mul_ln147_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="11" slack="0"/>
<pin id="943" dir="0" index="1" bw="10" slack="0"/>
<pin id="944" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln147/7 "/>
</bind>
</comp>

<comp id="947" class="1004" name="m54_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="21" slack="0"/>
<pin id="949" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m54/7 "/>
</bind>
</comp>

<comp id="951" class="1004" name="shl_ln1_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="6" slack="0"/>
<pin id="953" dir="0" index="1" bw="5" slack="4"/>
<pin id="954" dir="0" index="2" bw="1" slack="0"/>
<pin id="955" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/7 "/>
</bind>
</comp>

<comp id="958" class="1004" name="zext_ln153_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="8" slack="2"/>
<pin id="960" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln153/7 "/>
</bind>
</comp>

<comp id="961" class="1004" name="sext_ln153_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="8" slack="2"/>
<pin id="963" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln153/7 "/>
</bind>
</comp>

<comp id="964" class="1004" name="mul_ln153_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="13" slack="0"/>
<pin id="966" dir="0" index="1" bw="8" slack="0"/>
<pin id="967" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln153/7 "/>
</bind>
</comp>

<comp id="970" class="1004" name="m60_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="21" slack="0"/>
<pin id="972" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m60/7 "/>
</bind>
</comp>

<comp id="974" class="1004" name="sext_ln155_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="5" slack="1"/>
<pin id="976" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln155/7 "/>
</bind>
</comp>

<comp id="977" class="1004" name="sext_ln155_1_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="11" slack="3"/>
<pin id="979" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln155_1/7 "/>
</bind>
</comp>

<comp id="980" class="1004" name="mul_ln155_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="11" slack="0"/>
<pin id="982" dir="0" index="1" bw="5" slack="0"/>
<pin id="983" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln155/7 "/>
</bind>
</comp>

<comp id="986" class="1004" name="m62_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="16" slack="0"/>
<pin id="988" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m62/7 "/>
</bind>
</comp>

<comp id="990" class="1004" name="sext_ln156_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="5" slack="1"/>
<pin id="992" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156/7 "/>
</bind>
</comp>

<comp id="993" class="1004" name="sext_ln156_2_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="6" slack="0"/>
<pin id="995" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156_2/7 "/>
</bind>
</comp>

<comp id="997" class="1004" name="m63_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="6" slack="0"/>
<pin id="999" dir="0" index="1" bw="5" slack="0"/>
<pin id="1000" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m63/7 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="sext_ln158_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="9" slack="2"/>
<pin id="1005" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln158/7 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="trunc_ln158_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="11" slack="0"/>
<pin id="1008" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln158/7 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="m65_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="10" slack="0"/>
<pin id="1012" dir="0" index="1" bw="9" slack="0"/>
<pin id="1013" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m65/7 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="zext_ln160_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="5" slack="1"/>
<pin id="1018" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160/7 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="mul_ln160_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="5" slack="0"/>
<pin id="1021" dir="0" index="1" bw="8" slack="0"/>
<pin id="1022" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln160/7 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="m67_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="11" slack="0"/>
<pin id="1027" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m67/7 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="sext_ln175_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="4" slack="0"/>
<pin id="1031" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln175/7 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="sext_ln177_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="11" slack="0"/>
<pin id="1036" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln177/7 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="zext_ln147_1_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="10" slack="3"/>
<pin id="1041" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln147_1/8 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="sext_ln156_1_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="6" slack="1"/>
<pin id="1044" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156_1/8 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="zext_ln157_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="14" slack="1"/>
<pin id="1047" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157/8 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="zext_ln157_1_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="14" slack="1"/>
<pin id="1050" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157_1/8 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="sext_ln157_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="13" slack="1"/>
<pin id="1053" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln157/8 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="mul_ln157_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="14" slack="0"/>
<pin id="1056" dir="0" index="1" bw="13" slack="0"/>
<pin id="1057" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln157/8 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="m64_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="27" slack="0"/>
<pin id="1062" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m64/8 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="zext_ln159_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="8" slack="1"/>
<pin id="1066" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln159/8 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="mul_ln159_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="8" slack="0"/>
<pin id="1069" dir="0" index="1" bw="10" slack="0"/>
<pin id="1070" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln159/8 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="m66_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="17" slack="0"/>
<pin id="1075" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m66/8 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="zext_ln161_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="10" slack="4"/>
<pin id="1079" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161/8 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="zext_ln161_1_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="10" slack="1"/>
<pin id="1082" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161_1/8 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="mul_ln161_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="10" slack="0"/>
<pin id="1085" dir="0" index="1" bw="10" slack="0"/>
<pin id="1086" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln161/8 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="m68_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="20" slack="0"/>
<pin id="1091" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m68/8 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="zext_ln162_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="11" slack="1"/>
<pin id="1095" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln162/8 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="sext_ln162_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="11" slack="1"/>
<pin id="1098" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln162/8 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="sext_ln162_1_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="5" slack="1"/>
<pin id="1101" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln162_1/8 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="mul_ln162_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="11" slack="0"/>
<pin id="1104" dir="0" index="1" bw="5" slack="0"/>
<pin id="1105" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln162/8 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="m69_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="16" slack="0"/>
<pin id="1110" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m69/8 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="mul_ln164_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="11" slack="0"/>
<pin id="1114" dir="0" index="1" bw="6" slack="0"/>
<pin id="1115" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln164/8 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="m71_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="17" slack="0"/>
<pin id="1120" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m71/8 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="trunc_ln166_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="17" slack="0"/>
<pin id="1124" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln166/8 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="zext_ln168_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="10" slack="1"/>
<pin id="1128" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln168/8 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="mul_ln168_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="14" slack="0"/>
<pin id="1131" dir="0" index="1" bw="10" slack="0"/>
<pin id="1132" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln168/8 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="m75_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="21" slack="0"/>
<pin id="1137" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m75/8 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="sext_ln178_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="13" slack="0"/>
<pin id="1141" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln178/8 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="sext_ln182_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="10" slack="0"/>
<pin id="1146" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln182/8 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="sext_ln163_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="14" slack="1"/>
<pin id="1151" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln163/9 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="sext_ln163_1_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="5" slack="2"/>
<pin id="1154" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln163_1/9 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="m70_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="14" slack="0"/>
<pin id="1157" dir="0" index="1" bw="5" slack="0"/>
<pin id="1158" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m70/9 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="sext_ln166_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="5" slack="3"/>
<pin id="1163" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln166/9 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="m73_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="6" slack="1"/>
<pin id="1166" dir="0" index="1" bw="5" slack="0"/>
<pin id="1167" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m73/9 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="sext_ln167_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="8" slack="1"/>
<pin id="1171" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln167/9 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="zext_ln167_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="9" slack="1"/>
<pin id="1174" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln167/9 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="mul_ln167_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="9" slack="0"/>
<pin id="1177" dir="0" index="1" bw="8" slack="0"/>
<pin id="1178" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln167/9 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="m74_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="17" slack="0"/>
<pin id="1183" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m74/9 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="sext_ln180_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="6" slack="0"/>
<pin id="1187" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180/9 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="sext_ln181_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="9" slack="0"/>
<pin id="1192" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181/9 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="sext_ln165_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="10" slack="2"/>
<pin id="1197" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln165/10 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="sext_ln165_1_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="15" slack="1"/>
<pin id="1200" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln165_1/10 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="mul_ln165_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="15" slack="0"/>
<pin id="1203" dir="0" index="1" bw="10" slack="0"/>
<pin id="1204" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln165/10 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="trunc_ln165_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="25" slack="0"/>
<pin id="1209" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln165/10 "/>
</bind>
</comp>

<comp id="1212" class="1007" name="grp_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="8" slack="1"/>
<pin id="1214" dir="0" index="1" bw="8" slack="0"/>
<pin id="1215" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="1216" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="m42/4 m55/6 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="m26_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="8" slack="1"/>
<pin id="1220" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="m26 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="in20_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="6" slack="1"/>
<pin id="1227" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in20 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="m22_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="9" slack="1"/>
<pin id="1232" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="m22 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="trunc_ln116_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="10" slack="1"/>
<pin id="1237" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln116 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="m29_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="8" slack="1"/>
<pin id="1242" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="m29 "/>
</bind>
</comp>

<comp id="1247" class="1005" name="m30_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="6" slack="1"/>
<pin id="1249" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m30 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="trunc_ln125_1_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="3" slack="2"/>
<pin id="1255" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln125_1 "/>
</bind>
</comp>

<comp id="1258" class="1005" name="trunc_ln127_1_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="7" slack="2"/>
<pin id="1260" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln127_1 "/>
</bind>
</comp>

<comp id="1263" class="1005" name="in16_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="4" slack="1"/>
<pin id="1265" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in16 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="m24_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="10" slack="2"/>
<pin id="1270" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="m24 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="m25_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="16" slack="1"/>
<pin id="1276" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="m25 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="trunc_ln126_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="9" slack="1"/>
<pin id="1281" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln126 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="m28_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="8" slack="1"/>
<pin id="1286" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="m28 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="trunc_ln127_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="7" slack="1"/>
<pin id="1291" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln127 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="m35_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="5" slack="1"/>
<pin id="1296" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="m35 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="m36_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="10" slack="2"/>
<pin id="1305" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="m36 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="m37_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="14" slack="1"/>
<pin id="1310" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="m37 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="trunc_ln131_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="7" slack="1"/>
<pin id="1316" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln131 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="mul_ln136_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="10" slack="1"/>
<pin id="1321" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln136 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="trunc_ln141_2_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="8" slack="2"/>
<pin id="1326" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln141_2 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="trunc_ln154_2_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="4" slack="3"/>
<pin id="1331" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln154_2 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="m32_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="3" slack="1"/>
<pin id="1336" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m32 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="m33_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="9" slack="1"/>
<pin id="1342" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="m33 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="m38_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="7" slack="1"/>
<pin id="1347" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="m38 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="m39_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="10" slack="1"/>
<pin id="1354" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="m39 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="m41_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="13" slack="1"/>
<pin id="1360" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="m41 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="trunc_ln135_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="8" slack="1"/>
<pin id="1365" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln135 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="m47_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="11" slack="3"/>
<pin id="1370" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="m47 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="trunc_ln141_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="9" slack="1"/>
<pin id="1376" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln141 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="m50_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="10" slack="4"/>
<pin id="1381" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="m50 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="trunc_ln150_1_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="5" slack="2"/>
<pin id="1386" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln150_1 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="m40_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="13" slack="2"/>
<pin id="1391" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="m40 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="m45_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="10" slack="2"/>
<pin id="1397" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="m45 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="m48_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="9" slack="1"/>
<pin id="1403" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="m48 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="m53_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="6" slack="1"/>
<pin id="1409" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m53 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="trunc_ln148_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="8" slack="1"/>
<pin id="1414" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln148 "/>
</bind>
</comp>

<comp id="1417" class="1005" name="trunc_ln150_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="5" slack="1"/>
<pin id="1419" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln150 "/>
</bind>
</comp>

<comp id="1422" class="1005" name="m59_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="8" slack="2"/>
<pin id="1424" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="m59 "/>
</bind>
</comp>

<comp id="1428" class="1005" name="trunc_ln154_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="5" slack="1"/>
<pin id="1430" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln154 "/>
</bind>
</comp>

<comp id="1433" class="1005" name="m49_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="4" slack="1"/>
<pin id="1435" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="m49 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="m57_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="5" slack="1"/>
<pin id="1440" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="m57 "/>
</bind>
</comp>

<comp id="1443" class="1005" name="m61_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="5" slack="1"/>
<pin id="1445" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="m61 "/>
</bind>
</comp>

<comp id="1450" class="1005" name="m52_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="13" slack="1"/>
<pin id="1452" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="m52 "/>
</bind>
</comp>

<comp id="1455" class="1005" name="m54_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="10" slack="1"/>
<pin id="1457" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="m54 "/>
</bind>
</comp>

<comp id="1460" class="1005" name="m55_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="8" slack="1"/>
<pin id="1462" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="m55 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="shl_ln1_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="6" slack="1"/>
<pin id="1467" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="m62_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="14" slack="1"/>
<pin id="1472" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="m62 "/>
</bind>
</comp>

<comp id="1476" class="1005" name="m63_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="11" slack="1"/>
<pin id="1478" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="m63 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="m65_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="10" slack="1"/>
<pin id="1484" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="m65 "/>
</bind>
</comp>

<comp id="1487" class="1005" name="m67_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="5" slack="1"/>
<pin id="1489" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="m67 "/>
</bind>
</comp>

<comp id="1493" class="1005" name="m64_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="14" slack="1"/>
<pin id="1495" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="m64 "/>
</bind>
</comp>

<comp id="1498" class="1005" name="m66_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="8" slack="1"/>
<pin id="1500" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="m66 "/>
</bind>
</comp>

<comp id="1503" class="1005" name="m68_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="10" slack="2"/>
<pin id="1505" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="m68 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="m71_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="9" slack="1"/>
<pin id="1510" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="m71 "/>
</bind>
</comp>

<comp id="1513" class="1005" name="trunc_ln166_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="6" slack="1"/>
<pin id="1515" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln166 "/>
</bind>
</comp>

<comp id="1518" class="1005" name="m70_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="15" slack="1"/>
<pin id="1520" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="m70 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="178"><net_src comp="68" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="68" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="68" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="68" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="18" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="68" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="68" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="36" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="68" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="38" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="68" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="14" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="68" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="16" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="68" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="68" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="34" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="68" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="40" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="84" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="42" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="84" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="44" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="84" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="46" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="84" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="48" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="84" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="50" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="84" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="54" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="84" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="52" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="84" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="56" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="307"><net_src comp="84" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="58" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="314"><net_src comp="84" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="66" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="321"><net_src comp="84" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="62" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="328"><net_src comp="84" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="64" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="335"><net_src comp="84" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="60" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="174" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="180" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="345" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="341" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="349" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="192" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="198" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="210" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="359" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="204" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="375" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="379" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="371" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="383" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="186" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="186" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="78" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="397" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="80" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="412"><net_src comp="363" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="367" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="413" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="409" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="401" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="434"><net_src comp="423" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="427" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="198" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="383" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="216" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="222" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="228" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="452" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="471"><net_src comp="460" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="464" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="476"><net_src comp="448" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="473" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="473" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="486"><net_src comp="452" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="494"><net_src comp="487" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="483" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="490" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="490" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="490" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="514"><net_src comp="456" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="508" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="511" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="524"><net_src comp="515" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="464" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="511" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="541"><net_src comp="531" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="534" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="525" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="554"><net_src comp="547" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="558"><net_src comp="550" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="515" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="234" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="240" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="577"><net_src comp="567" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="567" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="586"><net_src comp="571" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="578" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="591"><net_src comp="582" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="599"><net_src comp="563" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="592" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="604"><net_src comp="240" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="601" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="617"><net_src comp="610" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="625"><net_src comp="563" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="630"><net_src comp="622" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="641"><net_src comp="634" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="574" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="646"><net_src comp="637" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="657"><net_src comp="650" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="647" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="662"><net_src comp="613" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="668"><net_src comp="82" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="80" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="673"><net_src comp="663" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="663" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="682"><net_src comp="674" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="631" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="687"><net_src comp="678" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="637" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="699"><net_src comp="670" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="692" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="704"><net_src comp="695" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="708"><net_src comp="637" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="712"><net_src comp="588" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="717"><net_src comp="595" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="722"><net_src comp="618" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="737"><net_src comp="730" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="724" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="742"><net_src comp="733" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="753"><net_src comp="746" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="724" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="758"><net_src comp="749" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="769"><net_src comp="743" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="759" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="774"><net_src comp="765" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="785"><net_src comp="775" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="778" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="790"><net_src comp="781" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="796"><net_src comp="86" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="797"><net_src comp="80" pin="0"/><net_sink comp="791" pin=2"/></net>

<net id="802"><net_src comp="791" pin="3"/><net_sink comp="798" pin=1"/></net>

<net id="810"><net_src comp="803" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="762" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="815"><net_src comp="806" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="819"><net_src comp="733" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="823"><net_src comp="765" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="831"><net_src comp="824" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="727" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="836"><net_src comp="827" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="840"><net_src comp="798" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="755" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="849"><net_src comp="787" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="861"><net_src comp="854" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="865"><net_src comp="857" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="877"><net_src comp="851" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="870" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="882"><net_src comp="873" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="888"><net_src comp="88" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="889"><net_src comp="80" pin="0"/><net_sink comp="883" pin=2"/></net>

<net id="894"><net_src comp="883" pin="3"/><net_sink comp="890" pin=1"/></net>

<net id="898"><net_src comp="879" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="913"><net_src comp="906" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="903" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="918"><net_src comp="909" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="929"><net_src comp="922" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="900" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="934"><net_src comp="925" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="945"><net_src comp="935" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="938" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="950"><net_src comp="941" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="956"><net_src comp="78" pin="0"/><net_sink comp="951" pin=0"/></net>

<net id="957"><net_src comp="80" pin="0"/><net_sink comp="951" pin=2"/></net>

<net id="968"><net_src comp="919" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="969"><net_src comp="961" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="973"><net_src comp="964" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="984"><net_src comp="977" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="985"><net_src comp="974" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="989"><net_src comp="980" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="996"><net_src comp="951" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="1001"><net_src comp="993" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1002"><net_src comp="990" pin="1"/><net_sink comp="997" pin=1"/></net>

<net id="1009"><net_src comp="997" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1014"><net_src comp="1006" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="1003" pin="1"/><net_sink comp="1010" pin=1"/></net>

<net id="1023"><net_src comp="1016" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1024"><net_src comp="958" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1028"><net_src comp="1019" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1032"><net_src comp="915" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="1037"><net_src comp="970" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="1058"><net_src comp="1048" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1059"><net_src comp="1051" pin="1"/><net_sink comp="1054" pin=1"/></net>

<net id="1063"><net_src comp="1054" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1071"><net_src comp="1064" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1072"><net_src comp="1039" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="1076"><net_src comp="1067" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1087"><net_src comp="1077" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1088"><net_src comp="1080" pin="1"/><net_sink comp="1083" pin=1"/></net>

<net id="1092"><net_src comp="1083" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1106"><net_src comp="1096" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1107"><net_src comp="1099" pin="1"/><net_sink comp="1102" pin=1"/></net>

<net id="1111"><net_src comp="1102" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1116"><net_src comp="1093" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1117"><net_src comp="1042" pin="1"/><net_sink comp="1112" pin=1"/></net>

<net id="1121"><net_src comp="1112" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1125"><net_src comp="1112" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1133"><net_src comp="1045" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1134"><net_src comp="1126" pin="1"/><net_sink comp="1129" pin=1"/></net>

<net id="1138"><net_src comp="1129" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1142"><net_src comp="1108" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="1147"><net_src comp="1135" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="1159"><net_src comp="1149" pin="1"/><net_sink comp="1155" pin=0"/></net>

<net id="1160"><net_src comp="1152" pin="1"/><net_sink comp="1155" pin=1"/></net>

<net id="1168"><net_src comp="1161" pin="1"/><net_sink comp="1164" pin=1"/></net>

<net id="1179"><net_src comp="1172" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1180"><net_src comp="1169" pin="1"/><net_sink comp="1175" pin=1"/></net>

<net id="1184"><net_src comp="1175" pin="2"/><net_sink comp="1181" pin=0"/></net>

<net id="1188"><net_src comp="1164" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="1193"><net_src comp="1181" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="1205"><net_src comp="1198" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1206"><net_src comp="1195" pin="1"/><net_sink comp="1201" pin=1"/></net>

<net id="1210"><net_src comp="1201" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="1217"><net_src comp="659" pin="1"/><net_sink comp="1212" pin=1"/></net>

<net id="1221"><net_src comp="355" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="1223"><net_src comp="1218" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="1224"><net_src comp="1218" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1228"><net_src comp="367" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="1233"><net_src comp="389" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="1238"><net_src comp="393" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="1243"><net_src comp="417" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="1245"><net_src comp="1240" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="1246"><net_src comp="1240" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1250"><net_src comp="436" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="1252"><net_src comp="1247" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="1256"><net_src comp="440" pin="1"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="1261"><net_src comp="444" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="1266"><net_src comp="456" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="1271"><net_src comp="467" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="1273"><net_src comp="1268" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="1277"><net_src comp="477" pin="2"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="1282"><net_src comp="496" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="1287"><net_src comp="500" pin="1"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1292"><net_src comp="504" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="1297"><net_src comp="521" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="1299"><net_src comp="1294" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="1300"><net_src comp="1294" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="1301"><net_src comp="1294" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="1302"><net_src comp="1294" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="1306"><net_src comp="525" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1311"><net_src comp="537" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="1313"><net_src comp="1308" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1317"><net_src comp="543" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="1322"><net_src comp="550" pin="2"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="1327"><net_src comp="555" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="1332"><net_src comp="559" pin="1"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="1337"><net_src comp="605" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="1339"><net_src comp="1334" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1343"><net_src comp="613" pin="2"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="1348"><net_src comp="626" pin="2"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="1350"><net_src comp="1345" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1351"><net_src comp="1345" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="1355"><net_src comp="643" pin="1"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="1357"><net_src comp="1352" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1361"><net_src comp="653" pin="2"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1366"><net_src comp="659" pin="1"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="1212" pin=1"/></net>

<net id="1371"><net_src comp="684" pin="1"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="1373"><net_src comp="1368" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="1377"><net_src comp="688" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="1382"><net_src comp="701" pin="1"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1387"><net_src comp="705" pin="1"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="1392"><net_src comp="739" pin="1"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="1394"><net_src comp="1389" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="1398"><net_src comp="771" pin="1"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="1400"><net_src comp="1395" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1404"><net_src comp="798" pin="2"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="1406"><net_src comp="1401" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1410"><net_src comp="812" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="1415"><net_src comp="816" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1420"><net_src comp="820" pin="1"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1425"><net_src comp="833" pin="1"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="1427"><net_src comp="1422" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1431"><net_src comp="837" pin="1"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1436"><net_src comp="862" pin="1"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="1441"><net_src comp="866" pin="2"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1446"><net_src comp="890" pin="2"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1448"><net_src comp="1443" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="1449"><net_src comp="1443" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1453"><net_src comp="931" pin="1"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1458"><net_src comp="947" pin="1"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1463"><net_src comp="1212" pin="3"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1468"><net_src comp="951" pin="3"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1473"><net_src comp="986" pin="1"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1475"><net_src comp="1470" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1479"><net_src comp="997" pin="2"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1481"><net_src comp="1476" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1485"><net_src comp="1010" pin="2"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1490"><net_src comp="1025" pin="1"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1492"><net_src comp="1487" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1496"><net_src comp="1060" pin="1"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1501"><net_src comp="1073" pin="1"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1506"><net_src comp="1089" pin="1"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1511"><net_src comp="1118" pin="1"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="1172" pin=0"/></net>

<net id="1516"><net_src comp="1122" pin="1"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1521"><net_src comp="1155" pin="2"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="1198" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data_0 | {4 }
	Port: out_data_1 | {4 }
	Port: out_data_2 | {4 }
	Port: out_data_3 | {5 }
	Port: out_data_4 | {5 }
	Port: out_data_5 | {7 }
	Port: out_data_6 | {6 }
	Port: out_data_7 | {7 }
	Port: out_data_8 | {8 }
	Port: out_data_9 | {10 }
	Port: out_data_10 | {9 }
	Port: out_data_11 | {9 }
	Port: out_data_12 | {8 }
 - Input state : 
	Port: case_2 : in_data_6 | {2 }
	Port: case_2 : in_data_7 | {3 }
	Port: case_2 : in_data_8 | {3 }
	Port: case_2 : in_data_9 | {2 }
	Port: case_2 : in_data_12 | {1 }
	Port: case_2 : in_data_13 | {2 }
	Port: case_2 : in_data_15 | {3 }
	Port: case_2 : in_data_16 | {1 }
	Port: case_2 : in_data_17 | {4 }
	Port: case_2 : in_data_18 | {2 }
	Port: case_2 : in_data_19 | {2 }
	Port: case_2 : in_data_20 | {4 }
  - Chain level:
	State 1
		zext_ln119 : 1
		mul_ln119 : 2
		m26 : 3
		specfucore_ln5 : 3
	State 2
		sext_ln115 : 1
		zext_ln115 : 1
		mul_ln115 : 2
		m22 : 3
		shl_ln : 1
		sext_ln122 : 1
		sext_ln122_1 : 1
		m29 : 2
		zext_ln123 : 2
		mul_ln123 : 3
		m30 : 4
		specfucore_ln9 : 4
		trunc_ln127_1 : 3
	State 3
		sext_ln117 : 1
		m24 : 2
		sext_ln118 : 1
		m25 : 2
		sext_ln121 : 1
		mul_ln121 : 2
		trunc_ln126 : 3
		specfucore_ln7 : 3
		m28 : 3
		trunc_ln127 : 3
		sext_ln128 : 1
		mul_ln128 : 2
		m35 : 3
		specfucore_ln14 : 3
		m36 : 2
		specfucore_ln15 : 3
		m37 : 1
		trunc_ln131 : 3
		mul_ln136 : 1
		trunc_ln141_2 : 2
		trunc_ln154_2 : 3
	State 4
		sext_ln120 : 1
		sext_ln120_1 : 1
		mul_ln120 : 2
		m27 : 3
		specfucore_ln6 : 3
		m31 : 1
		m32 : 1
		m33 : 1
		sext_ln131 : 1
		m38 : 2
		mul_ln132 : 2
		m39 : 3
		specfucore_ln18 : 3
		m41 : 1
		trunc_ln135 : 2
		m42 : 3
		zext_ln140 : 1
		zext_ln140_1 : 1
		mul_ln140 : 2
		m47 : 3
		specfucore_ln26 : 3
		trunc_ln141 : 3
		mul_ln143 : 2
		m50 : 3
		specfucore_ln29 : 3
		trunc_ln150_1 : 3
		sext_ln170 : 4
		sext_ln171 : 2
		sext_ln172 : 1
		write_ln170 : 5
		write_ln171 : 3
		write_ln172 : 2
	State 5
		mul_ln133 : 1
		specfucore_ln19 : 2
		m40 : 2
		mul_ln137 : 1
		specfucore_ln23 : 2
		m44 : 2
		mul_ln138 : 1
		specfucore_ln24 : 2
		m45 : 2
		mul_ln139 : 1
		specfucore_ln25 : 2
		m46 : 2
		m48 : 1
		mul_ln146 : 1
		m53 : 2
		specfucore_ln32 : 2
		trunc_ln148 : 2
		trunc_ln150 : 2
		mul_ln152 : 1
		m59 : 2
		specfucore_ln38 : 2
		trunc_ln154 : 2
		sext_ln173 : 3
		sext_ln174 : 3
		write_ln173 : 4
		write_ln174 : 4
	State 6
		mul_ln142 : 1
		m49 : 2
		specfucore_ln28 : 2
		m55 : 1
		mul_ln151 : 1
		m58 : 2
		specfucore_ln37 : 2
		m61 : 1
		sext_ln176 : 3
		write_ln176 : 4
	State 7
		mul_ln144 : 1
		m51 : 2
		specfucore_ln30 : 2
		mul_ln145 : 1
		m52 : 2
		specfucore_ln31 : 2
		mul_ln147 : 1
		m54 : 2
		specfucore_ln33 : 2
		mul_ln153 : 1
		m60 : 2
		specfucore_ln39 : 2
		mul_ln155 : 1
		specfucore_ln41 : 2
		m62 : 2
		sext_ln156_2 : 1
		m63 : 2
		specfucore_ln42 : 3
		trunc_ln158 : 3
		m65 : 4
		mul_ln160 : 1
		m67 : 2
		specfucore_ln46 : 2
		sext_ln175 : 3
		sext_ln177 : 3
		write_ln175 : 4
		write_ln177 : 4
	State 8
		mul_ln157 : 1
		m64 : 2
		specfucore_ln43 : 2
		mul_ln159 : 1
		m66 : 2
		specfucore_ln45 : 2
		mul_ln161 : 1
		m68 : 2
		specfucore_ln47 : 2
		mul_ln162 : 1
		specfucore_ln48 : 2
		m69 : 2
		mul_ln164 : 1
		m71 : 2
		specfucore_ln50 : 2
		trunc_ln166 : 2
		mul_ln168 : 1
		m75 : 2
		specfucore_ln54 : 2
		sext_ln178 : 3
		sext_ln182 : 3
		write_ln178 : 4
		write_ln182 : 4
	State 9
		m70 : 1
		m73 : 1
		mul_ln167 : 1
		m74 : 2
		specfucore_ln53 : 2
		sext_ln180 : 2
		sext_ln181 : 3
		write_ln180 : 3
		write_ln181 : 4
	State 10
		rend60 : 1
		rend58 : 1
		rend56 : 1
		rend54 : 1
		rend44 : 1
		rend42 : 1
		rend40 : 1
		rend38 : 1
		rend36 : 1
		rend34 : 1
		rend32 : 1
		rend30 : 1
		rend28 : 1
		rend24 : 1
		rend22 : 1
		rend20 : 1
		rend18 : 1
		rend16 : 1
		rend12 : 1
		rend10 : 1
		rend8 : 1
		rend6 : 1
		rend74 : 1
		rend72 : 1
		rend70 : 1
		rend68 : 1
		rend66 : 1
		rend64 : 1
		rend48 : 1
		mul_ln165 : 1
		specfucore_ln51 : 2
		trunc_ln165 : 2
		rend26 : 1
		rend4 : 1
		rend : 1
		write_ln179 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       mul_ln119_fu_349      |    0    |    0    |   270   |
|          |       mul_ln115_fu_383      |    0    |    0    |    51   |
|          |          m29_fu_417         |    0    |    0    |    26   |
|          |       mul_ln123_fu_430      |    0    |    0    |    62   |
|          |          m25_fu_477         |    0    |    0    |    51   |
|          |       mul_ln121_fu_490      |    0    |    0    |    88   |
|          |       mul_ln128_fu_515      |    0    |    0    |    43   |
|          |          m36_fu_525         |    0    |    0    |    43   |
|          |          m37_fu_537         |    0    |    0    |    41   |
|          |       mul_ln136_fu_550      |    0    |    0    |    63   |
|          |       mul_ln120_fu_582      |    0    |    0    |   270   |
|          |          m38_fu_626         |    0    |    0    |    33   |
|          |       mul_ln132_fu_637      |    0    |    0    |   218   |
|          |          m41_fu_653         |    0    |    0    |    41   |
|          |       mul_ln140_fu_678      |    0    |    0    |   218   |
|          |       mul_ln143_fu_695      |    0    |    0    |   140   |
|          |       mul_ln133_fu_733      |    0    |    0    |   114   |
|          |       mul_ln137_fu_749      |    0    |    0    |   114   |
|          |       mul_ln138_fu_765      |    0    |    0    |   114   |
|          |       mul_ln139_fu_781      |    0    |    0    |   114   |
|          |          m48_fu_798         |    0    |    0    |    51   |
|    mul   |       mul_ln146_fu_806      |    0    |    0    |    52   |
|          |       mul_ln152_fu_827      |    0    |    0    |   192   |
|          |       mul_ln142_fu_857      |    0    |    0    |    88   |
|          |          m57_fu_866         |    0    |    0    |    17   |
|          |       mul_ln151_fu_873      |    0    |    0    |    52   |
|          |          m61_fu_890         |    0    |    0    |    17   |
|          |       mul_ln144_fu_909      |    0    |    0    |    33   |
|          |       mul_ln145_fu_925      |    0    |    0    |   192   |
|          |       mul_ln147_fu_941      |    0    |    0    |   140   |
|          |       mul_ln153_fu_964      |    0    |    0    |   192   |
|          |       mul_ln155_fu_980      |    0    |    0    |   140   |
|          |          m63_fu_997         |    0    |    0    |    43   |
|          |      mul_ln160_fu_1019      |    0    |    0    |    62   |
|          |      mul_ln157_fu_1054      |    0    |    0    |   218   |
|          |      mul_ln159_fu_1067      |    0    |    0    |   114   |
|          |      mul_ln161_fu_1083      |    0    |    0    |   114   |
|          |      mul_ln162_fu_1102      |    0    |    0    |   140   |
|          |      mul_ln164_fu_1112      |    0    |    0    |   140   |
|          |      mul_ln168_fu_1129      |    0    |    0    |   218   |
|          |         m70_fu_1155         |    1    |    0    |    6    |
|          |         m73_fu_1164         |    0    |    0    |    26   |
|          |      mul_ln167_fu_1175      |    0    |    0    |    88   |
|          |      mul_ln165_fu_1201      |    0    |    0    |   244   |
|----------|-----------------------------|---------|---------|---------|
|          |          m24_fu_467         |    0    |    0    |    14   |
|          |          m31_fu_595         |    0    |    0    |    14   |
|    add   |          m32_fu_605         |    0    |    0    |    11   |
|          |          m33_fu_613         |    0    |    0    |    14   |
|          |          m34_fu_618         |    0    |    0    |    14   |
|          |         m65_fu_1010         |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_1212         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          | in_data_12_read_read_fu_174 |    0    |    0    |    0    |
|          |       in17_read_fu_180      |    0    |    0    |    0    |
|          |  in_data_6_read_read_fu_186 |    0    |    0    |    0    |
|          |  in_data_9_read_read_fu_192 |    0    |    0    |    0    |
|          | in_data_13_read_read_fu_198 |    0    |    0    |    0    |
|   read   | in_data_18_read_read_fu_204 |    0    |    0    |    0    |
|          | in_data_19_read_read_fu_210 |    0    |    0    |    0    |
|          |  in_data_7_read_read_fu_216 |    0    |    0    |    0    |
|          |  in_data_8_read_read_fu_222 |    0    |    0    |    0    |
|          | in_data_15_read_read_fu_228 |    0    |    0    |    0    |
|          | in_data_17_read_read_fu_234 |    0    |    0    |    0    |
|          | in_data_20_read_read_fu_240 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   write_ln170_write_fu_246  |    0    |    0    |    0    |
|          |   write_ln171_write_fu_253  |    0    |    0    |    0    |
|          |   write_ln172_write_fu_260  |    0    |    0    |    0    |
|          |   write_ln173_write_fu_267  |    0    |    0    |    0    |
|          |   write_ln174_write_fu_274  |    0    |    0    |    0    |
|          |   write_ln176_write_fu_281  |    0    |    0    |    0    |
|   write  |   write_ln175_write_fu_288  |    0    |    0    |    0    |
|          |   write_ln177_write_fu_295  |    0    |    0    |    0    |
|          |   write_ln178_write_fu_302  |    0    |    0    |    0    |
|          |   write_ln182_write_fu_309  |    0    |    0    |    0    |
|          |   write_ln180_write_fu_316  |    0    |    0    |    0    |
|          |   write_ln181_write_fu_323  |    0    |    0    |    0    |
|          |   write_ln179_write_fu_330  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         in13_fu_337         |    0    |    0    |    0    |
|          |          m26_fu_355         |    0    |    0    |    0    |
|          |         in10_fu_359         |    0    |    0    |    0    |
|          |         in14_fu_363         |    0    |    0    |    0    |
|          |         in20_fu_367         |    0    |    0    |    0    |
|          |      trunc_ln115_fu_375     |    0    |    0    |    0    |
|          |          m22_fu_389         |    0    |    0    |    0    |
|          |      trunc_ln116_fu_393     |    0    |    0    |    0    |
|          |     trunc_ln116_1_fu_397    |    0    |    0    |    0    |
|          |          m30_fu_436         |    0    |    0    |    0    |
|          |     trunc_ln125_1_fu_440    |    0    |    0    |    0    |
|          |     trunc_ln127_1_fu_444    |    0    |    0    |    0    |
|          |          in8_fu_448         |    0    |    0    |    0    |
|          |          in9_fu_452         |    0    |    0    |    0    |
|          |         in16_fu_456         |    0    |    0    |    0    |
|          |      trunc_ln126_fu_496     |    0    |    0    |    0    |
|          |          m28_fu_500         |    0    |    0    |    0    |
|          |      trunc_ln127_fu_504     |    0    |    0    |    0    |
|          |          m35_fu_521         |    0    |    0    |    0    |
|          |      trunc_ln131_fu_543     |    0    |    0    |    0    |
|          |     trunc_ln141_2_fu_555    |    0    |    0    |    0    |
|          |     trunc_ln154_2_fu_559    |    0    |    0    |    0    |
|          |         in18_fu_563         |    0    |    0    |    0    |
|          |         in21_fu_567         |    0    |    0    |    0    |
|          |          m27_fu_588         |    0    |    0    |    0    |
|          |      trunc_ln125_fu_601     |    0    |    0    |    0    |
|          |          m39_fu_643         |    0    |    0    |    0    |
|          |      trunc_ln135_fu_659     |    0    |    0    |    0    |
|          |          m47_fu_684         |    0    |    0    |    0    |
|   trunc  |      trunc_ln141_fu_688     |    0    |    0    |    0    |
|          |          m50_fu_701         |    0    |    0    |    0    |
|          |     trunc_ln150_1_fu_705    |    0    |    0    |    0    |
|          |          m40_fu_739         |    0    |    0    |    0    |
|          |          m44_fu_755         |    0    |    0    |    0    |
|          |          m45_fu_771         |    0    |    0    |    0    |
|          |          m46_fu_787         |    0    |    0    |    0    |
|          |          m53_fu_812         |    0    |    0    |    0    |
|          |      trunc_ln148_fu_816     |    0    |    0    |    0    |
|          |      trunc_ln150_fu_820     |    0    |    0    |    0    |
|          |          m59_fu_833         |    0    |    0    |    0    |
|          |      trunc_ln154_fu_837     |    0    |    0    |    0    |
|          |          m49_fu_862         |    0    |    0    |    0    |
|          |          m58_fu_879         |    0    |    0    |    0    |
|          |          m51_fu_915         |    0    |    0    |    0    |
|          |          m52_fu_931         |    0    |    0    |    0    |
|          |          m54_fu_947         |    0    |    0    |    0    |
|          |          m60_fu_970         |    0    |    0    |    0    |
|          |          m62_fu_986         |    0    |    0    |    0    |
|          |     trunc_ln158_fu_1006     |    0    |    0    |    0    |
|          |         m67_fu_1025         |    0    |    0    |    0    |
|          |         m64_fu_1060         |    0    |    0    |    0    |
|          |         m66_fu_1073         |    0    |    0    |    0    |
|          |         m68_fu_1089         |    0    |    0    |    0    |
|          |         m69_fu_1108         |    0    |    0    |    0    |
|          |         m71_fu_1118         |    0    |    0    |    0    |
|          |     trunc_ln166_fu_1122     |    0    |    0    |    0    |
|          |         m75_fu_1135         |    0    |    0    |    0    |
|          |         m74_fu_1181         |    0    |    0    |    0    |
|          |     trunc_ln165_fu_1207     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      zext_ln119_fu_341      |    0    |    0    |    0    |
|          |     zext_ln119_1_fu_345     |    0    |    0    |    0    |
|          |      zext_ln115_fu_379      |    0    |    0    |    0    |
|          |      zext_ln123_fu_423      |    0    |    0    |    0    |
|          |     zext_ln123_1_fu_427     |    0    |    0    |    0    |
|          |      zext_ln121_fu_487      |    0    |    0    |    0    |
|          |      zext_ln128_fu_508      |    0    |    0    |    0    |
|          |      zext_ln120_fu_571      |    0    |    0    |    0    |
|          |      zext_ln132_fu_631      |    0    |    0    |    0    |
|          |     zext_ln132_1_fu_634     |    0    |    0    |    0    |
|          |      zext_ln140_fu_670      |    0    |    0    |    0    |
|          |     zext_ln140_1_fu_674     |    0    |    0    |    0    |
|          |     zext_ln133_1_fu_727     |    0    |    0    |    0    |
|          |     zext_ln142_1_fu_803     |    0    |    0    |    0    |
|          |      zext_ln152_fu_824      |    0    |    0    |    0    |
|          |      zext_ln142_fu_851      |    0    |    0    |    0    |
|   zext   |     zext_ln142_2_fu_854     |    0    |    0    |    0    |
|          |      zext_ln133_fu_903      |    0    |    0    |    0    |
|          |      zext_ln144_fu_906      |    0    |    0    |    0    |
|          |      zext_ln145_fu_919      |    0    |    0    |    0    |
|          |     zext_ln145_1_fu_922     |    0    |    0    |    0    |
|          |      zext_ln147_fu_935      |    0    |    0    |    0    |
|          |      zext_ln153_fu_958      |    0    |    0    |    0    |
|          |      zext_ln160_fu_1016     |    0    |    0    |    0    |
|          |     zext_ln147_1_fu_1039    |    0    |    0    |    0    |
|          |      zext_ln157_fu_1045     |    0    |    0    |    0    |
|          |     zext_ln157_1_fu_1048    |    0    |    0    |    0    |
|          |      zext_ln159_fu_1064     |    0    |    0    |    0    |
|          |      zext_ln161_fu_1077     |    0    |    0    |    0    |
|          |     zext_ln161_1_fu_1080    |    0    |    0    |    0    |
|          |      zext_ln162_fu_1093     |    0    |    0    |    0    |
|          |      zext_ln168_fu_1126     |    0    |    0    |    0    |
|          |      zext_ln167_fu_1172     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      sext_ln115_fu_371      |    0    |    0    |    0    |
|          |      sext_ln122_fu_409      |    0    |    0    |    0    |
|          |     sext_ln122_1_fu_413     |    0    |    0    |    0    |
|          |      sext_ln117_fu_460      |    0    |    0    |    0    |
|          |     sext_ln117_1_fu_464     |    0    |    0    |    0    |
|          |      sext_ln118_fu_473      |    0    |    0    |    0    |
|          |      sext_ln121_fu_483      |    0    |    0    |    0    |
|          |      sext_ln128_fu_511      |    0    |    0    |    0    |
|          |      sext_ln130_fu_531      |    0    |    0    |    0    |
|          |     sext_ln130_1_fu_534     |    0    |    0    |    0    |
|          |      sext_ln136_fu_547      |    0    |    0    |    0    |
|          |      sext_ln120_fu_574      |    0    |    0    |    0    |
|          |     sext_ln120_1_fu_578     |    0    |    0    |    0    |
|          |      sext_ln124_fu_592      |    0    |    0    |    0    |
|          |      sext_ln126_fu_610      |    0    |    0    |    0    |
|          |      sext_ln131_fu_622      |    0    |    0    |    0    |
|          |      sext_ln134_fu_647      |    0    |    0    |    0    |
|          |     sext_ln134_1_fu_650     |    0    |    0    |    0    |
|          |      sext_ln143_fu_692      |    0    |    0    |    0    |
|          |      sext_ln170_fu_709      |    0    |    0    |    0    |
|          |      sext_ln171_fu_714      |    0    |    0    |    0    |
|          |      sext_ln172_fu_719      |    0    |    0    |    0    |
|          |     sext_ln133_1_fu_724     |    0    |    0    |    0    |
|          |     sext_ln133_2_fu_730     |    0    |    0    |    0    |
|          |      sext_ln137_fu_743      |    0    |    0    |    0    |
|          |     sext_ln137_1_fu_746     |    0    |    0    |    0    |
|          |      sext_ln138_fu_759      |    0    |    0    |    0    |
|          |     sext_ln138_1_fu_762     |    0    |    0    |    0    |
|   sext   |      sext_ln139_fu_775      |    0    |    0    |    0    |
|          |     sext_ln139_1_fu_778     |    0    |    0    |    0    |
|          |      sext_ln173_fu_841      |    0    |    0    |    0    |
|          |      sext_ln174_fu_846      |    0    |    0    |    0    |
|          |      sext_ln151_fu_870      |    0    |    0    |    0    |
|          |      sext_ln176_fu_895      |    0    |    0    |    0    |
|          |      sext_ln133_fu_900      |    0    |    0    |    0    |
|          |      sext_ln147_fu_938      |    0    |    0    |    0    |
|          |      sext_ln153_fu_961      |    0    |    0    |    0    |
|          |      sext_ln155_fu_974      |    0    |    0    |    0    |
|          |     sext_ln155_1_fu_977     |    0    |    0    |    0    |
|          |      sext_ln156_fu_990      |    0    |    0    |    0    |
|          |     sext_ln156_2_fu_993     |    0    |    0    |    0    |
|          |      sext_ln158_fu_1003     |    0    |    0    |    0    |
|          |      sext_ln175_fu_1029     |    0    |    0    |    0    |
|          |      sext_ln177_fu_1034     |    0    |    0    |    0    |
|          |     sext_ln156_1_fu_1042    |    0    |    0    |    0    |
|          |      sext_ln157_fu_1051     |    0    |    0    |    0    |
|          |      sext_ln162_fu_1096     |    0    |    0    |    0    |
|          |     sext_ln162_1_fu_1099    |    0    |    0    |    0    |
|          |      sext_ln178_fu_1139     |    0    |    0    |    0    |
|          |      sext_ln182_fu_1144     |    0    |    0    |    0    |
|          |      sext_ln163_fu_1149     |    0    |    0    |    0    |
|          |     sext_ln163_1_fu_1152    |    0    |    0    |    0    |
|          |      sext_ln166_fu_1161     |    0    |    0    |    0    |
|          |      sext_ln167_fu_1169     |    0    |    0    |    0    |
|          |      sext_ln180_fu_1185     |    0    |    0    |    0    |
|          |      sext_ln181_fu_1190     |    0    |    0    |    0    |
|          |      sext_ln165_fu_1195     |    0    |    0    |    0    |
|          |     sext_ln165_1_fu_1198    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        shl_ln_fu_401        |    0    |    0    |    0    |
|          |          m43_fu_663         |    0    |    0    |    0    |
|bitconcatenate|     trunc_ln141_1_fu_791    |    0    |    0    |    0    |
|          |     trunc_ln154_1_fu_883    |    0    |    0    |    0    |
|          |        shl_ln1_fu_951       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    2    |    0    |   4773  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     in16_reg_1263    |    4   |
|     in20_reg_1225    |    6   |
|     m22_reg_1230     |    9   |
|     m24_reg_1268     |   10   |
|     m25_reg_1274     |   16   |
|     m26_reg_1218     |    8   |
|     m28_reg_1284     |    8   |
|     m29_reg_1240     |    8   |
|     m30_reg_1247     |    6   |
|     m32_reg_1334     |    3   |
|     m33_reg_1340     |    9   |
|     m35_reg_1294     |    5   |
|     m36_reg_1303     |   10   |
|     m37_reg_1308     |   14   |
|     m38_reg_1345     |    7   |
|     m39_reg_1352     |   10   |
|     m40_reg_1389     |   13   |
|     m41_reg_1358     |   13   |
|     m45_reg_1395     |   10   |
|     m47_reg_1368     |   11   |
|     m48_reg_1401     |    9   |
|     m49_reg_1433     |    4   |
|     m50_reg_1379     |   10   |
|     m52_reg_1450     |   13   |
|     m53_reg_1407     |    6   |
|     m54_reg_1455     |   10   |
|     m55_reg_1460     |    8   |
|     m57_reg_1438     |    5   |
|     m59_reg_1422     |    8   |
|     m61_reg_1443     |    5   |
|     m62_reg_1470     |   14   |
|     m63_reg_1476     |   11   |
|     m64_reg_1493     |   14   |
|     m65_reg_1482     |   10   |
|     m66_reg_1498     |    8   |
|     m67_reg_1487     |    5   |
|     m68_reg_1503     |   10   |
|     m70_reg_1518     |   15   |
|     m71_reg_1508     |    9   |
|  mul_ln136_reg_1319  |   10   |
|   shl_ln1_reg_1465   |    6   |
| trunc_ln116_reg_1235 |   10   |
|trunc_ln125_1_reg_1253|    3   |
| trunc_ln126_reg_1279 |    9   |
|trunc_ln127_1_reg_1258|    7   |
| trunc_ln127_reg_1289 |    7   |
| trunc_ln131_reg_1314 |    7   |
| trunc_ln135_reg_1363 |    8   |
|trunc_ln141_2_reg_1324|    8   |
| trunc_ln141_reg_1374 |    9   |
| trunc_ln148_reg_1412 |    8   |
|trunc_ln150_1_reg_1384|    5   |
| trunc_ln150_reg_1417 |    5   |
|trunc_ln154_2_reg_1329|    4   |
| trunc_ln154_reg_1428 |    5   |
| trunc_ln166_reg_1513 |    6   |
+----------------------+--------+
|         Total        |   471  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------|------|------|------|--------||---------||---------||---------|
| grp_fu_1212 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_fu_1212 |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|-------------|------|------|------|--------||---------||---------||---------|
|    Total    |      |      |      |   32   ||  3.176  ||    0    ||    18   |
|-------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |  4773  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    0   |   18   |
|  Register |    -   |    -   |   471  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   471  |  4791  |
+-----------+--------+--------+--------+--------+
