{"Source Block": ["oh/etx/hdl/etx_protocol.v@124:139@HdlStmProcess", "   reg     rd_wait_sync;\n   reg     wr_wait_sync;\n   reg     e_tx_rd_wait;\n   reg     e_tx_wr_wait;\n   \n   always @ (posedge tx_lclk_par) \n     begin\n\trd_wait_sync <= tx_rd_wait;\n\te_tx_rd_wait <= rd_wait_sync;\n\twr_wait_sync <= tx_wr_wait;\n\te_tx_wr_wait <= wr_wait_sync;\n     end\n   \nendmodule // e_tx_protocol\n\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[135, "   assign ecfg_tx_datain[1:0] = {e_tx_wr_wait,\n"], [135, "\t\t\t\t e_tx_rd_wait};\n"]]}}