

================================================================
== Vivado HLS Report for 'MAT_Multiply'
================================================================
* Date:           Tue Sep 29 14:00:42 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        parta_2
* Solution:       solution2_fifo_pipeline
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      9.45|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  3140001|    2|  3140002|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-------+---------+----------+-----------+-----------+-------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |  min  |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+-------+---------+----------+-----------+-----------+-------+----------+
        |- Row_Col      |  20000|  3140000|  2 ~ 314 |          -|          -|  10000|    no    |
        | + RowCaching  |    100|      100|         2|          1|          1|    100|    yes   |
        | + ColCaching  |    100|      100|         2|          1|          1|    100|    yes   |
        | + Product     |    107|      107|         9|          1|          1|    100|    yes   |
        +---------------+-------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 18
* Pipeline: 3
  Pipeline-0: II = 1, D = 2, States = { 3 4 }
  Pipeline-1: II = 1, D = 2, States = { 6 7 }
  Pipeline-2: II = 1, D = 9, States = { 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	18  / (tmp_4 & !exitcond_flatten & !tmp_s)
	3  / (tmp_4 & !exitcond_flatten & tmp_s & tmp_8)
	5  / (tmp_4 & !exitcond_flatten & tmp_s & !tmp_8)
3 --> 
	5  / (exitcond2)
	4  / (!exitcond2)
4 --> 
	3  / true
5 --> 
	8  / (!tmp_6)
	6  / (tmp_6)
6 --> 
	8  / (exitcond1)
	7  / (!exitcond1)
7 --> 
	6  / true
8 --> 
	9  / true
9 --> 
	18  / (exitcond)
	10  / (!exitcond)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	9  / true
18 --> 
	2  / true
* FSM state operations: 

 <State 1>: 6.31ns
ST_1: stg_19 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %A), !map !0

ST_1: stg_20 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %B), !map !6

ST_1: stg_21 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %C), !map !10

ST_1: stg_22 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mA) nounwind, !map !14

ST_1: stg_23 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nA) nounwind, !map !20

ST_1: stg_24 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mB) nounwind, !map !24

ST_1: stg_25 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nB) nounwind, !map !28

ST_1: stg_26 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mC) nounwind, !map !32

ST_1: stg_27 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nC) nounwind, !map !36

ST_1: stg_28 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @str) nounwind

ST_1: nC_read [1/1] 0.00ns
:10  %nC_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nC)

ST_1: mC_read [1/1] 0.00ns
:11  %mC_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mC)

ST_1: nB_read [1/1] 0.00ns
:12  %nB_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nB)

ST_1: mB_read [1/1] 0.00ns
:13  %mB_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mB)

ST_1: nA_read [1/1] 0.00ns
:14  %nA_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nA)

ST_1: mA_read [1/1] 0.00ns
:15  %mA_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mA)

ST_1: A_cached_row [1/1] 2.71ns
:16  %A_cached_row = alloca [100 x i32], align 16

ST_1: B_cached [1/1] 2.71ns
:17  %B_cached = alloca [10000 x i32], align 4

ST_1: stg_37 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecInterface(i32* %C, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_38 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecInterface(i32* %B, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_39 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecInterface(i32* %A, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: tmp [1/1] 2.00ns
:21  %tmp = icmp eq i8 %nA_read, %mB_read

ST_1: tmp_1 [1/1] 2.00ns
:22  %tmp_1 = icmp eq i8 %mA_read, %mC_read

ST_1: tmp_3 [1/1] 2.00ns
:23  %tmp_3 = icmp eq i8 %nB_read, %nC_read

ST_1: tmp1 [1/1] 1.37ns
:24  %tmp1 = and i1 %tmp_1, %tmp_3

ST_1: tmp_4 [1/1] 1.37ns
:25  %tmp_4 = and i1 %tmp1, %tmp

ST_1: stg_45 [1/1] 1.57ns
:26  br i1 %tmp_4, label %.preheader7.preheader, label %.loopexit8


 <State 2>: 9.45ns
ST_2: indvar_flatten [1/1] 0.00ns
.preheader7.preheader:0  %indvar_flatten = phi i14 [ %indvar_flatten_next, %._crit_edge ], [ 0, %0 ]

ST_2: i [1/1] 0.00ns
.preheader7.preheader:1  %i = phi i7 [ %i_mid2, %._crit_edge ], [ 0, %0 ]

ST_2: j [1/1] 0.00ns
.preheader7.preheader:2  %j = phi i7 [ %j_1, %._crit_edge ], [ 0, %0 ]

ST_2: exitcond_flatten [1/1] 2.21ns
.preheader7.preheader:3  %exitcond_flatten = icmp eq i14 %indvar_flatten, -6384

ST_2: indvar_flatten_next [1/1] 1.96ns
.preheader7.preheader:4  %indvar_flatten_next = add i14 %indvar_flatten, 1

ST_2: stg_51 [1/1] 0.00ns
.preheader7.preheader:5  br i1 %exitcond_flatten, label %.loopexit8, label %.preheader7

ST_2: stg_52 [1/1] 0.00ns
.preheader7:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @str1)

ST_2: empty_10 [1/1] 0.00ns
.preheader7:1  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10000, i64 10000, i64 10000)

ST_2: exitcond3 [1/1] 1.97ns
.preheader7:2  %exitcond3 = icmp eq i7 %j, -28

ST_2: j_mid2 [1/1] 1.37ns
.preheader7:3  %j_mid2 = select i1 %exitcond3, i7 0, i7 %j

ST_2: i_s [1/1] 1.72ns
.preheader7:4  %i_s = add i7 %i, 1

ST_2: i_mid2 [1/1] 1.37ns
.preheader7:5  %i_mid2 = select i1 %exitcond3, i7 %i_s, i7 %i

ST_2: i_cast [1/1] 0.00ns
.preheader7:6  %i_cast = zext i7 %i_mid2 to i8

ST_2: tmp_5 [1/1] 2.00ns
.preheader7:7  %tmp_5 = icmp ult i8 %i_cast, %mC_read

ST_2: tmp_6 [1/1] 1.97ns
.preheader7:8  %tmp_6 = icmp eq i7 %i_mid2, 0

ST_2: j_cast [1/1] 0.00ns
.preheader7:9  %j_cast = zext i7 %j_mid2 to i8

ST_2: stg_62 [1/1] 0.00ns
.preheader7:10  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str3) nounwind

ST_2: tmp_2 [1/1] 0.00ns
.preheader7:11  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str3) nounwind

ST_2: tmp_9 [1/1] 2.00ns
.preheader7:12  %tmp_9 = icmp ult i8 %j_cast, %nC_read

ST_2: tmp_s [1/1] 1.37ns
.preheader7:13  %tmp_s = and i1 %tmp_5, %tmp_9

ST_2: stg_66 [1/1] 0.00ns
.preheader7:14  br i1 %tmp_s, label %1, label %._crit_edge

ST_2: tmp_8 [1/1] 1.97ns
:0  %tmp_8 = icmp eq i7 %j_mid2, 0

ST_2: stg_68 [1/1] 1.57ns
:1  br i1 %tmp_8, label %.preheader5, label %.loopexit6

ST_2: stg_69 [1/1] 0.00ns
.loopexit8:0  ret void


 <State 3>: 1.97ns
ST_3: k [1/1] 0.00ns
.preheader5:0  %k = phi i7 [ %k_3, %2 ], [ 0, %1 ]

ST_3: exitcond2 [1/1] 1.97ns
.preheader5:1  %exitcond2 = icmp eq i7 %k, -28

ST_3: k_3 [1/1] 1.72ns
.preheader5:2  %k_3 = add i7 %k, 1

ST_3: stg_73 [1/1] 0.00ns
.preheader5:3  br i1 %exitcond2, label %.loopexit6, label %2


 <State 4>: 7.09ns
ST_4: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_4: stg_75 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind

ST_4: tmp_7 [1/1] 0.00ns
:2  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind

ST_4: stg_77 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_4: tmp_10 [1/1] 0.00ns
:4  %tmp_10 = zext i7 %k to i64

ST_4: A_read [1/1] 4.38ns
:5  %A_read = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %A)

ST_4: A_cached_row_addr [1/1] 0.00ns
:6  %A_cached_row_addr = getelementptr inbounds [100 x i32]* %A_cached_row, i64 0, i64 %tmp_10

ST_4: stg_81 [1/1] 2.71ns
:7  store i32 %A_read, i32* %A_cached_row_addr, align 4

ST_4: empty_4 [1/1] 0.00ns
:8  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_7) nounwind

ST_4: stg_83 [1/1] 0.00ns
:9  br label %.preheader5


 <State 5>: 1.57ns
ST_5: stg_84 [1/1] 0.00ns
.loopexit6:0  br i1 %tmp_6, label %.preheader.preheader, label %.loopexit

ST_5: tmp_11_trn_cast [1/1] 0.00ns
.preheader.preheader:0  %tmp_11_trn_cast = zext i7 %j_mid2 to i14

ST_5: stg_86 [1/1] 1.57ns
.preheader.preheader:1  br label %.preheader


 <State 6>: 3.34ns
ST_6: k_1 [1/1] 0.00ns
.preheader:0  %k_1 = phi i7 [ %k_4, %3 ], [ 0, %.preheader.preheader ]

ST_6: phi_mul [1/1] 0.00ns
.preheader:1  %phi_mul = phi i14 [ %next_mul, %3 ], [ 0, %.preheader.preheader ]

ST_6: exitcond1 [1/1] 1.97ns
.preheader:2  %exitcond1 = icmp eq i7 %k_1, -28

ST_6: k_4 [1/1] 1.72ns
.preheader:3  %k_4 = add i7 %k_1, 1

ST_6: stg_91 [1/1] 0.00ns
.preheader:4  br i1 %exitcond1, label %.loopexit, label %3

ST_6: next_mul [1/1] 1.96ns
:5  %next_mul = add i14 %phi_mul, 100

ST_6: p_addr4 [1/1] 1.96ns
:6  %p_addr4 = add i14 %tmp_11_trn_cast, %phi_mul


 <State 7>: 7.09ns
ST_7: empty_5 [1/1] 0.00ns
:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_7: stg_95 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind

ST_7: tmp_11 [1/1] 0.00ns
:2  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind

ST_7: stg_97 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_7: B_read [1/1] 4.38ns
:4  %B_read = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %B)

ST_7: tmp_12 [1/1] 0.00ns
:7  %tmp_12 = zext i14 %p_addr4 to i64

ST_7: B_cached_addr [1/1] 0.00ns
:8  %B_cached_addr = getelementptr [10000 x i32]* %B_cached, i64 0, i64 %tmp_12

ST_7: stg_101 [1/1] 2.71ns
:9  store i32 %B_read, i32* %B_cached_addr, align 4

ST_7: empty_6 [1/1] 0.00ns
:10  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_11) nounwind

ST_7: stg_103 [1/1] 0.00ns
:11  br label %.preheader


 <State 8>: 1.57ns
ST_8: tmp_13_trn_cast [1/1] 0.00ns
.loopexit:0  %tmp_13_trn_cast = zext i7 %j_mid2 to i14

ST_8: stg_105 [1/1] 1.57ns
.loopexit:1  br label %4


 <State 9>: 4.67ns
ST_9: k_2 [1/1] 0.00ns
:0  %k_2 = phi i7 [ 0, %.loopexit ], [ %k_5, %_ifconv ]

ST_9: temp [1/1] 0.00ns
:1  %temp = phi i32 [ 0, %.loopexit ], [ %temp_1, %_ifconv ]

ST_9: phi_mul5 [1/1] 0.00ns
:2  %phi_mul5 = phi i14 [ 0, %.loopexit ], [ %next_mul6, %_ifconv ]

ST_9: exitcond [1/1] 1.97ns
:3  %exitcond = icmp eq i7 %k_2, -28

ST_9: k_5 [1/1] 1.72ns
:4  %k_5 = add i7 %k_2, 1

ST_9: stg_111 [1/1] 0.00ns
:5  br i1 %exitcond, label %5, label %_ifconv

ST_9: k_2_cast [1/1] 0.00ns
_ifconv:0  %k_2_cast = zext i7 %k_2 to i8

ST_9: tmp_14 [1/1] 2.00ns
_ifconv:5  %tmp_14 = icmp ult i8 %k_2_cast, %mB_read

ST_9: tmp_15 [1/1] 0.00ns
_ifconv:6  %tmp_15 = zext i7 %k_2 to i64

ST_9: A_cached_row_addr_1 [1/1] 0.00ns
_ifconv:7  %A_cached_row_addr_1 = getelementptr inbounds [100 x i32]* %A_cached_row, i64 0, i64 %tmp_15

ST_9: A_cached_row_load [2/2] 2.71ns
_ifconv:8  %A_cached_row_load = load i32* %A_cached_row_addr_1, align 4

ST_9: next_mul6 [1/1] 1.96ns
_ifconv:9  %next_mul6 = add i14 %phi_mul5, 100

ST_9: p_addr2 [1/1] 1.96ns
_ifconv:10  %p_addr2 = add i14 %tmp_13_trn_cast, %phi_mul5

ST_9: tmp_17 [1/1] 0.00ns
_ifconv:11  %tmp_17 = zext i14 %p_addr2 to i64

ST_9: B_cached_addr_1 [1/1] 0.00ns
_ifconv:12  %B_cached_addr_1 = getelementptr [10000 x i32]* %B_cached, i64 0, i64 %tmp_17

ST_9: B_cached_load [2/2] 2.71ns
_ifconv:13  %B_cached_load = load i32* %B_cached_addr_1, align 4


 <State 10>: 2.71ns
ST_10: A_cached_row_load [1/2] 2.71ns
_ifconv:8  %A_cached_row_load = load i32* %A_cached_row_addr_1, align 4

ST_10: B_cached_load [1/2] 2.71ns
_ifconv:13  %B_cached_load = load i32* %B_cached_addr_1, align 4


 <State 11>: 6.08ns
ST_11: tmp_16 [6/6] 6.08ns
_ifconv:14  %tmp_16 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 12>: 6.08ns
ST_12: tmp_16 [5/6] 6.08ns
_ifconv:14  %tmp_16 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 13>: 6.08ns
ST_13: tmp_16 [4/6] 6.08ns
_ifconv:14  %tmp_16 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 14>: 6.08ns
ST_14: tmp_16 [3/6] 6.08ns
_ifconv:14  %tmp_16 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 15>: 6.08ns
ST_15: tmp_16 [2/6] 6.08ns
_ifconv:14  %tmp_16 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 16>: 6.08ns
ST_16: tmp_16 [1/6] 6.08ns
_ifconv:14  %tmp_16 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 17>: 3.81ns
ST_17: empty_7 [1/1] 0.00ns
_ifconv:1  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_17: stg_131 [1/1] 0.00ns
_ifconv:2  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str6) nounwind

ST_17: tmp_13 [1/1] 0.00ns
_ifconv:3  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

ST_17: stg_133 [1/1] 0.00ns
_ifconv:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_17: temp_2 [1/1] 2.44ns
_ifconv:15  %temp_2 = add nsw i32 %tmp_16, %temp

ST_17: temp_1 [1/1] 1.37ns
_ifconv:16  %temp_1 = select i1 %tmp_14, i32 %temp_2, i32 %temp

ST_17: empty_8 [1/1] 0.00ns
_ifconv:17  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_13) nounwind

ST_17: stg_137 [1/1] 0.00ns
_ifconv:18  br label %4


 <State 18>: 4.38ns
ST_18: stg_138 [1/1] 4.38ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %C, i32 %temp)

ST_18: stg_139 [1/1] 0.00ns
:1  br label %._crit_edge

ST_18: empty_9 [1/1] 0.00ns
._crit_edge:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str3, i32 %tmp_2) nounwind

ST_18: j_1 [1/1] 1.72ns
._crit_edge:1  %j_1 = add i7 %j_mid2, 1

ST_18: stg_142 [1/1] 0.00ns
._crit_edge:2  br label %.preheader7.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x900d74fcd0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x900d74fd60; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x900d74ffa0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x900d750540; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x900d7501e0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x900d7505d0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x900d7508a0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x900d7509c0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x900d750a50; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_19              (specbitsmap      ) [ 0000000000000000000]
stg_20              (specbitsmap      ) [ 0000000000000000000]
stg_21              (specbitsmap      ) [ 0000000000000000000]
stg_22              (specbitsmap      ) [ 0000000000000000000]
stg_23              (specbitsmap      ) [ 0000000000000000000]
stg_24              (specbitsmap      ) [ 0000000000000000000]
stg_25              (specbitsmap      ) [ 0000000000000000000]
stg_26              (specbitsmap      ) [ 0000000000000000000]
stg_27              (specbitsmap      ) [ 0000000000000000000]
stg_28              (spectopmodule    ) [ 0000000000000000000]
nC_read             (read             ) [ 0011111111111111111]
mC_read             (read             ) [ 0011111111111111111]
nB_read             (read             ) [ 0000000000000000000]
mB_read             (read             ) [ 0011111111111111111]
nA_read             (read             ) [ 0000000000000000000]
mA_read             (read             ) [ 0000000000000000000]
A_cached_row        (alloca           ) [ 0011111111111111111]
B_cached            (alloca           ) [ 0011111111111111111]
stg_37              (specinterface    ) [ 0000000000000000000]
stg_38              (specinterface    ) [ 0000000000000000000]
stg_39              (specinterface    ) [ 0000000000000000000]
tmp                 (icmp             ) [ 0000000000000000000]
tmp_1               (icmp             ) [ 0000000000000000000]
tmp_3               (icmp             ) [ 0000000000000000000]
tmp1                (and              ) [ 0000000000000000000]
tmp_4               (and              ) [ 0011111111111111111]
stg_45              (br               ) [ 0111111111111111111]
indvar_flatten      (phi              ) [ 0010000000000000000]
i                   (phi              ) [ 0010000000000000000]
j                   (phi              ) [ 0010000000000000000]
exitcond_flatten    (icmp             ) [ 0011111111111111111]
indvar_flatten_next (add              ) [ 0111111111111111111]
stg_51              (br               ) [ 0000000000000000000]
stg_52              (specloopname     ) [ 0000000000000000000]
empty_10            (speclooptripcount) [ 0000000000000000000]
exitcond3           (icmp             ) [ 0000000000000000000]
j_mid2              (select           ) [ 0001111111111111111]
i_s                 (add              ) [ 0000000000000000000]
i_mid2              (select           ) [ 0111111111111111111]
i_cast              (zext             ) [ 0000000000000000000]
tmp_5               (icmp             ) [ 0000000000000000000]
tmp_6               (icmp             ) [ 0001111100000000000]
j_cast              (zext             ) [ 0000000000000000000]
stg_62              (specloopname     ) [ 0000000000000000000]
tmp_2               (specregionbegin  ) [ 0001111111111111111]
tmp_9               (icmp             ) [ 0000000000000000000]
tmp_s               (and              ) [ 0011111111111111111]
stg_66              (br               ) [ 0000000000000000000]
tmp_8               (icmp             ) [ 0011111111111111111]
stg_68              (br               ) [ 0011111111111111111]
stg_69              (ret              ) [ 0000000000000000000]
k                   (phi              ) [ 0001100000000000000]
exitcond2           (icmp             ) [ 0011111111111111111]
k_3                 (add              ) [ 0011111111111111111]
stg_73              (br               ) [ 0000000000000000000]
empty               (speclooptripcount) [ 0000000000000000000]
stg_75              (specloopname     ) [ 0000000000000000000]
tmp_7               (specregionbegin  ) [ 0000000000000000000]
stg_77              (specpipeline     ) [ 0000000000000000000]
tmp_10              (zext             ) [ 0000000000000000000]
A_read              (read             ) [ 0000000000000000000]
A_cached_row_addr   (getelementptr    ) [ 0000000000000000000]
stg_81              (store            ) [ 0000000000000000000]
empty_4             (specregionend    ) [ 0000000000000000000]
stg_83              (br               ) [ 0011111111111111111]
stg_84              (br               ) [ 0000000000000000000]
tmp_11_trn_cast     (zext             ) [ 0000001100000000000]
stg_86              (br               ) [ 0011111111111111111]
k_1                 (phi              ) [ 0000001000000000000]
phi_mul             (phi              ) [ 0000001000000000000]
exitcond1           (icmp             ) [ 0011111111111111111]
k_4                 (add              ) [ 0011111111111111111]
stg_91              (br               ) [ 0000000000000000000]
next_mul            (add              ) [ 0011111111111111111]
p_addr4             (add              ) [ 0000001100000000000]
empty_5             (speclooptripcount) [ 0000000000000000000]
stg_95              (specloopname     ) [ 0000000000000000000]
tmp_11              (specregionbegin  ) [ 0000000000000000000]
stg_97              (specpipeline     ) [ 0000000000000000000]
B_read              (read             ) [ 0000000000000000000]
tmp_12              (zext             ) [ 0000000000000000000]
B_cached_addr       (getelementptr    ) [ 0000000000000000000]
stg_101             (store            ) [ 0000000000000000000]
empty_6             (specregionend    ) [ 0000000000000000000]
stg_103             (br               ) [ 0011111111111111111]
tmp_13_trn_cast     (zext             ) [ 0000000001111111110]
stg_105             (br               ) [ 0011111111111111111]
k_2                 (phi              ) [ 0000000001000000000]
temp                (phi              ) [ 0010000001111111111]
phi_mul5            (phi              ) [ 0000000001000000000]
exitcond            (icmp             ) [ 0011111111111111111]
k_5                 (add              ) [ 0011111111111111111]
stg_111             (br               ) [ 0000000000000000000]
k_2_cast            (zext             ) [ 0000000000000000000]
tmp_14              (icmp             ) [ 0000000001111111110]
tmp_15              (zext             ) [ 0000000000000000000]
A_cached_row_addr_1 (getelementptr    ) [ 0000000001100000000]
next_mul6           (add              ) [ 0011111111111111111]
p_addr2             (add              ) [ 0000000000000000000]
tmp_17              (zext             ) [ 0000000000000000000]
B_cached_addr_1     (getelementptr    ) [ 0000000001100000000]
A_cached_row_load   (load             ) [ 0000000001011111100]
B_cached_load       (load             ) [ 0000000001011111100]
tmp_16              (mul              ) [ 0000000001000000010]
empty_7             (speclooptripcount) [ 0000000000000000000]
stg_131             (specloopname     ) [ 0000000000000000000]
tmp_13              (specregionbegin  ) [ 0000000000000000000]
stg_133             (specpipeline     ) [ 0000000000000000000]
temp_2              (add              ) [ 0000000000000000000]
temp_1              (select           ) [ 0011111111111111111]
empty_8             (specregionend    ) [ 0000000000000000000]
stg_137             (br               ) [ 0011111111111111111]
stg_138             (write            ) [ 0000000000000000000]
stg_139             (br               ) [ 0000000000000000000]
empty_9             (specregionend    ) [ 0000000000000000000]
j_1                 (add              ) [ 0111111111111111111]
stg_142             (br               ) [ 0111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mA">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mA"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nA">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nA"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mB">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mB"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="nB">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nB"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mC">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mC"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="nC">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nC"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="A_cached_row_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_cached_row/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="B_cached_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_cached/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="nC_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nC_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="mC_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mC_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="nB_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nB_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="mB_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mB_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="nA_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nA_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="mA_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mA_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="A_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="B_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/7 "/>
</bind>
</comp>

<comp id="138" class="1004" name="stg_138_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="32" slack="1"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_138/18 "/>
</bind>
</comp>

<comp id="145" class="1004" name="A_cached_row_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="7" slack="0"/>
<pin id="149" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_cached_row_addr/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="7" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_81/4 A_cached_row_load/9 "/>
</bind>
</comp>

<comp id="157" class="1004" name="B_cached_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="14" slack="0"/>
<pin id="161" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_cached_addr/7 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="14" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_101/7 B_cached_load/9 "/>
</bind>
</comp>

<comp id="169" class="1004" name="A_cached_row_addr_1_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="7" slack="0"/>
<pin id="173" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_cached_row_addr_1/9 "/>
</bind>
</comp>

<comp id="176" class="1004" name="B_cached_addr_1_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="14" slack="0"/>
<pin id="180" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_cached_addr_1/9 "/>
</bind>
</comp>

<comp id="183" class="1005" name="indvar_flatten_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="14" slack="1"/>
<pin id="185" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="indvar_flatten_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="14" slack="0"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="1" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="194" class="1005" name="i_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="1"/>
<pin id="196" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="i_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="1" slack="1"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="205" class="1005" name="j_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="7" slack="1"/>
<pin id="207" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="j_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="1" slack="1"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="k_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="1"/>
<pin id="218" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="k_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="0"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="1" slack="1"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="228" class="1005" name="k_1_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="7" slack="1"/>
<pin id="230" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="k_1_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="7" slack="0"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="1" slack="1"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/6 "/>
</bind>
</comp>

<comp id="239" class="1005" name="phi_mul_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="14" slack="1"/>
<pin id="241" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="phi_mul_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="14" slack="0"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="1" slack="1"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/6 "/>
</bind>
</comp>

<comp id="250" class="1005" name="k_2_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="7" slack="1"/>
<pin id="252" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k_2 (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="k_2_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="7" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_2/9 "/>
</bind>
</comp>

<comp id="261" class="1005" name="temp_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="temp_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="32" slack="1"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp/9 "/>
</bind>
</comp>

<comp id="274" class="1005" name="phi_mul5_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="14" slack="1"/>
<pin id="276" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul5 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="phi_mul5_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="14" slack="0"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul5/9 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_3_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="0" index="1" bw="8" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_4_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="exitcond_flatten_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="14" slack="0"/>
<pin id="318" dir="0" index="1" bw="14" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="indvar_flatten_next_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="14" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="exitcond3_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="7" slack="0"/>
<pin id="330" dir="0" index="1" bw="6" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="j_mid2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="7" slack="0"/>
<pin id="338" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="i_s_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="7" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="i_mid2_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="7" slack="0"/>
<pin id="351" dir="0" index="2" bw="7" slack="0"/>
<pin id="352" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid2/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="i_cast_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="7" slack="0"/>
<pin id="358" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_5_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="7" slack="0"/>
<pin id="362" dir="0" index="1" bw="8" slack="1"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_6_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="7" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="j_cast_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="7" slack="0"/>
<pin id="373" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_9_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="7" slack="0"/>
<pin id="377" dir="0" index="1" bw="8" slack="1"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_s_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_8_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="7" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="exitcond2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="7" slack="0"/>
<pin id="394" dir="0" index="1" bw="6" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="k_3_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="7" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_3/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_10_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="7" slack="1"/>
<pin id="406" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_11_trn_cast_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="7" slack="2"/>
<pin id="411" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_trn_cast/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="exitcond1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="7" slack="0"/>
<pin id="414" dir="0" index="1" bw="6" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="k_4_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="7" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_4/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="next_mul_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="14" slack="0"/>
<pin id="426" dir="0" index="1" bw="8" slack="0"/>
<pin id="427" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="p_addr4_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="7" slack="1"/>
<pin id="432" dir="0" index="1" bw="14" slack="0"/>
<pin id="433" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr4/6 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_12_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="14" slack="1"/>
<pin id="437" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_13_trn_cast_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="7" slack="4"/>
<pin id="441" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_trn_cast/8 "/>
</bind>
</comp>

<comp id="442" class="1004" name="exitcond_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="7" slack="0"/>
<pin id="444" dir="0" index="1" bw="6" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/9 "/>
</bind>
</comp>

<comp id="448" class="1004" name="k_5_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="7" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_5/9 "/>
</bind>
</comp>

<comp id="454" class="1004" name="k_2_cast_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="7" slack="0"/>
<pin id="456" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_2_cast/9 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_14_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="7" slack="0"/>
<pin id="460" dir="0" index="1" bw="8" slack="6"/>
<pin id="461" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14/9 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_15_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="7" slack="0"/>
<pin id="465" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/9 "/>
</bind>
</comp>

<comp id="468" class="1004" name="next_mul6_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="14" slack="0"/>
<pin id="470" dir="0" index="1" bw="8" slack="0"/>
<pin id="471" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul6/9 "/>
</bind>
</comp>

<comp id="474" class="1004" name="p_addr2_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="7" slack="1"/>
<pin id="476" dir="0" index="1" bw="14" slack="0"/>
<pin id="477" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr2/9 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_17_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="14" slack="0"/>
<pin id="481" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/9 "/>
</bind>
</comp>

<comp id="484" class="1004" name="grp_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="0" index="1" bw="32" slack="1"/>
<pin id="487" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_16/11 "/>
</bind>
</comp>

<comp id="488" class="1004" name="temp_2_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="0" index="1" bw="32" slack="8"/>
<pin id="491" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_2/17 "/>
</bind>
</comp>

<comp id="493" class="1004" name="temp_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="8"/>
<pin id="495" dir="0" index="1" bw="32" slack="0"/>
<pin id="496" dir="0" index="2" bw="32" slack="8"/>
<pin id="497" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_1/17 "/>
</bind>
</comp>

<comp id="500" class="1004" name="j_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="7" slack="6"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/18 "/>
</bind>
</comp>

<comp id="505" class="1005" name="nC_read_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="1"/>
<pin id="507" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="nC_read "/>
</bind>
</comp>

<comp id="510" class="1005" name="mC_read_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="1"/>
<pin id="512" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mC_read "/>
</bind>
</comp>

<comp id="515" class="1005" name="mB_read_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="6"/>
<pin id="517" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="mB_read "/>
</bind>
</comp>

<comp id="520" class="1005" name="tmp_4_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="1"/>
<pin id="522" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="524" class="1005" name="exitcond_flatten_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="1"/>
<pin id="526" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="528" class="1005" name="indvar_flatten_next_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="14" slack="0"/>
<pin id="530" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="533" class="1005" name="j_mid2_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="7" slack="2"/>
<pin id="535" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="540" class="1005" name="i_mid2_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="7" slack="0"/>
<pin id="542" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_mid2 "/>
</bind>
</comp>

<comp id="545" class="1005" name="tmp_6_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="2"/>
<pin id="547" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="549" class="1005" name="tmp_s_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="1"/>
<pin id="551" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="553" class="1005" name="tmp_8_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="1"/>
<pin id="555" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="557" class="1005" name="exitcond2_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="1"/>
<pin id="559" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="561" class="1005" name="k_3_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="7" slack="0"/>
<pin id="563" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k_3 "/>
</bind>
</comp>

<comp id="566" class="1005" name="tmp_11_trn_cast_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="14" slack="1"/>
<pin id="568" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11_trn_cast "/>
</bind>
</comp>

<comp id="571" class="1005" name="exitcond1_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="1"/>
<pin id="573" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="575" class="1005" name="k_4_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="7" slack="0"/>
<pin id="577" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k_4 "/>
</bind>
</comp>

<comp id="580" class="1005" name="next_mul_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="14" slack="0"/>
<pin id="582" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="585" class="1005" name="p_addr4_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="14" slack="1"/>
<pin id="587" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_addr4 "/>
</bind>
</comp>

<comp id="590" class="1005" name="tmp_13_trn_cast_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="14" slack="1"/>
<pin id="592" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_trn_cast "/>
</bind>
</comp>

<comp id="595" class="1005" name="exitcond_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="1"/>
<pin id="597" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="599" class="1005" name="k_5_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="7" slack="0"/>
<pin id="601" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k_5 "/>
</bind>
</comp>

<comp id="604" class="1005" name="tmp_14_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="2"/>
<pin id="606" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="609" class="1005" name="A_cached_row_addr_1_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="7" slack="1"/>
<pin id="611" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_cached_row_addr_1 "/>
</bind>
</comp>

<comp id="614" class="1005" name="next_mul6_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="14" slack="0"/>
<pin id="616" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul6 "/>
</bind>
</comp>

<comp id="619" class="1005" name="B_cached_addr_1_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="14" slack="1"/>
<pin id="621" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_cached_addr_1 "/>
</bind>
</comp>

<comp id="624" class="1005" name="A_cached_row_load_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="1"/>
<pin id="626" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_cached_row_load "/>
</bind>
</comp>

<comp id="629" class="1005" name="B_cached_load_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="1"/>
<pin id="631" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_cached_load "/>
</bind>
</comp>

<comp id="634" class="1005" name="tmp_16_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="1"/>
<pin id="636" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="639" class="1005" name="temp_1_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_1 "/>
</bind>
</comp>

<comp id="644" class="1005" name="j_1_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="7" slack="1"/>
<pin id="646" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="26" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="68" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="68" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="80" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="70" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="126" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="156"><net_src comp="145" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="70" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="132" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="168"><net_src comp="157" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="70" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="175"><net_src comp="169" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="181"><net_src comp="70" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="182"><net_src comp="176" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="186"><net_src comp="36" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="197"><net_src comp="38" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="208"><net_src comp="38" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="219"><net_src comp="38" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="227"><net_src comp="220" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="231"><net_src comp="38" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="242"><net_src comp="36" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="253"><net_src comp="38" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="32" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="272"><net_src comp="261" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="266" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="277"><net_src comp="36" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="290"><net_src comp="114" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="108" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="120" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="96" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="102" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="90" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="292" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="298" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="286" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="187" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="40" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="187" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="42" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="209" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="52" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="38" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="209" pin="4"/><net_sink comp="334" pin=2"/></net>

<net id="346"><net_src comp="198" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="54" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="353"><net_src comp="328" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="342" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="198" pin="4"/><net_sink comp="348" pin=2"/></net>

<net id="359"><net_src comp="348" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="356" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="348" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="38" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="334" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="371" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="360" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="375" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="334" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="38" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="220" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="52" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="220" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="54" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="216" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="416"><net_src comp="232" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="52" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="232" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="54" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="243" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="74" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="243" pin="4"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="435" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="446"><net_src comp="254" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="52" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="254" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="54" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="254" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="454" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="254" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="472"><net_src comp="278" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="74" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="278" pin="4"/><net_sink comp="474" pin=1"/></net>

<net id="482"><net_src comp="474" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="492"><net_src comp="261" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="488" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="499"><net_src comp="261" pin="1"/><net_sink comp="493" pin=2"/></net>

<net id="504"><net_src comp="54" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="90" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="513"><net_src comp="96" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="518"><net_src comp="108" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="523"><net_src comp="310" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="316" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="322" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="536"><net_src comp="334" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="538"><net_src comp="533" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="539"><net_src comp="533" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="543"><net_src comp="348" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="548"><net_src comp="365" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="380" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="386" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="392" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="398" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="569"><net_src comp="409" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="574"><net_src comp="412" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="418" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="583"><net_src comp="424" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="588"><net_src comp="430" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="593"><net_src comp="439" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="598"><net_src comp="442" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="448" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="607"><net_src comp="458" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="612"><net_src comp="169" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="617"><net_src comp="468" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="622"><net_src comp="176" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="627"><net_src comp="151" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="632"><net_src comp="163" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="637"><net_src comp="484" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="642"><net_src comp="493" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="647"><net_src comp="500" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="209" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {18 }
  - Chain level:
	State 1
		tmp1 : 1
		tmp_4 : 1
		stg_45 : 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_51 : 2
		exitcond3 : 1
		j_mid2 : 2
		i_s : 1
		i_mid2 : 2
		i_cast : 3
		tmp_5 : 4
		tmp_6 : 3
		j_cast : 3
		tmp_9 : 4
		tmp_s : 5
		stg_66 : 5
		tmp_8 : 3
		stg_68 : 4
	State 3
		exitcond2 : 1
		k_3 : 1
		stg_73 : 2
	State 4
		A_cached_row_addr : 1
		stg_81 : 2
		empty_4 : 1
	State 5
	State 6
		exitcond1 : 1
		k_4 : 1
		stg_91 : 2
		next_mul : 1
		p_addr4 : 1
	State 7
		B_cached_addr : 1
		stg_101 : 2
		empty_6 : 1
	State 8
	State 9
		exitcond : 1
		k_5 : 1
		stg_111 : 2
		k_2_cast : 1
		tmp_14 : 2
		tmp_15 : 1
		A_cached_row_addr_1 : 2
		A_cached_row_load : 3
		next_mul6 : 1
		p_addr2 : 1
		tmp_17 : 2
		B_cached_addr_1 : 3
		B_cached_load : 4
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		temp_1 : 1
		empty_8 : 1
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          | indvar_flatten_next_fu_322 |    0    |    0    |    14   |
|          |         i_s_fu_342         |    0    |    0    |    7    |
|          |         k_3_fu_398         |    0    |    0    |    7    |
|          |         k_4_fu_418         |    0    |    0    |    7    |
|          |       next_mul_fu_424      |    0    |    0    |    14   |
|    add   |       p_addr4_fu_430       |    0    |    0    |    14   |
|          |         k_5_fu_448         |    0    |    0    |    7    |
|          |      next_mul6_fu_468      |    0    |    0    |    14   |
|          |       p_addr2_fu_474       |    0    |    0    |    14   |
|          |        temp_2_fu_488       |    0    |    0    |    32   |
|          |         j_1_fu_500         |    0    |    0    |    7    |
|----------|----------------------------|---------|---------|---------|
|          |        j_mid2_fu_334       |    0    |    0    |    7    |
|  select  |        i_mid2_fu_348       |    0    |    0    |    7    |
|          |        temp_1_fu_493       |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_286         |    0    |    0    |    3    |
|          |        tmp_1_fu_292        |    0    |    0    |    3    |
|          |        tmp_3_fu_298        |    0    |    0    |    3    |
|          |   exitcond_flatten_fu_316  |    0    |    0    |    5    |
|          |      exitcond3_fu_328      |    0    |    0    |    3    |
|          |        tmp_5_fu_360        |    0    |    0    |    3    |
|   icmp   |        tmp_6_fu_365        |    0    |    0    |    3    |
|          |        tmp_9_fu_375        |    0    |    0    |    3    |
|          |        tmp_8_fu_386        |    0    |    0    |    3    |
|          |      exitcond2_fu_392      |    0    |    0    |    3    |
|          |      exitcond1_fu_412      |    0    |    0    |    3    |
|          |       exitcond_fu_442      |    0    |    0    |    3    |
|          |        tmp_14_fu_458       |    0    |    0    |    3    |
|----------|----------------------------|---------|---------|---------|
|    mul   |         grp_fu_484         |    4    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         tmp1_fu_304        |    0    |    0    |    1    |
|    and   |        tmp_4_fu_310        |    0    |    0    |    1    |
|          |        tmp_s_fu_380        |    0    |    0    |    1    |
|----------|----------------------------|---------|---------|---------|
|          |     nC_read_read_fu_90     |    0    |    0    |    0    |
|          |     mC_read_read_fu_96     |    0    |    0    |    0    |
|          |     nB_read_read_fu_102    |    0    |    0    |    0    |
|   read   |     mB_read_read_fu_108    |    0    |    0    |    0    |
|          |     nA_read_read_fu_114    |    0    |    0    |    0    |
|          |     mA_read_read_fu_120    |    0    |    0    |    0    |
|          |     A_read_read_fu_126     |    0    |    0    |    0    |
|          |     B_read_read_fu_132     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |    stg_138_write_fu_138    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        i_cast_fu_356       |    0    |    0    |    0    |
|          |        j_cast_fu_371       |    0    |    0    |    0    |
|          |        tmp_10_fu_404       |    0    |    0    |    0    |
|          |   tmp_11_trn_cast_fu_409   |    0    |    0    |    0    |
|   zext   |        tmp_12_fu_435       |    0    |    0    |    0    |
|          |   tmp_13_trn_cast_fu_439   |    0    |    0    |    0    |
|          |       k_2_cast_fu_454      |    0    |    0    |    0    |
|          |        tmp_15_fu_463       |    0    |    0    |    0    |
|          |        tmp_17_fu_479       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    4    |    0    |   227   |
|----------|----------------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|A_cached_row|    1   |    0   |    0   |
|  B_cached  |   32   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |   33   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|A_cached_row_addr_1_reg_609|    7   |
| A_cached_row_load_reg_624 |   32   |
|  B_cached_addr_1_reg_619  |   14   |
|   B_cached_load_reg_629   |   32   |
|     exitcond1_reg_571     |    1   |
|     exitcond2_reg_557     |    1   |
|  exitcond_flatten_reg_524 |    1   |
|      exitcond_reg_595     |    1   |
|       i_mid2_reg_540      |    7   |
|         i_reg_194         |    7   |
|indvar_flatten_next_reg_528|   14   |
|   indvar_flatten_reg_183  |   14   |
|        j_1_reg_644        |    7   |
|       j_mid2_reg_533      |    7   |
|         j_reg_205         |    7   |
|        k_1_reg_228        |    7   |
|        k_2_reg_250        |    7   |
|        k_3_reg_561        |    7   |
|        k_4_reg_575        |    7   |
|        k_5_reg_599        |    7   |
|         k_reg_216         |    7   |
|      mB_read_reg_515      |    8   |
|      mC_read_reg_510      |    8   |
|      nC_read_reg_505      |    8   |
|     next_mul6_reg_614     |   14   |
|      next_mul_reg_580     |   14   |
|      p_addr4_reg_585      |   14   |
|      phi_mul5_reg_274     |   14   |
|      phi_mul_reg_239      |   14   |
|       temp_1_reg_639      |   32   |
|        temp_reg_261       |   32   |
|  tmp_11_trn_cast_reg_566  |   14   |
|  tmp_13_trn_cast_reg_590  |   14   |
|       tmp_14_reg_604      |    1   |
|       tmp_16_reg_634      |   32   |
|       tmp_4_reg_520       |    1   |
|       tmp_6_reg_545       |    1   |
|       tmp_8_reg_553       |    1   |
|       tmp_s_reg_549       |    1   |
+---------------------------+--------+
|           Total           |   417  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_151 |  p0  |   3  |   7  |   21   ||    7    |
| grp_access_fu_163 |  p0  |   3  |  14  |   42   ||    14   |
|     k_reg_216     |  p0  |   2  |   7  |   14   ||    7    |
|    temp_reg_261   |  p0  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   141  ||  6.284  ||    60   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |    0   |   227  |
|   Memory  |   33   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   60   |
|  Register |    -   |    -   |    -   |   417  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   33   |    4   |    6   |   417  |   287  |
+-----------+--------+--------+--------+--------+--------+
