
STM32H750B-DK_BSP_C_Basic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c0f8  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000da4  0800c398  0800c398  0001c398  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800d13c  0800d13c  0001d13c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800d140  0800d140  0001d140  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000090  24000000  0800d144  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001550  24000090  0800d1d4  00020090  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  240015e0  0800d1d4  000215e0  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
  9 .comment      00000043  00000000  00000000  000200be  2**0
                  CONTENTS, READONLY
 10 .debug_info   00030ccb  00000000  00000000  00020101  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00005b6f  00000000  00000000  00050dcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000025a0  00000000  00000000  00056940  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001d5a  00000000  00000000  00058ee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00009f0e  00000000  00000000  0005ac3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00033fec  00000000  00000000  00064b48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001a9018  00000000  00000000  00098b34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_frame  0000ab74  00000000  00000000  00241b4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000060  00000000  00000000  0024c6c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000090 	.word	0x24000090
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800c380 	.word	0x0800c380

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000094 	.word	0x24000094
 80002dc:	0800c380 	.word	0x0800c380

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <gameMain>:
static void game();
static void gameOver();
static void DrawCanvas();
static void DrawGridCell();

void gameMain() {
 8000380:	b580      	push	{r7, lr}
 8000382:	af00      	add	r7, sp, #0

    // LTCD setup
    BSP_LCD_GetXSize(0, &x_size);
 8000384:	4925      	ldr	r1, [pc, #148]	; (800041c <gameMain+0x9c>)
 8000386:	2000      	movs	r0, #0
 8000388:	f002 f962 	bl	8002650 <BSP_LCD_GetXSize>
    BSP_LCD_GetYSize(0, &y_size);
 800038c:	4924      	ldr	r1, [pc, #144]	; (8000420 <gameMain+0xa0>)
 800038e:	2000      	movs	r0, #0
 8000390:	f002 f97c 	bl	800268c <BSP_LCD_GetYSize>
    
    UTIL_LCD_SetBackColor(UTIL_LCD_COLOR_WHITE);
 8000394:	f04f 30ff 	mov.w	r0, #4294967295
 8000398:	f000 fbac 	bl	8000af4 <UTIL_LCD_SetBackColor>
    UTIL_LCD_SetLayer(0);
 800039c:	2000      	movs	r0, #0
 800039e:	f000 fb8b 	bl	8000ab8 <UTIL_LCD_SetLayer>

    x_grid = x_size / cellSize;
 80003a2:	4b1e      	ldr	r3, [pc, #120]	; (800041c <gameMain+0x9c>)
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	4a1f      	ldr	r2, [pc, #124]	; (8000424 <gameMain+0xa4>)
 80003a8:	6812      	ldr	r2, [r2, #0]
 80003aa:	fbb3 f3f2 	udiv	r3, r3, r2
 80003ae:	461a      	mov	r2, r3
 80003b0:	4b1d      	ldr	r3, [pc, #116]	; (8000428 <gameMain+0xa8>)
 80003b2:	601a      	str	r2, [r3, #0]
    y_grid = y_size / cellSize;
 80003b4:	4b1a      	ldr	r3, [pc, #104]	; (8000420 <gameMain+0xa0>)
 80003b6:	681b      	ldr	r3, [r3, #0]
 80003b8:	4a1a      	ldr	r2, [pc, #104]	; (8000424 <gameMain+0xa4>)
 80003ba:	6812      	ldr	r2, [r2, #0]
 80003bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80003c0:	461a      	mov	r2, r3
 80003c2:	4b1a      	ldr	r3, [pc, #104]	; (800042c <gameMain+0xac>)
 80003c4:	601a      	str	r2, [r3, #0]

    x_border = (x_size - (x_grid * cellSize)) / 2; 
 80003c6:	4b15      	ldr	r3, [pc, #84]	; (800041c <gameMain+0x9c>)
 80003c8:	681b      	ldr	r3, [r3, #0]
 80003ca:	4a17      	ldr	r2, [pc, #92]	; (8000428 <gameMain+0xa8>)
 80003cc:	6812      	ldr	r2, [r2, #0]
 80003ce:	4915      	ldr	r1, [pc, #84]	; (8000424 <gameMain+0xa4>)
 80003d0:	6809      	ldr	r1, [r1, #0]
 80003d2:	fb01 f202 	mul.w	r2, r1, r2
 80003d6:	1a9b      	subs	r3, r3, r2
 80003d8:	085b      	lsrs	r3, r3, #1
 80003da:	461a      	mov	r2, r3
 80003dc:	4b14      	ldr	r3, [pc, #80]	; (8000430 <gameMain+0xb0>)
 80003de:	601a      	str	r2, [r3, #0]
    y_border = (y_size - (y_grid * cellSize)) / 2; 
 80003e0:	4b0f      	ldr	r3, [pc, #60]	; (8000420 <gameMain+0xa0>)
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	4a11      	ldr	r2, [pc, #68]	; (800042c <gameMain+0xac>)
 80003e6:	6812      	ldr	r2, [r2, #0]
 80003e8:	490e      	ldr	r1, [pc, #56]	; (8000424 <gameMain+0xa4>)
 80003ea:	6809      	ldr	r1, [r1, #0]
 80003ec:	fb01 f202 	mul.w	r2, r1, r2
 80003f0:	1a9b      	subs	r3, r3, r2
 80003f2:	085b      	lsrs	r3, r3, #1
 80003f4:	461a      	mov	r2, r3
 80003f6:	4b0f      	ldr	r3, [pc, #60]	; (8000434 <gameMain+0xb4>)
 80003f8:	601a      	str	r2, [r3, #0]
     * 2. Game Over
    */
    while (1)
    {
        // game
        if (gameStage == 0)
 80003fa:	4b0f      	ldr	r3, [pc, #60]	; (8000438 <gameMain+0xb8>)
 80003fc:	681b      	ldr	r3, [r3, #0]
 80003fe:	2b00      	cmp	r3, #0
 8000400:	d102      	bne.n	8000408 <gameMain+0x88>
            gameStart();
 8000402:	f000 f81b 	bl	800043c <gameStart>
 8000406:	e7f8      	b.n	80003fa <gameMain+0x7a>
        else if (gameStage == 1)
 8000408:	4b0b      	ldr	r3, [pc, #44]	; (8000438 <gameMain+0xb8>)
 800040a:	681b      	ldr	r3, [r3, #0]
 800040c:	2b01      	cmp	r3, #1
 800040e:	d102      	bne.n	8000416 <gameMain+0x96>
            game();
 8000410:	f000 f82a 	bl	8000468 <game>
 8000414:	e7f1      	b.n	80003fa <gameMain+0x7a>
        else
            gameOver();
 8000416:	f000 f84d 	bl	80004b4 <gameOver>
        if (gameStage == 0)
 800041a:	e7ee      	b.n	80003fa <gameMain+0x7a>
 800041c:	240000ac 	.word	0x240000ac
 8000420:	240000b0 	.word	0x240000b0
 8000424:	24000000 	.word	0x24000000
 8000428:	240000b4 	.word	0x240000b4
 800042c:	240000b8 	.word	0x240000b8
 8000430:	240000bc 	.word	0x240000bc
 8000434:	240000c0 	.word	0x240000c0
 8000438:	240000c4 	.word	0x240000c4

0800043c <gameStart>:
    }
    
}

static void gameStart() {
 800043c:	b580      	push	{r7, lr}
 800043e:	af00      	add	r7, sp, #0

    // 1. Draw shit and reset variables
    DrawCanvas();
 8000440:	f000 f87e 	bl	8000540 <DrawCanvas>

    // 2. wait for user input
    while (!BSP_PB_GetState(BUTTON_USER_PIN)) { }
 8000444:	bf00      	nop
 8000446:	2000      	movs	r0, #0
 8000448:	f001 fb18 	bl	8001a7c <BSP_PB_GetState>
 800044c:	4603      	mov	r3, r0
 800044e:	2b00      	cmp	r3, #0
 8000450:	d0f9      	beq.n	8000446 <gameStart+0xa>

    BSP_LED_On(LED_GREEN);
 8000452:	2000      	movs	r0, #0
 8000454:	f001 fa82 	bl	800195c <BSP_LED_On>
    
    gameStage = 1;
 8000458:	4b02      	ldr	r3, [pc, #8]	; (8000464 <gameStart+0x28>)
 800045a:	2201      	movs	r2, #1
 800045c:	601a      	str	r2, [r3, #0]
}
 800045e:	bf00      	nop
 8000460:	bd80      	pop	{r7, pc}
 8000462:	bf00      	nop
 8000464:	240000c4 	.word	0x240000c4

08000468 <game>:

int xi = 15;

// game logic
static void game() {
 8000468:	b580      	push	{r7, lr}
 800046a:	af00      	add	r7, sp, #0

    DrawGridCell(xi-1, 5, 0);
 800046c:	4b0f      	ldr	r3, [pc, #60]	; (80004ac <game+0x44>)
 800046e:	681b      	ldr	r3, [r3, #0]
 8000470:	3b01      	subs	r3, #1
 8000472:	2200      	movs	r2, #0
 8000474:	2105      	movs	r1, #5
 8000476:	4618      	mov	r0, r3
 8000478:	f000 f8ae 	bl	80005d8 <DrawGridCell>
    DrawGridCell(xi, 5, 1);
 800047c:	4b0b      	ldr	r3, [pc, #44]	; (80004ac <game+0x44>)
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	2201      	movs	r2, #1
 8000482:	2105      	movs	r1, #5
 8000484:	4618      	mov	r0, r3
 8000486:	f000 f8a7 	bl	80005d8 <DrawGridCell>
    xi++;
 800048a:	4b08      	ldr	r3, [pc, #32]	; (80004ac <game+0x44>)
 800048c:	681b      	ldr	r3, [r3, #0]
 800048e:	3301      	adds	r3, #1
 8000490:	4a06      	ldr	r2, [pc, #24]	; (80004ac <game+0x44>)
 8000492:	6013      	str	r3, [r2, #0]

    if (gameStage != 1) return;
 8000494:	4b06      	ldr	r3, [pc, #24]	; (80004b0 <game+0x48>)
 8000496:	681b      	ldr	r3, [r3, #0]
 8000498:	2b01      	cmp	r3, #1
 800049a:	d104      	bne.n	80004a6 <game+0x3e>

    HAL_Delay(1500);
 800049c:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80004a0:	f003 f824 	bl	80034ec <HAL_Delay>
 80004a4:	e000      	b.n	80004a8 <game+0x40>
    if (gameStage != 1) return;
 80004a6:	bf00      	nop
}
 80004a8:	bd80      	pop	{r7, pc}
 80004aa:	bf00      	nop
 80004ac:	24000004 	.word	0x24000004
 80004b0:	240000c4 	.word	0x240000c4

080004b4 <gameOver>:

static void gameOver() {
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b084      	sub	sp, #16
 80004b8:	af02      	add	r7, sp, #8

    // Draw Game over and display score
    UTIL_LCD_Clear(UTIL_LCD_COLOR_WHITE);
 80004ba:	f04f 30ff 	mov.w	r0, #4294967295
 80004be:	f000 fbc9 	bl	8000c54 <UTIL_LCD_Clear>
    UTIL_LCD_SetFont(&Font16);
 80004c2:	481a      	ldr	r0, [pc, #104]	; (800052c <gameOver+0x78>)
 80004c4:	f000 fb2a 	bl	8000b1c <UTIL_LCD_SetFont>
    UTIL_LCD_DrawRect(400, 400, 400, 50, UTIL_LCD_COLOR_BLACK);
 80004c8:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 80004cc:	9300      	str	r3, [sp, #0]
 80004ce:	2332      	movs	r3, #50	; 0x32
 80004d0:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80004d4:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80004d8:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80004dc:	f000 fcb4 	bl	8000e48 <UTIL_LCD_DrawRect>

    char go;
    sprintf(go, "Game Over");
 80004e0:	79fb      	ldrb	r3, [r7, #7]
 80004e2:	4913      	ldr	r1, [pc, #76]	; (8000530 <gameOver+0x7c>)
 80004e4:	4618      	mov	r0, r3
 80004e6:	f00a fe59 	bl	800b19c <siprintf>
    UTIL_LCD_DisplayStringAt(450, 450, (uint8_t *)go, CENTER_MODE);
 80004ea:	79fb      	ldrb	r3, [r7, #7]
 80004ec:	461a      	mov	r2, r3
 80004ee:	2301      	movs	r3, #1
 80004f0:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 80004f4:	f44f 70e1 	mov.w	r0, #450	; 0x1c2
 80004f8:	f000 fbf8 	bl	8000cec <UTIL_LCD_DisplayStringAt>
    char sc;
    sprintf(sc, "Score: %d", snakeLength);
 80004fc:	79bb      	ldrb	r3, [r7, #6]
 80004fe:	4618      	mov	r0, r3
 8000500:	4b0c      	ldr	r3, [pc, #48]	; (8000534 <gameOver+0x80>)
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	461a      	mov	r2, r3
 8000506:	490c      	ldr	r1, [pc, #48]	; (8000538 <gameOver+0x84>)
 8000508:	f00a fe48 	bl	800b19c <siprintf>
    UTIL_LCD_DisplayStringAt(450, 500, (uint8_t *)sc, CENTER_MODE);
 800050c:	79bb      	ldrb	r3, [r7, #6]
 800050e:	461a      	mov	r2, r3
 8000510:	2301      	movs	r3, #1
 8000512:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000516:	f44f 70e1 	mov.w	r0, #450	; 0x1c2
 800051a:	f000 fbe7 	bl	8000cec <UTIL_LCD_DisplayStringAt>

    // wait for 5 seconds
    // HAL_Delay(5000);
    // back to start
    gameStage = 0;
 800051e:	4b07      	ldr	r3, [pc, #28]	; (800053c <gameOver+0x88>)
 8000520:	2200      	movs	r2, #0
 8000522:	601a      	str	r2, [r3, #0]
}
 8000524:	bf00      	nop
 8000526:	3708      	adds	r7, #8
 8000528:	46bd      	mov	sp, r7
 800052a:	bd80      	pop	{r7, pc}
 800052c:	24000008 	.word	0x24000008
 8000530:	0800c398 	.word	0x0800c398
 8000534:	240000c8 	.word	0x240000c8
 8000538:	0800c3a4 	.word	0x0800c3a4
 800053c:	240000c4 	.word	0x240000c4

08000540 <DrawCanvas>:

static void DrawCanvas() {    
 8000540:	b590      	push	{r4, r7, lr}
 8000542:	b085      	sub	sp, #20
 8000544:	af02      	add	r7, sp, #8

    UTIL_LCD_Clear(UTIL_LCD_COLOR_WHITE);
 8000546:	f04f 30ff 	mov.w	r0, #4294967295
 800054a:	f000 fb83 	bl	8000c54 <UTIL_LCD_Clear>

    // main platform
    UTIL_LCD_DrawRect(x_border, y_border, x_size - 2*x_border, y_size - 2*y_border, UTIL_LCD_COLOR_WHITE);
 800054e:	4b1c      	ldr	r3, [pc, #112]	; (80005c0 <DrawCanvas+0x80>)
 8000550:	681b      	ldr	r3, [r3, #0]
 8000552:	4618      	mov	r0, r3
 8000554:	4b1b      	ldr	r3, [pc, #108]	; (80005c4 <DrawCanvas+0x84>)
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	461c      	mov	r4, r3
 800055a:	4b1b      	ldr	r3, [pc, #108]	; (80005c8 <DrawCanvas+0x88>)
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	4a18      	ldr	r2, [pc, #96]	; (80005c0 <DrawCanvas+0x80>)
 8000560:	6812      	ldr	r2, [r2, #0]
 8000562:	0052      	lsls	r2, r2, #1
 8000564:	1a99      	subs	r1, r3, r2
 8000566:	4b19      	ldr	r3, [pc, #100]	; (80005cc <DrawCanvas+0x8c>)
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	4a16      	ldr	r2, [pc, #88]	; (80005c4 <DrawCanvas+0x84>)
 800056c:	6812      	ldr	r2, [r2, #0]
 800056e:	0052      	lsls	r2, r2, #1
 8000570:	1a9b      	subs	r3, r3, r2
 8000572:	f04f 32ff 	mov.w	r2, #4294967295
 8000576:	9200      	str	r2, [sp, #0]
 8000578:	460a      	mov	r2, r1
 800057a:	4621      	mov	r1, r4
 800057c:	f000 fc64 	bl	8000e48 <UTIL_LCD_DrawRect>

    // grid
    for (int i = 0; i < x_grid; i++) {
 8000580:	2300      	movs	r3, #0
 8000582:	607b      	str	r3, [r7, #4]
 8000584:	e012      	b.n	80005ac <DrawCanvas+0x6c>
        for (int j = 0; j < y_grid; j++) {
 8000586:	2300      	movs	r3, #0
 8000588:	603b      	str	r3, [r7, #0]
 800058a:	e007      	b.n	800059c <DrawCanvas+0x5c>
            DrawGridCell(i, j, 0);
 800058c:	2200      	movs	r2, #0
 800058e:	6839      	ldr	r1, [r7, #0]
 8000590:	6878      	ldr	r0, [r7, #4]
 8000592:	f000 f821 	bl	80005d8 <DrawGridCell>
        for (int j = 0; j < y_grid; j++) {
 8000596:	683b      	ldr	r3, [r7, #0]
 8000598:	3301      	adds	r3, #1
 800059a:	603b      	str	r3, [r7, #0]
 800059c:	4b0c      	ldr	r3, [pc, #48]	; (80005d0 <DrawCanvas+0x90>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	683a      	ldr	r2, [r7, #0]
 80005a2:	429a      	cmp	r2, r3
 80005a4:	dbf2      	blt.n	800058c <DrawCanvas+0x4c>
    for (int i = 0; i < x_grid; i++) {
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	3301      	adds	r3, #1
 80005aa:	607b      	str	r3, [r7, #4]
 80005ac:	4b09      	ldr	r3, [pc, #36]	; (80005d4 <DrawCanvas+0x94>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	687a      	ldr	r2, [r7, #4]
 80005b2:	429a      	cmp	r2, r3
 80005b4:	dbe7      	blt.n	8000586 <DrawCanvas+0x46>
        }
    }
}
 80005b6:	bf00      	nop
 80005b8:	bf00      	nop
 80005ba:	370c      	adds	r7, #12
 80005bc:	46bd      	mov	sp, r7
 80005be:	bd90      	pop	{r4, r7, pc}
 80005c0:	240000bc 	.word	0x240000bc
 80005c4:	240000c0 	.word	0x240000c0
 80005c8:	240000ac 	.word	0x240000ac
 80005cc:	240000b0 	.word	0x240000b0
 80005d0:	240000b8 	.word	0x240000b8
 80005d4:	240000b4 	.word	0x240000b4

080005d8 <DrawGridCell>:

static void DrawGridCell(int x, int y, int type) {
 80005d8:	b590      	push	{r4, r7, lr}
 80005da:	b089      	sub	sp, #36	; 0x24
 80005dc:	af02      	add	r7, sp, #8
 80005de:	60f8      	str	r0, [r7, #12]
 80005e0:	60b9      	str	r1, [r7, #8]
 80005e2:	607a      	str	r2, [r7, #4]

    // if we want to draw off grid its an error and game over
    if (
        x >= x_grid || 
 80005e4:	4b3d      	ldr	r3, [pc, #244]	; (80006dc <DrawGridCell+0x104>)
 80005e6:	681b      	ldr	r3, [r3, #0]
    if (
 80005e8:	68fa      	ldr	r2, [r7, #12]
 80005ea:	429a      	cmp	r2, r3
 80005ec:	da0a      	bge.n	8000604 <DrawGridCell+0x2c>
        y >= y_grid ||
 80005ee:	4b3c      	ldr	r3, [pc, #240]	; (80006e0 <DrawGridCell+0x108>)
 80005f0:	681b      	ldr	r3, [r3, #0]
        x >= x_grid || 
 80005f2:	68ba      	ldr	r2, [r7, #8]
 80005f4:	429a      	cmp	r2, r3
 80005f6:	da05      	bge.n	8000604 <DrawGridCell+0x2c>
        y >= y_grid ||
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	db02      	blt.n	8000604 <DrawGridCell+0x2c>
        x < 0 || 
 80005fe:	68bb      	ldr	r3, [r7, #8]
 8000600:	2b00      	cmp	r3, #0
 8000602:	da02      	bge.n	800060a <DrawGridCell+0x32>
        y < 0           
    ) {
        gameStage = 2;
 8000604:	4b37      	ldr	r3, [pc, #220]	; (80006e4 <DrawGridCell+0x10c>)
 8000606:	2202      	movs	r2, #2
 8000608:	601a      	str	r2, [r3, #0]
    }

    int x_pos = x * cellSize + x_border;
 800060a:	4b37      	ldr	r3, [pc, #220]	; (80006e8 <DrawGridCell+0x110>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	68fa      	ldr	r2, [r7, #12]
 8000610:	fb03 f202 	mul.w	r2, r3, r2
 8000614:	4b35      	ldr	r3, [pc, #212]	; (80006ec <DrawGridCell+0x114>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	4413      	add	r3, r2
 800061a:	617b      	str	r3, [r7, #20]
    int y_pos = y * cellSize + y_border;
 800061c:	4b32      	ldr	r3, [pc, #200]	; (80006e8 <DrawGridCell+0x110>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	68ba      	ldr	r2, [r7, #8]
 8000622:	fb03 f202 	mul.w	r2, r3, r2
 8000626:	4b32      	ldr	r3, [pc, #200]	; (80006f0 <DrawGridCell+0x118>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	4413      	add	r3, r2
 800062c:	613b      	str	r3, [r7, #16]

    // snake Body
    if (type == 1) {
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	2b01      	cmp	r3, #1
 8000632:	d10e      	bne.n	8000652 <DrawGridCell+0x7a>
        // UTIL_LCD_DrawRect(x_pos, y_pos, cellSize, cellSize, UTIL_LCD_COLOR_LIGHTMAGENTA);
        UTIL_LCD_FillRect(x_pos, y_pos, cellSize, cellSize, UTIL_LCD_COLOR_LIGHTMAGENTA);
 8000634:	6978      	ldr	r0, [r7, #20]
 8000636:	6939      	ldr	r1, [r7, #16]
 8000638:	4b2b      	ldr	r3, [pc, #172]	; (80006e8 <DrawGridCell+0x110>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	461a      	mov	r2, r3
 800063e:	4b2a      	ldr	r3, [pc, #168]	; (80006e8 <DrawGridCell+0x110>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	461c      	mov	r4, r3
 8000644:	f46f 43fe 	mvn.w	r3, #32512	; 0x7f00
 8000648:	9300      	str	r3, [sp, #0]
 800064a:	4623      	mov	r3, r4
 800064c:	f000 fc26 	bl	8000e9c <UTIL_LCD_FillRect>
    // empty cell
    else if (type == 0) {
        UTIL_LCD_FillRect(x_pos, y_pos, cellSize, cellSize, UTIL_LCD_COLOR_BLACK);
        UTIL_LCD_DrawRect(x_pos, y_pos, cellSize, cellSize, 0xFF070707UL);
    }
 8000650:	e040      	b.n	80006d4 <DrawGridCell+0xfc>
    else if (type == 2) {
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	2b02      	cmp	r3, #2
 8000656:	d10e      	bne.n	8000676 <DrawGridCell+0x9e>
        UTIL_LCD_FillRect(x_pos, y_pos, cellSize, cellSize, UTIL_LCD_COLOR_MAGENTA);
 8000658:	6978      	ldr	r0, [r7, #20]
 800065a:	6939      	ldr	r1, [r7, #16]
 800065c:	4b22      	ldr	r3, [pc, #136]	; (80006e8 <DrawGridCell+0x110>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	461a      	mov	r2, r3
 8000662:	4b21      	ldr	r3, [pc, #132]	; (80006e8 <DrawGridCell+0x110>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	461c      	mov	r4, r3
 8000668:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
 800066c:	9300      	str	r3, [sp, #0]
 800066e:	4623      	mov	r3, r4
 8000670:	f000 fc14 	bl	8000e9c <UTIL_LCD_FillRect>
 8000674:	e02e      	b.n	80006d4 <DrawGridCell+0xfc>
    else if (type == 3) {
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	2b03      	cmp	r3, #3
 800067a:	d10d      	bne.n	8000698 <DrawGridCell+0xc0>
        UTIL_LCD_FillRect(x_pos, y_pos, cellSize, cellSize, UTIL_LCD_COLOR_DARKRED);
 800067c:	6978      	ldr	r0, [r7, #20]
 800067e:	6939      	ldr	r1, [r7, #16]
 8000680:	4b19      	ldr	r3, [pc, #100]	; (80006e8 <DrawGridCell+0x110>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	461a      	mov	r2, r3
 8000686:	4b18      	ldr	r3, [pc, #96]	; (80006e8 <DrawGridCell+0x110>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	461c      	mov	r4, r3
 800068c:	4b19      	ldr	r3, [pc, #100]	; (80006f4 <DrawGridCell+0x11c>)
 800068e:	9300      	str	r3, [sp, #0]
 8000690:	4623      	mov	r3, r4
 8000692:	f000 fc03 	bl	8000e9c <UTIL_LCD_FillRect>
 8000696:	e01d      	b.n	80006d4 <DrawGridCell+0xfc>
    else if (type == 0) {
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	2b00      	cmp	r3, #0
 800069c:	d11a      	bne.n	80006d4 <DrawGridCell+0xfc>
        UTIL_LCD_FillRect(x_pos, y_pos, cellSize, cellSize, UTIL_LCD_COLOR_BLACK);
 800069e:	6978      	ldr	r0, [r7, #20]
 80006a0:	6939      	ldr	r1, [r7, #16]
 80006a2:	4b11      	ldr	r3, [pc, #68]	; (80006e8 <DrawGridCell+0x110>)
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	461a      	mov	r2, r3
 80006a8:	4b0f      	ldr	r3, [pc, #60]	; (80006e8 <DrawGridCell+0x110>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	461c      	mov	r4, r3
 80006ae:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 80006b2:	9300      	str	r3, [sp, #0]
 80006b4:	4623      	mov	r3, r4
 80006b6:	f000 fbf1 	bl	8000e9c <UTIL_LCD_FillRect>
        UTIL_LCD_DrawRect(x_pos, y_pos, cellSize, cellSize, 0xFF070707UL);
 80006ba:	6978      	ldr	r0, [r7, #20]
 80006bc:	6939      	ldr	r1, [r7, #16]
 80006be:	4b0a      	ldr	r3, [pc, #40]	; (80006e8 <DrawGridCell+0x110>)
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	461a      	mov	r2, r3
 80006c4:	4b08      	ldr	r3, [pc, #32]	; (80006e8 <DrawGridCell+0x110>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	461c      	mov	r4, r3
 80006ca:	4b0b      	ldr	r3, [pc, #44]	; (80006f8 <DrawGridCell+0x120>)
 80006cc:	9300      	str	r3, [sp, #0]
 80006ce:	4623      	mov	r3, r4
 80006d0:	f000 fbba 	bl	8000e48 <UTIL_LCD_DrawRect>
 80006d4:	bf00      	nop
 80006d6:	371c      	adds	r7, #28
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd90      	pop	{r4, r7, pc}
 80006dc:	240000b4 	.word	0x240000b4
 80006e0:	240000b8 	.word	0x240000b8
 80006e4:	240000c4 	.word	0x240000c4
 80006e8:	24000000 	.word	0x24000000
 80006ec:	240000bc 	.word	0x240000bc
 80006f0:	240000c0 	.word	0x240000c0
 80006f4:	ff800000 	.word	0xff800000
 80006f8:	ff070707 	.word	0xff070707

080006fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0
           duration should be kept 1ms since PPP_TIMEOUT_VALUEs are defined and
           handled in milliseconds basis.
         - Set NVIC Group Priority to 4
         - Low Level Initialization
  */
  HAL_Init();
 8000700:	f002 fe62 	bl	80033c8 <HAL_Init>

  SystemClock_Config();
 8000704:	f000 f836 	bl	8000774 <SystemClock_Config>

  BSP_PB_Init(BUTTON_USER_PIN, BUTTON_MODE_GPIO);
 8000708:	2100      	movs	r1, #0
 800070a:	2000      	movs	r0, #0
 800070c:	f001 f944 	bl	8001998 <BSP_PB_Init>
  BSP_LED_Init(LED_GREEN);
 8000710:	2000      	movs	r0, #0
 8000712:	f001 f8c5 	bl	80018a0 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8000716:	2001      	movs	r0, #1
 8000718:	f001 f8c2 	bl	80018a0 <BSP_LED_Init>

 	srand(time(NULL));   // Initialization, should only be called once.
 800071c:	2000      	movs	r0, #0
 800071e:	f00a fda9 	bl	800b274 <time>
 8000722:	4602      	mov	r2, r0
 8000724:	460b      	mov	r3, r1
 8000726:	4610      	mov	r0, r2
 8000728:	4619      	mov	r1, r3
 800072a:	f00a fc47 	bl	800afbc <srand>
	// HAL_IncTick();

  ////////////////////////////////////////////////////////
  // LTDC INIT
  ////////////////////////////////////////////////////////
  BSP_LCD_Init(0, LCD_ORIENTATION_LANDSCAPE);
 800072e:	2101      	movs	r1, #1
 8000730:	2000      	movs	r0, #0
 8000732:	f001 fdb1 	bl	8002298 <BSP_LCD_Init>
  UTIL_LCD_SetFuncDriver(&LCD_Driver);
 8000736:	4804      	ldr	r0, [pc, #16]	; (8000748 <main+0x4c>)
 8000738:	f000 f968 	bl	8000a0c <UTIL_LCD_SetFuncDriver>

  gameMain();
 800073c:	f7ff fe20 	bl	8000380 <gameMain>

  return 0;
 8000740:	2300      	movs	r3, #0
}
 8000742:	4618      	mov	r0, r3
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	0800d030 	.word	0x0800d030

0800074c <BSP_PB_Callback>:
* @brief  EXTI line detection callbacks.
* @param  GPIO_Pin: Specifies the pins connected EXTI line
* @retval None
*/
void BSP_PB_Callback(Button_TypeDef Button)
{
 800074c:	b480      	push	{r7}
 800074e:	b083      	sub	sp, #12
 8000750:	af00      	add	r7, sp, #0
 8000752:	4603      	mov	r3, r0
 8000754:	71fb      	strb	r3, [r7, #7]
 if(Button == BUTTON_USER)
 8000756:	79fb      	ldrb	r3, [r7, #7]
 8000758:	2b00      	cmp	r3, #0
 800075a:	d102      	bne.n	8000762 <BSP_PB_Callback+0x16>
  {
    ButtonState = 1;
 800075c:	4b04      	ldr	r3, [pc, #16]	; (8000770 <BSP_PB_Callback+0x24>)
 800075e:	2201      	movs	r2, #1
 8000760:	601a      	str	r2, [r3, #0]
  }
}
 8000762:	bf00      	nop
 8000764:	370c      	adds	r7, #12
 8000766:	46bd      	mov	sp, r7
 8000768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076c:	4770      	bx	lr
 800076e:	bf00      	nop
 8000770:	240000cc 	.word	0x240000cc

08000774 <SystemClock_Config>:
  *            Flash Latency(WS)              = 4
  * @param  None
  * @retval None
  */
static void SystemClock_Config(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b09e      	sub	sp, #120	; 0x78
 8000778:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;
  HAL_StatusTypeDef ret = HAL_OK;
 800077a:	2300      	movs	r3, #0
 800077c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

  /*!< Supply configuration update enable */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000780:	2002      	movs	r0, #2
 8000782:	f006 fbb9 	bl	8006ef8 <HAL_PWREx_ConfigSupply>

  /* The voltage scaling allows optimizing the power consumption when the device is
     clocked below the maximum system frequency, to update the voltage scaling value
     regarding system frequency refer to product datasheet.  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000786:	2300      	movs	r3, #0
 8000788:	607b      	str	r3, [r7, #4]
 800078a:	4b42      	ldr	r3, [pc, #264]	; (8000894 <SystemClock_Config+0x120>)
 800078c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800078e:	4a41      	ldr	r2, [pc, #260]	; (8000894 <SystemClock_Config+0x120>)
 8000790:	f023 0301 	bic.w	r3, r3, #1
 8000794:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000796:	4b3f      	ldr	r3, [pc, #252]	; (8000894 <SystemClock_Config+0x120>)
 8000798:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800079a:	f003 0301 	and.w	r3, r3, #1
 800079e:	607b      	str	r3, [r7, #4]
 80007a0:	4b3d      	ldr	r3, [pc, #244]	; (8000898 <SystemClock_Config+0x124>)
 80007a2:	699b      	ldr	r3, [r3, #24]
 80007a4:	4a3c      	ldr	r2, [pc, #240]	; (8000898 <SystemClock_Config+0x124>)
 80007a6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80007aa:	6193      	str	r3, [r2, #24]
 80007ac:	4b3a      	ldr	r3, [pc, #232]	; (8000898 <SystemClock_Config+0x124>)
 80007ae:	699b      	ldr	r3, [r3, #24]
 80007b0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007b4:	607b      	str	r3, [r7, #4]
 80007b6:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80007b8:	bf00      	nop
 80007ba:	4b37      	ldr	r3, [pc, #220]	; (8000898 <SystemClock_Config+0x124>)
 80007bc:	699b      	ldr	r3, [r3, #24]
 80007be:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80007c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80007c6:	d1f8      	bne.n	80007ba <SystemClock_Config+0x46>

  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007c8:	2301      	movs	r3, #1
 80007ca:	60bb      	str	r3, [r7, #8]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007d0:	60fb      	str	r3, [r7, #12]
  RCC_OscInitStruct.HSIState = RCC_HSI_OFF;
 80007d2:	2300      	movs	r3, #0
 80007d4:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.CSIState = RCC_CSI_OFF;
 80007d6:	2300      	movs	r3, #0
 80007d8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007da:	2302      	movs	r3, #2
 80007dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007de:	2302      	movs	r3, #2
 80007e0:	633b      	str	r3, [r7, #48]	; 0x30

  RCC_OscInitStruct.PLL.PLLM = 5;
 80007e2:	2305      	movs	r3, #5
 80007e4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLN = 160;
 80007e6:	23a0      	movs	r3, #160	; 0xa0
 80007e8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80007ea:	2300      	movs	r3, #0
 80007ec:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLP = 2;
 80007ee:	2302      	movs	r3, #2
 80007f0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007f2:	2302      	movs	r3, #2
 80007f4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80007f6:	2304      	movs	r3, #4
 80007f8:	643b      	str	r3, [r7, #64]	; 0x40

  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80007fa:	2300      	movs	r3, #0
 80007fc:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 80007fe:	2308      	movs	r3, #8
 8000800:	64bb      	str	r3, [r7, #72]	; 0x48
  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8000802:	f107 0308 	add.w	r3, r7, #8
 8000806:	4618      	mov	r0, r3
 8000808:	f006 fbb0 	bl	8006f6c <HAL_RCC_OscConfig>
 800080c:	4603      	mov	r3, r0
 800080e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
  if(ret != HAL_OK)
 8000812:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8000816:	2b00      	cmp	r3, #0
 8000818:	d001      	beq.n	800081e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800081a:	f000 f841 	bl	80008a0 <Error_Handler>
  }

/* Select PLL as system clock source and configure  bus clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 | \
 800081e:	233f      	movs	r3, #63	; 0x3f
 8000820:	657b      	str	r3, [r7, #84]	; 0x54
                                 RCC_CLOCKTYPE_PCLK2  | RCC_CLOCKTYPE_D3PCLK1);

  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000822:	2303      	movs	r3, #3
 8000824:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000826:	2300      	movs	r3, #0
 8000828:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800082a:	2308      	movs	r3, #8
 800082c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800082e:	2340      	movs	r3, #64	; 0x40
 8000830:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000832:	2340      	movs	r3, #64	; 0x40
 8000834:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000836:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800083a:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800083c:	2340      	movs	r3, #64	; 0x40
 800083e:	673b      	str	r3, [r7, #112]	; 0x70
  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 8000840:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000844:	2104      	movs	r1, #4
 8000846:	4618      	mov	r0, r3
 8000848:	f006 ffea 	bl	8007820 <HAL_RCC_ClockConfig>
 800084c:	4603      	mov	r3, r0
 800084e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
  if(ret != HAL_OK)
 8000852:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8000856:	2b00      	cmp	r3, #0
 8000858:	d001      	beq.n	800085e <SystemClock_Config+0xea>
  {
    Error_Handler();
 800085a:	f000 f821 	bl	80008a0 <Error_Handler>
        - The activation of the SYSCFG clock
        - Enabling the I/O Compensation Cell : setting bit[0] of register SYSCFG_CCCSR
 */

  /*activate CSI clock mondatory for I/O Compensation Cell*/
  __HAL_RCC_CSI_ENABLE() ;
 800085e:	4b0f      	ldr	r3, [pc, #60]	; (800089c <SystemClock_Config+0x128>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	4a0e      	ldr	r2, [pc, #56]	; (800089c <SystemClock_Config+0x128>)
 8000864:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000868:	6013      	str	r3, [r2, #0]

  /* Enable SYSCFG clock mondatory for I/O Compensation Cell */
  __HAL_RCC_SYSCFG_CLK_ENABLE() ;
 800086a:	4b0c      	ldr	r3, [pc, #48]	; (800089c <SystemClock_Config+0x128>)
 800086c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000870:	4a0a      	ldr	r2, [pc, #40]	; (800089c <SystemClock_Config+0x128>)
 8000872:	f043 0302 	orr.w	r3, r3, #2
 8000876:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800087a:	4b08      	ldr	r3, [pc, #32]	; (800089c <SystemClock_Config+0x128>)
 800087c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000880:	f003 0302 	and.w	r3, r3, #2
 8000884:	603b      	str	r3, [r7, #0]
 8000886:	683b      	ldr	r3, [r7, #0]

  /* Enables the I/O Compensation Cell */
  HAL_EnableCompensationCell();
 8000888:	f002 fe60 	bl	800354c <HAL_EnableCompensationCell>
}
 800088c:	bf00      	nop
 800088e:	3778      	adds	r7, #120	; 0x78
 8000890:	46bd      	mov	sp, r7
 8000892:	bd80      	pop	{r7, pc}
 8000894:	58000400 	.word	0x58000400
 8000898:	58024800 	.word	0x58024800
 800089c:	58024400 	.word	0x58024400

080008a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008a4:	b672      	cpsid	i
}
 80008a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  BSP_LED_On(LED_RED);
 80008a8:	2001      	movs	r0, #1
 80008aa:	f001 f857 	bl	800195c <BSP_LED_On>
  while (1)
 80008ae:	e7fe      	b.n	80008ae <Error_Handler+0xe>

080008b0 <_isatty>:
  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
}

int _isatty(int fd) {
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b082      	sub	sp, #8
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	db04      	blt.n	80008c8 <_isatty+0x18>
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	2b02      	cmp	r3, #2
 80008c2:	dc01      	bgt.n	80008c8 <_isatty+0x18>
    return 1;
 80008c4:	2301      	movs	r3, #1
 80008c6:	e005      	b.n	80008d4 <_isatty+0x24>

  errno = EBADF;
 80008c8:	f00a fd46 	bl	800b358 <__errno>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2209      	movs	r2, #9
 80008d0:	601a      	str	r2, [r3, #0]
  return 0;
 80008d2:	2300      	movs	r3, #0
}
 80008d4:	4618      	mov	r0, r3
 80008d6:	3708      	adds	r7, #8
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}

080008dc <_close>:

int _close(int fd) {
 80008dc:	b580      	push	{r7, lr}
 80008de:	b082      	sub	sp, #8
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	db04      	blt.n	80008f4 <_close+0x18>
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	2b02      	cmp	r3, #2
 80008ee:	dc01      	bgt.n	80008f4 <_close+0x18>
    return 0;
 80008f0:	2300      	movs	r3, #0
 80008f2:	e006      	b.n	8000902 <_close+0x26>

  errno = EBADF;
 80008f4:	f00a fd30 	bl	800b358 <__errno>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2209      	movs	r2, #9
 80008fc:	601a      	str	r2, [r3, #0]
  return -1;
 80008fe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000902:	4618      	mov	r0, r3
 8000904:	3708      	adds	r7, #8
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}

0800090a <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 800090a:	b580      	push	{r7, lr}
 800090c:	b084      	sub	sp, #16
 800090e:	af00      	add	r7, sp, #0
 8000910:	60f8      	str	r0, [r7, #12]
 8000912:	60b9      	str	r1, [r7, #8]
 8000914:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 8000916:	f00a fd1f 	bl	800b358 <__errno>
 800091a:	4603      	mov	r3, r0
 800091c:	2209      	movs	r2, #9
 800091e:	601a      	str	r2, [r3, #0]
  return -1;
 8000920:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000924:	4618      	mov	r0, r3
 8000926:	3710      	adds	r7, #16
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}

0800092c <_fstat>:



int _fstat(int fd, struct stat* st) {
 800092c:	b580      	push	{r7, lr}
 800092e:	b082      	sub	sp, #8
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
 8000934:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	2b00      	cmp	r3, #0
 800093a:	db08      	blt.n	800094e <_fstat+0x22>
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	2b02      	cmp	r3, #2
 8000940:	dc05      	bgt.n	800094e <_fstat+0x22>
    st->st_mode = S_IFCHR;
 8000942:	683b      	ldr	r3, [r7, #0]
 8000944:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000948:	605a      	str	r2, [r3, #4]
    return 0;
 800094a:	2300      	movs	r3, #0
 800094c:	e005      	b.n	800095a <_fstat+0x2e>
  }

  errno = EBADF;
 800094e:	f00a fd03 	bl	800b358 <__errno>
 8000952:	4603      	mov	r3, r0
 8000954:	2209      	movs	r2, #9
 8000956:	601a      	str	r2, [r3, #0]
  return 0;
 8000958:	2300      	movs	r3, #0
}
 800095a:	4618      	mov	r0, r3
 800095c:	3708      	adds	r7, #8
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}
	...

08000964 <_read>:


int _read(int fd, char* ptr, int len) {
 8000964:	b580      	push	{r7, lr}
 8000966:	b086      	sub	sp, #24
 8000968:	af00      	add	r7, sp, #0
 800096a:	60f8      	str	r0, [r7, #12]
 800096c:	60b9      	str	r1, [r7, #8]
 800096e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8000970:	68fb      	ldr	r3, [r7, #12]
 8000972:	2b00      	cmp	r3, #0
 8000974:	d110      	bne.n	8000998 <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 8000976:	4b0e      	ldr	r3, [pc, #56]	; (80009b0 <_read+0x4c>)
 8000978:	6818      	ldr	r0, [r3, #0]
 800097a:	f04f 33ff 	mov.w	r3, #4294967295
 800097e:	2201      	movs	r2, #1
 8000980:	68b9      	ldr	r1, [r7, #8]
 8000982:	f009 fa33 	bl	8009dec <HAL_UART_Receive>
 8000986:	4603      	mov	r3, r0
 8000988:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 800098a:	7dfb      	ldrb	r3, [r7, #23]
 800098c:	2b00      	cmp	r3, #0
 800098e:	d101      	bne.n	8000994 <_read+0x30>
      return 1;
 8000990:	2301      	movs	r3, #1
 8000992:	e008      	b.n	80009a6 <_read+0x42>
    else
      return EIO;
 8000994:	2305      	movs	r3, #5
 8000996:	e006      	b.n	80009a6 <_read+0x42>
  }
  errno = EBADF;
 8000998:	f00a fcde 	bl	800b358 <__errno>
 800099c:	4603      	mov	r3, r0
 800099e:	2209      	movs	r2, #9
 80009a0:	601a      	str	r2, [r3, #0]
  return -1;
 80009a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009a6:	4618      	mov	r0, r3
 80009a8:	3718      	adds	r7, #24
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	240001b0 	.word	0x240001b0

080009b4 <_write>:

int _write(int fd, char* ptr, int len) {
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b086      	sub	sp, #24
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	60f8      	str	r0, [r7, #12]
 80009bc:	60b9      	str	r1, [r7, #8]
 80009be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	2b01      	cmp	r3, #1
 80009c4:	d002      	beq.n	80009cc <_write+0x18>
 80009c6:	68fb      	ldr	r3, [r7, #12]
 80009c8:	2b02      	cmp	r3, #2
 80009ca:	d111      	bne.n	80009f0 <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 80009cc:	4b0e      	ldr	r3, [pc, #56]	; (8000a08 <_write+0x54>)
 80009ce:	6818      	ldr	r0, [r3, #0]
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	b29a      	uxth	r2, r3
 80009d4:	f04f 33ff 	mov.w	r3, #4294967295
 80009d8:	68b9      	ldr	r1, [r7, #8]
 80009da:	f009 f979 	bl	8009cd0 <HAL_UART_Transmit>
 80009de:	4603      	mov	r3, r0
 80009e0:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 80009e2:	7dfb      	ldrb	r3, [r7, #23]
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d101      	bne.n	80009ec <_write+0x38>
      return len;
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	e008      	b.n	80009fe <_write+0x4a>
    else
      return EIO;
 80009ec:	2305      	movs	r3, #5
 80009ee:	e006      	b.n	80009fe <_write+0x4a>
  }
  errno = EBADF;
 80009f0:	f00a fcb2 	bl	800b358 <__errno>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2209      	movs	r2, #9
 80009f8:	601a      	str	r2, [r3, #0]
  return -1;
 80009fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009fe:	4618      	mov	r0, r3
 8000a00:	3718      	adds	r7, #24
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	240001b0 	.word	0x240001b0

08000a0c <UTIL_LCD_SetFuncDriver>:
/**
  * @brief  Link board LCD drivers to STM32 LCD Utility drivers
  * @param  pDrv Structure of LCD functions
  */
void UTIL_LCD_SetFuncDriver(const LCD_UTILS_Drv_t *pDrv)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b082      	sub	sp, #8
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
  FuncDriver.DrawBitmap     = pDrv->DrawBitmap;
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	4a22      	ldr	r2, [pc, #136]	; (8000aa4 <UTIL_LCD_SetFuncDriver+0x98>)
 8000a1a:	6013      	str	r3, [r2, #0]
  FuncDriver.FillRGBRect    = pDrv->FillRGBRect;
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	685b      	ldr	r3, [r3, #4]
 8000a20:	4a20      	ldr	r2, [pc, #128]	; (8000aa4 <UTIL_LCD_SetFuncDriver+0x98>)
 8000a22:	6053      	str	r3, [r2, #4]
  FuncDriver.DrawHLine      = pDrv->DrawHLine;
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	689b      	ldr	r3, [r3, #8]
 8000a28:	4a1e      	ldr	r2, [pc, #120]	; (8000aa4 <UTIL_LCD_SetFuncDriver+0x98>)
 8000a2a:	6093      	str	r3, [r2, #8]
  FuncDriver.DrawVLine      = pDrv->DrawVLine;
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	68db      	ldr	r3, [r3, #12]
 8000a30:	4a1c      	ldr	r2, [pc, #112]	; (8000aa4 <UTIL_LCD_SetFuncDriver+0x98>)
 8000a32:	60d3      	str	r3, [r2, #12]
  FuncDriver.FillRect       = pDrv->FillRect;
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	691b      	ldr	r3, [r3, #16]
 8000a38:	4a1a      	ldr	r2, [pc, #104]	; (8000aa4 <UTIL_LCD_SetFuncDriver+0x98>)
 8000a3a:	6113      	str	r3, [r2, #16]
  FuncDriver.GetPixel       = pDrv->GetPixel;
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	695b      	ldr	r3, [r3, #20]
 8000a40:	4a18      	ldr	r2, [pc, #96]	; (8000aa4 <UTIL_LCD_SetFuncDriver+0x98>)
 8000a42:	6153      	str	r3, [r2, #20]
  FuncDriver.SetPixel       = pDrv->SetPixel;
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	699b      	ldr	r3, [r3, #24]
 8000a48:	4a16      	ldr	r2, [pc, #88]	; (8000aa4 <UTIL_LCD_SetFuncDriver+0x98>)
 8000a4a:	6193      	str	r3, [r2, #24]
  FuncDriver.GetXSize       = pDrv->GetXSize;
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	69db      	ldr	r3, [r3, #28]
 8000a50:	4a14      	ldr	r2, [pc, #80]	; (8000aa4 <UTIL_LCD_SetFuncDriver+0x98>)
 8000a52:	61d3      	str	r3, [r2, #28]
  FuncDriver.GetYSize       = pDrv->GetYSize;
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	6a1b      	ldr	r3, [r3, #32]
 8000a58:	4a12      	ldr	r2, [pc, #72]	; (8000aa4 <UTIL_LCD_SetFuncDriver+0x98>)
 8000a5a:	6213      	str	r3, [r2, #32]
  FuncDriver.SetLayer       = pDrv->SetLayer;
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a60:	4a10      	ldr	r2, [pc, #64]	; (8000aa4 <UTIL_LCD_SetFuncDriver+0x98>)
 8000a62:	6253      	str	r3, [r2, #36]	; 0x24
  FuncDriver.GetFormat      = pDrv->GetFormat;
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a68:	4a0e      	ldr	r2, [pc, #56]	; (8000aa4 <UTIL_LCD_SetFuncDriver+0x98>)
 8000a6a:	6293      	str	r3, [r2, #40]	; 0x28

  DrawProp->LcdLayer = 0;
 8000a6c:	4b0e      	ldr	r3, [pc, #56]	; (8000aa8 <UTIL_LCD_SetFuncDriver+0x9c>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	60da      	str	r2, [r3, #12]
  DrawProp->LcdDevice = 0;
 8000a72:	4b0d      	ldr	r3, [pc, #52]	; (8000aa8 <UTIL_LCD_SetFuncDriver+0x9c>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	611a      	str	r2, [r3, #16]
  FuncDriver.GetXSize(0, &DrawProp->LcdXsize);
 8000a78:	4b0a      	ldr	r3, [pc, #40]	; (8000aa4 <UTIL_LCD_SetFuncDriver+0x98>)
 8000a7a:	69db      	ldr	r3, [r3, #28]
 8000a7c:	4a0b      	ldr	r2, [pc, #44]	; (8000aac <UTIL_LCD_SetFuncDriver+0xa0>)
 8000a7e:	4611      	mov	r1, r2
 8000a80:	2000      	movs	r0, #0
 8000a82:	4798      	blx	r3
  FuncDriver.GetYSize(0, &DrawProp->LcdYsize);
 8000a84:	4b07      	ldr	r3, [pc, #28]	; (8000aa4 <UTIL_LCD_SetFuncDriver+0x98>)
 8000a86:	6a1b      	ldr	r3, [r3, #32]
 8000a88:	4a09      	ldr	r2, [pc, #36]	; (8000ab0 <UTIL_LCD_SetFuncDriver+0xa4>)
 8000a8a:	4611      	mov	r1, r2
 8000a8c:	2000      	movs	r0, #0
 8000a8e:	4798      	blx	r3
  FuncDriver.GetFormat(0, &DrawProp->LcdPixelFormat);
 8000a90:	4b04      	ldr	r3, [pc, #16]	; (8000aa4 <UTIL_LCD_SetFuncDriver+0x98>)
 8000a92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a94:	4a07      	ldr	r2, [pc, #28]	; (8000ab4 <UTIL_LCD_SetFuncDriver+0xa8>)
 8000a96:	4611      	mov	r1, r2
 8000a98:	2000      	movs	r0, #0
 8000a9a:	4798      	blx	r3
}
 8000a9c:	bf00      	nop
 8000a9e:	3708      	adds	r7, #8
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	240001f4 	.word	0x240001f4
 8000aa8:	240001b4 	.word	0x240001b4
 8000aac:	240001c8 	.word	0x240001c8
 8000ab0:	240001cc 	.word	0x240001cc
 8000ab4:	240001d0 	.word	0x240001d0

08000ab8 <UTIL_LCD_SetLayer>:
/**
  * @brief  Set the LCD layer.
  * @param  Layer  LCD layer
  */
void UTIL_LCD_SetLayer(uint32_t Layer)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b082      	sub	sp, #8
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
  if(FuncDriver.SetLayer != NULL)
 8000ac0:	4b0a      	ldr	r3, [pc, #40]	; (8000aec <UTIL_LCD_SetLayer+0x34>)
 8000ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d00c      	beq.n	8000ae2 <UTIL_LCD_SetLayer+0x2a>
  {
    if(FuncDriver.SetLayer(DrawProp->LcdDevice, Layer) == 0)
 8000ac8:	4b08      	ldr	r3, [pc, #32]	; (8000aec <UTIL_LCD_SetLayer+0x34>)
 8000aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000acc:	4a08      	ldr	r2, [pc, #32]	; (8000af0 <UTIL_LCD_SetLayer+0x38>)
 8000ace:	6912      	ldr	r2, [r2, #16]
 8000ad0:	6879      	ldr	r1, [r7, #4]
 8000ad2:	4610      	mov	r0, r2
 8000ad4:	4798      	blx	r3
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d102      	bne.n	8000ae2 <UTIL_LCD_SetLayer+0x2a>
    {
      DrawProp->LcdLayer = Layer;
 8000adc:	4a04      	ldr	r2, [pc, #16]	; (8000af0 <UTIL_LCD_SetLayer+0x38>)
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	60d3      	str	r3, [r2, #12]
    }
  }
}
 8000ae2:	bf00      	nop
 8000ae4:	3708      	adds	r7, #8
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	240001f4 	.word	0x240001f4
 8000af0:	240001b4 	.word	0x240001b4

08000af4 <UTIL_LCD_SetBackColor>:
/**
  * @brief  Sets the LCD background color.
  * @param  Color  Layer background color code
  */
void UTIL_LCD_SetBackColor(uint32_t Color)
{
 8000af4:	b480      	push	{r7}
 8000af6:	b083      	sub	sp, #12
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
  DrawProp[DrawProp->LcdLayer].BackColor = Color;
 8000afc:	4b06      	ldr	r3, [pc, #24]	; (8000b18 <UTIL_LCD_SetBackColor+0x24>)
 8000afe:	68db      	ldr	r3, [r3, #12]
 8000b00:	4a05      	ldr	r2, [pc, #20]	; (8000b18 <UTIL_LCD_SetBackColor+0x24>)
 8000b02:	015b      	lsls	r3, r3, #5
 8000b04:	4413      	add	r3, r2
 8000b06:	3304      	adds	r3, #4
 8000b08:	687a      	ldr	r2, [r7, #4]
 8000b0a:	601a      	str	r2, [r3, #0]
}
 8000b0c:	bf00      	nop
 8000b0e:	370c      	adds	r7, #12
 8000b10:	46bd      	mov	sp, r7
 8000b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b16:	4770      	bx	lr
 8000b18:	240001b4 	.word	0x240001b4

08000b1c <UTIL_LCD_SetFont>:
/**
  * @brief  Sets the LCD text font.
  * @param  fonts  Layer font to be used
  */
void UTIL_LCD_SetFont(sFONT *fonts)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	b083      	sub	sp, #12
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
  DrawProp[DrawProp->LcdLayer].pFont = fonts;
 8000b24:	4b06      	ldr	r3, [pc, #24]	; (8000b40 <UTIL_LCD_SetFont+0x24>)
 8000b26:	68db      	ldr	r3, [r3, #12]
 8000b28:	4a05      	ldr	r2, [pc, #20]	; (8000b40 <UTIL_LCD_SetFont+0x24>)
 8000b2a:	015b      	lsls	r3, r3, #5
 8000b2c:	4413      	add	r3, r2
 8000b2e:	3308      	adds	r3, #8
 8000b30:	687a      	ldr	r2, [r7, #4]
 8000b32:	601a      	str	r2, [r3, #0]
}
 8000b34:	bf00      	nop
 8000b36:	370c      	adds	r7, #12
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3e:	4770      	bx	lr
 8000b40:	240001b4 	.word	0x240001b4

08000b44 <UTIL_LCD_FillRGBRect>:
  * @param  Xpos    X position
  * @param  Ypos    Y position
  * @param  Length  Line length
  */
void UTIL_LCD_FillRGBRect(uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 8000b44:	b590      	push	{r4, r7, lr}
 8000b46:	b087      	sub	sp, #28
 8000b48:	af02      	add	r7, sp, #8
 8000b4a:	60f8      	str	r0, [r7, #12]
 8000b4c:	60b9      	str	r1, [r7, #8]
 8000b4e:	607a      	str	r2, [r7, #4]
 8000b50:	603b      	str	r3, [r7, #0]
  /* Write RGB rectangle data */
  FuncDriver.FillRGBRect(DrawProp->LcdDevice, Xpos, Ypos, pData, Width, Height);
 8000b52:	4b08      	ldr	r3, [pc, #32]	; (8000b74 <UTIL_LCD_FillRGBRect+0x30>)
 8000b54:	685c      	ldr	r4, [r3, #4]
 8000b56:	4b08      	ldr	r3, [pc, #32]	; (8000b78 <UTIL_LCD_FillRGBRect+0x34>)
 8000b58:	6918      	ldr	r0, [r3, #16]
 8000b5a:	6a3b      	ldr	r3, [r7, #32]
 8000b5c:	9301      	str	r3, [sp, #4]
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	9300      	str	r3, [sp, #0]
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	68ba      	ldr	r2, [r7, #8]
 8000b66:	68f9      	ldr	r1, [r7, #12]
 8000b68:	47a0      	blx	r4
}
 8000b6a:	bf00      	nop
 8000b6c:	3714      	adds	r7, #20
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd90      	pop	{r4, r7, pc}
 8000b72:	bf00      	nop
 8000b74:	240001f4 	.word	0x240001f4
 8000b78:	240001b4 	.word	0x240001b4

08000b7c <UTIL_LCD_DrawHLine>:
  * @param  Ypos    Y position
  * @param  Length  Line length
  * @param  Color   Draw color
  */
void UTIL_LCD_DrawHLine(uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8000b7c:	b590      	push	{r4, r7, lr}
 8000b7e:	b087      	sub	sp, #28
 8000b80:	af02      	add	r7, sp, #8
 8000b82:	60f8      	str	r0, [r7, #12]
 8000b84:	60b9      	str	r1, [r7, #8]
 8000b86:	607a      	str	r2, [r7, #4]
 8000b88:	603b      	str	r3, [r7, #0]
  /* Write line */
  if(DrawProp->LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 8000b8a:	4b15      	ldr	r3, [pc, #84]	; (8000be0 <UTIL_LCD_DrawHLine+0x64>)
 8000b8c:	69db      	ldr	r3, [r3, #28]
 8000b8e:	2b02      	cmp	r3, #2
 8000b90:	d118      	bne.n	8000bc4 <UTIL_LCD_DrawHLine+0x48>
  {
    FuncDriver.DrawHLine(DrawProp->LcdDevice, Xpos, Ypos, Length, CONVERTARGB88882RGB565(Color));
 8000b92:	4b14      	ldr	r3, [pc, #80]	; (8000be4 <UTIL_LCD_DrawHLine+0x68>)
 8000b94:	689c      	ldr	r4, [r3, #8]
 8000b96:	4b12      	ldr	r3, [pc, #72]	; (8000be0 <UTIL_LCD_DrawHLine+0x64>)
 8000b98:	6918      	ldr	r0, [r3, #16]
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	08db      	lsrs	r3, r3, #3
 8000b9e:	f003 021f 	and.w	r2, r3, #31
 8000ba2:	683b      	ldr	r3, [r7, #0]
 8000ba4:	0a9b      	lsrs	r3, r3, #10
 8000ba6:	015b      	lsls	r3, r3, #5
 8000ba8:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 8000bac:	431a      	orrs	r2, r3
 8000bae:	683b      	ldr	r3, [r7, #0]
 8000bb0:	0cdb      	lsrs	r3, r3, #19
 8000bb2:	02db      	lsls	r3, r3, #11
 8000bb4:	b29b      	uxth	r3, r3
 8000bb6:	4313      	orrs	r3, r2
 8000bb8:	9300      	str	r3, [sp, #0]
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	68ba      	ldr	r2, [r7, #8]
 8000bbe:	68f9      	ldr	r1, [r7, #12]
 8000bc0:	47a0      	blx	r4
  }
  else
  {
    FuncDriver.DrawHLine(DrawProp->LcdDevice, Xpos, Ypos, Length, Color);
  }
}
 8000bc2:	e009      	b.n	8000bd8 <UTIL_LCD_DrawHLine+0x5c>
    FuncDriver.DrawHLine(DrawProp->LcdDevice, Xpos, Ypos, Length, Color);
 8000bc4:	4b07      	ldr	r3, [pc, #28]	; (8000be4 <UTIL_LCD_DrawHLine+0x68>)
 8000bc6:	689c      	ldr	r4, [r3, #8]
 8000bc8:	4b05      	ldr	r3, [pc, #20]	; (8000be0 <UTIL_LCD_DrawHLine+0x64>)
 8000bca:	6918      	ldr	r0, [r3, #16]
 8000bcc:	683b      	ldr	r3, [r7, #0]
 8000bce:	9300      	str	r3, [sp, #0]
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	68ba      	ldr	r2, [r7, #8]
 8000bd4:	68f9      	ldr	r1, [r7, #12]
 8000bd6:	47a0      	blx	r4
}
 8000bd8:	bf00      	nop
 8000bda:	3714      	adds	r7, #20
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd90      	pop	{r4, r7, pc}
 8000be0:	240001b4 	.word	0x240001b4
 8000be4:	240001f4 	.word	0x240001f4

08000be8 <UTIL_LCD_DrawVLine>:
  * @param  Ypos    Y position
  * @param  Length  Line length
  * @param  Color   Draw color
  */
void UTIL_LCD_DrawVLine(uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8000be8:	b590      	push	{r4, r7, lr}
 8000bea:	b087      	sub	sp, #28
 8000bec:	af02      	add	r7, sp, #8
 8000bee:	60f8      	str	r0, [r7, #12]
 8000bf0:	60b9      	str	r1, [r7, #8]
 8000bf2:	607a      	str	r2, [r7, #4]
 8000bf4:	603b      	str	r3, [r7, #0]
  /* Write line */
  if(DrawProp->LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 8000bf6:	4b15      	ldr	r3, [pc, #84]	; (8000c4c <UTIL_LCD_DrawVLine+0x64>)
 8000bf8:	69db      	ldr	r3, [r3, #28]
 8000bfa:	2b02      	cmp	r3, #2
 8000bfc:	d118      	bne.n	8000c30 <UTIL_LCD_DrawVLine+0x48>
  {
    FuncDriver.DrawVLine(DrawProp->LcdDevice, Xpos, Ypos, Length, CONVERTARGB88882RGB565(Color));
 8000bfe:	4b14      	ldr	r3, [pc, #80]	; (8000c50 <UTIL_LCD_DrawVLine+0x68>)
 8000c00:	68dc      	ldr	r4, [r3, #12]
 8000c02:	4b12      	ldr	r3, [pc, #72]	; (8000c4c <UTIL_LCD_DrawVLine+0x64>)
 8000c04:	6918      	ldr	r0, [r3, #16]
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	08db      	lsrs	r3, r3, #3
 8000c0a:	f003 021f 	and.w	r2, r3, #31
 8000c0e:	683b      	ldr	r3, [r7, #0]
 8000c10:	0a9b      	lsrs	r3, r3, #10
 8000c12:	015b      	lsls	r3, r3, #5
 8000c14:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 8000c18:	431a      	orrs	r2, r3
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	0cdb      	lsrs	r3, r3, #19
 8000c1e:	02db      	lsls	r3, r3, #11
 8000c20:	b29b      	uxth	r3, r3
 8000c22:	4313      	orrs	r3, r2
 8000c24:	9300      	str	r3, [sp, #0]
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	68ba      	ldr	r2, [r7, #8]
 8000c2a:	68f9      	ldr	r1, [r7, #12]
 8000c2c:	47a0      	blx	r4
  }
  else
  {
    FuncDriver.DrawVLine(DrawProp->LcdDevice, Xpos, Ypos, Length, Color);
  }
}
 8000c2e:	e009      	b.n	8000c44 <UTIL_LCD_DrawVLine+0x5c>
    FuncDriver.DrawVLine(DrawProp->LcdDevice, Xpos, Ypos, Length, Color);
 8000c30:	4b07      	ldr	r3, [pc, #28]	; (8000c50 <UTIL_LCD_DrawVLine+0x68>)
 8000c32:	68dc      	ldr	r4, [r3, #12]
 8000c34:	4b05      	ldr	r3, [pc, #20]	; (8000c4c <UTIL_LCD_DrawVLine+0x64>)
 8000c36:	6918      	ldr	r0, [r3, #16]
 8000c38:	683b      	ldr	r3, [r7, #0]
 8000c3a:	9300      	str	r3, [sp, #0]
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	68ba      	ldr	r2, [r7, #8]
 8000c40:	68f9      	ldr	r1, [r7, #12]
 8000c42:	47a0      	blx	r4
}
 8000c44:	bf00      	nop
 8000c46:	3714      	adds	r7, #20
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd90      	pop	{r4, r7, pc}
 8000c4c:	240001b4 	.word	0x240001b4
 8000c50:	240001f4 	.word	0x240001f4

08000c54 <UTIL_LCD_Clear>:
/**
  * @brief  Clears the whole currently active layer of LTDC.
  * @param  Color  Color of the background
  */
void UTIL_LCD_Clear(uint32_t Color)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b084      	sub	sp, #16
 8000c58:	af02      	add	r7, sp, #8
 8000c5a:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */
  UTIL_LCD_FillRect(0, 0, DrawProp->LcdXsize, DrawProp->LcdYsize, Color);
 8000c5c:	4b07      	ldr	r3, [pc, #28]	; (8000c7c <UTIL_LCD_Clear+0x28>)
 8000c5e:	695a      	ldr	r2, [r3, #20]
 8000c60:	4b06      	ldr	r3, [pc, #24]	; (8000c7c <UTIL_LCD_Clear+0x28>)
 8000c62:	6999      	ldr	r1, [r3, #24]
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	9300      	str	r3, [sp, #0]
 8000c68:	460b      	mov	r3, r1
 8000c6a:	2100      	movs	r1, #0
 8000c6c:	2000      	movs	r0, #0
 8000c6e:	f000 f915 	bl	8000e9c <UTIL_LCD_FillRect>
}
 8000c72:	bf00      	nop
 8000c74:	3708      	adds	r7, #8
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	240001b4 	.word	0x240001b4

08000c80 <UTIL_LCD_DisplayChar>:
  * @param  Ypos Line where to display the character shape.
  * @param  Ascii Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
  */
void UTIL_LCD_DisplayChar(uint32_t Xpos, uint32_t Ypos, uint8_t Ascii)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b084      	sub	sp, #16
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	60f8      	str	r0, [r7, #12]
 8000c88:	60b9      	str	r1, [r7, #8]
 8000c8a:	4613      	mov	r3, r2
 8000c8c:	71fb      	strb	r3, [r7, #7]
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 8000c8e:	4b16      	ldr	r3, [pc, #88]	; (8000ce8 <UTIL_LCD_DisplayChar+0x68>)
 8000c90:	68db      	ldr	r3, [r3, #12]
 8000c92:	4a15      	ldr	r2, [pc, #84]	; (8000ce8 <UTIL_LCD_DisplayChar+0x68>)
 8000c94:	015b      	lsls	r3, r3, #5
 8000c96:	4413      	add	r3, r2
 8000c98:	3308      	adds	r3, #8
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	681a      	ldr	r2, [r3, #0]
 8000c9e:	79fb      	ldrb	r3, [r7, #7]
 8000ca0:	3b20      	subs	r3, #32
  DrawProp[DrawProp->LcdLayer].pFont->Height * ((DrawProp[DrawProp->LcdLayer].pFont->Width + 7) / 8)]);
 8000ca2:	4911      	ldr	r1, [pc, #68]	; (8000ce8 <UTIL_LCD_DisplayChar+0x68>)
 8000ca4:	68c9      	ldr	r1, [r1, #12]
 8000ca6:	4810      	ldr	r0, [pc, #64]	; (8000ce8 <UTIL_LCD_DisplayChar+0x68>)
 8000ca8:	0149      	lsls	r1, r1, #5
 8000caa:	4401      	add	r1, r0
 8000cac:	3108      	adds	r1, #8
 8000cae:	6809      	ldr	r1, [r1, #0]
 8000cb0:	88c9      	ldrh	r1, [r1, #6]
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 8000cb2:	fb03 f101 	mul.w	r1, r3, r1
  DrawProp[DrawProp->LcdLayer].pFont->Height * ((DrawProp[DrawProp->LcdLayer].pFont->Width + 7) / 8)]);
 8000cb6:	4b0c      	ldr	r3, [pc, #48]	; (8000ce8 <UTIL_LCD_DisplayChar+0x68>)
 8000cb8:	68db      	ldr	r3, [r3, #12]
 8000cba:	480b      	ldr	r0, [pc, #44]	; (8000ce8 <UTIL_LCD_DisplayChar+0x68>)
 8000cbc:	015b      	lsls	r3, r3, #5
 8000cbe:	4403      	add	r3, r0
 8000cc0:	3308      	adds	r3, #8
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	889b      	ldrh	r3, [r3, #4]
 8000cc6:	3307      	adds	r3, #7
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	da00      	bge.n	8000cce <UTIL_LCD_DisplayChar+0x4e>
 8000ccc:	3307      	adds	r3, #7
 8000cce:	10db      	asrs	r3, r3, #3
 8000cd0:	fb01 f303 	mul.w	r3, r1, r3
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 8000cd4:	4413      	add	r3, r2
 8000cd6:	461a      	mov	r2, r3
 8000cd8:	68b9      	ldr	r1, [r7, #8]
 8000cda:	68f8      	ldr	r0, [r7, #12]
 8000cdc:	f000 f918 	bl	8000f10 <DrawChar>
}
 8000ce0:	bf00      	nop
 8000ce2:	3710      	adds	r7, #16
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	240001b4 	.word	0x240001b4

08000cec <UTIL_LCD_DisplayStringAt>:
  *            @arg  CENTER_MODE
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE
  */
void UTIL_LCD_DisplayStringAt(uint32_t Xpos, uint32_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b08a      	sub	sp, #40	; 0x28
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	60f8      	str	r0, [r7, #12]
 8000cf4:	60b9      	str	r1, [r7, #8]
 8000cf6:	607a      	str	r2, [r7, #4]
 8000cf8:	70fb      	strb	r3, [r7, #3]
  uint32_t refcolumn = 1, i = 0;
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	627b      	str	r3, [r7, #36]	; 0x24
 8000cfe:	2300      	movs	r3, #0
 8000d00:	623b      	str	r3, [r7, #32]
  uint32_t size = 0, xsize = 0;
 8000d02:	2300      	movs	r3, #0
 8000d04:	61fb      	str	r3, [r7, #28]
 8000d06:	2300      	movs	r3, #0
 8000d08:	617b      	str	r3, [r7, #20]
  uint8_t  *ptr = Text;
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	61bb      	str	r3, [r7, #24]

  /* Get the text size */
  while (*ptr++) size ++ ;
 8000d0e:	e002      	b.n	8000d16 <UTIL_LCD_DisplayStringAt+0x2a>
 8000d10:	69fb      	ldr	r3, [r7, #28]
 8000d12:	3301      	adds	r3, #1
 8000d14:	61fb      	str	r3, [r7, #28]
 8000d16:	69bb      	ldr	r3, [r7, #24]
 8000d18:	1c5a      	adds	r2, r3, #1
 8000d1a:	61ba      	str	r2, [r7, #24]
 8000d1c:	781b      	ldrb	r3, [r3, #0]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d1f6      	bne.n	8000d10 <UTIL_LCD_DisplayStringAt+0x24>

  /* Characters number per line */
  xsize = (DrawProp->LcdXsize/DrawProp[DrawProp->LcdLayer].pFont->Width);
 8000d22:	4b48      	ldr	r3, [pc, #288]	; (8000e44 <UTIL_LCD_DisplayStringAt+0x158>)
 8000d24:	695b      	ldr	r3, [r3, #20]
 8000d26:	4a47      	ldr	r2, [pc, #284]	; (8000e44 <UTIL_LCD_DisplayStringAt+0x158>)
 8000d28:	68d2      	ldr	r2, [r2, #12]
 8000d2a:	4946      	ldr	r1, [pc, #280]	; (8000e44 <UTIL_LCD_DisplayStringAt+0x158>)
 8000d2c:	0152      	lsls	r2, r2, #5
 8000d2e:	440a      	add	r2, r1
 8000d30:	3208      	adds	r2, #8
 8000d32:	6812      	ldr	r2, [r2, #0]
 8000d34:	8892      	ldrh	r2, [r2, #4]
 8000d36:	fbb3 f3f2 	udiv	r3, r3, r2
 8000d3a:	617b      	str	r3, [r7, #20]

  switch (Mode)
 8000d3c:	78fb      	ldrb	r3, [r7, #3]
 8000d3e:	2b03      	cmp	r3, #3
 8000d40:	d018      	beq.n	8000d74 <UTIL_LCD_DisplayStringAt+0x88>
 8000d42:	2b03      	cmp	r3, #3
 8000d44:	dc2a      	bgt.n	8000d9c <UTIL_LCD_DisplayStringAt+0xb0>
 8000d46:	2b01      	cmp	r3, #1
 8000d48:	d002      	beq.n	8000d50 <UTIL_LCD_DisplayStringAt+0x64>
 8000d4a:	2b02      	cmp	r3, #2
 8000d4c:	d015      	beq.n	8000d7a <UTIL_LCD_DisplayStringAt+0x8e>
 8000d4e:	e025      	b.n	8000d9c <UTIL_LCD_DisplayStringAt+0xb0>
  {
  case CENTER_MODE:
    {
      refcolumn = Xpos + ((xsize - size)* DrawProp[DrawProp->LcdLayer].pFont->Width) / 2;
 8000d50:	697a      	ldr	r2, [r7, #20]
 8000d52:	69fb      	ldr	r3, [r7, #28]
 8000d54:	1ad3      	subs	r3, r2, r3
 8000d56:	4a3b      	ldr	r2, [pc, #236]	; (8000e44 <UTIL_LCD_DisplayStringAt+0x158>)
 8000d58:	68d2      	ldr	r2, [r2, #12]
 8000d5a:	493a      	ldr	r1, [pc, #232]	; (8000e44 <UTIL_LCD_DisplayStringAt+0x158>)
 8000d5c:	0152      	lsls	r2, r2, #5
 8000d5e:	440a      	add	r2, r1
 8000d60:	3208      	adds	r2, #8
 8000d62:	6812      	ldr	r2, [r2, #0]
 8000d64:	8892      	ldrh	r2, [r2, #4]
 8000d66:	fb02 f303 	mul.w	r3, r2, r3
 8000d6a:	085b      	lsrs	r3, r3, #1
 8000d6c:	68fa      	ldr	r2, [r7, #12]
 8000d6e:	4413      	add	r3, r2
 8000d70:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8000d72:	e016      	b.n	8000da2 <UTIL_LCD_DisplayStringAt+0xb6>
    }
  case LEFT_MODE:
    {
      refcolumn = Xpos;
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8000d78:	e013      	b.n	8000da2 <UTIL_LCD_DisplayStringAt+0xb6>
    }
  case RIGHT_MODE:
    {
      refcolumn = - Xpos + ((xsize - size)*DrawProp[DrawProp->LcdLayer].pFont->Width);
 8000d7a:	697a      	ldr	r2, [r7, #20]
 8000d7c:	69fb      	ldr	r3, [r7, #28]
 8000d7e:	1ad3      	subs	r3, r2, r3
 8000d80:	4a30      	ldr	r2, [pc, #192]	; (8000e44 <UTIL_LCD_DisplayStringAt+0x158>)
 8000d82:	68d2      	ldr	r2, [r2, #12]
 8000d84:	492f      	ldr	r1, [pc, #188]	; (8000e44 <UTIL_LCD_DisplayStringAt+0x158>)
 8000d86:	0152      	lsls	r2, r2, #5
 8000d88:	440a      	add	r2, r1
 8000d8a:	3208      	adds	r2, #8
 8000d8c:	6812      	ldr	r2, [r2, #0]
 8000d8e:	8892      	ldrh	r2, [r2, #4]
 8000d90:	fb03 f202 	mul.w	r2, r3, r2
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	1ad3      	subs	r3, r2, r3
 8000d98:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8000d9a:	e002      	b.n	8000da2 <UTIL_LCD_DisplayStringAt+0xb6>
    }
  default:
    {
      refcolumn = Xpos;
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8000da0:	bf00      	nop
    }
  }

  /* Check that the Start column is located in the screen */
  if ((refcolumn < 1) || (refcolumn >= 0x8000))
 8000da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d003      	beq.n	8000db0 <UTIL_LCD_DisplayStringAt+0xc4>
 8000da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000daa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000dae:	d31b      	bcc.n	8000de8 <UTIL_LCD_DisplayStringAt+0xfc>
  {
    refcolumn = 1;
 8000db0:	2301      	movs	r3, #1
 8000db2:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((DrawProp->LcdXsize - (i*DrawProp[DrawProp->LcdLayer].pFont->Width)) & 0xFFFF) >= DrawProp[DrawProp->LcdLayer].pFont->Width))
 8000db4:	e018      	b.n	8000de8 <UTIL_LCD_DisplayStringAt+0xfc>
  {
    /* Display one character on LCD */
    UTIL_LCD_DisplayChar(refcolumn, Ypos, *Text);
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	781b      	ldrb	r3, [r3, #0]
 8000dba:	461a      	mov	r2, r3
 8000dbc:	68b9      	ldr	r1, [r7, #8]
 8000dbe:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000dc0:	f7ff ff5e 	bl	8000c80 <UTIL_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[DrawProp->LcdLayer].pFont->Width;
 8000dc4:	4b1f      	ldr	r3, [pc, #124]	; (8000e44 <UTIL_LCD_DisplayStringAt+0x158>)
 8000dc6:	68db      	ldr	r3, [r3, #12]
 8000dc8:	4a1e      	ldr	r2, [pc, #120]	; (8000e44 <UTIL_LCD_DisplayStringAt+0x158>)
 8000dca:	015b      	lsls	r3, r3, #5
 8000dcc:	4413      	add	r3, r2
 8000dce:	3308      	adds	r3, #8
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	889b      	ldrh	r3, [r3, #4]
 8000dd4:	461a      	mov	r2, r3
 8000dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dd8:	4413      	add	r3, r2
 8000dda:	627b      	str	r3, [r7, #36]	; 0x24

    /* Point on the next character */
    Text++;
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	3301      	adds	r3, #1
 8000de0:	607b      	str	r3, [r7, #4]
    i++;
 8000de2:	6a3b      	ldr	r3, [r7, #32]
 8000de4:	3301      	adds	r3, #1
 8000de6:	623b      	str	r3, [r7, #32]
  while ((*Text != 0) & (((DrawProp->LcdXsize - (i*DrawProp[DrawProp->LcdLayer].pFont->Width)) & 0xFFFF) >= DrawProp[DrawProp->LcdLayer].pFont->Width))
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	781b      	ldrb	r3, [r3, #0]
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	bf14      	ite	ne
 8000df0:	2301      	movne	r3, #1
 8000df2:	2300      	moveq	r3, #0
 8000df4:	b2da      	uxtb	r2, r3
 8000df6:	4b13      	ldr	r3, [pc, #76]	; (8000e44 <UTIL_LCD_DisplayStringAt+0x158>)
 8000df8:	6959      	ldr	r1, [r3, #20]
 8000dfa:	4b12      	ldr	r3, [pc, #72]	; (8000e44 <UTIL_LCD_DisplayStringAt+0x158>)
 8000dfc:	68db      	ldr	r3, [r3, #12]
 8000dfe:	4811      	ldr	r0, [pc, #68]	; (8000e44 <UTIL_LCD_DisplayStringAt+0x158>)
 8000e00:	015b      	lsls	r3, r3, #5
 8000e02:	4403      	add	r3, r0
 8000e04:	3308      	adds	r3, #8
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	889b      	ldrh	r3, [r3, #4]
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	6a3b      	ldr	r3, [r7, #32]
 8000e0e:	fb00 f303 	mul.w	r3, r0, r3
 8000e12:	1acb      	subs	r3, r1, r3
 8000e14:	b29b      	uxth	r3, r3
 8000e16:	490b      	ldr	r1, [pc, #44]	; (8000e44 <UTIL_LCD_DisplayStringAt+0x158>)
 8000e18:	68c9      	ldr	r1, [r1, #12]
 8000e1a:	480a      	ldr	r0, [pc, #40]	; (8000e44 <UTIL_LCD_DisplayStringAt+0x158>)
 8000e1c:	0149      	lsls	r1, r1, #5
 8000e1e:	4401      	add	r1, r0
 8000e20:	3108      	adds	r1, #8
 8000e22:	6809      	ldr	r1, [r1, #0]
 8000e24:	8889      	ldrh	r1, [r1, #4]
 8000e26:	428b      	cmp	r3, r1
 8000e28:	bf2c      	ite	cs
 8000e2a:	2301      	movcs	r3, #1
 8000e2c:	2300      	movcc	r3, #0
 8000e2e:	b2db      	uxtb	r3, r3
 8000e30:	4013      	ands	r3, r2
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d1be      	bne.n	8000db6 <UTIL_LCD_DisplayStringAt+0xca>
  }
}
 8000e38:	bf00      	nop
 8000e3a:	bf00      	nop
 8000e3c:	3728      	adds	r7, #40	; 0x28
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	240001b4 	.word	0x240001b4

08000e48 <UTIL_LCD_DrawRect>:
  * @param  Width  Rectangle width
  * @param  Height Rectangle height
  * @param  Color  Draw color
  */
void UTIL_LCD_DrawRect(uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b084      	sub	sp, #16
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	60f8      	str	r0, [r7, #12]
 8000e50:	60b9      	str	r1, [r7, #8]
 8000e52:	607a      	str	r2, [r7, #4]
 8000e54:	603b      	str	r3, [r7, #0]
  /* Draw horizontal lines */
  UTIL_LCD_DrawHLine(Xpos, Ypos, Width, Color);
 8000e56:	69bb      	ldr	r3, [r7, #24]
 8000e58:	687a      	ldr	r2, [r7, #4]
 8000e5a:	68b9      	ldr	r1, [r7, #8]
 8000e5c:	68f8      	ldr	r0, [r7, #12]
 8000e5e:	f7ff fe8d 	bl	8000b7c <UTIL_LCD_DrawHLine>
  UTIL_LCD_DrawHLine(Xpos, (Ypos+ Height - 1U), Width, Color);
 8000e62:	68ba      	ldr	r2, [r7, #8]
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	4413      	add	r3, r2
 8000e68:	1e59      	subs	r1, r3, #1
 8000e6a:	69bb      	ldr	r3, [r7, #24]
 8000e6c:	687a      	ldr	r2, [r7, #4]
 8000e6e:	68f8      	ldr	r0, [r7, #12]
 8000e70:	f7ff fe84 	bl	8000b7c <UTIL_LCD_DrawHLine>

  /* Draw vertical lines */
  UTIL_LCD_DrawVLine(Xpos, Ypos, Height, Color);
 8000e74:	69bb      	ldr	r3, [r7, #24]
 8000e76:	683a      	ldr	r2, [r7, #0]
 8000e78:	68b9      	ldr	r1, [r7, #8]
 8000e7a:	68f8      	ldr	r0, [r7, #12]
 8000e7c:	f7ff feb4 	bl	8000be8 <UTIL_LCD_DrawVLine>
  UTIL_LCD_DrawVLine((Xpos + Width - 1U), Ypos, Height, Color);
 8000e80:	68fa      	ldr	r2, [r7, #12]
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	4413      	add	r3, r2
 8000e86:	1e58      	subs	r0, r3, #1
 8000e88:	69bb      	ldr	r3, [r7, #24]
 8000e8a:	683a      	ldr	r2, [r7, #0]
 8000e8c:	68b9      	ldr	r1, [r7, #8]
 8000e8e:	f7ff feab 	bl	8000be8 <UTIL_LCD_DrawVLine>
}
 8000e92:	bf00      	nop
 8000e94:	3710      	adds	r7, #16
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
	...

08000e9c <UTIL_LCD_FillRect>:
  * @param  Width  Rectangle width
  * @param  Height Rectangle height
  * @param  Color  Draw color
  */
void UTIL_LCD_FillRect(uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 8000e9c:	b590      	push	{r4, r7, lr}
 8000e9e:	b087      	sub	sp, #28
 8000ea0:	af02      	add	r7, sp, #8
 8000ea2:	60f8      	str	r0, [r7, #12]
 8000ea4:	60b9      	str	r1, [r7, #8]
 8000ea6:	607a      	str	r2, [r7, #4]
 8000ea8:	603b      	str	r3, [r7, #0]
  /* Fill the rectangle */
  if(DrawProp->LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 8000eaa:	4b17      	ldr	r3, [pc, #92]	; (8000f08 <UTIL_LCD_FillRect+0x6c>)
 8000eac:	69db      	ldr	r3, [r3, #28]
 8000eae:	2b02      	cmp	r3, #2
 8000eb0:	d11a      	bne.n	8000ee8 <UTIL_LCD_FillRect+0x4c>
  {
    FuncDriver.FillRect(DrawProp->LcdDevice, Xpos, Ypos, Width, Height, CONVERTARGB88882RGB565(Color));
 8000eb2:	4b16      	ldr	r3, [pc, #88]	; (8000f0c <UTIL_LCD_FillRect+0x70>)
 8000eb4:	691c      	ldr	r4, [r3, #16]
 8000eb6:	4b14      	ldr	r3, [pc, #80]	; (8000f08 <UTIL_LCD_FillRect+0x6c>)
 8000eb8:	6918      	ldr	r0, [r3, #16]
 8000eba:	6a3b      	ldr	r3, [r7, #32]
 8000ebc:	08db      	lsrs	r3, r3, #3
 8000ebe:	f003 021f 	and.w	r2, r3, #31
 8000ec2:	6a3b      	ldr	r3, [r7, #32]
 8000ec4:	0a9b      	lsrs	r3, r3, #10
 8000ec6:	015b      	lsls	r3, r3, #5
 8000ec8:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 8000ecc:	431a      	orrs	r2, r3
 8000ece:	6a3b      	ldr	r3, [r7, #32]
 8000ed0:	0cdb      	lsrs	r3, r3, #19
 8000ed2:	02db      	lsls	r3, r3, #11
 8000ed4:	b29b      	uxth	r3, r3
 8000ed6:	4313      	orrs	r3, r2
 8000ed8:	9301      	str	r3, [sp, #4]
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	9300      	str	r3, [sp, #0]
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	68ba      	ldr	r2, [r7, #8]
 8000ee2:	68f9      	ldr	r1, [r7, #12]
 8000ee4:	47a0      	blx	r4
  }
  else
  {
    FuncDriver.FillRect(DrawProp->LcdDevice, Xpos, Ypos, Width, Height, Color);
  }
}
 8000ee6:	e00b      	b.n	8000f00 <UTIL_LCD_FillRect+0x64>
    FuncDriver.FillRect(DrawProp->LcdDevice, Xpos, Ypos, Width, Height, Color);
 8000ee8:	4b08      	ldr	r3, [pc, #32]	; (8000f0c <UTIL_LCD_FillRect+0x70>)
 8000eea:	691c      	ldr	r4, [r3, #16]
 8000eec:	4b06      	ldr	r3, [pc, #24]	; (8000f08 <UTIL_LCD_FillRect+0x6c>)
 8000eee:	6918      	ldr	r0, [r3, #16]
 8000ef0:	6a3b      	ldr	r3, [r7, #32]
 8000ef2:	9301      	str	r3, [sp, #4]
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	9300      	str	r3, [sp, #0]
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	68ba      	ldr	r2, [r7, #8]
 8000efc:	68f9      	ldr	r1, [r7, #12]
 8000efe:	47a0      	blx	r4
}
 8000f00:	bf00      	nop
 8000f02:	3714      	adds	r7, #20
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd90      	pop	{r4, r7, pc}
 8000f08:	240001b4 	.word	0x240001b4
 8000f0c:	240001f4 	.word	0x240001f4

08000f10 <DrawChar>:
  * @param  Xpos  Line where to display the character shape
  * @param  Ypos  Start column address
  * @param  pData Pointer to the character data
  */
static void DrawChar(uint32_t Xpos, uint32_t Ypos, const uint8_t *pData)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b0b2      	sub	sp, #200	; 0xc8
 8000f14:	af02      	add	r7, sp, #8
 8000f16:	60f8      	str	r0, [r7, #12]
 8000f18:	60b9      	str	r1, [r7, #8]
 8000f1a:	607a      	str	r2, [r7, #4]
  uint32_t i = 0, j = 0, offset;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8000f22:	2300      	movs	r3, #0
 8000f24:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t height, width;
  uint8_t  *pchar;
  uint32_t line;

  height = DrawProp[DrawProp->LcdLayer].pFont->Height;
 8000f28:	4ba5      	ldr	r3, [pc, #660]	; (80011c0 <DrawChar+0x2b0>)
 8000f2a:	68db      	ldr	r3, [r3, #12]
 8000f2c:	4aa4      	ldr	r2, [pc, #656]	; (80011c0 <DrawChar+0x2b0>)
 8000f2e:	015b      	lsls	r3, r3, #5
 8000f30:	4413      	add	r3, r2
 8000f32:	3308      	adds	r3, #8
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	88db      	ldrh	r3, [r3, #6]
 8000f38:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  width  = DrawProp[DrawProp->LcdLayer].pFont->Width;
 8000f3c:	4ba0      	ldr	r3, [pc, #640]	; (80011c0 <DrawChar+0x2b0>)
 8000f3e:	68db      	ldr	r3, [r3, #12]
 8000f40:	4a9f      	ldr	r2, [pc, #636]	; (80011c0 <DrawChar+0x2b0>)
 8000f42:	015b      	lsls	r3, r3, #5
 8000f44:	4413      	add	r3, r2
 8000f46:	3308      	adds	r3, #8
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	889b      	ldrh	r3, [r3, #4]
 8000f4c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint16_t rgb565[24];
  uint32_t argb8888[24];

  offset =  8 *((width + 7)/8) -  width ;
 8000f50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000f54:	3307      	adds	r3, #7
 8000f56:	f023 0207 	bic.w	r2, r3, #7
 8000f5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000f5e:	1ad3      	subs	r3, r2, r3
 8000f60:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  for(i = 0; i < height; i++)
 8000f64:	2300      	movs	r3, #0
 8000f66:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8000f6a:	e11c      	b.n	80011a6 <DrawChar+0x296>
  {
    pchar = ((uint8_t *)pData + (width + 7)/8 * i);
 8000f6c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000f70:	3307      	adds	r3, #7
 8000f72:	08db      	lsrs	r3, r3, #3
 8000f74:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8000f78:	fb02 f303 	mul.w	r3, r2, r3
 8000f7c:	687a      	ldr	r2, [r7, #4]
 8000f7e:	4413      	add	r3, r2
 8000f80:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

    switch(((width + 7)/8))
 8000f84:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000f88:	3307      	adds	r3, #7
 8000f8a:	08db      	lsrs	r3, r3, #3
 8000f8c:	2b01      	cmp	r3, #1
 8000f8e:	d002      	beq.n	8000f96 <DrawChar+0x86>
 8000f90:	2b02      	cmp	r3, #2
 8000f92:	d006      	beq.n	8000fa2 <DrawChar+0x92>
 8000f94:	e011      	b.n	8000fba <DrawChar+0xaa>
    {

    case 1:
      line =  pchar[0];
 8000f96:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      break;
 8000fa0:	e01d      	b.n	8000fde <DrawChar+0xce>

    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 8000fa2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	021b      	lsls	r3, r3, #8
 8000faa:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8000fae:	3201      	adds	r2, #1
 8000fb0:	7812      	ldrb	r2, [r2, #0]
 8000fb2:	4313      	orrs	r3, r2
 8000fb4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      break;
 8000fb8:	e011      	b.n	8000fde <DrawChar+0xce>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 8000fba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	041a      	lsls	r2, r3, #16
 8000fc2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8000fc6:	3301      	adds	r3, #1
 8000fc8:	781b      	ldrb	r3, [r3, #0]
 8000fca:	021b      	lsls	r3, r3, #8
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8000fd2:	3202      	adds	r2, #2
 8000fd4:	7812      	ldrb	r2, [r2, #0]
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      break;
 8000fdc:	bf00      	nop
    }

    if(DrawProp[DrawProp->LcdLayer].LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 8000fde:	4b78      	ldr	r3, [pc, #480]	; (80011c0 <DrawChar+0x2b0>)
 8000fe0:	68db      	ldr	r3, [r3, #12]
 8000fe2:	4a77      	ldr	r2, [pc, #476]	; (80011c0 <DrawChar+0x2b0>)
 8000fe4:	015b      	lsls	r3, r3, #5
 8000fe6:	4413      	add	r3, r2
 8000fe8:	331c      	adds	r3, #28
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	2b02      	cmp	r3, #2
 8000fee:	f040 808c 	bne.w	800110a <DrawChar+0x1fa>
    {
      for (j = 0; j < width; j++)
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8000ff8:	e074      	b.n	80010e4 <DrawChar+0x1d4>
      {
        if(line & (1 << (width- j + offset- 1)))
 8000ffa:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8000ffe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001002:	1ad2      	subs	r2, r2, r3
 8001004:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001008:	4413      	add	r3, r2
 800100a:	3b01      	subs	r3, #1
 800100c:	2201      	movs	r2, #1
 800100e:	fa02 f303 	lsl.w	r3, r2, r3
 8001012:	461a      	mov	r2, r3
 8001014:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001018:	4013      	ands	r3, r2
 800101a:	2b00      	cmp	r3, #0
 800101c:	d02d      	beq.n	800107a <DrawChar+0x16a>
        {
          rgb565[j] = CONVERTARGB88882RGB565(DrawProp[DrawProp->LcdLayer].TextColor);
 800101e:	4b68      	ldr	r3, [pc, #416]	; (80011c0 <DrawChar+0x2b0>)
 8001020:	68db      	ldr	r3, [r3, #12]
 8001022:	4a67      	ldr	r2, [pc, #412]	; (80011c0 <DrawChar+0x2b0>)
 8001024:	015b      	lsls	r3, r3, #5
 8001026:	4413      	add	r3, r2
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	08db      	lsrs	r3, r3, #3
 800102c:	b29b      	uxth	r3, r3
 800102e:	f003 031f 	and.w	r3, r3, #31
 8001032:	b29a      	uxth	r2, r3
 8001034:	4b62      	ldr	r3, [pc, #392]	; (80011c0 <DrawChar+0x2b0>)
 8001036:	68db      	ldr	r3, [r3, #12]
 8001038:	4961      	ldr	r1, [pc, #388]	; (80011c0 <DrawChar+0x2b0>)
 800103a:	015b      	lsls	r3, r3, #5
 800103c:	440b      	add	r3, r1
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	0a9b      	lsrs	r3, r3, #10
 8001042:	b29b      	uxth	r3, r3
 8001044:	015b      	lsls	r3, r3, #5
 8001046:	b29b      	uxth	r3, r3
 8001048:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 800104c:	b29b      	uxth	r3, r3
 800104e:	4313      	orrs	r3, r2
 8001050:	b29a      	uxth	r2, r3
 8001052:	4b5b      	ldr	r3, [pc, #364]	; (80011c0 <DrawChar+0x2b0>)
 8001054:	68db      	ldr	r3, [r3, #12]
 8001056:	495a      	ldr	r1, [pc, #360]	; (80011c0 <DrawChar+0x2b0>)
 8001058:	015b      	lsls	r3, r3, #5
 800105a:	440b      	add	r3, r1
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	0cdb      	lsrs	r3, r3, #19
 8001060:	b29b      	uxth	r3, r3
 8001062:	02db      	lsls	r3, r3, #11
 8001064:	b29b      	uxth	r3, r3
 8001066:	4313      	orrs	r3, r2
 8001068:	b29a      	uxth	r2, r3
 800106a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800106e:	005b      	lsls	r3, r3, #1
 8001070:	33c0      	adds	r3, #192	; 0xc0
 8001072:	443b      	add	r3, r7
 8001074:	f823 2c4c 	strh.w	r2, [r3, #-76]
 8001078:	e02f      	b.n	80010da <DrawChar+0x1ca>
        }
        else
        {
          rgb565[j] = CONVERTARGB88882RGB565(DrawProp[DrawProp->LcdLayer].BackColor);
 800107a:	4b51      	ldr	r3, [pc, #324]	; (80011c0 <DrawChar+0x2b0>)
 800107c:	68db      	ldr	r3, [r3, #12]
 800107e:	4a50      	ldr	r2, [pc, #320]	; (80011c0 <DrawChar+0x2b0>)
 8001080:	015b      	lsls	r3, r3, #5
 8001082:	4413      	add	r3, r2
 8001084:	3304      	adds	r3, #4
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	08db      	lsrs	r3, r3, #3
 800108a:	b29b      	uxth	r3, r3
 800108c:	f003 031f 	and.w	r3, r3, #31
 8001090:	b29a      	uxth	r2, r3
 8001092:	4b4b      	ldr	r3, [pc, #300]	; (80011c0 <DrawChar+0x2b0>)
 8001094:	68db      	ldr	r3, [r3, #12]
 8001096:	494a      	ldr	r1, [pc, #296]	; (80011c0 <DrawChar+0x2b0>)
 8001098:	015b      	lsls	r3, r3, #5
 800109a:	440b      	add	r3, r1
 800109c:	3304      	adds	r3, #4
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	0a9b      	lsrs	r3, r3, #10
 80010a2:	b29b      	uxth	r3, r3
 80010a4:	015b      	lsls	r3, r3, #5
 80010a6:	b29b      	uxth	r3, r3
 80010a8:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 80010ac:	b29b      	uxth	r3, r3
 80010ae:	4313      	orrs	r3, r2
 80010b0:	b29a      	uxth	r2, r3
 80010b2:	4b43      	ldr	r3, [pc, #268]	; (80011c0 <DrawChar+0x2b0>)
 80010b4:	68db      	ldr	r3, [r3, #12]
 80010b6:	4942      	ldr	r1, [pc, #264]	; (80011c0 <DrawChar+0x2b0>)
 80010b8:	015b      	lsls	r3, r3, #5
 80010ba:	440b      	add	r3, r1
 80010bc:	3304      	adds	r3, #4
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	0cdb      	lsrs	r3, r3, #19
 80010c2:	b29b      	uxth	r3, r3
 80010c4:	02db      	lsls	r3, r3, #11
 80010c6:	b29b      	uxth	r3, r3
 80010c8:	4313      	orrs	r3, r2
 80010ca:	b29a      	uxth	r2, r3
 80010cc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80010d0:	005b      	lsls	r3, r3, #1
 80010d2:	33c0      	adds	r3, #192	; 0xc0
 80010d4:	443b      	add	r3, r7
 80010d6:	f823 2c4c 	strh.w	r2, [r3, #-76]
      for (j = 0; j < width; j++)
 80010da:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80010de:	3301      	adds	r3, #1
 80010e0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80010e4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80010e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80010ec:	429a      	cmp	r2, r3
 80010ee:	d384      	bcc.n	8000ffa <DrawChar+0xea>
        }
      }
      UTIL_LCD_FillRGBRect(Xpos,  Ypos++, (uint8_t*)&rgb565[0], width, 1);
 80010f0:	68b9      	ldr	r1, [r7, #8]
 80010f2:	1c4b      	adds	r3, r1, #1
 80010f4:	60bb      	str	r3, [r7, #8]
 80010f6:	f107 0274 	add.w	r2, r7, #116	; 0x74
 80010fa:	2301      	movs	r3, #1
 80010fc:	9300      	str	r3, [sp, #0]
 80010fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001102:	68f8      	ldr	r0, [r7, #12]
 8001104:	f7ff fd1e 	bl	8000b44 <UTIL_LCD_FillRGBRect>
 8001108:	e048      	b.n	800119c <DrawChar+0x28c>
    }
    else
    {
      for (j = 0; j < width; j++)
 800110a:	2300      	movs	r3, #0
 800110c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001110:	e032      	b.n	8001178 <DrawChar+0x268>
      {
        if(line & (1 << (width- j + offset- 1)))
 8001112:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8001116:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800111a:	1ad2      	subs	r2, r2, r3
 800111c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001120:	4413      	add	r3, r2
 8001122:	3b01      	subs	r3, #1
 8001124:	2201      	movs	r2, #1
 8001126:	fa02 f303 	lsl.w	r3, r2, r3
 800112a:	461a      	mov	r2, r3
 800112c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001130:	4013      	ands	r3, r2
 8001132:	2b00      	cmp	r3, #0
 8001134:	d00d      	beq.n	8001152 <DrawChar+0x242>
        {
          argb8888[j] = DrawProp[DrawProp->LcdLayer].TextColor;
 8001136:	4b22      	ldr	r3, [pc, #136]	; (80011c0 <DrawChar+0x2b0>)
 8001138:	68db      	ldr	r3, [r3, #12]
 800113a:	4a21      	ldr	r2, [pc, #132]	; (80011c0 <DrawChar+0x2b0>)
 800113c:	015b      	lsls	r3, r3, #5
 800113e:	4413      	add	r3, r2
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001146:	009b      	lsls	r3, r3, #2
 8001148:	33c0      	adds	r3, #192	; 0xc0
 800114a:	443b      	add	r3, r7
 800114c:	f843 2cac 	str.w	r2, [r3, #-172]
 8001150:	e00d      	b.n	800116e <DrawChar+0x25e>
        }
        else
        {
          argb8888[j] = DrawProp[DrawProp->LcdLayer].BackColor;
 8001152:	4b1b      	ldr	r3, [pc, #108]	; (80011c0 <DrawChar+0x2b0>)
 8001154:	68db      	ldr	r3, [r3, #12]
 8001156:	4a1a      	ldr	r2, [pc, #104]	; (80011c0 <DrawChar+0x2b0>)
 8001158:	015b      	lsls	r3, r3, #5
 800115a:	4413      	add	r3, r2
 800115c:	3304      	adds	r3, #4
 800115e:	681a      	ldr	r2, [r3, #0]
 8001160:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001164:	009b      	lsls	r3, r3, #2
 8001166:	33c0      	adds	r3, #192	; 0xc0
 8001168:	443b      	add	r3, r7
 800116a:	f843 2cac 	str.w	r2, [r3, #-172]
      for (j = 0; j < width; j++)
 800116e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001172:	3301      	adds	r3, #1
 8001174:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001178:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800117c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001180:	429a      	cmp	r2, r3
 8001182:	d3c6      	bcc.n	8001112 <DrawChar+0x202>
        }
      }
      UTIL_LCD_FillRGBRect(Xpos,  Ypos++, (uint8_t*)&argb8888[0], width, 1);
 8001184:	68b9      	ldr	r1, [r7, #8]
 8001186:	1c4b      	adds	r3, r1, #1
 8001188:	60bb      	str	r3, [r7, #8]
 800118a:	f107 0214 	add.w	r2, r7, #20
 800118e:	2301      	movs	r3, #1
 8001190:	9300      	str	r3, [sp, #0]
 8001192:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001196:	68f8      	ldr	r0, [r7, #12]
 8001198:	f7ff fcd4 	bl	8000b44 <UTIL_LCD_FillRGBRect>
  for(i = 0; i < height; i++)
 800119c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80011a0:	3301      	adds	r3, #1
 80011a2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80011a6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80011aa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80011ae:	429a      	cmp	r2, r3
 80011b0:	f4ff aedc 	bcc.w	8000f6c <DrawChar+0x5c>
    }
  }
}
 80011b4:	bf00      	nop
 80011b6:	bf00      	nop
 80011b8:	37c0      	adds	r7, #192	; 0xc0
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	240001b4 	.word	0x240001b4

080011c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b088      	sub	sp, #32
 80011c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011ca:	4b1b      	ldr	r3, [pc, #108]	; (8001238 <HAL_MspInit+0x74>)
 80011cc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80011d0:	4a19      	ldr	r2, [pc, #100]	; (8001238 <HAL_MspInit+0x74>)
 80011d2:	f043 0302 	orr.w	r3, r3, #2
 80011d6:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80011da:	4b17      	ldr	r3, [pc, #92]	; (8001238 <HAL_MspInit+0x74>)
 80011dc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80011e0:	f003 0302 	and.w	r3, r3, #2
 80011e4:	60bb      	str	r3, [r7, #8]
 80011e6:	68bb      	ldr	r3, [r7, #8]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80011e8:	2200      	movs	r2, #0
 80011ea:	210f      	movs	r1, #15
 80011ec:	f06f 0001 	mvn.w	r0, #1
 80011f0:	f002 fa97 	bl	8003722 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */
  // Init PE3:
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80011f4:	4b10      	ldr	r3, [pc, #64]	; (8001238 <HAL_MspInit+0x74>)
 80011f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80011fa:	4a0f      	ldr	r2, [pc, #60]	; (8001238 <HAL_MspInit+0x74>)
 80011fc:	f043 0310 	orr.w	r3, r3, #16
 8001200:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001204:	4b0c      	ldr	r3, [pc, #48]	; (8001238 <HAL_MspInit+0x74>)
 8001206:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800120a:	f003 0310 	and.w	r3, r3, #16
 800120e:	607b      	str	r3, [r7, #4]
 8001210:	687b      	ldr	r3, [r7, #4]
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001212:	2308      	movs	r3, #8
 8001214:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001216:	2301      	movs	r3, #1
 8001218:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121a:	2300      	movs	r3, #0
 800121c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800121e:	2300      	movs	r3, #0
 8001220:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001222:	f107 030c 	add.w	r3, r7, #12
 8001226:	4619      	mov	r1, r3
 8001228:	4804      	ldr	r0, [pc, #16]	; (800123c <HAL_MspInit+0x78>)
 800122a:	f004 fa77 	bl	800571c <HAL_GPIO_Init>

  /* USER CODE END MspInit 1 */
}
 800122e:	bf00      	nop
 8001230:	3720      	adds	r7, #32
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	58024400 	.word	0x58024400
 800123c:	58021000 	.word	0x58021000

08001240 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001244:	e7fe      	b.n	8001244 <NMI_Handler+0x4>

08001246 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001246:	b480      	push	{r7}
 8001248:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800124a:	e7fe      	b.n	800124a <HardFault_Handler+0x4>

0800124c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001250:	e7fe      	b.n	8001250 <MemManage_Handler+0x4>

08001252 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001252:	b480      	push	{r7}
 8001254:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001256:	e7fe      	b.n	8001256 <BusFault_Handler+0x4>

08001258 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800125c:	e7fe      	b.n	800125c <UsageFault_Handler+0x4>

0800125e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800125e:	b480      	push	{r7}
 8001260:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001262:	bf00      	nop
 8001264:	46bd      	mov	sp, r7
 8001266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126a:	4770      	bx	lr

0800126c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001270:	f002 f91c 	bl	80034ac <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001274:	f009 fe12 	bl	800ae9c <xTaskGetSchedulerState>
 8001278:	4603      	mov	r3, r0
 800127a:	2b01      	cmp	r3, #1
 800127c:	d001      	beq.n	8001282 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800127e:	f009 fe7b 	bl	800af78 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001282:	bf00      	nop
 8001284:	bd80      	pop	{r7, pc}

08001286 <EXTI15_10_IRQHandler>:
  * @brief  This function handles External lines 15 to 10 interrupt request.
  * @param  None
  * @retval None
  */
void EXTI15_10_IRQHandler(void)
{
 8001286:	b580      	push	{r7, lr}
 8001288:	af00      	add	r7, sp, #0
BSP_PB_IRQHandler(BUTTON_USER);
 800128a:	2000      	movs	r0, #0
 800128c:	f000 fc0c 	bl	8001aa8 <BSP_PB_IRQHandler>
}
 8001290:	bf00      	nop
 8001292:	bd80      	pop	{r7, pc}

08001294 <TIM3_IRQHandler>:
/**
  * @brief  This function handles TIM3 interrupt requests.
  * @param  None
  * @retval None
  */
void TIM3_IRQHandler(void){
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&TIM3Handle);
 8001298:	4802      	ldr	r0, [pc, #8]	; (80012a4 <TIM3_IRQHandler+0x10>)
 800129a:	f008 fb0f 	bl	80098bc <HAL_TIM_IRQHandler>
}
 800129e:	bf00      	nop
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	24000164 	.word	0x24000164

080012a8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&UART3Handle);
 80012ac:	4802      	ldr	r0, [pc, #8]	; (80012b8 <USART3_IRQHandler+0x10>)
 80012ae:	f008 fe65 	bl	8009f7c <HAL_UART_IRQHandler>
}
 80012b2:	bf00      	nop
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	240000d0 	.word	0x240000d0

080012bc <DMA2_Stream1_IRQHandler>:
  * @brief  This function handles DMA2 Stream 1 interrupt request.
  * @param  None
  * @retval None
  */
void AUDIO_OUT_SAIx_DMAx_IRQHandler(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
  BSP_AUDIO_OUT_IRQHandler(0);
 80012c0:	2000      	movs	r0, #0
 80012c2:	f000 fc0b 	bl	8001adc <BSP_AUDIO_OUT_IRQHandler>
}
 80012c6:	bf00      	nop
 80012c8:	bd80      	pop	{r7, pc}
	...

080012cc <DMA2_Stream4_IRQHandler>:
  * @brief  This function handles DMA2 Stream 4 for SAI1B interrupt request.
  * @param  None
  * @retval None
  */
void AUDIO_IN_SAIx_DMAx_IRQHandler(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(haudio_in_sai.hdmarx);
 80012d0:	4b03      	ldr	r3, [pc, #12]	; (80012e0 <DMA2_Stream4_IRQHandler+0x14>)
 80012d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80012d6:	4618      	mov	r0, r3
 80012d8:	f002 ffbc 	bl	8004254 <HAL_DMA_IRQHandler>
}
 80012dc:	bf00      	nop
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	240002d4 	.word	0x240002d4

080012e4 <BDMA_Channel1_IRQHandler>:
  * @brief  This function handles BDMA Channel 1 for SAI_PDM interrupt request.
  * @param  None
  * @retval None
  */
void AUDIO_IN_SAI_PDMx_DMAx_IRQHandler(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
   BSP_AUDIO_IN_IRQHandler(1, AUDIO_IN_DEVICE_DIGITAL_MIC);
 80012e8:	2130      	movs	r1, #48	; 0x30
 80012ea:	2001      	movs	r0, #1
 80012ec:	f000 fc0a 	bl	8001b04 <BSP_AUDIO_IN_IRQHandler>

}
 80012f0:	bf00      	nop
 80012f2:	bd80      	pop	{r7, pc}

080012f4 <MDMA_IRQHandler>:
/**
  * @brief  Handles MDMA transfer interrupt request.
  * @retval None
  */
void MDMA_IRQHandler(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
  BSP_SDRAM_IRQHandler(0);
 80012f8:	2000      	movs	r0, #0
 80012fa:	f001 ff51 	bl	80031a0 <BSP_SDRAM_IRQHandler>

}
 80012fe:	bf00      	nop
 8001300:	bd80      	pop	{r7, pc}

08001302 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001302:	b480      	push	{r7}
 8001304:	af00      	add	r7, sp, #0
  return 1;
 8001306:	2301      	movs	r3, #1
}
 8001308:	4618      	mov	r0, r3
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr

08001312 <_kill>:

int _kill(int pid, int sig)
{
 8001312:	b580      	push	{r7, lr}
 8001314:	b082      	sub	sp, #8
 8001316:	af00      	add	r7, sp, #0
 8001318:	6078      	str	r0, [r7, #4]
 800131a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800131c:	f00a f81c 	bl	800b358 <__errno>
 8001320:	4603      	mov	r3, r0
 8001322:	2216      	movs	r2, #22
 8001324:	601a      	str	r2, [r3, #0]
  return -1;
 8001326:	f04f 33ff 	mov.w	r3, #4294967295
}
 800132a:	4618      	mov	r0, r3
 800132c:	3708      	adds	r7, #8
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}

08001332 <_exit>:

void _exit (int status)
{
 8001332:	b580      	push	{r7, lr}
 8001334:	b082      	sub	sp, #8
 8001336:	af00      	add	r7, sp, #0
 8001338:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800133a:	f04f 31ff 	mov.w	r1, #4294967295
 800133e:	6878      	ldr	r0, [r7, #4]
 8001340:	f7ff ffe7 	bl	8001312 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001344:	e7fe      	b.n	8001344 <_exit+0x12>
	...

08001348 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b086      	sub	sp, #24
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001350:	4a14      	ldr	r2, [pc, #80]	; (80013a4 <_sbrk+0x5c>)
 8001352:	4b15      	ldr	r3, [pc, #84]	; (80013a8 <_sbrk+0x60>)
 8001354:	1ad3      	subs	r3, r2, r3
 8001356:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001358:	697b      	ldr	r3, [r7, #20]
 800135a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800135c:	4b13      	ldr	r3, [pc, #76]	; (80013ac <_sbrk+0x64>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d102      	bne.n	800136a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001364:	4b11      	ldr	r3, [pc, #68]	; (80013ac <_sbrk+0x64>)
 8001366:	4a12      	ldr	r2, [pc, #72]	; (80013b0 <_sbrk+0x68>)
 8001368:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800136a:	4b10      	ldr	r3, [pc, #64]	; (80013ac <_sbrk+0x64>)
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	4413      	add	r3, r2
 8001372:	693a      	ldr	r2, [r7, #16]
 8001374:	429a      	cmp	r2, r3
 8001376:	d207      	bcs.n	8001388 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001378:	f009 ffee 	bl	800b358 <__errno>
 800137c:	4603      	mov	r3, r0
 800137e:	220c      	movs	r2, #12
 8001380:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001382:	f04f 33ff 	mov.w	r3, #4294967295
 8001386:	e009      	b.n	800139c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001388:	4b08      	ldr	r3, [pc, #32]	; (80013ac <_sbrk+0x64>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800138e:	4b07      	ldr	r3, [pc, #28]	; (80013ac <_sbrk+0x64>)
 8001390:	681a      	ldr	r2, [r3, #0]
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	4413      	add	r3, r2
 8001396:	4a05      	ldr	r2, [pc, #20]	; (80013ac <_sbrk+0x64>)
 8001398:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800139a:	68fb      	ldr	r3, [r7, #12]
}
 800139c:	4618      	mov	r0, r3
 800139e:	3718      	adds	r7, #24
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	24080000 	.word	0x24080000
 80013a8:	00000400 	.word	0x00000400
 80013ac:	24000220 	.word	0x24000220
 80013b0:	240015e0 	.word	0x240015e0

080013b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80013b8:	4b37      	ldr	r3, [pc, #220]	; (8001498 <SystemInit+0xe4>)
 80013ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80013be:	4a36      	ldr	r2, [pc, #216]	; (8001498 <SystemInit+0xe4>)
 80013c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80013c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80013c8:	4b34      	ldr	r3, [pc, #208]	; (800149c <SystemInit+0xe8>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f003 030f 	and.w	r3, r3, #15
 80013d0:	2b06      	cmp	r3, #6
 80013d2:	d807      	bhi.n	80013e4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80013d4:	4b31      	ldr	r3, [pc, #196]	; (800149c <SystemInit+0xe8>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f023 030f 	bic.w	r3, r3, #15
 80013dc:	4a2f      	ldr	r2, [pc, #188]	; (800149c <SystemInit+0xe8>)
 80013de:	f043 0307 	orr.w	r3, r3, #7
 80013e2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80013e4:	4b2e      	ldr	r3, [pc, #184]	; (80014a0 <SystemInit+0xec>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4a2d      	ldr	r2, [pc, #180]	; (80014a0 <SystemInit+0xec>)
 80013ea:	f043 0301 	orr.w	r3, r3, #1
 80013ee:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80013f0:	4b2b      	ldr	r3, [pc, #172]	; (80014a0 <SystemInit+0xec>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80013f6:	4b2a      	ldr	r3, [pc, #168]	; (80014a0 <SystemInit+0xec>)
 80013f8:	681a      	ldr	r2, [r3, #0]
 80013fa:	4929      	ldr	r1, [pc, #164]	; (80014a0 <SystemInit+0xec>)
 80013fc:	4b29      	ldr	r3, [pc, #164]	; (80014a4 <SystemInit+0xf0>)
 80013fe:	4013      	ands	r3, r2
 8001400:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001402:	4b26      	ldr	r3, [pc, #152]	; (800149c <SystemInit+0xe8>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f003 0308 	and.w	r3, r3, #8
 800140a:	2b00      	cmp	r3, #0
 800140c:	d007      	beq.n	800141e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800140e:	4b23      	ldr	r3, [pc, #140]	; (800149c <SystemInit+0xe8>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f023 030f 	bic.w	r3, r3, #15
 8001416:	4a21      	ldr	r2, [pc, #132]	; (800149c <SystemInit+0xe8>)
 8001418:	f043 0307 	orr.w	r3, r3, #7
 800141c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800141e:	4b20      	ldr	r3, [pc, #128]	; (80014a0 <SystemInit+0xec>)
 8001420:	2200      	movs	r2, #0
 8001422:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001424:	4b1e      	ldr	r3, [pc, #120]	; (80014a0 <SystemInit+0xec>)
 8001426:	2200      	movs	r2, #0
 8001428:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800142a:	4b1d      	ldr	r3, [pc, #116]	; (80014a0 <SystemInit+0xec>)
 800142c:	2200      	movs	r2, #0
 800142e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001430:	4b1b      	ldr	r3, [pc, #108]	; (80014a0 <SystemInit+0xec>)
 8001432:	4a1d      	ldr	r2, [pc, #116]	; (80014a8 <SystemInit+0xf4>)
 8001434:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001436:	4b1a      	ldr	r3, [pc, #104]	; (80014a0 <SystemInit+0xec>)
 8001438:	4a1c      	ldr	r2, [pc, #112]	; (80014ac <SystemInit+0xf8>)
 800143a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800143c:	4b18      	ldr	r3, [pc, #96]	; (80014a0 <SystemInit+0xec>)
 800143e:	4a1c      	ldr	r2, [pc, #112]	; (80014b0 <SystemInit+0xfc>)
 8001440:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001442:	4b17      	ldr	r3, [pc, #92]	; (80014a0 <SystemInit+0xec>)
 8001444:	2200      	movs	r2, #0
 8001446:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001448:	4b15      	ldr	r3, [pc, #84]	; (80014a0 <SystemInit+0xec>)
 800144a:	4a19      	ldr	r2, [pc, #100]	; (80014b0 <SystemInit+0xfc>)
 800144c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800144e:	4b14      	ldr	r3, [pc, #80]	; (80014a0 <SystemInit+0xec>)
 8001450:	2200      	movs	r2, #0
 8001452:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001454:	4b12      	ldr	r3, [pc, #72]	; (80014a0 <SystemInit+0xec>)
 8001456:	4a16      	ldr	r2, [pc, #88]	; (80014b0 <SystemInit+0xfc>)
 8001458:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800145a:	4b11      	ldr	r3, [pc, #68]	; (80014a0 <SystemInit+0xec>)
 800145c:	2200      	movs	r2, #0
 800145e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001460:	4b0f      	ldr	r3, [pc, #60]	; (80014a0 <SystemInit+0xec>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4a0e      	ldr	r2, [pc, #56]	; (80014a0 <SystemInit+0xec>)
 8001466:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800146a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800146c:	4b0c      	ldr	r3, [pc, #48]	; (80014a0 <SystemInit+0xec>)
 800146e:	2200      	movs	r2, #0
 8001470:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001472:	4b10      	ldr	r3, [pc, #64]	; (80014b4 <SystemInit+0x100>)
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	4b10      	ldr	r3, [pc, #64]	; (80014b8 <SystemInit+0x104>)
 8001478:	4013      	ands	r3, r2
 800147a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800147e:	d202      	bcs.n	8001486 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001480:	4b0e      	ldr	r3, [pc, #56]	; (80014bc <SystemInit+0x108>)
 8001482:	2201      	movs	r2, #1
 8001484:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001486:	4b0e      	ldr	r3, [pc, #56]	; (80014c0 <SystemInit+0x10c>)
 8001488:	f243 02d2 	movw	r2, #12498	; 0x30d2
 800148c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800148e:	bf00      	nop
 8001490:	46bd      	mov	sp, r7
 8001492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001496:	4770      	bx	lr
 8001498:	e000ed00 	.word	0xe000ed00
 800149c:	52002000 	.word	0x52002000
 80014a0:	58024400 	.word	0x58024400
 80014a4:	eaf6ed7f 	.word	0xeaf6ed7f
 80014a8:	02020200 	.word	0x02020200
 80014ac:	01ff0000 	.word	0x01ff0000
 80014b0:	01010280 	.word	0x01010280
 80014b4:	5c001000 	.word	0x5c001000
 80014b8:	ffff0000 	.word	0xffff0000
 80014bc:	51008108 	.word	0x51008108
 80014c0:	52004000 	.word	0x52004000

080014c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80014c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014fc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80014c8:	f7ff ff74 	bl	80013b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014cc:	480c      	ldr	r0, [pc, #48]	; (8001500 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80014ce:	490d      	ldr	r1, [pc, #52]	; (8001504 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80014d0:	4a0d      	ldr	r2, [pc, #52]	; (8001508 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80014d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014d4:	e002      	b.n	80014dc <LoopCopyDataInit>

080014d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014da:	3304      	adds	r3, #4

080014dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014e0:	d3f9      	bcc.n	80014d6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014e2:	4a0a      	ldr	r2, [pc, #40]	; (800150c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80014e4:	4c0a      	ldr	r4, [pc, #40]	; (8001510 <LoopFillZerobss+0x22>)
  movs r3, #0
 80014e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014e8:	e001      	b.n	80014ee <LoopFillZerobss>

080014ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014ec:	3204      	adds	r2, #4

080014ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014f0:	d3fb      	bcc.n	80014ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014f2:	f009 ff37 	bl	800b364 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014f6:	f7ff f901 	bl	80006fc <main>
  bx  lr
 80014fa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80014fc:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001500:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001504:	24000090 	.word	0x24000090
  ldr r2, =_sidata
 8001508:	0800d144 	.word	0x0800d144
  ldr r2, =_sbss
 800150c:	24000090 	.word	0x24000090
  ldr r4, =_ebss
 8001510:	240015e0 	.word	0x240015e0

08001514 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001514:	e7fe      	b.n	8001514 <ADC3_IRQHandler>
	...

08001518 <FT5336_RegisterBusIO>:
  * @brief  Register IO bus to component object
  * @param  Component object pointer
  * @retval error status
  */
int32_t FT5336_RegisterBusIO (FT5336_Object_t *pObj, FT5336_IO_t *pIO)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b084      	sub	sp, #16
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
 8001520:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (pObj == NULL)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d103      	bne.n	8001530 <FT5336_RegisterBusIO+0x18>
  {
    ret = FT5336_ERROR;
 8001528:	f04f 33ff 	mov.w	r3, #4294967295
 800152c:	60fb      	str	r3, [r7, #12]
 800152e:	e02c      	b.n	800158a <FT5336_RegisterBusIO+0x72>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	681a      	ldr	r2, [r3, #0]
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	685a      	ldr	r2, [r3, #4]
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	605a      	str	r2, [r3, #4]
    pObj->IO.Address   = pIO->Address;
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	891a      	ldrh	r2, [r3, #8]
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	811a      	strh	r2, [r3, #8]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	68da      	ldr	r2, [r3, #12]
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	60da      	str	r2, [r3, #12]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	691a      	ldr	r2, [r3, #16]
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	611a      	str	r2, [r3, #16]
    pObj->IO.GetTick   = pIO->GetTick;
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	695a      	ldr	r2, [r3, #20]
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	615a      	str	r2, [r3, #20]

    pObj->Ctx.ReadReg  = ReadRegWrap;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	4a0c      	ldr	r2, [pc, #48]	; (8001594 <FT5336_RegisterBusIO+0x7c>)
 8001564:	61da      	str	r2, [r3, #28]
    pObj->Ctx.WriteReg = WriteRegWrap;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	4a0b      	ldr	r2, [pc, #44]	; (8001598 <FT5336_RegisterBusIO+0x80>)
 800156a:	619a      	str	r2, [r3, #24]
    pObj->Ctx.handle   = pObj;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	687a      	ldr	r2, [r7, #4]
 8001570:	621a      	str	r2, [r3, #32]

    if(pObj->IO.Init != NULL)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d004      	beq.n	8001584 <FT5336_RegisterBusIO+0x6c>
    {
      ret = pObj->IO.Init();
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4798      	blx	r3
 8001580:	60f8      	str	r0, [r7, #12]
 8001582:	e002      	b.n	800158a <FT5336_RegisterBusIO+0x72>
    }
    else
    {
      ret = FT5336_ERROR;
 8001584:	f04f 33ff 	mov.w	r3, #4294967295
 8001588:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800158a:	68fb      	ldr	r3, [r7, #12]
}
 800158c:	4618      	mov	r0, r3
 800158e:	3710      	adds	r7, #16
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	080015bd 	.word	0x080015bd
 8001598:	080015f1 	.word	0x080015f1

0800159c <FT5336_ReadID>:
  *         able to read the FT5336 device ID, and verify this is a FT5336.
  * @param  pObj Component object pointer
  * @retval The Device ID (two bytes).
  */
int32_t FT5336_ReadID(FT5336_Object_t *pObj, uint32_t *Id)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
 80015a4:	6039      	str	r1, [r7, #0]
  return ft5336_chip_id(&pObj->Ctx, (uint8_t *)Id);
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	3318      	adds	r3, #24
 80015aa:	6839      	ldr	r1, [r7, #0]
 80015ac:	4618      	mov	r0, r3
 80015ae:	f000 f850 	bl	8001652 <ft5336_chip_id>
 80015b2:	4603      	mov	r3, r0
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	3708      	adds	r7, #8
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}

080015bc <ReadRegWrap>:
  * @param  pData: The target register value to be written
  * @param  Length: buffer size to be written
  * @retval error status
  */
static int32_t ReadRegWrap(void *handle, uint8_t Reg, uint8_t* pData, uint16_t Length)
{
 80015bc:	b590      	push	{r4, r7, lr}
 80015be:	b087      	sub	sp, #28
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	60f8      	str	r0, [r7, #12]
 80015c4:	607a      	str	r2, [r7, #4]
 80015c6:	461a      	mov	r2, r3
 80015c8:	460b      	mov	r3, r1
 80015ca:	72fb      	strb	r3, [r7, #11]
 80015cc:	4613      	mov	r3, r2
 80015ce:	813b      	strh	r3, [r7, #8]
  FT5336_Object_t *pObj = (FT5336_Object_t *)handle;
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	691c      	ldr	r4, [r3, #16]
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	8918      	ldrh	r0, [r3, #8]
 80015dc:	7afb      	ldrb	r3, [r7, #11]
 80015de:	b299      	uxth	r1, r3
 80015e0:	893b      	ldrh	r3, [r7, #8]
 80015e2:	687a      	ldr	r2, [r7, #4]
 80015e4:	47a0      	blx	r4
 80015e6:	4603      	mov	r3, r0
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	371c      	adds	r7, #28
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd90      	pop	{r4, r7, pc}

080015f0 <WriteRegWrap>:
  * @param  pData: The target register value to be written
  * @param  Length: buffer size to be written
  * @retval error status
  */
static int32_t WriteRegWrap(void *handle, uint8_t Reg, uint8_t* pData, uint16_t Length)
{
 80015f0:	b590      	push	{r4, r7, lr}
 80015f2:	b087      	sub	sp, #28
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	60f8      	str	r0, [r7, #12]
 80015f8:	607a      	str	r2, [r7, #4]
 80015fa:	461a      	mov	r2, r3
 80015fc:	460b      	mov	r3, r1
 80015fe:	72fb      	strb	r3, [r7, #11]
 8001600:	4613      	mov	r3, r2
 8001602:	813b      	strh	r3, [r7, #8]
  FT5336_Object_t *pObj = (FT5336_Object_t *)handle;
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	68dc      	ldr	r4, [r3, #12]
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	8918      	ldrh	r0, [r3, #8]
 8001610:	7afb      	ldrb	r3, [r7, #11]
 8001612:	b299      	uxth	r1, r3
 8001614:	893b      	ldrh	r3, [r7, #8]
 8001616:	687a      	ldr	r2, [r7, #4]
 8001618:	47a0      	blx	r4
 800161a:	4603      	mov	r3, r0
}
 800161c:	4618      	mov	r0, r3
 800161e:	371c      	adds	r7, #28
 8001620:	46bd      	mov	sp, r7
 8001622:	bd90      	pop	{r4, r7, pc}

08001624 <ft5336_read_reg>:
  * @param  pdata pointer to data to be read
  * @param  length Length of data to read   
  * @retval Component status
  */
int32_t ft5336_read_reg(ft5336_ctx_t *ctx, uint8_t reg, uint8_t* pdata, uint16_t length)
{
 8001624:	b590      	push	{r4, r7, lr}
 8001626:	b085      	sub	sp, #20
 8001628:	af00      	add	r7, sp, #0
 800162a:	60f8      	str	r0, [r7, #12]
 800162c:	607a      	str	r2, [r7, #4]
 800162e:	461a      	mov	r2, r3
 8001630:	460b      	mov	r3, r1
 8001632:	72fb      	strb	r3, [r7, #11]
 8001634:	4613      	mov	r3, r2
 8001636:	813b      	strh	r3, [r7, #8]
  return ctx->ReadReg(ctx->handle, reg, pdata, length);
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	685c      	ldr	r4, [r3, #4]
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	6898      	ldr	r0, [r3, #8]
 8001640:	893b      	ldrh	r3, [r7, #8]
 8001642:	7af9      	ldrb	r1, [r7, #11]
 8001644:	687a      	ldr	r2, [r7, #4]
 8001646:	47a0      	blx	r4
 8001648:	4603      	mov	r3, r0
}
 800164a:	4618      	mov	r0, r3
 800164c:	3714      	adds	r7, #20
 800164e:	46bd      	mov	sp, r7
 8001650:	bd90      	pop	{r4, r7, pc}

08001652 <ft5336_chip_id>:
  * @param  ctx Component context 
  * @param  value Pointer to FT5336_CHIP_ID_REG register value
  * @retval Component status
  */
int32_t  ft5336_chip_id(ft5336_ctx_t *ctx, uint8_t *value)
{
 8001652:	b580      	push	{r7, lr}
 8001654:	b084      	sub	sp, #16
 8001656:	af00      	add	r7, sp, #0
 8001658:	6078      	str	r0, [r7, #4]
 800165a:	6039      	str	r1, [r7, #0]
  int32_t ret;
  
  ret = ft5336_read_reg(ctx, FT5336_CHIP_ID_REG, (uint8_t *)value, 1);
 800165c:	2301      	movs	r3, #1
 800165e:	683a      	ldr	r2, [r7, #0]
 8001660:	21a8      	movs	r1, #168	; 0xa8
 8001662:	6878      	ldr	r0, [r7, #4]
 8001664:	f7ff ffde 	bl	8001624 <ft5336_read_reg>
 8001668:	60f8      	str	r0, [r7, #12]
  
  if(ret == 0)
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d107      	bne.n	8001680 <ft5336_chip_id+0x2e>
  {
    *value &= FT5336_CHIP_ID_BIT_MASK; 
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	781a      	ldrb	r2, [r3, #0]
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	701a      	strb	r2, [r3, #0]
    *value = *value >> FT5336_CHIP_ID_BIT_POSITION; 
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	781a      	ldrb	r2, [r3, #0]
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	701a      	strb	r2, [r3, #0]
  }
  
  return ret;
 8001680:	68fb      	ldr	r3, [r7, #12]
}
 8001682:	4618      	mov	r0, r3
 8001684:	3710      	adds	r7, #16
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}

0800168a <MT48LC4M32B2_Init>:
  * @param  Ctx : Component object pointer
  * @param  pRegMode : Pointer to Register Mode stucture
  * @retval error status
  */
int32_t MT48LC4M32B2_Init(SDRAM_HandleTypeDef *Ctx, MT48LC4M32B2_Context_t *pRegMode) 
{
 800168a:	b580      	push	{r7, lr}
 800168c:	b084      	sub	sp, #16
 800168e:	af00      	add	r7, sp, #0
 8001690:	6078      	str	r0, [r7, #4]
 8001692:	6039      	str	r1, [r7, #0]
  int32_t ret = MT48LC4M32B2_ERROR;
 8001694:	f04f 33ff 	mov.w	r3, #4294967295
 8001698:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  if(MT48LC4M32B2_ClockEnable(Ctx, pRegMode->TargetBank) == MT48LC4M32B2_OK)
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4619      	mov	r1, r3
 80016a0:	6878      	ldr	r0, [r7, #4]
 80016a2:	f000 f831 	bl	8001708 <MT48LC4M32B2_ClockEnable>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d128      	bne.n	80016fe <MT48LC4M32B2_Init+0x74>
  {
    /* Step 2: Insert 100 us minimum delay */ 
    /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
    (void)MT48LC4M32B2_Delay(1);
 80016ac:	2001      	movs	r0, #1
 80016ae:	f000 f8e1 	bl	8001874 <MT48LC4M32B2_Delay>
    
    /* Step 3: Configure a PALL (precharge all) command */ 
    if(MT48LC4M32B2_Precharge(Ctx, pRegMode->TargetBank) == MT48LC4M32B2_OK)
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	4619      	mov	r1, r3
 80016b8:	6878      	ldr	r0, [r7, #4]
 80016ba:	f000 f849 	bl	8001750 <MT48LC4M32B2_Precharge>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d11c      	bne.n	80016fe <MT48LC4M32B2_Init+0x74>
    {
      /* Step 4: Configure a Refresh command */ 
      if(MT48LC4M32B2_RefreshMode(Ctx, pRegMode->TargetBank, pRegMode->RefreshMode) == MT48LC4M32B2_OK)
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	6819      	ldr	r1, [r3, #0]
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	461a      	mov	r2, r3
 80016ce:	6878      	ldr	r0, [r7, #4]
 80016d0:	f000 f896 	bl	8001800 <MT48LC4M32B2_RefreshMode>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d111      	bne.n	80016fe <MT48LC4M32B2_Init+0x74>
      {
        /* Step 5: Program the external memory mode register */
        if(MT48LC4M32B2_ModeRegConfig(Ctx, pRegMode) == MT48LC4M32B2_OK)
 80016da:	6839      	ldr	r1, [r7, #0]
 80016dc:	6878      	ldr	r0, [r7, #4]
 80016de:	f000 f85b 	bl	8001798 <MT48LC4M32B2_ModeRegConfig>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d10a      	bne.n	80016fe <MT48LC4M32B2_Init+0x74>
        {
          /* Step 6: Set the refresh rate counter */
          if(MT48LC4M32B2_RefreshRate(Ctx, pRegMode->RefreshRate) == MT48LC4M32B2_OK)
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	689b      	ldr	r3, [r3, #8]
 80016ec:	4619      	mov	r1, r3
 80016ee:	6878      	ldr	r0, [r7, #4]
 80016f0:	f000 f8ac 	bl	800184c <MT48LC4M32B2_RefreshRate>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d101      	bne.n	80016fe <MT48LC4M32B2_Init+0x74>
          {
            ret = MT48LC4M32B2_OK;
 80016fa:	2300      	movs	r3, #0
 80016fc:	60fb      	str	r3, [r7, #12]
          }
        }
      }
    }
  } 
  return ret;
 80016fe:	68fb      	ldr	r3, [r7, #12]
}
 8001700:	4618      	mov	r0, r3
 8001702:	3710      	adds	r7, #16
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}

08001708 <MT48LC4M32B2_ClockEnable>:
  * @param  Ctx : Component object pointer
  * @param  Interface : Could be FMC_SDRAM_CMD_TARGET_BANK1 or FMC_SDRAM_CMD_TARGET_BANK2
  * @retval error status
  */
int32_t MT48LC4M32B2_ClockEnable(SDRAM_HandleTypeDef *Ctx, uint32_t Interface) 
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
 8001710:	6039      	str	r1, [r7, #0]
  Command.CommandMode            = MT48LC4M32B2_CLK_ENABLE_CMD;
 8001712:	4b0e      	ldr	r3, [pc, #56]	; (800174c <MT48LC4M32B2_ClockEnable+0x44>)
 8001714:	2201      	movs	r2, #1
 8001716:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = Interface;
 8001718:	4a0c      	ldr	r2, [pc, #48]	; (800174c <MT48LC4M32B2_ClockEnable+0x44>)
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	6053      	str	r3, [r2, #4]
  Command.AutoRefreshNumber      = 1;
 800171e:	4b0b      	ldr	r3, [pc, #44]	; (800174c <MT48LC4M32B2_ClockEnable+0x44>)
 8001720:	2201      	movs	r2, #1
 8001722:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8001724:	4b09      	ldr	r3, [pc, #36]	; (800174c <MT48LC4M32B2_ClockEnable+0x44>)
 8001726:	2200      	movs	r2, #0
 8001728:	60da      	str	r2, [r3, #12]

  /* Send the command */
  if(HAL_SDRAM_SendCommand(Ctx, &Command, MT48LC4M32B2_TIMEOUT) != HAL_OK)
 800172a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800172e:	4907      	ldr	r1, [pc, #28]	; (800174c <MT48LC4M32B2_ClockEnable+0x44>)
 8001730:	6878      	ldr	r0, [r7, #4]
 8001732:	f007 ff9f 	bl	8009674 <HAL_SDRAM_SendCommand>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d002      	beq.n	8001742 <MT48LC4M32B2_ClockEnable+0x3a>
  {
    return MT48LC4M32B2_ERROR;
 800173c:	f04f 33ff 	mov.w	r3, #4294967295
 8001740:	e000      	b.n	8001744 <MT48LC4M32B2_ClockEnable+0x3c>
  }
  else
  {
    return MT48LC4M32B2_OK;
 8001742:	2300      	movs	r3, #0
  }
}
 8001744:	4618      	mov	r0, r3
 8001746:	3708      	adds	r7, #8
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	24000224 	.word	0x24000224

08001750 <MT48LC4M32B2_Precharge>:
  * @param  Ctx : Component object pointer
  * @param  Interface : Could be FMC_SDRAM_CMD_TARGET_BANK1 or FMC_SDRAM_CMD_TARGET_BANK2
  * @retval error status
  */
int32_t MT48LC4M32B2_Precharge(SDRAM_HandleTypeDef *Ctx, uint32_t Interface) 
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	6039      	str	r1, [r7, #0]
  Command.CommandMode            = MT48LC4M32B2_PALL_CMD;
 800175a:	4b0e      	ldr	r3, [pc, #56]	; (8001794 <MT48LC4M32B2_Precharge+0x44>)
 800175c:	2202      	movs	r2, #2
 800175e:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = Interface;
 8001760:	4a0c      	ldr	r2, [pc, #48]	; (8001794 <MT48LC4M32B2_Precharge+0x44>)
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	6053      	str	r3, [r2, #4]
  Command.AutoRefreshNumber      = 1;
 8001766:	4b0b      	ldr	r3, [pc, #44]	; (8001794 <MT48LC4M32B2_Precharge+0x44>)
 8001768:	2201      	movs	r2, #1
 800176a:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 800176c:	4b09      	ldr	r3, [pc, #36]	; (8001794 <MT48LC4M32B2_Precharge+0x44>)
 800176e:	2200      	movs	r2, #0
 8001770:	60da      	str	r2, [r3, #12]

  /* Send the command */
  if(HAL_SDRAM_SendCommand(Ctx, &Command, MT48LC4M32B2_TIMEOUT) != HAL_OK)
 8001772:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001776:	4907      	ldr	r1, [pc, #28]	; (8001794 <MT48LC4M32B2_Precharge+0x44>)
 8001778:	6878      	ldr	r0, [r7, #4]
 800177a:	f007 ff7b 	bl	8009674 <HAL_SDRAM_SendCommand>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	d002      	beq.n	800178a <MT48LC4M32B2_Precharge+0x3a>
  {
    return MT48LC4M32B2_ERROR;
 8001784:	f04f 33ff 	mov.w	r3, #4294967295
 8001788:	e000      	b.n	800178c <MT48LC4M32B2_Precharge+0x3c>
  }
  else
  {
    return MT48LC4M32B2_OK;
 800178a:	2300      	movs	r3, #0
  }
}
 800178c:	4618      	mov	r0, r3
 800178e:	3708      	adds	r7, #8
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}
 8001794:	24000224 	.word	0x24000224

08001798 <MT48LC4M32B2_ModeRegConfig>:
  * @param  Ctx : Component object pointer
  * @param  pRegMode : Pointer to Register Mode stucture
  * @retval error status
  */
int32_t MT48LC4M32B2_ModeRegConfig(SDRAM_HandleTypeDef *Ctx, MT48LC4M32B2_Context_t *pRegMode) 
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b084      	sub	sp, #16
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
 80017a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpmrd;

  /* Program the external memory mode register */
  tmpmrd = (uint32_t)pRegMode->BurstLength   |\
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	68da      	ldr	r2, [r3, #12]
                     pRegMode->BurstType     |\
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	691b      	ldr	r3, [r3, #16]
  tmpmrd = (uint32_t)pRegMode->BurstLength   |\
 80017aa:	431a      	orrs	r2, r3
                     pRegMode->CASLatency    |\
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	695b      	ldr	r3, [r3, #20]
                     pRegMode->BurstType     |\
 80017b0:	431a      	orrs	r2, r3
                     pRegMode->OperationMode |\
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	699b      	ldr	r3, [r3, #24]
                     pRegMode->CASLatency    |\
 80017b6:	431a      	orrs	r2, r3
                     pRegMode->WriteBurstMode;
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	69db      	ldr	r3, [r3, #28]
  tmpmrd = (uint32_t)pRegMode->BurstLength   |\
 80017bc:	4313      	orrs	r3, r2
 80017be:	60fb      	str	r3, [r7, #12]
  
  Command.CommandMode            = MT48LC4M32B2_LOAD_MODE_CMD;
 80017c0:	4b0e      	ldr	r3, [pc, #56]	; (80017fc <MT48LC4M32B2_ModeRegConfig+0x64>)
 80017c2:	2204      	movs	r2, #4
 80017c4:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = pRegMode->TargetBank;
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4a0c      	ldr	r2, [pc, #48]	; (80017fc <MT48LC4M32B2_ModeRegConfig+0x64>)
 80017cc:	6053      	str	r3, [r2, #4]
  Command.AutoRefreshNumber      = 1;
 80017ce:	4b0b      	ldr	r3, [pc, #44]	; (80017fc <MT48LC4M32B2_ModeRegConfig+0x64>)
 80017d0:	2201      	movs	r2, #1
 80017d2:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 80017d4:	4a09      	ldr	r2, [pc, #36]	; (80017fc <MT48LC4M32B2_ModeRegConfig+0x64>)
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	60d3      	str	r3, [r2, #12]
  
  /* Send the command */
  if(HAL_SDRAM_SendCommand(Ctx, &Command, MT48LC4M32B2_TIMEOUT) != HAL_OK)
 80017da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017de:	4907      	ldr	r1, [pc, #28]	; (80017fc <MT48LC4M32B2_ModeRegConfig+0x64>)
 80017e0:	6878      	ldr	r0, [r7, #4]
 80017e2:	f007 ff47 	bl	8009674 <HAL_SDRAM_SendCommand>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d002      	beq.n	80017f2 <MT48LC4M32B2_ModeRegConfig+0x5a>
  {
    return MT48LC4M32B2_ERROR;
 80017ec:	f04f 33ff 	mov.w	r3, #4294967295
 80017f0:	e000      	b.n	80017f4 <MT48LC4M32B2_ModeRegConfig+0x5c>
  }
  else
  {
    return MT48LC4M32B2_OK;
 80017f2:	2300      	movs	r3, #0
  }
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	3710      	adds	r7, #16
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	24000224 	.word	0x24000224

08001800 <MT48LC4M32B2_RefreshMode>:
  * @param  RefreshMode : Could be MT48LC4M32B2_CMD_AUTOREFRESH_MODE or
  *                      MT48LC4M32B2_CMD_SELFREFRESH_MODE
  * @retval error status
  */
int32_t MT48LC4M32B2_RefreshMode(SDRAM_HandleTypeDef *Ctx, uint32_t Interface, uint32_t RefreshMode) 
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b084      	sub	sp, #16
 8001804:	af00      	add	r7, sp, #0
 8001806:	60f8      	str	r0, [r7, #12]
 8001808:	60b9      	str	r1, [r7, #8]
 800180a:	607a      	str	r2, [r7, #4]
  Command.CommandMode            = RefreshMode;
 800180c:	4a0e      	ldr	r2, [pc, #56]	; (8001848 <MT48LC4M32B2_RefreshMode+0x48>)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6013      	str	r3, [r2, #0]
  Command.CommandTarget          = Interface;
 8001812:	4a0d      	ldr	r2, [pc, #52]	; (8001848 <MT48LC4M32B2_RefreshMode+0x48>)
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	6053      	str	r3, [r2, #4]
  Command.AutoRefreshNumber      = 8;
 8001818:	4b0b      	ldr	r3, [pc, #44]	; (8001848 <MT48LC4M32B2_RefreshMode+0x48>)
 800181a:	2208      	movs	r2, #8
 800181c:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 800181e:	4b0a      	ldr	r3, [pc, #40]	; (8001848 <MT48LC4M32B2_RefreshMode+0x48>)
 8001820:	2200      	movs	r2, #0
 8001822:	60da      	str	r2, [r3, #12]

  /* Send the command */
  if(HAL_SDRAM_SendCommand(Ctx, &Command, MT48LC4M32B2_TIMEOUT) != HAL_OK)
 8001824:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001828:	4907      	ldr	r1, [pc, #28]	; (8001848 <MT48LC4M32B2_RefreshMode+0x48>)
 800182a:	68f8      	ldr	r0, [r7, #12]
 800182c:	f007 ff22 	bl	8009674 <HAL_SDRAM_SendCommand>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d002      	beq.n	800183c <MT48LC4M32B2_RefreshMode+0x3c>
  {
    return MT48LC4M32B2_ERROR;
 8001836:	f04f 33ff 	mov.w	r3, #4294967295
 800183a:	e000      	b.n	800183e <MT48LC4M32B2_RefreshMode+0x3e>
  }
  else
  {
    return MT48LC4M32B2_OK;
 800183c:	2300      	movs	r3, #0
  }
}
 800183e:	4618      	mov	r0, r3
 8001840:	3710      	adds	r7, #16
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	24000224 	.word	0x24000224

0800184c <MT48LC4M32B2_RefreshRate>:
  * @param  Ctx : Component object pointer
  * @param  RefreshCount : The refresh rate to be programmed
  * @retval error status
  */
int32_t MT48LC4M32B2_RefreshRate(SDRAM_HandleTypeDef *Ctx, uint32_t RefreshCount) 
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
 8001854:	6039      	str	r1, [r7, #0]
  /* Set the device refresh rate */
  if(HAL_SDRAM_ProgramRefreshRate(Ctx, RefreshCount) != HAL_OK)
 8001856:	6839      	ldr	r1, [r7, #0]
 8001858:	6878      	ldr	r0, [r7, #4]
 800185a:	f007 ff40 	bl	80096de <HAL_SDRAM_ProgramRefreshRate>
 800185e:	4603      	mov	r3, r0
 8001860:	2b00      	cmp	r3, #0
 8001862:	d002      	beq.n	800186a <MT48LC4M32B2_RefreshRate+0x1e>
  {
    return MT48LC4M32B2_ERROR;
 8001864:	f04f 33ff 	mov.w	r3, #4294967295
 8001868:	e000      	b.n	800186c <MT48LC4M32B2_RefreshRate+0x20>
  }
  else
  {
    return MT48LC4M32B2_OK;
 800186a:	2300      	movs	r3, #0
  }
}
 800186c:	4618      	mov	r0, r3
 800186e:	3708      	adds	r7, #8
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}

08001874 <MT48LC4M32B2_Delay>:
  * @brief This function provides accurate delay (in milliseconds)
  * @param Delay: specifies the delay time length, in milliseconds
  * @retval MT48LC4M32B2_OK
  */
static int32_t MT48LC4M32B2_Delay(uint32_t Delay)
{  
 8001874:	b580      	push	{r7, lr}
 8001876:	b084      	sub	sp, #16
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  tickstart = HAL_GetTick();
 800187c:	f001 fe2a 	bl	80034d4 <HAL_GetTick>
 8001880:	60f8      	str	r0, [r7, #12]
  while((HAL_GetTick() - tickstart) < Delay)
 8001882:	bf00      	nop
 8001884:	f001 fe26 	bl	80034d4 <HAL_GetTick>
 8001888:	4602      	mov	r2, r0
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	1ad3      	subs	r3, r2, r3
 800188e:	687a      	ldr	r2, [r7, #4]
 8001890:	429a      	cmp	r2, r3
 8001892:	d8f7      	bhi.n	8001884 <MT48LC4M32B2_Delay+0x10>
  {
  }
  return MT48LC4M32B2_OK;
 8001894:	2300      	movs	r3, #0
}
 8001896:	4618      	mov	r0, r3
 8001898:	3710      	adds	r7, #16
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
	...

080018a0 <BSP_LED_Init>:
  *            @arg  LED1
  *            @arg  LED2
  * @retval BSP status
  */
int32_t  BSP_LED_Init(Led_TypeDef Led)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b08a      	sub	sp, #40	; 0x28
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	4603      	mov	r3, r0
 80018a8:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80018aa:	2300      	movs	r3, #0
 80018ac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitTypeDef  gpio_init_structure;

  /* Enable the GPIO_LED clock */
  if (Led == LED1)
 80018ae:	79fb      	ldrb	r3, [r7, #7]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d10f      	bne.n	80018d4 <BSP_LED_Init+0x34>
  {
    LED1_GPIO_CLK_ENABLE() ;
 80018b4:	4b26      	ldr	r3, [pc, #152]	; (8001950 <BSP_LED_Init+0xb0>)
 80018b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80018ba:	4a25      	ldr	r2, [pc, #148]	; (8001950 <BSP_LED_Init+0xb0>)
 80018bc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018c0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80018c4:	4b22      	ldr	r3, [pc, #136]	; (8001950 <BSP_LED_Init+0xb0>)
 80018c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80018ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80018ce:	60fb      	str	r3, [r7, #12]
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	e015      	b.n	8001900 <BSP_LED_Init+0x60>
  }
  else if (Led == LED2)
 80018d4:	79fb      	ldrb	r3, [r7, #7]
 80018d6:	2b01      	cmp	r3, #1
 80018d8:	d10f      	bne.n	80018fa <BSP_LED_Init+0x5a>
  {
    LED2_GPIO_CLK_ENABLE() ;
 80018da:	4b1d      	ldr	r3, [pc, #116]	; (8001950 <BSP_LED_Init+0xb0>)
 80018dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80018e0:	4a1b      	ldr	r2, [pc, #108]	; (8001950 <BSP_LED_Init+0xb0>)
 80018e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018e6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80018ea:	4b19      	ldr	r3, [pc, #100]	; (8001950 <BSP_LED_Init+0xb0>)
 80018ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80018f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018f4:	60bb      	str	r3, [r7, #8]
 80018f6:	68bb      	ldr	r3, [r7, #8]
 80018f8:	e002      	b.n	8001900 <BSP_LED_Init+0x60>
  }
  else
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80018fa:	f06f 0301 	mvn.w	r3, #1
 80018fe:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* configure the GPIO_LED pin */
  gpio_init_structure.Pin = LED_PIN [Led];
 8001900:	79fb      	ldrb	r3, [r7, #7]
 8001902:	4a14      	ldr	r2, [pc, #80]	; (8001954 <BSP_LED_Init+0xb4>)
 8001904:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001908:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 800190a:	2301      	movs	r3, #1
 800190c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Pull = GPIO_NOPULL;
 800190e:	2300      	movs	r3, #0
 8001910:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_LOW;
 8001912:	2300      	movs	r3, #0
 8001914:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init (LED_PORT [Led], &gpio_init_structure);
 8001916:	79fb      	ldrb	r3, [r7, #7]
 8001918:	4a0f      	ldr	r2, [pc, #60]	; (8001958 <BSP_LED_Init+0xb8>)
 800191a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800191e:	f107 0210 	add.w	r2, r7, #16
 8001922:	4611      	mov	r1, r2
 8001924:	4618      	mov	r0, r3
 8001926:	f003 fef9 	bl	800571c <HAL_GPIO_Init>

  /* By default, turn off LED */
  HAL_GPIO_WritePin (LED_PORT [Led], (uint16_t)LED_PIN [Led], GPIO_PIN_SET);
 800192a:	79fb      	ldrb	r3, [r7, #7]
 800192c:	4a0a      	ldr	r2, [pc, #40]	; (8001958 <BSP_LED_Init+0xb8>)
 800192e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001932:	79fb      	ldrb	r3, [r7, #7]
 8001934:	4a07      	ldr	r2, [pc, #28]	; (8001954 <BSP_LED_Init+0xb4>)
 8001936:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800193a:	b29b      	uxth	r3, r3
 800193c:	2201      	movs	r2, #1
 800193e:	4619      	mov	r1, r3
 8001940:	f004 f8b4 	bl	8005aac <HAL_GPIO_WritePin>
  return ret;
 8001944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  }
 8001946:	4618      	mov	r0, r3
 8001948:	3728      	adds	r7, #40	; 0x28
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	58024400 	.word	0x58024400
 8001954:	0800cfa0 	.word	0x0800cfa0
 8001958:	24000018 	.word	0x24000018

0800195c <BSP_LED_On>:
  *            @arg  LED1
  *            @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b084      	sub	sp, #16
 8001960:	af00      	add	r7, sp, #0
 8001962:	4603      	mov	r3, r0
 8001964:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001966:	2300      	movs	r3, #0
 8001968:	60fb      	str	r3, [r7, #12]

  HAL_GPIO_WritePin (LED_PORT [Led], (uint16_t)LED_PIN [Led], GPIO_PIN_RESET);
 800196a:	79fb      	ldrb	r3, [r7, #7]
 800196c:	4a08      	ldr	r2, [pc, #32]	; (8001990 <BSP_LED_On+0x34>)
 800196e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001972:	79fb      	ldrb	r3, [r7, #7]
 8001974:	4a07      	ldr	r2, [pc, #28]	; (8001994 <BSP_LED_On+0x38>)
 8001976:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800197a:	b29b      	uxth	r3, r3
 800197c:	2200      	movs	r2, #0
 800197e:	4619      	mov	r1, r3
 8001980:	f004 f894 	bl	8005aac <HAL_GPIO_WritePin>
  return ret;
 8001984:	68fb      	ldr	r3, [r7, #12]
}
 8001986:	4618      	mov	r0, r3
 8001988:	3710      	adds	r7, #16
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	24000018 	.word	0x24000018
 8001994:	0800cfa0 	.word	0x0800cfa0

08001998 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b088      	sub	sp, #32
 800199c:	af00      	add	r7, sp, #0
 800199e:	4603      	mov	r3, r0
 80019a0:	460a      	mov	r2, r1
 80019a2:	71fb      	strb	r3, [r7, #7]
 80019a4:	4613      	mov	r3, r2
 80019a6:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure;
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] ={BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] ={BUTTON_USER_EXTI_LINE};
  /* Enable the BUTTON clock*/
  BUTTON_USER_GPIO_CLK_ENABLE();
 80019a8:	4b2e      	ldr	r3, [pc, #184]	; (8001a64 <BSP_PB_Init+0xcc>)
 80019aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80019ae:	4a2d      	ldr	r2, [pc, #180]	; (8001a64 <BSP_PB_Init+0xcc>)
 80019b0:	f043 0304 	orr.w	r3, r3, #4
 80019b4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80019b8:	4b2a      	ldr	r3, [pc, #168]	; (8001a64 <BSP_PB_Init+0xcc>)
 80019ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80019be:	f003 0304 	and.w	r3, r3, #4
 80019c2:	60bb      	str	r3, [r7, #8]
 80019c4:	68bb      	ldr	r3, [r7, #8]
  gpio_init_structure.Pin = BUTTON_PIN [Button];
 80019c6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019ca:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 80019cc:	2302      	movs	r3, #2
 80019ce:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80019d0:	2302      	movs	r3, #2
 80019d2:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 80019d4:	79bb      	ldrb	r3, [r7, #6]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d10c      	bne.n	80019f4 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80019da:	2300      	movs	r3, #0
 80019dc:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 80019de:	79fb      	ldrb	r3, [r7, #7]
 80019e0:	4a21      	ldr	r2, [pc, #132]	; (8001a68 <BSP_PB_Init+0xd0>)
 80019e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019e6:	f107 020c 	add.w	r2, r7, #12
 80019ea:	4611      	mov	r1, r2
 80019ec:	4618      	mov	r0, r3
 80019ee:	f003 fe95 	bl	800571c <HAL_GPIO_Init>
 80019f2:	e031      	b.n	8001a58 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80019f4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80019f8:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80019fa:	79fb      	ldrb	r3, [r7, #7]
 80019fc:	4a1a      	ldr	r2, [pc, #104]	; (8001a68 <BSP_PB_Init+0xd0>)
 80019fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a02:	f107 020c 	add.w	r2, r7, #12
 8001a06:	4611      	mov	r1, r2
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f003 fe87 	bl	800571c <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8001a0e:	79fb      	ldrb	r3, [r7, #7]
 8001a10:	00db      	lsls	r3, r3, #3
 8001a12:	4a16      	ldr	r2, [pc, #88]	; (8001a6c <BSP_PB_Init+0xd4>)
 8001a14:	441a      	add	r2, r3
 8001a16:	79fb      	ldrb	r3, [r7, #7]
 8001a18:	4915      	ldr	r1, [pc, #84]	; (8001a70 <BSP_PB_Init+0xd8>)
 8001a1a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001a1e:	4619      	mov	r1, r3
 8001a20:	4610      	mov	r0, r2
 8001a22:	f003 fe36 	bl	8005692 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8001a26:	79fb      	ldrb	r3, [r7, #7]
 8001a28:	00db      	lsls	r3, r3, #3
 8001a2a:	4a10      	ldr	r2, [pc, #64]	; (8001a6c <BSP_PB_Init+0xd4>)
 8001a2c:	1898      	adds	r0, r3, r2
 8001a2e:	79fb      	ldrb	r3, [r7, #7]
 8001a30:	4a10      	ldr	r2, [pc, #64]	; (8001a74 <BSP_PB_Init+0xdc>)
 8001a32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a36:	461a      	mov	r2, r3
 8001a38:	2100      	movs	r1, #0
 8001a3a:	f003 fe0b 	bl	8005654 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8001a3e:	2028      	movs	r0, #40	; 0x28
 8001a40:	79fb      	ldrb	r3, [r7, #7]
 8001a42:	4a0d      	ldr	r2, [pc, #52]	; (8001a78 <BSP_PB_Init+0xe0>)
 8001a44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a48:	2200      	movs	r2, #0
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	f001 fe69 	bl	8003722 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8001a50:	2328      	movs	r3, #40	; 0x28
 8001a52:	4618      	mov	r0, r3
 8001a54:	f001 fe7f 	bl	8003756 <HAL_NVIC_EnableIRQ>
  }
  return BSP_ERROR_NONE;
 8001a58:	2300      	movs	r3, #0
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	3720      	adds	r7, #32
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	58024400 	.word	0x58024400
 8001a68:	24000020 	.word	0x24000020
 8001a6c:	24000234 	.word	0x24000234
 8001a70:	0800cfa8 	.word	0x0800cfa8
 8001a74:	24000024 	.word	0x24000024
 8001a78:	24000028 	.word	0x24000028

08001a7c <BSP_PB_GetState>:
  *          This parameter can be one of the following values:
  *            @arg  BUTTON_USER: User Push Button
  * @retval The Button GPIO pin value
  */
int32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	4603      	mov	r3, r0
 8001a84:	71fb      	strb	r3, [r7, #7]
  return (int32_t)HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 8001a86:	79fb      	ldrb	r3, [r7, #7]
 8001a88:	4a06      	ldr	r2, [pc, #24]	; (8001aa4 <BSP_PB_GetState+0x28>)
 8001a8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a8e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a92:	4611      	mov	r1, r2
 8001a94:	4618      	mov	r0, r3
 8001a96:	f003 fff1 	bl	8005a7c <HAL_GPIO_ReadPin>
 8001a9a:	4603      	mov	r3, r0
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	3708      	adds	r7, #8
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	24000020 	.word	0x24000020

08001aa8 <BSP_PB_IRQHandler>:
  * @brief  This function handles Push-Button interrupt requests.
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	4603      	mov	r3, r0
 8001ab0:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8001ab2:	79fb      	ldrb	r3, [r7, #7]
 8001ab4:	00db      	lsls	r3, r3, #3
 8001ab6:	4a04      	ldr	r2, [pc, #16]	; (8001ac8 <BSP_PB_IRQHandler+0x20>)
 8001ab8:	4413      	add	r3, r2
 8001aba:	4618      	mov	r0, r3
 8001abc:	f003 fdfe 	bl	80056bc <HAL_EXTI_IRQHandler>
}
 8001ac0:	bf00      	nop
 8001ac2:	3708      	adds	r7, #8
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}
 8001ac8:	24000234 	.word	0x24000234

08001acc <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  KEY EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8001ad0:	2000      	movs	r0, #0
 8001ad2:	f7fe fe3b 	bl	800074c <BSP_PB_Callback>
}
 8001ad6:	bf00      	nop
 8001ad8:	bd80      	pop	{r7, pc}
	...

08001adc <BSP_AUDIO_OUT_IRQHandler>:
  * @brief  This function handles Audio Out DMA interrupt requests.
  * @param  Instance Audio OUT instance
  * @retval None
  */
void BSP_AUDIO_OUT_IRQHandler(uint32_t Instance)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b082      	sub	sp, #8
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  if (Instance == 0U)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d105      	bne.n	8001af6 <BSP_AUDIO_OUT_IRQHandler+0x1a>
  {
    HAL_DMA_IRQHandler(haudio_out_sai.hdmatx);
 8001aea:	4b05      	ldr	r3, [pc, #20]	; (8001b00 <BSP_AUDIO_OUT_IRQHandler+0x24>)
 8001aec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001af0:	4618      	mov	r0, r3
 8001af2:	f002 fbaf 	bl	8004254 <HAL_DMA_IRQHandler>
  }
}
 8001af6:	bf00      	nop
 8001af8:	3708      	adds	r7, #8
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	2400023c 	.word	0x2400023c

08001b04 <BSP_AUDIO_IN_IRQHandler>:
  *         - AUDIO_IN_DEVICE_DIGITAL_MIC1
  *         - AUDIO_IN_DEVICE_DIGITAL_MIC2
  * @retval None
  */
void BSP_AUDIO_IN_IRQHandler(uint32_t Instance, uint32_t InputDevice)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
 8001b0c:	6039      	str	r1, [r7, #0]

  if ((InputDevice == AUDIO_IN_DEVICE_DIGITAL_MIC) || (InputDevice == AUDIO_IN_DEVICE_ANALOG_MIC))
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	2b30      	cmp	r3, #48	; 0x30
 8001b12:	d002      	beq.n	8001b1a <BSP_AUDIO_IN_IRQHandler+0x16>
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d105      	bne.n	8001b26 <BSP_AUDIO_IN_IRQHandler+0x22>
  {
    HAL_DMA_IRQHandler(haudio_in_sai.hdmarx);
 8001b1a:	4b05      	ldr	r3, [pc, #20]	; (8001b30 <BSP_AUDIO_IN_IRQHandler+0x2c>)
 8001b1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001b20:	4618      	mov	r0, r3
 8001b22:	f002 fb97 	bl	8004254 <HAL_DMA_IRQHandler>
  }

}
 8001b26:	bf00      	nop
 8001b28:	3708      	adds	r7, #8
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	240002d4 	.word	0x240002d4

08001b34 <BSP_I2C4_Init>:
/**
  * @brief  Initializes I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C4_Init(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	607b      	str	r3, [r7, #4]

  hbus_i2c4.Instance = BUS_I2C4;
 8001b3e:	4b16      	ldr	r3, [pc, #88]	; (8001b98 <BSP_I2C4_Init+0x64>)
 8001b40:	4a16      	ldr	r2, [pc, #88]	; (8001b9c <BSP_I2C4_Init+0x68>)
 8001b42:	601a      	str	r2, [r3, #0]

  if (I2c4InitCounter == 0U)
 8001b44:	4b16      	ldr	r3, [pc, #88]	; (8001ba0 <BSP_I2C4_Init+0x6c>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d11f      	bne.n	8001b8c <BSP_I2C4_Init+0x58>
  {
    I2c4InitCounter++;
 8001b4c:	4b14      	ldr	r3, [pc, #80]	; (8001ba0 <BSP_I2C4_Init+0x6c>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	3301      	adds	r3, #1
 8001b52:	4a13      	ldr	r2, [pc, #76]	; (8001ba0 <BSP_I2C4_Init+0x6c>)
 8001b54:	6013      	str	r3, [r2, #0]

    if (HAL_I2C_GetState(&hbus_i2c4) == HAL_I2C_STATE_RESET)
 8001b56:	4810      	ldr	r0, [pc, #64]	; (8001b98 <BSP_I2C4_Init+0x64>)
 8001b58:	f004 f976 	bl	8005e48 <HAL_I2C_GetState>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d114      	bne.n	8001b8c <BSP_I2C4_Init+0x58>
        BspI2cSemaphore = osSemaphoreCreate(osSemaphore(BSP_I2C_SEM), 1);
      }
#endif
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 0)
      /* Init the I2C4 Msp */
      I2C4_MspInit(&hbus_i2c4);
 8001b62:	480d      	ldr	r0, [pc, #52]	; (8001b98 <BSP_I2C4_Init+0x64>)
 8001b64:	f000 fb06 	bl	8002174 <I2C4_MspInit>
        }
      }
      if (ret == BSP_ERROR_NONE)
      {
#endif
        if (MX_I2C4_Init(&hbus_i2c4, I2C_GetTiming(HAL_RCC_GetPCLK2Freq(), BUS_I2C4_FREQUENCY)) != HAL_OK)
 8001b68:	f006 f9ba 	bl	8007ee0 <HAL_RCC_GetPCLK2Freq>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	490d      	ldr	r1, [pc, #52]	; (8001ba4 <BSP_I2C4_Init+0x70>)
 8001b70:	4618      	mov	r0, r3
 8001b72:	f000 f889 	bl	8001c88 <I2C_GetTiming>
 8001b76:	4603      	mov	r3, r0
 8001b78:	4619      	mov	r1, r3
 8001b7a:	4807      	ldr	r0, [pc, #28]	; (8001b98 <BSP_I2C4_Init+0x64>)
 8001b7c:	f000 f814 	bl	8001ba8 <MX_I2C4_Init>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d002      	beq.n	8001b8c <BSP_I2C4_Init+0x58>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 8001b86:	f06f 0307 	mvn.w	r3, #7
 8001b8a:	607b      	str	r3, [r7, #4]
      }
#endif
    }
  }

  return ret;
 8001b8c:	687b      	ldr	r3, [r7, #4]
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	3708      	adds	r7, #8
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	24000d74 	.word	0x24000d74
 8001b9c:	58001c00 	.word	0x58001c00
 8001ba0:	2400036c 	.word	0x2400036c
 8001ba4:	000186a0 	.word	0x000186a0

08001ba8 <MX_I2C4_Init>:
  * @param  hI2c I2C handle
  * @param  timing I2C timing
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_I2C4_Init(I2C_HandleTypeDef *hI2c, uint32_t timing)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b084      	sub	sp, #16
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
 8001bb0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	73fb      	strb	r3, [r7, #15]

  hI2c->Init.Timing           = timing;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	683a      	ldr	r2, [r7, #0]
 8001bba:	605a      	str	r2, [r3, #4]
  hI2c->Init.OwnAddress1      = 0;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	609a      	str	r2, [r3, #8]
  hI2c->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	60da      	str	r2, [r3, #12]
  hI2c->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2200      	movs	r2, #0
 8001bcc:	611a      	str	r2, [r3, #16]
  hI2c->Init.OwnAddress2      = 0;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	615a      	str	r2, [r3, #20]
  hI2c->Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	619a      	str	r2, [r3, #24]
  hI2c->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2200      	movs	r2, #0
 8001bde:	61da      	str	r2, [r3, #28]
  hI2c->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2200      	movs	r2, #0
 8001be4:	621a      	str	r2, [r3, #32]

  if (HAL_I2C_Init(hI2c) != HAL_OK)
 8001be6:	6878      	ldr	r0, [r7, #4]
 8001be8:	f003 ff7a 	bl	8005ae0 <HAL_I2C_Init>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d002      	beq.n	8001bf8 <MX_I2C4_Init+0x50>
  {
    status = HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	73fb      	strb	r3, [r7, #15]
 8001bf6:	e014      	b.n	8001c22 <MX_I2C4_Init+0x7a>
  }
  else
  {
    uint32_t analog_filter;

    analog_filter = I2C_ANALOGFILTER_ENABLE;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	60bb      	str	r3, [r7, #8]
    if (HAL_I2CEx_ConfigAnalogFilter(hI2c, analog_filter) != HAL_OK)
 8001bfc:	68b9      	ldr	r1, [r7, #8]
 8001bfe:	6878      	ldr	r0, [r7, #4]
 8001c00:	f004 fba0 	bl	8006344 <HAL_I2CEx_ConfigAnalogFilter>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d002      	beq.n	8001c10 <MX_I2C4_Init+0x68>
    {
      status = HAL_ERROR;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	73fb      	strb	r3, [r7, #15]
 8001c0e:	e008      	b.n	8001c22 <MX_I2C4_Init+0x7a>
    }
    else
    {
      if (HAL_I2CEx_ConfigDigitalFilter(hI2c, I2C_DIGITAL_FILTER_COEF) != HAL_OK)
 8001c10:	2100      	movs	r1, #0
 8001c12:	6878      	ldr	r0, [r7, #4]
 8001c14:	f004 fbe1 	bl	80063da <HAL_I2CEx_ConfigDigitalFilter>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d001      	beq.n	8001c22 <MX_I2C4_Init+0x7a>
      {
        status = HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	73fb      	strb	r3, [r7, #15]
      }
    }
  }

  return status;
 8001c22:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	3710      	adds	r7, #16
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}

08001c2c <BSP_I2C4_ReadReg>:
  * @param  pData   Pointer to data buffer
  * @param  Length  Length of the data
  * @retval BSP status
  */
int32_t BSP_I2C4_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b088      	sub	sp, #32
 8001c30:	af02      	add	r7, sp, #8
 8001c32:	60ba      	str	r2, [r7, #8]
 8001c34:	461a      	mov	r2, r3
 8001c36:	4603      	mov	r3, r0
 8001c38:	81fb      	strh	r3, [r7, #14]
 8001c3a:	460b      	mov	r3, r1
 8001c3c:	81bb      	strh	r3, [r7, #12]
 8001c3e:	4613      	mov	r3, r2
 8001c40:	80fb      	strh	r3, [r7, #6]
  int32_t ret;
#if defined(BSP_USE_CMSIS_OS)
  /* Get semaphore to prevent multiple I2C access */
  osSemaphoreWait(BspI2cSemaphore, osWaitForever);
#endif
  if(I2C4_ReadReg(DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length) == 0)
 8001c42:	89b9      	ldrh	r1, [r7, #12]
 8001c44:	89f8      	ldrh	r0, [r7, #14]
 8001c46:	88fb      	ldrh	r3, [r7, #6]
 8001c48:	9300      	str	r3, [sp, #0]
 8001c4a:	68bb      	ldr	r3, [r7, #8]
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	f000 fafd 	bl	800224c <I2C4_ReadReg>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d102      	bne.n	8001c5e <BSP_I2C4_ReadReg+0x32>
  {
    ret = BSP_ERROR_NONE;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	617b      	str	r3, [r7, #20]
 8001c5c:	e00c      	b.n	8001c78 <BSP_I2C4_ReadReg+0x4c>
  }
  else
  {
    if( HAL_I2C_GetError(&hbus_i2c4) == HAL_I2C_ERROR_AF)
 8001c5e:	4809      	ldr	r0, [pc, #36]	; (8001c84 <BSP_I2C4_ReadReg+0x58>)
 8001c60:	f004 f900 	bl	8005e64 <HAL_I2C_GetError>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b04      	cmp	r3, #4
 8001c68:	d103      	bne.n	8001c72 <BSP_I2C4_ReadReg+0x46>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8001c6a:	f06f 0365 	mvn.w	r3, #101	; 0x65
 8001c6e:	617b      	str	r3, [r7, #20]
 8001c70:	e002      	b.n	8001c78 <BSP_I2C4_ReadReg+0x4c>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 8001c72:	f06f 0303 	mvn.w	r3, #3
 8001c76:	617b      	str	r3, [r7, #20]
  }
#if defined(BSP_USE_CMSIS_OS)
  /* Release semaphore to prevent multiple I2C access */
  osSemaphoreRelease(BspI2cSemaphore);
#endif
  return ret;
 8001c78:	697b      	ldr	r3, [r7, #20]
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3718      	adds	r7, #24
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	24000d74 	.word	0x24000d74

08001c88 <I2C_GetTiming>:
  * @param  clock_src_freq I2C clock source in Hz.
  * @param  i2c_freq Required I2C clock in Hz.
  * @retval I2C timing or 0 in case of error.
  */
static uint32_t I2C_GetTiming(uint32_t clock_src_freq, uint32_t i2c_freq)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b086      	sub	sp, #24
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
 8001c90:	6039      	str	r1, [r7, #0]
  uint32_t ret = 0;
 8001c92:	2300      	movs	r3, #0
 8001c94:	617b      	str	r3, [r7, #20]
  uint32_t speed;
  uint32_t idx;

  if((clock_src_freq != 0U) && (i2c_freq != 0U))
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d06b      	beq.n	8001d74 <I2C_GetTiming+0xec>
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d068      	beq.n	8001d74 <I2C_GetTiming+0xec>
  {
    for ( speed = 0 ; speed <=  (uint32_t)I2C_SPEED_FREQ_FAST_PLUS ; speed++)
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	613b      	str	r3, [r7, #16]
 8001ca6:	e060      	b.n	8001d6a <I2C_GetTiming+0xe2>
    {
      if ((i2c_freq >= I2C_Charac[speed].freq_min) &&
 8001ca8:	4a35      	ldr	r2, [pc, #212]	; (8001d80 <I2C_GetTiming+0xf8>)
 8001caa:	693b      	ldr	r3, [r7, #16]
 8001cac:	212c      	movs	r1, #44	; 0x2c
 8001cae:	fb01 f303 	mul.w	r3, r1, r3
 8001cb2:	4413      	add	r3, r2
 8001cb4:	3304      	adds	r3, #4
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	683a      	ldr	r2, [r7, #0]
 8001cba:	429a      	cmp	r2, r3
 8001cbc:	d352      	bcc.n	8001d64 <I2C_GetTiming+0xdc>
          (i2c_freq <= I2C_Charac[speed].freq_max))
 8001cbe:	4a30      	ldr	r2, [pc, #192]	; (8001d80 <I2C_GetTiming+0xf8>)
 8001cc0:	693b      	ldr	r3, [r7, #16]
 8001cc2:	212c      	movs	r1, #44	; 0x2c
 8001cc4:	fb01 f303 	mul.w	r3, r1, r3
 8001cc8:	4413      	add	r3, r2
 8001cca:	3308      	adds	r3, #8
 8001ccc:	681b      	ldr	r3, [r3, #0]
      if ((i2c_freq >= I2C_Charac[speed].freq_min) &&
 8001cce:	683a      	ldr	r2, [r7, #0]
 8001cd0:	429a      	cmp	r2, r3
 8001cd2:	d847      	bhi.n	8001d64 <I2C_GetTiming+0xdc>
      {
        I2C_Compute_PRESC_SCLDEL_SDADEL(clock_src_freq, speed);
 8001cd4:	6939      	ldr	r1, [r7, #16]
 8001cd6:	6878      	ldr	r0, [r7, #4]
 8001cd8:	f000 f856 	bl	8001d88 <I2C_Compute_PRESC_SCLDEL_SDADEL>
        idx = I2C_Compute_SCLL_SCLH(clock_src_freq, speed);
 8001cdc:	6939      	ldr	r1, [r7, #16]
 8001cde:	6878      	ldr	r0, [r7, #4]
 8001ce0:	f000 f940 	bl	8001f64 <I2C_Compute_SCLL_SCLH>
 8001ce4:	60f8      	str	r0, [r7, #12]

        if (idx < I2C_VALID_TIMING_NBR)
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	2b7f      	cmp	r3, #127	; 0x7f
 8001cea:	d842      	bhi.n	8001d72 <I2C_GetTiming+0xea>
        {
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) |\
 8001cec:	4925      	ldr	r1, [pc, #148]	; (8001d84 <I2C_GetTiming+0xfc>)
 8001cee:	68fa      	ldr	r2, [r7, #12]
 8001cf0:	4613      	mov	r3, r2
 8001cf2:	009b      	lsls	r3, r3, #2
 8001cf4:	4413      	add	r3, r2
 8001cf6:	009b      	lsls	r3, r3, #2
 8001cf8:	440b      	add	r3, r1
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	0719      	lsls	r1, r3, #28
                ((I2c_valid_timing[idx].tscldel & 0x0FU) << 20) |\
 8001cfe:	4821      	ldr	r0, [pc, #132]	; (8001d84 <I2C_GetTiming+0xfc>)
 8001d00:	68fa      	ldr	r2, [r7, #12]
 8001d02:	4613      	mov	r3, r2
 8001d04:	009b      	lsls	r3, r3, #2
 8001d06:	4413      	add	r3, r2
 8001d08:	009b      	lsls	r3, r3, #2
 8001d0a:	4403      	add	r3, r0
 8001d0c:	3304      	adds	r3, #4
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	051b      	lsls	r3, r3, #20
 8001d12:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) |\
 8001d16:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].tsdadel & 0x0FU) << 16) |\
 8001d18:	481a      	ldr	r0, [pc, #104]	; (8001d84 <I2C_GetTiming+0xfc>)
 8001d1a:	68fa      	ldr	r2, [r7, #12]
 8001d1c:	4613      	mov	r3, r2
 8001d1e:	009b      	lsls	r3, r3, #2
 8001d20:	4413      	add	r3, r2
 8001d22:	009b      	lsls	r3, r3, #2
 8001d24:	4403      	add	r3, r0
 8001d26:	3308      	adds	r3, #8
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	041b      	lsls	r3, r3, #16
 8001d2c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
                ((I2c_valid_timing[idx].tscldel & 0x0FU) << 20) |\
 8001d30:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].sclh & 0xFFU) << 8) |\
 8001d32:	4814      	ldr	r0, [pc, #80]	; (8001d84 <I2C_GetTiming+0xfc>)
 8001d34:	68fa      	ldr	r2, [r7, #12]
 8001d36:	4613      	mov	r3, r2
 8001d38:	009b      	lsls	r3, r3, #2
 8001d3a:	4413      	add	r3, r2
 8001d3c:	009b      	lsls	r3, r3, #2
 8001d3e:	4403      	add	r3, r0
 8001d40:	330c      	adds	r3, #12
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	021b      	lsls	r3, r3, #8
 8001d46:	b29b      	uxth	r3, r3
                ((I2c_valid_timing[idx].tsdadel & 0x0FU) << 16) |\
 8001d48:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].scll & 0xFFU) << 0);
 8001d4a:	480e      	ldr	r0, [pc, #56]	; (8001d84 <I2C_GetTiming+0xfc>)
 8001d4c:	68fa      	ldr	r2, [r7, #12]
 8001d4e:	4613      	mov	r3, r2
 8001d50:	009b      	lsls	r3, r3, #2
 8001d52:	4413      	add	r3, r2
 8001d54:	009b      	lsls	r3, r3, #2
 8001d56:	4403      	add	r3, r0
 8001d58:	3310      	adds	r3, #16
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	b2db      	uxtb	r3, r3
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) |\
 8001d5e:	430b      	orrs	r3, r1
 8001d60:	617b      	str	r3, [r7, #20]
        }
        break;
 8001d62:	e006      	b.n	8001d72 <I2C_GetTiming+0xea>
    for ( speed = 0 ; speed <=  (uint32_t)I2C_SPEED_FREQ_FAST_PLUS ; speed++)
 8001d64:	693b      	ldr	r3, [r7, #16]
 8001d66:	3301      	adds	r3, #1
 8001d68:	613b      	str	r3, [r7, #16]
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	2b02      	cmp	r3, #2
 8001d6e:	d99b      	bls.n	8001ca8 <I2C_GetTiming+0x20>
 8001d70:	e000      	b.n	8001d74 <I2C_GetTiming+0xec>
        break;
 8001d72:	bf00      	nop
      }
    }
  }

  return ret;
 8001d74:	697b      	ldr	r3, [r7, #20]
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3718      	adds	r7, #24
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	0800cfac 	.word	0x0800cfac
 8001d84:	24000370 	.word	0x24000370

08001d88 <I2C_Compute_PRESC_SCLDEL_SDADEL>:
  * @param  clock_src_freq I2C source clock in HZ.
  * @param  I2C_speed I2C frequency (index).
  * @retval None.
  */
static void I2C_Compute_PRESC_SCLDEL_SDADEL(uint32_t clock_src_freq, uint32_t I2C_speed)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b08f      	sub	sp, #60	; 0x3c
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
 8001d90:	6039      	str	r1, [r7, #0]
  uint32_t prev_presc = I2C_PRESC_MAX;
 8001d92:	2310      	movs	r3, #16
 8001d94:	637b      	str	r3, [r7, #52]	; 0x34
  int32_t  tsdadel_min, tsdadel_max;
  int32_t  tscldel_min;
  uint32_t presc, scldel, sdadel;
  uint32_t tafdel_min, tafdel_max;

  ti2cclk   = (SEC2NSEC + (clock_src_freq / 2U))/ clock_src_freq;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	085a      	lsrs	r2, r3, #1
 8001d9a:	4b6e      	ldr	r3, [pc, #440]	; (8001f54 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1cc>)
 8001d9c:	4413      	add	r3, r2
 8001d9e:	687a      	ldr	r2, [r7, #4]
 8001da0:	fbb3 f3f2 	udiv	r3, r3, r2
 8001da4:	61fb      	str	r3, [r7, #28]

  tafdel_min = I2C_ANALOG_FILTER_DELAY_MIN;
 8001da6:	2332      	movs	r3, #50	; 0x32
 8001da8:	61bb      	str	r3, [r7, #24]
  tafdel_max = I2C_ANALOG_FILTER_DELAY_MAX;
 8001daa:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001dae:	617b      	str	r3, [r7, #20]
  /* tDNF = DNF x tI2CCLK
     tPRESC = (PRESC+1) x tI2CCLK
     SDADEL >= {tf +tHD;DAT(min) - tAF(min) - tDNF - [3 x tI2CCLK]} / {tPRESC}
     SDADEL <= {tVD;DAT(max) - tr - tAF(max) - tDNF- [4 x tI2CCLK]} / {tPRESC} */

  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 8001db0:	4a69      	ldr	r2, [pc, #420]	; (8001f58 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	212c      	movs	r1, #44	; 0x2c
 8001db6:	fb01 f303 	mul.w	r3, r1, r3
 8001dba:	4413      	add	r3, r2
 8001dbc:	3324      	adds	r3, #36	; 0x24
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	4a65      	ldr	r2, [pc, #404]	; (8001f58 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	212c      	movs	r1, #44	; 0x2c
 8001dc8:	fb01 f303 	mul.w	r3, r1, r3
 8001dcc:	4413      	add	r3, r2
 8001dce:	330c      	adds	r3, #12
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	18c2      	adds	r2, r0, r3
    (int32_t)tafdel_min - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 3) * (int32_t)ti2cclk);
 8001dd4:	69bb      	ldr	r3, [r7, #24]
  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 8001dd6:	1ad2      	subs	r2, r2, r3
    (int32_t)tafdel_min - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 3) * (int32_t)ti2cclk);
 8001dd8:	495f      	ldr	r1, [pc, #380]	; (8001f58 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	202c      	movs	r0, #44	; 0x2c
 8001dde:	fb00 f303 	mul.w	r3, r0, r3
 8001de2:	440b      	add	r3, r1
 8001de4:	3328      	adds	r3, #40	; 0x28
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	3303      	adds	r3, #3
 8001dea:	69f9      	ldr	r1, [r7, #28]
 8001dec:	fb01 f303 	mul.w	r3, r1, r3
  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 8001df0:	1ad3      	subs	r3, r2, r3
 8001df2:	633b      	str	r3, [r7, #48]	; 0x30

  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 8001df4:	4a58      	ldr	r2, [pc, #352]	; (8001f58 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	212c      	movs	r1, #44	; 0x2c
 8001dfa:	fb01 f303 	mul.w	r3, r1, r3
 8001dfe:	4413      	add	r3, r2
 8001e00:	3310      	adds	r3, #16
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4618      	mov	r0, r3
 8001e06:	4a54      	ldr	r2, [pc, #336]	; (8001f58 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	212c      	movs	r1, #44	; 0x2c
 8001e0c:	fb01 f303 	mul.w	r3, r1, r3
 8001e10:	4413      	add	r3, r2
 8001e12:	3320      	adds	r3, #32
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	1ac2      	subs	r2, r0, r3
    (int32_t)tafdel_max - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 4) * (int32_t)ti2cclk);
 8001e18:	697b      	ldr	r3, [r7, #20]
  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 8001e1a:	1ad2      	subs	r2, r2, r3
    (int32_t)tafdel_max - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 4) * (int32_t)ti2cclk);
 8001e1c:	494e      	ldr	r1, [pc, #312]	; (8001f58 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	202c      	movs	r0, #44	; 0x2c
 8001e22:	fb00 f303 	mul.w	r3, r0, r3
 8001e26:	440b      	add	r3, r1
 8001e28:	3328      	adds	r3, #40	; 0x28
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	3304      	adds	r3, #4
 8001e2e:	69f9      	ldr	r1, [r7, #28]
 8001e30:	fb01 f303 	mul.w	r3, r1, r3
  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 8001e34:	1ad3      	subs	r3, r2, r3
 8001e36:	62fb      	str	r3, [r7, #44]	; 0x2c


  /* {[tr+ tSU;DAT(min)] / [tPRESC]} - 1 <= SCLDEL */
  tscldel_min = (int32_t)I2C_Charac[I2C_speed].trise + (int32_t)I2C_Charac[I2C_speed].sudat_min;
 8001e38:	4a47      	ldr	r2, [pc, #284]	; (8001f58 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	212c      	movs	r1, #44	; 0x2c
 8001e3e:	fb01 f303 	mul.w	r3, r1, r3
 8001e42:	4413      	add	r3, r2
 8001e44:	3320      	adds	r3, #32
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4618      	mov	r0, r3
 8001e4a:	4a43      	ldr	r2, [pc, #268]	; (8001f58 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	212c      	movs	r1, #44	; 0x2c
 8001e50:	fb01 f303 	mul.w	r3, r1, r3
 8001e54:	4413      	add	r3, r2
 8001e56:	3314      	adds	r3, #20
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4403      	add	r3, r0
 8001e5c:	613b      	str	r3, [r7, #16]

  if (tsdadel_min <= 0)
 8001e5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	dc01      	bgt.n	8001e68 <I2C_Compute_PRESC_SCLDEL_SDADEL+0xe0>
  {
    tsdadel_min = 0;
 8001e64:	2300      	movs	r3, #0
 8001e66:	633b      	str	r3, [r7, #48]	; 0x30
  }

  if (tsdadel_max <= 0)
 8001e68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	dc01      	bgt.n	8001e72 <I2C_Compute_PRESC_SCLDEL_SDADEL+0xea>
  {
    tsdadel_max = 0;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  for (presc = 0; presc < I2C_PRESC_MAX; presc++)
 8001e72:	2300      	movs	r3, #0
 8001e74:	62bb      	str	r3, [r7, #40]	; 0x28
 8001e76:	e062      	b.n	8001f3e <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1b6>
  {
    for (scldel = 0; scldel < I2C_SCLDEL_MAX; scldel++)
 8001e78:	2300      	movs	r3, #0
 8001e7a:	627b      	str	r3, [r7, #36]	; 0x24
 8001e7c:	e059      	b.n	8001f32 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1aa>
    {
      /* TSCLDEL = (SCLDEL+1) * (PRESC+1) * TI2CCLK */
      uint32_t tscldel = (scldel + 1U) * (presc + 1U) * ti2cclk;
 8001e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e80:	3301      	adds	r3, #1
 8001e82:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001e84:	3201      	adds	r2, #1
 8001e86:	fb03 f202 	mul.w	r2, r3, r2
 8001e8a:	69fb      	ldr	r3, [r7, #28]
 8001e8c:	fb02 f303 	mul.w	r3, r2, r3
 8001e90:	60fb      	str	r3, [r7, #12]

      if (tscldel >= (uint32_t)tscldel_min)
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	68fa      	ldr	r2, [r7, #12]
 8001e96:	429a      	cmp	r2, r3
 8001e98:	d348      	bcc.n	8001f2c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1a4>
      {
        for (sdadel = 0; sdadel < I2C_SDADEL_MAX; sdadel++)
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	623b      	str	r3, [r7, #32]
 8001e9e:	e042      	b.n	8001f26 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x19e>
        {
          /* TSDADEL = SDADEL * (PRESC+1) * TI2CCLK */
          uint32_t tsdadel = (sdadel * (presc + 1U)) * ti2cclk;
 8001ea0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ea2:	3301      	adds	r3, #1
 8001ea4:	6a3a      	ldr	r2, [r7, #32]
 8001ea6:	fb03 f202 	mul.w	r2, r3, r2
 8001eaa:	69fb      	ldr	r3, [r7, #28]
 8001eac:	fb02 f303 	mul.w	r3, r2, r3
 8001eb0:	60bb      	str	r3, [r7, #8]

          if ((tsdadel >= (uint32_t)tsdadel_min) && (tsdadel <= (uint32_t)tsdadel_max))
 8001eb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001eb4:	68ba      	ldr	r2, [r7, #8]
 8001eb6:	429a      	cmp	r2, r3
 8001eb8:	d332      	bcc.n	8001f20 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
 8001eba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ebc:	68ba      	ldr	r2, [r7, #8]
 8001ebe:	429a      	cmp	r2, r3
 8001ec0:	d82e      	bhi.n	8001f20 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
          {
            if(presc != prev_presc)
 8001ec2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001ec4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ec6:	429a      	cmp	r2, r3
 8001ec8:	d02a      	beq.n	8001f20 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
            {
              I2c_valid_timing[I2c_valid_timing_nbr].presc = presc;
 8001eca:	4b24      	ldr	r3, [pc, #144]	; (8001f5c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	4924      	ldr	r1, [pc, #144]	; (8001f60 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 8001ed0:	4613      	mov	r3, r2
 8001ed2:	009b      	lsls	r3, r3, #2
 8001ed4:	4413      	add	r3, r2
 8001ed6:	009b      	lsls	r3, r3, #2
 8001ed8:	440b      	add	r3, r1
 8001eda:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001edc:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[I2c_valid_timing_nbr].tscldel = scldel;
 8001ede:	4b1f      	ldr	r3, [pc, #124]	; (8001f5c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8001ee0:	681a      	ldr	r2, [r3, #0]
 8001ee2:	491f      	ldr	r1, [pc, #124]	; (8001f60 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 8001ee4:	4613      	mov	r3, r2
 8001ee6:	009b      	lsls	r3, r3, #2
 8001ee8:	4413      	add	r3, r2
 8001eea:	009b      	lsls	r3, r3, #2
 8001eec:	440b      	add	r3, r1
 8001eee:	3304      	adds	r3, #4
 8001ef0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ef2:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[I2c_valid_timing_nbr].tsdadel = sdadel;
 8001ef4:	4b19      	ldr	r3, [pc, #100]	; (8001f5c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8001ef6:	681a      	ldr	r2, [r3, #0]
 8001ef8:	4919      	ldr	r1, [pc, #100]	; (8001f60 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 8001efa:	4613      	mov	r3, r2
 8001efc:	009b      	lsls	r3, r3, #2
 8001efe:	4413      	add	r3, r2
 8001f00:	009b      	lsls	r3, r3, #2
 8001f02:	440b      	add	r3, r1
 8001f04:	3308      	adds	r3, #8
 8001f06:	6a3a      	ldr	r2, [r7, #32]
 8001f08:	601a      	str	r2, [r3, #0]
              prev_presc = presc;
 8001f0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f0c:	637b      	str	r3, [r7, #52]	; 0x34
              I2c_valid_timing_nbr ++;
 8001f0e:	4b13      	ldr	r3, [pc, #76]	; (8001f5c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	3301      	adds	r3, #1
 8001f14:	4a11      	ldr	r2, [pc, #68]	; (8001f5c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8001f16:	6013      	str	r3, [r2, #0]

              if(I2c_valid_timing_nbr >= I2C_VALID_TIMING_NBR)
 8001f18:	4b10      	ldr	r3, [pc, #64]	; (8001f5c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	2b7f      	cmp	r3, #127	; 0x7f
 8001f1e:	d812      	bhi.n	8001f46 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1be>
        for (sdadel = 0; sdadel < I2C_SDADEL_MAX; sdadel++)
 8001f20:	6a3b      	ldr	r3, [r7, #32]
 8001f22:	3301      	adds	r3, #1
 8001f24:	623b      	str	r3, [r7, #32]
 8001f26:	6a3b      	ldr	r3, [r7, #32]
 8001f28:	2b0f      	cmp	r3, #15
 8001f2a:	d9b9      	bls.n	8001ea0 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x118>
    for (scldel = 0; scldel < I2C_SCLDEL_MAX; scldel++)
 8001f2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f2e:	3301      	adds	r3, #1
 8001f30:	627b      	str	r3, [r7, #36]	; 0x24
 8001f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f34:	2b0f      	cmp	r3, #15
 8001f36:	d9a2      	bls.n	8001e7e <I2C_Compute_PRESC_SCLDEL_SDADEL+0xf6>
  for (presc = 0; presc < I2C_PRESC_MAX; presc++)
 8001f38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f3a:	3301      	adds	r3, #1
 8001f3c:	62bb      	str	r3, [r7, #40]	; 0x28
 8001f3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f40:	2b0f      	cmp	r3, #15
 8001f42:	d999      	bls.n	8001e78 <I2C_Compute_PRESC_SCLDEL_SDADEL+0xf0>
 8001f44:	e000      	b.n	8001f48 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1c0>
              {
                return;
 8001f46:	bf00      	nop
          }
        }
      }
    }
  }
}
 8001f48:	373c      	adds	r7, #60	; 0x3c
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr
 8001f52:	bf00      	nop
 8001f54:	3b9aca00 	.word	0x3b9aca00
 8001f58:	0800cfac 	.word	0x0800cfac
 8001f5c:	24000d70 	.word	0x24000d70
 8001f60:	24000370 	.word	0x24000370

08001f64 <I2C_Compute_SCLL_SCLH>:
  * @param  clock_src_freq I2C source clock in HZ.
  * @param  I2C_speed I2C frequency (index).
  * @retval config index (0 to I2C_VALID_TIMING_NBR], 0xFFFFFFFF for no valid config.
  */
static uint32_t I2C_Compute_SCLL_SCLH (uint32_t clock_src_freq, uint32_t I2C_speed)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b093      	sub	sp, #76	; 0x4c
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
 8001f6c:	6039      	str	r1, [r7, #0]
 uint32_t ret = 0xFFFFFFFFU;
 8001f6e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f72:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t dnf_delay;
  uint32_t clk_min, clk_max;
  uint32_t scll, sclh;
  uint32_t tafdel_min;

  ti2cclk   = (SEC2NSEC + (clock_src_freq / 2U))/ clock_src_freq;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	085a      	lsrs	r2, r3, #1
 8001f78:	4b7a      	ldr	r3, [pc, #488]	; (8002164 <I2C_Compute_SCLL_SCLH+0x200>)
 8001f7a:	4413      	add	r3, r2
 8001f7c:	687a      	ldr	r2, [r7, #4]
 8001f7e:	fbb3 f3f2 	udiv	r3, r3, r2
 8001f82:	62fb      	str	r3, [r7, #44]	; 0x2c
  ti2cspeed   = (SEC2NSEC + (I2C_Charac[I2C_speed].freq / 2U))/ I2C_Charac[I2C_speed].freq;
 8001f84:	4a78      	ldr	r2, [pc, #480]	; (8002168 <I2C_Compute_SCLL_SCLH+0x204>)
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	212c      	movs	r1, #44	; 0x2c
 8001f8a:	fb01 f303 	mul.w	r3, r1, r3
 8001f8e:	4413      	add	r3, r2
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	085a      	lsrs	r2, r3, #1
 8001f94:	4b73      	ldr	r3, [pc, #460]	; (8002164 <I2C_Compute_SCLL_SCLH+0x200>)
 8001f96:	4413      	add	r3, r2
 8001f98:	4973      	ldr	r1, [pc, #460]	; (8002168 <I2C_Compute_SCLL_SCLH+0x204>)
 8001f9a:	683a      	ldr	r2, [r7, #0]
 8001f9c:	202c      	movs	r0, #44	; 0x2c
 8001f9e:	fb00 f202 	mul.w	r2, r0, r2
 8001fa2:	440a      	add	r2, r1
 8001fa4:	6812      	ldr	r2, [r2, #0]
 8001fa6:	fbb3 f3f2 	udiv	r3, r3, r2
 8001faa:	62bb      	str	r3, [r7, #40]	; 0x28

  tafdel_min = I2C_ANALOG_FILTER_DELAY_MIN;
 8001fac:	2332      	movs	r3, #50	; 0x32
 8001fae:	627b      	str	r3, [r7, #36]	; 0x24

  /* tDNF = DNF x tI2CCLK */
  dnf_delay = I2C_Charac[I2C_speed].dnf * ti2cclk;
 8001fb0:	4a6d      	ldr	r2, [pc, #436]	; (8002168 <I2C_Compute_SCLL_SCLH+0x204>)
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	212c      	movs	r1, #44	; 0x2c
 8001fb6:	fb01 f303 	mul.w	r3, r1, r3
 8001fba:	4413      	add	r3, r2
 8001fbc:	3328      	adds	r3, #40	; 0x28
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fc2:	fb02 f303 	mul.w	r3, r2, r3
 8001fc6:	623b      	str	r3, [r7, #32]

  clk_max = SEC2NSEC / I2C_Charac[I2C_speed].freq_min;
 8001fc8:	4a67      	ldr	r2, [pc, #412]	; (8002168 <I2C_Compute_SCLL_SCLH+0x204>)
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	212c      	movs	r1, #44	; 0x2c
 8001fce:	fb01 f303 	mul.w	r3, r1, r3
 8001fd2:	4413      	add	r3, r2
 8001fd4:	3304      	adds	r3, #4
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a62      	ldr	r2, [pc, #392]	; (8002164 <I2C_Compute_SCLL_SCLH+0x200>)
 8001fda:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fde:	61fb      	str	r3, [r7, #28]
  clk_min = SEC2NSEC / I2C_Charac[I2C_speed].freq_max;
 8001fe0:	4a61      	ldr	r2, [pc, #388]	; (8002168 <I2C_Compute_SCLL_SCLH+0x204>)
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	212c      	movs	r1, #44	; 0x2c
 8001fe6:	fb01 f303 	mul.w	r3, r1, r3
 8001fea:	4413      	add	r3, r2
 8001fec:	3308      	adds	r3, #8
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a5c      	ldr	r2, [pc, #368]	; (8002164 <I2C_Compute_SCLL_SCLH+0x200>)
 8001ff2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ff6:	61bb      	str	r3, [r7, #24]

  prev_error = ti2cspeed;
 8001ff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ffa:	643b      	str	r3, [r7, #64]	; 0x40

  for (uint32_t count = 0; count < I2c_valid_timing_nbr; count++)
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	637b      	str	r3, [r7, #52]	; 0x34
 8002000:	e0a3      	b.n	800214a <I2C_Compute_SCLL_SCLH+0x1e6>
  {
    /* tPRESC = (PRESC+1) x tI2CCLK*/
    uint32_t tpresc = (I2c_valid_timing[count].presc + 1U) * ti2cclk;
 8002002:	495a      	ldr	r1, [pc, #360]	; (800216c <I2C_Compute_SCLL_SCLH+0x208>)
 8002004:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002006:	4613      	mov	r3, r2
 8002008:	009b      	lsls	r3, r3, #2
 800200a:	4413      	add	r3, r2
 800200c:	009b      	lsls	r3, r3, #2
 800200e:	440b      	add	r3, r1
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	1c5a      	adds	r2, r3, #1
 8002014:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002016:	fb02 f303 	mul.w	r3, r2, r3
 800201a:	617b      	str	r3, [r7, #20]

    for (scll = 0; scll < I2C_SCLL_MAX; scll++)
 800201c:	2300      	movs	r3, #0
 800201e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002020:	e08c      	b.n	800213c <I2C_Compute_SCLL_SCLH+0x1d8>
    {
      /* tLOW(min) <= tAF(min) + tDNF + 2 x tI2CCLK + [(SCLL+1) x tPRESC ] */
      uint32_t tscl_l = tafdel_min + dnf_delay + (2U * ti2cclk) + ((scll + 1U) * tpresc);
 8002022:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002024:	6a3b      	ldr	r3, [r7, #32]
 8002026:	441a      	add	r2, r3
 8002028:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800202a:	3301      	adds	r3, #1
 800202c:	6979      	ldr	r1, [r7, #20]
 800202e:	fb03 f101 	mul.w	r1, r3, r1
 8002032:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002034:	005b      	lsls	r3, r3, #1
 8002036:	440b      	add	r3, r1
 8002038:	4413      	add	r3, r2
 800203a:	613b      	str	r3, [r7, #16]


      /* The I2CCLK period tI2CCLK must respect the following conditions:
      tI2CCLK < (tLOW - tfilters) / 4 and tI2CCLK < tHIGH */
      if ((tscl_l > I2C_Charac[I2C_speed].lscl_min) && (ti2cclk < ((tscl_l - tafdel_min - dnf_delay) / 4U)))
 800203c:	4a4a      	ldr	r2, [pc, #296]	; (8002168 <I2C_Compute_SCLL_SCLH+0x204>)
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	212c      	movs	r1, #44	; 0x2c
 8002042:	fb01 f303 	mul.w	r3, r1, r3
 8002046:	4413      	add	r3, r2
 8002048:	3318      	adds	r3, #24
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	693a      	ldr	r2, [r7, #16]
 800204e:	429a      	cmp	r2, r3
 8002050:	d971      	bls.n	8002136 <I2C_Compute_SCLL_SCLH+0x1d2>
 8002052:	693a      	ldr	r2, [r7, #16]
 8002054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002056:	1ad2      	subs	r2, r2, r3
 8002058:	6a3b      	ldr	r3, [r7, #32]
 800205a:	1ad3      	subs	r3, r2, r3
 800205c:	089b      	lsrs	r3, r3, #2
 800205e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002060:	429a      	cmp	r2, r3
 8002062:	d268      	bcs.n	8002136 <I2C_Compute_SCLL_SCLH+0x1d2>
      {
        for (sclh = 0; sclh < I2C_SCLH_MAX; sclh++)
 8002064:	2300      	movs	r3, #0
 8002066:	63bb      	str	r3, [r7, #56]	; 0x38
 8002068:	e062      	b.n	8002130 <I2C_Compute_SCLL_SCLH+0x1cc>
        {
          /* tHIGH(min) <= tAF(min) + tDNF + 2 x tI2CCLK + [(SCLH+1) x tPRESC] */
          uint32_t tscl_h = tafdel_min + dnf_delay + (2U * ti2cclk) + ((sclh + 1U) * tpresc);
 800206a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800206c:	6a3b      	ldr	r3, [r7, #32]
 800206e:	441a      	add	r2, r3
 8002070:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002072:	3301      	adds	r3, #1
 8002074:	6979      	ldr	r1, [r7, #20]
 8002076:	fb03 f101 	mul.w	r1, r3, r1
 800207a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800207c:	005b      	lsls	r3, r3, #1
 800207e:	440b      	add	r3, r1
 8002080:	4413      	add	r3, r2
 8002082:	60fb      	str	r3, [r7, #12]

          /* tSCL = tf + tLOW + tr + tHIGH */
          uint32_t tscl = tscl_l + tscl_h + I2C_Charac[I2C_speed].trise + I2C_Charac[I2C_speed].tfall;
 8002084:	693a      	ldr	r2, [r7, #16]
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	441a      	add	r2, r3
 800208a:	4937      	ldr	r1, [pc, #220]	; (8002168 <I2C_Compute_SCLL_SCLH+0x204>)
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	202c      	movs	r0, #44	; 0x2c
 8002090:	fb00 f303 	mul.w	r3, r0, r3
 8002094:	440b      	add	r3, r1
 8002096:	3320      	adds	r3, #32
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	441a      	add	r2, r3
 800209c:	4932      	ldr	r1, [pc, #200]	; (8002168 <I2C_Compute_SCLL_SCLH+0x204>)
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	202c      	movs	r0, #44	; 0x2c
 80020a2:	fb00 f303 	mul.w	r3, r0, r3
 80020a6:	440b      	add	r3, r1
 80020a8:	3324      	adds	r3, #36	; 0x24
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4413      	add	r3, r2
 80020ae:	60bb      	str	r3, [r7, #8]

          if ((tscl >= clk_min) && (tscl <= clk_max) && (tscl_h >= I2C_Charac[I2C_speed].hscl_min) && (ti2cclk < tscl_h))
 80020b0:	68ba      	ldr	r2, [r7, #8]
 80020b2:	69bb      	ldr	r3, [r7, #24]
 80020b4:	429a      	cmp	r2, r3
 80020b6:	d338      	bcc.n	800212a <I2C_Compute_SCLL_SCLH+0x1c6>
 80020b8:	68ba      	ldr	r2, [r7, #8]
 80020ba:	69fb      	ldr	r3, [r7, #28]
 80020bc:	429a      	cmp	r2, r3
 80020be:	d834      	bhi.n	800212a <I2C_Compute_SCLL_SCLH+0x1c6>
 80020c0:	4a29      	ldr	r2, [pc, #164]	; (8002168 <I2C_Compute_SCLL_SCLH+0x204>)
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	212c      	movs	r1, #44	; 0x2c
 80020c6:	fb01 f303 	mul.w	r3, r1, r3
 80020ca:	4413      	add	r3, r2
 80020cc:	331c      	adds	r3, #28
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	68fa      	ldr	r2, [r7, #12]
 80020d2:	429a      	cmp	r2, r3
 80020d4:	d329      	bcc.n	800212a <I2C_Compute_SCLL_SCLH+0x1c6>
 80020d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	429a      	cmp	r2, r3
 80020dc:	d225      	bcs.n	800212a <I2C_Compute_SCLL_SCLH+0x1c6>
          {
            int32_t error = (int32_t)tscl - (int32_t)ti2cspeed;
 80020de:	68ba      	ldr	r2, [r7, #8]
 80020e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020e2:	1ad3      	subs	r3, r2, r3
 80020e4:	633b      	str	r3, [r7, #48]	; 0x30

            if (error < 0)
 80020e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	da02      	bge.n	80020f2 <I2C_Compute_SCLL_SCLH+0x18e>
            {
              error = -error;
 80020ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020ee:	425b      	negs	r3, r3
 80020f0:	633b      	str	r3, [r7, #48]	; 0x30
            }

            /* look for the timings with the lowest clock error */
            if ((uint32_t)error < prev_error)
 80020f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020f4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80020f6:	429a      	cmp	r2, r3
 80020f8:	d917      	bls.n	800212a <I2C_Compute_SCLL_SCLH+0x1c6>
            {
              prev_error = (uint32_t)error;
 80020fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020fc:	643b      	str	r3, [r7, #64]	; 0x40
              I2c_valid_timing[count].scll = scll;
 80020fe:	491b      	ldr	r1, [pc, #108]	; (800216c <I2C_Compute_SCLL_SCLH+0x208>)
 8002100:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002102:	4613      	mov	r3, r2
 8002104:	009b      	lsls	r3, r3, #2
 8002106:	4413      	add	r3, r2
 8002108:	009b      	lsls	r3, r3, #2
 800210a:	440b      	add	r3, r1
 800210c:	3310      	adds	r3, #16
 800210e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002110:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[count].sclh = sclh;
 8002112:	4916      	ldr	r1, [pc, #88]	; (800216c <I2C_Compute_SCLL_SCLH+0x208>)
 8002114:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002116:	4613      	mov	r3, r2
 8002118:	009b      	lsls	r3, r3, #2
 800211a:	4413      	add	r3, r2
 800211c:	009b      	lsls	r3, r3, #2
 800211e:	440b      	add	r3, r1
 8002120:	330c      	adds	r3, #12
 8002122:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002124:	601a      	str	r2, [r3, #0]
              ret = count;
 8002126:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002128:	647b      	str	r3, [r7, #68]	; 0x44
        for (sclh = 0; sclh < I2C_SCLH_MAX; sclh++)
 800212a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800212c:	3301      	adds	r3, #1
 800212e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002130:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002132:	2bff      	cmp	r3, #255	; 0xff
 8002134:	d999      	bls.n	800206a <I2C_Compute_SCLL_SCLH+0x106>
    for (scll = 0; scll < I2C_SCLL_MAX; scll++)
 8002136:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002138:	3301      	adds	r3, #1
 800213a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800213c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800213e:	2bff      	cmp	r3, #255	; 0xff
 8002140:	f67f af6f 	bls.w	8002022 <I2C_Compute_SCLL_SCLH+0xbe>
  for (uint32_t count = 0; count < I2c_valid_timing_nbr; count++)
 8002144:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002146:	3301      	adds	r3, #1
 8002148:	637b      	str	r3, [r7, #52]	; 0x34
 800214a:	4b09      	ldr	r3, [pc, #36]	; (8002170 <I2C_Compute_SCLL_SCLH+0x20c>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002150:	429a      	cmp	r2, r3
 8002152:	f4ff af56 	bcc.w	8002002 <I2C_Compute_SCLL_SCLH+0x9e>
        }
      }
    }
  }

  return ret;
 8002156:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 8002158:	4618      	mov	r0, r3
 800215a:	374c      	adds	r7, #76	; 0x4c
 800215c:	46bd      	mov	sp, r7
 800215e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002162:	4770      	bx	lr
 8002164:	3b9aca00 	.word	0x3b9aca00
 8002168:	0800cfac 	.word	0x0800cfac
 800216c:	24000370 	.word	0x24000370
 8002170:	24000d70 	.word	0x24000d70

08002174 <I2C4_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  phi2c  I2C handler
  * @retval None
  */
static void I2C4_MspInit(I2C_HandleTypeDef *phi2c)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b08a      	sub	sp, #40	; 0x28
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phi2c);

  /*** Configure the GPIOs ***/
  /* Enable SCL GPIO clock */
  BUS_I2C4_SCL_GPIO_CLK_ENABLE();
 800217c:	4b31      	ldr	r3, [pc, #196]	; (8002244 <I2C4_MspInit+0xd0>)
 800217e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002182:	4a30      	ldr	r2, [pc, #192]	; (8002244 <I2C4_MspInit+0xd0>)
 8002184:	f043 0308 	orr.w	r3, r3, #8
 8002188:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800218c:	4b2d      	ldr	r3, [pc, #180]	; (8002244 <I2C4_MspInit+0xd0>)
 800218e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002192:	f003 0308 	and.w	r3, r3, #8
 8002196:	613b      	str	r3, [r7, #16]
 8002198:	693b      	ldr	r3, [r7, #16]
  /* Enable SDA GPIO clock */
  BUS_I2C4_SDA_GPIO_CLK_ENABLE();
 800219a:	4b2a      	ldr	r3, [pc, #168]	; (8002244 <I2C4_MspInit+0xd0>)
 800219c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80021a0:	4a28      	ldr	r2, [pc, #160]	; (8002244 <I2C4_MspInit+0xd0>)
 80021a2:	f043 0308 	orr.w	r3, r3, #8
 80021a6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80021aa:	4b26      	ldr	r3, [pc, #152]	; (8002244 <I2C4_MspInit+0xd0>)
 80021ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80021b0:	f003 0308 	and.w	r3, r3, #8
 80021b4:	60fb      	str	r3, [r7, #12]
 80021b6:	68fb      	ldr	r3, [r7, #12]

  /* Configure I2C Tx as alternate function */
  gpio_init_structure.Pin       = BUS_I2C4_SCL_PIN;
 80021b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021bc:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_OD;
 80021be:	2312      	movs	r3, #18
 80021c0:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull      = GPIO_NOPULL;
 80021c2:	2300      	movs	r3, #0
 80021c4:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 80021c6:	2302      	movs	r3, #2
 80021c8:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = BUS_I2C4_SCL_AF;
 80021ca:	2304      	movs	r3, #4
 80021cc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BUS_I2C4_SCL_GPIO_PORT, &gpio_init_structure);
 80021ce:	f107 0314 	add.w	r3, r7, #20
 80021d2:	4619      	mov	r1, r3
 80021d4:	481c      	ldr	r0, [pc, #112]	; (8002248 <I2C4_MspInit+0xd4>)
 80021d6:	f003 faa1 	bl	800571c <HAL_GPIO_Init>

  /* Configure I2C Rx as alternate function */
  gpio_init_structure.Pin       = BUS_I2C4_SDA_PIN;
 80021da:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80021de:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_OD;
 80021e0:	2312      	movs	r3, #18
 80021e2:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull      = GPIO_NOPULL;
 80021e4:	2300      	movs	r3, #0
 80021e6:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 80021e8:	2302      	movs	r3, #2
 80021ea:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = BUS_I2C4_SDA_AF;
 80021ec:	2304      	movs	r3, #4
 80021ee:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BUS_I2C4_SDA_GPIO_PORT, &gpio_init_structure);
 80021f0:	f107 0314 	add.w	r3, r7, #20
 80021f4:	4619      	mov	r1, r3
 80021f6:	4814      	ldr	r0, [pc, #80]	; (8002248 <I2C4_MspInit+0xd4>)
 80021f8:	f003 fa90 	bl	800571c <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  BUS_I2C4_CLK_ENABLE();
 80021fc:	4b11      	ldr	r3, [pc, #68]	; (8002244 <I2C4_MspInit+0xd0>)
 80021fe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002202:	4a10      	ldr	r2, [pc, #64]	; (8002244 <I2C4_MspInit+0xd0>)
 8002204:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002208:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800220c:	4b0d      	ldr	r3, [pc, #52]	; (8002244 <I2C4_MspInit+0xd0>)
 800220e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002212:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002216:	60bb      	str	r3, [r7, #8]
 8002218:	68bb      	ldr	r3, [r7, #8]

  /* Force the I2C peripheral clock reset */
  BUS_I2C4_FORCE_RESET();
 800221a:	4b0a      	ldr	r3, [pc, #40]	; (8002244 <I2C4_MspInit+0xd0>)
 800221c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002220:	4a08      	ldr	r2, [pc, #32]	; (8002244 <I2C4_MspInit+0xd0>)
 8002222:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002226:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

  /* Release the I2C peripheral clock reset */
  BUS_I2C4_RELEASE_RESET();
 800222a:	4b06      	ldr	r3, [pc, #24]	; (8002244 <I2C4_MspInit+0xd0>)
 800222c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002230:	4a04      	ldr	r2, [pc, #16]	; (8002244 <I2C4_MspInit+0xd0>)
 8002232:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002236:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
}
 800223a:	bf00      	nop
 800223c:	3728      	adds	r7, #40	; 0x28
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	58024400 	.word	0x58024400
 8002248:	58020c00 	.word	0x58020c00

0800224c <I2C4_ReadReg>:
  * @param  pData      The target register value to be read
  * @param  Length     data length in bytes
  * @retval BSP status
  */
static int32_t I2C4_ReadReg(uint16_t DevAddr, uint16_t Reg, uint16_t MemAddSize, uint8_t *pData, uint16_t Length)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b088      	sub	sp, #32
 8002250:	af04      	add	r7, sp, #16
 8002252:	607b      	str	r3, [r7, #4]
 8002254:	4603      	mov	r3, r0
 8002256:	81fb      	strh	r3, [r7, #14]
 8002258:	460b      	mov	r3, r1
 800225a:	81bb      	strh	r3, [r7, #12]
 800225c:	4613      	mov	r3, r2
 800225e:	817b      	strh	r3, [r7, #10]
  if (HAL_I2C_Mem_Read(&hbus_i2c4, DevAddr, Reg, MemAddSize, pData, Length, 1000) == HAL_OK)
 8002260:	8978      	ldrh	r0, [r7, #10]
 8002262:	89ba      	ldrh	r2, [r7, #12]
 8002264:	89f9      	ldrh	r1, [r7, #14]
 8002266:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800226a:	9302      	str	r3, [sp, #8]
 800226c:	8b3b      	ldrh	r3, [r7, #24]
 800226e:	9301      	str	r3, [sp, #4]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	9300      	str	r3, [sp, #0]
 8002274:	4603      	mov	r3, r0
 8002276:	4807      	ldr	r0, [pc, #28]	; (8002294 <I2C4_ReadReg+0x48>)
 8002278:	f003 fccc 	bl	8005c14 <HAL_I2C_Mem_Read>
 800227c:	4603      	mov	r3, r0
 800227e:	2b00      	cmp	r3, #0
 8002280:	d101      	bne.n	8002286 <I2C4_ReadReg+0x3a>
  {
    return BSP_ERROR_NONE;
 8002282:	2300      	movs	r3, #0
 8002284:	e001      	b.n	800228a <I2C4_ReadReg+0x3e>
  }

  return BSP_ERROR_BUS_FAILURE;
 8002286:	f06f 0307 	mvn.w	r3, #7
}
 800228a:	4618      	mov	r0, r3
 800228c:	3710      	adds	r7, #16
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	24000d74 	.word	0x24000d74

08002298 <BSP_LCD_Init>:
  * @param  Instance    LCD Instance
  * @param  Orientation LCD_ORIENTATION_LANDSCAPE
  * @retval BSP status
  */
int32_t BSP_LCD_Init(uint32_t Instance, uint32_t Orientation)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b084      	sub	sp, #16
 800229c:	af02      	add	r7, sp, #8
 800229e:	6078      	str	r0, [r7, #4]
 80022a0:	6039      	str	r1, [r7, #0]
  return BSP_LCD_InitEx(Instance, Orientation, LTDC_PIXEL_FORMAT_ARGB8888, LCD_DEFAULT_WIDTH, LCD_DEFAULT_HEIGHT);
 80022a2:	f44f 7388 	mov.w	r3, #272	; 0x110
 80022a6:	9300      	str	r3, [sp, #0]
 80022a8:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 80022ac:	2200      	movs	r2, #0
 80022ae:	6839      	ldr	r1, [r7, #0]
 80022b0:	6878      	ldr	r0, [r7, #4]
 80022b2:	f000 f805 	bl	80022c0 <BSP_LCD_InitEx>
 80022b6:	4603      	mov	r3, r0
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	3708      	adds	r7, #8
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}

080022c0 <BSP_LCD_InitEx>:
  * @param  Width       Display width
  * @param  Height      Display height
  * @retval BSP status
  */
int32_t BSP_LCD_InitEx(uint32_t Instance, uint32_t Orientation, uint32_t PixelFormat, uint32_t Width, uint32_t Height)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b09e      	sub	sp, #120	; 0x78
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	60f8      	str	r0, [r7, #12]
 80022c8:	60b9      	str	r1, [r7, #8]
 80022ca:	607a      	str	r2, [r7, #4]
 80022cc:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 80022ce:	2300      	movs	r3, #0
 80022d0:	677b      	str	r3, [r7, #116]	; 0x74
  uint32_t ltdc_pixel_format;
  uint32_t ft5336_id = 0;
 80022d2:	2300      	movs	r3, #0
 80022d4:	66fb      	str	r3, [r7, #108]	; 0x6c
  FT5336_Object_t ts_comp_obj;
  FT5336_IO_t     io_comp_ctx;
  MX_LTDC_LayerConfig_t config;

  if((Orientation > LCD_ORIENTATION_LANDSCAPE) || (Instance >= LCD_INSTANCES_NBR) || \
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	2b01      	cmp	r3, #1
 80022da:	d808      	bhi.n	80022ee <BSP_LCD_InitEx+0x2e>
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d105      	bne.n	80022ee <BSP_LCD_InitEx+0x2e>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2b02      	cmp	r3, #2
 80022e6:	d006      	beq.n	80022f6 <BSP_LCD_InitEx+0x36>
     ((PixelFormat != LCD_PIXEL_FORMAT_RGB565) && (PixelFormat != LTDC_PIXEL_FORMAT_ARGB8888)))
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d003      	beq.n	80022f6 <BSP_LCD_InitEx+0x36>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80022ee:	f06f 0301 	mvn.w	r3, #1
 80022f2:	677b      	str	r3, [r7, #116]	; 0x74
 80022f4:	e0a8      	b.n	8002448 <BSP_LCD_InitEx+0x188>
  }
  else
  {
    if(PixelFormat == LCD_PIXEL_FORMAT_RGB565)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2b02      	cmp	r3, #2
 80022fa:	d109      	bne.n	8002310 <BSP_LCD_InitEx+0x50>
    {
      ltdc_pixel_format = LTDC_PIXEL_FORMAT_RGB565;
 80022fc:	2302      	movs	r3, #2
 80022fe:	673b      	str	r3, [r7, #112]	; 0x70
      Lcd_Ctx[Instance].BppFactor = 2U;
 8002300:	4a54      	ldr	r2, [pc, #336]	; (8002454 <BSP_LCD_InitEx+0x194>)
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	015b      	lsls	r3, r3, #5
 8002306:	4413      	add	r3, r2
 8002308:	3310      	adds	r3, #16
 800230a:	2202      	movs	r2, #2
 800230c:	601a      	str	r2, [r3, #0]
 800230e:	e008      	b.n	8002322 <BSP_LCD_InitEx+0x62>
    }
    else /* LCD_PIXEL_FORMAT_RGB888 */
    {
      ltdc_pixel_format = LTDC_PIXEL_FORMAT_ARGB8888;
 8002310:	2300      	movs	r3, #0
 8002312:	673b      	str	r3, [r7, #112]	; 0x70
      Lcd_Ctx[Instance].BppFactor = 4U;
 8002314:	4a4f      	ldr	r2, [pc, #316]	; (8002454 <BSP_LCD_InitEx+0x194>)
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	015b      	lsls	r3, r3, #5
 800231a:	4413      	add	r3, r2
 800231c:	3310      	adds	r3, #16
 800231e:	2204      	movs	r2, #4
 8002320:	601a      	str	r2, [r3, #0]
    }

    /* Store pixel format, xsize and ysize information */
    Lcd_Ctx[Instance].PixelFormat = PixelFormat;
 8002322:	4a4c      	ldr	r2, [pc, #304]	; (8002454 <BSP_LCD_InitEx+0x194>)
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	015b      	lsls	r3, r3, #5
 8002328:	4413      	add	r3, r2
 800232a:	330c      	adds	r3, #12
 800232c:	687a      	ldr	r2, [r7, #4]
 800232e:	601a      	str	r2, [r3, #0]
    Lcd_Ctx[Instance].XSize  = Width;
 8002330:	4a48      	ldr	r2, [pc, #288]	; (8002454 <BSP_LCD_InitEx+0x194>)
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	015b      	lsls	r3, r3, #5
 8002336:	4413      	add	r3, r2
 8002338:	683a      	ldr	r2, [r7, #0]
 800233a:	601a      	str	r2, [r3, #0]
    Lcd_Ctx[Instance].YSize  = Height;
 800233c:	4a45      	ldr	r2, [pc, #276]	; (8002454 <BSP_LCD_InitEx+0x194>)
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	015b      	lsls	r3, r3, #5
 8002342:	4413      	add	r3, r2
 8002344:	3304      	adds	r3, #4
 8002346:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800234a:	601a      	str	r2, [r3, #0]

    /* Initializes peripherals instance value */
    hlcd_ltdc.Instance = LTDC;
 800234c:	4b42      	ldr	r3, [pc, #264]	; (8002458 <BSP_LCD_InitEx+0x198>)
 800234e:	4a43      	ldr	r2, [pc, #268]	; (800245c <BSP_LCD_InitEx+0x19c>)
 8002350:	601a      	str	r2, [r3, #0]
    hlcd_dma2d.Instance = DMA2D;
 8002352:	4b43      	ldr	r3, [pc, #268]	; (8002460 <BSP_LCD_InitEx+0x1a0>)
 8002354:	4a43      	ldr	r2, [pc, #268]	; (8002464 <BSP_LCD_InitEx+0x1a4>)
 8002356:	601a      	str	r2, [r3, #0]
      {
        return BSP_ERROR_PERIPH_FAILURE;
      }
    }
#else
    LTDC_MspInit(&hlcd_ltdc);
 8002358:	483f      	ldr	r0, [pc, #252]	; (8002458 <BSP_LCD_InitEx+0x198>)
 800235a:	f000 fd1b 	bl	8002d94 <LTDC_MspInit>
#endif

    DMA2D_MspInit(&hlcd_dma2d);
 800235e:	4840      	ldr	r0, [pc, #256]	; (8002460 <BSP_LCD_InitEx+0x1a0>)
 8002360:	f000 fde4 	bl	8002f2c <DMA2D_MspInit>

      io_comp_ctx.Init    = BSP_I2C4_Init;
 8002364:	4b40      	ldr	r3, [pc, #256]	; (8002468 <BSP_LCD_InitEx+0x1a8>)
 8002366:	62fb      	str	r3, [r7, #44]	; 0x2c
      io_comp_ctx.ReadReg = BSP_I2C4_ReadReg;
 8002368:	4b40      	ldr	r3, [pc, #256]	; (800246c <BSP_LCD_InitEx+0x1ac>)
 800236a:	63fb      	str	r3, [r7, #60]	; 0x3c
      io_comp_ctx.Address = TS_I2C_ADDRESS;
 800236c:	2370      	movs	r3, #112	; 0x70
 800236e:	86bb      	strh	r3, [r7, #52]	; 0x34
      if(FT5336_RegisterBusIO(&ts_comp_obj, &io_comp_ctx) < 0)
 8002370:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8002374:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002378:	4611      	mov	r1, r2
 800237a:	4618      	mov	r0, r3
 800237c:	f7ff f8cc 	bl	8001518 <FT5336_RegisterBusIO>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	da03      	bge.n	800238e <BSP_LCD_InitEx+0xce>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8002386:	f06f 0304 	mvn.w	r3, #4
 800238a:	677b      	str	r3, [r7, #116]	; 0x74
 800238c:	e02b      	b.n	80023e6 <BSP_LCD_InitEx+0x126>
      }
      else if(FT5336_ReadID(&ts_comp_obj, &ft5336_id) < 0)
 800238e:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8002392:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002396:	4611      	mov	r1, r2
 8002398:	4618      	mov	r0, r3
 800239a:	f7ff f8ff 	bl	800159c <FT5336_ReadID>
 800239e:	4603      	mov	r3, r0
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	da03      	bge.n	80023ac <BSP_LCD_InitEx+0xec>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 80023a4:	f06f 0304 	mvn.w	r3, #4
 80023a8:	677b      	str	r3, [r7, #116]	; 0x74
 80023aa:	e01c      	b.n	80023e6 <BSP_LCD_InitEx+0x126>
      }
      else if(ft5336_id != FT5336_ID)
 80023ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023ae:	2b51      	cmp	r3, #81	; 0x51
 80023b0:	d003      	beq.n	80023ba <BSP_LCD_InitEx+0xfa>
      {
        ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80023b2:	f06f 0306 	mvn.w	r3, #6
 80023b6:	677b      	str	r3, [r7, #116]	; 0x74
 80023b8:	e015      	b.n	80023e6 <BSP_LCD_InitEx+0x126>
      }
    else if(MX_LTDC_ClockConfig(&hlcd_ltdc) != HAL_OK)
 80023ba:	4827      	ldr	r0, [pc, #156]	; (8002458 <BSP_LCD_InitEx+0x198>)
 80023bc:	f000 f8e8 	bl	8002590 <MX_LTDC_ClockConfig>
 80023c0:	4603      	mov	r3, r0
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d003      	beq.n	80023ce <BSP_LCD_InitEx+0x10e>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80023c6:	f06f 0303 	mvn.w	r3, #3
 80023ca:	677b      	str	r3, [r7, #116]	; 0x74
 80023cc:	e00b      	b.n	80023e6 <BSP_LCD_InitEx+0x126>
    }
    else
    {
    if(MX_LTDC_Init(&hlcd_ltdc, Width, Height) != HAL_OK)
 80023ce:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80023d2:	6839      	ldr	r1, [r7, #0]
 80023d4:	4820      	ldr	r0, [pc, #128]	; (8002458 <BSP_LCD_InitEx+0x198>)
 80023d6:	f000 f84d 	bl	8002474 <MX_LTDC_Init>
 80023da:	4603      	mov	r3, r0
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d002      	beq.n	80023e6 <BSP_LCD_InitEx+0x126>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80023e0:	f06f 0303 	mvn.w	r3, #3
 80023e4:	677b      	str	r3, [r7, #116]	; 0x74
    }
    }

    if(ret == BSP_ERROR_NONE)
 80023e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d12d      	bne.n	8002448 <BSP_LCD_InitEx+0x188>
    {
      /* Before configuring LTDC layer, ensure SDRAM is initialized */
#if !defined(DATA_IN_ExtSDRAM)
      /* Initialize the SDRAM */
      if(BSP_SDRAM_Init(0) != BSP_ERROR_NONE)
 80023ec:	2000      	movs	r0, #0
 80023ee:	f000 fe2f 	bl	8003050 <BSP_SDRAM_Init>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d002      	beq.n	80023fe <BSP_LCD_InitEx+0x13e>
      {
        return BSP_ERROR_PERIPH_FAILURE;
 80023f8:	f06f 0303 	mvn.w	r3, #3
 80023fc:	e025      	b.n	800244a <BSP_LCD_InitEx+0x18a>
      }
#endif /* DATA_IN_ExtSDRAM */

      /* Configure default LTDC Layer 0. This configuration can be override by calling
      BSP_LCD_ConfigLayer() at application level */
      config.X0          = 0;
 80023fe:	2300      	movs	r3, #0
 8002400:	617b      	str	r3, [r7, #20]
      config.X1          = Width;
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	61bb      	str	r3, [r7, #24]
      config.Y0          = 0;
 8002406:	2300      	movs	r3, #0
 8002408:	61fb      	str	r3, [r7, #28]
      config.Y1          = Height;
 800240a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800240e:	623b      	str	r3, [r7, #32]
      config.PixelFormat = ltdc_pixel_format;
 8002410:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002412:	627b      	str	r3, [r7, #36]	; 0x24
      config.Address     = LCD_LAYER_0_ADDRESS;
 8002414:	f04f 4350 	mov.w	r3, #3489660928	; 0xd0000000
 8002418:	62bb      	str	r3, [r7, #40]	; 0x28
      if(MX_LTDC_ConfigLayer(&hlcd_ltdc, 0, &config) != HAL_OK)
 800241a:	f107 0314 	add.w	r3, r7, #20
 800241e:	461a      	mov	r2, r3
 8002420:	2100      	movs	r1, #0
 8002422:	480d      	ldr	r0, [pc, #52]	; (8002458 <BSP_LCD_InitEx+0x198>)
 8002424:	f000 f872 	bl	800250c <MX_LTDC_ConfigLayer>
 8002428:	4603      	mov	r3, r0
 800242a:	2b00      	cmp	r3, #0
 800242c:	d002      	beq.n	8002434 <BSP_LCD_InitEx+0x174>
      {
        ret = BSP_ERROR_PERIPH_FAILURE;
 800242e:	f06f 0303 	mvn.w	r3, #3
 8002432:	677b      	str	r3, [r7, #116]	; 0x74
      }

      /* Initialize TIM in PWM mode to control brightness */
      TIMx_PWM_Init(&hlcd_tim);
 8002434:	480e      	ldr	r0, [pc, #56]	; (8002470 <BSP_LCD_InitEx+0x1b0>)
 8002436:	f000 fde1 	bl	8002ffc <TIMx_PWM_Init>

      /* By default the reload is activated and executed immediately */
      Lcd_Ctx[Instance].ReloadEnable = 1U;
 800243a:	4a06      	ldr	r2, [pc, #24]	; (8002454 <BSP_LCD_InitEx+0x194>)
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	015b      	lsls	r3, r3, #5
 8002440:	4413      	add	r3, r2
 8002442:	3318      	adds	r3, #24
 8002444:	2201      	movs	r2, #1
 8002446:	601a      	str	r2, [r3, #0]
    }
  }

  return ret;
 8002448:	6f7b      	ldr	r3, [r7, #116]	; 0x74
}
 800244a:	4618      	mov	r0, r3
 800244c:	3778      	adds	r7, #120	; 0x78
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	24000f24 	.word	0x24000f24
 8002458:	24000e7c 	.word	0x24000e7c
 800245c:	50001000 	.word	0x50001000
 8002460:	24000e14 	.word	0x24000e14
 8002464:	52001000 	.word	0x52001000
 8002468:	08001b35 	.word	0x08001b35
 800246c:	08001c2d 	.word	0x08001c2d
 8002470:	24000dc8 	.word	0x24000dc8

08002474 <MX_LTDC_Init>:
  * @param  Width  LTDC width
  * @param  Height LTDC height
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_LTDC_Init(LTDC_HandleTypeDef *hltdc, uint32_t Width, uint32_t Height)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b084      	sub	sp, #16
 8002478:	af00      	add	r7, sp, #0
 800247a:	60f8      	str	r0, [r7, #12]
 800247c:	60b9      	str	r1, [r7, #8]
 800247e:	607a      	str	r2, [r7, #4]
  hltdc->Instance = LTDC;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	4a21      	ldr	r2, [pc, #132]	; (8002508 <MX_LTDC_Init+0x94>)
 8002484:	601a      	str	r2, [r3, #0]
  hltdc->Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	2200      	movs	r2, #0
 800248a:	605a      	str	r2, [r3, #4]
  hltdc->Init.VSPolarity = LTDC_VSPOLARITY_AL;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	2200      	movs	r2, #0
 8002490:	609a      	str	r2, [r3, #8]
  hltdc->Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	2200      	movs	r2, #0
 8002496:	60da      	str	r2, [r3, #12]
  hltdc->Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	2200      	movs	r2, #0
 800249c:	611a      	str	r2, [r3, #16]

  hltdc->Init.HorizontalSync     = RK043FN48H_HSYNC - 1U;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	2228      	movs	r2, #40	; 0x28
 80024a2:	615a      	str	r2, [r3, #20]
  hltdc->Init.AccumulatedHBP     = (RK043FN48H_HSYNC + (RK043FN48H_HBP - 11U) - 1U);
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	222a      	movs	r2, #42	; 0x2a
 80024a8:	61da      	str	r2, [r3, #28]
  hltdc->Init.AccumulatedActiveW = RK043FN48H_HSYNC + Width + RK043FN48H_HBP - 1U;
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	f103 0235 	add.w	r2, r3, #53	; 0x35
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc->Init.TotalWidth         = RK043FN48H_HSYNC + Width + (RK043FN48H_HBP - 11U) + RK043FN48H_HFP - 1U;
 80024b4:	68bb      	ldr	r3, [r7, #8]
 80024b6:	f103 024a 	add.w	r2, r3, #74	; 0x4a
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Init.VerticalSync       = RK043FN48H_VSYNC - 1U;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	2209      	movs	r2, #9
 80024c2:	619a      	str	r2, [r3, #24]
  hltdc->Init.AccumulatedVBP     = RK043FN48H_VSYNC + RK043FN48H_VBP - 1U;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	220b      	movs	r2, #11
 80024c8:	621a      	str	r2, [r3, #32]
  hltdc->Init.AccumulatedActiveH = RK043FN48H_VSYNC + Height + RK043FN48H_VBP - 1U;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	f103 020b 	add.w	r2, r3, #11
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc->Init.TotalHeigh         = RK043FN48H_VSYNC + Height + RK043FN48H_VBP + RK043FN48H_VFP - 1U;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	f103 020d 	add.w	r2, r3, #13
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	631a      	str	r2, [r3, #48]	; 0x30

  hltdc->Init.Backcolor.Blue  = 0xFF;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	22ff      	movs	r2, #255	; 0xff
 80024e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc->Init.Backcolor.Green = 0xFF;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	22ff      	movs	r2, #255	; 0xff
 80024ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc->Init.Backcolor.Red   = 0xFF;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	22ff      	movs	r2, #255	; 0xff
 80024f2:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  return HAL_LTDC_Init(hltdc);
 80024f6:	68f8      	ldr	r0, [r7, #12]
 80024f8:	f003 ffbc 	bl	8006474 <HAL_LTDC_Init>
 80024fc:	4603      	mov	r3, r0
}
 80024fe:	4618      	mov	r0, r3
 8002500:	3710      	adds	r7, #16
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	50001000 	.word	0x50001000

0800250c <MX_LTDC_ConfigLayer>:
  * @param  LayerIndex Layer 0 or 1
  * @param  Config     Layer configuration
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, uint32_t LayerIndex, MX_LTDC_LayerConfig_t *Config)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b092      	sub	sp, #72	; 0x48
 8002510:	af00      	add	r7, sp, #0
 8002512:	60f8      	str	r0, [r7, #12]
 8002514:	60b9      	str	r1, [r7, #8]
 8002516:	607a      	str	r2, [r7, #4]
  LTDC_LayerCfgTypeDef pLayerCfg;

  pLayerCfg.WindowX0 = Config->X0;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	617b      	str	r3, [r7, #20]
  pLayerCfg.WindowX1 = Config->X1;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	61bb      	str	r3, [r7, #24]
  pLayerCfg.WindowY0 = Config->Y0;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	61fb      	str	r3, [r7, #28]
  pLayerCfg.WindowY1 = Config->Y1;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	68db      	ldr	r3, [r3, #12]
 800252e:	623b      	str	r3, [r7, #32]
  pLayerCfg.PixelFormat = Config->PixelFormat;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	691b      	ldr	r3, [r3, #16]
 8002534:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.Alpha = 255;
 8002536:	23ff      	movs	r3, #255	; 0xff
 8002538:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.Alpha0 = 0;
 800253a:	2300      	movs	r3, #0
 800253c:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800253e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002542:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8002544:	2307      	movs	r3, #7
 8002546:	637b      	str	r3, [r7, #52]	; 0x34
  pLayerCfg.FBStartAdress = Config->Address;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	695b      	ldr	r3, [r3, #20]
 800254c:	63bb      	str	r3, [r7, #56]	; 0x38
  pLayerCfg.ImageWidth = (Config->X1 - Config->X0);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	685a      	ldr	r2, [r3, #4]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	1ad3      	subs	r3, r2, r3
 8002558:	63fb      	str	r3, [r7, #60]	; 0x3c
  pLayerCfg.ImageHeight = (Config->Y1 - Config->Y0);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	68da      	ldr	r2, [r3, #12]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	689b      	ldr	r3, [r3, #8]
 8002562:	1ad3      	subs	r3, r2, r3
 8002564:	643b      	str	r3, [r7, #64]	; 0x40
  pLayerCfg.Backcolor.Blue = 0;
 8002566:	2300      	movs	r3, #0
 8002568:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  pLayerCfg.Backcolor.Green = 0;
 800256c:	2300      	movs	r3, #0
 800256e:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  pLayerCfg.Backcolor.Red = 0;
 8002572:	2300      	movs	r3, #0
 8002574:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  return HAL_LTDC_ConfigLayer(hltdc, &pLayerCfg, LayerIndex);
 8002578:	f107 0314 	add.w	r3, r7, #20
 800257c:	68ba      	ldr	r2, [r7, #8]
 800257e:	4619      	mov	r1, r3
 8002580:	68f8      	ldr	r0, [r7, #12]
 8002582:	f004 f851 	bl	8006628 <HAL_LTDC_ConfigLayer>
 8002586:	4603      	mov	r3, r0
}
 8002588:	4618      	mov	r0, r3
 800258a:	3748      	adds	r7, #72	; 0x48
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}

08002590 <MX_LTDC_ClockConfig>:
  * @param  hltdc  LTDC Handle
  *         Being __weak it can be overwritten by the application
  * @retval HAL_status
  */
__weak HAL_StatusTypeDef MX_LTDC_ClockConfig(LTDC_HandleTypeDef *hltdc)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b0b2      	sub	sp, #200	; 0xc8
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  /* LCD clock configuration */
  /* PLL3_VCO Input = HSE_VALUE/PLL3M = 5 Mhz */
  /* PLL3_VCO Output = PLL3_VCO Input * PLL3N = 800 Mhz */
  /* PLLLCDCLK = PLL3_VCO Output/PLL3R = 800/83 = 9.63 Mhz */
  /* LTDC clock frequency = PLLLCDCLK = 9.63 Mhz */
  PeriphClkInitStruct.PeriphClockSelection   = RCC_PERIPHCLK_LTDC;
 8002598:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800259c:	f04f 0300 	mov.w	r3, #0
 80025a0:	e9c7 2302 	strd	r2, r3, [r7, #8]
  PeriphClkInitStruct.PLL3.PLL3M = 5;
 80025a4:	2305      	movs	r3, #5
 80025a6:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.PLL3.PLL3N = 160;
 80025a8:	23a0      	movs	r3, #160	; 0xa0
 80025aa:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInitStruct.PLL3.PLL3P = 2;
 80025ac:	2302      	movs	r3, #2
 80025ae:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInitStruct.PLL3.PLL3Q = 2;
 80025b0:	2302      	movs	r3, #2
 80025b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInitStruct.PLL3.PLL3R = 83;
 80025b4:	2353      	movs	r3, #83	; 0x53
 80025b6:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = 0;
 80025b8:	2300      	movs	r3, #0
 80025ba:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 80025bc:	2300      	movs	r3, #0
 80025be:	64fb      	str	r3, [r7, #76]	; 0x4c

  return HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 80025c0:	f107 0308 	add.w	r3, r7, #8
 80025c4:	4618      	mov	r0, r3
 80025c6:	f005 fca1 	bl	8007f0c <HAL_RCCEx_PeriphCLKConfig>
 80025ca:	4603      	mov	r3, r0
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	37c8      	adds	r7, #200	; 0xc8
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bd80      	pop	{r7, pc}

080025d4 <BSP_LCD_GetPixelFormat>:
  * @param  Instance    LCD Instance
  * @param  PixelFormat Active LCD Pixel Format
  * @retval BSP status
  */
int32_t BSP_LCD_GetPixelFormat(uint32_t Instance, uint32_t *PixelFormat)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b085      	sub	sp, #20
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
 80025dc:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 80025de:	2300      	movs	r3, #0
 80025e0:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d003      	beq.n	80025f0 <BSP_LCD_GetPixelFormat+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80025e8:	f06f 0301 	mvn.w	r3, #1
 80025ec:	60fb      	str	r3, [r7, #12]
 80025ee:	e007      	b.n	8002600 <BSP_LCD_GetPixelFormat+0x2c>
  }
  else
  {
    /* Only RGB565 format is supported */
    *PixelFormat = Lcd_Ctx[Instance].PixelFormat;
 80025f0:	4a07      	ldr	r2, [pc, #28]	; (8002610 <BSP_LCD_GetPixelFormat+0x3c>)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	015b      	lsls	r3, r3, #5
 80025f6:	4413      	add	r3, r2
 80025f8:	330c      	adds	r3, #12
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	601a      	str	r2, [r3, #0]
  }

  return ret;
 8002600:	68fb      	ldr	r3, [r7, #12]
}
 8002602:	4618      	mov	r0, r3
 8002604:	3714      	adds	r7, #20
 8002606:	46bd      	mov	sp, r7
 8002608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260c:	4770      	bx	lr
 800260e:	bf00      	nop
 8002610:	24000f24 	.word	0x24000f24

08002614 <BSP_LCD_SetActiveLayer>:
  * @param  Instance    LCD Instance
  * @param  LayerIndex  LCD layer index
  * @retval BSP status
  */
int32_t BSP_LCD_SetActiveLayer(uint32_t Instance, uint32_t LayerIndex)
{
 8002614:	b480      	push	{r7}
 8002616:	b085      	sub	sp, #20
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
 800261c:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800261e:	2300      	movs	r3, #0
 8002620:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d003      	beq.n	8002630 <BSP_LCD_SetActiveLayer+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8002628:	f06f 0301 	mvn.w	r3, #1
 800262c:	60fb      	str	r3, [r7, #12]
 800262e:	e006      	b.n	800263e <BSP_LCD_SetActiveLayer+0x2a>
  }
  else
  {
    Lcd_Ctx[Instance].ActiveLayer = LayerIndex;
 8002630:	4a06      	ldr	r2, [pc, #24]	; (800264c <BSP_LCD_SetActiveLayer+0x38>)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	015b      	lsls	r3, r3, #5
 8002636:	4413      	add	r3, r2
 8002638:	3308      	adds	r3, #8
 800263a:	683a      	ldr	r2, [r7, #0]
 800263c:	601a      	str	r2, [r3, #0]
  }

  return ret;
 800263e:	68fb      	ldr	r3, [r7, #12]
}
 8002640:	4618      	mov	r0, r3
 8002642:	3714      	adds	r7, #20
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr
 800264c:	24000f24 	.word	0x24000f24

08002650 <BSP_LCD_GetXSize>:
  * @param  Instance  LCD Instance
  * @param  XSize     LCD width
  * @retval BSP status
  */
int32_t BSP_LCD_GetXSize(uint32_t Instance, uint32_t *XSize)
{
 8002650:	b480      	push	{r7}
 8002652:	b085      	sub	sp, #20
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
 8002658:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800265a:	2300      	movs	r3, #0
 800265c:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d003      	beq.n	800266c <BSP_LCD_GetXSize+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8002664:	f06f 0301 	mvn.w	r3, #1
 8002668:	60fb      	str	r3, [r7, #12]
 800266a:	e006      	b.n	800267a <BSP_LCD_GetXSize+0x2a>
  }
  else
  {
    *XSize = Lcd_Ctx[Instance].XSize;
 800266c:	4a06      	ldr	r2, [pc, #24]	; (8002688 <BSP_LCD_GetXSize+0x38>)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	015b      	lsls	r3, r3, #5
 8002672:	4413      	add	r3, r2
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	601a      	str	r2, [r3, #0]
  }

  return ret;
 800267a:	68fb      	ldr	r3, [r7, #12]
}
 800267c:	4618      	mov	r0, r3
 800267e:	3714      	adds	r7, #20
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr
 8002688:	24000f24 	.word	0x24000f24

0800268c <BSP_LCD_GetYSize>:
  * @param  Instance  LCD Instance
  * @param  YSize     LCD Height
  * @retval BSP status
  */
int32_t BSP_LCD_GetYSize(uint32_t Instance, uint32_t *YSize)
{
 800268c:	b480      	push	{r7}
 800268e:	b085      	sub	sp, #20
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
 8002694:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8002696:	2300      	movs	r3, #0
 8002698:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d003      	beq.n	80026a8 <BSP_LCD_GetYSize+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80026a0:	f06f 0301 	mvn.w	r3, #1
 80026a4:	60fb      	str	r3, [r7, #12]
 80026a6:	e007      	b.n	80026b8 <BSP_LCD_GetYSize+0x2c>
  }
  else
  {
    *YSize = Lcd_Ctx[Instance].YSize;
 80026a8:	4a07      	ldr	r2, [pc, #28]	; (80026c8 <BSP_LCD_GetYSize+0x3c>)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	015b      	lsls	r3, r3, #5
 80026ae:	4413      	add	r3, r2
 80026b0:	3304      	adds	r3, #4
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	601a      	str	r2, [r3, #0]
  }

  return ret;
 80026b8:	68fb      	ldr	r3, [r7, #12]
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	3714      	adds	r7, #20
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr
 80026c6:	bf00      	nop
 80026c8:	24000f24 	.word	0x24000f24

080026cc <BSP_LCD_DrawBitmap>:
  * @param  Ypos Bmp Y position in the LCD
  * @param  pBmp Pointer to Bmp picture address in the internal Flash.
  * @retval BSP status
  */
int32_t BSP_LCD_DrawBitmap(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint8_t *pBmp)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b08e      	sub	sp, #56	; 0x38
 80026d0:	af02      	add	r7, sp, #8
 80026d2:	60f8      	str	r0, [r7, #12]
 80026d4:	60b9      	str	r1, [r7, #8]
 80026d6:	607a      	str	r2, [r7, #4]
 80026d8:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 80026da:	2300      	movs	r3, #0
 80026dc:	61fb      	str	r3, [r7, #28]
  uint32_t Address;
  uint32_t input_color_mode;
  uint8_t *pbmp;

  /* Get bitmap data address offset */
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	330a      	adds	r3, #10
 80026e2:	781b      	ldrb	r3, [r3, #0]
 80026e4:	461a      	mov	r2, r3
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	330b      	adds	r3, #11
 80026ea:	781b      	ldrb	r3, [r3, #0]
 80026ec:	021b      	lsls	r3, r3, #8
 80026ee:	441a      	add	r2, r3
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	330c      	adds	r3, #12
 80026f4:	781b      	ldrb	r3, [r3, #0]
 80026f6:	041b      	lsls	r3, r3, #16
 80026f8:	441a      	add	r2, r3
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	330d      	adds	r3, #13
 80026fe:	781b      	ldrb	r3, [r3, #0]
 8002700:	061b      	lsls	r3, r3, #24
 8002702:	4413      	add	r3, r2
 8002704:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Read bitmap width */
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	3312      	adds	r3, #18
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	461a      	mov	r2, r3
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	3313      	adds	r3, #19
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	021b      	lsls	r3, r3, #8
 8002716:	441a      	add	r2, r3
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	3314      	adds	r3, #20
 800271c:	781b      	ldrb	r3, [r3, #0]
 800271e:	041b      	lsls	r3, r3, #16
 8002720:	441a      	add	r2, r3
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	3315      	adds	r3, #21
 8002726:	781b      	ldrb	r3, [r3, #0]
 8002728:	061b      	lsls	r3, r3, #24
 800272a:	4413      	add	r3, r2
 800272c:	61bb      	str	r3, [r7, #24]

  /* Read bitmap height */
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	3316      	adds	r3, #22
 8002732:	781b      	ldrb	r3, [r3, #0]
 8002734:	461a      	mov	r2, r3
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	3317      	adds	r3, #23
 800273a:	781b      	ldrb	r3, [r3, #0]
 800273c:	021b      	lsls	r3, r3, #8
 800273e:	441a      	add	r2, r3
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	3318      	adds	r3, #24
 8002744:	781b      	ldrb	r3, [r3, #0]
 8002746:	041b      	lsls	r3, r3, #16
 8002748:	441a      	add	r2, r3
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	3319      	adds	r3, #25
 800274e:	781b      	ldrb	r3, [r3, #0]
 8002750:	061b      	lsls	r3, r3, #24
 8002752:	4413      	add	r3, r2
 8002754:	617b      	str	r3, [r7, #20]

  /* Read bit/pixel */
  bit_pixel = (uint32_t)pBmp[28] + ((uint32_t)pBmp[29] << 8);
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	331c      	adds	r3, #28
 800275a:	781b      	ldrb	r3, [r3, #0]
 800275c:	461a      	mov	r2, r3
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	331d      	adds	r3, #29
 8002762:	781b      	ldrb	r3, [r3, #0]
 8002764:	021b      	lsls	r3, r3, #8
 8002766:	4413      	add	r3, r2
 8002768:	613b      	str	r3, [r7, #16]

  /* Set the address */
  Address = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (((Lcd_Ctx[Instance].XSize*Ypos) + Xpos)*Lcd_Ctx[Instance].BppFactor);
 800276a:	4a37      	ldr	r2, [pc, #220]	; (8002848 <BSP_LCD_DrawBitmap+0x17c>)
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	015b      	lsls	r3, r3, #5
 8002770:	4413      	add	r3, r2
 8002772:	3308      	adds	r3, #8
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a35      	ldr	r2, [pc, #212]	; (800284c <BSP_LCD_DrawBitmap+0x180>)
 8002778:	2134      	movs	r1, #52	; 0x34
 800277a:	fb01 f303 	mul.w	r3, r1, r3
 800277e:	4413      	add	r3, r2
 8002780:	335c      	adds	r3, #92	; 0x5c
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	4930      	ldr	r1, [pc, #192]	; (8002848 <BSP_LCD_DrawBitmap+0x17c>)
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	015b      	lsls	r3, r3, #5
 800278a:	440b      	add	r3, r1
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	6879      	ldr	r1, [r7, #4]
 8002790:	fb03 f101 	mul.w	r1, r3, r1
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	440b      	add	r3, r1
 8002798:	482b      	ldr	r0, [pc, #172]	; (8002848 <BSP_LCD_DrawBitmap+0x17c>)
 800279a:	68f9      	ldr	r1, [r7, #12]
 800279c:	0149      	lsls	r1, r1, #5
 800279e:	4401      	add	r1, r0
 80027a0:	3110      	adds	r1, #16
 80027a2:	6809      	ldr	r1, [r1, #0]
 80027a4:	fb01 f303 	mul.w	r3, r1, r3
 80027a8:	4413      	add	r3, r2
 80027aa:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Get the layer pixel format */
  if ((bit_pixel/8U) == 4U)
 80027ac:	693b      	ldr	r3, [r7, #16]
 80027ae:	3b20      	subs	r3, #32
 80027b0:	2b07      	cmp	r3, #7
 80027b2:	d802      	bhi.n	80027ba <BSP_LCD_DrawBitmap+0xee>
  {
    input_color_mode = DMA2D_INPUT_ARGB8888;
 80027b4:	2300      	movs	r3, #0
 80027b6:	627b      	str	r3, [r7, #36]	; 0x24
 80027b8:	e008      	b.n	80027cc <BSP_LCD_DrawBitmap+0x100>
  }
  else if ((bit_pixel/8U) == 2U)
 80027ba:	693b      	ldr	r3, [r7, #16]
 80027bc:	3b10      	subs	r3, #16
 80027be:	2b07      	cmp	r3, #7
 80027c0:	d802      	bhi.n	80027c8 <BSP_LCD_DrawBitmap+0xfc>
  {
    input_color_mode = DMA2D_INPUT_RGB565;
 80027c2:	2302      	movs	r3, #2
 80027c4:	627b      	str	r3, [r7, #36]	; 0x24
 80027c6:	e001      	b.n	80027cc <BSP_LCD_DrawBitmap+0x100>
  }
  else
  {
    input_color_mode = DMA2D_INPUT_RGB888;
 80027c8:	2301      	movs	r3, #1
 80027ca:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Bypass the bitmap header */
  pbmp = pBmp + (index + (width * (height - 1U) * (bit_pixel/8U)));
 80027cc:	697b      	ldr	r3, [r7, #20]
 80027ce:	3b01      	subs	r3, #1
 80027d0:	69ba      	ldr	r2, [r7, #24]
 80027d2:	fb02 f303 	mul.w	r3, r2, r3
 80027d6:	693a      	ldr	r2, [r7, #16]
 80027d8:	08d2      	lsrs	r2, r2, #3
 80027da:	fb03 f202 	mul.w	r2, r3, r2
 80027de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027e0:	4413      	add	r3, r2
 80027e2:	683a      	ldr	r2, [r7, #0]
 80027e4:	4413      	add	r3, r2
 80027e6:	623b      	str	r3, [r7, #32]

  /* Convert picture to ARGB8888 pixel format */
  for(index=0; index < height; index++)
 80027e8:	2300      	movs	r3, #0
 80027ea:	62fb      	str	r3, [r7, #44]	; 0x2c
 80027ec:	e023      	b.n	8002836 <BSP_LCD_DrawBitmap+0x16a>
  {
    /* Pixel format conversion */
    LL_ConvertLineToRGB(Instance, (uint32_t *)pbmp, (uint32_t *)Address, width, input_color_mode);
 80027ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80027f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f2:	9300      	str	r3, [sp, #0]
 80027f4:	69bb      	ldr	r3, [r7, #24]
 80027f6:	6a39      	ldr	r1, [r7, #32]
 80027f8:	68f8      	ldr	r0, [r7, #12]
 80027fa:	f000 fa77 	bl	8002cec <LL_ConvertLineToRGB>

    /* Increment the source and destination buffers */
    Address+=  (Lcd_Ctx[Instance].XSize * Lcd_Ctx[Instance].BppFactor);
 80027fe:	4a12      	ldr	r2, [pc, #72]	; (8002848 <BSP_LCD_DrawBitmap+0x17c>)
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	015b      	lsls	r3, r3, #5
 8002804:	4413      	add	r3, r2
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	490f      	ldr	r1, [pc, #60]	; (8002848 <BSP_LCD_DrawBitmap+0x17c>)
 800280a:	68fa      	ldr	r2, [r7, #12]
 800280c:	0152      	lsls	r2, r2, #5
 800280e:	440a      	add	r2, r1
 8002810:	3210      	adds	r2, #16
 8002812:	6812      	ldr	r2, [r2, #0]
 8002814:	fb02 f303 	mul.w	r3, r2, r3
 8002818:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800281a:	4413      	add	r3, r2
 800281c:	62bb      	str	r3, [r7, #40]	; 0x28
    pbmp -= width*(bit_pixel/8U);
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	08db      	lsrs	r3, r3, #3
 8002822:	69ba      	ldr	r2, [r7, #24]
 8002824:	fb02 f303 	mul.w	r3, r2, r3
 8002828:	425b      	negs	r3, r3
 800282a:	6a3a      	ldr	r2, [r7, #32]
 800282c:	4413      	add	r3, r2
 800282e:	623b      	str	r3, [r7, #32]
  for(index=0; index < height; index++)
 8002830:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002832:	3301      	adds	r3, #1
 8002834:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002836:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	429a      	cmp	r2, r3
 800283c:	d3d7      	bcc.n	80027ee <BSP_LCD_DrawBitmap+0x122>
  }

  return ret;
 800283e:	69fb      	ldr	r3, [r7, #28]
}
 8002840:	4618      	mov	r0, r3
 8002842:	3730      	adds	r7, #48	; 0x30
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}
 8002848:	24000f24 	.word	0x24000f24
 800284c:	24000e7c 	.word	0x24000e7c

08002850 <BSP_LCD_FillRGBRect>:
  * @param  Width Rectangle width.
  * @param  Height Rectangle Height.
  * @retval BSP status.
  */
int32_t BSP_LCD_FillRGBRect(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b088      	sub	sp, #32
 8002854:	af00      	add	r7, sp, #0
 8002856:	60f8      	str	r0, [r7, #12]
 8002858:	60b9      	str	r1, [r7, #8]
 800285a:	607a      	str	r2, [r7, #4]
 800285c:	603b      	str	r3, [r7, #0]
  uint32_t i;
  uint8_t *pdata = pData;
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	61bb      	str	r3, [r7, #24]
    }
    pdata += Lcd_Ctx[Instance].BppFactor*Width;
  }
#else
  uint32_t color, j;
  for(i = 0; i < Height; i++)
 8002862:	2300      	movs	r3, #0
 8002864:	61fb      	str	r3, [r7, #28]
 8002866:	e032      	b.n	80028ce <BSP_LCD_FillRGBRect+0x7e>
  {
    for(j = 0; j < Width; j++)
 8002868:	2300      	movs	r3, #0
 800286a:	617b      	str	r3, [r7, #20]
 800286c:	e028      	b.n	80028c0 <BSP_LCD_FillRGBRect+0x70>
    {
      color = (uint32_t)((uint32_t)*pdata | ((uint32_t)(*(pdata + 1U)) << 8U) | ((uint32_t)(*(pdata + 2U)) << 16U) | ((uint32_t)(*(pdata + 3U)) << 24U));
 800286e:	69bb      	ldr	r3, [r7, #24]
 8002870:	781b      	ldrb	r3, [r3, #0]
 8002872:	461a      	mov	r2, r3
 8002874:	69bb      	ldr	r3, [r7, #24]
 8002876:	3301      	adds	r3, #1
 8002878:	781b      	ldrb	r3, [r3, #0]
 800287a:	021b      	lsls	r3, r3, #8
 800287c:	431a      	orrs	r2, r3
 800287e:	69bb      	ldr	r3, [r7, #24]
 8002880:	3302      	adds	r3, #2
 8002882:	781b      	ldrb	r3, [r3, #0]
 8002884:	041b      	lsls	r3, r3, #16
 8002886:	431a      	orrs	r2, r3
 8002888:	69bb      	ldr	r3, [r7, #24]
 800288a:	3303      	adds	r3, #3
 800288c:	781b      	ldrb	r3, [r3, #0]
 800288e:	061b      	lsls	r3, r3, #24
 8002890:	4313      	orrs	r3, r2
 8002892:	613b      	str	r3, [r7, #16]
      (void)BSP_LCD_WritePixel(Instance, Xpos + j, Ypos + i, color);
 8002894:	68ba      	ldr	r2, [r7, #8]
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	18d1      	adds	r1, r2, r3
 800289a:	687a      	ldr	r2, [r7, #4]
 800289c:	69fb      	ldr	r3, [r7, #28]
 800289e:	441a      	add	r2, r3
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	68f8      	ldr	r0, [r7, #12]
 80028a4:	f000 f95e 	bl	8002b64 <BSP_LCD_WritePixel>
      pdata += Lcd_Ctx[Instance].BppFactor;
 80028a8:	4a0d      	ldr	r2, [pc, #52]	; (80028e0 <BSP_LCD_FillRGBRect+0x90>)
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	015b      	lsls	r3, r3, #5
 80028ae:	4413      	add	r3, r2
 80028b0:	3310      	adds	r3, #16
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	69ba      	ldr	r2, [r7, #24]
 80028b6:	4413      	add	r3, r2
 80028b8:	61bb      	str	r3, [r7, #24]
    for(j = 0; j < Width; j++)
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	3301      	adds	r3, #1
 80028be:	617b      	str	r3, [r7, #20]
 80028c0:	697a      	ldr	r2, [r7, #20]
 80028c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028c4:	429a      	cmp	r2, r3
 80028c6:	d3d2      	bcc.n	800286e <BSP_LCD_FillRGBRect+0x1e>
  for(i = 0; i < Height; i++)
 80028c8:	69fb      	ldr	r3, [r7, #28]
 80028ca:	3301      	adds	r3, #1
 80028cc:	61fb      	str	r3, [r7, #28]
 80028ce:	69fa      	ldr	r2, [r7, #28]
 80028d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028d2:	429a      	cmp	r2, r3
 80028d4:	d3c8      	bcc.n	8002868 <BSP_LCD_FillRGBRect+0x18>
    }
  }
#endif

  return BSP_ERROR_NONE;
 80028d6:	2300      	movs	r3, #0
}
 80028d8:	4618      	mov	r0, r3
 80028da:	3720      	adds	r7, #32
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}
 80028e0:	24000f24 	.word	0x24000f24

080028e4 <BSP_LCD_DrawHLine>:
  * @param  Length  Line length
  * @param  Color RGB color
  * @retval BSP status
  */
int32_t BSP_LCD_DrawHLine(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b088      	sub	sp, #32
 80028e8:	af02      	add	r7, sp, #8
 80028ea:	60f8      	str	r0, [r7, #12]
 80028ec:	60b9      	str	r1, [r7, #8]
 80028ee:	607a      	str	r2, [r7, #4]
 80028f0:	603b      	str	r3, [r7, #0]
  uint32_t  Xaddress;

  /* Get the line address */
  Xaddress = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (Lcd_Ctx[Instance].BppFactor*((Lcd_Ctx[Instance].XSize*Ypos) + Xpos));
 80028f2:	4a21      	ldr	r2, [pc, #132]	; (8002978 <BSP_LCD_DrawHLine+0x94>)
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	015b      	lsls	r3, r3, #5
 80028f8:	4413      	add	r3, r2
 80028fa:	3308      	adds	r3, #8
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4a1f      	ldr	r2, [pc, #124]	; (800297c <BSP_LCD_DrawHLine+0x98>)
 8002900:	2134      	movs	r1, #52	; 0x34
 8002902:	fb01 f303 	mul.w	r3, r1, r3
 8002906:	4413      	add	r3, r2
 8002908:	335c      	adds	r3, #92	; 0x5c
 800290a:	681a      	ldr	r2, [r3, #0]
 800290c:	491a      	ldr	r1, [pc, #104]	; (8002978 <BSP_LCD_DrawHLine+0x94>)
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	015b      	lsls	r3, r3, #5
 8002912:	440b      	add	r3, r1
 8002914:	3310      	adds	r3, #16
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4817      	ldr	r0, [pc, #92]	; (8002978 <BSP_LCD_DrawHLine+0x94>)
 800291a:	68f9      	ldr	r1, [r7, #12]
 800291c:	0149      	lsls	r1, r1, #5
 800291e:	4401      	add	r1, r0
 8002920:	6809      	ldr	r1, [r1, #0]
 8002922:	6878      	ldr	r0, [r7, #4]
 8002924:	fb01 f000 	mul.w	r0, r1, r0
 8002928:	68b9      	ldr	r1, [r7, #8]
 800292a:	4401      	add	r1, r0
 800292c:	fb01 f303 	mul.w	r3, r1, r3
 8002930:	4413      	add	r3, r2
 8002932:	617b      	str	r3, [r7, #20]

  /* Write line */
  if((Xpos + Length) > Lcd_Ctx[Instance].XSize)
 8002934:	68ba      	ldr	r2, [r7, #8]
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	441a      	add	r2, r3
 800293a:	490f      	ldr	r1, [pc, #60]	; (8002978 <BSP_LCD_DrawHLine+0x94>)
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	015b      	lsls	r3, r3, #5
 8002940:	440b      	add	r3, r1
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	429a      	cmp	r2, r3
 8002946:	d907      	bls.n	8002958 <BSP_LCD_DrawHLine+0x74>
  {
    Length = Lcd_Ctx[Instance].XSize - Xpos;
 8002948:	4a0b      	ldr	r2, [pc, #44]	; (8002978 <BSP_LCD_DrawHLine+0x94>)
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	015b      	lsls	r3, r3, #5
 800294e:	4413      	add	r3, r2
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	603b      	str	r3, [r7, #0]
  }
  LL_FillBuffer(Instance, (uint32_t *)Xaddress, Length, 1, 0, Color);
 8002958:	6979      	ldr	r1, [r7, #20]
 800295a:	6a3b      	ldr	r3, [r7, #32]
 800295c:	9301      	str	r3, [sp, #4]
 800295e:	2300      	movs	r3, #0
 8002960:	9300      	str	r3, [sp, #0]
 8002962:	2301      	movs	r3, #1
 8002964:	683a      	ldr	r2, [r7, #0]
 8002966:	68f8      	ldr	r0, [r7, #12]
 8002968:	f000 f956 	bl	8002c18 <LL_FillBuffer>

  return BSP_ERROR_NONE;
 800296c:	2300      	movs	r3, #0
}
 800296e:	4618      	mov	r0, r3
 8002970:	3718      	adds	r7, #24
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	24000f24 	.word	0x24000f24
 800297c:	24000e7c 	.word	0x24000e7c

08002980 <BSP_LCD_DrawVLine>:
  * @param  Length  Line length
  * @param  Color RGB color
  * @retval BSP status
  */
int32_t BSP_LCD_DrawVLine(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b088      	sub	sp, #32
 8002984:	af02      	add	r7, sp, #8
 8002986:	60f8      	str	r0, [r7, #12]
 8002988:	60b9      	str	r1, [r7, #8]
 800298a:	607a      	str	r2, [r7, #4]
 800298c:	603b      	str	r3, [r7, #0]
  uint32_t  Xaddress;

  /* Get the line address */
  Xaddress = (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress) + (Lcd_Ctx[Instance].BppFactor*((Lcd_Ctx[Instance].XSize*Ypos) + Xpos));
 800298e:	4a24      	ldr	r2, [pc, #144]	; (8002a20 <BSP_LCD_DrawVLine+0xa0>)
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	015b      	lsls	r3, r3, #5
 8002994:	4413      	add	r3, r2
 8002996:	3308      	adds	r3, #8
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a22      	ldr	r2, [pc, #136]	; (8002a24 <BSP_LCD_DrawVLine+0xa4>)
 800299c:	2134      	movs	r1, #52	; 0x34
 800299e:	fb01 f303 	mul.w	r3, r1, r3
 80029a2:	4413      	add	r3, r2
 80029a4:	335c      	adds	r3, #92	; 0x5c
 80029a6:	681a      	ldr	r2, [r3, #0]
 80029a8:	491d      	ldr	r1, [pc, #116]	; (8002a20 <BSP_LCD_DrawVLine+0xa0>)
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	015b      	lsls	r3, r3, #5
 80029ae:	440b      	add	r3, r1
 80029b0:	3310      	adds	r3, #16
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	481a      	ldr	r0, [pc, #104]	; (8002a20 <BSP_LCD_DrawVLine+0xa0>)
 80029b6:	68f9      	ldr	r1, [r7, #12]
 80029b8:	0149      	lsls	r1, r1, #5
 80029ba:	4401      	add	r1, r0
 80029bc:	6809      	ldr	r1, [r1, #0]
 80029be:	6878      	ldr	r0, [r7, #4]
 80029c0:	fb01 f000 	mul.w	r0, r1, r0
 80029c4:	68b9      	ldr	r1, [r7, #8]
 80029c6:	4401      	add	r1, r0
 80029c8:	fb01 f303 	mul.w	r3, r1, r3
 80029cc:	4413      	add	r3, r2
 80029ce:	617b      	str	r3, [r7, #20]

  /* Write line */
  if((Ypos + Length) > Lcd_Ctx[Instance].YSize)
 80029d0:	687a      	ldr	r2, [r7, #4]
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	441a      	add	r2, r3
 80029d6:	4912      	ldr	r1, [pc, #72]	; (8002a20 <BSP_LCD_DrawVLine+0xa0>)
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	015b      	lsls	r3, r3, #5
 80029dc:	440b      	add	r3, r1
 80029de:	3304      	adds	r3, #4
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	429a      	cmp	r2, r3
 80029e4:	d908      	bls.n	80029f8 <BSP_LCD_DrawVLine+0x78>
  {
    Length = Lcd_Ctx[Instance].YSize - Ypos;
 80029e6:	4a0e      	ldr	r2, [pc, #56]	; (8002a20 <BSP_LCD_DrawVLine+0xa0>)
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	015b      	lsls	r3, r3, #5
 80029ec:	4413      	add	r3, r2
 80029ee:	3304      	adds	r3, #4
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	603b      	str	r3, [r7, #0]
  }
  LL_FillBuffer(Instance, (uint32_t *)Xaddress, 1, Length, (Lcd_Ctx[Instance].XSize - 1U), Color);
 80029f8:	6979      	ldr	r1, [r7, #20]
 80029fa:	4a09      	ldr	r2, [pc, #36]	; (8002a20 <BSP_LCD_DrawVLine+0xa0>)
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	015b      	lsls	r3, r3, #5
 8002a00:	4413      	add	r3, r2
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	3b01      	subs	r3, #1
 8002a06:	6a3a      	ldr	r2, [r7, #32]
 8002a08:	9201      	str	r2, [sp, #4]
 8002a0a:	9300      	str	r3, [sp, #0]
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	68f8      	ldr	r0, [r7, #12]
 8002a12:	f000 f901 	bl	8002c18 <LL_FillBuffer>

  return BSP_ERROR_NONE;
 8002a16:	2300      	movs	r3, #0
}
 8002a18:	4618      	mov	r0, r3
 8002a1a:	3718      	adds	r7, #24
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bd80      	pop	{r7, pc}
 8002a20:	24000f24 	.word	0x24000f24
 8002a24:	24000e7c 	.word	0x24000e7c

08002a28 <BSP_LCD_FillRect>:
  * @param  Height Rectangle height
  * @param  Color RGB color
  * @retval BSP status
  */
int32_t BSP_LCD_FillRect(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b088      	sub	sp, #32
 8002a2c:	af02      	add	r7, sp, #8
 8002a2e:	60f8      	str	r0, [r7, #12]
 8002a30:	60b9      	str	r1, [r7, #8]
 8002a32:	607a      	str	r2, [r7, #4]
 8002a34:	603b      	str	r3, [r7, #0]
  uint32_t  Xaddress;

  /* Get the rectangle start address */
  Xaddress = (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress) + (Lcd_Ctx[Instance].BppFactor*((Lcd_Ctx[Instance].XSize*Ypos) + Xpos));
 8002a36:	4a1b      	ldr	r2, [pc, #108]	; (8002aa4 <BSP_LCD_FillRect+0x7c>)
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	015b      	lsls	r3, r3, #5
 8002a3c:	4413      	add	r3, r2
 8002a3e:	3308      	adds	r3, #8
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a19      	ldr	r2, [pc, #100]	; (8002aa8 <BSP_LCD_FillRect+0x80>)
 8002a44:	2134      	movs	r1, #52	; 0x34
 8002a46:	fb01 f303 	mul.w	r3, r1, r3
 8002a4a:	4413      	add	r3, r2
 8002a4c:	335c      	adds	r3, #92	; 0x5c
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	4914      	ldr	r1, [pc, #80]	; (8002aa4 <BSP_LCD_FillRect+0x7c>)
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	015b      	lsls	r3, r3, #5
 8002a56:	440b      	add	r3, r1
 8002a58:	3310      	adds	r3, #16
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4811      	ldr	r0, [pc, #68]	; (8002aa4 <BSP_LCD_FillRect+0x7c>)
 8002a5e:	68f9      	ldr	r1, [r7, #12]
 8002a60:	0149      	lsls	r1, r1, #5
 8002a62:	4401      	add	r1, r0
 8002a64:	6809      	ldr	r1, [r1, #0]
 8002a66:	6878      	ldr	r0, [r7, #4]
 8002a68:	fb01 f000 	mul.w	r0, r1, r0
 8002a6c:	68b9      	ldr	r1, [r7, #8]
 8002a6e:	4401      	add	r1, r0
 8002a70:	fb01 f303 	mul.w	r3, r1, r3
 8002a74:	4413      	add	r3, r2
 8002a76:	617b      	str	r3, [r7, #20]

  /* Fill the rectangle */
  LL_FillBuffer(Instance, (uint32_t *)Xaddress, Width, Height, (Lcd_Ctx[Instance].XSize - Width), Color);
 8002a78:	6979      	ldr	r1, [r7, #20]
 8002a7a:	4a0a      	ldr	r2, [pc, #40]	; (8002aa4 <BSP_LCD_FillRect+0x7c>)
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	015b      	lsls	r3, r3, #5
 8002a80:	4413      	add	r3, r2
 8002a82:	681a      	ldr	r2, [r3, #0]
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	1ad3      	subs	r3, r2, r3
 8002a88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a8a:	9201      	str	r2, [sp, #4]
 8002a8c:	9300      	str	r3, [sp, #0]
 8002a8e:	6a3b      	ldr	r3, [r7, #32]
 8002a90:	683a      	ldr	r2, [r7, #0]
 8002a92:	68f8      	ldr	r0, [r7, #12]
 8002a94:	f000 f8c0 	bl	8002c18 <LL_FillBuffer>

  return BSP_ERROR_NONE;
 8002a98:	2300      	movs	r3, #0
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	3718      	adds	r7, #24
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	24000f24 	.word	0x24000f24
 8002aa8:	24000e7c 	.word	0x24000e7c

08002aac <BSP_LCD_ReadPixel>:
  * @param  Ypos Y position
  * @param  Color RGB pixel color
  * @retval BSP status
  */
int32_t BSP_LCD_ReadPixel(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t *Color)
{
 8002aac:	b480      	push	{r7}
 8002aae:	b085      	sub	sp, #20
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	60f8      	str	r0, [r7, #12]
 8002ab4:	60b9      	str	r1, [r7, #8]
 8002ab6:	607a      	str	r2, [r7, #4]
 8002ab8:	603b      	str	r3, [r7, #0]
  if(hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8002aba:	4a28      	ldr	r2, [pc, #160]	; (8002b5c <BSP_LCD_ReadPixel+0xb0>)
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	015b      	lsls	r3, r3, #5
 8002ac0:	4413      	add	r3, r2
 8002ac2:	3308      	adds	r3, #8
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4a26      	ldr	r2, [pc, #152]	; (8002b60 <BSP_LCD_ReadPixel+0xb4>)
 8002ac8:	2134      	movs	r1, #52	; 0x34
 8002aca:	fb01 f303 	mul.w	r3, r1, r3
 8002ace:	4413      	add	r3, r2
 8002ad0:	3348      	adds	r3, #72	; 0x48
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d11c      	bne.n	8002b12 <BSP_LCD_ReadPixel+0x66>
  {
    /* Read data value from SDRAM memory */
    *Color = *(__IO uint32_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (4U*((Ypos*Lcd_Ctx[Instance].XSize) + Xpos)));
 8002ad8:	4a20      	ldr	r2, [pc, #128]	; (8002b5c <BSP_LCD_ReadPixel+0xb0>)
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	015b      	lsls	r3, r3, #5
 8002ade:	4413      	add	r3, r2
 8002ae0:	3308      	adds	r3, #8
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a1e      	ldr	r2, [pc, #120]	; (8002b60 <BSP_LCD_ReadPixel+0xb4>)
 8002ae6:	2134      	movs	r1, #52	; 0x34
 8002ae8:	fb01 f303 	mul.w	r3, r1, r3
 8002aec:	4413      	add	r3, r2
 8002aee:	335c      	adds	r3, #92	; 0x5c
 8002af0:	681a      	ldr	r2, [r3, #0]
 8002af2:	491a      	ldr	r1, [pc, #104]	; (8002b5c <BSP_LCD_ReadPixel+0xb0>)
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	015b      	lsls	r3, r3, #5
 8002af8:	440b      	add	r3, r1
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	6879      	ldr	r1, [r7, #4]
 8002afe:	fb03 f101 	mul.w	r1, r3, r1
 8002b02:	68bb      	ldr	r3, [r7, #8]
 8002b04:	440b      	add	r3, r1
 8002b06:	009b      	lsls	r3, r3, #2
 8002b08:	4413      	add	r3, r2
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	601a      	str	r2, [r3, #0]
 8002b10:	e01d      	b.n	8002b4e <BSP_LCD_ReadPixel+0xa2>
  }
  else /* if((hlcd_ltdc.LayerCfg[layer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565) */
  {
    /* Read data value from SDRAM memory */
    *Color = *(__IO uint16_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (2U*((Ypos*Lcd_Ctx[Instance].XSize) + Xpos)));
 8002b12:	4a12      	ldr	r2, [pc, #72]	; (8002b5c <BSP_LCD_ReadPixel+0xb0>)
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	015b      	lsls	r3, r3, #5
 8002b18:	4413      	add	r3, r2
 8002b1a:	3308      	adds	r3, #8
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a10      	ldr	r2, [pc, #64]	; (8002b60 <BSP_LCD_ReadPixel+0xb4>)
 8002b20:	2134      	movs	r1, #52	; 0x34
 8002b22:	fb01 f303 	mul.w	r3, r1, r3
 8002b26:	4413      	add	r3, r2
 8002b28:	335c      	adds	r3, #92	; 0x5c
 8002b2a:	681a      	ldr	r2, [r3, #0]
 8002b2c:	490b      	ldr	r1, [pc, #44]	; (8002b5c <BSP_LCD_ReadPixel+0xb0>)
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	015b      	lsls	r3, r3, #5
 8002b32:	440b      	add	r3, r1
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	6879      	ldr	r1, [r7, #4]
 8002b38:	fb03 f101 	mul.w	r1, r3, r1
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	440b      	add	r3, r1
 8002b40:	005b      	lsls	r3, r3, #1
 8002b42:	4413      	add	r3, r2
 8002b44:	881b      	ldrh	r3, [r3, #0]
 8002b46:	b29b      	uxth	r3, r3
 8002b48:	461a      	mov	r2, r3
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	601a      	str	r2, [r3, #0]
  }

  return BSP_ERROR_NONE;
 8002b4e:	2300      	movs	r3, #0
}
 8002b50:	4618      	mov	r0, r3
 8002b52:	3714      	adds	r7, #20
 8002b54:	46bd      	mov	sp, r7
 8002b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5a:	4770      	bx	lr
 8002b5c:	24000f24 	.word	0x24000f24
 8002b60:	24000e7c 	.word	0x24000e7c

08002b64 <BSP_LCD_WritePixel>:
  * @param  Ypos Y position
  * @param  Color Pixel color
  * @retval BSP status
  */
int32_t BSP_LCD_WritePixel(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Color)
{
 8002b64:	b480      	push	{r7}
 8002b66:	b085      	sub	sp, #20
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	60f8      	str	r0, [r7, #12]
 8002b6c:	60b9      	str	r1, [r7, #8]
 8002b6e:	607a      	str	r2, [r7, #4]
 8002b70:	603b      	str	r3, [r7, #0]
  if(hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8002b72:	4a27      	ldr	r2, [pc, #156]	; (8002c10 <BSP_LCD_WritePixel+0xac>)
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	015b      	lsls	r3, r3, #5
 8002b78:	4413      	add	r3, r2
 8002b7a:	3308      	adds	r3, #8
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a25      	ldr	r2, [pc, #148]	; (8002c14 <BSP_LCD_WritePixel+0xb0>)
 8002b80:	2134      	movs	r1, #52	; 0x34
 8002b82:	fb01 f303 	mul.w	r3, r1, r3
 8002b86:	4413      	add	r3, r2
 8002b88:	3348      	adds	r3, #72	; 0x48
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d11c      	bne.n	8002bca <BSP_LCD_WritePixel+0x66>
  {
    /* Write data value to SDRAM memory */
    *(__IO uint32_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (4U*((Ypos*Lcd_Ctx[Instance].XSize) + Xpos))) = Color;
 8002b90:	4a1f      	ldr	r2, [pc, #124]	; (8002c10 <BSP_LCD_WritePixel+0xac>)
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	015b      	lsls	r3, r3, #5
 8002b96:	4413      	add	r3, r2
 8002b98:	3308      	adds	r3, #8
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a1d      	ldr	r2, [pc, #116]	; (8002c14 <BSP_LCD_WritePixel+0xb0>)
 8002b9e:	2134      	movs	r1, #52	; 0x34
 8002ba0:	fb01 f303 	mul.w	r3, r1, r3
 8002ba4:	4413      	add	r3, r2
 8002ba6:	335c      	adds	r3, #92	; 0x5c
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	4919      	ldr	r1, [pc, #100]	; (8002c10 <BSP_LCD_WritePixel+0xac>)
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	015b      	lsls	r3, r3, #5
 8002bb0:	440b      	add	r3, r1
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	6879      	ldr	r1, [r7, #4]
 8002bb6:	fb03 f101 	mul.w	r1, r3, r1
 8002bba:	68bb      	ldr	r3, [r7, #8]
 8002bbc:	440b      	add	r3, r1
 8002bbe:	009b      	lsls	r3, r3, #2
 8002bc0:	4413      	add	r3, r2
 8002bc2:	461a      	mov	r2, r3
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	6013      	str	r3, [r2, #0]
 8002bc8:	e01b      	b.n	8002c02 <BSP_LCD_WritePixel+0x9e>
  }
  else
  {
    /* Write data value to SDRAM memory */
    *(__IO uint16_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (2U*((Ypos*Lcd_Ctx[Instance].XSize) + Xpos))) = (uint16_t)Color;
 8002bca:	4a11      	ldr	r2, [pc, #68]	; (8002c10 <BSP_LCD_WritePixel+0xac>)
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	015b      	lsls	r3, r3, #5
 8002bd0:	4413      	add	r3, r2
 8002bd2:	3308      	adds	r3, #8
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4a0f      	ldr	r2, [pc, #60]	; (8002c14 <BSP_LCD_WritePixel+0xb0>)
 8002bd8:	2134      	movs	r1, #52	; 0x34
 8002bda:	fb01 f303 	mul.w	r3, r1, r3
 8002bde:	4413      	add	r3, r2
 8002be0:	335c      	adds	r3, #92	; 0x5c
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	490a      	ldr	r1, [pc, #40]	; (8002c10 <BSP_LCD_WritePixel+0xac>)
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	015b      	lsls	r3, r3, #5
 8002bea:	440b      	add	r3, r1
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	6879      	ldr	r1, [r7, #4]
 8002bf0:	fb03 f101 	mul.w	r1, r3, r1
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	440b      	add	r3, r1
 8002bf8:	005b      	lsls	r3, r3, #1
 8002bfa:	4413      	add	r3, r2
 8002bfc:	683a      	ldr	r2, [r7, #0]
 8002bfe:	b292      	uxth	r2, r2
 8002c00:	801a      	strh	r2, [r3, #0]
  }

  return BSP_ERROR_NONE;
 8002c02:	2300      	movs	r3, #0
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	3714      	adds	r7, #20
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0e:	4770      	bx	lr
 8002c10:	24000f24 	.word	0x24000f24
 8002c14:	24000e7c 	.word	0x24000e7c

08002c18 <LL_FillBuffer>:
  * @param  ySize Buffer height
  * @param  OffLine Offset
  * @param  Color Color index
  */
static void LL_FillBuffer(uint32_t Instance, uint32_t *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t Color)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b088      	sub	sp, #32
 8002c1c:	af02      	add	r7, sp, #8
 8002c1e:	60f8      	str	r0, [r7, #12]
 8002c20:	60b9      	str	r1, [r7, #8]
 8002c22:	607a      	str	r2, [r7, #4]
 8002c24:	603b      	str	r3, [r7, #0]
  uint32_t output_color_mode, input_color = Color;
 8002c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c28:	613b      	str	r3, [r7, #16]

  switch(Lcd_Ctx[Instance].PixelFormat)
 8002c2a:	4a2d      	ldr	r2, [pc, #180]	; (8002ce0 <LL_FillBuffer+0xc8>)
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	015b      	lsls	r3, r3, #5
 8002c30:	4413      	add	r3, r2
 8002c32:	330c      	adds	r3, #12
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	2b02      	cmp	r3, #2
 8002c38:	d129      	bne.n	8002c8e <LL_FillBuffer+0x76>
  {
  case LCD_PIXEL_FORMAT_RGB565:
    output_color_mode = DMA2D_OUTPUT_RGB565; /* RGB565 */
 8002c3a:	2302      	movs	r3, #2
 8002c3c:	617b      	str	r3, [r7, #20]
    input_color = CONVERTRGB5652ARGB8888(Color);
 8002c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c40:	0adb      	lsrs	r3, r3, #11
 8002c42:	f003 021f 	and.w	r2, r3, #31
 8002c46:	4613      	mov	r3, r2
 8002c48:	011b      	lsls	r3, r3, #4
 8002c4a:	4413      	add	r3, r2
 8002c4c:	015a      	lsls	r2, r3, #5
 8002c4e:	1ad3      	subs	r3, r2, r3
 8002c50:	3317      	adds	r3, #23
 8002c52:	099b      	lsrs	r3, r3, #6
 8002c54:	0419      	lsls	r1, r3, #16
 8002c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c58:	095b      	lsrs	r3, r3, #5
 8002c5a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002c5e:	4613      	mov	r3, r2
 8002c60:	01db      	lsls	r3, r3, #7
 8002c62:	4413      	add	r3, r2
 8002c64:	005b      	lsls	r3, r3, #1
 8002c66:	4413      	add	r3, r2
 8002c68:	3321      	adds	r3, #33	; 0x21
 8002c6a:	099b      	lsrs	r3, r3, #6
 8002c6c:	021b      	lsls	r3, r3, #8
 8002c6e:	4319      	orrs	r1, r3
 8002c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c72:	f003 021f 	and.w	r2, r3, #31
 8002c76:	4613      	mov	r3, r2
 8002c78:	011b      	lsls	r3, r3, #4
 8002c7a:	4413      	add	r3, r2
 8002c7c:	015a      	lsls	r2, r3, #5
 8002c7e:	1ad3      	subs	r3, r2, r3
 8002c80:	3317      	adds	r3, #23
 8002c82:	099b      	lsrs	r3, r3, #6
 8002c84:	430b      	orrs	r3, r1
 8002c86:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002c8a:	613b      	str	r3, [r7, #16]
    break;
 8002c8c:	e002      	b.n	8002c94 <LL_FillBuffer+0x7c>
  case LCD_PIXEL_FORMAT_RGB888:
  default:
    output_color_mode = DMA2D_OUTPUT_ARGB8888; /* ARGB8888 */
 8002c8e:	2300      	movs	r3, #0
 8002c90:	617b      	str	r3, [r7, #20]
    break;
 8002c92:	bf00      	nop
  }

  /* Register to memory mode with ARGB8888 as color Mode */
  hlcd_dma2d.Init.Mode         = DMA2D_R2M;
 8002c94:	4b13      	ldr	r3, [pc, #76]	; (8002ce4 <LL_FillBuffer+0xcc>)
 8002c96:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002c9a:	605a      	str	r2, [r3, #4]
  hlcd_dma2d.Init.ColorMode    = output_color_mode;
 8002c9c:	4a11      	ldr	r2, [pc, #68]	; (8002ce4 <LL_FillBuffer+0xcc>)
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	6093      	str	r3, [r2, #8]
  hlcd_dma2d.Init.OutputOffset = OffLine;
 8002ca2:	4a10      	ldr	r2, [pc, #64]	; (8002ce4 <LL_FillBuffer+0xcc>)
 8002ca4:	6a3b      	ldr	r3, [r7, #32]
 8002ca6:	60d3      	str	r3, [r2, #12]

  hlcd_dma2d.Instance = DMA2D;
 8002ca8:	4b0e      	ldr	r3, [pc, #56]	; (8002ce4 <LL_FillBuffer+0xcc>)
 8002caa:	4a0f      	ldr	r2, [pc, #60]	; (8002ce8 <LL_FillBuffer+0xd0>)
 8002cac:	601a      	str	r2, [r3, #0]

  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hlcd_dma2d) == HAL_OK)
 8002cae:	480d      	ldr	r0, [pc, #52]	; (8002ce4 <LL_FillBuffer+0xcc>)
 8002cb0:	f002 f9fa 	bl	80050a8 <HAL_DMA2D_Init>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d10e      	bne.n	8002cd8 <LL_FillBuffer+0xc0>
  {
      if (HAL_DMA2D_Start(&hlcd_dma2d, input_color, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8002cba:	68ba      	ldr	r2, [r7, #8]
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	9300      	str	r3, [sp, #0]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6939      	ldr	r1, [r7, #16]
 8002cc4:	4807      	ldr	r0, [pc, #28]	; (8002ce4 <LL_FillBuffer+0xcc>)
 8002cc6:	f002 fa5d 	bl	8005184 <HAL_DMA2D_Start>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d103      	bne.n	8002cd8 <LL_FillBuffer+0xc0>
      {
        /* Polling For DMA transfer */
      (void)HAL_DMA2D_PollForTransfer(&hlcd_dma2d, 50);
 8002cd0:	2132      	movs	r1, #50	; 0x32
 8002cd2:	4804      	ldr	r0, [pc, #16]	; (8002ce4 <LL_FillBuffer+0xcc>)
 8002cd4:	f002 fa81 	bl	80051da <HAL_DMA2D_PollForTransfer>
    }
  }
}
 8002cd8:	bf00      	nop
 8002cda:	3718      	adds	r7, #24
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bd80      	pop	{r7, pc}
 8002ce0:	24000f24 	.word	0x24000f24
 8002ce4:	24000e14 	.word	0x24000e14
 8002ce8:	52001000 	.word	0x52001000

08002cec <LL_ConvertLineToRGB>:
  * @param  pDst Output color
  * @param  xSize Buffer width
  * @param  ColorMode Input color mode
  */
static void LL_ConvertLineToRGB(uint32_t Instance, uint32_t *pSrc, uint32_t *pDst, uint32_t xSize, uint32_t ColorMode)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b088      	sub	sp, #32
 8002cf0:	af02      	add	r7, sp, #8
 8002cf2:	60f8      	str	r0, [r7, #12]
 8002cf4:	60b9      	str	r1, [r7, #8]
 8002cf6:	607a      	str	r2, [r7, #4]
 8002cf8:	603b      	str	r3, [r7, #0]
  uint32_t output_color_mode;

  switch(Lcd_Ctx[Instance].PixelFormat)
 8002cfa:	4a23      	ldr	r2, [pc, #140]	; (8002d88 <LL_ConvertLineToRGB+0x9c>)
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	015b      	lsls	r3, r3, #5
 8002d00:	4413      	add	r3, r2
 8002d02:	330c      	adds	r3, #12
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	2b02      	cmp	r3, #2
 8002d08:	d102      	bne.n	8002d10 <LL_ConvertLineToRGB+0x24>
  {
  case LCD_PIXEL_FORMAT_RGB565:
    output_color_mode = DMA2D_OUTPUT_RGB565; /* RGB565 */
 8002d0a:	2302      	movs	r3, #2
 8002d0c:	617b      	str	r3, [r7, #20]
    break;
 8002d0e:	e002      	b.n	8002d16 <LL_ConvertLineToRGB+0x2a>
  case LCD_PIXEL_FORMAT_RGB888:
  default:
    output_color_mode = DMA2D_OUTPUT_ARGB8888; /* ARGB8888 */
 8002d10:	2300      	movs	r3, #0
 8002d12:	617b      	str	r3, [r7, #20]
    break;
 8002d14:	bf00      	nop
  }

  /* Configure the DMA2D Mode, Color Mode and output offset */
  hlcd_dma2d.Init.Mode         = DMA2D_M2M_PFC;
 8002d16:	4b1d      	ldr	r3, [pc, #116]	; (8002d8c <LL_ConvertLineToRGB+0xa0>)
 8002d18:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002d1c:	605a      	str	r2, [r3, #4]
  hlcd_dma2d.Init.ColorMode    = output_color_mode;
 8002d1e:	4a1b      	ldr	r2, [pc, #108]	; (8002d8c <LL_ConvertLineToRGB+0xa0>)
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	6093      	str	r3, [r2, #8]
  hlcd_dma2d.Init.OutputOffset = 0;
 8002d24:	4b19      	ldr	r3, [pc, #100]	; (8002d8c <LL_ConvertLineToRGB+0xa0>)
 8002d26:	2200      	movs	r2, #0
 8002d28:	60da      	str	r2, [r3, #12]

  /* Foreground Configuration */
  hlcd_dma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8002d2a:	4b18      	ldr	r3, [pc, #96]	; (8002d8c <LL_ConvertLineToRGB+0xa0>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	64da      	str	r2, [r3, #76]	; 0x4c
  hlcd_dma2d.LayerCfg[1].InputAlpha = 0xFF;
 8002d30:	4b16      	ldr	r3, [pc, #88]	; (8002d8c <LL_ConvertLineToRGB+0xa0>)
 8002d32:	22ff      	movs	r2, #255	; 0xff
 8002d34:	651a      	str	r2, [r3, #80]	; 0x50
  hlcd_dma2d.LayerCfg[1].InputColorMode = ColorMode;
 8002d36:	4a15      	ldr	r2, [pc, #84]	; (8002d8c <LL_ConvertLineToRGB+0xa0>)
 8002d38:	6a3b      	ldr	r3, [r7, #32]
 8002d3a:	6493      	str	r3, [r2, #72]	; 0x48
  hlcd_dma2d.LayerCfg[1].InputOffset = 0;
 8002d3c:	4b13      	ldr	r3, [pc, #76]	; (8002d8c <LL_ConvertLineToRGB+0xa0>)
 8002d3e:	2200      	movs	r2, #0
 8002d40:	645a      	str	r2, [r3, #68]	; 0x44

  hlcd_dma2d.Instance = DMA2D;
 8002d42:	4b12      	ldr	r3, [pc, #72]	; (8002d8c <LL_ConvertLineToRGB+0xa0>)
 8002d44:	4a12      	ldr	r2, [pc, #72]	; (8002d90 <LL_ConvertLineToRGB+0xa4>)
 8002d46:	601a      	str	r2, [r3, #0]

  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hlcd_dma2d) == HAL_OK)
 8002d48:	4810      	ldr	r0, [pc, #64]	; (8002d8c <LL_ConvertLineToRGB+0xa0>)
 8002d4a:	f002 f9ad 	bl	80050a8 <HAL_DMA2D_Init>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d115      	bne.n	8002d80 <LL_ConvertLineToRGB+0x94>
  {
    if(HAL_DMA2D_ConfigLayer(&hlcd_dma2d, 1) == HAL_OK)
 8002d54:	2101      	movs	r1, #1
 8002d56:	480d      	ldr	r0, [pc, #52]	; (8002d8c <LL_ConvertLineToRGB+0xa0>)
 8002d58:	f002 fb28 	bl	80053ac <HAL_DMA2D_ConfigLayer>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d10e      	bne.n	8002d80 <LL_ConvertLineToRGB+0x94>
    {
      if (HAL_DMA2D_Start(&hlcd_dma2d, (uint32_t)pSrc, (uint32_t)pDst, xSize, 1) == HAL_OK)
 8002d62:	68b9      	ldr	r1, [r7, #8]
 8002d64:	687a      	ldr	r2, [r7, #4]
 8002d66:	2301      	movs	r3, #1
 8002d68:	9300      	str	r3, [sp, #0]
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	4807      	ldr	r0, [pc, #28]	; (8002d8c <LL_ConvertLineToRGB+0xa0>)
 8002d6e:	f002 fa09 	bl	8005184 <HAL_DMA2D_Start>
 8002d72:	4603      	mov	r3, r0
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d103      	bne.n	8002d80 <LL_ConvertLineToRGB+0x94>
      {
        /* Polling For DMA transfer */
        (void)HAL_DMA2D_PollForTransfer(&hlcd_dma2d, 50);
 8002d78:	2132      	movs	r1, #50	; 0x32
 8002d7a:	4804      	ldr	r0, [pc, #16]	; (8002d8c <LL_ConvertLineToRGB+0xa0>)
 8002d7c:	f002 fa2d 	bl	80051da <HAL_DMA2D_PollForTransfer>
      }
    }
  }
}
 8002d80:	bf00      	nop
 8002d82:	3718      	adds	r7, #24
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}
 8002d88:	24000f24 	.word	0x24000f24
 8002d8c:	24000e14 	.word	0x24000e14
 8002d90:	52001000 	.word	0x52001000

08002d94 <LTDC_MspInit>:
  * @brief  Initialize the BSP LTDC Msp.
  * @param  hltdc  LTDC handle
  * @retval None
  */
static void LTDC_MspInit(LTDC_HandleTypeDef *hltdc)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b08e      	sub	sp, #56	; 0x38
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  if(hltdc->Instance == LTDC)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a5b      	ldr	r2, [pc, #364]	; (8002f10 <LTDC_MspInit+0x17c>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	f040 80b0 	bne.w	8002f08 <LTDC_MspInit+0x174>
  {
    /** Enable the LTDC clock */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8002da8:	4b5a      	ldr	r3, [pc, #360]	; (8002f14 <LTDC_MspInit+0x180>)
 8002daa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8002dae:	4a59      	ldr	r2, [pc, #356]	; (8002f14 <LTDC_MspInit+0x180>)
 8002db0:	f043 0308 	orr.w	r3, r3, #8
 8002db4:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 8002db8:	4b56      	ldr	r3, [pc, #344]	; (8002f14 <LTDC_MspInit+0x180>)
 8002dba:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8002dbe:	f003 0308 	and.w	r3, r3, #8
 8002dc2:	623b      	str	r3, [r7, #32]
 8002dc4:	6a3b      	ldr	r3, [r7, #32]

    /* Enable GPIOs clock */
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8002dc6:	4b53      	ldr	r3, [pc, #332]	; (8002f14 <LTDC_MspInit+0x180>)
 8002dc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002dcc:	4a51      	ldr	r2, [pc, #324]	; (8002f14 <LTDC_MspInit+0x180>)
 8002dce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dd2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002dd6:	4b4f      	ldr	r3, [pc, #316]	; (8002f14 <LTDC_MspInit+0x180>)
 8002dd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ddc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002de0:	61fb      	str	r3, [r7, #28]
 8002de2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8002de4:	4b4b      	ldr	r3, [pc, #300]	; (8002f14 <LTDC_MspInit+0x180>)
 8002de6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002dea:	4a4a      	ldr	r2, [pc, #296]	; (8002f14 <LTDC_MspInit+0x180>)
 8002dec:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002df0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002df4:	4b47      	ldr	r3, [pc, #284]	; (8002f14 <LTDC_MspInit+0x180>)
 8002df6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002dfa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002dfe:	61bb      	str	r3, [r7, #24]
 8002e00:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8002e02:	4b44      	ldr	r3, [pc, #272]	; (8002f14 <LTDC_MspInit+0x180>)
 8002e04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002e08:	4a42      	ldr	r2, [pc, #264]	; (8002f14 <LTDC_MspInit+0x180>)
 8002e0a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e0e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002e12:	4b40      	ldr	r3, [pc, #256]	; (8002f14 <LTDC_MspInit+0x180>)
 8002e14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002e18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e1c:	617b      	str	r3, [r7, #20]
 8002e1e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8002e20:	4b3c      	ldr	r3, [pc, #240]	; (8002f14 <LTDC_MspInit+0x180>)
 8002e22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002e26:	4a3b      	ldr	r2, [pc, #236]	; (8002f14 <LTDC_MspInit+0x180>)
 8002e28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e2c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002e30:	4b38      	ldr	r3, [pc, #224]	; (8002f14 <LTDC_MspInit+0x180>)
 8002e32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002e36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e3a:	613b      	str	r3, [r7, #16]
 8002e3c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002e3e:	4b35      	ldr	r3, [pc, #212]	; (8002f14 <LTDC_MspInit+0x180>)
 8002e40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002e44:	4a33      	ldr	r2, [pc, #204]	; (8002f14 <LTDC_MspInit+0x180>)
 8002e46:	f043 0308 	orr.w	r3, r3, #8
 8002e4a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002e4e:	4b31      	ldr	r3, [pc, #196]	; (8002f14 <LTDC_MspInit+0x180>)
 8002e50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002e54:	f003 0308 	and.w	r3, r3, #8
 8002e58:	60fb      	str	r3, [r7, #12]
 8002e5a:	68fb      	ldr	r3, [r7, #12]

    /*** LTDC Pins configuration ***/
    /* GPIOI configuration */
    gpio_init_structure.Pin       = GPIO_PIN_0 |GPIO_PIN_1 |GPIO_PIN_9 | GPIO_PIN_12 |GPIO_PIN_14 | GPIO_PIN_15;
 8002e5c:	f24d 2303 	movw	r3, #53763	; 0xd203
 8002e60:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002e62:	2302      	movs	r3, #2
 8002e64:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Pull      = GPIO_NOPULL;
 8002e66:	2300      	movs	r3, #0
 8002e68:	62fb      	str	r3, [r7, #44]	; 0x2c
    gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8002e6a:	2302      	movs	r3, #2
 8002e6c:	633b      	str	r3, [r7, #48]	; 0x30
    gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8002e6e:	230e      	movs	r3, #14
 8002e70:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 8002e72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e76:	4619      	mov	r1, r3
 8002e78:	4827      	ldr	r0, [pc, #156]	; (8002f18 <LTDC_MspInit+0x184>)
 8002e7a:	f002 fc4f 	bl	800571c <HAL_GPIO_Init>

    /* GPIOJ configuration */
    //gpio_init_structure.Pin       = GPIO_PIN_All;
    // GPIOJ Pin 2 je za LED 1!!!! Tu so imeli napako, ker so inicializirali vse pine na portu J
    // kot GPIO_AF14_LTDC. Popravil P.B. UL FRI, 10.12.2022
    gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | \
 8002e7e:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 8002e82:	627b      	str	r3, [r7, #36]	; 0x24
    								GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | \
									GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15 ;
    gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8002e84:	230e      	movs	r3, #14
 8002e86:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOJ, &gpio_init_structure);
 8002e88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e8c:	4619      	mov	r1, r3
 8002e8e:	4823      	ldr	r0, [pc, #140]	; (8002f1c <LTDC_MspInit+0x188>)
 8002e90:	f002 fc44 	bl	800571c <HAL_GPIO_Init>
    /* GPIOK configuration */
    gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 8002e94:	23ff      	movs	r3, #255	; 0xff
 8002e96:	627b      	str	r3, [r7, #36]	; 0x24
                                    GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
    gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8002e98:	230e      	movs	r3, #14
 8002e9a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOK, &gpio_init_structure);
 8002e9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ea0:	4619      	mov	r1, r3
 8002ea2:	481f      	ldr	r0, [pc, #124]	; (8002f20 <LTDC_MspInit+0x18c>)
 8002ea4:	f002 fc3a 	bl	800571c <HAL_GPIO_Init>

    /* GPIOH configuration */
    gpio_init_structure.Pin       =  GPIO_PIN_9 | GPIO_PIN_1;
 8002ea8:	f240 2302 	movw	r3, #514	; 0x202
 8002eac:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002eae:	2302      	movs	r3, #2
 8002eb0:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Pull      = GPIO_NOPULL;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	62fb      	str	r3, [r7, #44]	; 0x2c
    gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8002eb6:	2302      	movs	r3, #2
 8002eb8:	633b      	str	r3, [r7, #48]	; 0x30
    gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8002eba:	230e      	movs	r3, #14
 8002ebc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOH, &gpio_init_structure);
 8002ebe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ec2:	4619      	mov	r1, r3
 8002ec4:	4817      	ldr	r0, [pc, #92]	; (8002f24 <LTDC_MspInit+0x190>)
 8002ec6:	f002 fc29 	bl	800571c <HAL_GPIO_Init>

    gpio_init_structure.Pin       = GPIO_PIN_7;     /* LCD_DISP pin has to be manually controlled */
 8002eca:	2380      	movs	r3, #128	; 0x80
 8002ecc:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8002ed2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ed6:	4619      	mov	r1, r3
 8002ed8:	4813      	ldr	r0, [pc, #76]	; (8002f28 <LTDC_MspInit+0x194>)
 8002eda:	f002 fc1f 	bl	800571c <HAL_GPIO_Init>
    /* Assert display enable LCD_DISP pin */
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_SET);
 8002ede:	2201      	movs	r2, #1
 8002ee0:	2180      	movs	r1, #128	; 0x80
 8002ee2:	4811      	ldr	r0, [pc, #68]	; (8002f28 <LTDC_MspInit+0x194>)
 8002ee4:	f002 fde2 	bl	8005aac <HAL_GPIO_WritePin>

    /** Toggle Sw reset of LTDC IP */
    __HAL_RCC_LTDC_FORCE_RESET();
 8002ee8:	4b0a      	ldr	r3, [pc, #40]	; (8002f14 <LTDC_MspInit+0x180>)
 8002eea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002eee:	4a09      	ldr	r2, [pc, #36]	; (8002f14 <LTDC_MspInit+0x180>)
 8002ef0:	f043 0308 	orr.w	r3, r3, #8
 8002ef4:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    __HAL_RCC_LTDC_RELEASE_RESET();
 8002ef8:	4b06      	ldr	r3, [pc, #24]	; (8002f14 <LTDC_MspInit+0x180>)
 8002efa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002efe:	4a05      	ldr	r2, [pc, #20]	; (8002f14 <LTDC_MspInit+0x180>)
 8002f00:	f023 0308 	bic.w	r3, r3, #8
 8002f04:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
  }
}
 8002f08:	bf00      	nop
 8002f0a:	3738      	adds	r7, #56	; 0x38
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}
 8002f10:	50001000 	.word	0x50001000
 8002f14:	58024400 	.word	0x58024400
 8002f18:	58022000 	.word	0x58022000
 8002f1c:	58022400 	.word	0x58022400
 8002f20:	58022800 	.word	0x58022800
 8002f24:	58021c00 	.word	0x58021c00
 8002f28:	58020c00 	.word	0x58020c00

08002f2c <DMA2D_MspInit>:
  * @brief  Initialize the BSP DMA2D Msp.
  * @param  hdma2d  DMA2D handle
  * @retval None
  */
static void DMA2D_MspInit(DMA2D_HandleTypeDef *hdma2d)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b085      	sub	sp, #20
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance == DMA2D)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a11      	ldr	r2, [pc, #68]	; (8002f80 <DMA2D_MspInit+0x54>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d11a      	bne.n	8002f74 <DMA2D_MspInit+0x48>
  {
    /** Enable the DMA2D clock */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8002f3e:	4b11      	ldr	r3, [pc, #68]	; (8002f84 <DMA2D_MspInit+0x58>)
 8002f40:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8002f44:	4a0f      	ldr	r2, [pc, #60]	; (8002f84 <DMA2D_MspInit+0x58>)
 8002f46:	f043 0310 	orr.w	r3, r3, #16
 8002f4a:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 8002f4e:	4b0d      	ldr	r3, [pc, #52]	; (8002f84 <DMA2D_MspInit+0x58>)
 8002f50:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8002f54:	f003 0310 	and.w	r3, r3, #16
 8002f58:	60fb      	str	r3, [r7, #12]
 8002f5a:	68fb      	ldr	r3, [r7, #12]

    /** Toggle Sw reset of DMA2D IP */
    __HAL_RCC_DMA2D_FORCE_RESET();
 8002f5c:	4b09      	ldr	r3, [pc, #36]	; (8002f84 <DMA2D_MspInit+0x58>)
 8002f5e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002f60:	4a08      	ldr	r2, [pc, #32]	; (8002f84 <DMA2D_MspInit+0x58>)
 8002f62:	f043 0310 	orr.w	r3, r3, #16
 8002f66:	67d3      	str	r3, [r2, #124]	; 0x7c
    __HAL_RCC_DMA2D_RELEASE_RESET();
 8002f68:	4b06      	ldr	r3, [pc, #24]	; (8002f84 <DMA2D_MspInit+0x58>)
 8002f6a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002f6c:	4a05      	ldr	r2, [pc, #20]	; (8002f84 <DMA2D_MspInit+0x58>)
 8002f6e:	f023 0310 	bic.w	r3, r3, #16
 8002f72:	67d3      	str	r3, [r2, #124]	; 0x7c
  }
}
 8002f74:	bf00      	nop
 8002f76:	3714      	adds	r7, #20
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7e:	4770      	bx	lr
 8002f80:	52001000 	.word	0x52001000
 8002f84:	58024400 	.word	0x58024400

08002f88 <TIMx_PWM_MspInit>:
  * @brief  Initializes TIM MSP.
  * @param  htim  TIM handle
  * @retval None
  */
static void TIMx_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b08a      	sub	sp, #40	; 0x28
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);

  GPIO_InitTypeDef GPIO_InitStruct;

  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 8002f90:	4b18      	ldr	r3, [pc, #96]	; (8002ff4 <TIMx_PWM_MspInit+0x6c>)
 8002f92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f96:	4a17      	ldr	r2, [pc, #92]	; (8002ff4 <TIMx_PWM_MspInit+0x6c>)
 8002f98:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002f9c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002fa0:	4b14      	ldr	r3, [pc, #80]	; (8002ff4 <TIMx_PWM_MspInit+0x6c>)
 8002fa2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002fa6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002faa:	613b      	str	r3, [r7, #16]
 8002fac:	693b      	ldr	r3, [r7, #16]

  /* TIMx Peripheral clock enable */
  LCD_TIMx_CLK_ENABLE();
 8002fae:	4b11      	ldr	r3, [pc, #68]	; (8002ff4 <TIMx_PWM_MspInit+0x6c>)
 8002fb0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002fb4:	4a0f      	ldr	r2, [pc, #60]	; (8002ff4 <TIMx_PWM_MspInit+0x6c>)
 8002fb6:	f043 0302 	orr.w	r3, r3, #2
 8002fba:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002fbe:	4b0d      	ldr	r3, [pc, #52]	; (8002ff4 <TIMx_PWM_MspInit+0x6c>)
 8002fc0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002fc4:	f003 0302 	and.w	r3, r3, #2
 8002fc8:	60fb      	str	r3, [r7, #12]
 8002fca:	68fb      	ldr	r3, [r7, #12]

  /* Timer channel configuration */
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8002fcc:	2302      	movs	r3, #2
 8002fce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = LCD_TIMx_CHANNEL_AF;
 8002fd8:	2303      	movs	r3, #3
 8002fda:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pin       = LCD_BL_CTRL_PIN; /* BL_CTRL */
 8002fdc:	2301      	movs	r3, #1
 8002fde:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &GPIO_InitStruct);
 8002fe0:	f107 0314 	add.w	r3, r7, #20
 8002fe4:	4619      	mov	r1, r3
 8002fe6:	4804      	ldr	r0, [pc, #16]	; (8002ff8 <TIMx_PWM_MspInit+0x70>)
 8002fe8:	f002 fb98 	bl	800571c <HAL_GPIO_Init>
}
 8002fec:	bf00      	nop
 8002fee:	3728      	adds	r7, #40	; 0x28
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}
 8002ff4:	58024400 	.word	0x58024400
 8002ff8:	58022800 	.word	0x58022800

08002ffc <TIMx_PWM_Init>:
  * @brief  Initializes TIM in PWM mode
  * @param  htim TIM handle
  * @retval None
  */
static void TIMx_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b082      	sub	sp, #8
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  /* Timer_Clock = 2 x  APB2_clock = 200 MHz */
  /* PWM_freq = Timer_Clock /(Period x (Prescaler + 1))*/
  /* PWM_freq = 200 MHz /(50000 x (4 + 1)) = 800 Hz*/
  htim->Instance = LCD_TIMx;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	4a11      	ldr	r2, [pc, #68]	; (800304c <TIMx_PWM_Init+0x50>)
 8003008:	601a      	str	r2, [r3, #0]
  (void)HAL_TIM_PWM_DeInit(htim);
 800300a:	6878      	ldr	r0, [r7, #4]
 800300c:	f006 fbe6 	bl	80097dc <HAL_TIM_PWM_DeInit>

  TIMx_PWM_MspInit(htim);
 8003010:	6878      	ldr	r0, [r7, #4]
 8003012:	f7ff ffb9 	bl	8002f88 <TIMx_PWM_MspInit>

  htim->Init.Prescaler         = LCD_TIMX_PRESCALER_VALUE;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2204      	movs	r2, #4
 800301a:	605a      	str	r2, [r3, #4]
  htim->Init.Period            = LCD_TIMX_PERIOD_VALUE;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	f24c 3250 	movw	r2, #50000	; 0xc350
 8003022:	60da      	str	r2, [r3, #12]
  htim->Init.ClockDivision     = 0;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2200      	movs	r2, #0
 8003028:	611a      	str	r2, [r3, #16]
  htim->Init.CounterMode       = TIM_COUNTERMODE_UP;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2200      	movs	r2, #0
 800302e:	609a      	str	r2, [r3, #8]
  htim->Init.RepetitionCounter = 0;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2200      	movs	r2, #0
 8003034:	615a      	str	r2, [r3, #20]
  htim->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2200      	movs	r2, #0
 800303a:	619a      	str	r2, [r3, #24]
  (void)HAL_TIM_PWM_Init(htim);
 800303c:	6878      	ldr	r0, [r7, #4]
 800303e:	f006 fb76 	bl	800972e <HAL_TIM_PWM_Init>
}
 8003042:	bf00      	nop
 8003044:	3708      	adds	r7, #8
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}
 800304a:	bf00      	nop
 800304c:	40010400 	.word	0x40010400

08003050 <BSP_SDRAM_Init>:
  * @brief  Initializes the SDRAM device.
  * @param Instance  SDRAM Instance
  * @retval BSP status
  */
int32_t BSP_SDRAM_Init(uint32_t Instance)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b084      	sub	sp, #16
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8003058:	2300      	movs	r3, #0
 800305a:	60fb      	str	r3, [r7, #12]
  static MT48LC4M32B2_Context_t pRegMode;
  if(Instance >=SDRAM_INSTANCES_NBR)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d003      	beq.n	800306a <BSP_SDRAM_Init+0x1a>
  {
    ret =  BSP_ERROR_WRONG_PARAM;
 8003062:	f06f 0301 	mvn.w	r3, #1
 8003066:	60fb      	str	r3, [r7, #12]
 8003068:	e044      	b.n	80030f4 <BSP_SDRAM_Init+0xa4>
        return BSP_ERROR_PERIPH_FAILURE;
      }
    }
#else
    /* Msp SDRAM initialization */
    SDRAM_MspInit(&hsdram[Instance]);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2234      	movs	r2, #52	; 0x34
 800306e:	fb02 f303 	mul.w	r3, r2, r3
 8003072:	4a23      	ldr	r2, [pc, #140]	; (8003100 <BSP_SDRAM_Init+0xb0>)
 8003074:	4413      	add	r3, r2
 8003076:	4618      	mov	r0, r3
 8003078:	f000 f8a8 	bl	80031cc <SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
    if(MX_SDRAM_BANK2_Init(&hsdram[Instance],FMC_SDRAM_ROW_BITS_NUM_12, FMC_SDRAM_MEM_BUS_WIDTH_16) != HAL_OK)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2234      	movs	r2, #52	; 0x34
 8003080:	fb02 f303 	mul.w	r3, r2, r3
 8003084:	4a1e      	ldr	r2, [pc, #120]	; (8003100 <BSP_SDRAM_Init+0xb0>)
 8003086:	4413      	add	r3, r2
 8003088:	2210      	movs	r2, #16
 800308a:	2104      	movs	r1, #4
 800308c:	4618      	mov	r0, r3
 800308e:	f000 f83b 	bl	8003108 <MX_SDRAM_BANK2_Init>
 8003092:	4603      	mov	r3, r0
 8003094:	2b00      	cmp	r3, #0
 8003096:	d003      	beq.n	80030a0 <BSP_SDRAM_Init+0x50>
    {
      ret = BSP_ERROR_NO_INIT;
 8003098:	f04f 33ff 	mov.w	r3, #4294967295
 800309c:	60fb      	str	r3, [r7, #12]
 800309e:	e029      	b.n	80030f4 <BSP_SDRAM_Init+0xa4>
    }
    else
    {
      /* External memory mode register configuration */
      pRegMode.TargetBank      = FMC_SDRAM_CMD_TARGET_BANK2;
 80030a0:	4b18      	ldr	r3, [pc, #96]	; (8003104 <BSP_SDRAM_Init+0xb4>)
 80030a2:	2208      	movs	r2, #8
 80030a4:	601a      	str	r2, [r3, #0]
      pRegMode.RefreshMode     = MT48LC4M32B2_AUTOREFRESH_MODE_CMD;
 80030a6:	4b17      	ldr	r3, [pc, #92]	; (8003104 <BSP_SDRAM_Init+0xb4>)
 80030a8:	2203      	movs	r2, #3
 80030aa:	605a      	str	r2, [r3, #4]
      pRegMode.RefreshRate     = REFRESH_COUNT;
 80030ac:	4b15      	ldr	r3, [pc, #84]	; (8003104 <BSP_SDRAM_Init+0xb4>)
 80030ae:	f240 6203 	movw	r2, #1539	; 0x603
 80030b2:	609a      	str	r2, [r3, #8]
      pRegMode.BurstLength     = MT48LC4M32B2_BURST_LENGTH_1;
 80030b4:	4b13      	ldr	r3, [pc, #76]	; (8003104 <BSP_SDRAM_Init+0xb4>)
 80030b6:	2200      	movs	r2, #0
 80030b8:	60da      	str	r2, [r3, #12]
      pRegMode.BurstType       = MT48LC4M32B2_BURST_TYPE_SEQUENTIAL;
 80030ba:	4b12      	ldr	r3, [pc, #72]	; (8003104 <BSP_SDRAM_Init+0xb4>)
 80030bc:	2200      	movs	r2, #0
 80030be:	611a      	str	r2, [r3, #16]
      pRegMode.CASLatency      = MT48LC4M32B2_CAS_LATENCY_3;
 80030c0:	4b10      	ldr	r3, [pc, #64]	; (8003104 <BSP_SDRAM_Init+0xb4>)
 80030c2:	2230      	movs	r2, #48	; 0x30
 80030c4:	615a      	str	r2, [r3, #20]
      pRegMode.OperationMode   = MT48LC4M32B2_OPERATING_MODE_STANDARD;
 80030c6:	4b0f      	ldr	r3, [pc, #60]	; (8003104 <BSP_SDRAM_Init+0xb4>)
 80030c8:	2200      	movs	r2, #0
 80030ca:	619a      	str	r2, [r3, #24]
      pRegMode.WriteBurstMode  = MT48LC4M32B2_WRITEBURST_MODE_SINGLE;
 80030cc:	4b0d      	ldr	r3, [pc, #52]	; (8003104 <BSP_SDRAM_Init+0xb4>)
 80030ce:	f44f 7200 	mov.w	r2, #512	; 0x200
 80030d2:	61da      	str	r2, [r3, #28]

      /* SDRAM initialization sequence */
      if(MT48LC4M32B2_Init(&hsdram[Instance], &pRegMode) != MT48LC4M32B2_OK)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2234      	movs	r2, #52	; 0x34
 80030d8:	fb02 f303 	mul.w	r3, r2, r3
 80030dc:	4a08      	ldr	r2, [pc, #32]	; (8003100 <BSP_SDRAM_Init+0xb0>)
 80030de:	4413      	add	r3, r2
 80030e0:	4908      	ldr	r1, [pc, #32]	; (8003104 <BSP_SDRAM_Init+0xb4>)
 80030e2:	4618      	mov	r0, r3
 80030e4:	f7fe fad1 	bl	800168a <MT48LC4M32B2_Init>
 80030e8:	4603      	mov	r3, r0
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d002      	beq.n	80030f4 <BSP_SDRAM_Init+0xa4>
      {
        ret =  BSP_ERROR_COMPONENT_FAILURE;
 80030ee:	f06f 0304 	mvn.w	r3, #4
 80030f2:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  return ret;
 80030f4:	68fb      	ldr	r3, [r7, #12]
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	3710      	adds	r7, #16
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	bf00      	nop
 8003100:	24000f44 	.word	0x24000f44
 8003104:	24000f78 	.word	0x24000f78

08003108 <MX_SDRAM_BANK2_Init>:
  * @param  RowBitsNumber Number of row to set
  * @param  MemoryDataWidth The momory width 16 or 32bits
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_SDRAM_BANK2_Init(SDRAM_HandleTypeDef *hSdram, uint32_t RowBitsNumber, uint32_t MemoryDataWidth)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b08c      	sub	sp, #48	; 0x30
 800310c:	af00      	add	r7, sp, #0
 800310e:	60f8      	str	r0, [r7, #12]
 8003110:	60b9      	str	r1, [r7, #8]
 8003112:	607a      	str	r2, [r7, #4]
  FMC_SDRAM_TimingTypeDef sdram_timing;

  /* SDRAM device configuration */
  hsdram->Instance = FMC_SDRAM_DEVICE;
 8003114:	4b20      	ldr	r3, [pc, #128]	; (8003198 <MX_SDRAM_BANK2_Init+0x90>)
 8003116:	4a21      	ldr	r2, [pc, #132]	; (800319c <MX_SDRAM_BANK2_Init+0x94>)
 8003118:	601a      	str	r2, [r3, #0]

  /* SDRAM handle configuration */
  hSdram->Init.SDBank             = FMC_SDRAM_BANK2;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	2201      	movs	r2, #1
 800311e:	605a      	str	r2, [r3, #4]
  hSdram->Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	2200      	movs	r2, #0
 8003124:	609a      	str	r2, [r3, #8]
  hSdram->Init.RowBitsNumber      = RowBitsNumber;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	68ba      	ldr	r2, [r7, #8]
 800312a:	60da      	str	r2, [r3, #12]
  hSdram->Init.MemoryDataWidth    = MemoryDataWidth;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	687a      	ldr	r2, [r7, #4]
 8003130:	611a      	str	r2, [r3, #16]
  hsdram->Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8003132:	4b19      	ldr	r3, [pc, #100]	; (8003198 <MX_SDRAM_BANK2_Init+0x90>)
 8003134:	2240      	movs	r2, #64	; 0x40
 8003136:	615a      	str	r2, [r3, #20]
  hSdram->Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_3;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	f44f 72c0 	mov.w	r2, #384	; 0x180
 800313e:	619a      	str	r2, [r3, #24]
  hSdram->Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	2200      	movs	r2, #0
 8003144:	61da      	str	r2, [r3, #28]
  hSdram->Init.SDClockPeriod      = FMC_SDRAM_CLOCK_PERIOD_2;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800314c:	621a      	str	r2, [r3, #32]
  hSdram->Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003154:	625a      	str	r2, [r3, #36]	; 0x24
  hSdram->Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	2200      	movs	r2, #0
 800315a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Timing configuration for as SDRAM */
  sdram_timing.LoadToActiveDelay    = 2;
 800315c:	2302      	movs	r3, #2
 800315e:	617b      	str	r3, [r7, #20]
  sdram_timing.ExitSelfRefreshDelay = 7;
 8003160:	2307      	movs	r3, #7
 8003162:	61bb      	str	r3, [r7, #24]
  sdram_timing.SelfRefreshTime      = 4;
 8003164:	2304      	movs	r3, #4
 8003166:	61fb      	str	r3, [r7, #28]
  sdram_timing.RowCycleDelay        = 7;
 8003168:	2307      	movs	r3, #7
 800316a:	623b      	str	r3, [r7, #32]
  sdram_timing.WriteRecoveryTime    = 2;
 800316c:	2302      	movs	r3, #2
 800316e:	627b      	str	r3, [r7, #36]	; 0x24
  sdram_timing.RPDelay              = 2;
 8003170:	2302      	movs	r3, #2
 8003172:	62bb      	str	r3, [r7, #40]	; 0x28
  sdram_timing.RCDDelay             = 2;
 8003174:	2302      	movs	r3, #2
 8003176:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* SDRAM controller initialization */
  if(HAL_SDRAM_Init(hSdram, &sdram_timing) != HAL_OK)
 8003178:	f107 0314 	add.w	r3, r7, #20
 800317c:	4619      	mov	r1, r3
 800317e:	68f8      	ldr	r0, [r7, #12]
 8003180:	f006 fa32 	bl	80095e8 <HAL_SDRAM_Init>
 8003184:	4603      	mov	r3, r0
 8003186:	2b00      	cmp	r3, #0
 8003188:	d001      	beq.n	800318e <MX_SDRAM_BANK2_Init+0x86>
  {
    return  HAL_ERROR;
 800318a:	2301      	movs	r3, #1
 800318c:	e000      	b.n	8003190 <MX_SDRAM_BANK2_Init+0x88>
  }
  return HAL_OK;
 800318e:	2300      	movs	r3, #0
}
 8003190:	4618      	mov	r0, r3
 8003192:	3730      	adds	r7, #48	; 0x30
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}
 8003198:	24000f44 	.word	0x24000f44
 800319c:	52004140 	.word	0x52004140

080031a0 <BSP_SDRAM_IRQHandler>:
  * @brief  This function handles SDRAM MDMA interrupt request.
  * @param  Instance SDRAM instance
  * @retval None
  */
void BSP_SDRAM_IRQHandler(uint32_t Instance)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b082      	sub	sp, #8
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  HAL_MDMA_IRQHandler(hsdram[Instance].hmdma);
 80031a8:	4a07      	ldr	r2, [pc, #28]	; (80031c8 <BSP_SDRAM_IRQHandler+0x28>)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2134      	movs	r1, #52	; 0x34
 80031ae:	fb01 f303 	mul.w	r3, r1, r3
 80031b2:	4413      	add	r3, r2
 80031b4:	3330      	adds	r3, #48	; 0x30
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4618      	mov	r0, r3
 80031ba:	f003 fcb1 	bl	8006b20 <HAL_MDMA_IRQHandler>
}
 80031be:	bf00      	nop
 80031c0:	3708      	adds	r7, #8
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	24000f44 	.word	0x24000f44

080031cc <SDRAM_MspInit>:
  * @brief  Initializes SDRAM MSP.
  * @param  hSdram SDRAM handle
  * @retval None
  */
static void SDRAM_MspInit(SDRAM_HandleTypeDef  *hSdram)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b08e      	sub	sp, #56	; 0x38
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  static MDMA_HandleTypeDef mdma_handle;
  GPIO_InitTypeDef gpio_init_structure;

  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 80031d4:	4b73      	ldr	r3, [pc, #460]	; (80033a4 <SDRAM_MspInit+0x1d8>)
 80031d6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 80031da:	4a72      	ldr	r2, [pc, #456]	; (80033a4 <SDRAM_MspInit+0x1d8>)
 80031dc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80031e0:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 80031e4:	4b6f      	ldr	r3, [pc, #444]	; (80033a4 <SDRAM_MspInit+0x1d8>)
 80031e6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 80031ea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031ee:	623b      	str	r3, [r7, #32]
 80031f0:	6a3b      	ldr	r3, [r7, #32]

  /* Enable chosen MDMAx clock */
  SDRAM_MDMAx_CLK_ENABLE();
 80031f2:	4b6c      	ldr	r3, [pc, #432]	; (80033a4 <SDRAM_MspInit+0x1d8>)
 80031f4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 80031f8:	4a6a      	ldr	r2, [pc, #424]	; (80033a4 <SDRAM_MspInit+0x1d8>)
 80031fa:	f043 0301 	orr.w	r3, r3, #1
 80031fe:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 8003202:	4b68      	ldr	r3, [pc, #416]	; (80033a4 <SDRAM_MspInit+0x1d8>)
 8003204:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8003208:	f003 0301 	and.w	r3, r3, #1
 800320c:	61fb      	str	r3, [r7, #28]
 800320e:	69fb      	ldr	r3, [r7, #28]

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003210:	4b64      	ldr	r3, [pc, #400]	; (80033a4 <SDRAM_MspInit+0x1d8>)
 8003212:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003216:	4a63      	ldr	r2, [pc, #396]	; (80033a4 <SDRAM_MspInit+0x1d8>)
 8003218:	f043 0308 	orr.w	r3, r3, #8
 800321c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003220:	4b60      	ldr	r3, [pc, #384]	; (80033a4 <SDRAM_MspInit+0x1d8>)
 8003222:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003226:	f003 0308 	and.w	r3, r3, #8
 800322a:	61bb      	str	r3, [r7, #24]
 800322c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800322e:	4b5d      	ldr	r3, [pc, #372]	; (80033a4 <SDRAM_MspInit+0x1d8>)
 8003230:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003234:	4a5b      	ldr	r2, [pc, #364]	; (80033a4 <SDRAM_MspInit+0x1d8>)
 8003236:	f043 0310 	orr.w	r3, r3, #16
 800323a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800323e:	4b59      	ldr	r3, [pc, #356]	; (80033a4 <SDRAM_MspInit+0x1d8>)
 8003240:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003244:	f003 0310 	and.w	r3, r3, #16
 8003248:	617b      	str	r3, [r7, #20]
 800324a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800324c:	4b55      	ldr	r3, [pc, #340]	; (80033a4 <SDRAM_MspInit+0x1d8>)
 800324e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003252:	4a54      	ldr	r2, [pc, #336]	; (80033a4 <SDRAM_MspInit+0x1d8>)
 8003254:	f043 0320 	orr.w	r3, r3, #32
 8003258:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800325c:	4b51      	ldr	r3, [pc, #324]	; (80033a4 <SDRAM_MspInit+0x1d8>)
 800325e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003262:	f003 0320 	and.w	r3, r3, #32
 8003266:	613b      	str	r3, [r7, #16]
 8003268:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800326a:	4b4e      	ldr	r3, [pc, #312]	; (80033a4 <SDRAM_MspInit+0x1d8>)
 800326c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003270:	4a4c      	ldr	r2, [pc, #304]	; (80033a4 <SDRAM_MspInit+0x1d8>)
 8003272:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003276:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800327a:	4b4a      	ldr	r3, [pc, #296]	; (80033a4 <SDRAM_MspInit+0x1d8>)
 800327c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003280:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003284:	60fb      	str	r3, [r7, #12]
 8003286:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003288:	4b46      	ldr	r3, [pc, #280]	; (80033a4 <SDRAM_MspInit+0x1d8>)
 800328a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800328e:	4a45      	ldr	r2, [pc, #276]	; (80033a4 <SDRAM_MspInit+0x1d8>)
 8003290:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003294:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003298:	4b42      	ldr	r3, [pc, #264]	; (80033a4 <SDRAM_MspInit+0x1d8>)
 800329a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800329e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032a2:	60bb      	str	r3, [r7, #8]
 80032a4:	68bb      	ldr	r3, [r7, #8]

  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80032a6:	2302      	movs	r3, #2
 80032a8:	62bb      	str	r3, [r7, #40]	; 0x28
  gpio_init_structure.Pull      = GPIO_PULLUP;
 80032aa:	2301      	movs	r3, #1
 80032ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 80032ae:	2303      	movs	r3, #3
 80032b0:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 80032b2:	230c      	movs	r3, #12
 80032b4:	637b      	str	r3, [r7, #52]	; 0x34

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8| GPIO_PIN_9 | GPIO_PIN_10 |\
 80032b6:	f24c 7303 	movw	r3, #50947	; 0xc703
 80032ba:	627b      	str	r3, [r7, #36]	; 0x24
                              GPIO_PIN_14 | GPIO_PIN_15;


  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 80032bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032c0:	4619      	mov	r1, r3
 80032c2:	4839      	ldr	r0, [pc, #228]	; (80033a8 <SDRAM_MspInit+0x1dc>)
 80032c4:	f002 fa2a 	bl	800571c <HAL_GPIO_Init>

  /* GPIOE configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 80032c8:	f64f 7383 	movw	r3, #65411	; 0xff83
 80032cc:	627b      	str	r3, [r7, #36]	; 0x24
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;

  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 80032ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032d2:	4619      	mov	r1, r3
 80032d4:	4835      	ldr	r0, [pc, #212]	; (80033ac <SDRAM_MspInit+0x1e0>)
 80032d6:	f002 fa21 	bl	800571c <HAL_GPIO_Init>

  /* GPIOF configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 80032da:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80032de:	627b      	str	r3, [r7, #36]	; 0x24
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;

  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 80032e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032e4:	4619      	mov	r1, r3
 80032e6:	4832      	ldr	r0, [pc, #200]	; (80033b0 <SDRAM_MspInit+0x1e4>)
 80032e8:	f002 fa18 	bl	800571c <HAL_GPIO_Init>

  /* GPIOG configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
 80032ec:	f248 1333 	movw	r3, #33075	; 0x8133
 80032f0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 80032f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032f6:	4619      	mov	r1, r3
 80032f8:	482e      	ldr	r0, [pc, #184]	; (80033b4 <SDRAM_MspInit+0x1e8>)
 80032fa:	f002 fa0f 	bl	800571c <HAL_GPIO_Init>

  /* GPIOH configuration */
  gpio_init_structure.Pin   = GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 ;
 80032fe:	23e0      	movs	r3, #224	; 0xe0
 8003300:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOH, &gpio_init_structure);
 8003302:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003306:	4619      	mov	r1, r3
 8003308:	482b      	ldr	r0, [pc, #172]	; (80033b8 <SDRAM_MspInit+0x1ec>)
 800330a:	f002 fa07 	bl	800571c <HAL_GPIO_Init>



  /* Configure common MDMA parameters */
  mdma_handle.Init.Request = MDMA_REQUEST_SW;
 800330e:	4b2b      	ldr	r3, [pc, #172]	; (80033bc <SDRAM_MspInit+0x1f0>)
 8003310:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003314:	605a      	str	r2, [r3, #4]
  mdma_handle.Init.TransferTriggerMode = MDMA_BLOCK_TRANSFER;
 8003316:	4b29      	ldr	r3, [pc, #164]	; (80033bc <SDRAM_MspInit+0x1f0>)
 8003318:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800331c:	609a      	str	r2, [r3, #8]
  mdma_handle.Init.Priority = MDMA_PRIORITY_HIGH;
 800331e:	4b27      	ldr	r3, [pc, #156]	; (80033bc <SDRAM_MspInit+0x1f0>)
 8003320:	2280      	movs	r2, #128	; 0x80
 8003322:	60da      	str	r2, [r3, #12]
  mdma_handle.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 8003324:	4b25      	ldr	r3, [pc, #148]	; (80033bc <SDRAM_MspInit+0x1f0>)
 8003326:	2200      	movs	r2, #0
 8003328:	611a      	str	r2, [r3, #16]
  mdma_handle.Init.SourceInc = MDMA_SRC_INC_WORD;
 800332a:	4b24      	ldr	r3, [pc, #144]	; (80033bc <SDRAM_MspInit+0x1f0>)
 800332c:	f240 2202 	movw	r2, #514	; 0x202
 8003330:	615a      	str	r2, [r3, #20]
  mdma_handle.Init.DestinationInc = MDMA_DEST_INC_WORD;
 8003332:	4b22      	ldr	r3, [pc, #136]	; (80033bc <SDRAM_MspInit+0x1f0>)
 8003334:	f640 0208 	movw	r2, #2056	; 0x808
 8003338:	619a      	str	r2, [r3, #24]
  mdma_handle.Init.SourceDataSize = MDMA_SRC_DATASIZE_WORD;
 800333a:	4b20      	ldr	r3, [pc, #128]	; (80033bc <SDRAM_MspInit+0x1f0>)
 800333c:	2220      	movs	r2, #32
 800333e:	61da      	str	r2, [r3, #28]
  mdma_handle.Init.DestDataSize = MDMA_DEST_DATASIZE_WORD;
 8003340:	4b1e      	ldr	r3, [pc, #120]	; (80033bc <SDRAM_MspInit+0x1f0>)
 8003342:	2280      	movs	r2, #128	; 0x80
 8003344:	621a      	str	r2, [r3, #32]
  mdma_handle.Init.DataAlignment = MDMA_DATAALIGN_PACKENABLE;
 8003346:	4b1d      	ldr	r3, [pc, #116]	; (80033bc <SDRAM_MspInit+0x1f0>)
 8003348:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800334c:	625a      	str	r2, [r3, #36]	; 0x24
  mdma_handle.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 800334e:	4b1b      	ldr	r3, [pc, #108]	; (80033bc <SDRAM_MspInit+0x1f0>)
 8003350:	2200      	movs	r2, #0
 8003352:	62da      	str	r2, [r3, #44]	; 0x2c
  mdma_handle.Init.DestBurst = MDMA_DEST_BURST_SINGLE;
 8003354:	4b19      	ldr	r3, [pc, #100]	; (80033bc <SDRAM_MspInit+0x1f0>)
 8003356:	2200      	movs	r2, #0
 8003358:	631a      	str	r2, [r3, #48]	; 0x30
  mdma_handle.Init.BufferTransferLength = 128;
 800335a:	4b18      	ldr	r3, [pc, #96]	; (80033bc <SDRAM_MspInit+0x1f0>)
 800335c:	2280      	movs	r2, #128	; 0x80
 800335e:	629a      	str	r2, [r3, #40]	; 0x28
  mdma_handle.Init.SourceBlockAddressOffset = 0;
 8003360:	4b16      	ldr	r3, [pc, #88]	; (80033bc <SDRAM_MspInit+0x1f0>)
 8003362:	2200      	movs	r2, #0
 8003364:	635a      	str	r2, [r3, #52]	; 0x34
  mdma_handle.Init.DestBlockAddressOffset = 0;
 8003366:	4b15      	ldr	r3, [pc, #84]	; (80033bc <SDRAM_MspInit+0x1f0>)
 8003368:	2200      	movs	r2, #0
 800336a:	639a      	str	r2, [r3, #56]	; 0x38


  mdma_handle.Instance = SDRAM_MDMAx_CHANNEL;
 800336c:	4b13      	ldr	r3, [pc, #76]	; (80033bc <SDRAM_MspInit+0x1f0>)
 800336e:	4a14      	ldr	r2, [pc, #80]	; (80033c0 <SDRAM_MspInit+0x1f4>)
 8003370:	601a      	str	r2, [r3, #0]

   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hmdma, mdma_handle);
 8003372:	4b14      	ldr	r3, [pc, #80]	; (80033c4 <SDRAM_MspInit+0x1f8>)
 8003374:	4a11      	ldr	r2, [pc, #68]	; (80033bc <SDRAM_MspInit+0x1f0>)
 8003376:	631a      	str	r2, [r3, #48]	; 0x30
 8003378:	4b10      	ldr	r3, [pc, #64]	; (80033bc <SDRAM_MspInit+0x1f0>)
 800337a:	4a12      	ldr	r2, [pc, #72]	; (80033c4 <SDRAM_MspInit+0x1f8>)
 800337c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Deinitialize the stream for new transfer */
  HAL_MDMA_DeInit(&mdma_handle);
 800337e:	480f      	ldr	r0, [pc, #60]	; (80033bc <SDRAM_MspInit+0x1f0>)
 8003380:	f003 fb76 	bl	8006a70 <HAL_MDMA_DeInit>

  /* Configure the DMA stream */
  HAL_MDMA_Init(&mdma_handle);
 8003384:	480d      	ldr	r0, [pc, #52]	; (80033bc <SDRAM_MspInit+0x1f0>)
 8003386:	f003 fb27 	bl	80069d8 <HAL_MDMA_Init>

  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_MDMAx_IRQn, 0x0F, 0);
 800338a:	2200      	movs	r2, #0
 800338c:	210f      	movs	r1, #15
 800338e:	207a      	movs	r0, #122	; 0x7a
 8003390:	f000 f9c7 	bl	8003722 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_MDMAx_IRQn);
 8003394:	207a      	movs	r0, #122	; 0x7a
 8003396:	f000 f9de 	bl	8003756 <HAL_NVIC_EnableIRQ>
}
 800339a:	bf00      	nop
 800339c:	3738      	adds	r7, #56	; 0x38
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}
 80033a2:	bf00      	nop
 80033a4:	58024400 	.word	0x58024400
 80033a8:	58020c00 	.word	0x58020c00
 80033ac:	58021000 	.word	0x58021000
 80033b0:	58021400 	.word	0x58021400
 80033b4:	58021800 	.word	0x58021800
 80033b8:	58021c00 	.word	0x58021c00
 80033bc:	24000f98 	.word	0x24000f98
 80033c0:	52000040 	.word	0x52000040
 80033c4:	24000f44 	.word	0x24000f44

080033c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b082      	sub	sp, #8
 80033cc:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80033ce:	2003      	movs	r0, #3
 80033d0:	f000 f99c 	bl	800370c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80033d4:	f004 fbda 	bl	8007b8c <HAL_RCC_GetSysClockFreq>
 80033d8:	4602      	mov	r2, r0
 80033da:	4b15      	ldr	r3, [pc, #84]	; (8003430 <HAL_Init+0x68>)
 80033dc:	699b      	ldr	r3, [r3, #24]
 80033de:	0a1b      	lsrs	r3, r3, #8
 80033e0:	f003 030f 	and.w	r3, r3, #15
 80033e4:	4913      	ldr	r1, [pc, #76]	; (8003434 <HAL_Init+0x6c>)
 80033e6:	5ccb      	ldrb	r3, [r1, r3]
 80033e8:	f003 031f 	and.w	r3, r3, #31
 80033ec:	fa22 f303 	lsr.w	r3, r2, r3
 80033f0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80033f2:	4b0f      	ldr	r3, [pc, #60]	; (8003430 <HAL_Init+0x68>)
 80033f4:	699b      	ldr	r3, [r3, #24]
 80033f6:	f003 030f 	and.w	r3, r3, #15
 80033fa:	4a0e      	ldr	r2, [pc, #56]	; (8003434 <HAL_Init+0x6c>)
 80033fc:	5cd3      	ldrb	r3, [r2, r3]
 80033fe:	f003 031f 	and.w	r3, r3, #31
 8003402:	687a      	ldr	r2, [r7, #4]
 8003404:	fa22 f303 	lsr.w	r3, r2, r3
 8003408:	4a0b      	ldr	r2, [pc, #44]	; (8003438 <HAL_Init+0x70>)
 800340a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800340c:	4a0b      	ldr	r2, [pc, #44]	; (800343c <HAL_Init+0x74>)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003412:	200f      	movs	r0, #15
 8003414:	f000 f814 	bl	8003440 <HAL_InitTick>
 8003418:	4603      	mov	r3, r0
 800341a:	2b00      	cmp	r3, #0
 800341c:	d001      	beq.n	8003422 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800341e:	2301      	movs	r3, #1
 8003420:	e002      	b.n	8003428 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003422:	f7fd fecf 	bl	80011c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003426:	2300      	movs	r3, #0
}
 8003428:	4618      	mov	r0, r3
 800342a:	3708      	adds	r7, #8
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}
 8003430:	58024400 	.word	0x58024400
 8003434:	0800cf90 	.word	0x0800cf90
 8003438:	24000014 	.word	0x24000014
 800343c:	24000010 	.word	0x24000010

08003440 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b082      	sub	sp, #8
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003448:	4b15      	ldr	r3, [pc, #84]	; (80034a0 <HAL_InitTick+0x60>)
 800344a:	781b      	ldrb	r3, [r3, #0]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d101      	bne.n	8003454 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8003450:	2301      	movs	r3, #1
 8003452:	e021      	b.n	8003498 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003454:	4b13      	ldr	r3, [pc, #76]	; (80034a4 <HAL_InitTick+0x64>)
 8003456:	681a      	ldr	r2, [r3, #0]
 8003458:	4b11      	ldr	r3, [pc, #68]	; (80034a0 <HAL_InitTick+0x60>)
 800345a:	781b      	ldrb	r3, [r3, #0]
 800345c:	4619      	mov	r1, r3
 800345e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003462:	fbb3 f3f1 	udiv	r3, r3, r1
 8003466:	fbb2 f3f3 	udiv	r3, r2, r3
 800346a:	4618      	mov	r0, r3
 800346c:	f000 f981 	bl	8003772 <HAL_SYSTICK_Config>
 8003470:	4603      	mov	r3, r0
 8003472:	2b00      	cmp	r3, #0
 8003474:	d001      	beq.n	800347a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8003476:	2301      	movs	r3, #1
 8003478:	e00e      	b.n	8003498 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2b0f      	cmp	r3, #15
 800347e:	d80a      	bhi.n	8003496 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003480:	2200      	movs	r2, #0
 8003482:	6879      	ldr	r1, [r7, #4]
 8003484:	f04f 30ff 	mov.w	r0, #4294967295
 8003488:	f000 f94b 	bl	8003722 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800348c:	4a06      	ldr	r2, [pc, #24]	; (80034a8 <HAL_InitTick+0x68>)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003492:	2300      	movs	r3, #0
 8003494:	e000      	b.n	8003498 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8003496:	2301      	movs	r3, #1
}
 8003498:	4618      	mov	r0, r3
 800349a:	3708      	adds	r7, #8
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}
 80034a0:	24000030 	.word	0x24000030
 80034a4:	24000010 	.word	0x24000010
 80034a8:	2400002c 	.word	0x2400002c

080034ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80034ac:	b480      	push	{r7}
 80034ae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80034b0:	4b06      	ldr	r3, [pc, #24]	; (80034cc <HAL_IncTick+0x20>)
 80034b2:	781b      	ldrb	r3, [r3, #0]
 80034b4:	461a      	mov	r2, r3
 80034b6:	4b06      	ldr	r3, [pc, #24]	; (80034d0 <HAL_IncTick+0x24>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4413      	add	r3, r2
 80034bc:	4a04      	ldr	r2, [pc, #16]	; (80034d0 <HAL_IncTick+0x24>)
 80034be:	6013      	str	r3, [r2, #0]
}
 80034c0:	bf00      	nop
 80034c2:	46bd      	mov	sp, r7
 80034c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c8:	4770      	bx	lr
 80034ca:	bf00      	nop
 80034cc:	24000030 	.word	0x24000030
 80034d0:	24001004 	.word	0x24001004

080034d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80034d4:	b480      	push	{r7}
 80034d6:	af00      	add	r7, sp, #0
  return uwTick;
 80034d8:	4b03      	ldr	r3, [pc, #12]	; (80034e8 <HAL_GetTick+0x14>)
 80034da:	681b      	ldr	r3, [r3, #0]
}
 80034dc:	4618      	mov	r0, r3
 80034de:	46bd      	mov	sp, r7
 80034e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e4:	4770      	bx	lr
 80034e6:	bf00      	nop
 80034e8:	24001004 	.word	0x24001004

080034ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b084      	sub	sp, #16
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80034f4:	f7ff ffee 	bl	80034d4 <HAL_GetTick>
 80034f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003504:	d005      	beq.n	8003512 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003506:	4b0a      	ldr	r3, [pc, #40]	; (8003530 <HAL_Delay+0x44>)
 8003508:	781b      	ldrb	r3, [r3, #0]
 800350a:	461a      	mov	r2, r3
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	4413      	add	r3, r2
 8003510:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003512:	bf00      	nop
 8003514:	f7ff ffde 	bl	80034d4 <HAL_GetTick>
 8003518:	4602      	mov	r2, r0
 800351a:	68bb      	ldr	r3, [r7, #8]
 800351c:	1ad3      	subs	r3, r2, r3
 800351e:	68fa      	ldr	r2, [r7, #12]
 8003520:	429a      	cmp	r2, r3
 8003522:	d8f7      	bhi.n	8003514 <HAL_Delay+0x28>
  {
  }
}
 8003524:	bf00      	nop
 8003526:	bf00      	nop
 8003528:	3710      	adds	r7, #16
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	24000030 	.word	0x24000030

08003534 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8003534:	b480      	push	{r7}
 8003536:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8003538:	4b03      	ldr	r3, [pc, #12]	; (8003548 <HAL_GetREVID+0x14>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	0c1b      	lsrs	r3, r3, #16
}
 800353e:	4618      	mov	r0, r3
 8003540:	46bd      	mov	sp, r7
 8003542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003546:	4770      	bx	lr
 8003548:	5c001000 	.word	0x5c001000

0800354c <HAL_EnableCompensationCell>:
  * @note   The I/O compensation cell can be used only when the device supply
  *         voltage ranges from 1.62 to 2.0 V and from 2.7 to 3.6 V.
  * @retval None
  */
void HAL_EnableCompensationCell(void)
{
 800354c:	b480      	push	{r7}
 800354e:	af00      	add	r7, sp, #0
  SET_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_EN) ;
 8003550:	4b05      	ldr	r3, [pc, #20]	; (8003568 <HAL_EnableCompensationCell+0x1c>)
 8003552:	6a1b      	ldr	r3, [r3, #32]
 8003554:	4a04      	ldr	r2, [pc, #16]	; (8003568 <HAL_EnableCompensationCell+0x1c>)
 8003556:	f043 0301 	orr.w	r3, r3, #1
 800355a:	6213      	str	r3, [r2, #32]
}
 800355c:	bf00      	nop
 800355e:	46bd      	mov	sp, r7
 8003560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003564:	4770      	bx	lr
 8003566:	bf00      	nop
 8003568:	58000400 	.word	0x58000400

0800356c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800356c:	b480      	push	{r7}
 800356e:	b085      	sub	sp, #20
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	f003 0307 	and.w	r3, r3, #7
 800357a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800357c:	4b0b      	ldr	r3, [pc, #44]	; (80035ac <__NVIC_SetPriorityGrouping+0x40>)
 800357e:	68db      	ldr	r3, [r3, #12]
 8003580:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003582:	68ba      	ldr	r2, [r7, #8]
 8003584:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003588:	4013      	ands	r3, r2
 800358a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003594:	4b06      	ldr	r3, [pc, #24]	; (80035b0 <__NVIC_SetPriorityGrouping+0x44>)
 8003596:	4313      	orrs	r3, r2
 8003598:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800359a:	4a04      	ldr	r2, [pc, #16]	; (80035ac <__NVIC_SetPriorityGrouping+0x40>)
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	60d3      	str	r3, [r2, #12]
}
 80035a0:	bf00      	nop
 80035a2:	3714      	adds	r7, #20
 80035a4:	46bd      	mov	sp, r7
 80035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035aa:	4770      	bx	lr
 80035ac:	e000ed00 	.word	0xe000ed00
 80035b0:	05fa0000 	.word	0x05fa0000

080035b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80035b4:	b480      	push	{r7}
 80035b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80035b8:	4b04      	ldr	r3, [pc, #16]	; (80035cc <__NVIC_GetPriorityGrouping+0x18>)
 80035ba:	68db      	ldr	r3, [r3, #12]
 80035bc:	0a1b      	lsrs	r3, r3, #8
 80035be:	f003 0307 	and.w	r3, r3, #7
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr
 80035cc:	e000ed00 	.word	0xe000ed00

080035d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b083      	sub	sp, #12
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	4603      	mov	r3, r0
 80035d8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80035da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	db0b      	blt.n	80035fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035e2:	88fb      	ldrh	r3, [r7, #6]
 80035e4:	f003 021f 	and.w	r2, r3, #31
 80035e8:	4907      	ldr	r1, [pc, #28]	; (8003608 <__NVIC_EnableIRQ+0x38>)
 80035ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80035ee:	095b      	lsrs	r3, r3, #5
 80035f0:	2001      	movs	r0, #1
 80035f2:	fa00 f202 	lsl.w	r2, r0, r2
 80035f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80035fa:	bf00      	nop
 80035fc:	370c      	adds	r7, #12
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr
 8003606:	bf00      	nop
 8003608:	e000e100 	.word	0xe000e100

0800360c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800360c:	b480      	push	{r7}
 800360e:	b083      	sub	sp, #12
 8003610:	af00      	add	r7, sp, #0
 8003612:	4603      	mov	r3, r0
 8003614:	6039      	str	r1, [r7, #0]
 8003616:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003618:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800361c:	2b00      	cmp	r3, #0
 800361e:	db0a      	blt.n	8003636 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	b2da      	uxtb	r2, r3
 8003624:	490c      	ldr	r1, [pc, #48]	; (8003658 <__NVIC_SetPriority+0x4c>)
 8003626:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800362a:	0112      	lsls	r2, r2, #4
 800362c:	b2d2      	uxtb	r2, r2
 800362e:	440b      	add	r3, r1
 8003630:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003634:	e00a      	b.n	800364c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	b2da      	uxtb	r2, r3
 800363a:	4908      	ldr	r1, [pc, #32]	; (800365c <__NVIC_SetPriority+0x50>)
 800363c:	88fb      	ldrh	r3, [r7, #6]
 800363e:	f003 030f 	and.w	r3, r3, #15
 8003642:	3b04      	subs	r3, #4
 8003644:	0112      	lsls	r2, r2, #4
 8003646:	b2d2      	uxtb	r2, r2
 8003648:	440b      	add	r3, r1
 800364a:	761a      	strb	r2, [r3, #24]
}
 800364c:	bf00      	nop
 800364e:	370c      	adds	r7, #12
 8003650:	46bd      	mov	sp, r7
 8003652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003656:	4770      	bx	lr
 8003658:	e000e100 	.word	0xe000e100
 800365c:	e000ed00 	.word	0xe000ed00

08003660 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003660:	b480      	push	{r7}
 8003662:	b089      	sub	sp, #36	; 0x24
 8003664:	af00      	add	r7, sp, #0
 8003666:	60f8      	str	r0, [r7, #12]
 8003668:	60b9      	str	r1, [r7, #8]
 800366a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	f003 0307 	and.w	r3, r3, #7
 8003672:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003674:	69fb      	ldr	r3, [r7, #28]
 8003676:	f1c3 0307 	rsb	r3, r3, #7
 800367a:	2b04      	cmp	r3, #4
 800367c:	bf28      	it	cs
 800367e:	2304      	movcs	r3, #4
 8003680:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003682:	69fb      	ldr	r3, [r7, #28]
 8003684:	3304      	adds	r3, #4
 8003686:	2b06      	cmp	r3, #6
 8003688:	d902      	bls.n	8003690 <NVIC_EncodePriority+0x30>
 800368a:	69fb      	ldr	r3, [r7, #28]
 800368c:	3b03      	subs	r3, #3
 800368e:	e000      	b.n	8003692 <NVIC_EncodePriority+0x32>
 8003690:	2300      	movs	r3, #0
 8003692:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003694:	f04f 32ff 	mov.w	r2, #4294967295
 8003698:	69bb      	ldr	r3, [r7, #24]
 800369a:	fa02 f303 	lsl.w	r3, r2, r3
 800369e:	43da      	mvns	r2, r3
 80036a0:	68bb      	ldr	r3, [r7, #8]
 80036a2:	401a      	ands	r2, r3
 80036a4:	697b      	ldr	r3, [r7, #20]
 80036a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80036a8:	f04f 31ff 	mov.w	r1, #4294967295
 80036ac:	697b      	ldr	r3, [r7, #20]
 80036ae:	fa01 f303 	lsl.w	r3, r1, r3
 80036b2:	43d9      	mvns	r1, r3
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036b8:	4313      	orrs	r3, r2
         );
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	3724      	adds	r7, #36	; 0x24
 80036be:	46bd      	mov	sp, r7
 80036c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c4:	4770      	bx	lr
	...

080036c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b082      	sub	sp, #8
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	3b01      	subs	r3, #1
 80036d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80036d8:	d301      	bcc.n	80036de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80036da:	2301      	movs	r3, #1
 80036dc:	e00f      	b.n	80036fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80036de:	4a0a      	ldr	r2, [pc, #40]	; (8003708 <SysTick_Config+0x40>)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	3b01      	subs	r3, #1
 80036e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80036e6:	210f      	movs	r1, #15
 80036e8:	f04f 30ff 	mov.w	r0, #4294967295
 80036ec:	f7ff ff8e 	bl	800360c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036f0:	4b05      	ldr	r3, [pc, #20]	; (8003708 <SysTick_Config+0x40>)
 80036f2:	2200      	movs	r2, #0
 80036f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80036f6:	4b04      	ldr	r3, [pc, #16]	; (8003708 <SysTick_Config+0x40>)
 80036f8:	2207      	movs	r2, #7
 80036fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80036fc:	2300      	movs	r3, #0
}
 80036fe:	4618      	mov	r0, r3
 8003700:	3708      	adds	r7, #8
 8003702:	46bd      	mov	sp, r7
 8003704:	bd80      	pop	{r7, pc}
 8003706:	bf00      	nop
 8003708:	e000e010 	.word	0xe000e010

0800370c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b082      	sub	sp, #8
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003714:	6878      	ldr	r0, [r7, #4]
 8003716:	f7ff ff29 	bl	800356c <__NVIC_SetPriorityGrouping>
}
 800371a:	bf00      	nop
 800371c:	3708      	adds	r7, #8
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}

08003722 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003722:	b580      	push	{r7, lr}
 8003724:	b086      	sub	sp, #24
 8003726:	af00      	add	r7, sp, #0
 8003728:	4603      	mov	r3, r0
 800372a:	60b9      	str	r1, [r7, #8]
 800372c:	607a      	str	r2, [r7, #4]
 800372e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003730:	f7ff ff40 	bl	80035b4 <__NVIC_GetPriorityGrouping>
 8003734:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003736:	687a      	ldr	r2, [r7, #4]
 8003738:	68b9      	ldr	r1, [r7, #8]
 800373a:	6978      	ldr	r0, [r7, #20]
 800373c:	f7ff ff90 	bl	8003660 <NVIC_EncodePriority>
 8003740:	4602      	mov	r2, r0
 8003742:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003746:	4611      	mov	r1, r2
 8003748:	4618      	mov	r0, r3
 800374a:	f7ff ff5f 	bl	800360c <__NVIC_SetPriority>
}
 800374e:	bf00      	nop
 8003750:	3718      	adds	r7, #24
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}

08003756 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003756:	b580      	push	{r7, lr}
 8003758:	b082      	sub	sp, #8
 800375a:	af00      	add	r7, sp, #0
 800375c:	4603      	mov	r3, r0
 800375e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003760:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003764:	4618      	mov	r0, r3
 8003766:	f7ff ff33 	bl	80035d0 <__NVIC_EnableIRQ>
}
 800376a:	bf00      	nop
 800376c:	3708      	adds	r7, #8
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}

08003772 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003772:	b580      	push	{r7, lr}
 8003774:	b082      	sub	sp, #8
 8003776:	af00      	add	r7, sp, #0
 8003778:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800377a:	6878      	ldr	r0, [r7, #4]
 800377c:	f7ff ffa4 	bl	80036c8 <SysTick_Config>
 8003780:	4603      	mov	r3, r0
}
 8003782:	4618      	mov	r0, r3
 8003784:	3708      	adds	r7, #8
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}
	...

0800378c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b086      	sub	sp, #24
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8003794:	f7ff fe9e 	bl	80034d4 <HAL_GetTick>
 8003798:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d101      	bne.n	80037a4 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80037a0:	2301      	movs	r3, #1
 80037a2:	e2dc      	b.n	8003d5e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80037aa:	b2db      	uxtb	r3, r3
 80037ac:	2b02      	cmp	r3, #2
 80037ae:	d008      	beq.n	80037c2 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2280      	movs	r2, #128	; 0x80
 80037b4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2200      	movs	r2, #0
 80037ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	e2cd      	b.n	8003d5e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a76      	ldr	r2, [pc, #472]	; (80039a0 <HAL_DMA_Abort+0x214>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d04a      	beq.n	8003862 <HAL_DMA_Abort+0xd6>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a74      	ldr	r2, [pc, #464]	; (80039a4 <HAL_DMA_Abort+0x218>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d045      	beq.n	8003862 <HAL_DMA_Abort+0xd6>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a73      	ldr	r2, [pc, #460]	; (80039a8 <HAL_DMA_Abort+0x21c>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d040      	beq.n	8003862 <HAL_DMA_Abort+0xd6>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a71      	ldr	r2, [pc, #452]	; (80039ac <HAL_DMA_Abort+0x220>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d03b      	beq.n	8003862 <HAL_DMA_Abort+0xd6>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a70      	ldr	r2, [pc, #448]	; (80039b0 <HAL_DMA_Abort+0x224>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d036      	beq.n	8003862 <HAL_DMA_Abort+0xd6>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a6e      	ldr	r2, [pc, #440]	; (80039b4 <HAL_DMA_Abort+0x228>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d031      	beq.n	8003862 <HAL_DMA_Abort+0xd6>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a6d      	ldr	r2, [pc, #436]	; (80039b8 <HAL_DMA_Abort+0x22c>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d02c      	beq.n	8003862 <HAL_DMA_Abort+0xd6>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a6b      	ldr	r2, [pc, #428]	; (80039bc <HAL_DMA_Abort+0x230>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d027      	beq.n	8003862 <HAL_DMA_Abort+0xd6>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a6a      	ldr	r2, [pc, #424]	; (80039c0 <HAL_DMA_Abort+0x234>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d022      	beq.n	8003862 <HAL_DMA_Abort+0xd6>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a68      	ldr	r2, [pc, #416]	; (80039c4 <HAL_DMA_Abort+0x238>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d01d      	beq.n	8003862 <HAL_DMA_Abort+0xd6>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a67      	ldr	r2, [pc, #412]	; (80039c8 <HAL_DMA_Abort+0x23c>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d018      	beq.n	8003862 <HAL_DMA_Abort+0xd6>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a65      	ldr	r2, [pc, #404]	; (80039cc <HAL_DMA_Abort+0x240>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d013      	beq.n	8003862 <HAL_DMA_Abort+0xd6>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a64      	ldr	r2, [pc, #400]	; (80039d0 <HAL_DMA_Abort+0x244>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d00e      	beq.n	8003862 <HAL_DMA_Abort+0xd6>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a62      	ldr	r2, [pc, #392]	; (80039d4 <HAL_DMA_Abort+0x248>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d009      	beq.n	8003862 <HAL_DMA_Abort+0xd6>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4a61      	ldr	r2, [pc, #388]	; (80039d8 <HAL_DMA_Abort+0x24c>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d004      	beq.n	8003862 <HAL_DMA_Abort+0xd6>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a5f      	ldr	r2, [pc, #380]	; (80039dc <HAL_DMA_Abort+0x250>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d101      	bne.n	8003866 <HAL_DMA_Abort+0xda>
 8003862:	2301      	movs	r3, #1
 8003864:	e000      	b.n	8003868 <HAL_DMA_Abort+0xdc>
 8003866:	2300      	movs	r3, #0
 8003868:	2b00      	cmp	r3, #0
 800386a:	d013      	beq.n	8003894 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f022 021e 	bic.w	r2, r2, #30
 800387a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	695a      	ldr	r2, [r3, #20]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800388a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	617b      	str	r3, [r7, #20]
 8003892:	e00a      	b.n	80038aa <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f022 020e 	bic.w	r2, r2, #14
 80038a2:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4a3c      	ldr	r2, [pc, #240]	; (80039a0 <HAL_DMA_Abort+0x214>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d072      	beq.n	800399a <HAL_DMA_Abort+0x20e>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a3a      	ldr	r2, [pc, #232]	; (80039a4 <HAL_DMA_Abort+0x218>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d06d      	beq.n	800399a <HAL_DMA_Abort+0x20e>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a39      	ldr	r2, [pc, #228]	; (80039a8 <HAL_DMA_Abort+0x21c>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d068      	beq.n	800399a <HAL_DMA_Abort+0x20e>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4a37      	ldr	r2, [pc, #220]	; (80039ac <HAL_DMA_Abort+0x220>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d063      	beq.n	800399a <HAL_DMA_Abort+0x20e>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4a36      	ldr	r2, [pc, #216]	; (80039b0 <HAL_DMA_Abort+0x224>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d05e      	beq.n	800399a <HAL_DMA_Abort+0x20e>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a34      	ldr	r2, [pc, #208]	; (80039b4 <HAL_DMA_Abort+0x228>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d059      	beq.n	800399a <HAL_DMA_Abort+0x20e>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a33      	ldr	r2, [pc, #204]	; (80039b8 <HAL_DMA_Abort+0x22c>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d054      	beq.n	800399a <HAL_DMA_Abort+0x20e>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a31      	ldr	r2, [pc, #196]	; (80039bc <HAL_DMA_Abort+0x230>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d04f      	beq.n	800399a <HAL_DMA_Abort+0x20e>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a30      	ldr	r2, [pc, #192]	; (80039c0 <HAL_DMA_Abort+0x234>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d04a      	beq.n	800399a <HAL_DMA_Abort+0x20e>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a2e      	ldr	r2, [pc, #184]	; (80039c4 <HAL_DMA_Abort+0x238>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d045      	beq.n	800399a <HAL_DMA_Abort+0x20e>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4a2d      	ldr	r2, [pc, #180]	; (80039c8 <HAL_DMA_Abort+0x23c>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d040      	beq.n	800399a <HAL_DMA_Abort+0x20e>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a2b      	ldr	r2, [pc, #172]	; (80039cc <HAL_DMA_Abort+0x240>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d03b      	beq.n	800399a <HAL_DMA_Abort+0x20e>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a2a      	ldr	r2, [pc, #168]	; (80039d0 <HAL_DMA_Abort+0x244>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d036      	beq.n	800399a <HAL_DMA_Abort+0x20e>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a28      	ldr	r2, [pc, #160]	; (80039d4 <HAL_DMA_Abort+0x248>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d031      	beq.n	800399a <HAL_DMA_Abort+0x20e>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a27      	ldr	r2, [pc, #156]	; (80039d8 <HAL_DMA_Abort+0x24c>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d02c      	beq.n	800399a <HAL_DMA_Abort+0x20e>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a25      	ldr	r2, [pc, #148]	; (80039dc <HAL_DMA_Abort+0x250>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d027      	beq.n	800399a <HAL_DMA_Abort+0x20e>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a24      	ldr	r2, [pc, #144]	; (80039e0 <HAL_DMA_Abort+0x254>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d022      	beq.n	800399a <HAL_DMA_Abort+0x20e>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a22      	ldr	r2, [pc, #136]	; (80039e4 <HAL_DMA_Abort+0x258>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d01d      	beq.n	800399a <HAL_DMA_Abort+0x20e>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a21      	ldr	r2, [pc, #132]	; (80039e8 <HAL_DMA_Abort+0x25c>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d018      	beq.n	800399a <HAL_DMA_Abort+0x20e>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a1f      	ldr	r2, [pc, #124]	; (80039ec <HAL_DMA_Abort+0x260>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d013      	beq.n	800399a <HAL_DMA_Abort+0x20e>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a1e      	ldr	r2, [pc, #120]	; (80039f0 <HAL_DMA_Abort+0x264>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d00e      	beq.n	800399a <HAL_DMA_Abort+0x20e>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a1c      	ldr	r2, [pc, #112]	; (80039f4 <HAL_DMA_Abort+0x268>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d009      	beq.n	800399a <HAL_DMA_Abort+0x20e>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a1b      	ldr	r2, [pc, #108]	; (80039f8 <HAL_DMA_Abort+0x26c>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d004      	beq.n	800399a <HAL_DMA_Abort+0x20e>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a19      	ldr	r2, [pc, #100]	; (80039fc <HAL_DMA_Abort+0x270>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d132      	bne.n	8003a00 <HAL_DMA_Abort+0x274>
 800399a:	2301      	movs	r3, #1
 800399c:	e031      	b.n	8003a02 <HAL_DMA_Abort+0x276>
 800399e:	bf00      	nop
 80039a0:	40020010 	.word	0x40020010
 80039a4:	40020028 	.word	0x40020028
 80039a8:	40020040 	.word	0x40020040
 80039ac:	40020058 	.word	0x40020058
 80039b0:	40020070 	.word	0x40020070
 80039b4:	40020088 	.word	0x40020088
 80039b8:	400200a0 	.word	0x400200a0
 80039bc:	400200b8 	.word	0x400200b8
 80039c0:	40020410 	.word	0x40020410
 80039c4:	40020428 	.word	0x40020428
 80039c8:	40020440 	.word	0x40020440
 80039cc:	40020458 	.word	0x40020458
 80039d0:	40020470 	.word	0x40020470
 80039d4:	40020488 	.word	0x40020488
 80039d8:	400204a0 	.word	0x400204a0
 80039dc:	400204b8 	.word	0x400204b8
 80039e0:	58025408 	.word	0x58025408
 80039e4:	5802541c 	.word	0x5802541c
 80039e8:	58025430 	.word	0x58025430
 80039ec:	58025444 	.word	0x58025444
 80039f0:	58025458 	.word	0x58025458
 80039f4:	5802546c 	.word	0x5802546c
 80039f8:	58025480 	.word	0x58025480
 80039fc:	58025494 	.word	0x58025494
 8003a00:	2300      	movs	r3, #0
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d007      	beq.n	8003a16 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a0a:	681a      	ldr	r2, [r3, #0]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a10:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a14:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a6d      	ldr	r2, [pc, #436]	; (8003bd0 <HAL_DMA_Abort+0x444>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d04a      	beq.n	8003ab6 <HAL_DMA_Abort+0x32a>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a6b      	ldr	r2, [pc, #428]	; (8003bd4 <HAL_DMA_Abort+0x448>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d045      	beq.n	8003ab6 <HAL_DMA_Abort+0x32a>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a6a      	ldr	r2, [pc, #424]	; (8003bd8 <HAL_DMA_Abort+0x44c>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d040      	beq.n	8003ab6 <HAL_DMA_Abort+0x32a>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a68      	ldr	r2, [pc, #416]	; (8003bdc <HAL_DMA_Abort+0x450>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d03b      	beq.n	8003ab6 <HAL_DMA_Abort+0x32a>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a67      	ldr	r2, [pc, #412]	; (8003be0 <HAL_DMA_Abort+0x454>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d036      	beq.n	8003ab6 <HAL_DMA_Abort+0x32a>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a65      	ldr	r2, [pc, #404]	; (8003be4 <HAL_DMA_Abort+0x458>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d031      	beq.n	8003ab6 <HAL_DMA_Abort+0x32a>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4a64      	ldr	r2, [pc, #400]	; (8003be8 <HAL_DMA_Abort+0x45c>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d02c      	beq.n	8003ab6 <HAL_DMA_Abort+0x32a>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a62      	ldr	r2, [pc, #392]	; (8003bec <HAL_DMA_Abort+0x460>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d027      	beq.n	8003ab6 <HAL_DMA_Abort+0x32a>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a61      	ldr	r2, [pc, #388]	; (8003bf0 <HAL_DMA_Abort+0x464>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d022      	beq.n	8003ab6 <HAL_DMA_Abort+0x32a>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4a5f      	ldr	r2, [pc, #380]	; (8003bf4 <HAL_DMA_Abort+0x468>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d01d      	beq.n	8003ab6 <HAL_DMA_Abort+0x32a>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4a5e      	ldr	r2, [pc, #376]	; (8003bf8 <HAL_DMA_Abort+0x46c>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d018      	beq.n	8003ab6 <HAL_DMA_Abort+0x32a>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a5c      	ldr	r2, [pc, #368]	; (8003bfc <HAL_DMA_Abort+0x470>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d013      	beq.n	8003ab6 <HAL_DMA_Abort+0x32a>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4a5b      	ldr	r2, [pc, #364]	; (8003c00 <HAL_DMA_Abort+0x474>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d00e      	beq.n	8003ab6 <HAL_DMA_Abort+0x32a>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a59      	ldr	r2, [pc, #356]	; (8003c04 <HAL_DMA_Abort+0x478>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d009      	beq.n	8003ab6 <HAL_DMA_Abort+0x32a>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4a58      	ldr	r2, [pc, #352]	; (8003c08 <HAL_DMA_Abort+0x47c>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d004      	beq.n	8003ab6 <HAL_DMA_Abort+0x32a>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4a56      	ldr	r2, [pc, #344]	; (8003c0c <HAL_DMA_Abort+0x480>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d108      	bne.n	8003ac8 <HAL_DMA_Abort+0x33c>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	681a      	ldr	r2, [r3, #0]
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f022 0201 	bic.w	r2, r2, #1
 8003ac4:	601a      	str	r2, [r3, #0]
 8003ac6:	e007      	b.n	8003ad8 <HAL_DMA_Abort+0x34c>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f022 0201 	bic.w	r2, r2, #1
 8003ad6:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003ad8:	e013      	b.n	8003b02 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003ada:	f7ff fcfb 	bl	80034d4 <HAL_GetTick>
 8003ade:	4602      	mov	r2, r0
 8003ae0:	693b      	ldr	r3, [r7, #16]
 8003ae2:	1ad3      	subs	r3, r2, r3
 8003ae4:	2b05      	cmp	r3, #5
 8003ae6:	d90c      	bls.n	8003b02 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2220      	movs	r2, #32
 8003aec:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2203      	movs	r2, #3
 8003af2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2200      	movs	r2, #0
 8003afa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	e12d      	b.n	8003d5e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f003 0301 	and.w	r3, r3, #1
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d1e5      	bne.n	8003ada <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a2f      	ldr	r2, [pc, #188]	; (8003bd0 <HAL_DMA_Abort+0x444>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d04a      	beq.n	8003bae <HAL_DMA_Abort+0x422>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a2d      	ldr	r2, [pc, #180]	; (8003bd4 <HAL_DMA_Abort+0x448>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d045      	beq.n	8003bae <HAL_DMA_Abort+0x422>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4a2c      	ldr	r2, [pc, #176]	; (8003bd8 <HAL_DMA_Abort+0x44c>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d040      	beq.n	8003bae <HAL_DMA_Abort+0x422>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a2a      	ldr	r2, [pc, #168]	; (8003bdc <HAL_DMA_Abort+0x450>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d03b      	beq.n	8003bae <HAL_DMA_Abort+0x422>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a29      	ldr	r2, [pc, #164]	; (8003be0 <HAL_DMA_Abort+0x454>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d036      	beq.n	8003bae <HAL_DMA_Abort+0x422>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a27      	ldr	r2, [pc, #156]	; (8003be4 <HAL_DMA_Abort+0x458>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d031      	beq.n	8003bae <HAL_DMA_Abort+0x422>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a26      	ldr	r2, [pc, #152]	; (8003be8 <HAL_DMA_Abort+0x45c>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d02c      	beq.n	8003bae <HAL_DMA_Abort+0x422>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a24      	ldr	r2, [pc, #144]	; (8003bec <HAL_DMA_Abort+0x460>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d027      	beq.n	8003bae <HAL_DMA_Abort+0x422>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4a23      	ldr	r2, [pc, #140]	; (8003bf0 <HAL_DMA_Abort+0x464>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d022      	beq.n	8003bae <HAL_DMA_Abort+0x422>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a21      	ldr	r2, [pc, #132]	; (8003bf4 <HAL_DMA_Abort+0x468>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d01d      	beq.n	8003bae <HAL_DMA_Abort+0x422>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4a20      	ldr	r2, [pc, #128]	; (8003bf8 <HAL_DMA_Abort+0x46c>)
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d018      	beq.n	8003bae <HAL_DMA_Abort+0x422>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a1e      	ldr	r2, [pc, #120]	; (8003bfc <HAL_DMA_Abort+0x470>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d013      	beq.n	8003bae <HAL_DMA_Abort+0x422>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a1d      	ldr	r2, [pc, #116]	; (8003c00 <HAL_DMA_Abort+0x474>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d00e      	beq.n	8003bae <HAL_DMA_Abort+0x422>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a1b      	ldr	r2, [pc, #108]	; (8003c04 <HAL_DMA_Abort+0x478>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d009      	beq.n	8003bae <HAL_DMA_Abort+0x422>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a1a      	ldr	r2, [pc, #104]	; (8003c08 <HAL_DMA_Abort+0x47c>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d004      	beq.n	8003bae <HAL_DMA_Abort+0x422>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a18      	ldr	r2, [pc, #96]	; (8003c0c <HAL_DMA_Abort+0x480>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d101      	bne.n	8003bb2 <HAL_DMA_Abort+0x426>
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e000      	b.n	8003bb4 <HAL_DMA_Abort+0x428>
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d02b      	beq.n	8003c10 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bbc:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bc2:	f003 031f 	and.w	r3, r3, #31
 8003bc6:	223f      	movs	r2, #63	; 0x3f
 8003bc8:	409a      	lsls	r2, r3
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	609a      	str	r2, [r3, #8]
 8003bce:	e02a      	b.n	8003c26 <HAL_DMA_Abort+0x49a>
 8003bd0:	40020010 	.word	0x40020010
 8003bd4:	40020028 	.word	0x40020028
 8003bd8:	40020040 	.word	0x40020040
 8003bdc:	40020058 	.word	0x40020058
 8003be0:	40020070 	.word	0x40020070
 8003be4:	40020088 	.word	0x40020088
 8003be8:	400200a0 	.word	0x400200a0
 8003bec:	400200b8 	.word	0x400200b8
 8003bf0:	40020410 	.word	0x40020410
 8003bf4:	40020428 	.word	0x40020428
 8003bf8:	40020440 	.word	0x40020440
 8003bfc:	40020458 	.word	0x40020458
 8003c00:	40020470 	.word	0x40020470
 8003c04:	40020488 	.word	0x40020488
 8003c08:	400204a0 	.word	0x400204a0
 8003c0c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c14:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c1a:	f003 031f 	and.w	r3, r3, #31
 8003c1e:	2201      	movs	r2, #1
 8003c20:	409a      	lsls	r2, r3
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a4f      	ldr	r2, [pc, #316]	; (8003d68 <HAL_DMA_Abort+0x5dc>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d072      	beq.n	8003d16 <HAL_DMA_Abort+0x58a>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4a4d      	ldr	r2, [pc, #308]	; (8003d6c <HAL_DMA_Abort+0x5e0>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d06d      	beq.n	8003d16 <HAL_DMA_Abort+0x58a>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a4c      	ldr	r2, [pc, #304]	; (8003d70 <HAL_DMA_Abort+0x5e4>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d068      	beq.n	8003d16 <HAL_DMA_Abort+0x58a>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a4a      	ldr	r2, [pc, #296]	; (8003d74 <HAL_DMA_Abort+0x5e8>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d063      	beq.n	8003d16 <HAL_DMA_Abort+0x58a>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a49      	ldr	r2, [pc, #292]	; (8003d78 <HAL_DMA_Abort+0x5ec>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d05e      	beq.n	8003d16 <HAL_DMA_Abort+0x58a>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a47      	ldr	r2, [pc, #284]	; (8003d7c <HAL_DMA_Abort+0x5f0>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d059      	beq.n	8003d16 <HAL_DMA_Abort+0x58a>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a46      	ldr	r2, [pc, #280]	; (8003d80 <HAL_DMA_Abort+0x5f4>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d054      	beq.n	8003d16 <HAL_DMA_Abort+0x58a>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a44      	ldr	r2, [pc, #272]	; (8003d84 <HAL_DMA_Abort+0x5f8>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d04f      	beq.n	8003d16 <HAL_DMA_Abort+0x58a>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a43      	ldr	r2, [pc, #268]	; (8003d88 <HAL_DMA_Abort+0x5fc>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d04a      	beq.n	8003d16 <HAL_DMA_Abort+0x58a>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a41      	ldr	r2, [pc, #260]	; (8003d8c <HAL_DMA_Abort+0x600>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d045      	beq.n	8003d16 <HAL_DMA_Abort+0x58a>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4a40      	ldr	r2, [pc, #256]	; (8003d90 <HAL_DMA_Abort+0x604>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d040      	beq.n	8003d16 <HAL_DMA_Abort+0x58a>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a3e      	ldr	r2, [pc, #248]	; (8003d94 <HAL_DMA_Abort+0x608>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d03b      	beq.n	8003d16 <HAL_DMA_Abort+0x58a>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a3d      	ldr	r2, [pc, #244]	; (8003d98 <HAL_DMA_Abort+0x60c>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d036      	beq.n	8003d16 <HAL_DMA_Abort+0x58a>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a3b      	ldr	r2, [pc, #236]	; (8003d9c <HAL_DMA_Abort+0x610>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d031      	beq.n	8003d16 <HAL_DMA_Abort+0x58a>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a3a      	ldr	r2, [pc, #232]	; (8003da0 <HAL_DMA_Abort+0x614>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d02c      	beq.n	8003d16 <HAL_DMA_Abort+0x58a>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a38      	ldr	r2, [pc, #224]	; (8003da4 <HAL_DMA_Abort+0x618>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d027      	beq.n	8003d16 <HAL_DMA_Abort+0x58a>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a37      	ldr	r2, [pc, #220]	; (8003da8 <HAL_DMA_Abort+0x61c>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d022      	beq.n	8003d16 <HAL_DMA_Abort+0x58a>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a35      	ldr	r2, [pc, #212]	; (8003dac <HAL_DMA_Abort+0x620>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d01d      	beq.n	8003d16 <HAL_DMA_Abort+0x58a>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a34      	ldr	r2, [pc, #208]	; (8003db0 <HAL_DMA_Abort+0x624>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d018      	beq.n	8003d16 <HAL_DMA_Abort+0x58a>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a32      	ldr	r2, [pc, #200]	; (8003db4 <HAL_DMA_Abort+0x628>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d013      	beq.n	8003d16 <HAL_DMA_Abort+0x58a>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a31      	ldr	r2, [pc, #196]	; (8003db8 <HAL_DMA_Abort+0x62c>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d00e      	beq.n	8003d16 <HAL_DMA_Abort+0x58a>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a2f      	ldr	r2, [pc, #188]	; (8003dbc <HAL_DMA_Abort+0x630>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d009      	beq.n	8003d16 <HAL_DMA_Abort+0x58a>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4a2e      	ldr	r2, [pc, #184]	; (8003dc0 <HAL_DMA_Abort+0x634>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d004      	beq.n	8003d16 <HAL_DMA_Abort+0x58a>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a2c      	ldr	r2, [pc, #176]	; (8003dc4 <HAL_DMA_Abort+0x638>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d101      	bne.n	8003d1a <HAL_DMA_Abort+0x58e>
 8003d16:	2301      	movs	r3, #1
 8003d18:	e000      	b.n	8003d1c <HAL_DMA_Abort+0x590>
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d015      	beq.n	8003d4c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d24:	687a      	ldr	r2, [r7, #4]
 8003d26:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8003d28:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d00c      	beq.n	8003d4c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d3c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003d40:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d46:	687a      	ldr	r2, [r7, #4]
 8003d48:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003d4a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2201      	movs	r2, #1
 8003d50:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2200      	movs	r2, #0
 8003d58:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 8003d5c:	2300      	movs	r3, #0
}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	3718      	adds	r7, #24
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}
 8003d66:	bf00      	nop
 8003d68:	40020010 	.word	0x40020010
 8003d6c:	40020028 	.word	0x40020028
 8003d70:	40020040 	.word	0x40020040
 8003d74:	40020058 	.word	0x40020058
 8003d78:	40020070 	.word	0x40020070
 8003d7c:	40020088 	.word	0x40020088
 8003d80:	400200a0 	.word	0x400200a0
 8003d84:	400200b8 	.word	0x400200b8
 8003d88:	40020410 	.word	0x40020410
 8003d8c:	40020428 	.word	0x40020428
 8003d90:	40020440 	.word	0x40020440
 8003d94:	40020458 	.word	0x40020458
 8003d98:	40020470 	.word	0x40020470
 8003d9c:	40020488 	.word	0x40020488
 8003da0:	400204a0 	.word	0x400204a0
 8003da4:	400204b8 	.word	0x400204b8
 8003da8:	58025408 	.word	0x58025408
 8003dac:	5802541c 	.word	0x5802541c
 8003db0:	58025430 	.word	0x58025430
 8003db4:	58025444 	.word	0x58025444
 8003db8:	58025458 	.word	0x58025458
 8003dbc:	5802546c 	.word	0x5802546c
 8003dc0:	58025480 	.word	0x58025480
 8003dc4:	58025494 	.word	0x58025494

08003dc8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b084      	sub	sp, #16
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d101      	bne.n	8003dda <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	e237      	b.n	800424a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	2b02      	cmp	r3, #2
 8003de4:	d004      	beq.n	8003df0 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2280      	movs	r2, #128	; 0x80
 8003dea:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003dec:	2301      	movs	r3, #1
 8003dee:	e22c      	b.n	800424a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a5c      	ldr	r2, [pc, #368]	; (8003f68 <HAL_DMA_Abort_IT+0x1a0>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d04a      	beq.n	8003e90 <HAL_DMA_Abort_IT+0xc8>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a5b      	ldr	r2, [pc, #364]	; (8003f6c <HAL_DMA_Abort_IT+0x1a4>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d045      	beq.n	8003e90 <HAL_DMA_Abort_IT+0xc8>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a59      	ldr	r2, [pc, #356]	; (8003f70 <HAL_DMA_Abort_IT+0x1a8>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d040      	beq.n	8003e90 <HAL_DMA_Abort_IT+0xc8>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a58      	ldr	r2, [pc, #352]	; (8003f74 <HAL_DMA_Abort_IT+0x1ac>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d03b      	beq.n	8003e90 <HAL_DMA_Abort_IT+0xc8>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a56      	ldr	r2, [pc, #344]	; (8003f78 <HAL_DMA_Abort_IT+0x1b0>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d036      	beq.n	8003e90 <HAL_DMA_Abort_IT+0xc8>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a55      	ldr	r2, [pc, #340]	; (8003f7c <HAL_DMA_Abort_IT+0x1b4>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d031      	beq.n	8003e90 <HAL_DMA_Abort_IT+0xc8>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4a53      	ldr	r2, [pc, #332]	; (8003f80 <HAL_DMA_Abort_IT+0x1b8>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d02c      	beq.n	8003e90 <HAL_DMA_Abort_IT+0xc8>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a52      	ldr	r2, [pc, #328]	; (8003f84 <HAL_DMA_Abort_IT+0x1bc>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d027      	beq.n	8003e90 <HAL_DMA_Abort_IT+0xc8>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a50      	ldr	r2, [pc, #320]	; (8003f88 <HAL_DMA_Abort_IT+0x1c0>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d022      	beq.n	8003e90 <HAL_DMA_Abort_IT+0xc8>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a4f      	ldr	r2, [pc, #316]	; (8003f8c <HAL_DMA_Abort_IT+0x1c4>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d01d      	beq.n	8003e90 <HAL_DMA_Abort_IT+0xc8>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a4d      	ldr	r2, [pc, #308]	; (8003f90 <HAL_DMA_Abort_IT+0x1c8>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d018      	beq.n	8003e90 <HAL_DMA_Abort_IT+0xc8>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4a4c      	ldr	r2, [pc, #304]	; (8003f94 <HAL_DMA_Abort_IT+0x1cc>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d013      	beq.n	8003e90 <HAL_DMA_Abort_IT+0xc8>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a4a      	ldr	r2, [pc, #296]	; (8003f98 <HAL_DMA_Abort_IT+0x1d0>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d00e      	beq.n	8003e90 <HAL_DMA_Abort_IT+0xc8>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a49      	ldr	r2, [pc, #292]	; (8003f9c <HAL_DMA_Abort_IT+0x1d4>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d009      	beq.n	8003e90 <HAL_DMA_Abort_IT+0xc8>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a47      	ldr	r2, [pc, #284]	; (8003fa0 <HAL_DMA_Abort_IT+0x1d8>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d004      	beq.n	8003e90 <HAL_DMA_Abort_IT+0xc8>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a46      	ldr	r2, [pc, #280]	; (8003fa4 <HAL_DMA_Abort_IT+0x1dc>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d101      	bne.n	8003e94 <HAL_DMA_Abort_IT+0xcc>
 8003e90:	2301      	movs	r3, #1
 8003e92:	e000      	b.n	8003e96 <HAL_DMA_Abort_IT+0xce>
 8003e94:	2300      	movs	r3, #0
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	f000 8086 	beq.w	8003fa8 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2204      	movs	r2, #4
 8003ea0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4a2f      	ldr	r2, [pc, #188]	; (8003f68 <HAL_DMA_Abort_IT+0x1a0>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d04a      	beq.n	8003f44 <HAL_DMA_Abort_IT+0x17c>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a2e      	ldr	r2, [pc, #184]	; (8003f6c <HAL_DMA_Abort_IT+0x1a4>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d045      	beq.n	8003f44 <HAL_DMA_Abort_IT+0x17c>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a2c      	ldr	r2, [pc, #176]	; (8003f70 <HAL_DMA_Abort_IT+0x1a8>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d040      	beq.n	8003f44 <HAL_DMA_Abort_IT+0x17c>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a2b      	ldr	r2, [pc, #172]	; (8003f74 <HAL_DMA_Abort_IT+0x1ac>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d03b      	beq.n	8003f44 <HAL_DMA_Abort_IT+0x17c>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a29      	ldr	r2, [pc, #164]	; (8003f78 <HAL_DMA_Abort_IT+0x1b0>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d036      	beq.n	8003f44 <HAL_DMA_Abort_IT+0x17c>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a28      	ldr	r2, [pc, #160]	; (8003f7c <HAL_DMA_Abort_IT+0x1b4>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d031      	beq.n	8003f44 <HAL_DMA_Abort_IT+0x17c>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a26      	ldr	r2, [pc, #152]	; (8003f80 <HAL_DMA_Abort_IT+0x1b8>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d02c      	beq.n	8003f44 <HAL_DMA_Abort_IT+0x17c>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a25      	ldr	r2, [pc, #148]	; (8003f84 <HAL_DMA_Abort_IT+0x1bc>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d027      	beq.n	8003f44 <HAL_DMA_Abort_IT+0x17c>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a23      	ldr	r2, [pc, #140]	; (8003f88 <HAL_DMA_Abort_IT+0x1c0>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d022      	beq.n	8003f44 <HAL_DMA_Abort_IT+0x17c>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4a22      	ldr	r2, [pc, #136]	; (8003f8c <HAL_DMA_Abort_IT+0x1c4>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d01d      	beq.n	8003f44 <HAL_DMA_Abort_IT+0x17c>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a20      	ldr	r2, [pc, #128]	; (8003f90 <HAL_DMA_Abort_IT+0x1c8>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d018      	beq.n	8003f44 <HAL_DMA_Abort_IT+0x17c>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4a1f      	ldr	r2, [pc, #124]	; (8003f94 <HAL_DMA_Abort_IT+0x1cc>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d013      	beq.n	8003f44 <HAL_DMA_Abort_IT+0x17c>
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a1d      	ldr	r2, [pc, #116]	; (8003f98 <HAL_DMA_Abort_IT+0x1d0>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d00e      	beq.n	8003f44 <HAL_DMA_Abort_IT+0x17c>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4a1c      	ldr	r2, [pc, #112]	; (8003f9c <HAL_DMA_Abort_IT+0x1d4>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d009      	beq.n	8003f44 <HAL_DMA_Abort_IT+0x17c>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a1a      	ldr	r2, [pc, #104]	; (8003fa0 <HAL_DMA_Abort_IT+0x1d8>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d004      	beq.n	8003f44 <HAL_DMA_Abort_IT+0x17c>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a19      	ldr	r2, [pc, #100]	; (8003fa4 <HAL_DMA_Abort_IT+0x1dc>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d108      	bne.n	8003f56 <HAL_DMA_Abort_IT+0x18e>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f022 0201 	bic.w	r2, r2, #1
 8003f52:	601a      	str	r2, [r3, #0]
 8003f54:	e178      	b.n	8004248 <HAL_DMA_Abort_IT+0x480>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	681a      	ldr	r2, [r3, #0]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f022 0201 	bic.w	r2, r2, #1
 8003f64:	601a      	str	r2, [r3, #0]
 8003f66:	e16f      	b.n	8004248 <HAL_DMA_Abort_IT+0x480>
 8003f68:	40020010 	.word	0x40020010
 8003f6c:	40020028 	.word	0x40020028
 8003f70:	40020040 	.word	0x40020040
 8003f74:	40020058 	.word	0x40020058
 8003f78:	40020070 	.word	0x40020070
 8003f7c:	40020088 	.word	0x40020088
 8003f80:	400200a0 	.word	0x400200a0
 8003f84:	400200b8 	.word	0x400200b8
 8003f88:	40020410 	.word	0x40020410
 8003f8c:	40020428 	.word	0x40020428
 8003f90:	40020440 	.word	0x40020440
 8003f94:	40020458 	.word	0x40020458
 8003f98:	40020470 	.word	0x40020470
 8003f9c:	40020488 	.word	0x40020488
 8003fa0:	400204a0 	.word	0x400204a0
 8003fa4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	681a      	ldr	r2, [r3, #0]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f022 020e 	bic.w	r2, r2, #14
 8003fb6:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a6c      	ldr	r2, [pc, #432]	; (8004170 <HAL_DMA_Abort_IT+0x3a8>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d04a      	beq.n	8004058 <HAL_DMA_Abort_IT+0x290>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a6b      	ldr	r2, [pc, #428]	; (8004174 <HAL_DMA_Abort_IT+0x3ac>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d045      	beq.n	8004058 <HAL_DMA_Abort_IT+0x290>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a69      	ldr	r2, [pc, #420]	; (8004178 <HAL_DMA_Abort_IT+0x3b0>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d040      	beq.n	8004058 <HAL_DMA_Abort_IT+0x290>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a68      	ldr	r2, [pc, #416]	; (800417c <HAL_DMA_Abort_IT+0x3b4>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d03b      	beq.n	8004058 <HAL_DMA_Abort_IT+0x290>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a66      	ldr	r2, [pc, #408]	; (8004180 <HAL_DMA_Abort_IT+0x3b8>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d036      	beq.n	8004058 <HAL_DMA_Abort_IT+0x290>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4a65      	ldr	r2, [pc, #404]	; (8004184 <HAL_DMA_Abort_IT+0x3bc>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d031      	beq.n	8004058 <HAL_DMA_Abort_IT+0x290>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4a63      	ldr	r2, [pc, #396]	; (8004188 <HAL_DMA_Abort_IT+0x3c0>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d02c      	beq.n	8004058 <HAL_DMA_Abort_IT+0x290>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4a62      	ldr	r2, [pc, #392]	; (800418c <HAL_DMA_Abort_IT+0x3c4>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d027      	beq.n	8004058 <HAL_DMA_Abort_IT+0x290>
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	4a60      	ldr	r2, [pc, #384]	; (8004190 <HAL_DMA_Abort_IT+0x3c8>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d022      	beq.n	8004058 <HAL_DMA_Abort_IT+0x290>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	4a5f      	ldr	r2, [pc, #380]	; (8004194 <HAL_DMA_Abort_IT+0x3cc>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d01d      	beq.n	8004058 <HAL_DMA_Abort_IT+0x290>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a5d      	ldr	r2, [pc, #372]	; (8004198 <HAL_DMA_Abort_IT+0x3d0>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d018      	beq.n	8004058 <HAL_DMA_Abort_IT+0x290>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4a5c      	ldr	r2, [pc, #368]	; (800419c <HAL_DMA_Abort_IT+0x3d4>)
 800402c:	4293      	cmp	r3, r2
 800402e:	d013      	beq.n	8004058 <HAL_DMA_Abort_IT+0x290>
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a5a      	ldr	r2, [pc, #360]	; (80041a0 <HAL_DMA_Abort_IT+0x3d8>)
 8004036:	4293      	cmp	r3, r2
 8004038:	d00e      	beq.n	8004058 <HAL_DMA_Abort_IT+0x290>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	4a59      	ldr	r2, [pc, #356]	; (80041a4 <HAL_DMA_Abort_IT+0x3dc>)
 8004040:	4293      	cmp	r3, r2
 8004042:	d009      	beq.n	8004058 <HAL_DMA_Abort_IT+0x290>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4a57      	ldr	r2, [pc, #348]	; (80041a8 <HAL_DMA_Abort_IT+0x3e0>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d004      	beq.n	8004058 <HAL_DMA_Abort_IT+0x290>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	4a56      	ldr	r2, [pc, #344]	; (80041ac <HAL_DMA_Abort_IT+0x3e4>)
 8004054:	4293      	cmp	r3, r2
 8004056:	d108      	bne.n	800406a <HAL_DMA_Abort_IT+0x2a2>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f022 0201 	bic.w	r2, r2, #1
 8004066:	601a      	str	r2, [r3, #0]
 8004068:	e007      	b.n	800407a <HAL_DMA_Abort_IT+0x2b2>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	681a      	ldr	r2, [r3, #0]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f022 0201 	bic.w	r2, r2, #1
 8004078:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4a3c      	ldr	r2, [pc, #240]	; (8004170 <HAL_DMA_Abort_IT+0x3a8>)
 8004080:	4293      	cmp	r3, r2
 8004082:	d072      	beq.n	800416a <HAL_DMA_Abort_IT+0x3a2>
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a3a      	ldr	r2, [pc, #232]	; (8004174 <HAL_DMA_Abort_IT+0x3ac>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d06d      	beq.n	800416a <HAL_DMA_Abort_IT+0x3a2>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4a39      	ldr	r2, [pc, #228]	; (8004178 <HAL_DMA_Abort_IT+0x3b0>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d068      	beq.n	800416a <HAL_DMA_Abort_IT+0x3a2>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a37      	ldr	r2, [pc, #220]	; (800417c <HAL_DMA_Abort_IT+0x3b4>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d063      	beq.n	800416a <HAL_DMA_Abort_IT+0x3a2>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a36      	ldr	r2, [pc, #216]	; (8004180 <HAL_DMA_Abort_IT+0x3b8>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d05e      	beq.n	800416a <HAL_DMA_Abort_IT+0x3a2>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a34      	ldr	r2, [pc, #208]	; (8004184 <HAL_DMA_Abort_IT+0x3bc>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d059      	beq.n	800416a <HAL_DMA_Abort_IT+0x3a2>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a33      	ldr	r2, [pc, #204]	; (8004188 <HAL_DMA_Abort_IT+0x3c0>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d054      	beq.n	800416a <HAL_DMA_Abort_IT+0x3a2>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a31      	ldr	r2, [pc, #196]	; (800418c <HAL_DMA_Abort_IT+0x3c4>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d04f      	beq.n	800416a <HAL_DMA_Abort_IT+0x3a2>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4a30      	ldr	r2, [pc, #192]	; (8004190 <HAL_DMA_Abort_IT+0x3c8>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d04a      	beq.n	800416a <HAL_DMA_Abort_IT+0x3a2>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a2e      	ldr	r2, [pc, #184]	; (8004194 <HAL_DMA_Abort_IT+0x3cc>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d045      	beq.n	800416a <HAL_DMA_Abort_IT+0x3a2>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a2d      	ldr	r2, [pc, #180]	; (8004198 <HAL_DMA_Abort_IT+0x3d0>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d040      	beq.n	800416a <HAL_DMA_Abort_IT+0x3a2>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a2b      	ldr	r2, [pc, #172]	; (800419c <HAL_DMA_Abort_IT+0x3d4>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d03b      	beq.n	800416a <HAL_DMA_Abort_IT+0x3a2>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a2a      	ldr	r2, [pc, #168]	; (80041a0 <HAL_DMA_Abort_IT+0x3d8>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d036      	beq.n	800416a <HAL_DMA_Abort_IT+0x3a2>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a28      	ldr	r2, [pc, #160]	; (80041a4 <HAL_DMA_Abort_IT+0x3dc>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d031      	beq.n	800416a <HAL_DMA_Abort_IT+0x3a2>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a27      	ldr	r2, [pc, #156]	; (80041a8 <HAL_DMA_Abort_IT+0x3e0>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d02c      	beq.n	800416a <HAL_DMA_Abort_IT+0x3a2>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a25      	ldr	r2, [pc, #148]	; (80041ac <HAL_DMA_Abort_IT+0x3e4>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d027      	beq.n	800416a <HAL_DMA_Abort_IT+0x3a2>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a24      	ldr	r2, [pc, #144]	; (80041b0 <HAL_DMA_Abort_IT+0x3e8>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d022      	beq.n	800416a <HAL_DMA_Abort_IT+0x3a2>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a22      	ldr	r2, [pc, #136]	; (80041b4 <HAL_DMA_Abort_IT+0x3ec>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d01d      	beq.n	800416a <HAL_DMA_Abort_IT+0x3a2>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4a21      	ldr	r2, [pc, #132]	; (80041b8 <HAL_DMA_Abort_IT+0x3f0>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d018      	beq.n	800416a <HAL_DMA_Abort_IT+0x3a2>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a1f      	ldr	r2, [pc, #124]	; (80041bc <HAL_DMA_Abort_IT+0x3f4>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d013      	beq.n	800416a <HAL_DMA_Abort_IT+0x3a2>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4a1e      	ldr	r2, [pc, #120]	; (80041c0 <HAL_DMA_Abort_IT+0x3f8>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d00e      	beq.n	800416a <HAL_DMA_Abort_IT+0x3a2>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a1c      	ldr	r2, [pc, #112]	; (80041c4 <HAL_DMA_Abort_IT+0x3fc>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d009      	beq.n	800416a <HAL_DMA_Abort_IT+0x3a2>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a1b      	ldr	r2, [pc, #108]	; (80041c8 <HAL_DMA_Abort_IT+0x400>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d004      	beq.n	800416a <HAL_DMA_Abort_IT+0x3a2>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a19      	ldr	r2, [pc, #100]	; (80041cc <HAL_DMA_Abort_IT+0x404>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d132      	bne.n	80041d0 <HAL_DMA_Abort_IT+0x408>
 800416a:	2301      	movs	r3, #1
 800416c:	e031      	b.n	80041d2 <HAL_DMA_Abort_IT+0x40a>
 800416e:	bf00      	nop
 8004170:	40020010 	.word	0x40020010
 8004174:	40020028 	.word	0x40020028
 8004178:	40020040 	.word	0x40020040
 800417c:	40020058 	.word	0x40020058
 8004180:	40020070 	.word	0x40020070
 8004184:	40020088 	.word	0x40020088
 8004188:	400200a0 	.word	0x400200a0
 800418c:	400200b8 	.word	0x400200b8
 8004190:	40020410 	.word	0x40020410
 8004194:	40020428 	.word	0x40020428
 8004198:	40020440 	.word	0x40020440
 800419c:	40020458 	.word	0x40020458
 80041a0:	40020470 	.word	0x40020470
 80041a4:	40020488 	.word	0x40020488
 80041a8:	400204a0 	.word	0x400204a0
 80041ac:	400204b8 	.word	0x400204b8
 80041b0:	58025408 	.word	0x58025408
 80041b4:	5802541c 	.word	0x5802541c
 80041b8:	58025430 	.word	0x58025430
 80041bc:	58025444 	.word	0x58025444
 80041c0:	58025458 	.word	0x58025458
 80041c4:	5802546c 	.word	0x5802546c
 80041c8:	58025480 	.word	0x58025480
 80041cc:	58025494 	.word	0x58025494
 80041d0:	2300      	movs	r3, #0
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d028      	beq.n	8004228 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041e0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80041e4:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041ea:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041f0:	f003 031f 	and.w	r3, r3, #31
 80041f4:	2201      	movs	r2, #1
 80041f6:	409a      	lsls	r2, r3
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004200:	687a      	ldr	r2, [r7, #4]
 8004202:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004204:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800420a:	2b00      	cmp	r3, #0
 800420c:	d00c      	beq.n	8004228 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004212:	681a      	ldr	r2, [r3, #0]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004218:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800421c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004222:	687a      	ldr	r2, [r7, #4]
 8004224:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004226:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2201      	movs	r2, #1
 800422c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2200      	movs	r2, #0
 8004234:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800423c:	2b00      	cmp	r3, #0
 800423e:	d003      	beq.n	8004248 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004244:	6878      	ldr	r0, [r7, #4]
 8004246:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8004248:	2300      	movs	r3, #0
}
 800424a:	4618      	mov	r0, r3
 800424c:	3710      	adds	r7, #16
 800424e:	46bd      	mov	sp, r7
 8004250:	bd80      	pop	{r7, pc}
 8004252:	bf00      	nop

08004254 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b08a      	sub	sp, #40	; 0x28
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 800425c:	2300      	movs	r3, #0
 800425e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004260:	4b67      	ldr	r3, [pc, #412]	; (8004400 <HAL_DMA_IRQHandler+0x1ac>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a67      	ldr	r2, [pc, #412]	; (8004404 <HAL_DMA_IRQHandler+0x1b0>)
 8004266:	fba2 2303 	umull	r2, r3, r2, r3
 800426a:	0a9b      	lsrs	r3, r3, #10
 800426c:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004272:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004278:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800427a:	6a3b      	ldr	r3, [r7, #32]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8004280:	69fb      	ldr	r3, [r7, #28]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a5f      	ldr	r2, [pc, #380]	; (8004408 <HAL_DMA_IRQHandler+0x1b4>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d04a      	beq.n	8004326 <HAL_DMA_IRQHandler+0xd2>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a5d      	ldr	r2, [pc, #372]	; (800440c <HAL_DMA_IRQHandler+0x1b8>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d045      	beq.n	8004326 <HAL_DMA_IRQHandler+0xd2>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a5c      	ldr	r2, [pc, #368]	; (8004410 <HAL_DMA_IRQHandler+0x1bc>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d040      	beq.n	8004326 <HAL_DMA_IRQHandler+0xd2>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4a5a      	ldr	r2, [pc, #360]	; (8004414 <HAL_DMA_IRQHandler+0x1c0>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d03b      	beq.n	8004326 <HAL_DMA_IRQHandler+0xd2>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a59      	ldr	r2, [pc, #356]	; (8004418 <HAL_DMA_IRQHandler+0x1c4>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d036      	beq.n	8004326 <HAL_DMA_IRQHandler+0xd2>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a57      	ldr	r2, [pc, #348]	; (800441c <HAL_DMA_IRQHandler+0x1c8>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d031      	beq.n	8004326 <HAL_DMA_IRQHandler+0xd2>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4a56      	ldr	r2, [pc, #344]	; (8004420 <HAL_DMA_IRQHandler+0x1cc>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d02c      	beq.n	8004326 <HAL_DMA_IRQHandler+0xd2>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4a54      	ldr	r2, [pc, #336]	; (8004424 <HAL_DMA_IRQHandler+0x1d0>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d027      	beq.n	8004326 <HAL_DMA_IRQHandler+0xd2>
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	4a53      	ldr	r2, [pc, #332]	; (8004428 <HAL_DMA_IRQHandler+0x1d4>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d022      	beq.n	8004326 <HAL_DMA_IRQHandler+0xd2>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a51      	ldr	r2, [pc, #324]	; (800442c <HAL_DMA_IRQHandler+0x1d8>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d01d      	beq.n	8004326 <HAL_DMA_IRQHandler+0xd2>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a50      	ldr	r2, [pc, #320]	; (8004430 <HAL_DMA_IRQHandler+0x1dc>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d018      	beq.n	8004326 <HAL_DMA_IRQHandler+0xd2>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a4e      	ldr	r2, [pc, #312]	; (8004434 <HAL_DMA_IRQHandler+0x1e0>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d013      	beq.n	8004326 <HAL_DMA_IRQHandler+0xd2>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a4d      	ldr	r2, [pc, #308]	; (8004438 <HAL_DMA_IRQHandler+0x1e4>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d00e      	beq.n	8004326 <HAL_DMA_IRQHandler+0xd2>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a4b      	ldr	r2, [pc, #300]	; (800443c <HAL_DMA_IRQHandler+0x1e8>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d009      	beq.n	8004326 <HAL_DMA_IRQHandler+0xd2>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4a4a      	ldr	r2, [pc, #296]	; (8004440 <HAL_DMA_IRQHandler+0x1ec>)
 8004318:	4293      	cmp	r3, r2
 800431a:	d004      	beq.n	8004326 <HAL_DMA_IRQHandler+0xd2>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4a48      	ldr	r2, [pc, #288]	; (8004444 <HAL_DMA_IRQHandler+0x1f0>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d101      	bne.n	800432a <HAL_DMA_IRQHandler+0xd6>
 8004326:	2301      	movs	r3, #1
 8004328:	e000      	b.n	800432c <HAL_DMA_IRQHandler+0xd8>
 800432a:	2300      	movs	r3, #0
 800432c:	2b00      	cmp	r3, #0
 800432e:	f000 842b 	beq.w	8004b88 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004336:	f003 031f 	and.w	r3, r3, #31
 800433a:	2208      	movs	r2, #8
 800433c:	409a      	lsls	r2, r3
 800433e:	69bb      	ldr	r3, [r7, #24]
 8004340:	4013      	ands	r3, r2
 8004342:	2b00      	cmp	r3, #0
 8004344:	f000 80a2 	beq.w	800448c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a2e      	ldr	r2, [pc, #184]	; (8004408 <HAL_DMA_IRQHandler+0x1b4>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d04a      	beq.n	80043e8 <HAL_DMA_IRQHandler+0x194>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a2d      	ldr	r2, [pc, #180]	; (800440c <HAL_DMA_IRQHandler+0x1b8>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d045      	beq.n	80043e8 <HAL_DMA_IRQHandler+0x194>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a2b      	ldr	r2, [pc, #172]	; (8004410 <HAL_DMA_IRQHandler+0x1bc>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d040      	beq.n	80043e8 <HAL_DMA_IRQHandler+0x194>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a2a      	ldr	r2, [pc, #168]	; (8004414 <HAL_DMA_IRQHandler+0x1c0>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d03b      	beq.n	80043e8 <HAL_DMA_IRQHandler+0x194>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a28      	ldr	r2, [pc, #160]	; (8004418 <HAL_DMA_IRQHandler+0x1c4>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d036      	beq.n	80043e8 <HAL_DMA_IRQHandler+0x194>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a27      	ldr	r2, [pc, #156]	; (800441c <HAL_DMA_IRQHandler+0x1c8>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d031      	beq.n	80043e8 <HAL_DMA_IRQHandler+0x194>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a25      	ldr	r2, [pc, #148]	; (8004420 <HAL_DMA_IRQHandler+0x1cc>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d02c      	beq.n	80043e8 <HAL_DMA_IRQHandler+0x194>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a24      	ldr	r2, [pc, #144]	; (8004424 <HAL_DMA_IRQHandler+0x1d0>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d027      	beq.n	80043e8 <HAL_DMA_IRQHandler+0x194>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a22      	ldr	r2, [pc, #136]	; (8004428 <HAL_DMA_IRQHandler+0x1d4>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d022      	beq.n	80043e8 <HAL_DMA_IRQHandler+0x194>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a21      	ldr	r2, [pc, #132]	; (800442c <HAL_DMA_IRQHandler+0x1d8>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d01d      	beq.n	80043e8 <HAL_DMA_IRQHandler+0x194>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a1f      	ldr	r2, [pc, #124]	; (8004430 <HAL_DMA_IRQHandler+0x1dc>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d018      	beq.n	80043e8 <HAL_DMA_IRQHandler+0x194>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a1e      	ldr	r2, [pc, #120]	; (8004434 <HAL_DMA_IRQHandler+0x1e0>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d013      	beq.n	80043e8 <HAL_DMA_IRQHandler+0x194>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a1c      	ldr	r2, [pc, #112]	; (8004438 <HAL_DMA_IRQHandler+0x1e4>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d00e      	beq.n	80043e8 <HAL_DMA_IRQHandler+0x194>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a1b      	ldr	r2, [pc, #108]	; (800443c <HAL_DMA_IRQHandler+0x1e8>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d009      	beq.n	80043e8 <HAL_DMA_IRQHandler+0x194>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a19      	ldr	r2, [pc, #100]	; (8004440 <HAL_DMA_IRQHandler+0x1ec>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d004      	beq.n	80043e8 <HAL_DMA_IRQHandler+0x194>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a18      	ldr	r2, [pc, #96]	; (8004444 <HAL_DMA_IRQHandler+0x1f0>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d12f      	bne.n	8004448 <HAL_DMA_IRQHandler+0x1f4>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f003 0304 	and.w	r3, r3, #4
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	bf14      	ite	ne
 80043f6:	2301      	movne	r3, #1
 80043f8:	2300      	moveq	r3, #0
 80043fa:	b2db      	uxtb	r3, r3
 80043fc:	e02e      	b.n	800445c <HAL_DMA_IRQHandler+0x208>
 80043fe:	bf00      	nop
 8004400:	24000010 	.word	0x24000010
 8004404:	1b4e81b5 	.word	0x1b4e81b5
 8004408:	40020010 	.word	0x40020010
 800440c:	40020028 	.word	0x40020028
 8004410:	40020040 	.word	0x40020040
 8004414:	40020058 	.word	0x40020058
 8004418:	40020070 	.word	0x40020070
 800441c:	40020088 	.word	0x40020088
 8004420:	400200a0 	.word	0x400200a0
 8004424:	400200b8 	.word	0x400200b8
 8004428:	40020410 	.word	0x40020410
 800442c:	40020428 	.word	0x40020428
 8004430:	40020440 	.word	0x40020440
 8004434:	40020458 	.word	0x40020458
 8004438:	40020470 	.word	0x40020470
 800443c:	40020488 	.word	0x40020488
 8004440:	400204a0 	.word	0x400204a0
 8004444:	400204b8 	.word	0x400204b8
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f003 0308 	and.w	r3, r3, #8
 8004452:	2b00      	cmp	r3, #0
 8004454:	bf14      	ite	ne
 8004456:	2301      	movne	r3, #1
 8004458:	2300      	moveq	r3, #0
 800445a:	b2db      	uxtb	r3, r3
 800445c:	2b00      	cmp	r3, #0
 800445e:	d015      	beq.n	800448c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	681a      	ldr	r2, [r3, #0]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f022 0204 	bic.w	r2, r2, #4
 800446e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004474:	f003 031f 	and.w	r3, r3, #31
 8004478:	2208      	movs	r2, #8
 800447a:	409a      	lsls	r2, r3
 800447c:	6a3b      	ldr	r3, [r7, #32]
 800447e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004484:	f043 0201 	orr.w	r2, r3, #1
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004490:	f003 031f 	and.w	r3, r3, #31
 8004494:	69ba      	ldr	r2, [r7, #24]
 8004496:	fa22 f303 	lsr.w	r3, r2, r3
 800449a:	f003 0301 	and.w	r3, r3, #1
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d06e      	beq.n	8004580 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a69      	ldr	r2, [pc, #420]	; (800464c <HAL_DMA_IRQHandler+0x3f8>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d04a      	beq.n	8004542 <HAL_DMA_IRQHandler+0x2ee>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a67      	ldr	r2, [pc, #412]	; (8004650 <HAL_DMA_IRQHandler+0x3fc>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d045      	beq.n	8004542 <HAL_DMA_IRQHandler+0x2ee>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a66      	ldr	r2, [pc, #408]	; (8004654 <HAL_DMA_IRQHandler+0x400>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d040      	beq.n	8004542 <HAL_DMA_IRQHandler+0x2ee>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a64      	ldr	r2, [pc, #400]	; (8004658 <HAL_DMA_IRQHandler+0x404>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d03b      	beq.n	8004542 <HAL_DMA_IRQHandler+0x2ee>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4a63      	ldr	r2, [pc, #396]	; (800465c <HAL_DMA_IRQHandler+0x408>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d036      	beq.n	8004542 <HAL_DMA_IRQHandler+0x2ee>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a61      	ldr	r2, [pc, #388]	; (8004660 <HAL_DMA_IRQHandler+0x40c>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d031      	beq.n	8004542 <HAL_DMA_IRQHandler+0x2ee>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4a60      	ldr	r2, [pc, #384]	; (8004664 <HAL_DMA_IRQHandler+0x410>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d02c      	beq.n	8004542 <HAL_DMA_IRQHandler+0x2ee>
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a5e      	ldr	r2, [pc, #376]	; (8004668 <HAL_DMA_IRQHandler+0x414>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d027      	beq.n	8004542 <HAL_DMA_IRQHandler+0x2ee>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4a5d      	ldr	r2, [pc, #372]	; (800466c <HAL_DMA_IRQHandler+0x418>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d022      	beq.n	8004542 <HAL_DMA_IRQHandler+0x2ee>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a5b      	ldr	r2, [pc, #364]	; (8004670 <HAL_DMA_IRQHandler+0x41c>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d01d      	beq.n	8004542 <HAL_DMA_IRQHandler+0x2ee>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a5a      	ldr	r2, [pc, #360]	; (8004674 <HAL_DMA_IRQHandler+0x420>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d018      	beq.n	8004542 <HAL_DMA_IRQHandler+0x2ee>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4a58      	ldr	r2, [pc, #352]	; (8004678 <HAL_DMA_IRQHandler+0x424>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d013      	beq.n	8004542 <HAL_DMA_IRQHandler+0x2ee>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a57      	ldr	r2, [pc, #348]	; (800467c <HAL_DMA_IRQHandler+0x428>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d00e      	beq.n	8004542 <HAL_DMA_IRQHandler+0x2ee>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a55      	ldr	r2, [pc, #340]	; (8004680 <HAL_DMA_IRQHandler+0x42c>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d009      	beq.n	8004542 <HAL_DMA_IRQHandler+0x2ee>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4a54      	ldr	r2, [pc, #336]	; (8004684 <HAL_DMA_IRQHandler+0x430>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d004      	beq.n	8004542 <HAL_DMA_IRQHandler+0x2ee>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a52      	ldr	r2, [pc, #328]	; (8004688 <HAL_DMA_IRQHandler+0x434>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d10a      	bne.n	8004558 <HAL_DMA_IRQHandler+0x304>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	695b      	ldr	r3, [r3, #20]
 8004548:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800454c:	2b00      	cmp	r3, #0
 800454e:	bf14      	ite	ne
 8004550:	2301      	movne	r3, #1
 8004552:	2300      	moveq	r3, #0
 8004554:	b2db      	uxtb	r3, r3
 8004556:	e003      	b.n	8004560 <HAL_DMA_IRQHandler+0x30c>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	2300      	movs	r3, #0
 8004560:	2b00      	cmp	r3, #0
 8004562:	d00d      	beq.n	8004580 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004568:	f003 031f 	and.w	r3, r3, #31
 800456c:	2201      	movs	r2, #1
 800456e:	409a      	lsls	r2, r3
 8004570:	6a3b      	ldr	r3, [r7, #32]
 8004572:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004578:	f043 0202 	orr.w	r2, r3, #2
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004584:	f003 031f 	and.w	r3, r3, #31
 8004588:	2204      	movs	r2, #4
 800458a:	409a      	lsls	r2, r3
 800458c:	69bb      	ldr	r3, [r7, #24]
 800458e:	4013      	ands	r3, r2
 8004590:	2b00      	cmp	r3, #0
 8004592:	f000 808f 	beq.w	80046b4 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a2c      	ldr	r2, [pc, #176]	; (800464c <HAL_DMA_IRQHandler+0x3f8>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d04a      	beq.n	8004636 <HAL_DMA_IRQHandler+0x3e2>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a2a      	ldr	r2, [pc, #168]	; (8004650 <HAL_DMA_IRQHandler+0x3fc>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d045      	beq.n	8004636 <HAL_DMA_IRQHandler+0x3e2>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a29      	ldr	r2, [pc, #164]	; (8004654 <HAL_DMA_IRQHandler+0x400>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d040      	beq.n	8004636 <HAL_DMA_IRQHandler+0x3e2>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a27      	ldr	r2, [pc, #156]	; (8004658 <HAL_DMA_IRQHandler+0x404>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d03b      	beq.n	8004636 <HAL_DMA_IRQHandler+0x3e2>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4a26      	ldr	r2, [pc, #152]	; (800465c <HAL_DMA_IRQHandler+0x408>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d036      	beq.n	8004636 <HAL_DMA_IRQHandler+0x3e2>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4a24      	ldr	r2, [pc, #144]	; (8004660 <HAL_DMA_IRQHandler+0x40c>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d031      	beq.n	8004636 <HAL_DMA_IRQHandler+0x3e2>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4a23      	ldr	r2, [pc, #140]	; (8004664 <HAL_DMA_IRQHandler+0x410>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d02c      	beq.n	8004636 <HAL_DMA_IRQHandler+0x3e2>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4a21      	ldr	r2, [pc, #132]	; (8004668 <HAL_DMA_IRQHandler+0x414>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d027      	beq.n	8004636 <HAL_DMA_IRQHandler+0x3e2>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a20      	ldr	r2, [pc, #128]	; (800466c <HAL_DMA_IRQHandler+0x418>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d022      	beq.n	8004636 <HAL_DMA_IRQHandler+0x3e2>
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a1e      	ldr	r2, [pc, #120]	; (8004670 <HAL_DMA_IRQHandler+0x41c>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d01d      	beq.n	8004636 <HAL_DMA_IRQHandler+0x3e2>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4a1d      	ldr	r2, [pc, #116]	; (8004674 <HAL_DMA_IRQHandler+0x420>)
 8004600:	4293      	cmp	r3, r2
 8004602:	d018      	beq.n	8004636 <HAL_DMA_IRQHandler+0x3e2>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a1b      	ldr	r2, [pc, #108]	; (8004678 <HAL_DMA_IRQHandler+0x424>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d013      	beq.n	8004636 <HAL_DMA_IRQHandler+0x3e2>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a1a      	ldr	r2, [pc, #104]	; (800467c <HAL_DMA_IRQHandler+0x428>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d00e      	beq.n	8004636 <HAL_DMA_IRQHandler+0x3e2>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a18      	ldr	r2, [pc, #96]	; (8004680 <HAL_DMA_IRQHandler+0x42c>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d009      	beq.n	8004636 <HAL_DMA_IRQHandler+0x3e2>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4a17      	ldr	r2, [pc, #92]	; (8004684 <HAL_DMA_IRQHandler+0x430>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d004      	beq.n	8004636 <HAL_DMA_IRQHandler+0x3e2>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a15      	ldr	r2, [pc, #84]	; (8004688 <HAL_DMA_IRQHandler+0x434>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d12a      	bne.n	800468c <HAL_DMA_IRQHandler+0x438>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f003 0302 	and.w	r3, r3, #2
 8004640:	2b00      	cmp	r3, #0
 8004642:	bf14      	ite	ne
 8004644:	2301      	movne	r3, #1
 8004646:	2300      	moveq	r3, #0
 8004648:	b2db      	uxtb	r3, r3
 800464a:	e023      	b.n	8004694 <HAL_DMA_IRQHandler+0x440>
 800464c:	40020010 	.word	0x40020010
 8004650:	40020028 	.word	0x40020028
 8004654:	40020040 	.word	0x40020040
 8004658:	40020058 	.word	0x40020058
 800465c:	40020070 	.word	0x40020070
 8004660:	40020088 	.word	0x40020088
 8004664:	400200a0 	.word	0x400200a0
 8004668:	400200b8 	.word	0x400200b8
 800466c:	40020410 	.word	0x40020410
 8004670:	40020428 	.word	0x40020428
 8004674:	40020440 	.word	0x40020440
 8004678:	40020458 	.word	0x40020458
 800467c:	40020470 	.word	0x40020470
 8004680:	40020488 	.word	0x40020488
 8004684:	400204a0 	.word	0x400204a0
 8004688:	400204b8 	.word	0x400204b8
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	2300      	movs	r3, #0
 8004694:	2b00      	cmp	r3, #0
 8004696:	d00d      	beq.n	80046b4 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800469c:	f003 031f 	and.w	r3, r3, #31
 80046a0:	2204      	movs	r2, #4
 80046a2:	409a      	lsls	r2, r3
 80046a4:	6a3b      	ldr	r3, [r7, #32]
 80046a6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046ac:	f043 0204 	orr.w	r2, r3, #4
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046b8:	f003 031f 	and.w	r3, r3, #31
 80046bc:	2210      	movs	r2, #16
 80046be:	409a      	lsls	r2, r3
 80046c0:	69bb      	ldr	r3, [r7, #24]
 80046c2:	4013      	ands	r3, r2
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	f000 80a6 	beq.w	8004816 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	4a85      	ldr	r2, [pc, #532]	; (80048e4 <HAL_DMA_IRQHandler+0x690>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d04a      	beq.n	800476a <HAL_DMA_IRQHandler+0x516>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a83      	ldr	r2, [pc, #524]	; (80048e8 <HAL_DMA_IRQHandler+0x694>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d045      	beq.n	800476a <HAL_DMA_IRQHandler+0x516>
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4a82      	ldr	r2, [pc, #520]	; (80048ec <HAL_DMA_IRQHandler+0x698>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d040      	beq.n	800476a <HAL_DMA_IRQHandler+0x516>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4a80      	ldr	r2, [pc, #512]	; (80048f0 <HAL_DMA_IRQHandler+0x69c>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d03b      	beq.n	800476a <HAL_DMA_IRQHandler+0x516>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4a7f      	ldr	r2, [pc, #508]	; (80048f4 <HAL_DMA_IRQHandler+0x6a0>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d036      	beq.n	800476a <HAL_DMA_IRQHandler+0x516>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a7d      	ldr	r2, [pc, #500]	; (80048f8 <HAL_DMA_IRQHandler+0x6a4>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d031      	beq.n	800476a <HAL_DMA_IRQHandler+0x516>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4a7c      	ldr	r2, [pc, #496]	; (80048fc <HAL_DMA_IRQHandler+0x6a8>)
 800470c:	4293      	cmp	r3, r2
 800470e:	d02c      	beq.n	800476a <HAL_DMA_IRQHandler+0x516>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4a7a      	ldr	r2, [pc, #488]	; (8004900 <HAL_DMA_IRQHandler+0x6ac>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d027      	beq.n	800476a <HAL_DMA_IRQHandler+0x516>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4a79      	ldr	r2, [pc, #484]	; (8004904 <HAL_DMA_IRQHandler+0x6b0>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d022      	beq.n	800476a <HAL_DMA_IRQHandler+0x516>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a77      	ldr	r2, [pc, #476]	; (8004908 <HAL_DMA_IRQHandler+0x6b4>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d01d      	beq.n	800476a <HAL_DMA_IRQHandler+0x516>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4a76      	ldr	r2, [pc, #472]	; (800490c <HAL_DMA_IRQHandler+0x6b8>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d018      	beq.n	800476a <HAL_DMA_IRQHandler+0x516>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a74      	ldr	r2, [pc, #464]	; (8004910 <HAL_DMA_IRQHandler+0x6bc>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d013      	beq.n	800476a <HAL_DMA_IRQHandler+0x516>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4a73      	ldr	r2, [pc, #460]	; (8004914 <HAL_DMA_IRQHandler+0x6c0>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d00e      	beq.n	800476a <HAL_DMA_IRQHandler+0x516>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a71      	ldr	r2, [pc, #452]	; (8004918 <HAL_DMA_IRQHandler+0x6c4>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d009      	beq.n	800476a <HAL_DMA_IRQHandler+0x516>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4a70      	ldr	r2, [pc, #448]	; (800491c <HAL_DMA_IRQHandler+0x6c8>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d004      	beq.n	800476a <HAL_DMA_IRQHandler+0x516>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a6e      	ldr	r2, [pc, #440]	; (8004920 <HAL_DMA_IRQHandler+0x6cc>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d10a      	bne.n	8004780 <HAL_DMA_IRQHandler+0x52c>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f003 0308 	and.w	r3, r3, #8
 8004774:	2b00      	cmp	r3, #0
 8004776:	bf14      	ite	ne
 8004778:	2301      	movne	r3, #1
 800477a:	2300      	moveq	r3, #0
 800477c:	b2db      	uxtb	r3, r3
 800477e:	e009      	b.n	8004794 <HAL_DMA_IRQHandler+0x540>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f003 0304 	and.w	r3, r3, #4
 800478a:	2b00      	cmp	r3, #0
 800478c:	bf14      	ite	ne
 800478e:	2301      	movne	r3, #1
 8004790:	2300      	moveq	r3, #0
 8004792:	b2db      	uxtb	r3, r3
 8004794:	2b00      	cmp	r3, #0
 8004796:	d03e      	beq.n	8004816 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800479c:	f003 031f 	and.w	r3, r3, #31
 80047a0:	2210      	movs	r2, #16
 80047a2:	409a      	lsls	r2, r3
 80047a4:	6a3b      	ldr	r3, [r7, #32]
 80047a6:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d018      	beq.n	80047e8 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d108      	bne.n	80047d6 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d024      	beq.n	8004816 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047d0:	6878      	ldr	r0, [r7, #4]
 80047d2:	4798      	blx	r3
 80047d4:	e01f      	b.n	8004816 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d01b      	beq.n	8004816 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047e2:	6878      	ldr	r0, [r7, #4]
 80047e4:	4798      	blx	r3
 80047e6:	e016      	b.n	8004816 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d107      	bne.n	8004806 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	681a      	ldr	r2, [r3, #0]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f022 0208 	bic.w	r2, r2, #8
 8004804:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800480a:	2b00      	cmp	r3, #0
 800480c:	d003      	beq.n	8004816 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004812:	6878      	ldr	r0, [r7, #4]
 8004814:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800481a:	f003 031f 	and.w	r3, r3, #31
 800481e:	2220      	movs	r2, #32
 8004820:	409a      	lsls	r2, r3
 8004822:	69bb      	ldr	r3, [r7, #24]
 8004824:	4013      	ands	r3, r2
 8004826:	2b00      	cmp	r3, #0
 8004828:	f000 8110 	beq.w	8004a4c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4a2c      	ldr	r2, [pc, #176]	; (80048e4 <HAL_DMA_IRQHandler+0x690>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d04a      	beq.n	80048cc <HAL_DMA_IRQHandler+0x678>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4a2b      	ldr	r2, [pc, #172]	; (80048e8 <HAL_DMA_IRQHandler+0x694>)
 800483c:	4293      	cmp	r3, r2
 800483e:	d045      	beq.n	80048cc <HAL_DMA_IRQHandler+0x678>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4a29      	ldr	r2, [pc, #164]	; (80048ec <HAL_DMA_IRQHandler+0x698>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d040      	beq.n	80048cc <HAL_DMA_IRQHandler+0x678>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	4a28      	ldr	r2, [pc, #160]	; (80048f0 <HAL_DMA_IRQHandler+0x69c>)
 8004850:	4293      	cmp	r3, r2
 8004852:	d03b      	beq.n	80048cc <HAL_DMA_IRQHandler+0x678>
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4a26      	ldr	r2, [pc, #152]	; (80048f4 <HAL_DMA_IRQHandler+0x6a0>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d036      	beq.n	80048cc <HAL_DMA_IRQHandler+0x678>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4a25      	ldr	r2, [pc, #148]	; (80048f8 <HAL_DMA_IRQHandler+0x6a4>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d031      	beq.n	80048cc <HAL_DMA_IRQHandler+0x678>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4a23      	ldr	r2, [pc, #140]	; (80048fc <HAL_DMA_IRQHandler+0x6a8>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d02c      	beq.n	80048cc <HAL_DMA_IRQHandler+0x678>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4a22      	ldr	r2, [pc, #136]	; (8004900 <HAL_DMA_IRQHandler+0x6ac>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d027      	beq.n	80048cc <HAL_DMA_IRQHandler+0x678>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4a20      	ldr	r2, [pc, #128]	; (8004904 <HAL_DMA_IRQHandler+0x6b0>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d022      	beq.n	80048cc <HAL_DMA_IRQHandler+0x678>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4a1f      	ldr	r2, [pc, #124]	; (8004908 <HAL_DMA_IRQHandler+0x6b4>)
 800488c:	4293      	cmp	r3, r2
 800488e:	d01d      	beq.n	80048cc <HAL_DMA_IRQHandler+0x678>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4a1d      	ldr	r2, [pc, #116]	; (800490c <HAL_DMA_IRQHandler+0x6b8>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d018      	beq.n	80048cc <HAL_DMA_IRQHandler+0x678>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4a1c      	ldr	r2, [pc, #112]	; (8004910 <HAL_DMA_IRQHandler+0x6bc>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d013      	beq.n	80048cc <HAL_DMA_IRQHandler+0x678>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a1a      	ldr	r2, [pc, #104]	; (8004914 <HAL_DMA_IRQHandler+0x6c0>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d00e      	beq.n	80048cc <HAL_DMA_IRQHandler+0x678>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4a19      	ldr	r2, [pc, #100]	; (8004918 <HAL_DMA_IRQHandler+0x6c4>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d009      	beq.n	80048cc <HAL_DMA_IRQHandler+0x678>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a17      	ldr	r2, [pc, #92]	; (800491c <HAL_DMA_IRQHandler+0x6c8>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d004      	beq.n	80048cc <HAL_DMA_IRQHandler+0x678>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a16      	ldr	r2, [pc, #88]	; (8004920 <HAL_DMA_IRQHandler+0x6cc>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d12b      	bne.n	8004924 <HAL_DMA_IRQHandler+0x6d0>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f003 0310 	and.w	r3, r3, #16
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	bf14      	ite	ne
 80048da:	2301      	movne	r3, #1
 80048dc:	2300      	moveq	r3, #0
 80048de:	b2db      	uxtb	r3, r3
 80048e0:	e02a      	b.n	8004938 <HAL_DMA_IRQHandler+0x6e4>
 80048e2:	bf00      	nop
 80048e4:	40020010 	.word	0x40020010
 80048e8:	40020028 	.word	0x40020028
 80048ec:	40020040 	.word	0x40020040
 80048f0:	40020058 	.word	0x40020058
 80048f4:	40020070 	.word	0x40020070
 80048f8:	40020088 	.word	0x40020088
 80048fc:	400200a0 	.word	0x400200a0
 8004900:	400200b8 	.word	0x400200b8
 8004904:	40020410 	.word	0x40020410
 8004908:	40020428 	.word	0x40020428
 800490c:	40020440 	.word	0x40020440
 8004910:	40020458 	.word	0x40020458
 8004914:	40020470 	.word	0x40020470
 8004918:	40020488 	.word	0x40020488
 800491c:	400204a0 	.word	0x400204a0
 8004920:	400204b8 	.word	0x400204b8
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f003 0302 	and.w	r3, r3, #2
 800492e:	2b00      	cmp	r3, #0
 8004930:	bf14      	ite	ne
 8004932:	2301      	movne	r3, #1
 8004934:	2300      	moveq	r3, #0
 8004936:	b2db      	uxtb	r3, r3
 8004938:	2b00      	cmp	r3, #0
 800493a:	f000 8087 	beq.w	8004a4c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004942:	f003 031f 	and.w	r3, r3, #31
 8004946:	2220      	movs	r2, #32
 8004948:	409a      	lsls	r2, r3
 800494a:	6a3b      	ldr	r3, [r7, #32]
 800494c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004954:	b2db      	uxtb	r3, r3
 8004956:	2b04      	cmp	r3, #4
 8004958:	d139      	bne.n	80049ce <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f022 0216 	bic.w	r2, r2, #22
 8004968:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	695a      	ldr	r2, [r3, #20]
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004978:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800497e:	2b00      	cmp	r3, #0
 8004980:	d103      	bne.n	800498a <HAL_DMA_IRQHandler+0x736>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004986:	2b00      	cmp	r3, #0
 8004988:	d007      	beq.n	800499a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	681a      	ldr	r2, [r3, #0]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f022 0208 	bic.w	r2, r2, #8
 8004998:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800499e:	f003 031f 	and.w	r3, r3, #31
 80049a2:	223f      	movs	r2, #63	; 0x3f
 80049a4:	409a      	lsls	r2, r3
 80049a6:	6a3b      	ldr	r3, [r7, #32]
 80049a8:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2201      	movs	r2, #1
 80049ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2200      	movs	r2, #0
 80049b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80049be:	2b00      	cmp	r3, #0
 80049c0:	f000 834a 	beq.w	8005058 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80049c8:	6878      	ldr	r0, [r7, #4]
 80049ca:	4798      	blx	r3
          }
          return;
 80049cc:	e344      	b.n	8005058 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d018      	beq.n	8004a0e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d108      	bne.n	80049fc <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d02c      	beq.n	8004a4c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049f6:	6878      	ldr	r0, [r7, #4]
 80049f8:	4798      	blx	r3
 80049fa:	e027      	b.n	8004a4c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d023      	beq.n	8004a4c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a08:	6878      	ldr	r0, [r7, #4]
 8004a0a:	4798      	blx	r3
 8004a0c:	e01e      	b.n	8004a4c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d10f      	bne.n	8004a3c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f022 0210 	bic.w	r2, r2, #16
 8004a2a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2201      	movs	r2, #1
 8004a30:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2200      	movs	r2, #0
 8004a38:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d003      	beq.n	8004a4c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a48:	6878      	ldr	r0, [r7, #4]
 8004a4a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	f000 8306 	beq.w	8005062 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a5a:	f003 0301 	and.w	r3, r3, #1
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	f000 8088 	beq.w	8004b74 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2204      	movs	r2, #4
 8004a68:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4a7a      	ldr	r2, [pc, #488]	; (8004c5c <HAL_DMA_IRQHandler+0xa08>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d04a      	beq.n	8004b0c <HAL_DMA_IRQHandler+0x8b8>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4a79      	ldr	r2, [pc, #484]	; (8004c60 <HAL_DMA_IRQHandler+0xa0c>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d045      	beq.n	8004b0c <HAL_DMA_IRQHandler+0x8b8>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a77      	ldr	r2, [pc, #476]	; (8004c64 <HAL_DMA_IRQHandler+0xa10>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d040      	beq.n	8004b0c <HAL_DMA_IRQHandler+0x8b8>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4a76      	ldr	r2, [pc, #472]	; (8004c68 <HAL_DMA_IRQHandler+0xa14>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d03b      	beq.n	8004b0c <HAL_DMA_IRQHandler+0x8b8>
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4a74      	ldr	r2, [pc, #464]	; (8004c6c <HAL_DMA_IRQHandler+0xa18>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d036      	beq.n	8004b0c <HAL_DMA_IRQHandler+0x8b8>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4a73      	ldr	r2, [pc, #460]	; (8004c70 <HAL_DMA_IRQHandler+0xa1c>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d031      	beq.n	8004b0c <HAL_DMA_IRQHandler+0x8b8>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a71      	ldr	r2, [pc, #452]	; (8004c74 <HAL_DMA_IRQHandler+0xa20>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d02c      	beq.n	8004b0c <HAL_DMA_IRQHandler+0x8b8>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	4a70      	ldr	r2, [pc, #448]	; (8004c78 <HAL_DMA_IRQHandler+0xa24>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d027      	beq.n	8004b0c <HAL_DMA_IRQHandler+0x8b8>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a6e      	ldr	r2, [pc, #440]	; (8004c7c <HAL_DMA_IRQHandler+0xa28>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d022      	beq.n	8004b0c <HAL_DMA_IRQHandler+0x8b8>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4a6d      	ldr	r2, [pc, #436]	; (8004c80 <HAL_DMA_IRQHandler+0xa2c>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d01d      	beq.n	8004b0c <HAL_DMA_IRQHandler+0x8b8>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a6b      	ldr	r2, [pc, #428]	; (8004c84 <HAL_DMA_IRQHandler+0xa30>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d018      	beq.n	8004b0c <HAL_DMA_IRQHandler+0x8b8>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a6a      	ldr	r2, [pc, #424]	; (8004c88 <HAL_DMA_IRQHandler+0xa34>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d013      	beq.n	8004b0c <HAL_DMA_IRQHandler+0x8b8>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a68      	ldr	r2, [pc, #416]	; (8004c8c <HAL_DMA_IRQHandler+0xa38>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d00e      	beq.n	8004b0c <HAL_DMA_IRQHandler+0x8b8>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a67      	ldr	r2, [pc, #412]	; (8004c90 <HAL_DMA_IRQHandler+0xa3c>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d009      	beq.n	8004b0c <HAL_DMA_IRQHandler+0x8b8>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a65      	ldr	r2, [pc, #404]	; (8004c94 <HAL_DMA_IRQHandler+0xa40>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d004      	beq.n	8004b0c <HAL_DMA_IRQHandler+0x8b8>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a64      	ldr	r2, [pc, #400]	; (8004c98 <HAL_DMA_IRQHandler+0xa44>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d108      	bne.n	8004b1e <HAL_DMA_IRQHandler+0x8ca>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	681a      	ldr	r2, [r3, #0]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f022 0201 	bic.w	r2, r2, #1
 8004b1a:	601a      	str	r2, [r3, #0]
 8004b1c:	e007      	b.n	8004b2e <HAL_DMA_IRQHandler+0x8da>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	681a      	ldr	r2, [r3, #0]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f022 0201 	bic.w	r2, r2, #1
 8004b2c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	3301      	adds	r3, #1
 8004b32:	60fb      	str	r3, [r7, #12]
 8004b34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b36:	429a      	cmp	r2, r3
 8004b38:	d307      	bcc.n	8004b4a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f003 0301 	and.w	r3, r3, #1
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d1f2      	bne.n	8004b2e <HAL_DMA_IRQHandler+0x8da>
 8004b48:	e000      	b.n	8004b4c <HAL_DMA_IRQHandler+0x8f8>
            break;
 8004b4a:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f003 0301 	and.w	r3, r3, #1
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d004      	beq.n	8004b64 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2203      	movs	r2, #3
 8004b5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8004b62:	e003      	b.n	8004b6c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2201      	movs	r2, #1
 8004b68:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	f000 8272 	beq.w	8005062 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b82:	6878      	ldr	r0, [r7, #4]
 8004b84:	4798      	blx	r3
 8004b86:	e26c      	b.n	8005062 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a43      	ldr	r2, [pc, #268]	; (8004c9c <HAL_DMA_IRQHandler+0xa48>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d022      	beq.n	8004bd8 <HAL_DMA_IRQHandler+0x984>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4a42      	ldr	r2, [pc, #264]	; (8004ca0 <HAL_DMA_IRQHandler+0xa4c>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d01d      	beq.n	8004bd8 <HAL_DMA_IRQHandler+0x984>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a40      	ldr	r2, [pc, #256]	; (8004ca4 <HAL_DMA_IRQHandler+0xa50>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d018      	beq.n	8004bd8 <HAL_DMA_IRQHandler+0x984>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	4a3f      	ldr	r2, [pc, #252]	; (8004ca8 <HAL_DMA_IRQHandler+0xa54>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d013      	beq.n	8004bd8 <HAL_DMA_IRQHandler+0x984>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4a3d      	ldr	r2, [pc, #244]	; (8004cac <HAL_DMA_IRQHandler+0xa58>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d00e      	beq.n	8004bd8 <HAL_DMA_IRQHandler+0x984>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	4a3c      	ldr	r2, [pc, #240]	; (8004cb0 <HAL_DMA_IRQHandler+0xa5c>)
 8004bc0:	4293      	cmp	r3, r2
 8004bc2:	d009      	beq.n	8004bd8 <HAL_DMA_IRQHandler+0x984>
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	4a3a      	ldr	r2, [pc, #232]	; (8004cb4 <HAL_DMA_IRQHandler+0xa60>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d004      	beq.n	8004bd8 <HAL_DMA_IRQHandler+0x984>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	4a39      	ldr	r2, [pc, #228]	; (8004cb8 <HAL_DMA_IRQHandler+0xa64>)
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	d101      	bne.n	8004bdc <HAL_DMA_IRQHandler+0x988>
 8004bd8:	2301      	movs	r3, #1
 8004bda:	e000      	b.n	8004bde <HAL_DMA_IRQHandler+0x98a>
 8004bdc:	2300      	movs	r3, #0
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	f000 823f 	beq.w	8005062 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bf0:	f003 031f 	and.w	r3, r3, #31
 8004bf4:	2204      	movs	r2, #4
 8004bf6:	409a      	lsls	r2, r3
 8004bf8:	697b      	ldr	r3, [r7, #20]
 8004bfa:	4013      	ands	r3, r2
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	f000 80cd 	beq.w	8004d9c <HAL_DMA_IRQHandler+0xb48>
 8004c02:	693b      	ldr	r3, [r7, #16]
 8004c04:	f003 0304 	and.w	r3, r3, #4
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	f000 80c7 	beq.w	8004d9c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c12:	f003 031f 	and.w	r3, r3, #31
 8004c16:	2204      	movs	r2, #4
 8004c18:	409a      	lsls	r2, r3
 8004c1a:	69fb      	ldr	r3, [r7, #28]
 8004c1c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d049      	beq.n	8004cbc <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004c28:	693b      	ldr	r3, [r7, #16]
 8004c2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d109      	bne.n	8004c46 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	f000 8210 	beq.w	800505c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c40:	6878      	ldr	r0, [r7, #4]
 8004c42:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004c44:	e20a      	b.n	800505c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	f000 8206 	beq.w	800505c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c54:	6878      	ldr	r0, [r7, #4]
 8004c56:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004c58:	e200      	b.n	800505c <HAL_DMA_IRQHandler+0xe08>
 8004c5a:	bf00      	nop
 8004c5c:	40020010 	.word	0x40020010
 8004c60:	40020028 	.word	0x40020028
 8004c64:	40020040 	.word	0x40020040
 8004c68:	40020058 	.word	0x40020058
 8004c6c:	40020070 	.word	0x40020070
 8004c70:	40020088 	.word	0x40020088
 8004c74:	400200a0 	.word	0x400200a0
 8004c78:	400200b8 	.word	0x400200b8
 8004c7c:	40020410 	.word	0x40020410
 8004c80:	40020428 	.word	0x40020428
 8004c84:	40020440 	.word	0x40020440
 8004c88:	40020458 	.word	0x40020458
 8004c8c:	40020470 	.word	0x40020470
 8004c90:	40020488 	.word	0x40020488
 8004c94:	400204a0 	.word	0x400204a0
 8004c98:	400204b8 	.word	0x400204b8
 8004c9c:	58025408 	.word	0x58025408
 8004ca0:	5802541c 	.word	0x5802541c
 8004ca4:	58025430 	.word	0x58025430
 8004ca8:	58025444 	.word	0x58025444
 8004cac:	58025458 	.word	0x58025458
 8004cb0:	5802546c 	.word	0x5802546c
 8004cb4:	58025480 	.word	0x58025480
 8004cb8:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004cbc:	693b      	ldr	r3, [r7, #16]
 8004cbe:	f003 0320 	and.w	r3, r3, #32
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d160      	bne.n	8004d88 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	4a7f      	ldr	r2, [pc, #508]	; (8004ec8 <HAL_DMA_IRQHandler+0xc74>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d04a      	beq.n	8004d66 <HAL_DMA_IRQHandler+0xb12>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4a7d      	ldr	r2, [pc, #500]	; (8004ecc <HAL_DMA_IRQHandler+0xc78>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d045      	beq.n	8004d66 <HAL_DMA_IRQHandler+0xb12>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	4a7c      	ldr	r2, [pc, #496]	; (8004ed0 <HAL_DMA_IRQHandler+0xc7c>)
 8004ce0:	4293      	cmp	r3, r2
 8004ce2:	d040      	beq.n	8004d66 <HAL_DMA_IRQHandler+0xb12>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4a7a      	ldr	r2, [pc, #488]	; (8004ed4 <HAL_DMA_IRQHandler+0xc80>)
 8004cea:	4293      	cmp	r3, r2
 8004cec:	d03b      	beq.n	8004d66 <HAL_DMA_IRQHandler+0xb12>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4a79      	ldr	r2, [pc, #484]	; (8004ed8 <HAL_DMA_IRQHandler+0xc84>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d036      	beq.n	8004d66 <HAL_DMA_IRQHandler+0xb12>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4a77      	ldr	r2, [pc, #476]	; (8004edc <HAL_DMA_IRQHandler+0xc88>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d031      	beq.n	8004d66 <HAL_DMA_IRQHandler+0xb12>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4a76      	ldr	r2, [pc, #472]	; (8004ee0 <HAL_DMA_IRQHandler+0xc8c>)
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d02c      	beq.n	8004d66 <HAL_DMA_IRQHandler+0xb12>
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4a74      	ldr	r2, [pc, #464]	; (8004ee4 <HAL_DMA_IRQHandler+0xc90>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d027      	beq.n	8004d66 <HAL_DMA_IRQHandler+0xb12>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4a73      	ldr	r2, [pc, #460]	; (8004ee8 <HAL_DMA_IRQHandler+0xc94>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d022      	beq.n	8004d66 <HAL_DMA_IRQHandler+0xb12>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4a71      	ldr	r2, [pc, #452]	; (8004eec <HAL_DMA_IRQHandler+0xc98>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d01d      	beq.n	8004d66 <HAL_DMA_IRQHandler+0xb12>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4a70      	ldr	r2, [pc, #448]	; (8004ef0 <HAL_DMA_IRQHandler+0xc9c>)
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d018      	beq.n	8004d66 <HAL_DMA_IRQHandler+0xb12>
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	4a6e      	ldr	r2, [pc, #440]	; (8004ef4 <HAL_DMA_IRQHandler+0xca0>)
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d013      	beq.n	8004d66 <HAL_DMA_IRQHandler+0xb12>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4a6d      	ldr	r2, [pc, #436]	; (8004ef8 <HAL_DMA_IRQHandler+0xca4>)
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d00e      	beq.n	8004d66 <HAL_DMA_IRQHandler+0xb12>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4a6b      	ldr	r2, [pc, #428]	; (8004efc <HAL_DMA_IRQHandler+0xca8>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d009      	beq.n	8004d66 <HAL_DMA_IRQHandler+0xb12>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	4a6a      	ldr	r2, [pc, #424]	; (8004f00 <HAL_DMA_IRQHandler+0xcac>)
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d004      	beq.n	8004d66 <HAL_DMA_IRQHandler+0xb12>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4a68      	ldr	r2, [pc, #416]	; (8004f04 <HAL_DMA_IRQHandler+0xcb0>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d108      	bne.n	8004d78 <HAL_DMA_IRQHandler+0xb24>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	681a      	ldr	r2, [r3, #0]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f022 0208 	bic.w	r2, r2, #8
 8004d74:	601a      	str	r2, [r3, #0]
 8004d76:	e007      	b.n	8004d88 <HAL_DMA_IRQHandler+0xb34>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	681a      	ldr	r2, [r3, #0]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f022 0204 	bic.w	r2, r2, #4
 8004d86:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	f000 8165 	beq.w	800505c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d96:	6878      	ldr	r0, [r7, #4]
 8004d98:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004d9a:	e15f      	b.n	800505c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004da0:	f003 031f 	and.w	r3, r3, #31
 8004da4:	2202      	movs	r2, #2
 8004da6:	409a      	lsls	r2, r3
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	4013      	ands	r3, r2
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	f000 80c5 	beq.w	8004f3c <HAL_DMA_IRQHandler+0xce8>
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	f003 0302 	and.w	r3, r3, #2
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	f000 80bf 	beq.w	8004f3c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dc2:	f003 031f 	and.w	r3, r3, #31
 8004dc6:	2202      	movs	r2, #2
 8004dc8:	409a      	lsls	r2, r3
 8004dca:	69fb      	ldr	r3, [r7, #28]
 8004dcc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004dce:	693b      	ldr	r3, [r7, #16]
 8004dd0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d018      	beq.n	8004e0a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004dd8:	693b      	ldr	r3, [r7, #16]
 8004dda:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d109      	bne.n	8004df6 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	f000 813a 	beq.w	8005060 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004df0:	6878      	ldr	r0, [r7, #4]
 8004df2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004df4:	e134      	b.n	8005060 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	f000 8130 	beq.w	8005060 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e04:	6878      	ldr	r0, [r7, #4]
 8004e06:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004e08:	e12a      	b.n	8005060 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	f003 0320 	and.w	r3, r3, #32
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	f040 8089 	bne.w	8004f28 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a2b      	ldr	r2, [pc, #172]	; (8004ec8 <HAL_DMA_IRQHandler+0xc74>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d04a      	beq.n	8004eb6 <HAL_DMA_IRQHandler+0xc62>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a29      	ldr	r2, [pc, #164]	; (8004ecc <HAL_DMA_IRQHandler+0xc78>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d045      	beq.n	8004eb6 <HAL_DMA_IRQHandler+0xc62>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4a28      	ldr	r2, [pc, #160]	; (8004ed0 <HAL_DMA_IRQHandler+0xc7c>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d040      	beq.n	8004eb6 <HAL_DMA_IRQHandler+0xc62>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	4a26      	ldr	r2, [pc, #152]	; (8004ed4 <HAL_DMA_IRQHandler+0xc80>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d03b      	beq.n	8004eb6 <HAL_DMA_IRQHandler+0xc62>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	4a25      	ldr	r2, [pc, #148]	; (8004ed8 <HAL_DMA_IRQHandler+0xc84>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d036      	beq.n	8004eb6 <HAL_DMA_IRQHandler+0xc62>
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	4a23      	ldr	r2, [pc, #140]	; (8004edc <HAL_DMA_IRQHandler+0xc88>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d031      	beq.n	8004eb6 <HAL_DMA_IRQHandler+0xc62>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4a22      	ldr	r2, [pc, #136]	; (8004ee0 <HAL_DMA_IRQHandler+0xc8c>)
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	d02c      	beq.n	8004eb6 <HAL_DMA_IRQHandler+0xc62>
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4a20      	ldr	r2, [pc, #128]	; (8004ee4 <HAL_DMA_IRQHandler+0xc90>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d027      	beq.n	8004eb6 <HAL_DMA_IRQHandler+0xc62>
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	4a1f      	ldr	r2, [pc, #124]	; (8004ee8 <HAL_DMA_IRQHandler+0xc94>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d022      	beq.n	8004eb6 <HAL_DMA_IRQHandler+0xc62>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a1d      	ldr	r2, [pc, #116]	; (8004eec <HAL_DMA_IRQHandler+0xc98>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d01d      	beq.n	8004eb6 <HAL_DMA_IRQHandler+0xc62>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	4a1c      	ldr	r2, [pc, #112]	; (8004ef0 <HAL_DMA_IRQHandler+0xc9c>)
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d018      	beq.n	8004eb6 <HAL_DMA_IRQHandler+0xc62>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4a1a      	ldr	r2, [pc, #104]	; (8004ef4 <HAL_DMA_IRQHandler+0xca0>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d013      	beq.n	8004eb6 <HAL_DMA_IRQHandler+0xc62>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4a19      	ldr	r2, [pc, #100]	; (8004ef8 <HAL_DMA_IRQHandler+0xca4>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d00e      	beq.n	8004eb6 <HAL_DMA_IRQHandler+0xc62>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4a17      	ldr	r2, [pc, #92]	; (8004efc <HAL_DMA_IRQHandler+0xca8>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d009      	beq.n	8004eb6 <HAL_DMA_IRQHandler+0xc62>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4a16      	ldr	r2, [pc, #88]	; (8004f00 <HAL_DMA_IRQHandler+0xcac>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d004      	beq.n	8004eb6 <HAL_DMA_IRQHandler+0xc62>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4a14      	ldr	r2, [pc, #80]	; (8004f04 <HAL_DMA_IRQHandler+0xcb0>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d128      	bne.n	8004f08 <HAL_DMA_IRQHandler+0xcb4>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	681a      	ldr	r2, [r3, #0]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f022 0214 	bic.w	r2, r2, #20
 8004ec4:	601a      	str	r2, [r3, #0]
 8004ec6:	e027      	b.n	8004f18 <HAL_DMA_IRQHandler+0xcc4>
 8004ec8:	40020010 	.word	0x40020010
 8004ecc:	40020028 	.word	0x40020028
 8004ed0:	40020040 	.word	0x40020040
 8004ed4:	40020058 	.word	0x40020058
 8004ed8:	40020070 	.word	0x40020070
 8004edc:	40020088 	.word	0x40020088
 8004ee0:	400200a0 	.word	0x400200a0
 8004ee4:	400200b8 	.word	0x400200b8
 8004ee8:	40020410 	.word	0x40020410
 8004eec:	40020428 	.word	0x40020428
 8004ef0:	40020440 	.word	0x40020440
 8004ef4:	40020458 	.word	0x40020458
 8004ef8:	40020470 	.word	0x40020470
 8004efc:	40020488 	.word	0x40020488
 8004f00:	400204a0 	.word	0x400204a0
 8004f04:	400204b8 	.word	0x400204b8
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	681a      	ldr	r2, [r3, #0]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f022 020a 	bic.w	r2, r2, #10
 8004f16:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2200      	movs	r2, #0
 8004f24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	f000 8097 	beq.w	8005060 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f36:	6878      	ldr	r0, [r7, #4]
 8004f38:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004f3a:	e091      	b.n	8005060 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f40:	f003 031f 	and.w	r3, r3, #31
 8004f44:	2208      	movs	r2, #8
 8004f46:	409a      	lsls	r2, r3
 8004f48:	697b      	ldr	r3, [r7, #20]
 8004f4a:	4013      	ands	r3, r2
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	f000 8088 	beq.w	8005062 <HAL_DMA_IRQHandler+0xe0e>
 8004f52:	693b      	ldr	r3, [r7, #16]
 8004f54:	f003 0308 	and.w	r3, r3, #8
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	f000 8082 	beq.w	8005062 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	4a41      	ldr	r2, [pc, #260]	; (8005068 <HAL_DMA_IRQHandler+0xe14>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d04a      	beq.n	8004ffe <HAL_DMA_IRQHandler+0xdaa>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4a3f      	ldr	r2, [pc, #252]	; (800506c <HAL_DMA_IRQHandler+0xe18>)
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d045      	beq.n	8004ffe <HAL_DMA_IRQHandler+0xdaa>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4a3e      	ldr	r2, [pc, #248]	; (8005070 <HAL_DMA_IRQHandler+0xe1c>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d040      	beq.n	8004ffe <HAL_DMA_IRQHandler+0xdaa>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a3c      	ldr	r2, [pc, #240]	; (8005074 <HAL_DMA_IRQHandler+0xe20>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d03b      	beq.n	8004ffe <HAL_DMA_IRQHandler+0xdaa>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4a3b      	ldr	r2, [pc, #236]	; (8005078 <HAL_DMA_IRQHandler+0xe24>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d036      	beq.n	8004ffe <HAL_DMA_IRQHandler+0xdaa>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	4a39      	ldr	r2, [pc, #228]	; (800507c <HAL_DMA_IRQHandler+0xe28>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d031      	beq.n	8004ffe <HAL_DMA_IRQHandler+0xdaa>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	4a38      	ldr	r2, [pc, #224]	; (8005080 <HAL_DMA_IRQHandler+0xe2c>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d02c      	beq.n	8004ffe <HAL_DMA_IRQHandler+0xdaa>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a36      	ldr	r2, [pc, #216]	; (8005084 <HAL_DMA_IRQHandler+0xe30>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d027      	beq.n	8004ffe <HAL_DMA_IRQHandler+0xdaa>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	4a35      	ldr	r2, [pc, #212]	; (8005088 <HAL_DMA_IRQHandler+0xe34>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d022      	beq.n	8004ffe <HAL_DMA_IRQHandler+0xdaa>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4a33      	ldr	r2, [pc, #204]	; (800508c <HAL_DMA_IRQHandler+0xe38>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d01d      	beq.n	8004ffe <HAL_DMA_IRQHandler+0xdaa>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4a32      	ldr	r2, [pc, #200]	; (8005090 <HAL_DMA_IRQHandler+0xe3c>)
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	d018      	beq.n	8004ffe <HAL_DMA_IRQHandler+0xdaa>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	4a30      	ldr	r2, [pc, #192]	; (8005094 <HAL_DMA_IRQHandler+0xe40>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d013      	beq.n	8004ffe <HAL_DMA_IRQHandler+0xdaa>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4a2f      	ldr	r2, [pc, #188]	; (8005098 <HAL_DMA_IRQHandler+0xe44>)
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d00e      	beq.n	8004ffe <HAL_DMA_IRQHandler+0xdaa>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4a2d      	ldr	r2, [pc, #180]	; (800509c <HAL_DMA_IRQHandler+0xe48>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d009      	beq.n	8004ffe <HAL_DMA_IRQHandler+0xdaa>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	4a2c      	ldr	r2, [pc, #176]	; (80050a0 <HAL_DMA_IRQHandler+0xe4c>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d004      	beq.n	8004ffe <HAL_DMA_IRQHandler+0xdaa>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	4a2a      	ldr	r2, [pc, #168]	; (80050a4 <HAL_DMA_IRQHandler+0xe50>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d108      	bne.n	8005010 <HAL_DMA_IRQHandler+0xdbc>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	681a      	ldr	r2, [r3, #0]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f022 021c 	bic.w	r2, r2, #28
 800500c:	601a      	str	r2, [r3, #0]
 800500e:	e007      	b.n	8005020 <HAL_DMA_IRQHandler+0xdcc>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	681a      	ldr	r2, [r3, #0]
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f022 020e 	bic.w	r2, r2, #14
 800501e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005024:	f003 031f 	and.w	r3, r3, #31
 8005028:	2201      	movs	r2, #1
 800502a:	409a      	lsls	r2, r3
 800502c:	69fb      	ldr	r3, [r7, #28]
 800502e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2201      	movs	r2, #1
 8005034:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2201      	movs	r2, #1
 800503a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2200      	movs	r2, #0
 8005042:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800504a:	2b00      	cmp	r3, #0
 800504c:	d009      	beq.n	8005062 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005052:	6878      	ldr	r0, [r7, #4]
 8005054:	4798      	blx	r3
 8005056:	e004      	b.n	8005062 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8005058:	bf00      	nop
 800505a:	e002      	b.n	8005062 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800505c:	bf00      	nop
 800505e:	e000      	b.n	8005062 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005060:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8005062:	3728      	adds	r7, #40	; 0x28
 8005064:	46bd      	mov	sp, r7
 8005066:	bd80      	pop	{r7, pc}
 8005068:	40020010 	.word	0x40020010
 800506c:	40020028 	.word	0x40020028
 8005070:	40020040 	.word	0x40020040
 8005074:	40020058 	.word	0x40020058
 8005078:	40020070 	.word	0x40020070
 800507c:	40020088 	.word	0x40020088
 8005080:	400200a0 	.word	0x400200a0
 8005084:	400200b8 	.word	0x400200b8
 8005088:	40020410 	.word	0x40020410
 800508c:	40020428 	.word	0x40020428
 8005090:	40020440 	.word	0x40020440
 8005094:	40020458 	.word	0x40020458
 8005098:	40020470 	.word	0x40020470
 800509c:	40020488 	.word	0x40020488
 80050a0:	400204a0 	.word	0x400204a0
 80050a4:	400204b8 	.word	0x400204b8

080050a8 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b082      	sub	sp, #8
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d101      	bne.n	80050ba <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 80050b6:	2301      	movs	r3, #1
 80050b8:	e04f      	b.n	800515a <HAL_DMA2D_Init+0xb2>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 80050c0:	b2db      	uxtb	r3, r3
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d106      	bne.n	80050d4 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2200      	movs	r2, #0
 80050ca:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 80050ce:	6878      	ldr	r0, [r7, #4]
 80050d0:	f000 f84e 	bl	8005170 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2202      	movs	r2, #2
 80050d8:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	681a      	ldr	r2, [r3, #0]
 80050e2:	4b20      	ldr	r3, [pc, #128]	; (8005164 <HAL_DMA2D_Init+0xbc>)
 80050e4:	4013      	ands	r3, r2
 80050e6:	687a      	ldr	r2, [r7, #4]
 80050e8:	6851      	ldr	r1, [r2, #4]
 80050ea:	687a      	ldr	r2, [r7, #4]
 80050ec:	69d2      	ldr	r2, [r2, #28]
 80050ee:	4311      	orrs	r1, r2
 80050f0:	687a      	ldr	r2, [r7, #4]
 80050f2:	6812      	ldr	r2, [r2, #0]
 80050f4:	430b      	orrs	r3, r1
 80050f6:	6013      	str	r3, [r2, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80050fe:	4b1a      	ldr	r3, [pc, #104]	; (8005168 <HAL_DMA2D_Init+0xc0>)
 8005100:	4013      	ands	r3, r2
 8005102:	687a      	ldr	r2, [r7, #4]
 8005104:	6891      	ldr	r1, [r2, #8]
 8005106:	687a      	ldr	r2, [r7, #4]
 8005108:	6992      	ldr	r2, [r2, #24]
 800510a:	4311      	orrs	r1, r2
 800510c:	687a      	ldr	r2, [r7, #4]
 800510e:	6812      	ldr	r2, [r2, #0]
 8005110:	430b      	orrs	r3, r1
 8005112:	6353      	str	r3, [r2, #52]	; 0x34
             hdma2d->Init.ColorMode | hdma2d->Init.BytesSwap);

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800511a:	4b14      	ldr	r3, [pc, #80]	; (800516c <HAL_DMA2D_Init+0xc4>)
 800511c:	4013      	ands	r3, r2
 800511e:	687a      	ldr	r2, [r7, #4]
 8005120:	68d1      	ldr	r1, [r2, #12]
 8005122:	687a      	ldr	r2, [r7, #4]
 8005124:	6812      	ldr	r2, [r2, #0]
 8005126:	430b      	orrs	r3, r1
 8005128:	6413      	str	r3, [r2, #64]	; 0x40
  /* DMA2D OPFCCR AI and RBS fields setting (Output Alpha Inversion)*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005130:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	691b      	ldr	r3, [r3, #16]
 8005138:	051a      	lsls	r2, r3, #20
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	695b      	ldr	r3, [r3, #20]
 800513e:	055b      	lsls	r3, r3, #21
 8005140:	431a      	orrs	r2, r3
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	430a      	orrs	r2, r1
 8005148:	635a      	str	r2, [r3, #52]	; 0x34
             ((hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos) | \
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2200      	movs	r2, #0
 800514e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2201      	movs	r2, #1
 8005154:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

  return HAL_OK;
 8005158:	2300      	movs	r3, #0
}
 800515a:	4618      	mov	r0, r3
 800515c:	3708      	adds	r7, #8
 800515e:	46bd      	mov	sp, r7
 8005160:	bd80      	pop	{r7, pc}
 8005162:	bf00      	nop
 8005164:	fff8ffbf 	.word	0xfff8ffbf
 8005168:	fffffef8 	.word	0xfffffef8
 800516c:	ffff0000 	.word	0xffff0000

08005170 <HAL_DMA2D_MspInit>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef *hdma2d)
{
 8005170:	b480      	push	{r7}
 8005172:	b083      	sub	sp, #12
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_MspInit can be implemented in the user file.
   */
}
 8005178:	bf00      	nop
 800517a:	370c      	adds	r7, #12
 800517c:	46bd      	mov	sp, r7
 800517e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005182:	4770      	bx	lr

08005184 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b086      	sub	sp, #24
 8005188:	af02      	add	r7, sp, #8
 800518a:	60f8      	str	r0, [r7, #12]
 800518c:	60b9      	str	r1, [r7, #8]
 800518e:	607a      	str	r2, [r7, #4]
 8005190:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 8005198:	2b01      	cmp	r3, #1
 800519a:	d101      	bne.n	80051a0 <HAL_DMA2D_Start+0x1c>
 800519c:	2302      	movs	r3, #2
 800519e:	e018      	b.n	80051d2 <HAL_DMA2D_Start+0x4e>
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	2201      	movs	r2, #1
 80051a4:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	2202      	movs	r2, #2
 80051ac:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80051b0:	69bb      	ldr	r3, [r7, #24]
 80051b2:	9300      	str	r3, [sp, #0]
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	687a      	ldr	r2, [r7, #4]
 80051b8:	68b9      	ldr	r1, [r7, #8]
 80051ba:	68f8      	ldr	r0, [r7, #12]
 80051bc:	f000 f9a4 	bl	8005508 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	681a      	ldr	r2, [r3, #0]
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f042 0201 	orr.w	r2, r2, #1
 80051ce:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80051d0:	2300      	movs	r3, #0
}
 80051d2:	4618      	mov	r0, r3
 80051d4:	3710      	adds	r7, #16
 80051d6:	46bd      	mov	sp, r7
 80051d8:	bd80      	pop	{r7, pc}

080051da <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 80051da:	b580      	push	{r7, lr}
 80051dc:	b086      	sub	sp, #24
 80051de:	af00      	add	r7, sp, #0
 80051e0:	6078      	str	r0, [r7, #4]
 80051e2:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 80051e4:	2300      	movs	r3, #0
 80051e6:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f003 0301 	and.w	r3, r3, #1
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d056      	beq.n	80052a4 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80051f6:	f7fe f96d 	bl	80034d4 <HAL_GetTick>
 80051fa:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80051fc:	e04b      	b.n	8005296 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	685b      	ldr	r3, [r3, #4]
 8005204:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	f003 0321 	and.w	r3, r3, #33	; 0x21
 800520c:	2b00      	cmp	r3, #0
 800520e:	d023      	beq.n	8005258 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	f003 0320 	and.w	r3, r3, #32
 8005216:	2b00      	cmp	r3, #0
 8005218:	d005      	beq.n	8005226 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800521e:	f043 0202 	orr.w	r2, r3, #2
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	665a      	str	r2, [r3, #100]	; 0x64
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	f003 0301 	and.w	r3, r3, #1
 800522c:	2b00      	cmp	r3, #0
 800522e:	d005      	beq.n	800523c <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005234:	f043 0201 	orr.w	r2, r3, #1
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	665a      	str	r2, [r3, #100]	; 0x64
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	2221      	movs	r2, #33	; 0x21
 8005242:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2204      	movs	r2, #4
 8005248:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2200      	movs	r2, #0
 8005250:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8005254:	2301      	movs	r3, #1
 8005256:	e0a5      	b.n	80053a4 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800525e:	d01a      	beq.n	8005296 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005260:	f7fe f938 	bl	80034d4 <HAL_GetTick>
 8005264:	4602      	mov	r2, r0
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	1ad3      	subs	r3, r2, r3
 800526a:	683a      	ldr	r2, [r7, #0]
 800526c:	429a      	cmp	r2, r3
 800526e:	d302      	bcc.n	8005276 <HAL_DMA2D_PollForTransfer+0x9c>
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d10f      	bne.n	8005296 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800527a:	f043 0220 	orr.w	r2, r3, #32
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	665a      	str	r2, [r3, #100]	; 0x64

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2203      	movs	r2, #3
 8005286:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2200      	movs	r2, #0
 800528e:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

          return HAL_TIMEOUT;
 8005292:	2303      	movs	r3, #3
 8005294:	e086      	b.n	80053a4 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	685b      	ldr	r3, [r3, #4]
 800529c:	f003 0302 	and.w	r3, r3, #2
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d0ac      	beq.n	80051fe <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	69db      	ldr	r3, [r3, #28]
 80052aa:	f003 0320 	and.w	r3, r3, #32
 80052ae:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052b6:	f003 0320 	and.w	r3, r3, #32
 80052ba:	693a      	ldr	r2, [r7, #16]
 80052bc:	4313      	orrs	r3, r2
 80052be:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 80052c0:	693b      	ldr	r3, [r7, #16]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d061      	beq.n	800538a <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80052c6:	f7fe f905 	bl	80034d4 <HAL_GetTick>
 80052ca:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80052cc:	e056      	b.n	800537c <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	f003 0329 	and.w	r3, r3, #41	; 0x29
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d02e      	beq.n	800533e <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	f003 0308 	and.w	r3, r3, #8
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d005      	beq.n	80052f6 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80052ee:	f043 0204 	orr.w	r2, r3, #4
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	665a      	str	r2, [r3, #100]	; 0x64
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	f003 0320 	and.w	r3, r3, #32
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d005      	beq.n	800530c <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005304:	f043 0202 	orr.w	r2, r3, #2
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	665a      	str	r2, [r3, #100]	; 0x64
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	f003 0301 	and.w	r3, r3, #1
 8005312:	2b00      	cmp	r3, #0
 8005314:	d005      	beq.n	8005322 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800531a:	f043 0201 	orr.w	r2, r3, #1
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	665a      	str	r2, [r3, #100]	; 0x64
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	2229      	movs	r2, #41	; 0x29
 8005328:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2204      	movs	r2, #4
 800532e:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2200      	movs	r2, #0
 8005336:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 800533a:	2301      	movs	r3, #1
 800533c:	e032      	b.n	80053a4 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005344:	d01a      	beq.n	800537c <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005346:	f7fe f8c5 	bl	80034d4 <HAL_GetTick>
 800534a:	4602      	mov	r2, r0
 800534c:	697b      	ldr	r3, [r7, #20]
 800534e:	1ad3      	subs	r3, r2, r3
 8005350:	683a      	ldr	r2, [r7, #0]
 8005352:	429a      	cmp	r2, r3
 8005354:	d302      	bcc.n	800535c <HAL_DMA2D_PollForTransfer+0x182>
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d10f      	bne.n	800537c <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005360:	f043 0220 	orr.w	r2, r3, #32
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	665a      	str	r2, [r3, #100]	; 0x64

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2203      	movs	r2, #3
 800536c:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2200      	movs	r2, #0
 8005374:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

          return HAL_TIMEOUT;
 8005378:	2303      	movs	r3, #3
 800537a:	e013      	b.n	80053a4 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	685b      	ldr	r3, [r3, #4]
 8005382:	f003 0310 	and.w	r3, r3, #16
 8005386:	2b00      	cmp	r3, #0
 8005388:	d0a1      	beq.n	80052ce <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	2212      	movs	r2, #18
 8005390:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2201      	movs	r2, #1
 8005396:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2200      	movs	r2, #0
 800539e:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

  return HAL_OK;
 80053a2:	2300      	movs	r3, #0
}
 80053a4:	4618      	mov	r0, r3
 80053a6:	3718      	adds	r7, #24
 80053a8:	46bd      	mov	sp, r7
 80053aa:	bd80      	pop	{r7, pc}

080053ac <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 80053ac:	b480      	push	{r7}
 80053ae:	b087      	sub	sp, #28
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
 80053b4:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	685b      	ldr	r3, [r3, #4]
 80053ba:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
    }
  }
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));

  if ((LayerIdx == DMA2D_FOREGROUND_LAYER) && (hdma2d->LayerCfg[LayerIdx].InputColorMode == DMA2D_INPUT_YCBCR))
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	2b01      	cmp	r3, #1
  {
    assert_param(IS_DMA2D_CHROMA_SUB_SAMPLING(hdma2d->LayerCfg[LayerIdx].ChromaSubSampling));
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 80053c8:	2b01      	cmp	r3, #1
 80053ca:	d101      	bne.n	80053d0 <HAL_DMA2D_ConfigLayer+0x24>
 80053cc:	2302      	movs	r3, #2
 80053ce:	e092      	b.n	80054f6 <HAL_DMA2D_ConfigLayer+0x14a>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2201      	movs	r2, #1
 80053d4:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2202      	movs	r2, #2
 80053dc:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80053e0:	683a      	ldr	r2, [r7, #0]
 80053e2:	4613      	mov	r3, r2
 80053e4:	00db      	lsls	r3, r3, #3
 80053e6:	1a9b      	subs	r3, r3, r2
 80053e8:	009b      	lsls	r3, r3, #2
 80053ea:	3328      	adds	r3, #40	; 0x28
 80053ec:	687a      	ldr	r2, [r7, #4]
 80053ee:	4413      	add	r3, r2
 80053f0:	60fb      	str	r3, [r7, #12]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	685a      	ldr	r2, [r3, #4]
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	689b      	ldr	r3, [r3, #8]
 80053fa:	041b      	lsls	r3, r3, #16
 80053fc:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	691b      	ldr	r3, [r3, #16]
 8005402:	051b      	lsls	r3, r3, #20
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8005404:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	695b      	ldr	r3, [r3, #20]
 800540a:	055b      	lsls	r3, r3, #21
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 800540c:	4313      	orrs	r3, r2
 800540e:	613b      	str	r3, [r7, #16]
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
 8005410:	4b3c      	ldr	r3, [pc, #240]	; (8005504 <HAL_DMA2D_ConfigLayer+0x158>)
 8005412:	617b      	str	r3, [r7, #20]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	2b0a      	cmp	r3, #10
 800541a:	d003      	beq.n	8005424 <HAL_DMA2D_ConfigLayer+0x78>
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	2b09      	cmp	r3, #9
 8005422:	d107      	bne.n	8005434 <HAL_DMA2D_ConfigLayer+0x88>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	68db      	ldr	r3, [r3, #12]
 8005428:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800542c:	693a      	ldr	r2, [r7, #16]
 800542e:	4313      	orrs	r3, r2
 8005430:	613b      	str	r3, [r7, #16]
 8005432:	e005      	b.n	8005440 <HAL_DMA2D_ConfigLayer+0x94>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	68db      	ldr	r3, [r3, #12]
 8005438:	061b      	lsls	r3, r3, #24
 800543a:	693a      	ldr	r2, [r7, #16]
 800543c:	4313      	orrs	r3, r2
 800543e:	613b      	str	r3, [r7, #16]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d120      	bne.n	8005488 <HAL_DMA2D_ConfigLayer+0xdc>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800544c:	697b      	ldr	r3, [r7, #20]
 800544e:	43db      	mvns	r3, r3
 8005450:	ea02 0103 	and.w	r1, r2, r3
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	693a      	ldr	r2, [r7, #16]
 800545a:	430a      	orrs	r2, r1
 800545c:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	68fa      	ldr	r2, [r7, #12]
 8005464:	6812      	ldr	r2, [r2, #0]
 8005466:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	2b0a      	cmp	r3, #10
 800546e:	d003      	beq.n	8005478 <HAL_DMA2D_ConfigLayer+0xcc>
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	685b      	ldr	r3, [r3, #4]
 8005474:	2b09      	cmp	r3, #9
 8005476:	d135      	bne.n	80054e4 <HAL_DMA2D_ConfigLayer+0x138>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	68da      	ldr	r2, [r3, #12]
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8005484:	629a      	str	r2, [r3, #40]	; 0x28
 8005486:	e02d      	b.n	80054e4 <HAL_DMA2D_ConfigLayer+0x138>
  }
  /* Configure the foreground DMA2D layer */
  else
  {

    if (pLayerCfg->InputColorMode == DMA2D_INPUT_YCBCR)
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	2b0b      	cmp	r3, #11
 800548e:	d109      	bne.n	80054a4 <HAL_DMA2D_ConfigLayer+0xf8>
    {
      regValue |= (pLayerCfg->ChromaSubSampling << DMA2D_FGPFCCR_CSS_Pos);
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	699b      	ldr	r3, [r3, #24]
 8005494:	049b      	lsls	r3, r3, #18
 8005496:	693a      	ldr	r2, [r7, #16]
 8005498:	4313      	orrs	r3, r2
 800549a:	613b      	str	r3, [r7, #16]
      regMask  |= DMA2D_FGPFCCR_CSS;
 800549c:	697b      	ldr	r3, [r7, #20]
 800549e:	f443 2340 	orr.w	r3, r3, #786432	; 0xc0000
 80054a2:	617b      	str	r3, [r7, #20]
    }

    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	69da      	ldr	r2, [r3, #28]
 80054aa:	697b      	ldr	r3, [r7, #20]
 80054ac:	43db      	mvns	r3, r3
 80054ae:	ea02 0103 	and.w	r1, r2, r3
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	693a      	ldr	r2, [r7, #16]
 80054b8:	430a      	orrs	r2, r1
 80054ba:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	68fa      	ldr	r2, [r7, #12]
 80054c2:	6812      	ldr	r2, [r2, #0]
 80054c4:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	2b0a      	cmp	r3, #10
 80054cc:	d003      	beq.n	80054d6 <HAL_DMA2D_ConfigLayer+0x12a>
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	685b      	ldr	r3, [r3, #4]
 80054d2:	2b09      	cmp	r3, #9
 80054d4:	d106      	bne.n	80054e4 <HAL_DMA2D_ConfigLayer+0x138>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	68da      	ldr	r2, [r3, #12]
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80054e2:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2201      	movs	r2, #1
 80054e8:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2200      	movs	r2, #0
 80054f0:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

  return HAL_OK;
 80054f4:	2300      	movs	r3, #0
}
 80054f6:	4618      	mov	r0, r3
 80054f8:	371c      	adds	r7, #28
 80054fa:	46bd      	mov	sp, r7
 80054fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005500:	4770      	bx	lr
 8005502:	bf00      	nop
 8005504:	ff33000f 	.word	0xff33000f

08005508 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8005508:	b480      	push	{r7}
 800550a:	b08b      	sub	sp, #44	; 0x2c
 800550c:	af00      	add	r7, sp, #0
 800550e:	60f8      	str	r0, [r7, #12]
 8005510:	60b9      	str	r1, [r7, #8]
 8005512:	607a      	str	r2, [r7, #4]
 8005514:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800551c:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	041a      	lsls	r2, r3, #16
 8005524:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005526:	431a      	orrs	r2, r3
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	430a      	orrs	r2, r1
 800552e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	687a      	ldr	r2, [r7, #4]
 8005536:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005540:	d174      	bne.n	800562c <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8005548:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005550:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8005552:	68bb      	ldr	r3, [r7, #8]
 8005554:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8005558:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 800555a:	68bb      	ldr	r3, [r7, #8]
 800555c:	b2db      	uxtb	r3, r3
 800555e:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d108      	bne.n	800557a <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 8005568:	69ba      	ldr	r2, [r7, #24]
 800556a:	69fb      	ldr	r3, [r7, #28]
 800556c:	431a      	orrs	r2, r3
 800556e:	6a3b      	ldr	r3, [r7, #32]
 8005570:	4313      	orrs	r3, r2
 8005572:	697a      	ldr	r2, [r7, #20]
 8005574:	4313      	orrs	r3, r2
 8005576:	627b      	str	r3, [r7, #36]	; 0x24
 8005578:	e053      	b.n	8005622 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	689b      	ldr	r3, [r3, #8]
 800557e:	2b01      	cmp	r3, #1
 8005580:	d106      	bne.n	8005590 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8005582:	69ba      	ldr	r2, [r7, #24]
 8005584:	69fb      	ldr	r3, [r7, #28]
 8005586:	4313      	orrs	r3, r2
 8005588:	697a      	ldr	r2, [r7, #20]
 800558a:	4313      	orrs	r3, r2
 800558c:	627b      	str	r3, [r7, #36]	; 0x24
 800558e:	e048      	b.n	8005622 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	689b      	ldr	r3, [r3, #8]
 8005594:	2b02      	cmp	r3, #2
 8005596:	d111      	bne.n	80055bc <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8005598:	69fb      	ldr	r3, [r7, #28]
 800559a:	0cdb      	lsrs	r3, r3, #19
 800559c:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 800559e:	69bb      	ldr	r3, [r7, #24]
 80055a0:	0a9b      	lsrs	r3, r3, #10
 80055a2:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 80055a4:	697b      	ldr	r3, [r7, #20]
 80055a6:	08db      	lsrs	r3, r3, #3
 80055a8:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 80055aa:	69bb      	ldr	r3, [r7, #24]
 80055ac:	015a      	lsls	r2, r3, #5
 80055ae:	69fb      	ldr	r3, [r7, #28]
 80055b0:	02db      	lsls	r3, r3, #11
 80055b2:	4313      	orrs	r3, r2
 80055b4:	697a      	ldr	r2, [r7, #20]
 80055b6:	4313      	orrs	r3, r2
 80055b8:	627b      	str	r3, [r7, #36]	; 0x24
 80055ba:	e032      	b.n	8005622 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	689b      	ldr	r3, [r3, #8]
 80055c0:	2b03      	cmp	r3, #3
 80055c2:	d117      	bne.n	80055f4 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 80055c4:	6a3b      	ldr	r3, [r7, #32]
 80055c6:	0fdb      	lsrs	r3, r3, #31
 80055c8:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 80055ca:	69fb      	ldr	r3, [r7, #28]
 80055cc:	0cdb      	lsrs	r3, r3, #19
 80055ce:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 80055d0:	69bb      	ldr	r3, [r7, #24]
 80055d2:	0adb      	lsrs	r3, r3, #11
 80055d4:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	08db      	lsrs	r3, r3, #3
 80055da:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 80055dc:	69bb      	ldr	r3, [r7, #24]
 80055de:	015a      	lsls	r2, r3, #5
 80055e0:	69fb      	ldr	r3, [r7, #28]
 80055e2:	029b      	lsls	r3, r3, #10
 80055e4:	431a      	orrs	r2, r3
 80055e6:	6a3b      	ldr	r3, [r7, #32]
 80055e8:	03db      	lsls	r3, r3, #15
 80055ea:	4313      	orrs	r3, r2
 80055ec:	697a      	ldr	r2, [r7, #20]
 80055ee:	4313      	orrs	r3, r2
 80055f0:	627b      	str	r3, [r7, #36]	; 0x24
 80055f2:	e016      	b.n	8005622 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 80055f4:	6a3b      	ldr	r3, [r7, #32]
 80055f6:	0f1b      	lsrs	r3, r3, #28
 80055f8:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 80055fa:	69fb      	ldr	r3, [r7, #28]
 80055fc:	0d1b      	lsrs	r3, r3, #20
 80055fe:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8005600:	69bb      	ldr	r3, [r7, #24]
 8005602:	0b1b      	lsrs	r3, r3, #12
 8005604:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	091b      	lsrs	r3, r3, #4
 800560a:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 800560c:	69bb      	ldr	r3, [r7, #24]
 800560e:	011a      	lsls	r2, r3, #4
 8005610:	69fb      	ldr	r3, [r7, #28]
 8005612:	021b      	lsls	r3, r3, #8
 8005614:	431a      	orrs	r2, r3
 8005616:	6a3b      	ldr	r3, [r7, #32]
 8005618:	031b      	lsls	r3, r3, #12
 800561a:	4313      	orrs	r3, r2
 800561c:	697a      	ldr	r2, [r7, #20]
 800561e:	4313      	orrs	r3, r2
 8005620:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005628:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC,M2M_Blending or M2M_blending with fixed color BG DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 800562a:	e00d      	b.n	8005648 <DMA2D_SetConfig+0x140>
  else if (hdma2d->Init.Mode == DMA2D_M2M_BLEND_FG) /*M2M_blending with fixed color FG DMA2D Mode selected*/
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	685b      	ldr	r3, [r3, #4]
 8005630:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005634:	d104      	bne.n	8005640 <DMA2D_SetConfig+0x138>
    WRITE_REG(hdma2d->Instance->BGMAR, pdata);
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	68ba      	ldr	r2, [r7, #8]
 800563c:	615a      	str	r2, [r3, #20]
}
 800563e:	e003      	b.n	8005648 <DMA2D_SetConfig+0x140>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	68ba      	ldr	r2, [r7, #8]
 8005646:	60da      	str	r2, [r3, #12]
}
 8005648:	bf00      	nop
 800564a:	372c      	adds	r7, #44	; 0x2c
 800564c:	46bd      	mov	sp, r7
 800564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005652:	4770      	bx	lr

08005654 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8005654:	b480      	push	{r7}
 8005656:	b087      	sub	sp, #28
 8005658:	af00      	add	r7, sp, #0
 800565a:	60f8      	str	r0, [r7, #12]
 800565c:	460b      	mov	r3, r1
 800565e:	607a      	str	r2, [r7, #4]
 8005660:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8005662:	2300      	movs	r3, #0
 8005664:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2b00      	cmp	r3, #0
 800566a:	d101      	bne.n	8005670 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 800566c:	2301      	movs	r3, #1
 800566e:	e00a      	b.n	8005686 <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8005670:	7afb      	ldrb	r3, [r7, #11]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d103      	bne.n	800567e <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	687a      	ldr	r2, [r7, #4]
 800567a:	605a      	str	r2, [r3, #4]
      break;
 800567c:	e002      	b.n	8005684 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 800567e:	2301      	movs	r3, #1
 8005680:	75fb      	strb	r3, [r7, #23]
      break;
 8005682:	bf00      	nop
  }

  return status;
 8005684:	7dfb      	ldrb	r3, [r7, #23]
}
 8005686:	4618      	mov	r0, r3
 8005688:	371c      	adds	r7, #28
 800568a:	46bd      	mov	sp, r7
 800568c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005690:	4770      	bx	lr

08005692 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8005692:	b480      	push	{r7}
 8005694:	b083      	sub	sp, #12
 8005696:	af00      	add	r7, sp, #0
 8005698:	6078      	str	r0, [r7, #4]
 800569a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d101      	bne.n	80056a6 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80056a2:	2301      	movs	r3, #1
 80056a4:	e003      	b.n	80056ae <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	683a      	ldr	r2, [r7, #0]
 80056aa:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80056ac:	2300      	movs	r3, #0
  }
}
 80056ae:	4618      	mov	r0, r3
 80056b0:	370c      	adds	r7, #12
 80056b2:	46bd      	mov	sp, r7
 80056b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b8:	4770      	bx	lr
	...

080056bc <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b086      	sub	sp, #24
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	0c1b      	lsrs	r3, r3, #16
 80056ca:	f003 0303 	and.w	r3, r3, #3
 80056ce:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f003 031f 	and.w	r3, r3, #31
 80056d8:	2201      	movs	r2, #1
 80056da:	fa02 f303 	lsl.w	r3, r2, r3
 80056de:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 80056e0:	697b      	ldr	r3, [r7, #20]
 80056e2:	011a      	lsls	r2, r3, #4
 80056e4:	4b0c      	ldr	r3, [pc, #48]	; (8005718 <HAL_EXTI_IRQHandler+0x5c>)
 80056e6:	4413      	add	r3, r2
 80056e8:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	693a      	ldr	r2, [r7, #16]
 80056f0:	4013      	ands	r3, r2
 80056f2:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d009      	beq.n	800570e <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	693a      	ldr	r2, [r7, #16]
 80056fe:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d002      	beq.n	800570e <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	4798      	blx	r3
    }
  }
}
 800570e:	bf00      	nop
 8005710:	3718      	adds	r7, #24
 8005712:	46bd      	mov	sp, r7
 8005714:	bd80      	pop	{r7, pc}
 8005716:	bf00      	nop
 8005718:	58000088 	.word	0x58000088

0800571c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800571c:	b480      	push	{r7}
 800571e:	b089      	sub	sp, #36	; 0x24
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
 8005724:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005726:	2300      	movs	r3, #0
 8005728:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800572a:	4b89      	ldr	r3, [pc, #548]	; (8005950 <HAL_GPIO_Init+0x234>)
 800572c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800572e:	e194      	b.n	8005a5a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	681a      	ldr	r2, [r3, #0]
 8005734:	2101      	movs	r1, #1
 8005736:	69fb      	ldr	r3, [r7, #28]
 8005738:	fa01 f303 	lsl.w	r3, r1, r3
 800573c:	4013      	ands	r3, r2
 800573e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005740:	693b      	ldr	r3, [r7, #16]
 8005742:	2b00      	cmp	r3, #0
 8005744:	f000 8186 	beq.w	8005a54 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	685b      	ldr	r3, [r3, #4]
 800574c:	f003 0303 	and.w	r3, r3, #3
 8005750:	2b01      	cmp	r3, #1
 8005752:	d005      	beq.n	8005760 <HAL_GPIO_Init+0x44>
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	f003 0303 	and.w	r3, r3, #3
 800575c:	2b02      	cmp	r3, #2
 800575e:	d130      	bne.n	80057c2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	689b      	ldr	r3, [r3, #8]
 8005764:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005766:	69fb      	ldr	r3, [r7, #28]
 8005768:	005b      	lsls	r3, r3, #1
 800576a:	2203      	movs	r2, #3
 800576c:	fa02 f303 	lsl.w	r3, r2, r3
 8005770:	43db      	mvns	r3, r3
 8005772:	69ba      	ldr	r2, [r7, #24]
 8005774:	4013      	ands	r3, r2
 8005776:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	68da      	ldr	r2, [r3, #12]
 800577c:	69fb      	ldr	r3, [r7, #28]
 800577e:	005b      	lsls	r3, r3, #1
 8005780:	fa02 f303 	lsl.w	r3, r2, r3
 8005784:	69ba      	ldr	r2, [r7, #24]
 8005786:	4313      	orrs	r3, r2
 8005788:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	69ba      	ldr	r2, [r7, #24]
 800578e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005796:	2201      	movs	r2, #1
 8005798:	69fb      	ldr	r3, [r7, #28]
 800579a:	fa02 f303 	lsl.w	r3, r2, r3
 800579e:	43db      	mvns	r3, r3
 80057a0:	69ba      	ldr	r2, [r7, #24]
 80057a2:	4013      	ands	r3, r2
 80057a4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	685b      	ldr	r3, [r3, #4]
 80057aa:	091b      	lsrs	r3, r3, #4
 80057ac:	f003 0201 	and.w	r2, r3, #1
 80057b0:	69fb      	ldr	r3, [r7, #28]
 80057b2:	fa02 f303 	lsl.w	r3, r2, r3
 80057b6:	69ba      	ldr	r2, [r7, #24]
 80057b8:	4313      	orrs	r3, r2
 80057ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	69ba      	ldr	r2, [r7, #24]
 80057c0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	f003 0303 	and.w	r3, r3, #3
 80057ca:	2b03      	cmp	r3, #3
 80057cc:	d017      	beq.n	80057fe <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	68db      	ldr	r3, [r3, #12]
 80057d2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80057d4:	69fb      	ldr	r3, [r7, #28]
 80057d6:	005b      	lsls	r3, r3, #1
 80057d8:	2203      	movs	r2, #3
 80057da:	fa02 f303 	lsl.w	r3, r2, r3
 80057de:	43db      	mvns	r3, r3
 80057e0:	69ba      	ldr	r2, [r7, #24]
 80057e2:	4013      	ands	r3, r2
 80057e4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	689a      	ldr	r2, [r3, #8]
 80057ea:	69fb      	ldr	r3, [r7, #28]
 80057ec:	005b      	lsls	r3, r3, #1
 80057ee:	fa02 f303 	lsl.w	r3, r2, r3
 80057f2:	69ba      	ldr	r2, [r7, #24]
 80057f4:	4313      	orrs	r3, r2
 80057f6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	69ba      	ldr	r2, [r7, #24]
 80057fc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	f003 0303 	and.w	r3, r3, #3
 8005806:	2b02      	cmp	r3, #2
 8005808:	d123      	bne.n	8005852 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800580a:	69fb      	ldr	r3, [r7, #28]
 800580c:	08da      	lsrs	r2, r3, #3
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	3208      	adds	r2, #8
 8005812:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005816:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005818:	69fb      	ldr	r3, [r7, #28]
 800581a:	f003 0307 	and.w	r3, r3, #7
 800581e:	009b      	lsls	r3, r3, #2
 8005820:	220f      	movs	r2, #15
 8005822:	fa02 f303 	lsl.w	r3, r2, r3
 8005826:	43db      	mvns	r3, r3
 8005828:	69ba      	ldr	r2, [r7, #24]
 800582a:	4013      	ands	r3, r2
 800582c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	691a      	ldr	r2, [r3, #16]
 8005832:	69fb      	ldr	r3, [r7, #28]
 8005834:	f003 0307 	and.w	r3, r3, #7
 8005838:	009b      	lsls	r3, r3, #2
 800583a:	fa02 f303 	lsl.w	r3, r2, r3
 800583e:	69ba      	ldr	r2, [r7, #24]
 8005840:	4313      	orrs	r3, r2
 8005842:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005844:	69fb      	ldr	r3, [r7, #28]
 8005846:	08da      	lsrs	r2, r3, #3
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	3208      	adds	r2, #8
 800584c:	69b9      	ldr	r1, [r7, #24]
 800584e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005858:	69fb      	ldr	r3, [r7, #28]
 800585a:	005b      	lsls	r3, r3, #1
 800585c:	2203      	movs	r2, #3
 800585e:	fa02 f303 	lsl.w	r3, r2, r3
 8005862:	43db      	mvns	r3, r3
 8005864:	69ba      	ldr	r2, [r7, #24]
 8005866:	4013      	ands	r3, r2
 8005868:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	f003 0203 	and.w	r2, r3, #3
 8005872:	69fb      	ldr	r3, [r7, #28]
 8005874:	005b      	lsls	r3, r3, #1
 8005876:	fa02 f303 	lsl.w	r3, r2, r3
 800587a:	69ba      	ldr	r2, [r7, #24]
 800587c:	4313      	orrs	r3, r2
 800587e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	69ba      	ldr	r2, [r7, #24]
 8005884:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800588e:	2b00      	cmp	r3, #0
 8005890:	f000 80e0 	beq.w	8005a54 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005894:	4b2f      	ldr	r3, [pc, #188]	; (8005954 <HAL_GPIO_Init+0x238>)
 8005896:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800589a:	4a2e      	ldr	r2, [pc, #184]	; (8005954 <HAL_GPIO_Init+0x238>)
 800589c:	f043 0302 	orr.w	r3, r3, #2
 80058a0:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80058a4:	4b2b      	ldr	r3, [pc, #172]	; (8005954 <HAL_GPIO_Init+0x238>)
 80058a6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80058aa:	f003 0302 	and.w	r3, r3, #2
 80058ae:	60fb      	str	r3, [r7, #12]
 80058b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80058b2:	4a29      	ldr	r2, [pc, #164]	; (8005958 <HAL_GPIO_Init+0x23c>)
 80058b4:	69fb      	ldr	r3, [r7, #28]
 80058b6:	089b      	lsrs	r3, r3, #2
 80058b8:	3302      	adds	r3, #2
 80058ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80058c0:	69fb      	ldr	r3, [r7, #28]
 80058c2:	f003 0303 	and.w	r3, r3, #3
 80058c6:	009b      	lsls	r3, r3, #2
 80058c8:	220f      	movs	r2, #15
 80058ca:	fa02 f303 	lsl.w	r3, r2, r3
 80058ce:	43db      	mvns	r3, r3
 80058d0:	69ba      	ldr	r2, [r7, #24]
 80058d2:	4013      	ands	r3, r2
 80058d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	4a20      	ldr	r2, [pc, #128]	; (800595c <HAL_GPIO_Init+0x240>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d052      	beq.n	8005984 <HAL_GPIO_Init+0x268>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	4a1f      	ldr	r2, [pc, #124]	; (8005960 <HAL_GPIO_Init+0x244>)
 80058e2:	4293      	cmp	r3, r2
 80058e4:	d031      	beq.n	800594a <HAL_GPIO_Init+0x22e>
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	4a1e      	ldr	r2, [pc, #120]	; (8005964 <HAL_GPIO_Init+0x248>)
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d02b      	beq.n	8005946 <HAL_GPIO_Init+0x22a>
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	4a1d      	ldr	r2, [pc, #116]	; (8005968 <HAL_GPIO_Init+0x24c>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d025      	beq.n	8005942 <HAL_GPIO_Init+0x226>
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	4a1c      	ldr	r2, [pc, #112]	; (800596c <HAL_GPIO_Init+0x250>)
 80058fa:	4293      	cmp	r3, r2
 80058fc:	d01f      	beq.n	800593e <HAL_GPIO_Init+0x222>
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	4a1b      	ldr	r2, [pc, #108]	; (8005970 <HAL_GPIO_Init+0x254>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d019      	beq.n	800593a <HAL_GPIO_Init+0x21e>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	4a1a      	ldr	r2, [pc, #104]	; (8005974 <HAL_GPIO_Init+0x258>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d013      	beq.n	8005936 <HAL_GPIO_Init+0x21a>
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	4a19      	ldr	r2, [pc, #100]	; (8005978 <HAL_GPIO_Init+0x25c>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d00d      	beq.n	8005932 <HAL_GPIO_Init+0x216>
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	4a18      	ldr	r2, [pc, #96]	; (800597c <HAL_GPIO_Init+0x260>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d007      	beq.n	800592e <HAL_GPIO_Init+0x212>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	4a17      	ldr	r2, [pc, #92]	; (8005980 <HAL_GPIO_Init+0x264>)
 8005922:	4293      	cmp	r3, r2
 8005924:	d101      	bne.n	800592a <HAL_GPIO_Init+0x20e>
 8005926:	2309      	movs	r3, #9
 8005928:	e02d      	b.n	8005986 <HAL_GPIO_Init+0x26a>
 800592a:	230a      	movs	r3, #10
 800592c:	e02b      	b.n	8005986 <HAL_GPIO_Init+0x26a>
 800592e:	2308      	movs	r3, #8
 8005930:	e029      	b.n	8005986 <HAL_GPIO_Init+0x26a>
 8005932:	2307      	movs	r3, #7
 8005934:	e027      	b.n	8005986 <HAL_GPIO_Init+0x26a>
 8005936:	2306      	movs	r3, #6
 8005938:	e025      	b.n	8005986 <HAL_GPIO_Init+0x26a>
 800593a:	2305      	movs	r3, #5
 800593c:	e023      	b.n	8005986 <HAL_GPIO_Init+0x26a>
 800593e:	2304      	movs	r3, #4
 8005940:	e021      	b.n	8005986 <HAL_GPIO_Init+0x26a>
 8005942:	2303      	movs	r3, #3
 8005944:	e01f      	b.n	8005986 <HAL_GPIO_Init+0x26a>
 8005946:	2302      	movs	r3, #2
 8005948:	e01d      	b.n	8005986 <HAL_GPIO_Init+0x26a>
 800594a:	2301      	movs	r3, #1
 800594c:	e01b      	b.n	8005986 <HAL_GPIO_Init+0x26a>
 800594e:	bf00      	nop
 8005950:	58000080 	.word	0x58000080
 8005954:	58024400 	.word	0x58024400
 8005958:	58000400 	.word	0x58000400
 800595c:	58020000 	.word	0x58020000
 8005960:	58020400 	.word	0x58020400
 8005964:	58020800 	.word	0x58020800
 8005968:	58020c00 	.word	0x58020c00
 800596c:	58021000 	.word	0x58021000
 8005970:	58021400 	.word	0x58021400
 8005974:	58021800 	.word	0x58021800
 8005978:	58021c00 	.word	0x58021c00
 800597c:	58022000 	.word	0x58022000
 8005980:	58022400 	.word	0x58022400
 8005984:	2300      	movs	r3, #0
 8005986:	69fa      	ldr	r2, [r7, #28]
 8005988:	f002 0203 	and.w	r2, r2, #3
 800598c:	0092      	lsls	r2, r2, #2
 800598e:	4093      	lsls	r3, r2
 8005990:	69ba      	ldr	r2, [r7, #24]
 8005992:	4313      	orrs	r3, r2
 8005994:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005996:	4938      	ldr	r1, [pc, #224]	; (8005a78 <HAL_GPIO_Init+0x35c>)
 8005998:	69fb      	ldr	r3, [r7, #28]
 800599a:	089b      	lsrs	r3, r3, #2
 800599c:	3302      	adds	r3, #2
 800599e:	69ba      	ldr	r2, [r7, #24]
 80059a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80059a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80059ac:	693b      	ldr	r3, [r7, #16]
 80059ae:	43db      	mvns	r3, r3
 80059b0:	69ba      	ldr	r2, [r7, #24]
 80059b2:	4013      	ands	r3, r2
 80059b4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d003      	beq.n	80059ca <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80059c2:	69ba      	ldr	r2, [r7, #24]
 80059c4:	693b      	ldr	r3, [r7, #16]
 80059c6:	4313      	orrs	r3, r2
 80059c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80059ca:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80059ce:	69bb      	ldr	r3, [r7, #24]
 80059d0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80059d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80059d6:	685b      	ldr	r3, [r3, #4]
 80059d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80059da:	693b      	ldr	r3, [r7, #16]
 80059dc:	43db      	mvns	r3, r3
 80059de:	69ba      	ldr	r2, [r7, #24]
 80059e0:	4013      	ands	r3, r2
 80059e2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d003      	beq.n	80059f8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80059f0:	69ba      	ldr	r2, [r7, #24]
 80059f2:	693b      	ldr	r3, [r7, #16]
 80059f4:	4313      	orrs	r3, r2
 80059f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80059f8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80059fc:	69bb      	ldr	r3, [r7, #24]
 80059fe:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005a00:	697b      	ldr	r3, [r7, #20]
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	43db      	mvns	r3, r3
 8005a0a:	69ba      	ldr	r2, [r7, #24]
 8005a0c:	4013      	ands	r3, r2
 8005a0e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	685b      	ldr	r3, [r3, #4]
 8005a14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d003      	beq.n	8005a24 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8005a1c:	69ba      	ldr	r2, [r7, #24]
 8005a1e:	693b      	ldr	r3, [r7, #16]
 8005a20:	4313      	orrs	r3, r2
 8005a22:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005a24:	697b      	ldr	r3, [r7, #20]
 8005a26:	69ba      	ldr	r2, [r7, #24]
 8005a28:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005a2a:	697b      	ldr	r3, [r7, #20]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005a30:	693b      	ldr	r3, [r7, #16]
 8005a32:	43db      	mvns	r3, r3
 8005a34:	69ba      	ldr	r2, [r7, #24]
 8005a36:	4013      	ands	r3, r2
 8005a38:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	685b      	ldr	r3, [r3, #4]
 8005a3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d003      	beq.n	8005a4e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8005a46:	69ba      	ldr	r2, [r7, #24]
 8005a48:	693b      	ldr	r3, [r7, #16]
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8005a4e:	697b      	ldr	r3, [r7, #20]
 8005a50:	69ba      	ldr	r2, [r7, #24]
 8005a52:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8005a54:	69fb      	ldr	r3, [r7, #28]
 8005a56:	3301      	adds	r3, #1
 8005a58:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	681a      	ldr	r2, [r3, #0]
 8005a5e:	69fb      	ldr	r3, [r7, #28]
 8005a60:	fa22 f303 	lsr.w	r3, r2, r3
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	f47f ae63 	bne.w	8005730 <HAL_GPIO_Init+0x14>
  }
}
 8005a6a:	bf00      	nop
 8005a6c:	bf00      	nop
 8005a6e:	3724      	adds	r7, #36	; 0x24
 8005a70:	46bd      	mov	sp, r7
 8005a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a76:	4770      	bx	lr
 8005a78:	58000400 	.word	0x58000400

08005a7c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	b085      	sub	sp, #20
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
 8005a84:	460b      	mov	r3, r1
 8005a86:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	691a      	ldr	r2, [r3, #16]
 8005a8c:	887b      	ldrh	r3, [r7, #2]
 8005a8e:	4013      	ands	r3, r2
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d002      	beq.n	8005a9a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005a94:	2301      	movs	r3, #1
 8005a96:	73fb      	strb	r3, [r7, #15]
 8005a98:	e001      	b.n	8005a9e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005a9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	3714      	adds	r7, #20
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aaa:	4770      	bx	lr

08005aac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005aac:	b480      	push	{r7}
 8005aae:	b083      	sub	sp, #12
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
 8005ab4:	460b      	mov	r3, r1
 8005ab6:	807b      	strh	r3, [r7, #2]
 8005ab8:	4613      	mov	r3, r2
 8005aba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005abc:	787b      	ldrb	r3, [r7, #1]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d003      	beq.n	8005aca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005ac2:	887a      	ldrh	r2, [r7, #2]
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005ac8:	e003      	b.n	8005ad2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005aca:	887b      	ldrh	r3, [r7, #2]
 8005acc:	041a      	lsls	r2, r3, #16
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	619a      	str	r2, [r3, #24]
}
 8005ad2:	bf00      	nop
 8005ad4:	370c      	adds	r7, #12
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005adc:	4770      	bx	lr
	...

08005ae0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b082      	sub	sp, #8
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d101      	bne.n	8005af2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005aee:	2301      	movs	r3, #1
 8005af0:	e07f      	b.n	8005bf2 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005af8:	b2db      	uxtb	r3, r3
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d106      	bne.n	8005b0c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2200      	movs	r2, #0
 8005b02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005b06:	6878      	ldr	r0, [r7, #4]
 8005b08:	f000 f87a 	bl	8005c00 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2224      	movs	r2, #36	; 0x24
 8005b10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	681a      	ldr	r2, [r3, #0]
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f022 0201 	bic.w	r2, r2, #1
 8005b22:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	685a      	ldr	r2, [r3, #4]
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005b30:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	689a      	ldr	r2, [r3, #8]
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005b40:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	68db      	ldr	r3, [r3, #12]
 8005b46:	2b01      	cmp	r3, #1
 8005b48:	d107      	bne.n	8005b5a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	689a      	ldr	r2, [r3, #8]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005b56:	609a      	str	r2, [r3, #8]
 8005b58:	e006      	b.n	8005b68 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	689a      	ldr	r2, [r3, #8]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8005b66:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	68db      	ldr	r3, [r3, #12]
 8005b6c:	2b02      	cmp	r3, #2
 8005b6e:	d104      	bne.n	8005b7a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005b78:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	6859      	ldr	r1, [r3, #4]
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681a      	ldr	r2, [r3, #0]
 8005b84:	4b1d      	ldr	r3, [pc, #116]	; (8005bfc <HAL_I2C_Init+0x11c>)
 8005b86:	430b      	orrs	r3, r1
 8005b88:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	68da      	ldr	r2, [r3, #12]
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005b98:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	691a      	ldr	r2, [r3, #16]
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	695b      	ldr	r3, [r3, #20]
 8005ba2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	699b      	ldr	r3, [r3, #24]
 8005baa:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	430a      	orrs	r2, r1
 8005bb2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	69d9      	ldr	r1, [r3, #28]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6a1a      	ldr	r2, [r3, #32]
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	430a      	orrs	r2, r1
 8005bc2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	681a      	ldr	r2, [r3, #0]
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f042 0201 	orr.w	r2, r2, #1
 8005bd2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2220      	movs	r2, #32
 8005bde:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2200      	movs	r2, #0
 8005be6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2200      	movs	r2, #0
 8005bec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005bf0:	2300      	movs	r3, #0
}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	3708      	adds	r7, #8
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}
 8005bfa:	bf00      	nop
 8005bfc:	02008000 	.word	0x02008000

08005c00 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8005c00:	b480      	push	{r7}
 8005c02:	b083      	sub	sp, #12
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8005c08:	bf00      	nop
 8005c0a:	370c      	adds	r7, #12
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c12:	4770      	bx	lr

08005c14 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b088      	sub	sp, #32
 8005c18:	af02      	add	r7, sp, #8
 8005c1a:	60f8      	str	r0, [r7, #12]
 8005c1c:	4608      	mov	r0, r1
 8005c1e:	4611      	mov	r1, r2
 8005c20:	461a      	mov	r2, r3
 8005c22:	4603      	mov	r3, r0
 8005c24:	817b      	strh	r3, [r7, #10]
 8005c26:	460b      	mov	r3, r1
 8005c28:	813b      	strh	r3, [r7, #8]
 8005c2a:	4613      	mov	r3, r2
 8005c2c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c34:	b2db      	uxtb	r3, r3
 8005c36:	2b20      	cmp	r3, #32
 8005c38:	f040 80fd 	bne.w	8005e36 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c3c:	6a3b      	ldr	r3, [r7, #32]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d002      	beq.n	8005c48 <HAL_I2C_Mem_Read+0x34>
 8005c42:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d105      	bne.n	8005c54 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c4e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8005c50:	2301      	movs	r3, #1
 8005c52:	e0f1      	b.n	8005e38 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005c5a:	2b01      	cmp	r3, #1
 8005c5c:	d101      	bne.n	8005c62 <HAL_I2C_Mem_Read+0x4e>
 8005c5e:	2302      	movs	r3, #2
 8005c60:	e0ea      	b.n	8005e38 <HAL_I2C_Mem_Read+0x224>
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	2201      	movs	r2, #1
 8005c66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005c6a:	f7fd fc33 	bl	80034d4 <HAL_GetTick>
 8005c6e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005c70:	697b      	ldr	r3, [r7, #20]
 8005c72:	9300      	str	r3, [sp, #0]
 8005c74:	2319      	movs	r3, #25
 8005c76:	2201      	movs	r2, #1
 8005c78:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005c7c:	68f8      	ldr	r0, [r7, #12]
 8005c7e:	f000 f975 	bl	8005f6c <I2C_WaitOnFlagUntilTimeout>
 8005c82:	4603      	mov	r3, r0
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d001      	beq.n	8005c8c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005c88:	2301      	movs	r3, #1
 8005c8a:	e0d5      	b.n	8005e38 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	2222      	movs	r2, #34	; 0x22
 8005c90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	2240      	movs	r2, #64	; 0x40
 8005c98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	6a3a      	ldr	r2, [r7, #32]
 8005ca6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005cac:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005cb4:	88f8      	ldrh	r0, [r7, #6]
 8005cb6:	893a      	ldrh	r2, [r7, #8]
 8005cb8:	8979      	ldrh	r1, [r7, #10]
 8005cba:	697b      	ldr	r3, [r7, #20]
 8005cbc:	9301      	str	r3, [sp, #4]
 8005cbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cc0:	9300      	str	r3, [sp, #0]
 8005cc2:	4603      	mov	r3, r0
 8005cc4:	68f8      	ldr	r0, [r7, #12]
 8005cc6:	f000 f8d9 	bl	8005e7c <I2C_RequestMemoryRead>
 8005cca:	4603      	mov	r3, r0
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d005      	beq.n	8005cdc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8005cd8:	2301      	movs	r3, #1
 8005cda:	e0ad      	b.n	8005e38 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ce0:	b29b      	uxth	r3, r3
 8005ce2:	2bff      	cmp	r3, #255	; 0xff
 8005ce4:	d90e      	bls.n	8005d04 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	22ff      	movs	r2, #255	; 0xff
 8005cea:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cf0:	b2da      	uxtb	r2, r3
 8005cf2:	8979      	ldrh	r1, [r7, #10]
 8005cf4:	4b52      	ldr	r3, [pc, #328]	; (8005e40 <HAL_I2C_Mem_Read+0x22c>)
 8005cf6:	9300      	str	r3, [sp, #0]
 8005cf8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005cfc:	68f8      	ldr	r0, [r7, #12]
 8005cfe:	f000 faef 	bl	80062e0 <I2C_TransferConfig>
 8005d02:	e00f      	b.n	8005d24 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d08:	b29a      	uxth	r2, r3
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d12:	b2da      	uxtb	r2, r3
 8005d14:	8979      	ldrh	r1, [r7, #10]
 8005d16:	4b4a      	ldr	r3, [pc, #296]	; (8005e40 <HAL_I2C_Mem_Read+0x22c>)
 8005d18:	9300      	str	r3, [sp, #0]
 8005d1a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005d1e:	68f8      	ldr	r0, [r7, #12]
 8005d20:	f000 fade 	bl	80062e0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	9300      	str	r3, [sp, #0]
 8005d28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	2104      	movs	r1, #4
 8005d2e:	68f8      	ldr	r0, [r7, #12]
 8005d30:	f000 f91c 	bl	8005f6c <I2C_WaitOnFlagUntilTimeout>
 8005d34:	4603      	mov	r3, r0
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d001      	beq.n	8005d3e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	e07c      	b.n	8005e38 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d48:	b2d2      	uxtb	r2, r2
 8005d4a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d50:	1c5a      	adds	r2, r3, #1
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d5a:	3b01      	subs	r3, #1
 8005d5c:	b29a      	uxth	r2, r3
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d66:	b29b      	uxth	r3, r3
 8005d68:	3b01      	subs	r3, #1
 8005d6a:	b29a      	uxth	r2, r3
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d74:	b29b      	uxth	r3, r3
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d034      	beq.n	8005de4 <HAL_I2C_Mem_Read+0x1d0>
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d130      	bne.n	8005de4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005d82:	697b      	ldr	r3, [r7, #20]
 8005d84:	9300      	str	r3, [sp, #0]
 8005d86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d88:	2200      	movs	r2, #0
 8005d8a:	2180      	movs	r1, #128	; 0x80
 8005d8c:	68f8      	ldr	r0, [r7, #12]
 8005d8e:	f000 f8ed 	bl	8005f6c <I2C_WaitOnFlagUntilTimeout>
 8005d92:	4603      	mov	r3, r0
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d001      	beq.n	8005d9c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005d98:	2301      	movs	r3, #1
 8005d9a:	e04d      	b.n	8005e38 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005da0:	b29b      	uxth	r3, r3
 8005da2:	2bff      	cmp	r3, #255	; 0xff
 8005da4:	d90e      	bls.n	8005dc4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	22ff      	movs	r2, #255	; 0xff
 8005daa:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005db0:	b2da      	uxtb	r2, r3
 8005db2:	8979      	ldrh	r1, [r7, #10]
 8005db4:	2300      	movs	r3, #0
 8005db6:	9300      	str	r3, [sp, #0]
 8005db8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005dbc:	68f8      	ldr	r0, [r7, #12]
 8005dbe:	f000 fa8f 	bl	80062e0 <I2C_TransferConfig>
 8005dc2:	e00f      	b.n	8005de4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dc8:	b29a      	uxth	r2, r3
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005dd2:	b2da      	uxtb	r2, r3
 8005dd4:	8979      	ldrh	r1, [r7, #10]
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	9300      	str	r3, [sp, #0]
 8005dda:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005dde:	68f8      	ldr	r0, [r7, #12]
 8005de0:	f000 fa7e 	bl	80062e0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005de8:	b29b      	uxth	r3, r3
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d19a      	bne.n	8005d24 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005dee:	697a      	ldr	r2, [r7, #20]
 8005df0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005df2:	68f8      	ldr	r0, [r7, #12]
 8005df4:	f000 f950 	bl	8006098 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005df8:	4603      	mov	r3, r0
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d001      	beq.n	8005e02 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005dfe:	2301      	movs	r3, #1
 8005e00:	e01a      	b.n	8005e38 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	2220      	movs	r2, #32
 8005e08:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	6859      	ldr	r1, [r3, #4]
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681a      	ldr	r2, [r3, #0]
 8005e14:	4b0b      	ldr	r3, [pc, #44]	; (8005e44 <HAL_I2C_Mem_Read+0x230>)
 8005e16:	400b      	ands	r3, r1
 8005e18:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	2220      	movs	r2, #32
 8005e1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	2200      	movs	r2, #0
 8005e26:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005e32:	2300      	movs	r3, #0
 8005e34:	e000      	b.n	8005e38 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8005e36:	2302      	movs	r3, #2
  }
}
 8005e38:	4618      	mov	r0, r3
 8005e3a:	3718      	adds	r7, #24
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bd80      	pop	{r7, pc}
 8005e40:	80002400 	.word	0x80002400
 8005e44:	fe00e800 	.word	0xfe00e800

08005e48 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b083      	sub	sp, #12
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005e56:	b2db      	uxtb	r3, r3
}
 8005e58:	4618      	mov	r0, r3
 8005e5a:	370c      	adds	r7, #12
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e62:	4770      	bx	lr

08005e64 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8005e64:	b480      	push	{r7}
 8005e66:	b083      	sub	sp, #12
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	370c      	adds	r7, #12
 8005e74:	46bd      	mov	sp, r7
 8005e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7a:	4770      	bx	lr

08005e7c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b086      	sub	sp, #24
 8005e80:	af02      	add	r7, sp, #8
 8005e82:	60f8      	str	r0, [r7, #12]
 8005e84:	4608      	mov	r0, r1
 8005e86:	4611      	mov	r1, r2
 8005e88:	461a      	mov	r2, r3
 8005e8a:	4603      	mov	r3, r0
 8005e8c:	817b      	strh	r3, [r7, #10]
 8005e8e:	460b      	mov	r3, r1
 8005e90:	813b      	strh	r3, [r7, #8]
 8005e92:	4613      	mov	r3, r2
 8005e94:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005e96:	88fb      	ldrh	r3, [r7, #6]
 8005e98:	b2da      	uxtb	r2, r3
 8005e9a:	8979      	ldrh	r1, [r7, #10]
 8005e9c:	4b20      	ldr	r3, [pc, #128]	; (8005f20 <I2C_RequestMemoryRead+0xa4>)
 8005e9e:	9300      	str	r3, [sp, #0]
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	68f8      	ldr	r0, [r7, #12]
 8005ea4:	f000 fa1c 	bl	80062e0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ea8:	69fa      	ldr	r2, [r7, #28]
 8005eaa:	69b9      	ldr	r1, [r7, #24]
 8005eac:	68f8      	ldr	r0, [r7, #12]
 8005eae:	f000 f8ac 	bl	800600a <I2C_WaitOnTXISFlagUntilTimeout>
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d001      	beq.n	8005ebc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005eb8:	2301      	movs	r3, #1
 8005eba:	e02c      	b.n	8005f16 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005ebc:	88fb      	ldrh	r3, [r7, #6]
 8005ebe:	2b01      	cmp	r3, #1
 8005ec0:	d105      	bne.n	8005ece <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005ec2:	893b      	ldrh	r3, [r7, #8]
 8005ec4:	b2da      	uxtb	r2, r3
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	629a      	str	r2, [r3, #40]	; 0x28
 8005ecc:	e015      	b.n	8005efa <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005ece:	893b      	ldrh	r3, [r7, #8]
 8005ed0:	0a1b      	lsrs	r3, r3, #8
 8005ed2:	b29b      	uxth	r3, r3
 8005ed4:	b2da      	uxtb	r2, r3
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005edc:	69fa      	ldr	r2, [r7, #28]
 8005ede:	69b9      	ldr	r1, [r7, #24]
 8005ee0:	68f8      	ldr	r0, [r7, #12]
 8005ee2:	f000 f892 	bl	800600a <I2C_WaitOnTXISFlagUntilTimeout>
 8005ee6:	4603      	mov	r3, r0
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d001      	beq.n	8005ef0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005eec:	2301      	movs	r3, #1
 8005eee:	e012      	b.n	8005f16 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005ef0:	893b      	ldrh	r3, [r7, #8]
 8005ef2:	b2da      	uxtb	r2, r3
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005efa:	69fb      	ldr	r3, [r7, #28]
 8005efc:	9300      	str	r3, [sp, #0]
 8005efe:	69bb      	ldr	r3, [r7, #24]
 8005f00:	2200      	movs	r2, #0
 8005f02:	2140      	movs	r1, #64	; 0x40
 8005f04:	68f8      	ldr	r0, [r7, #12]
 8005f06:	f000 f831 	bl	8005f6c <I2C_WaitOnFlagUntilTimeout>
 8005f0a:	4603      	mov	r3, r0
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d001      	beq.n	8005f14 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005f10:	2301      	movs	r3, #1
 8005f12:	e000      	b.n	8005f16 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005f14:	2300      	movs	r3, #0
}
 8005f16:	4618      	mov	r0, r3
 8005f18:	3710      	adds	r7, #16
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	bd80      	pop	{r7, pc}
 8005f1e:	bf00      	nop
 8005f20:	80002000 	.word	0x80002000

08005f24 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005f24:	b480      	push	{r7}
 8005f26:	b083      	sub	sp, #12
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	699b      	ldr	r3, [r3, #24]
 8005f32:	f003 0302 	and.w	r3, r3, #2
 8005f36:	2b02      	cmp	r3, #2
 8005f38:	d103      	bne.n	8005f42 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	699b      	ldr	r3, [r3, #24]
 8005f48:	f003 0301 	and.w	r3, r3, #1
 8005f4c:	2b01      	cmp	r3, #1
 8005f4e:	d007      	beq.n	8005f60 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	699a      	ldr	r2, [r3, #24]
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f042 0201 	orr.w	r2, r2, #1
 8005f5e:	619a      	str	r2, [r3, #24]
  }
}
 8005f60:	bf00      	nop
 8005f62:	370c      	adds	r7, #12
 8005f64:	46bd      	mov	sp, r7
 8005f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6a:	4770      	bx	lr

08005f6c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b084      	sub	sp, #16
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	60f8      	str	r0, [r7, #12]
 8005f74:	60b9      	str	r1, [r7, #8]
 8005f76:	603b      	str	r3, [r7, #0]
 8005f78:	4613      	mov	r3, r2
 8005f7a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f7c:	e031      	b.n	8005fe2 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f84:	d02d      	beq.n	8005fe2 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f86:	f7fd faa5 	bl	80034d4 <HAL_GetTick>
 8005f8a:	4602      	mov	r2, r0
 8005f8c:	69bb      	ldr	r3, [r7, #24]
 8005f8e:	1ad3      	subs	r3, r2, r3
 8005f90:	683a      	ldr	r2, [r7, #0]
 8005f92:	429a      	cmp	r2, r3
 8005f94:	d302      	bcc.n	8005f9c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d122      	bne.n	8005fe2 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	699a      	ldr	r2, [r3, #24]
 8005fa2:	68bb      	ldr	r3, [r7, #8]
 8005fa4:	4013      	ands	r3, r2
 8005fa6:	68ba      	ldr	r2, [r7, #8]
 8005fa8:	429a      	cmp	r2, r3
 8005faa:	bf0c      	ite	eq
 8005fac:	2301      	moveq	r3, #1
 8005fae:	2300      	movne	r3, #0
 8005fb0:	b2db      	uxtb	r3, r3
 8005fb2:	461a      	mov	r2, r3
 8005fb4:	79fb      	ldrb	r3, [r7, #7]
 8005fb6:	429a      	cmp	r2, r3
 8005fb8:	d113      	bne.n	8005fe2 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fbe:	f043 0220 	orr.w	r2, r3, #32
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	2220      	movs	r2, #32
 8005fca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8005fde:	2301      	movs	r3, #1
 8005fe0:	e00f      	b.n	8006002 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	699a      	ldr	r2, [r3, #24]
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	4013      	ands	r3, r2
 8005fec:	68ba      	ldr	r2, [r7, #8]
 8005fee:	429a      	cmp	r2, r3
 8005ff0:	bf0c      	ite	eq
 8005ff2:	2301      	moveq	r3, #1
 8005ff4:	2300      	movne	r3, #0
 8005ff6:	b2db      	uxtb	r3, r3
 8005ff8:	461a      	mov	r2, r3
 8005ffa:	79fb      	ldrb	r3, [r7, #7]
 8005ffc:	429a      	cmp	r2, r3
 8005ffe:	d0be      	beq.n	8005f7e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006000:	2300      	movs	r3, #0
}
 8006002:	4618      	mov	r0, r3
 8006004:	3710      	adds	r7, #16
 8006006:	46bd      	mov	sp, r7
 8006008:	bd80      	pop	{r7, pc}

0800600a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800600a:	b580      	push	{r7, lr}
 800600c:	b084      	sub	sp, #16
 800600e:	af00      	add	r7, sp, #0
 8006010:	60f8      	str	r0, [r7, #12]
 8006012:	60b9      	str	r1, [r7, #8]
 8006014:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006016:	e033      	b.n	8006080 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006018:	687a      	ldr	r2, [r7, #4]
 800601a:	68b9      	ldr	r1, [r7, #8]
 800601c:	68f8      	ldr	r0, [r7, #12]
 800601e:	f000 f87f 	bl	8006120 <I2C_IsErrorOccurred>
 8006022:	4603      	mov	r3, r0
 8006024:	2b00      	cmp	r3, #0
 8006026:	d001      	beq.n	800602c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006028:	2301      	movs	r3, #1
 800602a:	e031      	b.n	8006090 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800602c:	68bb      	ldr	r3, [r7, #8]
 800602e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006032:	d025      	beq.n	8006080 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006034:	f7fd fa4e 	bl	80034d4 <HAL_GetTick>
 8006038:	4602      	mov	r2, r0
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	1ad3      	subs	r3, r2, r3
 800603e:	68ba      	ldr	r2, [r7, #8]
 8006040:	429a      	cmp	r2, r3
 8006042:	d302      	bcc.n	800604a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006044:	68bb      	ldr	r3, [r7, #8]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d11a      	bne.n	8006080 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	699b      	ldr	r3, [r3, #24]
 8006050:	f003 0302 	and.w	r3, r3, #2
 8006054:	2b02      	cmp	r3, #2
 8006056:	d013      	beq.n	8006080 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800605c:	f043 0220 	orr.w	r2, r3, #32
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	2220      	movs	r2, #32
 8006068:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	2200      	movs	r2, #0
 8006070:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	2200      	movs	r2, #0
 8006078:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800607c:	2301      	movs	r3, #1
 800607e:	e007      	b.n	8006090 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	699b      	ldr	r3, [r3, #24]
 8006086:	f003 0302 	and.w	r3, r3, #2
 800608a:	2b02      	cmp	r3, #2
 800608c:	d1c4      	bne.n	8006018 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800608e:	2300      	movs	r3, #0
}
 8006090:	4618      	mov	r0, r3
 8006092:	3710      	adds	r7, #16
 8006094:	46bd      	mov	sp, r7
 8006096:	bd80      	pop	{r7, pc}

08006098 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b084      	sub	sp, #16
 800609c:	af00      	add	r7, sp, #0
 800609e:	60f8      	str	r0, [r7, #12]
 80060a0:	60b9      	str	r1, [r7, #8]
 80060a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80060a4:	e02f      	b.n	8006106 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80060a6:	687a      	ldr	r2, [r7, #4]
 80060a8:	68b9      	ldr	r1, [r7, #8]
 80060aa:	68f8      	ldr	r0, [r7, #12]
 80060ac:	f000 f838 	bl	8006120 <I2C_IsErrorOccurred>
 80060b0:	4603      	mov	r3, r0
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d001      	beq.n	80060ba <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80060b6:	2301      	movs	r3, #1
 80060b8:	e02d      	b.n	8006116 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060ba:	f7fd fa0b 	bl	80034d4 <HAL_GetTick>
 80060be:	4602      	mov	r2, r0
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	1ad3      	subs	r3, r2, r3
 80060c4:	68ba      	ldr	r2, [r7, #8]
 80060c6:	429a      	cmp	r2, r3
 80060c8:	d302      	bcc.n	80060d0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80060ca:	68bb      	ldr	r3, [r7, #8]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d11a      	bne.n	8006106 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	699b      	ldr	r3, [r3, #24]
 80060d6:	f003 0320 	and.w	r3, r3, #32
 80060da:	2b20      	cmp	r3, #32
 80060dc:	d013      	beq.n	8006106 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060e2:	f043 0220 	orr.w	r2, r3, #32
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	2220      	movs	r2, #32
 80060ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	2200      	movs	r2, #0
 80060f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	2200      	movs	r2, #0
 80060fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006102:	2301      	movs	r3, #1
 8006104:	e007      	b.n	8006116 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	699b      	ldr	r3, [r3, #24]
 800610c:	f003 0320 	and.w	r3, r3, #32
 8006110:	2b20      	cmp	r3, #32
 8006112:	d1c8      	bne.n	80060a6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006114:	2300      	movs	r3, #0
}
 8006116:	4618      	mov	r0, r3
 8006118:	3710      	adds	r7, #16
 800611a:	46bd      	mov	sp, r7
 800611c:	bd80      	pop	{r7, pc}
	...

08006120 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b08a      	sub	sp, #40	; 0x28
 8006124:	af00      	add	r7, sp, #0
 8006126:	60f8      	str	r0, [r7, #12]
 8006128:	60b9      	str	r1, [r7, #8]
 800612a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800612c:	2300      	movs	r3, #0
 800612e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	699b      	ldr	r3, [r3, #24]
 8006138:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800613a:	2300      	movs	r3, #0
 800613c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006142:	69bb      	ldr	r3, [r7, #24]
 8006144:	f003 0310 	and.w	r3, r3, #16
 8006148:	2b00      	cmp	r3, #0
 800614a:	d068      	beq.n	800621e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	2210      	movs	r2, #16
 8006152:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006154:	e049      	b.n	80061ea <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	f1b3 3fff 	cmp.w	r3, #4294967295
 800615c:	d045      	beq.n	80061ea <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800615e:	f7fd f9b9 	bl	80034d4 <HAL_GetTick>
 8006162:	4602      	mov	r2, r0
 8006164:	69fb      	ldr	r3, [r7, #28]
 8006166:	1ad3      	subs	r3, r2, r3
 8006168:	68ba      	ldr	r2, [r7, #8]
 800616a:	429a      	cmp	r2, r3
 800616c:	d302      	bcc.n	8006174 <I2C_IsErrorOccurred+0x54>
 800616e:	68bb      	ldr	r3, [r7, #8]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d13a      	bne.n	80061ea <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	685b      	ldr	r3, [r3, #4]
 800617a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800617e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006186:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	699b      	ldr	r3, [r3, #24]
 800618e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006192:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006196:	d121      	bne.n	80061dc <I2C_IsErrorOccurred+0xbc>
 8006198:	697b      	ldr	r3, [r7, #20]
 800619a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800619e:	d01d      	beq.n	80061dc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80061a0:	7cfb      	ldrb	r3, [r7, #19]
 80061a2:	2b20      	cmp	r3, #32
 80061a4:	d01a      	beq.n	80061dc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	685a      	ldr	r2, [r3, #4]
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80061b4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80061b6:	f7fd f98d 	bl	80034d4 <HAL_GetTick>
 80061ba:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80061bc:	e00e      	b.n	80061dc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80061be:	f7fd f989 	bl	80034d4 <HAL_GetTick>
 80061c2:	4602      	mov	r2, r0
 80061c4:	69fb      	ldr	r3, [r7, #28]
 80061c6:	1ad3      	subs	r3, r2, r3
 80061c8:	2b19      	cmp	r3, #25
 80061ca:	d907      	bls.n	80061dc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80061cc:	6a3b      	ldr	r3, [r7, #32]
 80061ce:	f043 0320 	orr.w	r3, r3, #32
 80061d2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80061d4:	2301      	movs	r3, #1
 80061d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 80061da:	e006      	b.n	80061ea <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	699b      	ldr	r3, [r3, #24]
 80061e2:	f003 0320 	and.w	r3, r3, #32
 80061e6:	2b20      	cmp	r3, #32
 80061e8:	d1e9      	bne.n	80061be <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	699b      	ldr	r3, [r3, #24]
 80061f0:	f003 0320 	and.w	r3, r3, #32
 80061f4:	2b20      	cmp	r3, #32
 80061f6:	d003      	beq.n	8006200 <I2C_IsErrorOccurred+0xe0>
 80061f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d0aa      	beq.n	8006156 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006200:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006204:	2b00      	cmp	r3, #0
 8006206:	d103      	bne.n	8006210 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	2220      	movs	r2, #32
 800620e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006210:	6a3b      	ldr	r3, [r7, #32]
 8006212:	f043 0304 	orr.w	r3, r3, #4
 8006216:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006218:	2301      	movs	r3, #1
 800621a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	699b      	ldr	r3, [r3, #24]
 8006224:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006226:	69bb      	ldr	r3, [r7, #24]
 8006228:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800622c:	2b00      	cmp	r3, #0
 800622e:	d00b      	beq.n	8006248 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006230:	6a3b      	ldr	r3, [r7, #32]
 8006232:	f043 0301 	orr.w	r3, r3, #1
 8006236:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006240:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006242:	2301      	movs	r3, #1
 8006244:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006248:	69bb      	ldr	r3, [r7, #24]
 800624a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800624e:	2b00      	cmp	r3, #0
 8006250:	d00b      	beq.n	800626a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006252:	6a3b      	ldr	r3, [r7, #32]
 8006254:	f043 0308 	orr.w	r3, r3, #8
 8006258:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006262:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006264:	2301      	movs	r3, #1
 8006266:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800626a:	69bb      	ldr	r3, [r7, #24]
 800626c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006270:	2b00      	cmp	r3, #0
 8006272:	d00b      	beq.n	800628c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006274:	6a3b      	ldr	r3, [r7, #32]
 8006276:	f043 0302 	orr.w	r3, r3, #2
 800627a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006284:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006286:	2301      	movs	r3, #1
 8006288:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800628c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006290:	2b00      	cmp	r3, #0
 8006292:	d01c      	beq.n	80062ce <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006294:	68f8      	ldr	r0, [r7, #12]
 8006296:	f7ff fe45 	bl	8005f24 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	6859      	ldr	r1, [r3, #4]
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681a      	ldr	r2, [r3, #0]
 80062a4:	4b0d      	ldr	r3, [pc, #52]	; (80062dc <I2C_IsErrorOccurred+0x1bc>)
 80062a6:	400b      	ands	r3, r1
 80062a8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80062ae:	6a3b      	ldr	r3, [r7, #32]
 80062b0:	431a      	orrs	r2, r3
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	2220      	movs	r2, #32
 80062ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	2200      	movs	r2, #0
 80062c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	2200      	movs	r2, #0
 80062ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80062ce:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80062d2:	4618      	mov	r0, r3
 80062d4:	3728      	adds	r7, #40	; 0x28
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bd80      	pop	{r7, pc}
 80062da:	bf00      	nop
 80062dc:	fe00e800 	.word	0xfe00e800

080062e0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80062e0:	b480      	push	{r7}
 80062e2:	b087      	sub	sp, #28
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	60f8      	str	r0, [r7, #12]
 80062e8:	607b      	str	r3, [r7, #4]
 80062ea:	460b      	mov	r3, r1
 80062ec:	817b      	strh	r3, [r7, #10]
 80062ee:	4613      	mov	r3, r2
 80062f0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80062f2:	897b      	ldrh	r3, [r7, #10]
 80062f4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80062f8:	7a7b      	ldrb	r3, [r7, #9]
 80062fa:	041b      	lsls	r3, r3, #16
 80062fc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006300:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006306:	6a3b      	ldr	r3, [r7, #32]
 8006308:	4313      	orrs	r3, r2
 800630a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800630e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	685a      	ldr	r2, [r3, #4]
 8006316:	6a3b      	ldr	r3, [r7, #32]
 8006318:	0d5b      	lsrs	r3, r3, #21
 800631a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800631e:	4b08      	ldr	r3, [pc, #32]	; (8006340 <I2C_TransferConfig+0x60>)
 8006320:	430b      	orrs	r3, r1
 8006322:	43db      	mvns	r3, r3
 8006324:	ea02 0103 	and.w	r1, r2, r3
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	697a      	ldr	r2, [r7, #20]
 800632e:	430a      	orrs	r2, r1
 8006330:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006332:	bf00      	nop
 8006334:	371c      	adds	r7, #28
 8006336:	46bd      	mov	sp, r7
 8006338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633c:	4770      	bx	lr
 800633e:	bf00      	nop
 8006340:	03ff63ff 	.word	0x03ff63ff

08006344 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006344:	b480      	push	{r7}
 8006346:	b083      	sub	sp, #12
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
 800634c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006354:	b2db      	uxtb	r3, r3
 8006356:	2b20      	cmp	r3, #32
 8006358:	d138      	bne.n	80063cc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006360:	2b01      	cmp	r3, #1
 8006362:	d101      	bne.n	8006368 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006364:	2302      	movs	r3, #2
 8006366:	e032      	b.n	80063ce <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2201      	movs	r2, #1
 800636c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2224      	movs	r2, #36	; 0x24
 8006374:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	681a      	ldr	r2, [r3, #0]
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f022 0201 	bic.w	r2, r2, #1
 8006386:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	681a      	ldr	r2, [r3, #0]
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006396:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	6819      	ldr	r1, [r3, #0]
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	683a      	ldr	r2, [r7, #0]
 80063a4:	430a      	orrs	r2, r1
 80063a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	681a      	ldr	r2, [r3, #0]
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f042 0201 	orr.w	r2, r2, #1
 80063b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2220      	movs	r2, #32
 80063bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2200      	movs	r2, #0
 80063c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80063c8:	2300      	movs	r3, #0
 80063ca:	e000      	b.n	80063ce <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80063cc:	2302      	movs	r3, #2
  }
}
 80063ce:	4618      	mov	r0, r3
 80063d0:	370c      	adds	r7, #12
 80063d2:	46bd      	mov	sp, r7
 80063d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d8:	4770      	bx	lr

080063da <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80063da:	b480      	push	{r7}
 80063dc:	b085      	sub	sp, #20
 80063de:	af00      	add	r7, sp, #0
 80063e0:	6078      	str	r0, [r7, #4]
 80063e2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80063ea:	b2db      	uxtb	r3, r3
 80063ec:	2b20      	cmp	r3, #32
 80063ee:	d139      	bne.n	8006464 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80063f6:	2b01      	cmp	r3, #1
 80063f8:	d101      	bne.n	80063fe <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80063fa:	2302      	movs	r3, #2
 80063fc:	e033      	b.n	8006466 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2201      	movs	r2, #1
 8006402:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2224      	movs	r2, #36	; 0x24
 800640a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	681a      	ldr	r2, [r3, #0]
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f022 0201 	bic.w	r2, r2, #1
 800641c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800642c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	021b      	lsls	r3, r3, #8
 8006432:	68fa      	ldr	r2, [r7, #12]
 8006434:	4313      	orrs	r3, r2
 8006436:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	68fa      	ldr	r2, [r7, #12]
 800643e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	681a      	ldr	r2, [r3, #0]
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f042 0201 	orr.w	r2, r2, #1
 800644e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2220      	movs	r2, #32
 8006454:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2200      	movs	r2, #0
 800645c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006460:	2300      	movs	r3, #0
 8006462:	e000      	b.n	8006466 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006464:	2302      	movs	r3, #2
  }
}
 8006466:	4618      	mov	r0, r3
 8006468:	3714      	adds	r7, #20
 800646a:	46bd      	mov	sp, r7
 800646c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006470:	4770      	bx	lr
	...

08006474 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8006474:	b580      	push	{r7, lr}
 8006476:	b084      	sub	sp, #16
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d101      	bne.n	8006486 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8006482:	2301      	movs	r3, #1
 8006484:	e0bf      	b.n	8006606 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 800648c:	b2db      	uxtb	r3, r3
 800648e:	2b00      	cmp	r3, #0
 8006490:	d106      	bne.n	80064a0 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2200      	movs	r2, #0
 8006496:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800649a:	6878      	ldr	r0, [r7, #4]
 800649c:	f000 f8ba 	bl	8006614 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2202      	movs	r2, #2
 80064a4:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	699a      	ldr	r2, [r3, #24]
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 80064b6:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	6999      	ldr	r1, [r3, #24]
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	685a      	ldr	r2, [r3, #4]
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	689b      	ldr	r3, [r3, #8]
 80064c6:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80064cc:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	691b      	ldr	r3, [r3, #16]
 80064d2:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	430a      	orrs	r2, r1
 80064da:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	6899      	ldr	r1, [r3, #8]
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681a      	ldr	r2, [r3, #0]
 80064e6:	4b4a      	ldr	r3, [pc, #296]	; (8006610 <HAL_LTDC_Init+0x19c>)
 80064e8:	400b      	ands	r3, r1
 80064ea:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	695b      	ldr	r3, [r3, #20]
 80064f0:	041b      	lsls	r3, r3, #16
 80064f2:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	6899      	ldr	r1, [r3, #8]
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	699a      	ldr	r2, [r3, #24]
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	431a      	orrs	r2, r3
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	430a      	orrs	r2, r1
 8006508:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	68d9      	ldr	r1, [r3, #12]
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681a      	ldr	r2, [r3, #0]
 8006514:	4b3e      	ldr	r3, [pc, #248]	; (8006610 <HAL_LTDC_Init+0x19c>)
 8006516:	400b      	ands	r3, r1
 8006518:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	69db      	ldr	r3, [r3, #28]
 800651e:	041b      	lsls	r3, r3, #16
 8006520:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	68d9      	ldr	r1, [r3, #12]
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6a1a      	ldr	r2, [r3, #32]
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	431a      	orrs	r2, r3
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	430a      	orrs	r2, r1
 8006536:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	6919      	ldr	r1, [r3, #16]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681a      	ldr	r2, [r3, #0]
 8006542:	4b33      	ldr	r3, [pc, #204]	; (8006610 <HAL_LTDC_Init+0x19c>)
 8006544:	400b      	ands	r3, r1
 8006546:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800654c:	041b      	lsls	r3, r3, #16
 800654e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	6919      	ldr	r1, [r3, #16]
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	431a      	orrs	r2, r3
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	430a      	orrs	r2, r1
 8006564:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	6959      	ldr	r1, [r3, #20]
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681a      	ldr	r2, [r3, #0]
 8006570:	4b27      	ldr	r3, [pc, #156]	; (8006610 <HAL_LTDC_Init+0x19c>)
 8006572:	400b      	ands	r3, r1
 8006574:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800657a:	041b      	lsls	r3, r3, #16
 800657c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	6959      	ldr	r1, [r3, #20]
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	431a      	orrs	r2, r3
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	430a      	orrs	r2, r1
 8006592:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800659a:	021b      	lsls	r3, r3, #8
 800659c:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80065a4:	041b      	lsls	r3, r3, #16
 80065a6:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 80065b6:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80065be:	68ba      	ldr	r2, [r7, #8]
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	4313      	orrs	r3, r2
 80065c4:	687a      	ldr	r2, [r7, #4]
 80065c6:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 80065ca:	431a      	orrs	r2, r3
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	430a      	orrs	r2, r1
 80065d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f042 0206 	orr.w	r2, r2, #6
 80065e2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	699a      	ldr	r2, [r3, #24]
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f042 0201 	orr.w	r2, r2, #1
 80065f2:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2200      	movs	r2, #0
 80065f8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2201      	movs	r2, #1
 8006600:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8006604:	2300      	movs	r3, #0
}
 8006606:	4618      	mov	r0, r3
 8006608:	3710      	adds	r7, #16
 800660a:	46bd      	mov	sp, r7
 800660c:	bd80      	pop	{r7, pc}
 800660e:	bf00      	nop
 8006610:	f000f800 	.word	0xf000f800

08006614 <HAL_LTDC_MspInit>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_MspInit(LTDC_HandleTypeDef *hltdc)
{
 8006614:	b480      	push	{r7}
 8006616:	b083      	sub	sp, #12
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_MspInit could be implemented in the user file
   */
}
 800661c:	bf00      	nop
 800661e:	370c      	adds	r7, #12
 8006620:	46bd      	mov	sp, r7
 8006622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006626:	4770      	bx	lr

08006628 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006628:	b5b0      	push	{r4, r5, r7, lr}
 800662a:	b084      	sub	sp, #16
 800662c:	af00      	add	r7, sp, #0
 800662e:	60f8      	str	r0, [r7, #12]
 8006630:	60b9      	str	r1, [r7, #8]
 8006632:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800663a:	2b01      	cmp	r3, #1
 800663c:	d101      	bne.n	8006642 <HAL_LTDC_ConfigLayer+0x1a>
 800663e:	2302      	movs	r3, #2
 8006640:	e02c      	b.n	800669c <HAL_LTDC_ConfigLayer+0x74>
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	2201      	movs	r2, #1
 8006646:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	2202      	movs	r2, #2
 800664e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8006652:	68fa      	ldr	r2, [r7, #12]
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2134      	movs	r1, #52	; 0x34
 8006658:	fb01 f303 	mul.w	r3, r1, r3
 800665c:	4413      	add	r3, r2
 800665e:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8006662:	68bb      	ldr	r3, [r7, #8]
 8006664:	4614      	mov	r4, r2
 8006666:	461d      	mov	r5, r3
 8006668:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800666a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800666c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800666e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006670:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006672:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006674:	682b      	ldr	r3, [r5, #0]
 8006676:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8006678:	687a      	ldr	r2, [r7, #4]
 800667a:	68b9      	ldr	r1, [r7, #8]
 800667c:	68f8      	ldr	r0, [r7, #12]
 800667e:	f000 f811 	bl	80066a4 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	2201      	movs	r2, #1
 8006688:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	2201      	movs	r2, #1
 800668e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	2200      	movs	r2, #0
 8006696:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 800669a:	2300      	movs	r3, #0
}
 800669c:	4618      	mov	r0, r3
 800669e:	3710      	adds	r7, #16
 80066a0:	46bd      	mov	sp, r7
 80066a2:	bdb0      	pop	{r4, r5, r7, pc}

080066a4 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80066a4:	b480      	push	{r7}
 80066a6:	b089      	sub	sp, #36	; 0x24
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	60f8      	str	r0, [r7, #12]
 80066ac:	60b9      	str	r1, [r7, #8]
 80066ae:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80066b0:	68bb      	ldr	r3, [r7, #8]
 80066b2:	685a      	ldr	r2, [r3, #4]
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	68db      	ldr	r3, [r3, #12]
 80066ba:	0c1b      	lsrs	r3, r3, #16
 80066bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80066c0:	4413      	add	r3, r2
 80066c2:	041b      	lsls	r3, r3, #16
 80066c4:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	461a      	mov	r2, r3
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	01db      	lsls	r3, r3, #7
 80066d0:	4413      	add	r3, r2
 80066d2:	3384      	adds	r3, #132	; 0x84
 80066d4:	685b      	ldr	r3, [r3, #4]
 80066d6:	68fa      	ldr	r2, [r7, #12]
 80066d8:	6812      	ldr	r2, [r2, #0]
 80066da:	4611      	mov	r1, r2
 80066dc:	687a      	ldr	r2, [r7, #4]
 80066de:	01d2      	lsls	r2, r2, #7
 80066e0:	440a      	add	r2, r1
 80066e2:	3284      	adds	r2, #132	; 0x84
 80066e4:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80066e8:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80066ea:	68bb      	ldr	r3, [r7, #8]
 80066ec:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	68db      	ldr	r3, [r3, #12]
 80066f4:	0c1b      	lsrs	r3, r3, #16
 80066f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80066fa:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80066fc:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	4619      	mov	r1, r3
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	01db      	lsls	r3, r3, #7
 8006708:	440b      	add	r3, r1
 800670a:	3384      	adds	r3, #132	; 0x84
 800670c:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800670e:	69fb      	ldr	r3, [r7, #28]
 8006710:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006712:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	68da      	ldr	r2, [r3, #12]
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	68db      	ldr	r3, [r3, #12]
 800671e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006722:	4413      	add	r3, r2
 8006724:	041b      	lsls	r3, r3, #16
 8006726:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	461a      	mov	r2, r3
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	01db      	lsls	r3, r3, #7
 8006732:	4413      	add	r3, r2
 8006734:	3384      	adds	r3, #132	; 0x84
 8006736:	689b      	ldr	r3, [r3, #8]
 8006738:	68fa      	ldr	r2, [r7, #12]
 800673a:	6812      	ldr	r2, [r2, #0]
 800673c:	4611      	mov	r1, r2
 800673e:	687a      	ldr	r2, [r7, #4]
 8006740:	01d2      	lsls	r2, r2, #7
 8006742:	440a      	add	r2, r1
 8006744:	3284      	adds	r2, #132	; 0x84
 8006746:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800674a:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800674c:	68bb      	ldr	r3, [r7, #8]
 800674e:	689a      	ldr	r2, [r3, #8]
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	68db      	ldr	r3, [r3, #12]
 8006756:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800675a:	4413      	add	r3, r2
 800675c:	1c5a      	adds	r2, r3, #1
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	4619      	mov	r1, r3
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	01db      	lsls	r3, r3, #7
 8006768:	440b      	add	r3, r1
 800676a:	3384      	adds	r3, #132	; 0x84
 800676c:	4619      	mov	r1, r3
 800676e:	69fb      	ldr	r3, [r7, #28]
 8006770:	4313      	orrs	r3, r2
 8006772:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	461a      	mov	r2, r3
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	01db      	lsls	r3, r3, #7
 800677e:	4413      	add	r3, r2
 8006780:	3384      	adds	r3, #132	; 0x84
 8006782:	691b      	ldr	r3, [r3, #16]
 8006784:	68fa      	ldr	r2, [r7, #12]
 8006786:	6812      	ldr	r2, [r2, #0]
 8006788:	4611      	mov	r1, r2
 800678a:	687a      	ldr	r2, [r7, #4]
 800678c:	01d2      	lsls	r2, r2, #7
 800678e:	440a      	add	r2, r1
 8006790:	3284      	adds	r2, #132	; 0x84
 8006792:	f023 0307 	bic.w	r3, r3, #7
 8006796:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	461a      	mov	r2, r3
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	01db      	lsls	r3, r3, #7
 80067a2:	4413      	add	r3, r2
 80067a4:	3384      	adds	r3, #132	; 0x84
 80067a6:	461a      	mov	r2, r3
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	691b      	ldr	r3, [r3, #16]
 80067ac:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80067ae:	68bb      	ldr	r3, [r7, #8]
 80067b0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80067b4:	021b      	lsls	r3, r3, #8
 80067b6:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80067be:	041b      	lsls	r3, r3, #16
 80067c0:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80067c2:	68bb      	ldr	r3, [r7, #8]
 80067c4:	699b      	ldr	r3, [r3, #24]
 80067c6:	061b      	lsls	r3, r3, #24
 80067c8:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	461a      	mov	r2, r3
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	01db      	lsls	r3, r3, #7
 80067d4:	4413      	add	r3, r2
 80067d6:	3384      	adds	r3, #132	; 0x84
 80067d8:	699b      	ldr	r3, [r3, #24]
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	461a      	mov	r2, r3
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	01db      	lsls	r3, r3, #7
 80067e4:	4413      	add	r3, r2
 80067e6:	3384      	adds	r3, #132	; 0x84
 80067e8:	461a      	mov	r2, r3
 80067ea:	2300      	movs	r3, #0
 80067ec:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80067ee:	68bb      	ldr	r3, [r7, #8]
 80067f0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80067f4:	461a      	mov	r2, r3
 80067f6:	69fb      	ldr	r3, [r7, #28]
 80067f8:	431a      	orrs	r2, r3
 80067fa:	69bb      	ldr	r3, [r7, #24]
 80067fc:	431a      	orrs	r2, r3
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	4619      	mov	r1, r3
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	01db      	lsls	r3, r3, #7
 8006808:	440b      	add	r3, r1
 800680a:	3384      	adds	r3, #132	; 0x84
 800680c:	4619      	mov	r1, r3
 800680e:	697b      	ldr	r3, [r7, #20]
 8006810:	4313      	orrs	r3, r2
 8006812:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	461a      	mov	r2, r3
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	01db      	lsls	r3, r3, #7
 800681e:	4413      	add	r3, r2
 8006820:	3384      	adds	r3, #132	; 0x84
 8006822:	695b      	ldr	r3, [r3, #20]
 8006824:	68fa      	ldr	r2, [r7, #12]
 8006826:	6812      	ldr	r2, [r2, #0]
 8006828:	4611      	mov	r1, r2
 800682a:	687a      	ldr	r2, [r7, #4]
 800682c:	01d2      	lsls	r2, r2, #7
 800682e:	440a      	add	r2, r1
 8006830:	3284      	adds	r2, #132	; 0x84
 8006832:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006836:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	461a      	mov	r2, r3
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	01db      	lsls	r3, r3, #7
 8006842:	4413      	add	r3, r2
 8006844:	3384      	adds	r3, #132	; 0x84
 8006846:	461a      	mov	r2, r3
 8006848:	68bb      	ldr	r3, [r7, #8]
 800684a:	695b      	ldr	r3, [r3, #20]
 800684c:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	461a      	mov	r2, r3
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	01db      	lsls	r3, r3, #7
 8006858:	4413      	add	r3, r2
 800685a:	3384      	adds	r3, #132	; 0x84
 800685c:	69da      	ldr	r2, [r3, #28]
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	4619      	mov	r1, r3
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	01db      	lsls	r3, r3, #7
 8006868:	440b      	add	r3, r1
 800686a:	3384      	adds	r3, #132	; 0x84
 800686c:	4619      	mov	r1, r3
 800686e:	4b58      	ldr	r3, [pc, #352]	; (80069d0 <LTDC_SetConfig+0x32c>)
 8006870:	4013      	ands	r3, r2
 8006872:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8006874:	68bb      	ldr	r3, [r7, #8]
 8006876:	69da      	ldr	r2, [r3, #28]
 8006878:	68bb      	ldr	r3, [r7, #8]
 800687a:	6a1b      	ldr	r3, [r3, #32]
 800687c:	68f9      	ldr	r1, [r7, #12]
 800687e:	6809      	ldr	r1, [r1, #0]
 8006880:	4608      	mov	r0, r1
 8006882:	6879      	ldr	r1, [r7, #4]
 8006884:	01c9      	lsls	r1, r1, #7
 8006886:	4401      	add	r1, r0
 8006888:	3184      	adds	r1, #132	; 0x84
 800688a:	4313      	orrs	r3, r2
 800688c:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	461a      	mov	r2, r3
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	01db      	lsls	r3, r3, #7
 8006898:	4413      	add	r3, r2
 800689a:	3384      	adds	r3, #132	; 0x84
 800689c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	461a      	mov	r2, r3
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	01db      	lsls	r3, r3, #7
 80068a8:	4413      	add	r3, r2
 80068aa:	3384      	adds	r3, #132	; 0x84
 80068ac:	461a      	mov	r2, r3
 80068ae:	2300      	movs	r3, #0
 80068b0:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	461a      	mov	r2, r3
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	01db      	lsls	r3, r3, #7
 80068bc:	4413      	add	r3, r2
 80068be:	3384      	adds	r3, #132	; 0x84
 80068c0:	461a      	mov	r2, r3
 80068c2:	68bb      	ldr	r3, [r7, #8]
 80068c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068c6:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80068c8:	68bb      	ldr	r3, [r7, #8]
 80068ca:	691b      	ldr	r3, [r3, #16]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d102      	bne.n	80068d6 <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 80068d0:	2304      	movs	r3, #4
 80068d2:	61fb      	str	r3, [r7, #28]
 80068d4:	e01b      	b.n	800690e <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	691b      	ldr	r3, [r3, #16]
 80068da:	2b01      	cmp	r3, #1
 80068dc:	d102      	bne.n	80068e4 <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 80068de:	2303      	movs	r3, #3
 80068e0:	61fb      	str	r3, [r7, #28]
 80068e2:	e014      	b.n	800690e <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80068e4:	68bb      	ldr	r3, [r7, #8]
 80068e6:	691b      	ldr	r3, [r3, #16]
 80068e8:	2b04      	cmp	r3, #4
 80068ea:	d00b      	beq.n	8006904 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80068ec:	68bb      	ldr	r3, [r7, #8]
 80068ee:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80068f0:	2b02      	cmp	r3, #2
 80068f2:	d007      	beq.n	8006904 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80068f8:	2b03      	cmp	r3, #3
 80068fa:	d003      	beq.n	8006904 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80068fc:	68bb      	ldr	r3, [r7, #8]
 80068fe:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8006900:	2b07      	cmp	r3, #7
 8006902:	d102      	bne.n	800690a <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 8006904:	2302      	movs	r3, #2
 8006906:	61fb      	str	r3, [r7, #28]
 8006908:	e001      	b.n	800690e <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 800690a:	2301      	movs	r3, #1
 800690c:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	461a      	mov	r2, r3
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	01db      	lsls	r3, r3, #7
 8006918:	4413      	add	r3, r2
 800691a:	3384      	adds	r3, #132	; 0x84
 800691c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800691e:	68fa      	ldr	r2, [r7, #12]
 8006920:	6812      	ldr	r2, [r2, #0]
 8006922:	4611      	mov	r1, r2
 8006924:	687a      	ldr	r2, [r7, #4]
 8006926:	01d2      	lsls	r2, r2, #7
 8006928:	440a      	add	r2, r1
 800692a:	3284      	adds	r2, #132	; 0x84
 800692c:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8006930:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 7U));
 8006932:	68bb      	ldr	r3, [r7, #8]
 8006934:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006936:	69fa      	ldr	r2, [r7, #28]
 8006938:	fb02 f303 	mul.w	r3, r2, r3
 800693c:	041a      	lsls	r2, r3, #16
 800693e:	68bb      	ldr	r3, [r7, #8]
 8006940:	6859      	ldr	r1, [r3, #4]
 8006942:	68bb      	ldr	r3, [r7, #8]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	1acb      	subs	r3, r1, r3
 8006948:	69f9      	ldr	r1, [r7, #28]
 800694a:	fb01 f303 	mul.w	r3, r1, r3
 800694e:	3307      	adds	r3, #7
 8006950:	68f9      	ldr	r1, [r7, #12]
 8006952:	6809      	ldr	r1, [r1, #0]
 8006954:	4608      	mov	r0, r1
 8006956:	6879      	ldr	r1, [r7, #4]
 8006958:	01c9      	lsls	r1, r1, #7
 800695a:	4401      	add	r1, r0
 800695c:	3184      	adds	r1, #132	; 0x84
 800695e:	4313      	orrs	r3, r2
 8006960:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	461a      	mov	r2, r3
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	01db      	lsls	r3, r3, #7
 800696c:	4413      	add	r3, r2
 800696e:	3384      	adds	r3, #132	; 0x84
 8006970:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	4619      	mov	r1, r3
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	01db      	lsls	r3, r3, #7
 800697c:	440b      	add	r3, r1
 800697e:	3384      	adds	r3, #132	; 0x84
 8006980:	4619      	mov	r1, r3
 8006982:	4b14      	ldr	r3, [pc, #80]	; (80069d4 <LTDC_SetConfig+0x330>)
 8006984:	4013      	ands	r3, r2
 8006986:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	461a      	mov	r2, r3
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	01db      	lsls	r3, r3, #7
 8006992:	4413      	add	r3, r2
 8006994:	3384      	adds	r3, #132	; 0x84
 8006996:	461a      	mov	r2, r3
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800699c:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	461a      	mov	r2, r3
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	01db      	lsls	r3, r3, #7
 80069a8:	4413      	add	r3, r2
 80069aa:	3384      	adds	r3, #132	; 0x84
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	68fa      	ldr	r2, [r7, #12]
 80069b0:	6812      	ldr	r2, [r2, #0]
 80069b2:	4611      	mov	r1, r2
 80069b4:	687a      	ldr	r2, [r7, #4]
 80069b6:	01d2      	lsls	r2, r2, #7
 80069b8:	440a      	add	r2, r1
 80069ba:	3284      	adds	r2, #132	; 0x84
 80069bc:	f043 0301 	orr.w	r3, r3, #1
 80069c0:	6013      	str	r3, [r2, #0]
}
 80069c2:	bf00      	nop
 80069c4:	3724      	adds	r7, #36	; 0x24
 80069c6:	46bd      	mov	sp, r7
 80069c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069cc:	4770      	bx	lr
 80069ce:	bf00      	nop
 80069d0:	fffff8f8 	.word	0xfffff8f8
 80069d4:	fffff800 	.word	0xfffff800

080069d8 <HAL_MDMA_Init>:
  * @param  hmdma: Pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b084      	sub	sp, #16
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80069e0:	f7fc fd78 	bl	80034d4 <HAL_GetTick>
 80069e4:	60f8      	str	r0, [r7, #12]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d101      	bne.n	80069f0 <HAL_MDMA_Init+0x18>
  {
    return HAL_ERROR;
 80069ec:	2301      	movs	r3, #1
 80069ee:	e03b      	b.n	8006a68 <HAL_MDMA_Init+0x90>
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.SourceBlockAddressOffset));
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.DestBlockAddressOffset));


  /* Allocate lock resource */
  __HAL_UNLOCK(hmdma);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2200      	movs	r2, #0
 80069f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change MDMA peripheral state */
  hmdma->State = HAL_MDMA_STATE_BUSY;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2202      	movs	r2, #2
 80069fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the MDMA channel */
  __HAL_MDMA_DISABLE(hmdma);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	68da      	ldr	r2, [r3, #12]
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f022 0201 	bic.w	r2, r2, #1
 8006a0e:	60da      	str	r2, [r3, #12]

  /* Check if the MDMA channel is effectively disabled */
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8006a10:	e00f      	b.n	8006a32 <HAL_MDMA_Init+0x5a>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_MDMA_ABORT)
 8006a12:	f7fc fd5f 	bl	80034d4 <HAL_GetTick>
 8006a16:	4602      	mov	r2, r0
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	1ad3      	subs	r3, r2, r3
 8006a1c:	2b05      	cmp	r3, #5
 8006a1e:	d908      	bls.n	8006a32 <HAL_MDMA_Init+0x5a>
    {
      /* Update error code */
      hmdma->ErrorCode = HAL_MDMA_ERROR_TIMEOUT;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2240      	movs	r2, #64	; 0x40
 8006a24:	669a      	str	r2, [r3, #104]	; 0x68

      /* Change the MDMA state */
      hmdma->State = HAL_MDMA_STATE_ERROR;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2203      	movs	r2, #3
 8006a2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      return HAL_ERROR;
 8006a2e:	2301      	movs	r3, #1
 8006a30:	e01a      	b.n	8006a68 <HAL_MDMA_Init+0x90>
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	68db      	ldr	r3, [r3, #12]
 8006a38:	f003 0301 	and.w	r3, r3, #1
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d1e8      	bne.n	8006a12 <HAL_MDMA_Init+0x3a>
    }
  }

  /* Initialize the MDMA channel registers */
  MDMA_Init(hmdma);
 8006a40:	6878      	ldr	r0, [r7, #4]
 8006a42:	f000 f9c1 	bl	8006dc8 <MDMA_Init>

  /* Reset the MDMA first/last linkedlist node addresses and node counter */
  hmdma->FirstLinkedListNodeAddress  = 0;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	65da      	str	r2, [r3, #92]	; 0x5c
  hmdma->LastLinkedListNodeAddress   = 0;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2200      	movs	r2, #0
 8006a50:	661a      	str	r2, [r3, #96]	; 0x60
  hmdma->LinkedListNodeCounter  = 0;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	2200      	movs	r2, #0
 8006a56:	665a      	str	r2, [r3, #100]	; 0x64

  /* Initialize the error code */
  hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	669a      	str	r2, [r3, #104]	; 0x68

  /* Initialize the MDMA state */
  hmdma->State = HAL_MDMA_STATE_READY;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2201      	movs	r2, #1
 8006a62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006a66:	2300      	movs	r3, #0
}
 8006a68:	4618      	mov	r0, r3
 8006a6a:	3710      	adds	r7, #16
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	bd80      	pop	{r7, pc}

08006a70 <HAL_MDMA_DeInit>:
  * @param  hmdma: pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_DeInit(MDMA_HandleTypeDef *hmdma)
{
 8006a70:	b480      	push	{r7}
 8006a72:	b083      	sub	sp, #12
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d101      	bne.n	8006a82 <HAL_MDMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8006a7e:	2301      	movs	r3, #1
 8006a80:	e048      	b.n	8006b14 <HAL_MDMA_DeInit+0xa4>
  }

  /* Disable the selected MDMA Channelx */
  __HAL_MDMA_DISABLE(hmdma);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	68da      	ldr	r2, [r3, #12]
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f022 0201 	bic.w	r2, r2, #1
 8006a90:	60da      	str	r2, [r3, #12]

  /* Reset MDMA Channel control register */
  hmdma->Instance->CCR  = 0;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	2200      	movs	r2, #0
 8006a98:	60da      	str	r2, [r3, #12]
  hmdma->Instance->CTCR = 0;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	611a      	str	r2, [r3, #16]
  hmdma->Instance->CBNDTR = 0;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	615a      	str	r2, [r3, #20]
  hmdma->Instance->CSAR = 0;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	2200      	movs	r2, #0
 8006ab0:	619a      	str	r2, [r3, #24]
  hmdma->Instance->CDAR = 0;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	61da      	str	r2, [r3, #28]
  hmdma->Instance->CBRUR = 0;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	2200      	movs	r2, #0
 8006ac0:	621a      	str	r2, [r3, #32]
  hmdma->Instance->CLAR = 0;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	625a      	str	r2, [r3, #36]	; 0x24
  hmdma->Instance->CTBR = 0;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	2200      	movs	r2, #0
 8006ad0:	629a      	str	r2, [r3, #40]	; 0x28
  hmdma->Instance->CMAR = 0;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	631a      	str	r2, [r3, #48]	; 0x30
  hmdma->Instance->CMDR = 0;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Clear all flags */
  __HAL_MDMA_CLEAR_FLAG(hmdma,(MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_FLAG_BRT | MDMA_FLAG_BT | MDMA_FLAG_BFTC));
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	221f      	movs	r2, #31
 8006ae8:	605a      	str	r2, [r3, #4]

  /* Reset the  MDMA first/last linkedlist node addresses and node counter */
  hmdma->FirstLinkedListNodeAddress  = 0;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2200      	movs	r2, #0
 8006aee:	65da      	str	r2, [r3, #92]	; 0x5c
  hmdma->LastLinkedListNodeAddress   = 0;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2200      	movs	r2, #0
 8006af4:	661a      	str	r2, [r3, #96]	; 0x60
  hmdma->LinkedListNodeCounter  = 0;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2200      	movs	r2, #0
 8006afa:	665a      	str	r2, [r3, #100]	; 0x64

  /* Initialize the error code */
  hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2200      	movs	r2, #0
 8006b00:	669a      	str	r2, [r3, #104]	; 0x68

  /* Initialize the MDMA state */
  hmdma->State = HAL_MDMA_STATE_RESET;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	2200      	movs	r2, #0
 8006b06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Release Lock */
  __HAL_UNLOCK(hmdma);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	2200      	movs	r2, #0
 8006b0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006b12:	2300      	movs	r3, #0
}
 8006b14:	4618      	mov	r0, r3
 8006b16:	370c      	adds	r7, #12
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1e:	4770      	bx	lr

08006b20 <HAL_MDMA_IRQHandler>:
  * @param  hmdma: pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval None
  */
void HAL_MDMA_IRQHandler(MDMA_HandleTypeDef *hmdma)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b086      	sub	sp, #24
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0;
 8006b28:	2300      	movs	r3, #0
 8006b2a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006b2c:	4b91      	ldr	r3, [pc, #580]	; (8006d74 <HAL_MDMA_IRQHandler+0x254>)
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	4a91      	ldr	r2, [pc, #580]	; (8006d78 <HAL_MDMA_IRQHandler+0x258>)
 8006b32:	fba2 2303 	umull	r2, r3, r2, r3
 8006b36:	0a9b      	lsrs	r3, r3, #10
 8006b38:	617b      	str	r3, [r7, #20]

  uint32_t generalIntFlag, errorFlag;

  /* General Interrupt Flag management ****************************************/
  generalIntFlag =  1UL << ((((uint32_t)hmdma->Instance - (uint32_t)(MDMA_Channel0))/HAL_MDMA_CHANNEL_SIZE) & 0x1FU);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	461a      	mov	r2, r3
 8006b40:	4b8e      	ldr	r3, [pc, #568]	; (8006d7c <HAL_MDMA_IRQHandler+0x25c>)
 8006b42:	4413      	add	r3, r2
 8006b44:	099b      	lsrs	r3, r3, #6
 8006b46:	f003 031f 	and.w	r3, r3, #31
 8006b4a:	2201      	movs	r2, #1
 8006b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8006b50:	613b      	str	r3, [r7, #16]
  if((MDMA->GISR0 & generalIntFlag) == 0U)
 8006b52:	f04f 43a4 	mov.w	r3, #1375731712	; 0x52000000
 8006b56:	681a      	ldr	r2, [r3, #0]
 8006b58:	693b      	ldr	r3, [r7, #16]
 8006b5a:	4013      	ands	r3, r2
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	f000 812d 	beq.w	8006dbc <HAL_MDMA_IRQHandler+0x29c>
  {
    return; /* the  General interrupt flag for the current channel is down , nothing to do */
  }

  /* Transfer Error Interrupt management ***************************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_TE) != 0U))
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f003 0301 	and.w	r3, r3, #1
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d054      	beq.n	8006c1a <HAL_MDMA_IRQHandler+0xfa>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_TE) != 0U)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	68db      	ldr	r3, [r3, #12]
 8006b76:	f003 0302 	and.w	r3, r3, #2
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d04d      	beq.n	8006c1a <HAL_MDMA_IRQHandler+0xfa>
    {
      /* Disable the transfer error interrupt */
      __HAL_MDMA_DISABLE_IT(hmdma, MDMA_IT_TE);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	68da      	ldr	r2, [r3, #12]
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f022 0202 	bic.w	r2, r2, #2
 8006b8c:	60da      	str	r2, [r3, #12]

      /* Get the transfer error source flag */
      errorFlag = hmdma->Instance->CESR;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	689b      	ldr	r3, [r3, #8]
 8006b94:	60fb      	str	r3, [r7, #12]

      if((errorFlag & MDMA_CESR_TED) == 0U)
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d106      	bne.n	8006bae <HAL_MDMA_IRQHandler+0x8e>
      {
        /* Update error code : Read Transfer error  */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_READ_XFER;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006ba4:	f043 0201 	orr.w	r2, r3, #1
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	669a      	str	r2, [r3, #104]	; 0x68
 8006bac:	e005      	b.n	8006bba <HAL_MDMA_IRQHandler+0x9a>
      }
      else
      {
        /* Update error code : Write Transfer error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_WRITE_XFER;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006bb2:	f043 0202 	orr.w	r2, r3, #2
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	669a      	str	r2, [r3, #104]	; 0x68
      }

      if((errorFlag & MDMA_CESR_TEMD) != 0U)
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d005      	beq.n	8006bd0 <HAL_MDMA_IRQHandler+0xb0>
      {
        /* Update error code : Error Mask Data */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_MASK_DATA;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006bc8:	f043 0204 	orr.w	r2, r3, #4
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	669a      	str	r2, [r3, #104]	; 0x68
      }

      if((errorFlag & MDMA_CESR_TELD) != 0U)
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d005      	beq.n	8006be6 <HAL_MDMA_IRQHandler+0xc6>
      {
        /* Update error code : Error Linked list */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_LINKED_LIST;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006bde:	f043 0208 	orr.w	r2, r3, #8
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	669a      	str	r2, [r3, #104]	; 0x68
      }

      if((errorFlag & MDMA_CESR_ASE) != 0U)
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d005      	beq.n	8006bfc <HAL_MDMA_IRQHandler+0xdc>
      {
        /* Update error code : Address/Size alignment error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_ALIGNMENT;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006bf4:	f043 0210 	orr.w	r2, r3, #16
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	669a      	str	r2, [r3, #104]	; 0x68
      }

      if((errorFlag & MDMA_CESR_BSE) != 0U)
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d005      	beq.n	8006c12 <HAL_MDMA_IRQHandler+0xf2>
      {
        /* Update error code : Block Size error error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_BLOCK_SIZE;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006c0a:	f043 0220 	orr.w	r2, r3, #32
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	669a      	str	r2, [r3, #104]	; 0x68
      }

      /* Clear the transfer error flags */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_TE);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	2201      	movs	r2, #1
 8006c18:	605a      	str	r2, [r3, #4]
    }
  }

  /* Buffer Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BFTC) != 0U))
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f003 0310 	and.w	r3, r3, #16
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d012      	beq.n	8006c4e <HAL_MDMA_IRQHandler+0x12e>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BFTC) != 0U)
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	68db      	ldr	r3, [r3, #12]
 8006c2e:	f003 0320 	and.w	r3, r3, #32
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d00b      	beq.n	8006c4e <HAL_MDMA_IRQHandler+0x12e>
    {
      /* Clear the buffer transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BFTC);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	2210      	movs	r2, #16
 8006c3c:	605a      	str	r2, [r3, #4]

      if(hmdma->XferBufferCpltCallback != NULL)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d003      	beq.n	8006c4e <HAL_MDMA_IRQHandler+0x12e>
      {
        /* Buffer transfer callback */
        hmdma->XferBufferCpltCallback(hmdma);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c4a:	6878      	ldr	r0, [r7, #4]
 8006c4c:	4798      	blx	r3
      }
    }
  }

  /* Block Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BT) != 0U))
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f003 0308 	and.w	r3, r3, #8
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d012      	beq.n	8006c82 <HAL_MDMA_IRQHandler+0x162>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BT) != 0U)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	68db      	ldr	r3, [r3, #12]
 8006c62:	f003 0310 	and.w	r3, r3, #16
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d00b      	beq.n	8006c82 <HAL_MDMA_IRQHandler+0x162>
    {
      /* Clear the block transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BT);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	2208      	movs	r2, #8
 8006c70:	605a      	str	r2, [r3, #4]

      if(hmdma->XferBlockCpltCallback != NULL)
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d003      	beq.n	8006c82 <HAL_MDMA_IRQHandler+0x162>
      {
        /* Block transfer callback */
        hmdma->XferBlockCpltCallback(hmdma);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006c7e:	6878      	ldr	r0, [r7, #4]
 8006c80:	4798      	blx	r3
      }
    }
  }

  /* Repeated Block Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BRT) != 0U))
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f003 0304 	and.w	r3, r3, #4
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d012      	beq.n	8006cb6 <HAL_MDMA_IRQHandler+0x196>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BRT) != 0U)
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	68db      	ldr	r3, [r3, #12]
 8006c96:	f003 0308 	and.w	r3, r3, #8
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d00b      	beq.n	8006cb6 <HAL_MDMA_IRQHandler+0x196>
    {
      /* Clear the repeat block transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BRT);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	2204      	movs	r2, #4
 8006ca4:	605a      	str	r2, [r3, #4]

      if(hmdma->XferRepeatBlockCpltCallback != NULL)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d003      	beq.n	8006cb6 <HAL_MDMA_IRQHandler+0x196>
      {
        /* Repeated Block transfer callback */
        hmdma->XferRepeatBlockCpltCallback(hmdma);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006cb2:	6878      	ldr	r0, [r7, #4]
 8006cb4:	4798      	blx	r3
      }
    }
  }

  /* Channel Transfer Complete Interrupt management ***********************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_CTC) != 0U))
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f003 0302 	and.w	r3, r3, #2
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d039      	beq.n	8006d38 <HAL_MDMA_IRQHandler+0x218>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_CTC) != 0U)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	68db      	ldr	r3, [r3, #12]
 8006cca:	f003 0304 	and.w	r3, r3, #4
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d032      	beq.n	8006d38 <HAL_MDMA_IRQHandler+0x218>
    {
      /* Disable all the transfer interrupts */
      __HAL_MDMA_DISABLE_IT(hmdma, (MDMA_IT_TE | MDMA_IT_CTC | MDMA_IT_BT | MDMA_IT_BRT | MDMA_IT_BFTC));
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	68da      	ldr	r2, [r3, #12]
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f022 023e 	bic.w	r2, r2, #62	; 0x3e
 8006ce0:	60da      	str	r2, [r3, #12]

      if(HAL_MDMA_STATE_ABORT == hmdma->State)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ce8:	b2db      	uxtb	r3, r3
 8006cea:	2b04      	cmp	r3, #4
 8006cec:	d110      	bne.n	8006d10 <HAL_MDMA_IRQHandler+0x1f0>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hmdma);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        /* Change the DMA state */
        hmdma->State = HAL_MDMA_STATE_READY;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	2201      	movs	r2, #1
 8006cfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        if(hmdma->XferAbortCallback != NULL)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d05c      	beq.n	8006dc0 <HAL_MDMA_IRQHandler+0x2a0>
        {
          hmdma->XferAbortCallback(hmdma);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d0a:	6878      	ldr	r0, [r7, #4]
 8006d0c:	4798      	blx	r3
        }
        return;
 8006d0e:	e057      	b.n	8006dc0 <HAL_MDMA_IRQHandler+0x2a0>
      }

      /* Clear the Channel Transfer Complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_CTC);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	2202      	movs	r2, #2
 8006d16:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hmdma);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      /* Change MDMA peripheral state */
      hmdma->State = HAL_MDMA_STATE_READY;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2201      	movs	r2, #1
 8006d24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if(hmdma->XferCpltCallback != NULL)
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d003      	beq.n	8006d38 <HAL_MDMA_IRQHandler+0x218>
      {
        /* Channel Transfer Complete callback */
        hmdma->XferCpltCallback(hmdma);
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d34:	6878      	ldr	r0, [r7, #4]
 8006d36:	4798      	blx	r3
      }
    }
  }

  /* manage error case */
  if(hmdma->ErrorCode != HAL_MDMA_ERROR_NONE)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d040      	beq.n	8006dc2 <HAL_MDMA_IRQHandler+0x2a2>
  {
    hmdma->State = HAL_MDMA_STATE_ABORT;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2204      	movs	r2, #4
 8006d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the channel */
    __HAL_MDMA_DISABLE(hmdma);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	68da      	ldr	r2, [r3, #12]
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f022 0201 	bic.w	r2, r2, #1
 8006d56:	60da      	str	r2, [r3, #12]

    do
    {
      if (++count > timeout)
 8006d58:	68bb      	ldr	r3, [r7, #8]
 8006d5a:	3301      	adds	r3, #1
 8006d5c:	60bb      	str	r3, [r7, #8]
 8006d5e:	697a      	ldr	r2, [r7, #20]
 8006d60:	429a      	cmp	r2, r3
 8006d62:	d30d      	bcc.n	8006d80 <HAL_MDMA_IRQHandler+0x260>
      {
        break;
      }
    }
    while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	68db      	ldr	r3, [r3, #12]
 8006d6a:	f003 0301 	and.w	r3, r3, #1
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d1f2      	bne.n	8006d58 <HAL_MDMA_IRQHandler+0x238>
 8006d72:	e006      	b.n	8006d82 <HAL_MDMA_IRQHandler+0x262>
 8006d74:	24000010 	.word	0x24000010
 8006d78:	1b4e81b5 	.word	0x1b4e81b5
 8006d7c:	adffffc0 	.word	0xadffffc0
        break;
 8006d80:	bf00      	nop

    /* Process Unlocked */
    __HAL_UNLOCK(hmdma);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2200      	movs	r2, #0
 8006d86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    if((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	68db      	ldr	r3, [r3, #12]
 8006d90:	f003 0301 	and.w	r3, r3, #1
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d004      	beq.n	8006da2 <HAL_MDMA_IRQHandler+0x282>
    {
      /* Change the MDMA state to error if MDMA disable fails */
      hmdma->State = HAL_MDMA_STATE_ERROR;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2203      	movs	r2, #3
 8006d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006da0:	e003      	b.n	8006daa <HAL_MDMA_IRQHandler+0x28a>
    }
    else
    {
      /* Change the MDMA state to Ready if MDMA disable success */
      hmdma->State = HAL_MDMA_STATE_READY;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2201      	movs	r2, #1
 8006da6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }


    if (hmdma->XferErrorCallback != NULL)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d007      	beq.n	8006dc2 <HAL_MDMA_IRQHandler+0x2a2>
    {
      /* Transfer error callback */
      hmdma->XferErrorCallback(hmdma);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006db6:	6878      	ldr	r0, [r7, #4]
 8006db8:	4798      	blx	r3
 8006dba:	e002      	b.n	8006dc2 <HAL_MDMA_IRQHandler+0x2a2>
    return; /* the  General interrupt flag for the current channel is down , nothing to do */
 8006dbc:	bf00      	nop
 8006dbe:	e000      	b.n	8006dc2 <HAL_MDMA_IRQHandler+0x2a2>
        return;
 8006dc0:	bf00      	nop
    }
  }
}
 8006dc2:	3718      	adds	r7, #24
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	bd80      	pop	{r7, pc}

08006dc8 <MDMA_Init>:
  * @param  hmdma:       pointer to a MDMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified MDMA Channel.
  * @retval None
  */
static void MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 8006dc8:	b480      	push	{r7}
 8006dca:	b085      	sub	sp, #20
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
  uint32_t blockoffset;

  /* Prepare the MDMA Channel configuration */
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	68d9      	ldr	r1, [r3, #12]
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	691a      	ldr	r2, [r3, #16]
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	430a      	orrs	r2, r1
 8006dde:	60da      	str	r2, [r3, #12]

  /* Write new CTCR Register value */
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	695a      	ldr	r2, [r3, #20]
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	699b      	ldr	r3, [r3, #24]
 8006de8:	431a      	orrs	r2, r3
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	69db      	ldr	r3, [r3, #28]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8006dee:	431a      	orrs	r2, r3
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6a1b      	ldr	r3, [r3, #32]
 8006df4:	431a      	orrs	r2, r3
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 8006dfa:	431a      	orrs	r2, r3
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e00:	431a      	orrs	r2, r3
                           hmdma->Init.DestBurst                                   | \
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 8006e06:	431a      	orrs	r2, r3
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e0c:	3b01      	subs	r3, #1
 8006e0e:	049b      	lsls	r3, r3, #18
                           hmdma->Init.DestBurst                                   | \
 8006e10:	ea42 0103 	orr.w	r1, r2, r3
                           hmdma->Init.TransferTriggerMode;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	689a      	ldr	r2, [r3, #8]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8006e1c:	430a      	orrs	r2, r1
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8006e1e:	611a      	str	r2, [r3, #16]

  /* If SW request set the CTCR register to SW Request Mode */
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	685b      	ldr	r3, [r3, #4]
 8006e24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e28:	d107      	bne.n	8006e3a <MDMA_Init+0x72>
    -If the request is done by SW : BWM could be set to 1 or 0.
    -If the request is done by a peripheral :
    If mask address not set (0) => BWM must be set to 0
    If mask address set (different than 0) => BWM could be set to 1 or 0
    */
    hmdma->Instance->CTCR |= (MDMA_CTCR_SWRM | MDMA_CTCR_BWM);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	691a      	ldr	r2, [r3, #16]
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f042 4240 	orr.w	r2, r2, #3221225472	; 0xc0000000
 8006e38:	611a      	str	r2, [r3, #16]
  }

  /* Reset CBNDTR Register */
  hmdma->Instance->CBNDTR = 0;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	2200      	movs	r2, #0
 8006e40:	615a      	str	r2, [r3, #20]

  /* if block source address offset is negative set the Block Repeat Source address Update Mode to decrement */
  if(hmdma->Init.SourceBlockAddressOffset < 0)
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	da11      	bge.n	8006e6e <MDMA_Init+0xa6>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	695a      	ldr	r2, [r3, #20]
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8006e58:	615a      	str	r2, [r3, #20]
    /* Write new CBRUR Register value : source repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.SourceBlockAddressOffset);
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e5e:	425b      	negs	r3, r3
 8006e60:	60fb      	str	r3, [r7, #12]
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	68fa      	ldr	r2, [r7, #12]
 8006e68:	b292      	uxth	r2, r2
 8006e6a:	621a      	str	r2, [r3, #32]
 8006e6c:	e006      	b.n	8006e7c <MDMA_Init+0xb4>
  }
  else
  {
    /* Write new CBRUR Register value : source repeat block offset */
    hmdma->Instance->CBRUR = (((uint32_t)hmdma->Init.SourceBlockAddressOffset) & 0x0000FFFFU);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e72:	461a      	mov	r2, r3
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	b292      	uxth	r2, r2
 8006e7a:	621a      	str	r2, [r3, #32]
  }

  /* If block destination address offset is negative set the Block Repeat destination address Update Mode to decrement */
  if(hmdma->Init.DestBlockAddressOffset < 0)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	da15      	bge.n	8006eb0 <MDMA_Init+0xe8>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRDUM;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	695a      	ldr	r2, [r3, #20]
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8006e92:	615a      	str	r2, [r3, #20]
    /* Write new CBRUR Register value : destination repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.DestBlockAddressOffset);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e98:	425b      	negs	r3, r3
 8006e9a:	60fb      	str	r3, [r7, #12]
    hmdma->Instance->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	6a19      	ldr	r1, [r3, #32]
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	041a      	lsls	r2, r3, #16
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	430a      	orrs	r2, r1
 8006eac:	621a      	str	r2, [r3, #32]
 8006eae:	e009      	b.n	8006ec4 <MDMA_Init+0xfc>
  }
  else
  {
    /*write new CBRUR Register value : destination repeat block offset */
    hmdma->Instance->CBRUR |= ((((uint32_t)hmdma->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	6a19      	ldr	r1, [r3, #32]
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eba:	041a      	lsls	r2, r3, #16
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	430a      	orrs	r2, r1
 8006ec2:	621a      	str	r2, [r3, #32]
  }

  /* if HW request set the HW request and the requet CleraMask and ClearData MaskData, */
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	685b      	ldr	r3, [r3, #4]
 8006ec8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ecc:	d006      	beq.n	8006edc <MDMA_Init+0x114>
  {
    /* Set the HW request in CTRB register  */
    hmdma->Instance->CTBR = hmdma->Init.Request & MDMA_CTBR_TSEL;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	685a      	ldr	r2, [r3, #4]
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	b2d2      	uxtb	r2, r2
 8006ed8:	629a      	str	r2, [r3, #40]	; 0x28
 8006eda:	e003      	b.n	8006ee4 <MDMA_Init+0x11c>
  }
  else /* SW request : reset the CTBR register */
  {
    hmdma->Instance->CTBR = 0;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Write Link Address Register */
  hmdma->Instance->CLAR =  0;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	2200      	movs	r2, #0
 8006eea:	625a      	str	r2, [r3, #36]	; 0x24
}
 8006eec:	bf00      	nop
 8006eee:	3714      	adds	r7, #20
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef6:	4770      	bx	lr

08006ef8 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b084      	sub	sp, #16
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8006f00:	4b19      	ldr	r3, [pc, #100]	; (8006f68 <HAL_PWREx_ConfigSupply+0x70>)
 8006f02:	68db      	ldr	r3, [r3, #12]
 8006f04:	f003 0304 	and.w	r3, r3, #4
 8006f08:	2b04      	cmp	r3, #4
 8006f0a:	d00a      	beq.n	8006f22 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8006f0c:	4b16      	ldr	r3, [pc, #88]	; (8006f68 <HAL_PWREx_ConfigSupply+0x70>)
 8006f0e:	68db      	ldr	r3, [r3, #12]
 8006f10:	f003 0307 	and.w	r3, r3, #7
 8006f14:	687a      	ldr	r2, [r7, #4]
 8006f16:	429a      	cmp	r2, r3
 8006f18:	d001      	beq.n	8006f1e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8006f1a:	2301      	movs	r3, #1
 8006f1c:	e01f      	b.n	8006f5e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8006f1e:	2300      	movs	r3, #0
 8006f20:	e01d      	b.n	8006f5e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8006f22:	4b11      	ldr	r3, [pc, #68]	; (8006f68 <HAL_PWREx_ConfigSupply+0x70>)
 8006f24:	68db      	ldr	r3, [r3, #12]
 8006f26:	f023 0207 	bic.w	r2, r3, #7
 8006f2a:	490f      	ldr	r1, [pc, #60]	; (8006f68 <HAL_PWREx_ConfigSupply+0x70>)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	4313      	orrs	r3, r2
 8006f30:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8006f32:	f7fc facf 	bl	80034d4 <HAL_GetTick>
 8006f36:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006f38:	e009      	b.n	8006f4e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006f3a:	f7fc facb 	bl	80034d4 <HAL_GetTick>
 8006f3e:	4602      	mov	r2, r0
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	1ad3      	subs	r3, r2, r3
 8006f44:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006f48:	d901      	bls.n	8006f4e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	e007      	b.n	8006f5e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006f4e:	4b06      	ldr	r3, [pc, #24]	; (8006f68 <HAL_PWREx_ConfigSupply+0x70>)
 8006f50:	685b      	ldr	r3, [r3, #4]
 8006f52:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006f56:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f5a:	d1ee      	bne.n	8006f3a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8006f5c:	2300      	movs	r3, #0
}
 8006f5e:	4618      	mov	r0, r3
 8006f60:	3710      	adds	r7, #16
 8006f62:	46bd      	mov	sp, r7
 8006f64:	bd80      	pop	{r7, pc}
 8006f66:	bf00      	nop
 8006f68:	58024800 	.word	0x58024800

08006f6c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b08c      	sub	sp, #48	; 0x30
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d102      	bne.n	8006f80 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	f000 bc48 	b.w	8007810 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f003 0301 	and.w	r3, r3, #1
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	f000 8088 	beq.w	800709e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006f8e:	4b99      	ldr	r3, [pc, #612]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 8006f90:	691b      	ldr	r3, [r3, #16]
 8006f92:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006f96:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006f98:	4b96      	ldr	r3, [pc, #600]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 8006f9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f9c:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006f9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fa0:	2b10      	cmp	r3, #16
 8006fa2:	d007      	beq.n	8006fb4 <HAL_RCC_OscConfig+0x48>
 8006fa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fa6:	2b18      	cmp	r3, #24
 8006fa8:	d111      	bne.n	8006fce <HAL_RCC_OscConfig+0x62>
 8006faa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fac:	f003 0303 	and.w	r3, r3, #3
 8006fb0:	2b02      	cmp	r3, #2
 8006fb2:	d10c      	bne.n	8006fce <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006fb4:	4b8f      	ldr	r3, [pc, #572]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d06d      	beq.n	800709c <HAL_RCC_OscConfig+0x130>
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	685b      	ldr	r3, [r3, #4]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d169      	bne.n	800709c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8006fc8:	2301      	movs	r3, #1
 8006fca:	f000 bc21 	b.w	8007810 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	685b      	ldr	r3, [r3, #4]
 8006fd2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006fd6:	d106      	bne.n	8006fe6 <HAL_RCC_OscConfig+0x7a>
 8006fd8:	4b86      	ldr	r3, [pc, #536]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	4a85      	ldr	r2, [pc, #532]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 8006fde:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006fe2:	6013      	str	r3, [r2, #0]
 8006fe4:	e02e      	b.n	8007044 <HAL_RCC_OscConfig+0xd8>
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	685b      	ldr	r3, [r3, #4]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d10c      	bne.n	8007008 <HAL_RCC_OscConfig+0x9c>
 8006fee:	4b81      	ldr	r3, [pc, #516]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	4a80      	ldr	r2, [pc, #512]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 8006ff4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006ff8:	6013      	str	r3, [r2, #0]
 8006ffa:	4b7e      	ldr	r3, [pc, #504]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	4a7d      	ldr	r2, [pc, #500]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 8007000:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007004:	6013      	str	r3, [r2, #0]
 8007006:	e01d      	b.n	8007044 <HAL_RCC_OscConfig+0xd8>
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	685b      	ldr	r3, [r3, #4]
 800700c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007010:	d10c      	bne.n	800702c <HAL_RCC_OscConfig+0xc0>
 8007012:	4b78      	ldr	r3, [pc, #480]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	4a77      	ldr	r2, [pc, #476]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 8007018:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800701c:	6013      	str	r3, [r2, #0]
 800701e:	4b75      	ldr	r3, [pc, #468]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	4a74      	ldr	r2, [pc, #464]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 8007024:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007028:	6013      	str	r3, [r2, #0]
 800702a:	e00b      	b.n	8007044 <HAL_RCC_OscConfig+0xd8>
 800702c:	4b71      	ldr	r3, [pc, #452]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4a70      	ldr	r2, [pc, #448]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 8007032:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007036:	6013      	str	r3, [r2, #0]
 8007038:	4b6e      	ldr	r3, [pc, #440]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	4a6d      	ldr	r2, [pc, #436]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 800703e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007042:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	685b      	ldr	r3, [r3, #4]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d013      	beq.n	8007074 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800704c:	f7fc fa42 	bl	80034d4 <HAL_GetTick>
 8007050:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007052:	e008      	b.n	8007066 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007054:	f7fc fa3e 	bl	80034d4 <HAL_GetTick>
 8007058:	4602      	mov	r2, r0
 800705a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800705c:	1ad3      	subs	r3, r2, r3
 800705e:	2b64      	cmp	r3, #100	; 0x64
 8007060:	d901      	bls.n	8007066 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007062:	2303      	movs	r3, #3
 8007064:	e3d4      	b.n	8007810 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007066:	4b63      	ldr	r3, [pc, #396]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800706e:	2b00      	cmp	r3, #0
 8007070:	d0f0      	beq.n	8007054 <HAL_RCC_OscConfig+0xe8>
 8007072:	e014      	b.n	800709e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007074:	f7fc fa2e 	bl	80034d4 <HAL_GetTick>
 8007078:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800707a:	e008      	b.n	800708e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800707c:	f7fc fa2a 	bl	80034d4 <HAL_GetTick>
 8007080:	4602      	mov	r2, r0
 8007082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007084:	1ad3      	subs	r3, r2, r3
 8007086:	2b64      	cmp	r3, #100	; 0x64
 8007088:	d901      	bls.n	800708e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800708a:	2303      	movs	r3, #3
 800708c:	e3c0      	b.n	8007810 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800708e:	4b59      	ldr	r3, [pc, #356]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007096:	2b00      	cmp	r3, #0
 8007098:	d1f0      	bne.n	800707c <HAL_RCC_OscConfig+0x110>
 800709a:	e000      	b.n	800709e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800709c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f003 0302 	and.w	r3, r3, #2
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	f000 80ca 	beq.w	8007240 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80070ac:	4b51      	ldr	r3, [pc, #324]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 80070ae:	691b      	ldr	r3, [r3, #16]
 80070b0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80070b4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80070b6:	4b4f      	ldr	r3, [pc, #316]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 80070b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070ba:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80070bc:	6a3b      	ldr	r3, [r7, #32]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d007      	beq.n	80070d2 <HAL_RCC_OscConfig+0x166>
 80070c2:	6a3b      	ldr	r3, [r7, #32]
 80070c4:	2b18      	cmp	r3, #24
 80070c6:	d156      	bne.n	8007176 <HAL_RCC_OscConfig+0x20a>
 80070c8:	69fb      	ldr	r3, [r7, #28]
 80070ca:	f003 0303 	and.w	r3, r3, #3
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d151      	bne.n	8007176 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80070d2:	4b48      	ldr	r3, [pc, #288]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f003 0304 	and.w	r3, r3, #4
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d005      	beq.n	80070ea <HAL_RCC_OscConfig+0x17e>
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	68db      	ldr	r3, [r3, #12]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d101      	bne.n	80070ea <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80070e6:	2301      	movs	r3, #1
 80070e8:	e392      	b.n	8007810 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80070ea:	4b42      	ldr	r3, [pc, #264]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f023 0219 	bic.w	r2, r3, #25
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	68db      	ldr	r3, [r3, #12]
 80070f6:	493f      	ldr	r1, [pc, #252]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 80070f8:	4313      	orrs	r3, r2
 80070fa:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070fc:	f7fc f9ea 	bl	80034d4 <HAL_GetTick>
 8007100:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007102:	e008      	b.n	8007116 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007104:	f7fc f9e6 	bl	80034d4 <HAL_GetTick>
 8007108:	4602      	mov	r2, r0
 800710a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800710c:	1ad3      	subs	r3, r2, r3
 800710e:	2b02      	cmp	r3, #2
 8007110:	d901      	bls.n	8007116 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8007112:	2303      	movs	r3, #3
 8007114:	e37c      	b.n	8007810 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007116:	4b37      	ldr	r3, [pc, #220]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f003 0304 	and.w	r3, r3, #4
 800711e:	2b00      	cmp	r3, #0
 8007120:	d0f0      	beq.n	8007104 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007122:	f7fc fa07 	bl	8003534 <HAL_GetREVID>
 8007126:	4603      	mov	r3, r0
 8007128:	f241 0203 	movw	r2, #4099	; 0x1003
 800712c:	4293      	cmp	r3, r2
 800712e:	d817      	bhi.n	8007160 <HAL_RCC_OscConfig+0x1f4>
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	691b      	ldr	r3, [r3, #16]
 8007134:	2b40      	cmp	r3, #64	; 0x40
 8007136:	d108      	bne.n	800714a <HAL_RCC_OscConfig+0x1de>
 8007138:	4b2e      	ldr	r3, [pc, #184]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 800713a:	685b      	ldr	r3, [r3, #4]
 800713c:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8007140:	4a2c      	ldr	r2, [pc, #176]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 8007142:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007146:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007148:	e07a      	b.n	8007240 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800714a:	4b2a      	ldr	r3, [pc, #168]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 800714c:	685b      	ldr	r3, [r3, #4]
 800714e:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	691b      	ldr	r3, [r3, #16]
 8007156:	031b      	lsls	r3, r3, #12
 8007158:	4926      	ldr	r1, [pc, #152]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 800715a:	4313      	orrs	r3, r2
 800715c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800715e:	e06f      	b.n	8007240 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007160:	4b24      	ldr	r3, [pc, #144]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 8007162:	685b      	ldr	r3, [r3, #4]
 8007164:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	691b      	ldr	r3, [r3, #16]
 800716c:	061b      	lsls	r3, r3, #24
 800716e:	4921      	ldr	r1, [pc, #132]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 8007170:	4313      	orrs	r3, r2
 8007172:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007174:	e064      	b.n	8007240 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	68db      	ldr	r3, [r3, #12]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d047      	beq.n	800720e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800717e:	4b1d      	ldr	r3, [pc, #116]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f023 0219 	bic.w	r2, r3, #25
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	68db      	ldr	r3, [r3, #12]
 800718a:	491a      	ldr	r1, [pc, #104]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 800718c:	4313      	orrs	r3, r2
 800718e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007190:	f7fc f9a0 	bl	80034d4 <HAL_GetTick>
 8007194:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007196:	e008      	b.n	80071aa <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007198:	f7fc f99c 	bl	80034d4 <HAL_GetTick>
 800719c:	4602      	mov	r2, r0
 800719e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071a0:	1ad3      	subs	r3, r2, r3
 80071a2:	2b02      	cmp	r3, #2
 80071a4:	d901      	bls.n	80071aa <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80071a6:	2303      	movs	r3, #3
 80071a8:	e332      	b.n	8007810 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80071aa:	4b12      	ldr	r3, [pc, #72]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f003 0304 	and.w	r3, r3, #4
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d0f0      	beq.n	8007198 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80071b6:	f7fc f9bd 	bl	8003534 <HAL_GetREVID>
 80071ba:	4603      	mov	r3, r0
 80071bc:	f241 0203 	movw	r2, #4099	; 0x1003
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d819      	bhi.n	80071f8 <HAL_RCC_OscConfig+0x28c>
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	691b      	ldr	r3, [r3, #16]
 80071c8:	2b40      	cmp	r3, #64	; 0x40
 80071ca:	d108      	bne.n	80071de <HAL_RCC_OscConfig+0x272>
 80071cc:	4b09      	ldr	r3, [pc, #36]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 80071ce:	685b      	ldr	r3, [r3, #4]
 80071d0:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80071d4:	4a07      	ldr	r2, [pc, #28]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 80071d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80071da:	6053      	str	r3, [r2, #4]
 80071dc:	e030      	b.n	8007240 <HAL_RCC_OscConfig+0x2d4>
 80071de:	4b05      	ldr	r3, [pc, #20]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 80071e0:	685b      	ldr	r3, [r3, #4]
 80071e2:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	691b      	ldr	r3, [r3, #16]
 80071ea:	031b      	lsls	r3, r3, #12
 80071ec:	4901      	ldr	r1, [pc, #4]	; (80071f4 <HAL_RCC_OscConfig+0x288>)
 80071ee:	4313      	orrs	r3, r2
 80071f0:	604b      	str	r3, [r1, #4]
 80071f2:	e025      	b.n	8007240 <HAL_RCC_OscConfig+0x2d4>
 80071f4:	58024400 	.word	0x58024400
 80071f8:	4b9a      	ldr	r3, [pc, #616]	; (8007464 <HAL_RCC_OscConfig+0x4f8>)
 80071fa:	685b      	ldr	r3, [r3, #4]
 80071fc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	691b      	ldr	r3, [r3, #16]
 8007204:	061b      	lsls	r3, r3, #24
 8007206:	4997      	ldr	r1, [pc, #604]	; (8007464 <HAL_RCC_OscConfig+0x4f8>)
 8007208:	4313      	orrs	r3, r2
 800720a:	604b      	str	r3, [r1, #4]
 800720c:	e018      	b.n	8007240 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800720e:	4b95      	ldr	r3, [pc, #596]	; (8007464 <HAL_RCC_OscConfig+0x4f8>)
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	4a94      	ldr	r2, [pc, #592]	; (8007464 <HAL_RCC_OscConfig+0x4f8>)
 8007214:	f023 0301 	bic.w	r3, r3, #1
 8007218:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800721a:	f7fc f95b 	bl	80034d4 <HAL_GetTick>
 800721e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007220:	e008      	b.n	8007234 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007222:	f7fc f957 	bl	80034d4 <HAL_GetTick>
 8007226:	4602      	mov	r2, r0
 8007228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800722a:	1ad3      	subs	r3, r2, r3
 800722c:	2b02      	cmp	r3, #2
 800722e:	d901      	bls.n	8007234 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8007230:	2303      	movs	r3, #3
 8007232:	e2ed      	b.n	8007810 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007234:	4b8b      	ldr	r3, [pc, #556]	; (8007464 <HAL_RCC_OscConfig+0x4f8>)
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f003 0304 	and.w	r3, r3, #4
 800723c:	2b00      	cmp	r3, #0
 800723e:	d1f0      	bne.n	8007222 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f003 0310 	and.w	r3, r3, #16
 8007248:	2b00      	cmp	r3, #0
 800724a:	f000 80a9 	beq.w	80073a0 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800724e:	4b85      	ldr	r3, [pc, #532]	; (8007464 <HAL_RCC_OscConfig+0x4f8>)
 8007250:	691b      	ldr	r3, [r3, #16]
 8007252:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007256:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007258:	4b82      	ldr	r3, [pc, #520]	; (8007464 <HAL_RCC_OscConfig+0x4f8>)
 800725a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800725c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800725e:	69bb      	ldr	r3, [r7, #24]
 8007260:	2b08      	cmp	r3, #8
 8007262:	d007      	beq.n	8007274 <HAL_RCC_OscConfig+0x308>
 8007264:	69bb      	ldr	r3, [r7, #24]
 8007266:	2b18      	cmp	r3, #24
 8007268:	d13a      	bne.n	80072e0 <HAL_RCC_OscConfig+0x374>
 800726a:	697b      	ldr	r3, [r7, #20]
 800726c:	f003 0303 	and.w	r3, r3, #3
 8007270:	2b01      	cmp	r3, #1
 8007272:	d135      	bne.n	80072e0 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007274:	4b7b      	ldr	r3, [pc, #492]	; (8007464 <HAL_RCC_OscConfig+0x4f8>)
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800727c:	2b00      	cmp	r3, #0
 800727e:	d005      	beq.n	800728c <HAL_RCC_OscConfig+0x320>
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	69db      	ldr	r3, [r3, #28]
 8007284:	2b80      	cmp	r3, #128	; 0x80
 8007286:	d001      	beq.n	800728c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8007288:	2301      	movs	r3, #1
 800728a:	e2c1      	b.n	8007810 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800728c:	f7fc f952 	bl	8003534 <HAL_GetREVID>
 8007290:	4603      	mov	r3, r0
 8007292:	f241 0203 	movw	r2, #4099	; 0x1003
 8007296:	4293      	cmp	r3, r2
 8007298:	d817      	bhi.n	80072ca <HAL_RCC_OscConfig+0x35e>
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6a1b      	ldr	r3, [r3, #32]
 800729e:	2b20      	cmp	r3, #32
 80072a0:	d108      	bne.n	80072b4 <HAL_RCC_OscConfig+0x348>
 80072a2:	4b70      	ldr	r3, [pc, #448]	; (8007464 <HAL_RCC_OscConfig+0x4f8>)
 80072a4:	685b      	ldr	r3, [r3, #4]
 80072a6:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80072aa:	4a6e      	ldr	r2, [pc, #440]	; (8007464 <HAL_RCC_OscConfig+0x4f8>)
 80072ac:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80072b0:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80072b2:	e075      	b.n	80073a0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80072b4:	4b6b      	ldr	r3, [pc, #428]	; (8007464 <HAL_RCC_OscConfig+0x4f8>)
 80072b6:	685b      	ldr	r3, [r3, #4]
 80072b8:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	6a1b      	ldr	r3, [r3, #32]
 80072c0:	069b      	lsls	r3, r3, #26
 80072c2:	4968      	ldr	r1, [pc, #416]	; (8007464 <HAL_RCC_OscConfig+0x4f8>)
 80072c4:	4313      	orrs	r3, r2
 80072c6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80072c8:	e06a      	b.n	80073a0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80072ca:	4b66      	ldr	r3, [pc, #408]	; (8007464 <HAL_RCC_OscConfig+0x4f8>)
 80072cc:	68db      	ldr	r3, [r3, #12]
 80072ce:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	6a1b      	ldr	r3, [r3, #32]
 80072d6:	061b      	lsls	r3, r3, #24
 80072d8:	4962      	ldr	r1, [pc, #392]	; (8007464 <HAL_RCC_OscConfig+0x4f8>)
 80072da:	4313      	orrs	r3, r2
 80072dc:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80072de:	e05f      	b.n	80073a0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	69db      	ldr	r3, [r3, #28]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d042      	beq.n	800736e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80072e8:	4b5e      	ldr	r3, [pc, #376]	; (8007464 <HAL_RCC_OscConfig+0x4f8>)
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	4a5d      	ldr	r2, [pc, #372]	; (8007464 <HAL_RCC_OscConfig+0x4f8>)
 80072ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80072f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072f4:	f7fc f8ee 	bl	80034d4 <HAL_GetTick>
 80072f8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80072fa:	e008      	b.n	800730e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80072fc:	f7fc f8ea 	bl	80034d4 <HAL_GetTick>
 8007300:	4602      	mov	r2, r0
 8007302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007304:	1ad3      	subs	r3, r2, r3
 8007306:	2b02      	cmp	r3, #2
 8007308:	d901      	bls.n	800730e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800730a:	2303      	movs	r3, #3
 800730c:	e280      	b.n	8007810 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800730e:	4b55      	ldr	r3, [pc, #340]	; (8007464 <HAL_RCC_OscConfig+0x4f8>)
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007316:	2b00      	cmp	r3, #0
 8007318:	d0f0      	beq.n	80072fc <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800731a:	f7fc f90b 	bl	8003534 <HAL_GetREVID>
 800731e:	4603      	mov	r3, r0
 8007320:	f241 0203 	movw	r2, #4099	; 0x1003
 8007324:	4293      	cmp	r3, r2
 8007326:	d817      	bhi.n	8007358 <HAL_RCC_OscConfig+0x3ec>
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6a1b      	ldr	r3, [r3, #32]
 800732c:	2b20      	cmp	r3, #32
 800732e:	d108      	bne.n	8007342 <HAL_RCC_OscConfig+0x3d6>
 8007330:	4b4c      	ldr	r3, [pc, #304]	; (8007464 <HAL_RCC_OscConfig+0x4f8>)
 8007332:	685b      	ldr	r3, [r3, #4]
 8007334:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8007338:	4a4a      	ldr	r2, [pc, #296]	; (8007464 <HAL_RCC_OscConfig+0x4f8>)
 800733a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800733e:	6053      	str	r3, [r2, #4]
 8007340:	e02e      	b.n	80073a0 <HAL_RCC_OscConfig+0x434>
 8007342:	4b48      	ldr	r3, [pc, #288]	; (8007464 <HAL_RCC_OscConfig+0x4f8>)
 8007344:	685b      	ldr	r3, [r3, #4]
 8007346:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6a1b      	ldr	r3, [r3, #32]
 800734e:	069b      	lsls	r3, r3, #26
 8007350:	4944      	ldr	r1, [pc, #272]	; (8007464 <HAL_RCC_OscConfig+0x4f8>)
 8007352:	4313      	orrs	r3, r2
 8007354:	604b      	str	r3, [r1, #4]
 8007356:	e023      	b.n	80073a0 <HAL_RCC_OscConfig+0x434>
 8007358:	4b42      	ldr	r3, [pc, #264]	; (8007464 <HAL_RCC_OscConfig+0x4f8>)
 800735a:	68db      	ldr	r3, [r3, #12]
 800735c:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6a1b      	ldr	r3, [r3, #32]
 8007364:	061b      	lsls	r3, r3, #24
 8007366:	493f      	ldr	r1, [pc, #252]	; (8007464 <HAL_RCC_OscConfig+0x4f8>)
 8007368:	4313      	orrs	r3, r2
 800736a:	60cb      	str	r3, [r1, #12]
 800736c:	e018      	b.n	80073a0 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800736e:	4b3d      	ldr	r3, [pc, #244]	; (8007464 <HAL_RCC_OscConfig+0x4f8>)
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	4a3c      	ldr	r2, [pc, #240]	; (8007464 <HAL_RCC_OscConfig+0x4f8>)
 8007374:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007378:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800737a:	f7fc f8ab 	bl	80034d4 <HAL_GetTick>
 800737e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007380:	e008      	b.n	8007394 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8007382:	f7fc f8a7 	bl	80034d4 <HAL_GetTick>
 8007386:	4602      	mov	r2, r0
 8007388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800738a:	1ad3      	subs	r3, r2, r3
 800738c:	2b02      	cmp	r3, #2
 800738e:	d901      	bls.n	8007394 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007390:	2303      	movs	r3, #3
 8007392:	e23d      	b.n	8007810 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007394:	4b33      	ldr	r3, [pc, #204]	; (8007464 <HAL_RCC_OscConfig+0x4f8>)
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800739c:	2b00      	cmp	r3, #0
 800739e:	d1f0      	bne.n	8007382 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f003 0308 	and.w	r3, r3, #8
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d036      	beq.n	800741a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	695b      	ldr	r3, [r3, #20]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d019      	beq.n	80073e8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80073b4:	4b2b      	ldr	r3, [pc, #172]	; (8007464 <HAL_RCC_OscConfig+0x4f8>)
 80073b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80073b8:	4a2a      	ldr	r2, [pc, #168]	; (8007464 <HAL_RCC_OscConfig+0x4f8>)
 80073ba:	f043 0301 	orr.w	r3, r3, #1
 80073be:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073c0:	f7fc f888 	bl	80034d4 <HAL_GetTick>
 80073c4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80073c6:	e008      	b.n	80073da <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80073c8:	f7fc f884 	bl	80034d4 <HAL_GetTick>
 80073cc:	4602      	mov	r2, r0
 80073ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073d0:	1ad3      	subs	r3, r2, r3
 80073d2:	2b02      	cmp	r3, #2
 80073d4:	d901      	bls.n	80073da <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80073d6:	2303      	movs	r3, #3
 80073d8:	e21a      	b.n	8007810 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80073da:	4b22      	ldr	r3, [pc, #136]	; (8007464 <HAL_RCC_OscConfig+0x4f8>)
 80073dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80073de:	f003 0302 	and.w	r3, r3, #2
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d0f0      	beq.n	80073c8 <HAL_RCC_OscConfig+0x45c>
 80073e6:	e018      	b.n	800741a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80073e8:	4b1e      	ldr	r3, [pc, #120]	; (8007464 <HAL_RCC_OscConfig+0x4f8>)
 80073ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80073ec:	4a1d      	ldr	r2, [pc, #116]	; (8007464 <HAL_RCC_OscConfig+0x4f8>)
 80073ee:	f023 0301 	bic.w	r3, r3, #1
 80073f2:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073f4:	f7fc f86e 	bl	80034d4 <HAL_GetTick>
 80073f8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80073fa:	e008      	b.n	800740e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80073fc:	f7fc f86a 	bl	80034d4 <HAL_GetTick>
 8007400:	4602      	mov	r2, r0
 8007402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007404:	1ad3      	subs	r3, r2, r3
 8007406:	2b02      	cmp	r3, #2
 8007408:	d901      	bls.n	800740e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800740a:	2303      	movs	r3, #3
 800740c:	e200      	b.n	8007810 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800740e:	4b15      	ldr	r3, [pc, #84]	; (8007464 <HAL_RCC_OscConfig+0x4f8>)
 8007410:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007412:	f003 0302 	and.w	r3, r3, #2
 8007416:	2b00      	cmp	r3, #0
 8007418:	d1f0      	bne.n	80073fc <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f003 0320 	and.w	r3, r3, #32
 8007422:	2b00      	cmp	r3, #0
 8007424:	d039      	beq.n	800749a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	699b      	ldr	r3, [r3, #24]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d01c      	beq.n	8007468 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800742e:	4b0d      	ldr	r3, [pc, #52]	; (8007464 <HAL_RCC_OscConfig+0x4f8>)
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	4a0c      	ldr	r2, [pc, #48]	; (8007464 <HAL_RCC_OscConfig+0x4f8>)
 8007434:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007438:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800743a:	f7fc f84b 	bl	80034d4 <HAL_GetTick>
 800743e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007440:	e008      	b.n	8007454 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007442:	f7fc f847 	bl	80034d4 <HAL_GetTick>
 8007446:	4602      	mov	r2, r0
 8007448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800744a:	1ad3      	subs	r3, r2, r3
 800744c:	2b02      	cmp	r3, #2
 800744e:	d901      	bls.n	8007454 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8007450:	2303      	movs	r3, #3
 8007452:	e1dd      	b.n	8007810 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007454:	4b03      	ldr	r3, [pc, #12]	; (8007464 <HAL_RCC_OscConfig+0x4f8>)
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800745c:	2b00      	cmp	r3, #0
 800745e:	d0f0      	beq.n	8007442 <HAL_RCC_OscConfig+0x4d6>
 8007460:	e01b      	b.n	800749a <HAL_RCC_OscConfig+0x52e>
 8007462:	bf00      	nop
 8007464:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007468:	4b9b      	ldr	r3, [pc, #620]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	4a9a      	ldr	r2, [pc, #616]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 800746e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007472:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007474:	f7fc f82e 	bl	80034d4 <HAL_GetTick>
 8007478:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800747a:	e008      	b.n	800748e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800747c:	f7fc f82a 	bl	80034d4 <HAL_GetTick>
 8007480:	4602      	mov	r2, r0
 8007482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007484:	1ad3      	subs	r3, r2, r3
 8007486:	2b02      	cmp	r3, #2
 8007488:	d901      	bls.n	800748e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800748a:	2303      	movs	r3, #3
 800748c:	e1c0      	b.n	8007810 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800748e:	4b92      	ldr	r3, [pc, #584]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007496:	2b00      	cmp	r3, #0
 8007498:	d1f0      	bne.n	800747c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f003 0304 	and.w	r3, r3, #4
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	f000 8081 	beq.w	80075aa <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80074a8:	4b8c      	ldr	r3, [pc, #560]	; (80076dc <HAL_RCC_OscConfig+0x770>)
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	4a8b      	ldr	r2, [pc, #556]	; (80076dc <HAL_RCC_OscConfig+0x770>)
 80074ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80074b2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80074b4:	f7fc f80e 	bl	80034d4 <HAL_GetTick>
 80074b8:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80074ba:	e008      	b.n	80074ce <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80074bc:	f7fc f80a 	bl	80034d4 <HAL_GetTick>
 80074c0:	4602      	mov	r2, r0
 80074c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074c4:	1ad3      	subs	r3, r2, r3
 80074c6:	2b64      	cmp	r3, #100	; 0x64
 80074c8:	d901      	bls.n	80074ce <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80074ca:	2303      	movs	r3, #3
 80074cc:	e1a0      	b.n	8007810 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80074ce:	4b83      	ldr	r3, [pc, #524]	; (80076dc <HAL_RCC_OscConfig+0x770>)
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d0f0      	beq.n	80074bc <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	689b      	ldr	r3, [r3, #8]
 80074de:	2b01      	cmp	r3, #1
 80074e0:	d106      	bne.n	80074f0 <HAL_RCC_OscConfig+0x584>
 80074e2:	4b7d      	ldr	r3, [pc, #500]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 80074e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074e6:	4a7c      	ldr	r2, [pc, #496]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 80074e8:	f043 0301 	orr.w	r3, r3, #1
 80074ec:	6713      	str	r3, [r2, #112]	; 0x70
 80074ee:	e02d      	b.n	800754c <HAL_RCC_OscConfig+0x5e0>
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	689b      	ldr	r3, [r3, #8]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d10c      	bne.n	8007512 <HAL_RCC_OscConfig+0x5a6>
 80074f8:	4b77      	ldr	r3, [pc, #476]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 80074fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074fc:	4a76      	ldr	r2, [pc, #472]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 80074fe:	f023 0301 	bic.w	r3, r3, #1
 8007502:	6713      	str	r3, [r2, #112]	; 0x70
 8007504:	4b74      	ldr	r3, [pc, #464]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 8007506:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007508:	4a73      	ldr	r2, [pc, #460]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 800750a:	f023 0304 	bic.w	r3, r3, #4
 800750e:	6713      	str	r3, [r2, #112]	; 0x70
 8007510:	e01c      	b.n	800754c <HAL_RCC_OscConfig+0x5e0>
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	689b      	ldr	r3, [r3, #8]
 8007516:	2b05      	cmp	r3, #5
 8007518:	d10c      	bne.n	8007534 <HAL_RCC_OscConfig+0x5c8>
 800751a:	4b6f      	ldr	r3, [pc, #444]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 800751c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800751e:	4a6e      	ldr	r2, [pc, #440]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 8007520:	f043 0304 	orr.w	r3, r3, #4
 8007524:	6713      	str	r3, [r2, #112]	; 0x70
 8007526:	4b6c      	ldr	r3, [pc, #432]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 8007528:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800752a:	4a6b      	ldr	r2, [pc, #428]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 800752c:	f043 0301 	orr.w	r3, r3, #1
 8007530:	6713      	str	r3, [r2, #112]	; 0x70
 8007532:	e00b      	b.n	800754c <HAL_RCC_OscConfig+0x5e0>
 8007534:	4b68      	ldr	r3, [pc, #416]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 8007536:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007538:	4a67      	ldr	r2, [pc, #412]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 800753a:	f023 0301 	bic.w	r3, r3, #1
 800753e:	6713      	str	r3, [r2, #112]	; 0x70
 8007540:	4b65      	ldr	r3, [pc, #404]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 8007542:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007544:	4a64      	ldr	r2, [pc, #400]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 8007546:	f023 0304 	bic.w	r3, r3, #4
 800754a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	689b      	ldr	r3, [r3, #8]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d015      	beq.n	8007580 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007554:	f7fb ffbe 	bl	80034d4 <HAL_GetTick>
 8007558:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800755a:	e00a      	b.n	8007572 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800755c:	f7fb ffba 	bl	80034d4 <HAL_GetTick>
 8007560:	4602      	mov	r2, r0
 8007562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007564:	1ad3      	subs	r3, r2, r3
 8007566:	f241 3288 	movw	r2, #5000	; 0x1388
 800756a:	4293      	cmp	r3, r2
 800756c:	d901      	bls.n	8007572 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800756e:	2303      	movs	r3, #3
 8007570:	e14e      	b.n	8007810 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007572:	4b59      	ldr	r3, [pc, #356]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 8007574:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007576:	f003 0302 	and.w	r3, r3, #2
 800757a:	2b00      	cmp	r3, #0
 800757c:	d0ee      	beq.n	800755c <HAL_RCC_OscConfig+0x5f0>
 800757e:	e014      	b.n	80075aa <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007580:	f7fb ffa8 	bl	80034d4 <HAL_GetTick>
 8007584:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007586:	e00a      	b.n	800759e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007588:	f7fb ffa4 	bl	80034d4 <HAL_GetTick>
 800758c:	4602      	mov	r2, r0
 800758e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007590:	1ad3      	subs	r3, r2, r3
 8007592:	f241 3288 	movw	r2, #5000	; 0x1388
 8007596:	4293      	cmp	r3, r2
 8007598:	d901      	bls.n	800759e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800759a:	2303      	movs	r3, #3
 800759c:	e138      	b.n	8007810 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800759e:	4b4e      	ldr	r3, [pc, #312]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 80075a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075a2:	f003 0302 	and.w	r3, r3, #2
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d1ee      	bne.n	8007588 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	f000 812d 	beq.w	800780e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80075b4:	4b48      	ldr	r3, [pc, #288]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 80075b6:	691b      	ldr	r3, [r3, #16]
 80075b8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80075bc:	2b18      	cmp	r3, #24
 80075be:	f000 80bd 	beq.w	800773c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075c6:	2b02      	cmp	r3, #2
 80075c8:	f040 809e 	bne.w	8007708 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80075cc:	4b42      	ldr	r3, [pc, #264]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	4a41      	ldr	r2, [pc, #260]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 80075d2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80075d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075d8:	f7fb ff7c 	bl	80034d4 <HAL_GetTick>
 80075dc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80075de:	e008      	b.n	80075f2 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80075e0:	f7fb ff78 	bl	80034d4 <HAL_GetTick>
 80075e4:	4602      	mov	r2, r0
 80075e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075e8:	1ad3      	subs	r3, r2, r3
 80075ea:	2b02      	cmp	r3, #2
 80075ec:	d901      	bls.n	80075f2 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80075ee:	2303      	movs	r3, #3
 80075f0:	e10e      	b.n	8007810 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80075f2:	4b39      	ldr	r3, [pc, #228]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d1f0      	bne.n	80075e0 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80075fe:	4b36      	ldr	r3, [pc, #216]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 8007600:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007602:	4b37      	ldr	r3, [pc, #220]	; (80076e0 <HAL_RCC_OscConfig+0x774>)
 8007604:	4013      	ands	r3, r2
 8007606:	687a      	ldr	r2, [r7, #4]
 8007608:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800760a:	687a      	ldr	r2, [r7, #4]
 800760c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800760e:	0112      	lsls	r2, r2, #4
 8007610:	430a      	orrs	r2, r1
 8007612:	4931      	ldr	r1, [pc, #196]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 8007614:	4313      	orrs	r3, r2
 8007616:	628b      	str	r3, [r1, #40]	; 0x28
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800761c:	3b01      	subs	r3, #1
 800761e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007626:	3b01      	subs	r3, #1
 8007628:	025b      	lsls	r3, r3, #9
 800762a:	b29b      	uxth	r3, r3
 800762c:	431a      	orrs	r2, r3
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007632:	3b01      	subs	r3, #1
 8007634:	041b      	lsls	r3, r3, #16
 8007636:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800763a:	431a      	orrs	r2, r3
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007640:	3b01      	subs	r3, #1
 8007642:	061b      	lsls	r3, r3, #24
 8007644:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8007648:	4923      	ldr	r1, [pc, #140]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 800764a:	4313      	orrs	r3, r2
 800764c:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800764e:	4b22      	ldr	r3, [pc, #136]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 8007650:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007652:	4a21      	ldr	r2, [pc, #132]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 8007654:	f023 0301 	bic.w	r3, r3, #1
 8007658:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800765a:	4b1f      	ldr	r3, [pc, #124]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 800765c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800765e:	4b21      	ldr	r3, [pc, #132]	; (80076e4 <HAL_RCC_OscConfig+0x778>)
 8007660:	4013      	ands	r3, r2
 8007662:	687a      	ldr	r2, [r7, #4]
 8007664:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8007666:	00d2      	lsls	r2, r2, #3
 8007668:	491b      	ldr	r1, [pc, #108]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 800766a:	4313      	orrs	r3, r2
 800766c:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800766e:	4b1a      	ldr	r3, [pc, #104]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 8007670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007672:	f023 020c 	bic.w	r2, r3, #12
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800767a:	4917      	ldr	r1, [pc, #92]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 800767c:	4313      	orrs	r3, r2
 800767e:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8007680:	4b15      	ldr	r3, [pc, #84]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 8007682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007684:	f023 0202 	bic.w	r2, r3, #2
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800768c:	4912      	ldr	r1, [pc, #72]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 800768e:	4313      	orrs	r3, r2
 8007690:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007692:	4b11      	ldr	r3, [pc, #68]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 8007694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007696:	4a10      	ldr	r2, [pc, #64]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 8007698:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800769c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800769e:	4b0e      	ldr	r3, [pc, #56]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 80076a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076a2:	4a0d      	ldr	r2, [pc, #52]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 80076a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80076a8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80076aa:	4b0b      	ldr	r3, [pc, #44]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 80076ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076ae:	4a0a      	ldr	r2, [pc, #40]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 80076b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80076b4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80076b6:	4b08      	ldr	r3, [pc, #32]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 80076b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076ba:	4a07      	ldr	r2, [pc, #28]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 80076bc:	f043 0301 	orr.w	r3, r3, #1
 80076c0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80076c2:	4b05      	ldr	r3, [pc, #20]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	4a04      	ldr	r2, [pc, #16]	; (80076d8 <HAL_RCC_OscConfig+0x76c>)
 80076c8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80076cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076ce:	f7fb ff01 	bl	80034d4 <HAL_GetTick>
 80076d2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80076d4:	e011      	b.n	80076fa <HAL_RCC_OscConfig+0x78e>
 80076d6:	bf00      	nop
 80076d8:	58024400 	.word	0x58024400
 80076dc:	58024800 	.word	0x58024800
 80076e0:	fffffc0c 	.word	0xfffffc0c
 80076e4:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80076e8:	f7fb fef4 	bl	80034d4 <HAL_GetTick>
 80076ec:	4602      	mov	r2, r0
 80076ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076f0:	1ad3      	subs	r3, r2, r3
 80076f2:	2b02      	cmp	r3, #2
 80076f4:	d901      	bls.n	80076fa <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80076f6:	2303      	movs	r3, #3
 80076f8:	e08a      	b.n	8007810 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80076fa:	4b47      	ldr	r3, [pc, #284]	; (8007818 <HAL_RCC_OscConfig+0x8ac>)
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007702:	2b00      	cmp	r3, #0
 8007704:	d0f0      	beq.n	80076e8 <HAL_RCC_OscConfig+0x77c>
 8007706:	e082      	b.n	800780e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007708:	4b43      	ldr	r3, [pc, #268]	; (8007818 <HAL_RCC_OscConfig+0x8ac>)
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	4a42      	ldr	r2, [pc, #264]	; (8007818 <HAL_RCC_OscConfig+0x8ac>)
 800770e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007712:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007714:	f7fb fede 	bl	80034d4 <HAL_GetTick>
 8007718:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800771a:	e008      	b.n	800772e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800771c:	f7fb feda 	bl	80034d4 <HAL_GetTick>
 8007720:	4602      	mov	r2, r0
 8007722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007724:	1ad3      	subs	r3, r2, r3
 8007726:	2b02      	cmp	r3, #2
 8007728:	d901      	bls.n	800772e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800772a:	2303      	movs	r3, #3
 800772c:	e070      	b.n	8007810 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800772e:	4b3a      	ldr	r3, [pc, #232]	; (8007818 <HAL_RCC_OscConfig+0x8ac>)
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007736:	2b00      	cmp	r3, #0
 8007738:	d1f0      	bne.n	800771c <HAL_RCC_OscConfig+0x7b0>
 800773a:	e068      	b.n	800780e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800773c:	4b36      	ldr	r3, [pc, #216]	; (8007818 <HAL_RCC_OscConfig+0x8ac>)
 800773e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007740:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8007742:	4b35      	ldr	r3, [pc, #212]	; (8007818 <HAL_RCC_OscConfig+0x8ac>)
 8007744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007746:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800774c:	2b01      	cmp	r3, #1
 800774e:	d031      	beq.n	80077b4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007750:	693b      	ldr	r3, [r7, #16]
 8007752:	f003 0203 	and.w	r2, r3, #3
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800775a:	429a      	cmp	r2, r3
 800775c:	d12a      	bne.n	80077b4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800775e:	693b      	ldr	r3, [r7, #16]
 8007760:	091b      	lsrs	r3, r3, #4
 8007762:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800776a:	429a      	cmp	r2, r3
 800776c:	d122      	bne.n	80077b4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007778:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800777a:	429a      	cmp	r2, r3
 800777c:	d11a      	bne.n	80077b4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	0a5b      	lsrs	r3, r3, #9
 8007782:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800778a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800778c:	429a      	cmp	r2, r3
 800778e:	d111      	bne.n	80077b4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	0c1b      	lsrs	r3, r3, #16
 8007794:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800779c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800779e:	429a      	cmp	r2, r3
 80077a0:	d108      	bne.n	80077b4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	0e1b      	lsrs	r3, r3, #24
 80077a6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077ae:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80077b0:	429a      	cmp	r2, r3
 80077b2:	d001      	beq.n	80077b8 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80077b4:	2301      	movs	r3, #1
 80077b6:	e02b      	b.n	8007810 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80077b8:	4b17      	ldr	r3, [pc, #92]	; (8007818 <HAL_RCC_OscConfig+0x8ac>)
 80077ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077bc:	08db      	lsrs	r3, r3, #3
 80077be:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80077c2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80077c8:	693a      	ldr	r2, [r7, #16]
 80077ca:	429a      	cmp	r2, r3
 80077cc:	d01f      	beq.n	800780e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80077ce:	4b12      	ldr	r3, [pc, #72]	; (8007818 <HAL_RCC_OscConfig+0x8ac>)
 80077d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077d2:	4a11      	ldr	r2, [pc, #68]	; (8007818 <HAL_RCC_OscConfig+0x8ac>)
 80077d4:	f023 0301 	bic.w	r3, r3, #1
 80077d8:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80077da:	f7fb fe7b 	bl	80034d4 <HAL_GetTick>
 80077de:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80077e0:	bf00      	nop
 80077e2:	f7fb fe77 	bl	80034d4 <HAL_GetTick>
 80077e6:	4602      	mov	r2, r0
 80077e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d0f9      	beq.n	80077e2 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80077ee:	4b0a      	ldr	r3, [pc, #40]	; (8007818 <HAL_RCC_OscConfig+0x8ac>)
 80077f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80077f2:	4b0a      	ldr	r3, [pc, #40]	; (800781c <HAL_RCC_OscConfig+0x8b0>)
 80077f4:	4013      	ands	r3, r2
 80077f6:	687a      	ldr	r2, [r7, #4]
 80077f8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80077fa:	00d2      	lsls	r2, r2, #3
 80077fc:	4906      	ldr	r1, [pc, #24]	; (8007818 <HAL_RCC_OscConfig+0x8ac>)
 80077fe:	4313      	orrs	r3, r2
 8007800:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8007802:	4b05      	ldr	r3, [pc, #20]	; (8007818 <HAL_RCC_OscConfig+0x8ac>)
 8007804:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007806:	4a04      	ldr	r2, [pc, #16]	; (8007818 <HAL_RCC_OscConfig+0x8ac>)
 8007808:	f043 0301 	orr.w	r3, r3, #1
 800780c:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800780e:	2300      	movs	r3, #0
}
 8007810:	4618      	mov	r0, r3
 8007812:	3730      	adds	r7, #48	; 0x30
 8007814:	46bd      	mov	sp, r7
 8007816:	bd80      	pop	{r7, pc}
 8007818:	58024400 	.word	0x58024400
 800781c:	ffff0007 	.word	0xffff0007

08007820 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b086      	sub	sp, #24
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
 8007828:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d101      	bne.n	8007834 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007830:	2301      	movs	r3, #1
 8007832:	e19c      	b.n	8007b6e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007834:	4b8a      	ldr	r3, [pc, #552]	; (8007a60 <HAL_RCC_ClockConfig+0x240>)
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f003 030f 	and.w	r3, r3, #15
 800783c:	683a      	ldr	r2, [r7, #0]
 800783e:	429a      	cmp	r2, r3
 8007840:	d910      	bls.n	8007864 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007842:	4b87      	ldr	r3, [pc, #540]	; (8007a60 <HAL_RCC_ClockConfig+0x240>)
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	f023 020f 	bic.w	r2, r3, #15
 800784a:	4985      	ldr	r1, [pc, #532]	; (8007a60 <HAL_RCC_ClockConfig+0x240>)
 800784c:	683b      	ldr	r3, [r7, #0]
 800784e:	4313      	orrs	r3, r2
 8007850:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007852:	4b83      	ldr	r3, [pc, #524]	; (8007a60 <HAL_RCC_ClockConfig+0x240>)
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	f003 030f 	and.w	r3, r3, #15
 800785a:	683a      	ldr	r2, [r7, #0]
 800785c:	429a      	cmp	r2, r3
 800785e:	d001      	beq.n	8007864 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007860:	2301      	movs	r3, #1
 8007862:	e184      	b.n	8007b6e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f003 0304 	and.w	r3, r3, #4
 800786c:	2b00      	cmp	r3, #0
 800786e:	d010      	beq.n	8007892 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	691a      	ldr	r2, [r3, #16]
 8007874:	4b7b      	ldr	r3, [pc, #492]	; (8007a64 <HAL_RCC_ClockConfig+0x244>)
 8007876:	699b      	ldr	r3, [r3, #24]
 8007878:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800787c:	429a      	cmp	r2, r3
 800787e:	d908      	bls.n	8007892 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007880:	4b78      	ldr	r3, [pc, #480]	; (8007a64 <HAL_RCC_ClockConfig+0x244>)
 8007882:	699b      	ldr	r3, [r3, #24]
 8007884:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	691b      	ldr	r3, [r3, #16]
 800788c:	4975      	ldr	r1, [pc, #468]	; (8007a64 <HAL_RCC_ClockConfig+0x244>)
 800788e:	4313      	orrs	r3, r2
 8007890:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f003 0308 	and.w	r3, r3, #8
 800789a:	2b00      	cmp	r3, #0
 800789c:	d010      	beq.n	80078c0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	695a      	ldr	r2, [r3, #20]
 80078a2:	4b70      	ldr	r3, [pc, #448]	; (8007a64 <HAL_RCC_ClockConfig+0x244>)
 80078a4:	69db      	ldr	r3, [r3, #28]
 80078a6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80078aa:	429a      	cmp	r2, r3
 80078ac:	d908      	bls.n	80078c0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80078ae:	4b6d      	ldr	r3, [pc, #436]	; (8007a64 <HAL_RCC_ClockConfig+0x244>)
 80078b0:	69db      	ldr	r3, [r3, #28]
 80078b2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	695b      	ldr	r3, [r3, #20]
 80078ba:	496a      	ldr	r1, [pc, #424]	; (8007a64 <HAL_RCC_ClockConfig+0x244>)
 80078bc:	4313      	orrs	r3, r2
 80078be:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f003 0310 	and.w	r3, r3, #16
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d010      	beq.n	80078ee <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	699a      	ldr	r2, [r3, #24]
 80078d0:	4b64      	ldr	r3, [pc, #400]	; (8007a64 <HAL_RCC_ClockConfig+0x244>)
 80078d2:	69db      	ldr	r3, [r3, #28]
 80078d4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80078d8:	429a      	cmp	r2, r3
 80078da:	d908      	bls.n	80078ee <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80078dc:	4b61      	ldr	r3, [pc, #388]	; (8007a64 <HAL_RCC_ClockConfig+0x244>)
 80078de:	69db      	ldr	r3, [r3, #28]
 80078e0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	699b      	ldr	r3, [r3, #24]
 80078e8:	495e      	ldr	r1, [pc, #376]	; (8007a64 <HAL_RCC_ClockConfig+0x244>)
 80078ea:	4313      	orrs	r3, r2
 80078ec:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	f003 0320 	and.w	r3, r3, #32
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d010      	beq.n	800791c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	69da      	ldr	r2, [r3, #28]
 80078fe:	4b59      	ldr	r3, [pc, #356]	; (8007a64 <HAL_RCC_ClockConfig+0x244>)
 8007900:	6a1b      	ldr	r3, [r3, #32]
 8007902:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007906:	429a      	cmp	r2, r3
 8007908:	d908      	bls.n	800791c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800790a:	4b56      	ldr	r3, [pc, #344]	; (8007a64 <HAL_RCC_ClockConfig+0x244>)
 800790c:	6a1b      	ldr	r3, [r3, #32]
 800790e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	69db      	ldr	r3, [r3, #28]
 8007916:	4953      	ldr	r1, [pc, #332]	; (8007a64 <HAL_RCC_ClockConfig+0x244>)
 8007918:	4313      	orrs	r3, r2
 800791a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f003 0302 	and.w	r3, r3, #2
 8007924:	2b00      	cmp	r3, #0
 8007926:	d010      	beq.n	800794a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	68da      	ldr	r2, [r3, #12]
 800792c:	4b4d      	ldr	r3, [pc, #308]	; (8007a64 <HAL_RCC_ClockConfig+0x244>)
 800792e:	699b      	ldr	r3, [r3, #24]
 8007930:	f003 030f 	and.w	r3, r3, #15
 8007934:	429a      	cmp	r2, r3
 8007936:	d908      	bls.n	800794a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007938:	4b4a      	ldr	r3, [pc, #296]	; (8007a64 <HAL_RCC_ClockConfig+0x244>)
 800793a:	699b      	ldr	r3, [r3, #24]
 800793c:	f023 020f 	bic.w	r2, r3, #15
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	68db      	ldr	r3, [r3, #12]
 8007944:	4947      	ldr	r1, [pc, #284]	; (8007a64 <HAL_RCC_ClockConfig+0x244>)
 8007946:	4313      	orrs	r3, r2
 8007948:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f003 0301 	and.w	r3, r3, #1
 8007952:	2b00      	cmp	r3, #0
 8007954:	d055      	beq.n	8007a02 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8007956:	4b43      	ldr	r3, [pc, #268]	; (8007a64 <HAL_RCC_ClockConfig+0x244>)
 8007958:	699b      	ldr	r3, [r3, #24]
 800795a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	689b      	ldr	r3, [r3, #8]
 8007962:	4940      	ldr	r1, [pc, #256]	; (8007a64 <HAL_RCC_ClockConfig+0x244>)
 8007964:	4313      	orrs	r3, r2
 8007966:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	685b      	ldr	r3, [r3, #4]
 800796c:	2b02      	cmp	r3, #2
 800796e:	d107      	bne.n	8007980 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007970:	4b3c      	ldr	r3, [pc, #240]	; (8007a64 <HAL_RCC_ClockConfig+0x244>)
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007978:	2b00      	cmp	r3, #0
 800797a:	d121      	bne.n	80079c0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800797c:	2301      	movs	r3, #1
 800797e:	e0f6      	b.n	8007b6e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	685b      	ldr	r3, [r3, #4]
 8007984:	2b03      	cmp	r3, #3
 8007986:	d107      	bne.n	8007998 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007988:	4b36      	ldr	r3, [pc, #216]	; (8007a64 <HAL_RCC_ClockConfig+0x244>)
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007990:	2b00      	cmp	r3, #0
 8007992:	d115      	bne.n	80079c0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007994:	2301      	movs	r3, #1
 8007996:	e0ea      	b.n	8007b6e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	685b      	ldr	r3, [r3, #4]
 800799c:	2b01      	cmp	r3, #1
 800799e:	d107      	bne.n	80079b0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80079a0:	4b30      	ldr	r3, [pc, #192]	; (8007a64 <HAL_RCC_ClockConfig+0x244>)
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d109      	bne.n	80079c0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80079ac:	2301      	movs	r3, #1
 80079ae:	e0de      	b.n	8007b6e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80079b0:	4b2c      	ldr	r3, [pc, #176]	; (8007a64 <HAL_RCC_ClockConfig+0x244>)
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f003 0304 	and.w	r3, r3, #4
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d101      	bne.n	80079c0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80079bc:	2301      	movs	r3, #1
 80079be:	e0d6      	b.n	8007b6e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80079c0:	4b28      	ldr	r3, [pc, #160]	; (8007a64 <HAL_RCC_ClockConfig+0x244>)
 80079c2:	691b      	ldr	r3, [r3, #16]
 80079c4:	f023 0207 	bic.w	r2, r3, #7
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	685b      	ldr	r3, [r3, #4]
 80079cc:	4925      	ldr	r1, [pc, #148]	; (8007a64 <HAL_RCC_ClockConfig+0x244>)
 80079ce:	4313      	orrs	r3, r2
 80079d0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80079d2:	f7fb fd7f 	bl	80034d4 <HAL_GetTick>
 80079d6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80079d8:	e00a      	b.n	80079f0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80079da:	f7fb fd7b 	bl	80034d4 <HAL_GetTick>
 80079de:	4602      	mov	r2, r0
 80079e0:	697b      	ldr	r3, [r7, #20]
 80079e2:	1ad3      	subs	r3, r2, r3
 80079e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80079e8:	4293      	cmp	r3, r2
 80079ea:	d901      	bls.n	80079f0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80079ec:	2303      	movs	r3, #3
 80079ee:	e0be      	b.n	8007b6e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80079f0:	4b1c      	ldr	r3, [pc, #112]	; (8007a64 <HAL_RCC_ClockConfig+0x244>)
 80079f2:	691b      	ldr	r3, [r3, #16]
 80079f4:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	685b      	ldr	r3, [r3, #4]
 80079fc:	00db      	lsls	r3, r3, #3
 80079fe:	429a      	cmp	r2, r3
 8007a00:	d1eb      	bne.n	80079da <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	f003 0302 	and.w	r3, r3, #2
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d010      	beq.n	8007a30 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	68da      	ldr	r2, [r3, #12]
 8007a12:	4b14      	ldr	r3, [pc, #80]	; (8007a64 <HAL_RCC_ClockConfig+0x244>)
 8007a14:	699b      	ldr	r3, [r3, #24]
 8007a16:	f003 030f 	and.w	r3, r3, #15
 8007a1a:	429a      	cmp	r2, r3
 8007a1c:	d208      	bcs.n	8007a30 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007a1e:	4b11      	ldr	r3, [pc, #68]	; (8007a64 <HAL_RCC_ClockConfig+0x244>)
 8007a20:	699b      	ldr	r3, [r3, #24]
 8007a22:	f023 020f 	bic.w	r2, r3, #15
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	68db      	ldr	r3, [r3, #12]
 8007a2a:	490e      	ldr	r1, [pc, #56]	; (8007a64 <HAL_RCC_ClockConfig+0x244>)
 8007a2c:	4313      	orrs	r3, r2
 8007a2e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007a30:	4b0b      	ldr	r3, [pc, #44]	; (8007a60 <HAL_RCC_ClockConfig+0x240>)
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f003 030f 	and.w	r3, r3, #15
 8007a38:	683a      	ldr	r2, [r7, #0]
 8007a3a:	429a      	cmp	r2, r3
 8007a3c:	d214      	bcs.n	8007a68 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a3e:	4b08      	ldr	r3, [pc, #32]	; (8007a60 <HAL_RCC_ClockConfig+0x240>)
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	f023 020f 	bic.w	r2, r3, #15
 8007a46:	4906      	ldr	r1, [pc, #24]	; (8007a60 <HAL_RCC_ClockConfig+0x240>)
 8007a48:	683b      	ldr	r3, [r7, #0]
 8007a4a:	4313      	orrs	r3, r2
 8007a4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a4e:	4b04      	ldr	r3, [pc, #16]	; (8007a60 <HAL_RCC_ClockConfig+0x240>)
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	f003 030f 	and.w	r3, r3, #15
 8007a56:	683a      	ldr	r2, [r7, #0]
 8007a58:	429a      	cmp	r2, r3
 8007a5a:	d005      	beq.n	8007a68 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8007a5c:	2301      	movs	r3, #1
 8007a5e:	e086      	b.n	8007b6e <HAL_RCC_ClockConfig+0x34e>
 8007a60:	52002000 	.word	0x52002000
 8007a64:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	f003 0304 	and.w	r3, r3, #4
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d010      	beq.n	8007a96 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	691a      	ldr	r2, [r3, #16]
 8007a78:	4b3f      	ldr	r3, [pc, #252]	; (8007b78 <HAL_RCC_ClockConfig+0x358>)
 8007a7a:	699b      	ldr	r3, [r3, #24]
 8007a7c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007a80:	429a      	cmp	r2, r3
 8007a82:	d208      	bcs.n	8007a96 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007a84:	4b3c      	ldr	r3, [pc, #240]	; (8007b78 <HAL_RCC_ClockConfig+0x358>)
 8007a86:	699b      	ldr	r3, [r3, #24]
 8007a88:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	691b      	ldr	r3, [r3, #16]
 8007a90:	4939      	ldr	r1, [pc, #228]	; (8007b78 <HAL_RCC_ClockConfig+0x358>)
 8007a92:	4313      	orrs	r3, r2
 8007a94:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f003 0308 	and.w	r3, r3, #8
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d010      	beq.n	8007ac4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	695a      	ldr	r2, [r3, #20]
 8007aa6:	4b34      	ldr	r3, [pc, #208]	; (8007b78 <HAL_RCC_ClockConfig+0x358>)
 8007aa8:	69db      	ldr	r3, [r3, #28]
 8007aaa:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007aae:	429a      	cmp	r2, r3
 8007ab0:	d208      	bcs.n	8007ac4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007ab2:	4b31      	ldr	r3, [pc, #196]	; (8007b78 <HAL_RCC_ClockConfig+0x358>)
 8007ab4:	69db      	ldr	r3, [r3, #28]
 8007ab6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	695b      	ldr	r3, [r3, #20]
 8007abe:	492e      	ldr	r1, [pc, #184]	; (8007b78 <HAL_RCC_ClockConfig+0x358>)
 8007ac0:	4313      	orrs	r3, r2
 8007ac2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f003 0310 	and.w	r3, r3, #16
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d010      	beq.n	8007af2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	699a      	ldr	r2, [r3, #24]
 8007ad4:	4b28      	ldr	r3, [pc, #160]	; (8007b78 <HAL_RCC_ClockConfig+0x358>)
 8007ad6:	69db      	ldr	r3, [r3, #28]
 8007ad8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007adc:	429a      	cmp	r2, r3
 8007ade:	d208      	bcs.n	8007af2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007ae0:	4b25      	ldr	r3, [pc, #148]	; (8007b78 <HAL_RCC_ClockConfig+0x358>)
 8007ae2:	69db      	ldr	r3, [r3, #28]
 8007ae4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	699b      	ldr	r3, [r3, #24]
 8007aec:	4922      	ldr	r1, [pc, #136]	; (8007b78 <HAL_RCC_ClockConfig+0x358>)
 8007aee:	4313      	orrs	r3, r2
 8007af0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	f003 0320 	and.w	r3, r3, #32
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d010      	beq.n	8007b20 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	69da      	ldr	r2, [r3, #28]
 8007b02:	4b1d      	ldr	r3, [pc, #116]	; (8007b78 <HAL_RCC_ClockConfig+0x358>)
 8007b04:	6a1b      	ldr	r3, [r3, #32]
 8007b06:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007b0a:	429a      	cmp	r2, r3
 8007b0c:	d208      	bcs.n	8007b20 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8007b0e:	4b1a      	ldr	r3, [pc, #104]	; (8007b78 <HAL_RCC_ClockConfig+0x358>)
 8007b10:	6a1b      	ldr	r3, [r3, #32]
 8007b12:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	69db      	ldr	r3, [r3, #28]
 8007b1a:	4917      	ldr	r1, [pc, #92]	; (8007b78 <HAL_RCC_ClockConfig+0x358>)
 8007b1c:	4313      	orrs	r3, r2
 8007b1e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007b20:	f000 f834 	bl	8007b8c <HAL_RCC_GetSysClockFreq>
 8007b24:	4602      	mov	r2, r0
 8007b26:	4b14      	ldr	r3, [pc, #80]	; (8007b78 <HAL_RCC_ClockConfig+0x358>)
 8007b28:	699b      	ldr	r3, [r3, #24]
 8007b2a:	0a1b      	lsrs	r3, r3, #8
 8007b2c:	f003 030f 	and.w	r3, r3, #15
 8007b30:	4912      	ldr	r1, [pc, #72]	; (8007b7c <HAL_RCC_ClockConfig+0x35c>)
 8007b32:	5ccb      	ldrb	r3, [r1, r3]
 8007b34:	f003 031f 	and.w	r3, r3, #31
 8007b38:	fa22 f303 	lsr.w	r3, r2, r3
 8007b3c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007b3e:	4b0e      	ldr	r3, [pc, #56]	; (8007b78 <HAL_RCC_ClockConfig+0x358>)
 8007b40:	699b      	ldr	r3, [r3, #24]
 8007b42:	f003 030f 	and.w	r3, r3, #15
 8007b46:	4a0d      	ldr	r2, [pc, #52]	; (8007b7c <HAL_RCC_ClockConfig+0x35c>)
 8007b48:	5cd3      	ldrb	r3, [r2, r3]
 8007b4a:	f003 031f 	and.w	r3, r3, #31
 8007b4e:	693a      	ldr	r2, [r7, #16]
 8007b50:	fa22 f303 	lsr.w	r3, r2, r3
 8007b54:	4a0a      	ldr	r2, [pc, #40]	; (8007b80 <HAL_RCC_ClockConfig+0x360>)
 8007b56:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007b58:	4a0a      	ldr	r2, [pc, #40]	; (8007b84 <HAL_RCC_ClockConfig+0x364>)
 8007b5a:	693b      	ldr	r3, [r7, #16]
 8007b5c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8007b5e:	4b0a      	ldr	r3, [pc, #40]	; (8007b88 <HAL_RCC_ClockConfig+0x368>)
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	4618      	mov	r0, r3
 8007b64:	f7fb fc6c 	bl	8003440 <HAL_InitTick>
 8007b68:	4603      	mov	r3, r0
 8007b6a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8007b6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b6e:	4618      	mov	r0, r3
 8007b70:	3718      	adds	r7, #24
 8007b72:	46bd      	mov	sp, r7
 8007b74:	bd80      	pop	{r7, pc}
 8007b76:	bf00      	nop
 8007b78:	58024400 	.word	0x58024400
 8007b7c:	0800cf90 	.word	0x0800cf90
 8007b80:	24000014 	.word	0x24000014
 8007b84:	24000010 	.word	0x24000010
 8007b88:	2400002c 	.word	0x2400002c

08007b8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007b8c:	b480      	push	{r7}
 8007b8e:	b089      	sub	sp, #36	; 0x24
 8007b90:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007b92:	4bb3      	ldr	r3, [pc, #716]	; (8007e60 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007b94:	691b      	ldr	r3, [r3, #16]
 8007b96:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007b9a:	2b18      	cmp	r3, #24
 8007b9c:	f200 8155 	bhi.w	8007e4a <HAL_RCC_GetSysClockFreq+0x2be>
 8007ba0:	a201      	add	r2, pc, #4	; (adr r2, 8007ba8 <HAL_RCC_GetSysClockFreq+0x1c>)
 8007ba2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ba6:	bf00      	nop
 8007ba8:	08007c0d 	.word	0x08007c0d
 8007bac:	08007e4b 	.word	0x08007e4b
 8007bb0:	08007e4b 	.word	0x08007e4b
 8007bb4:	08007e4b 	.word	0x08007e4b
 8007bb8:	08007e4b 	.word	0x08007e4b
 8007bbc:	08007e4b 	.word	0x08007e4b
 8007bc0:	08007e4b 	.word	0x08007e4b
 8007bc4:	08007e4b 	.word	0x08007e4b
 8007bc8:	08007c33 	.word	0x08007c33
 8007bcc:	08007e4b 	.word	0x08007e4b
 8007bd0:	08007e4b 	.word	0x08007e4b
 8007bd4:	08007e4b 	.word	0x08007e4b
 8007bd8:	08007e4b 	.word	0x08007e4b
 8007bdc:	08007e4b 	.word	0x08007e4b
 8007be0:	08007e4b 	.word	0x08007e4b
 8007be4:	08007e4b 	.word	0x08007e4b
 8007be8:	08007c39 	.word	0x08007c39
 8007bec:	08007e4b 	.word	0x08007e4b
 8007bf0:	08007e4b 	.word	0x08007e4b
 8007bf4:	08007e4b 	.word	0x08007e4b
 8007bf8:	08007e4b 	.word	0x08007e4b
 8007bfc:	08007e4b 	.word	0x08007e4b
 8007c00:	08007e4b 	.word	0x08007e4b
 8007c04:	08007e4b 	.word	0x08007e4b
 8007c08:	08007c3f 	.word	0x08007c3f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007c0c:	4b94      	ldr	r3, [pc, #592]	; (8007e60 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	f003 0320 	and.w	r3, r3, #32
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d009      	beq.n	8007c2c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007c18:	4b91      	ldr	r3, [pc, #580]	; (8007e60 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	08db      	lsrs	r3, r3, #3
 8007c1e:	f003 0303 	and.w	r3, r3, #3
 8007c22:	4a90      	ldr	r2, [pc, #576]	; (8007e64 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007c24:	fa22 f303 	lsr.w	r3, r2, r3
 8007c28:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8007c2a:	e111      	b.n	8007e50 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007c2c:	4b8d      	ldr	r3, [pc, #564]	; (8007e64 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007c2e:	61bb      	str	r3, [r7, #24]
      break;
 8007c30:	e10e      	b.n	8007e50 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8007c32:	4b8d      	ldr	r3, [pc, #564]	; (8007e68 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007c34:	61bb      	str	r3, [r7, #24]
      break;
 8007c36:	e10b      	b.n	8007e50 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8007c38:	4b8c      	ldr	r3, [pc, #560]	; (8007e6c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8007c3a:	61bb      	str	r3, [r7, #24]
      break;
 8007c3c:	e108      	b.n	8007e50 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007c3e:	4b88      	ldr	r3, [pc, #544]	; (8007e60 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007c40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c42:	f003 0303 	and.w	r3, r3, #3
 8007c46:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8007c48:	4b85      	ldr	r3, [pc, #532]	; (8007e60 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007c4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c4c:	091b      	lsrs	r3, r3, #4
 8007c4e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007c52:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007c54:	4b82      	ldr	r3, [pc, #520]	; (8007e60 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007c56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c58:	f003 0301 	and.w	r3, r3, #1
 8007c5c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8007c5e:	4b80      	ldr	r3, [pc, #512]	; (8007e60 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007c60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c62:	08db      	lsrs	r3, r3, #3
 8007c64:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007c68:	68fa      	ldr	r2, [r7, #12]
 8007c6a:	fb02 f303 	mul.w	r3, r2, r3
 8007c6e:	ee07 3a90 	vmov	s15, r3
 8007c72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c76:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8007c7a:	693b      	ldr	r3, [r7, #16]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	f000 80e1 	beq.w	8007e44 <HAL_RCC_GetSysClockFreq+0x2b8>
 8007c82:	697b      	ldr	r3, [r7, #20]
 8007c84:	2b02      	cmp	r3, #2
 8007c86:	f000 8083 	beq.w	8007d90 <HAL_RCC_GetSysClockFreq+0x204>
 8007c8a:	697b      	ldr	r3, [r7, #20]
 8007c8c:	2b02      	cmp	r3, #2
 8007c8e:	f200 80a1 	bhi.w	8007dd4 <HAL_RCC_GetSysClockFreq+0x248>
 8007c92:	697b      	ldr	r3, [r7, #20]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d003      	beq.n	8007ca0 <HAL_RCC_GetSysClockFreq+0x114>
 8007c98:	697b      	ldr	r3, [r7, #20]
 8007c9a:	2b01      	cmp	r3, #1
 8007c9c:	d056      	beq.n	8007d4c <HAL_RCC_GetSysClockFreq+0x1c0>
 8007c9e:	e099      	b.n	8007dd4 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007ca0:	4b6f      	ldr	r3, [pc, #444]	; (8007e60 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f003 0320 	and.w	r3, r3, #32
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d02d      	beq.n	8007d08 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007cac:	4b6c      	ldr	r3, [pc, #432]	; (8007e60 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	08db      	lsrs	r3, r3, #3
 8007cb2:	f003 0303 	and.w	r3, r3, #3
 8007cb6:	4a6b      	ldr	r2, [pc, #428]	; (8007e64 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007cb8:	fa22 f303 	lsr.w	r3, r2, r3
 8007cbc:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	ee07 3a90 	vmov	s15, r3
 8007cc4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007cc8:	693b      	ldr	r3, [r7, #16]
 8007cca:	ee07 3a90 	vmov	s15, r3
 8007cce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007cd6:	4b62      	ldr	r3, [pc, #392]	; (8007e60 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cde:	ee07 3a90 	vmov	s15, r3
 8007ce2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ce6:	ed97 6a02 	vldr	s12, [r7, #8]
 8007cea:	eddf 5a61 	vldr	s11, [pc, #388]	; 8007e70 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007cee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007cf2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007cf6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007cfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007cfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d02:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8007d06:	e087      	b.n	8007e18 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007d08:	693b      	ldr	r3, [r7, #16]
 8007d0a:	ee07 3a90 	vmov	s15, r3
 8007d0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d12:	eddf 6a58 	vldr	s13, [pc, #352]	; 8007e74 <HAL_RCC_GetSysClockFreq+0x2e8>
 8007d16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d1a:	4b51      	ldr	r3, [pc, #324]	; (8007e60 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d22:	ee07 3a90 	vmov	s15, r3
 8007d26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d2a:	ed97 6a02 	vldr	s12, [r7, #8]
 8007d2e:	eddf 5a50 	vldr	s11, [pc, #320]	; 8007e70 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007d32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d3a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007d3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d46:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007d4a:	e065      	b.n	8007e18 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007d4c:	693b      	ldr	r3, [r7, #16]
 8007d4e:	ee07 3a90 	vmov	s15, r3
 8007d52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d56:	eddf 6a48 	vldr	s13, [pc, #288]	; 8007e78 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007d5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d5e:	4b40      	ldr	r3, [pc, #256]	; (8007e60 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d66:	ee07 3a90 	vmov	s15, r3
 8007d6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d6e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007d72:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8007e70 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007d76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d7e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007d82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d8a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007d8e:	e043      	b.n	8007e18 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007d90:	693b      	ldr	r3, [r7, #16]
 8007d92:	ee07 3a90 	vmov	s15, r3
 8007d96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d9a:	eddf 6a38 	vldr	s13, [pc, #224]	; 8007e7c <HAL_RCC_GetSysClockFreq+0x2f0>
 8007d9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007da2:	4b2f      	ldr	r3, [pc, #188]	; (8007e60 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007da6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007daa:	ee07 3a90 	vmov	s15, r3
 8007dae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007db2:	ed97 6a02 	vldr	s12, [r7, #8]
 8007db6:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8007e70 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007dba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007dbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007dc2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007dc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007dca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007dce:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007dd2:	e021      	b.n	8007e18 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007dd4:	693b      	ldr	r3, [r7, #16]
 8007dd6:	ee07 3a90 	vmov	s15, r3
 8007dda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007dde:	eddf 6a26 	vldr	s13, [pc, #152]	; 8007e78 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007de2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007de6:	4b1e      	ldr	r3, [pc, #120]	; (8007e60 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007dea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007dee:	ee07 3a90 	vmov	s15, r3
 8007df2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007df6:	ed97 6a02 	vldr	s12, [r7, #8]
 8007dfa:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8007e70 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007dfe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e06:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007e0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e12:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007e16:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8007e18:	4b11      	ldr	r3, [pc, #68]	; (8007e60 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007e1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e1c:	0a5b      	lsrs	r3, r3, #9
 8007e1e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007e22:	3301      	adds	r3, #1
 8007e24:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	ee07 3a90 	vmov	s15, r3
 8007e2c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007e30:	edd7 6a07 	vldr	s13, [r7, #28]
 8007e34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007e38:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007e3c:	ee17 3a90 	vmov	r3, s15
 8007e40:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8007e42:	e005      	b.n	8007e50 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8007e44:	2300      	movs	r3, #0
 8007e46:	61bb      	str	r3, [r7, #24]
      break;
 8007e48:	e002      	b.n	8007e50 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8007e4a:	4b07      	ldr	r3, [pc, #28]	; (8007e68 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007e4c:	61bb      	str	r3, [r7, #24]
      break;
 8007e4e:	bf00      	nop
  }

  return sysclockfreq;
 8007e50:	69bb      	ldr	r3, [r7, #24]
}
 8007e52:	4618      	mov	r0, r3
 8007e54:	3724      	adds	r7, #36	; 0x24
 8007e56:	46bd      	mov	sp, r7
 8007e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5c:	4770      	bx	lr
 8007e5e:	bf00      	nop
 8007e60:	58024400 	.word	0x58024400
 8007e64:	03d09000 	.word	0x03d09000
 8007e68:	003d0900 	.word	0x003d0900
 8007e6c:	017d7840 	.word	0x017d7840
 8007e70:	46000000 	.word	0x46000000
 8007e74:	4c742400 	.word	0x4c742400
 8007e78:	4a742400 	.word	0x4a742400
 8007e7c:	4bbebc20 	.word	0x4bbebc20

08007e80 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007e80:	b580      	push	{r7, lr}
 8007e82:	b082      	sub	sp, #8
 8007e84:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007e86:	f7ff fe81 	bl	8007b8c <HAL_RCC_GetSysClockFreq>
 8007e8a:	4602      	mov	r2, r0
 8007e8c:	4b10      	ldr	r3, [pc, #64]	; (8007ed0 <HAL_RCC_GetHCLKFreq+0x50>)
 8007e8e:	699b      	ldr	r3, [r3, #24]
 8007e90:	0a1b      	lsrs	r3, r3, #8
 8007e92:	f003 030f 	and.w	r3, r3, #15
 8007e96:	490f      	ldr	r1, [pc, #60]	; (8007ed4 <HAL_RCC_GetHCLKFreq+0x54>)
 8007e98:	5ccb      	ldrb	r3, [r1, r3]
 8007e9a:	f003 031f 	and.w	r3, r3, #31
 8007e9e:	fa22 f303 	lsr.w	r3, r2, r3
 8007ea2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007ea4:	4b0a      	ldr	r3, [pc, #40]	; (8007ed0 <HAL_RCC_GetHCLKFreq+0x50>)
 8007ea6:	699b      	ldr	r3, [r3, #24]
 8007ea8:	f003 030f 	and.w	r3, r3, #15
 8007eac:	4a09      	ldr	r2, [pc, #36]	; (8007ed4 <HAL_RCC_GetHCLKFreq+0x54>)
 8007eae:	5cd3      	ldrb	r3, [r2, r3]
 8007eb0:	f003 031f 	and.w	r3, r3, #31
 8007eb4:	687a      	ldr	r2, [r7, #4]
 8007eb6:	fa22 f303 	lsr.w	r3, r2, r3
 8007eba:	4a07      	ldr	r2, [pc, #28]	; (8007ed8 <HAL_RCC_GetHCLKFreq+0x58>)
 8007ebc:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007ebe:	4a07      	ldr	r2, [pc, #28]	; (8007edc <HAL_RCC_GetHCLKFreq+0x5c>)
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8007ec4:	4b04      	ldr	r3, [pc, #16]	; (8007ed8 <HAL_RCC_GetHCLKFreq+0x58>)
 8007ec6:	681b      	ldr	r3, [r3, #0]
}
 8007ec8:	4618      	mov	r0, r3
 8007eca:	3708      	adds	r7, #8
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	bd80      	pop	{r7, pc}
 8007ed0:	58024400 	.word	0x58024400
 8007ed4:	0800cf90 	.word	0x0800cf90
 8007ed8:	24000014 	.word	0x24000014
 8007edc:	24000010 	.word	0x24000010

08007ee0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007ee0:	b580      	push	{r7, lr}
 8007ee2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8007ee4:	f7ff ffcc 	bl	8007e80 <HAL_RCC_GetHCLKFreq>
 8007ee8:	4602      	mov	r2, r0
 8007eea:	4b06      	ldr	r3, [pc, #24]	; (8007f04 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007eec:	69db      	ldr	r3, [r3, #28]
 8007eee:	0a1b      	lsrs	r3, r3, #8
 8007ef0:	f003 0307 	and.w	r3, r3, #7
 8007ef4:	4904      	ldr	r1, [pc, #16]	; (8007f08 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007ef6:	5ccb      	ldrb	r3, [r1, r3]
 8007ef8:	f003 031f 	and.w	r3, r3, #31
 8007efc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8007f00:	4618      	mov	r0, r3
 8007f02:	bd80      	pop	{r7, pc}
 8007f04:	58024400 	.word	0x58024400
 8007f08:	0800cf90 	.word	0x0800cf90

08007f0c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007f0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007f10:	b0ca      	sub	sp, #296	; 0x128
 8007f12:	af00      	add	r7, sp, #0
 8007f14:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007f18:	2300      	movs	r3, #0
 8007f1a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007f1e:	2300      	movs	r3, #0
 8007f20:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007f24:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f2c:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 8007f30:	2500      	movs	r5, #0
 8007f32:	ea54 0305 	orrs.w	r3, r4, r5
 8007f36:	d049      	beq.n	8007fcc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8007f38:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007f3c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007f3e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007f42:	d02f      	beq.n	8007fa4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8007f44:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007f48:	d828      	bhi.n	8007f9c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007f4a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007f4e:	d01a      	beq.n	8007f86 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8007f50:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007f54:	d822      	bhi.n	8007f9c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d003      	beq.n	8007f62 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8007f5a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007f5e:	d007      	beq.n	8007f70 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007f60:	e01c      	b.n	8007f9c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007f62:	4bb8      	ldr	r3, [pc, #736]	; (8008244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007f64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f66:	4ab7      	ldr	r2, [pc, #732]	; (8008244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007f68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007f6c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007f6e:	e01a      	b.n	8007fa6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007f70:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007f74:	3308      	adds	r3, #8
 8007f76:	2102      	movs	r1, #2
 8007f78:	4618      	mov	r0, r3
 8007f7a:	f001 f9d1 	bl	8009320 <RCCEx_PLL2_Config>
 8007f7e:	4603      	mov	r3, r0
 8007f80:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007f84:	e00f      	b.n	8007fa6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007f86:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007f8a:	3328      	adds	r3, #40	; 0x28
 8007f8c:	2102      	movs	r1, #2
 8007f8e:	4618      	mov	r0, r3
 8007f90:	f001 fa78 	bl	8009484 <RCCEx_PLL3_Config>
 8007f94:	4603      	mov	r3, r0
 8007f96:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007f9a:	e004      	b.n	8007fa6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007f9c:	2301      	movs	r3, #1
 8007f9e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8007fa2:	e000      	b.n	8007fa6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8007fa4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007fa6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d10a      	bne.n	8007fc4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8007fae:	4ba5      	ldr	r3, [pc, #660]	; (8008244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007fb0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007fb2:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8007fb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007fba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007fbc:	4aa1      	ldr	r2, [pc, #644]	; (8008244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007fbe:	430b      	orrs	r3, r1
 8007fc0:	6513      	str	r3, [r2, #80]	; 0x50
 8007fc2:	e003      	b.n	8007fcc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007fc4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007fc8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007fcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fd4:	f402 7880 	and.w	r8, r2, #256	; 0x100
 8007fd8:	f04f 0900 	mov.w	r9, #0
 8007fdc:	ea58 0309 	orrs.w	r3, r8, r9
 8007fe0:	d047      	beq.n	8008072 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8007fe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007fe6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007fe8:	2b04      	cmp	r3, #4
 8007fea:	d82a      	bhi.n	8008042 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8007fec:	a201      	add	r2, pc, #4	; (adr r2, 8007ff4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8007fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ff2:	bf00      	nop
 8007ff4:	08008009 	.word	0x08008009
 8007ff8:	08008017 	.word	0x08008017
 8007ffc:	0800802d 	.word	0x0800802d
 8008000:	0800804b 	.word	0x0800804b
 8008004:	0800804b 	.word	0x0800804b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008008:	4b8e      	ldr	r3, [pc, #568]	; (8008244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800800a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800800c:	4a8d      	ldr	r2, [pc, #564]	; (8008244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800800e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008012:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008014:	e01a      	b.n	800804c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008016:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800801a:	3308      	adds	r3, #8
 800801c:	2100      	movs	r1, #0
 800801e:	4618      	mov	r0, r3
 8008020:	f001 f97e 	bl	8009320 <RCCEx_PLL2_Config>
 8008024:	4603      	mov	r3, r0
 8008026:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800802a:	e00f      	b.n	800804c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800802c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008030:	3328      	adds	r3, #40	; 0x28
 8008032:	2100      	movs	r1, #0
 8008034:	4618      	mov	r0, r3
 8008036:	f001 fa25 	bl	8009484 <RCCEx_PLL3_Config>
 800803a:	4603      	mov	r3, r0
 800803c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008040:	e004      	b.n	800804c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008042:	2301      	movs	r3, #1
 8008044:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8008048:	e000      	b.n	800804c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800804a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800804c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008050:	2b00      	cmp	r3, #0
 8008052:	d10a      	bne.n	800806a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008054:	4b7b      	ldr	r3, [pc, #492]	; (8008244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008056:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008058:	f023 0107 	bic.w	r1, r3, #7
 800805c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008060:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008062:	4a78      	ldr	r2, [pc, #480]	; (8008244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008064:	430b      	orrs	r3, r1
 8008066:	6513      	str	r3, [r2, #80]	; 0x50
 8008068:	e003      	b.n	8008072 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800806a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800806e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8008072:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800807a:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 800807e:	f04f 0b00 	mov.w	fp, #0
 8008082:	ea5a 030b 	orrs.w	r3, sl, fp
 8008086:	d04c      	beq.n	8008122 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8008088:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800808c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800808e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008092:	d030      	beq.n	80080f6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8008094:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008098:	d829      	bhi.n	80080ee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800809a:	2bc0      	cmp	r3, #192	; 0xc0
 800809c:	d02d      	beq.n	80080fa <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800809e:	2bc0      	cmp	r3, #192	; 0xc0
 80080a0:	d825      	bhi.n	80080ee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80080a2:	2b80      	cmp	r3, #128	; 0x80
 80080a4:	d018      	beq.n	80080d8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80080a6:	2b80      	cmp	r3, #128	; 0x80
 80080a8:	d821      	bhi.n	80080ee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d002      	beq.n	80080b4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80080ae:	2b40      	cmp	r3, #64	; 0x40
 80080b0:	d007      	beq.n	80080c2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80080b2:	e01c      	b.n	80080ee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80080b4:	4b63      	ldr	r3, [pc, #396]	; (8008244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80080b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080b8:	4a62      	ldr	r2, [pc, #392]	; (8008244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80080ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80080be:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80080c0:	e01c      	b.n	80080fc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80080c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80080c6:	3308      	adds	r3, #8
 80080c8:	2100      	movs	r1, #0
 80080ca:	4618      	mov	r0, r3
 80080cc:	f001 f928 	bl	8009320 <RCCEx_PLL2_Config>
 80080d0:	4603      	mov	r3, r0
 80080d2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80080d6:	e011      	b.n	80080fc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80080d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80080dc:	3328      	adds	r3, #40	; 0x28
 80080de:	2100      	movs	r1, #0
 80080e0:	4618      	mov	r0, r3
 80080e2:	f001 f9cf 	bl	8009484 <RCCEx_PLL3_Config>
 80080e6:	4603      	mov	r3, r0
 80080e8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80080ec:	e006      	b.n	80080fc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80080ee:	2301      	movs	r3, #1
 80080f0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80080f4:	e002      	b.n	80080fc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80080f6:	bf00      	nop
 80080f8:	e000      	b.n	80080fc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80080fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80080fc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008100:	2b00      	cmp	r3, #0
 8008102:	d10a      	bne.n	800811a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8008104:	4b4f      	ldr	r3, [pc, #316]	; (8008244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008106:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008108:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 800810c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008110:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008112:	4a4c      	ldr	r2, [pc, #304]	; (8008244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008114:	430b      	orrs	r3, r1
 8008116:	6513      	str	r3, [r2, #80]	; 0x50
 8008118:	e003      	b.n	8008122 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800811a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800811e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8008122:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800812a:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 800812e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8008132:	2300      	movs	r3, #0
 8008134:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8008138:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 800813c:	460b      	mov	r3, r1
 800813e:	4313      	orrs	r3, r2
 8008140:	d053      	beq.n	80081ea <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8008142:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008146:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800814a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800814e:	d035      	beq.n	80081bc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8008150:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008154:	d82e      	bhi.n	80081b4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8008156:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800815a:	d031      	beq.n	80081c0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800815c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8008160:	d828      	bhi.n	80081b4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8008162:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008166:	d01a      	beq.n	800819e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8008168:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800816c:	d822      	bhi.n	80081b4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800816e:	2b00      	cmp	r3, #0
 8008170:	d003      	beq.n	800817a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8008172:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008176:	d007      	beq.n	8008188 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8008178:	e01c      	b.n	80081b4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800817a:	4b32      	ldr	r3, [pc, #200]	; (8008244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800817c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800817e:	4a31      	ldr	r2, [pc, #196]	; (8008244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008180:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008184:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008186:	e01c      	b.n	80081c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008188:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800818c:	3308      	adds	r3, #8
 800818e:	2100      	movs	r1, #0
 8008190:	4618      	mov	r0, r3
 8008192:	f001 f8c5 	bl	8009320 <RCCEx_PLL2_Config>
 8008196:	4603      	mov	r3, r0
 8008198:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800819c:	e011      	b.n	80081c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800819e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80081a2:	3328      	adds	r3, #40	; 0x28
 80081a4:	2100      	movs	r1, #0
 80081a6:	4618      	mov	r0, r3
 80081a8:	f001 f96c 	bl	8009484 <RCCEx_PLL3_Config>
 80081ac:	4603      	mov	r3, r0
 80081ae:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80081b2:	e006      	b.n	80081c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80081b4:	2301      	movs	r3, #1
 80081b6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80081ba:	e002      	b.n	80081c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80081bc:	bf00      	nop
 80081be:	e000      	b.n	80081c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80081c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80081c2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d10b      	bne.n	80081e2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80081ca:	4b1e      	ldr	r3, [pc, #120]	; (8008244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80081cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80081ce:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 80081d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80081d6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80081da:	4a1a      	ldr	r2, [pc, #104]	; (8008244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80081dc:	430b      	orrs	r3, r1
 80081de:	6593      	str	r3, [r2, #88]	; 0x58
 80081e0:	e003      	b.n	80081ea <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081e2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80081e6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80081ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80081ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081f2:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 80081f6:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80081fa:	2300      	movs	r3, #0
 80081fc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8008200:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 8008204:	460b      	mov	r3, r1
 8008206:	4313      	orrs	r3, r2
 8008208:	d056      	beq.n	80082b8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800820a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800820e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8008212:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008216:	d038      	beq.n	800828a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8008218:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800821c:	d831      	bhi.n	8008282 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800821e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8008222:	d034      	beq.n	800828e <HAL_RCCEx_PeriphCLKConfig+0x382>
 8008224:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8008228:	d82b      	bhi.n	8008282 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800822a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800822e:	d01d      	beq.n	800826c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8008230:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008234:	d825      	bhi.n	8008282 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8008236:	2b00      	cmp	r3, #0
 8008238:	d006      	beq.n	8008248 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800823a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800823e:	d00a      	beq.n	8008256 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8008240:	e01f      	b.n	8008282 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8008242:	bf00      	nop
 8008244:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008248:	4ba2      	ldr	r3, [pc, #648]	; (80084d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800824a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800824c:	4aa1      	ldr	r2, [pc, #644]	; (80084d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800824e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008252:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008254:	e01c      	b.n	8008290 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008256:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800825a:	3308      	adds	r3, #8
 800825c:	2100      	movs	r1, #0
 800825e:	4618      	mov	r0, r3
 8008260:	f001 f85e 	bl	8009320 <RCCEx_PLL2_Config>
 8008264:	4603      	mov	r3, r0
 8008266:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800826a:	e011      	b.n	8008290 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800826c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008270:	3328      	adds	r3, #40	; 0x28
 8008272:	2100      	movs	r1, #0
 8008274:	4618      	mov	r0, r3
 8008276:	f001 f905 	bl	8009484 <RCCEx_PLL3_Config>
 800827a:	4603      	mov	r3, r0
 800827c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008280:	e006      	b.n	8008290 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8008282:	2301      	movs	r3, #1
 8008284:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8008288:	e002      	b.n	8008290 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800828a:	bf00      	nop
 800828c:	e000      	b.n	8008290 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800828e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008290:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008294:	2b00      	cmp	r3, #0
 8008296:	d10b      	bne.n	80082b0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8008298:	4b8e      	ldr	r3, [pc, #568]	; (80084d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800829a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800829c:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 80082a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80082a4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80082a8:	4a8a      	ldr	r2, [pc, #552]	; (80084d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80082aa:	430b      	orrs	r3, r1
 80082ac:	6593      	str	r3, [r2, #88]	; 0x58
 80082ae:	e003      	b.n	80082b8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082b0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80082b4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80082b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80082bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082c0:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 80082c4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80082c8:	2300      	movs	r3, #0
 80082ca:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80082ce:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 80082d2:	460b      	mov	r3, r1
 80082d4:	4313      	orrs	r3, r2
 80082d6:	d03a      	beq.n	800834e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80082d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80082dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80082de:	2b30      	cmp	r3, #48	; 0x30
 80082e0:	d01f      	beq.n	8008322 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80082e2:	2b30      	cmp	r3, #48	; 0x30
 80082e4:	d819      	bhi.n	800831a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80082e6:	2b20      	cmp	r3, #32
 80082e8:	d00c      	beq.n	8008304 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80082ea:	2b20      	cmp	r3, #32
 80082ec:	d815      	bhi.n	800831a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d019      	beq.n	8008326 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80082f2:	2b10      	cmp	r3, #16
 80082f4:	d111      	bne.n	800831a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80082f6:	4b77      	ldr	r3, [pc, #476]	; (80084d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80082f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082fa:	4a76      	ldr	r2, [pc, #472]	; (80084d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80082fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008300:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8008302:	e011      	b.n	8008328 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008304:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008308:	3308      	adds	r3, #8
 800830a:	2102      	movs	r1, #2
 800830c:	4618      	mov	r0, r3
 800830e:	f001 f807 	bl	8009320 <RCCEx_PLL2_Config>
 8008312:	4603      	mov	r3, r0
 8008314:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8008318:	e006      	b.n	8008328 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800831a:	2301      	movs	r3, #1
 800831c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8008320:	e002      	b.n	8008328 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8008322:	bf00      	nop
 8008324:	e000      	b.n	8008328 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8008326:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008328:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800832c:	2b00      	cmp	r3, #0
 800832e:	d10a      	bne.n	8008346 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8008330:	4b68      	ldr	r3, [pc, #416]	; (80084d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008332:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008334:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 8008338:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800833c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800833e:	4a65      	ldr	r2, [pc, #404]	; (80084d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008340:	430b      	orrs	r3, r1
 8008342:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008344:	e003      	b.n	800834e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008346:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800834a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800834e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008356:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800835a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800835e:	2300      	movs	r3, #0
 8008360:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8008364:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 8008368:	460b      	mov	r3, r1
 800836a:	4313      	orrs	r3, r2
 800836c:	d051      	beq.n	8008412 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800836e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008372:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008374:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008378:	d035      	beq.n	80083e6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800837a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800837e:	d82e      	bhi.n	80083de <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8008380:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008384:	d031      	beq.n	80083ea <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8008386:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800838a:	d828      	bhi.n	80083de <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800838c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008390:	d01a      	beq.n	80083c8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8008392:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008396:	d822      	bhi.n	80083de <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8008398:	2b00      	cmp	r3, #0
 800839a:	d003      	beq.n	80083a4 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800839c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083a0:	d007      	beq.n	80083b2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80083a2:	e01c      	b.n	80083de <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80083a4:	4b4b      	ldr	r3, [pc, #300]	; (80084d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80083a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083a8:	4a4a      	ldr	r2, [pc, #296]	; (80084d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80083aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80083ae:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80083b0:	e01c      	b.n	80083ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80083b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80083b6:	3308      	adds	r3, #8
 80083b8:	2100      	movs	r1, #0
 80083ba:	4618      	mov	r0, r3
 80083bc:	f000 ffb0 	bl	8009320 <RCCEx_PLL2_Config>
 80083c0:	4603      	mov	r3, r0
 80083c2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80083c6:	e011      	b.n	80083ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80083c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80083cc:	3328      	adds	r3, #40	; 0x28
 80083ce:	2100      	movs	r1, #0
 80083d0:	4618      	mov	r0, r3
 80083d2:	f001 f857 	bl	8009484 <RCCEx_PLL3_Config>
 80083d6:	4603      	mov	r3, r0
 80083d8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80083dc:	e006      	b.n	80083ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80083de:	2301      	movs	r3, #1
 80083e0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80083e4:	e002      	b.n	80083ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80083e6:	bf00      	nop
 80083e8:	e000      	b.n	80083ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80083ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80083ec:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d10a      	bne.n	800840a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80083f4:	4b37      	ldr	r3, [pc, #220]	; (80084d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80083f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083f8:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 80083fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008400:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008402:	4a34      	ldr	r2, [pc, #208]	; (80084d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008404:	430b      	orrs	r3, r1
 8008406:	6513      	str	r3, [r2, #80]	; 0x50
 8008408:	e003      	b.n	8008412 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800840a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800840e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8008412:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800841a:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 800841e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008422:	2300      	movs	r3, #0
 8008424:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8008428:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 800842c:	460b      	mov	r3, r1
 800842e:	4313      	orrs	r3, r2
 8008430:	d056      	beq.n	80084e0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8008432:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008436:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008438:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800843c:	d033      	beq.n	80084a6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800843e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008442:	d82c      	bhi.n	800849e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8008444:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008448:	d02f      	beq.n	80084aa <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800844a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800844e:	d826      	bhi.n	800849e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8008450:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8008454:	d02b      	beq.n	80084ae <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8008456:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800845a:	d820      	bhi.n	800849e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800845c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008460:	d012      	beq.n	8008488 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8008462:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008466:	d81a      	bhi.n	800849e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8008468:	2b00      	cmp	r3, #0
 800846a:	d022      	beq.n	80084b2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800846c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008470:	d115      	bne.n	800849e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008472:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008476:	3308      	adds	r3, #8
 8008478:	2101      	movs	r1, #1
 800847a:	4618      	mov	r0, r3
 800847c:	f000 ff50 	bl	8009320 <RCCEx_PLL2_Config>
 8008480:	4603      	mov	r3, r0
 8008482:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8008486:	e015      	b.n	80084b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008488:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800848c:	3328      	adds	r3, #40	; 0x28
 800848e:	2101      	movs	r1, #1
 8008490:	4618      	mov	r0, r3
 8008492:	f000 fff7 	bl	8009484 <RCCEx_PLL3_Config>
 8008496:	4603      	mov	r3, r0
 8008498:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800849c:	e00a      	b.n	80084b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800849e:	2301      	movs	r3, #1
 80084a0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80084a4:	e006      	b.n	80084b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80084a6:	bf00      	nop
 80084a8:	e004      	b.n	80084b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80084aa:	bf00      	nop
 80084ac:	e002      	b.n	80084b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80084ae:	bf00      	nop
 80084b0:	e000      	b.n	80084b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80084b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80084b4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d10d      	bne.n	80084d8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80084bc:	4b05      	ldr	r3, [pc, #20]	; (80084d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80084be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084c0:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 80084c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80084c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80084ca:	4a02      	ldr	r2, [pc, #8]	; (80084d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80084cc:	430b      	orrs	r3, r1
 80084ce:	6513      	str	r3, [r2, #80]	; 0x50
 80084d0:	e006      	b.n	80084e0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80084d2:	bf00      	nop
 80084d4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80084d8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80084dc:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80084e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80084e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084e8:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 80084ec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80084f0:	2300      	movs	r3, #0
 80084f2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80084f6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 80084fa:	460b      	mov	r3, r1
 80084fc:	4313      	orrs	r3, r2
 80084fe:	d055      	beq.n	80085ac <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8008500:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008504:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008508:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800850c:	d033      	beq.n	8008576 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800850e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008512:	d82c      	bhi.n	800856e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8008514:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008518:	d02f      	beq.n	800857a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800851a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800851e:	d826      	bhi.n	800856e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8008520:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008524:	d02b      	beq.n	800857e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8008526:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800852a:	d820      	bhi.n	800856e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800852c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008530:	d012      	beq.n	8008558 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8008532:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008536:	d81a      	bhi.n	800856e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8008538:	2b00      	cmp	r3, #0
 800853a:	d022      	beq.n	8008582 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800853c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008540:	d115      	bne.n	800856e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008542:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008546:	3308      	adds	r3, #8
 8008548:	2101      	movs	r1, #1
 800854a:	4618      	mov	r0, r3
 800854c:	f000 fee8 	bl	8009320 <RCCEx_PLL2_Config>
 8008550:	4603      	mov	r3, r0
 8008552:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8008556:	e015      	b.n	8008584 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008558:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800855c:	3328      	adds	r3, #40	; 0x28
 800855e:	2101      	movs	r1, #1
 8008560:	4618      	mov	r0, r3
 8008562:	f000 ff8f 	bl	8009484 <RCCEx_PLL3_Config>
 8008566:	4603      	mov	r3, r0
 8008568:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800856c:	e00a      	b.n	8008584 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800856e:	2301      	movs	r3, #1
 8008570:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8008574:	e006      	b.n	8008584 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8008576:	bf00      	nop
 8008578:	e004      	b.n	8008584 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800857a:	bf00      	nop
 800857c:	e002      	b.n	8008584 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800857e:	bf00      	nop
 8008580:	e000      	b.n	8008584 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8008582:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008584:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008588:	2b00      	cmp	r3, #0
 800858a:	d10b      	bne.n	80085a4 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800858c:	4ba3      	ldr	r3, [pc, #652]	; (800881c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800858e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008590:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8008594:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008598:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800859c:	4a9f      	ldr	r2, [pc, #636]	; (800881c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800859e:	430b      	orrs	r3, r1
 80085a0:	6593      	str	r3, [r2, #88]	; 0x58
 80085a2:	e003      	b.n	80085ac <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80085a4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80085a8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80085ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80085b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085b4:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 80085b8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80085bc:	2300      	movs	r3, #0
 80085be:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80085c2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80085c6:	460b      	mov	r3, r1
 80085c8:	4313      	orrs	r3, r2
 80085ca:	d037      	beq.n	800863c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80085cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80085d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085d2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80085d6:	d00e      	beq.n	80085f6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80085d8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80085dc:	d816      	bhi.n	800860c <HAL_RCCEx_PeriphCLKConfig+0x700>
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d018      	beq.n	8008614 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80085e2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80085e6:	d111      	bne.n	800860c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80085e8:	4b8c      	ldr	r3, [pc, #560]	; (800881c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80085ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085ec:	4a8b      	ldr	r2, [pc, #556]	; (800881c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80085ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80085f2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80085f4:	e00f      	b.n	8008616 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80085f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80085fa:	3308      	adds	r3, #8
 80085fc:	2101      	movs	r1, #1
 80085fe:	4618      	mov	r0, r3
 8008600:	f000 fe8e 	bl	8009320 <RCCEx_PLL2_Config>
 8008604:	4603      	mov	r3, r0
 8008606:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800860a:	e004      	b.n	8008616 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800860c:	2301      	movs	r3, #1
 800860e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8008612:	e000      	b.n	8008616 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8008614:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008616:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800861a:	2b00      	cmp	r3, #0
 800861c:	d10a      	bne.n	8008634 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800861e:	4b7f      	ldr	r3, [pc, #508]	; (800881c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008620:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008622:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8008626:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800862a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800862c:	4a7b      	ldr	r2, [pc, #492]	; (800881c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800862e:	430b      	orrs	r3, r1
 8008630:	6513      	str	r3, [r2, #80]	; 0x50
 8008632:	e003      	b.n	800863c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008634:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008638:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800863c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008640:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008644:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 8008648:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800864c:	2300      	movs	r3, #0
 800864e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8008652:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 8008656:	460b      	mov	r3, r1
 8008658:	4313      	orrs	r3, r2
 800865a:	d039      	beq.n	80086d0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800865c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008660:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008662:	2b03      	cmp	r3, #3
 8008664:	d81c      	bhi.n	80086a0 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8008666:	a201      	add	r2, pc, #4	; (adr r2, 800866c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8008668:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800866c:	080086a9 	.word	0x080086a9
 8008670:	0800867d 	.word	0x0800867d
 8008674:	0800868b 	.word	0x0800868b
 8008678:	080086a9 	.word	0x080086a9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800867c:	4b67      	ldr	r3, [pc, #412]	; (800881c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800867e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008680:	4a66      	ldr	r2, [pc, #408]	; (800881c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008682:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008686:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8008688:	e00f      	b.n	80086aa <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800868a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800868e:	3308      	adds	r3, #8
 8008690:	2102      	movs	r1, #2
 8008692:	4618      	mov	r0, r3
 8008694:	f000 fe44 	bl	8009320 <RCCEx_PLL2_Config>
 8008698:	4603      	mov	r3, r0
 800869a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800869e:	e004      	b.n	80086aa <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80086a0:	2301      	movs	r3, #1
 80086a2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80086a6:	e000      	b.n	80086aa <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80086a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80086aa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d10a      	bne.n	80086c8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80086b2:	4b5a      	ldr	r3, [pc, #360]	; (800881c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80086b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80086b6:	f023 0103 	bic.w	r1, r3, #3
 80086ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80086be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80086c0:	4a56      	ldr	r2, [pc, #344]	; (800881c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80086c2:	430b      	orrs	r3, r1
 80086c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80086c6:	e003      	b.n	80086d0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80086c8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80086cc:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80086d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80086d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086d8:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 80086dc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80086e0:	2300      	movs	r3, #0
 80086e2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80086e6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 80086ea:	460b      	mov	r3, r1
 80086ec:	4313      	orrs	r3, r2
 80086ee:	f000 809f 	beq.w	8008830 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80086f2:	4b4b      	ldr	r3, [pc, #300]	; (8008820 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	4a4a      	ldr	r2, [pc, #296]	; (8008820 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80086f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80086fc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80086fe:	f7fa fee9 	bl	80034d4 <HAL_GetTick>
 8008702:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008706:	e00b      	b.n	8008720 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008708:	f7fa fee4 	bl	80034d4 <HAL_GetTick>
 800870c:	4602      	mov	r2, r0
 800870e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8008712:	1ad3      	subs	r3, r2, r3
 8008714:	2b64      	cmp	r3, #100	; 0x64
 8008716:	d903      	bls.n	8008720 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8008718:	2303      	movs	r3, #3
 800871a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800871e:	e005      	b.n	800872c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008720:	4b3f      	ldr	r3, [pc, #252]	; (8008820 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008728:	2b00      	cmp	r3, #0
 800872a:	d0ed      	beq.n	8008708 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800872c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008730:	2b00      	cmp	r3, #0
 8008732:	d179      	bne.n	8008828 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8008734:	4b39      	ldr	r3, [pc, #228]	; (800881c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008736:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008738:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800873c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8008740:	4053      	eors	r3, r2
 8008742:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008746:	2b00      	cmp	r3, #0
 8008748:	d015      	beq.n	8008776 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800874a:	4b34      	ldr	r3, [pc, #208]	; (800881c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800874c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800874e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008752:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008756:	4b31      	ldr	r3, [pc, #196]	; (800881c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008758:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800875a:	4a30      	ldr	r2, [pc, #192]	; (800881c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800875c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008760:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008762:	4b2e      	ldr	r3, [pc, #184]	; (800881c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008764:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008766:	4a2d      	ldr	r2, [pc, #180]	; (800881c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008768:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800876c:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800876e:	4a2b      	ldr	r2, [pc, #172]	; (800881c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008770:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8008774:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8008776:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800877a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800877e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008782:	d118      	bne.n	80087b6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008784:	f7fa fea6 	bl	80034d4 <HAL_GetTick>
 8008788:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800878c:	e00d      	b.n	80087aa <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800878e:	f7fa fea1 	bl	80034d4 <HAL_GetTick>
 8008792:	4602      	mov	r2, r0
 8008794:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8008798:	1ad2      	subs	r2, r2, r3
 800879a:	f241 3388 	movw	r3, #5000	; 0x1388
 800879e:	429a      	cmp	r2, r3
 80087a0:	d903      	bls.n	80087aa <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80087a2:	2303      	movs	r3, #3
 80087a4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 80087a8:	e005      	b.n	80087b6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80087aa:	4b1c      	ldr	r3, [pc, #112]	; (800881c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80087ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087ae:	f003 0302 	and.w	r3, r3, #2
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d0eb      	beq.n	800878e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80087b6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d129      	bne.n	8008812 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80087be:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80087c2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80087c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80087ca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80087ce:	d10e      	bne.n	80087ee <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80087d0:	4b12      	ldr	r3, [pc, #72]	; (800881c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80087d2:	691b      	ldr	r3, [r3, #16]
 80087d4:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 80087d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80087dc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80087e0:	091a      	lsrs	r2, r3, #4
 80087e2:	4b10      	ldr	r3, [pc, #64]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80087e4:	4013      	ands	r3, r2
 80087e6:	4a0d      	ldr	r2, [pc, #52]	; (800881c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80087e8:	430b      	orrs	r3, r1
 80087ea:	6113      	str	r3, [r2, #16]
 80087ec:	e005      	b.n	80087fa <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80087ee:	4b0b      	ldr	r3, [pc, #44]	; (800881c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80087f0:	691b      	ldr	r3, [r3, #16]
 80087f2:	4a0a      	ldr	r2, [pc, #40]	; (800881c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80087f4:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80087f8:	6113      	str	r3, [r2, #16]
 80087fa:	4b08      	ldr	r3, [pc, #32]	; (800881c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80087fc:	6f19      	ldr	r1, [r3, #112]	; 0x70
 80087fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008802:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8008806:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800880a:	4a04      	ldr	r2, [pc, #16]	; (800881c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800880c:	430b      	orrs	r3, r1
 800880e:	6713      	str	r3, [r2, #112]	; 0x70
 8008810:	e00e      	b.n	8008830 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008812:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008816:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 800881a:	e009      	b.n	8008830 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800881c:	58024400 	.word	0x58024400
 8008820:	58024800 	.word	0x58024800
 8008824:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008828:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800882c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8008830:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008834:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008838:	f002 0301 	and.w	r3, r2, #1
 800883c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008840:	2300      	movs	r3, #0
 8008842:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008846:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800884a:	460b      	mov	r3, r1
 800884c:	4313      	orrs	r3, r2
 800884e:	f000 8089 	beq.w	8008964 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8008852:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008856:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008858:	2b28      	cmp	r3, #40	; 0x28
 800885a:	d86b      	bhi.n	8008934 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800885c:	a201      	add	r2, pc, #4	; (adr r2, 8008864 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800885e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008862:	bf00      	nop
 8008864:	0800893d 	.word	0x0800893d
 8008868:	08008935 	.word	0x08008935
 800886c:	08008935 	.word	0x08008935
 8008870:	08008935 	.word	0x08008935
 8008874:	08008935 	.word	0x08008935
 8008878:	08008935 	.word	0x08008935
 800887c:	08008935 	.word	0x08008935
 8008880:	08008935 	.word	0x08008935
 8008884:	08008909 	.word	0x08008909
 8008888:	08008935 	.word	0x08008935
 800888c:	08008935 	.word	0x08008935
 8008890:	08008935 	.word	0x08008935
 8008894:	08008935 	.word	0x08008935
 8008898:	08008935 	.word	0x08008935
 800889c:	08008935 	.word	0x08008935
 80088a0:	08008935 	.word	0x08008935
 80088a4:	0800891f 	.word	0x0800891f
 80088a8:	08008935 	.word	0x08008935
 80088ac:	08008935 	.word	0x08008935
 80088b0:	08008935 	.word	0x08008935
 80088b4:	08008935 	.word	0x08008935
 80088b8:	08008935 	.word	0x08008935
 80088bc:	08008935 	.word	0x08008935
 80088c0:	08008935 	.word	0x08008935
 80088c4:	0800893d 	.word	0x0800893d
 80088c8:	08008935 	.word	0x08008935
 80088cc:	08008935 	.word	0x08008935
 80088d0:	08008935 	.word	0x08008935
 80088d4:	08008935 	.word	0x08008935
 80088d8:	08008935 	.word	0x08008935
 80088dc:	08008935 	.word	0x08008935
 80088e0:	08008935 	.word	0x08008935
 80088e4:	0800893d 	.word	0x0800893d
 80088e8:	08008935 	.word	0x08008935
 80088ec:	08008935 	.word	0x08008935
 80088f0:	08008935 	.word	0x08008935
 80088f4:	08008935 	.word	0x08008935
 80088f8:	08008935 	.word	0x08008935
 80088fc:	08008935 	.word	0x08008935
 8008900:	08008935 	.word	0x08008935
 8008904:	0800893d 	.word	0x0800893d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008908:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800890c:	3308      	adds	r3, #8
 800890e:	2101      	movs	r1, #1
 8008910:	4618      	mov	r0, r3
 8008912:	f000 fd05 	bl	8009320 <RCCEx_PLL2_Config>
 8008916:	4603      	mov	r3, r0
 8008918:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800891c:	e00f      	b.n	800893e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800891e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008922:	3328      	adds	r3, #40	; 0x28
 8008924:	2101      	movs	r1, #1
 8008926:	4618      	mov	r0, r3
 8008928:	f000 fdac 	bl	8009484 <RCCEx_PLL3_Config>
 800892c:	4603      	mov	r3, r0
 800892e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8008932:	e004      	b.n	800893e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008934:	2301      	movs	r3, #1
 8008936:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800893a:	e000      	b.n	800893e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800893c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800893e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008942:	2b00      	cmp	r3, #0
 8008944:	d10a      	bne.n	800895c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8008946:	4bbf      	ldr	r3, [pc, #764]	; (8008c44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008948:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800894a:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 800894e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008952:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008954:	4abb      	ldr	r2, [pc, #748]	; (8008c44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008956:	430b      	orrs	r3, r1
 8008958:	6553      	str	r3, [r2, #84]	; 0x54
 800895a:	e003      	b.n	8008964 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800895c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008960:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8008964:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800896c:	f002 0302 	and.w	r3, r2, #2
 8008970:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008974:	2300      	movs	r3, #0
 8008976:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800897a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 800897e:	460b      	mov	r3, r1
 8008980:	4313      	orrs	r3, r2
 8008982:	d041      	beq.n	8008a08 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8008984:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008988:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800898a:	2b05      	cmp	r3, #5
 800898c:	d824      	bhi.n	80089d8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800898e:	a201      	add	r2, pc, #4	; (adr r2, 8008994 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8008990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008994:	080089e1 	.word	0x080089e1
 8008998:	080089ad 	.word	0x080089ad
 800899c:	080089c3 	.word	0x080089c3
 80089a0:	080089e1 	.word	0x080089e1
 80089a4:	080089e1 	.word	0x080089e1
 80089a8:	080089e1 	.word	0x080089e1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80089ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80089b0:	3308      	adds	r3, #8
 80089b2:	2101      	movs	r1, #1
 80089b4:	4618      	mov	r0, r3
 80089b6:	f000 fcb3 	bl	8009320 <RCCEx_PLL2_Config>
 80089ba:	4603      	mov	r3, r0
 80089bc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80089c0:	e00f      	b.n	80089e2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80089c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80089c6:	3328      	adds	r3, #40	; 0x28
 80089c8:	2101      	movs	r1, #1
 80089ca:	4618      	mov	r0, r3
 80089cc:	f000 fd5a 	bl	8009484 <RCCEx_PLL3_Config>
 80089d0:	4603      	mov	r3, r0
 80089d2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80089d6:	e004      	b.n	80089e2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80089d8:	2301      	movs	r3, #1
 80089da:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80089de:	e000      	b.n	80089e2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80089e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80089e2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d10a      	bne.n	8008a00 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80089ea:	4b96      	ldr	r3, [pc, #600]	; (8008c44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80089ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089ee:	f023 0107 	bic.w	r1, r3, #7
 80089f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80089f6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80089f8:	4a92      	ldr	r2, [pc, #584]	; (8008c44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80089fa:	430b      	orrs	r3, r1
 80089fc:	6553      	str	r3, [r2, #84]	; 0x54
 80089fe:	e003      	b.n	8008a08 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a00:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008a04:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008a08:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a10:	f002 0304 	and.w	r3, r2, #4
 8008a14:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008a18:	2300      	movs	r3, #0
 8008a1a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008a1e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8008a22:	460b      	mov	r3, r1
 8008a24:	4313      	orrs	r3, r2
 8008a26:	d044      	beq.n	8008ab2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8008a28:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008a2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008a30:	2b05      	cmp	r3, #5
 8008a32:	d825      	bhi.n	8008a80 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8008a34:	a201      	add	r2, pc, #4	; (adr r2, 8008a3c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8008a36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a3a:	bf00      	nop
 8008a3c:	08008a89 	.word	0x08008a89
 8008a40:	08008a55 	.word	0x08008a55
 8008a44:	08008a6b 	.word	0x08008a6b
 8008a48:	08008a89 	.word	0x08008a89
 8008a4c:	08008a89 	.word	0x08008a89
 8008a50:	08008a89 	.word	0x08008a89
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008a54:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008a58:	3308      	adds	r3, #8
 8008a5a:	2101      	movs	r1, #1
 8008a5c:	4618      	mov	r0, r3
 8008a5e:	f000 fc5f 	bl	8009320 <RCCEx_PLL2_Config>
 8008a62:	4603      	mov	r3, r0
 8008a64:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8008a68:	e00f      	b.n	8008a8a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008a6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008a6e:	3328      	adds	r3, #40	; 0x28
 8008a70:	2101      	movs	r1, #1
 8008a72:	4618      	mov	r0, r3
 8008a74:	f000 fd06 	bl	8009484 <RCCEx_PLL3_Config>
 8008a78:	4603      	mov	r3, r0
 8008a7a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8008a7e:	e004      	b.n	8008a8a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008a80:	2301      	movs	r3, #1
 8008a82:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8008a86:	e000      	b.n	8008a8a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8008a88:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008a8a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d10b      	bne.n	8008aaa <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008a92:	4b6c      	ldr	r3, [pc, #432]	; (8008c44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008a94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a96:	f023 0107 	bic.w	r1, r3, #7
 8008a9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008a9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008aa2:	4a68      	ldr	r2, [pc, #416]	; (8008c44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008aa4:	430b      	orrs	r3, r1
 8008aa6:	6593      	str	r3, [r2, #88]	; 0x58
 8008aa8:	e003      	b.n	8008ab2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008aaa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008aae:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008ab2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aba:	f002 0320 	and.w	r3, r2, #32
 8008abe:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008ac8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008acc:	460b      	mov	r3, r1
 8008ace:	4313      	orrs	r3, r2
 8008ad0:	d055      	beq.n	8008b7e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8008ad2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008ad6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ada:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008ade:	d033      	beq.n	8008b48 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8008ae0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008ae4:	d82c      	bhi.n	8008b40 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8008ae6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008aea:	d02f      	beq.n	8008b4c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8008aec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008af0:	d826      	bhi.n	8008b40 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8008af2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008af6:	d02b      	beq.n	8008b50 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8008af8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008afc:	d820      	bhi.n	8008b40 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8008afe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008b02:	d012      	beq.n	8008b2a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8008b04:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008b08:	d81a      	bhi.n	8008b40 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d022      	beq.n	8008b54 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8008b0e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008b12:	d115      	bne.n	8008b40 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008b14:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008b18:	3308      	adds	r3, #8
 8008b1a:	2100      	movs	r1, #0
 8008b1c:	4618      	mov	r0, r3
 8008b1e:	f000 fbff 	bl	8009320 <RCCEx_PLL2_Config>
 8008b22:	4603      	mov	r3, r0
 8008b24:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8008b28:	e015      	b.n	8008b56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008b2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008b2e:	3328      	adds	r3, #40	; 0x28
 8008b30:	2102      	movs	r1, #2
 8008b32:	4618      	mov	r0, r3
 8008b34:	f000 fca6 	bl	8009484 <RCCEx_PLL3_Config>
 8008b38:	4603      	mov	r3, r0
 8008b3a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8008b3e:	e00a      	b.n	8008b56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008b40:	2301      	movs	r3, #1
 8008b42:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8008b46:	e006      	b.n	8008b56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008b48:	bf00      	nop
 8008b4a:	e004      	b.n	8008b56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008b4c:	bf00      	nop
 8008b4e:	e002      	b.n	8008b56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008b50:	bf00      	nop
 8008b52:	e000      	b.n	8008b56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008b54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008b56:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d10b      	bne.n	8008b76 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008b5e:	4b39      	ldr	r3, [pc, #228]	; (8008c44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008b60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b62:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8008b66:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008b6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b6e:	4a35      	ldr	r2, [pc, #212]	; (8008c44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008b70:	430b      	orrs	r3, r1
 8008b72:	6553      	str	r3, [r2, #84]	; 0x54
 8008b74:	e003      	b.n	8008b7e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b76:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008b7a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8008b7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b86:	f002 0340 	and.w	r3, r2, #64	; 0x40
 8008b8a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008b8e:	2300      	movs	r3, #0
 8008b90:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8008b94:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 8008b98:	460b      	mov	r3, r1
 8008b9a:	4313      	orrs	r3, r2
 8008b9c:	d058      	beq.n	8008c50 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8008b9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008ba2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008ba6:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8008baa:	d033      	beq.n	8008c14 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8008bac:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8008bb0:	d82c      	bhi.n	8008c0c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008bb2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008bb6:	d02f      	beq.n	8008c18 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8008bb8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008bbc:	d826      	bhi.n	8008c0c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008bbe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008bc2:	d02b      	beq.n	8008c1c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8008bc4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008bc8:	d820      	bhi.n	8008c0c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008bca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008bce:	d012      	beq.n	8008bf6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8008bd0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008bd4:	d81a      	bhi.n	8008c0c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d022      	beq.n	8008c20 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8008bda:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008bde:	d115      	bne.n	8008c0c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008be0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008be4:	3308      	adds	r3, #8
 8008be6:	2100      	movs	r1, #0
 8008be8:	4618      	mov	r0, r3
 8008bea:	f000 fb99 	bl	8009320 <RCCEx_PLL2_Config>
 8008bee:	4603      	mov	r3, r0
 8008bf0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8008bf4:	e015      	b.n	8008c22 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008bf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008bfa:	3328      	adds	r3, #40	; 0x28
 8008bfc:	2102      	movs	r1, #2
 8008bfe:	4618      	mov	r0, r3
 8008c00:	f000 fc40 	bl	8009484 <RCCEx_PLL3_Config>
 8008c04:	4603      	mov	r3, r0
 8008c06:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8008c0a:	e00a      	b.n	8008c22 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008c0c:	2301      	movs	r3, #1
 8008c0e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8008c12:	e006      	b.n	8008c22 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008c14:	bf00      	nop
 8008c16:	e004      	b.n	8008c22 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008c18:	bf00      	nop
 8008c1a:	e002      	b.n	8008c22 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008c1c:	bf00      	nop
 8008c1e:	e000      	b.n	8008c22 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008c20:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008c22:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d10e      	bne.n	8008c48 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008c2a:	4b06      	ldr	r3, [pc, #24]	; (8008c44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008c2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008c2e:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 8008c32:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008c36:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008c3a:	4a02      	ldr	r2, [pc, #8]	; (8008c44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008c3c:	430b      	orrs	r3, r1
 8008c3e:	6593      	str	r3, [r2, #88]	; 0x58
 8008c40:	e006      	b.n	8008c50 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8008c42:	bf00      	nop
 8008c44:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c48:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008c4c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8008c50:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c58:	f002 0380 	and.w	r3, r2, #128	; 0x80
 8008c5c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008c60:	2300      	movs	r3, #0
 8008c62:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008c66:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 8008c6a:	460b      	mov	r3, r1
 8008c6c:	4313      	orrs	r3, r2
 8008c6e:	d055      	beq.n	8008d1c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8008c70:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008c74:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8008c78:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8008c7c:	d033      	beq.n	8008ce6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8008c7e:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8008c82:	d82c      	bhi.n	8008cde <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008c84:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008c88:	d02f      	beq.n	8008cea <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8008c8a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008c8e:	d826      	bhi.n	8008cde <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008c90:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8008c94:	d02b      	beq.n	8008cee <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8008c96:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8008c9a:	d820      	bhi.n	8008cde <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008c9c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008ca0:	d012      	beq.n	8008cc8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8008ca2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008ca6:	d81a      	bhi.n	8008cde <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d022      	beq.n	8008cf2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8008cac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008cb0:	d115      	bne.n	8008cde <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008cb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008cb6:	3308      	adds	r3, #8
 8008cb8:	2100      	movs	r1, #0
 8008cba:	4618      	mov	r0, r3
 8008cbc:	f000 fb30 	bl	8009320 <RCCEx_PLL2_Config>
 8008cc0:	4603      	mov	r3, r0
 8008cc2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8008cc6:	e015      	b.n	8008cf4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008cc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008ccc:	3328      	adds	r3, #40	; 0x28
 8008cce:	2102      	movs	r1, #2
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	f000 fbd7 	bl	8009484 <RCCEx_PLL3_Config>
 8008cd6:	4603      	mov	r3, r0
 8008cd8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8008cdc:	e00a      	b.n	8008cf4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008cde:	2301      	movs	r3, #1
 8008ce0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8008ce4:	e006      	b.n	8008cf4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008ce6:	bf00      	nop
 8008ce8:	e004      	b.n	8008cf4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008cea:	bf00      	nop
 8008cec:	e002      	b.n	8008cf4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008cee:	bf00      	nop
 8008cf0:	e000      	b.n	8008cf4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008cf2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008cf4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d10b      	bne.n	8008d14 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8008cfc:	4ba1      	ldr	r3, [pc, #644]	; (8008f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008cfe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d00:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 8008d04:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008d08:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8008d0c:	4a9d      	ldr	r2, [pc, #628]	; (8008f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008d0e:	430b      	orrs	r3, r1
 8008d10:	6593      	str	r3, [r2, #88]	; 0x58
 8008d12:	e003      	b.n	8008d1c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d14:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008d18:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8008d1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d24:	f002 0308 	and.w	r3, r2, #8
 8008d28:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8008d32:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 8008d36:	460b      	mov	r3, r1
 8008d38:	4313      	orrs	r3, r2
 8008d3a:	d01e      	beq.n	8008d7a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8008d3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008d40:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008d44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d48:	d10c      	bne.n	8008d64 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008d4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008d4e:	3328      	adds	r3, #40	; 0x28
 8008d50:	2102      	movs	r1, #2
 8008d52:	4618      	mov	r0, r3
 8008d54:	f000 fb96 	bl	8009484 <RCCEx_PLL3_Config>
 8008d58:	4603      	mov	r3, r0
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d002      	beq.n	8008d64 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8008d5e:	2301      	movs	r3, #1
 8008d60:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8008d64:	4b87      	ldr	r3, [pc, #540]	; (8008f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008d66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d68:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008d6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008d70:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008d74:	4a83      	ldr	r2, [pc, #524]	; (8008f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008d76:	430b      	orrs	r3, r1
 8008d78:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008d7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d82:	f002 0310 	and.w	r3, r2, #16
 8008d86:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008d8a:	2300      	movs	r3, #0
 8008d8c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8008d90:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 8008d94:	460b      	mov	r3, r1
 8008d96:	4313      	orrs	r3, r2
 8008d98:	d01e      	beq.n	8008dd8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8008d9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008d9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008da2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008da6:	d10c      	bne.n	8008dc2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008da8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008dac:	3328      	adds	r3, #40	; 0x28
 8008dae:	2102      	movs	r1, #2
 8008db0:	4618      	mov	r0, r3
 8008db2:	f000 fb67 	bl	8009484 <RCCEx_PLL3_Config>
 8008db6:	4603      	mov	r3, r0
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d002      	beq.n	8008dc2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8008dbc:	2301      	movs	r3, #1
 8008dbe:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008dc2:	4b70      	ldr	r3, [pc, #448]	; (8008f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008dc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008dc6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008dca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008dce:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008dd2:	4a6c      	ldr	r2, [pc, #432]	; (8008f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008dd4:	430b      	orrs	r3, r1
 8008dd6:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008dd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008de0:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 8008de4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008de8:	2300      	movs	r3, #0
 8008dea:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008dee:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 8008df2:	460b      	mov	r3, r1
 8008df4:	4313      	orrs	r3, r2
 8008df6:	d03e      	beq.n	8008e76 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8008df8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008dfc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8008e00:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008e04:	d022      	beq.n	8008e4c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8008e06:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008e0a:	d81b      	bhi.n	8008e44 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d003      	beq.n	8008e18 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8008e10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008e14:	d00b      	beq.n	8008e2e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8008e16:	e015      	b.n	8008e44 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008e18:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008e1c:	3308      	adds	r3, #8
 8008e1e:	2100      	movs	r1, #0
 8008e20:	4618      	mov	r0, r3
 8008e22:	f000 fa7d 	bl	8009320 <RCCEx_PLL2_Config>
 8008e26:	4603      	mov	r3, r0
 8008e28:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008e2c:	e00f      	b.n	8008e4e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008e2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008e32:	3328      	adds	r3, #40	; 0x28
 8008e34:	2102      	movs	r1, #2
 8008e36:	4618      	mov	r0, r3
 8008e38:	f000 fb24 	bl	8009484 <RCCEx_PLL3_Config>
 8008e3c:	4603      	mov	r3, r0
 8008e3e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008e42:	e004      	b.n	8008e4e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008e44:	2301      	movs	r3, #1
 8008e46:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8008e4a:	e000      	b.n	8008e4e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8008e4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008e4e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d10b      	bne.n	8008e6e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008e56:	4b4b      	ldr	r3, [pc, #300]	; (8008f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008e58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e5a:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8008e5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008e62:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8008e66:	4a47      	ldr	r2, [pc, #284]	; (8008f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008e68:	430b      	orrs	r3, r1
 8008e6a:	6593      	str	r3, [r2, #88]	; 0x58
 8008e6c:	e003      	b.n	8008e76 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e6e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008e72:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008e76:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e7e:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 8008e82:	67bb      	str	r3, [r7, #120]	; 0x78
 8008e84:	2300      	movs	r3, #0
 8008e86:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008e88:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 8008e8c:	460b      	mov	r3, r1
 8008e8e:	4313      	orrs	r3, r2
 8008e90:	d03b      	beq.n	8008f0a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8008e92:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008e9a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008e9e:	d01f      	beq.n	8008ee0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8008ea0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008ea4:	d818      	bhi.n	8008ed8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8008ea6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008eaa:	d003      	beq.n	8008eb4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8008eac:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008eb0:	d007      	beq.n	8008ec2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8008eb2:	e011      	b.n	8008ed8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008eb4:	4b33      	ldr	r3, [pc, #204]	; (8008f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008eb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008eb8:	4a32      	ldr	r2, [pc, #200]	; (8008f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008eba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008ebe:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8008ec0:	e00f      	b.n	8008ee2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008ec2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008ec6:	3328      	adds	r3, #40	; 0x28
 8008ec8:	2101      	movs	r1, #1
 8008eca:	4618      	mov	r0, r3
 8008ecc:	f000 fada 	bl	8009484 <RCCEx_PLL3_Config>
 8008ed0:	4603      	mov	r3, r0
 8008ed2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8008ed6:	e004      	b.n	8008ee2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008ed8:	2301      	movs	r3, #1
 8008eda:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8008ede:	e000      	b.n	8008ee2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8008ee0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008ee2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d10b      	bne.n	8008f02 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008eea:	4b26      	ldr	r3, [pc, #152]	; (8008f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008eec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008eee:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8008ef2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008ef6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008efa:	4a22      	ldr	r2, [pc, #136]	; (8008f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008efc:	430b      	orrs	r3, r1
 8008efe:	6553      	str	r3, [r2, #84]	; 0x54
 8008f00:	e003      	b.n	8008f0a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f02:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008f06:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8008f0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f12:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 8008f16:	673b      	str	r3, [r7, #112]	; 0x70
 8008f18:	2300      	movs	r3, #0
 8008f1a:	677b      	str	r3, [r7, #116]	; 0x74
 8008f1c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8008f20:	460b      	mov	r3, r1
 8008f22:	4313      	orrs	r3, r2
 8008f24:	d034      	beq.n	8008f90 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8008f26:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008f2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d003      	beq.n	8008f38 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8008f30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008f34:	d007      	beq.n	8008f46 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8008f36:	e011      	b.n	8008f5c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008f38:	4b12      	ldr	r3, [pc, #72]	; (8008f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008f3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f3c:	4a11      	ldr	r2, [pc, #68]	; (8008f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008f3e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008f42:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008f44:	e00e      	b.n	8008f64 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008f46:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008f4a:	3308      	adds	r3, #8
 8008f4c:	2102      	movs	r1, #2
 8008f4e:	4618      	mov	r0, r3
 8008f50:	f000 f9e6 	bl	8009320 <RCCEx_PLL2_Config>
 8008f54:	4603      	mov	r3, r0
 8008f56:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008f5a:	e003      	b.n	8008f64 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8008f5c:	2301      	movs	r3, #1
 8008f5e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8008f62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008f64:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d10d      	bne.n	8008f88 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8008f6c:	4b05      	ldr	r3, [pc, #20]	; (8008f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008f6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008f70:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008f74:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008f78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008f7a:	4a02      	ldr	r2, [pc, #8]	; (8008f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008f7c:	430b      	orrs	r3, r1
 8008f7e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008f80:	e006      	b.n	8008f90 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8008f82:	bf00      	nop
 8008f84:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f88:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008f8c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008f90:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f98:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 8008f9c:	66bb      	str	r3, [r7, #104]	; 0x68
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008fa2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 8008fa6:	460b      	mov	r3, r1
 8008fa8:	4313      	orrs	r3, r2
 8008faa:	d00c      	beq.n	8008fc6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008fac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008fb0:	3328      	adds	r3, #40	; 0x28
 8008fb2:	2102      	movs	r1, #2
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	f000 fa65 	bl	8009484 <RCCEx_PLL3_Config>
 8008fba:	4603      	mov	r3, r0
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d002      	beq.n	8008fc6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8008fc0:	2301      	movs	r3, #1
 8008fc2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008fc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fce:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 8008fd2:	663b      	str	r3, [r7, #96]	; 0x60
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	667b      	str	r3, [r7, #100]	; 0x64
 8008fd8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 8008fdc:	460b      	mov	r3, r1
 8008fde:	4313      	orrs	r3, r2
 8008fe0:	d038      	beq.n	8009054 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8008fe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008fe6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008fea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008fee:	d018      	beq.n	8009022 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8008ff0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008ff4:	d811      	bhi.n	800901a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8008ff6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008ffa:	d014      	beq.n	8009026 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8008ffc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009000:	d80b      	bhi.n	800901a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8009002:	2b00      	cmp	r3, #0
 8009004:	d011      	beq.n	800902a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8009006:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800900a:	d106      	bne.n	800901a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800900c:	4bc3      	ldr	r3, [pc, #780]	; (800931c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800900e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009010:	4ac2      	ldr	r2, [pc, #776]	; (800931c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009012:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009016:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8009018:	e008      	b.n	800902c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800901a:	2301      	movs	r3, #1
 800901c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009020:	e004      	b.n	800902c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8009022:	bf00      	nop
 8009024:	e002      	b.n	800902c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8009026:	bf00      	nop
 8009028:	e000      	b.n	800902c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800902a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800902c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009030:	2b00      	cmp	r3, #0
 8009032:	d10b      	bne.n	800904c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009034:	4bb9      	ldr	r3, [pc, #740]	; (800931c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009036:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009038:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800903c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009040:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009044:	4ab5      	ldr	r2, [pc, #724]	; (800931c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009046:	430b      	orrs	r3, r1
 8009048:	6553      	str	r3, [r2, #84]	; 0x54
 800904a:	e003      	b.n	8009054 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800904c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009050:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8009054:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800905c:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 8009060:	65bb      	str	r3, [r7, #88]	; 0x58
 8009062:	2300      	movs	r3, #0
 8009064:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009066:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800906a:	460b      	mov	r3, r1
 800906c:	4313      	orrs	r3, r2
 800906e:	d009      	beq.n	8009084 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8009070:	4baa      	ldr	r3, [pc, #680]	; (800931c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009072:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009074:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8009078:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800907c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800907e:	4aa7      	ldr	r2, [pc, #668]	; (800931c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009080:	430b      	orrs	r3, r1
 8009082:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8009084:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800908c:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 8009090:	653b      	str	r3, [r7, #80]	; 0x50
 8009092:	2300      	movs	r3, #0
 8009094:	657b      	str	r3, [r7, #84]	; 0x54
 8009096:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800909a:	460b      	mov	r3, r1
 800909c:	4313      	orrs	r3, r2
 800909e:	d00a      	beq.n	80090b6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80090a0:	4b9e      	ldr	r3, [pc, #632]	; (800931c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80090a2:	691b      	ldr	r3, [r3, #16]
 80090a4:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 80090a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80090ac:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80090b0:	4a9a      	ldr	r2, [pc, #616]	; (800931c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80090b2:	430b      	orrs	r3, r1
 80090b4:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80090b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80090ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090be:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 80090c2:	64bb      	str	r3, [r7, #72]	; 0x48
 80090c4:	2300      	movs	r3, #0
 80090c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80090c8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 80090cc:	460b      	mov	r3, r1
 80090ce:	4313      	orrs	r3, r2
 80090d0:	d009      	beq.n	80090e6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80090d2:	4b92      	ldr	r3, [pc, #584]	; (800931c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80090d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80090d6:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 80090da:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80090de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80090e0:	4a8e      	ldr	r2, [pc, #568]	; (800931c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80090e2:	430b      	orrs	r3, r1
 80090e4:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80090e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80090ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090ee:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 80090f2:	643b      	str	r3, [r7, #64]	; 0x40
 80090f4:	2300      	movs	r3, #0
 80090f6:	647b      	str	r3, [r7, #68]	; 0x44
 80090f8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 80090fc:	460b      	mov	r3, r1
 80090fe:	4313      	orrs	r3, r2
 8009100:	d00e      	beq.n	8009120 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8009102:	4b86      	ldr	r3, [pc, #536]	; (800931c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009104:	691b      	ldr	r3, [r3, #16]
 8009106:	4a85      	ldr	r2, [pc, #532]	; (800931c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009108:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800910c:	6113      	str	r3, [r2, #16]
 800910e:	4b83      	ldr	r3, [pc, #524]	; (800931c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009110:	6919      	ldr	r1, [r3, #16]
 8009112:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009116:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800911a:	4a80      	ldr	r2, [pc, #512]	; (800931c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800911c:	430b      	orrs	r3, r1
 800911e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8009120:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009128:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 800912c:	63bb      	str	r3, [r7, #56]	; 0x38
 800912e:	2300      	movs	r3, #0
 8009130:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009132:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8009136:	460b      	mov	r3, r1
 8009138:	4313      	orrs	r3, r2
 800913a:	d009      	beq.n	8009150 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800913c:	4b77      	ldr	r3, [pc, #476]	; (800931c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800913e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009140:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8009144:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009148:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800914a:	4a74      	ldr	r2, [pc, #464]	; (800931c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800914c:	430b      	orrs	r3, r1
 800914e:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009150:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009154:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009158:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 800915c:	633b      	str	r3, [r7, #48]	; 0x30
 800915e:	2300      	movs	r3, #0
 8009160:	637b      	str	r3, [r7, #52]	; 0x34
 8009162:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 8009166:	460b      	mov	r3, r1
 8009168:	4313      	orrs	r3, r2
 800916a:	d00a      	beq.n	8009182 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800916c:	4b6b      	ldr	r3, [pc, #428]	; (800931c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800916e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009170:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 8009174:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009178:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800917c:	4a67      	ldr	r2, [pc, #412]	; (800931c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800917e:	430b      	orrs	r3, r1
 8009180:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8009182:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800918a:	2100      	movs	r1, #0
 800918c:	62b9      	str	r1, [r7, #40]	; 0x28
 800918e:	f003 0301 	and.w	r3, r3, #1
 8009192:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009194:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 8009198:	460b      	mov	r3, r1
 800919a:	4313      	orrs	r3, r2
 800919c:	d011      	beq.n	80091c2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800919e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80091a2:	3308      	adds	r3, #8
 80091a4:	2100      	movs	r1, #0
 80091a6:	4618      	mov	r0, r3
 80091a8:	f000 f8ba 	bl	8009320 <RCCEx_PLL2_Config>
 80091ac:	4603      	mov	r3, r0
 80091ae:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 80091b2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d003      	beq.n	80091c2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80091ba:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80091be:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80091c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80091c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091ca:	2100      	movs	r1, #0
 80091cc:	6239      	str	r1, [r7, #32]
 80091ce:	f003 0302 	and.w	r3, r3, #2
 80091d2:	627b      	str	r3, [r7, #36]	; 0x24
 80091d4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80091d8:	460b      	mov	r3, r1
 80091da:	4313      	orrs	r3, r2
 80091dc:	d011      	beq.n	8009202 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80091de:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80091e2:	3308      	adds	r3, #8
 80091e4:	2101      	movs	r1, #1
 80091e6:	4618      	mov	r0, r3
 80091e8:	f000 f89a 	bl	8009320 <RCCEx_PLL2_Config>
 80091ec:	4603      	mov	r3, r0
 80091ee:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 80091f2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d003      	beq.n	8009202 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80091fa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80091fe:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8009202:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800920a:	2100      	movs	r1, #0
 800920c:	61b9      	str	r1, [r7, #24]
 800920e:	f003 0304 	and.w	r3, r3, #4
 8009212:	61fb      	str	r3, [r7, #28]
 8009214:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8009218:	460b      	mov	r3, r1
 800921a:	4313      	orrs	r3, r2
 800921c:	d011      	beq.n	8009242 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800921e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009222:	3308      	adds	r3, #8
 8009224:	2102      	movs	r1, #2
 8009226:	4618      	mov	r0, r3
 8009228:	f000 f87a 	bl	8009320 <RCCEx_PLL2_Config>
 800922c:	4603      	mov	r3, r0
 800922e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8009232:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009236:	2b00      	cmp	r3, #0
 8009238:	d003      	beq.n	8009242 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800923a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800923e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8009242:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800924a:	2100      	movs	r1, #0
 800924c:	6139      	str	r1, [r7, #16]
 800924e:	f003 0308 	and.w	r3, r3, #8
 8009252:	617b      	str	r3, [r7, #20]
 8009254:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8009258:	460b      	mov	r3, r1
 800925a:	4313      	orrs	r3, r2
 800925c:	d011      	beq.n	8009282 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800925e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009262:	3328      	adds	r3, #40	; 0x28
 8009264:	2100      	movs	r1, #0
 8009266:	4618      	mov	r0, r3
 8009268:	f000 f90c 	bl	8009484 <RCCEx_PLL3_Config>
 800926c:	4603      	mov	r3, r0
 800926e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 8009272:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009276:	2b00      	cmp	r3, #0
 8009278:	d003      	beq.n	8009282 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800927a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800927e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8009282:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800928a:	2100      	movs	r1, #0
 800928c:	60b9      	str	r1, [r7, #8]
 800928e:	f003 0310 	and.w	r3, r3, #16
 8009292:	60fb      	str	r3, [r7, #12]
 8009294:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8009298:	460b      	mov	r3, r1
 800929a:	4313      	orrs	r3, r2
 800929c:	d011      	beq.n	80092c2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800929e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80092a2:	3328      	adds	r3, #40	; 0x28
 80092a4:	2101      	movs	r1, #1
 80092a6:	4618      	mov	r0, r3
 80092a8:	f000 f8ec 	bl	8009484 <RCCEx_PLL3_Config>
 80092ac:	4603      	mov	r3, r0
 80092ae:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 80092b2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d003      	beq.n	80092c2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80092ba:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80092be:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80092c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80092c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092ca:	2100      	movs	r1, #0
 80092cc:	6039      	str	r1, [r7, #0]
 80092ce:	f003 0320 	and.w	r3, r3, #32
 80092d2:	607b      	str	r3, [r7, #4]
 80092d4:	e9d7 1200 	ldrd	r1, r2, [r7]
 80092d8:	460b      	mov	r3, r1
 80092da:	4313      	orrs	r3, r2
 80092dc:	d011      	beq.n	8009302 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80092de:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80092e2:	3328      	adds	r3, #40	; 0x28
 80092e4:	2102      	movs	r1, #2
 80092e6:	4618      	mov	r0, r3
 80092e8:	f000 f8cc 	bl	8009484 <RCCEx_PLL3_Config>
 80092ec:	4603      	mov	r3, r0
 80092ee:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 80092f2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d003      	beq.n	8009302 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80092fa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80092fe:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 8009302:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 8009306:	2b00      	cmp	r3, #0
 8009308:	d101      	bne.n	800930e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800930a:	2300      	movs	r3, #0
 800930c:	e000      	b.n	8009310 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800930e:	2301      	movs	r3, #1
}
 8009310:	4618      	mov	r0, r3
 8009312:	f507 7794 	add.w	r7, r7, #296	; 0x128
 8009316:	46bd      	mov	sp, r7
 8009318:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800931c:	58024400 	.word	0x58024400

08009320 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8009320:	b580      	push	{r7, lr}
 8009322:	b084      	sub	sp, #16
 8009324:	af00      	add	r7, sp, #0
 8009326:	6078      	str	r0, [r7, #4]
 8009328:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800932a:	2300      	movs	r3, #0
 800932c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800932e:	4b53      	ldr	r3, [pc, #332]	; (800947c <RCCEx_PLL2_Config+0x15c>)
 8009330:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009332:	f003 0303 	and.w	r3, r3, #3
 8009336:	2b03      	cmp	r3, #3
 8009338:	d101      	bne.n	800933e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800933a:	2301      	movs	r3, #1
 800933c:	e099      	b.n	8009472 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800933e:	4b4f      	ldr	r3, [pc, #316]	; (800947c <RCCEx_PLL2_Config+0x15c>)
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	4a4e      	ldr	r2, [pc, #312]	; (800947c <RCCEx_PLL2_Config+0x15c>)
 8009344:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009348:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800934a:	f7fa f8c3 	bl	80034d4 <HAL_GetTick>
 800934e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009350:	e008      	b.n	8009364 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009352:	f7fa f8bf 	bl	80034d4 <HAL_GetTick>
 8009356:	4602      	mov	r2, r0
 8009358:	68bb      	ldr	r3, [r7, #8]
 800935a:	1ad3      	subs	r3, r2, r3
 800935c:	2b02      	cmp	r3, #2
 800935e:	d901      	bls.n	8009364 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009360:	2303      	movs	r3, #3
 8009362:	e086      	b.n	8009472 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009364:	4b45      	ldr	r3, [pc, #276]	; (800947c <RCCEx_PLL2_Config+0x15c>)
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800936c:	2b00      	cmp	r3, #0
 800936e:	d1f0      	bne.n	8009352 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8009370:	4b42      	ldr	r3, [pc, #264]	; (800947c <RCCEx_PLL2_Config+0x15c>)
 8009372:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009374:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	031b      	lsls	r3, r3, #12
 800937e:	493f      	ldr	r1, [pc, #252]	; (800947c <RCCEx_PLL2_Config+0x15c>)
 8009380:	4313      	orrs	r3, r2
 8009382:	628b      	str	r3, [r1, #40]	; 0x28
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	685b      	ldr	r3, [r3, #4]
 8009388:	3b01      	subs	r3, #1
 800938a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	689b      	ldr	r3, [r3, #8]
 8009392:	3b01      	subs	r3, #1
 8009394:	025b      	lsls	r3, r3, #9
 8009396:	b29b      	uxth	r3, r3
 8009398:	431a      	orrs	r2, r3
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	68db      	ldr	r3, [r3, #12]
 800939e:	3b01      	subs	r3, #1
 80093a0:	041b      	lsls	r3, r3, #16
 80093a2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80093a6:	431a      	orrs	r2, r3
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	691b      	ldr	r3, [r3, #16]
 80093ac:	3b01      	subs	r3, #1
 80093ae:	061b      	lsls	r3, r3, #24
 80093b0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80093b4:	4931      	ldr	r1, [pc, #196]	; (800947c <RCCEx_PLL2_Config+0x15c>)
 80093b6:	4313      	orrs	r3, r2
 80093b8:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80093ba:	4b30      	ldr	r3, [pc, #192]	; (800947c <RCCEx_PLL2_Config+0x15c>)
 80093bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093be:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	695b      	ldr	r3, [r3, #20]
 80093c6:	492d      	ldr	r1, [pc, #180]	; (800947c <RCCEx_PLL2_Config+0x15c>)
 80093c8:	4313      	orrs	r3, r2
 80093ca:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80093cc:	4b2b      	ldr	r3, [pc, #172]	; (800947c <RCCEx_PLL2_Config+0x15c>)
 80093ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093d0:	f023 0220 	bic.w	r2, r3, #32
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	699b      	ldr	r3, [r3, #24]
 80093d8:	4928      	ldr	r1, [pc, #160]	; (800947c <RCCEx_PLL2_Config+0x15c>)
 80093da:	4313      	orrs	r3, r2
 80093dc:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80093de:	4b27      	ldr	r3, [pc, #156]	; (800947c <RCCEx_PLL2_Config+0x15c>)
 80093e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093e2:	4a26      	ldr	r2, [pc, #152]	; (800947c <RCCEx_PLL2_Config+0x15c>)
 80093e4:	f023 0310 	bic.w	r3, r3, #16
 80093e8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80093ea:	4b24      	ldr	r3, [pc, #144]	; (800947c <RCCEx_PLL2_Config+0x15c>)
 80093ec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80093ee:	4b24      	ldr	r3, [pc, #144]	; (8009480 <RCCEx_PLL2_Config+0x160>)
 80093f0:	4013      	ands	r3, r2
 80093f2:	687a      	ldr	r2, [r7, #4]
 80093f4:	69d2      	ldr	r2, [r2, #28]
 80093f6:	00d2      	lsls	r2, r2, #3
 80093f8:	4920      	ldr	r1, [pc, #128]	; (800947c <RCCEx_PLL2_Config+0x15c>)
 80093fa:	4313      	orrs	r3, r2
 80093fc:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80093fe:	4b1f      	ldr	r3, [pc, #124]	; (800947c <RCCEx_PLL2_Config+0x15c>)
 8009400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009402:	4a1e      	ldr	r2, [pc, #120]	; (800947c <RCCEx_PLL2_Config+0x15c>)
 8009404:	f043 0310 	orr.w	r3, r3, #16
 8009408:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800940a:	683b      	ldr	r3, [r7, #0]
 800940c:	2b00      	cmp	r3, #0
 800940e:	d106      	bne.n	800941e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8009410:	4b1a      	ldr	r3, [pc, #104]	; (800947c <RCCEx_PLL2_Config+0x15c>)
 8009412:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009414:	4a19      	ldr	r2, [pc, #100]	; (800947c <RCCEx_PLL2_Config+0x15c>)
 8009416:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800941a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800941c:	e00f      	b.n	800943e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800941e:	683b      	ldr	r3, [r7, #0]
 8009420:	2b01      	cmp	r3, #1
 8009422:	d106      	bne.n	8009432 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8009424:	4b15      	ldr	r3, [pc, #84]	; (800947c <RCCEx_PLL2_Config+0x15c>)
 8009426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009428:	4a14      	ldr	r2, [pc, #80]	; (800947c <RCCEx_PLL2_Config+0x15c>)
 800942a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800942e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009430:	e005      	b.n	800943e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8009432:	4b12      	ldr	r3, [pc, #72]	; (800947c <RCCEx_PLL2_Config+0x15c>)
 8009434:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009436:	4a11      	ldr	r2, [pc, #68]	; (800947c <RCCEx_PLL2_Config+0x15c>)
 8009438:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800943c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800943e:	4b0f      	ldr	r3, [pc, #60]	; (800947c <RCCEx_PLL2_Config+0x15c>)
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	4a0e      	ldr	r2, [pc, #56]	; (800947c <RCCEx_PLL2_Config+0x15c>)
 8009444:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8009448:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800944a:	f7fa f843 	bl	80034d4 <HAL_GetTick>
 800944e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009450:	e008      	b.n	8009464 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009452:	f7fa f83f 	bl	80034d4 <HAL_GetTick>
 8009456:	4602      	mov	r2, r0
 8009458:	68bb      	ldr	r3, [r7, #8]
 800945a:	1ad3      	subs	r3, r2, r3
 800945c:	2b02      	cmp	r3, #2
 800945e:	d901      	bls.n	8009464 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009460:	2303      	movs	r3, #3
 8009462:	e006      	b.n	8009472 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009464:	4b05      	ldr	r3, [pc, #20]	; (800947c <RCCEx_PLL2_Config+0x15c>)
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800946c:	2b00      	cmp	r3, #0
 800946e:	d0f0      	beq.n	8009452 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8009470:	7bfb      	ldrb	r3, [r7, #15]
}
 8009472:	4618      	mov	r0, r3
 8009474:	3710      	adds	r7, #16
 8009476:	46bd      	mov	sp, r7
 8009478:	bd80      	pop	{r7, pc}
 800947a:	bf00      	nop
 800947c:	58024400 	.word	0x58024400
 8009480:	ffff0007 	.word	0xffff0007

08009484 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8009484:	b580      	push	{r7, lr}
 8009486:	b084      	sub	sp, #16
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]
 800948c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800948e:	2300      	movs	r3, #0
 8009490:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009492:	4b53      	ldr	r3, [pc, #332]	; (80095e0 <RCCEx_PLL3_Config+0x15c>)
 8009494:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009496:	f003 0303 	and.w	r3, r3, #3
 800949a:	2b03      	cmp	r3, #3
 800949c:	d101      	bne.n	80094a2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800949e:	2301      	movs	r3, #1
 80094a0:	e099      	b.n	80095d6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80094a2:	4b4f      	ldr	r3, [pc, #316]	; (80095e0 <RCCEx_PLL3_Config+0x15c>)
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	4a4e      	ldr	r2, [pc, #312]	; (80095e0 <RCCEx_PLL3_Config+0x15c>)
 80094a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80094ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80094ae:	f7fa f811 	bl	80034d4 <HAL_GetTick>
 80094b2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80094b4:	e008      	b.n	80094c8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80094b6:	f7fa f80d 	bl	80034d4 <HAL_GetTick>
 80094ba:	4602      	mov	r2, r0
 80094bc:	68bb      	ldr	r3, [r7, #8]
 80094be:	1ad3      	subs	r3, r2, r3
 80094c0:	2b02      	cmp	r3, #2
 80094c2:	d901      	bls.n	80094c8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80094c4:	2303      	movs	r3, #3
 80094c6:	e086      	b.n	80095d6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80094c8:	4b45      	ldr	r3, [pc, #276]	; (80095e0 <RCCEx_PLL3_Config+0x15c>)
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d1f0      	bne.n	80094b6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80094d4:	4b42      	ldr	r3, [pc, #264]	; (80095e0 <RCCEx_PLL3_Config+0x15c>)
 80094d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094d8:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	051b      	lsls	r3, r3, #20
 80094e2:	493f      	ldr	r1, [pc, #252]	; (80095e0 <RCCEx_PLL3_Config+0x15c>)
 80094e4:	4313      	orrs	r3, r2
 80094e6:	628b      	str	r3, [r1, #40]	; 0x28
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	685b      	ldr	r3, [r3, #4]
 80094ec:	3b01      	subs	r3, #1
 80094ee:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	689b      	ldr	r3, [r3, #8]
 80094f6:	3b01      	subs	r3, #1
 80094f8:	025b      	lsls	r3, r3, #9
 80094fa:	b29b      	uxth	r3, r3
 80094fc:	431a      	orrs	r2, r3
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	68db      	ldr	r3, [r3, #12]
 8009502:	3b01      	subs	r3, #1
 8009504:	041b      	lsls	r3, r3, #16
 8009506:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800950a:	431a      	orrs	r2, r3
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	691b      	ldr	r3, [r3, #16]
 8009510:	3b01      	subs	r3, #1
 8009512:	061b      	lsls	r3, r3, #24
 8009514:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8009518:	4931      	ldr	r1, [pc, #196]	; (80095e0 <RCCEx_PLL3_Config+0x15c>)
 800951a:	4313      	orrs	r3, r2
 800951c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800951e:	4b30      	ldr	r3, [pc, #192]	; (80095e0 <RCCEx_PLL3_Config+0x15c>)
 8009520:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009522:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	695b      	ldr	r3, [r3, #20]
 800952a:	492d      	ldr	r1, [pc, #180]	; (80095e0 <RCCEx_PLL3_Config+0x15c>)
 800952c:	4313      	orrs	r3, r2
 800952e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8009530:	4b2b      	ldr	r3, [pc, #172]	; (80095e0 <RCCEx_PLL3_Config+0x15c>)
 8009532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009534:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	699b      	ldr	r3, [r3, #24]
 800953c:	4928      	ldr	r1, [pc, #160]	; (80095e0 <RCCEx_PLL3_Config+0x15c>)
 800953e:	4313      	orrs	r3, r2
 8009540:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8009542:	4b27      	ldr	r3, [pc, #156]	; (80095e0 <RCCEx_PLL3_Config+0x15c>)
 8009544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009546:	4a26      	ldr	r2, [pc, #152]	; (80095e0 <RCCEx_PLL3_Config+0x15c>)
 8009548:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800954c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800954e:	4b24      	ldr	r3, [pc, #144]	; (80095e0 <RCCEx_PLL3_Config+0x15c>)
 8009550:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009552:	4b24      	ldr	r3, [pc, #144]	; (80095e4 <RCCEx_PLL3_Config+0x160>)
 8009554:	4013      	ands	r3, r2
 8009556:	687a      	ldr	r2, [r7, #4]
 8009558:	69d2      	ldr	r2, [r2, #28]
 800955a:	00d2      	lsls	r2, r2, #3
 800955c:	4920      	ldr	r1, [pc, #128]	; (80095e0 <RCCEx_PLL3_Config+0x15c>)
 800955e:	4313      	orrs	r3, r2
 8009560:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8009562:	4b1f      	ldr	r3, [pc, #124]	; (80095e0 <RCCEx_PLL3_Config+0x15c>)
 8009564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009566:	4a1e      	ldr	r2, [pc, #120]	; (80095e0 <RCCEx_PLL3_Config+0x15c>)
 8009568:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800956c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800956e:	683b      	ldr	r3, [r7, #0]
 8009570:	2b00      	cmp	r3, #0
 8009572:	d106      	bne.n	8009582 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8009574:	4b1a      	ldr	r3, [pc, #104]	; (80095e0 <RCCEx_PLL3_Config+0x15c>)
 8009576:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009578:	4a19      	ldr	r2, [pc, #100]	; (80095e0 <RCCEx_PLL3_Config+0x15c>)
 800957a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800957e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009580:	e00f      	b.n	80095a2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8009582:	683b      	ldr	r3, [r7, #0]
 8009584:	2b01      	cmp	r3, #1
 8009586:	d106      	bne.n	8009596 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8009588:	4b15      	ldr	r3, [pc, #84]	; (80095e0 <RCCEx_PLL3_Config+0x15c>)
 800958a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800958c:	4a14      	ldr	r2, [pc, #80]	; (80095e0 <RCCEx_PLL3_Config+0x15c>)
 800958e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8009592:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009594:	e005      	b.n	80095a2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8009596:	4b12      	ldr	r3, [pc, #72]	; (80095e0 <RCCEx_PLL3_Config+0x15c>)
 8009598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800959a:	4a11      	ldr	r2, [pc, #68]	; (80095e0 <RCCEx_PLL3_Config+0x15c>)
 800959c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80095a0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80095a2:	4b0f      	ldr	r3, [pc, #60]	; (80095e0 <RCCEx_PLL3_Config+0x15c>)
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	4a0e      	ldr	r2, [pc, #56]	; (80095e0 <RCCEx_PLL3_Config+0x15c>)
 80095a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80095ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80095ae:	f7f9 ff91 	bl	80034d4 <HAL_GetTick>
 80095b2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80095b4:	e008      	b.n	80095c8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80095b6:	f7f9 ff8d 	bl	80034d4 <HAL_GetTick>
 80095ba:	4602      	mov	r2, r0
 80095bc:	68bb      	ldr	r3, [r7, #8]
 80095be:	1ad3      	subs	r3, r2, r3
 80095c0:	2b02      	cmp	r3, #2
 80095c2:	d901      	bls.n	80095c8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80095c4:	2303      	movs	r3, #3
 80095c6:	e006      	b.n	80095d6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80095c8:	4b05      	ldr	r3, [pc, #20]	; (80095e0 <RCCEx_PLL3_Config+0x15c>)
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d0f0      	beq.n	80095b6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80095d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80095d6:	4618      	mov	r0, r3
 80095d8:	3710      	adds	r7, #16
 80095da:	46bd      	mov	sp, r7
 80095dc:	bd80      	pop	{r7, pc}
 80095de:	bf00      	nop
 80095e0:	58024400 	.word	0x58024400
 80095e4:	ffff0007 	.word	0xffff0007

080095e8 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 80095e8:	b580      	push	{r7, lr}
 80095ea:	b082      	sub	sp, #8
 80095ec:	af00      	add	r7, sp, #0
 80095ee:	6078      	str	r0, [r7, #4]
 80095f0:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d101      	bne.n	80095fc <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 80095f8:	2301      	movs	r3, #1
 80095fa:	e02b      	b.n	8009654 <HAL_SDRAM_Init+0x6c>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8009602:	b2db      	uxtb	r3, r3
 8009604:	2b00      	cmp	r3, #0
 8009606:	d106      	bne.n	8009616 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	2200      	movs	r2, #0
 800960c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8009610:	6878      	ldr	r0, [r7, #4]
 8009612:	f000 f825 	bl	8009660 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	2202      	movs	r2, #2
 800961a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681a      	ldr	r2, [r3, #0]
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	3304      	adds	r3, #4
 8009626:	4619      	mov	r1, r3
 8009628:	4610      	mov	r0, r2
 800962a:	f001 f9af 	bl	800a98c <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	6818      	ldr	r0, [r3, #0]
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	685b      	ldr	r3, [r3, #4]
 8009636:	461a      	mov	r2, r3
 8009638:	6839      	ldr	r1, [r7, #0]
 800963a:	f001 fa03 	bl	800aa44 <FMC_SDRAM_Timing_Init>

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 800963e:	4b07      	ldr	r3, [pc, #28]	; (800965c <HAL_SDRAM_Init+0x74>)
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	4a06      	ldr	r2, [pc, #24]	; (800965c <HAL_SDRAM_Init+0x74>)
 8009644:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009648:	6013      	str	r3, [r2, #0]
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	2201      	movs	r2, #1
 800964e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8009652:	2300      	movs	r3, #0
}
 8009654:	4618      	mov	r0, r3
 8009656:	3708      	adds	r7, #8
 8009658:	46bd      	mov	sp, r7
 800965a:	bd80      	pop	{r7, pc}
 800965c:	52004000 	.word	0x52004000

08009660 <HAL_SDRAM_MspInit>:
  * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval None
  */
__weak void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef *hsdram)
{
 8009660:	b480      	push	{r7}
 8009662:	b083      	sub	sp, #12
 8009664:	af00      	add	r7, sp, #0
 8009666:	6078      	str	r0, [r7, #4]
  UNUSED(hsdram);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */
}
 8009668:	bf00      	nop
 800966a:	370c      	adds	r7, #12
 800966c:	46bd      	mov	sp, r7
 800966e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009672:	4770      	bx	lr

08009674 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b086      	sub	sp, #24
 8009678:	af00      	add	r7, sp, #0
 800967a:	60f8      	str	r0, [r7, #12]
 800967c:	60b9      	str	r1, [r7, #8]
 800967e:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8009686:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8009688:	7dfb      	ldrb	r3, [r7, #23]
 800968a:	2b02      	cmp	r3, #2
 800968c:	d101      	bne.n	8009692 <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 800968e:	2302      	movs	r3, #2
 8009690:	e021      	b.n	80096d6 <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 8009692:	7dfb      	ldrb	r3, [r7, #23]
 8009694:	2b01      	cmp	r3, #1
 8009696:	d002      	beq.n	800969e <HAL_SDRAM_SendCommand+0x2a>
 8009698:	7dfb      	ldrb	r3, [r7, #23]
 800969a:	2b05      	cmp	r3, #5
 800969c:	d118      	bne.n	80096d0 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	2202      	movs	r2, #2
 80096a2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	687a      	ldr	r2, [r7, #4]
 80096ac:	68b9      	ldr	r1, [r7, #8]
 80096ae:	4618      	mov	r0, r3
 80096b0:	f001 fa32 	bl	800ab18 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80096b4:	68bb      	ldr	r3, [r7, #8]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	2b02      	cmp	r3, #2
 80096ba:	d104      	bne.n	80096c6 <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	2205      	movs	r2, #5
 80096c0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80096c4:	e006      	b.n	80096d4 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	2201      	movs	r2, #1
 80096ca:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80096ce:	e001      	b.n	80096d4 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 80096d0:	2301      	movs	r3, #1
 80096d2:	e000      	b.n	80096d6 <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 80096d4:	2300      	movs	r3, #0
}
 80096d6:	4618      	mov	r0, r3
 80096d8:	3718      	adds	r7, #24
 80096da:	46bd      	mov	sp, r7
 80096dc:	bd80      	pop	{r7, pc}

080096de <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 80096de:	b580      	push	{r7, lr}
 80096e0:	b082      	sub	sp, #8
 80096e2:	af00      	add	r7, sp, #0
 80096e4:	6078      	str	r0, [r7, #4]
 80096e6:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80096ee:	b2db      	uxtb	r3, r3
 80096f0:	2b02      	cmp	r3, #2
 80096f2:	d101      	bne.n	80096f8 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 80096f4:	2302      	movs	r3, #2
 80096f6:	e016      	b.n	8009726 <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80096fe:	b2db      	uxtb	r3, r3
 8009700:	2b01      	cmp	r3, #1
 8009702:	d10f      	bne.n	8009724 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	2202      	movs	r2, #2
 8009708:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	6839      	ldr	r1, [r7, #0]
 8009712:	4618      	mov	r0, r3
 8009714:	f001 fa24 	bl	800ab60 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	2201      	movs	r2, #1
 800971c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8009720:	2300      	movs	r3, #0
 8009722:	e000      	b.n	8009726 <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 8009724:	2301      	movs	r3, #1
}
 8009726:	4618      	mov	r0, r3
 8009728:	3708      	adds	r7, #8
 800972a:	46bd      	mov	sp, r7
 800972c:	bd80      	pop	{r7, pc}

0800972e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800972e:	b580      	push	{r7, lr}
 8009730:	b082      	sub	sp, #8
 8009732:	af00      	add	r7, sp, #0
 8009734:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	2b00      	cmp	r3, #0
 800973a:	d101      	bne.n	8009740 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800973c:	2301      	movs	r3, #1
 800973e:	e049      	b.n	80097d4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009746:	b2db      	uxtb	r3, r3
 8009748:	2b00      	cmp	r3, #0
 800974a:	d106      	bne.n	800975a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	2200      	movs	r2, #0
 8009750:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009754:	6878      	ldr	r0, [r7, #4]
 8009756:	f000 f89d 	bl	8009894 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	2202      	movs	r2, #2
 800975e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681a      	ldr	r2, [r3, #0]
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	3304      	adds	r3, #4
 800976a:	4619      	mov	r1, r3
 800976c:	4610      	mov	r0, r2
 800976e:	f000 f9f7 	bl	8009b60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	2201      	movs	r2, #1
 8009776:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	2201      	movs	r2, #1
 800977e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	2201      	movs	r2, #1
 8009786:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	2201      	movs	r2, #1
 800978e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	2201      	movs	r2, #1
 8009796:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	2201      	movs	r2, #1
 800979e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	2201      	movs	r2, #1
 80097a6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	2201      	movs	r2, #1
 80097ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	2201      	movs	r2, #1
 80097b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	2201      	movs	r2, #1
 80097be:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	2201      	movs	r2, #1
 80097c6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	2201      	movs	r2, #1
 80097ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80097d2:	2300      	movs	r3, #0
}
 80097d4:	4618      	mov	r0, r3
 80097d6:	3708      	adds	r7, #8
 80097d8:	46bd      	mov	sp, r7
 80097da:	bd80      	pop	{r7, pc}

080097dc <HAL_TIM_PWM_DeInit>:
  * @brief  DeInitializes the TIM peripheral
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim)
{
 80097dc:	b580      	push	{r7, lr}
 80097de:	b082      	sub	sp, #8
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	2202      	movs	r2, #2
 80097e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	6a1a      	ldr	r2, [r3, #32]
 80097f2:	f241 1311 	movw	r3, #4369	; 0x1111
 80097f6:	4013      	ands	r3, r2
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d10f      	bne.n	800981c <HAL_TIM_PWM_DeInit+0x40>
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	6a1a      	ldr	r2, [r3, #32]
 8009802:	f240 4344 	movw	r3, #1092	; 0x444
 8009806:	4013      	ands	r3, r2
 8009808:	2b00      	cmp	r3, #0
 800980a:	d107      	bne.n	800981c <HAL_TIM_PWM_DeInit+0x40>
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	681a      	ldr	r2, [r3, #0]
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	f022 0201 	bic.w	r2, r2, #1
 800981a:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->PWM_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
  HAL_TIM_PWM_MspDeInit(htim);
 800981c:	6878      	ldr	r0, [r7, #4]
 800981e:	f000 f843 	bl	80098a8 <HAL_TIM_PWM_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	2200      	movs	r2, #0
 8009826:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Change the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	2200      	movs	r2, #0
 800982e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	2200      	movs	r2, #0
 8009836:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	2200      	movs	r2, #0
 800983e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	2200      	movs	r2, #0
 8009846:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	2200      	movs	r2, #0
 800984e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	2200      	movs	r2, #0
 8009856:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	2200      	movs	r2, #0
 800985e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	2200      	movs	r2, #0
 8009866:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	2200      	movs	r2, #0
 800986e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	2200      	movs	r2, #0
 8009876:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	2200      	movs	r2, #0
 800987e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	2200      	movs	r2, #0
 8009886:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800988a:	2300      	movs	r3, #0
}
 800988c:	4618      	mov	r0, r3
 800988e:	3708      	adds	r7, #8
 8009890:	46bd      	mov	sp, r7
 8009892:	bd80      	pop	{r7, pc}

08009894 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009894:	b480      	push	{r7}
 8009896:	b083      	sub	sp, #12
 8009898:	af00      	add	r7, sp, #0
 800989a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800989c:	bf00      	nop
 800989e:	370c      	adds	r7, #12
 80098a0:	46bd      	mov	sp, r7
 80098a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a6:	4770      	bx	lr

080098a8 <HAL_TIM_PWM_MspDeInit>:
  * @brief  DeInitializes TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim)
{
 80098a8:	b480      	push	{r7}
 80098aa:	b083      	sub	sp, #12
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspDeInit could be implemented in the user file
   */
}
 80098b0:	bf00      	nop
 80098b2:	370c      	adds	r7, #12
 80098b4:	46bd      	mov	sp, r7
 80098b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ba:	4770      	bx	lr

080098bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b082      	sub	sp, #8
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	691b      	ldr	r3, [r3, #16]
 80098ca:	f003 0302 	and.w	r3, r3, #2
 80098ce:	2b02      	cmp	r3, #2
 80098d0:	d122      	bne.n	8009918 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	68db      	ldr	r3, [r3, #12]
 80098d8:	f003 0302 	and.w	r3, r3, #2
 80098dc:	2b02      	cmp	r3, #2
 80098de:	d11b      	bne.n	8009918 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	f06f 0202 	mvn.w	r2, #2
 80098e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	2201      	movs	r2, #1
 80098ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	699b      	ldr	r3, [r3, #24]
 80098f6:	f003 0303 	and.w	r3, r3, #3
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d003      	beq.n	8009906 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80098fe:	6878      	ldr	r0, [r7, #4]
 8009900:	f000 f90f 	bl	8009b22 <HAL_TIM_IC_CaptureCallback>
 8009904:	e005      	b.n	8009912 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009906:	6878      	ldr	r0, [r7, #4]
 8009908:	f000 f901 	bl	8009b0e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800990c:	6878      	ldr	r0, [r7, #4]
 800990e:	f000 f912 	bl	8009b36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	2200      	movs	r2, #0
 8009916:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	691b      	ldr	r3, [r3, #16]
 800991e:	f003 0304 	and.w	r3, r3, #4
 8009922:	2b04      	cmp	r3, #4
 8009924:	d122      	bne.n	800996c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	68db      	ldr	r3, [r3, #12]
 800992c:	f003 0304 	and.w	r3, r3, #4
 8009930:	2b04      	cmp	r3, #4
 8009932:	d11b      	bne.n	800996c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	f06f 0204 	mvn.w	r2, #4
 800993c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	2202      	movs	r2, #2
 8009942:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	699b      	ldr	r3, [r3, #24]
 800994a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800994e:	2b00      	cmp	r3, #0
 8009950:	d003      	beq.n	800995a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009952:	6878      	ldr	r0, [r7, #4]
 8009954:	f000 f8e5 	bl	8009b22 <HAL_TIM_IC_CaptureCallback>
 8009958:	e005      	b.n	8009966 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800995a:	6878      	ldr	r0, [r7, #4]
 800995c:	f000 f8d7 	bl	8009b0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009960:	6878      	ldr	r0, [r7, #4]
 8009962:	f000 f8e8 	bl	8009b36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	2200      	movs	r2, #0
 800996a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	691b      	ldr	r3, [r3, #16]
 8009972:	f003 0308 	and.w	r3, r3, #8
 8009976:	2b08      	cmp	r3, #8
 8009978:	d122      	bne.n	80099c0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	68db      	ldr	r3, [r3, #12]
 8009980:	f003 0308 	and.w	r3, r3, #8
 8009984:	2b08      	cmp	r3, #8
 8009986:	d11b      	bne.n	80099c0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	f06f 0208 	mvn.w	r2, #8
 8009990:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	2204      	movs	r2, #4
 8009996:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	69db      	ldr	r3, [r3, #28]
 800999e:	f003 0303 	and.w	r3, r3, #3
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d003      	beq.n	80099ae <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80099a6:	6878      	ldr	r0, [r7, #4]
 80099a8:	f000 f8bb 	bl	8009b22 <HAL_TIM_IC_CaptureCallback>
 80099ac:	e005      	b.n	80099ba <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80099ae:	6878      	ldr	r0, [r7, #4]
 80099b0:	f000 f8ad 	bl	8009b0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80099b4:	6878      	ldr	r0, [r7, #4]
 80099b6:	f000 f8be 	bl	8009b36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	2200      	movs	r2, #0
 80099be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	691b      	ldr	r3, [r3, #16]
 80099c6:	f003 0310 	and.w	r3, r3, #16
 80099ca:	2b10      	cmp	r3, #16
 80099cc:	d122      	bne.n	8009a14 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	68db      	ldr	r3, [r3, #12]
 80099d4:	f003 0310 	and.w	r3, r3, #16
 80099d8:	2b10      	cmp	r3, #16
 80099da:	d11b      	bne.n	8009a14 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	f06f 0210 	mvn.w	r2, #16
 80099e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	2208      	movs	r2, #8
 80099ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	69db      	ldr	r3, [r3, #28]
 80099f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d003      	beq.n	8009a02 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80099fa:	6878      	ldr	r0, [r7, #4]
 80099fc:	f000 f891 	bl	8009b22 <HAL_TIM_IC_CaptureCallback>
 8009a00:	e005      	b.n	8009a0e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009a02:	6878      	ldr	r0, [r7, #4]
 8009a04:	f000 f883 	bl	8009b0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009a08:	6878      	ldr	r0, [r7, #4]
 8009a0a:	f000 f894 	bl	8009b36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	2200      	movs	r2, #0
 8009a12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	691b      	ldr	r3, [r3, #16]
 8009a1a:	f003 0301 	and.w	r3, r3, #1
 8009a1e:	2b01      	cmp	r3, #1
 8009a20:	d10e      	bne.n	8009a40 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	68db      	ldr	r3, [r3, #12]
 8009a28:	f003 0301 	and.w	r3, r3, #1
 8009a2c:	2b01      	cmp	r3, #1
 8009a2e:	d107      	bne.n	8009a40 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	f06f 0201 	mvn.w	r2, #1
 8009a38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009a3a:	6878      	ldr	r0, [r7, #4]
 8009a3c:	f000 f85d 	bl	8009afa <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	691b      	ldr	r3, [r3, #16]
 8009a46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a4a:	2b80      	cmp	r3, #128	; 0x80
 8009a4c:	d10e      	bne.n	8009a6c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	68db      	ldr	r3, [r3, #12]
 8009a54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a58:	2b80      	cmp	r3, #128	; 0x80
 8009a5a:	d107      	bne.n	8009a6c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009a64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009a66:	6878      	ldr	r0, [r7, #4]
 8009a68:	f000 f91e 	bl	8009ca8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	691b      	ldr	r3, [r3, #16]
 8009a72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a76:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009a7a:	d10e      	bne.n	8009a9a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	68db      	ldr	r3, [r3, #12]
 8009a82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a86:	2b80      	cmp	r3, #128	; 0x80
 8009a88:	d107      	bne.n	8009a9a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8009a92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009a94:	6878      	ldr	r0, [r7, #4]
 8009a96:	f000 f911 	bl	8009cbc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	691b      	ldr	r3, [r3, #16]
 8009aa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009aa4:	2b40      	cmp	r3, #64	; 0x40
 8009aa6:	d10e      	bne.n	8009ac6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	68db      	ldr	r3, [r3, #12]
 8009aae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ab2:	2b40      	cmp	r3, #64	; 0x40
 8009ab4:	d107      	bne.n	8009ac6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009abe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009ac0:	6878      	ldr	r0, [r7, #4]
 8009ac2:	f000 f842 	bl	8009b4a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	691b      	ldr	r3, [r3, #16]
 8009acc:	f003 0320 	and.w	r3, r3, #32
 8009ad0:	2b20      	cmp	r3, #32
 8009ad2:	d10e      	bne.n	8009af2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	68db      	ldr	r3, [r3, #12]
 8009ada:	f003 0320 	and.w	r3, r3, #32
 8009ade:	2b20      	cmp	r3, #32
 8009ae0:	d107      	bne.n	8009af2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	f06f 0220 	mvn.w	r2, #32
 8009aea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009aec:	6878      	ldr	r0, [r7, #4]
 8009aee:	f000 f8d1 	bl	8009c94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009af2:	bf00      	nop
 8009af4:	3708      	adds	r7, #8
 8009af6:	46bd      	mov	sp, r7
 8009af8:	bd80      	pop	{r7, pc}

08009afa <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009afa:	b480      	push	{r7}
 8009afc:	b083      	sub	sp, #12
 8009afe:	af00      	add	r7, sp, #0
 8009b00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8009b02:	bf00      	nop
 8009b04:	370c      	adds	r7, #12
 8009b06:	46bd      	mov	sp, r7
 8009b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b0c:	4770      	bx	lr

08009b0e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009b0e:	b480      	push	{r7}
 8009b10:	b083      	sub	sp, #12
 8009b12:	af00      	add	r7, sp, #0
 8009b14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009b16:	bf00      	nop
 8009b18:	370c      	adds	r7, #12
 8009b1a:	46bd      	mov	sp, r7
 8009b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b20:	4770      	bx	lr

08009b22 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009b22:	b480      	push	{r7}
 8009b24:	b083      	sub	sp, #12
 8009b26:	af00      	add	r7, sp, #0
 8009b28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009b2a:	bf00      	nop
 8009b2c:	370c      	adds	r7, #12
 8009b2e:	46bd      	mov	sp, r7
 8009b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b34:	4770      	bx	lr

08009b36 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009b36:	b480      	push	{r7}
 8009b38:	b083      	sub	sp, #12
 8009b3a:	af00      	add	r7, sp, #0
 8009b3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009b3e:	bf00      	nop
 8009b40:	370c      	adds	r7, #12
 8009b42:	46bd      	mov	sp, r7
 8009b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b48:	4770      	bx	lr

08009b4a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009b4a:	b480      	push	{r7}
 8009b4c:	b083      	sub	sp, #12
 8009b4e:	af00      	add	r7, sp, #0
 8009b50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009b52:	bf00      	nop
 8009b54:	370c      	adds	r7, #12
 8009b56:	46bd      	mov	sp, r7
 8009b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b5c:	4770      	bx	lr
	...

08009b60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009b60:	b480      	push	{r7}
 8009b62:	b085      	sub	sp, #20
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	6078      	str	r0, [r7, #4]
 8009b68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	4a40      	ldr	r2, [pc, #256]	; (8009c74 <TIM_Base_SetConfig+0x114>)
 8009b74:	4293      	cmp	r3, r2
 8009b76:	d013      	beq.n	8009ba0 <TIM_Base_SetConfig+0x40>
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009b7e:	d00f      	beq.n	8009ba0 <TIM_Base_SetConfig+0x40>
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	4a3d      	ldr	r2, [pc, #244]	; (8009c78 <TIM_Base_SetConfig+0x118>)
 8009b84:	4293      	cmp	r3, r2
 8009b86:	d00b      	beq.n	8009ba0 <TIM_Base_SetConfig+0x40>
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	4a3c      	ldr	r2, [pc, #240]	; (8009c7c <TIM_Base_SetConfig+0x11c>)
 8009b8c:	4293      	cmp	r3, r2
 8009b8e:	d007      	beq.n	8009ba0 <TIM_Base_SetConfig+0x40>
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	4a3b      	ldr	r2, [pc, #236]	; (8009c80 <TIM_Base_SetConfig+0x120>)
 8009b94:	4293      	cmp	r3, r2
 8009b96:	d003      	beq.n	8009ba0 <TIM_Base_SetConfig+0x40>
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	4a3a      	ldr	r2, [pc, #232]	; (8009c84 <TIM_Base_SetConfig+0x124>)
 8009b9c:	4293      	cmp	r3, r2
 8009b9e:	d108      	bne.n	8009bb2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ba6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009ba8:	683b      	ldr	r3, [r7, #0]
 8009baa:	685b      	ldr	r3, [r3, #4]
 8009bac:	68fa      	ldr	r2, [r7, #12]
 8009bae:	4313      	orrs	r3, r2
 8009bb0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	4a2f      	ldr	r2, [pc, #188]	; (8009c74 <TIM_Base_SetConfig+0x114>)
 8009bb6:	4293      	cmp	r3, r2
 8009bb8:	d01f      	beq.n	8009bfa <TIM_Base_SetConfig+0x9a>
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009bc0:	d01b      	beq.n	8009bfa <TIM_Base_SetConfig+0x9a>
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	4a2c      	ldr	r2, [pc, #176]	; (8009c78 <TIM_Base_SetConfig+0x118>)
 8009bc6:	4293      	cmp	r3, r2
 8009bc8:	d017      	beq.n	8009bfa <TIM_Base_SetConfig+0x9a>
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	4a2b      	ldr	r2, [pc, #172]	; (8009c7c <TIM_Base_SetConfig+0x11c>)
 8009bce:	4293      	cmp	r3, r2
 8009bd0:	d013      	beq.n	8009bfa <TIM_Base_SetConfig+0x9a>
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	4a2a      	ldr	r2, [pc, #168]	; (8009c80 <TIM_Base_SetConfig+0x120>)
 8009bd6:	4293      	cmp	r3, r2
 8009bd8:	d00f      	beq.n	8009bfa <TIM_Base_SetConfig+0x9a>
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	4a29      	ldr	r2, [pc, #164]	; (8009c84 <TIM_Base_SetConfig+0x124>)
 8009bde:	4293      	cmp	r3, r2
 8009be0:	d00b      	beq.n	8009bfa <TIM_Base_SetConfig+0x9a>
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	4a28      	ldr	r2, [pc, #160]	; (8009c88 <TIM_Base_SetConfig+0x128>)
 8009be6:	4293      	cmp	r3, r2
 8009be8:	d007      	beq.n	8009bfa <TIM_Base_SetConfig+0x9a>
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	4a27      	ldr	r2, [pc, #156]	; (8009c8c <TIM_Base_SetConfig+0x12c>)
 8009bee:	4293      	cmp	r3, r2
 8009bf0:	d003      	beq.n	8009bfa <TIM_Base_SetConfig+0x9a>
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	4a26      	ldr	r2, [pc, #152]	; (8009c90 <TIM_Base_SetConfig+0x130>)
 8009bf6:	4293      	cmp	r3, r2
 8009bf8:	d108      	bne.n	8009c0c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009c00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009c02:	683b      	ldr	r3, [r7, #0]
 8009c04:	68db      	ldr	r3, [r3, #12]
 8009c06:	68fa      	ldr	r2, [r7, #12]
 8009c08:	4313      	orrs	r3, r2
 8009c0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	695b      	ldr	r3, [r3, #20]
 8009c16:	4313      	orrs	r3, r2
 8009c18:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	68fa      	ldr	r2, [r7, #12]
 8009c1e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009c20:	683b      	ldr	r3, [r7, #0]
 8009c22:	689a      	ldr	r2, [r3, #8]
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009c28:	683b      	ldr	r3, [r7, #0]
 8009c2a:	681a      	ldr	r2, [r3, #0]
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	4a10      	ldr	r2, [pc, #64]	; (8009c74 <TIM_Base_SetConfig+0x114>)
 8009c34:	4293      	cmp	r3, r2
 8009c36:	d00f      	beq.n	8009c58 <TIM_Base_SetConfig+0xf8>
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	4a12      	ldr	r2, [pc, #72]	; (8009c84 <TIM_Base_SetConfig+0x124>)
 8009c3c:	4293      	cmp	r3, r2
 8009c3e:	d00b      	beq.n	8009c58 <TIM_Base_SetConfig+0xf8>
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	4a11      	ldr	r2, [pc, #68]	; (8009c88 <TIM_Base_SetConfig+0x128>)
 8009c44:	4293      	cmp	r3, r2
 8009c46:	d007      	beq.n	8009c58 <TIM_Base_SetConfig+0xf8>
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	4a10      	ldr	r2, [pc, #64]	; (8009c8c <TIM_Base_SetConfig+0x12c>)
 8009c4c:	4293      	cmp	r3, r2
 8009c4e:	d003      	beq.n	8009c58 <TIM_Base_SetConfig+0xf8>
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	4a0f      	ldr	r2, [pc, #60]	; (8009c90 <TIM_Base_SetConfig+0x130>)
 8009c54:	4293      	cmp	r3, r2
 8009c56:	d103      	bne.n	8009c60 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009c58:	683b      	ldr	r3, [r7, #0]
 8009c5a:	691a      	ldr	r2, [r3, #16]
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	2201      	movs	r2, #1
 8009c64:	615a      	str	r2, [r3, #20]
}
 8009c66:	bf00      	nop
 8009c68:	3714      	adds	r7, #20
 8009c6a:	46bd      	mov	sp, r7
 8009c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c70:	4770      	bx	lr
 8009c72:	bf00      	nop
 8009c74:	40010000 	.word	0x40010000
 8009c78:	40000400 	.word	0x40000400
 8009c7c:	40000800 	.word	0x40000800
 8009c80:	40000c00 	.word	0x40000c00
 8009c84:	40010400 	.word	0x40010400
 8009c88:	40014000 	.word	0x40014000
 8009c8c:	40014400 	.word	0x40014400
 8009c90:	40014800 	.word	0x40014800

08009c94 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009c94:	b480      	push	{r7}
 8009c96:	b083      	sub	sp, #12
 8009c98:	af00      	add	r7, sp, #0
 8009c9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009c9c:	bf00      	nop
 8009c9e:	370c      	adds	r7, #12
 8009ca0:	46bd      	mov	sp, r7
 8009ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ca6:	4770      	bx	lr

08009ca8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009ca8:	b480      	push	{r7}
 8009caa:	b083      	sub	sp, #12
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009cb0:	bf00      	nop
 8009cb2:	370c      	adds	r7, #12
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cba:	4770      	bx	lr

08009cbc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009cbc:	b480      	push	{r7}
 8009cbe:	b083      	sub	sp, #12
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009cc4:	bf00      	nop
 8009cc6:	370c      	adds	r7, #12
 8009cc8:	46bd      	mov	sp, r7
 8009cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cce:	4770      	bx	lr

08009cd0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009cd0:	b580      	push	{r7, lr}
 8009cd2:	b08a      	sub	sp, #40	; 0x28
 8009cd4:	af02      	add	r7, sp, #8
 8009cd6:	60f8      	str	r0, [r7, #12]
 8009cd8:	60b9      	str	r1, [r7, #8]
 8009cda:	603b      	str	r3, [r7, #0]
 8009cdc:	4613      	mov	r3, r2
 8009cde:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ce6:	2b20      	cmp	r3, #32
 8009ce8:	d17b      	bne.n	8009de2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8009cea:	68bb      	ldr	r3, [r7, #8]
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d002      	beq.n	8009cf6 <HAL_UART_Transmit+0x26>
 8009cf0:	88fb      	ldrh	r3, [r7, #6]
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d101      	bne.n	8009cfa <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8009cf6:	2301      	movs	r3, #1
 8009cf8:	e074      	b.n	8009de4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	2200      	movs	r2, #0
 8009cfe:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	2221      	movs	r2, #33	; 0x21
 8009d06:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009d0a:	f7f9 fbe3 	bl	80034d4 <HAL_GetTick>
 8009d0e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	88fa      	ldrh	r2, [r7, #6]
 8009d14:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	88fa      	ldrh	r2, [r7, #6]
 8009d1c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	689b      	ldr	r3, [r3, #8]
 8009d24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009d28:	d108      	bne.n	8009d3c <HAL_UART_Transmit+0x6c>
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	691b      	ldr	r3, [r3, #16]
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d104      	bne.n	8009d3c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009d32:	2300      	movs	r3, #0
 8009d34:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009d36:	68bb      	ldr	r3, [r7, #8]
 8009d38:	61bb      	str	r3, [r7, #24]
 8009d3a:	e003      	b.n	8009d44 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009d3c:	68bb      	ldr	r3, [r7, #8]
 8009d3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009d40:	2300      	movs	r3, #0
 8009d42:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009d44:	e030      	b.n	8009da8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009d46:	683b      	ldr	r3, [r7, #0]
 8009d48:	9300      	str	r3, [sp, #0]
 8009d4a:	697b      	ldr	r3, [r7, #20]
 8009d4c:	2200      	movs	r2, #0
 8009d4e:	2180      	movs	r1, #128	; 0x80
 8009d50:	68f8      	ldr	r0, [r7, #12]
 8009d52:	f000 fced 	bl	800a730 <UART_WaitOnFlagUntilTimeout>
 8009d56:	4603      	mov	r3, r0
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d005      	beq.n	8009d68 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	2220      	movs	r2, #32
 8009d60:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8009d64:	2303      	movs	r3, #3
 8009d66:	e03d      	b.n	8009de4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8009d68:	69fb      	ldr	r3, [r7, #28]
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d10b      	bne.n	8009d86 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009d6e:	69bb      	ldr	r3, [r7, #24]
 8009d70:	881b      	ldrh	r3, [r3, #0]
 8009d72:	461a      	mov	r2, r3
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009d7c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8009d7e:	69bb      	ldr	r3, [r7, #24]
 8009d80:	3302      	adds	r3, #2
 8009d82:	61bb      	str	r3, [r7, #24]
 8009d84:	e007      	b.n	8009d96 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009d86:	69fb      	ldr	r3, [r7, #28]
 8009d88:	781a      	ldrb	r2, [r3, #0]
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8009d90:	69fb      	ldr	r3, [r7, #28]
 8009d92:	3301      	adds	r3, #1
 8009d94:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8009d9c:	b29b      	uxth	r3, r3
 8009d9e:	3b01      	subs	r3, #1
 8009da0:	b29a      	uxth	r2, r3
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8009dae:	b29b      	uxth	r3, r3
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d1c8      	bne.n	8009d46 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009db4:	683b      	ldr	r3, [r7, #0]
 8009db6:	9300      	str	r3, [sp, #0]
 8009db8:	697b      	ldr	r3, [r7, #20]
 8009dba:	2200      	movs	r2, #0
 8009dbc:	2140      	movs	r1, #64	; 0x40
 8009dbe:	68f8      	ldr	r0, [r7, #12]
 8009dc0:	f000 fcb6 	bl	800a730 <UART_WaitOnFlagUntilTimeout>
 8009dc4:	4603      	mov	r3, r0
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d005      	beq.n	8009dd6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	2220      	movs	r2, #32
 8009dce:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 8009dd2:	2303      	movs	r3, #3
 8009dd4:	e006      	b.n	8009de4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	2220      	movs	r2, #32
 8009dda:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8009dde:	2300      	movs	r3, #0
 8009de0:	e000      	b.n	8009de4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8009de2:	2302      	movs	r3, #2
  }
}
 8009de4:	4618      	mov	r0, r3
 8009de6:	3720      	adds	r7, #32
 8009de8:	46bd      	mov	sp, r7
 8009dea:	bd80      	pop	{r7, pc}

08009dec <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009dec:	b580      	push	{r7, lr}
 8009dee:	b08a      	sub	sp, #40	; 0x28
 8009df0:	af02      	add	r7, sp, #8
 8009df2:	60f8      	str	r0, [r7, #12]
 8009df4:	60b9      	str	r1, [r7, #8]
 8009df6:	603b      	str	r3, [r7, #0]
 8009df8:	4613      	mov	r3, r2
 8009dfa:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009e02:	2b20      	cmp	r3, #32
 8009e04:	f040 80b5 	bne.w	8009f72 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8009e08:	68bb      	ldr	r3, [r7, #8]
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d002      	beq.n	8009e14 <HAL_UART_Receive+0x28>
 8009e0e:	88fb      	ldrh	r3, [r7, #6]
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d101      	bne.n	8009e18 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8009e14:	2301      	movs	r3, #1
 8009e16:	e0ad      	b.n	8009f74 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	2222      	movs	r2, #34	; 0x22
 8009e24:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	2200      	movs	r2, #0
 8009e2c:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009e2e:	f7f9 fb51 	bl	80034d4 <HAL_GetTick>
 8009e32:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	88fa      	ldrh	r2, [r7, #6]
 8009e38:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	88fa      	ldrh	r2, [r7, #6]
 8009e40:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	689b      	ldr	r3, [r3, #8]
 8009e48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009e4c:	d10e      	bne.n	8009e6c <HAL_UART_Receive+0x80>
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	691b      	ldr	r3, [r3, #16]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d105      	bne.n	8009e62 <HAL_UART_Receive+0x76>
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	f240 12ff 	movw	r2, #511	; 0x1ff
 8009e5c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8009e60:	e02d      	b.n	8009ebe <HAL_UART_Receive+0xd2>
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	22ff      	movs	r2, #255	; 0xff
 8009e66:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8009e6a:	e028      	b.n	8009ebe <HAL_UART_Receive+0xd2>
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	689b      	ldr	r3, [r3, #8]
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d10d      	bne.n	8009e90 <HAL_UART_Receive+0xa4>
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	691b      	ldr	r3, [r3, #16]
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d104      	bne.n	8009e86 <HAL_UART_Receive+0x9a>
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	22ff      	movs	r2, #255	; 0xff
 8009e80:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8009e84:	e01b      	b.n	8009ebe <HAL_UART_Receive+0xd2>
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	227f      	movs	r2, #127	; 0x7f
 8009e8a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8009e8e:	e016      	b.n	8009ebe <HAL_UART_Receive+0xd2>
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	689b      	ldr	r3, [r3, #8]
 8009e94:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009e98:	d10d      	bne.n	8009eb6 <HAL_UART_Receive+0xca>
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	691b      	ldr	r3, [r3, #16]
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d104      	bne.n	8009eac <HAL_UART_Receive+0xc0>
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	227f      	movs	r2, #127	; 0x7f
 8009ea6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8009eaa:	e008      	b.n	8009ebe <HAL_UART_Receive+0xd2>
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	223f      	movs	r2, #63	; 0x3f
 8009eb0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8009eb4:	e003      	b.n	8009ebe <HAL_UART_Receive+0xd2>
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	2200      	movs	r2, #0
 8009eba:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009ec4:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	689b      	ldr	r3, [r3, #8]
 8009eca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009ece:	d108      	bne.n	8009ee2 <HAL_UART_Receive+0xf6>
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	691b      	ldr	r3, [r3, #16]
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d104      	bne.n	8009ee2 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8009ed8:	2300      	movs	r3, #0
 8009eda:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009edc:	68bb      	ldr	r3, [r7, #8]
 8009ede:	61bb      	str	r3, [r7, #24]
 8009ee0:	e003      	b.n	8009eea <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8009ee2:	68bb      	ldr	r3, [r7, #8]
 8009ee4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009ee6:	2300      	movs	r3, #0
 8009ee8:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8009eea:	e036      	b.n	8009f5a <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8009eec:	683b      	ldr	r3, [r7, #0]
 8009eee:	9300      	str	r3, [sp, #0]
 8009ef0:	697b      	ldr	r3, [r7, #20]
 8009ef2:	2200      	movs	r2, #0
 8009ef4:	2120      	movs	r1, #32
 8009ef6:	68f8      	ldr	r0, [r7, #12]
 8009ef8:	f000 fc1a 	bl	800a730 <UART_WaitOnFlagUntilTimeout>
 8009efc:	4603      	mov	r3, r0
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d005      	beq.n	8009f0e <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	2220      	movs	r2, #32
 8009f06:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        return HAL_TIMEOUT;
 8009f0a:	2303      	movs	r3, #3
 8009f0c:	e032      	b.n	8009f74 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8009f0e:	69fb      	ldr	r3, [r7, #28]
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d10c      	bne.n	8009f2e <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f1a:	b29a      	uxth	r2, r3
 8009f1c:	8a7b      	ldrh	r3, [r7, #18]
 8009f1e:	4013      	ands	r3, r2
 8009f20:	b29a      	uxth	r2, r3
 8009f22:	69bb      	ldr	r3, [r7, #24]
 8009f24:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8009f26:	69bb      	ldr	r3, [r7, #24]
 8009f28:	3302      	adds	r3, #2
 8009f2a:	61bb      	str	r3, [r7, #24]
 8009f2c:	e00c      	b.n	8009f48 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f34:	b2da      	uxtb	r2, r3
 8009f36:	8a7b      	ldrh	r3, [r7, #18]
 8009f38:	b2db      	uxtb	r3, r3
 8009f3a:	4013      	ands	r3, r2
 8009f3c:	b2da      	uxtb	r2, r3
 8009f3e:	69fb      	ldr	r3, [r7, #28]
 8009f40:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8009f42:	69fb      	ldr	r3, [r7, #28]
 8009f44:	3301      	adds	r3, #1
 8009f46:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009f4e:	b29b      	uxth	r3, r3
 8009f50:	3b01      	subs	r3, #1
 8009f52:	b29a      	uxth	r2, r3
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009f60:	b29b      	uxth	r3, r3
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d1c2      	bne.n	8009eec <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	2220      	movs	r2, #32
 8009f6a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    return HAL_OK;
 8009f6e:	2300      	movs	r3, #0
 8009f70:	e000      	b.n	8009f74 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8009f72:	2302      	movs	r3, #2
  }
}
 8009f74:	4618      	mov	r0, r3
 8009f76:	3720      	adds	r7, #32
 8009f78:	46bd      	mov	sp, r7
 8009f7a:	bd80      	pop	{r7, pc}

08009f7c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009f7c:	b580      	push	{r7, lr}
 8009f7e:	b0ba      	sub	sp, #232	; 0xe8
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	69db      	ldr	r3, [r3, #28]
 8009f8a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	689b      	ldr	r3, [r3, #8]
 8009f9e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009fa2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8009fa6:	f640 030f 	movw	r3, #2063	; 0x80f
 8009faa:	4013      	ands	r3, r2
 8009fac:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8009fb0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d11b      	bne.n	8009ff0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009fb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009fbc:	f003 0320 	and.w	r3, r3, #32
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d015      	beq.n	8009ff0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009fc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009fc8:	f003 0320 	and.w	r3, r3, #32
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d105      	bne.n	8009fdc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009fd0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009fd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d009      	beq.n	8009ff0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	f000 8377 	beq.w	800a6d4 <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009fea:	6878      	ldr	r0, [r7, #4]
 8009fec:	4798      	blx	r3
      }
      return;
 8009fee:	e371      	b.n	800a6d4 <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009ff0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	f000 8123 	beq.w	800a240 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009ffa:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8009ffe:	4b8d      	ldr	r3, [pc, #564]	; (800a234 <HAL_UART_IRQHandler+0x2b8>)
 800a000:	4013      	ands	r3, r2
 800a002:	2b00      	cmp	r3, #0
 800a004:	d106      	bne.n	800a014 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a006:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800a00a:	4b8b      	ldr	r3, [pc, #556]	; (800a238 <HAL_UART_IRQHandler+0x2bc>)
 800a00c:	4013      	ands	r3, r2
 800a00e:	2b00      	cmp	r3, #0
 800a010:	f000 8116 	beq.w	800a240 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a014:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a018:	f003 0301 	and.w	r3, r3, #1
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d011      	beq.n	800a044 <HAL_UART_IRQHandler+0xc8>
 800a020:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a024:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d00b      	beq.n	800a044 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	2201      	movs	r2, #1
 800a032:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a03a:	f043 0201 	orr.w	r2, r3, #1
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a044:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a048:	f003 0302 	and.w	r3, r3, #2
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d011      	beq.n	800a074 <HAL_UART_IRQHandler+0xf8>
 800a050:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a054:	f003 0301 	and.w	r3, r3, #1
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d00b      	beq.n	800a074 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	2202      	movs	r2, #2
 800a062:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a06a:	f043 0204 	orr.w	r2, r3, #4
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a074:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a078:	f003 0304 	and.w	r3, r3, #4
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d011      	beq.n	800a0a4 <HAL_UART_IRQHandler+0x128>
 800a080:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a084:	f003 0301 	and.w	r3, r3, #1
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d00b      	beq.n	800a0a4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	2204      	movs	r2, #4
 800a092:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a09a:	f043 0202 	orr.w	r2, r3, #2
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a0a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a0a8:	f003 0308 	and.w	r3, r3, #8
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d017      	beq.n	800a0e0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a0b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a0b4:	f003 0320 	and.w	r3, r3, #32
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d105      	bne.n	800a0c8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800a0bc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800a0c0:	4b5c      	ldr	r3, [pc, #368]	; (800a234 <HAL_UART_IRQHandler+0x2b8>)
 800a0c2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d00b      	beq.n	800a0e0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	2208      	movs	r2, #8
 800a0ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a0d6:	f043 0208 	orr.w	r2, r3, #8
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a0e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a0e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d012      	beq.n	800a112 <HAL_UART_IRQHandler+0x196>
 800a0ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a0f0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d00c      	beq.n	800a112 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a100:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a108:	f043 0220 	orr.w	r2, r3, #32
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a118:	2b00      	cmp	r3, #0
 800a11a:	f000 82dd 	beq.w	800a6d8 <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a11e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a122:	f003 0320 	and.w	r3, r3, #32
 800a126:	2b00      	cmp	r3, #0
 800a128:	d013      	beq.n	800a152 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a12a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a12e:	f003 0320 	and.w	r3, r3, #32
 800a132:	2b00      	cmp	r3, #0
 800a134:	d105      	bne.n	800a142 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a136:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a13a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d007      	beq.n	800a152 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a146:	2b00      	cmp	r3, #0
 800a148:	d003      	beq.n	800a152 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a14e:	6878      	ldr	r0, [r7, #4]
 800a150:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a158:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	689b      	ldr	r3, [r3, #8]
 800a162:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a166:	2b40      	cmp	r3, #64	; 0x40
 800a168:	d005      	beq.n	800a176 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a16a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a16e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a172:	2b00      	cmp	r3, #0
 800a174:	d054      	beq.n	800a220 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a176:	6878      	ldr	r0, [r7, #4]
 800a178:	f000 fb42 	bl	800a800 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	689b      	ldr	r3, [r3, #8]
 800a182:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a186:	2b40      	cmp	r3, #64	; 0x40
 800a188:	d146      	bne.n	800a218 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	3308      	adds	r3, #8
 800a190:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a194:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a198:	e853 3f00 	ldrex	r3, [r3]
 800a19c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800a1a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a1a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a1a8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	3308      	adds	r3, #8
 800a1b2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a1b6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800a1ba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1be:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800a1c2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a1c6:	e841 2300 	strex	r3, r2, [r1]
 800a1ca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800a1ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d1d9      	bne.n	800a18a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d017      	beq.n	800a210 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a1e6:	4a15      	ldr	r2, [pc, #84]	; (800a23c <HAL_UART_IRQHandler+0x2c0>)
 800a1e8:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a1f0:	4618      	mov	r0, r3
 800a1f2:	f7f9 fde9 	bl	8003dc8 <HAL_DMA_Abort_IT>
 800a1f6:	4603      	mov	r3, r0
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d019      	beq.n	800a230 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a202:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a204:	687a      	ldr	r2, [r7, #4]
 800a206:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 800a20a:	4610      	mov	r0, r2
 800a20c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a20e:	e00f      	b.n	800a230 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a210:	6878      	ldr	r0, [r7, #4]
 800a212:	f000 fa77 	bl	800a704 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a216:	e00b      	b.n	800a230 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a218:	6878      	ldr	r0, [r7, #4]
 800a21a:	f000 fa73 	bl	800a704 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a21e:	e007      	b.n	800a230 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a220:	6878      	ldr	r0, [r7, #4]
 800a222:	f000 fa6f 	bl	800a704 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	2200      	movs	r2, #0
 800a22a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 800a22e:	e253      	b.n	800a6d8 <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a230:	bf00      	nop
    return;
 800a232:	e251      	b.n	800a6d8 <HAL_UART_IRQHandler+0x75c>
 800a234:	10000001 	.word	0x10000001
 800a238:	04000120 	.word	0x04000120
 800a23c:	0800a8cd 	.word	0x0800a8cd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a244:	2b01      	cmp	r3, #1
 800a246:	f040 81e7 	bne.w	800a618 <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a24a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a24e:	f003 0310 	and.w	r3, r3, #16
 800a252:	2b00      	cmp	r3, #0
 800a254:	f000 81e0 	beq.w	800a618 <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a258:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a25c:	f003 0310 	and.w	r3, r3, #16
 800a260:	2b00      	cmp	r3, #0
 800a262:	f000 81d9 	beq.w	800a618 <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	2210      	movs	r2, #16
 800a26c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	689b      	ldr	r3, [r3, #8]
 800a274:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a278:	2b40      	cmp	r3, #64	; 0x40
 800a27a:	f040 8151 	bne.w	800a520 <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	4a96      	ldr	r2, [pc, #600]	; (800a4e0 <HAL_UART_IRQHandler+0x564>)
 800a288:	4293      	cmp	r3, r2
 800a28a:	d068      	beq.n	800a35e <HAL_UART_IRQHandler+0x3e2>
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	4a93      	ldr	r2, [pc, #588]	; (800a4e4 <HAL_UART_IRQHandler+0x568>)
 800a296:	4293      	cmp	r3, r2
 800a298:	d061      	beq.n	800a35e <HAL_UART_IRQHandler+0x3e2>
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	4a91      	ldr	r2, [pc, #580]	; (800a4e8 <HAL_UART_IRQHandler+0x56c>)
 800a2a4:	4293      	cmp	r3, r2
 800a2a6:	d05a      	beq.n	800a35e <HAL_UART_IRQHandler+0x3e2>
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	4a8e      	ldr	r2, [pc, #568]	; (800a4ec <HAL_UART_IRQHandler+0x570>)
 800a2b2:	4293      	cmp	r3, r2
 800a2b4:	d053      	beq.n	800a35e <HAL_UART_IRQHandler+0x3e2>
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	4a8c      	ldr	r2, [pc, #560]	; (800a4f0 <HAL_UART_IRQHandler+0x574>)
 800a2c0:	4293      	cmp	r3, r2
 800a2c2:	d04c      	beq.n	800a35e <HAL_UART_IRQHandler+0x3e2>
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	4a89      	ldr	r2, [pc, #548]	; (800a4f4 <HAL_UART_IRQHandler+0x578>)
 800a2ce:	4293      	cmp	r3, r2
 800a2d0:	d045      	beq.n	800a35e <HAL_UART_IRQHandler+0x3e2>
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	4a87      	ldr	r2, [pc, #540]	; (800a4f8 <HAL_UART_IRQHandler+0x57c>)
 800a2dc:	4293      	cmp	r3, r2
 800a2de:	d03e      	beq.n	800a35e <HAL_UART_IRQHandler+0x3e2>
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	4a84      	ldr	r2, [pc, #528]	; (800a4fc <HAL_UART_IRQHandler+0x580>)
 800a2ea:	4293      	cmp	r3, r2
 800a2ec:	d037      	beq.n	800a35e <HAL_UART_IRQHandler+0x3e2>
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	4a82      	ldr	r2, [pc, #520]	; (800a500 <HAL_UART_IRQHandler+0x584>)
 800a2f8:	4293      	cmp	r3, r2
 800a2fa:	d030      	beq.n	800a35e <HAL_UART_IRQHandler+0x3e2>
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	4a7f      	ldr	r2, [pc, #508]	; (800a504 <HAL_UART_IRQHandler+0x588>)
 800a306:	4293      	cmp	r3, r2
 800a308:	d029      	beq.n	800a35e <HAL_UART_IRQHandler+0x3e2>
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	4a7d      	ldr	r2, [pc, #500]	; (800a508 <HAL_UART_IRQHandler+0x58c>)
 800a314:	4293      	cmp	r3, r2
 800a316:	d022      	beq.n	800a35e <HAL_UART_IRQHandler+0x3e2>
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	4a7a      	ldr	r2, [pc, #488]	; (800a50c <HAL_UART_IRQHandler+0x590>)
 800a322:	4293      	cmp	r3, r2
 800a324:	d01b      	beq.n	800a35e <HAL_UART_IRQHandler+0x3e2>
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	4a78      	ldr	r2, [pc, #480]	; (800a510 <HAL_UART_IRQHandler+0x594>)
 800a330:	4293      	cmp	r3, r2
 800a332:	d014      	beq.n	800a35e <HAL_UART_IRQHandler+0x3e2>
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	4a75      	ldr	r2, [pc, #468]	; (800a514 <HAL_UART_IRQHandler+0x598>)
 800a33e:	4293      	cmp	r3, r2
 800a340:	d00d      	beq.n	800a35e <HAL_UART_IRQHandler+0x3e2>
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	4a73      	ldr	r2, [pc, #460]	; (800a518 <HAL_UART_IRQHandler+0x59c>)
 800a34c:	4293      	cmp	r3, r2
 800a34e:	d006      	beq.n	800a35e <HAL_UART_IRQHandler+0x3e2>
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	4a70      	ldr	r2, [pc, #448]	; (800a51c <HAL_UART_IRQHandler+0x5a0>)
 800a35a:	4293      	cmp	r3, r2
 800a35c:	d106      	bne.n	800a36c <HAL_UART_IRQHandler+0x3f0>
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	685b      	ldr	r3, [r3, #4]
 800a368:	b29b      	uxth	r3, r3
 800a36a:	e005      	b.n	800a378 <HAL_UART_IRQHandler+0x3fc>
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	685b      	ldr	r3, [r3, #4]
 800a376:	b29b      	uxth	r3, r3
 800a378:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a37c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800a380:	2b00      	cmp	r3, #0
 800a382:	f000 81ab 	beq.w	800a6dc <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800a38c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a390:	429a      	cmp	r2, r3
 800a392:	f080 81a3 	bcs.w	800a6dc <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a39c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a3a6:	69db      	ldr	r3, [r3, #28]
 800a3a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a3ac:	f000 8087 	beq.w	800a4be <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a3bc:	e853 3f00 	ldrex	r3, [r3]
 800a3c0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a3c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a3c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a3cc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	461a      	mov	r2, r3
 800a3d6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800a3da:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800a3de:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3e2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a3e6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a3ea:	e841 2300 	strex	r3, r2, [r1]
 800a3ee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a3f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d1da      	bne.n	800a3b0 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	3308      	adds	r3, #8
 800a400:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a402:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a404:	e853 3f00 	ldrex	r3, [r3]
 800a408:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a40a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a40c:	f023 0301 	bic.w	r3, r3, #1
 800a410:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	3308      	adds	r3, #8
 800a41a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a41e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800a422:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a424:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800a426:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a42a:	e841 2300 	strex	r3, r2, [r1]
 800a42e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800a430:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a432:	2b00      	cmp	r3, #0
 800a434:	d1e1      	bne.n	800a3fa <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	3308      	adds	r3, #8
 800a43c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a43e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a440:	e853 3f00 	ldrex	r3, [r3]
 800a444:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a446:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a448:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a44c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	3308      	adds	r3, #8
 800a456:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a45a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a45c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a45e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a460:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a462:	e841 2300 	strex	r3, r2, [r1]
 800a466:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a468:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d1e3      	bne.n	800a436 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	2220      	movs	r2, #32
 800a472:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	2200      	movs	r2, #0
 800a47a:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a482:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a484:	e853 3f00 	ldrex	r3, [r3]
 800a488:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a48a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a48c:	f023 0310 	bic.w	r3, r3, #16
 800a490:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	461a      	mov	r2, r3
 800a49a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a49e:	65bb      	str	r3, [r7, #88]	; 0x58
 800a4a0:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4a2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a4a4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a4a6:	e841 2300 	strex	r3, r2, [r1]
 800a4aa:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a4ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d1e4      	bne.n	800a47c <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a4b8:	4618      	mov	r0, r3
 800a4ba:	f7f9 f967 	bl	800378c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	2202      	movs	r2, #2
 800a4c2:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800a4d0:	b29b      	uxth	r3, r3
 800a4d2:	1ad3      	subs	r3, r2, r3
 800a4d4:	b29b      	uxth	r3, r3
 800a4d6:	4619      	mov	r1, r3
 800a4d8:	6878      	ldr	r0, [r7, #4]
 800a4da:	f000 f91d 	bl	800a718 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a4de:	e0fd      	b.n	800a6dc <HAL_UART_IRQHandler+0x760>
 800a4e0:	40020010 	.word	0x40020010
 800a4e4:	40020028 	.word	0x40020028
 800a4e8:	40020040 	.word	0x40020040
 800a4ec:	40020058 	.word	0x40020058
 800a4f0:	40020070 	.word	0x40020070
 800a4f4:	40020088 	.word	0x40020088
 800a4f8:	400200a0 	.word	0x400200a0
 800a4fc:	400200b8 	.word	0x400200b8
 800a500:	40020410 	.word	0x40020410
 800a504:	40020428 	.word	0x40020428
 800a508:	40020440 	.word	0x40020440
 800a50c:	40020458 	.word	0x40020458
 800a510:	40020470 	.word	0x40020470
 800a514:	40020488 	.word	0x40020488
 800a518:	400204a0 	.word	0x400204a0
 800a51c:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800a52c:	b29b      	uxth	r3, r3
 800a52e:	1ad3      	subs	r3, r2, r3
 800a530:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800a53a:	b29b      	uxth	r3, r3
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	f000 80cf 	beq.w	800a6e0 <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 800a542:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a546:	2b00      	cmp	r3, #0
 800a548:	f000 80ca 	beq.w	800a6e0 <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a552:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a554:	e853 3f00 	ldrex	r3, [r3]
 800a558:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a55a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a55c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a560:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	461a      	mov	r2, r3
 800a56a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800a56e:	647b      	str	r3, [r7, #68]	; 0x44
 800a570:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a572:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a574:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a576:	e841 2300 	strex	r3, r2, [r1]
 800a57a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a57c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d1e4      	bne.n	800a54c <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	3308      	adds	r3, #8
 800a588:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a58a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a58c:	e853 3f00 	ldrex	r3, [r3]
 800a590:	623b      	str	r3, [r7, #32]
   return(result);
 800a592:	6a3a      	ldr	r2, [r7, #32]
 800a594:	4b55      	ldr	r3, [pc, #340]	; (800a6ec <HAL_UART_IRQHandler+0x770>)
 800a596:	4013      	ands	r3, r2
 800a598:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	3308      	adds	r3, #8
 800a5a2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a5a6:	633a      	str	r2, [r7, #48]	; 0x30
 800a5a8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5aa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a5ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a5ae:	e841 2300 	strex	r3, r2, [r1]
 800a5b2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a5b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d1e3      	bne.n	800a582 <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	2220      	movs	r2, #32
 800a5be:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	2200      	movs	r2, #0
 800a5c6:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	2200      	movs	r2, #0
 800a5cc:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5d4:	693b      	ldr	r3, [r7, #16]
 800a5d6:	e853 3f00 	ldrex	r3, [r3]
 800a5da:	60fb      	str	r3, [r7, #12]
   return(result);
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	f023 0310 	bic.w	r3, r3, #16
 800a5e2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	461a      	mov	r2, r3
 800a5ec:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800a5f0:	61fb      	str	r3, [r7, #28]
 800a5f2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5f4:	69b9      	ldr	r1, [r7, #24]
 800a5f6:	69fa      	ldr	r2, [r7, #28]
 800a5f8:	e841 2300 	strex	r3, r2, [r1]
 800a5fc:	617b      	str	r3, [r7, #20]
   return(result);
 800a5fe:	697b      	ldr	r3, [r7, #20]
 800a600:	2b00      	cmp	r3, #0
 800a602:	d1e4      	bne.n	800a5ce <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	2202      	movs	r2, #2
 800a608:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a60a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a60e:	4619      	mov	r1, r3
 800a610:	6878      	ldr	r0, [r7, #4]
 800a612:	f000 f881 	bl	800a718 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a616:	e063      	b.n	800a6e0 <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a618:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a61c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a620:	2b00      	cmp	r3, #0
 800a622:	d00e      	beq.n	800a642 <HAL_UART_IRQHandler+0x6c6>
 800a624:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a628:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d008      	beq.n	800a642 <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800a638:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800a63a:	6878      	ldr	r0, [r7, #4]
 800a63c:	f000 f987 	bl	800a94e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a640:	e051      	b.n	800a6e6 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800a642:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a646:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d014      	beq.n	800a678 <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800a64e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a652:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a656:	2b00      	cmp	r3, #0
 800a658:	d105      	bne.n	800a666 <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a65a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a65e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a662:	2b00      	cmp	r3, #0
 800a664:	d008      	beq.n	800a678 <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d03a      	beq.n	800a6e4 <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a672:	6878      	ldr	r0, [r7, #4]
 800a674:	4798      	blx	r3
    }
    return;
 800a676:	e035      	b.n	800a6e4 <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a678:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a67c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a680:	2b00      	cmp	r3, #0
 800a682:	d009      	beq.n	800a698 <HAL_UART_IRQHandler+0x71c>
 800a684:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a688:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d003      	beq.n	800a698 <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 800a690:	6878      	ldr	r0, [r7, #4]
 800a692:	f000 f931 	bl	800a8f8 <UART_EndTransmit_IT>
    return;
 800a696:	e026      	b.n	800a6e6 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800a698:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a69c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d009      	beq.n	800a6b8 <HAL_UART_IRQHandler+0x73c>
 800a6a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a6a8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d003      	beq.n	800a6b8 <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800a6b0:	6878      	ldr	r0, [r7, #4]
 800a6b2:	f000 f960 	bl	800a976 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a6b6:	e016      	b.n	800a6e6 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800a6b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a6bc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d010      	beq.n	800a6e6 <HAL_UART_IRQHandler+0x76a>
 800a6c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	da0c      	bge.n	800a6e6 <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a6cc:	6878      	ldr	r0, [r7, #4]
 800a6ce:	f000 f948 	bl	800a962 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a6d2:	e008      	b.n	800a6e6 <HAL_UART_IRQHandler+0x76a>
      return;
 800a6d4:	bf00      	nop
 800a6d6:	e006      	b.n	800a6e6 <HAL_UART_IRQHandler+0x76a>
    return;
 800a6d8:	bf00      	nop
 800a6da:	e004      	b.n	800a6e6 <HAL_UART_IRQHandler+0x76a>
      return;
 800a6dc:	bf00      	nop
 800a6de:	e002      	b.n	800a6e6 <HAL_UART_IRQHandler+0x76a>
      return;
 800a6e0:	bf00      	nop
 800a6e2:	e000      	b.n	800a6e6 <HAL_UART_IRQHandler+0x76a>
    return;
 800a6e4:	bf00      	nop
  }
}
 800a6e6:	37e8      	adds	r7, #232	; 0xe8
 800a6e8:	46bd      	mov	sp, r7
 800a6ea:	bd80      	pop	{r7, pc}
 800a6ec:	effffffe 	.word	0xeffffffe

0800a6f0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a6f0:	b480      	push	{r7}
 800a6f2:	b083      	sub	sp, #12
 800a6f4:	af00      	add	r7, sp, #0
 800a6f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a6f8:	bf00      	nop
 800a6fa:	370c      	adds	r7, #12
 800a6fc:	46bd      	mov	sp, r7
 800a6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a702:	4770      	bx	lr

0800a704 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a704:	b480      	push	{r7}
 800a706:	b083      	sub	sp, #12
 800a708:	af00      	add	r7, sp, #0
 800a70a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a70c:	bf00      	nop
 800a70e:	370c      	adds	r7, #12
 800a710:	46bd      	mov	sp, r7
 800a712:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a716:	4770      	bx	lr

0800a718 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a718:	b480      	push	{r7}
 800a71a:	b083      	sub	sp, #12
 800a71c:	af00      	add	r7, sp, #0
 800a71e:	6078      	str	r0, [r7, #4]
 800a720:	460b      	mov	r3, r1
 800a722:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a724:	bf00      	nop
 800a726:	370c      	adds	r7, #12
 800a728:	46bd      	mov	sp, r7
 800a72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a72e:	4770      	bx	lr

0800a730 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a730:	b580      	push	{r7, lr}
 800a732:	b084      	sub	sp, #16
 800a734:	af00      	add	r7, sp, #0
 800a736:	60f8      	str	r0, [r7, #12]
 800a738:	60b9      	str	r1, [r7, #8]
 800a73a:	603b      	str	r3, [r7, #0]
 800a73c:	4613      	mov	r3, r2
 800a73e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a740:	e049      	b.n	800a7d6 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a742:	69bb      	ldr	r3, [r7, #24]
 800a744:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a748:	d045      	beq.n	800a7d6 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a74a:	f7f8 fec3 	bl	80034d4 <HAL_GetTick>
 800a74e:	4602      	mov	r2, r0
 800a750:	683b      	ldr	r3, [r7, #0]
 800a752:	1ad3      	subs	r3, r2, r3
 800a754:	69ba      	ldr	r2, [r7, #24]
 800a756:	429a      	cmp	r2, r3
 800a758:	d302      	bcc.n	800a760 <UART_WaitOnFlagUntilTimeout+0x30>
 800a75a:	69bb      	ldr	r3, [r7, #24]
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d101      	bne.n	800a764 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a760:	2303      	movs	r3, #3
 800a762:	e048      	b.n	800a7f6 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	f003 0304 	and.w	r3, r3, #4
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d031      	beq.n	800a7d6 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	69db      	ldr	r3, [r3, #28]
 800a778:	f003 0308 	and.w	r3, r3, #8
 800a77c:	2b08      	cmp	r3, #8
 800a77e:	d110      	bne.n	800a7a2 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	2208      	movs	r2, #8
 800a786:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800a788:	68f8      	ldr	r0, [r7, #12]
 800a78a:	f000 f839 	bl	800a800 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	2208      	movs	r2, #8
 800a792:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	2200      	movs	r2, #0
 800a79a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 800a79e:	2301      	movs	r3, #1
 800a7a0:	e029      	b.n	800a7f6 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	69db      	ldr	r3, [r3, #28]
 800a7a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a7ac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a7b0:	d111      	bne.n	800a7d6 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a7ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a7bc:	68f8      	ldr	r0, [r7, #12]
 800a7be:	f000 f81f 	bl	800a800 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	2220      	movs	r2, #32
 800a7c6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	2200      	movs	r2, #0
 800a7ce:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800a7d2:	2303      	movs	r3, #3
 800a7d4:	e00f      	b.n	800a7f6 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	69da      	ldr	r2, [r3, #28]
 800a7dc:	68bb      	ldr	r3, [r7, #8]
 800a7de:	4013      	ands	r3, r2
 800a7e0:	68ba      	ldr	r2, [r7, #8]
 800a7e2:	429a      	cmp	r2, r3
 800a7e4:	bf0c      	ite	eq
 800a7e6:	2301      	moveq	r3, #1
 800a7e8:	2300      	movne	r3, #0
 800a7ea:	b2db      	uxtb	r3, r3
 800a7ec:	461a      	mov	r2, r3
 800a7ee:	79fb      	ldrb	r3, [r7, #7]
 800a7f0:	429a      	cmp	r2, r3
 800a7f2:	d0a6      	beq.n	800a742 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a7f4:	2300      	movs	r3, #0
}
 800a7f6:	4618      	mov	r0, r3
 800a7f8:	3710      	adds	r7, #16
 800a7fa:	46bd      	mov	sp, r7
 800a7fc:	bd80      	pop	{r7, pc}
	...

0800a800 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a800:	b480      	push	{r7}
 800a802:	b095      	sub	sp, #84	; 0x54
 800a804:	af00      	add	r7, sp, #0
 800a806:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a80e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a810:	e853 3f00 	ldrex	r3, [r3]
 800a814:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a816:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a818:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a81c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	461a      	mov	r2, r3
 800a824:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a826:	643b      	str	r3, [r7, #64]	; 0x40
 800a828:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a82a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a82c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a82e:	e841 2300 	strex	r3, r2, [r1]
 800a832:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a834:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a836:	2b00      	cmp	r3, #0
 800a838:	d1e6      	bne.n	800a808 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	3308      	adds	r3, #8
 800a840:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a842:	6a3b      	ldr	r3, [r7, #32]
 800a844:	e853 3f00 	ldrex	r3, [r3]
 800a848:	61fb      	str	r3, [r7, #28]
   return(result);
 800a84a:	69fa      	ldr	r2, [r7, #28]
 800a84c:	4b1e      	ldr	r3, [pc, #120]	; (800a8c8 <UART_EndRxTransfer+0xc8>)
 800a84e:	4013      	ands	r3, r2
 800a850:	64bb      	str	r3, [r7, #72]	; 0x48
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	3308      	adds	r3, #8
 800a858:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a85a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a85c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a85e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a860:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a862:	e841 2300 	strex	r3, r2, [r1]
 800a866:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d1e5      	bne.n	800a83a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a872:	2b01      	cmp	r3, #1
 800a874:	d118      	bne.n	800a8a8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	e853 3f00 	ldrex	r3, [r3]
 800a882:	60bb      	str	r3, [r7, #8]
   return(result);
 800a884:	68bb      	ldr	r3, [r7, #8]
 800a886:	f023 0310 	bic.w	r3, r3, #16
 800a88a:	647b      	str	r3, [r7, #68]	; 0x44
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	461a      	mov	r2, r3
 800a892:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a894:	61bb      	str	r3, [r7, #24]
 800a896:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a898:	6979      	ldr	r1, [r7, #20]
 800a89a:	69ba      	ldr	r2, [r7, #24]
 800a89c:	e841 2300 	strex	r3, r2, [r1]
 800a8a0:	613b      	str	r3, [r7, #16]
   return(result);
 800a8a2:	693b      	ldr	r3, [r7, #16]
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d1e6      	bne.n	800a876 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	2220      	movs	r2, #32
 800a8ac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	2200      	movs	r2, #0
 800a8b4:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	2200      	movs	r2, #0
 800a8ba:	675a      	str	r2, [r3, #116]	; 0x74
}
 800a8bc:	bf00      	nop
 800a8be:	3754      	adds	r7, #84	; 0x54
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c6:	4770      	bx	lr
 800a8c8:	effffffe 	.word	0xeffffffe

0800a8cc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a8cc:	b580      	push	{r7, lr}
 800a8ce:	b084      	sub	sp, #16
 800a8d0:	af00      	add	r7, sp, #0
 800a8d2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8d8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	2200      	movs	r2, #0
 800a8de:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	2200      	movs	r2, #0
 800a8e6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a8ea:	68f8      	ldr	r0, [r7, #12]
 800a8ec:	f7ff ff0a 	bl	800a704 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a8f0:	bf00      	nop
 800a8f2:	3710      	adds	r7, #16
 800a8f4:	46bd      	mov	sp, r7
 800a8f6:	bd80      	pop	{r7, pc}

0800a8f8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a8f8:	b580      	push	{r7, lr}
 800a8fa:	b088      	sub	sp, #32
 800a8fc:	af00      	add	r7, sp, #0
 800a8fe:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	e853 3f00 	ldrex	r3, [r3]
 800a90c:	60bb      	str	r3, [r7, #8]
   return(result);
 800a90e:	68bb      	ldr	r3, [r7, #8]
 800a910:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a914:	61fb      	str	r3, [r7, #28]
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	461a      	mov	r2, r3
 800a91c:	69fb      	ldr	r3, [r7, #28]
 800a91e:	61bb      	str	r3, [r7, #24]
 800a920:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a922:	6979      	ldr	r1, [r7, #20]
 800a924:	69ba      	ldr	r2, [r7, #24]
 800a926:	e841 2300 	strex	r3, r2, [r1]
 800a92a:	613b      	str	r3, [r7, #16]
   return(result);
 800a92c:	693b      	ldr	r3, [r7, #16]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d1e6      	bne.n	800a900 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	2220      	movs	r2, #32
 800a936:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	2200      	movs	r2, #0
 800a93e:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a940:	6878      	ldr	r0, [r7, #4]
 800a942:	f7ff fed5 	bl	800a6f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a946:	bf00      	nop
 800a948:	3720      	adds	r7, #32
 800a94a:	46bd      	mov	sp, r7
 800a94c:	bd80      	pop	{r7, pc}

0800a94e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a94e:	b480      	push	{r7}
 800a950:	b083      	sub	sp, #12
 800a952:	af00      	add	r7, sp, #0
 800a954:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a956:	bf00      	nop
 800a958:	370c      	adds	r7, #12
 800a95a:	46bd      	mov	sp, r7
 800a95c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a960:	4770      	bx	lr

0800a962 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a962:	b480      	push	{r7}
 800a964:	b083      	sub	sp, #12
 800a966:	af00      	add	r7, sp, #0
 800a968:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a96a:	bf00      	nop
 800a96c:	370c      	adds	r7, #12
 800a96e:	46bd      	mov	sp, r7
 800a970:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a974:	4770      	bx	lr

0800a976 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a976:	b480      	push	{r7}
 800a978:	b083      	sub	sp, #12
 800a97a:	af00      	add	r7, sp, #0
 800a97c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a97e:	bf00      	nop
 800a980:	370c      	adds	r7, #12
 800a982:	46bd      	mov	sp, r7
 800a984:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a988:	4770      	bx	lr
	...

0800a98c <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800a98c:	b480      	push	{r7}
 800a98e:	b083      	sub	sp, #12
 800a990:	af00      	add	r7, sp, #0
 800a992:	6078      	str	r0, [r7, #4]
 800a994:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800a996:	683b      	ldr	r3, [r7, #0]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d121      	bne.n	800a9e2 <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	681a      	ldr	r2, [r3, #0]
 800a9a2:	4b27      	ldr	r3, [pc, #156]	; (800aa40 <FMC_SDRAM_Init+0xb4>)
 800a9a4:	4013      	ands	r3, r2
 800a9a6:	683a      	ldr	r2, [r7, #0]
 800a9a8:	6851      	ldr	r1, [r2, #4]
 800a9aa:	683a      	ldr	r2, [r7, #0]
 800a9ac:	6892      	ldr	r2, [r2, #8]
 800a9ae:	4311      	orrs	r1, r2
 800a9b0:	683a      	ldr	r2, [r7, #0]
 800a9b2:	68d2      	ldr	r2, [r2, #12]
 800a9b4:	4311      	orrs	r1, r2
 800a9b6:	683a      	ldr	r2, [r7, #0]
 800a9b8:	6912      	ldr	r2, [r2, #16]
 800a9ba:	4311      	orrs	r1, r2
 800a9bc:	683a      	ldr	r2, [r7, #0]
 800a9be:	6952      	ldr	r2, [r2, #20]
 800a9c0:	4311      	orrs	r1, r2
 800a9c2:	683a      	ldr	r2, [r7, #0]
 800a9c4:	6992      	ldr	r2, [r2, #24]
 800a9c6:	4311      	orrs	r1, r2
 800a9c8:	683a      	ldr	r2, [r7, #0]
 800a9ca:	69d2      	ldr	r2, [r2, #28]
 800a9cc:	4311      	orrs	r1, r2
 800a9ce:	683a      	ldr	r2, [r7, #0]
 800a9d0:	6a12      	ldr	r2, [r2, #32]
 800a9d2:	4311      	orrs	r1, r2
 800a9d4:	683a      	ldr	r2, [r7, #0]
 800a9d6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800a9d8:	430a      	orrs	r2, r1
 800a9da:	431a      	orrs	r2, r3
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	601a      	str	r2, [r3, #0]
 800a9e0:	e026      	b.n	800aa30 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 800a9ea:	683b      	ldr	r3, [r7, #0]
 800a9ec:	69d9      	ldr	r1, [r3, #28]
 800a9ee:	683b      	ldr	r3, [r7, #0]
 800a9f0:	6a1b      	ldr	r3, [r3, #32]
 800a9f2:	4319      	orrs	r1, r3
 800a9f4:	683b      	ldr	r3, [r7, #0]
 800a9f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9f8:	430b      	orrs	r3, r1
 800a9fa:	431a      	orrs	r2, r3
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	601a      	str	r2, [r3, #0]
               FMC_SDCRx_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	685a      	ldr	r2, [r3, #4]
 800aa04:	4b0e      	ldr	r3, [pc, #56]	; (800aa40 <FMC_SDRAM_Init+0xb4>)
 800aa06:	4013      	ands	r3, r2
 800aa08:	683a      	ldr	r2, [r7, #0]
 800aa0a:	6851      	ldr	r1, [r2, #4]
 800aa0c:	683a      	ldr	r2, [r7, #0]
 800aa0e:	6892      	ldr	r2, [r2, #8]
 800aa10:	4311      	orrs	r1, r2
 800aa12:	683a      	ldr	r2, [r7, #0]
 800aa14:	68d2      	ldr	r2, [r2, #12]
 800aa16:	4311      	orrs	r1, r2
 800aa18:	683a      	ldr	r2, [r7, #0]
 800aa1a:	6912      	ldr	r2, [r2, #16]
 800aa1c:	4311      	orrs	r1, r2
 800aa1e:	683a      	ldr	r2, [r7, #0]
 800aa20:	6952      	ldr	r2, [r2, #20]
 800aa22:	4311      	orrs	r1, r2
 800aa24:	683a      	ldr	r2, [r7, #0]
 800aa26:	6992      	ldr	r2, [r2, #24]
 800aa28:	430a      	orrs	r2, r1
 800aa2a:	431a      	orrs	r2, r3
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800aa30:	2300      	movs	r3, #0
}
 800aa32:	4618      	mov	r0, r3
 800aa34:	370c      	adds	r7, #12
 800aa36:	46bd      	mov	sp, r7
 800aa38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa3c:	4770      	bx	lr
 800aa3e:	bf00      	nop
 800aa40:	ffff8000 	.word	0xffff8000

0800aa44 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800aa44:	b480      	push	{r7}
 800aa46:	b085      	sub	sp, #20
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	60f8      	str	r0, [r7, #12]
 800aa4c:	60b9      	str	r1, [r7, #8]
 800aa4e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d128      	bne.n	800aaa8 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	689b      	ldr	r3, [r3, #8]
 800aa5a:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 800aa5e:	68bb      	ldr	r3, [r7, #8]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	1e59      	subs	r1, r3, #1
 800aa64:	68bb      	ldr	r3, [r7, #8]
 800aa66:	685b      	ldr	r3, [r3, #4]
 800aa68:	3b01      	subs	r3, #1
 800aa6a:	011b      	lsls	r3, r3, #4
 800aa6c:	4319      	orrs	r1, r3
 800aa6e:	68bb      	ldr	r3, [r7, #8]
 800aa70:	689b      	ldr	r3, [r3, #8]
 800aa72:	3b01      	subs	r3, #1
 800aa74:	021b      	lsls	r3, r3, #8
 800aa76:	4319      	orrs	r1, r3
 800aa78:	68bb      	ldr	r3, [r7, #8]
 800aa7a:	68db      	ldr	r3, [r3, #12]
 800aa7c:	3b01      	subs	r3, #1
 800aa7e:	031b      	lsls	r3, r3, #12
 800aa80:	4319      	orrs	r1, r3
 800aa82:	68bb      	ldr	r3, [r7, #8]
 800aa84:	691b      	ldr	r3, [r3, #16]
 800aa86:	3b01      	subs	r3, #1
 800aa88:	041b      	lsls	r3, r3, #16
 800aa8a:	4319      	orrs	r1, r3
 800aa8c:	68bb      	ldr	r3, [r7, #8]
 800aa8e:	695b      	ldr	r3, [r3, #20]
 800aa90:	3b01      	subs	r3, #1
 800aa92:	051b      	lsls	r3, r3, #20
 800aa94:	4319      	orrs	r1, r3
 800aa96:	68bb      	ldr	r3, [r7, #8]
 800aa98:	699b      	ldr	r3, [r3, #24]
 800aa9a:	3b01      	subs	r3, #1
 800aa9c:	061b      	lsls	r3, r3, #24
 800aa9e:	430b      	orrs	r3, r1
 800aaa0:	431a      	orrs	r2, r3
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	609a      	str	r2, [r3, #8]
 800aaa6:	e02d      	b.n	800ab04 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	689a      	ldr	r2, [r3, #8]
 800aaac:	4b19      	ldr	r3, [pc, #100]	; (800ab14 <FMC_SDRAM_Timing_Init+0xd0>)
 800aaae:	4013      	ands	r3, r2
 800aab0:	68ba      	ldr	r2, [r7, #8]
 800aab2:	68d2      	ldr	r2, [r2, #12]
 800aab4:	3a01      	subs	r2, #1
 800aab6:	0311      	lsls	r1, r2, #12
 800aab8:	68ba      	ldr	r2, [r7, #8]
 800aaba:	6952      	ldr	r2, [r2, #20]
 800aabc:	3a01      	subs	r2, #1
 800aabe:	0512      	lsls	r2, r2, #20
 800aac0:	430a      	orrs	r2, r1
 800aac2:	431a      	orrs	r2, r3
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	609a      	str	r2, [r3, #8]
               FMC_SDTRx_TRC |
               FMC_SDTRx_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	68db      	ldr	r3, [r3, #12]
 800aacc:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 800aad0:	68bb      	ldr	r3, [r7, #8]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	1e59      	subs	r1, r3, #1
 800aad6:	68bb      	ldr	r3, [r7, #8]
 800aad8:	685b      	ldr	r3, [r3, #4]
 800aada:	3b01      	subs	r3, #1
 800aadc:	011b      	lsls	r3, r3, #4
 800aade:	4319      	orrs	r1, r3
 800aae0:	68bb      	ldr	r3, [r7, #8]
 800aae2:	689b      	ldr	r3, [r3, #8]
 800aae4:	3b01      	subs	r3, #1
 800aae6:	021b      	lsls	r3, r3, #8
 800aae8:	4319      	orrs	r1, r3
 800aaea:	68bb      	ldr	r3, [r7, #8]
 800aaec:	691b      	ldr	r3, [r3, #16]
 800aaee:	3b01      	subs	r3, #1
 800aaf0:	041b      	lsls	r3, r3, #16
 800aaf2:	4319      	orrs	r1, r3
 800aaf4:	68bb      	ldr	r3, [r7, #8]
 800aaf6:	699b      	ldr	r3, [r3, #24]
 800aaf8:	3b01      	subs	r3, #1
 800aafa:	061b      	lsls	r3, r3, #24
 800aafc:	430b      	orrs	r3, r1
 800aafe:	431a      	orrs	r2, r3
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
 800ab04:	2300      	movs	r3, #0
}
 800ab06:	4618      	mov	r0, r3
 800ab08:	3714      	adds	r7, #20
 800ab0a:	46bd      	mov	sp, r7
 800ab0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab10:	4770      	bx	lr
 800ab12:	bf00      	nop
 800ab14:	ff0f0fff 	.word	0xff0f0fff

0800ab18 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800ab18:	b480      	push	{r7}
 800ab1a:	b085      	sub	sp, #20
 800ab1c:	af00      	add	r7, sp, #0
 800ab1e:	60f8      	str	r0, [r7, #12]
 800ab20:	60b9      	str	r1, [r7, #8]
 800ab22:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	691a      	ldr	r2, [r3, #16]
 800ab28:	4b0c      	ldr	r3, [pc, #48]	; (800ab5c <FMC_SDRAM_SendCommand+0x44>)
 800ab2a:	4013      	ands	r3, r2
 800ab2c:	68ba      	ldr	r2, [r7, #8]
 800ab2e:	6811      	ldr	r1, [r2, #0]
 800ab30:	68ba      	ldr	r2, [r7, #8]
 800ab32:	6852      	ldr	r2, [r2, #4]
 800ab34:	4311      	orrs	r1, r2
 800ab36:	68ba      	ldr	r2, [r7, #8]
 800ab38:	6892      	ldr	r2, [r2, #8]
 800ab3a:	3a01      	subs	r2, #1
 800ab3c:	0152      	lsls	r2, r2, #5
 800ab3e:	4311      	orrs	r1, r2
 800ab40:	68ba      	ldr	r2, [r7, #8]
 800ab42:	68d2      	ldr	r2, [r2, #12]
 800ab44:	0252      	lsls	r2, r2, #9
 800ab46:	430a      	orrs	r2, r1
 800ab48:	431a      	orrs	r2, r3
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 800ab4e:	2300      	movs	r3, #0
}
 800ab50:	4618      	mov	r0, r3
 800ab52:	3714      	adds	r7, #20
 800ab54:	46bd      	mov	sp, r7
 800ab56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab5a:	4770      	bx	lr
 800ab5c:	ffc00000 	.word	0xffc00000

0800ab60 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800ab60:	b480      	push	{r7}
 800ab62:	b083      	sub	sp, #12
 800ab64:	af00      	add	r7, sp, #0
 800ab66:	6078      	str	r0, [r7, #4]
 800ab68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	695a      	ldr	r2, [r3, #20]
 800ab6e:	4b07      	ldr	r3, [pc, #28]	; (800ab8c <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 800ab70:	4013      	ands	r3, r2
 800ab72:	683a      	ldr	r2, [r7, #0]
 800ab74:	0052      	lsls	r2, r2, #1
 800ab76:	431a      	orrs	r2, r3
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800ab7c:	2300      	movs	r3, #0
}
 800ab7e:	4618      	mov	r0, r3
 800ab80:	370c      	adds	r7, #12
 800ab82:	46bd      	mov	sp, r7
 800ab84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab88:	4770      	bx	lr
 800ab8a:	bf00      	nop
 800ab8c:	ffffc001 	.word	0xffffc001

0800ab90 <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ab90:	b480      	push	{r7}
 800ab92:	b085      	sub	sp, #20
 800ab94:	af00      	add	r7, sp, #0
 800ab96:	6078      	str	r0, [r7, #4]
 800ab98:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	685b      	ldr	r3, [r3, #4]
 800ab9e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800aba0:	683b      	ldr	r3, [r7, #0]
 800aba2:	68fa      	ldr	r2, [r7, #12]
 800aba4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	689a      	ldr	r2, [r3, #8]
 800abaa:	683b      	ldr	r3, [r7, #0]
 800abac:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	689b      	ldr	r3, [r3, #8]
 800abb2:	683a      	ldr	r2, [r7, #0]
 800abb4:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	683a      	ldr	r2, [r7, #0]
 800abba:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800abbc:	683b      	ldr	r3, [r7, #0]
 800abbe:	687a      	ldr	r2, [r7, #4]
 800abc0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	1c5a      	adds	r2, r3, #1
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	601a      	str	r2, [r3, #0]
}
 800abcc:	bf00      	nop
 800abce:	3714      	adds	r7, #20
 800abd0:	46bd      	mov	sp, r7
 800abd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd6:	4770      	bx	lr

0800abd8 <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800abd8:	b480      	push	{r7}
 800abda:	b085      	sub	sp, #20
 800abdc:	af00      	add	r7, sp, #0
 800abde:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	691b      	ldr	r3, [r3, #16]
 800abe4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	685b      	ldr	r3, [r3, #4]
 800abea:	687a      	ldr	r2, [r7, #4]
 800abec:	6892      	ldr	r2, [r2, #8]
 800abee:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	689b      	ldr	r3, [r3, #8]
 800abf4:	687a      	ldr	r2, [r7, #4]
 800abf6:	6852      	ldr	r2, [r2, #4]
 800abf8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	685b      	ldr	r3, [r3, #4]
 800abfe:	687a      	ldr	r2, [r7, #4]
 800ac00:	429a      	cmp	r2, r3
 800ac02:	d103      	bne.n	800ac0c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	689a      	ldr	r2, [r3, #8]
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	2200      	movs	r2, #0
 800ac10:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	1e5a      	subs	r2, r3, #1
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	681b      	ldr	r3, [r3, #0]
}
 800ac20:	4618      	mov	r0, r3
 800ac22:	3714      	adds	r7, #20
 800ac24:	46bd      	mov	sp, r7
 800ac26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac2a:	4770      	bx	lr

0800ac2c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ac2c:	b580      	push	{r7, lr}
 800ac2e:	b086      	sub	sp, #24
 800ac30:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ac32:	2300      	movs	r3, #0
 800ac34:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ac36:	4b4f      	ldr	r3, [pc, #316]	; (800ad74 <xTaskIncrementTick+0x148>)
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	f040 808f 	bne.w	800ad5e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ac40:	4b4d      	ldr	r3, [pc, #308]	; (800ad78 <xTaskIncrementTick+0x14c>)
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	3301      	adds	r3, #1
 800ac46:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ac48:	4a4b      	ldr	r2, [pc, #300]	; (800ad78 <xTaskIncrementTick+0x14c>)
 800ac4a:	693b      	ldr	r3, [r7, #16]
 800ac4c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ac4e:	693b      	ldr	r3, [r7, #16]
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d120      	bne.n	800ac96 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800ac54:	4b49      	ldr	r3, [pc, #292]	; (800ad7c <xTaskIncrementTick+0x150>)
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d00a      	beq.n	800ac74 <xTaskIncrementTick+0x48>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800ac5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac62:	f383 8811 	msr	BASEPRI, r3
 800ac66:	f3bf 8f6f 	isb	sy
 800ac6a:	f3bf 8f4f 	dsb	sy
 800ac6e:	603b      	str	r3, [r7, #0]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800ac70:	bf00      	nop
 800ac72:	e7fe      	b.n	800ac72 <xTaskIncrementTick+0x46>
 800ac74:	4b41      	ldr	r3, [pc, #260]	; (800ad7c <xTaskIncrementTick+0x150>)
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	60fb      	str	r3, [r7, #12]
 800ac7a:	4b41      	ldr	r3, [pc, #260]	; (800ad80 <xTaskIncrementTick+0x154>)
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	4a3f      	ldr	r2, [pc, #252]	; (800ad7c <xTaskIncrementTick+0x150>)
 800ac80:	6013      	str	r3, [r2, #0]
 800ac82:	4a3f      	ldr	r2, [pc, #252]	; (800ad80 <xTaskIncrementTick+0x154>)
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	6013      	str	r3, [r2, #0]
 800ac88:	4b3e      	ldr	r3, [pc, #248]	; (800ad84 <xTaskIncrementTick+0x158>)
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	3301      	adds	r3, #1
 800ac8e:	4a3d      	ldr	r2, [pc, #244]	; (800ad84 <xTaskIncrementTick+0x158>)
 800ac90:	6013      	str	r3, [r2, #0]
 800ac92:	f000 f8e3 	bl	800ae5c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ac96:	4b3c      	ldr	r3, [pc, #240]	; (800ad88 <xTaskIncrementTick+0x15c>)
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	693a      	ldr	r2, [r7, #16]
 800ac9c:	429a      	cmp	r2, r3
 800ac9e:	d349      	bcc.n	800ad34 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aca0:	4b36      	ldr	r3, [pc, #216]	; (800ad7c <xTaskIncrementTick+0x150>)
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d104      	bne.n	800acb4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800acaa:	4b37      	ldr	r3, [pc, #220]	; (800ad88 <xTaskIncrementTick+0x15c>)
 800acac:	f04f 32ff 	mov.w	r2, #4294967295
 800acb0:	601a      	str	r2, [r3, #0]
					break;
 800acb2:	e03f      	b.n	800ad34 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800acb4:	4b31      	ldr	r3, [pc, #196]	; (800ad7c <xTaskIncrementTick+0x150>)
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	68db      	ldr	r3, [r3, #12]
 800acba:	68db      	ldr	r3, [r3, #12]
 800acbc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800acbe:	68bb      	ldr	r3, [r7, #8]
 800acc0:	685b      	ldr	r3, [r3, #4]
 800acc2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800acc4:	693a      	ldr	r2, [r7, #16]
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	429a      	cmp	r2, r3
 800acca:	d203      	bcs.n	800acd4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800accc:	4a2e      	ldr	r2, [pc, #184]	; (800ad88 <xTaskIncrementTick+0x15c>)
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800acd2:	e02f      	b.n	800ad34 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800acd4:	68bb      	ldr	r3, [r7, #8]
 800acd6:	3304      	adds	r3, #4
 800acd8:	4618      	mov	r0, r3
 800acda:	f7ff ff7d 	bl	800abd8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800acde:	68bb      	ldr	r3, [r7, #8]
 800ace0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d004      	beq.n	800acf0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ace6:	68bb      	ldr	r3, [r7, #8]
 800ace8:	3318      	adds	r3, #24
 800acea:	4618      	mov	r0, r3
 800acec:	f7ff ff74 	bl	800abd8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800acf0:	68bb      	ldr	r3, [r7, #8]
 800acf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800acf4:	4b25      	ldr	r3, [pc, #148]	; (800ad8c <xTaskIncrementTick+0x160>)
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	429a      	cmp	r2, r3
 800acfa:	d903      	bls.n	800ad04 <xTaskIncrementTick+0xd8>
 800acfc:	68bb      	ldr	r3, [r7, #8]
 800acfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad00:	4a22      	ldr	r2, [pc, #136]	; (800ad8c <xTaskIncrementTick+0x160>)
 800ad02:	6013      	str	r3, [r2, #0]
 800ad04:	68bb      	ldr	r3, [r7, #8]
 800ad06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad08:	4613      	mov	r3, r2
 800ad0a:	009b      	lsls	r3, r3, #2
 800ad0c:	4413      	add	r3, r2
 800ad0e:	009b      	lsls	r3, r3, #2
 800ad10:	4a1f      	ldr	r2, [pc, #124]	; (800ad90 <xTaskIncrementTick+0x164>)
 800ad12:	441a      	add	r2, r3
 800ad14:	68bb      	ldr	r3, [r7, #8]
 800ad16:	3304      	adds	r3, #4
 800ad18:	4619      	mov	r1, r3
 800ad1a:	4610      	mov	r0, r2
 800ad1c:	f7ff ff38 	bl	800ab90 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ad20:	68bb      	ldr	r3, [r7, #8]
 800ad22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad24:	4b1b      	ldr	r3, [pc, #108]	; (800ad94 <xTaskIncrementTick+0x168>)
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad2a:	429a      	cmp	r2, r3
 800ad2c:	d3b8      	bcc.n	800aca0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800ad2e:	2301      	movs	r3, #1
 800ad30:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ad32:	e7b5      	b.n	800aca0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ad34:	4b17      	ldr	r3, [pc, #92]	; (800ad94 <xTaskIncrementTick+0x168>)
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad3a:	4915      	ldr	r1, [pc, #84]	; (800ad90 <xTaskIncrementTick+0x164>)
 800ad3c:	4613      	mov	r3, r2
 800ad3e:	009b      	lsls	r3, r3, #2
 800ad40:	4413      	add	r3, r2
 800ad42:	009b      	lsls	r3, r3, #2
 800ad44:	440b      	add	r3, r1
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	2b01      	cmp	r3, #1
 800ad4a:	d901      	bls.n	800ad50 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800ad4c:	2301      	movs	r3, #1
 800ad4e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800ad50:	4b11      	ldr	r3, [pc, #68]	; (800ad98 <xTaskIncrementTick+0x16c>)
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d007      	beq.n	800ad68 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800ad58:	2301      	movs	r3, #1
 800ad5a:	617b      	str	r3, [r7, #20]
 800ad5c:	e004      	b.n	800ad68 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800ad5e:	4b0f      	ldr	r3, [pc, #60]	; (800ad9c <xTaskIncrementTick+0x170>)
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	3301      	adds	r3, #1
 800ad64:	4a0d      	ldr	r2, [pc, #52]	; (800ad9c <xTaskIncrementTick+0x170>)
 800ad66:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800ad68:	697b      	ldr	r3, [r7, #20]
}
 800ad6a:	4618      	mov	r0, r3
 800ad6c:	3718      	adds	r7, #24
 800ad6e:	46bd      	mov	sp, r7
 800ad70:	bd80      	pop	{r7, pc}
 800ad72:	bf00      	nop
 800ad74:	24001490 	.word	0x24001490
 800ad78:	24001474 	.word	0x24001474
 800ad7c:	2400146c 	.word	0x2400146c
 800ad80:	24001470 	.word	0x24001470
 800ad84:	24001488 	.word	0x24001488
 800ad88:	2400148c 	.word	0x2400148c
 800ad8c:	24001478 	.word	0x24001478
 800ad90:	2400100c 	.word	0x2400100c
 800ad94:	24001008 	.word	0x24001008
 800ad98:	24001484 	.word	0x24001484
 800ad9c:	24001480 	.word	0x24001480

0800ada0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ada0:	b480      	push	{r7}
 800ada2:	b085      	sub	sp, #20
 800ada4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ada6:	4b28      	ldr	r3, [pc, #160]	; (800ae48 <vTaskSwitchContext+0xa8>)
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d003      	beq.n	800adb6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800adae:	4b27      	ldr	r3, [pc, #156]	; (800ae4c <vTaskSwitchContext+0xac>)
 800adb0:	2201      	movs	r2, #1
 800adb2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800adb4:	e041      	b.n	800ae3a <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800adb6:	4b25      	ldr	r3, [pc, #148]	; (800ae4c <vTaskSwitchContext+0xac>)
 800adb8:	2200      	movs	r2, #0
 800adba:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800adbc:	4b24      	ldr	r3, [pc, #144]	; (800ae50 <vTaskSwitchContext+0xb0>)
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	60fb      	str	r3, [r7, #12]
 800adc2:	e010      	b.n	800ade6 <vTaskSwitchContext+0x46>
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d10a      	bne.n	800ade0 <vTaskSwitchContext+0x40>
	__asm volatile
 800adca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adce:	f383 8811 	msr	BASEPRI, r3
 800add2:	f3bf 8f6f 	isb	sy
 800add6:	f3bf 8f4f 	dsb	sy
 800adda:	607b      	str	r3, [r7, #4]
}
 800addc:	bf00      	nop
 800adde:	e7fe      	b.n	800adde <vTaskSwitchContext+0x3e>
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	3b01      	subs	r3, #1
 800ade4:	60fb      	str	r3, [r7, #12]
 800ade6:	491b      	ldr	r1, [pc, #108]	; (800ae54 <vTaskSwitchContext+0xb4>)
 800ade8:	68fa      	ldr	r2, [r7, #12]
 800adea:	4613      	mov	r3, r2
 800adec:	009b      	lsls	r3, r3, #2
 800adee:	4413      	add	r3, r2
 800adf0:	009b      	lsls	r3, r3, #2
 800adf2:	440b      	add	r3, r1
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d0e4      	beq.n	800adc4 <vTaskSwitchContext+0x24>
 800adfa:	68fa      	ldr	r2, [r7, #12]
 800adfc:	4613      	mov	r3, r2
 800adfe:	009b      	lsls	r3, r3, #2
 800ae00:	4413      	add	r3, r2
 800ae02:	009b      	lsls	r3, r3, #2
 800ae04:	4a13      	ldr	r2, [pc, #76]	; (800ae54 <vTaskSwitchContext+0xb4>)
 800ae06:	4413      	add	r3, r2
 800ae08:	60bb      	str	r3, [r7, #8]
 800ae0a:	68bb      	ldr	r3, [r7, #8]
 800ae0c:	685b      	ldr	r3, [r3, #4]
 800ae0e:	685a      	ldr	r2, [r3, #4]
 800ae10:	68bb      	ldr	r3, [r7, #8]
 800ae12:	605a      	str	r2, [r3, #4]
 800ae14:	68bb      	ldr	r3, [r7, #8]
 800ae16:	685a      	ldr	r2, [r3, #4]
 800ae18:	68bb      	ldr	r3, [r7, #8]
 800ae1a:	3308      	adds	r3, #8
 800ae1c:	429a      	cmp	r2, r3
 800ae1e:	d104      	bne.n	800ae2a <vTaskSwitchContext+0x8a>
 800ae20:	68bb      	ldr	r3, [r7, #8]
 800ae22:	685b      	ldr	r3, [r3, #4]
 800ae24:	685a      	ldr	r2, [r3, #4]
 800ae26:	68bb      	ldr	r3, [r7, #8]
 800ae28:	605a      	str	r2, [r3, #4]
 800ae2a:	68bb      	ldr	r3, [r7, #8]
 800ae2c:	685b      	ldr	r3, [r3, #4]
 800ae2e:	68db      	ldr	r3, [r3, #12]
 800ae30:	4a09      	ldr	r2, [pc, #36]	; (800ae58 <vTaskSwitchContext+0xb8>)
 800ae32:	6013      	str	r3, [r2, #0]
 800ae34:	4a06      	ldr	r2, [pc, #24]	; (800ae50 <vTaskSwitchContext+0xb0>)
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	6013      	str	r3, [r2, #0]
}
 800ae3a:	bf00      	nop
 800ae3c:	3714      	adds	r7, #20
 800ae3e:	46bd      	mov	sp, r7
 800ae40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae44:	4770      	bx	lr
 800ae46:	bf00      	nop
 800ae48:	24001490 	.word	0x24001490
 800ae4c:	24001484 	.word	0x24001484
 800ae50:	24001478 	.word	0x24001478
 800ae54:	2400100c 	.word	0x2400100c
 800ae58:	24001008 	.word	0x24001008

0800ae5c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ae5c:	b480      	push	{r7}
 800ae5e:	b083      	sub	sp, #12
 800ae60:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ae62:	4b0c      	ldr	r3, [pc, #48]	; (800ae94 <prvResetNextTaskUnblockTime+0x38>)
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d104      	bne.n	800ae76 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ae6c:	4b0a      	ldr	r3, [pc, #40]	; (800ae98 <prvResetNextTaskUnblockTime+0x3c>)
 800ae6e:	f04f 32ff 	mov.w	r2, #4294967295
 800ae72:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ae74:	e008      	b.n	800ae88 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae76:	4b07      	ldr	r3, [pc, #28]	; (800ae94 <prvResetNextTaskUnblockTime+0x38>)
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	68db      	ldr	r3, [r3, #12]
 800ae7c:	68db      	ldr	r3, [r3, #12]
 800ae7e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	685b      	ldr	r3, [r3, #4]
 800ae84:	4a04      	ldr	r2, [pc, #16]	; (800ae98 <prvResetNextTaskUnblockTime+0x3c>)
 800ae86:	6013      	str	r3, [r2, #0]
}
 800ae88:	bf00      	nop
 800ae8a:	370c      	adds	r7, #12
 800ae8c:	46bd      	mov	sp, r7
 800ae8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae92:	4770      	bx	lr
 800ae94:	2400146c 	.word	0x2400146c
 800ae98:	2400148c 	.word	0x2400148c

0800ae9c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ae9c:	b480      	push	{r7}
 800ae9e:	b083      	sub	sp, #12
 800aea0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800aea2:	4b0b      	ldr	r3, [pc, #44]	; (800aed0 <xTaskGetSchedulerState+0x34>)
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d102      	bne.n	800aeb0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800aeaa:	2301      	movs	r3, #1
 800aeac:	607b      	str	r3, [r7, #4]
 800aeae:	e008      	b.n	800aec2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aeb0:	4b08      	ldr	r3, [pc, #32]	; (800aed4 <xTaskGetSchedulerState+0x38>)
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d102      	bne.n	800aebe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800aeb8:	2302      	movs	r3, #2
 800aeba:	607b      	str	r3, [r7, #4]
 800aebc:	e001      	b.n	800aec2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800aebe:	2300      	movs	r3, #0
 800aec0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800aec2:	687b      	ldr	r3, [r7, #4]
	}
 800aec4:	4618      	mov	r0, r3
 800aec6:	370c      	adds	r7, #12
 800aec8:	46bd      	mov	sp, r7
 800aeca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aece:	4770      	bx	lr
 800aed0:	2400147c 	.word	0x2400147c
 800aed4:	24001490 	.word	0x24001490
	...

0800aee0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800aee0:	4b07      	ldr	r3, [pc, #28]	; (800af00 <pxCurrentTCBConst2>)
 800aee2:	6819      	ldr	r1, [r3, #0]
 800aee4:	6808      	ldr	r0, [r1, #0]
 800aee6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aeea:	f380 8809 	msr	PSP, r0
 800aeee:	f3bf 8f6f 	isb	sy
 800aef2:	f04f 0000 	mov.w	r0, #0
 800aef6:	f380 8811 	msr	BASEPRI, r0
 800aefa:	4770      	bx	lr
 800aefc:	f3af 8000 	nop.w

0800af00 <pxCurrentTCBConst2>:
 800af00:	24001008 	.word	0x24001008
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800af04:	bf00      	nop
 800af06:	bf00      	nop
	...

0800af10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800af10:	f3ef 8009 	mrs	r0, PSP
 800af14:	f3bf 8f6f 	isb	sy
 800af18:	4b15      	ldr	r3, [pc, #84]	; (800af70 <pxCurrentTCBConst>)
 800af1a:	681a      	ldr	r2, [r3, #0]
 800af1c:	f01e 0f10 	tst.w	lr, #16
 800af20:	bf08      	it	eq
 800af22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800af26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af2a:	6010      	str	r0, [r2, #0]
 800af2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800af30:	f04f 0050 	mov.w	r0, #80	; 0x50
 800af34:	f380 8811 	msr	BASEPRI, r0
 800af38:	f3bf 8f4f 	dsb	sy
 800af3c:	f3bf 8f6f 	isb	sy
 800af40:	f7ff ff2e 	bl	800ada0 <vTaskSwitchContext>
 800af44:	f04f 0000 	mov.w	r0, #0
 800af48:	f380 8811 	msr	BASEPRI, r0
 800af4c:	bc09      	pop	{r0, r3}
 800af4e:	6819      	ldr	r1, [r3, #0]
 800af50:	6808      	ldr	r0, [r1, #0]
 800af52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af56:	f01e 0f10 	tst.w	lr, #16
 800af5a:	bf08      	it	eq
 800af5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800af60:	f380 8809 	msr	PSP, r0
 800af64:	f3bf 8f6f 	isb	sy
 800af68:	4770      	bx	lr
 800af6a:	bf00      	nop
 800af6c:	f3af 8000 	nop.w

0800af70 <pxCurrentTCBConst>:
 800af70:	24001008 	.word	0x24001008
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800af74:	bf00      	nop
 800af76:	bf00      	nop

0800af78 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800af78:	b580      	push	{r7, lr}
 800af7a:	b082      	sub	sp, #8
 800af7c:	af00      	add	r7, sp, #0
	__asm volatile
 800af7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af82:	f383 8811 	msr	BASEPRI, r3
 800af86:	f3bf 8f6f 	isb	sy
 800af8a:	f3bf 8f4f 	dsb	sy
 800af8e:	607b      	str	r3, [r7, #4]
}
 800af90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800af92:	f7ff fe4b 	bl	800ac2c <xTaskIncrementTick>
 800af96:	4603      	mov	r3, r0
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d003      	beq.n	800afa4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800af9c:	4b06      	ldr	r3, [pc, #24]	; (800afb8 <xPortSysTickHandler+0x40>)
 800af9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800afa2:	601a      	str	r2, [r3, #0]
 800afa4:	2300      	movs	r3, #0
 800afa6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800afa8:	683b      	ldr	r3, [r7, #0]
 800afaa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800afae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800afb0:	bf00      	nop
 800afb2:	3708      	adds	r7, #8
 800afb4:	46bd      	mov	sp, r7
 800afb6:	bd80      	pop	{r7, pc}
 800afb8:	e000ed04 	.word	0xe000ed04

0800afbc <srand>:
 800afbc:	b538      	push	{r3, r4, r5, lr}
 800afbe:	4b10      	ldr	r3, [pc, #64]	; (800b000 <srand+0x44>)
 800afc0:	681d      	ldr	r5, [r3, #0]
 800afc2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800afc4:	4604      	mov	r4, r0
 800afc6:	b9b3      	cbnz	r3, 800aff6 <srand+0x3a>
 800afc8:	2018      	movs	r0, #24
 800afca:	f000 fa6b 	bl	800b4a4 <malloc>
 800afce:	4602      	mov	r2, r0
 800afd0:	6328      	str	r0, [r5, #48]	; 0x30
 800afd2:	b920      	cbnz	r0, 800afde <srand+0x22>
 800afd4:	4b0b      	ldr	r3, [pc, #44]	; (800b004 <srand+0x48>)
 800afd6:	480c      	ldr	r0, [pc, #48]	; (800b008 <srand+0x4c>)
 800afd8:	2146      	movs	r1, #70	; 0x46
 800afda:	f000 f9f9 	bl	800b3d0 <__assert_func>
 800afde:	490b      	ldr	r1, [pc, #44]	; (800b00c <srand+0x50>)
 800afe0:	4b0b      	ldr	r3, [pc, #44]	; (800b010 <srand+0x54>)
 800afe2:	e9c0 1300 	strd	r1, r3, [r0]
 800afe6:	4b0b      	ldr	r3, [pc, #44]	; (800b014 <srand+0x58>)
 800afe8:	6083      	str	r3, [r0, #8]
 800afea:	230b      	movs	r3, #11
 800afec:	8183      	strh	r3, [r0, #12]
 800afee:	2100      	movs	r1, #0
 800aff0:	2001      	movs	r0, #1
 800aff2:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800aff6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800aff8:	2200      	movs	r2, #0
 800affa:	611c      	str	r4, [r3, #16]
 800affc:	615a      	str	r2, [r3, #20]
 800affe:	bd38      	pop	{r3, r4, r5, pc}
 800b000:	2400008c 	.word	0x2400008c
 800b004:	0800d05c 	.word	0x0800d05c
 800b008:	0800d073 	.word	0x0800d073
 800b00c:	abcd330e 	.word	0xabcd330e
 800b010:	e66d1234 	.word	0xe66d1234
 800b014:	0005deec 	.word	0x0005deec

0800b018 <std>:
 800b018:	2300      	movs	r3, #0
 800b01a:	b510      	push	{r4, lr}
 800b01c:	4604      	mov	r4, r0
 800b01e:	e9c0 3300 	strd	r3, r3, [r0]
 800b022:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b026:	6083      	str	r3, [r0, #8]
 800b028:	8181      	strh	r1, [r0, #12]
 800b02a:	6643      	str	r3, [r0, #100]	; 0x64
 800b02c:	81c2      	strh	r2, [r0, #14]
 800b02e:	6183      	str	r3, [r0, #24]
 800b030:	4619      	mov	r1, r3
 800b032:	2208      	movs	r2, #8
 800b034:	305c      	adds	r0, #92	; 0x5c
 800b036:	f000 f914 	bl	800b262 <memset>
 800b03a:	4b0d      	ldr	r3, [pc, #52]	; (800b070 <std+0x58>)
 800b03c:	6263      	str	r3, [r4, #36]	; 0x24
 800b03e:	4b0d      	ldr	r3, [pc, #52]	; (800b074 <std+0x5c>)
 800b040:	62a3      	str	r3, [r4, #40]	; 0x28
 800b042:	4b0d      	ldr	r3, [pc, #52]	; (800b078 <std+0x60>)
 800b044:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b046:	4b0d      	ldr	r3, [pc, #52]	; (800b07c <std+0x64>)
 800b048:	6323      	str	r3, [r4, #48]	; 0x30
 800b04a:	4b0d      	ldr	r3, [pc, #52]	; (800b080 <std+0x68>)
 800b04c:	6224      	str	r4, [r4, #32]
 800b04e:	429c      	cmp	r4, r3
 800b050:	d006      	beq.n	800b060 <std+0x48>
 800b052:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800b056:	4294      	cmp	r4, r2
 800b058:	d002      	beq.n	800b060 <std+0x48>
 800b05a:	33d0      	adds	r3, #208	; 0xd0
 800b05c:	429c      	cmp	r4, r3
 800b05e:	d105      	bne.n	800b06c <std+0x54>
 800b060:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b064:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b068:	f000 b9a0 	b.w	800b3ac <__retarget_lock_init_recursive>
 800b06c:	bd10      	pop	{r4, pc}
 800b06e:	bf00      	nop
 800b070:	0800b1dd 	.word	0x0800b1dd
 800b074:	0800b1ff 	.word	0x0800b1ff
 800b078:	0800b237 	.word	0x0800b237
 800b07c:	0800b25b 	.word	0x0800b25b
 800b080:	24001494 	.word	0x24001494

0800b084 <stdio_exit_handler>:
 800b084:	4a02      	ldr	r2, [pc, #8]	; (800b090 <stdio_exit_handler+0xc>)
 800b086:	4903      	ldr	r1, [pc, #12]	; (800b094 <stdio_exit_handler+0x10>)
 800b088:	4803      	ldr	r0, [pc, #12]	; (800b098 <stdio_exit_handler+0x14>)
 800b08a:	f000 b869 	b.w	800b160 <_fwalk_sglue>
 800b08e:	bf00      	nop
 800b090:	24000034 	.word	0x24000034
 800b094:	0800bce9 	.word	0x0800bce9
 800b098:	24000040 	.word	0x24000040

0800b09c <cleanup_stdio>:
 800b09c:	6841      	ldr	r1, [r0, #4]
 800b09e:	4b0c      	ldr	r3, [pc, #48]	; (800b0d0 <cleanup_stdio+0x34>)
 800b0a0:	4299      	cmp	r1, r3
 800b0a2:	b510      	push	{r4, lr}
 800b0a4:	4604      	mov	r4, r0
 800b0a6:	d001      	beq.n	800b0ac <cleanup_stdio+0x10>
 800b0a8:	f000 fe1e 	bl	800bce8 <_fflush_r>
 800b0ac:	68a1      	ldr	r1, [r4, #8]
 800b0ae:	4b09      	ldr	r3, [pc, #36]	; (800b0d4 <cleanup_stdio+0x38>)
 800b0b0:	4299      	cmp	r1, r3
 800b0b2:	d002      	beq.n	800b0ba <cleanup_stdio+0x1e>
 800b0b4:	4620      	mov	r0, r4
 800b0b6:	f000 fe17 	bl	800bce8 <_fflush_r>
 800b0ba:	68e1      	ldr	r1, [r4, #12]
 800b0bc:	4b06      	ldr	r3, [pc, #24]	; (800b0d8 <cleanup_stdio+0x3c>)
 800b0be:	4299      	cmp	r1, r3
 800b0c0:	d004      	beq.n	800b0cc <cleanup_stdio+0x30>
 800b0c2:	4620      	mov	r0, r4
 800b0c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b0c8:	f000 be0e 	b.w	800bce8 <_fflush_r>
 800b0cc:	bd10      	pop	{r4, pc}
 800b0ce:	bf00      	nop
 800b0d0:	24001494 	.word	0x24001494
 800b0d4:	240014fc 	.word	0x240014fc
 800b0d8:	24001564 	.word	0x24001564

0800b0dc <global_stdio_init.part.0>:
 800b0dc:	b510      	push	{r4, lr}
 800b0de:	4b0b      	ldr	r3, [pc, #44]	; (800b10c <global_stdio_init.part.0+0x30>)
 800b0e0:	4c0b      	ldr	r4, [pc, #44]	; (800b110 <global_stdio_init.part.0+0x34>)
 800b0e2:	4a0c      	ldr	r2, [pc, #48]	; (800b114 <global_stdio_init.part.0+0x38>)
 800b0e4:	601a      	str	r2, [r3, #0]
 800b0e6:	4620      	mov	r0, r4
 800b0e8:	2200      	movs	r2, #0
 800b0ea:	2104      	movs	r1, #4
 800b0ec:	f7ff ff94 	bl	800b018 <std>
 800b0f0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800b0f4:	2201      	movs	r2, #1
 800b0f6:	2109      	movs	r1, #9
 800b0f8:	f7ff ff8e 	bl	800b018 <std>
 800b0fc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800b100:	2202      	movs	r2, #2
 800b102:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b106:	2112      	movs	r1, #18
 800b108:	f7ff bf86 	b.w	800b018 <std>
 800b10c:	240015cc 	.word	0x240015cc
 800b110:	24001494 	.word	0x24001494
 800b114:	0800b085 	.word	0x0800b085

0800b118 <__sfp_lock_acquire>:
 800b118:	4801      	ldr	r0, [pc, #4]	; (800b120 <__sfp_lock_acquire+0x8>)
 800b11a:	f000 b948 	b.w	800b3ae <__retarget_lock_acquire_recursive>
 800b11e:	bf00      	nop
 800b120:	240015d5 	.word	0x240015d5

0800b124 <__sfp_lock_release>:
 800b124:	4801      	ldr	r0, [pc, #4]	; (800b12c <__sfp_lock_release+0x8>)
 800b126:	f000 b943 	b.w	800b3b0 <__retarget_lock_release_recursive>
 800b12a:	bf00      	nop
 800b12c:	240015d5 	.word	0x240015d5

0800b130 <__sinit>:
 800b130:	b510      	push	{r4, lr}
 800b132:	4604      	mov	r4, r0
 800b134:	f7ff fff0 	bl	800b118 <__sfp_lock_acquire>
 800b138:	6a23      	ldr	r3, [r4, #32]
 800b13a:	b11b      	cbz	r3, 800b144 <__sinit+0x14>
 800b13c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b140:	f7ff bff0 	b.w	800b124 <__sfp_lock_release>
 800b144:	4b04      	ldr	r3, [pc, #16]	; (800b158 <__sinit+0x28>)
 800b146:	6223      	str	r3, [r4, #32]
 800b148:	4b04      	ldr	r3, [pc, #16]	; (800b15c <__sinit+0x2c>)
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d1f5      	bne.n	800b13c <__sinit+0xc>
 800b150:	f7ff ffc4 	bl	800b0dc <global_stdio_init.part.0>
 800b154:	e7f2      	b.n	800b13c <__sinit+0xc>
 800b156:	bf00      	nop
 800b158:	0800b09d 	.word	0x0800b09d
 800b15c:	240015cc 	.word	0x240015cc

0800b160 <_fwalk_sglue>:
 800b160:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b164:	4607      	mov	r7, r0
 800b166:	4688      	mov	r8, r1
 800b168:	4614      	mov	r4, r2
 800b16a:	2600      	movs	r6, #0
 800b16c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b170:	f1b9 0901 	subs.w	r9, r9, #1
 800b174:	d505      	bpl.n	800b182 <_fwalk_sglue+0x22>
 800b176:	6824      	ldr	r4, [r4, #0]
 800b178:	2c00      	cmp	r4, #0
 800b17a:	d1f7      	bne.n	800b16c <_fwalk_sglue+0xc>
 800b17c:	4630      	mov	r0, r6
 800b17e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b182:	89ab      	ldrh	r3, [r5, #12]
 800b184:	2b01      	cmp	r3, #1
 800b186:	d907      	bls.n	800b198 <_fwalk_sglue+0x38>
 800b188:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b18c:	3301      	adds	r3, #1
 800b18e:	d003      	beq.n	800b198 <_fwalk_sglue+0x38>
 800b190:	4629      	mov	r1, r5
 800b192:	4638      	mov	r0, r7
 800b194:	47c0      	blx	r8
 800b196:	4306      	orrs	r6, r0
 800b198:	3568      	adds	r5, #104	; 0x68
 800b19a:	e7e9      	b.n	800b170 <_fwalk_sglue+0x10>

0800b19c <siprintf>:
 800b19c:	b40e      	push	{r1, r2, r3}
 800b19e:	b500      	push	{lr}
 800b1a0:	b09c      	sub	sp, #112	; 0x70
 800b1a2:	ab1d      	add	r3, sp, #116	; 0x74
 800b1a4:	9002      	str	r0, [sp, #8]
 800b1a6:	9006      	str	r0, [sp, #24]
 800b1a8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b1ac:	4809      	ldr	r0, [pc, #36]	; (800b1d4 <siprintf+0x38>)
 800b1ae:	9107      	str	r1, [sp, #28]
 800b1b0:	9104      	str	r1, [sp, #16]
 800b1b2:	4909      	ldr	r1, [pc, #36]	; (800b1d8 <siprintf+0x3c>)
 800b1b4:	f853 2b04 	ldr.w	r2, [r3], #4
 800b1b8:	9105      	str	r1, [sp, #20]
 800b1ba:	6800      	ldr	r0, [r0, #0]
 800b1bc:	9301      	str	r3, [sp, #4]
 800b1be:	a902      	add	r1, sp, #8
 800b1c0:	f000 fa7e 	bl	800b6c0 <_svfiprintf_r>
 800b1c4:	9b02      	ldr	r3, [sp, #8]
 800b1c6:	2200      	movs	r2, #0
 800b1c8:	701a      	strb	r2, [r3, #0]
 800b1ca:	b01c      	add	sp, #112	; 0x70
 800b1cc:	f85d eb04 	ldr.w	lr, [sp], #4
 800b1d0:	b003      	add	sp, #12
 800b1d2:	4770      	bx	lr
 800b1d4:	2400008c 	.word	0x2400008c
 800b1d8:	ffff0208 	.word	0xffff0208

0800b1dc <__sread>:
 800b1dc:	b510      	push	{r4, lr}
 800b1de:	460c      	mov	r4, r1
 800b1e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1e4:	f000 f894 	bl	800b310 <_read_r>
 800b1e8:	2800      	cmp	r0, #0
 800b1ea:	bfab      	itete	ge
 800b1ec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b1ee:	89a3      	ldrhlt	r3, [r4, #12]
 800b1f0:	181b      	addge	r3, r3, r0
 800b1f2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b1f6:	bfac      	ite	ge
 800b1f8:	6563      	strge	r3, [r4, #84]	; 0x54
 800b1fa:	81a3      	strhlt	r3, [r4, #12]
 800b1fc:	bd10      	pop	{r4, pc}

0800b1fe <__swrite>:
 800b1fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b202:	461f      	mov	r7, r3
 800b204:	898b      	ldrh	r3, [r1, #12]
 800b206:	05db      	lsls	r3, r3, #23
 800b208:	4605      	mov	r5, r0
 800b20a:	460c      	mov	r4, r1
 800b20c:	4616      	mov	r6, r2
 800b20e:	d505      	bpl.n	800b21c <__swrite+0x1e>
 800b210:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b214:	2302      	movs	r3, #2
 800b216:	2200      	movs	r2, #0
 800b218:	f000 f868 	bl	800b2ec <_lseek_r>
 800b21c:	89a3      	ldrh	r3, [r4, #12]
 800b21e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b222:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b226:	81a3      	strh	r3, [r4, #12]
 800b228:	4632      	mov	r2, r6
 800b22a:	463b      	mov	r3, r7
 800b22c:	4628      	mov	r0, r5
 800b22e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b232:	f000 b87f 	b.w	800b334 <_write_r>

0800b236 <__sseek>:
 800b236:	b510      	push	{r4, lr}
 800b238:	460c      	mov	r4, r1
 800b23a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b23e:	f000 f855 	bl	800b2ec <_lseek_r>
 800b242:	1c43      	adds	r3, r0, #1
 800b244:	89a3      	ldrh	r3, [r4, #12]
 800b246:	bf15      	itete	ne
 800b248:	6560      	strne	r0, [r4, #84]	; 0x54
 800b24a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b24e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b252:	81a3      	strheq	r3, [r4, #12]
 800b254:	bf18      	it	ne
 800b256:	81a3      	strhne	r3, [r4, #12]
 800b258:	bd10      	pop	{r4, pc}

0800b25a <__sclose>:
 800b25a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b25e:	f000 b823 	b.w	800b2a8 <_close_r>

0800b262 <memset>:
 800b262:	4402      	add	r2, r0
 800b264:	4603      	mov	r3, r0
 800b266:	4293      	cmp	r3, r2
 800b268:	d100      	bne.n	800b26c <memset+0xa>
 800b26a:	4770      	bx	lr
 800b26c:	f803 1b01 	strb.w	r1, [r3], #1
 800b270:	e7f9      	b.n	800b266 <memset+0x4>
	...

0800b274 <time>:
 800b274:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b276:	4b0b      	ldr	r3, [pc, #44]	; (800b2a4 <time+0x30>)
 800b278:	2200      	movs	r2, #0
 800b27a:	4669      	mov	r1, sp
 800b27c:	4604      	mov	r4, r0
 800b27e:	6818      	ldr	r0, [r3, #0]
 800b280:	f000 f822 	bl	800b2c8 <_gettimeofday_r>
 800b284:	2800      	cmp	r0, #0
 800b286:	bfbe      	ittt	lt
 800b288:	f04f 32ff 	movlt.w	r2, #4294967295
 800b28c:	f04f 33ff 	movlt.w	r3, #4294967295
 800b290:	e9cd 2300 	strdlt	r2, r3, [sp]
 800b294:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b298:	b10c      	cbz	r4, 800b29e <time+0x2a>
 800b29a:	e9c4 0100 	strd	r0, r1, [r4]
 800b29e:	b004      	add	sp, #16
 800b2a0:	bd10      	pop	{r4, pc}
 800b2a2:	bf00      	nop
 800b2a4:	2400008c 	.word	0x2400008c

0800b2a8 <_close_r>:
 800b2a8:	b538      	push	{r3, r4, r5, lr}
 800b2aa:	4d06      	ldr	r5, [pc, #24]	; (800b2c4 <_close_r+0x1c>)
 800b2ac:	2300      	movs	r3, #0
 800b2ae:	4604      	mov	r4, r0
 800b2b0:	4608      	mov	r0, r1
 800b2b2:	602b      	str	r3, [r5, #0]
 800b2b4:	f7f5 fb12 	bl	80008dc <_close>
 800b2b8:	1c43      	adds	r3, r0, #1
 800b2ba:	d102      	bne.n	800b2c2 <_close_r+0x1a>
 800b2bc:	682b      	ldr	r3, [r5, #0]
 800b2be:	b103      	cbz	r3, 800b2c2 <_close_r+0x1a>
 800b2c0:	6023      	str	r3, [r4, #0]
 800b2c2:	bd38      	pop	{r3, r4, r5, pc}
 800b2c4:	240015d0 	.word	0x240015d0

0800b2c8 <_gettimeofday_r>:
 800b2c8:	b538      	push	{r3, r4, r5, lr}
 800b2ca:	4d07      	ldr	r5, [pc, #28]	; (800b2e8 <_gettimeofday_r+0x20>)
 800b2cc:	2300      	movs	r3, #0
 800b2ce:	4604      	mov	r4, r0
 800b2d0:	4608      	mov	r0, r1
 800b2d2:	4611      	mov	r1, r2
 800b2d4:	602b      	str	r3, [r5, #0]
 800b2d6:	f001 f84b 	bl	800c370 <_gettimeofday>
 800b2da:	1c43      	adds	r3, r0, #1
 800b2dc:	d102      	bne.n	800b2e4 <_gettimeofday_r+0x1c>
 800b2de:	682b      	ldr	r3, [r5, #0]
 800b2e0:	b103      	cbz	r3, 800b2e4 <_gettimeofday_r+0x1c>
 800b2e2:	6023      	str	r3, [r4, #0]
 800b2e4:	bd38      	pop	{r3, r4, r5, pc}
 800b2e6:	bf00      	nop
 800b2e8:	240015d0 	.word	0x240015d0

0800b2ec <_lseek_r>:
 800b2ec:	b538      	push	{r3, r4, r5, lr}
 800b2ee:	4d07      	ldr	r5, [pc, #28]	; (800b30c <_lseek_r+0x20>)
 800b2f0:	4604      	mov	r4, r0
 800b2f2:	4608      	mov	r0, r1
 800b2f4:	4611      	mov	r1, r2
 800b2f6:	2200      	movs	r2, #0
 800b2f8:	602a      	str	r2, [r5, #0]
 800b2fa:	461a      	mov	r2, r3
 800b2fc:	f7f5 fb05 	bl	800090a <_lseek>
 800b300:	1c43      	adds	r3, r0, #1
 800b302:	d102      	bne.n	800b30a <_lseek_r+0x1e>
 800b304:	682b      	ldr	r3, [r5, #0]
 800b306:	b103      	cbz	r3, 800b30a <_lseek_r+0x1e>
 800b308:	6023      	str	r3, [r4, #0]
 800b30a:	bd38      	pop	{r3, r4, r5, pc}
 800b30c:	240015d0 	.word	0x240015d0

0800b310 <_read_r>:
 800b310:	b538      	push	{r3, r4, r5, lr}
 800b312:	4d07      	ldr	r5, [pc, #28]	; (800b330 <_read_r+0x20>)
 800b314:	4604      	mov	r4, r0
 800b316:	4608      	mov	r0, r1
 800b318:	4611      	mov	r1, r2
 800b31a:	2200      	movs	r2, #0
 800b31c:	602a      	str	r2, [r5, #0]
 800b31e:	461a      	mov	r2, r3
 800b320:	f7f5 fb20 	bl	8000964 <_read>
 800b324:	1c43      	adds	r3, r0, #1
 800b326:	d102      	bne.n	800b32e <_read_r+0x1e>
 800b328:	682b      	ldr	r3, [r5, #0]
 800b32a:	b103      	cbz	r3, 800b32e <_read_r+0x1e>
 800b32c:	6023      	str	r3, [r4, #0]
 800b32e:	bd38      	pop	{r3, r4, r5, pc}
 800b330:	240015d0 	.word	0x240015d0

0800b334 <_write_r>:
 800b334:	b538      	push	{r3, r4, r5, lr}
 800b336:	4d07      	ldr	r5, [pc, #28]	; (800b354 <_write_r+0x20>)
 800b338:	4604      	mov	r4, r0
 800b33a:	4608      	mov	r0, r1
 800b33c:	4611      	mov	r1, r2
 800b33e:	2200      	movs	r2, #0
 800b340:	602a      	str	r2, [r5, #0]
 800b342:	461a      	mov	r2, r3
 800b344:	f7f5 fb36 	bl	80009b4 <_write>
 800b348:	1c43      	adds	r3, r0, #1
 800b34a:	d102      	bne.n	800b352 <_write_r+0x1e>
 800b34c:	682b      	ldr	r3, [r5, #0]
 800b34e:	b103      	cbz	r3, 800b352 <_write_r+0x1e>
 800b350:	6023      	str	r3, [r4, #0]
 800b352:	bd38      	pop	{r3, r4, r5, pc}
 800b354:	240015d0 	.word	0x240015d0

0800b358 <__errno>:
 800b358:	4b01      	ldr	r3, [pc, #4]	; (800b360 <__errno+0x8>)
 800b35a:	6818      	ldr	r0, [r3, #0]
 800b35c:	4770      	bx	lr
 800b35e:	bf00      	nop
 800b360:	2400008c 	.word	0x2400008c

0800b364 <__libc_init_array>:
 800b364:	b570      	push	{r4, r5, r6, lr}
 800b366:	4d0d      	ldr	r5, [pc, #52]	; (800b39c <__libc_init_array+0x38>)
 800b368:	4c0d      	ldr	r4, [pc, #52]	; (800b3a0 <__libc_init_array+0x3c>)
 800b36a:	1b64      	subs	r4, r4, r5
 800b36c:	10a4      	asrs	r4, r4, #2
 800b36e:	2600      	movs	r6, #0
 800b370:	42a6      	cmp	r6, r4
 800b372:	d109      	bne.n	800b388 <__libc_init_array+0x24>
 800b374:	4d0b      	ldr	r5, [pc, #44]	; (800b3a4 <__libc_init_array+0x40>)
 800b376:	4c0c      	ldr	r4, [pc, #48]	; (800b3a8 <__libc_init_array+0x44>)
 800b378:	f001 f802 	bl	800c380 <_init>
 800b37c:	1b64      	subs	r4, r4, r5
 800b37e:	10a4      	asrs	r4, r4, #2
 800b380:	2600      	movs	r6, #0
 800b382:	42a6      	cmp	r6, r4
 800b384:	d105      	bne.n	800b392 <__libc_init_array+0x2e>
 800b386:	bd70      	pop	{r4, r5, r6, pc}
 800b388:	f855 3b04 	ldr.w	r3, [r5], #4
 800b38c:	4798      	blx	r3
 800b38e:	3601      	adds	r6, #1
 800b390:	e7ee      	b.n	800b370 <__libc_init_array+0xc>
 800b392:	f855 3b04 	ldr.w	r3, [r5], #4
 800b396:	4798      	blx	r3
 800b398:	3601      	adds	r6, #1
 800b39a:	e7f2      	b.n	800b382 <__libc_init_array+0x1e>
 800b39c:	0800d13c 	.word	0x0800d13c
 800b3a0:	0800d13c 	.word	0x0800d13c
 800b3a4:	0800d13c 	.word	0x0800d13c
 800b3a8:	0800d140 	.word	0x0800d140

0800b3ac <__retarget_lock_init_recursive>:
 800b3ac:	4770      	bx	lr

0800b3ae <__retarget_lock_acquire_recursive>:
 800b3ae:	4770      	bx	lr

0800b3b0 <__retarget_lock_release_recursive>:
 800b3b0:	4770      	bx	lr

0800b3b2 <memcpy>:
 800b3b2:	440a      	add	r2, r1
 800b3b4:	4291      	cmp	r1, r2
 800b3b6:	f100 33ff 	add.w	r3, r0, #4294967295
 800b3ba:	d100      	bne.n	800b3be <memcpy+0xc>
 800b3bc:	4770      	bx	lr
 800b3be:	b510      	push	{r4, lr}
 800b3c0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b3c4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b3c8:	4291      	cmp	r1, r2
 800b3ca:	d1f9      	bne.n	800b3c0 <memcpy+0xe>
 800b3cc:	bd10      	pop	{r4, pc}
	...

0800b3d0 <__assert_func>:
 800b3d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b3d2:	4614      	mov	r4, r2
 800b3d4:	461a      	mov	r2, r3
 800b3d6:	4b09      	ldr	r3, [pc, #36]	; (800b3fc <__assert_func+0x2c>)
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	4605      	mov	r5, r0
 800b3dc:	68d8      	ldr	r0, [r3, #12]
 800b3de:	b14c      	cbz	r4, 800b3f4 <__assert_func+0x24>
 800b3e0:	4b07      	ldr	r3, [pc, #28]	; (800b400 <__assert_func+0x30>)
 800b3e2:	9100      	str	r1, [sp, #0]
 800b3e4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b3e8:	4906      	ldr	r1, [pc, #24]	; (800b404 <__assert_func+0x34>)
 800b3ea:	462b      	mov	r3, r5
 800b3ec:	f000 fca4 	bl	800bd38 <fiprintf>
 800b3f0:	f000 fd62 	bl	800beb8 <abort>
 800b3f4:	4b04      	ldr	r3, [pc, #16]	; (800b408 <__assert_func+0x38>)
 800b3f6:	461c      	mov	r4, r3
 800b3f8:	e7f3      	b.n	800b3e2 <__assert_func+0x12>
 800b3fa:	bf00      	nop
 800b3fc:	2400008c 	.word	0x2400008c
 800b400:	0800d0cb 	.word	0x0800d0cb
 800b404:	0800d0d8 	.word	0x0800d0d8
 800b408:	0800d106 	.word	0x0800d106

0800b40c <_free_r>:
 800b40c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b40e:	2900      	cmp	r1, #0
 800b410:	d044      	beq.n	800b49c <_free_r+0x90>
 800b412:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b416:	9001      	str	r0, [sp, #4]
 800b418:	2b00      	cmp	r3, #0
 800b41a:	f1a1 0404 	sub.w	r4, r1, #4
 800b41e:	bfb8      	it	lt
 800b420:	18e4      	addlt	r4, r4, r3
 800b422:	f000 f8e7 	bl	800b5f4 <__malloc_lock>
 800b426:	4a1e      	ldr	r2, [pc, #120]	; (800b4a0 <_free_r+0x94>)
 800b428:	9801      	ldr	r0, [sp, #4]
 800b42a:	6813      	ldr	r3, [r2, #0]
 800b42c:	b933      	cbnz	r3, 800b43c <_free_r+0x30>
 800b42e:	6063      	str	r3, [r4, #4]
 800b430:	6014      	str	r4, [r2, #0]
 800b432:	b003      	add	sp, #12
 800b434:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b438:	f000 b8e2 	b.w	800b600 <__malloc_unlock>
 800b43c:	42a3      	cmp	r3, r4
 800b43e:	d908      	bls.n	800b452 <_free_r+0x46>
 800b440:	6825      	ldr	r5, [r4, #0]
 800b442:	1961      	adds	r1, r4, r5
 800b444:	428b      	cmp	r3, r1
 800b446:	bf01      	itttt	eq
 800b448:	6819      	ldreq	r1, [r3, #0]
 800b44a:	685b      	ldreq	r3, [r3, #4]
 800b44c:	1949      	addeq	r1, r1, r5
 800b44e:	6021      	streq	r1, [r4, #0]
 800b450:	e7ed      	b.n	800b42e <_free_r+0x22>
 800b452:	461a      	mov	r2, r3
 800b454:	685b      	ldr	r3, [r3, #4]
 800b456:	b10b      	cbz	r3, 800b45c <_free_r+0x50>
 800b458:	42a3      	cmp	r3, r4
 800b45a:	d9fa      	bls.n	800b452 <_free_r+0x46>
 800b45c:	6811      	ldr	r1, [r2, #0]
 800b45e:	1855      	adds	r5, r2, r1
 800b460:	42a5      	cmp	r5, r4
 800b462:	d10b      	bne.n	800b47c <_free_r+0x70>
 800b464:	6824      	ldr	r4, [r4, #0]
 800b466:	4421      	add	r1, r4
 800b468:	1854      	adds	r4, r2, r1
 800b46a:	42a3      	cmp	r3, r4
 800b46c:	6011      	str	r1, [r2, #0]
 800b46e:	d1e0      	bne.n	800b432 <_free_r+0x26>
 800b470:	681c      	ldr	r4, [r3, #0]
 800b472:	685b      	ldr	r3, [r3, #4]
 800b474:	6053      	str	r3, [r2, #4]
 800b476:	440c      	add	r4, r1
 800b478:	6014      	str	r4, [r2, #0]
 800b47a:	e7da      	b.n	800b432 <_free_r+0x26>
 800b47c:	d902      	bls.n	800b484 <_free_r+0x78>
 800b47e:	230c      	movs	r3, #12
 800b480:	6003      	str	r3, [r0, #0]
 800b482:	e7d6      	b.n	800b432 <_free_r+0x26>
 800b484:	6825      	ldr	r5, [r4, #0]
 800b486:	1961      	adds	r1, r4, r5
 800b488:	428b      	cmp	r3, r1
 800b48a:	bf04      	itt	eq
 800b48c:	6819      	ldreq	r1, [r3, #0]
 800b48e:	685b      	ldreq	r3, [r3, #4]
 800b490:	6063      	str	r3, [r4, #4]
 800b492:	bf04      	itt	eq
 800b494:	1949      	addeq	r1, r1, r5
 800b496:	6021      	streq	r1, [r4, #0]
 800b498:	6054      	str	r4, [r2, #4]
 800b49a:	e7ca      	b.n	800b432 <_free_r+0x26>
 800b49c:	b003      	add	sp, #12
 800b49e:	bd30      	pop	{r4, r5, pc}
 800b4a0:	240015d8 	.word	0x240015d8

0800b4a4 <malloc>:
 800b4a4:	4b02      	ldr	r3, [pc, #8]	; (800b4b0 <malloc+0xc>)
 800b4a6:	4601      	mov	r1, r0
 800b4a8:	6818      	ldr	r0, [r3, #0]
 800b4aa:	f000 b823 	b.w	800b4f4 <_malloc_r>
 800b4ae:	bf00      	nop
 800b4b0:	2400008c 	.word	0x2400008c

0800b4b4 <sbrk_aligned>:
 800b4b4:	b570      	push	{r4, r5, r6, lr}
 800b4b6:	4e0e      	ldr	r6, [pc, #56]	; (800b4f0 <sbrk_aligned+0x3c>)
 800b4b8:	460c      	mov	r4, r1
 800b4ba:	6831      	ldr	r1, [r6, #0]
 800b4bc:	4605      	mov	r5, r0
 800b4be:	b911      	cbnz	r1, 800b4c6 <sbrk_aligned+0x12>
 800b4c0:	f000 fcea 	bl	800be98 <_sbrk_r>
 800b4c4:	6030      	str	r0, [r6, #0]
 800b4c6:	4621      	mov	r1, r4
 800b4c8:	4628      	mov	r0, r5
 800b4ca:	f000 fce5 	bl	800be98 <_sbrk_r>
 800b4ce:	1c43      	adds	r3, r0, #1
 800b4d0:	d00a      	beq.n	800b4e8 <sbrk_aligned+0x34>
 800b4d2:	1cc4      	adds	r4, r0, #3
 800b4d4:	f024 0403 	bic.w	r4, r4, #3
 800b4d8:	42a0      	cmp	r0, r4
 800b4da:	d007      	beq.n	800b4ec <sbrk_aligned+0x38>
 800b4dc:	1a21      	subs	r1, r4, r0
 800b4de:	4628      	mov	r0, r5
 800b4e0:	f000 fcda 	bl	800be98 <_sbrk_r>
 800b4e4:	3001      	adds	r0, #1
 800b4e6:	d101      	bne.n	800b4ec <sbrk_aligned+0x38>
 800b4e8:	f04f 34ff 	mov.w	r4, #4294967295
 800b4ec:	4620      	mov	r0, r4
 800b4ee:	bd70      	pop	{r4, r5, r6, pc}
 800b4f0:	240015dc 	.word	0x240015dc

0800b4f4 <_malloc_r>:
 800b4f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b4f8:	1ccd      	adds	r5, r1, #3
 800b4fa:	f025 0503 	bic.w	r5, r5, #3
 800b4fe:	3508      	adds	r5, #8
 800b500:	2d0c      	cmp	r5, #12
 800b502:	bf38      	it	cc
 800b504:	250c      	movcc	r5, #12
 800b506:	2d00      	cmp	r5, #0
 800b508:	4607      	mov	r7, r0
 800b50a:	db01      	blt.n	800b510 <_malloc_r+0x1c>
 800b50c:	42a9      	cmp	r1, r5
 800b50e:	d905      	bls.n	800b51c <_malloc_r+0x28>
 800b510:	230c      	movs	r3, #12
 800b512:	603b      	str	r3, [r7, #0]
 800b514:	2600      	movs	r6, #0
 800b516:	4630      	mov	r0, r6
 800b518:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b51c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b5f0 <_malloc_r+0xfc>
 800b520:	f000 f868 	bl	800b5f4 <__malloc_lock>
 800b524:	f8d8 3000 	ldr.w	r3, [r8]
 800b528:	461c      	mov	r4, r3
 800b52a:	bb5c      	cbnz	r4, 800b584 <_malloc_r+0x90>
 800b52c:	4629      	mov	r1, r5
 800b52e:	4638      	mov	r0, r7
 800b530:	f7ff ffc0 	bl	800b4b4 <sbrk_aligned>
 800b534:	1c43      	adds	r3, r0, #1
 800b536:	4604      	mov	r4, r0
 800b538:	d155      	bne.n	800b5e6 <_malloc_r+0xf2>
 800b53a:	f8d8 4000 	ldr.w	r4, [r8]
 800b53e:	4626      	mov	r6, r4
 800b540:	2e00      	cmp	r6, #0
 800b542:	d145      	bne.n	800b5d0 <_malloc_r+0xdc>
 800b544:	2c00      	cmp	r4, #0
 800b546:	d048      	beq.n	800b5da <_malloc_r+0xe6>
 800b548:	6823      	ldr	r3, [r4, #0]
 800b54a:	4631      	mov	r1, r6
 800b54c:	4638      	mov	r0, r7
 800b54e:	eb04 0903 	add.w	r9, r4, r3
 800b552:	f000 fca1 	bl	800be98 <_sbrk_r>
 800b556:	4581      	cmp	r9, r0
 800b558:	d13f      	bne.n	800b5da <_malloc_r+0xe6>
 800b55a:	6821      	ldr	r1, [r4, #0]
 800b55c:	1a6d      	subs	r5, r5, r1
 800b55e:	4629      	mov	r1, r5
 800b560:	4638      	mov	r0, r7
 800b562:	f7ff ffa7 	bl	800b4b4 <sbrk_aligned>
 800b566:	3001      	adds	r0, #1
 800b568:	d037      	beq.n	800b5da <_malloc_r+0xe6>
 800b56a:	6823      	ldr	r3, [r4, #0]
 800b56c:	442b      	add	r3, r5
 800b56e:	6023      	str	r3, [r4, #0]
 800b570:	f8d8 3000 	ldr.w	r3, [r8]
 800b574:	2b00      	cmp	r3, #0
 800b576:	d038      	beq.n	800b5ea <_malloc_r+0xf6>
 800b578:	685a      	ldr	r2, [r3, #4]
 800b57a:	42a2      	cmp	r2, r4
 800b57c:	d12b      	bne.n	800b5d6 <_malloc_r+0xe2>
 800b57e:	2200      	movs	r2, #0
 800b580:	605a      	str	r2, [r3, #4]
 800b582:	e00f      	b.n	800b5a4 <_malloc_r+0xb0>
 800b584:	6822      	ldr	r2, [r4, #0]
 800b586:	1b52      	subs	r2, r2, r5
 800b588:	d41f      	bmi.n	800b5ca <_malloc_r+0xd6>
 800b58a:	2a0b      	cmp	r2, #11
 800b58c:	d917      	bls.n	800b5be <_malloc_r+0xca>
 800b58e:	1961      	adds	r1, r4, r5
 800b590:	42a3      	cmp	r3, r4
 800b592:	6025      	str	r5, [r4, #0]
 800b594:	bf18      	it	ne
 800b596:	6059      	strne	r1, [r3, #4]
 800b598:	6863      	ldr	r3, [r4, #4]
 800b59a:	bf08      	it	eq
 800b59c:	f8c8 1000 	streq.w	r1, [r8]
 800b5a0:	5162      	str	r2, [r4, r5]
 800b5a2:	604b      	str	r3, [r1, #4]
 800b5a4:	4638      	mov	r0, r7
 800b5a6:	f104 060b 	add.w	r6, r4, #11
 800b5aa:	f000 f829 	bl	800b600 <__malloc_unlock>
 800b5ae:	f026 0607 	bic.w	r6, r6, #7
 800b5b2:	1d23      	adds	r3, r4, #4
 800b5b4:	1af2      	subs	r2, r6, r3
 800b5b6:	d0ae      	beq.n	800b516 <_malloc_r+0x22>
 800b5b8:	1b9b      	subs	r3, r3, r6
 800b5ba:	50a3      	str	r3, [r4, r2]
 800b5bc:	e7ab      	b.n	800b516 <_malloc_r+0x22>
 800b5be:	42a3      	cmp	r3, r4
 800b5c0:	6862      	ldr	r2, [r4, #4]
 800b5c2:	d1dd      	bne.n	800b580 <_malloc_r+0x8c>
 800b5c4:	f8c8 2000 	str.w	r2, [r8]
 800b5c8:	e7ec      	b.n	800b5a4 <_malloc_r+0xb0>
 800b5ca:	4623      	mov	r3, r4
 800b5cc:	6864      	ldr	r4, [r4, #4]
 800b5ce:	e7ac      	b.n	800b52a <_malloc_r+0x36>
 800b5d0:	4634      	mov	r4, r6
 800b5d2:	6876      	ldr	r6, [r6, #4]
 800b5d4:	e7b4      	b.n	800b540 <_malloc_r+0x4c>
 800b5d6:	4613      	mov	r3, r2
 800b5d8:	e7cc      	b.n	800b574 <_malloc_r+0x80>
 800b5da:	230c      	movs	r3, #12
 800b5dc:	603b      	str	r3, [r7, #0]
 800b5de:	4638      	mov	r0, r7
 800b5e0:	f000 f80e 	bl	800b600 <__malloc_unlock>
 800b5e4:	e797      	b.n	800b516 <_malloc_r+0x22>
 800b5e6:	6025      	str	r5, [r4, #0]
 800b5e8:	e7dc      	b.n	800b5a4 <_malloc_r+0xb0>
 800b5ea:	605b      	str	r3, [r3, #4]
 800b5ec:	deff      	udf	#255	; 0xff
 800b5ee:	bf00      	nop
 800b5f0:	240015d8 	.word	0x240015d8

0800b5f4 <__malloc_lock>:
 800b5f4:	4801      	ldr	r0, [pc, #4]	; (800b5fc <__malloc_lock+0x8>)
 800b5f6:	f7ff beda 	b.w	800b3ae <__retarget_lock_acquire_recursive>
 800b5fa:	bf00      	nop
 800b5fc:	240015d4 	.word	0x240015d4

0800b600 <__malloc_unlock>:
 800b600:	4801      	ldr	r0, [pc, #4]	; (800b608 <__malloc_unlock+0x8>)
 800b602:	f7ff bed5 	b.w	800b3b0 <__retarget_lock_release_recursive>
 800b606:	bf00      	nop
 800b608:	240015d4 	.word	0x240015d4

0800b60c <__ssputs_r>:
 800b60c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b610:	688e      	ldr	r6, [r1, #8]
 800b612:	461f      	mov	r7, r3
 800b614:	42be      	cmp	r6, r7
 800b616:	680b      	ldr	r3, [r1, #0]
 800b618:	4682      	mov	sl, r0
 800b61a:	460c      	mov	r4, r1
 800b61c:	4690      	mov	r8, r2
 800b61e:	d82c      	bhi.n	800b67a <__ssputs_r+0x6e>
 800b620:	898a      	ldrh	r2, [r1, #12]
 800b622:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b626:	d026      	beq.n	800b676 <__ssputs_r+0x6a>
 800b628:	6965      	ldr	r5, [r4, #20]
 800b62a:	6909      	ldr	r1, [r1, #16]
 800b62c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b630:	eba3 0901 	sub.w	r9, r3, r1
 800b634:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b638:	1c7b      	adds	r3, r7, #1
 800b63a:	444b      	add	r3, r9
 800b63c:	106d      	asrs	r5, r5, #1
 800b63e:	429d      	cmp	r5, r3
 800b640:	bf38      	it	cc
 800b642:	461d      	movcc	r5, r3
 800b644:	0553      	lsls	r3, r2, #21
 800b646:	d527      	bpl.n	800b698 <__ssputs_r+0x8c>
 800b648:	4629      	mov	r1, r5
 800b64a:	f7ff ff53 	bl	800b4f4 <_malloc_r>
 800b64e:	4606      	mov	r6, r0
 800b650:	b360      	cbz	r0, 800b6ac <__ssputs_r+0xa0>
 800b652:	6921      	ldr	r1, [r4, #16]
 800b654:	464a      	mov	r2, r9
 800b656:	f7ff feac 	bl	800b3b2 <memcpy>
 800b65a:	89a3      	ldrh	r3, [r4, #12]
 800b65c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b660:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b664:	81a3      	strh	r3, [r4, #12]
 800b666:	6126      	str	r6, [r4, #16]
 800b668:	6165      	str	r5, [r4, #20]
 800b66a:	444e      	add	r6, r9
 800b66c:	eba5 0509 	sub.w	r5, r5, r9
 800b670:	6026      	str	r6, [r4, #0]
 800b672:	60a5      	str	r5, [r4, #8]
 800b674:	463e      	mov	r6, r7
 800b676:	42be      	cmp	r6, r7
 800b678:	d900      	bls.n	800b67c <__ssputs_r+0x70>
 800b67a:	463e      	mov	r6, r7
 800b67c:	6820      	ldr	r0, [r4, #0]
 800b67e:	4632      	mov	r2, r6
 800b680:	4641      	mov	r1, r8
 800b682:	f000 fbcd 	bl	800be20 <memmove>
 800b686:	68a3      	ldr	r3, [r4, #8]
 800b688:	1b9b      	subs	r3, r3, r6
 800b68a:	60a3      	str	r3, [r4, #8]
 800b68c:	6823      	ldr	r3, [r4, #0]
 800b68e:	4433      	add	r3, r6
 800b690:	6023      	str	r3, [r4, #0]
 800b692:	2000      	movs	r0, #0
 800b694:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b698:	462a      	mov	r2, r5
 800b69a:	f000 fc14 	bl	800bec6 <_realloc_r>
 800b69e:	4606      	mov	r6, r0
 800b6a0:	2800      	cmp	r0, #0
 800b6a2:	d1e0      	bne.n	800b666 <__ssputs_r+0x5a>
 800b6a4:	6921      	ldr	r1, [r4, #16]
 800b6a6:	4650      	mov	r0, sl
 800b6a8:	f7ff feb0 	bl	800b40c <_free_r>
 800b6ac:	230c      	movs	r3, #12
 800b6ae:	f8ca 3000 	str.w	r3, [sl]
 800b6b2:	89a3      	ldrh	r3, [r4, #12]
 800b6b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b6b8:	81a3      	strh	r3, [r4, #12]
 800b6ba:	f04f 30ff 	mov.w	r0, #4294967295
 800b6be:	e7e9      	b.n	800b694 <__ssputs_r+0x88>

0800b6c0 <_svfiprintf_r>:
 800b6c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6c4:	4698      	mov	r8, r3
 800b6c6:	898b      	ldrh	r3, [r1, #12]
 800b6c8:	061b      	lsls	r3, r3, #24
 800b6ca:	b09d      	sub	sp, #116	; 0x74
 800b6cc:	4607      	mov	r7, r0
 800b6ce:	460d      	mov	r5, r1
 800b6d0:	4614      	mov	r4, r2
 800b6d2:	d50e      	bpl.n	800b6f2 <_svfiprintf_r+0x32>
 800b6d4:	690b      	ldr	r3, [r1, #16]
 800b6d6:	b963      	cbnz	r3, 800b6f2 <_svfiprintf_r+0x32>
 800b6d8:	2140      	movs	r1, #64	; 0x40
 800b6da:	f7ff ff0b 	bl	800b4f4 <_malloc_r>
 800b6de:	6028      	str	r0, [r5, #0]
 800b6e0:	6128      	str	r0, [r5, #16]
 800b6e2:	b920      	cbnz	r0, 800b6ee <_svfiprintf_r+0x2e>
 800b6e4:	230c      	movs	r3, #12
 800b6e6:	603b      	str	r3, [r7, #0]
 800b6e8:	f04f 30ff 	mov.w	r0, #4294967295
 800b6ec:	e0d0      	b.n	800b890 <_svfiprintf_r+0x1d0>
 800b6ee:	2340      	movs	r3, #64	; 0x40
 800b6f0:	616b      	str	r3, [r5, #20]
 800b6f2:	2300      	movs	r3, #0
 800b6f4:	9309      	str	r3, [sp, #36]	; 0x24
 800b6f6:	2320      	movs	r3, #32
 800b6f8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b6fc:	f8cd 800c 	str.w	r8, [sp, #12]
 800b700:	2330      	movs	r3, #48	; 0x30
 800b702:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b8a8 <_svfiprintf_r+0x1e8>
 800b706:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b70a:	f04f 0901 	mov.w	r9, #1
 800b70e:	4623      	mov	r3, r4
 800b710:	469a      	mov	sl, r3
 800b712:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b716:	b10a      	cbz	r2, 800b71c <_svfiprintf_r+0x5c>
 800b718:	2a25      	cmp	r2, #37	; 0x25
 800b71a:	d1f9      	bne.n	800b710 <_svfiprintf_r+0x50>
 800b71c:	ebba 0b04 	subs.w	fp, sl, r4
 800b720:	d00b      	beq.n	800b73a <_svfiprintf_r+0x7a>
 800b722:	465b      	mov	r3, fp
 800b724:	4622      	mov	r2, r4
 800b726:	4629      	mov	r1, r5
 800b728:	4638      	mov	r0, r7
 800b72a:	f7ff ff6f 	bl	800b60c <__ssputs_r>
 800b72e:	3001      	adds	r0, #1
 800b730:	f000 80a9 	beq.w	800b886 <_svfiprintf_r+0x1c6>
 800b734:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b736:	445a      	add	r2, fp
 800b738:	9209      	str	r2, [sp, #36]	; 0x24
 800b73a:	f89a 3000 	ldrb.w	r3, [sl]
 800b73e:	2b00      	cmp	r3, #0
 800b740:	f000 80a1 	beq.w	800b886 <_svfiprintf_r+0x1c6>
 800b744:	2300      	movs	r3, #0
 800b746:	f04f 32ff 	mov.w	r2, #4294967295
 800b74a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b74e:	f10a 0a01 	add.w	sl, sl, #1
 800b752:	9304      	str	r3, [sp, #16]
 800b754:	9307      	str	r3, [sp, #28]
 800b756:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b75a:	931a      	str	r3, [sp, #104]	; 0x68
 800b75c:	4654      	mov	r4, sl
 800b75e:	2205      	movs	r2, #5
 800b760:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b764:	4850      	ldr	r0, [pc, #320]	; (800b8a8 <_svfiprintf_r+0x1e8>)
 800b766:	f7f4 fdbb 	bl	80002e0 <memchr>
 800b76a:	9a04      	ldr	r2, [sp, #16]
 800b76c:	b9d8      	cbnz	r0, 800b7a6 <_svfiprintf_r+0xe6>
 800b76e:	06d0      	lsls	r0, r2, #27
 800b770:	bf44      	itt	mi
 800b772:	2320      	movmi	r3, #32
 800b774:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b778:	0711      	lsls	r1, r2, #28
 800b77a:	bf44      	itt	mi
 800b77c:	232b      	movmi	r3, #43	; 0x2b
 800b77e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b782:	f89a 3000 	ldrb.w	r3, [sl]
 800b786:	2b2a      	cmp	r3, #42	; 0x2a
 800b788:	d015      	beq.n	800b7b6 <_svfiprintf_r+0xf6>
 800b78a:	9a07      	ldr	r2, [sp, #28]
 800b78c:	4654      	mov	r4, sl
 800b78e:	2000      	movs	r0, #0
 800b790:	f04f 0c0a 	mov.w	ip, #10
 800b794:	4621      	mov	r1, r4
 800b796:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b79a:	3b30      	subs	r3, #48	; 0x30
 800b79c:	2b09      	cmp	r3, #9
 800b79e:	d94d      	bls.n	800b83c <_svfiprintf_r+0x17c>
 800b7a0:	b1b0      	cbz	r0, 800b7d0 <_svfiprintf_r+0x110>
 800b7a2:	9207      	str	r2, [sp, #28]
 800b7a4:	e014      	b.n	800b7d0 <_svfiprintf_r+0x110>
 800b7a6:	eba0 0308 	sub.w	r3, r0, r8
 800b7aa:	fa09 f303 	lsl.w	r3, r9, r3
 800b7ae:	4313      	orrs	r3, r2
 800b7b0:	9304      	str	r3, [sp, #16]
 800b7b2:	46a2      	mov	sl, r4
 800b7b4:	e7d2      	b.n	800b75c <_svfiprintf_r+0x9c>
 800b7b6:	9b03      	ldr	r3, [sp, #12]
 800b7b8:	1d19      	adds	r1, r3, #4
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	9103      	str	r1, [sp, #12]
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	bfbb      	ittet	lt
 800b7c2:	425b      	neglt	r3, r3
 800b7c4:	f042 0202 	orrlt.w	r2, r2, #2
 800b7c8:	9307      	strge	r3, [sp, #28]
 800b7ca:	9307      	strlt	r3, [sp, #28]
 800b7cc:	bfb8      	it	lt
 800b7ce:	9204      	strlt	r2, [sp, #16]
 800b7d0:	7823      	ldrb	r3, [r4, #0]
 800b7d2:	2b2e      	cmp	r3, #46	; 0x2e
 800b7d4:	d10c      	bne.n	800b7f0 <_svfiprintf_r+0x130>
 800b7d6:	7863      	ldrb	r3, [r4, #1]
 800b7d8:	2b2a      	cmp	r3, #42	; 0x2a
 800b7da:	d134      	bne.n	800b846 <_svfiprintf_r+0x186>
 800b7dc:	9b03      	ldr	r3, [sp, #12]
 800b7de:	1d1a      	adds	r2, r3, #4
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	9203      	str	r2, [sp, #12]
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	bfb8      	it	lt
 800b7e8:	f04f 33ff 	movlt.w	r3, #4294967295
 800b7ec:	3402      	adds	r4, #2
 800b7ee:	9305      	str	r3, [sp, #20]
 800b7f0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800b8b8 <_svfiprintf_r+0x1f8>
 800b7f4:	7821      	ldrb	r1, [r4, #0]
 800b7f6:	2203      	movs	r2, #3
 800b7f8:	4650      	mov	r0, sl
 800b7fa:	f7f4 fd71 	bl	80002e0 <memchr>
 800b7fe:	b138      	cbz	r0, 800b810 <_svfiprintf_r+0x150>
 800b800:	9b04      	ldr	r3, [sp, #16]
 800b802:	eba0 000a 	sub.w	r0, r0, sl
 800b806:	2240      	movs	r2, #64	; 0x40
 800b808:	4082      	lsls	r2, r0
 800b80a:	4313      	orrs	r3, r2
 800b80c:	3401      	adds	r4, #1
 800b80e:	9304      	str	r3, [sp, #16]
 800b810:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b814:	4825      	ldr	r0, [pc, #148]	; (800b8ac <_svfiprintf_r+0x1ec>)
 800b816:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b81a:	2206      	movs	r2, #6
 800b81c:	f7f4 fd60 	bl	80002e0 <memchr>
 800b820:	2800      	cmp	r0, #0
 800b822:	d038      	beq.n	800b896 <_svfiprintf_r+0x1d6>
 800b824:	4b22      	ldr	r3, [pc, #136]	; (800b8b0 <_svfiprintf_r+0x1f0>)
 800b826:	bb1b      	cbnz	r3, 800b870 <_svfiprintf_r+0x1b0>
 800b828:	9b03      	ldr	r3, [sp, #12]
 800b82a:	3307      	adds	r3, #7
 800b82c:	f023 0307 	bic.w	r3, r3, #7
 800b830:	3308      	adds	r3, #8
 800b832:	9303      	str	r3, [sp, #12]
 800b834:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b836:	4433      	add	r3, r6
 800b838:	9309      	str	r3, [sp, #36]	; 0x24
 800b83a:	e768      	b.n	800b70e <_svfiprintf_r+0x4e>
 800b83c:	fb0c 3202 	mla	r2, ip, r2, r3
 800b840:	460c      	mov	r4, r1
 800b842:	2001      	movs	r0, #1
 800b844:	e7a6      	b.n	800b794 <_svfiprintf_r+0xd4>
 800b846:	2300      	movs	r3, #0
 800b848:	3401      	adds	r4, #1
 800b84a:	9305      	str	r3, [sp, #20]
 800b84c:	4619      	mov	r1, r3
 800b84e:	f04f 0c0a 	mov.w	ip, #10
 800b852:	4620      	mov	r0, r4
 800b854:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b858:	3a30      	subs	r2, #48	; 0x30
 800b85a:	2a09      	cmp	r2, #9
 800b85c:	d903      	bls.n	800b866 <_svfiprintf_r+0x1a6>
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d0c6      	beq.n	800b7f0 <_svfiprintf_r+0x130>
 800b862:	9105      	str	r1, [sp, #20]
 800b864:	e7c4      	b.n	800b7f0 <_svfiprintf_r+0x130>
 800b866:	fb0c 2101 	mla	r1, ip, r1, r2
 800b86a:	4604      	mov	r4, r0
 800b86c:	2301      	movs	r3, #1
 800b86e:	e7f0      	b.n	800b852 <_svfiprintf_r+0x192>
 800b870:	ab03      	add	r3, sp, #12
 800b872:	9300      	str	r3, [sp, #0]
 800b874:	462a      	mov	r2, r5
 800b876:	4b0f      	ldr	r3, [pc, #60]	; (800b8b4 <_svfiprintf_r+0x1f4>)
 800b878:	a904      	add	r1, sp, #16
 800b87a:	4638      	mov	r0, r7
 800b87c:	f3af 8000 	nop.w
 800b880:	1c42      	adds	r2, r0, #1
 800b882:	4606      	mov	r6, r0
 800b884:	d1d6      	bne.n	800b834 <_svfiprintf_r+0x174>
 800b886:	89ab      	ldrh	r3, [r5, #12]
 800b888:	065b      	lsls	r3, r3, #25
 800b88a:	f53f af2d 	bmi.w	800b6e8 <_svfiprintf_r+0x28>
 800b88e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b890:	b01d      	add	sp, #116	; 0x74
 800b892:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b896:	ab03      	add	r3, sp, #12
 800b898:	9300      	str	r3, [sp, #0]
 800b89a:	462a      	mov	r2, r5
 800b89c:	4b05      	ldr	r3, [pc, #20]	; (800b8b4 <_svfiprintf_r+0x1f4>)
 800b89e:	a904      	add	r1, sp, #16
 800b8a0:	4638      	mov	r0, r7
 800b8a2:	f000 f879 	bl	800b998 <_printf_i>
 800b8a6:	e7eb      	b.n	800b880 <_svfiprintf_r+0x1c0>
 800b8a8:	0800d107 	.word	0x0800d107
 800b8ac:	0800d111 	.word	0x0800d111
 800b8b0:	00000000 	.word	0x00000000
 800b8b4:	0800b60d 	.word	0x0800b60d
 800b8b8:	0800d10d 	.word	0x0800d10d

0800b8bc <_printf_common>:
 800b8bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b8c0:	4616      	mov	r6, r2
 800b8c2:	4699      	mov	r9, r3
 800b8c4:	688a      	ldr	r2, [r1, #8]
 800b8c6:	690b      	ldr	r3, [r1, #16]
 800b8c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b8cc:	4293      	cmp	r3, r2
 800b8ce:	bfb8      	it	lt
 800b8d0:	4613      	movlt	r3, r2
 800b8d2:	6033      	str	r3, [r6, #0]
 800b8d4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b8d8:	4607      	mov	r7, r0
 800b8da:	460c      	mov	r4, r1
 800b8dc:	b10a      	cbz	r2, 800b8e2 <_printf_common+0x26>
 800b8de:	3301      	adds	r3, #1
 800b8e0:	6033      	str	r3, [r6, #0]
 800b8e2:	6823      	ldr	r3, [r4, #0]
 800b8e4:	0699      	lsls	r1, r3, #26
 800b8e6:	bf42      	ittt	mi
 800b8e8:	6833      	ldrmi	r3, [r6, #0]
 800b8ea:	3302      	addmi	r3, #2
 800b8ec:	6033      	strmi	r3, [r6, #0]
 800b8ee:	6825      	ldr	r5, [r4, #0]
 800b8f0:	f015 0506 	ands.w	r5, r5, #6
 800b8f4:	d106      	bne.n	800b904 <_printf_common+0x48>
 800b8f6:	f104 0a19 	add.w	sl, r4, #25
 800b8fa:	68e3      	ldr	r3, [r4, #12]
 800b8fc:	6832      	ldr	r2, [r6, #0]
 800b8fe:	1a9b      	subs	r3, r3, r2
 800b900:	42ab      	cmp	r3, r5
 800b902:	dc26      	bgt.n	800b952 <_printf_common+0x96>
 800b904:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b908:	1e13      	subs	r3, r2, #0
 800b90a:	6822      	ldr	r2, [r4, #0]
 800b90c:	bf18      	it	ne
 800b90e:	2301      	movne	r3, #1
 800b910:	0692      	lsls	r2, r2, #26
 800b912:	d42b      	bmi.n	800b96c <_printf_common+0xb0>
 800b914:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b918:	4649      	mov	r1, r9
 800b91a:	4638      	mov	r0, r7
 800b91c:	47c0      	blx	r8
 800b91e:	3001      	adds	r0, #1
 800b920:	d01e      	beq.n	800b960 <_printf_common+0xa4>
 800b922:	6823      	ldr	r3, [r4, #0]
 800b924:	6922      	ldr	r2, [r4, #16]
 800b926:	f003 0306 	and.w	r3, r3, #6
 800b92a:	2b04      	cmp	r3, #4
 800b92c:	bf02      	ittt	eq
 800b92e:	68e5      	ldreq	r5, [r4, #12]
 800b930:	6833      	ldreq	r3, [r6, #0]
 800b932:	1aed      	subeq	r5, r5, r3
 800b934:	68a3      	ldr	r3, [r4, #8]
 800b936:	bf0c      	ite	eq
 800b938:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b93c:	2500      	movne	r5, #0
 800b93e:	4293      	cmp	r3, r2
 800b940:	bfc4      	itt	gt
 800b942:	1a9b      	subgt	r3, r3, r2
 800b944:	18ed      	addgt	r5, r5, r3
 800b946:	2600      	movs	r6, #0
 800b948:	341a      	adds	r4, #26
 800b94a:	42b5      	cmp	r5, r6
 800b94c:	d11a      	bne.n	800b984 <_printf_common+0xc8>
 800b94e:	2000      	movs	r0, #0
 800b950:	e008      	b.n	800b964 <_printf_common+0xa8>
 800b952:	2301      	movs	r3, #1
 800b954:	4652      	mov	r2, sl
 800b956:	4649      	mov	r1, r9
 800b958:	4638      	mov	r0, r7
 800b95a:	47c0      	blx	r8
 800b95c:	3001      	adds	r0, #1
 800b95e:	d103      	bne.n	800b968 <_printf_common+0xac>
 800b960:	f04f 30ff 	mov.w	r0, #4294967295
 800b964:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b968:	3501      	adds	r5, #1
 800b96a:	e7c6      	b.n	800b8fa <_printf_common+0x3e>
 800b96c:	18e1      	adds	r1, r4, r3
 800b96e:	1c5a      	adds	r2, r3, #1
 800b970:	2030      	movs	r0, #48	; 0x30
 800b972:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b976:	4422      	add	r2, r4
 800b978:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b97c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b980:	3302      	adds	r3, #2
 800b982:	e7c7      	b.n	800b914 <_printf_common+0x58>
 800b984:	2301      	movs	r3, #1
 800b986:	4622      	mov	r2, r4
 800b988:	4649      	mov	r1, r9
 800b98a:	4638      	mov	r0, r7
 800b98c:	47c0      	blx	r8
 800b98e:	3001      	adds	r0, #1
 800b990:	d0e6      	beq.n	800b960 <_printf_common+0xa4>
 800b992:	3601      	adds	r6, #1
 800b994:	e7d9      	b.n	800b94a <_printf_common+0x8e>
	...

0800b998 <_printf_i>:
 800b998:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b99c:	7e0f      	ldrb	r7, [r1, #24]
 800b99e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b9a0:	2f78      	cmp	r7, #120	; 0x78
 800b9a2:	4691      	mov	r9, r2
 800b9a4:	4680      	mov	r8, r0
 800b9a6:	460c      	mov	r4, r1
 800b9a8:	469a      	mov	sl, r3
 800b9aa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b9ae:	d807      	bhi.n	800b9c0 <_printf_i+0x28>
 800b9b0:	2f62      	cmp	r7, #98	; 0x62
 800b9b2:	d80a      	bhi.n	800b9ca <_printf_i+0x32>
 800b9b4:	2f00      	cmp	r7, #0
 800b9b6:	f000 80d4 	beq.w	800bb62 <_printf_i+0x1ca>
 800b9ba:	2f58      	cmp	r7, #88	; 0x58
 800b9bc:	f000 80c0 	beq.w	800bb40 <_printf_i+0x1a8>
 800b9c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b9c4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b9c8:	e03a      	b.n	800ba40 <_printf_i+0xa8>
 800b9ca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b9ce:	2b15      	cmp	r3, #21
 800b9d0:	d8f6      	bhi.n	800b9c0 <_printf_i+0x28>
 800b9d2:	a101      	add	r1, pc, #4	; (adr r1, 800b9d8 <_printf_i+0x40>)
 800b9d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b9d8:	0800ba31 	.word	0x0800ba31
 800b9dc:	0800ba45 	.word	0x0800ba45
 800b9e0:	0800b9c1 	.word	0x0800b9c1
 800b9e4:	0800b9c1 	.word	0x0800b9c1
 800b9e8:	0800b9c1 	.word	0x0800b9c1
 800b9ec:	0800b9c1 	.word	0x0800b9c1
 800b9f0:	0800ba45 	.word	0x0800ba45
 800b9f4:	0800b9c1 	.word	0x0800b9c1
 800b9f8:	0800b9c1 	.word	0x0800b9c1
 800b9fc:	0800b9c1 	.word	0x0800b9c1
 800ba00:	0800b9c1 	.word	0x0800b9c1
 800ba04:	0800bb49 	.word	0x0800bb49
 800ba08:	0800ba71 	.word	0x0800ba71
 800ba0c:	0800bb03 	.word	0x0800bb03
 800ba10:	0800b9c1 	.word	0x0800b9c1
 800ba14:	0800b9c1 	.word	0x0800b9c1
 800ba18:	0800bb6b 	.word	0x0800bb6b
 800ba1c:	0800b9c1 	.word	0x0800b9c1
 800ba20:	0800ba71 	.word	0x0800ba71
 800ba24:	0800b9c1 	.word	0x0800b9c1
 800ba28:	0800b9c1 	.word	0x0800b9c1
 800ba2c:	0800bb0b 	.word	0x0800bb0b
 800ba30:	682b      	ldr	r3, [r5, #0]
 800ba32:	1d1a      	adds	r2, r3, #4
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	602a      	str	r2, [r5, #0]
 800ba38:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ba3c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ba40:	2301      	movs	r3, #1
 800ba42:	e09f      	b.n	800bb84 <_printf_i+0x1ec>
 800ba44:	6820      	ldr	r0, [r4, #0]
 800ba46:	682b      	ldr	r3, [r5, #0]
 800ba48:	0607      	lsls	r7, r0, #24
 800ba4a:	f103 0104 	add.w	r1, r3, #4
 800ba4e:	6029      	str	r1, [r5, #0]
 800ba50:	d501      	bpl.n	800ba56 <_printf_i+0xbe>
 800ba52:	681e      	ldr	r6, [r3, #0]
 800ba54:	e003      	b.n	800ba5e <_printf_i+0xc6>
 800ba56:	0646      	lsls	r6, r0, #25
 800ba58:	d5fb      	bpl.n	800ba52 <_printf_i+0xba>
 800ba5a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800ba5e:	2e00      	cmp	r6, #0
 800ba60:	da03      	bge.n	800ba6a <_printf_i+0xd2>
 800ba62:	232d      	movs	r3, #45	; 0x2d
 800ba64:	4276      	negs	r6, r6
 800ba66:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ba6a:	485a      	ldr	r0, [pc, #360]	; (800bbd4 <_printf_i+0x23c>)
 800ba6c:	230a      	movs	r3, #10
 800ba6e:	e012      	b.n	800ba96 <_printf_i+0xfe>
 800ba70:	682b      	ldr	r3, [r5, #0]
 800ba72:	6820      	ldr	r0, [r4, #0]
 800ba74:	1d19      	adds	r1, r3, #4
 800ba76:	6029      	str	r1, [r5, #0]
 800ba78:	0605      	lsls	r5, r0, #24
 800ba7a:	d501      	bpl.n	800ba80 <_printf_i+0xe8>
 800ba7c:	681e      	ldr	r6, [r3, #0]
 800ba7e:	e002      	b.n	800ba86 <_printf_i+0xee>
 800ba80:	0641      	lsls	r1, r0, #25
 800ba82:	d5fb      	bpl.n	800ba7c <_printf_i+0xe4>
 800ba84:	881e      	ldrh	r6, [r3, #0]
 800ba86:	4853      	ldr	r0, [pc, #332]	; (800bbd4 <_printf_i+0x23c>)
 800ba88:	2f6f      	cmp	r7, #111	; 0x6f
 800ba8a:	bf0c      	ite	eq
 800ba8c:	2308      	moveq	r3, #8
 800ba8e:	230a      	movne	r3, #10
 800ba90:	2100      	movs	r1, #0
 800ba92:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ba96:	6865      	ldr	r5, [r4, #4]
 800ba98:	60a5      	str	r5, [r4, #8]
 800ba9a:	2d00      	cmp	r5, #0
 800ba9c:	bfa2      	ittt	ge
 800ba9e:	6821      	ldrge	r1, [r4, #0]
 800baa0:	f021 0104 	bicge.w	r1, r1, #4
 800baa4:	6021      	strge	r1, [r4, #0]
 800baa6:	b90e      	cbnz	r6, 800baac <_printf_i+0x114>
 800baa8:	2d00      	cmp	r5, #0
 800baaa:	d04b      	beq.n	800bb44 <_printf_i+0x1ac>
 800baac:	4615      	mov	r5, r2
 800baae:	fbb6 f1f3 	udiv	r1, r6, r3
 800bab2:	fb03 6711 	mls	r7, r3, r1, r6
 800bab6:	5dc7      	ldrb	r7, [r0, r7]
 800bab8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800babc:	4637      	mov	r7, r6
 800babe:	42bb      	cmp	r3, r7
 800bac0:	460e      	mov	r6, r1
 800bac2:	d9f4      	bls.n	800baae <_printf_i+0x116>
 800bac4:	2b08      	cmp	r3, #8
 800bac6:	d10b      	bne.n	800bae0 <_printf_i+0x148>
 800bac8:	6823      	ldr	r3, [r4, #0]
 800baca:	07de      	lsls	r6, r3, #31
 800bacc:	d508      	bpl.n	800bae0 <_printf_i+0x148>
 800bace:	6923      	ldr	r3, [r4, #16]
 800bad0:	6861      	ldr	r1, [r4, #4]
 800bad2:	4299      	cmp	r1, r3
 800bad4:	bfde      	ittt	le
 800bad6:	2330      	movle	r3, #48	; 0x30
 800bad8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800badc:	f105 35ff 	addle.w	r5, r5, #4294967295
 800bae0:	1b52      	subs	r2, r2, r5
 800bae2:	6122      	str	r2, [r4, #16]
 800bae4:	f8cd a000 	str.w	sl, [sp]
 800bae8:	464b      	mov	r3, r9
 800baea:	aa03      	add	r2, sp, #12
 800baec:	4621      	mov	r1, r4
 800baee:	4640      	mov	r0, r8
 800baf0:	f7ff fee4 	bl	800b8bc <_printf_common>
 800baf4:	3001      	adds	r0, #1
 800baf6:	d14a      	bne.n	800bb8e <_printf_i+0x1f6>
 800baf8:	f04f 30ff 	mov.w	r0, #4294967295
 800bafc:	b004      	add	sp, #16
 800bafe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb02:	6823      	ldr	r3, [r4, #0]
 800bb04:	f043 0320 	orr.w	r3, r3, #32
 800bb08:	6023      	str	r3, [r4, #0]
 800bb0a:	4833      	ldr	r0, [pc, #204]	; (800bbd8 <_printf_i+0x240>)
 800bb0c:	2778      	movs	r7, #120	; 0x78
 800bb0e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800bb12:	6823      	ldr	r3, [r4, #0]
 800bb14:	6829      	ldr	r1, [r5, #0]
 800bb16:	061f      	lsls	r7, r3, #24
 800bb18:	f851 6b04 	ldr.w	r6, [r1], #4
 800bb1c:	d402      	bmi.n	800bb24 <_printf_i+0x18c>
 800bb1e:	065f      	lsls	r7, r3, #25
 800bb20:	bf48      	it	mi
 800bb22:	b2b6      	uxthmi	r6, r6
 800bb24:	07df      	lsls	r7, r3, #31
 800bb26:	bf48      	it	mi
 800bb28:	f043 0320 	orrmi.w	r3, r3, #32
 800bb2c:	6029      	str	r1, [r5, #0]
 800bb2e:	bf48      	it	mi
 800bb30:	6023      	strmi	r3, [r4, #0]
 800bb32:	b91e      	cbnz	r6, 800bb3c <_printf_i+0x1a4>
 800bb34:	6823      	ldr	r3, [r4, #0]
 800bb36:	f023 0320 	bic.w	r3, r3, #32
 800bb3a:	6023      	str	r3, [r4, #0]
 800bb3c:	2310      	movs	r3, #16
 800bb3e:	e7a7      	b.n	800ba90 <_printf_i+0xf8>
 800bb40:	4824      	ldr	r0, [pc, #144]	; (800bbd4 <_printf_i+0x23c>)
 800bb42:	e7e4      	b.n	800bb0e <_printf_i+0x176>
 800bb44:	4615      	mov	r5, r2
 800bb46:	e7bd      	b.n	800bac4 <_printf_i+0x12c>
 800bb48:	682b      	ldr	r3, [r5, #0]
 800bb4a:	6826      	ldr	r6, [r4, #0]
 800bb4c:	6961      	ldr	r1, [r4, #20]
 800bb4e:	1d18      	adds	r0, r3, #4
 800bb50:	6028      	str	r0, [r5, #0]
 800bb52:	0635      	lsls	r5, r6, #24
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	d501      	bpl.n	800bb5c <_printf_i+0x1c4>
 800bb58:	6019      	str	r1, [r3, #0]
 800bb5a:	e002      	b.n	800bb62 <_printf_i+0x1ca>
 800bb5c:	0670      	lsls	r0, r6, #25
 800bb5e:	d5fb      	bpl.n	800bb58 <_printf_i+0x1c0>
 800bb60:	8019      	strh	r1, [r3, #0]
 800bb62:	2300      	movs	r3, #0
 800bb64:	6123      	str	r3, [r4, #16]
 800bb66:	4615      	mov	r5, r2
 800bb68:	e7bc      	b.n	800bae4 <_printf_i+0x14c>
 800bb6a:	682b      	ldr	r3, [r5, #0]
 800bb6c:	1d1a      	adds	r2, r3, #4
 800bb6e:	602a      	str	r2, [r5, #0]
 800bb70:	681d      	ldr	r5, [r3, #0]
 800bb72:	6862      	ldr	r2, [r4, #4]
 800bb74:	2100      	movs	r1, #0
 800bb76:	4628      	mov	r0, r5
 800bb78:	f7f4 fbb2 	bl	80002e0 <memchr>
 800bb7c:	b108      	cbz	r0, 800bb82 <_printf_i+0x1ea>
 800bb7e:	1b40      	subs	r0, r0, r5
 800bb80:	6060      	str	r0, [r4, #4]
 800bb82:	6863      	ldr	r3, [r4, #4]
 800bb84:	6123      	str	r3, [r4, #16]
 800bb86:	2300      	movs	r3, #0
 800bb88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bb8c:	e7aa      	b.n	800bae4 <_printf_i+0x14c>
 800bb8e:	6923      	ldr	r3, [r4, #16]
 800bb90:	462a      	mov	r2, r5
 800bb92:	4649      	mov	r1, r9
 800bb94:	4640      	mov	r0, r8
 800bb96:	47d0      	blx	sl
 800bb98:	3001      	adds	r0, #1
 800bb9a:	d0ad      	beq.n	800baf8 <_printf_i+0x160>
 800bb9c:	6823      	ldr	r3, [r4, #0]
 800bb9e:	079b      	lsls	r3, r3, #30
 800bba0:	d413      	bmi.n	800bbca <_printf_i+0x232>
 800bba2:	68e0      	ldr	r0, [r4, #12]
 800bba4:	9b03      	ldr	r3, [sp, #12]
 800bba6:	4298      	cmp	r0, r3
 800bba8:	bfb8      	it	lt
 800bbaa:	4618      	movlt	r0, r3
 800bbac:	e7a6      	b.n	800bafc <_printf_i+0x164>
 800bbae:	2301      	movs	r3, #1
 800bbb0:	4632      	mov	r2, r6
 800bbb2:	4649      	mov	r1, r9
 800bbb4:	4640      	mov	r0, r8
 800bbb6:	47d0      	blx	sl
 800bbb8:	3001      	adds	r0, #1
 800bbba:	d09d      	beq.n	800baf8 <_printf_i+0x160>
 800bbbc:	3501      	adds	r5, #1
 800bbbe:	68e3      	ldr	r3, [r4, #12]
 800bbc0:	9903      	ldr	r1, [sp, #12]
 800bbc2:	1a5b      	subs	r3, r3, r1
 800bbc4:	42ab      	cmp	r3, r5
 800bbc6:	dcf2      	bgt.n	800bbae <_printf_i+0x216>
 800bbc8:	e7eb      	b.n	800bba2 <_printf_i+0x20a>
 800bbca:	2500      	movs	r5, #0
 800bbcc:	f104 0619 	add.w	r6, r4, #25
 800bbd0:	e7f5      	b.n	800bbbe <_printf_i+0x226>
 800bbd2:	bf00      	nop
 800bbd4:	0800d118 	.word	0x0800d118
 800bbd8:	0800d129 	.word	0x0800d129

0800bbdc <__sflush_r>:
 800bbdc:	898a      	ldrh	r2, [r1, #12]
 800bbde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bbe2:	4605      	mov	r5, r0
 800bbe4:	0710      	lsls	r0, r2, #28
 800bbe6:	460c      	mov	r4, r1
 800bbe8:	d458      	bmi.n	800bc9c <__sflush_r+0xc0>
 800bbea:	684b      	ldr	r3, [r1, #4]
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	dc05      	bgt.n	800bbfc <__sflush_r+0x20>
 800bbf0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	dc02      	bgt.n	800bbfc <__sflush_r+0x20>
 800bbf6:	2000      	movs	r0, #0
 800bbf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bbfc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bbfe:	2e00      	cmp	r6, #0
 800bc00:	d0f9      	beq.n	800bbf6 <__sflush_r+0x1a>
 800bc02:	2300      	movs	r3, #0
 800bc04:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bc08:	682f      	ldr	r7, [r5, #0]
 800bc0a:	6a21      	ldr	r1, [r4, #32]
 800bc0c:	602b      	str	r3, [r5, #0]
 800bc0e:	d032      	beq.n	800bc76 <__sflush_r+0x9a>
 800bc10:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bc12:	89a3      	ldrh	r3, [r4, #12]
 800bc14:	075a      	lsls	r2, r3, #29
 800bc16:	d505      	bpl.n	800bc24 <__sflush_r+0x48>
 800bc18:	6863      	ldr	r3, [r4, #4]
 800bc1a:	1ac0      	subs	r0, r0, r3
 800bc1c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bc1e:	b10b      	cbz	r3, 800bc24 <__sflush_r+0x48>
 800bc20:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bc22:	1ac0      	subs	r0, r0, r3
 800bc24:	2300      	movs	r3, #0
 800bc26:	4602      	mov	r2, r0
 800bc28:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bc2a:	6a21      	ldr	r1, [r4, #32]
 800bc2c:	4628      	mov	r0, r5
 800bc2e:	47b0      	blx	r6
 800bc30:	1c43      	adds	r3, r0, #1
 800bc32:	89a3      	ldrh	r3, [r4, #12]
 800bc34:	d106      	bne.n	800bc44 <__sflush_r+0x68>
 800bc36:	6829      	ldr	r1, [r5, #0]
 800bc38:	291d      	cmp	r1, #29
 800bc3a:	d82b      	bhi.n	800bc94 <__sflush_r+0xb8>
 800bc3c:	4a29      	ldr	r2, [pc, #164]	; (800bce4 <__sflush_r+0x108>)
 800bc3e:	410a      	asrs	r2, r1
 800bc40:	07d6      	lsls	r6, r2, #31
 800bc42:	d427      	bmi.n	800bc94 <__sflush_r+0xb8>
 800bc44:	2200      	movs	r2, #0
 800bc46:	6062      	str	r2, [r4, #4]
 800bc48:	04d9      	lsls	r1, r3, #19
 800bc4a:	6922      	ldr	r2, [r4, #16]
 800bc4c:	6022      	str	r2, [r4, #0]
 800bc4e:	d504      	bpl.n	800bc5a <__sflush_r+0x7e>
 800bc50:	1c42      	adds	r2, r0, #1
 800bc52:	d101      	bne.n	800bc58 <__sflush_r+0x7c>
 800bc54:	682b      	ldr	r3, [r5, #0]
 800bc56:	b903      	cbnz	r3, 800bc5a <__sflush_r+0x7e>
 800bc58:	6560      	str	r0, [r4, #84]	; 0x54
 800bc5a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bc5c:	602f      	str	r7, [r5, #0]
 800bc5e:	2900      	cmp	r1, #0
 800bc60:	d0c9      	beq.n	800bbf6 <__sflush_r+0x1a>
 800bc62:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bc66:	4299      	cmp	r1, r3
 800bc68:	d002      	beq.n	800bc70 <__sflush_r+0x94>
 800bc6a:	4628      	mov	r0, r5
 800bc6c:	f7ff fbce 	bl	800b40c <_free_r>
 800bc70:	2000      	movs	r0, #0
 800bc72:	6360      	str	r0, [r4, #52]	; 0x34
 800bc74:	e7c0      	b.n	800bbf8 <__sflush_r+0x1c>
 800bc76:	2301      	movs	r3, #1
 800bc78:	4628      	mov	r0, r5
 800bc7a:	47b0      	blx	r6
 800bc7c:	1c41      	adds	r1, r0, #1
 800bc7e:	d1c8      	bne.n	800bc12 <__sflush_r+0x36>
 800bc80:	682b      	ldr	r3, [r5, #0]
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d0c5      	beq.n	800bc12 <__sflush_r+0x36>
 800bc86:	2b1d      	cmp	r3, #29
 800bc88:	d001      	beq.n	800bc8e <__sflush_r+0xb2>
 800bc8a:	2b16      	cmp	r3, #22
 800bc8c:	d101      	bne.n	800bc92 <__sflush_r+0xb6>
 800bc8e:	602f      	str	r7, [r5, #0]
 800bc90:	e7b1      	b.n	800bbf6 <__sflush_r+0x1a>
 800bc92:	89a3      	ldrh	r3, [r4, #12]
 800bc94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bc98:	81a3      	strh	r3, [r4, #12]
 800bc9a:	e7ad      	b.n	800bbf8 <__sflush_r+0x1c>
 800bc9c:	690f      	ldr	r7, [r1, #16]
 800bc9e:	2f00      	cmp	r7, #0
 800bca0:	d0a9      	beq.n	800bbf6 <__sflush_r+0x1a>
 800bca2:	0793      	lsls	r3, r2, #30
 800bca4:	680e      	ldr	r6, [r1, #0]
 800bca6:	bf08      	it	eq
 800bca8:	694b      	ldreq	r3, [r1, #20]
 800bcaa:	600f      	str	r7, [r1, #0]
 800bcac:	bf18      	it	ne
 800bcae:	2300      	movne	r3, #0
 800bcb0:	eba6 0807 	sub.w	r8, r6, r7
 800bcb4:	608b      	str	r3, [r1, #8]
 800bcb6:	f1b8 0f00 	cmp.w	r8, #0
 800bcba:	dd9c      	ble.n	800bbf6 <__sflush_r+0x1a>
 800bcbc:	6a21      	ldr	r1, [r4, #32]
 800bcbe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bcc0:	4643      	mov	r3, r8
 800bcc2:	463a      	mov	r2, r7
 800bcc4:	4628      	mov	r0, r5
 800bcc6:	47b0      	blx	r6
 800bcc8:	2800      	cmp	r0, #0
 800bcca:	dc06      	bgt.n	800bcda <__sflush_r+0xfe>
 800bccc:	89a3      	ldrh	r3, [r4, #12]
 800bcce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bcd2:	81a3      	strh	r3, [r4, #12]
 800bcd4:	f04f 30ff 	mov.w	r0, #4294967295
 800bcd8:	e78e      	b.n	800bbf8 <__sflush_r+0x1c>
 800bcda:	4407      	add	r7, r0
 800bcdc:	eba8 0800 	sub.w	r8, r8, r0
 800bce0:	e7e9      	b.n	800bcb6 <__sflush_r+0xda>
 800bce2:	bf00      	nop
 800bce4:	dfbffffe 	.word	0xdfbffffe

0800bce8 <_fflush_r>:
 800bce8:	b538      	push	{r3, r4, r5, lr}
 800bcea:	690b      	ldr	r3, [r1, #16]
 800bcec:	4605      	mov	r5, r0
 800bcee:	460c      	mov	r4, r1
 800bcf0:	b913      	cbnz	r3, 800bcf8 <_fflush_r+0x10>
 800bcf2:	2500      	movs	r5, #0
 800bcf4:	4628      	mov	r0, r5
 800bcf6:	bd38      	pop	{r3, r4, r5, pc}
 800bcf8:	b118      	cbz	r0, 800bd02 <_fflush_r+0x1a>
 800bcfa:	6a03      	ldr	r3, [r0, #32]
 800bcfc:	b90b      	cbnz	r3, 800bd02 <_fflush_r+0x1a>
 800bcfe:	f7ff fa17 	bl	800b130 <__sinit>
 800bd02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d0f3      	beq.n	800bcf2 <_fflush_r+0xa>
 800bd0a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bd0c:	07d0      	lsls	r0, r2, #31
 800bd0e:	d404      	bmi.n	800bd1a <_fflush_r+0x32>
 800bd10:	0599      	lsls	r1, r3, #22
 800bd12:	d402      	bmi.n	800bd1a <_fflush_r+0x32>
 800bd14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bd16:	f7ff fb4a 	bl	800b3ae <__retarget_lock_acquire_recursive>
 800bd1a:	4628      	mov	r0, r5
 800bd1c:	4621      	mov	r1, r4
 800bd1e:	f7ff ff5d 	bl	800bbdc <__sflush_r>
 800bd22:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bd24:	07da      	lsls	r2, r3, #31
 800bd26:	4605      	mov	r5, r0
 800bd28:	d4e4      	bmi.n	800bcf4 <_fflush_r+0xc>
 800bd2a:	89a3      	ldrh	r3, [r4, #12]
 800bd2c:	059b      	lsls	r3, r3, #22
 800bd2e:	d4e1      	bmi.n	800bcf4 <_fflush_r+0xc>
 800bd30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bd32:	f7ff fb3d 	bl	800b3b0 <__retarget_lock_release_recursive>
 800bd36:	e7dd      	b.n	800bcf4 <_fflush_r+0xc>

0800bd38 <fiprintf>:
 800bd38:	b40e      	push	{r1, r2, r3}
 800bd3a:	b503      	push	{r0, r1, lr}
 800bd3c:	4601      	mov	r1, r0
 800bd3e:	ab03      	add	r3, sp, #12
 800bd40:	4805      	ldr	r0, [pc, #20]	; (800bd58 <fiprintf+0x20>)
 800bd42:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd46:	6800      	ldr	r0, [r0, #0]
 800bd48:	9301      	str	r3, [sp, #4]
 800bd4a:	f000 f915 	bl	800bf78 <_vfiprintf_r>
 800bd4e:	b002      	add	sp, #8
 800bd50:	f85d eb04 	ldr.w	lr, [sp], #4
 800bd54:	b003      	add	sp, #12
 800bd56:	4770      	bx	lr
 800bd58:	2400008c 	.word	0x2400008c

0800bd5c <__swhatbuf_r>:
 800bd5c:	b570      	push	{r4, r5, r6, lr}
 800bd5e:	460c      	mov	r4, r1
 800bd60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd64:	2900      	cmp	r1, #0
 800bd66:	b096      	sub	sp, #88	; 0x58
 800bd68:	4615      	mov	r5, r2
 800bd6a:	461e      	mov	r6, r3
 800bd6c:	da0d      	bge.n	800bd8a <__swhatbuf_r+0x2e>
 800bd6e:	89a3      	ldrh	r3, [r4, #12]
 800bd70:	f013 0f80 	tst.w	r3, #128	; 0x80
 800bd74:	f04f 0100 	mov.w	r1, #0
 800bd78:	bf0c      	ite	eq
 800bd7a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800bd7e:	2340      	movne	r3, #64	; 0x40
 800bd80:	2000      	movs	r0, #0
 800bd82:	6031      	str	r1, [r6, #0]
 800bd84:	602b      	str	r3, [r5, #0]
 800bd86:	b016      	add	sp, #88	; 0x58
 800bd88:	bd70      	pop	{r4, r5, r6, pc}
 800bd8a:	466a      	mov	r2, sp
 800bd8c:	f000 f862 	bl	800be54 <_fstat_r>
 800bd90:	2800      	cmp	r0, #0
 800bd92:	dbec      	blt.n	800bd6e <__swhatbuf_r+0x12>
 800bd94:	9901      	ldr	r1, [sp, #4]
 800bd96:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800bd9a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800bd9e:	4259      	negs	r1, r3
 800bda0:	4159      	adcs	r1, r3
 800bda2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bda6:	e7eb      	b.n	800bd80 <__swhatbuf_r+0x24>

0800bda8 <__smakebuf_r>:
 800bda8:	898b      	ldrh	r3, [r1, #12]
 800bdaa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bdac:	079d      	lsls	r5, r3, #30
 800bdae:	4606      	mov	r6, r0
 800bdb0:	460c      	mov	r4, r1
 800bdb2:	d507      	bpl.n	800bdc4 <__smakebuf_r+0x1c>
 800bdb4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bdb8:	6023      	str	r3, [r4, #0]
 800bdba:	6123      	str	r3, [r4, #16]
 800bdbc:	2301      	movs	r3, #1
 800bdbe:	6163      	str	r3, [r4, #20]
 800bdc0:	b002      	add	sp, #8
 800bdc2:	bd70      	pop	{r4, r5, r6, pc}
 800bdc4:	ab01      	add	r3, sp, #4
 800bdc6:	466a      	mov	r2, sp
 800bdc8:	f7ff ffc8 	bl	800bd5c <__swhatbuf_r>
 800bdcc:	9900      	ldr	r1, [sp, #0]
 800bdce:	4605      	mov	r5, r0
 800bdd0:	4630      	mov	r0, r6
 800bdd2:	f7ff fb8f 	bl	800b4f4 <_malloc_r>
 800bdd6:	b948      	cbnz	r0, 800bdec <__smakebuf_r+0x44>
 800bdd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bddc:	059a      	lsls	r2, r3, #22
 800bdde:	d4ef      	bmi.n	800bdc0 <__smakebuf_r+0x18>
 800bde0:	f023 0303 	bic.w	r3, r3, #3
 800bde4:	f043 0302 	orr.w	r3, r3, #2
 800bde8:	81a3      	strh	r3, [r4, #12]
 800bdea:	e7e3      	b.n	800bdb4 <__smakebuf_r+0xc>
 800bdec:	89a3      	ldrh	r3, [r4, #12]
 800bdee:	6020      	str	r0, [r4, #0]
 800bdf0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bdf4:	81a3      	strh	r3, [r4, #12]
 800bdf6:	9b00      	ldr	r3, [sp, #0]
 800bdf8:	6163      	str	r3, [r4, #20]
 800bdfa:	9b01      	ldr	r3, [sp, #4]
 800bdfc:	6120      	str	r0, [r4, #16]
 800bdfe:	b15b      	cbz	r3, 800be18 <__smakebuf_r+0x70>
 800be00:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800be04:	4630      	mov	r0, r6
 800be06:	f000 f837 	bl	800be78 <_isatty_r>
 800be0a:	b128      	cbz	r0, 800be18 <__smakebuf_r+0x70>
 800be0c:	89a3      	ldrh	r3, [r4, #12]
 800be0e:	f023 0303 	bic.w	r3, r3, #3
 800be12:	f043 0301 	orr.w	r3, r3, #1
 800be16:	81a3      	strh	r3, [r4, #12]
 800be18:	89a3      	ldrh	r3, [r4, #12]
 800be1a:	431d      	orrs	r5, r3
 800be1c:	81a5      	strh	r5, [r4, #12]
 800be1e:	e7cf      	b.n	800bdc0 <__smakebuf_r+0x18>

0800be20 <memmove>:
 800be20:	4288      	cmp	r0, r1
 800be22:	b510      	push	{r4, lr}
 800be24:	eb01 0402 	add.w	r4, r1, r2
 800be28:	d902      	bls.n	800be30 <memmove+0x10>
 800be2a:	4284      	cmp	r4, r0
 800be2c:	4623      	mov	r3, r4
 800be2e:	d807      	bhi.n	800be40 <memmove+0x20>
 800be30:	1e43      	subs	r3, r0, #1
 800be32:	42a1      	cmp	r1, r4
 800be34:	d008      	beq.n	800be48 <memmove+0x28>
 800be36:	f811 2b01 	ldrb.w	r2, [r1], #1
 800be3a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800be3e:	e7f8      	b.n	800be32 <memmove+0x12>
 800be40:	4402      	add	r2, r0
 800be42:	4601      	mov	r1, r0
 800be44:	428a      	cmp	r2, r1
 800be46:	d100      	bne.n	800be4a <memmove+0x2a>
 800be48:	bd10      	pop	{r4, pc}
 800be4a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800be4e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800be52:	e7f7      	b.n	800be44 <memmove+0x24>

0800be54 <_fstat_r>:
 800be54:	b538      	push	{r3, r4, r5, lr}
 800be56:	4d07      	ldr	r5, [pc, #28]	; (800be74 <_fstat_r+0x20>)
 800be58:	2300      	movs	r3, #0
 800be5a:	4604      	mov	r4, r0
 800be5c:	4608      	mov	r0, r1
 800be5e:	4611      	mov	r1, r2
 800be60:	602b      	str	r3, [r5, #0]
 800be62:	f7f4 fd63 	bl	800092c <_fstat>
 800be66:	1c43      	adds	r3, r0, #1
 800be68:	d102      	bne.n	800be70 <_fstat_r+0x1c>
 800be6a:	682b      	ldr	r3, [r5, #0]
 800be6c:	b103      	cbz	r3, 800be70 <_fstat_r+0x1c>
 800be6e:	6023      	str	r3, [r4, #0]
 800be70:	bd38      	pop	{r3, r4, r5, pc}
 800be72:	bf00      	nop
 800be74:	240015d0 	.word	0x240015d0

0800be78 <_isatty_r>:
 800be78:	b538      	push	{r3, r4, r5, lr}
 800be7a:	4d06      	ldr	r5, [pc, #24]	; (800be94 <_isatty_r+0x1c>)
 800be7c:	2300      	movs	r3, #0
 800be7e:	4604      	mov	r4, r0
 800be80:	4608      	mov	r0, r1
 800be82:	602b      	str	r3, [r5, #0]
 800be84:	f7f4 fd14 	bl	80008b0 <_isatty>
 800be88:	1c43      	adds	r3, r0, #1
 800be8a:	d102      	bne.n	800be92 <_isatty_r+0x1a>
 800be8c:	682b      	ldr	r3, [r5, #0]
 800be8e:	b103      	cbz	r3, 800be92 <_isatty_r+0x1a>
 800be90:	6023      	str	r3, [r4, #0]
 800be92:	bd38      	pop	{r3, r4, r5, pc}
 800be94:	240015d0 	.word	0x240015d0

0800be98 <_sbrk_r>:
 800be98:	b538      	push	{r3, r4, r5, lr}
 800be9a:	4d06      	ldr	r5, [pc, #24]	; (800beb4 <_sbrk_r+0x1c>)
 800be9c:	2300      	movs	r3, #0
 800be9e:	4604      	mov	r4, r0
 800bea0:	4608      	mov	r0, r1
 800bea2:	602b      	str	r3, [r5, #0]
 800bea4:	f7f5 fa50 	bl	8001348 <_sbrk>
 800bea8:	1c43      	adds	r3, r0, #1
 800beaa:	d102      	bne.n	800beb2 <_sbrk_r+0x1a>
 800beac:	682b      	ldr	r3, [r5, #0]
 800beae:	b103      	cbz	r3, 800beb2 <_sbrk_r+0x1a>
 800beb0:	6023      	str	r3, [r4, #0]
 800beb2:	bd38      	pop	{r3, r4, r5, pc}
 800beb4:	240015d0 	.word	0x240015d0

0800beb8 <abort>:
 800beb8:	b508      	push	{r3, lr}
 800beba:	2006      	movs	r0, #6
 800bebc:	f000 fa34 	bl	800c328 <raise>
 800bec0:	2001      	movs	r0, #1
 800bec2:	f7f5 fa36 	bl	8001332 <_exit>

0800bec6 <_realloc_r>:
 800bec6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800beca:	4680      	mov	r8, r0
 800becc:	4614      	mov	r4, r2
 800bece:	460e      	mov	r6, r1
 800bed0:	b921      	cbnz	r1, 800bedc <_realloc_r+0x16>
 800bed2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bed6:	4611      	mov	r1, r2
 800bed8:	f7ff bb0c 	b.w	800b4f4 <_malloc_r>
 800bedc:	b92a      	cbnz	r2, 800beea <_realloc_r+0x24>
 800bede:	f7ff fa95 	bl	800b40c <_free_r>
 800bee2:	4625      	mov	r5, r4
 800bee4:	4628      	mov	r0, r5
 800bee6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800beea:	f000 fa39 	bl	800c360 <_malloc_usable_size_r>
 800beee:	4284      	cmp	r4, r0
 800bef0:	4607      	mov	r7, r0
 800bef2:	d802      	bhi.n	800befa <_realloc_r+0x34>
 800bef4:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bef8:	d812      	bhi.n	800bf20 <_realloc_r+0x5a>
 800befa:	4621      	mov	r1, r4
 800befc:	4640      	mov	r0, r8
 800befe:	f7ff faf9 	bl	800b4f4 <_malloc_r>
 800bf02:	4605      	mov	r5, r0
 800bf04:	2800      	cmp	r0, #0
 800bf06:	d0ed      	beq.n	800bee4 <_realloc_r+0x1e>
 800bf08:	42bc      	cmp	r4, r7
 800bf0a:	4622      	mov	r2, r4
 800bf0c:	4631      	mov	r1, r6
 800bf0e:	bf28      	it	cs
 800bf10:	463a      	movcs	r2, r7
 800bf12:	f7ff fa4e 	bl	800b3b2 <memcpy>
 800bf16:	4631      	mov	r1, r6
 800bf18:	4640      	mov	r0, r8
 800bf1a:	f7ff fa77 	bl	800b40c <_free_r>
 800bf1e:	e7e1      	b.n	800bee4 <_realloc_r+0x1e>
 800bf20:	4635      	mov	r5, r6
 800bf22:	e7df      	b.n	800bee4 <_realloc_r+0x1e>

0800bf24 <__sfputc_r>:
 800bf24:	6893      	ldr	r3, [r2, #8]
 800bf26:	3b01      	subs	r3, #1
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	b410      	push	{r4}
 800bf2c:	6093      	str	r3, [r2, #8]
 800bf2e:	da08      	bge.n	800bf42 <__sfputc_r+0x1e>
 800bf30:	6994      	ldr	r4, [r2, #24]
 800bf32:	42a3      	cmp	r3, r4
 800bf34:	db01      	blt.n	800bf3a <__sfputc_r+0x16>
 800bf36:	290a      	cmp	r1, #10
 800bf38:	d103      	bne.n	800bf42 <__sfputc_r+0x1e>
 800bf3a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bf3e:	f000 b935 	b.w	800c1ac <__swbuf_r>
 800bf42:	6813      	ldr	r3, [r2, #0]
 800bf44:	1c58      	adds	r0, r3, #1
 800bf46:	6010      	str	r0, [r2, #0]
 800bf48:	7019      	strb	r1, [r3, #0]
 800bf4a:	4608      	mov	r0, r1
 800bf4c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bf50:	4770      	bx	lr

0800bf52 <__sfputs_r>:
 800bf52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf54:	4606      	mov	r6, r0
 800bf56:	460f      	mov	r7, r1
 800bf58:	4614      	mov	r4, r2
 800bf5a:	18d5      	adds	r5, r2, r3
 800bf5c:	42ac      	cmp	r4, r5
 800bf5e:	d101      	bne.n	800bf64 <__sfputs_r+0x12>
 800bf60:	2000      	movs	r0, #0
 800bf62:	e007      	b.n	800bf74 <__sfputs_r+0x22>
 800bf64:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf68:	463a      	mov	r2, r7
 800bf6a:	4630      	mov	r0, r6
 800bf6c:	f7ff ffda 	bl	800bf24 <__sfputc_r>
 800bf70:	1c43      	adds	r3, r0, #1
 800bf72:	d1f3      	bne.n	800bf5c <__sfputs_r+0xa>
 800bf74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bf78 <_vfiprintf_r>:
 800bf78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf7c:	460d      	mov	r5, r1
 800bf7e:	b09d      	sub	sp, #116	; 0x74
 800bf80:	4614      	mov	r4, r2
 800bf82:	4698      	mov	r8, r3
 800bf84:	4606      	mov	r6, r0
 800bf86:	b118      	cbz	r0, 800bf90 <_vfiprintf_r+0x18>
 800bf88:	6a03      	ldr	r3, [r0, #32]
 800bf8a:	b90b      	cbnz	r3, 800bf90 <_vfiprintf_r+0x18>
 800bf8c:	f7ff f8d0 	bl	800b130 <__sinit>
 800bf90:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bf92:	07d9      	lsls	r1, r3, #31
 800bf94:	d405      	bmi.n	800bfa2 <_vfiprintf_r+0x2a>
 800bf96:	89ab      	ldrh	r3, [r5, #12]
 800bf98:	059a      	lsls	r2, r3, #22
 800bf9a:	d402      	bmi.n	800bfa2 <_vfiprintf_r+0x2a>
 800bf9c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bf9e:	f7ff fa06 	bl	800b3ae <__retarget_lock_acquire_recursive>
 800bfa2:	89ab      	ldrh	r3, [r5, #12]
 800bfa4:	071b      	lsls	r3, r3, #28
 800bfa6:	d501      	bpl.n	800bfac <_vfiprintf_r+0x34>
 800bfa8:	692b      	ldr	r3, [r5, #16]
 800bfaa:	b99b      	cbnz	r3, 800bfd4 <_vfiprintf_r+0x5c>
 800bfac:	4629      	mov	r1, r5
 800bfae:	4630      	mov	r0, r6
 800bfb0:	f000 f93a 	bl	800c228 <__swsetup_r>
 800bfb4:	b170      	cbz	r0, 800bfd4 <_vfiprintf_r+0x5c>
 800bfb6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bfb8:	07dc      	lsls	r4, r3, #31
 800bfba:	d504      	bpl.n	800bfc6 <_vfiprintf_r+0x4e>
 800bfbc:	f04f 30ff 	mov.w	r0, #4294967295
 800bfc0:	b01d      	add	sp, #116	; 0x74
 800bfc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfc6:	89ab      	ldrh	r3, [r5, #12]
 800bfc8:	0598      	lsls	r0, r3, #22
 800bfca:	d4f7      	bmi.n	800bfbc <_vfiprintf_r+0x44>
 800bfcc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bfce:	f7ff f9ef 	bl	800b3b0 <__retarget_lock_release_recursive>
 800bfd2:	e7f3      	b.n	800bfbc <_vfiprintf_r+0x44>
 800bfd4:	2300      	movs	r3, #0
 800bfd6:	9309      	str	r3, [sp, #36]	; 0x24
 800bfd8:	2320      	movs	r3, #32
 800bfda:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bfde:	f8cd 800c 	str.w	r8, [sp, #12]
 800bfe2:	2330      	movs	r3, #48	; 0x30
 800bfe4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800c198 <_vfiprintf_r+0x220>
 800bfe8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bfec:	f04f 0901 	mov.w	r9, #1
 800bff0:	4623      	mov	r3, r4
 800bff2:	469a      	mov	sl, r3
 800bff4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bff8:	b10a      	cbz	r2, 800bffe <_vfiprintf_r+0x86>
 800bffa:	2a25      	cmp	r2, #37	; 0x25
 800bffc:	d1f9      	bne.n	800bff2 <_vfiprintf_r+0x7a>
 800bffe:	ebba 0b04 	subs.w	fp, sl, r4
 800c002:	d00b      	beq.n	800c01c <_vfiprintf_r+0xa4>
 800c004:	465b      	mov	r3, fp
 800c006:	4622      	mov	r2, r4
 800c008:	4629      	mov	r1, r5
 800c00a:	4630      	mov	r0, r6
 800c00c:	f7ff ffa1 	bl	800bf52 <__sfputs_r>
 800c010:	3001      	adds	r0, #1
 800c012:	f000 80a9 	beq.w	800c168 <_vfiprintf_r+0x1f0>
 800c016:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c018:	445a      	add	r2, fp
 800c01a:	9209      	str	r2, [sp, #36]	; 0x24
 800c01c:	f89a 3000 	ldrb.w	r3, [sl]
 800c020:	2b00      	cmp	r3, #0
 800c022:	f000 80a1 	beq.w	800c168 <_vfiprintf_r+0x1f0>
 800c026:	2300      	movs	r3, #0
 800c028:	f04f 32ff 	mov.w	r2, #4294967295
 800c02c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c030:	f10a 0a01 	add.w	sl, sl, #1
 800c034:	9304      	str	r3, [sp, #16]
 800c036:	9307      	str	r3, [sp, #28]
 800c038:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c03c:	931a      	str	r3, [sp, #104]	; 0x68
 800c03e:	4654      	mov	r4, sl
 800c040:	2205      	movs	r2, #5
 800c042:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c046:	4854      	ldr	r0, [pc, #336]	; (800c198 <_vfiprintf_r+0x220>)
 800c048:	f7f4 f94a 	bl	80002e0 <memchr>
 800c04c:	9a04      	ldr	r2, [sp, #16]
 800c04e:	b9d8      	cbnz	r0, 800c088 <_vfiprintf_r+0x110>
 800c050:	06d1      	lsls	r1, r2, #27
 800c052:	bf44      	itt	mi
 800c054:	2320      	movmi	r3, #32
 800c056:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c05a:	0713      	lsls	r3, r2, #28
 800c05c:	bf44      	itt	mi
 800c05e:	232b      	movmi	r3, #43	; 0x2b
 800c060:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c064:	f89a 3000 	ldrb.w	r3, [sl]
 800c068:	2b2a      	cmp	r3, #42	; 0x2a
 800c06a:	d015      	beq.n	800c098 <_vfiprintf_r+0x120>
 800c06c:	9a07      	ldr	r2, [sp, #28]
 800c06e:	4654      	mov	r4, sl
 800c070:	2000      	movs	r0, #0
 800c072:	f04f 0c0a 	mov.w	ip, #10
 800c076:	4621      	mov	r1, r4
 800c078:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c07c:	3b30      	subs	r3, #48	; 0x30
 800c07e:	2b09      	cmp	r3, #9
 800c080:	d94d      	bls.n	800c11e <_vfiprintf_r+0x1a6>
 800c082:	b1b0      	cbz	r0, 800c0b2 <_vfiprintf_r+0x13a>
 800c084:	9207      	str	r2, [sp, #28]
 800c086:	e014      	b.n	800c0b2 <_vfiprintf_r+0x13a>
 800c088:	eba0 0308 	sub.w	r3, r0, r8
 800c08c:	fa09 f303 	lsl.w	r3, r9, r3
 800c090:	4313      	orrs	r3, r2
 800c092:	9304      	str	r3, [sp, #16]
 800c094:	46a2      	mov	sl, r4
 800c096:	e7d2      	b.n	800c03e <_vfiprintf_r+0xc6>
 800c098:	9b03      	ldr	r3, [sp, #12]
 800c09a:	1d19      	adds	r1, r3, #4
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	9103      	str	r1, [sp, #12]
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	bfbb      	ittet	lt
 800c0a4:	425b      	neglt	r3, r3
 800c0a6:	f042 0202 	orrlt.w	r2, r2, #2
 800c0aa:	9307      	strge	r3, [sp, #28]
 800c0ac:	9307      	strlt	r3, [sp, #28]
 800c0ae:	bfb8      	it	lt
 800c0b0:	9204      	strlt	r2, [sp, #16]
 800c0b2:	7823      	ldrb	r3, [r4, #0]
 800c0b4:	2b2e      	cmp	r3, #46	; 0x2e
 800c0b6:	d10c      	bne.n	800c0d2 <_vfiprintf_r+0x15a>
 800c0b8:	7863      	ldrb	r3, [r4, #1]
 800c0ba:	2b2a      	cmp	r3, #42	; 0x2a
 800c0bc:	d134      	bne.n	800c128 <_vfiprintf_r+0x1b0>
 800c0be:	9b03      	ldr	r3, [sp, #12]
 800c0c0:	1d1a      	adds	r2, r3, #4
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	9203      	str	r2, [sp, #12]
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	bfb8      	it	lt
 800c0ca:	f04f 33ff 	movlt.w	r3, #4294967295
 800c0ce:	3402      	adds	r4, #2
 800c0d0:	9305      	str	r3, [sp, #20]
 800c0d2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800c1a8 <_vfiprintf_r+0x230>
 800c0d6:	7821      	ldrb	r1, [r4, #0]
 800c0d8:	2203      	movs	r2, #3
 800c0da:	4650      	mov	r0, sl
 800c0dc:	f7f4 f900 	bl	80002e0 <memchr>
 800c0e0:	b138      	cbz	r0, 800c0f2 <_vfiprintf_r+0x17a>
 800c0e2:	9b04      	ldr	r3, [sp, #16]
 800c0e4:	eba0 000a 	sub.w	r0, r0, sl
 800c0e8:	2240      	movs	r2, #64	; 0x40
 800c0ea:	4082      	lsls	r2, r0
 800c0ec:	4313      	orrs	r3, r2
 800c0ee:	3401      	adds	r4, #1
 800c0f0:	9304      	str	r3, [sp, #16]
 800c0f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c0f6:	4829      	ldr	r0, [pc, #164]	; (800c19c <_vfiprintf_r+0x224>)
 800c0f8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c0fc:	2206      	movs	r2, #6
 800c0fe:	f7f4 f8ef 	bl	80002e0 <memchr>
 800c102:	2800      	cmp	r0, #0
 800c104:	d03f      	beq.n	800c186 <_vfiprintf_r+0x20e>
 800c106:	4b26      	ldr	r3, [pc, #152]	; (800c1a0 <_vfiprintf_r+0x228>)
 800c108:	bb1b      	cbnz	r3, 800c152 <_vfiprintf_r+0x1da>
 800c10a:	9b03      	ldr	r3, [sp, #12]
 800c10c:	3307      	adds	r3, #7
 800c10e:	f023 0307 	bic.w	r3, r3, #7
 800c112:	3308      	adds	r3, #8
 800c114:	9303      	str	r3, [sp, #12]
 800c116:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c118:	443b      	add	r3, r7
 800c11a:	9309      	str	r3, [sp, #36]	; 0x24
 800c11c:	e768      	b.n	800bff0 <_vfiprintf_r+0x78>
 800c11e:	fb0c 3202 	mla	r2, ip, r2, r3
 800c122:	460c      	mov	r4, r1
 800c124:	2001      	movs	r0, #1
 800c126:	e7a6      	b.n	800c076 <_vfiprintf_r+0xfe>
 800c128:	2300      	movs	r3, #0
 800c12a:	3401      	adds	r4, #1
 800c12c:	9305      	str	r3, [sp, #20]
 800c12e:	4619      	mov	r1, r3
 800c130:	f04f 0c0a 	mov.w	ip, #10
 800c134:	4620      	mov	r0, r4
 800c136:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c13a:	3a30      	subs	r2, #48	; 0x30
 800c13c:	2a09      	cmp	r2, #9
 800c13e:	d903      	bls.n	800c148 <_vfiprintf_r+0x1d0>
 800c140:	2b00      	cmp	r3, #0
 800c142:	d0c6      	beq.n	800c0d2 <_vfiprintf_r+0x15a>
 800c144:	9105      	str	r1, [sp, #20]
 800c146:	e7c4      	b.n	800c0d2 <_vfiprintf_r+0x15a>
 800c148:	fb0c 2101 	mla	r1, ip, r1, r2
 800c14c:	4604      	mov	r4, r0
 800c14e:	2301      	movs	r3, #1
 800c150:	e7f0      	b.n	800c134 <_vfiprintf_r+0x1bc>
 800c152:	ab03      	add	r3, sp, #12
 800c154:	9300      	str	r3, [sp, #0]
 800c156:	462a      	mov	r2, r5
 800c158:	4b12      	ldr	r3, [pc, #72]	; (800c1a4 <_vfiprintf_r+0x22c>)
 800c15a:	a904      	add	r1, sp, #16
 800c15c:	4630      	mov	r0, r6
 800c15e:	f3af 8000 	nop.w
 800c162:	4607      	mov	r7, r0
 800c164:	1c78      	adds	r0, r7, #1
 800c166:	d1d6      	bne.n	800c116 <_vfiprintf_r+0x19e>
 800c168:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c16a:	07d9      	lsls	r1, r3, #31
 800c16c:	d405      	bmi.n	800c17a <_vfiprintf_r+0x202>
 800c16e:	89ab      	ldrh	r3, [r5, #12]
 800c170:	059a      	lsls	r2, r3, #22
 800c172:	d402      	bmi.n	800c17a <_vfiprintf_r+0x202>
 800c174:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c176:	f7ff f91b 	bl	800b3b0 <__retarget_lock_release_recursive>
 800c17a:	89ab      	ldrh	r3, [r5, #12]
 800c17c:	065b      	lsls	r3, r3, #25
 800c17e:	f53f af1d 	bmi.w	800bfbc <_vfiprintf_r+0x44>
 800c182:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c184:	e71c      	b.n	800bfc0 <_vfiprintf_r+0x48>
 800c186:	ab03      	add	r3, sp, #12
 800c188:	9300      	str	r3, [sp, #0]
 800c18a:	462a      	mov	r2, r5
 800c18c:	4b05      	ldr	r3, [pc, #20]	; (800c1a4 <_vfiprintf_r+0x22c>)
 800c18e:	a904      	add	r1, sp, #16
 800c190:	4630      	mov	r0, r6
 800c192:	f7ff fc01 	bl	800b998 <_printf_i>
 800c196:	e7e4      	b.n	800c162 <_vfiprintf_r+0x1ea>
 800c198:	0800d107 	.word	0x0800d107
 800c19c:	0800d111 	.word	0x0800d111
 800c1a0:	00000000 	.word	0x00000000
 800c1a4:	0800bf53 	.word	0x0800bf53
 800c1a8:	0800d10d 	.word	0x0800d10d

0800c1ac <__swbuf_r>:
 800c1ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1ae:	460e      	mov	r6, r1
 800c1b0:	4614      	mov	r4, r2
 800c1b2:	4605      	mov	r5, r0
 800c1b4:	b118      	cbz	r0, 800c1be <__swbuf_r+0x12>
 800c1b6:	6a03      	ldr	r3, [r0, #32]
 800c1b8:	b90b      	cbnz	r3, 800c1be <__swbuf_r+0x12>
 800c1ba:	f7fe ffb9 	bl	800b130 <__sinit>
 800c1be:	69a3      	ldr	r3, [r4, #24]
 800c1c0:	60a3      	str	r3, [r4, #8]
 800c1c2:	89a3      	ldrh	r3, [r4, #12]
 800c1c4:	071a      	lsls	r2, r3, #28
 800c1c6:	d525      	bpl.n	800c214 <__swbuf_r+0x68>
 800c1c8:	6923      	ldr	r3, [r4, #16]
 800c1ca:	b31b      	cbz	r3, 800c214 <__swbuf_r+0x68>
 800c1cc:	6823      	ldr	r3, [r4, #0]
 800c1ce:	6922      	ldr	r2, [r4, #16]
 800c1d0:	1a98      	subs	r0, r3, r2
 800c1d2:	6963      	ldr	r3, [r4, #20]
 800c1d4:	b2f6      	uxtb	r6, r6
 800c1d6:	4283      	cmp	r3, r0
 800c1d8:	4637      	mov	r7, r6
 800c1da:	dc04      	bgt.n	800c1e6 <__swbuf_r+0x3a>
 800c1dc:	4621      	mov	r1, r4
 800c1de:	4628      	mov	r0, r5
 800c1e0:	f7ff fd82 	bl	800bce8 <_fflush_r>
 800c1e4:	b9e0      	cbnz	r0, 800c220 <__swbuf_r+0x74>
 800c1e6:	68a3      	ldr	r3, [r4, #8]
 800c1e8:	3b01      	subs	r3, #1
 800c1ea:	60a3      	str	r3, [r4, #8]
 800c1ec:	6823      	ldr	r3, [r4, #0]
 800c1ee:	1c5a      	adds	r2, r3, #1
 800c1f0:	6022      	str	r2, [r4, #0]
 800c1f2:	701e      	strb	r6, [r3, #0]
 800c1f4:	6962      	ldr	r2, [r4, #20]
 800c1f6:	1c43      	adds	r3, r0, #1
 800c1f8:	429a      	cmp	r2, r3
 800c1fa:	d004      	beq.n	800c206 <__swbuf_r+0x5a>
 800c1fc:	89a3      	ldrh	r3, [r4, #12]
 800c1fe:	07db      	lsls	r3, r3, #31
 800c200:	d506      	bpl.n	800c210 <__swbuf_r+0x64>
 800c202:	2e0a      	cmp	r6, #10
 800c204:	d104      	bne.n	800c210 <__swbuf_r+0x64>
 800c206:	4621      	mov	r1, r4
 800c208:	4628      	mov	r0, r5
 800c20a:	f7ff fd6d 	bl	800bce8 <_fflush_r>
 800c20e:	b938      	cbnz	r0, 800c220 <__swbuf_r+0x74>
 800c210:	4638      	mov	r0, r7
 800c212:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c214:	4621      	mov	r1, r4
 800c216:	4628      	mov	r0, r5
 800c218:	f000 f806 	bl	800c228 <__swsetup_r>
 800c21c:	2800      	cmp	r0, #0
 800c21e:	d0d5      	beq.n	800c1cc <__swbuf_r+0x20>
 800c220:	f04f 37ff 	mov.w	r7, #4294967295
 800c224:	e7f4      	b.n	800c210 <__swbuf_r+0x64>
	...

0800c228 <__swsetup_r>:
 800c228:	b538      	push	{r3, r4, r5, lr}
 800c22a:	4b2a      	ldr	r3, [pc, #168]	; (800c2d4 <__swsetup_r+0xac>)
 800c22c:	4605      	mov	r5, r0
 800c22e:	6818      	ldr	r0, [r3, #0]
 800c230:	460c      	mov	r4, r1
 800c232:	b118      	cbz	r0, 800c23c <__swsetup_r+0x14>
 800c234:	6a03      	ldr	r3, [r0, #32]
 800c236:	b90b      	cbnz	r3, 800c23c <__swsetup_r+0x14>
 800c238:	f7fe ff7a 	bl	800b130 <__sinit>
 800c23c:	89a3      	ldrh	r3, [r4, #12]
 800c23e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c242:	0718      	lsls	r0, r3, #28
 800c244:	d422      	bmi.n	800c28c <__swsetup_r+0x64>
 800c246:	06d9      	lsls	r1, r3, #27
 800c248:	d407      	bmi.n	800c25a <__swsetup_r+0x32>
 800c24a:	2309      	movs	r3, #9
 800c24c:	602b      	str	r3, [r5, #0]
 800c24e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c252:	81a3      	strh	r3, [r4, #12]
 800c254:	f04f 30ff 	mov.w	r0, #4294967295
 800c258:	e034      	b.n	800c2c4 <__swsetup_r+0x9c>
 800c25a:	0758      	lsls	r0, r3, #29
 800c25c:	d512      	bpl.n	800c284 <__swsetup_r+0x5c>
 800c25e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c260:	b141      	cbz	r1, 800c274 <__swsetup_r+0x4c>
 800c262:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c266:	4299      	cmp	r1, r3
 800c268:	d002      	beq.n	800c270 <__swsetup_r+0x48>
 800c26a:	4628      	mov	r0, r5
 800c26c:	f7ff f8ce 	bl	800b40c <_free_r>
 800c270:	2300      	movs	r3, #0
 800c272:	6363      	str	r3, [r4, #52]	; 0x34
 800c274:	89a3      	ldrh	r3, [r4, #12]
 800c276:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c27a:	81a3      	strh	r3, [r4, #12]
 800c27c:	2300      	movs	r3, #0
 800c27e:	6063      	str	r3, [r4, #4]
 800c280:	6923      	ldr	r3, [r4, #16]
 800c282:	6023      	str	r3, [r4, #0]
 800c284:	89a3      	ldrh	r3, [r4, #12]
 800c286:	f043 0308 	orr.w	r3, r3, #8
 800c28a:	81a3      	strh	r3, [r4, #12]
 800c28c:	6923      	ldr	r3, [r4, #16]
 800c28e:	b94b      	cbnz	r3, 800c2a4 <__swsetup_r+0x7c>
 800c290:	89a3      	ldrh	r3, [r4, #12]
 800c292:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c296:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c29a:	d003      	beq.n	800c2a4 <__swsetup_r+0x7c>
 800c29c:	4621      	mov	r1, r4
 800c29e:	4628      	mov	r0, r5
 800c2a0:	f7ff fd82 	bl	800bda8 <__smakebuf_r>
 800c2a4:	89a0      	ldrh	r0, [r4, #12]
 800c2a6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c2aa:	f010 0301 	ands.w	r3, r0, #1
 800c2ae:	d00a      	beq.n	800c2c6 <__swsetup_r+0x9e>
 800c2b0:	2300      	movs	r3, #0
 800c2b2:	60a3      	str	r3, [r4, #8]
 800c2b4:	6963      	ldr	r3, [r4, #20]
 800c2b6:	425b      	negs	r3, r3
 800c2b8:	61a3      	str	r3, [r4, #24]
 800c2ba:	6923      	ldr	r3, [r4, #16]
 800c2bc:	b943      	cbnz	r3, 800c2d0 <__swsetup_r+0xa8>
 800c2be:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c2c2:	d1c4      	bne.n	800c24e <__swsetup_r+0x26>
 800c2c4:	bd38      	pop	{r3, r4, r5, pc}
 800c2c6:	0781      	lsls	r1, r0, #30
 800c2c8:	bf58      	it	pl
 800c2ca:	6963      	ldrpl	r3, [r4, #20]
 800c2cc:	60a3      	str	r3, [r4, #8]
 800c2ce:	e7f4      	b.n	800c2ba <__swsetup_r+0x92>
 800c2d0:	2000      	movs	r0, #0
 800c2d2:	e7f7      	b.n	800c2c4 <__swsetup_r+0x9c>
 800c2d4:	2400008c 	.word	0x2400008c

0800c2d8 <_raise_r>:
 800c2d8:	291f      	cmp	r1, #31
 800c2da:	b538      	push	{r3, r4, r5, lr}
 800c2dc:	4604      	mov	r4, r0
 800c2de:	460d      	mov	r5, r1
 800c2e0:	d904      	bls.n	800c2ec <_raise_r+0x14>
 800c2e2:	2316      	movs	r3, #22
 800c2e4:	6003      	str	r3, [r0, #0]
 800c2e6:	f04f 30ff 	mov.w	r0, #4294967295
 800c2ea:	bd38      	pop	{r3, r4, r5, pc}
 800c2ec:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800c2ee:	b112      	cbz	r2, 800c2f6 <_raise_r+0x1e>
 800c2f0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c2f4:	b94b      	cbnz	r3, 800c30a <_raise_r+0x32>
 800c2f6:	4620      	mov	r0, r4
 800c2f8:	f000 f830 	bl	800c35c <_getpid_r>
 800c2fc:	462a      	mov	r2, r5
 800c2fe:	4601      	mov	r1, r0
 800c300:	4620      	mov	r0, r4
 800c302:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c306:	f000 b817 	b.w	800c338 <_kill_r>
 800c30a:	2b01      	cmp	r3, #1
 800c30c:	d00a      	beq.n	800c324 <_raise_r+0x4c>
 800c30e:	1c59      	adds	r1, r3, #1
 800c310:	d103      	bne.n	800c31a <_raise_r+0x42>
 800c312:	2316      	movs	r3, #22
 800c314:	6003      	str	r3, [r0, #0]
 800c316:	2001      	movs	r0, #1
 800c318:	e7e7      	b.n	800c2ea <_raise_r+0x12>
 800c31a:	2400      	movs	r4, #0
 800c31c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c320:	4628      	mov	r0, r5
 800c322:	4798      	blx	r3
 800c324:	2000      	movs	r0, #0
 800c326:	e7e0      	b.n	800c2ea <_raise_r+0x12>

0800c328 <raise>:
 800c328:	4b02      	ldr	r3, [pc, #8]	; (800c334 <raise+0xc>)
 800c32a:	4601      	mov	r1, r0
 800c32c:	6818      	ldr	r0, [r3, #0]
 800c32e:	f7ff bfd3 	b.w	800c2d8 <_raise_r>
 800c332:	bf00      	nop
 800c334:	2400008c 	.word	0x2400008c

0800c338 <_kill_r>:
 800c338:	b538      	push	{r3, r4, r5, lr}
 800c33a:	4d07      	ldr	r5, [pc, #28]	; (800c358 <_kill_r+0x20>)
 800c33c:	2300      	movs	r3, #0
 800c33e:	4604      	mov	r4, r0
 800c340:	4608      	mov	r0, r1
 800c342:	4611      	mov	r1, r2
 800c344:	602b      	str	r3, [r5, #0]
 800c346:	f7f4 ffe4 	bl	8001312 <_kill>
 800c34a:	1c43      	adds	r3, r0, #1
 800c34c:	d102      	bne.n	800c354 <_kill_r+0x1c>
 800c34e:	682b      	ldr	r3, [r5, #0]
 800c350:	b103      	cbz	r3, 800c354 <_kill_r+0x1c>
 800c352:	6023      	str	r3, [r4, #0]
 800c354:	bd38      	pop	{r3, r4, r5, pc}
 800c356:	bf00      	nop
 800c358:	240015d0 	.word	0x240015d0

0800c35c <_getpid_r>:
 800c35c:	f7f4 bfd1 	b.w	8001302 <_getpid>

0800c360 <_malloc_usable_size_r>:
 800c360:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c364:	1f18      	subs	r0, r3, #4
 800c366:	2b00      	cmp	r3, #0
 800c368:	bfbc      	itt	lt
 800c36a:	580b      	ldrlt	r3, [r1, r0]
 800c36c:	18c0      	addlt	r0, r0, r3
 800c36e:	4770      	bx	lr

0800c370 <_gettimeofday>:
 800c370:	4b02      	ldr	r3, [pc, #8]	; (800c37c <_gettimeofday+0xc>)
 800c372:	2258      	movs	r2, #88	; 0x58
 800c374:	601a      	str	r2, [r3, #0]
 800c376:	f04f 30ff 	mov.w	r0, #4294967295
 800c37a:	4770      	bx	lr
 800c37c:	240015d0 	.word	0x240015d0

0800c380 <_init>:
 800c380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c382:	bf00      	nop
 800c384:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c386:	bc08      	pop	{r3}
 800c388:	469e      	mov	lr, r3
 800c38a:	4770      	bx	lr

0800c38c <_fini>:
 800c38c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c38e:	bf00      	nop
 800c390:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c392:	bc08      	pop	{r3}
 800c394:	469e      	mov	lr, r3
 800c396:	4770      	bx	lr
