
///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2024 18:08:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/trinity/Downloads/efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'led_blink' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/project/LED_BLINKING_DEMO/led_blink.v:1)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (/home/trinity/Downloads/efinity/2024.1/project/LED_BLINKING_DEMO/led_blink.v:22)
[EFX-0008 WARNING] Top module not specified. Using module 'led_blink' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 76556KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 76556KB)
[EFX-0000 INFO] ... Mapping design "led_blink"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led_blink" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led_blink" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 77468KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 77468KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 77616KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 77616KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 77616KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk_in' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 3 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 86780KB)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 87384KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 7, ed: 26, lv: 3, pw: 52.70
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 10s CPU sys time : 0s MEM : 115612KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 115780KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk_in' with 25 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 5 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 13s CPU sys time : 0s MEM : 115924KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 116068KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	23
[EFX-0000 INFO] EFX_LUT4        : 	7
[EFX-0000 INFO] EFX_FF          : 	42
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 14, 2024 18:22:40
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/trinity/Downloads/efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'led_blink' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/project/LED_BLINKING_DEMO/led_blink.v:1)
[EFX-0011 VERI-WARNING] expression size 25 truncated to fit in target size 24 (VERI-1209) (/home/trinity/Downloads/efinity/2024.1/project/LED_BLINKING_DEMO/led_blink.v:22)
[EFX-0008 WARNING] Top module not specified. Using module 'led_blink' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/trinity/Downloads/efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1321580KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1321580KB)
[EFX-0000 INFO] ... Mapping design "led_blink"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led_blink" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "led_blink" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1321580KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1321580KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1321580KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1321580KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1321580KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk_in' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 3 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 1321580KB)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1321580KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 7, ed: 26, lv: 3, pw: 52.70
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1321580KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1321580KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk_in' with 25 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 5 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 1321580KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1321580KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	23
[EFX-0000 INFO] EFX_LUT4        : 	7
[EFX-0000 INFO] EFX_FF          : 	42
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
