{
  "module_name": "qcom,gcc-apq8084.h",
  "hash_id": "b4315c369f6382ec6972ff3bf98e2d2c3b38a3b767303a74c2d559ec71aa69e0",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/reset/qcom,gcc-apq8084.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_RESET_APQ_GCC_8084_H\n#define _DT_BINDINGS_RESET_APQ_GCC_8084_H\n\n#define GCC_SYSTEM_NOC_BCR\t\t0\n#define GCC_CONFIG_NOC_BCR\t\t1\n#define GCC_PERIPH_NOC_BCR\t\t2\n#define GCC_IMEM_BCR\t\t\t3\n#define GCC_MMSS_BCR\t\t\t4\n#define GCC_QDSS_BCR\t\t\t5\n#define GCC_USB_30_BCR\t\t\t6\n#define GCC_USB3_PHY_BCR\t\t7\n#define GCC_USB_HS_HSIC_BCR\t\t8\n#define GCC_USB_HS_BCR\t\t\t9\n#define GCC_USB2A_PHY_BCR\t\t10\n#define GCC_USB2B_PHY_BCR\t\t11\n#define GCC_SDCC1_BCR\t\t\t12\n#define GCC_SDCC2_BCR\t\t\t13\n#define GCC_SDCC3_BCR\t\t\t14\n#define GCC_SDCC4_BCR\t\t\t15\n#define GCC_BLSP1_BCR\t\t\t16\n#define GCC_BLSP1_QUP1_BCR\t\t17\n#define GCC_BLSP1_UART1_BCR\t\t18\n#define GCC_BLSP1_QUP2_BCR\t\t19\n#define GCC_BLSP1_UART2_BCR\t\t20\n#define GCC_BLSP1_QUP3_BCR\t\t21\n#define GCC_BLSP1_UART3_BCR\t\t22\n#define GCC_BLSP1_QUP4_BCR\t\t23\n#define GCC_BLSP1_UART4_BCR\t\t24\n#define GCC_BLSP1_QUP5_BCR\t\t25\n#define GCC_BLSP1_UART5_BCR\t\t26\n#define GCC_BLSP1_QUP6_BCR\t\t27\n#define GCC_BLSP1_UART6_BCR\t\t28\n#define GCC_BLSP2_BCR\t\t\t29\n#define GCC_BLSP2_QUP1_BCR\t\t30\n#define GCC_BLSP2_UART1_BCR\t\t31\n#define GCC_BLSP2_QUP2_BCR\t\t32\n#define GCC_BLSP2_UART2_BCR\t\t33\n#define GCC_BLSP2_QUP3_BCR\t\t34\n#define GCC_BLSP2_UART3_BCR\t\t35\n#define GCC_BLSP2_QUP4_BCR\t\t36\n#define GCC_BLSP2_UART4_BCR\t\t37\n#define GCC_BLSP2_QUP5_BCR\t\t38\n#define GCC_BLSP2_UART5_BCR\t\t39\n#define GCC_BLSP2_QUP6_BCR\t\t40\n#define GCC_BLSP2_UART6_BCR\t\t41\n#define GCC_PDM_BCR\t\t\t42\n#define GCC_PRNG_BCR\t\t\t43\n#define GCC_BAM_DMA_BCR\t\t\t44\n#define GCC_TSIF_BCR\t\t\t45\n#define GCC_TCSR_BCR\t\t\t46\n#define GCC_BOOT_ROM_BCR\t\t47\n#define GCC_MSG_RAM_BCR\t\t\t48\n#define GCC_TLMM_BCR\t\t\t49\n#define GCC_MPM_BCR\t\t\t50\n#define GCC_MPM_AHB_RESET\t\t51\n#define GCC_MPM_NON_AHB_RESET\t\t52\n#define GCC_SEC_CTRL_BCR\t\t53\n#define GCC_SPMI_BCR\t\t\t54\n#define GCC_SPDM_BCR\t\t\t55\n#define GCC_CE1_BCR\t\t\t56\n#define GCC_CE2_BCR\t\t\t57\n#define GCC_BIMC_BCR\t\t\t58\n#define GCC_SNOC_BUS_TIMEOUT0_BCR\t59\n#define GCC_SNOC_BUS_TIMEOUT2_BCR\t60\n#define GCC_PNOC_BUS_TIMEOUT0_BCR\t61\n#define GCC_PNOC_BUS_TIMEOUT1_BCR\t62\n#define GCC_PNOC_BUS_TIMEOUT2_BCR\t63\n#define GCC_PNOC_BUS_TIMEOUT3_BCR\t64\n#define GCC_PNOC_BUS_TIMEOUT4_BCR\t65\n#define GCC_CNOC_BUS_TIMEOUT0_BCR\t66\n#define GCC_CNOC_BUS_TIMEOUT1_BCR\t67\n#define GCC_CNOC_BUS_TIMEOUT2_BCR\t68\n#define GCC_CNOC_BUS_TIMEOUT3_BCR\t69\n#define GCC_CNOC_BUS_TIMEOUT4_BCR\t70\n#define GCC_CNOC_BUS_TIMEOUT5_BCR\t71\n#define GCC_CNOC_BUS_TIMEOUT6_BCR\t72\n#define GCC_DEHR_BCR\t\t\t73\n#define GCC_RBCPR_BCR\t\t\t74\n#define GCC_MSS_RESTART\t\t\t75\n#define GCC_LPASS_RESTART\t\t76\n#define GCC_WCSS_RESTART\t\t77\n#define GCC_VENUS_RESTART\t\t78\n#define GCC_COPSS_SMMU_BCR\t\t79\n#define GCC_SPSS_BCR\t\t\t80\n#define GCC_PCIE_0_BCR\t\t\t81\n#define GCC_PCIE_0_PHY_BCR\t\t82\n#define GCC_PCIE_1_BCR\t\t\t83\n#define GCC_PCIE_1_PHY_BCR\t\t84\n#define GCC_USB_30_SEC_BCR\t\t85\n#define GCC_USB3_SEC_PHY_BCR\t\t86\n#define GCC_SATA_BCR\t\t\t87\n#define GCC_CE3_BCR\t\t\t88\n#define GCC_UFS_BCR\t\t\t89\n#define GCC_USB30_PHY_COM_BCR\t\t90\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}