46bb3e15e8c7 ("clk: renesas: rzg2l: Add DSI divider clk support")
6cc859cae9aa ("clk: renesas: rzg2l: Add PLL5_4 clk mux support")
1561380ee72f ("clk: renesas: rzg2l: Add FOUTPOSTDIV clk support")
86e122c07549 ("clk: renesas: rzg2l: Add CPG_PL1_DDIV macro")
eaff33646f4c ("clk: renesas: rzg2l: Add SDHI clk mux support")
f294a0ea9d12 ("clk: renesas: r9a07g044: Add clock and reset entries for SPI Multi I/O Bus Controller")
70a4af3662e0 ("clk: renesas: r9a07g044: Add ethernet clock sources")
7c5a2561737d ("clk: renesas: rzg2l: Add support to handle MUX clocks")
d520af345189 ("clk: renesas: r9a07g044: Add SSIF-2 clock and reset entries")
03fa6e4b2622 ("clk: renesas: r9a07g044: Add USB clocks/resets")
eb829e549ba6 ("clk: renesas: r9a07g044: Add DMAC clocks/resets")
1962dd36db4f ("clk: renesas: r9a07g044: Add I2C clocks/resets")
