Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2363
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0000031767835935170297
power__switching__total,2.824658622557763E-7
power__leakage__total,0.0000017695031147013651
power__total,0.000005228752343100496
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,3.8372190955257013
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,4.341970461627416
timing__hold__ws__corner:nom_fast_1p32V_m40C,3.938307569312058
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.557550354999373
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,3.9547841676419053
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,4.4663105589207035
timing__hold__ws__corner:nom_slow_1p08V_125C,4.197780020181635
timing__setup__ws__corner:nom_slow_1p08V_125C,15.287687992682297
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,3.8775175279240526
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,4.384865039619975
timing__hold__ws__corner:nom_typ_1p20V_25C,4.0305817602120255
timing__setup__ws__corner:nom_typ_1p20V_25C,15.458768924723435
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,3.9547841676419053
clock__skew__worst_setup,4.341970461627416
timing__hold__ws,3.938307569312058
timing__setup__ws,15.287687992682297
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,36
design__instance__area__stdcell,346.55
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.0119742
design__instance__utilization__stdcell,0.0119742
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,5
design__instance__area__class:buffer,36.288
design__instance__count__class:inverter,2
design__instance__area__class:inverter,10.8864
design__instance__count__class:sequential_cell,2
design__instance__area__class:sequential_cell,99.792
design__instance__count__class:multi_input_combinational_cell,23
design__instance__area__class:multi_input_combinational_cell,170.554
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,377.052
design__violations,0
design__instance__count__class:timing_repair_buffer,4
design__instance__area__class:timing_repair_buffer,29.0304
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
global_route__vias,83
global_route__wirelength,270
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,55
route__net__special,2
route__drc_errors__iter:0,0
route__wirelength__iter:0,334
route__drc_errors,0
route__wirelength,334
route__vias,130
route__vias__singlecut,130
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,81.45
design__instance__count__class:fill_cell,2327
design__instance__area__class:fill_cell,28594.9
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,16
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,16
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,16
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,16
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000016762
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000190156
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,9.81975E-7
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000190156
design_powergrid__voltage__worst,0.0000190156
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000190156
design_powergrid__drop__worst__net:VPWR,0.000016762
design_powergrid__voltage__worst__net:VGND,0.0000190156
design_powergrid__drop__worst__net:VGND,0.0000190156
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,7.40999999999999978115053887728347348229362978599965572357177734375E-7
ir__drop__worst,0.00001679999999999999839273533142058880684999166987836360931396484375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
