// Seed: 4152221015
module module_0;
  integer id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  xnor (id_3, id_5, id_6, id_7, id_8);
  assign id_7 = id_7;
  assign id_7 = id_1[1'b0];
  module_0();
endmodule
module module_2 (
    output wand id_0,
    output supply0 id_1,
    input wand id_2,
    output tri id_3,
    input tri1 id_4,
    input supply1 id_5
    , id_19,
    input tri1 id_6,
    output wire id_7,
    input wor id_8,
    input wire id_9,
    input wire id_10,
    input tri0 id_11,
    input supply1 id_12,
    output supply0 id_13,
    input supply1 id_14,
    input tri0 id_15,
    input tri0 id_16,
    output tri1 id_17
);
  wire id_20 = id_20;
  module_0();
endmodule
