{
	"1110100010x0" : {
				"instruction" : "STM, STMIA, STMEA",
				"meaning" : "Store Multiple (Increment After, Empty Ascending)",
				"fields" :
				{
					"register_list" : [12,0],
					"M": [14,14],
					"Rn" : [19,16]
				}
	},

	"1110100010x1": {
				"instruction" : "LDM, LDMIA, LDMEA",
				"meaning" : "Load Multiple (Increment After, Full Descending)",
				"fields" :
				{
					"register_list" : [12,0],
					"M" : [14,14],
					"P" : [15,15],
					"Rm": [19,16],
					"W": [5,5]
				}
	},

  "1110100010111101" : {
				"instruction" : "POP",
				"meaning" : "Pop Multiple Registers from the stack",
				"fields" :
				{
					"register_list" : [12,0],
					"M" : [14,14],
					"P" : [15,15]
				}
	},

	"1110100100x0": {
				"instruction" : "STMDB, STMFD",
				"meaning" : "Store Multiple (Decrement Before, Full Descending)",
				"fields" :
				{
					"register_list" : [12,0],
					"M" : [14,14],
					"Rm": [19,16]
				}
	},

	"1110100100101101": {
				"instruction" : "PUSH",
				"meaning" : "Push Multiple Registers to the stack",
				"fields" :
				{
					"register_list" : [12,0],
					"M" : [14,14]
				}
	},

	"1110100100x1": {
				"instruction" : "LDMDB, LDMEA",
				"meaning" : "Store Multiple (Decrement Before, Full Descending)",
				"fields" :
				{
					"register_list" : [12,0],
					"M" : [14,14],
					"P" : [15,15],
					"Rm": [19,16],
					"W": [5,5]
				}
	},

	"111010000100": {
				"instruction" : "STREX",
				"meaning" : "Store Register Exclusive",
				"fields" :
				{
					"imm8" : [7,0],
					"Rd" : [11,8],
					"Rt" : [15,12],
					"Rn": [19,16]
				}
	},

	"111010000101": {
				"instruction" : "LDREX",
				"meaning" : "Load Register Exclusive",
				"fields" :
				{
					"imm8" : [7,0],
					"Rt" : [15,12],
					"Rn": [19,16]
				}
	},

	"111010000110": {
				"instruction" : "STRD (immediate)",
				"meaning" : "Store Register Dual (immediate)",
				"fields" :
				{
					"imm8" : [7,0],
					"Rt2": [11,8],
					"Rt" : [15,12],
					"Rn": [19,16]
				}
	},

	"111010000111": {
				"instruction" : "LDRD (immediate)",
				"meaning" : "Load Register Dual (immediate)",
				"fields" :
				{
					"imm8" : [7,0],
					"Rt2": [11,8],
					"Rt" : [15,12],
					"Rn": [19,16]
				}
	},

	"1110100xx1x11111": {
				"instruction" : "LDRD (literal)",
				"meaning" : "Load Register Dual (literal)",
				"fields" :
				{
					"imm8" : [7,0],
					"Rt2": [11,8],
					"Rt" : [15,12],
					"Rn": [19,16]
				}
	},

	"111010001100xxxxxxxx11110100": {
				"instruction" : "STREXB",
				"meaning" : "Store Register Exclusive Byte",
				"fields" :
				{
					"Rd" : [3,0],
					"Rt": [15,12],
					"Rn" : [19,16]
				}
	},

	"111010001100xxxxxxxx11110101": {
				"instruction" : "STREXH",
				"meaning" : "Store Register Exclusive Halfword",
				"fields" :
				{
					"Rd" : [3,0],
					"Rt": [15,12],
					"Rn" : [19,16]
				}
	},

	"111010001101xxxx111100000000": {
				"instruction" : "TBB",
				"meaning" : "Table Branch Byte",
				"fields" :
				{
					"Rm" : [3,0],
					"Rn" : [19,16]
				}
	},

	"111010001101xxxx111100000001": {
				"instruction" : "TBH",
				"meaning" : "Table Branch Halfword",
				"fields" :
				{
					"Rm" : [3,0],
					"Rn" : [19,16]
				}
	},

	"111010001101xxxxxxxx111101001111": {
				"instruction" : "LDREXB",
				"meaning" : "Table Branch Byte",
				"fields" :
				{
					"Rt" : [15,12],
					"Rn" : [19,16]
				}
	},

	"111010001101xxxxxxxx111101011111": {
				"instruction" : "LDREXH",
				"meaning" : "Table Branch Halfword",
				"fields" :
				{
					"Rm" : [3,0],
					"Rn" : [19,16]
				}
	},

	"11101010000": {
				"instruction": "AND (register)",
				"meaning": "Bitwise AND",
				"fields":
				{
					"Rm": [3,0],
					"type": [5,4],
					"imm2": [7,6],
					"Rd": [11,8],
					"imm3": [14,12],
					"Rn": [19,16]
				}
    },

	"111010100001xxxxxxxx1111": {
				"instruction": "TST (register)",
				"meaning": "Test",
				"fields":
				{
					"Rm": [3,0],
					"type": [5,4],
					"imm2": [7,6],
					"imm3": [14,12],
					"Rn": [19,16]
				}
	},

	"11101010001": {
				"instruction": "BIC (register)",
				"meaning": "Bitwise Bit Clear",
				"fields":
				{
					"Rm": [3,0],
					"type": [5,4],
					"imm2": [7,6],
					"Rd": [11,8],
					"imm3": [14,12],
					"Rn": [19,16]
				}
	},

	"11101010010" : {
				"instruction": "ORR (register)",
				"meaning": "Bitwise OR",
				"fields":
				{
					"Rm": [3,0],
					"type": [5,4],
					"imm2": [7,6],
					"Rd": [11,8],
					"imm3": [14,12],
					"Rn": [19,16]
				}
	},

	"11101010010x1111x000xxxx0000": {
				"instruction": "MOV (register)",
				"meaning": "Move",
				"fields":
				{
					"Rm": [3,0],
					"Rd": [11,8]
				}
	},

	"11101010010x1111xxxxxxxxxx00": {
				"instruction": "LSL (immediate)",
				"meaning": "Logical Shift Left",
				"fields":
				{
					"Rm": [3,0],
					"imm2": [7,6],
					"Rd": [11,8],
					"imm3": [14,12]
				}
	},

	"11101010010x1111xxxxxxxxxx01": {
				"instruction": "LSR (immediate)",
				"meaning": "Logical Shift Right",
				"fields":
				{
					"Rm": [3,0],
					"imm2": [7,6],
					"Rd": [11,8],
					"imm3": [14,12]
				}
	},

	"11101010010x1111xxxxxxxxxx10": {
				"instruction": "ASR (immediate)",
				"meaning": "Arithmetic Shift Right",
				"fields":
				{
					"Rm": [3,0],
					"imm2": [7,6],
					"Rd": [11,8],
					"imm3": [14,12]
				}
	},

	"11101010010x1111x000xxxx0011": {
				"instruction": "RRX",
				"meaning": "Rotate Right with Extend",
				"fields":
				{
					"Rm": [3,0],
					"Rd": [11,8]
				}
	},

	"11101010010x1111xxxxxxxxxx11": {
				"instruction": "ROR (immediate)",
				"meaning": "Rotate Right",
				"fields":
				{
					"Rm": [3,0],
					"imm2": [7,6],
					"Rd": [11,8],
					"imm3": [14,12]
				}
	},

	"11101010011": {
				"instruction": "ORN (register)",
				"meaning": "Bitwise OR NOT",
				"fields":
				{
					"Rm": [3,0],
					"type": [5,4],
					"imm2": [7,6],
					"Rd": [11,8],
					"imm3": [14,12],
					"Rn": [19,16]
				}
	},

	"11101010011x1111": {
				"instruction": "MVN (register)",
				"meaning": "Bitwise NOT",
				"fields":
				{
					"Rm": [3,0],
					"type": [5,4],
					"imm2": [7,6],
					"Rd": [11,8],
					"imm3": [14,12]
				}
	},

	"11101010100": {
				"instruction": "EOR (register)",
				"meaning": "Bitwise Exclusive OR",
				"fields":
				{
					"Rm": [3,0],
					"type": [5,4],
					"imm2": [7,6],
					"Rd": [11,8],
					"imm3": [14,12],
					"Rn": [19,16]
				}
	},

	"111010101001xxxxxxxx1111": {
				"instruction": "TEQ (register)",
				"meaning": "Test Equivalence",
				"fields":
				{
					"Rm": [3,0],
					"type": [5,4],
					"imm2": [7,6],
					"imm3": [14,12],
					"Rn": [19,16]
				}
	},

	"11101010110": {
				"instruction": "PKHBT, PKHTB",
				"meaning": "Pack Halfword",
				"fields":
				{
					"Rm": [3,0],
					"T": [4,4],
					"tb": [5,5],
					"imm2": [7,6],
					"Rd": [11,8],
					"imm3": [14,12],
					"Rn": [19,16]
				}
	},

	"11101011000": {
				"instruction": "ADD (register)",
				"meaning": "Add",
				"fields":
				{
					"Rm": [3,0],
					"type": [5,4],
					"imm2": [7,6],
					"Rd": [11,8],
					"imm3": [14,12],
					"Rn": [19,16]
				}
	},

	"111010110001xxxxxxxx1111": {
				"instruction": "CMN (register)",
				"meaning": "Compare Negative",
				"fields":
				{
					"Rm": [3,0],
					"type": [5,4],
					"imm2": [7,6],
					"imm3": [14,12],
					"Rn": [19,16]
				}
	},

	"11101011010": {
				"instruction": "ADC (register)",
				"meaning": "Add with Carry",
				"fields":
				{
					"Rm": [3,0],
					"type": [5,4],
					"imm2": [7,6],
					"Rd": [11,8],
					"imm3": [14,12],
					"Rn": [19,16]
				}
	},

	"11101011011": {
				"instruction": "SBC (register)",
				"meaning": "Substract with Carry",
				"fields":
				{
					"Rm": [3,0],
					"type": [5,4],
					"imm2": [7,6],
					"Rd": [11,8],
					"imm3": [14,12],
					"Rn": [19,16]
				}
	},

	"11101011101": {
				"instruction": "SUB (register)",
				"meaning": "Substract",
				"fields":
				{
					"Rm": [3,0],
					"type": [5,4],
					"imm2": [7,6],
					"Rd": [11,8],
					"imm3": [14,12],
					"Rn": [19,16]
				}
	},

	"111010111011xxxxxxxx1111": {
				"instruction": "CMP (register)",
				"meaning": "Compare",
				"fields":
				{
					"Rm": [3,0],
					"type": [5,4],
					"imm2": [7,6],
					"imm3": [14,12],
					"Rn": [19,16]
				}
	},

	"11101011110": {
				"instruction": "RSB (register)",
				"meaning": "Reverse Substract",
				"fields":
				{
					"Rm": [3,0],
					"type": [5,4],
					"imm2": [7,6],
					"Rd": [11,8],
					"imm3": [14,12],
					"Rn": [19,16]
				}
	},

	"11110x00000": {
				"instruction": "AND (immediate)",
				"meaning": "Bitwise AND",
				"fields":
				{
					"imm8": [7,0],
					"Rd": [11,8],
					"imm3": [14,12],
					"Rn": [19,16]
				}
	},

	"11110x00001": {
				"instruction": "BIC (immediate)",
				"meaning": "Bitwise Clear",
				"fields":
				{
					"imm8": [7,0],
					"Rd": [11,8],
					"imm3": [14,12],
					"Rn": [19,16]
				}
	},

	"11110x00000xxxxxxxxx1111": {
				"instruction": "TST (immediate)",
				"meaning": "Test",
				"fields":
				{
					"imm8": [7,0],
					"imm3": [14,12],
					"Rn": [19,16]
				}
	},

	"11110x00010": {
				"instruction": "ORR (immediate)",
				"meaning": "Bitwise Inclusive OR",
				"fields":
				{
					"imm8": [7,0],
					"Rd": [11,8],
					"imm3": [14,12],
					"Rn": [19,16]
				}
	},

	"11110x00010x1111": {
				"instruction": "MOV (immediate)",
				"meaning": "Move",
				"fields":
				{
					"imm8": [7,0],
					"Rd": [11,8],
					"imm3": [14,12]
				}
	},

	"11110x00011": {
				"instruction": "ORN (immediate)",
				"meaning": "Bitwise OR NOT",
				"fields":
				{
					"imm8": [7,0],
					"Rd": [11,8],
					"imm3": [14,12],
					"Rn": [19,16]
				}
	},

	"11110x00011x1111": {
				"instruction": "MVN (immediate)",
				"meaning": "Bitwise NOT",
				"fields":
				{
					"imm8": [7,0],
					"Rd": [11,8],
					"imm3": [14,12]
				}
	},

	"11110x00100": {
				"instruction": "EOR (immediate)",
				"meaning": "Bitwise Exclusive OR",
				"fields":
				{
					"imm8": [7,0],
					"Rd": [11,8],
					"imm3": [14,12],
					"Rn": [19,16]
				}
	},

	"11110x00100xxxxxxxxx1111": {
				"instruction": "TEQ (immediate)",
				"meaning": "Test Equivalence",
				"fields":
				{
					"imm8": [7,0],
					"imm3": [14,12],
					"Rn": [19,16]
				}
	},

	"11110x01000": {
				"instruction": "ADD (immediate)",
				"meaning": "Add",
				"fields":
				{
					"imm8": [7,0],
					"Rd": [11,8],
					"imm3": [14,12],
					"Rn": [19,16]
				}
	},

	"11110x01000xxxxxxxxx1111": {
				"instruction": "CMN (immediate)",
				"meaning": "Compare Negative",
				"fields":
				{
					"imm8": [7,0],
					"imm3": [14,12],
					"Rn": [19,16]
				}
	},

	"11110x01010": {
				"instruction": "ADC (immediate)",
				"meaning": "Add with Carry",
				"fields":
				{
					"imm8": [7,0],
					"Rd": [11,8],
					"imm3": [14,12],
					"Rn": [19,16]
				}
	},

	"11110x01011": {
				"instruction": "SBC (immediate)",
				"meaning": "Substract with Carry",
				"fields":
				{
					"imm8": [7,0],
					"Rd": [11,8],
					"imm3": [14,12],
					"Rn": [19,16]
				}
	},

	"11110x01101": {
				"instruction": "SUB (immediate)",
				"meaning": "Substract",
				"fields":
				{
					"imm8": [7,0],
					"Rd": [11,8],
					"imm3": [14,12],
					"Rn": [19,16]
				}
	},

	"11110x01101xxxxxxxxx1111": {
				"instruction": "CMP (immediate)",
				"meaning": "Compare",
				"fields":
				{
					"imm8": [7,0],
					"imm3": [14,12],
					"Rn": [19,16]
				}
	},

	"11110x01110": {
				"instruction": "RSB (immediate)",
				"meaning": "Reverse Substract",
				"fields":
				{
					"imm8": [7,0],
					"Rd": [11,8],
					"imm3": [14,12],
					"Rn": [19,16]
				}
	},

	"11110x100000xxxx0": {
				"instruction": "ADD (immediate)",
				"meaning": "Add Wide 12-bit",
				"fields":
				{
					"imm8": [7,0],
					"Rd": [11,8],
					"imm3": [14,12],
					"Rn": [19,16]
				}
	},

	"11110x10000011110": {
				"instruction": "ADR",
				"meaning": "Form PC-relative Address",
				"fields":
				{
					"imm8": [7,0],
					"Rd": [11,8],
					"imm3": [14,12]
				}
	},

	"11110x100100xxxx0": {
				"instruction": "MOV (immediate)",
				"meaning": "Move Wide 16-bit",
				"fields":
				{
					"imm8": [7,0],
					"Rd": [11,8],
					"imm3": [14,12],
					"imm4": [19,16]
				}
	},

	"11110x101010xxxx0": {
				"instruction": "SUB (immediate)",
				"meaning": "Substract Wide 12-bit",
				"fields":
				{
					"imm8": [7,0],
					"Rd": [11,8],
					"imm3": [14,12],
					"Rn": [19,16]
				}
	},

	"11110x1010101111": {
				"instruction": "ADR",
				"meaning": "Form PC-relative Address",
				"fields":
				{
					"imm8": [7,0],
					"Rd": [11,8],
					"imm3": [14,12]
				}
	},

	"11110x101100xxxx0": {
				"instruction": "MOVT",
				"meaning": "Move Top (16 bits)",
				"fields":
				{
					"imm8": [7,0],
					"Rd": [11,8],
					"imm3": [14,12],
					"imm4": [19,16]
				}
	},

	"1111001100x0xxxx0xxxxxxxxx0": {
				"instruction": "SSAT",
				"meaning": "Signed Saturate",
				"fields":
				{
					"sat_imm": [4,0],
					"imm2": [7,6],
					"Rd": [11,8],
					"imm3": [14,12],
					"Rn": [19,16],
					"Sh": [5,5]
				}
	},

	"111100110100xxxx0xxxxxxxxx0": {
				"instruction": "SBFX",
				"meaning": "Signed Bit Field Extract",
				"fields":
				{
					"widthm1": [4,0],
					"imm2": [7,6],
					"Rd": [11,8],
					"imm3": [14,12],
					"Rn": [19,16]
				}
	},

	"111100110110xxxx0xxxxxxxxx0": {
				"instruction": "BFI",
				"meaning": "Bit Field Insert",
				"fields":
				{
					"msb": [4,0],
					"imm2": [7,6],
					"Rd": [11,8],
					"imm3": [14,12],
					"Rn": [19,16]
				}
	},

	"11110011011011110xxxxxxxxx0": {
				"instruction": "BFC",
				"meaning": "Bit Field Clear",
				"fields":
				{
					"msb": [4,0],
					"imm2": [7,6],
					"Rd": [11,8],
					"imm3": [14,12]
				}
	},

	"1111001110x0xxxx0xxxxxxxxx0": {
				"instruction": "USAT",
				"meaning": "Unsigned Saturate",
				"fields":
				{
					"sat_imm": [4,0],
					"imm2": [7,6],
					"Rd": [11,8],
					"imm3": [14,12],
					"Rn": [19,16],
					"Sh": [5,5]
				}
	},

	"111100111100xxxx0xxxxxxxxx0": {
				"instruction": "UBFX",
				"meaning": "Unsigned Bit Field Extract",
				"fields":
				{
					"widthm1": [4,0],
					"imm2": [7,6],
					"Rd": [11,8],
					"imm3": [14,12],
					"Rn": [19,16]
				}
	},

	"11110xxxxxxxxxxx10x0": {
				"instruction": "B",
				"meaning": "Conditional branch",
				"fields":
				{
					"imm11": [10,0],
					"imm6": [21,16],
					"cond": [25,22]
				}
	},

	"11110011100": {
				"instruction": "MSR",
				"meaning": "Move to Special Register",
				"fields":
				{
					"SYSm": [7,0],
					"mask": [11,10],
					"Rn": [19,16]
				}
	},

	"11110011111": {
				"instruction": "MRS",
				"meaning": "Move from Special Register",
				"fields":
				{
					"SYSm": [7,0],
					"Rd": [11,8]
				}
	},

	"111100111010xxxx10x0x00000000000": {
				"instruction": "NOP",
				"meaning": "No Operation hint",
				"fields": {}
	},

	"111100111010xxxx10x0x00000000001": {
				"instruction": "YIELD",
				"meaning": "Yield hint",
				"fields": {}
	},

	"111100111010xxxx10x0x00000000010": {
				"instruction": "WFE",
				"meaning": "Wait For Event hint",
				"fields": {}
	},

	"111100111010xxxx10x0x00000000011": {
				"instruction": "WFI",
				"meaning": "Wait For Interrupt hint",
				"fields": {}
	},

	"111100111010xxxx10x0x00000000100": {
				"instruction": "SEV",
				"meaning": "Send Event hint",
				"fields": {}
	},

	"111100111010xxxx10x1x0001111": {
				"instruction": "DBG",
				"meaning": "Debug hint",
				"fields":
				{
					"option": [3,0]
				}
	},

	"11110xxxxxxxxxxx10x1": {
				"instruction": "B",
				"meaning": "Branch",
				"fields":
				{
					"imm11": [10,0],
					"imm10": [25, 16]
				}
	},

	"11110xxxxxxxxxxx11x1": {
				"instruction": "BL",
				"meaning": "Branch with Link",
				"fields":
				{
					"imm11": [10,0],
					"imm10": [25, 16]
				}
	},

	"11111000100": {
				"instruction": "STRB (immediate)",
				"meaning": "Store Register Byte",
				"fields":
				{
					"imm12": [11,0],
					"Rt": [15,12],
					"Rn": [19,16]
				}
	},

	"11111000000": {
				"instruction": "STRB (register)",
				"meaning": "Store Register Byte",
				"fields":
				{
					"Rm": [3,0],
					"imm2": [5, 4],
					"Rt": [15,12],
					"Rn": [19,16]
				}
	},

	"11111000101": {
				"instruction": "STRH (immediate)",
				"meaning": "Store Register Halfword",
				"fields":
				{
					"imm12": [11,0],
					"Rt": [15,12],
					"Rn": [19,16]
				}
	},

	"11111000001": {
				"instruction": "STRH (register)",
				"meaning": "Store Register Halfword",
				"fields":
				{
					"Rm": [3,0],
					"imm2": [5, 4],
					"Rt": [15,12],
					"Rn": [19,16]
				}
	},

	"11111000110": {
				"instruction": "STR (immediate)",
				"meaning": "Store Register",
				"fields":
				{
					"imm12": [11,0],
					"Rt": [15,12],
					"Rn": [19,16]
				}
	},

	"11111000010": {
				"instruction": "STR (register)",
				"meaning": "Store Register",
				"fields":
				{
					"Rm": [3,0],
					"imm2": [5, 4],
					"Rt": [15,12],
					"Rn": [19,16]
				}
	},

	"11111000x0011111": {
				"instruction": "LDRB (literal)",
				"meaning": "Load Register Byte",
				"fields":
				{
					"imm12": [11,0],
					"Rt": [15,12]
				}
	},

	"111110000001": {
				"instruction": "LDRB (immediate)",
				"meaning": "Load Register Byte",
				"fields":
				{
					"imm8": [7,0],
					"Rt": [15,12],
					"Rn": [19,16]
				}
	},

	"111110000001xxxxxxxx000000": {
				"instruction": "LDRB (register)",
				"meaning": "Load Register Byte",
				"fields":
				{
					"imm8": [7,0],
					"Rt": [15,12],
					"Rn": [19,16]
				}
	},

	"11111001x0011111": {
				"instruction": "LDRSB (literal)",
				"meaning": "Load Register Signed Byte",
				"fields":
				{
					"imm12": [11,0],
					"Rt": [15,12]
				}
	},

	"111110011001": {
				"instruction": "LDRSB (immediate)",
				"meaning": "Load Register Signed Byte",
				"fields":
				{
					"imm12": [11,0],
					"Rt": [15,12],
					"Rn": [19,16]
				}
	},

	"111110010001": {
				"instruction": "LDRSB (register)",
				"meaning": "Load Register Signed Byte",
				"fields":
				{
					"Rm": [3,0],
					"imm2": [5, 4],
					"Rt": [15,12],
					"Rn": [19,16]
				}
	},

	"11111000x0111111": {
				"instruction": "LDRH (literal)",
				"meaning": "Load Register Halfword",
				"fields":
				{
					"imm12": [11,0],
					"Rt": [15,12]
				}
	},

	"111110001011xxxxxxxx000000": {
				"instruction": "LDRH (immediate)",
				"meaning": "Load Register Halfword",
				"fields":
				{
					"imm12": [11,0],
					"Rt": [15,12],
					"Rn": [19,16]
				}
	},

	"111110000011": {
				"instruction": "LDRH (register)",
				"meaning": "Load Register Halfword",
				"fields":
				{
					"Rm": [3,0],
					"imm2": [5, 4],
					"Rt": [15,12],
					"Rn": [19,16]
				}
	},

	"111110011011": {
				"instruction": "LDRSH (immediate)",
				"meaning": "Load Register Signed Halfword",
				"fields":
				{
					"imm12": [11,0],
					"Rt": [15,12],
					"Rn": [19,16]
				}
	},

	"11111000x011": {
				"instruction": "LDRSH (literal)",
				"meaning": "Load Register Signed Halfword",
				"fields":
				{
					"imm12": [11,0],
					"Rt": [15,12]
				}
	},

	"111110010011": {
				"instruction": "LDRSH (register)",
				"meaning": "Load Register Signed Halfword",
				"fields":
				{
					"Rm": [3,0],
					"imm2": [5, 4],
					"Rt": [15,12],
					"Rn": [19,16]
				}
	},

	"11111000x1011111": {
				"instruction": "LDR (literal)",
				"meaning": "Load Register",
				"fields":
				{
					"imm12": [11,0],
					"Rt": [15,12]
				}
	},

	"111110001101": {
				"instruction": "LDR (immediate)",
				"meaning": "Load Register",
				"fields":
				{
					"imm12": [11,0],
					"Rt": [15,12],
					"Rn": [19,16]
				}
	},

	"111110001101xxxxxxxx000000": {
				"instruction": "LDR (register)",
				"meaning": "Load Register",
				"fields":
				{
					"Rm": [3,0],
					"imm2": [5, 4],
					"Rt": [15,12],
					"Rn": [19,16]
				}
	},

	"11111010000": {
				"instruction": "LSL (register)",
				"meaning": "Logical Left Shift",
				"fields":
				{
					"Rm": [3,0],
					"Rd": [11,7],
					"Rn": [19,16]
				}
	},

	"11111010001": {
				"instruction": "LSR (register)",
				"meaning": "Logical Left Right",
				"fields":
				{
					"Rm": [3,0],
					"Rd": [11,7],
					"Rn": [19,16]
				}
	},

	"11111010010": {
				"instruction": "ASR (register)",
				"meaning": "Arithmetic Left Right",
				"fields":
				{
					"Rm": [3,0],
					"Rd": [11,7],
					"Rn": [19,16]
				}
	},

	"11111010011": {
				"instruction": "ROR (register)",
				"meaning": "Rotate Right",
				"fields":
				{
					"Rm": [3,0],
					"Rd": [11,7],
					"Rn": [19,16]
				}
	},

	"11111010000011111111xxxx1": {
				"instruction": "SXTH",
				"meaning": "Signed Extend Halfword",
				"fields":
				{
					"Rm": [3,0],
					"rotate": [5,4],
					"Rd": [11,8]
				}
	},

	"11111010000111111111xxxx1": {
				"instruction": "UXTH",
				"meaning": "Unsigned Extend Halfword",
				"fields":
				{
					"Rm": [3,0],
					"rotate": [5,4],
					"Rd": [11,8]
				}
	},

	"11111010010011111111xxxx1": {
				"instruction": "SXTB",
				"meaning": "Signed Extend Byte",
				"fields":
				{
					"Rm": [3,0],
					"rotate": [5,4],
					"Rd": [11,8]
				}
	},

	"11111010010111111111xxxx1": {
				"instruction": "UXTB",
				"meaning": "Unsigned Extend Byte",
				"fields":
				{
					"Rm": [3,0],
					"rotate": [5,4],
					"Rd": [11,8]
				}
	},

	"111100111011xxxx10x0xxxx0010": {
				"instruction": "CLREX",
				"meaning": "Clear Exclusive",
				"fields": {}
	},

	"111100111011xxxx10x0xxxx0100": {
				"instruction": "DSB",
				"meaning": "Data Synchronization Barrier",
				"fields":
				{
					"option": [3,0]
				}
	},

	"111100111011xxxx10x0xxxx0101": {
				"instruction": "DMB",
				"meaning": "Data Memory Barrier",
				"fields":
				{
					"option": [3,0]
				}
	},

	"111100111011xxxx10x0xxxx0110": {
				"instruction": "ISB",
				"meaning": "Instruction Synchronization Barrier",
				"fields":
				{
					"option": [3,0]
				}
	},

	"111110110000xxxxxxxxxxxx0000": {
				"instruction": "MLA",
				"meaning": "Multiply Accumulate",
				"fields":
				{
					"Rm": [3,0],
					"Rd": [11,8],
					"Ra": [15,12],
					"Rn": [19,16]
				}
	},

	"111110110000xxxx1111xxxx0000": {
				"instruction": "MUL",
				"meaning": "Multiply",
				"fields":
				{
					"Rm": [3,0],
					"Rd": [11,8],
					"Rn": [19,16]
				}
	},

	"111110110000xxxxxxxxxxxx0001": {
				"instruction": "MLS",
				"meaning": "Multiply and Substract",
				"fields":
				{
					"Rm": [3,0],
					"Rd": [11,8],
					"Ra": [15,12],
					"Rn": [19,16]
				}
	},

	"111110111000xxxxxxxxxxxx0000": {
				"instruction": "SMULL",
				"meaning": "Signed Multiply Long",
				"fields":
				{
					"Rm": [3,0],
					"RdHi": [11,8],
					"RdLo": [15,12],
					"Rn": [19,16]
				}
	},

	"111110111001xxxxxxxxxxxx1111": {
				"instruction": "SDIV",
				"meaning": "Signed Divide",
				"fields":
				{
					"Rm": [3,0],
					"Rd": [11,8],
					"Rn": [19,16]
				}
	},

	"111110111010xxxxxxxxxxxx0000": {
				"instruction": "UMULL",
				"meaning": "Signed Divide",
				"fields":
				{
					"Rm": [3,0],
					"RdHi": [11,8],
					"RdLo": [15,12],
					"Rn": [19,16]
				}
	},

	"111110111011xxxxxxxxxxxx1111": {
				"instruction": "UDIV",
				"meaning": "Signed Divide",
				"fields":
				{
					"Rm": [3,0],
					"Rd": [11,8],
					"Rn": [19,16]
				}
	},

	"111110111100xxxxxxxxxxxx0000": {
				"instruction": "SMLAL",
				"meaning": "Signed Multiply Accumulate Long",
				"fields":
				{
					"Rm": [3,0],
					"RdHi": [11,8],
					"RdLo": [15,12],
					"Rn": [19,16]
				}
	},

	"111110111110xxxxxxxxxxxx0000": {
				"instruction": "UMLAL",
				"meaning": "Unsigned Multiply Accumulate Long",
				"fields":
				{
					"Rm": [3,0],
					"RdHi": [11,8],
					"RdLo": [15,12],
					"Rn": [19,16]
				}
	},

	"111110101001xxxx1111xxxx1000": {
				"instruction": "REV",
				"meaning": "Byte-Reverse Word",
				"fields":
				{
					"Rm": [3,0],
					"Rd": [11,8],
					"Rn": [19,16]
				}
	},

	"111110101001xxxx1111xxxx1001": {
				"instruction": "REV16",
				"meaning": "Byte-Reverse Packed Halfword",
				"fields":
				{
					"Rm": [3,0],
					"Rd": [11,8],
					"Rn": [19,16]
				}
	},

	"111110101001xxxx1111xxxx1010": {
				"instruction": "RBIT",
				"meaning": "Reverse Bits",
				"fields":
				{
					"Rm": [3,0],
					"Rd": [11,8],
					"Rn": [19,16]
				}
	},

	"111110101001xxxx1111xxxx1011": {
				"instruction": "REVSH",
				"meaning": "Byte-Reverse Signed Halfword",
				"fields":
				{
					"Rm": [3,0],
					"Rd": [11,8],
					"Rn": [19,16]
				}
	},

	"111x110xxxx0": {
				"instruction": "STC",
				"meaning": "Store Coprocessor",
				"fields":
				{
					"imm8": [7,0],
					"coproc": [11,8],
					"CRd": [15,12],
					"Rn": [19,16]
				}
	},

	"111x110xxxx1": {
				"instruction": "LDC",
				"meaning": "Store Coprocessor",
				"fields":
				{
					"imm8": [7,0],
					"coproc": [11,8],
					"CRd": [15,12],
					"Rn": [19,16]
				}
	},

	"111x11000100": {
				"instruction": "MCRR",
				"meaning": "Move to Coprocessor from two ARM Registers",
				"fields":
				{
					"CRm": [3,0],
					"opc1": [7,4],
					"coproc": [11,8],
					"Rt": [15,12],
					"Rt2": [19,16]
				}
	},

	"111x11000101": {
				"instruction": "MRRC",
				"meaning": "Move to two ARM Registers from Coprocessor",
				"fields":
				{
					"CRm": [3,0],
					"opc1": [7,4],
					"coproc": [11,8],
					"Rt": [15,12],
					"Rt2": [19,16]
				}
	},

	"111x1110xxxxxxxxxxxxxxxxxxx0": {
				"instruction": "CDP",
				"meaning": "Coprocessor Data Processing",
				"fields":
				{
					"CRm": [3,0],
					"opc2": [7,5],
					"coproc": [11,8],
					"CRd": [15,12],
					"CRn": [19,16],
					"opc1": [23,20]
				}
	},

	"111x1110xxx0xxxxxxxxxxxxxxx1": {
				"instruction": "MCR",
				"meaning": "Coprocessor Data Processing",
				"fields":
				{
					"CRm": [3,0],
					"opc2": [7,5],
					"coproc": [11,8],
					"Rt": [15,12],
					"CRn": [19,16],
					"opc1": [23,21]
				}
	},

	"111x1110xxx1xxxxxxxxxxxxxxx1": {
				"instruction": "MRC",
				"meaning": "Coprocessor Data Processing",
				"fields":
				{
					"CRm": [3,0],
					"opc2": [7,5],
					"coproc": [11,8],
					"Rt": [15,12],
					"CRn": [19,16],
					"opc1": [23,21]
				}
	}
}

