{
  "Top": "waverforms",
  "RtlTop": "waverforms",
  "RtlPrefix": "",
  "RtlSubPrefix": "waverforms_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "freq": {
      "index": "0",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "freq",
          "usage": "data",
          "direction": "in"
        }]
    },
    "amplitude": {
      "index": "1",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "amplitude",
          "usage": "data",
          "direction": "in"
        }]
    },
    "wave_type": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "wave_type",
          "usage": "data",
          "direction": "in"
        }]
    },
    "sample_rate": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "sample_rate",
          "usage": "data",
          "direction": "in"
        }]
    },
    "phase_in": {
      "index": "4",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "phase_in",
          "usage": "data",
          "direction": "in"
        }]
    },
    "sample_out": {
      "index": "5",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "sample_out",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "sample_out_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "phase_out": {
      "index": "6",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "phase_out",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "phase_out_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "waverforms"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "20",
    "Uncertainty": "2",
    "IsCombinational": "0",
    "II": "4 ~ 117",
    "Latency": "3"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 20.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "waverforms",
    "Version": "1.0",
    "DisplayName": "Waverforms",
    "Revision": "2114093256",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_waverforms_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/waveforms.cpp"],
    "Vhdl": [
      "impl\/vhdl\/waverforms_control_s_axi.vhd",
      "impl\/vhdl\/waverforms_dadd_64ns_64ns_64_4_full_dsp_1.vhd",
      "impl\/vhdl\/waverforms_dcmp_64ns_64ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/waverforms_ddiv_64ns_64ns_64_17_no_dsp_1.vhd",
      "impl\/vhdl\/waverforms_dmul_64ns_64ns_64_4_max_dsp_1.vhd",
      "impl\/vhdl\/waverforms_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/waverforms_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/waverforms_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/waverforms_fmul_32ns_32ns_32_2_max_dsp_1.vhd",
      "impl\/vhdl\/waverforms_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/waverforms_fptrunc_64ns_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/waverforms_generic_asin_float_Pipeline_1.vhd",
      "impl\/vhdl\/waverforms_generic_asin_float_Pipeline_1_cordic_apfixed_circ_table_arctan_128_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/waverforms_generic_asin_float_s.vhd",
      "impl\/vhdl\/waverforms_mul_15ns_15ns_30_1_1.vhd",
      "impl\/vhdl\/waverforms_mul_15ns_15s_30_1_1.vhd",
      "impl\/vhdl\/waverforms_mul_23s_22ns_45_1_1.vhd",
      "impl\/vhdl\/waverforms_mul_30s_29ns_58_1_1.vhd",
      "impl\/vhdl\/waverforms_mul_32s_32ns_32_1_1.vhd",
      "impl\/vhdl\/waverforms_mul_80s_24ns_80_1_1.vhd",
      "impl\/vhdl\/waverforms_sin_or_cos_float_Pipeline_1.vhd",
      "impl\/vhdl\/waverforms_sin_or_cos_float_Pipeline_2.vhd",
      "impl\/vhdl\/waverforms_sin_or_cos_float_s.vhd",
      "impl\/vhdl\/waverforms_sin_or_cos_float_s_ref_4oPi_table_100_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/waverforms_sin_or_cos_float_s_second_order_float_sin_cos_K0_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/waverforms_sin_or_cos_float_s_second_order_float_sin_cos_K1_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/waverforms_sin_or_cos_float_s_second_order_float_sin_cos_K2_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/waverforms_sitodp_32ns_64_3_no_dsp_1.vhd",
      "impl\/vhdl\/waverforms_sparsemux_11_4_55_1_1.vhd",
      "impl\/vhdl\/waverforms_sparsemux_17_3_1_1_1.vhd",
      "impl\/vhdl\/waverforms_sparsemux_33_4_1_1_1.vhd",
      "impl\/vhdl\/waverforms_uitofp_32ns_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/waverforms.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/waverforms_control_s_axi.v",
      "impl\/verilog\/waverforms_dadd_64ns_64ns_64_4_full_dsp_1.v",
      "impl\/verilog\/waverforms_dcmp_64ns_64ns_1_2_no_dsp_1.v",
      "impl\/verilog\/waverforms_ddiv_64ns_64ns_64_17_no_dsp_1.v",
      "impl\/verilog\/waverforms_dmul_64ns_64ns_64_4_max_dsp_1.v",
      "impl\/verilog\/waverforms_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/waverforms_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/waverforms_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/waverforms_fmul_32ns_32ns_32_2_max_dsp_1.v",
      "impl\/verilog\/waverforms_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/waverforms_fptrunc_64ns_32_2_no_dsp_1.v",
      "impl\/verilog\/waverforms_generic_asin_float_Pipeline_1.v",
      "impl\/verilog\/waverforms_generic_asin_float_Pipeline_1_cordic_apfixed_circ_table_arctan_128_ROM_AUTO_1R.dat",
      "impl\/verilog\/waverforms_generic_asin_float_Pipeline_1_cordic_apfixed_circ_table_arctan_128_ROM_AUTO_1R.v",
      "impl\/verilog\/waverforms_generic_asin_float_s.v",
      "impl\/verilog\/waverforms_mul_15ns_15ns_30_1_1.v",
      "impl\/verilog\/waverforms_mul_15ns_15s_30_1_1.v",
      "impl\/verilog\/waverforms_mul_23s_22ns_45_1_1.v",
      "impl\/verilog\/waverforms_mul_30s_29ns_58_1_1.v",
      "impl\/verilog\/waverforms_mul_32s_32ns_32_1_1.v",
      "impl\/verilog\/waverforms_mul_80s_24ns_80_1_1.v",
      "impl\/verilog\/waverforms_sin_or_cos_float_Pipeline_1.v",
      "impl\/verilog\/waverforms_sin_or_cos_float_Pipeline_2.v",
      "impl\/verilog\/waverforms_sin_or_cos_float_s.v",
      "impl\/verilog\/waverforms_sin_or_cos_float_s_ref_4oPi_table_100_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/waverforms_sin_or_cos_float_s_ref_4oPi_table_100_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/waverforms_sin_or_cos_float_s_second_order_float_sin_cos_K0_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/waverforms_sin_or_cos_float_s_second_order_float_sin_cos_K0_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/waverforms_sin_or_cos_float_s_second_order_float_sin_cos_K1_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/waverforms_sin_or_cos_float_s_second_order_float_sin_cos_K1_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/waverforms_sin_or_cos_float_s_second_order_float_sin_cos_K2_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/waverforms_sin_or_cos_float_s_second_order_float_sin_cos_K2_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/waverforms_sitodp_32ns_64_3_no_dsp_1.v",
      "impl\/verilog\/waverforms_sparsemux_11_4_55_1_1.v",
      "impl\/verilog\/waverforms_sparsemux_17_3_1_1_1.v",
      "impl\/verilog\/waverforms_sparsemux_33_4_1_1_1.v",
      "impl\/verilog\/waverforms_uitofp_32ns_32_2_no_dsp_1.v",
      "impl\/verilog\/waverforms.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/waverforms_v1_0\/data\/waverforms.mdd",
      "impl\/misc\/drivers\/waverforms_v1_0\/data\/waverforms.tcl",
      "impl\/misc\/drivers\/waverforms_v1_0\/data\/waverforms.yaml",
      "impl\/misc\/drivers\/waverforms_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/waverforms_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/waverforms_v1_0\/src\/xwaverforms.c",
      "impl\/misc\/drivers\/waverforms_v1_0\/src\/xwaverforms.h",
      "impl\/misc\/drivers\/waverforms_v1_0\/src\/xwaverforms_hw.h",
      "impl\/misc\/drivers\/waverforms_v1_0\/src\/xwaverforms_linux.c",
      "impl\/misc\/drivers\/waverforms_v1_0\/src\/xwaverforms_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/waverforms_dadd_64ns_64ns_64_4_full_dsp_1_ip.tcl",
      "impl\/misc\/waverforms_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/waverforms_ddiv_64ns_64ns_64_17_no_dsp_1_ip.tcl",
      "impl\/misc\/waverforms_dmul_64ns_64ns_64_4_max_dsp_1_ip.tcl",
      "impl\/misc\/waverforms_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/waverforms_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/waverforms_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl",
      "impl\/misc\/waverforms_fpext_32ns_64_2_no_dsp_1_ip.tcl",
      "impl\/misc\/waverforms_fptrunc_64ns_32_2_no_dsp_1_ip.tcl",
      "impl\/misc\/waverforms_sitodp_32ns_64_3_no_dsp_1_ip.tcl",
      "impl\/misc\/waverforms_uitofp_32ns_32_2_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/waverforms.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "waverforms_dadd_64ns_64ns_64_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name waverforms_dadd_64ns_64ns_64_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "waverforms_dcmp_64ns_64ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name waverforms_dcmp_64ns_64ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "waverforms_ddiv_64ns_64ns_64_17_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 15 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name waverforms_ddiv_64ns_64ns_64_17_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "waverforms_dmul_64ns_64ns_64_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name waverforms_dmul_64ns_64ns_64_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "waverforms_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name waverforms_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "waverforms_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name waverforms_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "waverforms_fmul_32ns_32ns_32_2_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name waverforms_fmul_32ns_32ns_32_2_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "waverforms_fpext_32ns_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name waverforms_fpext_32ns_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "waverforms_fptrunc_64ns_32_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name waverforms_fptrunc_64ns_32_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "waverforms_sitodp_32ns_64_3_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name waverforms_sitodp_32ns_64_3_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "waverforms_uitofp_32ns_32_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Uint32 CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name waverforms_uitofp_32ns_32_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "freq",
          "access": "W",
          "description": "Data signal of freq",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "freq",
              "access": "W",
              "description": "Bit 31 to 0 of freq"
            }]
        },
        {
          "offset": "0x18",
          "name": "amplitude",
          "access": "W",
          "description": "Data signal of amplitude",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "amplitude",
              "access": "W",
              "description": "Bit 31 to 0 of amplitude"
            }]
        },
        {
          "offset": "0x20",
          "name": "wave_type",
          "access": "W",
          "description": "Data signal of wave_type",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "wave_type",
              "access": "W",
              "description": "Bit 31 to 0 of wave_type"
            }]
        },
        {
          "offset": "0x28",
          "name": "sample_rate",
          "access": "W",
          "description": "Data signal of sample_rate",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "sample_rate",
              "access": "W",
              "description": "Bit 31 to 0 of sample_rate"
            }]
        },
        {
          "offset": "0x30",
          "name": "phase_in",
          "access": "W",
          "description": "Data signal of phase_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "phase_in",
              "access": "W",
              "description": "Bit 31 to 0 of phase_in"
            }]
        },
        {
          "offset": "0x38",
          "name": "sample_out",
          "access": "R",
          "description": "Data signal of sample_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "sample_out",
              "access": "R",
              "description": "Bit 31 to 0 of sample_out"
            }]
        },
        {
          "offset": "0x3c",
          "name": "sample_out_ctrl",
          "access": "R",
          "description": "Control signal of sample_out",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "sample_out_ap_vld",
              "access": "R",
              "description": "Control signal sample_out_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x48",
          "name": "phase_out",
          "access": "R",
          "description": "Data signal of phase_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "phase_out",
              "access": "R",
              "description": "Bit 31 to 0 of phase_out"
            }]
        },
        {
          "offset": "0x4c",
          "name": "phase_out_ctrl",
          "access": "R",
          "description": "Control signal of phase_out",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "phase_out_ap_vld",
              "access": "R",
              "description": "Control signal phase_out_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "freq"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "amplitude"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "wave_type"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "sample_rate"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "phase_in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "56",
          "argName": "sample_out"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "72",
          "argName": "phase_out"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "waverforms",
      "BindInstances": "mul_32s_32ns_32_1_1_U49 add_ln9_fu_322_p2 uitofp_32ns_32_2_no_dsp_1_U40 fmul_32ns_32ns_32_2_max_dsp_1_U39 fadd_32ns_32ns_32_4_full_dsp_1_U38 fpext_32ns_64_2_no_dsp_1_U42 ddiv_64ns_64ns_64_17_no_dsp_1_U46 dmul_64ns_64ns_64_4_max_dsp_1_U45 dadd_64ns_64ns_64_4_full_dsp_1_U44 fptrunc_64ns_32_2_no_dsp_1_U41 icmp_ln30_fu_381_p2 icmp_ln30_1_fu_387_p2 or_ln30_fu_393_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U43 and_ln30_fu_397_p2 sample_1_fu_403_p3 icmp_ln38_fu_357_p2 fpext_32ns_64_2_no_dsp_1_U42 dmul_64ns_64ns_64_4_max_dsp_1_U45 sitodp_32ns_64_3_no_dsp_1_U48 ddiv_64ns_64ns_64_17_no_dsp_1_U46 fpext_32ns_64_2_no_dsp_1_U42 dadd_64ns_64ns_64_4_full_dsp_1_U44 fptrunc_64ns_32_2_no_dsp_1_U41 fpext_32ns_64_2_no_dsp_1_U42 icmp_ln40_fu_429_p2 icmp_ln40_1_fu_435_p2 or_ln40_fu_441_p2 dcmp_64ns_64ns_1_2_no_dsp_1_U47 and_ln40_fu_447_p2 dadd_64ns_64ns_64_4_full_dsp_1_U44 fptrunc_64ns_32_2_no_dsp_1_U41 fmul_32ns_32ns_32_2_max_dsp_1_U39 control_s_axi_U",
      "Instances": [
        {
          "ModuleName": "sin_or_cos_float_s",
          "InstanceName": "grp_sin_or_cos_float_s_fu_205",
          "BindInstances": "closepath_fu_357_p2 Ex_fu_458_p2 select_ln453_fu_463_p3 add_ln376_fu_363_p2 addr_fu_369_p3 shl_ln379_fu_399_p2 mul_80s_24ns_80_1_1_U12 k_1_fu_470_p3 Mx_bits_1_fu_447_p2 Mx_bits_2_fu_480_p3 tmp_2_fu_526_p3 shl_ln504_fu_542_p2 Ex_1_fu_562_p2 sub_ln506_fu_576_p2 select_ln506_fu_582_p3 lshr_ln506_fu_598_p2 shl_ln506_fu_604_p2 select_ln506_1_fu_610_p3 sparsemux_17_3_1_1_1_U13 mul_15ns_15ns_30_1_1_U16 sin_basis_fu_682_p2 mul_23s_22ns_45_1_1_U10 mul_15ns_15s_30_1_1_U17 Mx_2_fu_992_p3 mul_30s_29ns_58_1_1_U11 Ex_3_fu_1068_p3 add_ln300_fu_1084_p2 newexp_fu_1094_p2 icmp_ln306_fu_1063_p2 or_ln306_fu_1108_p2 sparsemux_33_4_1_1_1_U14 sparsemux_33_4_1_1_1_U15 results_sign_fu_854_p3 icmp_ln271_fu_862_p2 icmp_ln271_1_fu_453_p2 and_ln271_fu_867_p2 icmp_ln282_fu_872_p2 xor_ln282_fu_877_p2 results_sign_1_fu_883_p2 select_ln282_fu_1127_p3 or_ln282_fu_1134_p2 results_exp_fu_1139_p3 select_ln282_2_fu_1147_p3 results_sig_fu_1154_p3 results_sign_2_fu_889_p3 results_exp_1_fu_1162_p3 results_sig_1_fu_1169_p3 ref_4oPi_table_100_U second_order_float_sin_cos_K0_U second_order_float_sin_cos_K1_U second_order_float_sin_cos_K2_U",
          "Instances": [
            {
              "ModuleName": "sin_or_cos_float_Pipeline_1",
              "InstanceName": "grp_sin_or_cos_float_Pipeline_1_fu_302",
              "BindInstances": "icmp_ln282_fu_86_p2 add_ln282_fu_92_p2 icmp_ln283_1_fu_104_p2 x_fu_110_p3 c_2_fu_128_p3 icmp_ln283_fu_136_p2 c_4_fu_142_p3 c_3_fu_150_p3"
            },
            {
              "ModuleName": "sin_or_cos_float_Pipeline_2",
              "InstanceName": "grp_sin_or_cos_float_Pipeline_2_fu_310",
              "BindInstances": "select_ln290_fu_113_p3 shift_3_fu_119_p2 sub_ln291_fu_134_p2 select_ln291_fu_140_p3 lshr_ln291_fu_152_p2 shl_ln291_fu_158_p2 select_ln291_1_fu_164_p3 icmp_ln292_fu_181_p2 xor_ln289_fu_187_p2 and_ln292_fu_193_p2"
            }
          ]
        },
        {
          "ModuleName": "generic_asin_float_s",
          "InstanceName": "grp_generic_asin_float_s_fu_218",
          "BindInstances": "xor_ln67_fu_206_p2 inabs_1_fu_228_p3 icmp_ln80_fu_237_p2 icmp_ln83_fu_243_p2 add_ln99_fu_293_p2 sub_ln99_fu_315_p2 select_ln99_fu_321_p3 icmp_ln99_fu_329_p2 sub_ln99_1_fu_339_p2 select_ln99_1_fu_353_p3 icmp_ln99_1_fu_361_p2 icmp_ln99_2_fu_371_p2 icmp_ln99_3_fu_377_p2 shl_ln99_fu_387_p2 t_ph_fu_483_p8 ashr_ln99_fu_405_p2 t_ph_fu_483_p10 xor_ln99_fu_423_p2 and_ln99_fu_429_p2 or_ln99_fu_435_p2 xor_ln99_1_fu_441_p2 and_ln99_1_fu_447_p2 and_ln99_2_fu_453_p2 or_ln99_1_fu_459_p2 xor_ln99_2_fu_465_p2 sparsemux_11_4_55_1_1_U35 icmp_ln102_fu_515_p2 sub_ln102_fu_521_p2 select_ln102_fu_534_p3 tmp_13_fu_562_p3 sub_ln102_1_fu_578_p2 add_ln102_fu_584_p2 icmp_ln102_1_fu_600_p2 sub_ln102_4_fu_610_p2 lshr_ln102_2_fu_620_p2 and_ln102_1_fu_626_p2 icmp_ln102_2_fu_632_p2 phi_ln102_fu_638_p2 xor_ln102_fu_652_p2 and_ln102_fu_666_p2 or_ln102_fu_672_p2 icmp_ln102_3_fu_686_p2 add_ln102_1_fu_692_p2 lshr_ln102_fu_702_p2 sub_ln102_2_fu_708_p2 shl_ln102_fu_718_p2 cond49_i_i_in_fu_724_p3 add_ln102_2_fu_736_p2 select_ln102_1_fu_764_p3 icmp_ln84_fu_257_p2 select_ln84_fu_852_p3 xor_ln108_fu_823_p2 out_1_fu_845_p3",
          "Instances": [{
              "ModuleName": "generic_asin_float_Pipeline_1",
              "InstanceName": "grp_generic_asin_float_Pipeline_1_fu_169",
              "BindInstances": "icmp_ln114_fu_136_p2 n_2_fu_142_p2 icmp_ln131_fu_174_p2 d_fu_180_p2 add_ln147_fu_186_p2 sub_ln147_fu_200_p2 select_ln147_fu_206_p3 shl_ln147_fu_222_p2 ashr_ln147_fu_228_p2 x_s_fu_234_p3 shl_ln148_fu_242_p2 ashr_ln148_fu_248_p2 y_s_fu_254_p3 x_s2_fu_266_p2 y_s2_fu_272_p2 sub_ln152_fu_278_p2 sub_ln153_fu_284_p2 sub_ln159_fu_341_p2 add_ln160_fu_345_p2 add_ln155_fu_349_p2 sub_ln156_fu_353_p2 select_ln154_fu_357_p3 select_ln154_1_fu_364_p3 icmp_ln166_fu_298_p2 t_s_fu_308_p2 t_3_fu_314_p2 t_4_fu_320_p3 sub_ln176_fu_393_p2 add_ln179_fu_399_p2 tz_fu_405_p3 cordic_apfixed_circ_table_arctan_128_U"
            }]
        }
      ]
    },
    "Info": {
      "sin_or_cos_float_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sin_or_cos_float_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sin_or_cos_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "generic_asin_float_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "generic_asin_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "waverforms": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "sin_or_cos_float_Pipeline_1": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "3",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.00",
          "Estimate": "6.644"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "2",
            "Latency": "2",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "68",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "210",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sin_or_cos_float_Pipeline_2": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "3",
          "PipelineIIMin": "1",
          "PipelineIIMax": "2",
          "PipelineII": "1 ~ 2",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.00",
          "Estimate": "10.654"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "1",
            "Latency": "0 ~ 1",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "65",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "466",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sin_or_cos_float_s": {
        "Latency": {
          "LatencyBest": "15",
          "LatencyAvg": "15",
          "LatencyWorst": "16",
          "PipelineIIMin": "15",
          "PipelineIIMax": "16",
          "PipelineII": "15 ~ 16",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.00",
          "Estimate": "17.495"
        },
        "Area": {
          "DSP": "13",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "5",
          "FF": "777",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "2686",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "generic_asin_float_Pipeline_1": {
        "Latency": {
          "LatencyBest": "55",
          "LatencyAvg": "55",
          "LatencyWorst": "55",
          "PipelineII": "54",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.00",
          "Estimate": "16.273"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "53",
            "Latency": "53",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "FF": "451",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "2262",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "generic_asin_float_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "18",
          "LatencyWorst": "60",
          "PipelineIIMin": "1",
          "PipelineIIMax": "60",
          "PipelineII": "1 ~ 60",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.00",
          "Estimate": "17.593"
        },
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "FF": "771",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "4470",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "8",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "waverforms": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "42",
          "LatencyWorst": "116",
          "PipelineIIMin": "4",
          "PipelineIIMax": "117",
          "PipelineII": "4 ~ 117",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.00",
          "Estimate": "17.993"
        },
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "35",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "15",
          "FF": "3717",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "10931",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "20",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-05-21 18:36:46 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
