# //  ModelSim DE 2024.2 May 20 2024 Linux 4.18.0-553.83.1.el8_10.x86_64
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do runsim.do
# Model Technology ModelSim DE vmap 2024.2 Lib Mapping Utility 2024.05 May 20 2024
# vmap work work 
# Copying /tools/mentor/ModelSim/2024.2/modelsim_dlx/linuxpe/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim DE vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:37:25 on Nov 21,2025
# vlog -reportprogress 300 "+acc" -incr ../../rtl/fir_alu/fir_alu.v 
# -- Compiling module fir_alu
# 
# Top level modules:
# 	fir_alu
# End time: 13:37:25 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:37:25 on Nov 21,2025
# vlog -reportprogress 300 "+acc" -incr test_fir_alu.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:37:25 on Nov 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vsim-8690) Ignoring plusarg '+acc' with -novopt in effect.
# vsim "+acc" -t ps -lib work testbench 
# Start time: 13:37:25 on Nov 21,2025
# Loading work.testbench
# Loading work.fir_alu
# All ALU checks passed.
# ** Note: $finish    : test_fir_alu.v(114)
#    Time: 2620 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at test_fir_alu.v line 114
# End time: 13:38:01 on Nov 21,2025, Elapsed time: 0:00:36
# Errors: 0, Warnings: 1
