#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Nov 29 21:41:04 2023
# Process ID: 135966
# Current directory: /home/antonina/Desktop/fpga_hiwi
# Command line: vivado
# Log file: /home/antonina/Desktop/fpga_hiwi/vivado.log
# Journal file: /home/antonina/Desktop/fpga_hiwi/vivado.jou
# Running On: antonina-PC, OS: Linux, CPU Frequency: 4290.344 MHz, CPU Physical cores: 16, Host memory: 33561 MB
#-----------------------------------------------------------
start_gui
open_project /home/antonina/Desktop/fpga_hiwi/project_2.xpr
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/antonina/Desktop/fpga_hiwi/project_2.srcs/sim_1/new/fixed_lead.vhd w ]
add_files -fileset sim_1 /home/antonina/Desktop/fpga_hiwi/project_2.srcs/sim_1/new/fixed_lead.vhd
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files /home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead.vhd] -no_script -reset -force -quiet
remove_files  /home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead.vhd
export_ip_user_files -of_objects  [get_files /home/antonina/Desktop/fpga_hiwi/project_2.srcs/sim_1/new/fixed_lead.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/antonina/Desktop/fpga_hiwi/project_2.srcs/sim_1/new/fixed_lead.vhd
update_compile_order -fileset sources_1
set_property top signed_lead_count_log2 [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
source tb_signed_lead_count_log2.tcl
run 1 us
run 1 us
close_sim
launch_simulation
source tb_signed_lead_count_log2.tcl
relaunch_sim
relaunch_sim
close [ open /home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd w ]
add_files /home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd
update_compile_order -fileset sources_1
close_sim
set_property file_type {VHDL 2008} [get_files  /home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
