/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for USB3_GLUE
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file USB3_GLUE.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for USB3_GLUE
 *
 * CMSIS Peripheral Access Layer for USB3_GLUE
 */

#if !defined(USB3_GLUE_H_)
#define USB3_GLUE_H_                             /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- USB3_GLUE Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup USB3_GLUE_Peripheral_Access_Layer USB3_GLUE Peripheral Access Layer
 * @{
 */

/** USB3_GLUE - Register Layout Typedef */
typedef struct {
  __IO uint32_t USB3_CTRL0;                        /**< USB3 Controller 0, offset: 0x0 */
  __IO uint32_t USB3_CTRL1;                        /**< USB3 Controller 1, offset: 0x4 */
       uint8_t RESERVED_0[24];
  __I  uint32_t USB3_STS0;                         /**< USB3 Status 0, offset: 0x20 */
       uint8_t RESERVED_1[28];
  __IO uint32_t PHY_CTRL0;                         /**< USBPHY Control 0, offset: 0x40 */
  __IO uint32_t PHY_CTRL1;                         /**< USBPHY Control 1, offset: 0x44 */
  __IO uint32_t PHY_CTRL2;                         /**< USBPHY Control 2, offset: 0x48 */
  __IO uint32_t PHY_CTRL3;                         /**< USBPHY Control 3, offset: 0x4C */
  __IO uint32_t PHY_CTRL4;                         /**< USBPHY Control 4, offset: 0x50 */
  __IO uint32_t PHY_CTRL5;                         /**< USBPHY Control 5, offset: 0x54 */
  __IO uint32_t PHY_CTRL6;                         /**< USBPHY Control 6, offset: 0x58 */
       uint8_t RESERVED_2[20];
  __IO uint32_t PHY_CRCTL;                         /**< USB3_PHY CR Control, offset: 0x70 */
  __I  uint32_t PHY_CRSR;                          /**< USB3_PHY CR Status, offset: 0x74 */
       uint8_t RESERVED_3[8];
  __IO uint32_t PHY_STATUS0;                       /**< USB3_PHY Status 0, offset: 0x80 */
} USB3_GLUE_Type;

/* ----------------------------------------------------------------------------
   -- USB3_GLUE Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup USB3_GLUE_Register_Masks USB3_GLUE Register Masks
 * @{
 */

/*! @name USB3_CTRL0 - USB3 Controller 0 */
/*! @{ */

#define USB3_GLUE_USB3_CTRL0_BUS_CLKEN_GS_MASK   (0x1U)
#define USB3_GLUE_USB3_CTRL0_BUS_CLKEN_GS_SHIFT  (0U)
/*! BUS_CLKEN_GS - AHB/AXI/OCP Slave Interface Clock Enable
 *  0b0..Disables clock
 *  0b1..Enables clock
 */
#define USB3_GLUE_USB3_CTRL0_BUS_CLKEN_GS(x)     (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_USB3_CTRL0_BUS_CLKEN_GS_SHIFT)) & USB3_GLUE_USB3_CTRL0_BUS_CLKEN_GS_MASK)

#define USB3_GLUE_USB3_CTRL0_BUS_CLKEN_GM_MASK   (0x2U)
#define USB3_GLUE_USB3_CTRL0_BUS_CLKEN_GM_SHIFT  (1U)
/*! BUS_CLKEN_GM - AHB/AXI/OCP Master Interface Clock Enable
 *  0b0..Disables clock
 *  0b1..Enables clock
 */
#define USB3_GLUE_USB3_CTRL0_BUS_CLKEN_GM(x)     (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_USB3_CTRL0_BUS_CLKEN_GM_SHIFT)) & USB3_GLUE_USB3_CTRL0_BUS_CLKEN_GM_MASK)

#define USB3_GLUE_USB3_CTRL0_BIGENDIAN_GS_MASK   (0x4U)
#define USB3_GLUE_USB3_CTRL0_BIGENDIAN_GS_SHIFT  (2U)
/*! BIGENDIAN_GS - Slave Big Endian Select (AHB/AXI/Native)
 *  0b0..Little endian
 *  0b1..Big endian
 */
#define USB3_GLUE_USB3_CTRL0_BIGENDIAN_GS(x)     (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_USB3_CTRL0_BIGENDIAN_GS_SHIFT)) & USB3_GLUE_USB3_CTRL0_BIGENDIAN_GS_MASK)

#define USB3_GLUE_USB3_CTRL0_PME_EN_MASK         (0x8U)
#define USB3_GLUE_USB3_CTRL0_PME_EN_SHIFT        (3U)
/*! PME_EN - PME Enable
 *  0b0..Disables PME generation
 *  0b1..Enables PME generation
 */
#define USB3_GLUE_USB3_CTRL0_PME_EN(x)           (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_USB3_CTRL0_PME_EN_SHIFT)) & USB3_GLUE_USB3_CTRL0_PME_EN_MASK)

#define USB3_GLUE_USB3_CTRL0_HOST_U2_PORT_DISABLE_MASK (0x40U)
#define USB3_GLUE_USB3_CTRL0_HOST_U2_PORT_DISABLE_SHIFT (6U)
/*! HOST_U2_PORT_DISABLE - USB 2.0 Port Disable Control
 *  0b0..Port enabled
 *  0b1..Port disabled. This signal stops reporting connect/disconnect events of USB2 port and keeps the port in disabled state
 */
#define USB3_GLUE_USB3_CTRL0_HOST_U2_PORT_DISABLE(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_USB3_CTRL0_HOST_U2_PORT_DISABLE_SHIFT)) & USB3_GLUE_USB3_CTRL0_HOST_U2_PORT_DISABLE_MASK)

#define USB3_GLUE_USB3_CTRL0_HOST_U3_PORT_DISABLE_MASK (0x80U)
#define USB3_GLUE_USB3_CTRL0_HOST_U3_PORT_DISABLE_SHIFT (7U)
/*! HOST_U3_PORT_DISABLE - USB 3.0 SS Port Disable Control
 *  0b0..Port enabled
 *  0b1..Port disabled
 */
#define USB3_GLUE_USB3_CTRL0_HOST_U3_PORT_DISABLE(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_USB3_CTRL0_HOST_U3_PORT_DISABLE_SHIFT)) & USB3_GLUE_USB3_CTRL0_HOST_U3_PORT_DISABLE_MASK)

#define USB3_GLUE_USB3_CTRL0_BUS_FILTER_BYPASS_MASK (0xF00U)
#define USB3_GLUE_USB3_CTRL0_BUS_FILTER_BYPASS_SHIFT (8U)
/*! BUS_FILTER_BYPASS - Bus Filter Bypass */
#define USB3_GLUE_USB3_CTRL0_BUS_FILTER_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_USB3_CTRL0_BUS_FILTER_BYPASS_SHIFT)) & USB3_GLUE_USB3_CTRL0_BUS_FILTER_BYPASS_MASK)

#define USB3_GLUE_USB3_CTRL0_HOST_PORT_POWER_CONTROL_PRESENT_MASK (0x1000U)
#define USB3_GLUE_USB3_CTRL0_HOST_PORT_POWER_CONTROL_PRESENT_SHIFT (12U)
/*! HOST_PORT_POWER_CONTROL_PRESENT - Host Port Power Control
 *  0b0..Indicates that the port does not have port power switches
 *  0b1..Indicates that the port has port power switches
 */
#define USB3_GLUE_USB3_CTRL0_HOST_PORT_POWER_CONTROL_PRESENT(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_USB3_CTRL0_HOST_PORT_POWER_CONTROL_PRESENT_SHIFT)) & USB3_GLUE_USB3_CTRL0_HOST_PORT_POWER_CONTROL_PRESENT_MASK)

#define USB3_GLUE_USB3_CTRL0_xHC_BME_MASK        (0x4000U)
#define USB3_GLUE_USB3_CTRL0_xHC_BME_SHIFT       (14U)
/*! xHC_BME - Disable Bus Mastering Capability of xHC
 *  0b0..Bus mastering capability is disabled. The host controller cannot use the bus master interface
 *  0b1..Bus mastering capability is enabled
 */
#define USB3_GLUE_USB3_CTRL0_xHC_BME(x)          (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_USB3_CTRL0_xHC_BME_SHIFT)) & USB3_GLUE_USB3_CTRL0_xHC_BME_MASK)

#define USB3_GLUE_USB3_CTRL0_FLADJ_30MHZ_REG_MASK (0x3F0000U)
#define USB3_GLUE_USB3_CTRL0_FLADJ_30MHZ_REG_SHIFT (16U)
/*! FLADJ_30MHZ_REG - HS Jitter Adjustment */
#define USB3_GLUE_USB3_CTRL0_FLADJ_30MHZ_REG(x)  (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_USB3_CTRL0_FLADJ_30MHZ_REG_SHIFT)) & USB3_GLUE_USB3_CTRL0_FLADJ_30MHZ_REG_MASK)

#define USB3_GLUE_USB3_CTRL0_HUB_PORT_PERM_ATTACH_MASK (0xC00000U)
#define USB3_GLUE_USB3_CTRL0_HUB_PORT_PERM_ATTACH_SHIFT (22U)
/*! HUB_PORT_PERM_ATTACH - Hub Port Permanently Attached
 *  0b00..Not permanently attached
 *  0b01..Permanently attached
 */
#define USB3_GLUE_USB3_CTRL0_HUB_PORT_PERM_ATTACH(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_USB3_CTRL0_HUB_PORT_PERM_ATTACH_SHIFT)) & USB3_GLUE_USB3_CTRL0_HUB_PORT_PERM_ATTACH_MASK)

#define USB3_GLUE_USB3_CTRL0_UTMIOTG_IDDIG_SEL_MASK (0x1000000U)
#define USB3_GLUE_USB3_CTRL0_UTMIOTG_IDDIG_SEL_SHIFT (24U)
/*! UTMIOTG_IDDIG_SEL - IDDIG Source Select Signal */
#define USB3_GLUE_USB3_CTRL0_UTMIOTG_IDDIG_SEL(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_USB3_CTRL0_UTMIOTG_IDDIG_SEL_SHIFT)) & USB3_GLUE_USB3_CTRL0_UTMIOTG_IDDIG_SEL_MASK)

#define USB3_GLUE_USB3_CTRL0_StartRxDetU3RxDet_MASK (0x2000000U)
#define USB3_GLUE_USB3_CTRL0_StartRxDetU3RxDet_SHIFT (25U)
/*! StartRxDetU3RxDet - StartRxdetU3RxDet of USB 3.0 SS Ports */
#define USB3_GLUE_USB3_CTRL0_StartRxDetU3RxDet(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_USB3_CTRL0_StartRxDetU3RxDet_SHIFT)) & USB3_GLUE_USB3_CTRL0_StartRxDetU3RxDet_MASK)

#define USB3_GLUE_USB3_CTRL0_USB3_CTRL_RESET_MASK (0x80000000U)
#define USB3_GLUE_USB3_CTRL0_USB3_CTRL_RESET_SHIFT (31U)
/*! USB3_CTRL_RESET - Reset Controller
 *  0b0..Do not reset the controller
 *  0b1..Resets the controller
 */
#define USB3_GLUE_USB3_CTRL0_USB3_CTRL_RESET(x)  (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_USB3_CTRL0_USB3_CTRL_RESET_SHIFT)) & USB3_GLUE_USB3_CTRL0_USB3_CTRL_RESET_MASK)
/*! @} */

/*! @name USB3_CTRL1 - USB3 Controller 1 */
/*! @{ */

#define USB3_GLUE_USB3_CTRL1_OB_SEL_MASK         (0x1FU)
#define USB3_GLUE_USB3_CTRL1_OB_SEL_SHIFT        (0U)
/*! OB_SEL - Observe Select */
#define USB3_GLUE_USB3_CTRL1_OB_SEL(x)           (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_USB3_CTRL1_OB_SEL_SHIFT)) & USB3_GLUE_USB3_CTRL1_OB_SEL_MASK)

#define USB3_GLUE_USB3_CTRL1_OC_POLARITY_MASK    (0x10000U)
#define USB3_GLUE_USB3_CTRL1_OC_POLARITY_SHIFT   (16U)
/*! OC_POLARITY - OC Pin Polarity Control
 *  0b0..ipp_ind_usb3_overcurrent takes effect when it is high
 *  0b1..ipp_ind_usb3_overcurrent takes effect when it is low
 */
#define USB3_GLUE_USB3_CTRL1_OC_POLARITY(x)      (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_USB3_CTRL1_OC_POLARITY_SHIFT)) & USB3_GLUE_USB3_CTRL1_OC_POLARITY_MASK)

#define USB3_GLUE_USB3_CTRL1_POWER_POLARITY_MASK (0x20000U)
#define USB3_GLUE_USB3_CTRL1_POWER_POLARITY_SHIFT (17U)
/*! POWER_POLARITY - Power Pin Polarity Control
 *  0b0..ipp_do_usb3_power takes effect when usb3_utmi_drvvbus0 is high
 *  0b1..ipp_do_usb3_power takes effect when usb3_utmi_drvvbus0 is low
 */
#define USB3_GLUE_USB3_CTRL1_POWER_POLARITY(x)   (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_USB3_CTRL1_POWER_POLARITY_SHIFT)) & USB3_GLUE_USB3_CTRL1_POWER_POLARITY_MASK)
/*! @} */

/*! @name USB3_STS0 - USB3 Status 0 */
/*! @{ */

#define USB3_GLUE_USB3_STS0_HOST_CURRENT_BELT_MASK (0xFFFU)
#define USB3_GLUE_USB3_STS0_HOST_CURRENT_BELT_SHIFT (0U)
/*! HOST_CURRENT_BELT - Current Belt Value */
#define USB3_GLUE_USB3_STS0_HOST_CURRENT_BELT(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_USB3_STS0_HOST_CURRENT_BELT_SHIFT)) & USB3_GLUE_USB3_STS0_HOST_CURRENT_BELT_MASK)

#define USB3_GLUE_USB3_STS0_HOST_SYSTEM_ERR_MASK (0x1000U)
#define USB3_GLUE_USB3_STS0_HOST_SYSTEM_ERR_SHIFT (12U)
/*! HOST_SYSTEM_ERR - Host System Error */
#define USB3_GLUE_USB3_STS0_HOST_SYSTEM_ERR(x)   (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_USB3_STS0_HOST_SYSTEM_ERR_SHIFT)) & USB3_GLUE_USB3_STS0_HOST_SYSTEM_ERR_MASK)

#define USB3_GLUE_USB3_STS0_BC_CHIRP_ON_MASK     (0x2000U)
#define USB3_GLUE_USB3_STS0_BC_CHIRP_ON_SHIFT    (13U)
/*! BC_CHIRP_ON - Chirp Signal Enable */
#define USB3_GLUE_USB3_STS0_BC_CHIRP_ON(x)       (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_USB3_STS0_BC_CHIRP_ON_SHIFT)) & USB3_GLUE_USB3_STS0_BC_CHIRP_ON_MASK)

#define USB3_GLUE_USB3_STS0_PME_GENERATION_MASK  (0x4000U)
#define USB3_GLUE_USB3_STS0_PME_GENERATION_SHIFT (14U)
/*! PME_GENERATION - PME# Generation */
#define USB3_GLUE_USB3_STS0_PME_GENERATION(x)    (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_USB3_STS0_PME_GENERATION_SHIFT)) & USB3_GLUE_USB3_STS0_PME_GENERATION_MASK)

#define USB3_GLUE_USB3_STS0_IDDIG_MASK           (0x8000U)
#define USB3_GLUE_USB3_STS0_IDDIG_SHIFT          (15U)
/*! IDDIG - IDDIG
 *  0b0..Connected plug is a mini-A plug
 *  0b1..Connected plug is a mini-B plug
 */
#define USB3_GLUE_USB3_STS0_IDDIG(x)             (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_USB3_STS0_IDDIG_SHIFT)) & USB3_GLUE_USB3_STS0_IDDIG_MASK)

#define USB3_GLUE_USB3_STS0_DisRxDetU3RxDet_ACK_MASK (0x10000U)
#define USB3_GLUE_USB3_STS0_DisRxDetU3RxDet_ACK_SHIFT (16U)
/*! DisRxDetU3RxDet_ACK - DisRxDetU3RxDet Acknowledgement */
#define USB3_GLUE_USB3_STS0_DisRxDetU3RxDet_ACK(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_USB3_STS0_DisRxDetU3RxDet_ACK_SHIFT)) & USB3_GLUE_USB3_STS0_DisRxDetU3RxDet_ACK_MASK)

#define USB3_GLUE_USB3_STS0_CLK_GATE_CTRL_MASK   (0xE0000U)
#define USB3_GLUE_USB3_STS0_CLK_GATE_CTRL_SHIFT  (17U)
/*! CLK_GATE_CTRL - Clock Gating Control */
#define USB3_GLUE_USB3_STS0_CLK_GATE_CTRL(x)     (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_USB3_STS0_CLK_GATE_CTRL_SHIFT)) & USB3_GLUE_USB3_STS0_CLK_GATE_CTRL_MASK)
/*! @} */

/*! @name PHY_CTRL0 - USBPHY Control 0 */
/*! @{ */

#define USB3_GLUE_PHY_CTRL0_REF_USE_PAD_MASK     (0x1U)
#define USB3_GLUE_PHY_CTRL0_REF_USE_PAD_SHIFT    (0U)
/*! REF_USE_PAD - Reference clock Use Pad */
#define USB3_GLUE_PHY_CTRL0_REF_USE_PAD(x)       (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL0_REF_USE_PAD_SHIFT)) & USB3_GLUE_PHY_CTRL0_REF_USE_PAD_MASK)

#define USB3_GLUE_PHY_CTRL0_REF_CLKDIV2_MASK     (0x2U)
#define USB3_GLUE_PHY_CTRL0_REF_CLKDIV2_SHIFT    (1U)
/*! REF_CLKDIV2 - Input Reference Clock Divider Control */
#define USB3_GLUE_PHY_CTRL0_REF_CLKDIV2(x)       (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL0_REF_CLKDIV2_SHIFT)) & USB3_GLUE_PHY_CTRL0_REF_CLKDIV2_MASK)

#define USB3_GLUE_PHY_CTRL0_REF_SSP_EN_MASK      (0x4U)
#define USB3_GLUE_PHY_CTRL0_REF_SSP_EN_SHIFT     (2U)
/*! REF_SSP_EN - Reference Clock Enable for SS Prescaler */
#define USB3_GLUE_PHY_CTRL0_REF_SSP_EN(x)        (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL0_REF_SSP_EN_SHIFT)) & USB3_GLUE_PHY_CTRL0_REF_SSP_EN_MASK)

#define USB3_GLUE_PHY_CTRL0_REFCLKSEL_MASK       (0x18U)
#define USB3_GLUE_PHY_CTRL0_REFCLKSEL_SHIFT      (3U)
/*! REFCLKSEL - Reference Clock Select for PLL Block */
#define USB3_GLUE_PHY_CTRL0_REFCLKSEL(x)         (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL0_REFCLKSEL_SHIFT)) & USB3_GLUE_PHY_CTRL0_REFCLKSEL_MASK)

#define USB3_GLUE_PHY_CTRL0_FSEL_MASK            (0x7E0U)
#define USB3_GLUE_PHY_CTRL0_FSEL_SHIFT           (5U)
/*! FSEL - FSEL
 *  0b100111..100 MHz ref clock
 *  0b101010..24 MHz ref clock
 */
#define USB3_GLUE_PHY_CTRL0_FSEL(x)              (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL0_FSEL_SHIFT)) & USB3_GLUE_PHY_CTRL0_FSEL_MASK)

#define USB3_GLUE_PHY_CTRL0_SSC_EN_MASK          (0x800U)
#define USB3_GLUE_PHY_CTRL0_SSC_EN_SHIFT         (11U)
/*! SSC_EN - Spread Spectrum Enable */
#define USB3_GLUE_PHY_CTRL0_SSC_EN(x)            (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL0_SSC_EN_SHIFT)) & USB3_GLUE_PHY_CTRL0_SSC_EN_MASK)

#define USB3_GLUE_PHY_CTRL0_SSC_REF_CLK_SEL_MASK (0x1FF000U)
#define USB3_GLUE_PHY_CTRL0_SSC_REF_CLK_SEL_SHIFT (12U)
/*! SSC_REF_CLK_SEL - Spread Spectrum Reference Clock Shifting */
#define USB3_GLUE_PHY_CTRL0_SSC_REF_CLK_SEL(x)   (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL0_SSC_REF_CLK_SEL_SHIFT)) & USB3_GLUE_PHY_CTRL0_SSC_REF_CLK_SEL_MASK)

#define USB3_GLUE_PHY_CTRL0_SSC_RANGE_MASK       (0xE00000U)
#define USB3_GLUE_PHY_CTRL0_SSC_RANGE_SHIFT      (21U)
/*! SSC_RANGE - Spread Spectrum Clock Range
 *  0b000..4980
 *  0b001..4492
 *  0b010..4003
 */
#define USB3_GLUE_PHY_CTRL0_SSC_RANGE(x)         (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL0_SSC_RANGE_SHIFT)) & USB3_GLUE_PHY_CTRL0_SSC_RANGE_MASK)

#define USB3_GLUE_PHY_CTRL0_MPLL_REFSSC_CLK_EN_MASK (0x1000000U)
#define USB3_GLUE_PHY_CTRL0_MPLL_REFSSC_CLK_EN_SHIFT (24U)
/*! MPLL_REFSSC_CLK_EN - Double-Word Clock Enable */
#define USB3_GLUE_PHY_CTRL0_MPLL_REFSSC_CLK_EN(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL0_MPLL_REFSSC_CLK_EN_SHIFT)) & USB3_GLUE_PHY_CTRL0_MPLL_REFSSC_CLK_EN_MASK)

#define USB3_GLUE_PHY_CTRL0_MPLL_MULTIPLIER_MASK (0xFE000000U)
#define USB3_GLUE_PHY_CTRL0_MPLL_MULTIPLIER_SHIFT (25U)
/*! MPLL_MULTIPLIER - MPLL Frequency Multiplier Control */
#define USB3_GLUE_PHY_CTRL0_MPLL_MULTIPLIER(x)   (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL0_MPLL_MULTIPLIER_SHIFT)) & USB3_GLUE_PHY_CTRL0_MPLL_MULTIPLIER_MASK)
/*! @} */

/*! @name PHY_CTRL1 - USBPHY Control 1 */
/*! @{ */

#define USB3_GLUE_PHY_CTRL1_PHY_RESET_MASK       (0x1U)
#define USB3_GLUE_PHY_CTRL1_PHY_RESET_SHIFT      (0U)
/*! PHY_RESET - Core and State Machine Reset */
#define USB3_GLUE_PHY_CTRL1_PHY_RESET(x)         (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL1_PHY_RESET_SHIFT)) & USB3_GLUE_PHY_CTRL1_PHY_RESET_MASK)

#define USB3_GLUE_PHY_CTRL1_COMMONONN_MASK       (0x2U)
#define USB3_GLUE_PHY_CTRL1_COMMONONN_SHIFT      (1U)
/*! COMMONONN - Common Block Power-Down Control
 *  0b0..In Suspend or Sleep mode, the PLL block remains powered and continues to draw current
 *  0b1..In Suspend or Sleep mode, the PLL block is powered down
 */
#define USB3_GLUE_PHY_CTRL1_COMMONONN(x)         (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL1_COMMONONN_SHIFT)) & USB3_GLUE_PHY_CTRL1_COMMONONN_MASK)

#define USB3_GLUE_PHY_CTRL1_RETENABLEN_MASK      (0x4U)
#define USB3_GLUE_PHY_CTRL1_RETENABLEN_SHIFT     (2U)
/*! RETENABLEN - Lowered Digital Supply */
#define USB3_GLUE_PHY_CTRL1_RETENABLEN(x)        (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL1_RETENABLEN_SHIFT)) & USB3_GLUE_PHY_CTRL1_RETENABLEN_MASK)

#define USB3_GLUE_PHY_CTRL1_ATERESET_MASK        (0x8U)
#define USB3_GLUE_PHY_CTRL1_ATERESET_SHIFT       (3U)
#define USB3_GLUE_PHY_CTRL1_ATERESET(x)          (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL1_ATERESET_SHIFT)) & USB3_GLUE_PHY_CTRL1_ATERESET_MASK)

#define USB3_GLUE_PHY_CTRL1_ACJT_LEVEL_MASK      (0x1F0U)
#define USB3_GLUE_PHY_CTRL1_ACJT_LEVEL_SHIFT     (4U)
/*! ACJT_LEVEL - 1149.6 Receiver Sensitivity Level Control */
#define USB3_GLUE_PHY_CTRL1_ACJT_LEVEL(x)        (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL1_ACJT_LEVEL_SHIFT)) & USB3_GLUE_PHY_CTRL1_ACJT_LEVEL_MASK)

#define USB3_GLUE_PHY_CTRL1_LOOPBACKENB0_MASK    (0x200U)
#define USB3_GLUE_PHY_CTRL1_LOOPBACKENB0_SHIFT   (9U)
/*! LOOPBACKENB0 - Loopback Enable */
#define USB3_GLUE_PHY_CTRL1_LOOPBACKENB0(x)      (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL1_LOOPBACKENB0_SHIFT)) & USB3_GLUE_PHY_CTRL1_LOOPBACKENB0_MASK)

#define USB3_GLUE_PHY_CTRL1_PHY_TEST_POWERDOWN_SSP_MASK (0x400U)
#define USB3_GLUE_PHY_CTRL1_PHY_TEST_POWERDOWN_SSP_SHIFT (10U)
/*! PHY_TEST_POWERDOWN_SSP - Power Down SS in PHY */
#define USB3_GLUE_PHY_CTRL1_PHY_TEST_POWERDOWN_SSP(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL1_PHY_TEST_POWERDOWN_SSP_SHIFT)) & USB3_GLUE_PHY_CTRL1_PHY_TEST_POWERDOWN_SSP_MASK)

#define USB3_GLUE_PHY_CTRL1_PHY_TEST_POWERDOWN_HSP_MASK (0x800U)
#define USB3_GLUE_PHY_CTRL1_PHY_TEST_POWERDOWN_HSP_SHIFT (11U)
/*! PHY_TEST_POWERDOWN_HSP - Power Down HS in PHY */
#define USB3_GLUE_PHY_CTRL1_PHY_TEST_POWERDOWN_HSP(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL1_PHY_TEST_POWERDOWN_HSP_SHIFT)) & USB3_GLUE_PHY_CTRL1_PHY_TEST_POWERDOWN_HSP_MASK)

#define USB3_GLUE_PHY_CTRL1_VATESTENB_MASK       (0x3000U)
#define USB3_GLUE_PHY_CTRL1_VATESTENB_SHIFT      (12U)
/*! VATESTENB - Analog Test Voltage Enable */
#define USB3_GLUE_PHY_CTRL1_VATESTENB(x)         (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL1_VATESTENB_SHIFT)) & USB3_GLUE_PHY_CTRL1_VATESTENB_MASK)

#define USB3_GLUE_PHY_CTRL1_TEST_BURNIN_MASK     (0x4000U)
#define USB3_GLUE_PHY_CTRL1_TEST_BURNIN_SHIFT    (14U)
/*! TEST_BURNIN - Test Burning */
#define USB3_GLUE_PHY_CTRL1_TEST_BURNIN(x)       (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL1_TEST_BURNIN_SHIFT)) & USB3_GLUE_PHY_CTRL1_TEST_BURNIN_MASK)

#define USB3_GLUE_PHY_CTRL1_RTUNE_REQ_MASK       (0x8000U)
#define USB3_GLUE_PHY_CTRL1_RTUNE_REQ_SHIFT      (15U)
/*! RTUNE_REQ - Resistor Tune Request */
#define USB3_GLUE_PHY_CTRL1_RTUNE_REQ(x)         (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL1_RTUNE_REQ_SHIFT)) & USB3_GLUE_PHY_CTRL1_RTUNE_REQ_MASK)

#define USB3_GLUE_PHY_CTRL1_AUTORSMENB0_MASK     (0x10000U)
#define USB3_GLUE_PHY_CTRL1_AUTORSMENB0_SHIFT    (16U)
/*! AUTORSMENB0 - AutoResume Mode Enable */
#define USB3_GLUE_PHY_CTRL1_AUTORSMENB0(x)       (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL1_AUTORSMENB0_SHIFT)) & USB3_GLUE_PHY_CTRL1_AUTORSMENB0_MASK)

#define USB3_GLUE_PHY_CTRL1_DCDENB_MASK          (0x20000U)
#define USB3_GLUE_PHY_CTRL1_DCDENB_SHIFT         (17U)
/*! DCDENB - Data Contact Detection Enable
 *  0b0..IDP_SRC current is disabled, pull-down resistance on DM<#> is disabled
 *  0b1..IDP_SRC current is sourced onto DP<#>, pull-down resistance on DM<#> is enabled
 */
#define USB3_GLUE_PHY_CTRL1_DCDENB(x)            (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL1_DCDENB_SHIFT)) & USB3_GLUE_PHY_CTRL1_DCDENB_MASK)

#define USB3_GLUE_PHY_CTRL1_CHRGSEL_MASK         (0x40000U)
#define USB3_GLUE_PHY_CTRL1_CHRGSEL_SHIFT        (18U)
/*! CHRGSEL - Battery Charging Source Select
 *  0b0..Data source voltage (VDAT_SRC) is sourced onto DP<#> and sunk from DM<#>
 *  0b1..Data source voltage (VDAT_SRC) is sourced onto DM<#> and sunk from DP<#>
 */
#define USB3_GLUE_PHY_CTRL1_CHRGSEL(x)           (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL1_CHRGSEL_SHIFT)) & USB3_GLUE_PHY_CTRL1_CHRGSEL_MASK)

#define USB3_GLUE_PHY_CTRL1_VDATSRCENB_MASK      (0x80000U)
#define USB3_GLUE_PHY_CTRL1_VDATSRCENB_SHIFT     (19U)
/*! VDATSRCENB - Battery Charging Sourcing Select
 *  0b0..Data source voltage (VDAT_SRC) is disabled
 *  0b1..Data source voltage (VDAT_SRC) is enabled
 */
#define USB3_GLUE_PHY_CTRL1_VDATSRCENB(x)        (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL1_VDATSRCENB_SHIFT)) & USB3_GLUE_PHY_CTRL1_VDATSRCENB_MASK)

#define USB3_GLUE_PHY_CTRL1_VDATDETENB_MASK      (0x100000U)
#define USB3_GLUE_PHY_CTRL1_VDATDETENB_SHIFT     (20U)
/*! VDATDETENB - Battery Charging Attach/Connect Detection Enable
 *  0b0..Data detect voltage (CHG_DET) is disabled
 *  0b1..Data detect voltage (CHG_DET) is enabled
 */
#define USB3_GLUE_PHY_CTRL1_VDATDETENB(x)        (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL1_VDATDETENB_SHIFT)) & USB3_GLUE_PHY_CTRL1_VDATDETENB_MASK)

#define USB3_GLUE_PHY_CTRL1_CHRGSRCPUENB0_MASK   (0x600000U)
#define USB3_GLUE_PHY_CTRL1_CHRGSRCPUENB0_SHIFT  (21U)
/*! CHRGSRCPUENB0 - Charger Source Pull-Up Enable
 *  0b00..Charger source pull up is disabled
 *  0b01..Charger source pull up is enabled
 */
#define USB3_GLUE_PHY_CTRL1_CHRGSRCPUENB0(x)     (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL1_CHRGSRCPUENB0_SHIFT)) & USB3_GLUE_PHY_CTRL1_CHRGSRCPUENB0_MASK)

#define USB3_GLUE_PHY_CTRL1_VDATREFTUNE0_MASK    (0x1800000U)
#define USB3_GLUE_PHY_CTRL1_VDATREFTUNE0_SHIFT   (23U)
/*! VDATREFTUNE0 - Data Detect Voltage Adjustment
 *  0b00..+ 10%
 *  0b01..0 (default)
 *  0b10..- 10%
 *  0b11..- 20%
 */
#define USB3_GLUE_PHY_CTRL1_VDATREFTUNE0(x)      (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL1_VDATREFTUNE0_SHIFT)) & USB3_GLUE_PHY_CTRL1_VDATREFTUNE0_MASK)

#define USB3_GLUE_PHY_CTRL1_HSXCVREXTCTL0_MASK   (0x2000000U)
#define USB3_GLUE_PHY_CTRL1_HSXCVREXTCTL0_SHIFT  (25U)
/*! HSXCVREXTCTL0 - HS Transceiver Asynchronous Control
 *  0b0..FS TX/RX path is selected
 *  0b1..HS TX/RX path is selected
 */
#define USB3_GLUE_PHY_CTRL1_HSXCVREXTCTL0(x)     (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL1_HSXCVREXTCTL0_SHIFT)) & USB3_GLUE_PHY_CTRL1_HSXCVREXTCTL0_MASK)

#define USB3_GLUE_PHY_CTRL1_TYPEC_FLIP_INVERT_MASK (0x4000000U)
#define USB3_GLUE_PHY_CTRL1_TYPEC_FLIP_INVERT_SHIFT (26U)
/*! TYPEC_FLIP_INVERT - Flip Invert to Type-C PHY */
#define USB3_GLUE_PHY_CTRL1_TYPEC_FLIP_INVERT(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL1_TYPEC_FLIP_INVERT_SHIFT)) & USB3_GLUE_PHY_CTRL1_TYPEC_FLIP_INVERT_MASK)

#define USB3_GLUE_PHY_CTRL1_SYS_VBUSVALID_SW_MASK (0x10000000U)
#define USB3_GLUE_PHY_CTRL1_SYS_VBUSVALID_SW_SHIFT (28U)
/*! SYS_VBUSVALID_SW - System VBUS Valid */
#define USB3_GLUE_PHY_CTRL1_SYS_VBUSVALID_SW(x)  (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL1_SYS_VBUSVALID_SW_SHIFT)) & USB3_GLUE_PHY_CTRL1_SYS_VBUSVALID_SW_MASK)

#define USB3_GLUE_PHY_CTRL1_USB_DEV_POR_MASK     (0x20000000U)
#define USB3_GLUE_PHY_CTRL1_USB_DEV_POR_SHIFT    (29U)
/*! USB_DEV_POR - PoR as USB Device */
#define USB3_GLUE_PHY_CTRL1_USB_DEV_POR(x)       (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL1_USB_DEV_POR_SHIFT)) & USB3_GLUE_PHY_CTRL1_USB_DEV_POR_MASK)

#define USB3_GLUE_PHY_CTRL1_TCA_APB_RESET_SW_MASK (0x40000000U)
#define USB3_GLUE_PHY_CTRL1_TCA_APB_RESET_SW_SHIFT (30U)
/*! TCA_APB_RESET_SW - TCA Reset SW Control
 *  0b0..TCA reset is disabled
 *  0b1..TCA reset is enabled
 */
#define USB3_GLUE_PHY_CTRL1_TCA_APB_RESET_SW(x)  (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL1_TCA_APB_RESET_SW_SHIFT)) & USB3_GLUE_PHY_CTRL1_TCA_APB_RESET_SW_MASK)
/*! @} */

/*! @name PHY_CTRL2 - USBPHY Control 2 */
/*! @{ */

#define USB3_GLUE_PHY_CTRL2_BYPASSSEL_MASK       (0x1U)
#define USB3_GLUE_PHY_CTRL2_BYPASSSEL_SHIFT      (0U)
/*! BYPASSSEL - Bypass Select */
#define USB3_GLUE_PHY_CTRL2_BYPASSSEL(x)         (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL2_BYPASSSEL_SHIFT)) & USB3_GLUE_PHY_CTRL2_BYPASSSEL_MASK)

#define USB3_GLUE_PHY_CTRL2_BYPASSDPEN_MASK      (0x2U)
#define USB3_GLUE_PHY_CTRL2_BYPASSDPEN_SHIFT     (1U)
/*! BYPASSDPEN - Bypass DP Enable */
#define USB3_GLUE_PHY_CTRL2_BYPASSDPEN(x)        (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL2_BYPASSDPEN_SHIFT)) & USB3_GLUE_PHY_CTRL2_BYPASSDPEN_MASK)

#define USB3_GLUE_PHY_CTRL2_BYPASSDPDATA_MASK    (0x4U)
#define USB3_GLUE_PHY_CTRL2_BYPASSDPDATA_SHIFT   (2U)
/*! BYPASSDPDATA - Bypass DP Data */
#define USB3_GLUE_PHY_CTRL2_BYPASSDPDATA(x)      (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL2_BYPASSDPDATA_SHIFT)) & USB3_GLUE_PHY_CTRL2_BYPASSDPDATA_MASK)

#define USB3_GLUE_PHY_CTRL2_BYPASSDMEN_MASK      (0x8U)
#define USB3_GLUE_PHY_CTRL2_BYPASSDMEN_SHIFT     (3U)
/*! BYPASSDMEN - Bypass DM Enable */
#define USB3_GLUE_PHY_CTRL2_BYPASSDMEN(x)        (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL2_BYPASSDMEN_SHIFT)) & USB3_GLUE_PHY_CTRL2_BYPASSDMEN_MASK)

#define USB3_GLUE_PHY_CTRL2_BYPASSDMDATA_MASK    (0x10U)
#define USB3_GLUE_PHY_CTRL2_BYPASSDMDATA_SHIFT   (4U)
/*! BYPASSDMDATA - Bypass DM Data */
#define USB3_GLUE_PHY_CTRL2_BYPASSDMDATA(x)      (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL2_BYPASSDMDATA_SHIFT)) & USB3_GLUE_PHY_CTRL2_BYPASSDMDATA_MASK)

#define USB3_GLUE_PHY_CTRL2_FSDATAEXT_MASK       (0x20U)
#define USB3_GLUE_PHY_CTRL2_FSDATAEXT_SHIFT      (5U)
/*! FSDATAEXT - USB 1.1 SE0 Generation */
#define USB3_GLUE_PHY_CTRL2_FSDATAEXT(x)         (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL2_FSDATAEXT_SHIFT)) & USB3_GLUE_PHY_CTRL2_FSDATAEXT_MASK)

#define USB3_GLUE_PHY_CTRL2_FSSE0EXT_MASK        (0x40U)
#define USB3_GLUE_PHY_CTRL2_FSSE0EXT_SHIFT       (6U)
/*! FSSE0EXT - USB 1.1 Transmit Data
 *  0b0..D+ and D- lines are driven to a Differential 0
 *  0b1..D+ and D- lines are driven to a Differential 1
 */
#define USB3_GLUE_PHY_CTRL2_FSSE0EXT(x)          (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL2_FSSE0EXT_SHIFT)) & USB3_GLUE_PHY_CTRL2_FSSE0EXT_MASK)

#define USB3_GLUE_PHY_CTRL2_FSXCVROWNER_MASK     (0x80U)
#define USB3_GLUE_PHY_CTRL2_FSXCVROWNER_SHIFT    (7U)
/*! FSXCVROWNER - UTMI+/Serial Interface Select
 *  0b0..Data on the D+ and D- lines is transmitted and received through the UTMI+
 *  0b1..TXENABLEN<#>, FSDATAEXT<#>, and FSSE0EXT<#> inputs drive USB 2.0 data output onto the D+ and D- lines.
 *       Data that the USB 3.0 femtoPHY receives from the D+ and D- lines appears on the FSVMINUS<#> and FSVPLUS<#>
 *       outputs
 */
#define USB3_GLUE_PHY_CTRL2_FSXCVROWNER(x)       (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL2_FSXCVROWNER_SHIFT)) & USB3_GLUE_PHY_CTRL2_FSXCVROWNER_MASK)

#define USB3_GLUE_PHY_CTRL2_TXENABLEN_MASK       (0x100U)
#define USB3_GLUE_PHY_CTRL2_TXENABLEN_SHIFT      (8U)
/*! TXENABLEN - USB 1.1 Data Enable
 *  0b0..FSDATAEXT<#> and FSSE0EXT<#> are enabled
 *  0b1..FSDATAEXT<#> and FSSE0EXT<#> are disabled
 */
#define USB3_GLUE_PHY_CTRL2_TXENABLEN(x)         (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL2_TXENABLEN_SHIFT)) & USB3_GLUE_PHY_CTRL2_TXENABLEN_MASK)

#define USB3_GLUE_PHY_CTRL2_OTGDISABLE_MASK      (0x200U)
#define USB3_GLUE_PHY_CTRL2_OTGDISABLE_SHIFT     (9U)
/*! OTGDISABLE - OTG Disable */
#define USB3_GLUE_PHY_CTRL2_OTGDISABLE(x)        (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL2_OTGDISABLE_SHIFT)) & USB3_GLUE_PHY_CTRL2_OTGDISABLE_MASK)

#define USB3_GLUE_PHY_CTRL2_VBUSVLDEXT_MASK      (0x400U)
#define USB3_GLUE_PHY_CTRL2_VBUSVLDEXT_SHIFT     (10U)
/*! VBUSVLDEXT - External VBUS Valid Indicator
 *  0b0..VBUS<#> signal is not valid, and the pull-up resistor on D+ is disabled
 *  0b1..VBUS<#> signal is valid, and the pull-up resistor on D+ is enabled
 */
#define USB3_GLUE_PHY_CTRL2_VBUSVLDEXT(x)        (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL2_VBUSVLDEXT_SHIFT)) & USB3_GLUE_PHY_CTRL2_VBUSVLDEXT_MASK)

#define USB3_GLUE_PHY_CTRL2_VBUSVLDEXTSEL_MASK   (0x800U)
#define USB3_GLUE_PHY_CTRL2_VBUSVLDEXTSEL_SHIFT  (11U)
/*! VBUSVLDEXTSEL - External VBUS Valid Indicator Select
 *  0b0..Internal Session Valid comparator is used
 *  0b1..VBUSVLDEXT<#> input is used
 */
#define USB3_GLUE_PHY_CTRL2_VBUSVLDEXTSEL(x)     (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL2_VBUSVLDEXTSEL_SHIFT)) & USB3_GLUE_PHY_CTRL2_VBUSVLDEXTSEL_MASK)

#define USB3_GLUE_PHY_CTRL2_TXBITSTUFFENH_MASK   (0x1000U)
#define USB3_GLUE_PHY_CTRL2_TXBITSTUFFENH_SHIFT  (12U)
/*! TXBITSTUFFENH - TX Bit Stuff Enable High */
#define USB3_GLUE_PHY_CTRL2_TXBITSTUFFENH(x)     (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL2_TXBITSTUFFENH_SHIFT)) & USB3_GLUE_PHY_CTRL2_TXBITSTUFFENH_MASK)

#define USB3_GLUE_PHY_CTRL2_TXBITSTUFFEN_MASK    (0x2000U)
#define USB3_GLUE_PHY_CTRL2_TXBITSTUFFEN_SHIFT   (13U)
/*! TXBITSTUFFEN - TX Bit Stuff Enable */
#define USB3_GLUE_PHY_CTRL2_TXBITSTUFFEN(x)      (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL2_TXBITSTUFFEN_SHIFT)) & USB3_GLUE_PHY_CTRL2_TXBITSTUFFEN_MASK)

#define USB3_GLUE_PHY_CTRL2_UTMOTG_IDPULLUP_MASK (0x4000U)
#define USB3_GLUE_PHY_CTRL2_UTMOTG_IDPULLUP_SHIFT (14U)
/*! UTMOTG_IDPULLUP - Analog ID Input Sample Enable
 *  0b0..IDN pin sampling is disabled, and the IDDIG0 output is not valid
 *  0b1..IDN pin sampling is enabled, and the IDDIG0 output is valid
 */
#define USB3_GLUE_PHY_CTRL2_UTMOTG_IDPULLUP(x)   (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL2_UTMOTG_IDPULLUP_SHIFT)) & USB3_GLUE_PHY_CTRL2_UTMOTG_IDPULLUP_MASK)

#define USB3_GLUE_PHY_CTRL2_REF_REPEAT_CLK_EN_MASK (0x8000U)
#define USB3_GLUE_PHY_CTRL2_REF_REPEAT_CLK_EN_SHIFT (15U)
/*! REF_REPEAT_CLK_EN - Clock Repeater Buffer Enable */
#define USB3_GLUE_PHY_CTRL2_REF_REPEAT_CLK_EN(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL2_REF_REPEAT_CLK_EN_SHIFT)) & USB3_GLUE_PHY_CTRL2_REF_REPEAT_CLK_EN_MASK)

#define USB3_GLUE_PHY_CTRL2_RX0LOSLFPSEN_MASK    (0x10000U)
#define USB3_GLUE_PHY_CTRL2_RX0LOSLFPSEN_SHIFT   (16U)
/*! RX0LOSLFPSEN - RX0 LOS LFPS Filter Enable
 *  0b0..Disables RX LOS LFPS filter
 *  0b1..Enables RX LOS LFPS filter
 */
#define USB3_GLUE_PHY_CTRL2_RX0LOSLFPSEN(x)      (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL2_RX0LOSLFPSEN_SHIFT)) & USB3_GLUE_PHY_CTRL2_RX0LOSLFPSEN_MASK)

#define USB3_GLUE_PHY_CTRL2_REF_USE_XO_MASK      (0x20000U)
#define USB3_GLUE_PHY_CTRL2_REF_USE_XO_SHIFT     (17U)
/*! REF_USE_XO - Use External Crystal Oscillator */
#define USB3_GLUE_PHY_CTRL2_REF_USE_XO(x)        (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL2_REF_USE_XO_SHIFT)) & USB3_GLUE_PHY_CTRL2_REF_USE_XO_MASK)

#define USB3_GLUE_PHY_CTRL2_REF_XO_EN_MASK       (0x40000U)
#define USB3_GLUE_PHY_CTRL2_REF_XO_EN_SHIFT      (18U)
/*! REF_XO_EN - Crystal Oscillator Always On Enable */
#define USB3_GLUE_PHY_CTRL2_REF_XO_EN(x)         (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL2_REF_XO_EN_SHIFT)) & USB3_GLUE_PHY_CTRL2_REF_XO_EN_MASK)

#define USB3_GLUE_PHY_CTRL2_DRVVBUS_GF_EN_MASK   (0x80000U)
#define USB3_GLUE_PHY_CTRL2_DRVVBUS_GF_EN_SHIFT  (19U)
/*! DRVVBUS_GF_EN - DRV VBUS Enable
 *  0b0..Disables Vbus
 *  0b1..Enables Vbus
 */
#define USB3_GLUE_PHY_CTRL2_DRVVBUS_GF_EN(x)     (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL2_DRVVBUS_GF_EN_SHIFT)) & USB3_GLUE_PHY_CTRL2_DRVVBUS_GF_EN_MASK)

#define USB3_GLUE_PHY_CTRL2_RX1LOSLFPSEN_MASK    (0x100000U)
#define USB3_GLUE_PHY_CTRL2_RX1LOSLFPSEN_SHIFT   (20U)
/*! RX1LOSLFPSEN - RX1 LOS LFPS Filter Enable
 *  0b0..Disables RX LOS LFPS filter
 *  0b1..Enables RX LOS LFPS filter
 */
#define USB3_GLUE_PHY_CTRL2_RX1LOSLFPSEN(x)      (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL2_RX1LOSLFPSEN_SHIFT)) & USB3_GLUE_PHY_CTRL2_RX1LOSLFPSEN_MASK)

#define USB3_GLUE_PHY_CTRL2_sys_vbusvalid_sel_MASK (0x600000U)
#define USB3_GLUE_PHY_CTRL2_sys_vbusvalid_sel_SHIFT (21U)
/*! sys_vbusvalid_sel - PHY sys_vbusvalid input mux selection
 *  0b00..PHY pipe0_power_present
 *  0b01..PHY VBUSVALID0 output
 *  0b10..PHY OTGSESSLVD0 output (for device role)
 *  0b11..PHY_CTRL1[28] - sys_vbusvalid_sw (for flexibility)
 */
#define USB3_GLUE_PHY_CTRL2_sys_vbusvalid_sel(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL2_sys_vbusvalid_sel_SHIFT)) & USB3_GLUE_PHY_CTRL2_sys_vbusvalid_sel_MASK)
/*! @} */

/*! @name PHY_CTRL3 - USBPHY Control 3 */
/*! @{ */

#define USB3_GLUE_PHY_CTRL3_COMPDISTUNE_MASK     (0x7U)
#define USB3_GLUE_PHY_CTRL3_COMPDISTUNE_SHIFT    (0U)
/*! COMPDISTUNE - Disconnect Threshold Adjustment
 *  0b000..- 9.01%
 *  0b001..- 6.5%
 *  0b010..- 3.04%
 *  0b011..0 (default)
 *  0b100..+ 4.08%
 *  0b101..+ 7.52%
 *  0b110..+ 11.86%
 *  0b111..+ 15.54%
 */
#define USB3_GLUE_PHY_CTRL3_COMPDISTUNE(x)       (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL3_COMPDISTUNE_SHIFT)) & USB3_GLUE_PHY_CTRL3_COMPDISTUNE_MASK)

#define USB3_GLUE_PHY_CTRL3_OTGTUNE_MASK         (0x38U)
#define USB3_GLUE_PHY_CTRL3_OTGTUNE_SHIFT        (3U)
/*! OTGTUNE - VBUS Valid Threshold Adjustment
 *  0b000..- 14.5%
 *  0b001..- 11.6%
 *  0b010..- 8.7%
 *  0b011..- 5.8%
 *  0b100..- 2.9%
 *  0b101..0 (default)
 *  0b110..+ 2.9%
 *  0b111..+ 5.8%
 */
#define USB3_GLUE_PHY_CTRL3_OTGTUNE(x)           (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL3_OTGTUNE_SHIFT)) & USB3_GLUE_PHY_CTRL3_OTGTUNE_MASK)

#define USB3_GLUE_PHY_CTRL3_SQRXTUNE_MASK        (0x1C0U)
#define USB3_GLUE_PHY_CTRL3_SQRXTUNE_SHIFT       (6U)
/*! SQRXTUNE - Squelch Threshold Adjustment
 *  0b000..+ 16.07%
 *  0b001..+ 10.71%
 *  0b010..+ 5.36%
 *  0b011..0 (default)
 *  0b100..- 5.36%
 *  0b101..- 10.71%
 *  0b110..- 16.07%
 *  0b111..- 22.32%
 */
#define USB3_GLUE_PHY_CTRL3_SQRXTUNE(x)          (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL3_SQRXTUNE_SHIFT)) & USB3_GLUE_PHY_CTRL3_SQRXTUNE_MASK)

#define USB3_GLUE_PHY_CTRL3_TXFSLSTUNE_MASK      (0x1E00U)
#define USB3_GLUE_PHY_CTRL3_TXFSLSTUNE_SHIFT     (9U)
/*! TXFSLSTUNE - FS/LS Source Impedance Adjustment
 *  0b0000..+ 3.5%
 *  0b0001..+ 1.8%
 *  0b0011..0 (default)
 *  0b0111..- 1.7%
 *  0b1111..- 3.5%
 */
#define USB3_GLUE_PHY_CTRL3_TXFSLSTUNE(x)        (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL3_TXFSLSTUNE_SHIFT)) & USB3_GLUE_PHY_CTRL3_TXFSLSTUNE_MASK)

#define USB3_GLUE_PHY_CTRL3_TXHSXVTUNE_MASK      (0x6000U)
#define USB3_GLUE_PHY_CTRL3_TXHSXVTUNE_SHIFT     (13U)
/*! TXHSXVTUNE - Transmitter High-Speed Crossover Adjustment
 *  0b00..Reserved
 *  0b01..- 16 mV
 *  0b10..+ 14 mV
 *  0b11..0 (default)
 */
#define USB3_GLUE_PHY_CTRL3_TXHSXVTUNE(x)        (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL3_TXHSXVTUNE_SHIFT)) & USB3_GLUE_PHY_CTRL3_TXHSXVTUNE_MASK)

#define USB3_GLUE_PHY_CTRL3_TXPREEMPAMPTUNE_MASK (0x18000U)
#define USB3_GLUE_PHY_CTRL3_TXPREEMPAMPTUNE_SHIFT (15U)
/*! TXPREEMPAMPTUNE - HS Transmitter Pre-Emphasis Current Control
 *  0b00..Disabled (default)
 *  0b01..1x pre-emphasis current
 *  0b10..2x pre-emphasis current
 *  0b11..3x pre-emphasis current
 */
#define USB3_GLUE_PHY_CTRL3_TXPREEMPAMPTUNE(x)   (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL3_TXPREEMPAMPTUNE_SHIFT)) & USB3_GLUE_PHY_CTRL3_TXPREEMPAMPTUNE_MASK)

#define USB3_GLUE_PHY_CTRL3_TXPREEMPPULSETUNE_MASK (0x20000U)
#define USB3_GLUE_PHY_CTRL3_TXPREEMPPULSETUNE_SHIFT (17U)
/*! TXPREEMPPULSETUNE - HS Transmitter Pre-Emphasis Duration Control
 *  0b0..Long (default)
 *  0b1..Short
 */
#define USB3_GLUE_PHY_CTRL3_TXPREEMPPULSETUNE(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL3_TXPREEMPPULSETUNE_SHIFT)) & USB3_GLUE_PHY_CTRL3_TXPREEMPPULSETUNE_MASK)

#define USB3_GLUE_PHY_CTRL3_TXRESTUNE_MASK       (0xC0000U)
#define USB3_GLUE_PHY_CTRL3_TXRESTUNE_SHIFT      (18U)
/*! TXRESTUNE - USB Source Impedance Adjustment
 *  0b00..+ 2 Ohms
 *  0b01..0 (default)
 *  0b10..- 3 Ohms
 *  0b11..- 4.5 Ohms
 */
#define USB3_GLUE_PHY_CTRL3_TXRESTUNE(x)         (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL3_TXRESTUNE_SHIFT)) & USB3_GLUE_PHY_CTRL3_TXRESTUNE_MASK)

#define USB3_GLUE_PHY_CTRL3_TXRISETUNE_MASK      (0x300000U)
#define USB3_GLUE_PHY_CTRL3_TXRISETUNE_SHIFT     (20U)
/*! TXRISETUNE - HS Transmitter Rise/Fall Time Adjustment
 *  0b00..+ 3%
 *  0b01..0 (default)
 *  0b10..- 1%
 *  0b11..- 3%
 */
#define USB3_GLUE_PHY_CTRL3_TXRISETUNE(x)        (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL3_TXRISETUNE_SHIFT)) & USB3_GLUE_PHY_CTRL3_TXRISETUNE_MASK)

#define USB3_GLUE_PHY_CTRL3_TXVREFTUNE_MASK      (0x3C00000U)
#define USB3_GLUE_PHY_CTRL3_TXVREFTUNE_SHIFT     (22U)
/*! TXVREFTUNE - HS DC Voltage Level Adjustment */
#define USB3_GLUE_PHY_CTRL3_TXVREFTUNE(x)        (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL3_TXVREFTUNE_SHIFT)) & USB3_GLUE_PHY_CTRL3_TXVREFTUNE_MASK)

#define USB3_GLUE_PHY_CTRL3_LOS_BIAS_MASK        (0x1C000000U)
#define USB3_GLUE_PHY_CTRL3_LOS_BIAS_SHIFT       (26U)
/*! LOS_BIAS - Loss-of-Signal Detector Threshold Level Control
 *  0b000..Invalid
 *  0b001..45 mV
 *  0b010..60 mV (default)
 *  0b011..75 mV
 *  0b100..90 mV
 *  0b101..105 mV
 *  0b110..120 mV
 *  0b111..135 mV
 */
#define USB3_GLUE_PHY_CTRL3_LOS_BIAS(x)          (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL3_LOS_BIAS_SHIFT)) & USB3_GLUE_PHY_CTRL3_LOS_BIAS_MASK)

#define USB3_GLUE_PHY_CTRL3_TX_VBOOST_lvl_MASK   (0xE0000000U)
#define USB3_GLUE_PHY_CTRL3_TX_VBOOST_lvl_SHIFT  (29U)
/*! TX_VBOOST_lvl - TX Voltage Boost Level
 *  0b000..Corresponds to a launch amplitude of 0.88 V
 *  0b010..Corresponds to a launch amplitude of 1.04 V
 *  0b011..Corresponds to a launch amplitude of 1.12 V
 */
#define USB3_GLUE_PHY_CTRL3_TX_VBOOST_lvl(x)     (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL3_TX_VBOOST_lvl_SHIFT)) & USB3_GLUE_PHY_CTRL3_TX_VBOOST_lvl_MASK)
/*! @} */

/*! @name PHY_CTRL4 - USBPHY Control 4 */
/*! @{ */

#define USB3_GLUE_PHY_CTRL4_LOS_LEVEL_MASK       (0x1FU)
#define USB3_GLUE_PHY_CTRL4_LOS_LEVEL_SHIFT      (0U)
/*! LOS_LEVEL - Loss-of-Signal Detector Sensitivity Level Control */
#define USB3_GLUE_PHY_CTRL4_LOS_LEVEL(x)         (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL4_LOS_LEVEL_SHIFT)) & USB3_GLUE_PHY_CTRL4_LOS_LEVEL_MASK)

#define USB3_GLUE_PHY_CTRL4_PCS_RX_LOS_MASK_VAL_MASK (0x7FE0U)
#define USB3_GLUE_PHY_CTRL4_PCS_RX_LOS_MASK_VAL_SHIFT (5U)
/*! PCS_RX_LOS_MASK_VAL - Configurable Loss-of-Signal Mask Width */
#define USB3_GLUE_PHY_CTRL4_PCS_RX_LOS_MASK_VAL(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL4_PCS_RX_LOS_MASK_VAL_SHIFT)) & USB3_GLUE_PHY_CTRL4_PCS_RX_LOS_MASK_VAL_MASK)

#define USB3_GLUE_PHY_CTRL4_PCS_TX_DEEMPH_3P5DB_MASK (0x1F8000U)
#define USB3_GLUE_PHY_CTRL4_PCS_TX_DEEMPH_3P5DB_SHIFT (15U)
/*! PCS_TX_DEEMPH_3P5DB - TX De-Emphasis at 3.5 dB */
#define USB3_GLUE_PHY_CTRL4_PCS_TX_DEEMPH_3P5DB(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL4_PCS_TX_DEEMPH_3P5DB_SHIFT)) & USB3_GLUE_PHY_CTRL4_PCS_TX_DEEMPH_3P5DB_MASK)

#define USB3_GLUE_PHY_CTRL4_PCS_TX_DEEMPH_6DB_MASK (0x7E00000U)
#define USB3_GLUE_PHY_CTRL4_PCS_TX_DEEMPH_6DB_SHIFT (21U)
/*! PCS_TX_DEEMPH_6DB - TX De-Emphasis at 6 dB */
#define USB3_GLUE_PHY_CTRL4_PCS_TX_DEEMPH_6DB(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL4_PCS_TX_DEEMPH_6DB_SHIFT)) & USB3_GLUE_PHY_CTRL4_PCS_TX_DEEMPH_6DB_MASK)

#define USB3_GLUE_PHY_CTRL4_LANE0_TX_TERM_OFFSET_MASK (0xF8000000U)
#define USB3_GLUE_PHY_CTRL4_LANE0_TX_TERM_OFFSET_SHIFT (27U)
/*! LANE0_TX_TERM_OFFSET - Transmitter Termination Offset */
#define USB3_GLUE_PHY_CTRL4_LANE0_TX_TERM_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL4_LANE0_TX_TERM_OFFSET_SHIFT)) & USB3_GLUE_PHY_CTRL4_LANE0_TX_TERM_OFFSET_MASK)
/*! @} */

/*! @name PHY_CTRL5 - USBPHY Control 5 */
/*! @{ */

#define USB3_GLUE_PHY_CTRL5_PCS_TX_SWING_FULL_MASK (0x7FU)
#define USB3_GLUE_PHY_CTRL5_PCS_TX_SWING_FULL_SHIFT (0U)
/*! PCS_TX_SWING_FULL - TX Amplitude (Full Swing Mode) */
#define USB3_GLUE_PHY_CTRL5_PCS_TX_SWING_FULL(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL5_PCS_TX_SWING_FULL_SHIFT)) & USB3_GLUE_PHY_CTRL5_PCS_TX_SWING_FULL_MASK)

#define USB3_GLUE_PHY_CTRL5_LANE1_TX_TERM_OFFSET_MASK (0xF80U)
#define USB3_GLUE_PHY_CTRL5_LANE1_TX_TERM_OFFSET_SHIFT (7U)
/*! LANE1_TX_TERM_OFFSET - Transmitter Termination Offset for Lane1 */
#define USB3_GLUE_PHY_CTRL5_LANE1_TX_TERM_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL5_LANE1_TX_TERM_OFFSET_SHIFT)) & USB3_GLUE_PHY_CTRL5_LANE1_TX_TERM_OFFSET_MASK)

#define USB3_GLUE_PHY_CTRL5_TERMSEL_OVERRIDE_MASK (0x1000U)
#define USB3_GLUE_PHY_CTRL5_TERMSEL_OVERRIDE_SHIFT (12U)
/*! TERMSEL_OVERRIDE - Utmi Term Select Value Override
 *  0b0..Override value is 0
 *  0b1..Override value is 1
 */
#define USB3_GLUE_PHY_CTRL5_TERMSEL_OVERRIDE(x)  (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL5_TERMSEL_OVERRIDE_SHIFT)) & USB3_GLUE_PHY_CTRL5_TERMSEL_OVERRIDE_MASK)

#define USB3_GLUE_PHY_CTRL5_PHY_TERMSEL_OVERRIDE_SEL_MASK (0x2000U)
#define USB3_GLUE_PHY_CTRL5_PHY_TERMSEL_OVERRIDE_SEL_SHIFT (13U)
/*! PHY_TERMSEL_OVERRIDE_SEL - Utmi Term Select Value Override Selection
 *  0b0..Select utmi term select value from core
 *  0b1..Select utmi term select value from register
 */
#define USB3_GLUE_PHY_CTRL5_PHY_TERMSEL_OVERRIDE_SEL(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL5_PHY_TERMSEL_OVERRIDE_SEL_SHIFT)) & USB3_GLUE_PHY_CTRL5_PHY_TERMSEL_OVERRIDE_SEL_MASK)

#define USB3_GLUE_PHY_CTRL5_OPMODE_OVERRIDE_MASK (0xC000U)
#define USB3_GLUE_PHY_CTRL5_OPMODE_OVERRIDE_SHIFT (14U)
/*! OPMODE_OVERRIDE - Utmi Opmode Value Override
 *  0b00..Disables Utmi opmode
 *  0b01..Enables Utmi opmode
 */
#define USB3_GLUE_PHY_CTRL5_OPMODE_OVERRIDE(x)   (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL5_OPMODE_OVERRIDE_SHIFT)) & USB3_GLUE_PHY_CTRL5_OPMODE_OVERRIDE_MASK)

#define USB3_GLUE_PHY_CTRL5_OPMODE_OVERRIDE_SEL_MASK (0x10000U)
#define USB3_GLUE_PHY_CTRL5_OPMODE_OVERRIDE_SEL_SHIFT (16U)
/*! OPMODE_OVERRIDE_SEL - Utmi Opmode Value Override Selection
 *  0b0..Select utmi opmode override value from core
 *  0b1..Select utmi opmode override value from register
 */
#define USB3_GLUE_PHY_CTRL5_OPMODE_OVERRIDE_SEL(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL5_OPMODE_OVERRIDE_SEL_SHIFT)) & USB3_GLUE_PHY_CTRL5_OPMODE_OVERRIDE_SEL_MASK)

#define USB3_GLUE_PHY_CTRL5_XCVRSEL_OVERRIDE_MASK (0x60000U)
#define USB3_GLUE_PHY_CTRL5_XCVRSEL_OVERRIDE_SHIFT (17U)
/*! XCVRSEL_OVERRIDE - Utmi Xcvr Value Override
 *  0b00..Disables Utmi XCVR
 *  0b01..Enables Utmi XCVR
 */
#define USB3_GLUE_PHY_CTRL5_XCVRSEL_OVERRIDE(x)  (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL5_XCVRSEL_OVERRIDE_SHIFT)) & USB3_GLUE_PHY_CTRL5_XCVRSEL_OVERRIDE_MASK)

#define USB3_GLUE_PHY_CTRL5_XCVRSEL_OVERRIDE_SEL_MASK (0x80000U)
#define USB3_GLUE_PHY_CTRL5_XCVRSEL_OVERRIDE_SEL_SHIFT (19U)
/*! XCVRSEL_OVERRIDE_SEL - Utmi Xcvr Value Override Selection
 *  0b0..Select xcvrsel override value from core
 *  0b1..Select xcvrsel override value from register
 */
#define USB3_GLUE_PHY_CTRL5_XCVRSEL_OVERRIDE_SEL(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL5_XCVRSEL_OVERRIDE_SEL_SHIFT)) & USB3_GLUE_PHY_CTRL5_XCVRSEL_OVERRIDE_SEL_MASK)

#define USB3_GLUE_PHY_CTRL5_DPPULLDOWN_OVERRIDE_MASK (0x100000U)
#define USB3_GLUE_PHY_CTRL5_DPPULLDOWN_OVERRIDE_SHIFT (20U)
/*! DPPULLDOWN_OVERRIDE - Utmi OTG Dp_pulldown Value Override
 *  0b0..Disables OTG dp_pulldown
 *  0b1..Enables OTG dp_pulldown
 */
#define USB3_GLUE_PHY_CTRL5_DPPULLDOWN_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL5_DPPULLDOWN_OVERRIDE_SHIFT)) & USB3_GLUE_PHY_CTRL5_DPPULLDOWN_OVERRIDE_MASK)

#define USB3_GLUE_PHY_CTRL5_DPPULLDOWN_OVERRIDE_SEL_MASK (0x200000U)
#define USB3_GLUE_PHY_CTRL5_DPPULLDOWN_OVERRIDE_SEL_SHIFT (21U)
/*! DPPULLDOWN_OVERRIDE_SEL - Utmi OTG Dp_pulldown Value Override Selection
 *  0b0..Select otg dp_pulldown override value from core
 *  0b1..Select otg dp_pulldown override value from register
 */
#define USB3_GLUE_PHY_CTRL5_DPPULLDOWN_OVERRIDE_SEL(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL5_DPPULLDOWN_OVERRIDE_SEL_SHIFT)) & USB3_GLUE_PHY_CTRL5_DPPULLDOWN_OVERRIDE_SEL_MASK)

#define USB3_GLUE_PHY_CTRL5_DMPULLDOWN_OVERRIDE_MASK (0x400000U)
#define USB3_GLUE_PHY_CTRL5_DMPULLDOWN_OVERRIDE_SHIFT (22U)
/*! DMPULLDOWN_OVERRIDE - Utmi OTG Dm_pulldown Value Override
 *  0b0..Disables OTG dm_pulldown
 *  0b1..Enables OTG dm_pulldown
 */
#define USB3_GLUE_PHY_CTRL5_DMPULLDOWN_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL5_DMPULLDOWN_OVERRIDE_SHIFT)) & USB3_GLUE_PHY_CTRL5_DMPULLDOWN_OVERRIDE_MASK)

#define USB3_GLUE_PHY_CTRL5_DMPULLDOWN_OVERRIDE_SEL_MASK (0x800000U)
#define USB3_GLUE_PHY_CTRL5_DMPULLDOWN_OVERRIDE_SEL_SHIFT (23U)
/*! DMPULLDOWN_OVERRIDE_SEL - Utmi OTG Dm_pulldown Value Override Selection
 *  0b0..Select otg dm_pulldown override value from core
 *  0b1..Select otg dm_pulldown override value from register
 */
#define USB3_GLUE_PHY_CTRL5_DMPULLDOWN_OVERRIDE_SEL(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL5_DMPULLDOWN_OVERRIDE_SEL_SHIFT)) & USB3_GLUE_PHY_CTRL5_DMPULLDOWN_OVERRIDE_SEL_MASK)

#define USB3_GLUE_PHY_CTRL5_SLEEP_N_OVERRIDE_MASK (0x1000000U)
#define USB3_GLUE_PHY_CTRL5_SLEEP_N_OVERRIDE_SHIFT (24U)
/*! SLEEP_N_OVERRIDE - Utmi Sleep_n Value Override
 *  0b0..OTG core is in sleep mode
 *  0b1..OTG core is not in sleep mode
 */
#define USB3_GLUE_PHY_CTRL5_SLEEP_N_OVERRIDE(x)  (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL5_SLEEP_N_OVERRIDE_SHIFT)) & USB3_GLUE_PHY_CTRL5_SLEEP_N_OVERRIDE_MASK)

#define USB3_GLUE_PHY_CTRL5_SLEEP_N_OVERRIDE_SEL_MASK (0x2000000U)
#define USB3_GLUE_PHY_CTRL5_SLEEP_N_OVERRIDE_SEL_SHIFT (25U)
/*! SLEEP_N_OVERRIDE_SEL - Utmi Sleep_n Value Override Selection
 *  0b0..Select sleep_n value from core
 *  0b1..Select sleep_n value override from register
 */
#define USB3_GLUE_PHY_CTRL5_SLEEP_N_OVERRIDE_SEL(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL5_SLEEP_N_OVERRIDE_SEL_SHIFT)) & USB3_GLUE_PHY_CTRL5_SLEEP_N_OVERRIDE_SEL_MASK)

#define USB3_GLUE_PHY_CTRL5_SUSPEND_N_OVERRIDE_MASK (0x4000000U)
#define USB3_GLUE_PHY_CTRL5_SUSPEND_N_OVERRIDE_SHIFT (26U)
/*! SUSPEND_N_OVERRIDE - Utmi Suspend_n Value Override
 *  0b0..Do not put UTMI PHY in suspend mode
 *  0b1..Put UTMI PHY in suspend mode
 */
#define USB3_GLUE_PHY_CTRL5_SUSPEND_N_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL5_SUSPEND_N_OVERRIDE_SHIFT)) & USB3_GLUE_PHY_CTRL5_SUSPEND_N_OVERRIDE_MASK)

#define USB3_GLUE_PHY_CTRL5_SUSPEND_N_OVERRIDE_SEL_MASK (0x8000000U)
#define USB3_GLUE_PHY_CTRL5_SUSPEND_N_OVERRIDE_SEL_SHIFT (27U)
/*! SUSPEND_N_OVERRIDE_SEL - Utmi Suspend_n Value Override Selection
 *  0b0..Select suspend_n value from core
 *  0b1..Select suspend_n value override from register
 */
#define USB3_GLUE_PHY_CTRL5_SUSPEND_N_OVERRIDE_SEL(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL5_SUSPEND_N_OVERRIDE_SEL_SHIFT)) & USB3_GLUE_PHY_CTRL5_SUSPEND_N_OVERRIDE_SEL_MASK)

#define USB3_GLUE_PHY_CTRL5_DRVVBUS_OVERRIDE_MASK (0x10000000U)
#define USB3_GLUE_PHY_CTRL5_DRVVBUS_OVERRIDE_SHIFT (28U)
/*! DRVVBUS_OVERRIDE - Utmi Drv Vbus Override Value
 *  0b0..Do not reset drive vbus
 *  0b1..Reset drive vbus
 */
#define USB3_GLUE_PHY_CTRL5_DRVVBUS_OVERRIDE(x)  (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL5_DRVVBUS_OVERRIDE_SHIFT)) & USB3_GLUE_PHY_CTRL5_DRVVBUS_OVERRIDE_MASK)

#define USB3_GLUE_PHY_CTRL5_DRVVBUS_OVERRIDE_SEL_MASK (0x20000000U)
#define USB3_GLUE_PHY_CTRL5_DRVVBUS_OVERRIDE_SEL_SHIFT (29U)
/*! DRVVBUS_OVERRIDE_SEL - Utmi Drv Vbus Value Override Selection
 *  0b0..Select utmi drv vbus value from core
 *  0b1..Select utmi drv vbus value override from register
 */
#define USB3_GLUE_PHY_CTRL5_DRVVBUS_OVERRIDE_SEL(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL5_DRVVBUS_OVERRIDE_SEL_SHIFT)) & USB3_GLUE_PHY_CTRL5_DRVVBUS_OVERRIDE_SEL_MASK)

#define USB3_GLUE_PHY_CTRL5_USB2PHY_RESET_OVERRIDE_MASK (0x40000000U)
#define USB3_GLUE_PHY_CTRL5_USB2PHY_RESET_OVERRIDE_SHIFT (30U)
/*! USB2PHY_RESET_OVERRIDE - USB2PHY Reset Override
 *  0b0..Do not reset PHY
 *  0b1..Reset PHY
 */
#define USB3_GLUE_PHY_CTRL5_USB2PHY_RESET_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL5_USB2PHY_RESET_OVERRIDE_SHIFT)) & USB3_GLUE_PHY_CTRL5_USB2PHY_RESET_OVERRIDE_MASK)

#define USB3_GLUE_PHY_CTRL5_USB2PHY_RESET_OVERRIDE_SEL_MASK (0x80000000U)
#define USB3_GLUE_PHY_CTRL5_USB2PHY_RESET_OVERRIDE_SEL_SHIFT (31U)
/*! USB2PHY_RESET_OVERRIDE_SEL - USB2PHY Reset Override Selection
 *  0b0..Select usb2phy reset value from core
 *  0b1..Select usb2phy reset value override from register
 */
#define USB3_GLUE_PHY_CTRL5_USB2PHY_RESET_OVERRIDE_SEL(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL5_USB2PHY_RESET_OVERRIDE_SEL_SHIFT)) & USB3_GLUE_PHY_CTRL5_USB2PHY_RESET_OVERRIDE_SEL_MASK)
/*! @} */

/*! @name PHY_CTRL6 - USBPHY Control 6 */
/*! @{ */

#define USB3_GLUE_PHY_CTRL6_ALT_CLK_SEL_MASK     (0x1U)
#define USB3_GLUE_PHY_CTRL6_ALT_CLK_SEL_SHIFT    (0U)
/*! ALT_CLK_SEL - Alternate Clock Source Select
 *  0b0..Uses internal MPLL clocks
 *  0b1..Uses alternate clocks
 */
#define USB3_GLUE_PHY_CTRL6_ALT_CLK_SEL(x)       (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL6_ALT_CLK_SEL_SHIFT)) & USB3_GLUE_PHY_CTRL6_ALT_CLK_SEL_MASK)

#define USB3_GLUE_PHY_CTRL6_ALT_CLK_EN_MASK      (0x2U)
#define USB3_GLUE_PHY_CTRL6_ALT_CLK_EN_SHIFT     (1U)
/*! ALT_CLK_EN - Alternate Clock Enable */
#define USB3_GLUE_PHY_CTRL6_ALT_CLK_EN(x)        (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL6_ALT_CLK_EN_SHIFT)) & USB3_GLUE_PHY_CTRL6_ALT_CLK_EN_MASK)

#define USB3_GLUE_PHY_CTRL6_LANE0_TX2RX_LOOPBK_MASK (0x4U)
#define USB3_GLUE_PHY_CTRL6_LANE0_TX2RX_LOOPBK_SHIFT (2U)
/*! LANE0_TX2RX_LOOPBK - Loopback */
#define USB3_GLUE_PHY_CTRL6_LANE0_TX2RX_LOOPBK(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL6_LANE0_TX2RX_LOOPBK_SHIFT)) & USB3_GLUE_PHY_CTRL6_LANE0_TX2RX_LOOPBK_MASK)

#define USB3_GLUE_PHY_CTRL6_LANE0_EXT_PCLK_REQ_MASK (0x8U)
#define USB3_GLUE_PHY_CTRL6_LANE0_EXT_PCLK_REQ_SHIFT (3U)
/*! LANE0_EXT_PCLK_REQ - External PIPE Clock Enable Request */
#define USB3_GLUE_PHY_CTRL6_LANE0_EXT_PCLK_REQ(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL6_LANE0_EXT_PCLK_REQ_SHIFT)) & USB3_GLUE_PHY_CTRL6_LANE0_EXT_PCLK_REQ_MASK)

#define USB3_GLUE_PHY_CTRL6_PIPE3_RESET_N_OVERRIDE_MASK (0x80000U)
#define USB3_GLUE_PHY_CTRL6_PIPE3_RESET_N_OVERRIDE_SHIFT (19U)
/*! PIPE3_RESET_N_OVERRIDE - Pipe3_reset_n Value Override
 *  0b0..Resets pipe3 PHY
 *  0b1..Do not reset pipe3 PHY
 */
#define USB3_GLUE_PHY_CTRL6_PIPE3_RESET_N_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL6_PIPE3_RESET_N_OVERRIDE_SHIFT)) & USB3_GLUE_PHY_CTRL6_PIPE3_RESET_N_OVERRIDE_MASK)

#define USB3_GLUE_PHY_CTRL6_PIPE3_RESET_N_OVERRIDE_SEL_MASK (0x100000U)
#define USB3_GLUE_PHY_CTRL6_PIPE3_RESET_N_OVERRIDE_SEL_SHIFT (20U)
/*! PIPE3_RESET_N_OVERRIDE_SEL - Pipe3_reset_n Value Override Selection
 *  0b0..Select pipe3_reset_n value from core
 *  0b1..Select pipe3_reset_n value from register
 */
#define USB3_GLUE_PHY_CTRL6_PIPE3_RESET_N_OVERRIDE_SEL(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL6_PIPE3_RESET_N_OVERRIDE_SEL_SHIFT)) & USB3_GLUE_PHY_CTRL6_PIPE3_RESET_N_OVERRIDE_SEL_MASK)

#define USB3_GLUE_PHY_CTRL6_TxDetectRxLoopbk_OVERRIDE_MASK (0x200000U)
#define USB3_GLUE_PHY_CTRL6_TxDetectRxLoopbk_OVERRIDE_SHIFT (21U)
/*! TxDetectRxLoopbk_OVERRIDE - Pipe3_TxDetectRxLoopbk Value Override
 *  0b0..Inactive
 *  0b1..Active
 */
#define USB3_GLUE_PHY_CTRL6_TxDetectRxLoopbk_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL6_TxDetectRxLoopbk_OVERRIDE_SHIFT)) & USB3_GLUE_PHY_CTRL6_TxDetectRxLoopbk_OVERRIDE_MASK)

#define USB3_GLUE_PHY_CTRL6_TxDetectRxLoopbk_OVERRIDE_SEL_MASK (0x400000U)
#define USB3_GLUE_PHY_CTRL6_TxDetectRxLoopbk_OVERRIDE_SEL_SHIFT (22U)
/*! TxDetectRxLoopbk_OVERRIDE_SEL - Pipe3_TxDetectRxLoopbk Value Override Selection
 *  0b0..Select pipe3_TxDetectRxLoopbk value from core
 *  0b1..Select pipe3_TxDetectRxLoopbk value from register
 */
#define USB3_GLUE_PHY_CTRL6_TxDetectRxLoopbk_OVERRIDE_SEL(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL6_TxDetectRxLoopbk_OVERRIDE_SEL_SHIFT)) & USB3_GLUE_PHY_CTRL6_TxDetectRxLoopbk_OVERRIDE_SEL_MASK)

#define USB3_GLUE_PHY_CTRL6_TxElecIdle_OVERRIDE_MASK (0x800000U)
#define USB3_GLUE_PHY_CTRL6_TxElecIdle_OVERRIDE_SHIFT (23U)
/*! TxElecIdle_OVERRIDE - Pipe3_TxElecIdle Value Override
 *  0b0..Inactive
 *  0b1..Active
 */
#define USB3_GLUE_PHY_CTRL6_TxElecIdle_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL6_TxElecIdle_OVERRIDE_SHIFT)) & USB3_GLUE_PHY_CTRL6_TxElecIdle_OVERRIDE_MASK)

#define USB3_GLUE_PHY_CTRL6_TxElecIdle_OVERRIDE_SEL_MASK (0x1000000U)
#define USB3_GLUE_PHY_CTRL6_TxElecIdle_OVERRIDE_SEL_SHIFT (24U)
/*! TxElecIdle_OVERRIDE_SEL - Pipe3_TxElecIdle Value Override Selection
 *  0b0..Select pipe3_TxElecIdle value from core
 *  0b1..Select pipe3_TxElecIdle value from register
 */
#define USB3_GLUE_PHY_CTRL6_TxElecIdle_OVERRIDE_SEL(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL6_TxElecIdle_OVERRIDE_SEL_SHIFT)) & USB3_GLUE_PHY_CTRL6_TxElecIdle_OVERRIDE_SEL_MASK)

#define USB3_GLUE_PHY_CTRL6_PowerDown_OVERRIDE_MASK (0x6000000U)
#define USB3_GLUE_PHY_CTRL6_PowerDown_OVERRIDE_SHIFT (25U)
/*! PowerDown_OVERRIDE - Pipe3_PowerDown Value Override
 *  0b00..Inactive
 *  0b01..Active
 */
#define USB3_GLUE_PHY_CTRL6_PowerDown_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL6_PowerDown_OVERRIDE_SHIFT)) & USB3_GLUE_PHY_CTRL6_PowerDown_OVERRIDE_MASK)

#define USB3_GLUE_PHY_CTRL6_POWERDOWN_OVERRIDE_SEL_MASK (0x8000000U)
#define USB3_GLUE_PHY_CTRL6_POWERDOWN_OVERRIDE_SEL_SHIFT (27U)
/*! POWERDOWN_OVERRIDE_SEL - Pipe3_PowerDown Value Override Selection
 *  0b0..Select pipe3_PowerDown value from core
 *  0b1..Select pipe3_PowerDown value from register
 */
#define USB3_GLUE_PHY_CTRL6_POWERDOWN_OVERRIDE_SEL(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL6_POWERDOWN_OVERRIDE_SEL_SHIFT)) & USB3_GLUE_PHY_CTRL6_POWERDOWN_OVERRIDE_SEL_MASK)

#define USB3_GLUE_PHY_CTRL6_RXTERMINATION_OVERRIDE_MASK (0x10000000U)
#define USB3_GLUE_PHY_CTRL6_RXTERMINATION_OVERRIDE_SHIFT (28U)
/*! RXTERMINATION_OVERRIDE - Pipe3_RxTermination Value Override
 *  0b0..Inactive
 *  0b1..Active
 */
#define USB3_GLUE_PHY_CTRL6_RXTERMINATION_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL6_RXTERMINATION_OVERRIDE_SHIFT)) & USB3_GLUE_PHY_CTRL6_RXTERMINATION_OVERRIDE_MASK)

#define USB3_GLUE_PHY_CTRL6_RXTERMINATION_OVERRIDE_SEL_MASK (0x20000000U)
#define USB3_GLUE_PHY_CTRL6_RXTERMINATION_OVERRIDE_SEL_SHIFT (29U)
/*! RXTERMINATION_OVERRIDE_SEL - Pipe3_RxTermination Value Override Selection
 *  0b0..Select pipe3_RxTermination value from core
 *  0b1..Select pipe3_RxTermination value from register
 */
#define USB3_GLUE_PHY_CTRL6_RXTERMINATION_OVERRIDE_SEL(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL6_RXTERMINATION_OVERRIDE_SEL_SHIFT)) & USB3_GLUE_PHY_CTRL6_RXTERMINATION_OVERRIDE_SEL_MASK)

#define USB3_GLUE_PHY_CTRL6_TxOnesZeros_OVERRIDE_MASK (0x40000000U)
#define USB3_GLUE_PHY_CTRL6_TxOnesZeros_OVERRIDE_SHIFT (30U)
/*! TxOnesZeros_OVERRIDE - Pipe3_TxOnesZeros Value Override
 *  0b0..Inactive
 *  0b1..Active
 */
#define USB3_GLUE_PHY_CTRL6_TxOnesZeros_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL6_TxOnesZeros_OVERRIDE_SHIFT)) & USB3_GLUE_PHY_CTRL6_TxOnesZeros_OVERRIDE_MASK)

#define USB3_GLUE_PHY_CTRL6_TxOnesZeros_OVERRIDE_SEL_MASK (0x80000000U)
#define USB3_GLUE_PHY_CTRL6_TxOnesZeros_OVERRIDE_SEL_SHIFT (31U)
/*! TxOnesZeros_OVERRIDE_SEL - Pipe3_TxOnesZeros Value Override Selection
 *  0b0..Select pipe3_TxOnesZeros value from core
 *  0b1..Select pipe3_TxOnesZeros value from register
 */
#define USB3_GLUE_PHY_CTRL6_TxOnesZeros_OVERRIDE_SEL(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CTRL6_TxOnesZeros_OVERRIDE_SEL_SHIFT)) & USB3_GLUE_PHY_CTRL6_TxOnesZeros_OVERRIDE_SEL_MASK)
/*! @} */

/*! @name PHY_CRCTL - USB3_PHY CR Control */
/*! @{ */

#define USB3_GLUE_PHY_CRCTL_CR_DATA_IN_MASK      (0xFFFFU)
#define USB3_GLUE_PHY_CRCTL_CR_DATA_IN_SHIFT     (0U)
/*! CR_DATA_IN - PHY Control Register Address and Write Data Input Bus */
#define USB3_GLUE_PHY_CRCTL_CR_DATA_IN(x)        (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CRCTL_CR_DATA_IN_SHIFT)) & USB3_GLUE_PHY_CRCTL_CR_DATA_IN_MASK)

#define USB3_GLUE_PHY_CRCTL_CR_CAP_ADDR_MASK     (0x10000U)
#define USB3_GLUE_PHY_CRCTL_CR_CAP_ADDR_SHIFT    (16U)
/*! CR_CAP_ADDR - PHY Control Register Capture Address
 *  0b0..Inactive
 *  0b1..Active
 */
#define USB3_GLUE_PHY_CRCTL_CR_CAP_ADDR(x)       (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CRCTL_CR_CAP_ADDR_SHIFT)) & USB3_GLUE_PHY_CRCTL_CR_CAP_ADDR_MASK)

#define USB3_GLUE_PHY_CRCTL_CR_CAP_DATA_MASK     (0x20000U)
#define USB3_GLUE_PHY_CRCTL_CR_CAP_DATA_SHIFT    (17U)
/*! CR_CAP_DATA - PHY Control Register Capture Data
 *  0b0..Inactive
 *  0b1..Active
 */
#define USB3_GLUE_PHY_CRCTL_CR_CAP_DATA(x)       (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CRCTL_CR_CAP_DATA_SHIFT)) & USB3_GLUE_PHY_CRCTL_CR_CAP_DATA_MASK)

#define USB3_GLUE_PHY_CRCTL_CR_WRITE_MASK        (0x40000U)
#define USB3_GLUE_PHY_CRCTL_CR_WRITE_SHIFT       (18U)
/*! CR_WRITE - PHY Control Register Write
 *  0b0..Inactive
 *  0b1..Active
 */
#define USB3_GLUE_PHY_CRCTL_CR_WRITE(x)          (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CRCTL_CR_WRITE_SHIFT)) & USB3_GLUE_PHY_CRCTL_CR_WRITE_MASK)

#define USB3_GLUE_PHY_CRCTL_CR_READ_MASK         (0x80000U)
#define USB3_GLUE_PHY_CRCTL_CR_READ_SHIFT        (19U)
/*! CR_READ - PHY Control Register Read
 *  0b0..Inactive
 *  0b1..Active
 */
#define USB3_GLUE_PHY_CRCTL_CR_READ(x)           (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CRCTL_CR_READ_SHIFT)) & USB3_GLUE_PHY_CRCTL_CR_READ_MASK)
/*! @} */

/*! @name PHY_CRSR - USB3_PHY CR Status */
/*! @{ */

#define USB3_GLUE_PHY_CRSR_CR_DATA_OUT_MASK      (0xFFFFU)
#define USB3_GLUE_PHY_CRSR_CR_DATA_OUT_SHIFT     (0U)
/*! CR_DATA_OUT - PHY Control Register Data Output Bus */
#define USB3_GLUE_PHY_CRSR_CR_DATA_OUT(x)        (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CRSR_CR_DATA_OUT_SHIFT)) & USB3_GLUE_PHY_CRSR_CR_DATA_OUT_MASK)

#define USB3_GLUE_PHY_CRSR_CR_ACK_MASK           (0x10000U)
#define USB3_GLUE_PHY_CRSR_CR_ACK_SHIFT          (16U)
/*! CR_ACK - PHY Control Register Acknowledgment */
#define USB3_GLUE_PHY_CRSR_CR_ACK(x)             (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_CRSR_CR_ACK_SHIFT)) & USB3_GLUE_PHY_CRSR_CR_ACK_MASK)
/*! @} */

/*! @name PHY_STATUS0 - USB3_PHY Status 0 */
/*! @{ */

#define USB3_GLUE_PHY_STATUS0_PIPE0_POWER_PRESENT_MASK (0x1U)
#define USB3_GLUE_PHY_STATUS0_PIPE0_POWER_PRESENT_SHIFT (0U)
/*! PIPE0_POWER_PRESENT - PIPE Power Present */
#define USB3_GLUE_PHY_STATUS0_PIPE0_POWER_PRESENT(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_STATUS0_PIPE0_POWER_PRESENT_SHIFT)) & USB3_GLUE_PHY_STATUS0_PIPE0_POWER_PRESENT_MASK)

#define USB3_GLUE_PHY_STATUS0_FSLSRCV_MASK       (0x2U)
#define USB3_GLUE_PHY_STATUS0_FSLSRCV_SHIFT      (1U)
/*! FSLSRCV - Differential Data Receive Indicator
 *  0b0..Voltage on D+ is less than the voltage on D-
 *  0b1..Voltage on D+ is greater than the voltage on D-
 */
#define USB3_GLUE_PHY_STATUS0_FSLSRCV(x)         (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_STATUS0_FSLSRCV_SHIFT)) & USB3_GLUE_PHY_STATUS0_FSLSRCV_MASK)

#define USB3_GLUE_PHY_STATUS0_FSVMINUS_MASK      (0x4U)
#define USB3_GLUE_PHY_STATUS0_FSVMINUS_SHIFT     (2U)
/*! FSVMINUS - Single-Ended D- Indicator
 *  0b0..Voltage on D- is low
 *  0b1..Voltage on D- is high
 */
#define USB3_GLUE_PHY_STATUS0_FSVMINUS(x)        (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_STATUS0_FSVMINUS_SHIFT)) & USB3_GLUE_PHY_STATUS0_FSVMINUS_MASK)

#define USB3_GLUE_PHY_STATUS0_FSVPLUS_MASK       (0x8U)
#define USB3_GLUE_PHY_STATUS0_FSVPLUS_SHIFT      (3U)
/*! FSVPLUS - Single-Ended D+ Indicator
 *  0b0..Voltage on D+ is low
 *  0b1..Voltage on D+ is high
 */
#define USB3_GLUE_PHY_STATUS0_FSVPLUS(x)         (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_STATUS0_FSVPLUS_SHIFT)) & USB3_GLUE_PHY_STATUS0_FSVPLUS_MASK)

#define USB3_GLUE_PHY_STATUS0_CHGDET_MASK        (0x10U)
#define USB3_GLUE_PHY_STATUS0_CHGDET_SHIFT       (4U)
/*! CHGDET - Battery Charger Detection Output
 *  0b0..VDP < VDAT_REF (for CHRGSEL<#> = 1'b1) or VDM < VDAT_REF (for CHRGSEL<#> = 1'b0)
 *  0b1..VDP > VDAT_REF (for CHRGSEL<#> = 1'b1) or VDM > VDAT_REF (for CHRGSEL<#> = 1'b0)
 */
#define USB3_GLUE_PHY_STATUS0_CHGDET(x)          (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_STATUS0_CHGDET_SHIFT)) & USB3_GLUE_PHY_STATUS0_CHGDET_MASK)

#define USB3_GLUE_PHY_STATUS0_REF_CLKREQ_N_MASK  (0x20U)
#define USB3_GLUE_PHY_STATUS0_REF_CLKREQ_N_SHIFT (5U)
/*! REF_CLKREQ_N - Reference Clock Removal Acknowledge */
#define USB3_GLUE_PHY_STATUS0_REF_CLKREQ_N(x)    (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_STATUS0_REF_CLKREQ_N_SHIFT)) & USB3_GLUE_PHY_STATUS0_REF_CLKREQ_N_MASK)

#define USB3_GLUE_PHY_STATUS0_RTUNE_ACK_MASK     (0x40U)
#define USB3_GLUE_PHY_STATUS0_RTUNE_ACK_SHIFT    (6U)
/*! RTUNE_ACK - Resistor Tune Acknowledge */
#define USB3_GLUE_PHY_STATUS0_RTUNE_ACK(x)       (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_STATUS0_RTUNE_ACK_SHIFT)) & USB3_GLUE_PHY_STATUS0_RTUNE_ACK_MASK)

#define USB3_GLUE_PHY_STATUS0_OTGSESSVLD_MASK    (0x80U)
#define USB3_GLUE_PHY_STATUS0_OTGSESSVLD_SHIFT   (7U)
/*! OTGSESSVLD - OTG Device Session Valid Indicator
 *  0b0..The voltage on VBUS is below the OTG Device Session Valid threshold
 *  0b1..The voltage on VBUS is above the OTG Device Session Valid threshold
 */
#define USB3_GLUE_PHY_STATUS0_OTGSESSVLD(x)      (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_STATUS0_OTGSESSVLD_SHIFT)) & USB3_GLUE_PHY_STATUS0_OTGSESSVLD_MASK)

#define USB3_GLUE_PHY_STATUS0_TCAMISCCTRL_MASK   (0x3F00U)
#define USB3_GLUE_PHY_STATUS0_TCAMISCCTRL_SHIFT  (8U)
/*! TCAMISCCTRL - Type-C Miscellaneous Control to USB Subsystem from TCA */
#define USB3_GLUE_PHY_STATUS0_TCAMISCCTRL(x)     (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_STATUS0_TCAMISCCTRL_SHIFT)) & USB3_GLUE_PHY_STATUS0_TCAMISCCTRL_MASK)

#define USB3_GLUE_PHY_STATUS0_LINESTATE_DELAY_MASK (0xC000U)
#define USB3_GLUE_PHY_STATUS0_LINESTATE_DELAY_SHIFT (14U)
/*! LINESTATE_DELAY - Linestate Delay */
#define USB3_GLUE_PHY_STATUS0_LINESTATE_DELAY(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_STATUS0_LINESTATE_DELAY_SHIFT)) & USB3_GLUE_PHY_STATUS0_LINESTATE_DELAY_MASK)

#define USB3_GLUE_PHY_STATUS0_LINESTATE_MASK     (0x30000U)
#define USB3_GLUE_PHY_STATUS0_LINESTATE_SHIFT    (16U)
/*! LINESTATE - Realtime Linestate */
#define USB3_GLUE_PHY_STATUS0_LINESTATE(x)       (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_STATUS0_LINESTATE_SHIFT)) & USB3_GLUE_PHY_STATUS0_LINESTATE_MASK)

#define USB3_GLUE_PHY_STATUS0_VBUSVALID_MASK     (0x40000U)
#define USB3_GLUE_PHY_STATUS0_VBUSVALID_SHIFT    (18U)
/*! VBUSVALID - Vbus Valid
 *  0b0..Vbus is less than 4.4 V
 *  0b1..Vbus is larger than 4.75 V
 */
#define USB3_GLUE_PHY_STATUS0_VBUSVALID(x)       (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_STATUS0_VBUSVALID_SHIFT)) & USB3_GLUE_PHY_STATUS0_VBUSVALID_MASK)

#define USB3_GLUE_PHY_STATUS0_BVALID_MASK        (0x80000U)
#define USB3_GLUE_PHY_STATUS0_BVALID_SHIFT       (19U)
/*! BVALID - Session Valid for Peripheral
 *  0b0..Vbus is less than 4.4 V
 *  0b1..Vbus is larger than 4.75 V
 */
#define USB3_GLUE_PHY_STATUS0_BVALID(x)          (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_STATUS0_BVALID_SHIFT)) & USB3_GLUE_PHY_STATUS0_BVALID_MASK)

#define USB3_GLUE_PHY_STATUS0_TCAIDDIG_MASK      (0x100000U)
#define USB3_GLUE_PHY_STATUS0_TCAIDDIG_SHIFT     (20U)
/*! TCAIDDIG - Type-C OTG IDDIG Indication to USB Subsystem from TCA */
#define USB3_GLUE_PHY_STATUS0_TCAIDDIG(x)        (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_STATUS0_TCAIDDIG_SHIFT)) & USB3_GLUE_PHY_STATUS0_TCAIDDIG_MASK)

#define USB3_GLUE_PHY_STATUS0_SSRXDETDIS_MASK    (0x200000U)
#define USB3_GLUE_PHY_STATUS0_SSRXDETDIS_SHIFT   (21U)
/*! SSRXDETDIS - SuperSpeed RxDetect Disable/Enable Request */
#define USB3_GLUE_PHY_STATUS0_SSRXDETDIS(x)      (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_STATUS0_SSRXDETDIS_SHIFT)) & USB3_GLUE_PHY_STATUS0_SSRXDETDIS_MASK)

#define USB3_GLUE_PHY_STATUS0_TCA_DRV_HOST_VBUS_MASK (0x400000U)
#define USB3_GLUE_PHY_STATUS0_TCA_DRV_HOST_VBUS_SHIFT (22U)
/*! TCA_DRV_HOST_VBUS - Type-C Host Drive VBUS From TCA */
#define USB3_GLUE_PHY_STATUS0_TCA_DRV_HOST_VBUS(x) (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_STATUS0_TCA_DRV_HOST_VBUS_SHIFT)) & USB3_GLUE_PHY_STATUS0_TCA_DRV_HOST_VBUS_MASK)

#define USB3_GLUE_PHY_STATUS0_PIPE_CLK_VLD_MASK  (0x40000000U)
#define USB3_GLUE_PHY_STATUS0_PIPE_CLK_VLD_SHIFT (30U)
/*! PIPE_CLK_VLD - Pipe 3 Clock Valid */
#define USB3_GLUE_PHY_STATUS0_PIPE_CLK_VLD(x)    (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_STATUS0_PIPE_CLK_VLD_SHIFT)) & USB3_GLUE_PHY_STATUS0_PIPE_CLK_VLD_MASK)

#define USB3_GLUE_PHY_STATUS0_UTMI_CLK_VLD_MASK  (0x80000000U)
#define USB3_GLUE_PHY_STATUS0_UTMI_CLK_VLD_SHIFT (31U)
/*! UTMI_CLK_VLD - UTMI Clock Valid */
#define USB3_GLUE_PHY_STATUS0_UTMI_CLK_VLD(x)    (((uint32_t)(((uint32_t)(x)) << USB3_GLUE_PHY_STATUS0_UTMI_CLK_VLD_SHIFT)) & USB3_GLUE_PHY_STATUS0_UTMI_CLK_VLD_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group USB3_GLUE_Register_Masks */


/*!
 * @}
 */ /* end of group USB3_GLUE_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* USB3_GLUE_H_ */

