#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26a9ff0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26aa180 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x269c2d0 .functor NOT 1, L_0x26fc480, C4<0>, C4<0>, C4<0>;
L_0x26fc260 .functor XOR 2, L_0x26fc100, L_0x26fc1c0, C4<00>, C4<00>;
L_0x26fc370 .functor XOR 2, L_0x26fc260, L_0x26fc2d0, C4<00>, C4<00>;
v0x26f6e40_0 .net *"_ivl_10", 1 0, L_0x26fc2d0;  1 drivers
v0x26f6f40_0 .net *"_ivl_12", 1 0, L_0x26fc370;  1 drivers
v0x26f7020_0 .net *"_ivl_2", 1 0, L_0x26fa200;  1 drivers
v0x26f70e0_0 .net *"_ivl_4", 1 0, L_0x26fc100;  1 drivers
v0x26f71c0_0 .net *"_ivl_6", 1 0, L_0x26fc1c0;  1 drivers
v0x26f72f0_0 .net *"_ivl_8", 1 0, L_0x26fc260;  1 drivers
v0x26f73d0_0 .net "a", 0 0, v0x26f34f0_0;  1 drivers
v0x26f7470_0 .net "b", 0 0, v0x26f3590_0;  1 drivers
v0x26f7510_0 .net "c", 0 0, v0x26f3630_0;  1 drivers
v0x26f75b0_0 .var "clk", 0 0;
v0x26f7650_0 .net "d", 0 0, v0x26f3770_0;  1 drivers
v0x26f76f0_0 .net "out_pos_dut", 0 0, L_0x26fbfa0;  1 drivers
v0x26f7790_0 .net "out_pos_ref", 0 0, L_0x26f8cc0;  1 drivers
v0x26f7830_0 .net "out_sop_dut", 0 0, L_0x26f9c20;  1 drivers
v0x26f78d0_0 .net "out_sop_ref", 0 0, L_0x26cdca0;  1 drivers
v0x26f7970_0 .var/2u "stats1", 223 0;
v0x26f7a10_0 .var/2u "strobe", 0 0;
v0x26f7ab0_0 .net "tb_match", 0 0, L_0x26fc480;  1 drivers
v0x26f7b80_0 .net "tb_mismatch", 0 0, L_0x269c2d0;  1 drivers
v0x26f7c20_0 .net "wavedrom_enable", 0 0, v0x26f3a40_0;  1 drivers
v0x26f7cf0_0 .net "wavedrom_title", 511 0, v0x26f3ae0_0;  1 drivers
L_0x26fa200 .concat [ 1 1 0 0], L_0x26f8cc0, L_0x26cdca0;
L_0x26fc100 .concat [ 1 1 0 0], L_0x26f8cc0, L_0x26cdca0;
L_0x26fc1c0 .concat [ 1 1 0 0], L_0x26fbfa0, L_0x26f9c20;
L_0x26fc2d0 .concat [ 1 1 0 0], L_0x26f8cc0, L_0x26cdca0;
L_0x26fc480 .cmp/eeq 2, L_0x26fa200, L_0x26fc370;
S_0x26aa310 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x26aa180;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x269c6b0 .functor AND 1, v0x26f3630_0, v0x26f3770_0, C4<1>, C4<1>;
L_0x269ca90 .functor NOT 1, v0x26f34f0_0, C4<0>, C4<0>, C4<0>;
L_0x269ce70 .functor NOT 1, v0x26f3590_0, C4<0>, C4<0>, C4<0>;
L_0x269d0f0 .functor AND 1, L_0x269ca90, L_0x269ce70, C4<1>, C4<1>;
L_0x26b4b80 .functor AND 1, L_0x269d0f0, v0x26f3630_0, C4<1>, C4<1>;
L_0x26cdca0 .functor OR 1, L_0x269c6b0, L_0x26b4b80, C4<0>, C4<0>;
L_0x26f8140 .functor NOT 1, v0x26f3590_0, C4<0>, C4<0>, C4<0>;
L_0x26f81b0 .functor OR 1, L_0x26f8140, v0x26f3770_0, C4<0>, C4<0>;
L_0x26f82c0 .functor AND 1, v0x26f3630_0, L_0x26f81b0, C4<1>, C4<1>;
L_0x26f8380 .functor NOT 1, v0x26f34f0_0, C4<0>, C4<0>, C4<0>;
L_0x26f8450 .functor OR 1, L_0x26f8380, v0x26f3590_0, C4<0>, C4<0>;
L_0x26f84c0 .functor AND 1, L_0x26f82c0, L_0x26f8450, C4<1>, C4<1>;
L_0x26f8640 .functor NOT 1, v0x26f3590_0, C4<0>, C4<0>, C4<0>;
L_0x26f86b0 .functor OR 1, L_0x26f8640, v0x26f3770_0, C4<0>, C4<0>;
L_0x26f85d0 .functor AND 1, v0x26f3630_0, L_0x26f86b0, C4<1>, C4<1>;
L_0x26f8840 .functor NOT 1, v0x26f34f0_0, C4<0>, C4<0>, C4<0>;
L_0x26f8940 .functor OR 1, L_0x26f8840, v0x26f3770_0, C4<0>, C4<0>;
L_0x26f8a00 .functor AND 1, L_0x26f85d0, L_0x26f8940, C4<1>, C4<1>;
L_0x26f8bb0 .functor XNOR 1, L_0x26f84c0, L_0x26f8a00, C4<0>, C4<0>;
v0x269bc00_0 .net *"_ivl_0", 0 0, L_0x269c6b0;  1 drivers
v0x269c000_0 .net *"_ivl_12", 0 0, L_0x26f8140;  1 drivers
v0x269c3e0_0 .net *"_ivl_14", 0 0, L_0x26f81b0;  1 drivers
v0x269c7c0_0 .net *"_ivl_16", 0 0, L_0x26f82c0;  1 drivers
v0x269cba0_0 .net *"_ivl_18", 0 0, L_0x26f8380;  1 drivers
v0x269cf80_0 .net *"_ivl_2", 0 0, L_0x269ca90;  1 drivers
v0x269d200_0 .net *"_ivl_20", 0 0, L_0x26f8450;  1 drivers
v0x26f1a60_0 .net *"_ivl_24", 0 0, L_0x26f8640;  1 drivers
v0x26f1b40_0 .net *"_ivl_26", 0 0, L_0x26f86b0;  1 drivers
v0x26f1c20_0 .net *"_ivl_28", 0 0, L_0x26f85d0;  1 drivers
v0x26f1d00_0 .net *"_ivl_30", 0 0, L_0x26f8840;  1 drivers
v0x26f1de0_0 .net *"_ivl_32", 0 0, L_0x26f8940;  1 drivers
v0x26f1ec0_0 .net *"_ivl_36", 0 0, L_0x26f8bb0;  1 drivers
L_0x7ff11fd5a018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x26f1f80_0 .net *"_ivl_38", 0 0, L_0x7ff11fd5a018;  1 drivers
v0x26f2060_0 .net *"_ivl_4", 0 0, L_0x269ce70;  1 drivers
v0x26f2140_0 .net *"_ivl_6", 0 0, L_0x269d0f0;  1 drivers
v0x26f2220_0 .net *"_ivl_8", 0 0, L_0x26b4b80;  1 drivers
v0x26f2300_0 .net "a", 0 0, v0x26f34f0_0;  alias, 1 drivers
v0x26f23c0_0 .net "b", 0 0, v0x26f3590_0;  alias, 1 drivers
v0x26f2480_0 .net "c", 0 0, v0x26f3630_0;  alias, 1 drivers
v0x26f2540_0 .net "d", 0 0, v0x26f3770_0;  alias, 1 drivers
v0x26f2600_0 .net "out_pos", 0 0, L_0x26f8cc0;  alias, 1 drivers
v0x26f26c0_0 .net "out_sop", 0 0, L_0x26cdca0;  alias, 1 drivers
v0x26f2780_0 .net "pos0", 0 0, L_0x26f84c0;  1 drivers
v0x26f2840_0 .net "pos1", 0 0, L_0x26f8a00;  1 drivers
L_0x26f8cc0 .functor MUXZ 1, L_0x7ff11fd5a018, L_0x26f84c0, L_0x26f8bb0, C4<>;
S_0x26f29c0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x26aa180;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x26f34f0_0 .var "a", 0 0;
v0x26f3590_0 .var "b", 0 0;
v0x26f3630_0 .var "c", 0 0;
v0x26f36d0_0 .net "clk", 0 0, v0x26f75b0_0;  1 drivers
v0x26f3770_0 .var "d", 0 0;
v0x26f3860_0 .var/2u "fail", 0 0;
v0x26f3900_0 .var/2u "fail1", 0 0;
v0x26f39a0_0 .net "tb_match", 0 0, L_0x26fc480;  alias, 1 drivers
v0x26f3a40_0 .var "wavedrom_enable", 0 0;
v0x26f3ae0_0 .var "wavedrom_title", 511 0;
E_0x26a8960/0 .event negedge, v0x26f36d0_0;
E_0x26a8960/1 .event posedge, v0x26f36d0_0;
E_0x26a8960 .event/or E_0x26a8960/0, E_0x26a8960/1;
S_0x26f2cf0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x26f29c0;
 .timescale -12 -12;
v0x26f2f30_0 .var/2s "i", 31 0;
E_0x26a8800 .event posedge, v0x26f36d0_0;
S_0x26f3030 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x26f29c0;
 .timescale -12 -12;
v0x26f3230_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x26f3310 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x26f29c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x26f3cc0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x26aa180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x26f8e70 .functor NOT 1, v0x26f3590_0, C4<0>, C4<0>, C4<0>;
L_0x26f9010 .functor AND 1, v0x26f34f0_0, L_0x26f8e70, C4<1>, C4<1>;
L_0x26f90f0 .functor NOT 1, v0x26f3630_0, C4<0>, C4<0>, C4<0>;
L_0x26f9270 .functor AND 1, L_0x26f9010, L_0x26f90f0, C4<1>, C4<1>;
L_0x26f93b0 .functor NOT 1, v0x26f3770_0, C4<0>, C4<0>, C4<0>;
L_0x26f9530 .functor AND 1, L_0x26f9270, L_0x26f93b0, C4<1>, C4<1>;
L_0x26f9680 .functor NOT 1, v0x26f34f0_0, C4<0>, C4<0>, C4<0>;
L_0x26f9800 .functor AND 1, L_0x26f9680, v0x26f3590_0, C4<1>, C4<1>;
L_0x26f9910 .functor AND 1, L_0x26f9800, v0x26f3630_0, C4<1>, C4<1>;
L_0x26f99d0 .functor AND 1, L_0x26f9910, v0x26f3770_0, C4<1>, C4<1>;
L_0x26f9af0 .functor OR 1, L_0x26f9530, L_0x26f99d0, C4<0>, C4<0>;
L_0x26f9bb0 .functor AND 1, v0x26f34f0_0, v0x26f3590_0, C4<1>, C4<1>;
L_0x26f9c90 .functor AND 1, L_0x26f9bb0, v0x26f3630_0, C4<1>, C4<1>;
L_0x26f9d50 .functor AND 1, L_0x26f9c90, v0x26f3770_0, C4<1>, C4<1>;
L_0x26f9c20 .functor OR 1, L_0x26f9af0, L_0x26f9d50, C4<0>, C4<0>;
L_0x26f9f80 .functor NOT 1, v0x26f34f0_0, C4<0>, C4<0>, C4<0>;
L_0x26fa080 .functor NOT 1, v0x26f3590_0, C4<0>, C4<0>, C4<0>;
L_0x26fa0f0 .functor OR 1, L_0x26f9f80, L_0x26fa080, C4<0>, C4<0>;
L_0x26fa2a0 .functor OR 1, L_0x26fa0f0, v0x26f3630_0, C4<0>, C4<0>;
L_0x26fa360 .functor OR 1, L_0x26fa2a0, v0x26f3770_0, C4<0>, C4<0>;
L_0x26fa4d0 .functor NOT 1, v0x26f3590_0, C4<0>, C4<0>, C4<0>;
L_0x26fa540 .functor OR 1, v0x26f34f0_0, L_0x26fa4d0, C4<0>, C4<0>;
L_0x26fa6c0 .functor NOT 1, v0x26f3630_0, C4<0>, C4<0>, C4<0>;
L_0x26fa730 .functor OR 1, L_0x26fa540, L_0x26fa6c0, C4<0>, C4<0>;
L_0x26fa910 .functor NOT 1, v0x26f3770_0, C4<0>, C4<0>, C4<0>;
L_0x26fa980 .functor OR 1, L_0x26fa730, L_0x26fa910, C4<0>, C4<0>;
L_0x26fab70 .functor AND 1, L_0x26fa360, L_0x26fa980, C4<1>, C4<1>;
L_0x26fac80 .functor NOT 1, v0x26f34f0_0, C4<0>, C4<0>, C4<0>;
L_0x26fade0 .functor OR 1, L_0x26fac80, v0x26f3590_0, C4<0>, C4<0>;
L_0x26faea0 .functor NOT 1, v0x26f3630_0, C4<0>, C4<0>, C4<0>;
L_0x26fb010 .functor OR 1, L_0x26fade0, L_0x26faea0, C4<0>, C4<0>;
L_0x26fb120 .functor NOT 1, v0x26f3770_0, C4<0>, C4<0>, C4<0>;
L_0x26fb2a0 .functor OR 1, L_0x26fb010, L_0x26fb120, C4<0>, C4<0>;
L_0x26fb3b0 .functor AND 1, L_0x26fab70, L_0x26fb2a0, C4<1>, C4<1>;
L_0x26fb5e0 .functor OR 1, v0x26f34f0_0, v0x26f3590_0, C4<0>, C4<0>;
L_0x26fb650 .functor NOT 1, v0x26f3630_0, C4<0>, C4<0>, C4<0>;
L_0x26fb7f0 .functor OR 1, L_0x26fb5e0, L_0x26fb650, C4<0>, C4<0>;
L_0x26fb900 .functor OR 1, L_0x26fb7f0, v0x26f3770_0, C4<0>, C4<0>;
L_0x26fb6c0 .functor AND 1, L_0x26fb3b0, L_0x26fb900, C4<1>, C4<1>;
L_0x26fbb00 .functor OR 1, v0x26f34f0_0, v0x26f3590_0, C4<0>, C4<0>;
L_0x26fbcc0 .functor OR 1, L_0x26fbb00, v0x26f3630_0, C4<0>, C4<0>;
L_0x26fbd80 .functor OR 1, L_0x26fbcc0, v0x26f3770_0, C4<0>, C4<0>;
L_0x26fbfa0 .functor AND 1, L_0x26fb6c0, L_0x26fbd80, C4<1>, C4<1>;
v0x26f3e80_0 .net *"_ivl_0", 0 0, L_0x26f8e70;  1 drivers
v0x26f3f60_0 .net *"_ivl_10", 0 0, L_0x26f9530;  1 drivers
v0x26f4040_0 .net *"_ivl_12", 0 0, L_0x26f9680;  1 drivers
v0x26f4130_0 .net *"_ivl_14", 0 0, L_0x26f9800;  1 drivers
v0x26f4210_0 .net *"_ivl_16", 0 0, L_0x26f9910;  1 drivers
v0x26f4340_0 .net *"_ivl_18", 0 0, L_0x26f99d0;  1 drivers
v0x26f4420_0 .net *"_ivl_2", 0 0, L_0x26f9010;  1 drivers
v0x26f4500_0 .net *"_ivl_20", 0 0, L_0x26f9af0;  1 drivers
v0x26f45e0_0 .net *"_ivl_22", 0 0, L_0x26f9bb0;  1 drivers
v0x26f4750_0 .net *"_ivl_24", 0 0, L_0x26f9c90;  1 drivers
v0x26f4830_0 .net *"_ivl_26", 0 0, L_0x26f9d50;  1 drivers
v0x26f4910_0 .net *"_ivl_30", 0 0, L_0x26f9f80;  1 drivers
v0x26f49f0_0 .net *"_ivl_32", 0 0, L_0x26fa080;  1 drivers
v0x26f4ad0_0 .net *"_ivl_34", 0 0, L_0x26fa0f0;  1 drivers
v0x26f4bb0_0 .net *"_ivl_36", 0 0, L_0x26fa2a0;  1 drivers
v0x26f4c90_0 .net *"_ivl_38", 0 0, L_0x26fa360;  1 drivers
v0x26f4d70_0 .net *"_ivl_4", 0 0, L_0x26f90f0;  1 drivers
v0x26f4f60_0 .net *"_ivl_40", 0 0, L_0x26fa4d0;  1 drivers
v0x26f5040_0 .net *"_ivl_42", 0 0, L_0x26fa540;  1 drivers
v0x26f5120_0 .net *"_ivl_44", 0 0, L_0x26fa6c0;  1 drivers
v0x26f5200_0 .net *"_ivl_46", 0 0, L_0x26fa730;  1 drivers
v0x26f52e0_0 .net *"_ivl_48", 0 0, L_0x26fa910;  1 drivers
v0x26f53c0_0 .net *"_ivl_50", 0 0, L_0x26fa980;  1 drivers
v0x26f54a0_0 .net *"_ivl_52", 0 0, L_0x26fab70;  1 drivers
v0x26f5580_0 .net *"_ivl_54", 0 0, L_0x26fac80;  1 drivers
v0x26f5660_0 .net *"_ivl_56", 0 0, L_0x26fade0;  1 drivers
v0x26f5740_0 .net *"_ivl_58", 0 0, L_0x26faea0;  1 drivers
v0x26f5820_0 .net *"_ivl_6", 0 0, L_0x26f9270;  1 drivers
v0x26f5900_0 .net *"_ivl_60", 0 0, L_0x26fb010;  1 drivers
v0x26f59e0_0 .net *"_ivl_62", 0 0, L_0x26fb120;  1 drivers
v0x26f5ac0_0 .net *"_ivl_64", 0 0, L_0x26fb2a0;  1 drivers
v0x26f5ba0_0 .net *"_ivl_66", 0 0, L_0x26fb3b0;  1 drivers
v0x26f5c80_0 .net *"_ivl_68", 0 0, L_0x26fb5e0;  1 drivers
v0x26f5f70_0 .net *"_ivl_70", 0 0, L_0x26fb650;  1 drivers
v0x26f6050_0 .net *"_ivl_72", 0 0, L_0x26fb7f0;  1 drivers
v0x26f6130_0 .net *"_ivl_74", 0 0, L_0x26fb900;  1 drivers
v0x26f6210_0 .net *"_ivl_76", 0 0, L_0x26fb6c0;  1 drivers
v0x26f62f0_0 .net *"_ivl_78", 0 0, L_0x26fbb00;  1 drivers
v0x26f63d0_0 .net *"_ivl_8", 0 0, L_0x26f93b0;  1 drivers
v0x26f64b0_0 .net *"_ivl_80", 0 0, L_0x26fbcc0;  1 drivers
v0x26f6590_0 .net *"_ivl_82", 0 0, L_0x26fbd80;  1 drivers
v0x26f6670_0 .net "a", 0 0, v0x26f34f0_0;  alias, 1 drivers
v0x26f6710_0 .net "b", 0 0, v0x26f3590_0;  alias, 1 drivers
v0x26f6800_0 .net "c", 0 0, v0x26f3630_0;  alias, 1 drivers
v0x26f68f0_0 .net "d", 0 0, v0x26f3770_0;  alias, 1 drivers
v0x26f69e0_0 .net "out_pos", 0 0, L_0x26fbfa0;  alias, 1 drivers
v0x26f6aa0_0 .net "out_sop", 0 0, L_0x26f9c20;  alias, 1 drivers
S_0x26f6c20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x26aa180;
 .timescale -12 -12;
E_0x26919f0 .event anyedge, v0x26f7a10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x26f7a10_0;
    %nor/r;
    %assign/vec4 v0x26f7a10_0, 0;
    %wait E_0x26919f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x26f29c0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f3860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f3900_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x26f29c0;
T_4 ;
    %wait E_0x26a8960;
    %load/vec4 v0x26f39a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26f3860_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x26f29c0;
T_5 ;
    %wait E_0x26a8800;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26f3770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26f3630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26f3590_0, 0;
    %assign/vec4 v0x26f34f0_0, 0;
    %wait E_0x26a8800;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26f3770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26f3630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26f3590_0, 0;
    %assign/vec4 v0x26f34f0_0, 0;
    %wait E_0x26a8800;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26f3770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26f3630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26f3590_0, 0;
    %assign/vec4 v0x26f34f0_0, 0;
    %wait E_0x26a8800;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26f3770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26f3630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26f3590_0, 0;
    %assign/vec4 v0x26f34f0_0, 0;
    %wait E_0x26a8800;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26f3770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26f3630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26f3590_0, 0;
    %assign/vec4 v0x26f34f0_0, 0;
    %wait E_0x26a8800;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26f3770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26f3630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26f3590_0, 0;
    %assign/vec4 v0x26f34f0_0, 0;
    %wait E_0x26a8800;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26f3770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26f3630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26f3590_0, 0;
    %assign/vec4 v0x26f34f0_0, 0;
    %wait E_0x26a8800;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26f3770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26f3630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26f3590_0, 0;
    %assign/vec4 v0x26f34f0_0, 0;
    %wait E_0x26a8800;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26f3770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26f3630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26f3590_0, 0;
    %assign/vec4 v0x26f34f0_0, 0;
    %wait E_0x26a8800;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26f3770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26f3630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26f3590_0, 0;
    %assign/vec4 v0x26f34f0_0, 0;
    %wait E_0x26a8800;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26f3770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26f3630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26f3590_0, 0;
    %assign/vec4 v0x26f34f0_0, 0;
    %wait E_0x26a8800;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26f3770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26f3630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26f3590_0, 0;
    %assign/vec4 v0x26f34f0_0, 0;
    %wait E_0x26a8800;
    %load/vec4 v0x26f3860_0;
    %store/vec4 v0x26f3900_0, 0, 1;
    %fork t_1, S_0x26f2cf0;
    %jmp t_0;
    .scope S_0x26f2cf0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26f2f30_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x26f2f30_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x26a8800;
    %load/vec4 v0x26f2f30_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x26f3770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26f3630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26f3590_0, 0;
    %assign/vec4 v0x26f34f0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26f2f30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x26f2f30_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x26f29c0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26a8960;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x26f3770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26f3630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26f3590_0, 0;
    %assign/vec4 v0x26f34f0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x26f3860_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x26f3900_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x26aa180;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f75b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f7a10_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x26aa180;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x26f75b0_0;
    %inv;
    %store/vec4 v0x26f75b0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x26aa180;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x26f36d0_0, v0x26f7b80_0, v0x26f73d0_0, v0x26f7470_0, v0x26f7510_0, v0x26f7650_0, v0x26f78d0_0, v0x26f7830_0, v0x26f7790_0, v0x26f76f0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x26aa180;
T_9 ;
    %load/vec4 v0x26f7970_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x26f7970_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26f7970_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x26f7970_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x26f7970_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x26f7970_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x26f7970_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x26f7970_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x26f7970_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x26f7970_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x26aa180;
T_10 ;
    %wait E_0x26a8960;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26f7970_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f7970_0, 4, 32;
    %load/vec4 v0x26f7ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x26f7970_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f7970_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26f7970_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f7970_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x26f78d0_0;
    %load/vec4 v0x26f78d0_0;
    %load/vec4 v0x26f7830_0;
    %xor;
    %load/vec4 v0x26f78d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x26f7970_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f7970_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x26f7970_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f7970_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x26f7790_0;
    %load/vec4 v0x26f7790_0;
    %load/vec4 v0x26f76f0_0;
    %xor;
    %load/vec4 v0x26f7790_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x26f7970_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f7970_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x26f7970_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f7970_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/ece241_2013_q2/iter0/response4/top_module.sv";
