<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — vliw stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="processor.html">processor</a></span> (20)
<br/><span class="tag"><a href="architectur.html">architectur</a></span> (19)
<br/><span class="tag"><a href="cluster.html">cluster</a></span> (13)
<br/><span class="tag"><a href="embed.html">embed</a></span> (9)
<br/><span class="tag"><a href="compil.html">compil</a></span> (8)
</div>
<h2><span class="ttl">Stem</span> vliw$ (<a href="../words.html">all stems</a>)</h2>
<h3>53 papers:</h3>
<dl class="toc"><dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-ZhangWSX.html">DATE-2014-ZhangWSX</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Lifetime holes aware register allocation for clustered VLIW processors (<abbr title="Xuemeng Zhang">XZ</abbr>, <abbr title="Hui Wu">HW</abbr>, <abbr title="Haiyan Sun">HS</abbr>, <abbr title="Jingling Xue">JX</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2014-LeeLLP.html">LCTES-2014-LeeLLP</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Improving performance of loops on DIAM-based VLIW architectures (<abbr title="Jinyong Lee">JL</abbr>, <abbr title="Jongwon Lee">JL</abbr>, <abbr title="Jongeun Lee">JL</abbr>, <abbr title="Yunheung Paek">YP</abbr>), pp. 135–144.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-RahimiBG.html">DAC-2013-RahimiBG</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Aging-aware compiler-directed VLIW assignment for GPGPU architectures (<abbr title="Abbas Rahimi">AR</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Rajesh K. Gupta">RKG</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-BrandonW.html">DATE-2013-BrandonW</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Support for dynamic issue width in VLIW processors using generic binaries (<abbr title="Anthony Brandon">AB</abbr>, <abbr title="Stephan Wong">SW</abbr>), pp. 827–832.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-SabenaRS.html">DATE-2012-SabenaRS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A new SBST algorithm for testing the register file of VLIW processors (<abbr title="Davide Sabena">DS</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Luca Sterpone">LS</abbr>), pp. 412–417.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2012-HuangZX.html">LCTES-2012-HuangZX</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>WCET-aware re-scheduling register allocation for real-time embedded systems with clustered VLIW architecture (<abbr title="Yazhi Huang">YH</abbr>, <abbr title="Mengying Zhao">MZ</abbr>, <abbr title="Chun Jason Xue">CJX</abbr>), pp. 31–40.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-BernardC.html">DATE-2011-BernardC</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A low-power VLIW processor for 3GPP-LTE complex numbers processing (<abbr title="Christian Bernard">CB</abbr>, <abbr title="Fabien Clermidy">FC</abbr>), pp. 234–239.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-WongAN.html">DATE-2010-WongAN</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Dynamically reconfigurable register file for a softcore VLIW processor (<abbr title="Stephan Wong">SW</abbr>, <abbr title="Fakhar Anjam">FA</abbr>, <abbr title="Faisal Nadeem">FN</abbr>), pp. 969–972.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-BonnyH.html">DAC-2009-BonnyH</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>LICT: left-uncompressed instructions compression technique to improve the decoding performance of VLIW processors (<abbr title="Talal Bonny">TB</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 903–906.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-Scholzel.html">DATE-2007-Scholzel</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>Interactive presentation: Time-constrained clustering for DSE of clustered VLIW-ASP (<abbr title="Mario Schölzel">MS</abbr>), pp. 467–472.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2007-ChenTCLYLL.html">LCTES-2007-ChenTCLYLL</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Enabling compiler flow for embedded VLIW DSP processors with distributed register files (<abbr title="Chung-Kai Chen">CKC</abbr>, <abbr title="Ling-Hua Tseng">LHT</abbr>, <abbr title="Shih-Chang Chen">SCC</abbr>, <abbr title="Young-Jia Lin">YJL</abbr>, <abbr title="Yi-Ping You">YPY</abbr>, <abbr title="Chia-Han Lu">CHL</abbr>, <abbr title="Jenq Kuen Lee">JKL</abbr>), pp. 146–148.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2007-XuT.html">LCTES-2007-XuT</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Tetris: a new register pressure control technique for VLIW processors (<abbr title="Weifeng Xu">WX</abbr>, <abbr title="Russell Tessier">RT</abbr>), pp. 113–122.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2007-YanL.html">LCTES-2007-YanL</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span></dt><dd>Stream execution on wide-issue clustered VLIW architectures (<abbr title="Shan Yan">SY</abbr>, <abbr title="Bill Lin">BL</abbr>), pp. 158–160.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-RaghavanLJCV.html">DATE-2006-RaghavanLJCV</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Distributed loop controller architecture for multi-threading in uni-threaded VLIW processors (<abbr title="Praveen Raghavan">PR</abbr>, <abbr title="Andy Lambrechts">AL</abbr>, <abbr title="Murali Jayapala">MJ</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Diederik Verkest">DV</abbr>), pp. 339–344.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2006-MutyamLNKI.html">LCTES-2006-MutyamLNKI</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span></dt><dd>Compiler-directed thermal management for VLIW functional units (<abbr title="Madhu Mutyam">MM</abbr>, <abbr title="Feihui Li">FL</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 163–172.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-AdirADLRVCCD.html">DAC-2005-AdirADLRVCCD</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>VLIW: a case study of parallelism verification (<abbr title="Allon Adir">AA</abbr>, <abbr title="Yaron Arbetman">YA</abbr>, <abbr title="Bella Dubrov">BD</abbr>, <abbr title="Yossi Lichtenstein">YL</abbr>, <abbr title="Michal Rimon">MR</abbr>, <abbr title="Michael Vinov">MV</abbr>, <abbr title="Massimo A. Calligaro">MAC</abbr>, <abbr title="Andrew Cofler">AC</abbr>, <abbr title="Gabriel Duffy">GD</abbr>), pp. 779–782.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-BarrettaFSB.html">DATE-2005-BarrettaFSB</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Multithreaded Extension to Multicluster VLIW Processors for Embedded Applications (<abbr title="Domenico Barretta">DB</abbr>, <abbr title="William Fornaciari">WF</abbr>, <abbr title="Mariagiovanna Sami">MS</abbr>, <abbr title="Daniele Bagni">DB</abbr>), pp. 748–749.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-GangwarBPK.html">DATE-2005-GangwarBPK</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span></dt><dd>Evaluation of Bus Based Interconnect Mechanisms in Clustered VLIW Architectures (<abbr title="Anup Gangwar">AG</abbr>, <abbr title="M. Balakrishnan">MB</abbr>, <abbr title="Preeti Ranjan Panda">PRP</abbr>, <abbr title="Anshul Kumar">AK</abbr>), pp. 730–735.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-LinXW.html">DATE-DF-2004-LinXW</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>LZW-Based Code Compression for VLIW Embedded Systems (<abbr title="Chang Hong Lin">CHL</abbr>, <abbr title="Yuan Xie">YX</abbr>, <abbr title="Wayne Wolf">WW</abbr>), pp. 76–81.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-MeiVVL.html">DATE-v2-2004-MeiVVL</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Design Methodology for a Tightly Coupled VLIW/Reconfigurable Matrix Architecture: A Case Study (<abbr title="Bingfeng Mei">BM</abbr>, <abbr title="Serge Vernalde">SV</abbr>, <abbr title="Diederik Verkest">DV</abbr>, <abbr title="Rudy Lauwereins">RL</abbr>), pp. 1224–1229.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-MaciiMCZ.html">DATE-2003-MaciiMCZ</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>A New Algorithm for Energy-Driven Data Compression in VLIW Embedded Processors (<abbr title="Alberto Macii">AM</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Fabrizio Crudo">FC</abbr>, <abbr title="Roberto Zafalon">RZ</abbr>), pp. 10024–10029.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-PillaiJ.html">DATE-2003-PillaiJ</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Compiler-Directed ILP Extraction for Clustered VLIW/EPIC Machines: Predication, Speculation and Modulo Scheduling (<abbr title="Satish Pillai">SP</abbr>, <abbr title="Margarida F. Jacome">MFJ</abbr>), pp. 10422–10427.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2003-KimVKI.html">LCTES-2003-KimVKI</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Adapting instruction level parallelism for optimizing leakage in VLIW architectures (<abbr title="Hyun Suk Kim">HSK</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 275–283.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-BonaSSZSZ.html">DAC-2002-BonaSSZSZ</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Energy estimation and optimization of embedded VLIW processors based on instruction clustering (<abbr title="Andrea Bona">AB</abbr>, <abbr title="Mariagiovanna Sami">MS</abbr>, <abbr title="Donatella Sciuto">DS</abbr>, <abbr title="Vittorio Zaccaria">VZ</abbr>, <abbr title="Cristina Silvano">CS</abbr>, <abbr title="Roberto Zafalon">RZ</abbr>), pp. 886–891.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-BonaSSZSZ.html">DATE-2002-BonaSSZSZ</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>An Instruction-Level Methodology for Power Estimation and Optimization of Embedded VLIW Cores (<abbr title="Andrea Bona">AB</abbr>, <abbr title="Mariagiovanna Sami">MS</abbr>, <abbr title="Donatella Sciuto">DS</abbr>, <abbr title="Vittorio Zaccaria">VZ</abbr>, <abbr title="Cristina Silvano">CS</abbr>, <abbr title="Roberto Zafalon">RZ</abbr>), p. 1128.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-RizzoC.html">DATE-2002-RizzoC</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/video.html" title="video">#video</a></span></dt><dd>A Video Compression Case Study on a Reconfigurable VLIW Architecture (<abbr title="Davide Rizzo">DR</abbr>, <abbr title="Osvaldo Colavin">OC</abbr>), pp. 540–546.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2002-JeeP.html">SAC-2002-JeeP</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance evaluation for a compressed-VLIW processor (<abbr title="Sunghyun Jee">SJ</abbr>, <abbr title="Kannappan Palaniappan">KP</abbr>), pp. 913–917.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-SCOPES-2002-FengH.html">LCTES-SCOPES-2002-FengH</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Automatic formal verification for scheduled VLIW code (<abbr title="Xiushan Feng">XF</abbr>, <abbr title="Alan J. Hu">AJH</abbr>), pp. 85–92.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-SCOPES-2002-KesslerB.html">LCTES-SCOPES-2002-KesslerB</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/code%20generation.html" title="code generation">#code generation</a></span></dt><dd>Optimal integrated code generation for clustered VLIW architectures (<abbr title="Christoph W. Keßler">CWK</abbr>, <abbr title="Andrzej Bednarski">AB</abbr>), pp. 102–111.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-SCOPES-2002-QianCS.html">LCTES-SCOPES-2002-QianCS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Loop fusion for clustered VLIW architectures (<abbr title="Yi Qian">YQ</abbr>, <abbr title="Steve Carr">SC</abbr>, <abbr title="Philip H. Sweany">PHS</abbr>), pp. 112–119.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-JacomeVP.html">DAC-2001-JacomeVP</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Clustered VLIW Architectures with Predicated Switching (<abbr title="Margarida F. Jacome">MFJ</abbr>, <abbr title="Gustavo de Veciana">GdV</abbr>, <abbr title="Satish Pillai">SP</abbr>), pp. 696–701.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-LapinskiiJV.html">DAC-2001-LapinskiiJV</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>High-Quality Operation Binding for Clustered VLIW Datapaths (<abbr title="Viktor S. Lapinskii">VSL</abbr>, <abbr title="Margarida F. Jacome">MFJ</abbr>, <abbr title="Gustavo de Veciana">GdV</abbr>), pp. 702–707.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-VelevB.html">DAC-2001-VelevB</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Effective Use of Boolean Satisfiability Procedures in the Formal Verification of Superscalar and VLIW Microprocessors (<abbr title="Miroslav N. Velev">MNV</abbr>, <abbr title="Randal E. Bryant">REB</abbr>), pp. 226–231.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-BekooijEWB.html">DATE-2001-BekooijEWB</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span></dt><dd>Functional units with conditional input/output behavior in VLIW processors (<abbr title="Marco Bekooij">MB</abbr>, <abbr title="Loek J. M. Engels">LJME</abbr>, <abbr title="Albert van der Werf">AvdW</abbr>, <abbr title="Natalino G. Busá">NGB</abbr>), p. 822.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-SamiSSZZ.html">DATE-2001-SamiSSZZ</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Exploiting data forwarding to reduce the power budget of VLIW embedded processors (<abbr title="Mariagiovanna Sami">MS</abbr>, <abbr title="Donatella Sciuto">DS</abbr>, <abbr title="Cristina Silvano">CS</abbr>, <abbr title="Vittorio Zaccaria">VZ</abbr>, <abbr title="Roberto Zafalon">RZ</abbr>), pp. 252–257.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-TerechkoPE.html">DATE-2001-TerechkoPE</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>PRMDL: a machine description language for clustered VLIW architectures (<abbr title="Andrei Terechko">AT</abbr>, <abbr title="Evert-Jan D. Pol">EJDP</abbr>, <abbr title="Jos T. J. van Eijndhoven">JTJvE</abbr>), p. 821.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2001-Touati.html">CC-2001-Touati</a></dt><dd>Register Saturation in Superscalar and VLIW Codes (<abbr title="Sid Ahmed Ali Touati">SAAT</abbr>), pp. 213–228.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-OM-2001-GranstonSZ.html">LCTES-OM-2001-GranstonSZ</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Software Pipelining Irregular Loops on the TMS320C6000 VLIW DSP Architecture (<abbr title="Elana D. Granston">EDG</abbr>, <abbr title="Eric Stotzer">ES</abbr>, <abbr title="Joe Zbiciak">JZ</abbr>), pp. 138–144.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-GebotysGW.html">DAC-2000-GebotysGW</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Power minimization derived from architectural-usage of VLIW processors (<abbr title="Catherine H. Gebotys">CHG</abbr>, <abbr title="Robert J. Gebotys">RJG</abbr>, <abbr title="S. Wiratunga">SW</abbr>), pp. 308–311.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-HaugKR.html">DATE-2000-HaugKR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>A Hardware Platform for VLIW Based Emulation of Digital Designs (<abbr title="Gunter Haug">GH</abbr>, <abbr title="Udo Kebschull">UK</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), p. 747.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2000-Velev.html">CAV-2000-Velev</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal Verification of VLIW Microprocessors with Speculative Execution (<abbr title="Miroslav N. Velev">MNV</abbr>), pp. 296–311.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-AlippiFPS.html">DATE-1999-AlippiFPS</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A DAG-Based Design Approach for Reconfigurable VLIW Processors (<abbr title="Cesare Alippi">CA</abbr>, <abbr title="William Fornaciari">WF</abbr>, <abbr title="Laura Pozzi">LP</abbr>, <abbr title="Mariagiovanna Sami">MS</abbr>), pp. 778–779.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-Leupers.html">DATE-1999-Leupers</a> <span class="tag"><a href="../tag/code%20generation.html" title="code generation">#code generation</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Exploiting Conditional Instructions in Code Generation for Embedded VLIW Processors (<abbr title="Rainer Leupers">RL</abbr>), p. 105–?.</dd> 
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-1999-StotzerL.html">LCTES-1999-StotzerL</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Modulo Scheduling for the TMS320C6x VLIW DSP Architecture (<abbr title="Eric Stotzer">ES</abbr>, <abbr title="Ernst L. Leiss">ELL</abbr>), pp. 28–34.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-1998-StumpelTK.html">CC-1998-StumpelTK</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>VLIW Compilation Techniques for Superscalar Architectures (<abbr title="Esther Stümpel">ES</abbr>, <abbr title="Michael Thies">MT</abbr>, <abbr title="Uwe Kastens">UK</abbr>), pp. 234–248.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-1994-SlowikPP.html">CC-1994-SlowikPP</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Compiling Nested Loops for Limited Connectivity VLIWs (<abbr title="Adrian Slowik">AS</abbr>, <abbr title="Georg Piepenbrock">GP</abbr>, <abbr title="Peter Pfahler">PP</abbr>), pp. 143–157.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1994-EbciogluGKSZ.html">PLDI-1994-EbciogluGKSZ</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>VLIW Compilation Techniques in a Superscalar Environment (<abbr title="Kemal Ebcioglu">KE</abbr>, <abbr title="Randy D. Groves">RDG</abbr>, <abbr title="Ki-Chang Kim">KCK</abbr>, <abbr title="Gabriel M. Silberman">GMS</abbr>, <abbr title="Isaac Ziv">IZ</abbr>), pp. 36–48.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1992-MahlkeCHRS.html">ASPLOS-1992-MahlkeCHRS</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Sentinel Scheduling for VLIW and Superscalar Processors (<abbr title="Scott A. Mahlke">SAM</abbr>, <abbr title="William Y. Chen">WYC</abbr>, <abbr title="Wen-mei W. Hwu">WmWH</abbr>, <abbr title="B. Ramakrishna Rau">BRR</abbr>, <abbr title="Michael S. Schlansker">MSS</abbr>), pp. 238–247.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1991-WolfeS.html">ASPLOS-1991-WolfeS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>A Variable Instruction Stream Extension to the VLIW Architecture (<abbr title="Andrew Wolfe">AW</abbr>, <abbr title="John Paul Shen">JPS</abbr>), pp. 2–14.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-1991-BakewellQW.html">PPoPP-1991-BakewellQW</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Mapping Concurrent Programs to VLIW Processors (<abbr title="Hester Bakewell">HB</abbr>, <abbr title="Donna J. Quammen">DJQ</abbr>, <abbr title="Pearl Y. Wang">PYW</abbr>), pp. 21–27.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1988-Lam.html">PLDI-1988-Lam</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Software Pipelining: An Effective Scheduling Technique for VLIW Machines (<abbr title="Monica S. Lam">MSL</abbr>), pp. 318–328.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../Best-of-PLDI-1988-Lam88a.html">Best-of-PLDI-1988-Lam88a</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Software pipelining: an effective scheduling technique for VLIW machines (with retrospective) (<abbr title="Monica S. Lam">MSL</abbr>), pp. 244–256.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1987-ColwellNOPR.html">ASPLOS-1987-ColwellNOPR</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>A VLIW Architecture for a Trace Scheduling Compiler (<abbr title="Robert P. Colwell">RPC</abbr>, <abbr title="Robert P. Nix">RPN</abbr>, <abbr title="John J. O'Donnell">JJO</abbr>, <abbr title="David B. Papworth">DBP</abbr>, <abbr title="Paul K. Rodman">PKR</abbr>), pp. 180–192.</dd> <div class="pagevis" style="width:12px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>