C:/lscc/diamond/3.14/questasim/win64/VisualizerRls/bin/viscom.exe -nolock -quiet -jmem_size 15679776 work.div_clk_tb(behavior) -quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc -allow_unnamed -o _opt -id 2-ac675dfda9e9-6837ca9f-322-151c +__design_bin_path+D:/RTL_FPGA/SD2/VERILOG/aula7-divisor/sim_div +__betafsm