$date
	Sun Oct 23 04:18:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#333324
b111 !
1"
#333326
b111 &
b111 %
1$
#333327
0"
#333330
b10110 &
b10110 %
#333334
b1011 &
b1011 %
#333338
b100010 &
b100010 %
#333342
b10001 &
b10001 %
#333346
b110100 &
b110100 %
#333350
b11010 &
b11010 %
#333354
b1101 &
b1101 %
#333358
b101000 &
b101000 %
#333362
b10100 &
b10100 %
#333366
b1010 &
b1010 %
#333370
b101 &
b101 %
#333374
b10000 &
b10000 %
#333378
b1000 &
b1000 %
#333382
b100 &
b100 %
#333386
b10 &
b10 %
#333390
b1 &
1#
b1 %
#333394
b0 &
b0 %
0#
0$
#1344968
b1 !
1"
#1344970
b1 &
b1 %
1$
#1344971
0"
#1344974
1#
#1344978
b0 &
b0 %
0#
0$
#2402446
b10000 &
b10000 %
1$
b10000 !
1"
#2402447
0"
#2402450
b1000 &
b1000 %
#2402454
b100 &
b100 %
#2402458
b10 &
b10 %
#2402462
b1 &
1#
b1 %
#2402466
b0 &
b0 %
0#
0$
#4500012
