Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Thu Jun  1 11:36:14 2023
| Host              : HP-EliteDesk-800-G2-TWR running 64-bit Ubuntu 22.04.2 LTS
| Command           : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports/ariane.timing_WORST_100.rpt
| Design            : ariane_xilinx
| Device            : xcku5p-ffvb676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.389ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/write_pointer_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.820ns  (logic 0.076ns (9.265%)  route 0.744ns (90.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 2983.979 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.855ns, distribution 0.873ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.744  2984.088    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/c0_ddr4_ui_clk_sync_rst
    SLICE_X32Y109        FDCE                                         f  i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/write_pointer_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.728  2983.979    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/clk_out1
    SLICE_X32Y109        FDCE                                         r  i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/write_pointer_q_reg[0]/C
                         clock pessimism              0.000  2983.979    
                         clock uncertainty           -0.215  2983.765    
    SLICE_X32Y109        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066  2983.699    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/write_pointer_q_reg[0]
  -------------------------------------------------------------------
                         required time                       2983.699    
                         arrival time                       -2984.088    
  -------------------------------------------------------------------
                         slack                                 -0.389    

Slack (VIOLATED) :        -0.389ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[1][16]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.820ns  (logic 0.076ns (9.265%)  route 0.744ns (90.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 2983.979 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.855ns, distribution 0.873ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.744  2984.088    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X32Y109        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[1][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.728  2983.979    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X32Y109        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[1][16]/C
                         clock pessimism              0.000  2983.979    
                         clock uncertainty           -0.215  2983.765    
    SLICE_X32Y109        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066  2983.699    i_dm_top/i_dm_csrs/progbuf_q_reg[1][16]
  -------------------------------------------------------------------
                         required time                       2983.699    
                         arrival time                       -2984.088    
  -------------------------------------------------------------------
                         slack                                 -0.389    

Slack (VIOLATED) :        -0.389ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbaddr_q_reg[40]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.820ns  (logic 0.076ns (9.265%)  route 0.744ns (90.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 2983.979 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.855ns, distribution 0.873ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.744  2984.088    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X32Y109        FDCE                                         f  i_dm_top/i_dm_csrs/sbaddr_q_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.728  2983.979    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X32Y109        FDCE                                         r  i_dm_top/i_dm_csrs/sbaddr_q_reg[40]/C
                         clock pessimism              0.000  2983.979    
                         clock uncertainty           -0.215  2983.765    
    SLICE_X32Y109        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066  2983.699    i_dm_top/i_dm_csrs/sbaddr_q_reg[40]
  -------------------------------------------------------------------
                         required time                       2983.699    
                         arrival time                       -2984.088    
  -------------------------------------------------------------------
                         slack                                 -0.389    

Slack (VIOLATED) :        -0.387ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/command_q_reg[control][7]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.817ns  (logic 0.076ns (9.299%)  route 0.741ns (90.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 2983.978 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.855ns, distribution 0.872ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.741  2984.085    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X32Y109        FDCE                                         f  i_dm_top/i_dm_csrs/command_q_reg[control][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.727  2983.978    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X32Y109        FDCE                                         r  i_dm_top/i_dm_csrs/command_q_reg[control][7]/C
                         clock pessimism              0.000  2983.978    
                         clock uncertainty           -0.215  2983.764    
    SLICE_X32Y109        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066  2983.698    i_dm_top/i_dm_csrs/command_q_reg[control][7]
  -------------------------------------------------------------------
                         required time                       2983.698    
                         arrival time                       -2984.085    
  -------------------------------------------------------------------
                         slack                                 -0.387    

Slack (VIOLATED) :        -0.387ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[3][7]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.817ns  (logic 0.076ns (9.299%)  route 0.741ns (90.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 2983.978 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.855ns, distribution 0.872ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.741  2984.085    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X32Y109        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[3][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.727  2983.978    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X32Y109        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[3][7]/C
                         clock pessimism              0.000  2983.978    
                         clock uncertainty           -0.215  2983.764    
    SLICE_X32Y109        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066  2983.698    i_dm_top/i_dm_csrs/progbuf_q_reg[3][7]
  -------------------------------------------------------------------
                         required time                       2983.698    
                         arrival time                       -2984.085    
  -------------------------------------------------------------------
                         slack                                 -0.387    

Slack (VIOLATED) :        -0.384ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[1][11]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.821ns  (logic 0.076ns (9.261%)  route 0.745ns (90.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 2983.985 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.855ns, distribution 0.879ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.745  2984.088    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y108        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[1][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.734  2983.985    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X29Y108        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[1][11]/C
                         clock pessimism              0.000  2983.985    
                         clock uncertainty           -0.215  2983.770    
    SLICE_X29Y108        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066  2983.704    i_dm_top/i_dm_csrs/progbuf_q_reg[1][11]
  -------------------------------------------------------------------
                         required time                       2983.704    
                         arrival time                       -2984.088    
  -------------------------------------------------------------------
                         slack                                 -0.384    

Slack (VIOLATED) :        -0.384ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbaddr_q_reg[55]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.821ns  (logic 0.076ns (9.261%)  route 0.745ns (90.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 2983.985 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.855ns, distribution 0.879ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.745  2984.088    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y108        FDCE                                         f  i_dm_top/i_dm_csrs/sbaddr_q_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.734  2983.985    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X29Y108        FDCE                                         r  i_dm_top/i_dm_csrs/sbaddr_q_reg[55]/C
                         clock pessimism              0.000  2983.985    
                         clock uncertainty           -0.215  2983.770    
    SLICE_X29Y108        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066  2983.704    i_dm_top/i_dm_csrs/sbaddr_q_reg[55]
  -------------------------------------------------------------------
                         required time                       2983.704    
                         arrival time                       -2984.088    
  -------------------------------------------------------------------
                         slack                                 -0.384    

Slack (VIOLATED) :        -0.382ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/command_q_reg[control][15]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.818ns  (logic 0.076ns (9.295%)  route 0.742ns (90.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 2983.984 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.855ns, distribution 0.878ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.742  2984.085    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y108        FDCE                                         f  i_dm_top/i_dm_csrs/command_q_reg[control][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.733  2983.984    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X29Y108        FDCE                                         r  i_dm_top/i_dm_csrs/command_q_reg[control][15]/C
                         clock pessimism              0.000  2983.984    
                         clock uncertainty           -0.215  2983.769    
    SLICE_X29Y108        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066  2983.703    i_dm_top/i_dm_csrs/command_q_reg[control][15]
  -------------------------------------------------------------------
                         required time                       2983.703    
                         arrival time                       -2984.085    
  -------------------------------------------------------------------
                         slack                                 -0.382    

Slack (VIOLATED) :        -0.382ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_sba/FSM_sequential_state_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.818ns  (logic 0.076ns (9.295%)  route 0.742ns (90.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 2983.984 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.855ns, distribution 0.878ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.742  2984.085    i_dm_top/i_dm_sba/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y108        FDCE                                         f  i_dm_top/i_dm_sba/FSM_sequential_state_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.733  2983.984    i_dm_top/i_dm_sba/clk_out1
    SLICE_X29Y108        FDCE                                         r  i_dm_top/i_dm_sba/FSM_sequential_state_q_reg[0]/C
                         clock pessimism              0.000  2983.984    
                         clock uncertainty           -0.215  2983.769    
    SLICE_X29Y108        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066  2983.703    i_dm_top/i_dm_sba/FSM_sequential_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                       2983.703    
                         arrival time                       -2984.085    
  -------------------------------------------------------------------
                         slack                                 -0.382    

Slack (VIOLATED) :        -0.381ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[1][29]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.813ns  (logic 0.076ns (9.347%)  route 0.737ns (90.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 2983.980 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.855ns, distribution 0.874ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.737  2984.081    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X32Y114        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[1][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.729  2983.980    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X32Y114        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[1][29]/C
                         clock pessimism              0.000  2983.980    
                         clock uncertainty           -0.215  2983.766    
    SLICE_X32Y114        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066  2983.700    i_dm_top/i_dm_csrs/progbuf_q_reg[1][29]
  -------------------------------------------------------------------
                         required time                       2983.700    
                         arrival time                       -2984.081    
  -------------------------------------------------------------------
                         slack                                 -0.381    

Slack (VIOLATED) :        -0.381ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_mem/rdata_q_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.813ns  (logic 0.076ns (9.347%)  route 0.737ns (90.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 2983.980 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.855ns, distribution 0.874ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.737  2984.081    i_dm_top/i_dm_mem/c0_ddr4_ui_clk_sync_rst
    SLICE_X32Y114        FDCE                                         f  i_dm_top/i_dm_mem/rdata_q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.729  2983.980    i_dm_top/i_dm_mem/clk_out1
    SLICE_X32Y114        FDCE                                         r  i_dm_top/i_dm_mem/rdata_q_reg[22]/C
                         clock pessimism              0.000  2983.980    
                         clock uncertainty           -0.215  2983.766    
    SLICE_X32Y114        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066  2983.700    i_dm_top/i_dm_mem/rdata_q_reg[22]
  -------------------------------------------------------------------
                         required time                       2983.700    
                         arrival time                       -2984.081    
  -------------------------------------------------------------------
                         slack                                 -0.381    

Slack (VIOLATED) :        -0.379ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/data_q_reg[1][10]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.801ns  (logic 0.076ns (9.492%)  route 0.725ns (90.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 2983.970 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.855ns, distribution 0.864ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.725  2984.068    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X38Y109        FDCE                                         f  i_dm_top/i_dm_csrs/data_q_reg[1][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.719  2983.970    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X38Y109        FDCE                                         r  i_dm_top/i_dm_csrs/data_q_reg[1][10]/C
                         clock pessimism              0.000  2983.970    
                         clock uncertainty           -0.215  2983.755    
    SLICE_X38Y109        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066  2983.689    i_dm_top/i_dm_csrs/data_q_reg[1][10]
  -------------------------------------------------------------------
                         required time                       2983.689    
                         arrival time                       -2984.068    
  -------------------------------------------------------------------
                         slack                                 -0.379    

Slack (VIOLATED) :        -0.379ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/data_q_reg[1][12]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.801ns  (logic 0.076ns (9.492%)  route 0.725ns (90.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 2983.970 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.855ns, distribution 0.864ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.725  2984.068    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X38Y109        FDCE                                         f  i_dm_top/i_dm_csrs/data_q_reg[1][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.719  2983.970    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X38Y109        FDCE                                         r  i_dm_top/i_dm_csrs/data_q_reg[1][12]/C
                         clock pessimism              0.000  2983.970    
                         clock uncertainty           -0.215  2983.755    
    SLICE_X38Y109        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066  2983.689    i_dm_top/i_dm_csrs/data_q_reg[1][12]
  -------------------------------------------------------------------
                         required time                       2983.689    
                         arrival time                       -2984.068    
  -------------------------------------------------------------------
                         slack                                 -0.379    

Slack (VIOLATED) :        -0.379ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbaddr_q_reg[34]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.809ns  (logic 0.076ns (9.394%)  route 0.733ns (90.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 2983.978 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.855ns, distribution 0.872ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.733  2984.076    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X32Y108        FDCE                                         f  i_dm_top/i_dm_csrs/sbaddr_q_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.727  2983.978    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X32Y108        FDCE                                         r  i_dm_top/i_dm_csrs/sbaddr_q_reg[34]/C
                         clock pessimism              0.000  2983.978    
                         clock uncertainty           -0.215  2983.764    
    SLICE_X32Y108        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066  2983.698    i_dm_top/i_dm_csrs/sbaddr_q_reg[34]
  -------------------------------------------------------------------
                         required time                       2983.698    
                         arrival time                       -2984.076    
  -------------------------------------------------------------------
                         slack                                 -0.379    

Slack (VIOLATED) :        -0.379ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[1][26]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.817ns  (logic 0.076ns (9.307%)  route 0.741ns (90.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 2983.986 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.855ns, distribution 0.880ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.741  2984.084    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y110        FDCE                                         f  i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[1][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.735  2983.986    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/clk_out1
    SLICE_X29Y110        FDCE                                         r  i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[1][26]/C
                         clock pessimism              0.000  2983.986    
                         clock uncertainty           -0.215  2983.771    
    SLICE_X29Y110        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066  2983.705    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[1][26]
  -------------------------------------------------------------------
                         required time                       2983.705    
                         arrival time                       -2984.084    
  -------------------------------------------------------------------
                         slack                                 -0.379    

Slack (VIOLATED) :        -0.379ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[3][10]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.817ns  (logic 0.076ns (9.307%)  route 0.741ns (90.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 2983.986 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.855ns, distribution 0.880ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.741  2984.084    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y110        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[3][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.735  2983.986    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X29Y110        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[3][10]/C
                         clock pessimism              0.000  2983.986    
                         clock uncertainty           -0.215  2983.771    
    SLICE_X29Y110        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066  2983.705    i_dm_top/i_dm_csrs/progbuf_q_reg[3][10]
  -------------------------------------------------------------------
                         required time                       2983.705    
                         arrival time                       -2984.084    
  -------------------------------------------------------------------
                         slack                                 -0.379    

Slack (VIOLATED) :        -0.379ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[3][16]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.817ns  (logic 0.076ns (9.307%)  route 0.741ns (90.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 2983.986 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.855ns, distribution 0.880ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.741  2984.084    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y110        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[3][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.735  2983.986    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X29Y110        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[3][16]/C
                         clock pessimism              0.000  2983.986    
                         clock uncertainty           -0.215  2983.771    
    SLICE_X29Y110        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066  2983.705    i_dm_top/i_dm_csrs/progbuf_q_reg[3][16]
  -------------------------------------------------------------------
                         required time                       2983.705    
                         arrival time                       -2984.084    
  -------------------------------------------------------------------
                         slack                                 -0.379    

Slack (VIOLATED) :        -0.379ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[3][23]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.817ns  (logic 0.076ns (9.307%)  route 0.741ns (90.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 2983.986 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.855ns, distribution 0.880ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.741  2984.084    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y110        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[3][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.735  2983.986    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X29Y110        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[3][23]/C
                         clock pessimism              0.000  2983.986    
                         clock uncertainty           -0.215  2983.771    
    SLICE_X29Y110        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066  2983.705    i_dm_top/i_dm_csrs/progbuf_q_reg[3][23]
  -------------------------------------------------------------------
                         required time                       2983.705    
                         arrival time                       -2984.084    
  -------------------------------------------------------------------
                         slack                                 -0.379    

Slack (VIOLATED) :        -0.377ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/data_q_reg[1][6]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.806ns  (logic 0.076ns (9.429%)  route 0.730ns (90.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 2983.977 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.855ns, distribution 0.871ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.730  2984.073    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X32Y108        FDCE                                         f  i_dm_top/i_dm_csrs/data_q_reg[1][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.726  2983.977    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X32Y108        FDCE                                         r  i_dm_top/i_dm_csrs/data_q_reg[1][6]/C
                         clock pessimism              0.000  2983.977    
                         clock uncertainty           -0.215  2983.763    
    SLICE_X32Y108        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066  2983.697    i_dm_top/i_dm_csrs/data_q_reg[1][6]
  -------------------------------------------------------------------
                         required time                       2983.697    
                         arrival time                       -2984.073    
  -------------------------------------------------------------------
                         slack                                 -0.377    

Slack (VIOLATED) :        -0.377ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[0][26]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.814ns  (logic 0.076ns (9.342%)  route 0.738ns (90.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 2983.985 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.855ns, distribution 0.879ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.738  2984.081    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y110        FDCE                                         f  i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[0][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.734  2983.985    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/clk_out1
    SLICE_X29Y110        FDCE                                         r  i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[0][26]/C
                         clock pessimism              0.000  2983.985    
                         clock uncertainty           -0.215  2983.770    
    SLICE_X29Y110        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066  2983.704    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q_reg[0][26]
  -------------------------------------------------------------------
                         required time                       2983.704    
                         arrival time                       -2984.081    
  -------------------------------------------------------------------
                         slack                                 -0.377    

Slack (VIOLATED) :        -0.377ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[7][10]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.814ns  (logic 0.076ns (9.342%)  route 0.738ns (90.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 2983.985 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.855ns, distribution 0.879ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.738  2984.081    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y110        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[7][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.734  2983.985    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X29Y110        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[7][10]/C
                         clock pessimism              0.000  2983.985    
                         clock uncertainty           -0.215  2983.770    
    SLICE_X29Y110        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066  2983.704    i_dm_top/i_dm_csrs/progbuf_q_reg[7][10]
  -------------------------------------------------------------------
                         required time                       2983.704    
                         arrival time                       -2984.081    
  -------------------------------------------------------------------
                         slack                                 -0.377    

Slack (VIOLATED) :        -0.377ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[7][16]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.814ns  (logic 0.076ns (9.342%)  route 0.738ns (90.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 2983.985 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.855ns, distribution 0.879ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.738  2984.081    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y110        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[7][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.734  2983.985    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X29Y110        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[7][16]/C
                         clock pessimism              0.000  2983.985    
                         clock uncertainty           -0.215  2983.770    
    SLICE_X29Y110        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066  2983.704    i_dm_top/i_dm_csrs/progbuf_q_reg[7][16]
  -------------------------------------------------------------------
                         required time                       2983.704    
                         arrival time                       -2984.081    
  -------------------------------------------------------------------
                         slack                                 -0.377    

Slack (VIOLATED) :        -0.377ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[7][30]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.814ns  (logic 0.076ns (9.342%)  route 0.738ns (90.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 2983.985 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.855ns, distribution 0.879ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.738  2984.081    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y110        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[7][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.734  2983.985    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X29Y110        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[7][30]/C
                         clock pessimism              0.000  2983.985    
                         clock uncertainty           -0.215  2983.770    
    SLICE_X29Y110        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066  2983.704    i_dm_top/i_dm_csrs/progbuf_q_reg[7][30]
  -------------------------------------------------------------------
                         required time                       2983.704    
                         arrival time                       -2984.081    
  -------------------------------------------------------------------
                         slack                                 -0.377    

Slack (VIOLATED) :        -0.375ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[4][24]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.804ns  (logic 0.076ns (9.449%)  route 0.728ns (90.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 2983.977 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.855ns, distribution 0.871ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.728  2984.072    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X33Y109        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[4][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.726  2983.977    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X33Y109        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[4][24]/C
                         clock pessimism              0.000  2983.977    
                         clock uncertainty           -0.215  2983.763    
    SLICE_X33Y109        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066  2983.697    i_dm_top/i_dm_csrs/progbuf_q_reg[4][24]
  -------------------------------------------------------------------
                         required time                       2983.697    
                         arrival time                       -2984.072    
  -------------------------------------------------------------------
                         slack                                 -0.375    

Slack (VIOLATED) :        -0.373ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[4][29]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.806ns  (logic 0.076ns (9.434%)  route 0.730ns (90.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 2983.981 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.855ns, distribution 0.875ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.730  2984.073    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X30Y108        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[4][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.730  2983.981    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X30Y108        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[4][29]/C
                         clock pessimism              0.000  2983.981    
                         clock uncertainty           -0.215  2983.766    
    SLICE_X30Y108        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066  2983.700    i_dm_top/i_dm_csrs/progbuf_q_reg[4][29]
  -------------------------------------------------------------------
                         required time                       2983.700    
                         arrival time                       -2984.073    
  -------------------------------------------------------------------
                         slack                                 -0.373    

Slack (VIOLATED) :        -0.373ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_mem/rdata_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.806ns  (logic 0.076ns (9.434%)  route 0.730ns (90.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 2983.981 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.855ns, distribution 0.875ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.730  2984.073    i_dm_top/i_dm_mem/c0_ddr4_ui_clk_sync_rst
    SLICE_X30Y108        FDCE                                         f  i_dm_top/i_dm_mem/rdata_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.730  2983.981    i_dm_top/i_dm_mem/clk_out1
    SLICE_X30Y108        FDCE                                         r  i_dm_top/i_dm_mem/rdata_q_reg[0]/C
                         clock pessimism              0.000  2983.981    
                         clock uncertainty           -0.215  2983.766    
    SLICE_X30Y108        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066  2983.700    i_dm_top/i_dm_mem/rdata_q_reg[0]
  -------------------------------------------------------------------
                         required time                       2983.700    
                         arrival time                       -2984.073    
  -------------------------------------------------------------------
                         slack                                 -0.373    

Slack (VIOLATED) :        -0.373ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_mem/rdata_q_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.806ns  (logic 0.076ns (9.434%)  route 0.730ns (90.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 2983.981 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.855ns, distribution 0.875ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.730  2984.073    i_dm_top/i_dm_mem/c0_ddr4_ui_clk_sync_rst
    SLICE_X30Y108        FDCE                                         f  i_dm_top/i_dm_mem/rdata_q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.730  2983.981    i_dm_top/i_dm_mem/clk_out1
    SLICE_X30Y108        FDCE                                         r  i_dm_top/i_dm_mem/rdata_q_reg[30]/C
                         clock pessimism              0.000  2983.981    
                         clock uncertainty           -0.215  2983.766    
    SLICE_X30Y108        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066  2983.700    i_dm_top/i_dm_mem/rdata_q_reg[30]
  -------------------------------------------------------------------
                         required time                       2983.700    
                         arrival time                       -2984.073    
  -------------------------------------------------------------------
                         slack                                 -0.373    

Slack (VIOLATED) :        -0.373ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_mem/rdata_q_reg[48]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.806ns  (logic 0.076ns (9.434%)  route 0.730ns (90.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 2983.981 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.855ns, distribution 0.875ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.730  2984.073    i_dm_top/i_dm_mem/c0_ddr4_ui_clk_sync_rst
    SLICE_X30Y108        FDCE                                         f  i_dm_top/i_dm_mem/rdata_q_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.730  2983.981    i_dm_top/i_dm_mem/clk_out1
    SLICE_X30Y108        FDCE                                         r  i_dm_top/i_dm_mem/rdata_q_reg[48]/C
                         clock pessimism              0.000  2983.981    
                         clock uncertainty           -0.215  2983.766    
    SLICE_X30Y108        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066  2983.700    i_dm_top/i_dm_mem/rdata_q_reg[48]
  -------------------------------------------------------------------
                         required time                       2983.700    
                         arrival time                       -2984.073    
  -------------------------------------------------------------------
                         slack                                 -0.373    

Slack (VIOLATED) :        -0.372ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/data_q_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.801ns  (logic 0.076ns (9.487%)  route 0.725ns (90.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 2983.977 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.855ns, distribution 0.871ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.725  2984.069    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X33Y114        FDCE                                         f  i_dm_top/i_dm_csrs/data_q_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.726  2983.977    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X33Y114        FDCE                                         r  i_dm_top/i_dm_csrs/data_q_reg[0][0]/C
                         clock pessimism              0.000  2983.977    
                         clock uncertainty           -0.215  2983.763    
    SLICE_X33Y114        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066  2983.697    i_dm_top/i_dm_csrs/data_q_reg[0][0]
  -------------------------------------------------------------------
                         required time                       2983.697    
                         arrival time                       -2984.069    
  -------------------------------------------------------------------
                         slack                                 -0.372    

Slack (VIOLATED) :        -0.372ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/data_q_reg[0][2]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.801ns  (logic 0.076ns (9.487%)  route 0.725ns (90.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 2983.977 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.855ns, distribution 0.871ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.725  2984.069    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X33Y114        FDCE                                         f  i_dm_top/i_dm_csrs/data_q_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.726  2983.977    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X33Y114        FDCE                                         r  i_dm_top/i_dm_csrs/data_q_reg[0][2]/C
                         clock pessimism              0.000  2983.977    
                         clock uncertainty           -0.215  2983.763    
    SLICE_X33Y114        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066  2983.697    i_dm_top/i_dm_csrs/data_q_reg[0][2]
  -------------------------------------------------------------------
                         required time                       2983.697    
                         arrival time                       -2984.069    
  -------------------------------------------------------------------
                         slack                                 -0.372    

Slack (VIOLATED) :        -0.372ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[5][7]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.801ns  (logic 0.076ns (9.487%)  route 0.725ns (90.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 2983.977 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.855ns, distribution 0.871ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.725  2984.069    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X33Y114        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[5][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.726  2983.977    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X33Y114        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[5][7]/C
                         clock pessimism              0.000  2983.977    
                         clock uncertainty           -0.215  2983.763    
    SLICE_X33Y114        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066  2983.697    i_dm_top/i_dm_csrs/progbuf_q_reg[5][7]
  -------------------------------------------------------------------
                         required time                       2983.697    
                         arrival time                       -2984.069    
  -------------------------------------------------------------------
                         slack                                 -0.372    

Slack (VIOLATED) :        -0.370ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[0][16]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.805ns  (logic 0.076ns (9.445%)  route 0.729ns (90.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 2983.983 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.855ns, distribution 0.877ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.729  2984.072    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X30Y108        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[0][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.732  2983.983    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X30Y108        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[0][16]/C
                         clock pessimism              0.000  2983.983    
                         clock uncertainty           -0.215  2983.768    
    SLICE_X30Y108        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066  2983.702    i_dm_top/i_dm_csrs/progbuf_q_reg[0][16]
  -------------------------------------------------------------------
                         required time                       2983.702    
                         arrival time                       -2984.072    
  -------------------------------------------------------------------
                         slack                                 -0.370    

Slack (VIOLATED) :        -0.370ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[0][26]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.805ns  (logic 0.076ns (9.445%)  route 0.729ns (90.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 2983.983 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.855ns, distribution 0.877ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.729  2984.072    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X30Y108        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[0][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.732  2983.983    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X30Y108        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[0][26]/C
                         clock pessimism              0.000  2983.983    
                         clock uncertainty           -0.215  2983.768    
    SLICE_X30Y108        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066  2983.702    i_dm_top/i_dm_csrs/progbuf_q_reg[0][26]
  -------------------------------------------------------------------
                         required time                       2983.702    
                         arrival time                       -2984.072    
  -------------------------------------------------------------------
                         slack                                 -0.370    

Slack (VIOLATED) :        -0.370ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[5][16]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.805ns  (logic 0.076ns (9.445%)  route 0.729ns (90.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 2983.983 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.855ns, distribution 0.877ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.729  2984.072    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X30Y108        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[5][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.732  2983.983    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X30Y108        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[5][16]/C
                         clock pessimism              0.000  2983.983    
                         clock uncertainty           -0.215  2983.768    
    SLICE_X30Y108        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066  2983.702    i_dm_top/i_dm_csrs/progbuf_q_reg[5][16]
  -------------------------------------------------------------------
                         required time                       2983.702    
                         arrival time                       -2984.072    
  -------------------------------------------------------------------
                         slack                                 -0.370    

Slack (VIOLATED) :        -0.369ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][16]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.800ns  (logic 0.076ns (9.499%)  route 0.724ns (90.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 2983.979 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.855ns, distribution 0.873ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.724  2984.068    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X33Y114        FDCE                                         f  i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.728  2983.979    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X33Y114        FDCE                                         r  i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][16]/C
                         clock pessimism              0.000  2983.979    
                         clock uncertainty           -0.215  2983.765    
    SLICE_X33Y114        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066  2983.699    i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][16]
  -------------------------------------------------------------------
                         required time                       2983.699    
                         arrival time                       -2984.067    
  -------------------------------------------------------------------
                         slack                                 -0.369    

Slack (VIOLATED) :        -0.369ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][20]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.800ns  (logic 0.076ns (9.499%)  route 0.724ns (90.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 2983.979 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.855ns, distribution 0.873ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.724  2984.068    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X33Y114        FDCE                                         f  i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.728  2983.979    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X33Y114        FDCE                                         r  i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][20]/C
                         clock pessimism              0.000  2983.979    
                         clock uncertainty           -0.215  2983.765    
    SLICE_X33Y114        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066  2983.699    i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][20]
  -------------------------------------------------------------------
                         required time                       2983.699    
                         arrival time                       -2984.067    
  -------------------------------------------------------------------
                         slack                                 -0.369    

Slack (VIOLATED) :        -0.369ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[3][13]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.800ns  (logic 0.076ns (9.499%)  route 0.724ns (90.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 2983.979 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.855ns, distribution 0.873ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.724  2984.068    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X33Y114        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[3][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.728  2983.979    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X33Y114        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[3][13]/C
                         clock pessimism              0.000  2983.979    
                         clock uncertainty           -0.215  2983.765    
    SLICE_X33Y114        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066  2983.699    i_dm_top/i_dm_csrs/progbuf_q_reg[3][13]
  -------------------------------------------------------------------
                         required time                       2983.699    
                         arrival time                       -2984.067    
  -------------------------------------------------------------------
                         slack                                 -0.369    

Slack (VIOLATED) :        -0.368ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/data_q_reg[1][24]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.788ns  (logic 0.076ns (9.647%)  route 0.712ns (90.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.968ns = ( 2983.968 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.717ns (routing 0.855ns, distribution 0.862ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.712  2984.055    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X38Y107        FDCE                                         f  i_dm_top/i_dm_csrs/data_q_reg[1][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.717  2983.968    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X38Y107        FDCE                                         r  i_dm_top/i_dm_csrs/data_q_reg[1][24]/C
                         clock pessimism              0.000  2983.968    
                         clock uncertainty           -0.215  2983.753    
    SLICE_X38Y107        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066  2983.687    i_dm_top/i_dm_csrs/data_q_reg[1][24]
  -------------------------------------------------------------------
                         required time                       2983.687    
                         arrival time                       -2984.055    
  -------------------------------------------------------------------
                         slack                                 -0.368    

Slack (VIOLATED) :        -0.368ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/data_q_reg[1][26]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.788ns  (logic 0.076ns (9.647%)  route 0.712ns (90.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.968ns = ( 2983.968 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.717ns (routing 0.855ns, distribution 0.862ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.712  2984.055    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X38Y107        FDCE                                         f  i_dm_top/i_dm_csrs/data_q_reg[1][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.717  2983.968    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X38Y107        FDCE                                         r  i_dm_top/i_dm_csrs/data_q_reg[1][26]/C
                         clock pessimism              0.000  2983.968    
                         clock uncertainty           -0.215  2983.753    
    SLICE_X38Y107        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066  2983.687    i_dm_top/i_dm_csrs/data_q_reg[1][26]
  -------------------------------------------------------------------
                         required time                       2983.687    
                         arrival time                       -2984.055    
  -------------------------------------------------------------------
                         slack                                 -0.368    

Slack (VIOLATED) :        -0.368ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[0][14]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.794ns  (logic 0.076ns (9.572%)  route 0.718ns (90.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 2983.974 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.855ns, distribution 0.868ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.718  2984.062    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X33Y108        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[0][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.723  2983.974    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X33Y108        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[0][14]/C
                         clock pessimism              0.000  2983.974    
                         clock uncertainty           -0.215  2983.760    
    SLICE_X33Y108        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066  2983.694    i_dm_top/i_dm_csrs/progbuf_q_reg[0][14]
  -------------------------------------------------------------------
                         required time                       2983.694    
                         arrival time                       -2984.062    
  -------------------------------------------------------------------
                         slack                                 -0.368    

Slack (VIOLATED) :        -0.368ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[4][16]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.802ns  (logic 0.076ns (9.482%)  route 0.726ns (90.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.982ns = ( 2983.982 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.855ns, distribution 0.876ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.726  2984.069    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X30Y110        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[4][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.731  2983.982    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X30Y110        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[4][16]/C
                         clock pessimism              0.000  2983.982    
                         clock uncertainty           -0.215  2983.767    
    SLICE_X30Y110        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066  2983.701    i_dm_top/i_dm_csrs/progbuf_q_reg[4][16]
  -------------------------------------------------------------------
                         required time                       2983.701    
                         arrival time                       -2984.069    
  -------------------------------------------------------------------
                         slack                                 -0.368    

Slack (VIOLATED) :        -0.368ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[4][19]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.802ns  (logic 0.076ns (9.482%)  route 0.726ns (90.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.982ns = ( 2983.982 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.855ns, distribution 0.876ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.726  2984.069    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X30Y110        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[4][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.731  2983.982    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X30Y110        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[4][19]/C
                         clock pessimism              0.000  2983.982    
                         clock uncertainty           -0.215  2983.767    
    SLICE_X30Y110        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066  2983.701    i_dm_top/i_dm_csrs/progbuf_q_reg[4][19]
  -------------------------------------------------------------------
                         required time                       2983.701    
                         arrival time                       -2984.069    
  -------------------------------------------------------------------
                         slack                                 -0.368    

Slack (VIOLATED) :        -0.368ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[4][22]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.802ns  (logic 0.076ns (9.482%)  route 0.726ns (90.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.982ns = ( 2983.982 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.855ns, distribution 0.876ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.726  2984.069    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X30Y110        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[4][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.731  2983.982    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X30Y110        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[4][22]/C
                         clock pessimism              0.000  2983.982    
                         clock uncertainty           -0.215  2983.767    
    SLICE_X30Y110        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066  2983.701    i_dm_top/i_dm_csrs/progbuf_q_reg[4][22]
  -------------------------------------------------------------------
                         required time                       2983.701    
                         arrival time                       -2984.069    
  -------------------------------------------------------------------
                         slack                                 -0.368    

Slack (VIOLATED) :        -0.368ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbdata_q_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.802ns  (logic 0.076ns (9.482%)  route 0.726ns (90.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.982ns = ( 2983.982 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.855ns, distribution 0.876ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.726  2984.069    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X30Y110        FDCE                                         f  i_dm_top/i_dm_csrs/sbdata_q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.731  2983.982    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X30Y110        FDCE                                         r  i_dm_top/i_dm_csrs/sbdata_q_reg[16]/C
                         clock pessimism              0.000  2983.982    
                         clock uncertainty           -0.215  2983.767    
    SLICE_X30Y110        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066  2983.701    i_dm_top/i_dm_csrs/sbdata_q_reg[16]
  -------------------------------------------------------------------
                         required time                       2983.701    
                         arrival time                       -2984.069    
  -------------------------------------------------------------------
                         slack                                 -0.368    

Slack (VIOLATED) :        -0.363ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/data_q_reg[1][2]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.784ns  (logic 0.076ns (9.688%)  route 0.708ns (90.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.969ns = ( 2983.969 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.855ns, distribution 0.863ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.708  2984.052    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X34Y109        FDCE                                         f  i_dm_top/i_dm_csrs/data_q_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.718  2983.969    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X34Y109        FDCE                                         r  i_dm_top/i_dm_csrs/data_q_reg[1][2]/C
                         clock pessimism              0.000  2983.969    
                         clock uncertainty           -0.215  2983.754    
    SLICE_X34Y109        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066  2983.688    i_dm_top/i_dm_csrs/data_q_reg[1][2]
  -------------------------------------------------------------------
                         required time                       2983.688    
                         arrival time                       -2984.052    
  -------------------------------------------------------------------
                         slack                                 -0.363    

Slack (VIOLATED) :        -0.359ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[1][30]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.786ns  (logic 0.076ns (9.675%)  route 0.710ns (90.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 2983.975 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.724ns (routing 0.855ns, distribution 0.869ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.710  2984.053    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X31Y108        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[1][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.724  2983.975    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X31Y108        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[1][30]/C
                         clock pessimism              0.000  2983.975    
                         clock uncertainty           -0.215  2983.760    
    SLICE_X31Y108        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066  2983.694    i_dm_top/i_dm_csrs/progbuf_q_reg[1][30]
  -------------------------------------------------------------------
                         required time                       2983.694    
                         arrival time                       -2984.053    
  -------------------------------------------------------------------
                         slack                                 -0.359    

Slack (VIOLATED) :        -0.359ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbcs_q_reg[zero0][28]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.786ns  (logic 0.076ns (9.675%)  route 0.710ns (90.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 2983.975 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.724ns (routing 0.855ns, distribution 0.869ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.710  2984.053    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X31Y108        FDCE                                         f  i_dm_top/i_dm_csrs/sbcs_q_reg[zero0][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.724  2983.975    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X31Y108        FDCE                                         r  i_dm_top/i_dm_csrs/sbcs_q_reg[zero0][28]/C
                         clock pessimism              0.000  2983.975    
                         clock uncertainty           -0.215  2983.760    
    SLICE_X31Y108        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066  2983.694    i_dm_top/i_dm_csrs/sbcs_q_reg[zero0][28]
  -------------------------------------------------------------------
                         required time                       2983.694    
                         arrival time                       -2984.053    
  -------------------------------------------------------------------
                         slack                                 -0.359    

Slack (VIOLATED) :        -0.357ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[4][23]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.783ns  (logic 0.076ns (9.712%)  route 0.707ns (90.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 2983.974 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.855ns, distribution 0.868ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.707  2984.050    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X31Y108        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[4][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.723  2983.974    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X31Y108        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[4][23]/C
                         clock pessimism              0.000  2983.974    
                         clock uncertainty           -0.215  2983.759    
    SLICE_X31Y108        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066  2983.693    i_dm_top/i_dm_csrs/progbuf_q_reg[4][23]
  -------------------------------------------------------------------
                         required time                       2983.693    
                         arrival time                       -2984.050    
  -------------------------------------------------------------------
                         slack                                 -0.357    

Slack (VIOLATED) :        -0.357ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[7][23]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.783ns  (logic 0.076ns (9.712%)  route 0.707ns (90.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 2983.974 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.855ns, distribution 0.868ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.707  2984.050    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X31Y108        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[7][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.723  2983.974    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X31Y108        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[7][23]/C
                         clock pessimism              0.000  2983.974    
                         clock uncertainty           -0.215  2983.759    
    SLICE_X31Y108        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066  2983.693    i_dm_top/i_dm_csrs/progbuf_q_reg[7][23]
  -------------------------------------------------------------------
                         required time                       2983.693    
                         arrival time                       -2984.050    
  -------------------------------------------------------------------
                         slack                                 -0.357    

Slack (VIOLATED) :        -0.351ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_mem/rdata_q_reg[44]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.780ns  (logic 0.076ns (9.748%)  route 0.704ns (90.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 2983.977 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.855ns, distribution 0.871ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.704  2984.047    i_dm_top/i_dm_mem/c0_ddr4_ui_clk_sync_rst
    SLICE_X30Y102        FDCE                                         f  i_dm_top/i_dm_mem/rdata_q_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.726  2983.977    i_dm_top/i_dm_mem/clk_out1
    SLICE_X30Y102        FDCE                                         r  i_dm_top/i_dm_mem/rdata_q_reg[44]/C
                         clock pessimism              0.000  2983.977    
                         clock uncertainty           -0.215  2983.762    
    SLICE_X30Y102        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066  2983.696    i_dm_top/i_dm_mem/rdata_q_reg[44]
  -------------------------------------------------------------------
                         required time                       2983.696    
                         arrival time                       -2984.047    
  -------------------------------------------------------------------
                         slack                                 -0.351    

Slack (VIOLATED) :        -0.350ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_axi_master/cache_line_q_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.823ns  (logic 0.076ns (9.234%)  route 0.747ns (90.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.021ns = ( 2984.021 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.855ns, distribution 0.915ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.747  2984.091    i_dm_axi_master/c0_ddr4_ui_clk_sync_rst
    SLICE_X28Y99         FDCE                                         f  i_dm_axi_master/cache_line_q_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.770  2984.021    i_dm_axi_master/clk_out1
    SLICE_X28Y99         FDCE                                         r  i_dm_axi_master/cache_line_q_reg[0][0]/C
                         clock pessimism              0.000  2984.021    
                         clock uncertainty           -0.215  2983.806    
    SLICE_X28Y99         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066  2983.740    i_dm_axi_master/cache_line_q_reg[0][0]
  -------------------------------------------------------------------
                         required time                       2983.740    
                         arrival time                       -2984.091    
  -------------------------------------------------------------------
                         slack                                 -0.350    

Slack (VIOLATED) :        -0.350ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_axi_master/cache_line_q_reg[0][1]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.823ns  (logic 0.076ns (9.234%)  route 0.747ns (90.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.021ns = ( 2984.021 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.855ns, distribution 0.915ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.747  2984.091    i_dm_axi_master/c0_ddr4_ui_clk_sync_rst
    SLICE_X28Y99         FDCE                                         f  i_dm_axi_master/cache_line_q_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.770  2984.021    i_dm_axi_master/clk_out1
    SLICE_X28Y99         FDCE                                         r  i_dm_axi_master/cache_line_q_reg[0][1]/C
                         clock pessimism              0.000  2984.021    
                         clock uncertainty           -0.215  2983.806    
    SLICE_X28Y99         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066  2983.740    i_dm_axi_master/cache_line_q_reg[0][1]
  -------------------------------------------------------------------
                         required time                       2983.740    
                         arrival time                       -2984.091    
  -------------------------------------------------------------------
                         slack                                 -0.350    

Slack (VIOLATED) :        -0.350ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_axi_master/cache_line_q_reg[0][35]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.823ns  (logic 0.076ns (9.234%)  route 0.747ns (90.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.021ns = ( 2984.021 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.855ns, distribution 0.915ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.747  2984.091    i_dm_axi_master/c0_ddr4_ui_clk_sync_rst
    SLICE_X28Y99         FDCE                                         f  i_dm_axi_master/cache_line_q_reg[0][35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.770  2984.021    i_dm_axi_master/clk_out1
    SLICE_X28Y99         FDCE                                         r  i_dm_axi_master/cache_line_q_reg[0][35]/C
                         clock pessimism              0.000  2984.021    
                         clock uncertainty           -0.215  2983.806    
    SLICE_X28Y99         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066  2983.740    i_dm_axi_master/cache_line_q_reg[0][35]
  -------------------------------------------------------------------
                         required time                       2983.740    
                         arrival time                       -2984.091    
  -------------------------------------------------------------------
                         slack                                 -0.350    

Slack (VIOLATED) :        -0.350ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_axi_master/cache_line_q_reg[0][54]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.823ns  (logic 0.076ns (9.234%)  route 0.747ns (90.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.021ns = ( 2984.021 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.855ns, distribution 0.915ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.747  2984.091    i_dm_axi_master/c0_ddr4_ui_clk_sync_rst
    SLICE_X28Y99         FDCE                                         f  i_dm_axi_master/cache_line_q_reg[0][54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.770  2984.021    i_dm_axi_master/clk_out1
    SLICE_X28Y99         FDCE                                         r  i_dm_axi_master/cache_line_q_reg[0][54]/C
                         clock pessimism              0.000  2984.021    
                         clock uncertainty           -0.215  2983.806    
    SLICE_X28Y99         FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066  2983.740    i_dm_axi_master/cache_line_q_reg[0][54]
  -------------------------------------------------------------------
                         required time                       2983.740    
                         arrival time                       -2984.091    
  -------------------------------------------------------------------
                         slack                                 -0.350    

Slack (VIOLATED) :        -0.348ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/command_q_reg[control][20]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.779ns  (logic 0.076ns (9.761%)  route 0.703ns (90.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 2983.979 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.855ns, distribution 0.873ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.703  2984.046    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X30Y102        FDCE                                         f  i_dm_top/i_dm_csrs/command_q_reg[control][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.728  2983.979    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X30Y102        FDCE                                         r  i_dm_top/i_dm_csrs/command_q_reg[control][20]/C
                         clock pessimism              0.000  2983.979    
                         clock uncertainty           -0.215  2983.764    
    SLICE_X30Y102        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066  2983.698    i_dm_top/i_dm_csrs/command_q_reg[control][20]
  -------------------------------------------------------------------
                         required time                       2983.698    
                         arrival time                       -2984.046    
  -------------------------------------------------------------------
                         slack                                 -0.348    

Slack (VIOLATED) :        -0.339ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_mem/rdata_q_reg[34]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.764ns  (logic 0.076ns (9.949%)  route 0.688ns (90.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.973ns = ( 2983.973 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.855ns, distribution 0.867ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.688  2984.031    i_dm_top/i_dm_mem/c0_ddr4_ui_clk_sync_rst
    SLICE_X32Y107        FDCE                                         f  i_dm_top/i_dm_mem/rdata_q_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.722  2983.973    i_dm_top/i_dm_mem/clk_out1
    SLICE_X32Y107        FDCE                                         r  i_dm_top/i_dm_mem/rdata_q_reg[34]/C
                         clock pessimism              0.000  2983.973    
                         clock uncertainty           -0.215  2983.758    
    SLICE_X32Y107        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066  2983.692    i_dm_top/i_dm_mem/rdata_q_reg[34]
  -------------------------------------------------------------------
                         required time                       2983.692    
                         arrival time                       -2984.031    
  -------------------------------------------------------------------
                         slack                                 -0.339    

Slack (VIOLATED) :        -0.339ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_mem/rdata_q_reg[39]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.764ns  (logic 0.076ns (9.949%)  route 0.688ns (90.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.973ns = ( 2983.973 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.855ns, distribution 0.867ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.688  2984.031    i_dm_top/i_dm_mem/c0_ddr4_ui_clk_sync_rst
    SLICE_X32Y107        FDCE                                         f  i_dm_top/i_dm_mem/rdata_q_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.722  2983.973    i_dm_top/i_dm_mem/clk_out1
    SLICE_X32Y107        FDCE                                         r  i_dm_top/i_dm_mem/rdata_q_reg[39]/C
                         clock pessimism              0.000  2983.973    
                         clock uncertainty           -0.215  2983.758    
    SLICE_X32Y107        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066  2983.692    i_dm_top/i_dm_mem/rdata_q_reg[39]
  -------------------------------------------------------------------
                         required time                       2983.692    
                         arrival time                       -2984.031    
  -------------------------------------------------------------------
                         slack                                 -0.339    

Slack (VIOLATED) :        -0.337ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartselhi][8]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.815ns  (logic 0.076ns (9.325%)  route 0.739ns (90.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 2984.026 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.855ns, distribution 0.920ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.739  2984.083    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X39Y120        FDCE                                         f  i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartselhi][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.775  2984.026    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X39Y120        FDCE                                         r  i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartselhi][8]/C
                         clock pessimism              0.000  2984.026    
                         clock uncertainty           -0.215  2983.811    
    SLICE_X39Y120        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066  2983.745    i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartselhi][8]
  -------------------------------------------------------------------
                         required time                       2983.745    
                         arrival time                       -2984.082    
  -------------------------------------------------------------------
                         slack                                 -0.337    

Slack (VIOLATED) :        -0.337ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][24]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.815ns  (logic 0.076ns (9.325%)  route 0.739ns (90.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 2984.026 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.855ns, distribution 0.920ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.739  2984.083    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X39Y120        FDCE                                         f  i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.775  2984.026    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X39Y120        FDCE                                         r  i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][24]/C
                         clock pessimism              0.000  2984.026    
                         clock uncertainty           -0.215  2983.811    
    SLICE_X39Y120        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066  2983.745    i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][24]
  -------------------------------------------------------------------
                         required time                       2983.745    
                         arrival time                       -2984.082    
  -------------------------------------------------------------------
                         slack                                 -0.337    

Slack (VIOLATED) :        -0.337ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[1][24]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.815ns  (logic 0.076ns (9.325%)  route 0.739ns (90.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 2984.026 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.855ns, distribution 0.920ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.739  2984.083    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X39Y120        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[1][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.775  2984.026    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X39Y120        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[1][24]/C
                         clock pessimism              0.000  2984.026    
                         clock uncertainty           -0.215  2983.811    
    SLICE_X39Y120        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066  2983.745    i_dm_top/i_dm_csrs/progbuf_q_reg[1][24]
  -------------------------------------------------------------------
                         required time                       2983.745    
                         arrival time                       -2984.082    
  -------------------------------------------------------------------
                         slack                                 -0.337    

Slack (VIOLATED) :        -0.336ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_mem/rdata_q_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.814ns  (logic 0.076ns (9.335%)  route 0.738ns (90.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 2984.026 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.855ns, distribution 0.920ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.738  2984.082    i_dm_top/i_dm_mem/c0_ddr4_ui_clk_sync_rst
    SLICE_X28Y103        FDCE                                         f  i_dm_top/i_dm_mem/rdata_q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.775  2984.026    i_dm_top/i_dm_mem/clk_out1
    SLICE_X28Y103        FDCE                                         r  i_dm_top/i_dm_mem/rdata_q_reg[13]/C
                         clock pessimism              0.000  2984.026    
                         clock uncertainty           -0.215  2983.811    
    SLICE_X28Y103        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066  2983.745    i_dm_top/i_dm_mem/rdata_q_reg[13]
  -------------------------------------------------------------------
                         required time                       2983.745    
                         arrival time                       -2984.082    
  -------------------------------------------------------------------
                         slack                                 -0.336    

Slack (VIOLATED) :        -0.336ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_mem/rdata_q_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.814ns  (logic 0.076ns (9.335%)  route 0.738ns (90.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 2984.026 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.855ns, distribution 0.920ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.738  2984.082    i_dm_top/i_dm_mem/c0_ddr4_ui_clk_sync_rst
    SLICE_X28Y103        FDCE                                         f  i_dm_top/i_dm_mem/rdata_q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.775  2984.026    i_dm_top/i_dm_mem/clk_out1
    SLICE_X28Y103        FDCE                                         r  i_dm_top/i_dm_mem/rdata_q_reg[26]/C
                         clock pessimism              0.000  2984.026    
                         clock uncertainty           -0.215  2983.811    
    SLICE_X28Y103        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066  2983.745    i_dm_top/i_dm_mem/rdata_q_reg[26]
  -------------------------------------------------------------------
                         required time                       2983.745    
                         arrival time                       -2984.082    
  -------------------------------------------------------------------
                         slack                                 -0.336    

Slack (VIOLATED) :        -0.336ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_mem/rdata_q_reg[56]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.814ns  (logic 0.076ns (9.335%)  route 0.738ns (90.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 2984.026 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.855ns, distribution 0.920ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.738  2984.082    i_dm_top/i_dm_mem/c0_ddr4_ui_clk_sync_rst
    SLICE_X28Y103        FDCE                                         f  i_dm_top/i_dm_mem/rdata_q_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.775  2984.026    i_dm_top/i_dm_mem/clk_out1
    SLICE_X28Y103        FDCE                                         r  i_dm_top/i_dm_mem/rdata_q_reg[56]/C
                         clock pessimism              0.000  2984.026    
                         clock uncertainty           -0.215  2983.811    
    SLICE_X28Y103        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066  2983.745    i_dm_top/i_dm_mem/rdata_q_reg[56]
  -------------------------------------------------------------------
                         required time                       2983.745    
                         arrival time                       -2984.082    
  -------------------------------------------------------------------
                         slack                                 -0.336    

Slack (VIOLATED) :        -0.336ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_mem/rdata_q_reg[57]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.814ns  (logic 0.076ns (9.335%)  route 0.738ns (90.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 2984.026 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.855ns, distribution 0.920ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.738  2984.082    i_dm_top/i_dm_mem/c0_ddr4_ui_clk_sync_rst
    SLICE_X28Y103        FDCE                                         f  i_dm_top/i_dm_mem/rdata_q_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.775  2984.026    i_dm_top/i_dm_mem/clk_out1
    SLICE_X28Y103        FDCE                                         r  i_dm_top/i_dm_mem/rdata_q_reg[57]/C
                         clock pessimism              0.000  2984.026    
                         clock uncertainty           -0.215  2983.811    
    SLICE_X28Y103        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066  2983.745    i_dm_top/i_dm_mem/rdata_q_reg[57]
  -------------------------------------------------------------------
                         required time                       2983.745    
                         arrival time                       -2984.082    
  -------------------------------------------------------------------
                         slack                                 -0.336    

Slack (VIOLATED) :        -0.335ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[5][8]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.774ns  (logic 0.076ns (9.818%)  route 0.698ns (90.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 2983.987 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.855ns, distribution 0.881ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.698  2984.042    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y112        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[5][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.736  2983.987    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X29Y112        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[5][8]/C
                         clock pessimism              0.000  2983.987    
                         clock uncertainty           -0.215  2983.772    
    SLICE_X29Y112        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066  2983.706    i_dm_top/i_dm_csrs/progbuf_q_reg[5][8]
  -------------------------------------------------------------------
                         required time                       2983.706    
                         arrival time                       -2984.042    
  -------------------------------------------------------------------
                         slack                                 -0.335    

Slack (VIOLATED) :        -0.335ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.774ns  (logic 0.076ns (9.818%)  route 0.698ns (90.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 2983.987 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.855ns, distribution 0.881ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.698  2984.042    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y112        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.736  2983.987    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X29Y112        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/C
                         clock pessimism              0.000  2983.987    
                         clock uncertainty           -0.215  2983.772    
    SLICE_X29Y112        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066  2983.706    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]
  -------------------------------------------------------------------
                         required time                       2983.706    
                         arrival time                       -2984.042    
  -------------------------------------------------------------------
                         slack                                 -0.335    

Slack (VIOLATED) :        -0.335ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.774ns  (logic 0.076ns (9.818%)  route 0.698ns (90.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 2983.987 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.855ns, distribution 0.881ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.698  2984.042    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y112        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.736  2983.987    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X29Y112        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/C
                         clock pessimism              0.000  2983.987    
                         clock uncertainty           -0.215  2983.772    
    SLICE_X29Y112        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066  2983.706    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]
  -------------------------------------------------------------------
                         required time                       2983.706    
                         arrival time                       -2984.042    
  -------------------------------------------------------------------
                         slack                                 -0.335    

Slack (VIOLATED) :        -0.334ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/command_q_reg[control][18]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.811ns  (logic 0.076ns (9.370%)  route 0.735ns (90.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 2984.025 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.855ns, distribution 0.919ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.735  2984.079    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X28Y103        FDCE                                         f  i_dm_top/i_dm_csrs/command_q_reg[control][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.774  2984.025    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X28Y103        FDCE                                         r  i_dm_top/i_dm_csrs/command_q_reg[control][18]/C
                         clock pessimism              0.000  2984.025    
                         clock uncertainty           -0.215  2983.810    
    SLICE_X28Y103        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066  2983.744    i_dm_top/i_dm_csrs/command_q_reg[control][18]
  -------------------------------------------------------------------
                         required time                       2983.744    
                         arrival time                       -2984.079    
  -------------------------------------------------------------------
                         slack                                 -0.334    

Slack (VIOLATED) :        -0.334ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_mem/rdata_q_reg[47]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.811ns  (logic 0.076ns (9.370%)  route 0.735ns (90.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 2984.025 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.855ns, distribution 0.919ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.735  2984.079    i_dm_top/i_dm_mem/c0_ddr4_ui_clk_sync_rst
    SLICE_X28Y103        FDCE                                         f  i_dm_top/i_dm_mem/rdata_q_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.774  2984.025    i_dm_top/i_dm_mem/clk_out1
    SLICE_X28Y103        FDCE                                         r  i_dm_top/i_dm_mem/rdata_q_reg[47]/C
                         clock pessimism              0.000  2984.025    
                         clock uncertainty           -0.215  2983.810    
    SLICE_X28Y103        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066  2983.744    i_dm_top/i_dm_mem/rdata_q_reg[47]
  -------------------------------------------------------------------
                         required time                       2983.744    
                         arrival time                       -2984.079    
  -------------------------------------------------------------------
                         slack                                 -0.334    

Slack (VIOLATED) :        -0.334ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][23]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.814ns  (logic 0.076ns (9.337%)  route 0.738ns (90.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns = ( 2984.028 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.855ns, distribution 0.922ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.738  2984.082    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X39Y120        FDCE                                         f  i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.777  2984.028    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X39Y120        FDCE                                         r  i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][23]/C
                         clock pessimism              0.000  2984.028    
                         clock uncertainty           -0.215  2983.813    
    SLICE_X39Y120        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066  2983.747    i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][23]
  -------------------------------------------------------------------
                         required time                       2983.747    
                         arrival time                       -2984.082    
  -------------------------------------------------------------------
                         slack                                 -0.334    

Slack (VIOLATED) :        -0.334ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.814ns  (logic 0.076ns (9.337%)  route 0.738ns (90.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns = ( 2984.028 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.855ns, distribution 0.922ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.738  2984.082    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/c0_ddr4_ui_clk_sync_rst
    SLICE_X39Y120        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.777  2984.028    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X39Y120        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/C
                         clock pessimism              0.000  2984.028    
                         clock uncertainty           -0.215  2983.813    
    SLICE_X39Y120        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066  2983.747    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]
  -------------------------------------------------------------------
                         required time                       2983.747    
                         arrival time                       -2984.082    
  -------------------------------------------------------------------
                         slack                                 -0.334    

Slack (VIOLATED) :        -0.334ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.814ns  (logic 0.076ns (9.337%)  route 0.738ns (90.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns = ( 2984.028 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.855ns, distribution 0.922ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.738  2984.082    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/c0_ddr4_ui_clk_sync_rst
    SLICE_X39Y120        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.777  2984.028    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X39Y120        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/C
                         clock pessimism              0.000  2984.028    
                         clock uncertainty           -0.215  2983.813    
    SLICE_X39Y120        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066  2983.747    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]
  -------------------------------------------------------------------
                         required time                       2983.747    
                         arrival time                       -2984.082    
  -------------------------------------------------------------------
                         slack                                 -0.334    

Slack (VIOLATED) :        -0.334ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.814ns  (logic 0.076ns (9.337%)  route 0.738ns (90.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns = ( 2984.028 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.855ns, distribution 0.922ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.738  2984.082    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/c0_ddr4_ui_clk_sync_rst
    SLICE_X39Y120        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.777  2984.028    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X39Y120        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/C
                         clock pessimism              0.000  2984.028    
                         clock uncertainty           -0.215  2983.813    
    SLICE_X39Y120        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066  2983.747    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]
  -------------------------------------------------------------------
                         required time                       2983.747    
                         arrival time                       -2984.082    
  -------------------------------------------------------------------
                         slack                                 -0.334    

Slack (VIOLATED) :        -0.334ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.814ns  (logic 0.076ns (9.337%)  route 0.738ns (90.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns = ( 2984.028 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.855ns, distribution 0.922ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.738  2984.082    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/c0_ddr4_ui_clk_sync_rst
    SLICE_X39Y120        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.777  2984.028    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X39Y120        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/C
                         clock pessimism              0.000  2984.028    
                         clock uncertainty           -0.215  2983.813    
    SLICE_X39Y120        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066  2983.747    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]
  -------------------------------------------------------------------
                         required time                       2983.747    
                         arrival time                       -2984.082    
  -------------------------------------------------------------------
                         slack                                 -0.334    

Slack (VIOLATED) :        -0.333ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[0][10]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.771ns  (logic 0.076ns (9.856%)  route 0.695ns (90.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 2983.986 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.855ns, distribution 0.880ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.695  2984.039    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y112        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.735  2983.986    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X29Y112        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[0][10]/C
                         clock pessimism              0.000  2983.986    
                         clock uncertainty           -0.215  2983.771    
    SLICE_X29Y112        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066  2983.705    i_dm_top/i_dm_csrs/progbuf_q_reg[0][10]
  -------------------------------------------------------------------
                         required time                       2983.705    
                         arrival time                       -2984.039    
  -------------------------------------------------------------------
                         slack                                 -0.333    

Slack (VIOLATED) :        -0.333ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[0][30]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.771ns  (logic 0.076ns (9.856%)  route 0.695ns (90.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 2983.986 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.855ns, distribution 0.880ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.695  2984.039    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y112        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[0][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.735  2983.986    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X29Y112        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[0][30]/C
                         clock pessimism              0.000  2983.986    
                         clock uncertainty           -0.215  2983.771    
    SLICE_X29Y112        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066  2983.705    i_dm_top/i_dm_csrs/progbuf_q_reg[0][30]
  -------------------------------------------------------------------
                         required time                       2983.705    
                         arrival time                       -2984.039    
  -------------------------------------------------------------------
                         slack                                 -0.333    

Slack (VIOLATED) :        -0.333ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[1][7]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.771ns  (logic 0.076ns (9.856%)  route 0.695ns (90.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 2983.986 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.855ns, distribution 0.880ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.695  2984.039    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y112        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[1][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.735  2983.986    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X29Y112        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[1][7]/C
                         clock pessimism              0.000  2983.986    
                         clock uncertainty           -0.215  2983.771    
    SLICE_X29Y112        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066  2983.705    i_dm_top/i_dm_csrs/progbuf_q_reg[1][7]
  -------------------------------------------------------------------
                         required time                       2983.705    
                         arrival time                       -2984.039    
  -------------------------------------------------------------------
                         slack                                 -0.333    

Slack (VIOLATED) :        -0.333ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[1][8]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.771ns  (logic 0.076ns (9.856%)  route 0.695ns (90.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 2983.986 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.855ns, distribution 0.880ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.695  2984.039    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y112        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[1][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.735  2983.986    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X29Y112        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[1][8]/C
                         clock pessimism              0.000  2983.986    
                         clock uncertainty           -0.215  2983.771    
    SLICE_X29Y112        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066  2983.705    i_dm_top/i_dm_csrs/progbuf_q_reg[1][8]
  -------------------------------------------------------------------
                         required time                       2983.705    
                         arrival time                       -2984.039    
  -------------------------------------------------------------------
                         slack                                 -0.333    

Slack (VIOLATED) :        -0.333ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[1][9]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.771ns  (logic 0.076ns (9.856%)  route 0.695ns (90.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 2983.986 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.855ns, distribution 0.880ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.695  2984.039    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X29Y112        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[1][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.735  2983.986    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X29Y112        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[1][9]/C
                         clock pessimism              0.000  2983.986    
                         clock uncertainty           -0.215  2983.771    
    SLICE_X29Y112        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066  2983.705    i_dm_top/i_dm_csrs/progbuf_q_reg[1][9]
  -------------------------------------------------------------------
                         required time                       2983.705    
                         arrival time                       -2984.039    
  -------------------------------------------------------------------
                         slack                                 -0.333    

Slack (VIOLATED) :        -0.332ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbdata_q_reg[38]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.765ns  (logic 0.076ns (9.941%)  route 0.689ns (90.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 2983.980 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.855ns, distribution 0.874ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.689  2984.032    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X36Y118        FDCE                                         f  i_dm_top/i_dm_csrs/sbdata_q_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.729  2983.980    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X36Y118        FDCE                                         r  i_dm_top/i_dm_csrs/sbdata_q_reg[38]/C
                         clock pessimism              0.000  2983.980    
                         clock uncertainty           -0.215  2983.766    
    SLICE_X36Y118        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066  2983.700    i_dm_top/i_dm_csrs/sbdata_q_reg[38]
  -------------------------------------------------------------------
                         required time                       2983.700    
                         arrival time                       -2984.032    
  -------------------------------------------------------------------
                         slack                                 -0.332    

Slack (VIOLATED) :        -0.332ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbdata_q_reg[46]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.765ns  (logic 0.076ns (9.941%)  route 0.689ns (90.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 2983.980 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.855ns, distribution 0.874ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.689  2984.032    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X36Y118        FDCE                                         f  i_dm_top/i_dm_csrs/sbdata_q_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.729  2983.980    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X36Y118        FDCE                                         r  i_dm_top/i_dm_csrs/sbdata_q_reg[46]/C
                         clock pessimism              0.000  2983.980    
                         clock uncertainty           -0.215  2983.766    
    SLICE_X36Y118        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066  2983.700    i_dm_top/i_dm_csrs/sbdata_q_reg[46]
  -------------------------------------------------------------------
                         required time                       2983.700    
                         arrival time                       -2984.032    
  -------------------------------------------------------------------
                         slack                                 -0.332    

Slack (VIOLATED) :        -0.332ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbdata_q_reg[48]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.765ns  (logic 0.076ns (9.941%)  route 0.689ns (90.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 2983.980 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.855ns, distribution 0.874ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.689  2984.032    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X36Y118        FDCE                                         f  i_dm_top/i_dm_csrs/sbdata_q_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.729  2983.980    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X36Y118        FDCE                                         r  i_dm_top/i_dm_csrs/sbdata_q_reg[48]/C
                         clock pessimism              0.000  2983.980    
                         clock uncertainty           -0.215  2983.766    
    SLICE_X36Y118        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066  2983.700    i_dm_top/i_dm_csrs/sbdata_q_reg[48]
  -------------------------------------------------------------------
                         required time                       2983.700    
                         arrival time                       -2984.032    
  -------------------------------------------------------------------
                         slack                                 -0.332    

Slack (VIOLATED) :        -0.332ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbdata_q_reg[50]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.765ns  (logic 0.076ns (9.941%)  route 0.689ns (90.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 2983.980 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.855ns, distribution 0.874ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.689  2984.032    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X36Y118        FDCE                                         f  i_dm_top/i_dm_csrs/sbdata_q_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.729  2983.980    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X36Y118        FDCE                                         r  i_dm_top/i_dm_csrs/sbdata_q_reg[50]/C
                         clock pessimism              0.000  2983.980    
                         clock uncertainty           -0.215  2983.766    
    SLICE_X36Y118        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066  2983.700    i_dm_top/i_dm_csrs/sbdata_q_reg[50]
  -------------------------------------------------------------------
                         required time                       2983.700    
                         arrival time                       -2984.032    
  -------------------------------------------------------------------
                         slack                                 -0.332    

Slack (VIOLATED) :        -0.331ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/dmcontrol_q_reg[dmactive]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.760ns  (logic 0.076ns (9.995%)  route 0.684ns (90.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 2983.978 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.855ns, distribution 0.872ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.684  2984.028    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X31Y114        FDCE                                         f  i_dm_top/i_dm_csrs/dmcontrol_q_reg[dmactive]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.727  2983.978    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X31Y114        FDCE                                         r  i_dm_top/i_dm_csrs/dmcontrol_q_reg[dmactive]/C
                         clock pessimism              0.000  2983.978    
                         clock uncertainty           -0.215  2983.763    
    SLICE_X31Y114        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066  2983.697    i_dm_top/i_dm_csrs/dmcontrol_q_reg[dmactive]
  -------------------------------------------------------------------
                         required time                       2983.697    
                         arrival time                       -2984.028    
  -------------------------------------------------------------------
                         slack                                 -0.331    

Slack (VIOLATED) :        -0.331ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[4][28]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.760ns  (logic 0.076ns (9.995%)  route 0.684ns (90.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 2983.978 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.855ns, distribution 0.872ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.684  2984.028    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X31Y114        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[4][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.727  2983.978    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X31Y114        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[4][28]/C
                         clock pessimism              0.000  2983.978    
                         clock uncertainty           -0.215  2983.763    
    SLICE_X31Y114        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066  2983.697    i_dm_top/i_dm_csrs/progbuf_q_reg[4][28]
  -------------------------------------------------------------------
                         required time                       2983.697    
                         arrival time                       -2984.028    
  -------------------------------------------------------------------
                         slack                                 -0.331    

Slack (VIOLATED) :        -0.331ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbaddr_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.760ns  (logic 0.076ns (9.995%)  route 0.684ns (90.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 2983.978 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.855ns, distribution 0.872ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.684  2984.028    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X31Y114        FDCE                                         f  i_dm_top/i_dm_csrs/sbaddr_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.727  2983.978    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X31Y114        FDCE                                         r  i_dm_top/i_dm_csrs/sbaddr_q_reg[1]/C
                         clock pessimism              0.000  2983.978    
                         clock uncertainty           -0.215  2983.763    
    SLICE_X31Y114        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066  2983.697    i_dm_top/i_dm_csrs/sbaddr_q_reg[1]
  -------------------------------------------------------------------
                         required time                       2983.697    
                         arrival time                       -2984.028    
  -------------------------------------------------------------------
                         slack                                 -0.331    

Slack (VIOLATED) :        -0.331ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbaddr_q_reg[54]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.760ns  (logic 0.076ns (9.995%)  route 0.684ns (90.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 2983.978 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.855ns, distribution 0.872ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.684  2984.028    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X31Y114        FDCE                                         f  i_dm_top/i_dm_csrs/sbaddr_q_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.727  2983.978    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X31Y114        FDCE                                         r  i_dm_top/i_dm_csrs/sbaddr_q_reg[54]/C
                         clock pessimism              0.000  2983.978    
                         clock uncertainty           -0.215  2983.763    
    SLICE_X31Y114        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066  2983.697    i_dm_top/i_dm_csrs/sbaddr_q_reg[54]
  -------------------------------------------------------------------
                         required time                       2983.697    
                         arrival time                       -2984.028    
  -------------------------------------------------------------------
                         slack                                 -0.331    

Slack (VIOLATED) :        -0.331ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbaddr_q_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.760ns  (logic 0.076ns (9.995%)  route 0.684ns (90.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 2983.978 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.855ns, distribution 0.872ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.684  2984.028    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X31Y114        FDCE                                         f  i_dm_top/i_dm_csrs/sbaddr_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.727  2983.978    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X31Y114        FDCE                                         r  i_dm_top/i_dm_csrs/sbaddr_q_reg[6]/C
                         clock pessimism              0.000  2983.978    
                         clock uncertainty           -0.215  2983.763    
    SLICE_X31Y114        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066  2983.697    i_dm_top/i_dm_csrs/sbaddr_q_reg[6]
  -------------------------------------------------------------------
                         required time                       2983.697    
                         arrival time                       -2984.028    
  -------------------------------------------------------------------
                         slack                                 -0.331    

Slack (VIOLATED) :        -0.329ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbdata_q_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.764ns  (logic 0.076ns (9.954%)  route 0.688ns (90.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.982ns = ( 2983.982 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.855ns, distribution 0.876ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.688  2984.031    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X36Y118        FDCE                                         f  i_dm_top/i_dm_csrs/sbdata_q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.731  2983.982    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X36Y118        FDCE                                         r  i_dm_top/i_dm_csrs/sbdata_q_reg[18]/C
                         clock pessimism              0.000  2983.982    
                         clock uncertainty           -0.215  2983.768    
    SLICE_X36Y118        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066  2983.702    i_dm_top/i_dm_csrs/sbdata_q_reg[18]
  -------------------------------------------------------------------
                         required time                       2983.702    
                         arrival time                       -2984.031    
  -------------------------------------------------------------------
                         slack                                 -0.329    

Slack (VIOLATED) :        -0.329ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbdata_q_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.764ns  (logic 0.076ns (9.954%)  route 0.688ns (90.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.982ns = ( 2983.982 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.855ns, distribution 0.876ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.688  2984.031    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X36Y118        FDCE                                         f  i_dm_top/i_dm_csrs/sbdata_q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.731  2983.982    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X36Y118        FDCE                                         r  i_dm_top/i_dm_csrs/sbdata_q_reg[20]/C
                         clock pessimism              0.000  2983.982    
                         clock uncertainty           -0.215  2983.768    
    SLICE_X36Y118        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066  2983.702    i_dm_top/i_dm_csrs/sbdata_q_reg[20]
  -------------------------------------------------------------------
                         required time                       2983.702    
                         arrival time                       -2984.031    
  -------------------------------------------------------------------
                         slack                                 -0.329    

Slack (VIOLATED) :        -0.329ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/data_q_reg[1][28]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.757ns  (logic 0.076ns (10.034%)  route 0.681ns (89.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 2983.977 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.855ns, distribution 0.871ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.681  2984.025    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X31Y114        FDCE                                         f  i_dm_top/i_dm_csrs/data_q_reg[1][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.726  2983.977    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X31Y114        FDCE                                         r  i_dm_top/i_dm_csrs/data_q_reg[1][28]/C
                         clock pessimism              0.000  2983.977    
                         clock uncertainty           -0.215  2983.762    
    SLICE_X31Y114        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066  2983.696    i_dm_top/i_dm_csrs/data_q_reg[1][28]
  -------------------------------------------------------------------
                         required time                       2983.696    
                         arrival time                       -2984.025    
  -------------------------------------------------------------------
                         slack                                 -0.329    

Slack (VIOLATED) :        -0.329ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbcs_q_reg[sbbusy]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.757ns  (logic 0.076ns (10.034%)  route 0.681ns (89.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 2983.977 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.855ns, distribution 0.871ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.681  2984.025    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X31Y114        FDCE                                         f  i_dm_top/i_dm_csrs/sbcs_q_reg[sbbusy]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.726  2983.977    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X31Y114        FDCE                                         r  i_dm_top/i_dm_csrs/sbcs_q_reg[sbbusy]/C
                         clock pessimism              0.000  2983.977    
                         clock uncertainty           -0.215  2983.762    
    SLICE_X31Y114        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066  2983.696    i_dm_top/i_dm_csrs/sbcs_q_reg[sbbusy]
  -------------------------------------------------------------------
                         required time                       2983.696    
                         arrival time                       -2984.025    
  -------------------------------------------------------------------
                         slack                                 -0.329    

Slack (VIOLATED) :        -0.326ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_mem/rdata_q_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.752ns  (logic 0.076ns (10.103%)  route 0.676ns (89.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 2983.975 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.724ns (routing 0.855ns, distribution 0.869ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.676  2984.020    i_dm_top/i_dm_mem/c0_ddr4_ui_clk_sync_rst
    SLICE_X34Y111        FDCE                                         f  i_dm_top/i_dm_mem/rdata_q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.724  2983.975    i_dm_top/i_dm_mem/clk_out1
    SLICE_X34Y111        FDCE                                         r  i_dm_top/i_dm_mem/rdata_q_reg[20]/C
                         clock pessimism              0.000  2983.975    
                         clock uncertainty           -0.215  2983.760    
    SLICE_X34Y111        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066  2983.694    i_dm_top/i_dm_mem/rdata_q_reg[20]
  -------------------------------------------------------------------
                         required time                       2983.694    
                         arrival time                       -2984.020    
  -------------------------------------------------------------------
                         slack                                 -0.326    

Slack (VIOLATED) :        -0.324ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_mem/rdata_q_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.749ns  (logic 0.076ns (10.143%)  route 0.673ns (89.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 2983.974 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.855ns, distribution 0.868ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.673  2984.017    i_dm_top/i_dm_mem/c0_ddr4_ui_clk_sync_rst
    SLICE_X34Y111        FDCE                                         f  i_dm_top/i_dm_mem/rdata_q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.723  2983.974    i_dm_top/i_dm_mem/clk_out1
    SLICE_X34Y111        FDCE                                         r  i_dm_top/i_dm_mem/rdata_q_reg[21]/C
                         clock pessimism              0.000  2983.974    
                         clock uncertainty           -0.215  2983.759    
    SLICE_X34Y111        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066  2983.693    i_dm_top/i_dm_mem/rdata_q_reg[21]
  -------------------------------------------------------------------
                         required time                       2983.693    
                         arrival time                       -2984.017    
  -------------------------------------------------------------------
                         slack                                 -0.324    

Slack (VIOLATED) :        -0.324ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_mem/rdata_q_reg[41]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.749ns  (logic 0.076ns (10.143%)  route 0.673ns (89.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 2983.974 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.855ns, distribution 0.868ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.673  2984.017    i_dm_top/i_dm_mem/c0_ddr4_ui_clk_sync_rst
    SLICE_X34Y111        FDCE                                         f  i_dm_top/i_dm_mem/rdata_q_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.723  2983.974    i_dm_top/i_dm_mem/clk_out1
    SLICE_X34Y111        FDCE                                         r  i_dm_top/i_dm_mem/rdata_q_reg[41]/C
                         clock pessimism              0.000  2983.974    
                         clock uncertainty           -0.215  2983.759    
    SLICE_X34Y111        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066  2983.693    i_dm_top/i_dm_mem/rdata_q_reg[41]
  -------------------------------------------------------------------
                         required time                       2983.693    
                         arrival time                       -2984.017    
  -------------------------------------------------------------------
                         slack                                 -0.324    

Slack (VIOLATED) :        -0.322ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[5][0]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.802ns  (logic 0.076ns (9.478%)  route 0.726ns (90.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns = ( 2984.028 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.855ns, distribution 0.922ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.726  2984.069    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X27Y110        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[5][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.777  2984.028    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X27Y110        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[5][0]/C
                         clock pessimism              0.000  2984.028    
                         clock uncertainty           -0.215  2983.813    
    SLICE_X27Y110        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066  2983.747    i_dm_top/i_dm_csrs/progbuf_q_reg[5][0]
  -------------------------------------------------------------------
                         required time                       2983.747    
                         arrival time                       -2984.069    
  -------------------------------------------------------------------
                         slack                                 -0.322    

Slack (VIOLATED) :        -0.320ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbdata_q_reg[49]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.795ns  (logic 0.076ns (9.555%)  route 0.719ns (90.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 2984.024 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.773ns (routing 0.855ns, distribution 0.918ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.719  2984.063    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X28Y101        FDCE                                         f  i_dm_top/i_dm_csrs/sbdata_q_reg[49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.773  2984.024    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X28Y101        FDCE                                         r  i_dm_top/i_dm_csrs/sbdata_q_reg[49]/C
                         clock pessimism              0.000  2984.024    
                         clock uncertainty           -0.215  2983.809    
    SLICE_X28Y101        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066  2983.743    i_dm_top/i_dm_csrs/sbdata_q_reg[49]
  -------------------------------------------------------------------
                         required time                       2983.743    
                         arrival time                       -2984.063    
  -------------------------------------------------------------------
                         slack                                 -0.320    

Slack (VIOLATED) :        -0.320ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbdata_q_reg[55]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.795ns  (logic 0.076ns (9.555%)  route 0.719ns (90.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 2984.024 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.773ns (routing 0.855ns, distribution 0.918ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.719  2984.063    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X28Y101        FDCE                                         f  i_dm_top/i_dm_csrs/sbdata_q_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.773  2984.024    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X28Y101        FDCE                                         r  i_dm_top/i_dm_csrs/sbdata_q_reg[55]/C
                         clock pessimism              0.000  2984.024    
                         clock uncertainty           -0.215  2983.809    
    SLICE_X28Y101        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066  2983.743    i_dm_top/i_dm_csrs/sbdata_q_reg[55]
  -------------------------------------------------------------------
                         required time                       2983.743    
                         arrival time                       -2984.063    
  -------------------------------------------------------------------
                         slack                                 -0.320    

Slack (VIOLATED) :        -0.319ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[3][26]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.801ns  (logic 0.076ns (9.490%)  route 0.725ns (90.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 2984.030 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.855ns, distribution 0.924ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.725  2984.068    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X27Y110        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[3][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.779  2984.030    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X27Y110        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[3][26]/C
                         clock pessimism              0.000  2984.030    
                         clock uncertainty           -0.215  2983.815    
    SLICE_X27Y110        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066  2983.749    i_dm_top/i_dm_csrs/progbuf_q_reg[3][26]
  -------------------------------------------------------------------
                         required time                       2983.749    
                         arrival time                       -2984.068    
  -------------------------------------------------------------------
                         slack                                 -0.319    

Slack (VIOLATED) :        -0.319ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/progbuf_q_reg[3][30]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.801ns  (logic 0.076ns (9.490%)  route 0.725ns (90.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 2984.030 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.855ns, distribution 0.924ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.725  2984.068    i_dm_top/i_dm_csrs/c0_ddr4_ui_clk_sync_rst
    SLICE_X27Y110        FDCE                                         f  i_dm_top/i_dm_csrs/progbuf_q_reg[3][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.779  2984.030    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X27Y110        FDCE                                         r  i_dm_top/i_dm_csrs/progbuf_q_reg[3][30]/C
                         clock pessimism              0.000  2984.030    
                         clock uncertainty           -0.215  2983.815    
    SLICE_X27Y110        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066  2983.749    i_dm_top/i_dm_csrs/progbuf_q_reg[3][30]
  -------------------------------------------------------------------
                         required time                       2983.749    
                         arrival time                       -2984.068    
  -------------------------------------------------------------------
                         slack                                 -0.319    




