<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Baymax\Desktop\GoWin\dual_ov5640_for_GOWIN\DUAL-OV5640-for-GOWIN\impl\gwsynthesis\dual_5640.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Baymax\Desktop\GoWin\dual_ov5640_for_GOWIN\DUAL-OV5640-for-GOWIN\src\dual_5640.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.8</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV55PG484C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-55</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Oct 25 15:38:57 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2021 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>18375</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>12744</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>69</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>101</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>cam0_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cam0_pclk_ibuf/I </td>
</tr>
<tr>
<td>cam1_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cam1_pclk_ibuf/I </td>
</tr>
<tr>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i </td>
</tr>
<tr>
<td>u0_ov5640_dri/dri_clk_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u0_ov5640_dri/u_i2c_dr/dri_clk_s1/Q </td>
</tr>
<tr>
<td>u1_ov5640_dri/dri_clk_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u1_ov5640_dri/u_i2c_dr/dri_clk_s1/Q </td>
</tr>
<tr>
<td>cmos1_frame_vsync</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u1_ov5640_dri/u_cmos_capture_data/cmos1_frame_vsync_s/F </td>
</tr>
<tr>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q </td>
</tr>
<tr>
<td>u_cmos_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_cmos_rpll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_cmos_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_cmos_rpll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_cmos_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_cmos_rpll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_cmos_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>30.000</td>
<td>33.333
<td>0.000</td>
<td>15.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_cmos_rpll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.000
<td>0.000</td>
<td>2.500</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll_ddr3/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.000
<td>0.000</td>
<td>2.500</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll_ddr3/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll_ddr3/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll_ddr3/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll_ddr3/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>15.000</td>
<td>66.667
<td>0.000</td>
<td>7.500</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll_ddr3/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_tmds_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.000</td>
<td>250.000
<td>0.000</td>
<td>2.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_tmds_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_tmds_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.000</td>
<td>250.000
<td>0.000</td>
<td>2.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_tmds_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_tmds_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>8.000</td>
<td>125.000
<td>0.000</td>
<td>4.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_tmds_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_tmds_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>12.000</td>
<td>83.333
<td>0.000</td>
<td>6.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_tmds_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>u_tmds_pll/rpll_inst/CLKOUT</td>
<td>u_tmds_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>50.000(MHz)</td>
<td>180.087(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>cam0_pclk</td>
<td>100.000(MHz)</td>
<td>152.199(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>cam1_pclk</td>
<td>100.000(MHz)</td>
<td>143.478(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
<td>50.000(MHz)</td>
<td>150.670(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>u0_ov5640_dri/dri_clk_2</td>
<td>100.000(MHz)</td>
<td>182.516(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>u1_ov5640_dri/dri_clk_2</td>
<td>100.000(MHz)</td>
<td>180.195(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>cmos1_frame_vsync</td>
<td>100.000(MHz)</td>
<td>1024.925(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
<td>100.000(MHz)</td>
<td>526.009(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>u_cmos_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>100.000(MHz)</td>
<td>365.337(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>10</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
<td>200.000(MHz)</td>
<td>2016.130(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>11</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>50.000(MHz)</td>
<td>112.056(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>12</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>50.000(MHz)</td>
<td>94.068(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of u_cmos_rpll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_cmos_rpll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_cmos_rpll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_ddr3/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_ddr3/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_ddr3/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_tmds_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_tmds_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_tmds_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_tmds_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cam0_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cam0_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cam1_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cam1_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u0_ov5640_dri/dri_clk_2</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u0_ov5640_dri/dri_clk_2</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u1_ov5640_dri/dri_clk_2</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u1_ov5640_dri/dri_clk_2</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos1_frame_vsync</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos1_frame_vsync</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_cmos_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_cmos_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_cmos_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_cmos_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_cmos_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_cmos_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_cmos_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_cmos_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_ddr3/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_ddr3/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_ddr3/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_ddr3/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_ddr3/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_ddr3/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.288</td>
<td>DDR3_MIG/gw3_top/i4/stop_reg_2_s0/Q</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CE</td>
<td>sys_clk:[R]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>-0.168</td>
<td>2.734</td>
</tr>
<tr>
<td>2</td>
<td>0.024</td>
<td>DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_5_s0/D</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.693</td>
<td>4.214</td>
</tr>
<tr>
<td>3</td>
<td>0.029</td>
<td>DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_4_s0/D</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.693</td>
<td>4.208</td>
</tr>
<tr>
<td>4</td>
<td>0.116</td>
<td>DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_3_s0/D</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.693</td>
<td>4.121</td>
</tr>
<tr>
<td>5</td>
<td>0.117</td>
<td>DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_6_s0/D</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.693</td>
<td>4.120</td>
</tr>
<tr>
<td>6</td>
<td>0.117</td>
<td>DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_6_s0/D</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.693</td>
<td>4.120</td>
</tr>
<tr>
<td>7</td>
<td>0.117</td>
<td>DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_7_s0/D</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.693</td>
<td>4.120</td>
</tr>
<tr>
<td>8</td>
<td>0.121</td>
<td>DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_0_s0/D</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.693</td>
<td>4.116</td>
</tr>
<tr>
<td>9</td>
<td>0.175</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/Q</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/READ[3]</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.016</td>
<td>3.276</td>
</tr>
<tr>
<td>10</td>
<td>0.193</td>
<td>DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_3_s0/D</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.693</td>
<td>4.044</td>
</tr>
<tr>
<td>11</td>
<td>0.193</td>
<td>DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_2_s0/D</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.693</td>
<td>4.044</td>
</tr>
<tr>
<td>12</td>
<td>0.195</td>
<td>DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_4_s0/D</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.693</td>
<td>4.042</td>
</tr>
<tr>
<td>13</td>
<td>0.218</td>
<td>DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_5_s0/D</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.693</td>
<td>4.019</td>
</tr>
<tr>
<td>14</td>
<td>0.221</td>
<td>DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_1_s0/D</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.693</td>
<td>4.016</td>
</tr>
<tr>
<td>15</td>
<td>0.221</td>
<td>DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_2_s0/D</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.693</td>
<td>4.016</td>
</tr>
<tr>
<td>16</td>
<td>0.221</td>
<td>DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_1_s0/D</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.693</td>
<td>4.016</td>
</tr>
<tr>
<td>17</td>
<td>0.222</td>
<td>DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_7_s0/D</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.693</td>
<td>4.015</td>
</tr>
<tr>
<td>18</td>
<td>0.226</td>
<td>DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_0_s0/D</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.693</td>
<td>4.011</td>
</tr>
<tr>
<td>19</td>
<td>0.234</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/Q</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/READ[1]</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.016</td>
<td>3.217</td>
</tr>
<tr>
<td>20</td>
<td>0.268</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/Q</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/READ[0]</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.016</td>
<td>3.183</td>
</tr>
<tr>
<td>21</td>
<td>0.273</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/Q</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/READ[2]</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.016</td>
<td>3.177</td>
</tr>
<tr>
<td>22</td>
<td>0.348</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/Q</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/READ[2]</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.016</td>
<td>3.102</td>
</tr>
<tr>
<td>23</td>
<td>0.350</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/Q</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/READ[1]</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.016</td>
<td>3.101</td>
</tr>
<tr>
<td>24</td>
<td>0.570</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/Q</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/READ[3]</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.016</td>
<td>2.880</td>
</tr>
<tr>
<td>25</td>
<td>0.649</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/Q</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/READ[0]</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.016</td>
<td>2.802</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-1.089</td>
<td>u1_ov5640_dri/u_i2c_dr/n63_s2/I</td>
<td>u1_ov5640_dri/u_i2c_dr/dri_clk_s1/D</td>
<td>u1_ov5640_dri/dri_clk_2:[R]</td>
<td>u_cmos_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.278</td>
<td>0.234</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-1.031</td>
<td>u0_ov5640_dri/u_i2c_dr/n63_s2/I</td>
<td>u0_ov5640_dri/u_i2c_dr/dri_clk_s1/D</td>
<td>u0_ov5640_dri/dri_clk_2:[R]</td>
<td>u_cmos_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.278</td>
<td>0.292</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.906</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_4_s0/Q</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s0/D</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>cam0_pclk:[R]</td>
<td>0.000</td>
<td>-1.322</td>
<td>0.462</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.671</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_1_s0/Q</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s0/D</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>cam0_pclk:[R]</td>
<td>0.000</td>
<td>-1.322</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.671</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_3_s0/Q</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s0/D</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>cam0_pclk:[R]</td>
<td>0.000</td>
<td>-1.322</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-0.671</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_5_s0/Q</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s0/D</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>cam0_pclk:[R]</td>
<td>0.000</td>
<td>-1.322</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-0.671</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_6_s0/Q</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s0/D</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>cam0_pclk:[R]</td>
<td>0.000</td>
<td>-1.322</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.671</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_7_s0/Q</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s0/D</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>cam0_pclk:[R]</td>
<td>0.000</td>
<td>-1.322</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-0.671</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_8_s0/Q</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_8_s0/D</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>cam0_pclk:[R]</td>
<td>0.000</td>
<td>-1.322</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.668</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_9_s0/Q</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_9_s0/D</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>cam0_pclk:[R]</td>
<td>0.000</td>
<td>-1.322</td>
<td>0.700</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-0.549</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_0_s0/Q</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s0/D</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>cam0_pclk:[R]</td>
<td>0.000</td>
<td>-1.322</td>
<td>0.819</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-0.549</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_2_s0/Q</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s0/D</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>cam0_pclk:[R]</td>
<td>0.000</td>
<td>-1.322</td>
<td>0.819</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.068</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/D</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.717</td>
<td>0.696</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-0.031</td>
<td>u_cmos_add/vsync_add_clk_cnt_1_s0/Q</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/D</td>
<td>cmos1_frame_vsync:[R]</td>
<td>cam0_pclk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.256</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.028</td>
<td>u_cmos_add/vsync_add_clk_cnt_1_s0/Q</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0/D</td>
<td>cmos1_frame_vsync:[R]</td>
<td>cam0_pclk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.259</td>
</tr>
<tr>
<td>16</td>
<td>0.083</td>
<td>DDR3_MIG/gw3_top/i4/ddr_init_complete_d_1_s0/Q</td>
<td>DDR3_MIG/gw3_top/i4/uddcntln_d_0_s0/CE</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.336</td>
<td>0.465</td>
</tr>
<tr>
<td>17</td>
<td>0.083</td>
<td>DDR3_MIG/gw3_top/i4/ddr_init_complete_d_1_s0/Q</td>
<td>DDR3_MIG/gw3_top/i4/uddcntln_d_1_s0/CE</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.336</td>
<td>0.465</td>
</tr>
<tr>
<td>18</td>
<td>0.190</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_44_s/CEA</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>19</td>
<td>0.190</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_43_s/CEA</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>20</td>
<td>0.190</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_42_s/CEA</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>21</td>
<td>0.190</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_41_s/CEA</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>22</td>
<td>0.190</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_40_s/CEA</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>23</td>
<td>0.190</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_39_s/CEA</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>24</td>
<td>0.190</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_38_s/CEA</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>25</td>
<td>0.190</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_37_s/CEA</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.641</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>-1.411</td>
<td>1.748</td>
</tr>
<tr>
<td>2</td>
<td>1.641</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>-1.411</td>
<td>1.748</td>
</tr>
<tr>
<td>3</td>
<td>1.969</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>-1.411</td>
<td>1.756</td>
</tr>
<tr>
<td>4</td>
<td>1.969</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>-1.411</td>
<td>1.756</td>
</tr>
<tr>
<td>5</td>
<td>1.969</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>-1.411</td>
<td>1.756</td>
</tr>
<tr>
<td>6</td>
<td>1.969</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>-1.411</td>
<td>1.756</td>
</tr>
<tr>
<td>7</td>
<td>1.969</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>-1.411</td>
<td>1.756</td>
</tr>
<tr>
<td>8</td>
<td>1.969</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>-1.411</td>
<td>1.756</td>
</tr>
<tr>
<td>9</td>
<td>1.969</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>-1.411</td>
<td>1.756</td>
</tr>
<tr>
<td>10</td>
<td>3.302</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.583</td>
<td>1.748</td>
</tr>
<tr>
<td>11</td>
<td>3.302</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.583</td>
<td>1.748</td>
</tr>
<tr>
<td>12</td>
<td>3.639</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.583</td>
<td>1.756</td>
</tr>
<tr>
<td>13</td>
<td>3.639</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.583</td>
<td>1.756</td>
</tr>
<tr>
<td>14</td>
<td>3.639</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.583</td>
<td>1.756</td>
</tr>
<tr>
<td>15</td>
<td>3.639</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.583</td>
<td>1.756</td>
</tr>
<tr>
<td>16</td>
<td>3.639</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.583</td>
<td>1.756</td>
</tr>
<tr>
<td>17</td>
<td>3.639</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.583</td>
<td>1.756</td>
</tr>
<tr>
<td>18</td>
<td>4.129</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-1.401</td>
<td>1.748</td>
</tr>
<tr>
<td>19</td>
<td>4.129</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-1.401</td>
<td>1.748</td>
</tr>
<tr>
<td>20</td>
<td>4.457</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-1.401</td>
<td>1.756</td>
</tr>
<tr>
<td>21</td>
<td>4.457</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-1.401</td>
<td>1.756</td>
</tr>
<tr>
<td>22</td>
<td>4.457</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-1.401</td>
<td>1.756</td>
</tr>
<tr>
<td>23</td>
<td>4.457</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-1.401</td>
<td>1.756</td>
</tr>
<tr>
<td>24</td>
<td>4.457</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-1.401</td>
<td>1.756</td>
</tr>
<tr>
<td>25</td>
<td>4.457</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-1.401</td>
<td>1.756</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.763</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.711</td>
<td>1.136</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.763</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.711</td>
<td>1.136</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.763</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.711</td>
<td>1.136</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.763</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.711</td>
<td>1.136</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.763</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.711</td>
<td>1.136</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-0.763</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.711</td>
<td>1.136</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-0.763</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[2].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[2].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.711</td>
<td>1.136</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.395</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.343</td>
<td>1.136</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-0.395</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.343</td>
<td>1.136</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.395</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.343</td>
<td>1.136</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-0.395</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.343</td>
<td>1.136</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-0.395</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.343</td>
<td>1.136</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.395</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.343</td>
<td>1.136</td>
</tr>
<tr>
<td>14</td>
<td>0.424</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.524</td>
<td>1.136</td>
</tr>
<tr>
<td>15</td>
<td>0.424</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.524</td>
<td>1.136</td>
</tr>
<tr>
<td>16</td>
<td>0.424</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.524</td>
<td>1.136</td>
</tr>
<tr>
<td>17</td>
<td>0.424</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.524</td>
<td>1.136</td>
</tr>
<tr>
<td>18</td>
<td>0.424</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.524</td>
<td>1.136</td>
</tr>
<tr>
<td>19</td>
<td>0.424</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.524</td>
<td>1.136</td>
</tr>
<tr>
<td>20</td>
<td>1.707</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-1.743</td>
<td>1.136</td>
</tr>
<tr>
<td>21</td>
<td>1.707</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-1.743</td>
<td>1.136</td>
</tr>
<tr>
<td>22</td>
<td>1.707</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-1.743</td>
<td>1.136</td>
</tr>
<tr>
<td>23</td>
<td>1.707</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-1.743</td>
<td>1.136</td>
</tr>
<tr>
<td>24</td>
<td>1.707</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-1.743</td>
<td>1.136</td>
</tr>
<tr>
<td>25</td>
<td>1.707</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-1.743</td>
<td>1.136</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.149</td>
<td>4.149</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam1_pclk</td>
<td>u1_ov5640_dri/u_cmos_capture_data/cam_vsync_d1_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.149</td>
<td>4.149</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam1_pclk</td>
<td>u1_ov5640_dri/u_cmos_capture_data/cam_href_d0_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.149</td>
<td>4.149</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam1_pclk</td>
<td>u1_ov5640_dri/u_cmos_capture_data/cam_data_d0_5_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.149</td>
<td>4.149</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam1_pclk</td>
<td>u_cmos_add/u_fifo_pong/fifo_inst/rbin_num_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.149</td>
<td>4.149</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam1_pclk</td>
<td>u_cmos_add/u_fifo_pong/fifo_inst/Equal.wq1_rptr_5_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.149</td>
<td>4.149</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam1_pclk</td>
<td>u_cmos_add/u_fifo_pong/fifo_inst/Equal.wq1_rptr_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.149</td>
<td>4.149</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam1_pclk</td>
<td>u_cmos_add/u_fifo_pong/fifo_inst/Equal.wq2_rptr_10_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.149</td>
<td>4.149</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam1_pclk</td>
<td>u_cmos_add/u_fifo_pong/fifo_inst/Equal.wq2_rptr_9_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.149</td>
<td>4.149</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam1_pclk</td>
<td>u_cmos_add/u_fifo_pong/fifo_inst/Equal.wq1_rptr_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.149</td>
<td>4.149</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam1_pclk</td>
<td>u_cmos_add/u_fifo_pong/fifo_inst/Equal.wq1_rptr_4_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/stop_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR44[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C46[2][A]</td>
<td>DDR3_MIG/gw3_top/i4/stop_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R58C46[2][A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/stop_reg_2_s0/Q</td>
</tr>
<tr>
<td>3.660</td>
<td>2.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/fclk_dhcen/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.594</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>3.559</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen</td>
</tr>
<tr>
<td>3.373</td>
<td>-0.186</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.168</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.502, 91.516%; tC2Q: 0.232, 8.484%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.489</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/ddr3_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>16.276</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>16.401</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
</tr>
<tr>
<td>16.794</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">DDR3_MIG/gw3_top/i4/ddr3_dll/STEP[5]</td>
</tr>
<tr>
<td>20.489</td>
<td>3.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C46[1][B]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/dll_step_d_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[1][B]</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_5_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_5_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C46[1][B]</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.693</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 9.327%; route: 3.695, 87.698%; tC2Q: 0.125, 2.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/ddr3_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>16.276</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>16.401</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
</tr>
<tr>
<td>16.794</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">DDR3_MIG/gw3_top/i4/ddr3_dll/STEP[4]</td>
</tr>
<tr>
<td>20.483</td>
<td>3.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C46[1][A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/dll_step_d_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_4_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_4_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C46[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.693</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 9.340%; route: 3.689, 87.681%; tC2Q: 0.125, 2.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/ddr3_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>16.276</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>16.401</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
</tr>
<tr>
<td>16.794</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">DDR3_MIG/gw3_top/i4/ddr3_dll/STEP[3]</td>
</tr>
<tr>
<td>20.397</td>
<td>3.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C46[2][B]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/dll_step_base_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C46[2][B]</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_3_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_3_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C46[2][B]</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.693</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 9.536%; route: 3.603, 87.423%; tC2Q: 0.125, 3.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/ddr3_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>16.276</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>16.401</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
</tr>
<tr>
<td>16.794</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">DDR3_MIG/gw3_top/i4/ddr3_dll/STEP[6]</td>
</tr>
<tr>
<td>20.396</td>
<td>3.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[1][A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/dll_step_base_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C47[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_6_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_6_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C47[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.693</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 9.539%; route: 3.602, 87.419%; tC2Q: 0.125, 3.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/ddr3_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>16.276</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>16.401</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
</tr>
<tr>
<td>16.794</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">DDR3_MIG/gw3_top/i4/ddr3_dll/STEP[6]</td>
</tr>
<tr>
<td>20.396</td>
<td>3.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C47[2][A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/dll_step_d_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C47[2][A]</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_6_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_6_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C47[2][A]</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.693</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 9.539%; route: 3.602, 87.419%; tC2Q: 0.125, 3.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/ddr3_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>16.276</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>16.401</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
</tr>
<tr>
<td>16.794</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">DDR3_MIG/gw3_top/i4/ddr3_dll/STEP[7]</td>
</tr>
<tr>
<td>20.396</td>
<td>3.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C47[2][B]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/dll_step_d_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C47[2][B]</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_7_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_7_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C47[2][B]</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.693</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 9.539%; route: 3.602, 87.419%; tC2Q: 0.125, 3.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.392</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/ddr3_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>16.276</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>16.401</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
</tr>
<tr>
<td>16.794</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">DDR3_MIG/gw3_top/i4/ddr3_dll/STEP[0]</td>
</tr>
<tr>
<td>20.392</td>
<td>3.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[2][B]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/dll_step_base_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C47[2][B]</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_0_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_0_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C47[2][B]</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.693</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 9.548%; route: 3.598, 87.408%; tC2Q: 0.125, 3.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.175</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>16.598</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C44[0][A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/G</td>
</tr>
<tr>
<td>16.830</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R51C44[0][A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/Q</td>
</tr>
<tr>
<td>17.009</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C44[2][B]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_7_s0/I2</td>
</tr>
<tr>
<td>17.564</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C44[2][B]</td>
<td style=" background: #97FFFF;">DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_7_s0/F</td>
</tr>
<tr>
<td>19.874</td>
<td>2.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/READ[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>20.049</td>
<td>-0.499</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 16.944%; route: 2.489, 75.973%; tC2Q: 0.232, 7.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/ddr3_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>16.276</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>16.401</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
</tr>
<tr>
<td>16.794</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">DDR3_MIG/gw3_top/i4/ddr3_dll/STEP[3]</td>
</tr>
<tr>
<td>20.320</td>
<td>3.526</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/dll_step_d_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_3_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_3_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.693</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 9.717%; route: 3.526, 87.184%; tC2Q: 0.125, 3.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/ddr3_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>16.276</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>16.401</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
</tr>
<tr>
<td>16.794</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">DDR3_MIG/gw3_top/i4/ddr3_dll/STEP[2]</td>
</tr>
<tr>
<td>20.319</td>
<td>3.526</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C45[1][B]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/dll_step_d_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C45[1][B]</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_2_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_2_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C45[1][B]</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.693</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 9.718%; route: 3.526, 87.182%; tC2Q: 0.125, 3.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/ddr3_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>16.276</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>16.401</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
</tr>
<tr>
<td>16.794</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">DDR3_MIG/gw3_top/i4/ddr3_dll/STEP[4]</td>
</tr>
<tr>
<td>20.317</td>
<td>3.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C46[2][A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/dll_step_base_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C46[2][A]</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_4_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_4_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C46[2][A]</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.693</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 9.724%; route: 3.523, 87.175%; tC2Q: 0.125, 3.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/ddr3_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>16.276</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>16.401</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
</tr>
<tr>
<td>16.794</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">DDR3_MIG/gw3_top/i4/ddr3_dll/STEP[5]</td>
</tr>
<tr>
<td>20.295</td>
<td>3.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C46[2][A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/dll_step_base_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C46[2][A]</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_5_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_5_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C46[2][A]</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.693</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 9.778%; route: 3.501, 87.104%; tC2Q: 0.125, 3.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/ddr3_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>16.276</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>16.401</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
</tr>
<tr>
<td>16.794</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">DDR3_MIG/gw3_top/i4/ddr3_dll/STEP[1]</td>
</tr>
<tr>
<td>20.291</td>
<td>3.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C46[2][B]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/dll_step_base_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C46[2][B]</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_1_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_1_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C46[2][B]</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.693</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 9.786%; route: 3.497, 87.093%; tC2Q: 0.125, 3.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/ddr3_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>16.276</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>16.401</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
</tr>
<tr>
<td>16.794</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">DDR3_MIG/gw3_top/i4/ddr3_dll/STEP[2]</td>
</tr>
<tr>
<td>20.291</td>
<td>3.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C47[1][A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/dll_step_base_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C47[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_2_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_2_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C47[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.693</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 9.786%; route: 3.497, 87.093%; tC2Q: 0.125, 3.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/ddr3_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>16.276</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>16.401</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
</tr>
<tr>
<td>16.794</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">DDR3_MIG/gw3_top/i4/ddr3_dll/STEP[1]</td>
</tr>
<tr>
<td>20.291</td>
<td>3.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C45[2][A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/dll_step_d_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C45[2][A]</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_1_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_1_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C45[2][A]</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.693</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 9.786%; route: 3.497, 87.093%; tC2Q: 0.125, 3.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/ddr3_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>16.276</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>16.401</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
</tr>
<tr>
<td>16.794</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">DDR3_MIG/gw3_top/i4/ddr3_dll/STEP[7]</td>
</tr>
<tr>
<td>20.291</td>
<td>3.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C47[2][A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/dll_step_base_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C47[2][A]</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_7_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_7_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C47[2][A]</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_base_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.693</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 9.788%; route: 3.497, 87.091%; tC2Q: 0.125, 3.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/ddr3_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>16.276</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>16.401</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
</tr>
<tr>
<td>16.794</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">DDR3_MIG/gw3_top/i4/ddr3_dll/STEP[0]</td>
</tr>
<tr>
<td>20.287</td>
<td>3.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C45[2][B]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/dll_step_d_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C45[2][B]</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_0_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_0_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C45[2][B]</td>
<td>DDR3_MIG/gw3_top/i4/dll_step_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.693</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 9.797%; route: 3.493, 87.078%; tC2Q: 0.125, 3.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>16.598</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C44[0][A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/G</td>
</tr>
<tr>
<td>16.830</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R51C44[0][A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/Q</td>
</tr>
<tr>
<td>17.250</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C44[1][B]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_1_s0/I2</td>
</tr>
<tr>
<td>17.805</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C44[1][B]</td>
<td style=" background: #97FFFF;">DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_1_s0/F</td>
</tr>
<tr>
<td>19.815</td>
<td>2.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C0</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/READ[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>20.049</td>
<td>-0.499</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 17.254%; route: 2.430, 75.533%; tC2Q: 0.232, 7.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>16.598</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C44[0][A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/G</td>
</tr>
<tr>
<td>16.830</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R51C44[0][A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/Q</td>
</tr>
<tr>
<td>17.019</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C43[3][A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_4_s0/I2</td>
</tr>
<tr>
<td>17.472</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C43[3][A]</td>
<td style=" background: #97FFFF;">DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_4_s0/F</td>
</tr>
<tr>
<td>19.781</td>
<td>2.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/READ[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>20.049</td>
<td>-0.499</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 14.234%; route: 2.498, 78.477%; tC2Q: 0.232, 7.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>16.598</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C44[0][A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/G</td>
</tr>
<tr>
<td>16.830</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R51C44[0][A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/Q</td>
</tr>
<tr>
<td>17.019</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C44[3][B]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_6_s0/I2</td>
</tr>
<tr>
<td>17.390</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C44[3][B]</td>
<td style=" background: #97FFFF;">DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_6_s0/F</td>
</tr>
<tr>
<td>19.776</td>
<td>2.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/READ[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>20.049</td>
<td>-0.499</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 11.677%; route: 2.574, 81.021%; tC2Q: 0.232, 7.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>16.598</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C44[0][A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/G</td>
</tr>
<tr>
<td>16.830</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R51C44[0][A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/Q</td>
</tr>
<tr>
<td>17.250</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C44[3][B]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_2_s0/I2</td>
</tr>
<tr>
<td>17.767</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C44[3][B]</td>
<td style=" background: #97FFFF;">DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_2_s0/F</td>
</tr>
<tr>
<td>19.700</td>
<td>1.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C0</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/READ[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>20.049</td>
<td>-0.499</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.667%; route: 2.353, 75.854%; tC2Q: 0.232, 7.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>16.598</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C44[0][A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/G</td>
</tr>
<tr>
<td>16.830</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R51C44[0][A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/Q</td>
</tr>
<tr>
<td>17.019</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C44[3][A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_5_s0/I2</td>
</tr>
<tr>
<td>17.390</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C44[3][A]</td>
<td style=" background: #97FFFF;">DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_5_s0/F</td>
</tr>
<tr>
<td>19.699</td>
<td>2.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/READ[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>20.049</td>
<td>-0.499</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 11.965%; route: 2.498, 80.552%; tC2Q: 0.232, 7.482%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.479</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>16.598</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C44[0][A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/G</td>
</tr>
<tr>
<td>16.830</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R51C44[0][A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/Q</td>
</tr>
<tr>
<td>17.092</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C44[3][A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_3_s0/I2</td>
</tr>
<tr>
<td>17.545</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C44[3][A]</td>
<td style=" background: #97FFFF;">DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_3_s0/F</td>
</tr>
<tr>
<td>19.479</td>
<td>1.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C0</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/READ[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>20.049</td>
<td>-0.499</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 15.728%; route: 2.195, 76.217%; tC2Q: 0.232, 8.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>16.598</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C44[0][A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/G</td>
</tr>
<tr>
<td>16.830</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R51C44[0][A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/Q</td>
</tr>
<tr>
<td>17.261</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C43[0][B]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_0_s0/I2</td>
</tr>
<tr>
<td>17.632</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C43[0][B]</td>
<td style=" background: #97FFFF;">DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_0_s0/F</td>
</tr>
<tr>
<td>19.400</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C0</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/READ[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>20.049</td>
<td>-0.499</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 13.243%; route: 2.199, 78.476%; tC2Q: 0.232, 8.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1_ov5640_dri/u_i2c_dr/n63_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1_ov5640_dri/u_i2c_dr/dri_clk_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u1_ov5640_dri/dri_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_cmos_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u1_ov5640_dri/dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R47C66[0][A]</td>
<td>u1_ov5640_dri/u_i2c_dr/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">u1_ov5640_dri/u_i2c_dr/n63_s2/I</td>
</tr>
<tr>
<td>0.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td style=" background: #97FFFF;">u1_ov5640_dri/u_i2c_dr/n63_s2/O</td>
</tr>
<tr>
<td>0.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">u1_ov5640_dri/u_i2c_dr/dri_clk_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_cmos_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>21</td>
<td>PLL_R[1]</td>
<td>u_cmos_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>u1_ov5640_dri/u_i2c_dr/dri_clk_s1/CLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1_ov5640_dri/u_i2c_dr/dri_clk_s1</td>
</tr>
<tr>
<td>1.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>u1_ov5640_dri/u_i2c_dr/dri_clk_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.278</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0_ov5640_dri/u_i2c_dr/n63_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0_ov5640_dri/u_i2c_dr/dri_clk_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u0_ov5640_dri/dri_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_cmos_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u0_ov5640_dri/dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R51C65[2][A]</td>
<td>u0_ov5640_dri/u_i2c_dr/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C65[2][A]</td>
<td style=" font-weight:bold;">u0_ov5640_dri/u_i2c_dr/n63_s2/I</td>
</tr>
<tr>
<td>0.292</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R51C65[2][A]</td>
<td style=" background: #97FFFF;">u0_ov5640_dri/u_i2c_dr/n63_s2/O</td>
</tr>
<tr>
<td>0.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C65[2][A]</td>
<td style=" font-weight:bold;">u0_ov5640_dri/u_i2c_dr/dri_clk_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_cmos_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>21</td>
<td>PLL_R[1]</td>
<td>u_cmos_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C65[2][A]</td>
<td>u0_ov5640_dri/u_i2c_dr/dri_clk_s1/CLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0_ov5640_dri/u_i2c_dr/dri_clk_s1</td>
</tr>
<tr>
<td>1.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C65[2][A]</td>
<td>u0_ov5640_dri/u_i2c_dr/dri_clk_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.278</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 99.164%; route: 0.000, 0.000%; tC2Q: 0.002, 0.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C54[2][B]</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_4_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R35C54[2][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_4_s0/Q</td>
</tr>
<tr>
<td>0.986</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C56[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>156</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.846</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C56[0][A]</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s0/CLK</td>
</tr>
<tr>
<td>1.881</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s0</td>
</tr>
<tr>
<td>1.892</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C56[0][A]</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C56[0][B]</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_1_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C56[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_1_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C54[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>156</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.846</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C54[1][A]</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.881</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s0</td>
</tr>
<tr>
<td>1.892</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C54[1][A]</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C56[1][B]</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C56[1][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_3_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C55[2][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>156</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.846</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C55[2][A]</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s0/CLK</td>
</tr>
<tr>
<td>1.881</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s0</td>
</tr>
<tr>
<td>1.892</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C55[2][A]</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C54[0][B]</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_5_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R38C54[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_5_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C53[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>156</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.846</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C53[1][A]</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s0/CLK</td>
</tr>
<tr>
<td>1.881</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s0</td>
</tr>
<tr>
<td>1.892</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C53[1][A]</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C54[0][A]</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_6_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R38C54[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_6_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C55[2][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>156</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.846</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C55[2][B]</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s0/CLK</td>
</tr>
<tr>
<td>1.881</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s0</td>
</tr>
<tr>
<td>1.892</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C55[2][B]</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C57[2][B]</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_7_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R35C57[2][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_7_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C55[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>156</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.846</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C55[0][A]</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s0/CLK</td>
</tr>
<tr>
<td>1.881</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s0</td>
</tr>
<tr>
<td>1.892</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C55[0][A]</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C54[2][A]</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_8_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R35C54[2][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_8_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C53[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>156</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.846</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C53[1][A]</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_8_s0/CLK</td>
</tr>
<tr>
<td>1.881</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_8_s0</td>
</tr>
<tr>
<td>1.892</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C53[1][A]</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C57[2][A]</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_9_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R35C57[2][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_9_s0/Q</td>
</tr>
<tr>
<td>1.223</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C55[2][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>156</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.846</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C55[2][A]</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_9_s0/CLK</td>
</tr>
<tr>
<td>1.881</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_9_s0</td>
</tr>
<tr>
<td>1.892</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C55[2][A]</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.498, 71.134%; tC2Q: 0.202, 28.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C55[2][B]</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_0_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C55[2][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_0_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>0.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C54[1][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>156</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.846</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C54[1][B]</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.881</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s0</td>
</tr>
<tr>
<td>1.892</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C54[1][B]</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 75.347%; tC2Q: 0.202, 24.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C55[2][A]</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_2_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C55[2][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_2_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>0.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C54[2][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>156</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.846</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C54[2][A]</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.881</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s0</td>
</tr>
<tr>
<td>1.892</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C54[2][A]</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 75.347%; tC2Q: 0.202, 24.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.287</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C61[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R57C61[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_start_sel_s1/Q</td>
</tr>
<tr>
<td>0.987</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C60[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/n1613_s0/I1</td>
</tr>
<tr>
<td>1.219</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R58C60[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_ao_top/n1613_s0/F</td>
</tr>
<tr>
<td>1.219</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C60[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>992</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.241</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C60[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>1.276</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>1.287</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C60[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 33.352%; route: 0.262, 37.609%; tC2Q: 0.202, 29.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.437%; route: 0.565, 45.563%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cmos_add/vsync_add_clk_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos1_frame_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos1_frame_vsync</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R47C58[0][B]</td>
<td>u1_ov5640_dri/u_cmos_capture_data/cmos1_frame_vsync_s/F</td>
</tr>
<tr>
<td>0.605</td>
<td>0.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C58[1][A]</td>
<td>u_cmos_add/vsync_add_clk_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.806</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R43C58[1][A]</td>
<td style=" font-weight:bold;">u_cmos_add/vsync_add_clk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>0.929</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C58[2][B]</td>
<td>Video_Frame_Buffer_17_s0/I2</td>
</tr>
<tr>
<td>1.239</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C58[2][B]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_17_s0/F</td>
</tr>
<tr>
<td>1.628</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C58[2][A]</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_rising_s0/I1</td>
</tr>
<tr>
<td>1.860</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C58[2][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_rising_s0/F</td>
</tr>
<tr>
<td>1.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C58[2][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>156</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.846</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C58[2][A]</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/CLK</td>
</tr>
<tr>
<td>1.881</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td>1.892</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C58[2][A]</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.605, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.542, 43.164%; route: 0.513, 40.828%; tC2Q: 0.201, 16.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cmos_add/vsync_add_clk_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos1_frame_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos1_frame_vsync</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R47C58[0][B]</td>
<td>u1_ov5640_dri/u_cmos_capture_data/cmos1_frame_vsync_s/F</td>
</tr>
<tr>
<td>0.605</td>
<td>0.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C58[1][A]</td>
<td>u_cmos_add/vsync_add_clk_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.806</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R43C58[1][A]</td>
<td style=" font-weight:bold;">u_cmos_add/vsync_add_clk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>0.929</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C58[2][B]</td>
<td>Video_Frame_Buffer_17_s0/I2</td>
</tr>
<tr>
<td>1.239</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C58[2][B]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_17_s0/F</td>
</tr>
<tr>
<td>1.863</td>
<td>0.624</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C58[2][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>156</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.846</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C58[2][B]</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0/CLK</td>
</tr>
<tr>
<td>1.881</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0</td>
</tr>
<tr>
<td>1.892</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C58[2][B]</td>
<td>Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.605, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 24.629%; route: 0.748, 59.402%; tC2Q: 0.201, 15.969%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/ddr_init_complete_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/uddcntln_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C48[2][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_init_complete_d_1_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R46C48[2][A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/ddr_init_complete_d_1_s0/Q</td>
</tr>
<tr>
<td>0.988</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C47[0][B]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/uddcntln_d_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR44[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C47[0][B]</td>
<td>DDR3_MIG/gw3_top/i4/uddcntln_d_0_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/uddcntln_d_0_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C47[0][B]</td>
<td>DDR3_MIG/gw3_top/i4/uddcntln_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.538%; tC2Q: 0.202, 43.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/ddr_init_complete_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/uddcntln_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C48[2][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_init_complete_d_1_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R46C48[2][A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/ddr_init_complete_d_1_s0/Q</td>
</tr>
<tr>
<td>0.988</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C47[0][A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/uddcntln_d_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR44[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C47[0][A]</td>
<td>DDR3_MIG/gw3_top/i4/uddcntln_d_1_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/uddcntln_d_1_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C47[0][A]</td>
<td>DDR3_MIG/gw3_top/i4/uddcntln_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.538%; tC2Q: 0.202, 43.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_44_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C62[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>58</td>
<td>R56C62[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>0.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R54[29]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_44_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R54[29]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_44_s/CLKA</td>
</tr>
<tr>
<td>0.536</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R54[29]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_44_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.202, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_43_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C62[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>58</td>
<td>R56C62[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>0.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R54[28]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_43_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R54[28]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_43_s/CLKA</td>
</tr>
<tr>
<td>0.536</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R54[28]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_43_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.202, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_42_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C62[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>58</td>
<td>R56C62[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>0.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R54[27]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_42_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R54[27]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_42_s/CLKA</td>
</tr>
<tr>
<td>0.536</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R54[27]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_42_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.202, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_41_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C62[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>58</td>
<td>R56C62[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>0.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R45[25]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_41_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R45[25]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_41_s/CLKA</td>
</tr>
<tr>
<td>0.536</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R45[25]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_41_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.202, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_40_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C62[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>58</td>
<td>R56C62[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>0.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R54[26]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_40_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R54[26]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_40_s/CLKA</td>
</tr>
<tr>
<td>0.536</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R54[26]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_40_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.202, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_39_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C62[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>58</td>
<td>R56C62[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>0.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R45[24]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_39_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R45[24]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_39_s/CLKA</td>
</tr>
<tr>
<td>0.536</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R45[24]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_39_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.202, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_38_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C62[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>58</td>
<td>R56C62[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>0.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R54[25]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_38_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R54[25]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_38_s/CLKA</td>
</tr>
<tr>
<td>0.536</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R54[25]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_38_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.202, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_37_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C62[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>58</td>
<td>R56C62[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>0.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R45[23]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_37_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R45[23]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_37_s/CLKA</td>
</tr>
<tr>
<td>0.536</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R45[23]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_37_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.202, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.641</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.748</td>
<td>1.748</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R35C0</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.594</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>8.780</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>8.911</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.876</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>8.389</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.411</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.748, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.641</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.748</td>
<td>1.748</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R53C0</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.594</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>8.780</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>8.911</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.876</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>8.389</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.411</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.748, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.756</td>
<td>1.756</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOR46[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.594</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>8.780</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>8.911</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR46[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/FCLK</td>
</tr>
<tr>
<td>8.876</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td>8.725</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR46[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.411</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.756, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.756</td>
<td>1.756</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL11[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.594</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>8.780</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>8.911</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL11[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.876</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td>8.725</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL11[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.411</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.756, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.756</td>
<td>1.756</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL77[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.594</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>8.780</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>8.911</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL77[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.876</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td>8.725</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL77[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.411</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.756, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.756</td>
<td>1.756</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.594</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>8.780</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>8.911</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL9[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.876</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td>8.725</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.411</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.756, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.756</td>
<td>1.756</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL74[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.594</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>8.780</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>8.911</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL74[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.876</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td>8.725</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL74[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.411</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.756, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.756</td>
<td>1.756</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL83[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.594</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>8.780</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>8.911</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL83[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.876</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td>8.725</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL83[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.411</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.756, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.756</td>
<td>1.756</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOR76[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.594</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>8.780</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>8.911</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR76[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.876</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td>8.725</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR76[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.411</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.756, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>16.748</td>
<td>1.748</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R35C0</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>20.050</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.748, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>16.748</td>
<td>1.748</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R53C0</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>20.050</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.748, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>16.756</td>
<td>1.756</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOR46[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR46[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td>20.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR46[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.756, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>16.756</td>
<td>1.756</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL11[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td>20.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL11[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.756, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>16.756</td>
<td>1.756</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL77[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL77[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td>20.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL77[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.756, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>16.756</td>
<td>1.756</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td>20.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.756, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>16.756</td>
<td>1.756</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL74[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL74[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td>20.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL74[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.756, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>16.756</td>
<td>1.756</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL83[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL83[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td>20.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL83[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.756, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.748</td>
<td>1.748</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R35C0</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>11.276</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>11.401</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>10.877</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.401</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.748, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.748</td>
<td>1.748</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R53C0</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>11.276</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>11.401</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>10.877</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.401</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.748, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.756</td>
<td>1.756</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOR46[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>11.276</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>11.401</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR46[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/FCLK</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td>11.213</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR46[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.401</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.756, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.756</td>
<td>1.756</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL11[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>11.276</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>11.401</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td>11.213</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL11[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.401</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.756, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.756</td>
<td>1.756</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL77[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>11.276</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>11.401</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL77[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td>11.213</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL77[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.401</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.756, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.756</td>
<td>1.756</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>11.276</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>11.401</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td>11.213</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.401</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.756, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.756</td>
<td>1.756</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL74[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>11.276</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>11.401</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL74[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td>11.213</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL74[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.401</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.756, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.756</td>
<td>1.756</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL83[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>11.276</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>11.401</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL83[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td>11.213</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL83[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.401</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.756, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.136</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL37[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>1.711</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>1.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL37[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td>1.899</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL37[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.711</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.136, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.136</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>1.711</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>1.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td>1.899</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.711</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.136, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.136</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL42[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>1.711</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>1.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL42[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td>1.899</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL42[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.711</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.136, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.136</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL28[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>1.711</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>1.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL28[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td>1.899</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL28[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.711</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.136, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.136</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL33[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>1.711</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>1.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td>1.899</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL33[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.711</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.136, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.136</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL32[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>1.711</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>1.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL32[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td>1.899</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL32[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.711</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.136, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.136</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL43[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[2].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>1.711</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>1.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL43[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[2].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
<tr>
<td>1.899</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL43[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.711</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.136, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.136</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL37[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL37[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>1.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td>1.531</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL37[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.136, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.136</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>1.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td>1.531</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.136, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.136</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL42[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL42[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>1.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td>1.531</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL42[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.136, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.136</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL28[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL28[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>1.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td>1.531</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL28[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.136, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.136</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL33[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>1.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td>1.531</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL33[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.136, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.136</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL32[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL32[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>1.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td>1.531</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL32[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.136, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>21.136</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL37[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL37[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>20.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td>20.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL37[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.136, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>21.136</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>20.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td>20.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.136, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>21.136</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL42[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL42[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>20.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td>20.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL42[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.136, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>21.136</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL28[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL28[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>20.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td>20.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL28[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.136, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>21.136</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL33[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>20.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td>20.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL33[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.136, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>21.136</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL32[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>2254</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL32[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>20.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td>20.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL32[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.136, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.571</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.136</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL37[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.406</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.406</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>-1.244</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>-1.146</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>-0.757</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>-0.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL37[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>-0.722</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td>-0.571</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL37[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.136, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.571</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.136</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.406</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.406</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>-1.244</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>-1.146</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>-0.757</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>-0.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>-0.722</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td>-0.571</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.136, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.571</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.136</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL42[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.406</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.406</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>-1.244</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>-1.146</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>-0.757</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>-0.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL42[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>-0.722</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td>-0.571</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL42[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.136, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.571</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.136</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL28[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.406</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.406</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>-1.244</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>-1.146</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>-0.757</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>-0.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL28[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>-0.722</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td>-0.571</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL28[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.136, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.571</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.136</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL33[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.406</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.406</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>-1.244</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>-1.146</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>-0.757</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>-0.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL33[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>-0.722</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td>-0.571</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL33[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.136, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.571</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R48C48[1][A]</td>
<td>DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.136</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL32[A]</td>
<td style=" font-weight:bold;">DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.406</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[2]</td>
<td>pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.406</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>-1.244</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>-1.146</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>-0.757</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C0</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>-0.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL32[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>-0.722</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td>-0.571</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL32[A]</td>
<td>DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.136, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.149</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.149</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam1_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u1_ov5640_dri/u_cmos_capture_data/cam_vsync_d1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.857</td>
<td>2.169</td>
<td>tNET</td>
<td>FF</td>
<td>u1_ov5640_dri/u_cmos_capture_data/cam_vsync_d1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.006</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>u1_ov5640_dri/u_cmos_capture_data/cam_vsync_d1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.149</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.149</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam1_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u1_ov5640_dri/u_cmos_capture_data/cam_href_d0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.857</td>
<td>2.169</td>
<td>tNET</td>
<td>FF</td>
<td>u1_ov5640_dri/u_cmos_capture_data/cam_href_d0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.006</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>u1_ov5640_dri/u_cmos_capture_data/cam_href_d0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.149</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.149</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam1_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u1_ov5640_dri/u_cmos_capture_data/cam_data_d0_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.857</td>
<td>2.169</td>
<td>tNET</td>
<td>FF</td>
<td>u1_ov5640_dri/u_cmos_capture_data/cam_data_d0_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.006</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>u1_ov5640_dri/u_cmos_capture_data/cam_data_d0_5_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.149</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.149</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam1_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_cmos_add/u_fifo_pong/fifo_inst/rbin_num_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.857</td>
<td>2.169</td>
<td>tNET</td>
<td>FF</td>
<td>u_cmos_add/u_fifo_pong/fifo_inst/rbin_num_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.006</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>u_cmos_add/u_fifo_pong/fifo_inst/rbin_num_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.149</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.149</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam1_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_cmos_add/u_fifo_pong/fifo_inst/Equal.wq1_rptr_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.857</td>
<td>2.169</td>
<td>tNET</td>
<td>FF</td>
<td>u_cmos_add/u_fifo_pong/fifo_inst/Equal.wq1_rptr_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.006</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>u_cmos_add/u_fifo_pong/fifo_inst/Equal.wq1_rptr_5_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.149</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.149</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam1_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_cmos_add/u_fifo_pong/fifo_inst/Equal.wq1_rptr_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.857</td>
<td>2.169</td>
<td>tNET</td>
<td>FF</td>
<td>u_cmos_add/u_fifo_pong/fifo_inst/Equal.wq1_rptr_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.006</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>u_cmos_add/u_fifo_pong/fifo_inst/Equal.wq1_rptr_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.149</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.149</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam1_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_cmos_add/u_fifo_pong/fifo_inst/Equal.wq2_rptr_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.857</td>
<td>2.169</td>
<td>tNET</td>
<td>FF</td>
<td>u_cmos_add/u_fifo_pong/fifo_inst/Equal.wq2_rptr_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.006</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>u_cmos_add/u_fifo_pong/fifo_inst/Equal.wq2_rptr_10_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.149</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.149</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam1_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_cmos_add/u_fifo_pong/fifo_inst/Equal.wq2_rptr_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.857</td>
<td>2.169</td>
<td>tNET</td>
<td>FF</td>
<td>u_cmos_add/u_fifo_pong/fifo_inst/Equal.wq2_rptr_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.006</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>u_cmos_add/u_fifo_pong/fifo_inst/Equal.wq2_rptr_9_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.149</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.149</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam1_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_cmos_add/u_fifo_pong/fifo_inst/Equal.wq1_rptr_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.857</td>
<td>2.169</td>
<td>tNET</td>
<td>FF</td>
<td>u_cmos_add/u_fifo_pong/fifo_inst/Equal.wq1_rptr_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.006</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>u_cmos_add/u_fifo_pong/fifo_inst/Equal.wq1_rptr_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.149</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.149</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam1_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_cmos_add/u_fifo_pong/fifo_inst/Equal.wq1_rptr_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.857</td>
<td>2.169</td>
<td>tNET</td>
<td>FF</td>
<td>u_cmos_add/u_fifo_pong/fifo_inst/Equal.wq1_rptr_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.006</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>u_cmos_add/u_fifo_pong/fifo_inst/Equal.wq1_rptr_4_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2254</td>
<td>dma_clk</td>
<td>1.888</td>
<td>0.261</td>
</tr>
<tr>
<td>1171</td>
<td>ddr_rst</td>
<td>0.175</td>
<td>2.007</td>
</tr>
<tr>
<td>992</td>
<td>control0[0]</td>
<td>8.063</td>
<td>0.912</td>
</tr>
<tr>
<td>630</td>
<td>jtag_strobe_i</td>
<td>15.132</td>
<td>1.893</td>
</tr>
<tr>
<td>583</td>
<td>init_calib_complete</td>
<td>7.313</td>
<td>3.564</td>
</tr>
<tr>
<td>232</td>
<td>pix_clk</td>
<td>6.847</td>
<td>0.261</td>
</tr>
<tr>
<td>169</td>
<td>n295_4</td>
<td>14.300</td>
<td>1.354</td>
</tr>
<tr>
<td>169</td>
<td>n64_6</td>
<td>11.813</td>
<td>0.970</td>
</tr>
<tr>
<td>163</td>
<td>rvalid[0]</td>
<td>15.779</td>
<td>2.102</td>
</tr>
<tr>
<td>160</td>
<td>mc_wrdata_dly_0_9</td>
<td>13.850</td>
<td>3.948</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R33C42</td>
<td>76.39%</td>
</tr>
<tr>
<td>R56C61</td>
<td>75.00%</td>
</tr>
<tr>
<td>R45C29</td>
<td>73.61%</td>
</tr>
<tr>
<td>R46C32</td>
<td>73.61%</td>
</tr>
<tr>
<td>R33C41</td>
<td>72.22%</td>
</tr>
<tr>
<td>R53C58</td>
<td>72.22%</td>
</tr>
<tr>
<td>R56C57</td>
<td>72.22%</td>
</tr>
<tr>
<td>R45C31</td>
<td>70.83%</td>
</tr>
<tr>
<td>R46C65</td>
<td>70.83%</td>
</tr>
<tr>
<td>R29C43</td>
<td>70.83%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
